
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001293                       # Number of seconds simulated
sim_ticks                                  1292851751                       # Number of ticks simulated
final_tick                                 1292851751                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 225899                       # Simulator instruction rate (inst/s)
host_op_rate                                   225898                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              126072097                       # Simulator tick rate (ticks/s)
host_mem_usage                                 694640                       # Number of bytes of host memory used
host_seconds                                    10.26                       # Real time elapsed on the host
sim_insts                                     2316555                       # Number of instructions simulated
sim_ops                                       2316555                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu00.inst        123328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu00.data        378432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.inst         11840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.data          7296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.inst          1344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.data          6016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.inst          1792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.data          6592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.inst           704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.data          7040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.inst           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.data          7232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.inst           832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.data          5632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.inst          2112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.data          5440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.inst          1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.data          5888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.inst          3712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.data          5760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.inst          3264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.data          6080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.inst           576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.data          4736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.inst           448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.data          5568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.inst          1664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.data          6464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.inst           192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.data          5376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.inst           576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.data          6656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             623936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu00.inst       123328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu01.inst        11840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu02.inst         1344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu03.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu04.inst          704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu05.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu06.inst          832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu07.inst         2112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu08.inst         1088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu09.inst         3712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu10.inst         3264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu11.inst          576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu12.inst          448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu13.inst         1664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu14.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu15.inst          576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        153728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        82688                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           82688                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu00.inst           1927                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu00.data           5913                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.inst            185                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.data            114                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.inst             21                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.data             94                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.inst             28                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.data            103                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.inst             11                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.data            110                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.inst              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.data            113                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.inst             13                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.data             88                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.inst             33                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.data             85                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.inst             17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.data             92                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.inst             58                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.data             90                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.inst             51                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.data             95                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.inst              9                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.data             74                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.inst              7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.data             87                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.inst             26                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.data            101                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.inst              3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.data             84                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.inst              9                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.data            104                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                9749                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          1292                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1292                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu00.inst         95392221                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu00.data        292711055                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.inst          9158049                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.data          5643338                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.inst          1039562                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.data          4653279                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.inst          1386083                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.data          5098806                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.inst           544533                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.data          5445327                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.inst           198012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.data          5593835                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.inst           643539                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.data          4356261                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.inst          1633598                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.data          4207752                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.inst           841550                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.data          4554273                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.inst          2871172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.data          4455267                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.inst          2524651                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.data          4702782                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.inst           445527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.data          3663220                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.inst           346521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.data          4306758                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.inst          1287077                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.data          4999800                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.inst           148509                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.data          4158249                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.inst           445527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.data          5148309                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             482604444                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu00.inst     95392221                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu01.inst      9158049                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu02.inst      1039562                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu03.inst      1386083                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu04.inst       544533                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu05.inst       198012                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu06.inst       643539                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu07.inst      1633598                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu08.inst       841550                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu09.inst      2871172                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu10.inst      2524651                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu11.inst       445527                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu12.inst       346521                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu13.inst      1287077                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu14.inst       148509                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu15.inst       445527                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        118906131                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        63957836                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             63957836                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        63957836                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.inst        95392221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.data       292711055                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.inst         9158049                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.data         5643338                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.inst         1039562                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.data         4653279                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.inst         1386083                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.data         5098806                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.inst          544533                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.data         5445327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.inst          198012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.data         5593835                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.inst          643539                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.data         4356261                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.inst         1633598                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.data         4207752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.inst          841550                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.data         4554273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.inst         2871172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.data         4455267                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.inst         2524651                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.data         4702782                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.inst          445527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.data         3663220                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.inst          346521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.data         4306758                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.inst         1287077                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.data         4999800                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.inst          148509                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.data         4158249                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.inst          445527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.data         5148309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            546562279                       # Total bandwidth to/from this memory (bytes/s)
system.cpu00.branchPred.lookups                132828                       # Number of BP lookups
system.cpu00.branchPred.condPredicted           73979                       # Number of conditional branches predicted
system.cpu00.branchPred.condIncorrect            5703                       # Number of conditional branches incorrect
system.cpu00.branchPred.BTBLookups              88875                       # Number of BTB lookups
system.cpu00.branchPred.BTBHits                 66572                       # Number of BTB hits
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct           74.905204                       # BTB Hit Percentage
system.cpu00.branchPred.usedRAS                 26562                       # Number of times the RAS was used to get a target.
system.cpu00.branchPred.RASInCorrect               86                       # Number of incorrect RAS predictions.
system.cpu00.branchPred.indirectLookups          3655                       # Number of indirect predictor lookups.
system.cpu00.branchPred.indirectHits             2898                       # Number of indirect target hits.
system.cpu00.branchPred.indirectMisses            757                       # Number of indirect misses.
system.cpu00.branchPredindirectMispredicted          256                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1159                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                     182836                       # DTB read hits
system.cpu00.dtb.read_misses                      624                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                 183460                       # DTB read accesses
system.cpu00.dtb.write_hits                    127761                       # DTB write hits
system.cpu00.dtb.write_misses                    1107                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                128868                       # DTB write accesses
system.cpu00.dtb.data_hits                     310597                       # DTB hits
system.cpu00.dtb.data_misses                     1731                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                 312328                       # DTB accesses
system.cpu00.itb.fetch_hits                    149557                       # ITB hits
system.cpu00.itb.fetch_misses                     154                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                149711                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.workload.num_syscalls               2326                       # Number of system calls
system.cpu00.numCycles                        1043889                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.fetch.icacheStallCycles            87962                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.Insts                      1191743                       # Number of instructions fetch has processed
system.cpu00.fetch.Branches                    132828                       # Number of branches that fetch encountered
system.cpu00.fetch.predictedBranches            96032                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.Cycles                      731674                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.SquashCycles                 12776                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.MiscStallCycles               1025                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu00.fetch.PendingTrapStallCycles         6383                       # Number of stall cycles due to pending traps
system.cpu00.fetch.IcacheWaitRetryStallCycles          797                       # Number of stall cycles due to full MSHR
system.cpu00.fetch.CacheLines                  149557                       # Number of cache lines fetched
system.cpu00.fetch.IcacheSquashes                2723                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.rateDist::samples           834229                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            1.428556                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           2.703546                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0                 615855     73.82%     73.82% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                  16491      1.98%     75.80% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2                  17655      2.12%     77.92% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3                  17063      2.05%     79.96% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::4                  38095      4.57%     84.53% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::5                  15741      1.89%     86.42% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::6                  18829      2.26%     88.67% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::7                  11306      1.36%     90.03% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::8                  83194      9.97%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total             834229                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.branchRate                0.127243                       # Number of branch fetches per cycle
system.cpu00.fetch.rate                      1.141638                       # Number of inst fetches per cycle
system.cpu00.decode.IdleCycles                  94646                       # Number of cycles decode is idle
system.cpu00.decode.BlockedCycles              571875                       # Number of cycles decode is blocked
system.cpu00.decode.RunCycles                  129486                       # Number of cycles decode is running
system.cpu00.decode.UnblockCycles               33562                       # Number of cycles decode is unblocking
system.cpu00.decode.SquashCycles                 4660                       # Number of cycles decode is squashing
system.cpu00.decode.BranchResolved              26499                       # Number of times decode resolved a branch
system.cpu00.decode.BranchMispred                1763                       # Number of times decode detected a branch misprediction
system.cpu00.decode.DecodedInsts              1126369                       # Number of instructions handled by decode
system.cpu00.decode.SquashedInsts                7322                       # Number of squashed instructions handled by decode
system.cpu00.rename.SquashCycles                 4660                       # Number of cycles rename is squashing
system.cpu00.rename.IdleCycles                 110617                       # Number of cycles rename is idle
system.cpu00.rename.BlockCycles                 95705                       # Number of cycles rename is blocking
system.cpu00.rename.serializeStallCycles       221851                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.RunCycles                  147179                       # Number of cycles rename is running
system.cpu00.rename.UnblockCycles              254217                       # Number of cycles rename is unblocking
system.cpu00.rename.RenamedInsts              1107013                       # Number of instructions processed by rename
system.cpu00.rename.ROBFullEvents                2900                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.IQFullEvents                22991                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.LQFullEvents                 2559                       # Number of times rename has blocked due to LQ full
system.cpu00.rename.SQFullEvents               218247                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.RenamedOperands            758884                       # Number of destination operands rename has renamed
system.cpu00.rename.RenameLookups             1370621                       # Number of register rename lookups that rename has made
system.cpu00.rename.int_rename_lookups        1212379                       # Number of integer rename lookups
system.cpu00.rename.fp_rename_lookups          155955                       # Number of floating rename lookups
system.cpu00.rename.CommittedMaps              668931                       # Number of HB maps that are committed
system.cpu00.rename.UndoneMaps                  89953                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.serializingInsts             4031                       # count of serializing insts renamed
system.cpu00.rename.tempSerializingInsts         1661                       # count of temporary serializing insts renamed
system.cpu00.rename.skidInsts                  150136                       # count of insts added to the skid buffer
system.cpu00.memDep0.insertedLoads             180005                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores            135360                       # Number of stores inserted to the mem dependence unit.
system.cpu00.memDep0.conflictingLoads           32320                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores          12516                       # Number of conflicting stores.
system.cpu00.iq.iqInstsAdded                   969821                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqNonSpecInstsAdded              2744                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqInstsIssued                  954349                       # Number of instructions issued
system.cpu00.iq.iqSquashedInstsIssued            1943                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedInstsExamined        102536                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedOperandsExamined        52179                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.iqSquashedNonSpecRemoved          367                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.issued_per_cycle::samples       834229                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       1.143989                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      1.916408                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0            533788     63.99%     63.99% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1             75239      9.02%     73.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2             61431      7.36%     80.37% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3             45549      5.46%     85.83% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::4             43814      5.25%     91.08% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::5             28607      3.43%     94.51% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::6             26835      3.22%     97.73% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::7             11428      1.37%     99.10% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::8              7538      0.90%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total        834229                       # Number of insts issued each cycle
system.cpu00.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                  4925     15.78%     15.78% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                 4097     13.13%     28.91% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0      0.00%     28.91% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                  89      0.29%     29.19% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0      0.00%     29.19% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0      0.00%     29.19% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult               5827     18.67%     47.86% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0      0.00%     47.86% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0      0.00%     47.86% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0      0.00%     47.86% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0      0.00%     47.86% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0      0.00%     47.86% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0      0.00%     47.86% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0      0.00%     47.86% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0      0.00%     47.86% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0      0.00%     47.86% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0      0.00%     47.86% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0      0.00%     47.86% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0      0.00%     47.86% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0      0.00%     47.86% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0      0.00%     47.86% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0      0.00%     47.86% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0      0.00%     47.86% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0      0.00%     47.86% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0      0.00%     47.86% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0      0.00%     47.86% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0      0.00%     47.86% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.86% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0      0.00%     47.86% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead                 9986     32.00%     79.86% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite                6286     20.14%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu              551551     57.79%     57.79% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult              12793      1.34%     59.13% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                   0      0.00%     59.13% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd             35722      3.74%     62.88% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                 8      0.00%     62.88% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     62.88% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult            37109      3.89%     66.77% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                15      0.00%     66.77% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     66.77% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     66.77% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     66.77% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                  0      0.00%     66.77% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     66.77% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     66.77% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc                 0      0.00%     66.77% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     66.77% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     66.77% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     66.77% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     66.77% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     66.77% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     66.77% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     66.77% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     66.77% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             0      0.00%     66.77% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     66.77% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.77% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     66.77% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.77% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.77% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead             186710     19.56%     86.33% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite            130441     13.67%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total               954349                       # Type of FU issued
system.cpu00.iq.rate                         0.914225                       # Inst issue rate
system.cpu00.iq.fu_busy_cnt                     31210                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                 0.032703                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.int_inst_queue_reads          2532300                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_writes          952061                       # Number of integer instruction queue writes
system.cpu00.iq.int_inst_queue_wakeup_accesses       814241                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_reads            243780                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_writes           123462                       # Number of floating instruction queue writes
system.cpu00.iq.fp_inst_queue_wakeup_accesses       117013                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.int_alu_accesses               860348                       # Number of integer alu accesses
system.cpu00.iq.fp_alu_accesses                125211                       # Number of floating point alu accesses
system.cpu00.iew.lsq.thread0.forwLoads          21298                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.squashedLoads        19006                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.ignoredResponses           83                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.memOrderViolation          433                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.squashedStores        15832                       # Number of stores squashed
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.rescheduledLoads          213                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.cacheBlocked        11743                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewSquashCycles                 4660                       # Number of cycles IEW is squashing
system.cpu00.iew.iewBlockCycles                 23819                       # Number of cycles IEW is blocking
system.cpu00.iew.iewUnblockCycles               62601                       # Number of cycles IEW is unblocking
system.cpu00.iew.iewDispatchedInsts           1080313                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewDispSquashedInsts            1426                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispLoadInsts              180005                       # Number of dispatched load instructions
system.cpu00.iew.iewDispStoreInsts             135360                       # Number of dispatched store instructions
system.cpu00.iew.iewDispNonSpecInsts             1575                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewIQFullEvents                  166                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewLSQFullEvents               62325                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.memOrderViolationEvents          433                       # Number of memory order violations
system.cpu00.iew.predictedTakenIncorrect         1600                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.predictedNotTakenIncorrect         3117                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.branchMispredicts               4717                       # Number of branch mispredicts detected at execute
system.cpu00.iew.iewExecutedInsts              946816                       # Number of executed instructions
system.cpu00.iew.iewExecLoadInsts              183479                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts            7533                       # Number of squashed instructions skipped in execute
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.exec_nop                      107748                       # number of nop insts executed
system.cpu00.iew.exec_refs                     312355                       # number of memory reference insts executed
system.cpu00.iew.exec_branches                 110503                       # Number of branches executed
system.cpu00.iew.exec_stores                   128876                       # Number of stores executed
system.cpu00.iew.exec_rate                   0.907008                       # Inst execution rate
system.cpu00.iew.wb_sent                       934809                       # cumulative count of insts sent to commit
system.cpu00.iew.wb_count                      931254                       # cumulative count of insts written-back
system.cpu00.iew.wb_producers                  545532                       # num instructions producing a value
system.cpu00.iew.wb_consumers                  777286                       # num instructions consuming a value
system.cpu00.iew.wb_rate                     0.892101                       # insts written-back per cycle
system.cpu00.iew.wb_fanout                   0.701842                       # average fanout of values written-back
system.cpu00.commit.commitSquashedInsts        107211                       # The number of squashed insts skipped by commit
system.cpu00.commit.commitNonSpecStalls          2377                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.branchMispredicts            3975                       # The number of times a branch was mispredicted
system.cpu00.commit.committed_per_cycle::samples       817349                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     1.185150                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     2.289891                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0       569025     69.62%     69.62% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1        51627      6.32%     75.93% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2        51286      6.27%     82.21% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3        29953      3.66%     85.87% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4        35392      4.33%     90.20% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5         8901      1.09%     91.29% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6        12861      1.57%     92.87% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7         5048      0.62%     93.48% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8        53256      6.52%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total       817349                       # Number of insts commited each cycle
system.cpu00.commit.committedInsts             968681                       # Number of instructions committed
system.cpu00.commit.committedOps               968681                       # Number of ops (including micro ops) committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.refs                       280527                       # Number of memory references committed
system.cpu00.commit.loads                      160999                       # Number of loads committed
system.cpu00.commit.membars                      1038                       # Number of memory barriers committed
system.cpu00.commit.branches                   100151                       # Number of branches committed
system.cpu00.commit.fp_insts                   116058                       # Number of committed floating point instructions.
system.cpu00.commit.int_insts                  792154                       # Number of committed integer instructions.
system.cpu00.commit.function_calls              22224                       # Number of function calls committed.
system.cpu00.commit.op_class_0::No_OpClass        98653     10.18%     10.18% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu         503336     51.96%     62.15% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult         12689      1.31%     63.46% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd        35480      3.66%     67.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp            8      0.00%     67.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     67.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult        36935      3.81%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv           14      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead        162037     16.73%     87.66% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite       119529     12.34%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total          968681                       # Class of committed instruction
system.cpu00.commit.bw_lim_events               53256                       # number cycles where commit BW limit reached
system.cpu00.rob.rob_reads                    1835994                       # The number of ROB reads
system.cpu00.rob.rob_writes                   2168781                       # The number of ROB writes
system.cpu00.timesIdled                          1453                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.idleCycles                        209660                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.quiesceCycles                      71601                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu00.committedInsts                    870028                       # Number of Instructions Simulated
system.cpu00.committedOps                      870028                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             1.199834                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       1.199834                       # CPI: Total CPI of All Threads
system.cpu00.ipc                             0.833449                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       0.833449                       # IPC: Total IPC of All Threads
system.cpu00.int_regfile_reads                1143210                       # number of integer regfile reads
system.cpu00.int_regfile_writes                613198                       # number of integer regfile writes
system.cpu00.fp_regfile_reads                  151844                       # number of floating regfile reads
system.cpu00.fp_regfile_writes                 102908                       # number of floating regfile writes
system.cpu00.misc_regfile_reads                  4743                       # number of misc regfile reads
system.cpu00.misc_regfile_writes                 2252                       # number of misc regfile writes
system.cpu00.dcache.tags.replacements           14900                       # number of replacements
system.cpu00.dcache.tags.tagsinuse          63.045754                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs            224231                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs           14964                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           14.984697                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle        26832009                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data    63.045754                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.985090                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.985090                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses         1100454                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses        1100454                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data       139154                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total        139154                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data        82978                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total        82978                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data          875                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total          875                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data         1104                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total         1104                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data       222132                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total         222132                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data       222132                       # number of overall hits
system.cpu00.dcache.overall_hits::total        222132                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data        11471                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total        11471                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data        35427                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total        35427                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data          315                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total          315                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data           19                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total           19                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data        46898                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total        46898                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data        46898                       # number of overall misses
system.cpu00.dcache.overall_misses::total        46898                       # number of overall misses
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data    473734296                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_latency::total    473734296                       # number of ReadReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data   5506147551                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::total   5506147551                       # number of WriteReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data      3493226                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::total      3493226                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::cpu00.data       560956                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::total       560956                       # number of StoreCondReq miss cycles
system.cpu00.dcache.demand_miss_latency::cpu00.data   5979881847                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_latency::total   5979881847                       # number of demand (read+write) miss cycles
system.cpu00.dcache.overall_miss_latency::cpu00.data   5979881847                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_latency::total   5979881847                       # number of overall miss cycles
system.cpu00.dcache.ReadReq_accesses::cpu00.data       150625                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total       150625                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data       118405                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total       118405                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data         1190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total         1190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data         1123                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total         1123                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data       269030                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total       269030                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data       269030                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total       269030                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.076156                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.076156                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.299202                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.299202                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.264706                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.264706                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.016919                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.016919                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.174323                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.174323                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.174323                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.174323                       # miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data 41298.430477                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total 41298.430477                       # average ReadReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data 155422.348802                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total 155422.348802                       # average WriteReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data 11089.606349                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total 11089.606349                       # average LoadLockedReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::cpu00.data        29524                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total        29524                       # average StoreCondReq miss latency
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data 127508.248689                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total 127508.248689                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data 127508.248689                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total 127508.248689                       # average overall miss latency
system.cpu00.dcache.blocked_cycles::no_mshrs       164971                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs            3416                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs    48.293618                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks        10754                       # number of writebacks
system.cpu00.dcache.writebacks::total           10754                       # number of writebacks
system.cpu00.dcache.ReadReq_mshr_hits::cpu00.data         3629                       # number of ReadReq MSHR hits
system.cpu00.dcache.ReadReq_mshr_hits::total         3629                       # number of ReadReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::cpu00.data        28285                       # number of WriteReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::total        28285                       # number of WriteReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::cpu00.data          142                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::total          142                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.demand_mshr_hits::cpu00.data        31914                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_hits::total        31914                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.overall_mshr_hits::cpu00.data        31914                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_hits::total        31914                       # number of overall MSHR hits
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data         7842                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_misses::total         7842                       # number of ReadReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data         7142                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::total         7142                       # number of WriteReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::cpu00.data          173                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::total          173                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::cpu00.data           19                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::total           19                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.demand_mshr_misses::cpu00.data        14984                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.demand_mshr_misses::total        14984                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.overall_mshr_misses::cpu00.data        14984                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_misses::total        14984                       # number of overall MSHR misses
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data    271383327                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_latency::total    271383327                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data   1170093819                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::total   1170093819                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::cpu00.data      1744295                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::total      1744295                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::cpu00.data       538935                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::total       538935                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data   1441477146                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::total   1441477146                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data   1441477146                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::total   1441477146                       # number of overall MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data     0.052063                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total     0.052063                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data     0.060318                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total     0.060318                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::cpu00.data     0.145378                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total     0.145378                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::cpu00.data     0.016919                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total     0.016919                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data     0.055696                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total     0.055696                       # mshr miss rate for demand accesses
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data     0.055696                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total     0.055696                       # mshr miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data 34606.392119                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total 34606.392119                       # average ReadReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data 163832.794595                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total 163832.794595                       # average WriteReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu00.data 10082.630058                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10082.630058                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::cpu00.data        28365                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::total        28365                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data 96201.090897                       # average overall mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::total 96201.090897                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data 96201.090897                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::total 96201.090897                       # average overall mshr miss latency
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements            7348                       # number of replacements
system.cpu00.icache.tags.tagsinuse         471.927998                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs            140615                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs            7860                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs           17.889949                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle       789586135                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   471.927998                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.921734                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total     0.921734                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1          278                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2          135                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses          306958                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses         306958                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst       140615                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total        140615                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst       140615                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total         140615                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst       140615                       # number of overall hits
system.cpu00.icache.overall_hits::total        140615                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst         8934                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total         8934                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst         8934                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total         8934                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst         8934                       # number of overall misses
system.cpu00.icache.overall_misses::total         8934                       # number of overall misses
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst    685842868                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_latency::total    685842868                       # number of ReadReq miss cycles
system.cpu00.icache.demand_miss_latency::cpu00.inst    685842868                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_latency::total    685842868                       # number of demand (read+write) miss cycles
system.cpu00.icache.overall_miss_latency::cpu00.inst    685842868                       # number of overall miss cycles
system.cpu00.icache.overall_miss_latency::total    685842868                       # number of overall miss cycles
system.cpu00.icache.ReadReq_accesses::cpu00.inst       149549                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total       149549                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst       149549                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total       149549                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst       149549                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total       149549                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.059740                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.059740                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.059740                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.059740                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.059740                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.059740                       # miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst 76767.726438                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total 76767.726438                       # average ReadReq miss latency
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst 76767.726438                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total 76767.726438                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst 76767.726438                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total 76767.726438                       # average overall miss latency
system.cpu00.icache.blocked_cycles::no_mshrs         1190                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs              28                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs    42.500000                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks         7348                       # number of writebacks
system.cpu00.icache.writebacks::total            7348                       # number of writebacks
system.cpu00.icache.ReadReq_mshr_hits::cpu00.inst         1074                       # number of ReadReq MSHR hits
system.cpu00.icache.ReadReq_mshr_hits::total         1074                       # number of ReadReq MSHR hits
system.cpu00.icache.demand_mshr_hits::cpu00.inst         1074                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_hits::total         1074                       # number of demand (read+write) MSHR hits
system.cpu00.icache.overall_mshr_hits::cpu00.inst         1074                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_hits::total         1074                       # number of overall MSHR hits
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst         7860                       # number of ReadReq MSHR misses
system.cpu00.icache.ReadReq_mshr_misses::total         7860                       # number of ReadReq MSHR misses
system.cpu00.icache.demand_mshr_misses::cpu00.inst         7860                       # number of demand (read+write) MSHR misses
system.cpu00.icache.demand_mshr_misses::total         7860                       # number of demand (read+write) MSHR misses
system.cpu00.icache.overall_mshr_misses::cpu00.inst         7860                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_misses::total         7860                       # number of overall MSHR misses
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst    497931880                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_latency::total    497931880                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst    497931880                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::total    497931880                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst    497931880                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::total    497931880                       # number of overall MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst     0.052558                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total     0.052558                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst     0.052558                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total     0.052558                       # mshr miss rate for demand accesses
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst     0.052558                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total     0.052558                       # mshr miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst 63350.111959                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total 63350.111959                       # average ReadReq mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst 63350.111959                       # average overall mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::total 63350.111959                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst 63350.111959                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::total 63350.111959                       # average overall mshr miss latency
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.branchPred.lookups                 33268                       # Number of BP lookups
system.cpu01.branchPred.condPredicted           27354                       # Number of conditional branches predicted
system.cpu01.branchPred.condIncorrect            1203                       # Number of conditional branches incorrect
system.cpu01.branchPred.BTBLookups              26119                       # Number of BTB lookups
system.cpu01.branchPred.BTBHits                 17571                       # Number of BTB hits
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct           67.272866                       # BTB Hit Percentage
system.cpu01.branchPred.usedRAS                  2598                       # Number of times the RAS was used to get a target.
system.cpu01.branchPred.RASInCorrect               10                       # Number of incorrect RAS predictions.
system.cpu01.branchPred.indirectLookups            88                       # Number of indirect predictor lookups.
system.cpu01.branchPred.indirectHits                3                       # Number of indirect target hits.
system.cpu01.branchPred.indirectMisses             85                       # Number of indirect misses.
system.cpu01.branchPredindirectMispredicted           21                       # Number of mispredicted indirect branches.
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                      24403                       # DTB read hits
system.cpu01.dtb.read_misses                      439                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                  24842                       # DTB read accesses
system.cpu01.dtb.write_hits                      6430                       # DTB write hits
system.cpu01.dtb.write_misses                      19                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                  6449                       # DTB write accesses
system.cpu01.dtb.data_hits                      30833                       # DTB hits
system.cpu01.dtb.data_misses                      458                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                  31291                       # DTB accesses
system.cpu01.itb.fetch_hits                     30497                       # ITB hits
system.cpu01.itb.fetch_misses                      56                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                 30553                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                          96131                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.fetch.icacheStallCycles            11898                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.Insts                       181886                       # Number of instructions fetch has processed
system.cpu01.fetch.Branches                     33268                       # Number of branches that fetch encountered
system.cpu01.fetch.predictedBranches            20172                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.Cycles                       54536                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.SquashCycles                  2669                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.MiscStallCycles                 33                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu01.fetch.PendingTrapStallCycles         1711                       # Number of stall cycles due to pending traps
system.cpu01.fetch.IcacheWaitRetryStallCycles           27                       # Number of stall cycles due to full MSHR
system.cpu01.fetch.CacheLines                   30497                       # Number of cache lines fetched
system.cpu01.fetch.IcacheSquashes                 531                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.rateDist::samples            69549                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            2.615221                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           2.908825                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0                  32522     46.76%     46.76% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                   1693      2.43%     49.20% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                   2473      3.56%     52.75% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                   6778      9.75%     62.50% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::4                   9202     13.23%     75.73% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::5                    868      1.25%     76.98% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::6                   6435      9.25%     86.23% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::7                   1469      2.11%     88.34% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::8                   8109     11.66%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total              69549                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.branchRate                0.346069                       # Number of branch fetches per cycle
system.cpu01.fetch.rate                      1.892064                       # Number of inst fetches per cycle
system.cpu01.decode.IdleCycles                  12588                       # Number of cycles decode is idle
system.cpu01.decode.BlockedCycles               23732                       # Number of cycles decode is blocked
system.cpu01.decode.RunCycles                   30323                       # Number of cycles decode is running
system.cpu01.decode.UnblockCycles                1986                       # Number of cycles decode is unblocking
system.cpu01.decode.SquashCycles                  910                       # Number of cycles decode is squashing
system.cpu01.decode.BranchResolved               2730                       # Number of times decode resolved a branch
system.cpu01.decode.BranchMispred                 437                       # Number of times decode detected a branch misprediction
system.cpu01.decode.DecodedInsts               167169                       # Number of instructions handled by decode
system.cpu01.decode.SquashedInsts                1792                       # Number of squashed instructions handled by decode
system.cpu01.rename.SquashCycles                  910                       # Number of cycles rename is squashing
system.cpu01.rename.IdleCycles                  13862                       # Number of cycles rename is idle
system.cpu01.rename.BlockCycles                  8919                       # Number of cycles rename is blocking
system.cpu01.rename.serializeStallCycles        11788                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.RunCycles                   30931                       # Number of cycles rename is running
system.cpu01.rename.UnblockCycles                3129                       # Number of cycles rename is unblocking
system.cpu01.rename.RenamedInsts               163205                       # Number of instructions processed by rename
system.cpu01.rename.ROBFullEvents                 327                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.IQFullEvents                  553                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.LQFullEvents                 1368                       # Number of times rename has blocked due to LQ full
system.cpu01.rename.SQFullEvents                  359                       # Number of times rename has blocked due to SQ full
system.cpu01.rename.RenamedOperands            107872                       # Number of destination operands rename has renamed
system.cpu01.rename.RenameLookups              195796                       # Number of register rename lookups that rename has made
system.cpu01.rename.int_rename_lookups         183070                       # Number of integer rename lookups
system.cpu01.rename.fp_rename_lookups           12720                       # Number of floating rename lookups
system.cpu01.rename.CommittedMaps               87635                       # Number of HB maps that are committed
system.cpu01.rename.UndoneMaps                  20237                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.serializingInsts              326                       # count of serializing insts renamed
system.cpu01.rename.tempSerializingInsts          302                       # count of temporary serializing insts renamed
system.cpu01.rename.skidInsts                    7086                       # count of insts added to the skid buffer
system.cpu01.memDep0.insertedLoads              25094                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores              7912                       # Number of stores inserted to the mem dependence unit.
system.cpu01.memDep0.conflictingLoads            1447                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores           1038                       # Number of conflicting stores.
system.cpu01.iq.iqInstsAdded                   140008                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqNonSpecInstsAdded               498                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqInstsIssued                  135492                       # Number of instructions issued
system.cpu01.iq.iqSquashedInstsIssued             358                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedInstsExamined         22639                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedOperandsExamined        10986                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.iqSquashedNonSpecRemoved          139                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.issued_per_cycle::samples        69549                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       1.948152                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      2.308462                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0             32759     47.10%     47.10% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1              4145      5.96%     53.06% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2              8858     12.74%     65.80% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3              7370     10.60%     76.40% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::4              3303      4.75%     81.14% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::5              3356      4.83%     85.97% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::6              7719     11.10%     97.07% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::7              1097      1.58%     98.65% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::8               942      1.35%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total         69549                       # Number of insts issued each cycle
system.cpu01.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                  1070     36.71%     36.71% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                    0      0.00%     36.71% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0      0.00%     36.71% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                  84      2.88%     39.59% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0      0.00%     39.59% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0      0.00%     39.59% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult                354     12.14%     51.73% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0      0.00%     51.73% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0      0.00%     51.73% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0      0.00%     51.73% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0      0.00%     51.73% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0      0.00%     51.73% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0      0.00%     51.73% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0      0.00%     51.73% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0      0.00%     51.73% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0      0.00%     51.73% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0      0.00%     51.73% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0      0.00%     51.73% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0      0.00%     51.73% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0      0.00%     51.73% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0      0.00%     51.73% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0      0.00%     51.73% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0      0.00%     51.73% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0      0.00%     51.73% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0      0.00%     51.73% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0      0.00%     51.73% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0      0.00%     51.73% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0      0.00%     51.73% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0      0.00%     51.73% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead                  913     31.32%     83.05% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                 494     16.95%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu               98319     72.56%     72.57% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult                191      0.14%     72.71% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   0      0.00%     72.71% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd              2933      2.16%     74.87% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     74.87% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     74.87% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult             1928      1.42%     76.30% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     76.30% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     76.30% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     76.30% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     76.30% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     76.30% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     76.30% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     76.30% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     76.30% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     76.30% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     76.30% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     76.30% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     76.30% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     76.30% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     76.30% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     76.30% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     76.30% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     76.30% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     76.30% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.30% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     76.30% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.30% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.30% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead              25376     18.73%     95.02% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite              6741      4.98%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total               135492                       # Type of FU issued
system.cpu01.iq.rate                         1.409452                       # Inst issue rate
system.cpu01.iq.fu_busy_cnt                      2915                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                 0.021514                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.int_inst_queue_reads           319814                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_writes          149764                       # Number of integer instruction queue writes
system.cpu01.iq.int_inst_queue_wakeup_accesses       121492                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_reads             23992                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_writes            13422                       # Number of floating instruction queue writes
system.cpu01.iq.fp_inst_queue_wakeup_accesses        10384                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.int_alu_accesses               126035                       # Number of integer alu accesses
system.cpu01.iq.fp_alu_accesses                 12368                       # Number of floating point alu accesses
system.cpu01.iew.lsq.thread0.forwLoads            718                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.squashedLoads         3981                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.memOrderViolation           43                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.squashedStores         2531                       # Number of stores squashed
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.cacheBlocked          996                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewSquashCycles                  910                       # Number of cycles IEW is squashing
system.cpu01.iew.iewBlockCycles                  3288                       # Number of cycles IEW is blocking
system.cpu01.iew.iewUnblockCycles                1493                       # Number of cycles IEW is unblocking
system.cpu01.iew.iewDispatchedInsts            158139                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewDispSquashedInsts             214                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispLoadInsts               25094                       # Number of dispatched load instructions
system.cpu01.iew.iewDispStoreInsts               7912                       # Number of dispatched store instructions
system.cpu01.iew.iewDispNonSpecInsts              273                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewIQFullEvents                   27                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewLSQFullEvents                1453                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.memOrderViolationEvents           43                       # Number of memory order violations
system.cpu01.iew.predictedTakenIncorrect          279                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.predictedNotTakenIncorrect          656                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.branchMispredicts                935                       # Number of branch mispredicts detected at execute
system.cpu01.iew.iewExecutedInsts              133906                       # Number of executed instructions
system.cpu01.iew.iewExecLoadInsts               24842                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts            1586                       # Number of squashed instructions skipped in execute
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.exec_nop                       17633                       # number of nop insts executed
system.cpu01.iew.exec_refs                      31291                       # number of memory reference insts executed
system.cpu01.iew.exec_branches                  28505                       # Number of branches executed
system.cpu01.iew.exec_stores                     6449                       # Number of stores executed
system.cpu01.iew.exec_rate                   1.392953                       # Inst execution rate
system.cpu01.iew.wb_sent                       132684                       # cumulative count of insts sent to commit
system.cpu01.iew.wb_count                      131876                       # cumulative count of insts written-back
system.cpu01.iew.wb_producers                   77837                       # num instructions producing a value
system.cpu01.iew.wb_consumers                   93133                       # num instructions consuming a value
system.cpu01.iew.wb_rate                     1.371836                       # insts written-back per cycle
system.cpu01.iew.wb_fanout                   0.835762                       # average fanout of values written-back
system.cpu01.commit.commitSquashedInsts         23728                       # The number of squashed insts skipped by commit
system.cpu01.commit.commitNonSpecStalls           359                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.branchMispredicts             779                       # The number of times a branch was mispredicted
system.cpu01.commit.committed_per_cycle::samples        65986                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     2.020656                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     2.834183                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0        35660     54.04%     54.04% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1         7667     11.62%     65.66% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2         3087      4.68%     70.34% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3         1379      2.09%     72.43% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4         1800      2.73%     75.16% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5         5421      8.22%     83.37% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6          678      1.03%     84.40% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7         5368      8.14%     92.53% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8         4926      7.47%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total        65986                       # Number of insts commited each cycle
system.cpu01.commit.committedInsts             133335                       # Number of instructions committed
system.cpu01.commit.committedOps               133335                       # Number of ops (including micro ops) committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.refs                        26494                       # Number of memory references committed
system.cpu01.commit.loads                       21113                       # Number of loads committed
system.cpu01.commit.membars                       160                       # Number of memory barriers committed
system.cpu01.commit.branches                    25835                       # Number of branches committed
system.cpu01.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu01.commit.int_insts                  112980                       # Number of committed integer instructions.
system.cpu01.commit.function_calls               1627                       # Number of function calls committed.
system.cpu01.commit.op_class_0::No_OpClass        15472     11.60%     11.60% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu          86286     64.71%     76.32% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult           115      0.09%     76.40% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              0      0.00%     76.40% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd         2878      2.16%     78.56% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     78.56% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     78.56% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult         1920      1.44%     80.00% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     80.00% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     80.00% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     80.00% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     80.00% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     80.00% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     80.00% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     80.00% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     80.00% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     80.00% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     80.00% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     80.00% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     80.00% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     80.00% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     80.00% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     80.00% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     80.00% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     80.00% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     80.00% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     80.00% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     80.00% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.00% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.00% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead         21273     15.95%     95.96% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite         5391      4.04%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total          133335                       # Class of committed instruction
system.cpu01.commit.bw_lim_events                4926                       # number cycles where commit BW limit reached
system.cpu01.rob.rob_reads                     216875                       # The number of ROB reads
system.cpu01.rob.rob_writes                    317670                       # The number of ROB writes
system.cpu01.timesIdled                           251                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu01.idleCycles                         26582                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.quiesceCycles                     967336                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.committedInsts                    117867                       # Number of Instructions Simulated
system.cpu01.committedOps                      117867                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             0.815589                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       0.815589                       # CPI: Total CPI of All Threads
system.cpu01.ipc                             1.226108                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       1.226108                       # IPC: Total IPC of All Threads
system.cpu01.int_regfile_reads                 168051                       # number of integer regfile reads
system.cpu01.int_regfile_writes                 90938                       # number of integer regfile writes
system.cpu01.fp_regfile_reads                   11120                       # number of floating regfile reads
system.cpu01.fp_regfile_writes                   8155                       # number of floating regfile writes
system.cpu01.misc_regfile_reads                   545                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                  238                       # number of misc regfile writes
system.cpu01.dcache.tags.replacements             794                       # number of replacements
system.cpu01.dcache.tags.tagsinuse          21.250697                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs             25462                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs             854                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           29.814988                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle      1143759150                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data    21.250697                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.332042                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.332042                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses          113773                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses         113773                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data        20644                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total         20644                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data         4442                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total         4442                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::cpu01.data           80                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total           80                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::cpu01.data           69                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total           69                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::cpu01.data        25086                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total          25086                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data        25086                       # number of overall hits
system.cpu01.dcache.overall_hits::total         25086                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data         2017                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total         2017                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data          833                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total          833                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data           52                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total           52                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data           36                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total           36                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data         2850                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total         2850                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data         2850                       # number of overall misses
system.cpu01.dcache.overall_misses::total         2850                       # number of overall misses
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data    118552951                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_latency::total    118552951                       # number of ReadReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data     80092618                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::total     80092618                       # number of WriteReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data       871568                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::total       871568                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data       456646                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::total       456646                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::cpu01.data       270047                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::total       270047                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.demand_miss_latency::cpu01.data    198645569                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_latency::total    198645569                       # number of demand (read+write) miss cycles
system.cpu01.dcache.overall_miss_latency::cpu01.data    198645569                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_latency::total    198645569                       # number of overall miss cycles
system.cpu01.dcache.ReadReq_accesses::cpu01.data        22661                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total        22661                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data         5275                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total         5275                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data          132                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total          132                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data          105                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total          105                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data        27936                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total        27936                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data        27936                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total        27936                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.089008                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.089008                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.157915                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.157915                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data     0.393939                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.393939                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data     0.342857                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.342857                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.102019                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.102019                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.102019                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.102019                       # miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data 58776.872087                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total 58776.872087                       # average ReadReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data 96149.601441                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total 96149.601441                       # average WriteReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data 16760.923077                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total 16760.923077                       # average LoadLockedReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data 12684.611111                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total 12684.611111                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::cpu01.data          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data 69700.199649                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total 69700.199649                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data 69700.199649                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total 69700.199649                       # average overall miss latency
system.cpu01.dcache.blocked_cycles::no_mshrs         3210                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs             133                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs    24.135338                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks          401                       # number of writebacks
system.cpu01.dcache.writebacks::total             401                       # number of writebacks
system.cpu01.dcache.ReadReq_mshr_hits::cpu01.data         1152                       # number of ReadReq MSHR hits
system.cpu01.dcache.ReadReq_mshr_hits::total         1152                       # number of ReadReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::cpu01.data          547                       # number of WriteReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::total          547                       # number of WriteReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::cpu01.data           15                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::total           15                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.demand_mshr_hits::cpu01.data         1699                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_hits::total         1699                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.overall_mshr_hits::cpu01.data         1699                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_hits::total         1699                       # number of overall MSHR hits
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data          865                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_misses::total          865                       # number of ReadReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data          286                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::total          286                       # number of WriteReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data           37                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::total           37                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data           35                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::total           35                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.demand_mshr_misses::cpu01.data         1151                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.demand_mshr_misses::total         1151                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.overall_mshr_misses::cpu01.data         1151                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_misses::total         1151                       # number of overall MSHR misses
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data     40435192                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_latency::total     40435192                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data     23032789                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::total     23032789                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data       438102                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total       438102                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data       418399                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total       418399                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::cpu01.data       267729                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::total       267729                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data     63467981                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::total     63467981                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data     63467981                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::total     63467981                       # number of overall MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data     0.038171                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total     0.038171                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data     0.054218                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total     0.054218                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data     0.280303                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total     0.280303                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data     0.333333                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data     0.041201                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total     0.041201                       # mshr miss rate for demand accesses
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data     0.041201                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total     0.041201                       # mshr miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data 46745.886705                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total 46745.886705                       # average ReadReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data 80534.227273                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total 80534.227273                       # average WriteReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data 11840.594595                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11840.594595                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data 11954.257143                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total 11954.257143                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu01.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data 55141.599479                       # average overall mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::total 55141.599479                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data 55141.599479                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::total 55141.599479                       # average overall mshr miss latency
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements             402                       # number of replacements
system.cpu01.icache.tags.tagsinuse         122.222262                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs             29414                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs             877                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs           33.539339                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst   122.222262                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.238715                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.238715                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          475                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2          395                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.927734                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses           61869                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses          61869                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst        29414                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total         29414                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst        29414                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total          29414                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst        29414                       # number of overall hits
system.cpu01.icache.overall_hits::total         29414                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst         1082                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total         1082                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst         1082                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total         1082                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst         1082                       # number of overall misses
system.cpu01.icache.overall_misses::total         1082                       # number of overall misses
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst     89122460                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_latency::total     89122460                       # number of ReadReq miss cycles
system.cpu01.icache.demand_miss_latency::cpu01.inst     89122460                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_latency::total     89122460                       # number of demand (read+write) miss cycles
system.cpu01.icache.overall_miss_latency::cpu01.inst     89122460                       # number of overall miss cycles
system.cpu01.icache.overall_miss_latency::total     89122460                       # number of overall miss cycles
system.cpu01.icache.ReadReq_accesses::cpu01.inst        30496                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total        30496                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst        30496                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total        30496                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst        30496                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total        30496                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.035480                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.035480                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.035480                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.035480                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.035480                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.035480                       # miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst 82368.262477                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total 82368.262477                       # average ReadReq miss latency
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst 82368.262477                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total 82368.262477                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst 82368.262477                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total 82368.262477                       # average overall miss latency
system.cpu01.icache.blocked_cycles::no_mshrs           40                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs           20                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks          402                       # number of writebacks
system.cpu01.icache.writebacks::total             402                       # number of writebacks
system.cpu01.icache.ReadReq_mshr_hits::cpu01.inst          205                       # number of ReadReq MSHR hits
system.cpu01.icache.ReadReq_mshr_hits::total          205                       # number of ReadReq MSHR hits
system.cpu01.icache.demand_mshr_hits::cpu01.inst          205                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_hits::total          205                       # number of demand (read+write) MSHR hits
system.cpu01.icache.overall_mshr_hits::cpu01.inst          205                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_hits::total          205                       # number of overall MSHR hits
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst          877                       # number of ReadReq MSHR misses
system.cpu01.icache.ReadReq_mshr_misses::total          877                       # number of ReadReq MSHR misses
system.cpu01.icache.demand_mshr_misses::cpu01.inst          877                       # number of demand (read+write) MSHR misses
system.cpu01.icache.demand_mshr_misses::total          877                       # number of demand (read+write) MSHR misses
system.cpu01.icache.overall_mshr_misses::cpu01.inst          877                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_misses::total          877                       # number of overall MSHR misses
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst     65244742                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_latency::total     65244742                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst     65244742                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::total     65244742                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst     65244742                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::total     65244742                       # number of overall MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst     0.028758                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total     0.028758                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst     0.028758                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total     0.028758                       # mshr miss rate for demand accesses
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst     0.028758                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total     0.028758                       # mshr miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst 74395.372862                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total 74395.372862                       # average ReadReq mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst 74395.372862                       # average overall mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::total 74395.372862                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst 74395.372862                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::total 74395.372862                       # average overall mshr miss latency
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.branchPred.lookups                 26735                       # Number of BP lookups
system.cpu02.branchPred.condPredicted           21723                       # Number of conditional branches predicted
system.cpu02.branchPred.condIncorrect            1217                       # Number of conditional branches incorrect
system.cpu02.branchPred.BTBLookups              21797                       # Number of BTB lookups
system.cpu02.branchPred.BTBHits                 13081                       # Number of BTB hits
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct           60.012846                       # BTB Hit Percentage
system.cpu02.branchPred.usedRAS                  2105                       # Number of times the RAS was used to get a target.
system.cpu02.branchPred.RASInCorrect               11                       # Number of incorrect RAS predictions.
system.cpu02.branchPred.indirectLookups           127                       # Number of indirect predictor lookups.
system.cpu02.branchPred.indirectHits                3                       # Number of indirect target hits.
system.cpu02.branchPred.indirectMisses            124                       # Number of indirect misses.
system.cpu02.branchPredindirectMispredicted           32                       # Number of mispredicted indirect branches.
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                      19113                       # DTB read hits
system.cpu02.dtb.read_misses                      397                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                  19510                       # DTB read accesses
system.cpu02.dtb.write_hits                      5477                       # DTB write hits
system.cpu02.dtb.write_misses                      31                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                  5508                       # DTB write accesses
system.cpu02.dtb.data_hits                      24590                       # DTB hits
system.cpu02.dtb.data_misses                      428                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                  25018                       # DTB accesses
system.cpu02.itb.fetch_hits                     23462                       # ITB hits
system.cpu02.itb.fetch_misses                      78                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                 23540                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                         117153                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.fetch.icacheStallCycles             9678                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.Insts                       149758                       # Number of instructions fetch has processed
system.cpu02.fetch.Branches                     26735                       # Number of branches that fetch encountered
system.cpu02.fetch.predictedBranches            15189                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.Cycles                       44038                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.SquashCycles                  2691                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.MiscStallCycles                 61                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.NoActiveThreadStallCycles        51624                       # Number of stall cycles due to no active thread to fetch from
system.cpu02.fetch.PendingTrapStallCycles         2292                       # Number of stall cycles due to pending traps
system.cpu02.fetch.IcacheWaitRetryStallCycles           44                       # Number of stall cycles due to full MSHR
system.cpu02.fetch.CacheLines                   23462                       # Number of cache lines fetched
system.cpu02.fetch.IcacheSquashes                 555                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.rateDist::samples           109082                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            1.372894                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           2.541471                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0                  79577     72.95%     72.95% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                   1504      1.38%     74.33% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                   2130      1.95%     76.28% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                   4772      4.37%     80.66% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::4                   6710      6.15%     86.81% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::5                    686      0.63%     87.44% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::6                   4465      4.09%     91.53% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::7                   1286      1.18%     92.71% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::8                   7952      7.29%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total             109082                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.branchRate                0.228206                       # Number of branch fetches per cycle
system.cpu02.fetch.rate                      1.278311                       # Number of inst fetches per cycle
system.cpu02.decode.IdleCycles                  11585                       # Number of cycles decode is idle
system.cpu02.decode.BlockedCycles               19442                       # Number of cycles decode is blocked
system.cpu02.decode.RunCycles                   23767                       # Number of cycles decode is running
system.cpu02.decode.UnblockCycles                1754                       # Number of cycles decode is unblocking
system.cpu02.decode.SquashCycles                  910                       # Number of cycles decode is squashing
system.cpu02.decode.BranchResolved               2242                       # Number of times decode resolved a branch
system.cpu02.decode.BranchMispred                 449                       # Number of times decode detected a branch misprediction
system.cpu02.decode.DecodedInsts               135750                       # Number of instructions handled by decode
system.cpu02.decode.SquashedInsts                1752                       # Number of squashed instructions handled by decode
system.cpu02.rename.SquashCycles                  910                       # Number of cycles rename is squashing
system.cpu02.rename.IdleCycles                  12731                       # Number of cycles rename is idle
system.cpu02.rename.BlockCycles                  8794                       # Number of cycles rename is blocking
system.cpu02.rename.serializeStallCycles         8561                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.RunCycles                   24276                       # Number of cycles rename is running
system.cpu02.rename.UnblockCycles                2186                       # Number of cycles rename is unblocking
system.cpu02.rename.RenamedInsts               131815                       # Number of instructions processed by rename
system.cpu02.rename.ROBFullEvents                 313                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.IQFullEvents                  381                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.LQFullEvents                  747                       # Number of times rename has blocked due to LQ full
system.cpu02.rename.SQFullEvents                  377                       # Number of times rename has blocked due to SQ full
system.cpu02.rename.RenamedOperands             88411                       # Number of destination operands rename has renamed
system.cpu02.rename.RenameLookups              161699                       # Number of register rename lookups that rename has made
system.cpu02.rename.int_rename_lookups         148914                       # Number of integer rename lookups
system.cpu02.rename.fp_rename_lookups           12778                       # Number of floating rename lookups
system.cpu02.rename.CommittedMaps               68356                       # Number of HB maps that are committed
system.cpu02.rename.UndoneMaps                  20055                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.serializingInsts              264                       # count of serializing insts renamed
system.cpu02.rename.tempSerializingInsts          232                       # count of temporary serializing insts renamed
system.cpu02.rename.skidInsts                    5758                       # count of insts added to the skid buffer
system.cpu02.memDep0.insertedLoads              19732                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores              6858                       # Number of stores inserted to the mem dependence unit.
system.cpu02.memDep0.conflictingLoads             988                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores            741                       # Number of conflicting stores.
system.cpu02.iq.iqInstsAdded                   113624                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqNonSpecInstsAdded               360                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqInstsIssued                  109077                       # Number of instructions issued
system.cpu02.iq.iqSquashedInstsIssued             381                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedInstsExamined         22341                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedOperandsExamined        10779                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.iqSquashedNonSpecRemoved          131                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.issued_per_cycle::samples       109082                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       0.999954                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      1.945205                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0             80073     73.41%     73.41% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1              3378      3.10%     76.50% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2              6681      6.12%     82.63% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3              5276      4.84%     87.46% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::4              2717      2.49%     89.96% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::5              2987      2.74%     92.69% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::6              5906      5.41%     98.11% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::7              1242      1.14%     99.25% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::8               822      0.75%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total        109082                       # Number of insts issued each cycle
system.cpu02.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                  1116     42.71%     42.71% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                    0      0.00%     42.71% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0      0.00%     42.71% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                  79      3.02%     45.73% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0      0.00%     45.73% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0      0.00%     45.73% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult                314     12.02%     57.75% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0      0.00%     57.75% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0      0.00%     57.75% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0      0.00%     57.75% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0      0.00%     57.75% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0      0.00%     57.75% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0      0.00%     57.75% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0      0.00%     57.75% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0      0.00%     57.75% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0      0.00%     57.75% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0      0.00%     57.75% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0      0.00%     57.75% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0      0.00%     57.75% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0      0.00%     57.75% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0      0.00%     57.75% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0      0.00%     57.75% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0      0.00%     57.75% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0      0.00%     57.75% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0      0.00%     57.75% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0      0.00%     57.75% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0      0.00%     57.75% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.75% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0      0.00%     57.75% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead                  756     28.93%     86.68% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                 348     13.32%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu               78298     71.78%     71.79% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult                189      0.17%     71.96% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   0      0.00%     71.96% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd              2920      2.68%     74.64% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     74.64% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     74.64% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult             1928      1.77%     76.40% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     76.40% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     76.40% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     76.40% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     76.40% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  0      0.00%     76.40% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     76.40% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     76.40% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     76.40% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     76.40% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     76.40% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     76.40% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     76.40% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     76.40% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     76.40% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     76.40% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     76.40% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     76.40% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     76.40% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.40% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     76.40% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.40% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.40% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead              19978     18.32%     94.72% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite              5760      5.28%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total               109077                       # Type of FU issued
system.cpu02.iq.rate                         0.931065                       # Inst issue rate
system.cpu02.iq.fu_busy_cnt                      2613                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                 0.023956                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.int_inst_queue_reads           306203                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_writes          122863                       # Number of integer instruction queue writes
system.cpu02.iq.int_inst_queue_wakeup_accesses        95124                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_reads             24027                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_writes            13498                       # Number of floating instruction queue writes
system.cpu02.iq.fp_inst_queue_wakeup_accesses        10376                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.int_alu_accesses                99327                       # Number of integer alu accesses
system.cpu02.iq.fp_alu_accesses                 12359                       # Number of floating point alu accesses
system.cpu02.iew.lsq.thread0.forwLoads            529                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.squashedLoads         3928                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.memOrderViolation           38                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.squashedStores         2417                       # Number of stores squashed
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.cacheBlocked         1012                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewSquashCycles                  910                       # Number of cycles IEW is squashing
system.cpu02.iew.iewBlockCycles                  3101                       # Number of cycles IEW is blocking
system.cpu02.iew.iewUnblockCycles                1888                       # Number of cycles IEW is unblocking
system.cpu02.iew.iewDispatchedInsts            126784                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewDispSquashedInsts             253                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispLoadInsts               19732                       # Number of dispatched load instructions
system.cpu02.iew.iewDispStoreInsts               6858                       # Number of dispatched store instructions
system.cpu02.iew.iewDispNonSpecInsts              215                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewIQFullEvents                   26                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewLSQFullEvents                1863                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.memOrderViolationEvents           38                       # Number of memory order violations
system.cpu02.iew.predictedTakenIncorrect          242                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.predictedNotTakenIncorrect          682                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.branchMispredicts                924                       # Number of branch mispredicts detected at execute
system.cpu02.iew.iewExecutedInsts              107588                       # Number of executed instructions
system.cpu02.iew.iewExecLoadInsts               19510                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts            1489                       # Number of squashed instructions skipped in execute
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.exec_nop                       12800                       # number of nop insts executed
system.cpu02.iew.exec_refs                      25018                       # number of memory reference insts executed
system.cpu02.iew.exec_branches                  22101                       # Number of branches executed
system.cpu02.iew.exec_stores                     5508                       # Number of stores executed
system.cpu02.iew.exec_rate                   0.918355                       # Inst execution rate
system.cpu02.iew.wb_sent                       106263                       # cumulative count of insts sent to commit
system.cpu02.iew.wb_count                      105500                       # cumulative count of insts written-back
system.cpu02.iew.wb_producers                   62158                       # num instructions producing a value
system.cpu02.iew.wb_consumers                   76175                       # num instructions consuming a value
system.cpu02.iew.wb_rate                     0.900532                       # insts written-back per cycle
system.cpu02.iew.wb_fanout                   0.815989                       # average fanout of values written-back
system.cpu02.commit.commitSquashedInsts         22912                       # The number of squashed insts skipped by commit
system.cpu02.commit.commitNonSpecStalls           229                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.branchMispredicts             782                       # The number of times a branch was mispredicted
system.cpu02.commit.committed_per_cycle::samples        53962                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     1.900745                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     2.805541                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0        30800     57.08%     57.08% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1         5510     10.21%     67.29% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2         2779      5.15%     72.44% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3         1121      2.08%     74.52% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4         1474      2.73%     77.25% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5         3694      6.85%     84.09% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6          588      1.09%     85.18% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7         3725      6.90%     92.09% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8         4271      7.91%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total        53962                       # Number of insts commited each cycle
system.cpu02.commit.committedInsts             102568                       # Number of instructions committed
system.cpu02.commit.committedOps               102568                       # Number of ops (including micro ops) committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.refs                        20245                       # Number of memory references committed
system.cpu02.commit.loads                       15804                       # Number of loads committed
system.cpu02.commit.membars                        92                       # Number of memory barriers committed
system.cpu02.commit.branches                    19456                       # Number of branches committed
system.cpu02.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu02.commit.int_insts                   86842                       # Number of committed integer instructions.
system.cpu02.commit.function_calls               1197                       # Number of function calls committed.
system.cpu02.commit.op_class_0::No_OpClass        10929     10.66%     10.66% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu          66383     64.72%     75.38% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult           115      0.11%     75.49% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              0      0.00%     75.49% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd         2878      2.81%     78.29% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     78.29% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     78.29% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult         1920      1.87%     80.17% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     80.17% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     80.17% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     80.17% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     80.17% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     80.17% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     80.17% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     80.17% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     80.17% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     80.17% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     80.17% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     80.17% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     80.17% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     80.17% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     80.17% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     80.17% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     80.17% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     80.17% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     80.17% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     80.17% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     80.17% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.17% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.17% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead         15896     15.50%     95.66% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite         4447      4.34%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total          102568                       # Class of committed instruction
system.cpu02.commit.bw_lim_events                4271                       # number cycles where commit BW limit reached
system.cpu02.rob.rob_reads                     173910                       # The number of ROB reads
system.cpu02.rob.rob_writes                    254447                       # The number of ROB writes
system.cpu02.timesIdled                           170                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.idleCycles                          8071                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.quiesceCycles                     998336                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.committedInsts                     91643                       # Number of Instructions Simulated
system.cpu02.committedOps                       91643                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             1.278363                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       1.278363                       # CPI: Total CPI of All Threads
system.cpu02.ipc                             0.782251                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       0.782251                       # IPC: Total IPC of All Threads
system.cpu02.int_regfile_reads                 134098                       # number of integer regfile reads
system.cpu02.int_regfile_writes                 71446                       # number of integer regfile writes
system.cpu02.fp_regfile_reads                   11118                       # number of floating regfile reads
system.cpu02.fp_regfile_writes                   8136                       # number of floating regfile writes
system.cpu02.misc_regfile_reads                   349                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                  158                       # number of misc regfile writes
system.cpu02.dcache.tags.replacements             723                       # number of replacements
system.cpu02.dcache.tags.tagsinuse          20.067591                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs             19661                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs             781                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           25.174136                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle       861791835                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data    20.067591                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.313556                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.313556                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses           89350                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses          89350                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data        15765                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total         15765                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data         3620                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total         3620                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::cpu02.data           64                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total           64                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::cpu02.data           44                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total           44                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::cpu02.data        19385                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total          19385                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data        19385                       # number of overall hits
system.cpu02.dcache.overall_hits::total         19385                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data         1807                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total         1807                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data          752                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total          752                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data           33                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total           33                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data           23                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total           23                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data         2559                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total         2559                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data         2559                       # number of overall misses
system.cpu02.dcache.overall_misses::total         2559                       # number of overall misses
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data    108423291                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_latency::total    108423291                       # number of ReadReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data     86570268                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::total     86570268                       # number of WriteReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data       698877                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::total       698877                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data       263093                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::total       263093                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::cpu02.data       232959                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::total       232959                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.demand_miss_latency::cpu02.data    194993559                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_latency::total    194993559                       # number of demand (read+write) miss cycles
system.cpu02.dcache.overall_miss_latency::cpu02.data    194993559                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_latency::total    194993559                       # number of overall miss cycles
system.cpu02.dcache.ReadReq_accesses::cpu02.data        17572                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total        17572                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data         4372                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total         4372                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data           97                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total           97                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data           67                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total           67                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data        21944                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total        21944                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data        21944                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total        21944                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.102834                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.102834                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.172004                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.172004                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data     0.340206                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.340206                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data     0.343284                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.343284                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.116615                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.116615                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.116615                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.116615                       # miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data 60001.821251                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total 60001.821251                       # average ReadReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data 115120.037234                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total 115120.037234                       # average WriteReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data 21178.090909                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total 21178.090909                       # average LoadLockedReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data 11438.826087                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total 11438.826087                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::cpu02.data          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data 76199.124267                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total 76199.124267                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data 76199.124267                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total 76199.124267                       # average overall miss latency
system.cpu02.dcache.blocked_cycles::no_mshrs         2841                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets          118                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs             135                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs    21.044444                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          118                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks          395                       # number of writebacks
system.cpu02.dcache.writebacks::total             395                       # number of writebacks
system.cpu02.dcache.ReadReq_mshr_hits::cpu02.data         1062                       # number of ReadReq MSHR hits
system.cpu02.dcache.ReadReq_mshr_hits::total         1062                       # number of ReadReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::cpu02.data          522                       # number of WriteReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::total          522                       # number of WriteReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::cpu02.data           14                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::total           14                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.demand_mshr_hits::cpu02.data         1584                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_hits::total         1584                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.overall_mshr_hits::cpu02.data         1584                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_hits::total         1584                       # number of overall MSHR hits
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data          745                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_misses::total          745                       # number of ReadReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data          230                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::total          230                       # number of WriteReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data           19                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::total           19                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data           23                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::total           23                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.demand_mshr_misses::cpu02.data          975                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.demand_mshr_misses::total          975                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.overall_mshr_misses::cpu02.data          975                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_misses::total          975                       # number of overall MSHR misses
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data     36574563                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_latency::total     36574563                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data     21742825                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::total     21742825                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data       129808                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total       129808                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data       237595                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total       237595                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::cpu02.data       231800                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::total       231800                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data     58317388                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::total     58317388                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data     58317388                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::total     58317388                       # number of overall MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data     0.042397                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total     0.042397                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data     0.052608                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total     0.052608                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data     0.195876                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total     0.195876                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data     0.343284                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total     0.343284                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data     0.044431                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total     0.044431                       # mshr miss rate for demand accesses
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data     0.044431                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total     0.044431                       # mshr miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data 49093.373154                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total 49093.373154                       # average ReadReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data 94534.021739                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total 94534.021739                       # average WriteReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data         6832                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6832                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data 10330.217391                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total 10330.217391                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu02.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data 59812.705641                       # average overall mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::total 59812.705641                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data 59812.705641                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::total 59812.705641                       # average overall mshr miss latency
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements             454                       # number of replacements
system.cpu02.icache.tags.tagsinuse         119.054167                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs             22364                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs             929                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs           24.073197                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst   119.054167                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.232528                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.232528                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          475                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2          396                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024     0.927734                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses           47845                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses          47845                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst        22364                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total         22364                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst        22364                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total          22364                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst        22364                       # number of overall hits
system.cpu02.icache.overall_hits::total         22364                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst         1094                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total         1094                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst         1094                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total         1094                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst         1094                       # number of overall misses
system.cpu02.icache.overall_misses::total         1094                       # number of overall misses
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst     39371223                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_latency::total     39371223                       # number of ReadReq miss cycles
system.cpu02.icache.demand_miss_latency::cpu02.inst     39371223                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_latency::total     39371223                       # number of demand (read+write) miss cycles
system.cpu02.icache.overall_miss_latency::cpu02.inst     39371223                       # number of overall miss cycles
system.cpu02.icache.overall_miss_latency::total     39371223                       # number of overall miss cycles
system.cpu02.icache.ReadReq_accesses::cpu02.inst        23458                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total        23458                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst        23458                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total        23458                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst        23458                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total        23458                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.046637                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.046637                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.046637                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.046637                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.046637                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.046637                       # miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst 35988.320841                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total 35988.320841                       # average ReadReq miss latency
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst 35988.320841                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total 35988.320841                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst 35988.320841                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total 35988.320841                       # average overall miss latency
system.cpu02.icache.blocked_cycles::no_mshrs           30                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs           30                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks          454                       # number of writebacks
system.cpu02.icache.writebacks::total             454                       # number of writebacks
system.cpu02.icache.ReadReq_mshr_hits::cpu02.inst          165                       # number of ReadReq MSHR hits
system.cpu02.icache.ReadReq_mshr_hits::total          165                       # number of ReadReq MSHR hits
system.cpu02.icache.demand_mshr_hits::cpu02.inst          165                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_hits::total          165                       # number of demand (read+write) MSHR hits
system.cpu02.icache.overall_mshr_hits::cpu02.inst          165                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_hits::total          165                       # number of overall MSHR hits
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst          929                       # number of ReadReq MSHR misses
system.cpu02.icache.ReadReq_mshr_misses::total          929                       # number of ReadReq MSHR misses
system.cpu02.icache.demand_mshr_misses::cpu02.inst          929                       # number of demand (read+write) MSHR misses
system.cpu02.icache.demand_mshr_misses::total          929                       # number of demand (read+write) MSHR misses
system.cpu02.icache.overall_mshr_misses::cpu02.inst          929                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_misses::total          929                       # number of overall MSHR misses
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst     31713710                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_latency::total     31713710                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst     31713710                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::total     31713710                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst     31713710                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::total     31713710                       # number of overall MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst     0.039603                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total     0.039603                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst     0.039603                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     0.039603                       # mshr miss rate for demand accesses
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst     0.039603                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     0.039603                       # mshr miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst 34137.470398                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total 34137.470398                       # average ReadReq mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst 34137.470398                       # average overall mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::total 34137.470398                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst 34137.470398                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::total 34137.470398                       # average overall mshr miss latency
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.branchPred.lookups                 35614                       # Number of BP lookups
system.cpu03.branchPred.condPredicted           27663                       # Number of conditional branches predicted
system.cpu03.branchPred.condIncorrect            1391                       # Number of conditional branches incorrect
system.cpu03.branchPred.BTBLookups              25862                       # Number of BTB lookups
system.cpu03.branchPred.BTBHits                 18356                       # Number of BTB hits
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct           70.976723                       # BTB Hit Percentage
system.cpu03.branchPred.usedRAS                  3534                       # Number of times the RAS was used to get a target.
system.cpu03.branchPred.RASInCorrect               14                       # Number of incorrect RAS predictions.
system.cpu03.branchPred.indirectLookups           122                       # Number of indirect predictor lookups.
system.cpu03.branchPred.indirectHits               14                       # Number of indirect target hits.
system.cpu03.branchPred.indirectMisses            108                       # Number of indirect misses.
system.cpu03.branchPredindirectMispredicted           25                       # Number of mispredicted indirect branches.
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                      27763                       # DTB read hits
system.cpu03.dtb.read_misses                      433                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                  28196                       # DTB read accesses
system.cpu03.dtb.write_hits                      8538                       # DTB write hits
system.cpu03.dtb.write_misses                      31                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                  8569                       # DTB write accesses
system.cpu03.dtb.data_hits                      36301                       # DTB hits
system.cpu03.dtb.data_misses                      464                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                  36765                       # DTB accesses
system.cpu03.itb.fetch_hits                     32170                       # ITB hits
system.cpu03.itb.fetch_misses                      75                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                 32245                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                         135987                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.fetch.icacheStallCycles            10563                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.Insts                       200121                       # Number of instructions fetch has processed
system.cpu03.fetch.Branches                     35614                       # Number of branches that fetch encountered
system.cpu03.fetch.predictedBranches            21904                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.Cycles                       62365                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.SquashCycles                  3081                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.MiscStallCycles                 69                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.NoActiveThreadStallCycles        49791                       # Number of stall cycles due to no active thread to fetch from
system.cpu03.fetch.PendingTrapStallCycles         2167                       # Number of stall cycles due to pending traps
system.cpu03.fetch.IcacheWaitRetryStallCycles           53                       # Number of stall cycles due to full MSHR
system.cpu03.fetch.CacheLines                   32170                       # Number of cache lines fetched
system.cpu03.fetch.IcacheSquashes                 528                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.rateDist::samples           126548                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            1.581384                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           2.625399                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0                  86177     68.10%     68.10% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                   2020      1.60%     69.69% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                   3075      2.43%     72.12% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                   6684      5.28%     77.41% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::4                   9736      7.69%     85.10% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::5                   1297      1.02%     86.12% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::6                   6149      4.86%     90.98% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::7                   1704      1.35%     92.33% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::8                   9706      7.67%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total             126548                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.branchRate                0.261893                       # Number of branch fetches per cycle
system.cpu03.fetch.rate                      1.471619                       # Number of inst fetches per cycle
system.cpu03.decode.IdleCycles                  12848                       # Number of cycles decode is idle
system.cpu03.decode.BlockedCycles               28624                       # Number of cycles decode is blocked
system.cpu03.decode.RunCycles                   31782                       # Number of cycles decode is running
system.cpu03.decode.UnblockCycles                2451                       # Number of cycles decode is unblocking
system.cpu03.decode.SquashCycles                 1052                       # Number of cycles decode is squashing
system.cpu03.decode.BranchResolved               3670                       # Number of times decode resolved a branch
system.cpu03.decode.BranchMispred                 505                       # Number of times decode detected a branch misprediction
system.cpu03.decode.DecodedInsts               182928                       # Number of instructions handled by decode
system.cpu03.decode.SquashedInsts                2139                       # Number of squashed instructions handled by decode
system.cpu03.rename.SquashCycles                 1052                       # Number of cycles rename is squashing
system.cpu03.rename.IdleCycles                  14436                       # Number of cycles rename is idle
system.cpu03.rename.BlockCycles                 10118                       # Number of cycles rename is blocking
system.cpu03.rename.serializeStallCycles        15602                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.RunCycles                   32539                       # Number of cycles rename is running
system.cpu03.rename.UnblockCycles                3010                       # Number of cycles rename is unblocking
system.cpu03.rename.RenamedInsts               178158                       # Number of instructions processed by rename
system.cpu03.rename.ROBFullEvents                 421                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.IQFullEvents                  661                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.LQFullEvents                 1064                       # Number of times rename has blocked due to LQ full
system.cpu03.rename.SQFullEvents                  338                       # Number of times rename has blocked due to SQ full
system.cpu03.rename.RenamedOperands            118012                       # Number of destination operands rename has renamed
system.cpu03.rename.RenameLookups              212931                       # Number of register rename lookups that rename has made
system.cpu03.rename.int_rename_lookups         200152                       # Number of integer rename lookups
system.cpu03.rename.fp_rename_lookups           12773                       # Number of floating rename lookups
system.cpu03.rename.CommittedMaps               94386                       # Number of HB maps that are committed
system.cpu03.rename.UndoneMaps                  23626                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.serializingInsts              500                       # count of serializing insts renamed
system.cpu03.rename.tempSerializingInsts          473                       # count of temporary serializing insts renamed
system.cpu03.rename.skidInsts                    8745                       # count of insts added to the skid buffer
system.cpu03.memDep0.insertedLoads              28796                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores             10228                       # Number of stores inserted to the mem dependence unit.
system.cpu03.memDep0.conflictingLoads            2327                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores           1446                       # Number of conflicting stores.
system.cpu03.iq.iqInstsAdded                   152515                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqNonSpecInstsAdded               817                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqInstsIssued                  146928                       # Number of instructions issued
system.cpu03.iq.iqSquashedInstsIssued             418                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedInstsExamined         26607                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedOperandsExamined        13124                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.iqSquashedNonSpecRemoved          214                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.issued_per_cycle::samples       126548                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       1.161046                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      2.025784                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0             86384     68.26%     68.26% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1              5474      4.33%     72.59% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2              8819      6.97%     79.56% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3              7555      5.97%     85.53% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::4              4249      3.36%     88.88% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::5              3945      3.12%     92.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::6              7471      5.90%     97.91% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::7              1604      1.27%     99.17% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::8              1047      0.83%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total        126548                       # Number of insts issued each cycle
system.cpu03.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                  1234     33.47%     33.47% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                    0      0.00%     33.47% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0      0.00%     33.47% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                  78      2.12%     35.58% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0      0.00%     35.58% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0      0.00%     35.58% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult                363      9.85%     45.43% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0      0.00%     45.43% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0      0.00%     45.43% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0      0.00%     45.43% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0      0.00%     45.43% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0      0.00%     45.43% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0      0.00%     45.43% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0      0.00%     45.43% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0      0.00%     45.43% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0      0.00%     45.43% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0      0.00%     45.43% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0      0.00%     45.43% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0      0.00%     45.43% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0      0.00%     45.43% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0      0.00%     45.43% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0      0.00%     45.43% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0      0.00%     45.43% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0      0.00%     45.43% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0      0.00%     45.43% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0      0.00%     45.43% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0      0.00%     45.43% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0      0.00%     45.43% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0      0.00%     45.43% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead                 1244     33.74%     79.17% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                 768     20.83%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu              104092     70.85%     70.85% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult                220      0.15%     71.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   0      0.00%     71.00% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd              2931      1.99%     72.99% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     72.99% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     72.99% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult             1925      1.31%     74.30% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     74.30% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     74.30% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     74.30% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     74.30% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  0      0.00%     74.30% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     74.30% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     74.30% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     74.30% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     74.30% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     74.30% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     74.30% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.30% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     74.30% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.30% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.30% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.30% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.30% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.30% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.30% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     74.30% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.30% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.30% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead              28859     19.64%     93.94% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite              8897      6.06%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total               146928                       # Type of FU issued
system.cpu03.iq.rate                         1.080456                       # Inst issue rate
system.cpu03.iq.fu_busy_cnt                      3687                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                 0.025094                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.int_inst_queue_reads           400592                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_writes          166573                       # Number of integer instruction queue writes
system.cpu03.iq.int_inst_queue_wakeup_accesses       132587                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_reads             23917                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_writes            13416                       # Number of floating instruction queue writes
system.cpu03.iq.fp_inst_queue_wakeup_accesses        10389                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.int_alu_accesses               138288                       # Number of integer alu accesses
system.cpu03.iq.fp_alu_accesses                 12323                       # Number of floating point alu accesses
system.cpu03.iew.lsq.thread0.forwLoads           1060                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.squashedLoads         4852                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.memOrderViolation           53                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.squashedStores         3060                       # Number of stores squashed
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.cacheBlocked          985                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewSquashCycles                 1052                       # Number of cycles IEW is squashing
system.cpu03.iew.iewBlockCycles                  3709                       # Number of cycles IEW is blocking
system.cpu03.iew.iewUnblockCycles                2192                       # Number of cycles IEW is unblocking
system.cpu03.iew.iewDispatchedInsts            172285                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewDispSquashedInsts             335                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispLoadInsts               28796                       # Number of dispatched load instructions
system.cpu03.iew.iewDispStoreInsts              10228                       # Number of dispatched store instructions
system.cpu03.iew.iewDispNonSpecInsts              443                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewIQFullEvents                   26                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewLSQFullEvents                2151                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.memOrderViolationEvents           53                       # Number of memory order violations
system.cpu03.iew.predictedTakenIncorrect          329                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.predictedNotTakenIncorrect          745                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.branchMispredicts               1074                       # Number of branch mispredicts detected at execute
system.cpu03.iew.iewExecutedInsts              145224                       # Number of executed instructions
system.cpu03.iew.iewExecLoadInsts               28196                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts            1704                       # Number of squashed instructions skipped in execute
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.exec_nop                       18953                       # number of nop insts executed
system.cpu03.iew.exec_refs                      36765                       # number of memory reference insts executed
system.cpu03.iew.exec_branches                  29821                       # Number of branches executed
system.cpu03.iew.exec_stores                     8569                       # Number of stores executed
system.cpu03.iew.exec_rate                   1.067926                       # Inst execution rate
system.cpu03.iew.wb_sent                       143893                       # cumulative count of insts sent to commit
system.cpu03.iew.wb_count                      142976                       # cumulative count of insts written-back
system.cpu03.iew.wb_producers                   82569                       # num instructions producing a value
system.cpu03.iew.wb_consumers                  100797                       # num instructions consuming a value
system.cpu03.iew.wb_rate                     1.051395                       # insts written-back per cycle
system.cpu03.iew.wb_fanout                   0.819161                       # average fanout of values written-back
system.cpu03.commit.commitSquashedInsts         28131                       # The number of squashed insts skipped by commit
system.cpu03.commit.commitNonSpecStalls           603                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.branchMispredicts             903                       # The number of times a branch was mispredicted
system.cpu03.commit.committed_per_cycle::samples        72613                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     1.969248                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     2.840642                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0        40175     55.33%     55.33% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1         8030     11.06%     66.39% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2         3616      4.98%     71.37% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3         1812      2.50%     73.86% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4         2203      3.03%     76.90% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5         4873      6.71%     83.61% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6          746      1.03%     84.63% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7         4622      6.37%     91.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8         6536      9.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total        72613                       # Number of insts commited each cycle
system.cpu03.commit.committedInsts             142993                       # Number of instructions committed
system.cpu03.commit.committedOps               142993                       # Number of ops (including micro ops) committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.refs                        31112                       # Number of memory references committed
system.cpu03.commit.loads                       23944                       # Number of loads committed
system.cpu03.commit.membars                       265                       # Number of memory barriers committed
system.cpu03.commit.branches                    26723                       # Number of branches committed
system.cpu03.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu03.commit.int_insts                  121637                       # Number of committed integer instructions.
system.cpu03.commit.function_calls               2311                       # Number of function calls committed.
system.cpu03.commit.op_class_0::No_OpClass        16272     11.38%     11.38% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu          90373     63.20%     74.58% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult           155      0.11%     74.69% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              0      0.00%     74.69% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd         2878      2.01%     76.70% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     76.70% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     76.70% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult         1920      1.34%     78.04% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     78.04% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     78.04% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     78.04% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     78.04% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     78.04% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     78.04% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     78.04% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     78.04% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     78.04% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     78.04% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     78.04% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     78.04% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     78.04% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     78.04% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     78.04% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     78.04% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     78.04% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     78.04% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     78.04% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     78.04% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.04% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.04% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead         24209     16.93%     94.97% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite         7186      5.03%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total          142993                       # Class of committed instruction
system.cpu03.commit.bw_lim_events                6536                       # number cycles where commit BW limit reached
system.cpu03.rob.rob_reads                     235836                       # The number of ROB reads
system.cpu03.rob.rob_writes                    346389                       # The number of ROB writes
system.cpu03.timesIdled                           144                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.idleCycles                          9439                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.quiesceCycles                     979502                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.committedInsts                    126725                       # Number of Instructions Simulated
system.cpu03.committedOps                      126725                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             1.073087                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       1.073087                       # CPI: Total CPI of All Threads
system.cpu03.ipc                             0.931891                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       0.931891                       # IPC: Total IPC of All Threads
system.cpu03.int_regfile_reads                 182521                       # number of integer regfile reads
system.cpu03.int_regfile_writes                 99629                       # number of integer regfile writes
system.cpu03.fp_regfile_reads                   11141                       # number of floating regfile reads
system.cpu03.fp_regfile_writes                   8148                       # number of floating regfile writes
system.cpu03.misc_regfile_reads                   858                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                  370                       # number of misc regfile writes
system.cpu03.dcache.tags.replacements             939                       # number of replacements
system.cpu03.dcache.tags.tagsinuse          18.895673                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs             29818                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs            1001                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           29.788212                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle      1141909386                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data    18.895673                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.295245                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.295245                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses          133357                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses         133357                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data        23261                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total         23261                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data         5988                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total         5988                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::cpu03.data          127                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total          127                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::cpu03.data          107                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total          107                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::cpu03.data        29249                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total          29249                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data        29249                       # number of overall hits
system.cpu03.dcache.overall_hits::total         29249                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data         2378                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total         2378                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data         1010                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total         1010                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data           71                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total           71                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data           61                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total           61                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data         3388                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total         3388                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data         3388                       # number of overall misses
system.cpu03.dcache.overall_misses::total         3388                       # number of overall misses
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data    120721440                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_latency::total    120721440                       # number of ReadReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data     86263129                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::total     86263129                       # number of WriteReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data      1175226                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::total      1175226                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data       709308                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::total       709308                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::cpu03.data       226005                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::total       226005                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.demand_miss_latency::cpu03.data    206984569                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_latency::total    206984569                       # number of demand (read+write) miss cycles
system.cpu03.dcache.overall_miss_latency::cpu03.data    206984569                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_latency::total    206984569                       # number of overall miss cycles
system.cpu03.dcache.ReadReq_accesses::cpu03.data        25639                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total        25639                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data         6998                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total         6998                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data          198                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total          198                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data          168                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total          168                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data        32637                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total        32637                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data        32637                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total        32637                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.092749                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.092749                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.144327                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.144327                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data     0.358586                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.358586                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data     0.363095                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.363095                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.103809                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.103809                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.103809                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.103809                       # miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data 50765.954584                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total 50765.954584                       # average ReadReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data 85409.038614                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total 85409.038614                       # average WriteReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data 16552.478873                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total 16552.478873                       # average LoadLockedReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data        11628                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total        11628                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::cpu03.data          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data 61093.438312                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total 61093.438312                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data 61093.438312                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total 61093.438312                       # average overall miss latency
system.cpu03.dcache.blocked_cycles::no_mshrs         2712                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs             140                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs    19.371429                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks          460                       # number of writebacks
system.cpu03.dcache.writebacks::total             460                       # number of writebacks
system.cpu03.dcache.ReadReq_mshr_hits::cpu03.data         1297                       # number of ReadReq MSHR hits
system.cpu03.dcache.ReadReq_mshr_hits::total         1297                       # number of ReadReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::cpu03.data          656                       # number of WriteReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::total          656                       # number of WriteReq MSHR hits
system.cpu03.dcache.LoadLockedReq_mshr_hits::cpu03.data           21                       # number of LoadLockedReq MSHR hits
system.cpu03.dcache.LoadLockedReq_mshr_hits::total           21                       # number of LoadLockedReq MSHR hits
system.cpu03.dcache.demand_mshr_hits::cpu03.data         1953                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_hits::total         1953                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.overall_mshr_hits::cpu03.data         1953                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_hits::total         1953                       # number of overall MSHR hits
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data         1081                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_misses::total         1081                       # number of ReadReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data          354                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::total          354                       # number of WriteReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data           50                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::total           50                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data           60                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::total           60                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.demand_mshr_misses::cpu03.data         1435                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.demand_mshr_misses::total         1435                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.overall_mshr_misses::cpu03.data         1435                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_misses::total         1435                       # number of overall MSHR misses
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data     40569636                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_latency::total     40569636                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data     23273858                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::total     23273858                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data       491416                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total       491416                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data       640927                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total       640927                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::cpu03.data       224846                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::total       224846                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data     63843494                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::total     63843494                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data     63843494                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::total     63843494                       # number of overall MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data     0.042162                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total     0.042162                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data     0.050586                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total     0.050586                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data     0.252525                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total     0.252525                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data     0.357143                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total     0.357143                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data     0.043969                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total     0.043969                       # mshr miss rate for demand accesses
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data     0.043969                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total     0.043969                       # mshr miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data 37529.728030                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total 37529.728030                       # average ReadReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data 65745.361582                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total 65745.361582                       # average WriteReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data  9828.320000                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9828.320000                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data 10682.116667                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total 10682.116667                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu03.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data 44490.239721                       # average overall mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::total 44490.239721                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data 44490.239721                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::total 44490.239721                       # average overall mshr miss latency
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements             500                       # number of replacements
system.cpu03.icache.tags.tagsinuse         114.775024                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs             31039                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs             985                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs           31.511675                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst   114.775024                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.224170                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.224170                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          485                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::1           86                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2          399                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024     0.947266                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses           65323                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses          65323                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst        31039                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total         31039                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst        31039                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total          31039                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst        31039                       # number of overall hits
system.cpu03.icache.overall_hits::total         31039                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst         1130                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total         1130                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst         1130                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total         1130                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst         1130                       # number of overall misses
system.cpu03.icache.overall_misses::total         1130                       # number of overall misses
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst     41426136                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_latency::total     41426136                       # number of ReadReq miss cycles
system.cpu03.icache.demand_miss_latency::cpu03.inst     41426136                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_latency::total     41426136                       # number of demand (read+write) miss cycles
system.cpu03.icache.overall_miss_latency::cpu03.inst     41426136                       # number of overall miss cycles
system.cpu03.icache.overall_miss_latency::total     41426136                       # number of overall miss cycles
system.cpu03.icache.ReadReq_accesses::cpu03.inst        32169                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total        32169                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst        32169                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total        32169                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst        32169                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total        32169                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.035127                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.035127                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.035127                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.035127                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.035127                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.035127                       # miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst 36660.297345                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total 36660.297345                       # average ReadReq miss latency
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst 36660.297345                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total 36660.297345                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst 36660.297345                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total 36660.297345                       # average overall miss latency
system.cpu03.icache.blocked_cycles::no_mshrs           60                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs           30                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks          500                       # number of writebacks
system.cpu03.icache.writebacks::total             500                       # number of writebacks
system.cpu03.icache.ReadReq_mshr_hits::cpu03.inst          145                       # number of ReadReq MSHR hits
system.cpu03.icache.ReadReq_mshr_hits::total          145                       # number of ReadReq MSHR hits
system.cpu03.icache.demand_mshr_hits::cpu03.inst          145                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_hits::total          145                       # number of demand (read+write) MSHR hits
system.cpu03.icache.overall_mshr_hits::cpu03.inst          145                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_hits::total          145                       # number of overall MSHR hits
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst          985                       # number of ReadReq MSHR misses
system.cpu03.icache.ReadReq_mshr_misses::total          985                       # number of ReadReq MSHR misses
system.cpu03.icache.demand_mshr_misses::cpu03.inst          985                       # number of demand (read+write) MSHR misses
system.cpu03.icache.demand_mshr_misses::total          985                       # number of demand (read+write) MSHR misses
system.cpu03.icache.overall_mshr_misses::cpu03.inst          985                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_misses::total          985                       # number of overall MSHR misses
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst     32645552                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_latency::total     32645552                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst     32645552                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::total     32645552                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst     32645552                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::total     32645552                       # number of overall MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst     0.030620                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total     0.030620                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst     0.030620                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     0.030620                       # mshr miss rate for demand accesses
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst     0.030620                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     0.030620                       # mshr miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst 33142.692386                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total 33142.692386                       # average ReadReq mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst 33142.692386                       # average overall mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::total 33142.692386                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst 33142.692386                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::total 33142.692386                       # average overall mshr miss latency
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.branchPred.lookups                 37329                       # Number of BP lookups
system.cpu04.branchPred.condPredicted           28699                       # Number of conditional branches predicted
system.cpu04.branchPred.condIncorrect            1408                       # Number of conditional branches incorrect
system.cpu04.branchPred.BTBLookups              26175                       # Number of BTB lookups
system.cpu04.branchPred.BTBHits                 19363                       # Number of BTB hits
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct           73.975167                       # BTB Hit Percentage
system.cpu04.branchPred.usedRAS                  3845                       # Number of times the RAS was used to get a target.
system.cpu04.branchPred.RASInCorrect               11                       # Number of incorrect RAS predictions.
system.cpu04.branchPred.indirectLookups           116                       # Number of indirect predictor lookups.
system.cpu04.branchPred.indirectHits               15                       # Number of indirect target hits.
system.cpu04.branchPred.indirectMisses            101                       # Number of indirect misses.
system.cpu04.branchPredindirectMispredicted           22                       # Number of mispredicted indirect branches.
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                      29535                       # DTB read hits
system.cpu04.dtb.read_misses                      429                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                  29964                       # DTB read accesses
system.cpu04.dtb.write_hits                      9477                       # DTB write hits
system.cpu04.dtb.write_misses                      37                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                  9514                       # DTB write accesses
system.cpu04.dtb.data_hits                      39012                       # DTB hits
system.cpu04.dtb.data_misses                      466                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                  39478                       # DTB accesses
system.cpu04.itb.fetch_hits                     33829                       # ITB hits
system.cpu04.itb.fetch_misses                      65                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                 33894                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                          89623                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.fetch.icacheStallCycles             9897                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.Insts                       211447                       # Number of instructions fetch has processed
system.cpu04.fetch.Branches                     37329                       # Number of branches that fetch encountered
system.cpu04.fetch.predictedBranches            23223                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.Cycles                       67305                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.SquashCycles                  3097                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.MiscStallCycles                138                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu04.fetch.PendingTrapStallCycles         2045                       # Number of stall cycles due to pending traps
system.cpu04.fetch.IcacheWaitRetryStallCycles           40                       # Number of stall cycles due to full MSHR
system.cpu04.fetch.CacheLines                   33829                       # Number of cache lines fetched
system.cpu04.fetch.IcacheSquashes                 547                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.rateDist::samples            80983                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            2.611005                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           2.947450                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0                  38263     47.25%     47.25% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                   2108      2.60%     49.85% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                   3577      4.42%     54.27% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                   6663      8.23%     62.50% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::4                  10547     13.02%     75.52% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::5                   1354      1.67%     77.19% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::6                   6219      7.68%     84.87% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::7                   2092      2.58%     87.45% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::8                  10160     12.55%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total              80983                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.branchRate                0.416511                       # Number of branch fetches per cycle
system.cpu04.fetch.rate                      2.359294                       # Number of inst fetches per cycle
system.cpu04.decode.IdleCycles                  12425                       # Number of cycles decode is idle
system.cpu04.decode.BlockedCycles               31350                       # Number of cycles decode is blocked
system.cpu04.decode.RunCycles                   33586                       # Number of cycles decode is running
system.cpu04.decode.UnblockCycles                2541                       # Number of cycles decode is unblocking
system.cpu04.decode.SquashCycles                 1071                       # Number of cycles decode is squashing
system.cpu04.decode.BranchResolved               4086                       # Number of times decode resolved a branch
system.cpu04.decode.BranchMispred                 493                       # Number of times decode detected a branch misprediction
system.cpu04.decode.DecodedInsts               194213                       # Number of instructions handled by decode
system.cpu04.decode.SquashedInsts                2114                       # Number of squashed instructions handled by decode
system.cpu04.rename.SquashCycles                 1071                       # Number of cycles rename is squashing
system.cpu04.rename.IdleCycles                  14081                       # Number of cycles rename is idle
system.cpu04.rename.BlockCycles                  9510                       # Number of cycles rename is blocking
system.cpu04.rename.serializeStallCycles        17825                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.RunCycles                   34346                       # Number of cycles rename is running
system.cpu04.rename.UnblockCycles                4140                       # Number of cycles rename is unblocking
system.cpu04.rename.RenamedInsts               189245                       # Number of instructions processed by rename
system.cpu04.rename.ROBFullEvents                 319                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.IQFullEvents                 1218                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.LQFullEvents                 2014                       # Number of times rename has blocked due to LQ full
system.cpu04.rename.SQFullEvents                  393                       # Number of times rename has blocked due to SQ full
system.cpu04.rename.RenamedOperands            125335                       # Number of destination operands rename has renamed
system.cpu04.rename.RenameLookups              227101                       # Number of register rename lookups that rename has made
system.cpu04.rename.int_rename_lookups         214315                       # Number of integer rename lookups
system.cpu04.rename.fp_rename_lookups           12780                       # Number of floating rename lookups
system.cpu04.rename.CommittedMaps               99606                       # Number of HB maps that are committed
system.cpu04.rename.UndoneMaps                  25729                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.serializingInsts              563                       # count of serializing insts renamed
system.cpu04.rename.tempSerializingInsts          536                       # count of temporary serializing insts renamed
system.cpu04.rename.skidInsts                    9328                       # count of insts added to the skid buffer
system.cpu04.memDep0.insertedLoads              30799                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores             11431                       # Number of stores inserted to the mem dependence unit.
system.cpu04.memDep0.conflictingLoads            3005                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores           2174                       # Number of conflicting stores.
system.cpu04.iq.iqInstsAdded                   162044                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqNonSpecInstsAdded               979                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqInstsIssued                  155757                       # Number of instructions issued
system.cpu04.iq.iqSquashedInstsIssued             482                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedInstsExamined         29219                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedOperandsExamined        14477                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.iqSquashedNonSpecRemoved          252                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.issued_per_cycle::samples        80983                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       1.923330                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      2.304924                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0             38598     47.66%     47.66% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1              5744      7.09%     54.75% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2              8912     11.00%     65.76% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3              7777      9.60%     75.36% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::4              4985      6.16%     81.52% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::5              4549      5.62%     87.14% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::6              7873      9.72%     96.86% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::7              1425      1.76%     98.62% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::8              1120      1.38%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total         80983                       # Number of insts issued each cycle
system.cpu04.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                  1207     29.11%     29.11% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                    0      0.00%     29.11% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0      0.00%     29.11% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                  88      2.12%     31.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0      0.00%     31.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0      0.00%     31.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult                338      8.15%     39.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0      0.00%     39.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0      0.00%     39.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0      0.00%     39.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0      0.00%     39.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0      0.00%     39.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0      0.00%     39.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0      0.00%     39.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0      0.00%     39.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0      0.00%     39.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0      0.00%     39.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0      0.00%     39.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0      0.00%     39.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0      0.00%     39.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0      0.00%     39.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0      0.00%     39.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0      0.00%     39.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0      0.00%     39.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0      0.00%     39.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0      0.00%     39.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0      0.00%     39.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0      0.00%     39.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0      0.00%     39.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead                 1557     37.55%     76.92% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                 957     23.08%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu              110048     70.65%     70.66% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult                192      0.12%     70.78% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   0      0.00%     70.78% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd              2929      1.88%     72.66% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     72.66% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     72.66% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult             1928      1.24%     73.90% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     73.90% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     73.90% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     73.90% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     73.90% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  0      0.00%     73.90% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     73.90% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     73.90% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     73.90% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     73.90% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     73.90% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     73.90% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.90% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     73.90% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.90% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.90% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.90% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.90% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.90% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.90% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     73.90% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.90% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.90% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead              30757     19.75%     93.64% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite              9899      6.36%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total               155757                       # Type of FU issued
system.cpu04.iq.rate                         1.737913                       # Inst issue rate
system.cpu04.iq.fu_busy_cnt                      4147                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                 0.026625                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.int_inst_queue_reads           373324                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_writes          178704                       # Number of integer instruction queue writes
system.cpu04.iq.int_inst_queue_wakeup_accesses       141303                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_reads             23802                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_writes            13584                       # Number of floating instruction queue writes
system.cpu04.iq.fp_inst_queue_wakeup_accesses        10397                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.int_alu_accesses               147653                       # Number of integer alu accesses
system.cpu04.iq.fp_alu_accesses                 12247                       # Number of floating point alu accesses
system.cpu04.iew.lsq.thread0.forwLoads           1210                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.squashedLoads         5200                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.memOrderViolation           47                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.squashedStores         3465                       # Number of stores squashed
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.cacheBlocked          917                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewSquashCycles                 1071                       # Number of cycles IEW is squashing
system.cpu04.iew.iewBlockCycles                  4125                       # Number of cycles IEW is blocking
system.cpu04.iew.iewUnblockCycles                1157                       # Number of cycles IEW is unblocking
system.cpu04.iew.iewDispatchedInsts            183115                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewDispSquashedInsts             308                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispLoadInsts               30799                       # Number of dispatched load instructions
system.cpu04.iew.iewDispStoreInsts              11431                       # Number of dispatched store instructions
system.cpu04.iew.iewDispNonSpecInsts              504                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewIQFullEvents                   32                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewLSQFullEvents                1112                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.memOrderViolationEvents           47                       # Number of memory order violations
system.cpu04.iew.predictedTakenIncorrect          348                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.predictedNotTakenIncorrect          764                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.branchMispredicts               1112                       # Number of branch mispredicts detected at execute
system.cpu04.iew.iewExecutedInsts              153891                       # Number of executed instructions
system.cpu04.iew.iewExecLoadInsts               29964                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts            1866                       # Number of squashed instructions skipped in execute
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.exec_nop                       20092                       # number of nop insts executed
system.cpu04.iew.exec_refs                      39478                       # number of memory reference insts executed
system.cpu04.iew.exec_branches                  31297                       # Number of branches executed
system.cpu04.iew.exec_stores                     9514                       # Number of stores executed
system.cpu04.iew.exec_rate                   1.717093                       # Inst execution rate
system.cpu04.iew.wb_sent                       152636                       # cumulative count of insts sent to commit
system.cpu04.iew.wb_count                      151700                       # cumulative count of insts written-back
system.cpu04.iew.wb_producers                   86576                       # num instructions producing a value
system.cpu04.iew.wb_consumers                  106258                       # num instructions consuming a value
system.cpu04.iew.wb_rate                     1.692646                       # insts written-back per cycle
system.cpu04.iew.wb_fanout                   0.814772                       # average fanout of values written-back
system.cpu04.commit.commitSquashedInsts         30416                       # The number of squashed insts skipped by commit
system.cpu04.commit.commitNonSpecStalls           727                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.branchMispredicts             931                       # The number of times a branch was mispredicted
system.cpu04.commit.committed_per_cycle::samples        76488                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     1.974754                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     2.836118                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0        41999     54.91%     54.91% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1         8560     11.19%     66.10% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2         3934      5.14%     71.24% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3         1997      2.61%     73.85% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4         2570      3.36%     77.21% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5         4864      6.36%     83.57% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6          855      1.12%     84.69% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7         4776      6.24%     90.94% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8         6933      9.06%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total        76488                       # Number of insts commited each cycle
system.cpu04.commit.committedInsts             151045                       # Number of instructions committed
system.cpu04.commit.committedOps               151045                       # Number of ops (including micro ops) committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.refs                        33565                       # Number of memory references committed
system.cpu04.commit.loads                       25599                       # Number of loads committed
system.cpu04.commit.membars                       347                       # Number of memory barriers committed
system.cpu04.commit.branches                    27951                       # Number of branches committed
system.cpu04.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu04.commit.int_insts                  128603                       # Number of committed integer instructions.
system.cpu04.commit.function_calls               2584                       # Number of function calls committed.
system.cpu04.commit.op_class_0::No_OpClass        17245     11.42%     11.42% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu          94961     62.87%     74.29% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult           115      0.08%     74.36% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              0      0.00%     74.36% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd         2878      1.91%     76.27% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     76.27% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     76.27% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult         1920      1.27%     77.54% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     77.54% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     77.54% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     77.54% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     77.54% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     77.54% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     77.54% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     77.54% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     77.54% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     77.54% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     77.54% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     77.54% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     77.54% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     77.54% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     77.54% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     77.54% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     77.54% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     77.54% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     77.54% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     77.54% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     77.54% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.54% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.54% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead         25946     17.18%     94.72% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite         7980      5.28%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total          151045                       # Class of committed instruction
system.cpu04.commit.bw_lim_events                6933                       # number cycles where commit BW limit reached
system.cpu04.rob.rob_reads                     249729                       # The number of ROB reads
system.cpu04.rob.rob_writes                    367403                       # The number of ROB writes
system.cpu04.timesIdled                           145                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.idleCycles                          8640                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.quiesceCycles                     974553                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.committedInsts                    133804                       # Number of Instructions Simulated
system.cpu04.committedOps                      133804                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             0.669808                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       0.669808                       # CPI: Total CPI of All Threads
system.cpu04.ipc                             1.492965                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       1.492965                       # IPC: Total IPC of All Threads
system.cpu04.int_regfile_reads                 195095                       # number of integer regfile reads
system.cpu04.int_regfile_writes                106246                       # number of integer regfile writes
system.cpu04.fp_regfile_reads                   11136                       # number of floating regfile reads
system.cpu04.fp_regfile_writes                   8153                       # number of floating regfile writes
system.cpu04.misc_regfile_reads                   924                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                  395                       # number of misc regfile writes
system.cpu04.dcache.tags.replacements             962                       # number of replacements
system.cpu04.dcache.tags.tagsinuse          18.140027                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs             32166                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs            1022                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           31.473581                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle      1147086639                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data    18.140027                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.283438                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.283438                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses          143312                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses         143312                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data        24772                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total         24772                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data         6846                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total         6846                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::cpu04.data          147                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total          147                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::cpu04.data          118                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total          118                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::cpu04.data        31618                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total          31618                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data        31618                       # number of overall hits
system.cpu04.dcache.overall_hits::total         31618                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data         2531                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total         2531                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data          941                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total          941                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data           64                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total           64                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data           58                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total           58                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data         3472                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total         3472                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data         3472                       # number of overall misses
system.cpu04.dcache.overall_misses::total         3472                       # number of overall misses
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data    149493615                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_latency::total    149493615                       # number of ReadReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data     86098564                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::total     86098564                       # number of WriteReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data      1215791                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::total      1215791                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data       775371                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::total       775371                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::cpu04.data       272365                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::total       272365                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.demand_miss_latency::cpu04.data    235592179                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_latency::total    235592179                       # number of demand (read+write) miss cycles
system.cpu04.dcache.overall_miss_latency::cpu04.data    235592179                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_latency::total    235592179                       # number of overall miss cycles
system.cpu04.dcache.ReadReq_accesses::cpu04.data        27303                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total        27303                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data         7787                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total         7787                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data          211                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total          211                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data          176                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total          176                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data        35090                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total        35090                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data        35090                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total        35090                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.092700                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.092700                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.120842                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.120842                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data     0.303318                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.303318                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data     0.329545                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.329545                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.098946                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.098946                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.098946                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.098946                       # miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data 59065.039510                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total 59065.039510                       # average ReadReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data 91496.879915                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total 91496.879915                       # average WriteReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data 18996.734375                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total 18996.734375                       # average LoadLockedReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data 13368.465517                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total 13368.465517                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::cpu04.data          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data 67854.890265                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total 67854.890265                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data 67854.890265                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total 67854.890265                       # average overall miss latency
system.cpu04.dcache.blocked_cycles::no_mshrs         2716                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs             120                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs    22.633333                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks          479                       # number of writebacks
system.cpu04.dcache.writebacks::total             479                       # number of writebacks
system.cpu04.dcache.ReadReq_mshr_hits::cpu04.data         1371                       # number of ReadReq MSHR hits
system.cpu04.dcache.ReadReq_mshr_hits::total         1371                       # number of ReadReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::cpu04.data          614                       # number of WriteReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::total          614                       # number of WriteReq MSHR hits
system.cpu04.dcache.LoadLockedReq_mshr_hits::cpu04.data           16                       # number of LoadLockedReq MSHR hits
system.cpu04.dcache.LoadLockedReq_mshr_hits::total           16                       # number of LoadLockedReq MSHR hits
system.cpu04.dcache.demand_mshr_hits::cpu04.data         1985                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_hits::total         1985                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.overall_mshr_hits::cpu04.data         1985                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_hits::total         1985                       # number of overall MSHR hits
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data         1160                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_misses::total         1160                       # number of ReadReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data          327                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::total          327                       # number of WriteReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data           48                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::total           48                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data           58                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::total           58                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.demand_mshr_misses::cpu04.data         1487                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.demand_mshr_misses::total         1487                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.overall_mshr_misses::cpu04.data         1487                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_misses::total         1487                       # number of overall MSHR misses
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data     44642362                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_latency::total     44642362                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data     23705011                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::total     23705011                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data       585295                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total       585295                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data       711626                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total       711626                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::cpu04.data       268888                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::total       268888                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data     68347373                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::total     68347373                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data     68347373                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::total     68347373                       # number of overall MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data     0.042486                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total     0.042486                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data     0.041993                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total     0.041993                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data     0.227488                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total     0.227488                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data     0.329545                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total     0.329545                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data     0.042377                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total     0.042377                       # mshr miss rate for demand accesses
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data     0.042377                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total     0.042377                       # mshr miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data 38484.794828                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total 38484.794828                       # average ReadReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data 72492.388379                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total 72492.388379                       # average WriteReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data 12193.645833                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12193.645833                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data 12269.413793                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total 12269.413793                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu04.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data 45963.263618                       # average overall mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::total 45963.263618                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data 45963.263618                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::total 45963.263618                       # average overall mshr miss latency
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements             493                       # number of replacements
system.cpu04.icache.tags.tagsinuse         108.437381                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs             32697                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs             975                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs           33.535385                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst   108.437381                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.211792                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.211792                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          482                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1           85                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2          397                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.941406                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses           68627                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses          68627                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst        32697                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total         32697                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst        32697                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total          32697                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst        32697                       # number of overall hits
system.cpu04.icache.overall_hits::total         32697                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst         1129                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total         1129                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst         1129                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total         1129                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst         1129                       # number of overall misses
system.cpu04.icache.overall_misses::total         1129                       # number of overall misses
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst     38200640                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_latency::total     38200640                       # number of ReadReq miss cycles
system.cpu04.icache.demand_miss_latency::cpu04.inst     38200640                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_latency::total     38200640                       # number of demand (read+write) miss cycles
system.cpu04.icache.overall_miss_latency::cpu04.inst     38200640                       # number of overall miss cycles
system.cpu04.icache.overall_miss_latency::total     38200640                       # number of overall miss cycles
system.cpu04.icache.ReadReq_accesses::cpu04.inst        33826                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total        33826                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst        33826                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total        33826                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst        33826                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total        33826                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.033377                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.033377                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.033377                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.033377                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.033377                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.033377                       # miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst 33835.819309                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total 33835.819309                       # average ReadReq miss latency
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst 33835.819309                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total 33835.819309                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst 33835.819309                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total 33835.819309                       # average overall miss latency
system.cpu04.icache.blocked_cycles::no_mshrs           74                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               6                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs    12.333333                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks          493                       # number of writebacks
system.cpu04.icache.writebacks::total             493                       # number of writebacks
system.cpu04.icache.ReadReq_mshr_hits::cpu04.inst          154                       # number of ReadReq MSHR hits
system.cpu04.icache.ReadReq_mshr_hits::total          154                       # number of ReadReq MSHR hits
system.cpu04.icache.demand_mshr_hits::cpu04.inst          154                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_hits::total          154                       # number of demand (read+write) MSHR hits
system.cpu04.icache.overall_mshr_hits::cpu04.inst          154                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_hits::total          154                       # number of overall MSHR hits
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst          975                       # number of ReadReq MSHR misses
system.cpu04.icache.ReadReq_mshr_misses::total          975                       # number of ReadReq MSHR misses
system.cpu04.icache.demand_mshr_misses::cpu04.inst          975                       # number of demand (read+write) MSHR misses
system.cpu04.icache.demand_mshr_misses::total          975                       # number of demand (read+write) MSHR misses
system.cpu04.icache.overall_mshr_misses::cpu04.inst          975                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_misses::total          975                       # number of overall MSHR misses
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst     30758701                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_latency::total     30758701                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst     30758701                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::total     30758701                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst     30758701                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::total     30758701                       # number of overall MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst     0.028824                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total     0.028824                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst     0.028824                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     0.028824                       # mshr miss rate for demand accesses
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst     0.028824                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     0.028824                       # mshr miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst 31547.385641                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total 31547.385641                       # average ReadReq mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst 31547.385641                       # average overall mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::total 31547.385641                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst 31547.385641                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::total 31547.385641                       # average overall mshr miss latency
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.branchPred.lookups                 30234                       # Number of BP lookups
system.cpu05.branchPred.condPredicted           24426                       # Number of conditional branches predicted
system.cpu05.branchPred.condIncorrect            1218                       # Number of conditional branches incorrect
system.cpu05.branchPred.BTBLookups              21522                       # Number of BTB lookups
system.cpu05.branchPred.BTBHits                 15418                       # Number of BTB hits
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct           71.638324                       # BTB Hit Percentage
system.cpu05.branchPred.usedRAS                  2533                       # Number of times the RAS was used to get a target.
system.cpu05.branchPred.RASInCorrect               11                       # Number of incorrect RAS predictions.
system.cpu05.branchPred.indirectLookups           103                       # Number of indirect predictor lookups.
system.cpu05.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu05.branchPred.indirectMisses            103                       # Number of indirect misses.
system.cpu05.branchPredindirectMispredicted           25                       # Number of mispredicted indirect branches.
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                      24149                       # DTB read hits
system.cpu05.dtb.read_misses                      441                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                  24590                       # DTB read accesses
system.cpu05.dtb.write_hits                      7693                       # DTB write hits
system.cpu05.dtb.write_misses                      32                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                  7725                       # DTB write accesses
system.cpu05.dtb.data_hits                      31842                       # DTB hits
system.cpu05.dtb.data_misses                      473                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                  32315                       # DTB accesses
system.cpu05.itb.fetch_hits                     26749                       # ITB hits
system.cpu05.itb.fetch_misses                      65                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                 26814                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                          80535                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.fetch.icacheStallCycles             9050                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.Insts                       174631                       # Number of instructions fetch has processed
system.cpu05.fetch.Branches                     30234                       # Number of branches that fetch encountered
system.cpu05.fetch.predictedBranches            17951                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.Cycles                       59355                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.SquashCycles                  2695                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.MiscStallCycles                 90                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu05.fetch.PendingTrapStallCycles         2095                       # Number of stall cycles due to pending traps
system.cpu05.fetch.IcacheWaitRetryStallCycles           73                       # Number of stall cycles due to full MSHR
system.cpu05.fetch.CacheLines                   26749                       # Number of cache lines fetched
system.cpu05.fetch.IcacheSquashes                 507                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.rateDist::samples            72020                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            2.424757                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           2.963923                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0                  37664     52.30%     52.30% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                   1423      1.98%     54.27% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                   2697      3.74%     58.02% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                   5323      7.39%     65.41% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::4                   8221     11.41%     76.82% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::5                    771      1.07%     77.89% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::6                   5085      7.06%     84.95% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::7                   2092      2.90%     87.86% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::8                   8744     12.14%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total              72020                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.branchRate                0.375414                       # Number of branch fetches per cycle
system.cpu05.fetch.rate                      2.168386                       # Number of inst fetches per cycle
system.cpu05.decode.IdleCycles                  11474                       # Number of cycles decode is idle
system.cpu05.decode.BlockedCycles               30913                       # Number of cycles decode is blocked
system.cpu05.decode.RunCycles                   26389                       # Number of cycles decode is running
system.cpu05.decode.UnblockCycles                2310                       # Number of cycles decode is unblocking
system.cpu05.decode.SquashCycles                  924                       # Number of cycles decode is squashing
system.cpu05.decode.BranchResolved               2679                       # Number of times decode resolved a branch
system.cpu05.decode.BranchMispred                 430                       # Number of times decode detected a branch misprediction
system.cpu05.decode.DecodedInsts               159527                       # Number of instructions handled by decode
system.cpu05.decode.SquashedInsts                1794                       # Number of squashed instructions handled by decode
system.cpu05.rename.SquashCycles                  924                       # Number of cycles rename is squashing
system.cpu05.rename.IdleCycles                  12908                       # Number of cycles rename is idle
system.cpu05.rename.BlockCycles                  8063                       # Number of cycles rename is blocking
system.cpu05.rename.serializeStallCycles        18975                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.RunCycles                   27165                       # Number of cycles rename is running
system.cpu05.rename.UnblockCycles                3975                       # Number of cycles rename is unblocking
system.cpu05.rename.RenamedInsts               155399                       # Number of instructions processed by rename
system.cpu05.rename.ROBFullEvents                 304                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.IQFullEvents                  574                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.LQFullEvents                 1740                       # Number of times rename has blocked due to LQ full
system.cpu05.rename.SQFullEvents                  510                       # Number of times rename has blocked due to SQ full
system.cpu05.rename.RenamedOperands            103666                       # Number of destination operands rename has renamed
system.cpu05.rename.RenameLookups              190812                       # Number of register rename lookups that rename has made
system.cpu05.rename.int_rename_lookups         177988                       # Number of integer rename lookups
system.cpu05.rename.fp_rename_lookups           12818                       # Number of floating rename lookups
system.cpu05.rename.CommittedMaps               82527                       # Number of HB maps that are committed
system.cpu05.rename.UndoneMaps                  21139                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.serializingInsts              537                       # count of serializing insts renamed
system.cpu05.rename.tempSerializingInsts          512                       # count of temporary serializing insts renamed
system.cpu05.rename.skidInsts                    8451                       # count of insts added to the skid buffer
system.cpu05.memDep0.insertedLoads              24884                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores              9201                       # Number of stores inserted to the mem dependence unit.
system.cpu05.memDep0.conflictingLoads            2519                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores           2400                       # Number of conflicting stores.
system.cpu05.iq.iqInstsAdded                   133940                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqNonSpecInstsAdded               892                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqInstsIssued                  129398                       # Number of instructions issued
system.cpu05.iq.iqSquashedInstsIssued             400                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedInstsExamined         23848                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedOperandsExamined        11603                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.iqSquashedNonSpecRemoved          175                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.issued_per_cycle::samples        72020                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       1.796695                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      2.279085                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0             36876     51.20%     51.20% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1              5124      7.11%     58.32% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2              6858      9.52%     67.84% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3              6124      8.50%     76.34% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::4              4470      6.21%     82.55% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::5              3791      5.26%     87.81% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::6              6926      9.62%     97.43% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::7              1013      1.41%     98.84% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::8               838      1.16%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total         72020                       # Number of insts issued each cycle
system.cpu05.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                  1122     27.24%     27.24% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                    0      0.00%     27.24% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0      0.00%     27.24% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                  91      2.21%     29.45% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0      0.00%     29.45% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0      0.00%     29.45% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult                342      8.30%     37.75% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0      0.00%     37.75% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0      0.00%     37.75% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0      0.00%     37.75% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0      0.00%     37.75% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0      0.00%     37.75% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0      0.00%     37.75% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0      0.00%     37.75% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0      0.00%     37.75% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0      0.00%     37.75% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0      0.00%     37.75% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0      0.00%     37.75% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0      0.00%     37.75% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0      0.00%     37.75% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0      0.00%     37.75% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0      0.00%     37.75% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0      0.00%     37.75% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0      0.00%     37.75% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0      0.00%     37.75% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0      0.00%     37.75% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0      0.00%     37.75% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.75% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0      0.00%     37.75% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead                 1712     41.56%     79.32% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                 852     20.68%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu               91065     70.38%     70.38% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult                185      0.14%     70.52% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   0      0.00%     70.52% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd              2928      2.26%     72.78% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     72.78% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     72.78% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult             1931      1.49%     74.28% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     74.28% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     74.28% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     74.28% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     74.28% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  0      0.00%     74.28% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     74.28% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     74.28% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     74.28% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     74.28% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     74.28% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     74.28% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.28% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     74.28% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.28% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.28% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.28% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.28% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.28% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.28% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     74.28% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.28% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.28% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead              25300     19.55%     93.83% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite              7985      6.17%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total               129398                       # Type of FU issued
system.cpu05.iq.rate                         1.606730                       # Inst issue rate
system.cpu05.iq.fu_busy_cnt                      4119                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                 0.031832                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.int_inst_queue_reads           311010                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_writes          145088                       # Number of integer instruction queue writes
system.cpu05.iq.int_inst_queue_wakeup_accesses       115263                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_reads             24325                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_writes            13628                       # Number of floating instruction queue writes
system.cpu05.iq.fp_inst_queue_wakeup_accesses        10413                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.int_alu_accesses               120978                       # Number of integer alu accesses
system.cpu05.iq.fp_alu_accesses                 12535                       # Number of floating point alu accesses
system.cpu05.iew.lsq.thread0.forwLoads            506                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.squashedLoads         4220                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.memOrderViolation           37                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.squashedStores         2634                       # Number of stores squashed
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.cacheBlocked         1076                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewSquashCycles                  924                       # Number of cycles IEW is squashing
system.cpu05.iew.iewBlockCycles                  3211                       # Number of cycles IEW is blocking
system.cpu05.iew.iewUnblockCycles                1096                       # Number of cycles IEW is unblocking
system.cpu05.iew.iewDispatchedInsts            150380                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewDispSquashedInsts             302                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispLoadInsts               24884                       # Number of dispatched load instructions
system.cpu05.iew.iewDispStoreInsts               9201                       # Number of dispatched store instructions
system.cpu05.iew.iewDispNonSpecInsts              474                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewIQFullEvents                   20                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewLSQFullEvents                1067                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.memOrderViolationEvents           37                       # Number of memory order violations
system.cpu05.iew.predictedTakenIncorrect          284                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.predictedNotTakenIncorrect          689                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.branchMispredicts                973                       # Number of branch mispredicts detected at execute
system.cpu05.iew.iewExecutedInsts              127842                       # Number of executed instructions
system.cpu05.iew.iewExecLoadInsts               24590                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts            1556                       # Number of squashed instructions skipped in execute
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.exec_nop                       15548                       # number of nop insts executed
system.cpu05.iew.exec_refs                      32315                       # number of memory reference insts executed
system.cpu05.iew.exec_branches                  25204                       # Number of branches executed
system.cpu05.iew.exec_stores                     7725                       # Number of stores executed
system.cpu05.iew.exec_rate                   1.587409                       # Inst execution rate
system.cpu05.iew.wb_sent                       126470                       # cumulative count of insts sent to commit
system.cpu05.iew.wb_count                      125676                       # cumulative count of insts written-back
system.cpu05.iew.wb_producers                   71438                       # num instructions producing a value
system.cpu05.iew.wb_consumers                   88101                       # num instructions consuming a value
system.cpu05.iew.wb_rate                     1.560514                       # insts written-back per cycle
system.cpu05.iew.wb_fanout                   0.810865                       # average fanout of values written-back
system.cpu05.commit.commitSquashedInsts         24252                       # The number of squashed insts skipped by commit
system.cpu05.commit.commitNonSpecStalls           717                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.branchMispredicts             795                       # The number of times a branch was mispredicted
system.cpu05.commit.committed_per_cycle::samples        68361                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     1.819239                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     2.728277                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0        39006     57.06%     57.06% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1         7760     11.35%     68.41% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2         3228      4.72%     73.13% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3         1739      2.54%     75.68% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4         2469      3.61%     79.29% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5         4168      6.10%     85.38% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6          658      0.96%     86.35% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7         4396      6.43%     92.78% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8         4937      7.22%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total        68361                       # Number of insts commited each cycle
system.cpu05.commit.committedInsts             124365                       # Number of instructions committed
system.cpu05.commit.committedOps               124365                       # Number of ops (including micro ops) committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.refs                        27231                       # Number of memory references committed
system.cpu05.commit.loads                       20664                       # Number of loads committed
system.cpu05.commit.membars                       333                       # Number of memory barriers committed
system.cpu05.commit.branches                    22414                       # Number of branches committed
system.cpu05.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu05.commit.int_insts                  105725                       # Number of committed integer instructions.
system.cpu05.commit.function_calls               1549                       # Number of function calls committed.
system.cpu05.commit.op_class_0::No_OpClass        13385     10.76%     10.76% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu          78496     63.12%     73.88% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult           115      0.09%     73.97% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              0      0.00%     73.97% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd         2878      2.31%     76.29% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     76.29% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     76.29% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult         1920      1.54%     77.83% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     77.83% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     77.83% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     77.83% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     77.83% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     77.83% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     77.83% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     77.83% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     77.83% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     77.83% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     77.83% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     77.83% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     77.83% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     77.83% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     77.83% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     77.83% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     77.83% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     77.83% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     77.83% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     77.83% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     77.83% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.83% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.83% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead         20997     16.88%     94.71% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite         6574      5.29%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total          124365                       # Class of committed instruction
system.cpu05.commit.bw_lim_events                4937                       # number cycles where commit BW limit reached
system.cpu05.rob.rob_reads                     210741                       # The number of ROB reads
system.cpu05.rob.rob_writes                    300873                       # The number of ROB writes
system.cpu05.timesIdled                           168                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.idleCycles                          8515                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.quiesceCycles                     983490                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.committedInsts                    110984                       # Number of Instructions Simulated
system.cpu05.committedOps                      110984                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             0.725645                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       0.725645                       # CPI: Total CPI of All Threads
system.cpu05.ipc                             1.378084                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       1.378084                       # IPC: Total IPC of All Threads
system.cpu05.int_regfile_reads                 163609                       # number of integer regfile reads
system.cpu05.int_regfile_writes                 86666                       # number of integer regfile writes
system.cpu05.fp_regfile_reads                   11131                       # number of floating regfile reads
system.cpu05.fp_regfile_writes                   8170                       # number of floating regfile writes
system.cpu05.misc_regfile_reads                   698                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                  214                       # number of misc regfile writes
system.cpu05.dcache.tags.replacements             688                       # number of replacements
system.cpu05.dcache.tags.tagsinuse          17.205867                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs             26296                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs             748                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           35.155080                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle       924771895                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data    17.205867                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.268842                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.268842                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses          118074                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses         118074                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data        20255                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total         20255                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data         5516                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total         5516                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::cpu05.data           84                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total           84                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::cpu05.data           59                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total           59                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::cpu05.data        25771                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total          25771                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data        25771                       # number of overall hits
system.cpu05.dcache.overall_hits::total         25771                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data         2290                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total         2290                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data          957                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total          957                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data           40                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total           40                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data           32                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total           32                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data         3247                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total         3247                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data         3247                       # number of overall misses
system.cpu05.dcache.overall_misses::total         3247                       # number of overall misses
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data    128894708                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_latency::total    128894708                       # number of ReadReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data     87893847                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::total     87893847                       # number of WriteReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data       897066                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::total       897066                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data       304817                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::total       304817                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::cpu05.data       324520                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::total       324520                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.demand_miss_latency::cpu05.data    216788555                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_latency::total    216788555                       # number of demand (read+write) miss cycles
system.cpu05.dcache.overall_miss_latency::cpu05.data    216788555                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_latency::total    216788555                       # number of overall miss cycles
system.cpu05.dcache.ReadReq_accesses::cpu05.data        22545                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total        22545                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data         6473                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total         6473                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data          124                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total          124                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data           91                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total           91                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data        29018                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total        29018                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data        29018                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total        29018                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.101575                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.101575                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.147845                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.147845                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data     0.322581                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.322581                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data     0.351648                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.351648                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.111896                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.111896                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.111896                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.111896                       # miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data 56285.898690                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total 56285.898690                       # average ReadReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data 91843.100313                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total 91843.100313                       # average WriteReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data 22426.650000                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total 22426.650000                       # average LoadLockedReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data  9525.531250                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total  9525.531250                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::cpu05.data          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data 66765.800739                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total 66765.800739                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data 66765.800739                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total 66765.800739                       # average overall miss latency
system.cpu05.dcache.blocked_cycles::no_mshrs         3746                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs             139                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs    26.949640                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks          394                       # number of writebacks
system.cpu05.dcache.writebacks::total             394                       # number of writebacks
system.cpu05.dcache.ReadReq_mshr_hits::cpu05.data         1341                       # number of ReadReq MSHR hits
system.cpu05.dcache.ReadReq_mshr_hits::total         1341                       # number of ReadReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::cpu05.data          597                       # number of WriteReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::total          597                       # number of WriteReq MSHR hits
system.cpu05.dcache.LoadLockedReq_mshr_hits::cpu05.data           14                       # number of LoadLockedReq MSHR hits
system.cpu05.dcache.LoadLockedReq_mshr_hits::total           14                       # number of LoadLockedReq MSHR hits
system.cpu05.dcache.demand_mshr_hits::cpu05.data         1938                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_hits::total         1938                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.overall_mshr_hits::cpu05.data         1938                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_hits::total         1938                       # number of overall MSHR hits
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data          949                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_misses::total          949                       # number of ReadReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data          360                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::total          360                       # number of WriteReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data           26                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::total           26                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data           32                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::total           32                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.demand_mshr_misses::cpu05.data         1309                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.demand_mshr_misses::total         1309                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.overall_mshr_misses::cpu05.data         1309                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_misses::total         1309                       # number of overall MSHR misses
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data     42356814                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_latency::total     42356814                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data     25502620                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::total     25502620                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data       268888                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total       268888                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data       273524                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total       273524                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::cpu05.data       318725                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::total       318725                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data     67859434                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::total     67859434                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data     67859434                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::total     67859434                       # number of overall MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data     0.042094                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total     0.042094                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data     0.055616                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total     0.055616                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data     0.209677                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total     0.209677                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data     0.351648                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total     0.351648                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data     0.045110                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total     0.045110                       # mshr miss rate for demand accesses
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data     0.045110                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total     0.045110                       # mshr miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data 44633.102213                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total 44633.102213                       # average ReadReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data 70840.611111                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total 70840.611111                       # average WriteReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data 10341.846154                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10341.846154                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data  8547.625000                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total  8547.625000                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu05.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data 51840.667685                       # average overall mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::total 51840.667685                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data 51840.667685                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::total 51840.667685                       # average overall mshr miss latency
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements             367                       # number of replacements
system.cpu05.icache.tags.tagsinuse         102.686778                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs             25747                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs             846                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs           30.433806                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst   102.686778                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.200560                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.200560                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          479                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2          399                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024     0.935547                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses           54334                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses          54334                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst        25747                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total         25747                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst        25747                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total          25747                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst        25747                       # number of overall hits
system.cpu05.icache.overall_hits::total         25747                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst          997                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total          997                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst          997                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total          997                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst          997                       # number of overall misses
system.cpu05.icache.overall_misses::total          997                       # number of overall misses
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst     36878219                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_latency::total     36878219                       # number of ReadReq miss cycles
system.cpu05.icache.demand_miss_latency::cpu05.inst     36878219                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_latency::total     36878219                       # number of demand (read+write) miss cycles
system.cpu05.icache.overall_miss_latency::cpu05.inst     36878219                       # number of overall miss cycles
system.cpu05.icache.overall_miss_latency::total     36878219                       # number of overall miss cycles
system.cpu05.icache.ReadReq_accesses::cpu05.inst        26744                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total        26744                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst        26744                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total        26744                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst        26744                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total        26744                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.037279                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.037279                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.037279                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.037279                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.037279                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.037279                       # miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst 36989.186560                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total 36989.186560                       # average ReadReq miss latency
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst 36989.186560                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total 36989.186560                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst 36989.186560                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total 36989.186560                       # average overall miss latency
system.cpu05.icache.blocked_cycles::no_mshrs           39                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs    19.500000                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks          367                       # number of writebacks
system.cpu05.icache.writebacks::total             367                       # number of writebacks
system.cpu05.icache.ReadReq_mshr_hits::cpu05.inst          151                       # number of ReadReq MSHR hits
system.cpu05.icache.ReadReq_mshr_hits::total          151                       # number of ReadReq MSHR hits
system.cpu05.icache.demand_mshr_hits::cpu05.inst          151                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_hits::total          151                       # number of demand (read+write) MSHR hits
system.cpu05.icache.overall_mshr_hits::cpu05.inst          151                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_hits::total          151                       # number of overall MSHR hits
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst          846                       # number of ReadReq MSHR misses
system.cpu05.icache.ReadReq_mshr_misses::total          846                       # number of ReadReq MSHR misses
system.cpu05.icache.demand_mshr_misses::cpu05.inst          846                       # number of demand (read+write) MSHR misses
system.cpu05.icache.demand_mshr_misses::total          846                       # number of demand (read+write) MSHR misses
system.cpu05.icache.overall_mshr_misses::cpu05.inst          846                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_misses::total          846                       # number of overall MSHR misses
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst     28651638                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_latency::total     28651638                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst     28651638                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::total     28651638                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst     28651638                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::total     28651638                       # number of overall MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst     0.031633                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total     0.031633                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst     0.031633                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     0.031633                       # mshr miss rate for demand accesses
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst     0.031633                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     0.031633                       # mshr miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst 33867.184397                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total 33867.184397                       # average ReadReq mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst 33867.184397                       # average overall mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::total 33867.184397                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst 33867.184397                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::total 33867.184397                       # average overall mshr miss latency
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.branchPred.lookups                 30191                       # Number of BP lookups
system.cpu06.branchPred.condPredicted           23553                       # Number of conditional branches predicted
system.cpu06.branchPred.condIncorrect            1222                       # Number of conditional branches incorrect
system.cpu06.branchPred.BTBLookups              21291                       # Number of BTB lookups
system.cpu06.branchPred.BTBHits                 15173                       # Number of BTB hits
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct           71.264854                       # BTB Hit Percentage
system.cpu06.branchPred.usedRAS                  2919                       # Number of times the RAS was used to get a target.
system.cpu06.branchPred.RASInCorrect               17                       # Number of incorrect RAS predictions.
system.cpu06.branchPred.indirectLookups           113                       # Number of indirect predictor lookups.
system.cpu06.branchPred.indirectHits                7                       # Number of indirect target hits.
system.cpu06.branchPred.indirectMisses            106                       # Number of indirect misses.
system.cpu06.branchPredindirectMispredicted           28                       # Number of mispredicted indirect branches.
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                      22617                       # DTB read hits
system.cpu06.dtb.read_misses                      427                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                  23044                       # DTB read accesses
system.cpu06.dtb.write_hits                      7040                       # DTB write hits
system.cpu06.dtb.write_misses                      37                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                  7077                       # DTB write accesses
system.cpu06.dtb.data_hits                      29657                       # DTB hits
system.cpu06.dtb.data_misses                      464                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                  30121                       # DTB accesses
system.cpu06.itb.fetch_hits                     26966                       # ITB hits
system.cpu06.itb.fetch_misses                      70                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                 27036                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                          75840                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.fetch.icacheStallCycles             9503                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.Insts                       170608                       # Number of instructions fetch has processed
system.cpu06.fetch.Branches                     30191                       # Number of branches that fetch encountered
system.cpu06.fetch.predictedBranches            18099                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.Cycles                       52432                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.SquashCycles                  2739                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.MiscStallCycles                 69                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu06.fetch.PendingTrapStallCycles         2048                       # Number of stall cycles due to pending traps
system.cpu06.fetch.IcacheWaitRetryStallCycles           21                       # Number of stall cycles due to full MSHR
system.cpu06.fetch.CacheLines                   26966                       # Number of cache lines fetched
system.cpu06.fetch.IcacheSquashes                 483                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.rateDist::samples            65452                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            2.606612                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           2.972531                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0                  31285     47.80%     47.80% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                   1754      2.68%     50.48% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                   2746      4.20%     54.67% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                   5438      8.31%     62.98% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::4                   8028     12.27%     75.25% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::5                   1035      1.58%     76.83% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::6                   4954      7.57%     84.40% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::7                   1659      2.53%     86.93% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::8                   8553     13.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total              65452                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.branchRate                0.398088                       # Number of branch fetches per cycle
system.cpu06.fetch.rate                      2.249578                       # Number of inst fetches per cycle
system.cpu06.decode.IdleCycles                  11537                       # Number of cycles decode is idle
system.cpu06.decode.BlockedCycles               24004                       # Number of cycles decode is blocked
system.cpu06.decode.RunCycles                   26852                       # Number of cycles decode is running
system.cpu06.decode.UnblockCycles                2093                       # Number of cycles decode is unblocking
system.cpu06.decode.SquashCycles                  956                       # Number of cycles decode is squashing
system.cpu06.decode.BranchResolved               3052                       # Number of times decode resolved a branch
system.cpu06.decode.BranchMispred                 426                       # Number of times decode detected a branch misprediction
system.cpu06.decode.DecodedInsts               155425                       # Number of instructions handled by decode
system.cpu06.decode.SquashedInsts                1721                       # Number of squashed instructions handled by decode
system.cpu06.rename.SquashCycles                  956                       # Number of cycles rename is squashing
system.cpu06.rename.IdleCycles                  12870                       # Number of cycles rename is idle
system.cpu06.rename.BlockCycles                  8652                       # Number of cycles rename is blocking
system.cpu06.rename.serializeStallCycles        12579                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.RunCycles                   27524                       # Number of cycles rename is running
system.cpu06.rename.UnblockCycles                2861                       # Number of cycles rename is unblocking
system.cpu06.rename.RenamedInsts               151032                       # Number of instructions processed by rename
system.cpu06.rename.ROBFullEvents                 431                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.IQFullEvents                  545                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.LQFullEvents                 1108                       # Number of times rename has blocked due to LQ full
system.cpu06.rename.SQFullEvents                  476                       # Number of times rename has blocked due to SQ full
system.cpu06.rename.RenamedOperands            100905                       # Number of destination operands rename has renamed
system.cpu06.rename.RenameLookups              183554                       # Number of register rename lookups that rename has made
system.cpu06.rename.int_rename_lookups         170717                       # Number of integer rename lookups
system.cpu06.rename.fp_rename_lookups           12831                       # Number of floating rename lookups
system.cpu06.rename.CommittedMaps               78904                       # Number of HB maps that are committed
system.cpu06.rename.UndoneMaps                  22001                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.serializingInsts              396                       # count of serializing insts renamed
system.cpu06.rename.tempSerializingInsts          373                       # count of temporary serializing insts renamed
system.cpu06.rename.skidInsts                    7274                       # count of insts added to the skid buffer
system.cpu06.memDep0.insertedLoads              23550                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores              8547                       # Number of stores inserted to the mem dependence unit.
system.cpu06.memDep0.conflictingLoads            1780                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores           1211                       # Number of conflicting stores.
system.cpu06.iq.iqInstsAdded                   129575                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqNonSpecInstsAdded               628                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqInstsIssued                  124392                       # Number of instructions issued
system.cpu06.iq.iqSquashedInstsIssued             374                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedInstsExamined         24515                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedOperandsExamined        12040                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.iqSquashedNonSpecRemoved          189                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.issued_per_cycle::samples        65452                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       1.900507                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      2.320068                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0             31993     48.88%     48.88% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1              4257      6.50%     55.38% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2              7279     11.12%     66.51% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3              6048      9.24%     75.75% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::4              3652      5.58%     81.33% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::5              3610      5.52%     86.84% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::6              6464      9.88%     96.72% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::7              1201      1.83%     98.55% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::8               948      1.45%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total         65452                       # Number of insts issued each cycle
system.cpu06.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                  1148     35.91%     35.91% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                    0      0.00%     35.91% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0      0.00%     35.91% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                  79      2.47%     38.38% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0      0.00%     38.38% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0      0.00%     38.38% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult                320     10.01%     48.39% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0      0.00%     48.39% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0      0.00%     48.39% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0      0.00%     48.39% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0      0.00%     48.39% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0      0.00%     48.39% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0      0.00%     48.39% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0      0.00%     48.39% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0      0.00%     48.39% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0      0.00%     48.39% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0      0.00%     48.39% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0      0.00%     48.39% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0      0.00%     48.39% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0      0.00%     48.39% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0      0.00%     48.39% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0      0.00%     48.39% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0      0.00%     48.39% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0      0.00%     48.39% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0      0.00%     48.39% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0      0.00%     48.39% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0      0.00%     48.39% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0      0.00%     48.39% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0      0.00%     48.39% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead                 1069     33.44%     81.83% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                 581     18.17%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu               88348     71.02%     71.03% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult                179      0.14%     71.17% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   0      0.00%     71.17% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd              2931      2.36%     73.53% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     73.53% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     73.53% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult             1928      1.55%     75.08% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     75.08% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     75.08% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     75.08% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     75.08% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  0      0.00%     75.08% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     75.08% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     75.08% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     75.08% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     75.08% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     75.08% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     75.08% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.08% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     75.08% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.08% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.08% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.08% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.08% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.08% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.08% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     75.08% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.08% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.08% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead              23648     19.01%     94.09% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite              7354      5.91%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total               124392                       # Type of FU issued
system.cpu06.iq.rate                         1.640190                       # Inst issue rate
system.cpu06.iq.fu_busy_cnt                      3197                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                 0.025701                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.int_inst_queue_reads           293900                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_writes          141168                       # Number of integer instruction queue writes
system.cpu06.iq.int_inst_queue_wakeup_accesses       110300                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_reads             23907                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_writes            13590                       # Number of floating instruction queue writes
system.cpu06.iq.fp_inst_queue_wakeup_accesses        10407                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.int_alu_accesses               115299                       # Number of integer alu accesses
system.cpu06.iq.fp_alu_accesses                 12286                       # Number of floating point alu accesses
system.cpu06.iew.lsq.thread0.forwLoads            773                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.squashedLoads         4274                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.memOrderViolation           43                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.squashedStores         2708                       # Number of stores squashed
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.cacheBlocked          941                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewSquashCycles                  956                       # Number of cycles IEW is squashing
system.cpu06.iew.iewBlockCycles                  3215                       # Number of cycles IEW is blocking
system.cpu06.iew.iewUnblockCycles                1817                       # Number of cycles IEW is unblocking
system.cpu06.iew.iewDispatchedInsts            145545                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewDispSquashedInsts             265                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispLoadInsts               23550                       # Number of dispatched load instructions
system.cpu06.iew.iewDispStoreInsts               8547                       # Number of dispatched store instructions
system.cpu06.iew.iewDispNonSpecInsts              345                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewIQFullEvents                   21                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewLSQFullEvents                1791                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.memOrderViolationEvents           43                       # Number of memory order violations
system.cpu06.iew.predictedTakenIncorrect          275                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.predictedNotTakenIncorrect          684                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.branchMispredicts                959                       # Number of branch mispredicts detected at execute
system.cpu06.iew.iewExecutedInsts              122769                       # Number of executed instructions
system.cpu06.iew.iewExecLoadInsts               23047                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts            1623                       # Number of squashed instructions skipped in execute
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.exec_nop                       15342                       # number of nop insts executed
system.cpu06.iew.exec_refs                      30124                       # number of memory reference insts executed
system.cpu06.iew.exec_branches                  24938                       # Number of branches executed
system.cpu06.iew.exec_stores                     7077                       # Number of stores executed
system.cpu06.iew.exec_rate                   1.618790                       # Inst execution rate
system.cpu06.iew.wb_sent                       121554                       # cumulative count of insts sent to commit
system.cpu06.iew.wb_count                      120707                       # cumulative count of insts written-back
system.cpu06.iew.wb_producers                   69902                       # num instructions producing a value
system.cpu06.iew.wb_consumers                   85994                       # num instructions consuming a value
system.cpu06.iew.wb_rate                     1.591601                       # insts written-back per cycle
system.cpu06.iew.wb_fanout                   0.812871                       # average fanout of values written-back
system.cpu06.commit.commitSquashedInsts         25610                       # The number of squashed insts skipped by commit
system.cpu06.commit.commitNonSpecStalls           439                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.branchMispredicts             809                       # The number of times a branch was mispredicted
system.cpu06.commit.committed_per_cycle::samples        61647                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     1.925738                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     2.812992                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0        34610     56.14%     56.14% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1         6516     10.57%     66.71% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2         3272      5.31%     72.02% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3         1454      2.36%     74.38% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4         1990      3.23%     77.61% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5         3913      6.35%     83.95% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6          739      1.20%     85.15% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7         3889      6.31%     91.46% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8         5264      8.54%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total        61647                       # Number of insts commited each cycle
system.cpu06.commit.committedInsts             118716                       # Number of instructions committed
system.cpu06.commit.committedOps               118716                       # Number of ops (including micro ops) committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.refs                        25115                       # Number of memory references committed
system.cpu06.commit.loads                       19276                       # Number of loads committed
system.cpu06.commit.membars                       196                       # Number of memory barriers committed
system.cpu06.commit.branches                    22071                       # Number of branches committed
system.cpu06.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu06.commit.int_insts                  100731                       # Number of committed integer instructions.
system.cpu06.commit.function_calls               1819                       # Number of function calls committed.
system.cpu06.commit.op_class_0::No_OpClass        13032     10.98%     10.98% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu          75452     63.56%     74.53% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult           113      0.10%     74.63% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              0      0.00%     74.63% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd         2878      2.42%     77.05% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     77.05% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     77.05% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult         1920      1.62%     78.67% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     78.67% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     78.67% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     78.67% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     78.67% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     78.67% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     78.67% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     78.67% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     78.67% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     78.67% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     78.67% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     78.67% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     78.67% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     78.67% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     78.67% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     78.67% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     78.67% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     78.67% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     78.67% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     78.67% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     78.67% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.67% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.67% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead         19472     16.40%     95.07% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite         5849      4.93%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total          118716                       # Class of committed instruction
system.cpu06.commit.bw_lim_events                5264                       # number cycles where commit BW limit reached
system.cpu06.rob.rob_reads                     199240                       # The number of ROB reads
system.cpu06.rob.rob_writes                    292437                       # The number of ROB writes
system.cpu06.timesIdled                           158                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.idleCycles                         10388                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.quiesceCycles                     989418                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.committedInsts                    105688                       # Number of Instructions Simulated
system.cpu06.committedOps                      105688                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             0.717584                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       0.717584                       # CPI: Total CPI of All Threads
system.cpu06.ipc                             1.393565                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       1.393565                       # IPC: Total IPC of All Threads
system.cpu06.int_regfile_reads                 154426                       # number of integer regfile reads
system.cpu06.int_regfile_writes                 83003                       # number of integer regfile writes
system.cpu06.fp_regfile_reads                   11141                       # number of floating regfile reads
system.cpu06.fp_regfile_writes                   8174                       # number of floating regfile writes
system.cpu06.misc_regfile_reads                   634                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                  271                       # number of misc regfile writes
system.cpu06.dcache.tags.replacements             767                       # number of replacements
system.cpu06.dcache.tags.tagsinuse          16.281039                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs             24189                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs             825                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           29.320000                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle       944217597                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data    16.281039                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.254391                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.254391                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses          108450                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses         108450                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data        18935                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total         18935                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data         4817                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total         4817                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::cpu06.data           92                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total           92                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::cpu06.data           71                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total           71                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::cpu06.data        23752                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total          23752                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data        23752                       # number of overall hits
system.cpu06.dcache.overall_hits::total         23752                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data         1920                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total         1920                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data          901                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total          901                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data           59                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total           59                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data           47                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total           47                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data         2821                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total         2821                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data         2821                       # number of overall misses
system.cpu06.dcache.overall_misses::total         2821                       # number of overall misses
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data    104432854                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_latency::total    104432854                       # number of ReadReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data     87913551                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::total     87913551                       # number of WriteReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data      1117276                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::total      1117276                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data       518073                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::total       518073                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::cpu06.data        39406                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::total        39406                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.demand_miss_latency::cpu06.data    192346405                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_latency::total    192346405                       # number of demand (read+write) miss cycles
system.cpu06.dcache.overall_miss_latency::cpu06.data    192346405                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_latency::total    192346405                       # number of overall miss cycles
system.cpu06.dcache.ReadReq_accesses::cpu06.data        20855                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total        20855                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data         5718                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total         5718                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data          151                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total          151                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data          118                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total          118                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data        26573                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total        26573                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data        26573                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total        26573                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.092064                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.092064                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.157573                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.157573                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data     0.390728                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.390728                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data     0.398305                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.398305                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.106160                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.106160                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.106160                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.106160                       # miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data 54392.111458                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total 54392.111458                       # average ReadReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data 97573.308546                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total 97573.308546                       # average WriteReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data 18936.881356                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total 18936.881356                       # average LoadLockedReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data 11022.829787                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total 11022.829787                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::cpu06.data          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data 68183.766395                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total 68183.766395                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data 68183.766395                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total 68183.766395                       # average overall miss latency
system.cpu06.dcache.blocked_cycles::no_mshrs         2480                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs             142                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs    17.464789                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks          392                       # number of writebacks
system.cpu06.dcache.writebacks::total             392                       # number of writebacks
system.cpu06.dcache.ReadReq_mshr_hits::cpu06.data         1046                       # number of ReadReq MSHR hits
system.cpu06.dcache.ReadReq_mshr_hits::total         1046                       # number of ReadReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::cpu06.data          607                       # number of WriteReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::total          607                       # number of WriteReq MSHR hits
system.cpu06.dcache.LoadLockedReq_mshr_hits::cpu06.data           22                       # number of LoadLockedReq MSHR hits
system.cpu06.dcache.LoadLockedReq_mshr_hits::total           22                       # number of LoadLockedReq MSHR hits
system.cpu06.dcache.demand_mshr_hits::cpu06.data         1653                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_hits::total         1653                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.overall_mshr_hits::cpu06.data         1653                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_hits::total         1653                       # number of overall MSHR hits
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data          874                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_misses::total          874                       # number of ReadReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data          294                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::total          294                       # number of WriteReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data           37                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::total           37                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data           44                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::total           44                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.demand_mshr_misses::cpu06.data         1168                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.demand_mshr_misses::total         1168                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.overall_mshr_misses::cpu06.data         1168                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_misses::total         1168                       # number of overall MSHR misses
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data     35944067                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_latency::total     35944067                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data     22110227                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::total     22110227                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data       389424                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total       389424                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data       470554                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total       470554                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::cpu06.data        35929                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::total        35929                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data     58054294                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::total     58054294                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data     58054294                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::total     58054294                       # number of overall MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data     0.041908                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total     0.041908                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data     0.051417                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total     0.051417                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data     0.245033                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total     0.245033                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data     0.372881                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total     0.372881                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data     0.043954                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total     0.043954                       # mshr miss rate for demand accesses
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data     0.043954                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total     0.043954                       # mshr miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data 41125.934783                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total 41125.934783                       # average ReadReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data 75204.853741                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total 75204.853741                       # average WriteReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data 10524.972973                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10524.972973                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data 10694.409091                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total 10694.409091                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu06.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data 49704.018836                       # average overall mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::total 49704.018836                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data 49704.018836                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::total 49704.018836                       # average overall mshr miss latency
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements             372                       # number of replacements
system.cpu06.icache.tags.tagsinuse          98.210756                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs             25983                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs             836                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs           31.080144                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst    98.210756                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.191818                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.191818                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          464                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2          385                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses           54762                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses          54762                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst        25983                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total         25983                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst        25983                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total          25983                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst        25983                       # number of overall hits
system.cpu06.icache.overall_hits::total         25983                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst          980                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total          980                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst          980                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total          980                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst          980                       # number of overall misses
system.cpu06.icache.overall_misses::total          980                       # number of overall misses
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst     43672279                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_latency::total     43672279                       # number of ReadReq miss cycles
system.cpu06.icache.demand_miss_latency::cpu06.inst     43672279                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_latency::total     43672279                       # number of demand (read+write) miss cycles
system.cpu06.icache.overall_miss_latency::cpu06.inst     43672279                       # number of overall miss cycles
system.cpu06.icache.overall_miss_latency::total     43672279                       # number of overall miss cycles
system.cpu06.icache.ReadReq_accesses::cpu06.inst        26963                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total        26963                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst        26963                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total        26963                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst        26963                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total        26963                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.036346                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.036346                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.036346                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.036346                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.036346                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.036346                       # miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst 44563.550000                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total 44563.550000                       # average ReadReq miss latency
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst 44563.550000                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total 44563.550000                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst 44563.550000                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total 44563.550000                       # average overall miss latency
system.cpu06.icache.blocked_cycles::no_mshrs           16                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs           16                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks          372                       # number of writebacks
system.cpu06.icache.writebacks::total             372                       # number of writebacks
system.cpu06.icache.ReadReq_mshr_hits::cpu06.inst          144                       # number of ReadReq MSHR hits
system.cpu06.icache.ReadReq_mshr_hits::total          144                       # number of ReadReq MSHR hits
system.cpu06.icache.demand_mshr_hits::cpu06.inst          144                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_hits::total          144                       # number of demand (read+write) MSHR hits
system.cpu06.icache.overall_mshr_hits::cpu06.inst          144                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_hits::total          144                       # number of overall MSHR hits
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst          836                       # number of ReadReq MSHR misses
system.cpu06.icache.ReadReq_mshr_misses::total          836                       # number of ReadReq MSHR misses
system.cpu06.icache.demand_mshr_misses::cpu06.inst          836                       # number of demand (read+write) MSHR misses
system.cpu06.icache.demand_mshr_misses::total          836                       # number of demand (read+write) MSHR misses
system.cpu06.icache.overall_mshr_misses::cpu06.inst          836                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_misses::total          836                       # number of overall MSHR misses
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst     32828675                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_latency::total     32828675                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst     32828675                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::total     32828675                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst     32828675                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::total     32828675                       # number of overall MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst     0.031005                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total     0.031005                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst     0.031005                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     0.031005                       # mshr miss rate for demand accesses
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst     0.031005                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     0.031005                       # mshr miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst 39268.750000                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total 39268.750000                       # average ReadReq mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst 39268.750000                       # average overall mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::total 39268.750000                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst 39268.750000                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::total 39268.750000                       # average overall mshr miss latency
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.branchPred.lookups                 36887                       # Number of BP lookups
system.cpu07.branchPred.condPredicted           27406                       # Number of conditional branches predicted
system.cpu07.branchPred.condIncorrect            1406                       # Number of conditional branches incorrect
system.cpu07.branchPred.BTBLookups              26649                       # Number of BTB lookups
system.cpu07.branchPred.BTBHits                 18884                       # Number of BTB hits
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct           70.861946                       # BTB Hit Percentage
system.cpu07.branchPred.usedRAS                  4269                       # Number of times the RAS was used to get a target.
system.cpu07.branchPred.RASInCorrect               10                       # Number of incorrect RAS predictions.
system.cpu07.branchPred.indirectLookups            97                       # Number of indirect predictor lookups.
system.cpu07.branchPred.indirectHits               17                       # Number of indirect target hits.
system.cpu07.branchPred.indirectMisses             80                       # Number of indirect misses.
system.cpu07.branchPredindirectMispredicted           20                       # Number of mispredicted indirect branches.
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                      29553                       # DTB read hits
system.cpu07.dtb.read_misses                      412                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                  29965                       # DTB read accesses
system.cpu07.dtb.write_hits                     10040                       # DTB write hits
system.cpu07.dtb.write_misses                      33                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                 10073                       # DTB write accesses
system.cpu07.dtb.data_hits                      39593                       # DTB hits
system.cpu07.dtb.data_misses                      445                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                  40038                       # DTB accesses
system.cpu07.itb.fetch_hits                     33723                       # ITB hits
system.cpu07.itb.fetch_misses                      68                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                 33791                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                          91169                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.fetch.icacheStallCycles            10938                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.Insts                       208927                       # Number of instructions fetch has processed
system.cpu07.fetch.Branches                     36887                       # Number of branches that fetch encountered
system.cpu07.fetch.predictedBranches            23170                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.Cycles                       62884                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.SquashCycles                  3107                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.MiscStallCycles                 90                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu07.fetch.PendingTrapStallCycles         2224                       # Number of stall cycles due to pending traps
system.cpu07.fetch.IcacheWaitRetryStallCycles           28                       # Number of stall cycles due to full MSHR
system.cpu07.fetch.CacheLines                   33723                       # Number of cache lines fetched
system.cpu07.fetch.IcacheSquashes                 528                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.rateDist::samples            77727                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            2.687959                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           2.955471                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0                  35326     45.45%     45.45% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                   2436      3.13%     48.58% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                   3451      4.44%     53.02% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                   6455      8.30%     61.33% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::4                  10372     13.34%     74.67% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::5                   1600      2.06%     76.73% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::6                   6027      7.75%     84.48% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::7                   1906      2.45%     86.94% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::8                  10154     13.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total              77727                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.branchRate                0.404600                       # Number of branch fetches per cycle
system.cpu07.fetch.rate                      2.291645                       # Number of inst fetches per cycle
system.cpu07.decode.IdleCycles                  13127                       # Number of cycles decode is idle
system.cpu07.decode.BlockedCycles               27552                       # Number of cycles decode is blocked
system.cpu07.decode.RunCycles                   33468                       # Number of cycles decode is running
system.cpu07.decode.UnblockCycles                2509                       # Number of cycles decode is unblocking
system.cpu07.decode.SquashCycles                 1061                       # Number of cycles decode is squashing
system.cpu07.decode.BranchResolved               4506                       # Number of times decode resolved a branch
system.cpu07.decode.BranchMispred                 506                       # Number of times decode detected a branch misprediction
system.cpu07.decode.DecodedInsts               192305                       # Number of instructions handled by decode
system.cpu07.decode.SquashedInsts                2227                       # Number of squashed instructions handled by decode
system.cpu07.rename.SquashCycles                 1061                       # Number of cycles rename is squashing
system.cpu07.rename.IdleCycles                  14808                       # Number of cycles rename is idle
system.cpu07.rename.BlockCycles                  9150                       # Number of cycles rename is blocking
system.cpu07.rename.serializeStallCycles        15198                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.RunCycles                   34186                       # Number of cycles rename is running
system.cpu07.rename.UnblockCycles                3314                       # Number of cycles rename is unblocking
system.cpu07.rename.RenamedInsts               187502                       # Number of instructions processed by rename
system.cpu07.rename.ROBFullEvents                 316                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.IQFullEvents                  505                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.LQFullEvents                 1290                       # Number of times rename has blocked due to LQ full
system.cpu07.rename.SQFullEvents                  394                       # Number of times rename has blocked due to SQ full
system.cpu07.rename.RenamedOperands            124195                       # Number of destination operands rename has renamed
system.cpu07.rename.RenameLookups              223701                       # Number of register rename lookups that rename has made
system.cpu07.rename.int_rename_lookups         210830                       # Number of integer rename lookups
system.cpu07.rename.fp_rename_lookups           12865                       # Number of floating rename lookups
system.cpu07.rename.CommittedMaps               99601                       # Number of HB maps that are committed
system.cpu07.rename.UndoneMaps                  24594                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.serializingInsts              491                       # count of serializing insts renamed
system.cpu07.rename.tempSerializingInsts          466                       # count of temporary serializing insts renamed
system.cpu07.rename.skidInsts                    8907                       # count of insts added to the skid buffer
system.cpu07.memDep0.insertedLoads              30569                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores             11688                       # Number of stores inserted to the mem dependence unit.
system.cpu07.memDep0.conflictingLoads            2941                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores           1694                       # Number of conflicting stores.
system.cpu07.iq.iqInstsAdded                   160175                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqNonSpecInstsAdded               864                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqInstsIssued                  154701                       # Number of instructions issued
system.cpu07.iq.iqSquashedInstsIssued             390                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedInstsExamined         27458                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedOperandsExamined        13172                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.iqSquashedNonSpecRemoved          188                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.issued_per_cycle::samples        77727                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       1.990312                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      2.327273                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0             35683     45.91%     45.91% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1              5756      7.41%     53.31% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2              8911     11.46%     64.78% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3              7571      9.74%     74.52% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::4              5009      6.44%     80.96% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::5              4606      5.93%     86.89% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::6              7293      9.38%     96.27% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::7              1598      2.06%     98.33% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::8              1300      1.67%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total         77727                       # Number of insts issued each cycle
system.cpu07.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                  1309     32.29%     32.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                    0      0.00%     32.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0      0.00%     32.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                  87      2.15%     34.44% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0      0.00%     34.44% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0      0.00%     34.44% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult                334      8.24%     42.67% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0      0.00%     42.67% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0      0.00%     42.67% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0      0.00%     42.67% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0      0.00%     42.67% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0      0.00%     42.67% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0      0.00%     42.67% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0      0.00%     42.67% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0      0.00%     42.67% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0      0.00%     42.67% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0      0.00%     42.67% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0      0.00%     42.67% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0      0.00%     42.67% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0      0.00%     42.67% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0      0.00%     42.67% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0      0.00%     42.67% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0      0.00%     42.67% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0      0.00%     42.67% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0      0.00%     42.67% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0      0.00%     42.67% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0      0.00%     42.67% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0      0.00%     42.67% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0      0.00%     42.67% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead                 1393     34.36%     77.04% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                 931     22.96%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu              108435     70.09%     70.10% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult                190      0.12%     70.22% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   0      0.00%     70.22% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd              2932      1.90%     72.11% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     72.11% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     72.11% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult             1937      1.25%     73.37% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     73.37% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     73.37% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     73.37% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     73.37% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     73.37% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     73.37% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     73.37% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     73.37% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     73.37% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     73.37% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     73.37% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.37% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     73.37% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.37% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.37% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.37% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.37% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.37% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.37% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     73.37% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.37% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.37% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead              30739     19.87%     93.24% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite             10464      6.76%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total               154701                       # Type of FU issued
system.cpu07.iq.rate                         1.696860                       # Inst issue rate
system.cpu07.iq.fu_busy_cnt                      4054                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                 0.026205                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.int_inst_queue_reads           367577                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_writes          174936                       # Number of integer instruction queue writes
system.cpu07.iq.int_inst_queue_wakeup_accesses       140129                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_reads             23996                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_writes            13614                       # Number of floating instruction queue writes
system.cpu07.iq.fp_inst_queue_wakeup_accesses        10407                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.int_alu_accesses               146394                       # Number of integer alu accesses
system.cpu07.iq.fp_alu_accesses                 12357                       # Number of floating point alu accesses
system.cpu07.iew.lsq.thread0.forwLoads           1505                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.squashedLoads         4857                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.memOrderViolation           55                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.squashedStores         3196                       # Number of stores squashed
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.cacheBlocked          994                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewSquashCycles                 1061                       # Number of cycles IEW is squashing
system.cpu07.iew.iewBlockCycles                  3722                       # Number of cycles IEW is blocking
system.cpu07.iew.iewUnblockCycles                1499                       # Number of cycles IEW is unblocking
system.cpu07.iew.iewDispatchedInsts            181078                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewDispSquashedInsts             354                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispLoadInsts               30569                       # Number of dispatched load instructions
system.cpu07.iew.iewDispStoreInsts              11688                       # Number of dispatched store instructions
system.cpu07.iew.iewDispNonSpecInsts              431                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewIQFullEvents                   31                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewLSQFullEvents                1458                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.memOrderViolationEvents           55                       # Number of memory order violations
system.cpu07.iew.predictedTakenIncorrect          345                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.predictedNotTakenIncorrect          736                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.branchMispredicts               1081                       # Number of branch mispredicts detected at execute
system.cpu07.iew.iewExecutedInsts              152809                       # Number of executed instructions
system.cpu07.iew.iewExecLoadInsts               29965                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts            1892                       # Number of squashed instructions skipped in execute
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.exec_nop                       20039                       # number of nop insts executed
system.cpu07.iew.exec_refs                      40038                       # number of memory reference insts executed
system.cpu07.iew.exec_branches                  31037                       # Number of branches executed
system.cpu07.iew.exec_stores                    10073                       # Number of stores executed
system.cpu07.iew.exec_rate                   1.676107                       # Inst execution rate
system.cpu07.iew.wb_sent                       151475                       # cumulative count of insts sent to commit
system.cpu07.iew.wb_count                      150536                       # cumulative count of insts written-back
system.cpu07.iew.wb_producers                   85876                       # num instructions producing a value
system.cpu07.iew.wb_consumers                  106270                       # num instructions consuming a value
system.cpu07.iew.wb_rate                     1.651175                       # insts written-back per cycle
system.cpu07.iew.wb_fanout                   0.808093                       # average fanout of values written-back
system.cpu07.commit.commitSquashedInsts         28557                       # The number of squashed insts skipped by commit
system.cpu07.commit.commitNonSpecStalls           676                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.branchMispredicts             914                       # The number of times a branch was mispredicted
system.cpu07.commit.committed_per_cycle::samples        73481                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     2.052299                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     2.891101                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0        39723     54.06%     54.06% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1         7777     10.58%     64.64% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2         4222      5.75%     70.39% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3         1958      2.66%     73.05% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4         2597      3.53%     76.59% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5         4412      6.00%     82.59% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6          980      1.33%     83.93% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7         4114      5.60%     89.52% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8         7698     10.48%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total        73481                       # Number of insts commited each cycle
system.cpu07.commit.committedInsts             150805                       # Number of instructions committed
system.cpu07.commit.committedOps               150805                       # Number of ops (including micro ops) committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.refs                        34204                       # Number of memory references committed
system.cpu07.commit.loads                       25712                       # Number of loads committed
system.cpu07.commit.membars                       328                       # Number of memory barriers committed
system.cpu07.commit.branches                    27780                       # Number of branches committed
system.cpu07.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu07.commit.int_insts                  128459                       # Number of committed integer instructions.
system.cpu07.commit.function_calls               3030                       # Number of function calls committed.
system.cpu07.commit.op_class_0::No_OpClass        17228     11.42%     11.42% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu          94115     62.41%     73.83% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult           115      0.08%     73.91% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              0      0.00%     73.91% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd         2878      1.91%     75.82% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     75.82% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     75.82% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult         1920      1.27%     77.09% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     77.09% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     77.09% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     77.09% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     77.09% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     77.09% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     77.09% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     77.09% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     77.09% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     77.09% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     77.09% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     77.09% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     77.09% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     77.09% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     77.09% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     77.09% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     77.09% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     77.09% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     77.09% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     77.09% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     77.09% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.09% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.09% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead         26040     17.27%     94.36% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite         8509      5.64%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total          150805                       # Class of committed instruction
system.cpu07.commit.bw_lim_events                7698                       # number cycles where commit BW limit reached
system.cpu07.rob.rob_reads                     243858                       # The number of ROB reads
system.cpu07.rob.rob_writes                    362953                       # The number of ROB writes
system.cpu07.timesIdled                           184                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.idleCycles                         13442                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.quiesceCycles                     972556                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.committedInsts                    133581                       # Number of Instructions Simulated
system.cpu07.committedOps                      133581                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             0.682500                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       0.682500                       # CPI: Total CPI of All Threads
system.cpu07.ipc                             1.465202                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       1.465202                       # IPC: Total IPC of All Threads
system.cpu07.int_regfile_reads                 192438                       # number of integer regfile reads
system.cpu07.int_regfile_writes                105176                       # number of integer regfile writes
system.cpu07.fp_regfile_reads                   11143                       # number of floating regfile reads
system.cpu07.fp_regfile_writes                   8170                       # number of floating regfile writes
system.cpu07.misc_regfile_reads                   998                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                  469                       # number of misc regfile writes
system.cpu07.dcache.tags.replacements             974                       # number of replacements
system.cpu07.dcache.tags.tagsinuse          15.208468                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs             32453                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs            1033                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           31.416263                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle      1136649844                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data    15.208468                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.237632                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.237632                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1           57                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses          143960                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses         143960                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data        24583                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total         24583                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data         7225                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total         7225                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::cpu07.data          169                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total          169                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::cpu07.data          145                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total          145                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::cpu07.data        31808                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total          31808                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data        31808                       # number of overall hits
system.cpu07.dcache.overall_hits::total         31808                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data         2331                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total         2331                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data         1050                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total         1050                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data           71                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total           71                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data           71                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total           71                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data         3381                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total         3381                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data         3381                       # number of overall misses
system.cpu07.dcache.overall_misses::total         3381                       # number of overall misses
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data    112133250                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_latency::total    112133250                       # number of ReadReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data     88306456                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::total     88306456                       # number of WriteReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data      1069757                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::total      1069757                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data       837957                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::total       837957                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::cpu07.data        42883                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::total        42883                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.demand_miss_latency::cpu07.data    200439706                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_latency::total    200439706                       # number of demand (read+write) miss cycles
system.cpu07.dcache.overall_miss_latency::cpu07.data    200439706                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_latency::total    200439706                       # number of overall miss cycles
system.cpu07.dcache.ReadReq_accesses::cpu07.data        26914                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total        26914                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data         8275                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total         8275                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data          240                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total          240                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data          216                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total          216                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data        35189                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total        35189                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data        35189                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total        35189                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.086609                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.086609                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.126888                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.126888                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data     0.295833                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.295833                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data     0.328704                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.328704                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.096081                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.096081                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.096081                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.096081                       # miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data 48105.212355                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total 48105.212355                       # average ReadReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data 84101.386667                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total 84101.386667                       # average WriteReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data        15067                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total        15067                       # average LoadLockedReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data 11802.211268                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total 11802.211268                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::cpu07.data          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data 59284.148477                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total 59284.148477                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data 59284.148477                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total 59284.148477                       # average overall miss latency
system.cpu07.dcache.blocked_cycles::no_mshrs         2633                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets          113                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs             120                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs    21.941667                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          113                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks          499                       # number of writebacks
system.cpu07.dcache.writebacks::total             499                       # number of writebacks
system.cpu07.dcache.ReadReq_mshr_hits::cpu07.data         1211                       # number of ReadReq MSHR hits
system.cpu07.dcache.ReadReq_mshr_hits::total         1211                       # number of ReadReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::cpu07.data          700                       # number of WriteReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::total          700                       # number of WriteReq MSHR hits
system.cpu07.dcache.LoadLockedReq_mshr_hits::cpu07.data           16                       # number of LoadLockedReq MSHR hits
system.cpu07.dcache.LoadLockedReq_mshr_hits::total           16                       # number of LoadLockedReq MSHR hits
system.cpu07.dcache.demand_mshr_hits::cpu07.data         1911                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_hits::total         1911                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.overall_mshr_hits::cpu07.data         1911                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_hits::total         1911                       # number of overall MSHR hits
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data         1120                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_misses::total         1120                       # number of ReadReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data          350                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::total          350                       # number of WriteReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data           55                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::total           55                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data           70                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::total           70                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.demand_mshr_misses::cpu07.data         1470                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.demand_mshr_misses::total         1470                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.overall_mshr_misses::cpu07.data         1470                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_misses::total         1470                       # number of overall MSHR misses
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data     39473222                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_latency::total     39473222                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data     22656119                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::total     22656119                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data       570228                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total       570228                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data       759145                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total       759145                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::cpu07.data        40565                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::total        40565                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data     62129341                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::total     62129341                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data     62129341                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::total     62129341                       # number of overall MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data     0.041614                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total     0.041614                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data     0.042296                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total     0.042296                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data     0.229167                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total     0.229167                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data     0.324074                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total     0.324074                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data     0.041774                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total     0.041774                       # mshr miss rate for demand accesses
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data     0.041774                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total     0.041774                       # mshr miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data 35243.948214                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total 35243.948214                       # average ReadReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data 64731.768571                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total 64731.768571                       # average WriteReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data 10367.781818                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10367.781818                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data 10844.928571                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total 10844.928571                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu07.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data 42264.857823                       # average overall mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::total 42264.857823                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data 42264.857823                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::total 42264.857823                       # average overall mshr miss latency
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements             534                       # number of replacements
system.cpu07.icache.tags.tagsinuse          94.353107                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs             32534                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs            1013                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs           32.116486                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst    94.353107                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.184283                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.184283                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          479                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::1          186                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2          293                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.935547                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses           68455                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses          68455                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst        32534                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total         32534                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst        32534                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total          32534                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst        32534                       # number of overall hits
system.cpu07.icache.overall_hits::total         32534                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst         1187                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total         1187                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst         1187                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total         1187                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst         1187                       # number of overall misses
system.cpu07.icache.overall_misses::total         1187                       # number of overall misses
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst     51578977                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_latency::total     51578977                       # number of ReadReq miss cycles
system.cpu07.icache.demand_miss_latency::cpu07.inst     51578977                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_latency::total     51578977                       # number of demand (read+write) miss cycles
system.cpu07.icache.overall_miss_latency::cpu07.inst     51578977                       # number of overall miss cycles
system.cpu07.icache.overall_miss_latency::total     51578977                       # number of overall miss cycles
system.cpu07.icache.ReadReq_accesses::cpu07.inst        33721                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total        33721                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst        33721                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total        33721                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst        33721                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total        33721                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.035201                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.035201                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.035201                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.035201                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.035201                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.035201                       # miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst 43453.224094                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total 43453.224094                       # average ReadReq miss latency
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst 43453.224094                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total 43453.224094                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst 43453.224094                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total 43453.224094                       # average overall miss latency
system.cpu07.icache.blocked_cycles::no_mshrs            6                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs            6                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks          534                       # number of writebacks
system.cpu07.icache.writebacks::total             534                       # number of writebacks
system.cpu07.icache.ReadReq_mshr_hits::cpu07.inst          174                       # number of ReadReq MSHR hits
system.cpu07.icache.ReadReq_mshr_hits::total          174                       # number of ReadReq MSHR hits
system.cpu07.icache.demand_mshr_hits::cpu07.inst          174                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_hits::total          174                       # number of demand (read+write) MSHR hits
system.cpu07.icache.overall_mshr_hits::cpu07.inst          174                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_hits::total          174                       # number of overall MSHR hits
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst         1013                       # number of ReadReq MSHR misses
system.cpu07.icache.ReadReq_mshr_misses::total         1013                       # number of ReadReq MSHR misses
system.cpu07.icache.demand_mshr_misses::cpu07.inst         1013                       # number of demand (read+write) MSHR misses
system.cpu07.icache.demand_mshr_misses::total         1013                       # number of demand (read+write) MSHR misses
system.cpu07.icache.overall_mshr_misses::cpu07.inst         1013                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_misses::total         1013                       # number of overall MSHR misses
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst     37412520                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_latency::total     37412520                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst     37412520                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::total     37412520                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst     37412520                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::total     37412520                       # number of overall MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst     0.030041                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total     0.030041                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst     0.030041                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total     0.030041                       # mshr miss rate for demand accesses
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst     0.030041                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total     0.030041                       # mshr miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst 36932.398815                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total 36932.398815                       # average ReadReq mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst 36932.398815                       # average overall mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::total 36932.398815                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst 36932.398815                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::total 36932.398815                       # average overall mshr miss latency
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.branchPred.lookups                 38444                       # Number of BP lookups
system.cpu08.branchPred.condPredicted           28005                       # Number of conditional branches predicted
system.cpu08.branchPred.condIncorrect            1524                       # Number of conditional branches incorrect
system.cpu08.branchPred.BTBLookups              26753                       # Number of BTB lookups
system.cpu08.branchPred.BTBHits                 19621                       # Number of BTB hits
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct           73.341308                       # BTB Hit Percentage
system.cpu08.branchPred.usedRAS                  4706                       # Number of times the RAS was used to get a target.
system.cpu08.branchPred.RASInCorrect               15                       # Number of incorrect RAS predictions.
system.cpu08.branchPred.indirectLookups           110                       # Number of indirect predictor lookups.
system.cpu08.branchPred.indirectHits               12                       # Number of indirect target hits.
system.cpu08.branchPred.indirectMisses             98                       # Number of indirect misses.
system.cpu08.branchPredindirectMispredicted           23                       # Number of mispredicted indirect branches.
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                      32280                       # DTB read hits
system.cpu08.dtb.read_misses                      409                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                  32689                       # DTB read accesses
system.cpu08.dtb.write_hits                     11657                       # DTB write hits
system.cpu08.dtb.write_misses                      36                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                 11693                       # DTB write accesses
system.cpu08.dtb.data_hits                      43937                       # DTB hits
system.cpu08.dtb.data_misses                      445                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                  44382                       # DTB accesses
system.cpu08.itb.fetch_hits                     34742                       # ITB hits
system.cpu08.itb.fetch_misses                      65                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                 34807                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                         146002                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.fetch.icacheStallCycles            10555                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.Insts                       223949                       # Number of instructions fetch has processed
system.cpu08.fetch.Branches                     38444                       # Number of branches that fetch encountered
system.cpu08.fetch.predictedBranches            24339                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.Cycles                       72315                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.SquashCycles                  3349                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.MiscStallCycles                 43                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.NoActiveThreadStallCycles        50420                       # Number of stall cycles due to no active thread to fetch from
system.cpu08.fetch.PendingTrapStallCycles         2041                       # Number of stall cycles due to pending traps
system.cpu08.fetch.IcacheWaitRetryStallCycles           20                       # Number of stall cycles due to full MSHR
system.cpu08.fetch.CacheLines                   34742                       # Number of cache lines fetched
system.cpu08.fetch.IcacheSquashes                 565                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.rateDist::samples           137068                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            1.633853                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           2.677629                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0                  92177     67.25%     67.25% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                   2551      1.86%     69.11% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                   4116      3.00%     72.11% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                   6088      4.44%     76.55% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::4                  10820      7.89%     84.45% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::5                   1588      1.16%     85.61% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::6                   5770      4.21%     89.82% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::7                   2602      1.90%     91.72% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::8                  11356      8.28%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total             137068                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.branchRate                0.263311                       # Number of branch fetches per cycle
system.cpu08.fetch.rate                      1.533876                       # Number of inst fetches per cycle
system.cpu08.decode.IdleCycles                  12949                       # Number of cycles decode is idle
system.cpu08.decode.BlockedCycles               35578                       # Number of cycles decode is blocked
system.cpu08.decode.RunCycles                   34063                       # Number of cycles decode is running
system.cpu08.decode.UnblockCycles                2908                       # Number of cycles decode is unblocking
system.cpu08.decode.SquashCycles                 1150                       # Number of cycles decode is squashing
system.cpu08.decode.BranchResolved               5006                       # Number of times decode resolved a branch
system.cpu08.decode.BranchMispred                 535                       # Number of times decode detected a branch misprediction
system.cpu08.decode.DecodedInsts               204803                       # Number of instructions handled by decode
system.cpu08.decode.SquashedInsts                2245                       # Number of squashed instructions handled by decode
system.cpu08.rename.SquashCycles                 1150                       # Number of cycles rename is squashing
system.cpu08.rename.IdleCycles                  14836                       # Number of cycles rename is idle
system.cpu08.rename.BlockCycles                 10122                       # Number of cycles rename is blocking
system.cpu08.rename.serializeStallCycles        22141                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.RunCycles                   34964                       # Number of cycles rename is running
system.cpu08.rename.UnblockCycles                3435                       # Number of cycles rename is unblocking
system.cpu08.rename.RenamedInsts               199386                       # Number of instructions processed by rename
system.cpu08.rename.ROBFullEvents                 357                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.IQFullEvents                  519                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.LQFullEvents                  915                       # Number of times rename has blocked due to LQ full
system.cpu08.rename.SQFullEvents                  538                       # Number of times rename has blocked due to SQ full
system.cpu08.rename.RenamedOperands            132314                       # Number of destination operands rename has renamed
system.cpu08.rename.RenameLookups              239586                       # Number of register rename lookups that rename has made
system.cpu08.rename.int_rename_lookups         226854                       # Number of integer rename lookups
system.cpu08.rename.fp_rename_lookups           12726                       # Number of floating rename lookups
system.cpu08.rename.CommittedMaps              105051                       # Number of HB maps that are committed
system.cpu08.rename.UndoneMaps                  27263                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.serializingInsts              738                       # count of serializing insts renamed
system.cpu08.rename.tempSerializingInsts          715                       # count of temporary serializing insts renamed
system.cpu08.rename.skidInsts                   10710                       # count of insts added to the skid buffer
system.cpu08.memDep0.insertedLoads              33693                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores             13704                       # Number of stores inserted to the mem dependence unit.
system.cpu08.memDep0.conflictingLoads            4142                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores           3384                       # Number of conflicting stores.
system.cpu08.iq.iqInstsAdded                   170845                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqNonSpecInstsAdded              1324                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqInstsIssued                  164314                       # Number of instructions issued
system.cpu08.iq.iqSquashedInstsIssued             342                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedInstsExamined         31143                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedOperandsExamined        15221                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.iqSquashedNonSpecRemoved          316                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.issued_per_cycle::samples       137068                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       1.198777                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      2.044362                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0             92245     67.30%     67.30% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1              6769      4.94%     72.24% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2              8696      6.34%     78.58% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3              7360      5.37%     83.95% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::4              6310      4.60%     88.55% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::5              5356      3.91%     92.46% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::6              7490      5.46%     97.93% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::7              1623      1.18%     99.11% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::8              1219      0.89%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total        137068                       # Number of insts issued each cycle
system.cpu08.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                  1230     24.71%     24.71% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                    1      0.02%     24.73% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0      0.00%     24.73% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                  89      1.79%     26.52% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0      0.00%     26.52% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0      0.00%     26.52% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult                325      6.53%     33.05% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0      0.00%     33.05% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0      0.00%     33.05% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0      0.00%     33.05% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0      0.00%     33.05% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0      0.00%     33.05% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0      0.00%     33.05% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0      0.00%     33.05% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0      0.00%     33.05% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0      0.00%     33.05% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0      0.00%     33.05% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0      0.00%     33.05% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0      0.00%     33.05% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0      0.00%     33.05% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0      0.00%     33.05% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0      0.00%     33.05% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0      0.00%     33.05% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0      0.00%     33.05% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0      0.00%     33.05% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0      0.00%     33.05% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0      0.00%     33.05% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.05% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0      0.00%     33.05% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead                 2085     41.88%     74.93% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                1248     25.07%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu              113593     69.13%     69.13% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult                186      0.11%     69.25% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   0      0.00%     69.25% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd              2923      1.78%     71.03% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     71.03% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     71.03% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult             1928      1.17%     72.20% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     72.20% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     72.20% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     72.20% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     72.20% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  0      0.00%     72.20% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     72.20% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     72.20% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     72.20% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     72.20% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     72.20% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     72.20% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.20% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     72.20% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.20% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.20% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.20% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.20% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.20% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.20% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     72.20% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.20% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.20% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead              33629     20.47%     92.67% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite             12051      7.33%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total               164314                       # Type of FU issued
system.cpu08.iq.rate                         1.125423                       # Inst issue rate
system.cpu08.iq.fu_busy_cnt                      4978                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                 0.030296                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.int_inst_queue_reads           447229                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_writes          189983                       # Number of integer instruction queue writes
system.cpu08.iq.int_inst_queue_wakeup_accesses       149823                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_reads             23787                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_writes            13386                       # Number of floating instruction queue writes
system.cpu08.iq.fp_inst_queue_wakeup_accesses        10387                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.int_alu_accesses               157033                       # Number of integer alu accesses
system.cpu08.iq.fp_alu_accesses                 12255                       # Number of floating point alu accesses
system.cpu08.iew.lsq.thread0.forwLoads           1456                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.squashedLoads         5688                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.memOrderViolation           58                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.squashedStores         3698                       # Number of stores squashed
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.cacheBlocked          922                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewSquashCycles                 1150                       # Number of cycles IEW is squashing
system.cpu08.iew.iewBlockCycles                  4134                       # Number of cycles IEW is blocking
system.cpu08.iew.iewUnblockCycles                1764                       # Number of cycles IEW is unblocking
system.cpu08.iew.iewDispatchedInsts            193049                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewDispSquashedInsts             335                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispLoadInsts               33693                       # Number of dispatched load instructions
system.cpu08.iew.iewDispStoreInsts              13704                       # Number of dispatched store instructions
system.cpu08.iew.iewDispNonSpecInsts              675                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewIQFullEvents                   29                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewLSQFullEvents                1727                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.memOrderViolationEvents           58                       # Number of memory order violations
system.cpu08.iew.predictedTakenIncorrect          367                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.predictedNotTakenIncorrect          810                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.branchMispredicts               1177                       # Number of branch mispredicts detected at execute
system.cpu08.iew.iewExecutedInsts              162405                       # Number of executed instructions
system.cpu08.iew.iewExecLoadInsts               32689                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts            1909                       # Number of squashed instructions skipped in execute
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.exec_nop                       20880                       # number of nop insts executed
system.cpu08.iew.exec_refs                      44382                       # number of memory reference insts executed
system.cpu08.iew.exec_branches                  31858                       # Number of branches executed
system.cpu08.iew.exec_stores                    11693                       # Number of stores executed
system.cpu08.iew.exec_rate                   1.112348                       # Inst execution rate
system.cpu08.iew.wb_sent                       161100                       # cumulative count of insts sent to commit
system.cpu08.iew.wb_count                      160210                       # cumulative count of insts written-back
system.cpu08.iew.wb_producers                   88977                       # num instructions producing a value
system.cpu08.iew.wb_consumers                  111725                       # num instructions consuming a value
system.cpu08.iew.wb_rate                     1.097314                       # insts written-back per cycle
system.cpu08.iew.wb_fanout                   0.796393                       # average fanout of values written-back
system.cpu08.commit.commitSquashedInsts         32898                       # The number of squashed insts skipped by commit
system.cpu08.commit.commitNonSpecStalls          1008                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.branchMispredicts            1000                       # The number of times a branch was mispredicted
system.cpu08.commit.committed_per_cycle::samples        81813                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     1.938738                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     2.830844                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0        45401     55.49%     55.49% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1         8829     10.79%     66.29% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2         4597      5.62%     71.90% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3         2474      3.02%     74.93% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4         3205      3.92%     78.85% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5         4048      4.95%     83.79% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6         1016      1.24%     85.04% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7         3931      4.80%     89.84% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8         8312     10.16%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total        81813                       # Number of insts commited each cycle
system.cpu08.commit.committedInsts             158614                       # Number of instructions committed
system.cpu08.commit.committedOps               158614                       # Number of ops (including micro ops) committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.refs                        38011                       # Number of memory references committed
system.cpu08.commit.loads                       28005                       # Number of loads committed
system.cpu08.commit.membars                       490                       # Number of memory barriers committed
system.cpu08.commit.branches                    28213                       # Number of branches committed
system.cpu08.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu08.commit.int_insts                  135571                       # Number of committed integer instructions.
system.cpu08.commit.function_calls               3290                       # Number of function calls committed.
system.cpu08.commit.op_class_0::No_OpClass        17592     11.09%     11.09% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu          97595     61.53%     72.62% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult           115      0.07%     72.69% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              0      0.00%     72.69% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd         2878      1.81%     74.51% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     74.51% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     74.51% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult         1920      1.21%     75.72% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     75.72% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     75.72% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     75.72% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     75.72% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     75.72% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     75.72% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     75.72% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     75.72% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     75.72% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     75.72% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     75.72% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     75.72% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     75.72% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     75.72% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     75.72% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     75.72% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     75.72% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     75.72% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     75.72% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     75.72% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.72% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.72% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead         28495     17.96%     93.68% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite        10019      6.32%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total          158614                       # Class of committed instruction
system.cpu08.commit.bw_lim_events                8312                       # number cycles where commit BW limit reached
system.cpu08.rob.rob_reads                     263713                       # The number of ROB reads
system.cpu08.rob.rob_writes                    387856                       # The number of ROB writes
system.cpu08.timesIdled                           147                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.idleCycles                          8934                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.quiesceCycles                     969487                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.committedInsts                    141026                       # Number of Instructions Simulated
system.cpu08.committedOps                      141026                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             1.035284                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       1.035284                       # CPI: Total CPI of All Threads
system.cpu08.ipc                             0.965918                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       0.965918                       # IPC: Total IPC of All Threads
system.cpu08.int_regfile_reads                 207021                       # number of integer regfile reads
system.cpu08.int_regfile_writes                112863                       # number of integer regfile writes
system.cpu08.fp_regfile_reads                   11118                       # number of floating regfile reads
system.cpu08.fp_regfile_writes                   8144                       # number of floating regfile writes
system.cpu08.misc_regfile_reads                  1132                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                  493                       # number of misc regfile writes
system.cpu08.dcache.tags.replacements            1053                       # number of replacements
system.cpu08.dcache.tags.tagsinuse          14.433633                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs             36488                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs            1113                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           32.783468                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle      1150215939                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data    14.433633                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.225526                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.225526                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::1           60                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses          161595                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses         161595                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data        27116                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total         27116                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data         8635                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total         8635                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::cpu08.data          199                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total          199                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::cpu08.data          158                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total          158                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::cpu08.data        35751                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total          35751                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data        35751                       # number of overall hits
system.cpu08.dcache.overall_hits::total         35751                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data         2607                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total         2607                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data         1142                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total         1142                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data           74                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total           74                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data           69                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total           69                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data         3749                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total         3749                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data         3749                       # number of overall misses
system.cpu08.dcache.overall_misses::total         3749                       # number of overall misses
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data    116041398                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_latency::total    116041398                       # number of ReadReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data     93010837                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::total     93010837                       # number of WriteReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data      1325896                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::total      1325896                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data       831003                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::total       831003                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::cpu08.data       336110                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::total       336110                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.demand_miss_latency::cpu08.data    209052235                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_latency::total    209052235                       # number of demand (read+write) miss cycles
system.cpu08.dcache.overall_miss_latency::cpu08.data    209052235                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_latency::total    209052235                       # number of overall miss cycles
system.cpu08.dcache.ReadReq_accesses::cpu08.data        29723                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total        29723                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data         9777                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total         9777                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data          273                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total          273                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data          227                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total          227                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data        39500                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total        39500                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data        39500                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total        39500                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.087710                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.087710                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.116805                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.116805                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data     0.271062                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.271062                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data     0.303965                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.303965                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.094911                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.094911                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.094911                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.094911                       # miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data 44511.468354                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total 44511.468354                       # average ReadReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data 81445.566550                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total 81445.566550                       # average WriteReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data 17917.513514                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total 17917.513514                       # average LoadLockedReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data 12043.521739                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total 12043.521739                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::cpu08.data          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data 55762.132569                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total 55762.132569                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data 55762.132569                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total 55762.132569                       # average overall miss latency
system.cpu08.dcache.blocked_cycles::no_mshrs         2607                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets          127                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs             128                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs    20.367188                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          127                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks          581                       # number of writebacks
system.cpu08.dcache.writebacks::total             581                       # number of writebacks
system.cpu08.dcache.ReadReq_mshr_hits::cpu08.data         1286                       # number of ReadReq MSHR hits
system.cpu08.dcache.ReadReq_mshr_hits::total         1286                       # number of ReadReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::cpu08.data          732                       # number of WriteReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::total          732                       # number of WriteReq MSHR hits
system.cpu08.dcache.LoadLockedReq_mshr_hits::cpu08.data           22                       # number of LoadLockedReq MSHR hits
system.cpu08.dcache.LoadLockedReq_mshr_hits::total           22                       # number of LoadLockedReq MSHR hits
system.cpu08.dcache.demand_mshr_hits::cpu08.data         2018                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_hits::total         2018                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.overall_mshr_hits::cpu08.data         2018                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_hits::total         2018                       # number of overall MSHR hits
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data         1321                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_misses::total         1321                       # number of ReadReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data          410                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::total          410                       # number of WriteReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data           52                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::total           52                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data           69                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::total           69                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.demand_mshr_misses::cpu08.data         1731                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.demand_mshr_misses::total         1731                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.overall_mshr_misses::cpu08.data         1731                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_misses::total         1731                       # number of overall MSHR misses
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data     42492417                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_latency::total     42492417                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data     25618521                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::total     25618521                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data       525027                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total       525027                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data       759145                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total       759145                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::cpu08.data       327997                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::total       327997                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data     68110938                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::total     68110938                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data     68110938                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::total     68110938                       # number of overall MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data     0.044444                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total     0.044444                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data     0.041935                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total     0.041935                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data     0.190476                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total     0.190476                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data     0.303965                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total     0.303965                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data     0.043823                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total     0.043823                       # mshr miss rate for demand accesses
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data     0.043823                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total     0.043823                       # mshr miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data 32166.856170                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total 32166.856170                       # average ReadReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data 62484.197561                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total 62484.197561                       # average WriteReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data 10096.673077                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10096.673077                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data 11002.101449                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total 11002.101449                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu08.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data 39347.740035                       # average overall mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::total 39347.740035                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data 39347.740035                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::total 39347.740035                       # average overall mshr miss latency
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements             566                       # number of replacements
system.cpu08.icache.tags.tagsinuse          89.930451                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs             33518                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs            1049                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs           31.952336                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst    89.930451                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.175645                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.175645                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          483                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::1          247                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2          236                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.943359                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses           70529                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses          70529                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst        33518                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total         33518                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst        33518                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total          33518                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst        33518                       # number of overall hits
system.cpu08.icache.overall_hits::total         33518                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst         1222                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total         1222                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst         1222                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total         1222                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst         1222                       # number of overall misses
system.cpu08.icache.overall_misses::total         1222                       # number of overall misses
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst     39118567                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_latency::total     39118567                       # number of ReadReq miss cycles
system.cpu08.icache.demand_miss_latency::cpu08.inst     39118567                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_latency::total     39118567                       # number of demand (read+write) miss cycles
system.cpu08.icache.overall_miss_latency::cpu08.inst     39118567                       # number of overall miss cycles
system.cpu08.icache.overall_miss_latency::total     39118567                       # number of overall miss cycles
system.cpu08.icache.ReadReq_accesses::cpu08.inst        34740                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total        34740                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst        34740                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total        34740                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst        34740                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total        34740                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.035176                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.035176                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.035176                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.035176                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.035176                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.035176                       # miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst 32011.920622                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total 32011.920622                       # average ReadReq miss latency
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst 32011.920622                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total 32011.920622                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst 32011.920622                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total 32011.920622                       # average overall miss latency
system.cpu08.icache.blocked_cycles::no_mshrs           18                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               3                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs            6                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks          566                       # number of writebacks
system.cpu08.icache.writebacks::total             566                       # number of writebacks
system.cpu08.icache.ReadReq_mshr_hits::cpu08.inst          173                       # number of ReadReq MSHR hits
system.cpu08.icache.ReadReq_mshr_hits::total          173                       # number of ReadReq MSHR hits
system.cpu08.icache.demand_mshr_hits::cpu08.inst          173                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_hits::total          173                       # number of demand (read+write) MSHR hits
system.cpu08.icache.overall_mshr_hits::cpu08.inst          173                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_hits::total          173                       # number of overall MSHR hits
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst         1049                       # number of ReadReq MSHR misses
system.cpu08.icache.ReadReq_mshr_misses::total         1049                       # number of ReadReq MSHR misses
system.cpu08.icache.demand_mshr_misses::cpu08.inst         1049                       # number of demand (read+write) MSHR misses
system.cpu08.icache.demand_mshr_misses::total         1049                       # number of demand (read+write) MSHR misses
system.cpu08.icache.overall_mshr_misses::cpu08.inst         1049                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_misses::total         1049                       # number of overall MSHR misses
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst     30754064                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_latency::total     30754064                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst     30754064                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::total     30754064                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst     30754064                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::total     30754064                       # number of overall MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst     0.030196                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total     0.030196                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst     0.030196                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total     0.030196                       # mshr miss rate for demand accesses
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst     0.030196                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total     0.030196                       # mshr miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst 29317.506196                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total 29317.506196                       # average ReadReq mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst 29317.506196                       # average overall mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::total 29317.506196                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst 29317.506196                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::total 29317.506196                       # average overall mshr miss latency
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.branchPred.lookups                 18424                       # Number of BP lookups
system.cpu09.branchPred.condPredicted           15681                       # Number of conditional branches predicted
system.cpu09.branchPred.condIncorrect             882                       # Number of conditional branches incorrect
system.cpu09.branchPred.BTBLookups              13993                       # Number of BTB lookups
system.cpu09.branchPred.BTBHits                  8592                       # Number of BTB hits
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct           61.402130                       # BTB Hit Percentage
system.cpu09.branchPred.usedRAS                  1126                       # Number of times the RAS was used to get a target.
system.cpu09.branchPred.RASInCorrect                6                       # Number of incorrect RAS predictions.
system.cpu09.branchPred.indirectLookups            91                       # Number of indirect predictor lookups.
system.cpu09.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu09.branchPred.indirectMisses             90                       # Number of indirect misses.
system.cpu09.branchPredindirectMispredicted           24                       # Number of mispredicted indirect branches.
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                      13731                       # DTB read hits
system.cpu09.dtb.read_misses                      355                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                  14086                       # DTB read accesses
system.cpu09.dtb.write_hits                      4509                       # DTB write hits
system.cpu09.dtb.write_misses                      35                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                  4544                       # DTB write accesses
system.cpu09.dtb.data_hits                      18240                       # DTB hits
system.cpu09.dtb.data_misses                      390                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                  18630                       # DTB accesses
system.cpu09.itb.fetch_hits                     15692                       # ITB hits
system.cpu09.itb.fetch_misses                      71                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                 15763                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                          58899                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.fetch.icacheStallCycles             8076                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.Insts                       108939                       # Number of instructions fetch has processed
system.cpu09.fetch.Branches                     18424                       # Number of branches that fetch encountered
system.cpu09.fetch.predictedBranches             9719                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.Cycles                       34530                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.SquashCycles                  1963                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.MiscStallCycles                124                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu09.fetch.PendingTrapStallCycles         2242                       # Number of stall cycles due to pending traps
system.cpu09.fetch.IcacheWaitRetryStallCycles          115                       # Number of stall cycles due to full MSHR
system.cpu09.fetch.CacheLines                   15692                       # Number of cache lines fetched
system.cpu09.fetch.IcacheSquashes                 415                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.rateDist::samples            46078                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            2.364230                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           3.032290                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0                  25398     55.12%     55.12% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                    942      2.04%     57.16% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                   1239      2.69%     59.85% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                   3365      7.30%     67.16% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::4                   4423      9.60%     76.75% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::5                    425      0.92%     77.68% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::6                   2780      6.03%     83.71% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::7                   1121      2.43%     86.14% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::8                   6385     13.86%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total              46078                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.branchRate                0.312807                       # Number of branch fetches per cycle
system.cpu09.fetch.rate                      1.849590                       # Number of inst fetches per cycle
system.cpu09.decode.IdleCycles                  10090                       # Number of cycles decode is idle
system.cpu09.decode.BlockedCycles               17723                       # Number of cycles decode is blocked
system.cpu09.decode.RunCycles                   16140                       # Number of cycles decode is running
system.cpu09.decode.UnblockCycles                1459                       # Number of cycles decode is unblocking
system.cpu09.decode.SquashCycles                  656                       # Number of cycles decode is squashing
system.cpu09.decode.BranchResolved               1191                       # Number of times decode resolved a branch
system.cpu09.decode.BranchMispred                 329                       # Number of times decode detected a branch misprediction
system.cpu09.decode.DecodedInsts                98920                       # Number of instructions handled by decode
system.cpu09.decode.SquashedInsts                1285                       # Number of squashed instructions handled by decode
system.cpu09.rename.SquashCycles                  656                       # Number of cycles rename is squashing
system.cpu09.rename.IdleCycles                  10969                       # Number of cycles rename is idle
system.cpu09.rename.BlockCycles                  7326                       # Number of cycles rename is blocking
system.cpu09.rename.serializeStallCycles         8280                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.RunCycles                   16642                       # Number of cycles rename is running
system.cpu09.rename.UnblockCycles                2195                       # Number of cycles rename is unblocking
system.cpu09.rename.RenamedInsts                96345                       # Number of instructions processed by rename
system.cpu09.rename.ROBFullEvents                 292                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.IQFullEvents                  410                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.LQFullEvents                  850                       # Number of times rename has blocked due to LQ full
system.cpu09.rename.SQFullEvents                  218                       # Number of times rename has blocked due to SQ full
system.cpu09.rename.RenamedOperands             65937                       # Number of destination operands rename has renamed
system.cpu09.rename.RenameLookups              123039                       # Number of register rename lookups that rename has made
system.cpu09.rename.int_rename_lookups         110279                       # Number of integer rename lookups
system.cpu09.rename.fp_rename_lookups           12754                       # Number of floating rename lookups
system.cpu09.rename.CommittedMaps               52451                       # Number of HB maps that are committed
system.cpu09.rename.UndoneMaps                  13486                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.serializingInsts              241                       # count of serializing insts renamed
system.cpu09.rename.tempSerializingInsts          212                       # count of temporary serializing insts renamed
system.cpu09.rename.skidInsts                    5292                       # count of insts added to the skid buffer
system.cpu09.memDep0.insertedLoads              13955                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores              5328                       # Number of stores inserted to the mem dependence unit.
system.cpu09.memDep0.conflictingLoads             948                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores            904                       # Number of conflicting stores.
system.cpu09.iq.iqInstsAdded                    84417                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqNonSpecInstsAdded               350                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqInstsIssued                   81834                       # Number of instructions issued
system.cpu09.iq.iqSquashedInstsIssued             254                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedInstsExamined         14606                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedOperandsExamined         7037                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.iqSquashedNonSpecRemoved           65                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.issued_per_cycle::samples        46078                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       1.775989                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      2.349139                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0             24843     53.92%     53.92% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1              2625      5.70%     59.61% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2              4178      9.07%     68.68% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3              3891      8.44%     77.12% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::4              2201      4.78%     81.90% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::5              2009      4.36%     86.26% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::6              4692     10.18%     96.44% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::7               933      2.02%     98.47% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::8               706      1.53%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total         46078                       # Number of insts issued each cycle
system.cpu09.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                  1013     39.17%     39.17% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                    0      0.00%     39.17% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0      0.00%     39.17% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                  74      2.86%     42.03% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0      0.00%     42.03% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0      0.00%     42.03% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult                331     12.80%     54.83% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0      0.00%     54.83% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0      0.00%     54.83% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0      0.00%     54.83% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0      0.00%     54.83% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0      0.00%     54.83% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0      0.00%     54.83% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0      0.00%     54.83% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0      0.00%     54.83% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0      0.00%     54.83% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0      0.00%     54.83% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0      0.00%     54.83% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0      0.00%     54.83% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0      0.00%     54.83% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0      0.00%     54.83% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0      0.00%     54.83% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0      0.00%     54.83% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0      0.00%     54.83% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0      0.00%     54.83% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0      0.00%     54.83% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0      0.00%     54.83% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0      0.00%     54.83% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0      0.00%     54.83% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead                  819     31.67%     86.50% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                 349     13.50%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu               57669     70.47%     70.48% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult                192      0.23%     70.71% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   0      0.00%     70.71% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd              2932      3.58%     74.29% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 0      0.00%     74.29% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     74.29% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult             1928      2.36%     76.65% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     76.65% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     76.65% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     76.65% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     76.65% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  0      0.00%     76.65% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     76.65% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     76.65% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     76.65% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     76.65% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     76.65% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     76.65% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     76.65% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     76.65% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     76.65% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     76.65% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     76.65% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     76.65% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     76.65% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.65% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     76.65% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.65% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.65% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead              14442     17.65%     94.30% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite              4667      5.70%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total                81834                       # Type of FU issued
system.cpu09.iq.rate                         1.389395                       # Inst issue rate
system.cpu09.iq.fu_busy_cnt                      2586                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                 0.031601                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.int_inst_queue_reads           188723                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_writes           85881                       # Number of integer instruction queue writes
system.cpu09.iq.int_inst_queue_wakeup_accesses        68827                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_reads             23863                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_writes            13516                       # Number of floating instruction queue writes
system.cpu09.iq.fp_inst_queue_wakeup_accesses        10398                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.int_alu_accesses                72139                       # Number of integer alu accesses
system.cpu09.iq.fp_alu_accesses                 12277                       # Number of floating point alu accesses
system.cpu09.iew.lsq.thread0.forwLoads            267                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.squashedLoads         2266                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.memOrderViolation           26                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.squashedStores         1345                       # Number of stores squashed
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.cacheBlocked          886                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewSquashCycles                  656                       # Number of cycles IEW is squashing
system.cpu09.iew.iewBlockCycles                  2027                       # Number of cycles IEW is blocking
system.cpu09.iew.iewUnblockCycles                1630                       # Number of cycles IEW is unblocking
system.cpu09.iew.iewDispatchedInsts             92973                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewDispSquashedInsts             163                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispLoadInsts               13955                       # Number of dispatched load instructions
system.cpu09.iew.iewDispStoreInsts               5328                       # Number of dispatched store instructions
system.cpu09.iew.iewDispNonSpecInsts              206                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewIQFullEvents                   20                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewLSQFullEvents                1597                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.memOrderViolationEvents           26                       # Number of memory order violations
system.cpu09.iew.predictedTakenIncorrect          151                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.predictedNotTakenIncorrect          513                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.branchMispredicts                664                       # Number of branch mispredicts detected at execute
system.cpu09.iew.iewExecutedInsts               80876                       # Number of executed instructions
system.cpu09.iew.iewExecLoadInsts               14086                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts             958                       # Number of squashed instructions skipped in execute
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.exec_nop                        8206                       # number of nop insts executed
system.cpu09.iew.exec_refs                      18630                       # number of memory reference insts executed
system.cpu09.iew.exec_branches                  15383                       # Number of branches executed
system.cpu09.iew.exec_stores                     4544                       # Number of stores executed
system.cpu09.iew.exec_rate                   1.373130                       # Inst execution rate
system.cpu09.iew.wb_sent                        79838                       # cumulative count of insts sent to commit
system.cpu09.iew.wb_count                       79225                       # cumulative count of insts written-back
system.cpu09.iew.wb_producers                   46597                       # num instructions producing a value
system.cpu09.iew.wb_consumers                   58423                       # num instructions consuming a value
system.cpu09.iew.wb_rate                     1.345099                       # insts written-back per cycle
system.cpu09.iew.wb_fanout                   0.797580                       # average fanout of values written-back
system.cpu09.commit.commitSquashedInsts         15071                       # The number of squashed insts skipped by commit
system.cpu09.commit.commitNonSpecStalls           285                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.branchMispredicts             557                       # The number of times a branch was mispredicted
system.cpu09.commit.committed_per_cycle::samples        43733                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     1.773123                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     2.737823                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0        26243     60.01%     60.01% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1         4006      9.16%     69.17% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2         1996      4.56%     73.73% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3          895      2.05%     75.78% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4         1591      3.64%     79.42% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5         2580      5.90%     85.32% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6          486      1.11%     86.43% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7         2807      6.42%     92.85% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8         3129      7.15%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total        43733                       # Number of insts commited each cycle
system.cpu09.commit.committedInsts              77544                       # Number of instructions committed
system.cpu09.commit.committedOps                77544                       # Number of ops (including micro ops) committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.refs                        15672                       # Number of memory references committed
system.cpu09.commit.loads                       11689                       # Number of loads committed
system.cpu09.commit.membars                       121                       # Number of memory barriers committed
system.cpu09.commit.branches                    13703                       # Number of branches committed
system.cpu09.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu09.commit.int_insts                   65295                       # Number of committed integer instructions.
system.cpu09.commit.function_calls                681                       # Number of function calls committed.
system.cpu09.commit.op_class_0::No_OpClass         7387      9.53%      9.53% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu          49449     63.77%     73.30% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult           115      0.15%     73.44% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              0      0.00%     73.44% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd         2878      3.71%     77.15% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            0      0.00%     77.15% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     77.15% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult         1920      2.48%     79.63% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     79.63% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     79.63% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     79.63% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     79.63% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     79.63% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     79.63% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     79.63% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     79.63% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     79.63% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     79.63% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     79.63% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     79.63% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     79.63% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     79.63% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     79.63% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     79.63% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     79.63% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     79.63% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     79.63% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     79.63% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.63% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.63% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead         11810     15.23%     94.86% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite         3985      5.14%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total           77544                       # Class of committed instruction
system.cpu09.commit.bw_lim_events                3129                       # number cycles where commit BW limit reached
system.cpu09.rob.rob_reads                     132192                       # The number of ROB reads
system.cpu09.rob.rob_writes                    187553                       # The number of ROB writes
system.cpu09.timesIdled                           204                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.idleCycles                         12821                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.quiesceCycles                    1006509                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.committedInsts                     70161                       # Number of Instructions Simulated
system.cpu09.committedOps                       70161                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             0.839483                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       0.839483                       # CPI: Total CPI of All Threads
system.cpu09.ipc                             1.191209                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       1.191209                       # IPC: Total IPC of All Threads
system.cpu09.int_regfile_reads                 101562                       # number of integer regfile reads
system.cpu09.int_regfile_writes                 51857                       # number of integer regfile writes
system.cpu09.fp_regfile_reads                   11136                       # number of floating regfile reads
system.cpu09.fp_regfile_writes                   8161                       # number of floating regfile writes
system.cpu09.misc_regfile_reads                   191                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                   86                       # number of misc regfile writes
system.cpu09.dcache.tags.replacements             491                       # number of replacements
system.cpu09.dcache.tags.tagsinuse          13.663880                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs             14692                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs             551                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           26.664247                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle      1131753069                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data    13.663880                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.213498                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.213498                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses           67263                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses          67263                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data        11210                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total         11210                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data         3340                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total         3340                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::cpu09.data           40                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total           40                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::cpu09.data           21                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total           21                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::cpu09.data        14550                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total          14550                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data        14550                       # number of overall hits
system.cpu09.dcache.overall_hits::total         14550                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data         1412                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total         1412                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data          605                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total          605                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data           16                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total           16                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data           17                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total           17                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data         2017                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total         2017                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data         2017                       # number of overall misses
system.cpu09.dcache.overall_misses::total         2017                       # number of overall misses
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data    100528183                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_latency::total    100528183                       # number of ReadReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data     84874648                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::total     84874648                       # number of WriteReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data       600362                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::total       600362                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data       186599                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::total       186599                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::cpu09.data       232959                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::total       232959                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.demand_miss_latency::cpu09.data    185402831                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_latency::total    185402831                       # number of demand (read+write) miss cycles
system.cpu09.dcache.overall_miss_latency::cpu09.data    185402831                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_latency::total    185402831                       # number of overall miss cycles
system.cpu09.dcache.ReadReq_accesses::cpu09.data        12622                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total        12622                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data         3945                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total         3945                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data           56                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total           56                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data        16567                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total        16567                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data        16567                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total        16567                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.111868                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.111868                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.153359                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.153359                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data     0.285714                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.285714                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data     0.447368                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.447368                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.121748                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.121748                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.121748                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.121748                       # miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data 71195.597025                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total 71195.597025                       # average ReadReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data 140288.674380                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total 140288.674380                       # average WriteReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data 37522.625000                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total 37522.625000                       # average LoadLockedReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data 10976.411765                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total 10976.411765                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::cpu09.data          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data 91920.094695                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total 91920.094695                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data 91920.094695                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total 91920.094695                       # average overall miss latency
system.cpu09.dcache.blocked_cycles::no_mshrs         2591                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs             127                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs    20.401575                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks          244                       # number of writebacks
system.cpu09.dcache.writebacks::total             244                       # number of writebacks
system.cpu09.dcache.ReadReq_mshr_hits::cpu09.data          929                       # number of ReadReq MSHR hits
system.cpu09.dcache.ReadReq_mshr_hits::total          929                       # number of ReadReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::cpu09.data          446                       # number of WriteReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::total          446                       # number of WriteReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::cpu09.data            8                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::total            8                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.demand_mshr_hits::cpu09.data         1375                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_hits::total         1375                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.overall_mshr_hits::cpu09.data         1375                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_hits::total         1375                       # number of overall MSHR hits
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data          483                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_misses::total          483                       # number of ReadReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data          159                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::total          159                       # number of WriteReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data            8                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data           16                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::total           16                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.demand_mshr_misses::cpu09.data          642                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.demand_mshr_misses::total          642                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.overall_mshr_misses::cpu09.data          642                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_misses::total          642                       # number of overall MSHR misses
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data     31527118                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_latency::total     31527118                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data     20961656                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::total     20961656                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data        64904                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total        64904                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data       170373                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total       170373                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::cpu09.data       230641                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::total       230641                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data     52488774                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::total     52488774                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data     52488774                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::total     52488774                       # number of overall MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data     0.038267                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total     0.038267                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data     0.040304                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total     0.040304                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data     0.421053                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total     0.421053                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data     0.038752                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total     0.038752                       # mshr miss rate for demand accesses
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data     0.038752                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total     0.038752                       # mshr miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data 65273.536232                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total 65273.536232                       # average ReadReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data 131834.314465                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total 131834.314465                       # average WriteReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data         8113                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total         8113                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data 10648.312500                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total 10648.312500                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu09.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data 81758.214953                       # average overall mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::total 81758.214953                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data 81758.214953                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::total 81758.214953                       # average overall mshr miss latency
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements             244                       # number of replacements
system.cpu09.icache.tags.tagsinuse          84.117554                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs             14848                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs             704                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs           21.090909                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst    84.117554                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.164292                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.164292                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          460                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2          381                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses           32072                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses          32072                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst        14848                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total         14848                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst        14848                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total          14848                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst        14848                       # number of overall hits
system.cpu09.icache.overall_hits::total         14848                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst          836                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total          836                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst          836                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total          836                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst          836                       # number of overall misses
system.cpu09.icache.overall_misses::total          836                       # number of overall misses
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst     49360644                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_latency::total     49360644                       # number of ReadReq miss cycles
system.cpu09.icache.demand_miss_latency::cpu09.inst     49360644                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_latency::total     49360644                       # number of demand (read+write) miss cycles
system.cpu09.icache.overall_miss_latency::cpu09.inst     49360644                       # number of overall miss cycles
system.cpu09.icache.overall_miss_latency::total     49360644                       # number of overall miss cycles
system.cpu09.icache.ReadReq_accesses::cpu09.inst        15684                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total        15684                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst        15684                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total        15684                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst        15684                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total        15684                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.053303                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.053303                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.053303                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.053303                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.053303                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.053303                       # miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst 59043.832536                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total 59043.832536                       # average ReadReq miss latency
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst 59043.832536                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total 59043.832536                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst 59043.832536                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total 59043.832536                       # average overall miss latency
system.cpu09.icache.blocked_cycles::no_mshrs           48                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               6                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs            8                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks          244                       # number of writebacks
system.cpu09.icache.writebacks::total             244                       # number of writebacks
system.cpu09.icache.ReadReq_mshr_hits::cpu09.inst          132                       # number of ReadReq MSHR hits
system.cpu09.icache.ReadReq_mshr_hits::total          132                       # number of ReadReq MSHR hits
system.cpu09.icache.demand_mshr_hits::cpu09.inst          132                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_hits::total          132                       # number of demand (read+write) MSHR hits
system.cpu09.icache.overall_mshr_hits::cpu09.inst          132                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_hits::total          132                       # number of overall MSHR hits
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst          704                       # number of ReadReq MSHR misses
system.cpu09.icache.ReadReq_mshr_misses::total          704                       # number of ReadReq MSHR misses
system.cpu09.icache.demand_mshr_misses::cpu09.inst          704                       # number of demand (read+write) MSHR misses
system.cpu09.icache.demand_mshr_misses::total          704                       # number of demand (read+write) MSHR misses
system.cpu09.icache.overall_mshr_misses::cpu09.inst          704                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_misses::total          704                       # number of overall MSHR misses
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst     36655686                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_latency::total     36655686                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst     36655686                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::total     36655686                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst     36655686                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::total     36655686                       # number of overall MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst     0.044887                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total     0.044887                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst     0.044887                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total     0.044887                       # mshr miss rate for demand accesses
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst     0.044887                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total     0.044887                       # mshr miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst 52067.735795                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total 52067.735795                       # average ReadReq mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst 52067.735795                       # average overall mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::total 52067.735795                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst 52067.735795                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::total 52067.735795                       # average overall mshr miss latency
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.branchPred.lookups                 21346                       # Number of BP lookups
system.cpu10.branchPred.condPredicted           15735                       # Number of conditional branches predicted
system.cpu10.branchPred.condIncorrect            1220                       # Number of conditional branches incorrect
system.cpu10.branchPred.BTBLookups              16096                       # Number of BTB lookups
system.cpu10.branchPred.BTBHits                  9531                       # Number of BTB hits
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct           59.213469                       # BTB Hit Percentage
system.cpu10.branchPred.usedRAS                  2416                       # Number of times the RAS was used to get a target.
system.cpu10.branchPred.RASInCorrect               10                       # Number of incorrect RAS predictions.
system.cpu10.branchPred.indirectLookups           128                       # Number of indirect predictor lookups.
system.cpu10.branchPred.indirectHits                2                       # Number of indirect target hits.
system.cpu10.branchPred.indirectMisses            126                       # Number of indirect misses.
system.cpu10.branchPredindirectMispredicted           32                       # Number of mispredicted indirect branches.
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                      16921                       # DTB read hits
system.cpu10.dtb.read_misses                      385                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                  17306                       # DTB read accesses
system.cpu10.dtb.write_hits                      6350                       # DTB write hits
system.cpu10.dtb.write_misses                      37                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                  6387                       # DTB write accesses
system.cpu10.dtb.data_hits                      23271                       # DTB hits
system.cpu10.dtb.data_misses                      422                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                  23693                       # DTB accesses
system.cpu10.itb.fetch_hits                     18276                       # ITB hits
system.cpu10.itb.fetch_misses                      79                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                 18355                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                         122066                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.fetch.icacheStallCycles            10861                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.Insts                       128706                       # Number of instructions fetch has processed
system.cpu10.fetch.Branches                     21346                       # Number of branches that fetch encountered
system.cpu10.fetch.predictedBranches            11949                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.Cycles                       40691                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.SquashCycles                  2691                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.MiscStallCycles                 72                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.NoActiveThreadStallCycles        50872                       # Number of stall cycles due to no active thread to fetch from
system.cpu10.fetch.PendingTrapStallCycles         2120                       # Number of stall cycles due to pending traps
system.cpu10.fetch.IcacheWaitRetryStallCycles           53                       # Number of stall cycles due to full MSHR
system.cpu10.fetch.CacheLines                   18276                       # Number of cache lines fetched
system.cpu10.fetch.IcacheSquashes                 531                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.rateDist::samples           106014                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            1.214047                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           2.488688                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0                  81341     76.73%     76.73% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                   1533      1.45%     78.17% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                   2272      2.14%     80.32% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                   3008      2.84%     83.15% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::4                   5057      4.77%     87.92% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::5                    899      0.85%     88.77% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::6                   2584      2.44%     91.21% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::7                   1182      1.11%     92.32% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::8                   8138      7.68%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total             106014                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.branchRate                0.174873                       # Number of branch fetches per cycle
system.cpu10.fetch.rate                      1.054397                       # Number of inst fetches per cycle
system.cpu10.decode.IdleCycles                  12566                       # Number of cycles decode is idle
system.cpu10.decode.BlockedCycles               21308                       # Number of cycles decode is blocked
system.cpu10.decode.RunCycles                   18529                       # Number of cycles decode is running
system.cpu10.decode.UnblockCycles                1834                       # Number of cycles decode is unblocking
system.cpu10.decode.SquashCycles                  905                       # Number of cycles decode is squashing
system.cpu10.decode.BranchResolved               2548                       # Number of times decode resolved a branch
system.cpu10.decode.BranchMispred                 455                       # Number of times decode detected a branch misprediction
system.cpu10.decode.DecodedInsts               115105                       # Number of instructions handled by decode
system.cpu10.decode.SquashedInsts                1867                       # Number of squashed instructions handled by decode
system.cpu10.rename.SquashCycles                  905                       # Number of cycles rename is squashing
system.cpu10.rename.IdleCycles                  13785                       # Number of cycles rename is idle
system.cpu10.rename.BlockCycles                  7706                       # Number of cycles rename is blocking
system.cpu10.rename.serializeStallCycles        10256                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.RunCycles                   19050                       # Number of cycles rename is running
system.cpu10.rename.UnblockCycles                3440                       # Number of cycles rename is unblocking
system.cpu10.rename.RenamedInsts               111492                       # Number of instructions processed by rename
system.cpu10.rename.ROBFullEvents                 286                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.IQFullEvents                  801                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.LQFullEvents                 1871                       # Number of times rename has blocked due to LQ full
system.cpu10.rename.SQFullEvents                  409                       # Number of times rename has blocked due to SQ full
system.cpu10.rename.RenamedOperands             76083                       # Number of destination operands rename has renamed
system.cpu10.rename.RenameLookups              138915                       # Number of register rename lookups that rename has made
system.cpu10.rename.int_rename_lookups         126203                       # Number of integer rename lookups
system.cpu10.rename.fp_rename_lookups           12705                       # Number of floating rename lookups
system.cpu10.rename.CommittedMaps               56386                       # Number of HB maps that are committed
system.cpu10.rename.UndoneMaps                  19697                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.serializingInsts              306                       # count of serializing insts renamed
system.cpu10.rename.tempSerializingInsts          277                       # count of temporary serializing insts renamed
system.cpu10.rename.skidInsts                    6332                       # count of insts added to the skid buffer
system.cpu10.memDep0.insertedLoads              17694                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores              7597                       # Number of stores inserted to the mem dependence unit.
system.cpu10.memDep0.conflictingLoads            1384                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores            880                       # Number of conflicting stores.
system.cpu10.iq.iqInstsAdded                    96290                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqNonSpecInstsAdded               459                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqInstsIssued                   92018                       # Number of instructions issued
system.cpu10.iq.iqSquashedInstsIssued             300                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedInstsExamined         21658                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedOperandsExamined        10139                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.iqSquashedNonSpecRemoved          115                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.issued_per_cycle::samples       106014                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       0.867980                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      1.861150                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0             81433     76.81%     76.81% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1              3999      3.77%     80.59% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2              4690      4.42%     85.01% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3              3585      3.38%     88.39% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::4              3114      2.94%     91.33% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::5              2962      2.79%     94.12% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::6              3927      3.70%     97.83% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::7              1376      1.30%     99.12% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::8               928      0.88%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total        106014                       # Number of insts issued each cycle
system.cpu10.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                  1103     38.27%     38.27% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                    0      0.00%     38.27% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0      0.00%     38.27% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                  82      2.85%     41.12% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0      0.00%     41.12% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0      0.00%     41.12% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult                322     11.17%     52.29% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0      0.00%     52.29% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0      0.00%     52.29% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0      0.00%     52.29% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0      0.00%     52.29% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0      0.00%     52.29% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0      0.00%     52.29% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0      0.00%     52.29% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0      0.00%     52.29% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0      0.00%     52.29% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0      0.00%     52.29% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0      0.00%     52.29% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0      0.00%     52.29% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0      0.00%     52.29% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0      0.00%     52.29% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0      0.00%     52.29% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0      0.00%     52.29% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0      0.00%     52.29% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0      0.00%     52.29% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0      0.00%     52.29% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0      0.00%     52.29% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0      0.00%     52.29% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0      0.00%     52.29% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead                  894     31.02%     83.31% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                 481     16.69%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu               62489     67.91%     67.91% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult                183      0.20%     68.11% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   0      0.00%     68.11% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd              2927      3.18%     71.29% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     71.29% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     71.29% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult             1929      2.10%     73.39% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     73.39% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     73.39% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     73.39% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     73.39% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  0      0.00%     73.39% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     73.39% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     73.39% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     73.39% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     73.39% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     73.39% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     73.39% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.39% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     73.39% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.39% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.39% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.39% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.39% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.39% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.39% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     73.39% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.39% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.39% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead              17840     19.39%     92.78% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite              6646      7.22%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total                92018                       # Type of FU issued
system.cpu10.iq.rate                         0.753838                       # Inst issue rate
system.cpu10.iq.fu_busy_cnt                      2882                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                 0.031320                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.int_inst_queue_reads           269705                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_writes          105083                       # Number of integer instruction queue writes
system.cpu10.iq.int_inst_queue_wakeup_accesses        78206                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_reads             23527                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_writes            13362                       # Number of floating instruction queue writes
system.cpu10.iq.fp_inst_queue_wakeup_accesses        10396                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.int_alu_accesses                82803                       # Number of integer alu accesses
system.cpu10.iq.fp_alu_accesses                 12093                       # Number of floating point alu accesses
system.cpu10.iew.lsq.thread0.forwLoads            696                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.squashedLoads         3947                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.memOrderViolation           40                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.squashedStores         2230                       # Number of stores squashed
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.cacheBlocked          824                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewSquashCycles                  905                       # Number of cycles IEW is squashing
system.cpu10.iew.iewBlockCycles                  2958                       # Number of cycles IEW is blocking
system.cpu10.iew.iewUnblockCycles                1146                       # Number of cycles IEW is unblocking
system.cpu10.iew.iewDispatchedInsts            106458                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewDispSquashedInsts             280                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispLoadInsts               17694                       # Number of dispatched load instructions
system.cpu10.iew.iewDispStoreInsts               7597                       # Number of dispatched store instructions
system.cpu10.iew.iewDispNonSpecInsts              254                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewIQFullEvents                   18                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewLSQFullEvents                1113                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.memOrderViolationEvents           40                       # Number of memory order violations
system.cpu10.iew.predictedTakenIncorrect          241                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.predictedNotTakenIncorrect          674                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.branchMispredicts                915                       # Number of branch mispredicts detected at execute
system.cpu10.iew.iewExecutedInsts               90510                       # Number of executed instructions
system.cpu10.iew.iewExecLoadInsts               17306                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts            1508                       # Number of squashed instructions skipped in execute
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.exec_nop                        9709                       # number of nop insts executed
system.cpu10.iew.exec_refs                      23693                       # number of memory reference insts executed
system.cpu10.iew.exec_branches                  16787                       # Number of branches executed
system.cpu10.iew.exec_stores                     6387                       # Number of stores executed
system.cpu10.iew.exec_rate                   0.741484                       # Inst execution rate
system.cpu10.iew.wb_sent                        89395                       # cumulative count of insts sent to commit
system.cpu10.iew.wb_count                       88602                       # cumulative count of insts written-back
system.cpu10.iew.wb_producers                   50521                       # num instructions producing a value
system.cpu10.iew.wb_consumers                   65228                       # num instructions consuming a value
system.cpu10.iew.wb_rate                     0.725853                       # insts written-back per cycle
system.cpu10.iew.wb_fanout                   0.774529                       # average fanout of values written-back
system.cpu10.commit.commitSquashedInsts         22669                       # The number of squashed insts skipped by commit
system.cpu10.commit.commitNonSpecStalls           344                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.branchMispredicts             780                       # The number of times a branch was mispredicted
system.cpu10.commit.committed_per_cycle::samples        51714                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     1.601017                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     2.710240                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0        33202     64.20%     64.20% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1         3919      7.58%     71.78% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2         2885      5.58%     77.36% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3         1285      2.48%     79.84% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4         1584      3.06%     82.91% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5         1698      3.28%     86.19% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6          556      1.08%     87.27% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7         1591      3.08%     90.34% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8         4994      9.66%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total        51714                       # Number of insts commited each cycle
system.cpu10.commit.committedInsts              82795                       # Number of instructions committed
system.cpu10.commit.committedOps                82795                       # Number of ops (including micro ops) committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.refs                        19114                       # Number of memory references committed
system.cpu10.commit.loads                       13747                       # Number of loads committed
system.cpu10.commit.membars                       153                       # Number of memory barriers committed
system.cpu10.commit.branches                    14170                       # Number of branches committed
system.cpu10.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu10.commit.int_insts                   70193                       # Number of committed integer instructions.
system.cpu10.commit.function_calls               1482                       # Number of function calls committed.
system.cpu10.commit.op_class_0::No_OpClass         7708      9.31%      9.31% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu          50900     61.48%     70.79% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult           115      0.14%     70.93% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              0      0.00%     70.93% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd         2878      3.48%     74.40% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     74.40% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     74.40% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult         1920      2.32%     76.72% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     76.72% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     76.72% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     76.72% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     76.72% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     76.72% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     76.72% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     76.72% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     76.72% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     76.72% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     76.72% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     76.72% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     76.72% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     76.72% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     76.72% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     76.72% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     76.72% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     76.72% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     76.72% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     76.72% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     76.72% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.72% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.72% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead         13900     16.79%     93.51% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite         5374      6.49%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total           82795                       # Class of committed instruction
system.cpu10.commit.bw_lim_events                4994                       # number cycles where commit BW limit reached
system.cpu10.rob.rob_reads                     150962                       # The number of ROB reads
system.cpu10.rob.rob_writes                    214349                       # The number of ROB writes
system.cpu10.timesIdled                           209                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.idleCycles                         16052                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.quiesceCycles                     993423                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.committedInsts                     75091                       # Number of Instructions Simulated
system.cpu10.committedOps                       75091                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             1.625574                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       1.625574                       # CPI: Total CPI of All Threads
system.cpu10.ipc                             0.615167                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       0.615167                       # IPC: Total IPC of All Threads
system.cpu10.int_regfile_reads                 112148                       # number of integer regfile reads
system.cpu10.int_regfile_writes                 59267                       # number of integer regfile writes
system.cpu10.fp_regfile_reads                   11123                       # number of floating regfile reads
system.cpu10.fp_regfile_writes                   8158                       # number of floating regfile writes
system.cpu10.misc_regfile_reads                   479                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                  208                       # number of misc regfile writes
system.cpu10.dcache.tags.replacements             772                       # number of replacements
system.cpu10.dcache.tags.tagsinuse          12.909240                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs             18305                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs             832                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           22.001202                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle      1020543542                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data    12.909240                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.201707                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.201707                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses           84486                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses          84486                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data        13506                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total         13506                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data         4446                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total         4446                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::cpu10.data           81                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total           81                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::cpu10.data           62                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total           62                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::cpu10.data        17952                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total          17952                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data        17952                       # number of overall hits
system.cpu10.dcache.overall_hits::total         17952                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data         1874                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total         1874                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data          826                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total          826                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data           38                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total           38                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data           33                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total           33                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data         2700                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total         2700                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data         2700                       # number of overall misses
system.cpu10.dcache.overall_misses::total         2700                       # number of overall misses
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data    113493916                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total    113493916                       # number of ReadReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data     85455317                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total     85455317                       # number of WriteReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data       898225                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total       898225                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data       363926                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total       363926                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::cpu10.data       223687                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::total       223687                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.demand_miss_latency::cpu10.data    198949233                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total    198949233                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::cpu10.data    198949233                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total    198949233                       # number of overall miss cycles
system.cpu10.dcache.ReadReq_accesses::cpu10.data        15380                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total        15380                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data         5272                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total         5272                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data          119                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total          119                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data           95                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total           95                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data        20652                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total        20652                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data        20652                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total        20652                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.121847                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.121847                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.156677                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.156677                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data     0.319328                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.319328                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data     0.347368                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.347368                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.130738                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.130738                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.130738                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.130738                       # miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data 60562.388474                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 60562.388474                       # average ReadReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data 103456.800242                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 103456.800242                       # average WriteReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data 23637.500000                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total 23637.500000                       # average LoadLockedReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data 11028.060606                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total 11028.060606                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::cpu10.data          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data 73684.901111                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 73684.901111                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data 73684.901111                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 73684.901111                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs         2099                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs             117                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs    17.940171                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks          375                       # number of writebacks
system.cpu10.dcache.writebacks::total             375                       # number of writebacks
system.cpu10.dcache.ReadReq_mshr_hits::cpu10.data         1045                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total         1045                       # number of ReadReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::cpu10.data          565                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total          565                       # number of WriteReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::cpu10.data           15                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::total           15                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.demand_mshr_hits::cpu10.data         1610                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total         1610                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::cpu10.data         1610                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total         1610                       # number of overall MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data          829                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total          829                       # number of ReadReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data          261                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total          261                       # number of WriteReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data           23                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total           23                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data           33                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total           33                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.demand_mshr_misses::cpu10.data         1090                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total         1090                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::cpu10.data         1090                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total         1090                       # number of overall MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data     34608899                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total     34608899                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data     21975784                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total     21975784                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data       198189                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total       198189                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data       327997                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total       327997                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::cpu10.data       221369                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::total       221369                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data     56584683                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total     56584683                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data     56584683                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total     56584683                       # number of overall MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data     0.053901                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.053901                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data     0.049507                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.049507                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data     0.193277                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.193277                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data     0.347368                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total     0.347368                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data     0.052779                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.052779                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data     0.052779                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.052779                       # mshr miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data 41747.767189                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 41747.767189                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data 84198.406130                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 84198.406130                       # average WriteReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data  8616.913043                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8616.913043                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data  9939.303030                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total  9939.303030                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu10.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data 51912.553211                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 51912.553211                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data 51912.553211                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 51912.553211                       # average overall mshr miss latency
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements             450                       # number of replacements
system.cpu10.icache.tags.tagsinuse          82.526438                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs             17172                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs             932                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs           18.424893                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst    82.526438                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.161184                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.161184                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          482                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::1           78                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2          404                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.941406                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses           37480                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses          37480                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst        17172                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total         17172                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst        17172                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total          17172                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst        17172                       # number of overall hits
system.cpu10.icache.overall_hits::total         17172                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst         1102                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total         1102                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst         1102                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total         1102                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst         1102                       # number of overall misses
system.cpu10.icache.overall_misses::total         1102                       # number of overall misses
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst     59404539                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total     59404539                       # number of ReadReq miss cycles
system.cpu10.icache.demand_miss_latency::cpu10.inst     59404539                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total     59404539                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::cpu10.inst     59404539                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total     59404539                       # number of overall miss cycles
system.cpu10.icache.ReadReq_accesses::cpu10.inst        18274                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total        18274                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst        18274                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total        18274                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst        18274                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total        18274                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.060304                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.060304                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.060304                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.060304                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.060304                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.060304                       # miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst 53906.115245                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 53906.115245                       # average ReadReq miss latency
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst 53906.115245                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 53906.115245                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst 53906.115245                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 53906.115245                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs           10                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs           10                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks          450                       # number of writebacks
system.cpu10.icache.writebacks::total             450                       # number of writebacks
system.cpu10.icache.ReadReq_mshr_hits::cpu10.inst          170                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total          170                       # number of ReadReq MSHR hits
system.cpu10.icache.demand_mshr_hits::cpu10.inst          170                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total          170                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::cpu10.inst          170                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total          170                       # number of overall MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst          932                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total          932                       # number of ReadReq MSHR misses
system.cpu10.icache.demand_mshr_misses::cpu10.inst          932                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total          932                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::cpu10.inst          932                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total          932                       # number of overall MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst     44295815                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total     44295815                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst     44295815                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total     44295815                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst     44295815                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total     44295815                       # number of overall MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst     0.051001                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.051001                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst     0.051001                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.051001                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst     0.051001                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.051001                       # mshr miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst 47527.698498                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 47527.698498                       # average ReadReq mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst 47527.698498                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 47527.698498                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst 47527.698498                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 47527.698498                       # average overall mshr miss latency
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.branchPred.lookups                  7047                       # Number of BP lookups
system.cpu11.branchPred.condPredicted            5606                       # Number of conditional branches predicted
system.cpu11.branchPred.condIncorrect             650                       # Number of conditional branches incorrect
system.cpu11.branchPred.BTBLookups               5716                       # Number of BTB lookups
system.cpu11.branchPred.BTBHits                  1893                       # Number of BTB hits
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct           33.117565                       # BTB Hit Percentage
system.cpu11.branchPred.usedRAS                   546                       # Number of times the RAS was used to get a target.
system.cpu11.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu11.branchPred.indirectLookups            65                       # Number of indirect predictor lookups.
system.cpu11.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu11.branchPred.indirectMisses             65                       # Number of indirect misses.
system.cpu11.branchPredindirectMispredicted           13                       # Number of mispredicted indirect branches.
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                       5885                       # DTB read hits
system.cpu11.dtb.read_misses                      319                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                   6204                       # DTB read accesses
system.cpu11.dtb.write_hits                      3168                       # DTB write hits
system.cpu11.dtb.write_misses                      26                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                  3194                       # DTB write accesses
system.cpu11.dtb.data_hits                       9053                       # DTB hits
system.cpu11.dtb.data_misses                      345                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                   9398                       # DTB accesses
system.cpu11.itb.fetch_hits                      6016                       # ITB hits
system.cpu11.itb.fetch_misses                      69                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                  6085                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                          87719                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.fetch.icacheStallCycles             5096                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.Insts                        54278                       # Number of instructions fetch has processed
system.cpu11.fetch.Branches                      7047                       # Number of branches that fetch encountered
system.cpu11.fetch.predictedBranches             2439                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.Cycles                       19712                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.SquashCycles                  1459                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.MiscStallCycles                 97                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.NoActiveThreadStallCycles        51022                       # Number of stall cycles due to no active thread to fetch from
system.cpu11.fetch.PendingTrapStallCycles         1880                       # Number of stall cycles due to pending traps
system.cpu11.fetch.IcacheWaitRetryStallCycles           30                       # Number of stall cycles due to full MSHR
system.cpu11.fetch.CacheLines                    6016                       # Number of cache lines fetched
system.cpu11.fetch.IcacheSquashes                 278                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.rateDist::samples            78566                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            0.690859                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           2.091217                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0                  69511     88.47%     88.47% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                    599      0.76%     89.24% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                    578      0.74%     89.97% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                    748      0.95%     90.92% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::4                   1144      1.46%     92.38% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::5                    317      0.40%     92.78% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::6                    450      0.57%     93.36% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::7                    334      0.43%     93.78% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::8                   4885      6.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total              78566                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.branchRate                0.080336                       # Number of branch fetches per cycle
system.cpu11.fetch.rate                      0.618771                       # Number of inst fetches per cycle
system.cpu11.decode.IdleCycles                   7116                       # Number of cycles decode is idle
system.cpu11.decode.BlockedCycles               12922                       # Number of cycles decode is blocked
system.cpu11.decode.RunCycles                    5862                       # Number of cycles decode is running
system.cpu11.decode.UnblockCycles                1142                       # Number of cycles decode is unblocking
system.cpu11.decode.SquashCycles                  502                       # Number of cycles decode is squashing
system.cpu11.decode.BranchResolved                585                       # Number of times decode resolved a branch
system.cpu11.decode.BranchMispred                 235                       # Number of times decode detected a branch misprediction
system.cpu11.decode.DecodedInsts                46490                       # Number of instructions handled by decode
system.cpu11.decode.SquashedInsts                 906                       # Number of squashed instructions handled by decode
system.cpu11.rename.SquashCycles                  502                       # Number of cycles rename is squashing
system.cpu11.rename.IdleCycles                   7770                       # Number of cycles rename is idle
system.cpu11.rename.BlockCycles                  7440                       # Number of cycles rename is blocking
system.cpu11.rename.serializeStallCycles         4015                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.RunCycles                    6289                       # Number of cycles rename is running
system.cpu11.rename.UnblockCycles                1528                       # Number of cycles rename is unblocking
system.cpu11.rename.RenamedInsts                44569                       # Number of instructions processed by rename
system.cpu11.rename.ROBFullEvents                 300                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.IQFullEvents                  487                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.LQFullEvents                  473                       # Number of times rename has blocked due to LQ full
system.cpu11.rename.SQFullEvents                   42                       # Number of times rename has blocked due to SQ full
system.cpu11.rename.RenamedOperands             33087                       # Number of destination operands rename has renamed
system.cpu11.rename.RenameLookups               63785                       # Number of register rename lookups that rename has made
system.cpu11.rename.int_rename_lookups          51092                       # Number of integer rename lookups
system.cpu11.rename.fp_rename_lookups           12689                       # Number of floating rename lookups
system.cpu11.rename.CommittedMaps               22141                       # Number of HB maps that are committed
system.cpu11.rename.UndoneMaps                  10946                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.serializingInsts               99                       # count of serializing insts renamed
system.cpu11.rename.tempSerializingInsts           82                       # count of temporary serializing insts renamed
system.cpu11.rename.skidInsts                    4214                       # count of insts added to the skid buffer
system.cpu11.memDep0.insertedLoads               6099                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores              3842                       # Number of stores inserted to the mem dependence unit.
system.cpu11.memDep0.conflictingLoads             253                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores            260                       # Number of conflicting stores.
system.cpu11.iq.iqInstsAdded                    40297                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqNonSpecInstsAdded                99                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqInstsIssued                   38046                       # Number of instructions issued
system.cpu11.iq.iqSquashedInstsIssued             228                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedInstsExamined         11626                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedOperandsExamined         5761                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.iqSquashedNonSpecRemoved           26                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.issued_per_cycle::samples        78566                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       0.484255                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      1.518884                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0             69073     87.92%     87.92% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1              1775      2.26%     90.18% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2              1371      1.75%     91.92% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3              1051      1.34%     93.26% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::4              1246      1.59%     94.85% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::5               893      1.14%     95.98% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::6              1791      2.28%     98.26% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::7               747      0.95%     99.21% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::8               619      0.79%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total         78566                       # Number of insts issued each cycle
system.cpu11.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                   957     50.00%     50.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                    0      0.00%     50.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0      0.00%     50.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                  81      4.23%     54.23% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0      0.00%     54.23% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0      0.00%     54.23% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult                371     19.38%     73.62% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0      0.00%     73.62% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0      0.00%     73.62% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0      0.00%     73.62% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0      0.00%     73.62% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0      0.00%     73.62% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0      0.00%     73.62% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0      0.00%     73.62% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0      0.00%     73.62% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0      0.00%     73.62% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0      0.00%     73.62% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0      0.00%     73.62% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0      0.00%     73.62% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0      0.00%     73.62% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0      0.00%     73.62% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0      0.00%     73.62% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0      0.00%     73.62% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0      0.00%     73.62% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0      0.00%     73.62% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0      0.00%     73.62% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0      0.00%     73.62% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.62% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0      0.00%     73.62% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead                  392     20.48%     94.10% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                 113      5.90%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu               23293     61.22%     61.23% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult                189      0.50%     61.73% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   0      0.00%     61.73% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd              2924      7.69%     69.42% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     69.42% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     69.42% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult             1928      5.07%     74.48% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     74.48% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     74.48% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     74.48% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     74.48% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  0      0.00%     74.48% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     74.48% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     74.48% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     74.48% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     74.48% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     74.48% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     74.48% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.48% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     74.48% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.48% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.48% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.48% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.48% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.48% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.48% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     74.48% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.48% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.48% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead               6426     16.89%     91.37% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite              3282      8.63%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total                38046                       # Type of FU issued
system.cpu11.iq.rate                         0.433726                       # Inst issue rate
system.cpu11.iq.fu_busy_cnt                      1914                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                 0.050308                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.int_inst_queue_reads           133217                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_writes           38671                       # Number of integer instruction queue writes
system.cpu11.iq.int_inst_queue_wakeup_accesses        25587                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_reads             23583                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_writes            13370                       # Number of floating instruction queue writes
system.cpu11.iq.fp_inst_queue_wakeup_accesses        10367                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.int_alu_accesses                27805                       # Number of integer alu accesses
system.cpu11.iq.fp_alu_accesses                 12151                       # Number of floating point alu accesses
system.cpu11.iew.lsq.thread0.forwLoads            209                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.squashedLoads         1669                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.memOrderViolation           20                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.squashedStores         1033                       # Number of stores squashed
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.cacheBlocked          706                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewSquashCycles                  502                       # Number of cycles IEW is squashing
system.cpu11.iew.iewBlockCycles                  2387                       # Number of cycles IEW is blocking
system.cpu11.iew.iewUnblockCycles                1952                       # Number of cycles IEW is unblocking
system.cpu11.iew.iewDispatchedInsts             41766                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewDispSquashedInsts             180                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispLoadInsts                6099                       # Number of dispatched load instructions
system.cpu11.iew.iewDispStoreInsts               3842                       # Number of dispatched store instructions
system.cpu11.iew.iewDispNonSpecInsts               78                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewIQFullEvents                   15                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewLSQFullEvents                1922                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.memOrderViolationEvents           20                       # Number of memory order violations
system.cpu11.iew.predictedTakenIncorrect          106                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.predictedNotTakenIncorrect          390                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.branchMispredicts                496                       # Number of branch mispredicts detected at execute
system.cpu11.iew.iewExecutedInsts               37265                       # Number of executed instructions
system.cpu11.iew.iewExecLoadInsts                6204                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts             781                       # Number of squashed instructions skipped in execute
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.exec_nop                        1370                       # number of nop insts executed
system.cpu11.iew.exec_refs                       9398                       # number of memory reference insts executed
system.cpu11.iew.exec_branches                   4843                       # Number of branches executed
system.cpu11.iew.exec_stores                     3194                       # Number of stores executed
system.cpu11.iew.exec_rate                   0.424822                       # Inst execution rate
system.cpu11.iew.wb_sent                        36476                       # cumulative count of insts sent to commit
system.cpu11.iew.wb_count                       35954                       # cumulative count of insts written-back
system.cpu11.iew.wb_producers                   21295                       # num instructions producing a value
system.cpu11.iew.wb_consumers                   30295                       # num instructions consuming a value
system.cpu11.iew.wb_rate                     0.409877                       # insts written-back per cycle
system.cpu11.iew.wb_fanout                   0.702921                       # average fanout of values written-back
system.cpu11.commit.commitSquashedInsts         11968                       # The number of squashed insts skipped by commit
system.cpu11.commit.commitNonSpecStalls            73                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.branchMispredicts             423                       # The number of times a branch was mispredicted
system.cpu11.commit.committed_per_cycle::samples        25701                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     1.152056                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     2.470304                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0        19563     76.12%     76.12% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1          858      3.34%     79.46% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2         1107      4.31%     83.76% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3          606      2.36%     86.12% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4          603      2.35%     88.47% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5          253      0.98%     89.45% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6          208      0.81%     90.26% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7          230      0.89%     91.16% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8         2273      8.84%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total        25701                       # Number of insts commited each cycle
system.cpu11.commit.committedInsts              29609                       # Number of instructions committed
system.cpu11.commit.committedOps                29609                       # Number of ops (including micro ops) committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.refs                         7239                       # Number of memory references committed
system.cpu11.commit.loads                        4430                       # Number of loads committed
system.cpu11.commit.membars                        16                       # Number of memory barriers committed
system.cpu11.commit.branches                     3507                       # Number of branches committed
system.cpu11.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu11.commit.int_insts                   24123                       # Number of committed integer instructions.
system.cpu11.commit.function_calls                216                       # Number of function calls committed.
system.cpu11.commit.op_class_0::No_OpClass          843      2.85%      2.85% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu          16600     56.06%     58.91% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult           113      0.38%     59.29% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              0      0.00%     59.29% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd         2878      9.72%     69.01% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     69.01% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     69.01% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult         1920      6.48%     75.50% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     75.50% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     75.50% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     75.50% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     75.50% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     75.50% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     75.50% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     75.50% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     75.50% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     75.50% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     75.50% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     75.50% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     75.50% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     75.50% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     75.50% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     75.50% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     75.50% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     75.50% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     75.50% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     75.50% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     75.50% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.50% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.50% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead          4446     15.02%     90.51% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite         2809      9.49%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total           29609                       # Class of committed instruction
system.cpu11.commit.bw_lim_events                2273                       # number cycles where commit BW limit reached
system.cpu11.rob.rob_reads                      64173                       # The number of ROB reads
system.cpu11.rob.rob_writes                     84983                       # The number of ROB writes
system.cpu11.timesIdled                           129                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.idleCycles                          9153                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.quiesceCycles                    1027770                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.committedInsts                     28770                       # Number of Instructions Simulated
system.cpu11.committedOps                       28770                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             3.048975                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       3.048975                       # CPI: Total CPI of All Threads
system.cpu11.ipc                             0.327979                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       0.327979                       # IPC: Total IPC of All Threads
system.cpu11.int_regfile_reads                  43718                       # number of integer regfile reads
system.cpu11.int_regfile_writes                 19924                       # number of integer regfile writes
system.cpu11.fp_regfile_reads                   11118                       # number of floating regfile reads
system.cpu11.fp_regfile_writes                   8125                       # number of floating regfile writes
system.cpu11.misc_regfile_reads                    88                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                   44                       # number of misc regfile writes
system.cpu11.dcache.tags.replacements             393                       # number of replacements
system.cpu11.dcache.tags.tagsinuse          11.722732                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs              6029                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs             451                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           13.368071                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle      1130052816                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data    11.722732                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.183168                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.183168                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses           31973                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses          31973                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data         3743                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total          3743                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data         2280                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total         2280                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::cpu11.data           21                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total           21                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::cpu11.data           12                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total           12                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::cpu11.data         6023                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total           6023                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data         6023                       # number of overall hits
system.cpu11.dcache.overall_hits::total          6023                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data         1295                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total         1295                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data          509                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total          509                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data            4                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data            8                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total            8                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data         1804                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total         1804                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data         1804                       # number of overall misses
system.cpu11.dcache.overall_misses::total         1804                       # number of overall misses
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data     98163823                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total     98163823                       # number of ReadReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data     73606858                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total     73606858                       # number of WriteReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data       345382                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total       345382                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data        53314                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total        53314                       # number of StoreCondReq miss cycles
system.cpu11.dcache.demand_miss_latency::cpu11.data    171770681                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total    171770681                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::cpu11.data    171770681                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total    171770681                       # number of overall miss cycles
system.cpu11.dcache.ReadReq_accesses::cpu11.data         5038                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total         5038                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data         2789                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total         2789                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data           25                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total           25                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data         7827                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total         7827                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data         7827                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total         7827                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.257046                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.257046                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.182503                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.182503                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data     0.160000                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.160000                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data     0.400000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.400000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.230484                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.230484                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.230484                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.230484                       # miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data 75802.179923                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 75802.179923                       # average ReadReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data 144610.722986                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 144610.722986                       # average WriteReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data 86345.500000                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total 86345.500000                       # average LoadLockedReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data  6664.250000                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total  6664.250000                       # average StoreCondReq miss latency
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data 95216.563747                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 95216.563747                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data 95216.563747                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 95216.563747                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs         2329                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs             102                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs    22.833333                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks          229                       # number of writebacks
system.cpu11.dcache.writebacks::total             229                       # number of writebacks
system.cpu11.dcache.ReadReq_mshr_hits::cpu11.data          916                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total          916                       # number of ReadReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::cpu11.data          391                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total          391                       # number of WriteReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::cpu11.data            2                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.demand_mshr_hits::cpu11.data         1307                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total         1307                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::cpu11.data         1307                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total         1307                       # number of overall MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data          379                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total          379                       # number of ReadReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data          118                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total          118                       # number of WriteReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data            2                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data            8                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total            8                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.demand_mshr_misses::cpu11.data          497                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total          497                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::cpu11.data          497                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total          497                       # number of overall MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data     28869531                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total     28869531                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data     18590345                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total     18590345                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data         9272                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total         9272                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data        44042                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total        44042                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data     47459876                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total     47459876                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data     47459876                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total     47459876                       # number of overall MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data     0.075228                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.075228                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data     0.042309                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.042309                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data     0.080000                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total     0.080000                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data     0.400000                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data     0.063498                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.063498                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data     0.063498                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.063498                       # mshr miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data 76172.905013                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 76172.905013                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data 157545.296610                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 157545.296610                       # average WriteReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data         4636                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4636                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data  5505.250000                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total  5505.250000                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data 95492.708249                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 95492.708249                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data 95492.708249                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 95492.708249                       # average overall mshr miss latency
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements              77                       # number of replacements
system.cpu11.icache.tags.tagsinuse          67.057089                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs              5463                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs             467                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs           11.698073                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst    67.057089                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.130971                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.130971                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          390                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2          313                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.761719                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses           12493                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses          12493                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst         5463                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total          5463                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst         5463                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total           5463                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst         5463                       # number of overall hits
system.cpu11.icache.overall_hits::total          5463                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst          550                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total          550                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst          550                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total          550                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst          550                       # number of overall misses
system.cpu11.icache.overall_misses::total          550                       # number of overall misses
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst     30270762                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total     30270762                       # number of ReadReq miss cycles
system.cpu11.icache.demand_miss_latency::cpu11.inst     30270762                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total     30270762                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::cpu11.inst     30270762                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total     30270762                       # number of overall miss cycles
system.cpu11.icache.ReadReq_accesses::cpu11.inst         6013                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total         6013                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst         6013                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total         6013                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst         6013                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total         6013                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.091468                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.091468                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.091468                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.091468                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.091468                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.091468                       # miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst 55037.749091                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 55037.749091                       # average ReadReq miss latency
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst 55037.749091                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 55037.749091                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst 55037.749091                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 55037.749091                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs           17                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs           17                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks           77                       # number of writebacks
system.cpu11.icache.writebacks::total              77                       # number of writebacks
system.cpu11.icache.ReadReq_mshr_hits::cpu11.inst           83                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total           83                       # number of ReadReq MSHR hits
system.cpu11.icache.demand_mshr_hits::cpu11.inst           83                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total           83                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::cpu11.inst           83                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total           83                       # number of overall MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst          467                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total          467                       # number of ReadReq MSHR misses
system.cpu11.icache.demand_mshr_misses::cpu11.inst          467                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total          467                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::cpu11.inst          467                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total          467                       # number of overall MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst     22832300                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total     22832300                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst     22832300                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total     22832300                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst     22832300                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total     22832300                       # number of overall MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst     0.077665                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.077665                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst     0.077665                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.077665                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst     0.077665                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.077665                       # mshr miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst 48891.434690                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 48891.434690                       # average ReadReq mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst 48891.434690                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 48891.434690                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst 48891.434690                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 48891.434690                       # average overall mshr miss latency
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.branchPred.lookups                  7950                       # Number of BP lookups
system.cpu12.branchPred.condPredicted            6191                       # Number of conditional branches predicted
system.cpu12.branchPred.condIncorrect             762                       # Number of conditional branches incorrect
system.cpu12.branchPred.BTBLookups               6484                       # Number of BTB lookups
system.cpu12.branchPred.BTBHits                  2079                       # Number of BTB hits
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct           32.063541                       # BTB Hit Percentage
system.cpu12.branchPred.usedRAS                   638                       # Number of times the RAS was used to get a target.
system.cpu12.branchPred.RASInCorrect                8                       # Number of incorrect RAS predictions.
system.cpu12.branchPred.indirectLookups           130                       # Number of indirect predictor lookups.
system.cpu12.branchPred.indirectHits                4                       # Number of indirect target hits.
system.cpu12.branchPred.indirectMisses            126                       # Number of indirect misses.
system.cpu12.branchPredindirectMispredicted           30                       # Number of mispredicted indirect branches.
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                       6488                       # DTB read hits
system.cpu12.dtb.read_misses                      342                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                   6830                       # DTB read accesses
system.cpu12.dtb.write_hits                      3394                       # DTB write hits
system.cpu12.dtb.write_misses                      35                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                  3429                       # DTB write accesses
system.cpu12.dtb.data_hits                       9882                       # DTB hits
system.cpu12.dtb.data_misses                      377                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                  10259                       # DTB accesses
system.cpu12.itb.fetch_hits                      6671                       # ITB hits
system.cpu12.itb.fetch_misses                      86                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                  6757                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                          89706                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.fetch.icacheStallCycles             6453                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.Insts                        59545                       # Number of instructions fetch has processed
system.cpu12.fetch.Branches                      7950                       # Number of branches that fetch encountered
system.cpu12.fetch.predictedBranches             2721                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.Cycles                       20555                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.SquashCycles                  1715                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.MiscStallCycles                 45                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.NoActiveThreadStallCycles        51172                       # Number of stall cycles due to no active thread to fetch from
system.cpu12.fetch.PendingTrapStallCycles         2627                       # Number of stall cycles due to pending traps
system.cpu12.fetch.IcacheWaitRetryStallCycles            6                       # Number of stall cycles due to full MSHR
system.cpu12.fetch.CacheLines                    6671                       # Number of cache lines fetched
system.cpu12.fetch.IcacheSquashes                 340                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.rateDist::samples            81715                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            0.728691                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           2.142160                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0                  71796     87.86%     87.86% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                    651      0.80%     88.66% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                    659      0.81%     89.46% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                    805      0.99%     90.45% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::4                   1183      1.45%     91.90% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::5                    362      0.44%     92.34% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::6                    536      0.66%     93.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::7                    381      0.47%     93.46% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::8                   5342      6.54%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total              81715                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.branchRate                0.088623                       # Number of branch fetches per cycle
system.cpu12.fetch.rate                      0.663779                       # Number of inst fetches per cycle
system.cpu12.decode.IdleCycles                   8312                       # Number of cycles decode is idle
system.cpu12.decode.BlockedCycles               13928                       # Number of cycles decode is blocked
system.cpu12.decode.RunCycles                    6515                       # Number of cycles decode is running
system.cpu12.decode.UnblockCycles                1199                       # Number of cycles decode is unblocking
system.cpu12.decode.SquashCycles                  589                       # Number of cycles decode is squashing
system.cpu12.decode.BranchResolved                720                       # Number of times decode resolved a branch
system.cpu12.decode.BranchMispred                 278                       # Number of times decode detected a branch misprediction
system.cpu12.decode.DecodedInsts                50917                       # Number of instructions handled by decode
system.cpu12.decode.SquashedInsts                1079                       # Number of squashed instructions handled by decode
system.cpu12.rename.SquashCycles                  589                       # Number of cycles rename is squashing
system.cpu12.rename.IdleCycles                   9025                       # Number of cycles rename is idle
system.cpu12.rename.BlockCycles                  6139                       # Number of cycles rename is blocking
system.cpu12.rename.serializeStallCycles         5647                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.RunCycles                    6933                       # Number of cycles rename is running
system.cpu12.rename.UnblockCycles                2210                       # Number of cycles rename is unblocking
system.cpu12.rename.RenamedInsts                48693                       # Number of instructions processed by rename
system.cpu12.rename.ROBFullEvents                 276                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.IQFullEvents                  805                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.LQFullEvents                 1200                       # Number of times rename has blocked due to LQ full
system.cpu12.rename.SQFullEvents                  186                       # Number of times rename has blocked due to SQ full
system.cpu12.rename.RenamedOperands             36123                       # Number of destination operands rename has renamed
system.cpu12.rename.RenameLookups               69084                       # Number of register rename lookups that rename has made
system.cpu12.rename.int_rename_lookups          56192                       # Number of integer rename lookups
system.cpu12.rename.fp_rename_lookups           12883                       # Number of floating rename lookups
system.cpu12.rename.CommittedMaps               23149                       # Number of HB maps that are committed
system.cpu12.rename.UndoneMaps                  12974                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.serializingInsts              114                       # count of serializing insts renamed
system.cpu12.rename.tempSerializingInsts           94                       # count of temporary serializing insts renamed
system.cpu12.rename.skidInsts                    4077                       # count of insts added to the skid buffer
system.cpu12.memDep0.insertedLoads               6871                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores              4105                       # Number of stores inserted to the mem dependence unit.
system.cpu12.memDep0.conflictingLoads             309                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores            280                       # Number of conflicting stores.
system.cpu12.iq.iqInstsAdded                    43639                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqNonSpecInstsAdded               122                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqInstsIssued                   40668                       # Number of instructions issued
system.cpu12.iq.iqSquashedInstsIssued             251                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedInstsExamined         13609                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedOperandsExamined         6961                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.iqSquashedNonSpecRemoved           33                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.issued_per_cycle::samples        81715                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       0.497681                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      1.534489                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0             71529     87.53%     87.53% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1              1936      2.37%     89.90% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2              1415      1.73%     91.64% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3              1133      1.39%     93.02% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::4              1404      1.72%     94.74% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::5              1011      1.24%     95.98% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::6              1854      2.27%     98.25% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::7               756      0.93%     99.17% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::8               677      0.83%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total         81715                       # Number of insts issued each cycle
system.cpu12.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                   987     50.93%     50.93% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                    0      0.00%     50.93% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0      0.00%     50.93% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                  71      3.66%     54.59% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0      0.00%     54.59% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0      0.00%     54.59% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult                334     17.23%     71.83% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0      0.00%     71.83% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0      0.00%     71.83% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0      0.00%     71.83% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0      0.00%     71.83% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0      0.00%     71.83% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0      0.00%     71.83% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0      0.00%     71.83% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0      0.00%     71.83% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0      0.00%     71.83% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0      0.00%     71.83% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0      0.00%     71.83% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0      0.00%     71.83% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0      0.00%     71.83% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0      0.00%     71.83% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0      0.00%     71.83% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0      0.00%     71.83% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0      0.00%     71.83% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0      0.00%     71.83% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0      0.00%     71.83% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0      0.00%     71.83% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.83% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0      0.00%     71.83% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead                  413     21.31%     93.14% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                 133      6.86%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu               25017     61.52%     61.53% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult                189      0.46%     61.99% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   0      0.00%     61.99% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd              2928      7.20%     69.19% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 2      0.00%     69.19% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     69.19% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult             1931      4.75%     73.94% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     73.94% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     73.94% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     73.94% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     73.94% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  0      0.00%     73.94% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     73.94% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     73.94% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     73.94% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     73.94% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     73.94% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     73.94% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.94% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     73.94% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.94% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.94% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.94% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.94% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.94% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.94% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     73.94% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.94% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.94% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead               7077     17.40%     91.34% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite              3520      8.66%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total                40668                       # Type of FU issued
system.cpu12.iq.rate                         0.453348                       # Inst issue rate
system.cpu12.iq.fu_busy_cnt                      1938                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                 0.047654                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.int_inst_queue_reads           141771                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_writes           43821                       # Number of integer instruction queue writes
system.cpu12.iq.int_inst_queue_wakeup_accesses        27957                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_reads             23469                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_writes            13575                       # Number of floating instruction queue writes
system.cpu12.iq.fp_inst_queue_wakeup_accesses        10392                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.int_alu_accesses                30550                       # Number of integer alu accesses
system.cpu12.iq.fp_alu_accesses                 12052                       # Number of floating point alu accesses
system.cpu12.iew.lsq.thread0.forwLoads            227                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.squashedLoads         2109                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.memOrderViolation           27                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.squashedStores         1138                       # Number of stores squashed
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.cacheBlocked          702                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewSquashCycles                  589                       # Number of cycles IEW is squashing
system.cpu12.iew.iewBlockCycles                  2080                       # Number of cycles IEW is blocking
system.cpu12.iew.iewUnblockCycles                1257                       # Number of cycles IEW is unblocking
system.cpu12.iew.iewDispatchedInsts             45250                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewDispSquashedInsts             180                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispLoadInsts                6871                       # Number of dispatched load instructions
system.cpu12.iew.iewDispStoreInsts               4105                       # Number of dispatched store instructions
system.cpu12.iew.iewDispNonSpecInsts               90                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewIQFullEvents                   13                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewLSQFullEvents                1237                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.memOrderViolationEvents           27                       # Number of memory order violations
system.cpu12.iew.predictedTakenIncorrect          131                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.predictedNotTakenIncorrect          456                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.branchMispredicts                587                       # Number of branch mispredicts detected at execute
system.cpu12.iew.iewExecutedInsts               39787                       # Number of executed instructions
system.cpu12.iew.iewExecLoadInsts                6830                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts             881                       # Number of squashed instructions skipped in execute
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.exec_nop                        1489                       # number of nop insts executed
system.cpu12.iew.exec_refs                      10259                       # number of memory reference insts executed
system.cpu12.iew.exec_branches                   5295                       # Number of branches executed
system.cpu12.iew.exec_stores                     3429                       # Number of stores executed
system.cpu12.iew.exec_rate                   0.443527                       # Inst execution rate
system.cpu12.iew.wb_sent                        38949                       # cumulative count of insts sent to commit
system.cpu12.iew.wb_count                       38349                       # cumulative count of insts written-back
system.cpu12.iew.wb_producers                   22611                       # num instructions producing a value
system.cpu12.iew.wb_consumers                   32003                       # num instructions consuming a value
system.cpu12.iew.wb_rate                     0.427496                       # insts written-back per cycle
system.cpu12.iew.wb_fanout                   0.706528                       # average fanout of values written-back
system.cpu12.commit.commitSquashedInsts         13665                       # The number of squashed insts skipped by commit
system.cpu12.commit.commitNonSpecStalls            89                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.branchMispredicts             494                       # The number of times a branch was mispredicted
system.cpu12.commit.committed_per_cycle::samples        28400                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     1.093838                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     2.401354                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0        21807     76.79%     76.79% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1          967      3.40%     80.19% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2         1241      4.37%     84.56% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3          652      2.30%     86.86% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4          672      2.37%     89.22% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5          265      0.93%     90.15% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6          219      0.77%     90.93% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7          283      1.00%     91.92% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8         2294      8.08%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total        28400                       # Number of insts commited each cycle
system.cpu12.commit.committedInsts              31065                       # Number of instructions committed
system.cpu12.commit.committedOps                31065                       # Number of ops (including micro ops) committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.refs                         7729                       # Number of memory references committed
system.cpu12.commit.loads                        4762                       # Number of loads committed
system.cpu12.commit.membars                        23                       # Number of memory barriers committed
system.cpu12.commit.branches                     3759                       # Number of branches committed
system.cpu12.commit.fp_insts                    10247                       # Number of committed floating point instructions.
system.cpu12.commit.int_insts                   25467                       # Number of committed integer instructions.
system.cpu12.commit.function_calls                254                       # Number of function calls committed.
system.cpu12.commit.op_class_0::No_OpClass          917      2.95%      2.95% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu          17472     56.24%     59.20% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult           114      0.37%     59.56% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              0      0.00%     59.56% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd         2887      9.29%     68.86% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            2      0.01%     68.86% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     68.86% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult         1921      6.18%     75.05% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     75.05% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     75.05% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     75.05% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     75.05% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     75.05% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     75.05% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     75.05% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     75.05% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     75.05% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     75.05% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     75.05% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     75.05% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     75.05% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     75.05% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     75.05% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     75.05% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     75.05% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     75.05% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     75.05% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     75.05% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.05% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.05% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead          4785     15.40%     90.45% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite         2967      9.55%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total           31065                       # Class of committed instruction
system.cpu12.commit.bw_lim_events                2294                       # number cycles where commit BW limit reached
system.cpu12.rob.rob_reads                      69874                       # The number of ROB reads
system.cpu12.rob.rob_writes                     91595                       # The number of ROB writes
system.cpu12.timesIdled                           146                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.idleCycles                          7991                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.quiesceCycles                    1025783                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.committedInsts                     30152                       # Number of Instructions Simulated
system.cpu12.committedOps                       30152                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             2.975126                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       2.975126                       # CPI: Total CPI of All Threads
system.cpu12.ipc                             0.336120                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       0.336120                       # IPC: Total IPC of All Threads
system.cpu12.int_regfile_reads                  46940                       # number of integer regfile reads
system.cpu12.int_regfile_writes                 21735                       # number of integer regfile writes
system.cpu12.fp_regfile_reads                   11136                       # number of floating regfile reads
system.cpu12.fp_regfile_writes                   8159                       # number of floating regfile writes
system.cpu12.misc_regfile_reads                   118                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                   57                       # number of misc regfile writes
system.cpu12.dcache.tags.replacements             409                       # number of replacements
system.cpu12.dcache.tags.tagsinuse          11.132078                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs              6969                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs             469                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           14.859275                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle      1126682444                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data    11.132078                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.173939                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.173939                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses           34966                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses          34966                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data         4454                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total          4454                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data         2421                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total         2421                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::cpu12.data           26                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total           26                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::cpu12.data           19                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total           19                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::cpu12.data         6875                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total           6875                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data         6875                       # number of overall hits
system.cpu12.dcache.overall_hits::total          6875                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data         1161                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total         1161                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data          519                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total          519                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data            8                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data            8                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total            8                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data         1680                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total         1680                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data         1680                       # number of overall misses
system.cpu12.dcache.overall_misses::total         1680                       # number of overall misses
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data    111080878                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total    111080878                       # number of ReadReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data     76539130                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total     76539130                       # number of WriteReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data       950380                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total       950380                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data       164578                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total       164578                       # number of StoreCondReq miss cycles
system.cpu12.dcache.demand_miss_latency::cpu12.data    187620008                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total    187620008                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::cpu12.data    187620008                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total    187620008                       # number of overall miss cycles
system.cpu12.dcache.ReadReq_accesses::cpu12.data         5615                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total         5615                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data         2940                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total         2940                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data           27                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total           27                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data         8555                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total         8555                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data         8555                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total         8555                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.206768                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.206768                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.176531                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.176531                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data     0.235294                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.235294                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data     0.296296                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.296296                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.196376                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.196376                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.196376                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.196376                       # miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data 95676.897502                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 95676.897502                       # average ReadReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data 147474.238921                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 147474.238921                       # average WriteReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data 118797.500000                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total 118797.500000                       # average LoadLockedReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data 20572.250000                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total 20572.250000                       # average StoreCondReq miss latency
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data 111678.576190                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 111678.576190                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data 111678.576190                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 111678.576190                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs         2063                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets          113                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs              97                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs    21.268041                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          113                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks          230                       # number of writebacks
system.cpu12.dcache.writebacks::total             230                       # number of writebacks
system.cpu12.dcache.ReadReq_mshr_hits::cpu12.data          762                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total          762                       # number of ReadReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::cpu12.data          395                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total          395                       # number of WriteReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::cpu12.data            6                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::total            6                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.demand_mshr_hits::cpu12.data         1157                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total         1157                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::cpu12.data         1157                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total         1157                       # number of overall MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data          399                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total          399                       # number of ReadReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data          124                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total          124                       # number of WriteReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data            2                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data            8                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total            8                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.demand_mshr_misses::cpu12.data          523                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total          523                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::cpu12.data          523                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total          523                       # number of overall MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data     30190791                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total     30190791                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data     17648077                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total     17648077                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data         9272                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total         9272                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data       155306                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total       155306                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data     47838868                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total     47838868                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data     47838868                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total     47838868                       # number of overall MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data     0.071060                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.071060                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data     0.042177                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.042177                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data     0.058824                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.058824                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data     0.296296                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total     0.296296                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data     0.061134                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.061134                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data     0.061134                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.061134                       # mshr miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data 75666.142857                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 75666.142857                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data 142323.201613                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 142323.201613                       # average WriteReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data         4636                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4636                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data 19413.250000                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total 19413.250000                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data 91470.110899                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 91470.110899                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data 91470.110899                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 91470.110899                       # average overall mshr miss latency
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements             123                       # number of replacements
system.cpu12.icache.tags.tagsinuse          67.944448                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs              6016                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs             555                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs           10.839640                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst    67.944448                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.132704                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.132704                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          432                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2          356                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses           13897                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses          13897                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst         6016                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total          6016                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst         6016                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total           6016                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst         6016                       # number of overall hits
system.cpu12.icache.overall_hits::total          6016                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst          655                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total          655                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst          655                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total          655                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst          655                       # number of overall misses
system.cpu12.icache.overall_misses::total          655                       # number of overall misses
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst     29544068                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total     29544068                       # number of ReadReq miss cycles
system.cpu12.icache.demand_miss_latency::cpu12.inst     29544068                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total     29544068                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::cpu12.inst     29544068                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total     29544068                       # number of overall miss cycles
system.cpu12.icache.ReadReq_accesses::cpu12.inst         6671                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total         6671                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst         6671                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total         6671                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst         6671                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total         6671                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.098186                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.098186                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.098186                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.098186                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.098186                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.098186                       # miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst 45105.447328                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 45105.447328                       # average ReadReq miss latency
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst 45105.447328                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 45105.447328                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst 45105.447328                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 45105.447328                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks          123                       # number of writebacks
system.cpu12.icache.writebacks::total             123                       # number of writebacks
system.cpu12.icache.ReadReq_mshr_hits::cpu12.inst          100                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total          100                       # number of ReadReq MSHR hits
system.cpu12.icache.demand_mshr_hits::cpu12.inst          100                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total          100                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::cpu12.inst          100                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total          100                       # number of overall MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst          555                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total          555                       # number of ReadReq MSHR misses
system.cpu12.icache.demand_mshr_misses::cpu12.inst          555                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total          555                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::cpu12.inst          555                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total          555                       # number of overall MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst     23219405                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total     23219405                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst     23219405                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total     23219405                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst     23219405                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total     23219405                       # number of overall MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst     0.083196                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.083196                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst     0.083196                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.083196                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst     0.083196                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.083196                       # mshr miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst 41836.765766                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 41836.765766                       # average ReadReq mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst 41836.765766                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 41836.765766                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst 41836.765766                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 41836.765766                       # average overall mshr miss latency
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.branchPred.lookups                 22149                       # Number of BP lookups
system.cpu13.branchPred.condPredicted           19025                       # Number of conditional branches predicted
system.cpu13.branchPred.condIncorrect             863                       # Number of conditional branches incorrect
system.cpu13.branchPred.BTBLookups              16772                       # Number of BTB lookups
system.cpu13.branchPred.BTBHits                 11263                       # Number of BTB hits
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct           67.153589                       # BTB Hit Percentage
system.cpu13.branchPred.usedRAS                  1341                       # Number of times the RAS was used to get a target.
system.cpu13.branchPred.RASInCorrect                5                       # Number of incorrect RAS predictions.
system.cpu13.branchPred.indirectLookups            85                       # Number of indirect predictor lookups.
system.cpu13.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu13.branchPred.indirectMisses             84                       # Number of indirect misses.
system.cpu13.branchPredindirectMispredicted           16                       # Number of mispredicted indirect branches.
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                      19524                       # DTB read hits
system.cpu13.dtb.read_misses                      315                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                  19839                       # DTB read accesses
system.cpu13.dtb.write_hits                      6197                       # DTB write hits
system.cpu13.dtb.write_misses                      31                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                  6228                       # DTB write accesses
system.cpu13.dtb.data_hits                      25721                       # DTB hits
system.cpu13.dtb.data_misses                      346                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                  26067                       # DTB accesses
system.cpu13.itb.fetch_hits                     19989                       # ITB hits
system.cpu13.itb.fetch_misses                      65                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                 20054                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                          69698                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.fetch.icacheStallCycles             7360                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.Insts                       133035                       # Number of instructions fetch has processed
system.cpu13.fetch.Branches                     22149                       # Number of branches that fetch encountered
system.cpu13.fetch.predictedBranches            12605                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.Cycles                       48419                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.SquashCycles                  1917                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.MiscStallCycles                 35                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu13.fetch.PendingTrapStallCycles         1980                       # Number of stall cycles due to pending traps
system.cpu13.fetch.IcacheWaitRetryStallCycles            1                       # Number of stall cycles due to full MSHR
system.cpu13.fetch.CacheLines                   19989                       # Number of cache lines fetched
system.cpu13.fetch.IcacheSquashes                 404                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.rateDist::samples            58763                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            2.263925                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           2.946547                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0                  32954     56.08%     56.08% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                    881      1.50%     57.58% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                   1549      2.64%     60.21% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                   4835      8.23%     68.44% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::4                   5858      9.97%     78.41% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::5                    520      0.88%     79.30% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::6                   3776      6.43%     85.72% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::7                   1257      2.14%     87.86% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::8                   7133     12.14%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total              58763                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.branchRate                0.317785                       # Number of branch fetches per cycle
system.cpu13.fetch.rate                      1.908735                       # Number of inst fetches per cycle
system.cpu13.decode.IdleCycles                   9562                       # Number of cycles decode is idle
system.cpu13.decode.BlockedCycles               27108                       # Number of cycles decode is blocked
system.cpu13.decode.RunCycles                   19530                       # Number of cycles decode is running
system.cpu13.decode.UnblockCycles                1913                       # Number of cycles decode is unblocking
system.cpu13.decode.SquashCycles                  640                       # Number of cycles decode is squashing
system.cpu13.decode.BranchResolved               1371                       # Number of times decode resolved a branch
system.cpu13.decode.BranchMispred                 331                       # Number of times decode detected a branch misprediction
system.cpu13.decode.DecodedInsts               122910                       # Number of instructions handled by decode
system.cpu13.decode.SquashedInsts                1283                       # Number of squashed instructions handled by decode
system.cpu13.rename.SquashCycles                  640                       # Number of cycles rename is squashing
system.cpu13.rename.IdleCycles                  10642                       # Number of cycles rename is idle
system.cpu13.rename.BlockCycles                  8022                       # Number of cycles rename is blocking
system.cpu13.rename.serializeStallCycles        16883                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.RunCycles                   20278                       # Number of cycles rename is running
system.cpu13.rename.UnblockCycles                2288                       # Number of cycles rename is unblocking
system.cpu13.rename.RenamedInsts               120421                       # Number of instructions processed by rename
system.cpu13.rename.ROBFullEvents                 315                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.IQFullEvents                  618                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.LQFullEvents                  429                       # Number of times rename has blocked due to LQ full
system.cpu13.rename.SQFullEvents                  212                       # Number of times rename has blocked due to SQ full
system.cpu13.rename.RenamedOperands             81141                       # Number of destination operands rename has renamed
system.cpu13.rename.RenameLookups              149906                       # Number of register rename lookups that rename has made
system.cpu13.rename.int_rename_lookups         137131                       # Number of integer rename lookups
system.cpu13.rename.fp_rename_lookups           12769                       # Number of floating rename lookups
system.cpu13.rename.CommittedMaps               67877                       # Number of HB maps that are committed
system.cpu13.rename.UndoneMaps                  13264                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.serializingInsts              428                       # count of serializing insts renamed
system.cpu13.rename.tempSerializingInsts          405                       # count of temporary serializing insts renamed
system.cpu13.rename.skidInsts                    7258                       # count of insts added to the skid buffer
system.cpu13.memDep0.insertedLoads              19730                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores              7039                       # Number of stores inserted to the mem dependence unit.
system.cpu13.memDep0.conflictingLoads            2099                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores           2282                       # Number of conflicting stores.
system.cpu13.iq.iqInstsAdded                   104849                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqNonSpecInstsAdded               741                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqInstsIssued                  102654                       # Number of instructions issued
system.cpu13.iq.iqSquashedInstsIssued             268                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedInstsExamined         14221                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedOperandsExamined         7015                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.iqSquashedNonSpecRemoved           72                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.issued_per_cycle::samples        58763                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       1.746916                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      2.307259                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0             31791     54.10%     54.10% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1              3414      5.81%     59.91% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2              4824      8.21%     68.12% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3              5624      9.57%     77.69% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::4              3069      5.22%     82.91% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::5              2163      3.68%     86.59% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::6              6186     10.53%     97.12% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::7              1023      1.74%     98.86% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::8               669      1.14%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total         58763                       # Number of insts issued each cycle
system.cpu13.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                  1020     27.19%     27.19% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                    0      0.00%     27.19% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0      0.00%     27.19% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                  77      2.05%     29.24% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0      0.00%     29.24% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0      0.00%     29.24% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult                371      9.89%     39.13% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0      0.00%     39.13% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0      0.00%     39.13% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0      0.00%     39.13% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0      0.00%     39.13% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0      0.00%     39.13% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0      0.00%     39.13% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0      0.00%     39.13% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0      0.00%     39.13% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0      0.00%     39.13% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0      0.00%     39.13% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0      0.00%     39.13% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0      0.00%     39.13% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0      0.00%     39.13% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0      0.00%     39.13% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0      0.00%     39.13% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0      0.00%     39.13% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0      0.00%     39.13% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0      0.00%     39.13% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0      0.00%     39.13% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0      0.00%     39.13% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0      0.00%     39.13% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0      0.00%     39.13% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead                 1569     41.82%     80.94% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                 715     19.06%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu               70858     69.03%     69.03% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult                188      0.18%     69.21% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   0      0.00%     69.21% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd              2930      2.85%     72.07% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     72.07% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     72.07% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult             1929      1.88%     73.95% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     73.95% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     73.95% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     73.95% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     73.95% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     73.95% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     73.95% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     73.95% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     73.95% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     73.95% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     73.95% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     73.95% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.95% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     73.95% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.95% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.95% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.95% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.95% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.95% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.95% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     73.95% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.95% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.95% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead              20398     19.87%     93.82% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite              6347      6.18%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total               102654                       # Type of FU issued
system.cpu13.iq.rate                         1.472840                       # Inst issue rate
system.cpu13.iq.fu_busy_cnt                      3752                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                 0.036550                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.int_inst_queue_reads           244132                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_writes          106414                       # Number of integer instruction queue writes
system.cpu13.iq.int_inst_queue_wakeup_accesses        89645                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_reads             23959                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_writes            13420                       # Number of floating instruction queue writes
system.cpu13.iq.fp_inst_queue_wakeup_accesses        10402                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.int_alu_accesses                94056                       # Number of integer alu accesses
system.cpu13.iq.fp_alu_accesses                 12346                       # Number of floating point alu accesses
system.cpu13.iew.lsq.thread0.forwLoads            274                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.squashedLoads         2263                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.memOrderViolation           23                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.squashedStores         1354                       # Number of stores squashed
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.cacheBlocked          886                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewSquashCycles                  640                       # Number of cycles IEW is squashing
system.cpu13.iew.iewBlockCycles                  2314                       # Number of cycles IEW is blocking
system.cpu13.iew.iewUnblockCycles                2005                       # Number of cycles IEW is unblocking
system.cpu13.iew.iewDispatchedInsts            116928                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewDispSquashedInsts             214                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispLoadInsts               19730                       # Number of dispatched load instructions
system.cpu13.iew.iewDispStoreInsts               7039                       # Number of dispatched store instructions
system.cpu13.iew.iewDispNonSpecInsts              393                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewIQFullEvents                   21                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewLSQFullEvents                1961                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.memOrderViolationEvents           23                       # Number of memory order violations
system.cpu13.iew.predictedTakenIncorrect          138                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.predictedNotTakenIncorrect          506                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.branchMispredicts                644                       # Number of branch mispredicts detected at execute
system.cpu13.iew.iewExecutedInsts              101666                       # Number of executed instructions
system.cpu13.iew.iewExecLoadInsts               19839                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts             988                       # Number of squashed instructions skipped in execute
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.exec_nop                       11338                       # number of nop insts executed
system.cpu13.iew.exec_refs                      26067                       # number of memory reference insts executed
system.cpu13.iew.exec_branches                  19184                       # Number of branches executed
system.cpu13.iew.exec_stores                     6228                       # Number of stores executed
system.cpu13.iew.exec_rate                   1.458665                       # Inst execution rate
system.cpu13.iew.wb_sent                       100635                       # cumulative count of insts sent to commit
system.cpu13.iew.wb_count                      100047                       # cumulative count of insts written-back
system.cpu13.iew.wb_producers                   56934                       # num instructions producing a value
system.cpu13.iew.wb_consumers                   69329                       # num instructions consuming a value
system.cpu13.iew.wb_rate                     1.435436                       # insts written-back per cycle
system.cpu13.iew.wb_fanout                   0.821215                       # average fanout of values written-back
system.cpu13.commit.commitSquashedInsts         14670                       # The number of squashed insts skipped by commit
system.cpu13.commit.commitNonSpecStalls           669                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.branchMispredicts             545                       # The number of times a branch was mispredicted
system.cpu13.commit.committed_per_cycle::samples        56507                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     1.803723                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     2.715494                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0        32621     57.73%     57.73% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1         6385     11.30%     69.03% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2         2105      3.73%     72.75% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3         1396      2.47%     75.22% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4         2211      3.91%     79.14% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5         3790      6.71%     85.84% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6          385      0.68%     86.53% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7         3876      6.86%     93.38% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8         3738      6.62%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total        56507                       # Number of insts commited each cycle
system.cpu13.commit.committedInsts             101923                       # Number of instructions committed
system.cpu13.commit.committedOps               101923                       # Number of ops (including micro ops) committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.refs                        23152                       # Number of memory references committed
system.cpu13.commit.loads                       17467                       # Number of loads committed
system.cpu13.commit.membars                       313                       # Number of memory barriers committed
system.cpu13.commit.branches                    17595                       # Number of branches committed
system.cpu13.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu13.commit.int_insts                   86135                       # Number of committed integer instructions.
system.cpu13.commit.function_calls                865                       # Number of function calls committed.
system.cpu13.commit.op_class_0::No_OpClass        10558     10.36%     10.36% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu          62985     61.80%     72.16% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult           115      0.11%     72.27% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              0      0.00%     72.27% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd         2878      2.82%     75.09% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     75.09% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     75.09% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult         1920      1.88%     76.98% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     76.98% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     76.98% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     76.98% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     76.98% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     76.98% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     76.98% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     76.98% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     76.98% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     76.98% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     76.98% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     76.98% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     76.98% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     76.98% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     76.98% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     76.98% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     76.98% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     76.98% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     76.98% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     76.98% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     76.98% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.98% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.98% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead         17780     17.44%     94.42% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite         5687      5.58%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total          101923                       # Class of committed instruction
system.cpu13.commit.bw_lim_events                3738                       # number cycles where commit BW limit reached
system.cpu13.rob.rob_reads                     168374                       # The number of ROB reads
system.cpu13.rob.rob_writes                    235420                       # The number of ROB writes
system.cpu13.timesIdled                           151                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.idleCycles                         10935                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.quiesceCycles                     995859                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.committedInsts                     91369                       # Number of Instructions Simulated
system.cpu13.committedOps                       91369                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             0.762819                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       0.762819                       # CPI: Total CPI of All Threads
system.cpu13.ipc                             1.310927                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       1.310927                       # IPC: Total IPC of All Threads
system.cpu13.int_regfile_reads                 129184                       # number of integer regfile reads
system.cpu13.int_regfile_writes                 67401                       # number of integer regfile writes
system.cpu13.fp_regfile_reads                   11130                       # number of floating regfile reads
system.cpu13.fp_regfile_writes                   8167                       # number of floating regfile writes
system.cpu13.misc_regfile_reads                   244                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                   96                       # number of misc regfile writes
system.cpu13.dcache.tags.replacements             493                       # number of replacements
system.cpu13.dcache.tags.tagsinuse           9.892230                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs             22071                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs             552                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           39.983696                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle      1163946612                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data     9.892230                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.154566                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.154566                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses           97189                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses          97189                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data        16928                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total         16928                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data         4660                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total         4660                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::cpu13.data           38                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::cpu13.data           29                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total           29                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::cpu13.data        21588                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total          21588                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data        21588                       # number of overall hits
system.cpu13.dcache.overall_hits::total         21588                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data         1471                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total         1471                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data          981                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total          981                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data           16                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total           16                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data           14                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total           14                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data         2452                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total         2452                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data         2452                       # number of overall misses
system.cpu13.dcache.overall_misses::total         2452                       # number of overall misses
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data    115432923                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total    115432923                       # number of ReadReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data     96121591                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total     96121591                       # number of WriteReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data       469395                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total       469395                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data       147193                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total       147193                       # number of StoreCondReq miss cycles
system.cpu13.dcache.demand_miss_latency::cpu13.data    211554514                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total    211554514                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::cpu13.data    211554514                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total    211554514                       # number of overall miss cycles
system.cpu13.dcache.ReadReq_accesses::cpu13.data        18399                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total        18399                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data         5641                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total         5641                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data           43                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total           43                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data        24040                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total        24040                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data        24040                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total        24040                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.079950                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.079950                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.173905                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.173905                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data     0.296296                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.296296                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data     0.325581                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.325581                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.101997                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.101997                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.101997                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.101997                       # miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data 78472.415364                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 78472.415364                       # average ReadReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data 97983.273191                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 97983.273191                       # average WriteReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data 29337.187500                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total 29337.187500                       # average LoadLockedReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data 10513.785714                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total 10513.785714                       # average StoreCondReq miss latency
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data 86278.349918                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 86278.349918                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data 86278.349918                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 86278.349918                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs         3380                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs             126                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs    26.825397                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks          243                       # number of writebacks
system.cpu13.dcache.writebacks::total             243                       # number of writebacks
system.cpu13.dcache.ReadReq_mshr_hits::cpu13.data          973                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total          973                       # number of ReadReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::cpu13.data          627                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total          627                       # number of WriteReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::cpu13.data            6                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::total            6                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.demand_mshr_hits::cpu13.data         1600                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total         1600                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::cpu13.data         1600                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total         1600                       # number of overall MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data          498                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total          498                       # number of ReadReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data          354                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total          354                       # number of WriteReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data           10                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total           10                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data           14                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total           14                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.demand_mshr_misses::cpu13.data          852                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total          852                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::cpu13.data          852                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total          852                       # number of overall MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data     33649247                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total     33649247                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data     27234166                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total     27234166                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data        73017                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total        73017                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data       130967                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total       130967                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data     60883413                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total     60883413                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data     60883413                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total     60883413                       # number of overall MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data     0.027067                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.027067                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data     0.062755                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.062755                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data     0.185185                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total     0.185185                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data     0.325581                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total     0.325581                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data     0.035441                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.035441                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data     0.035441                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.035441                       # mshr miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data 67568.769076                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 67568.769076                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data 76932.672316                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 76932.672316                       # average WriteReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data  7301.700000                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7301.700000                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data  9354.785714                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total  9354.785714                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data 71459.404930                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 71459.404930                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data 71459.404930                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 71459.404930                       # average overall mshr miss latency
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements             212                       # number of replacements
system.cpu13.icache.tags.tagsinuse          65.030022                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs             19197                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs             667                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs           28.781109                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst    65.030022                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.127012                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.127012                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          455                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2          376                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.888672                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses           40645                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses          40645                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst        19197                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total         19197                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst        19197                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total          19197                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst        19197                       # number of overall hits
system.cpu13.icache.overall_hits::total         19197                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst          792                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total          792                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst          792                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total          792                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst          792                       # number of overall misses
system.cpu13.icache.overall_misses::total          792                       # number of overall misses
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst     39874235                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total     39874235                       # number of ReadReq miss cycles
system.cpu13.icache.demand_miss_latency::cpu13.inst     39874235                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total     39874235                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::cpu13.inst     39874235                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total     39874235                       # number of overall miss cycles
system.cpu13.icache.ReadReq_accesses::cpu13.inst        19989                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total        19989                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst        19989                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total        19989                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst        19989                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total        19989                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.039622                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.039622                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.039622                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.039622                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.039622                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.039622                       # miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst 50346.256313                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 50346.256313                       # average ReadReq miss latency
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst 50346.256313                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 50346.256313                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst 50346.256313                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 50346.256313                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs           18                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               3                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs            6                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks          212                       # number of writebacks
system.cpu13.icache.writebacks::total             212                       # number of writebacks
system.cpu13.icache.ReadReq_mshr_hits::cpu13.inst          125                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total          125                       # number of ReadReq MSHR hits
system.cpu13.icache.demand_mshr_hits::cpu13.inst          125                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total          125                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::cpu13.inst          125                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total          125                       # number of overall MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst          667                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total          667                       # number of ReadReq MSHR misses
system.cpu13.icache.demand_mshr_misses::cpu13.inst          667                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total          667                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::cpu13.inst          667                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total          667                       # number of overall MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst     30382025                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total     30382025                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst     30382025                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total     30382025                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst     30382025                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total     30382025                       # number of overall MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst     0.033368                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.033368                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst     0.033368                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.033368                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst     0.033368                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.033368                       # mshr miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst 45550.262369                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 45550.262369                       # average ReadReq mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst 45550.262369                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 45550.262369                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst 45550.262369                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 45550.262369                       # average overall mshr miss latency
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.branchPred.lookups                  6949                       # Number of BP lookups
system.cpu14.branchPred.condPredicted            5534                       # Number of conditional branches predicted
system.cpu14.branchPred.condIncorrect             617                       # Number of conditional branches incorrect
system.cpu14.branchPred.BTBLookups               5619                       # Number of BTB lookups
system.cpu14.branchPred.BTBHits                  1855                       # Number of BTB hits
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct           33.012992                       # BTB Hit Percentage
system.cpu14.branchPred.usedRAS                   539                       # Number of times the RAS was used to get a target.
system.cpu14.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu14.branchPred.indirectLookups            66                       # Number of indirect predictor lookups.
system.cpu14.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu14.branchPred.indirectMisses             66                       # Number of indirect misses.
system.cpu14.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                       6076                       # DTB read hits
system.cpu14.dtb.read_misses                      287                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                   6363                       # DTB read accesses
system.cpu14.dtb.write_hits                      3152                       # DTB write hits
system.cpu14.dtb.write_misses                      25                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                  3177                       # DTB write accesses
system.cpu14.dtb.data_hits                       9228                       # DTB hits
system.cpu14.dtb.data_misses                      312                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                   9540                       # DTB accesses
system.cpu14.itb.fetch_hits                      5969                       # ITB hits
system.cpu14.itb.fetch_misses                      71                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                  6040                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                          86428                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.fetch.icacheStallCycles             5160                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.Insts                        53605                       # Number of instructions fetch has processed
system.cpu14.fetch.Branches                      6949                       # Number of branches that fetch encountered
system.cpu14.fetch.predictedBranches             2394                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.Cycles                       19612                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.SquashCycles                  1393                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.MiscStallCycles                 32                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.NoActiveThreadStallCycles        50571                       # Number of stall cycles due to no active thread to fetch from
system.cpu14.fetch.PendingTrapStallCycles         2211                       # Number of stall cycles due to pending traps
system.cpu14.fetch.CacheLines                    5969                       # Number of cache lines fetched
system.cpu14.fetch.IcacheSquashes                 266                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.rateDist::samples            78282                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            0.684768                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           2.083403                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0                  69333     88.57%     88.57% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                    617      0.79%     89.36% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                    561      0.72%     90.07% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                    731      0.93%     91.01% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::4                   1117      1.43%     92.43% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::5                    305      0.39%     92.82% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::6                    481      0.61%     93.44% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::7                    302      0.39%     93.82% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::8                   4835      6.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total              78282                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.branchRate                0.080402                       # Number of branch fetches per cycle
system.cpu14.fetch.rate                      0.620227                       # Number of inst fetches per cycle
system.cpu14.decode.IdleCycles                   6928                       # Number of cycles decode is idle
system.cpu14.decode.BlockedCycles               13402                       # Number of cycles decode is blocked
system.cpu14.decode.RunCycles                    5736                       # Number of cycles decode is running
system.cpu14.decode.UnblockCycles                1165                       # Number of cycles decode is unblocking
system.cpu14.decode.SquashCycles                  480                       # Number of cycles decode is squashing
system.cpu14.decode.BranchResolved                573                       # Number of times decode resolved a branch
system.cpu14.decode.BranchMispred                 220                       # Number of times decode detected a branch misprediction
system.cpu14.decode.DecodedInsts                45956                       # Number of instructions handled by decode
system.cpu14.decode.SquashedInsts                 885                       # Number of squashed instructions handled by decode
system.cpu14.rename.SquashCycles                  480                       # Number of cycles rename is squashing
system.cpu14.rename.IdleCycles                   7562                       # Number of cycles rename is idle
system.cpu14.rename.BlockCycles                  6260                       # Number of cycles rename is blocking
system.cpu14.rename.serializeStallCycles         5153                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.RunCycles                    6197                       # Number of cycles rename is running
system.cpu14.rename.UnblockCycles                2059                       # Number of cycles rename is unblocking
system.cpu14.rename.RenamedInsts                44208                       # Number of instructions processed by rename
system.cpu14.rename.ROBFullEvents                 357                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.IQFullEvents                  557                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.LQFullEvents                  982                       # Number of times rename has blocked due to LQ full
system.cpu14.rename.SQFullEvents                   59                       # Number of times rename has blocked due to SQ full
system.cpu14.rename.RenamedOperands             32847                       # Number of destination operands rename has renamed
system.cpu14.rename.RenameLookups               63351                       # Number of register rename lookups that rename has made
system.cpu14.rename.int_rename_lookups          50753                       # Number of integer rename lookups
system.cpu14.rename.fp_rename_lookups           12594                       # Number of floating rename lookups
system.cpu14.rename.CommittedMaps               22086                       # Number of HB maps that are committed
system.cpu14.rename.UndoneMaps                  10761                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.serializingInsts               96                       # count of serializing insts renamed
system.cpu14.rename.tempSerializingInsts           82                       # count of temporary serializing insts renamed
system.cpu14.rename.skidInsts                    4192                       # count of insts added to the skid buffer
system.cpu14.memDep0.insertedLoads               6088                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores              3813                       # Number of stores inserted to the mem dependence unit.
system.cpu14.memDep0.conflictingLoads             273                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores            304                       # Number of conflicting stores.
system.cpu14.iq.iqInstsAdded                    40123                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqNonSpecInstsAdded                98                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqInstsIssued                   38149                       # Number of instructions issued
system.cpu14.iq.iqSquashedInstsIssued             246                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedInstsExamined         11534                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedOperandsExamined         5570                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.iqSquashedNonSpecRemoved           21                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.issued_per_cycle::samples        78282                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       0.487328                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      1.522324                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0             68793     87.88%     87.88% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1              1734      2.22%     90.09% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2              1368      1.75%     91.84% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3              1022      1.31%     93.15% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::4              1307      1.67%     94.82% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::5               940      1.20%     96.02% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::6              1761      2.25%     98.27% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::7               737      0.94%     99.21% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::8               620      0.79%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total         78282                       # Number of insts issued each cycle
system.cpu14.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                   944     49.17%     49.17% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                    0      0.00%     49.17% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0      0.00%     49.17% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                  74      3.85%     53.02% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0      0.00%     53.02% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0      0.00%     53.02% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult                378     19.69%     72.71% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0      0.00%     72.71% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0      0.00%     72.71% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0      0.00%     72.71% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0      0.00%     72.71% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0      0.00%     72.71% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0      0.00%     72.71% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0      0.00%     72.71% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0      0.00%     72.71% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0      0.00%     72.71% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0      0.00%     72.71% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0      0.00%     72.71% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0      0.00%     72.71% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0      0.00%     72.71% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0      0.00%     72.71% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0      0.00%     72.71% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0      0.00%     72.71% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0      0.00%     72.71% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0      0.00%     72.71% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0      0.00%     72.71% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0      0.00%     72.71% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.71% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0      0.00%     72.71% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead                  420     21.88%     94.58% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                 104      5.42%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu               23250     60.95%     60.96% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult                196      0.51%     61.47% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   0      0.00%     61.47% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd              2918      7.65%     69.12% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 0      0.00%     69.12% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     69.12% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult             1928      5.05%     74.17% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     74.17% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     74.17% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     74.17% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     74.17% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  0      0.00%     74.17% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     74.17% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     74.17% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     74.17% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     74.17% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     74.17% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     74.17% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.17% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     74.17% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.17% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.17% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.17% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.17% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.17% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.17% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     74.17% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.17% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.17% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead               6582     17.25%     91.43% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite              3271      8.57%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total                38149                       # Type of FU issued
system.cpu14.iq.rate                         0.441396                       # Inst issue rate
system.cpu14.iq.fu_busy_cnt                      1920                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                 0.050329                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.int_inst_queue_reads           132936                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_writes           38586                       # Number of integer instruction queue writes
system.cpu14.iq.int_inst_queue_wakeup_accesses        25509                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_reads             23810                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_writes            13190                       # Number of floating instruction queue writes
system.cpu14.iq.fp_inst_queue_wakeup_accesses        10360                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.int_alu_accesses                27801                       # Number of integer alu accesses
system.cpu14.iq.fp_alu_accesses                 12264                       # Number of floating point alu accesses
system.cpu14.iew.lsq.thread0.forwLoads            209                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.squashedLoads         1675                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.memOrderViolation           22                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.squashedStores         1023                       # Number of stores squashed
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.cacheBlocked          894                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewSquashCycles                  480                       # Number of cycles IEW is squashing
system.cpu14.iew.iewBlockCycles                  1593                       # Number of cycles IEW is blocking
system.cpu14.iew.iewUnblockCycles                1311                       # Number of cycles IEW is unblocking
system.cpu14.iew.iewDispatchedInsts             41538                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewDispSquashedInsts             144                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispLoadInsts                6088                       # Number of dispatched load instructions
system.cpu14.iew.iewDispStoreInsts               3813                       # Number of dispatched store instructions
system.cpu14.iew.iewDispNonSpecInsts               77                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewIQFullEvents                   21                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewLSQFullEvents                1288                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.memOrderViolationEvents           22                       # Number of memory order violations
system.cpu14.iew.predictedTakenIncorrect          107                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.predictedNotTakenIncorrect          374                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.branchMispredicts                481                       # Number of branch mispredicts detected at execute
system.cpu14.iew.iewExecutedInsts               37348                       # Number of executed instructions
system.cpu14.iew.iewExecLoadInsts                6363                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts             801                       # Number of squashed instructions skipped in execute
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.exec_nop                        1317                       # number of nop insts executed
system.cpu14.iew.exec_refs                       9540                       # number of memory reference insts executed
system.cpu14.iew.exec_branches                   4843                       # Number of branches executed
system.cpu14.iew.exec_stores                     3177                       # Number of stores executed
system.cpu14.iew.exec_rate                   0.432128                       # Inst execution rate
system.cpu14.iew.wb_sent                        36371                       # cumulative count of insts sent to commit
system.cpu14.iew.wb_count                       35869                       # cumulative count of insts written-back
system.cpu14.iew.wb_producers                   21220                       # num instructions producing a value
system.cpu14.iew.wb_consumers                   30073                       # num instructions consuming a value
system.cpu14.iew.wb_rate                     0.415016                       # insts written-back per cycle
system.cpu14.iew.wb_fanout                   0.705616                       # average fanout of values written-back
system.cpu14.commit.commitSquashedInsts         11642                       # The number of squashed insts skipped by commit
system.cpu14.commit.commitNonSpecStalls            77                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.branchMispredicts             401                       # The number of times a branch was mispredicted
system.cpu14.commit.committed_per_cycle::samples        25935                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     1.137613                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     2.453562                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0        19777     76.26%     76.26% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1          890      3.43%     79.69% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2         1101      4.25%     83.93% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3          618      2.38%     86.32% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4          611      2.36%     88.67% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5          244      0.94%     89.61% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6          204      0.79%     90.40% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7          250      0.96%     91.36% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8         2240      8.64%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total        25935                       # Number of insts commited each cycle
system.cpu14.commit.committedInsts              29504                       # Number of instructions committed
system.cpu14.commit.committedOps                29504                       # Number of ops (including micro ops) committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.refs                         7203                       # Number of memory references committed
system.cpu14.commit.loads                        4413                       # Number of loads committed
system.cpu14.commit.membars                        17                       # Number of memory barriers committed
system.cpu14.commit.branches                     3498                       # Number of branches committed
system.cpu14.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu14.commit.int_insts                   24041                       # Number of committed integer instructions.
system.cpu14.commit.function_calls                216                       # Number of function calls committed.
system.cpu14.commit.op_class_0::No_OpClass          821      2.78%      2.78% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu          16552     56.10%     58.88% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult           113      0.38%     59.27% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              0      0.00%     59.27% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd         2878      9.75%     69.02% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     69.02% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     69.02% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult         1920      6.51%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.53% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead          4430     15.01%     90.54% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite         2790      9.46%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total           29504                       # Class of committed instruction
system.cpu14.commit.bw_lim_events                2240                       # number cycles where commit BW limit reached
system.cpu14.rob.rob_reads                      64035                       # The number of ROB reads
system.cpu14.rob.rob_writes                     84052                       # The number of ROB writes
system.cpu14.timesIdled                           137                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.idleCycles                          8146                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.quiesceCycles                    1029061                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.committedInsts                     28687                       # Number of Instructions Simulated
system.cpu14.committedOps                       28687                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             3.012793                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       3.012793                       # CPI: Total CPI of All Threads
system.cpu14.ipc                             0.331918                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       0.331918                       # IPC: Total IPC of All Threads
system.cpu14.int_regfile_reads                  43780                       # number of integer regfile reads
system.cpu14.int_regfile_writes                 19885                       # number of integer regfile writes
system.cpu14.fp_regfile_reads                   11104                       # number of floating regfile reads
system.cpu14.fp_regfile_writes                   8120                       # number of floating regfile writes
system.cpu14.misc_regfile_reads                    96                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                   47                       # number of misc regfile writes
system.cpu14.dcache.tags.replacements             393                       # number of replacements
system.cpu14.dcache.tags.tagsinuse           8.890522                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs              6069                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs             451                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           13.456763                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle      1126376468                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data     8.890522                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.138914                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.138914                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses           31890                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses          31890                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data         3740                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total          3740                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data         2277                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total         2277                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::cpu14.data           22                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total           22                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::cpu14.data           13                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total           13                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::cpu14.data         6017                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total           6017                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data         6017                       # number of overall hits
system.cpu14.dcache.overall_hits::total          6017                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data         1296                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total         1296                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data          491                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total          491                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data            5                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data            9                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            9                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data         1787                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total         1787                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data         1787                       # number of overall misses
system.cpu14.dcache.overall_misses::total         1787                       # number of overall misses
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data    114721297                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total    114721297                       # number of ReadReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data     69965284                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total     69965284                       # number of WriteReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data       959652                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total       959652                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data       227164                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total       227164                       # number of StoreCondReq miss cycles
system.cpu14.dcache.demand_miss_latency::cpu14.data    184686581                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total    184686581                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::cpu14.data    184686581                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total    184686581                       # number of overall miss cycles
system.cpu14.dcache.ReadReq_accesses::cpu14.data         5036                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total         5036                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data         2768                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total         2768                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data         7804                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total         7804                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data         7804                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total         7804                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.257347                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.257347                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.177384                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.177384                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data     0.185185                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.185185                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data     0.409091                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.409091                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.228985                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.228985                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.228985                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.228985                       # miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data 88519.519290                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 88519.519290                       # average ReadReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data 142495.486762                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 142495.486762                       # average WriteReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data 191930.400000                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total 191930.400000                       # average LoadLockedReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data 25240.444444                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total 25240.444444                       # average StoreCondReq miss latency
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data 103350.073307                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 103350.073307                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data 103350.073307                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 103350.073307                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs         3820                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs             124                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs    30.806452                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks          258                       # number of writebacks
system.cpu14.dcache.writebacks::total             258                       # number of writebacks
system.cpu14.dcache.ReadReq_mshr_hits::cpu14.data          915                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total          915                       # number of ReadReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::cpu14.data          383                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total          383                       # number of WriteReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::cpu14.data            3                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.demand_mshr_hits::cpu14.data         1298                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total         1298                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::cpu14.data         1298                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total         1298                       # number of overall MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data          381                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total          381                       # number of ReadReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data          108                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total          108                       # number of WriteReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data            2                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data            9                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total            9                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.demand_mshr_misses::cpu14.data          489                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total          489                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::cpu14.data          489                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total          489                       # number of overall MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data     34231065                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total     34231065                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data     17547246                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total     17547246                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data         9272                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total         9272                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data       216733                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total       216733                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data     51778311                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total     51778311                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data     51778311                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total     51778311                       # number of overall MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data     0.075655                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.075655                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data     0.039017                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.039017                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data     0.409091                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total     0.409091                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data     0.062660                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.062660                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data     0.062660                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.062660                       # mshr miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data 89845.314961                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 89845.314961                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data 162474.500000                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 162474.500000                       # average WriteReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data         4636                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4636                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data 24081.444444                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total 24081.444444                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data 105886.116564                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 105886.116564                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data 105886.116564                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 105886.116564                       # average overall mshr miss latency
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements              54                       # number of replacements
system.cpu14.icache.tags.tagsinuse          51.093580                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs              5453                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs             434                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs           12.564516                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst    51.093580                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.099792                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.099792                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          380                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::1           78                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2          302                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.742188                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses           12372                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses          12372                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst         5453                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total          5453                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst         5453                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total           5453                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst         5453                       # number of overall hits
system.cpu14.icache.overall_hits::total          5453                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst          516                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total          516                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst          516                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total          516                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst          516                       # number of overall misses
system.cpu14.icache.overall_misses::total          516                       # number of overall misses
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst     28949502                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total     28949502                       # number of ReadReq miss cycles
system.cpu14.icache.demand_miss_latency::cpu14.inst     28949502                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total     28949502                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::cpu14.inst     28949502                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total     28949502                       # number of overall miss cycles
system.cpu14.icache.ReadReq_accesses::cpu14.inst         5969                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total         5969                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst         5969                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total         5969                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst         5969                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total         5969                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.086447                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.086447                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.086447                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.086447                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.086447                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.086447                       # miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst 56103.686047                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 56103.686047                       # average ReadReq miss latency
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst 56103.686047                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 56103.686047                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst 56103.686047                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 56103.686047                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks           54                       # number of writebacks
system.cpu14.icache.writebacks::total              54                       # number of writebacks
system.cpu14.icache.ReadReq_mshr_hits::cpu14.inst           82                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total           82                       # number of ReadReq MSHR hits
system.cpu14.icache.demand_mshr_hits::cpu14.inst           82                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total           82                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::cpu14.inst           82                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total           82                       # number of overall MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst          434                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total          434                       # number of ReadReq MSHR misses
system.cpu14.icache.demand_mshr_misses::cpu14.inst          434                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total          434                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::cpu14.inst          434                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total          434                       # number of overall MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst     20595430                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total     20595430                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst     20595430                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total     20595430                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst     20595430                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total     20595430                       # number of overall MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst     0.072709                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.072709                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst     0.072709                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.072709                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst     0.072709                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.072709                       # mshr miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst 47454.907834                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 47454.907834                       # average ReadReq mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst 47454.907834                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 47454.907834                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst 47454.907834                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 47454.907834                       # average overall mshr miss latency
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.branchPred.lookups                 44088                       # Number of BP lookups
system.cpu15.branchPred.condPredicted           33861                       # Number of conditional branches predicted
system.cpu15.branchPred.condIncorrect            1391                       # Number of conditional branches incorrect
system.cpu15.branchPred.BTBLookups              29965                       # Number of BTB lookups
system.cpu15.branchPred.BTBHits                 23333                       # Number of BTB hits
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct           77.867512                       # BTB Hit Percentage
system.cpu15.branchPred.usedRAS                  4610                       # Number of times the RAS was used to get a target.
system.cpu15.branchPred.RASInCorrect               11                       # Number of incorrect RAS predictions.
system.cpu15.branchPred.indirectLookups            97                       # Number of indirect predictor lookups.
system.cpu15.branchPred.indirectHits               12                       # Number of indirect target hits.
system.cpu15.branchPred.indirectMisses             85                       # Number of indirect misses.
system.cpu15.branchPredindirectMispredicted           21                       # Number of mispredicted indirect branches.
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                      35463                       # DTB read hits
system.cpu15.dtb.read_misses                      430                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                  35893                       # DTB read accesses
system.cpu15.dtb.write_hits                     11113                       # DTB write hits
system.cpu15.dtb.write_misses                      35                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                 11148                       # DTB write accesses
system.cpu15.dtb.data_hits                      46576                       # DTB hits
system.cpu15.dtb.data_misses                      465                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                  47041                       # DTB accesses
system.cpu15.itb.fetch_hits                     40293                       # ITB hits
system.cpu15.itb.fetch_misses                      67                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                 40360                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                         148296                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.fetch.icacheStallCycles            10270                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.Insts                       245775                       # Number of instructions fetch has processed
system.cpu15.fetch.Branches                     44088                       # Number of branches that fetch encountered
system.cpu15.fetch.predictedBranches            27955                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.Cycles                       75009                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.SquashCycles                  3081                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.MiscStallCycles                112                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.NoActiveThreadStallCycles        50721                       # Number of stall cycles due to no active thread to fetch from
system.cpu15.fetch.PendingTrapStallCycles         1876                       # Number of stall cycles due to pending traps
system.cpu15.fetch.IcacheWaitRetryStallCycles          111                       # Number of stall cycles due to full MSHR
system.cpu15.fetch.CacheLines                   40293                       # Number of cache lines fetched
system.cpu15.fetch.IcacheSquashes                 476                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.rateDist::samples           139639                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            1.760074                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           2.685431                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0                  89434     64.05%     64.05% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                   2424      1.74%     65.78% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                   3967      2.84%     68.62% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                   8167      5.85%     74.47% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::4                  12903      9.24%     83.71% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::5                   1661      1.19%     84.90% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::6                   7741      5.54%     90.45% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::7                   2183      1.56%     92.01% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::8                  11159      7.99%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total             139639                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.branchRate                0.297297                       # Number of branch fetches per cycle
system.cpu15.fetch.rate                      1.657327                       # Number of inst fetches per cycle
system.cpu15.decode.IdleCycles                  12467                       # Number of cycles decode is idle
system.cpu15.decode.BlockedCycles               32533                       # Number of cycles decode is blocked
system.cpu15.decode.RunCycles                   40068                       # Number of cycles decode is running
system.cpu15.decode.UnblockCycles                2782                       # Number of cycles decode is unblocking
system.cpu15.decode.SquashCycles                 1068                       # Number of cycles decode is squashing
system.cpu15.decode.BranchResolved               4912                       # Number of times decode resolved a branch
system.cpu15.decode.BranchMispred                 481                       # Number of times decode detected a branch misprediction
system.cpu15.decode.DecodedInsts               227263                       # Number of instructions handled by decode
system.cpu15.decode.SquashedInsts                2103                       # Number of squashed instructions handled by decode
system.cpu15.rename.SquashCycles                 1068                       # Number of cycles rename is squashing
system.cpu15.rename.IdleCycles                  14272                       # Number of cycles rename is idle
system.cpu15.rename.BlockCycles                  9925                       # Number of cycles rename is blocking
system.cpu15.rename.serializeStallCycles        18891                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.RunCycles                   40919                       # Number of cycles rename is running
system.cpu15.rename.UnblockCycles                3843                       # Number of cycles rename is unblocking
system.cpu15.rename.RenamedInsts               222036                       # Number of instructions processed by rename
system.cpu15.rename.ROBFullEvents                 334                       # Number of times rename has blocked due to ROB full
system.cpu15.rename.IQFullEvents                  719                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.LQFullEvents                 1698                       # Number of times rename has blocked due to LQ full
system.cpu15.rename.SQFullEvents                  264                       # Number of times rename has blocked due to SQ full
system.cpu15.rename.RenamedOperands            145771                       # Number of destination operands rename has renamed
system.cpu15.rename.RenameLookups              262962                       # Number of register rename lookups that rename has made
system.cpu15.rename.int_rename_lookups         250136                       # Number of integer rename lookups
system.cpu15.rename.fp_rename_lookups           12821                       # Number of floating rename lookups
system.cpu15.rename.CommittedMaps              119731                       # Number of HB maps that are committed
system.cpu15.rename.UndoneMaps                  26040                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.serializingInsts              605                       # count of serializing insts renamed
system.cpu15.rename.tempSerializingInsts          587                       # count of temporary serializing insts renamed
system.cpu15.rename.skidInsts                   10128                       # count of insts added to the skid buffer
system.cpu15.memDep0.insertedLoads              36721                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores             13088                       # Number of stores inserted to the mem dependence unit.
system.cpu15.memDep0.conflictingLoads            3700                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores           2556                       # Number of conflicting stores.
system.cpu15.iq.iqInstsAdded                   189833                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqNonSpecInstsAdded              1083                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqInstsIssued                  183570                       # Number of instructions issued
system.cpu15.iq.iqSquashedInstsIssued             432                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedInstsExamined         29937                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedOperandsExamined        14684                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.iqSquashedNonSpecRemoved          239                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.issued_per_cycle::samples       139639                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       1.314604                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      2.098595                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0             89597     64.16%     64.16% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1              6400      4.58%     68.75% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2             10810      7.74%     76.49% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3              9619      6.89%     83.38% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::4              5861      4.20%     87.57% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::5              5122      3.67%     91.24% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::6              9280      6.65%     97.89% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::7              1641      1.18%     99.06% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::8              1309      0.94%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total        139639                       # Number of insts issued each cycle
system.cpu15.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                  1238     26.61%     26.61% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                    0      0.00%     26.61% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0      0.00%     26.61% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                  89      1.91%     28.52% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0      0.00%     28.52% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0      0.00%     28.52% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult                331      7.11%     35.63% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0      0.00%     35.63% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0      0.00%     35.63% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0      0.00%     35.63% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0      0.00%     35.63% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0      0.00%     35.63% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0      0.00%     35.63% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0      0.00%     35.63% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0      0.00%     35.63% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0      0.00%     35.63% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0      0.00%     35.63% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0      0.00%     35.63% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0      0.00%     35.63% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0      0.00%     35.63% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0      0.00%     35.63% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0      0.00%     35.63% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0      0.00%     35.63% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0      0.00%     35.63% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0      0.00%     35.63% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0      0.00%     35.63% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0      0.00%     35.63% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0      0.00%     35.63% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0      0.00%     35.63% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead                 1824     39.20%     74.83% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                1171     25.17%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu              130196     70.92%     70.93% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult                188      0.10%     71.03% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   0      0.00%     71.03% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd              2932      1.60%     72.63% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     72.63% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     72.63% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult             1928      1.05%     73.68% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     73.68% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     73.68% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     73.68% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     73.68% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  0      0.00%     73.68% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     73.68% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     73.68% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     73.68% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     73.68% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     73.68% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     73.68% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.68% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     73.68% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.68% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.68% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.68% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.68% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.68% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.68% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     73.68% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.68% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.68% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead              36763     20.03%     93.70% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite             11559      6.30%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total               183570                       # Type of FU issued
system.cpu15.iq.rate                         1.237862                       # Inst issue rate
system.cpu15.iq.fu_busy_cnt                      4653                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                 0.025347                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.int_inst_queue_reads           487864                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_writes          207374                       # Number of integer instruction queue writes
system.cpu15.iq.int_inst_queue_wakeup_accesses       169054                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_reads             24000                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_writes            13534                       # Number of floating instruction queue writes
system.cpu15.iq.fp_inst_queue_wakeup_accesses        10408                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.int_alu_accesses               175858                       # Number of integer alu accesses
system.cpu15.iq.fp_alu_accesses                 12361                       # Number of floating point alu accesses
system.cpu15.iew.lsq.thread0.forwLoads           1572                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.squashedLoads         5187                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.memOrderViolation           58                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.squashedStores         3731                       # Number of stores squashed
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.cacheBlocked          990                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewSquashCycles                 1068                       # Number of cycles IEW is squashing
system.cpu15.iew.iewBlockCycles                  4555                       # Number of cycles IEW is blocking
system.cpu15.iew.iewUnblockCycles                1223                       # Number of cycles IEW is unblocking
system.cpu15.iew.iewDispatchedInsts            215803                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewDispSquashedInsts             222                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispLoadInsts               36721                       # Number of dispatched load instructions
system.cpu15.iew.iewDispStoreInsts              13088                       # Number of dispatched store instructions
system.cpu15.iew.iewDispNonSpecInsts              554                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewIQFullEvents                   33                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewLSQFullEvents                1182                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.memOrderViolationEvents           58                       # Number of memory order violations
system.cpu15.iew.predictedTakenIncorrect          333                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.predictedNotTakenIncorrect          769                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.branchMispredicts               1102                       # Number of branch mispredicts detected at execute
system.cpu15.iew.iewExecutedInsts              181652                       # Number of executed instructions
system.cpu15.iew.iewExecLoadInsts               35893                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts            1918                       # Number of squashed instructions skipped in execute
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.exec_nop                       24887                       # number of nop insts executed
system.cpu15.iew.exec_refs                      47041                       # number of memory reference insts executed
system.cpu15.iew.exec_branches                  37767                       # Number of branches executed
system.cpu15.iew.exec_stores                    11148                       # Number of stores executed
system.cpu15.iew.exec_rate                   1.224929                       # Inst execution rate
system.cpu15.iew.wb_sent                       180379                       # cumulative count of insts sent to commit
system.cpu15.iew.wb_count                      179462                       # cumulative count of insts written-back
system.cpu15.iew.wb_producers                  102675                       # num instructions producing a value
system.cpu15.iew.wb_consumers                  124848                       # num instructions consuming a value
system.cpu15.iew.wb_rate                     1.210161                       # insts written-back per cycle
system.cpu15.iew.wb_fanout                   0.822400                       # average fanout of values written-back
system.cpu15.commit.commitSquashedInsts         31600                       # The number of squashed insts skipped by commit
system.cpu15.commit.commitNonSpecStalls           844                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.branchMispredicts             919                       # The number of times a branch was mispredicted
system.cpu15.commit.committed_per_cycle::samples        84317                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     2.167819                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     2.914978                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0        42987     50.98%     50.98% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1        10343     12.27%     63.25% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2         4450      5.28%     68.53% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3         2174      2.58%     71.11% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4         2969      3.52%     74.63% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5         6065      7.19%     81.82% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6         1000      1.19%     83.01% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7         5814      6.90%     89.90% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8         8515     10.10%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total        84317                       # Number of insts commited each cycle
system.cpu15.commit.committedInsts             182784                       # Number of instructions committed
system.cpu15.commit.committedOps               182784                       # Number of ops (including micro ops) committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.refs                        40891                       # Number of memory references committed
system.cpu15.commit.loads                       31534                       # Number of loads committed
system.cpu15.commit.membars                       408                       # Number of memory barriers committed
system.cpu15.commit.branches                    34289                       # Number of branches committed
system.cpu15.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu15.commit.int_insts                  155689                       # Number of committed integer instructions.
system.cpu15.commit.function_calls               3308                       # Number of function calls committed.
system.cpu15.commit.op_class_0::No_OpClass        21809     11.93%     11.93% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu         114751     62.78%     74.71% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult           113      0.06%     74.77% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              0      0.00%     74.77% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd         2878      1.57%     76.35% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     76.35% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     76.35% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult         1920      1.05%     77.40% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     77.40% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     77.40% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     77.40% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     77.40% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     77.40% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     77.40% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     77.40% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     77.40% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     77.40% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     77.40% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     77.40% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     77.40% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     77.40% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     77.40% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     77.40% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     77.40% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     77.40% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     77.40% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     77.40% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     77.40% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.40% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.40% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead         31942     17.48%     94.87% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite         9371      5.13%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total          182784                       # Class of committed instruction
system.cpu15.commit.bw_lim_events                8515                       # number cycles where commit BW limit reached
system.cpu15.rob.rob_reads                     288873                       # The number of ROB reads
system.cpu15.rob.rob_writes                    433366                       # The number of ROB writes
system.cpu15.timesIdled                           126                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.idleCycles                          8657                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.quiesceCycles                     967193                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.committedInsts                    160979                       # Number of Instructions Simulated
system.cpu15.committedOps                      160979                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             0.921213                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       0.921213                       # CPI: Total CPI of All Threads
system.cpu15.ipc                             1.085525                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       1.085525                       # IPC: Total IPC of All Threads
system.cpu15.int_regfile_reads                 230759                       # number of integer regfile reads
system.cpu15.int_regfile_writes                126662                       # number of integer regfile writes
system.cpu15.fp_regfile_reads                   11137                       # number of floating regfile reads
system.cpu15.fp_regfile_writes                   8163                       # number of floating regfile writes
system.cpu15.misc_regfile_reads                  1046                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                  457                       # number of misc regfile writes
system.cpu15.dcache.tags.replacements            1047                       # number of replacements
system.cpu15.dcache.tags.tagsinuse           8.258372                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs             38963                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs            1107                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           35.196929                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle      1124297222                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data     8.258372                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.129037                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.129037                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses          170953                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses         170953                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data        30265                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total         30265                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data         7962                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total         7962                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::cpu15.data          173                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total          173                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::cpu15.data          154                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total          154                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::cpu15.data        38227                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total          38227                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data        38227                       # number of overall hits
system.cpu15.dcache.overall_hits::total         38227                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data         2497                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total         2497                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data         1180                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total         1180                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data           70                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total           70                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data           58                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total           58                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data         3677                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total         3677                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data         3677                       # number of overall misses
system.cpu15.dcache.overall_misses::total         3677                       # number of overall misses
system.cpu15.dcache.ReadReq_miss_latency::cpu15.data    129442915                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total    129442915                       # number of ReadReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::cpu15.data     91973526                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total     91973526                       # number of WriteReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::cpu15.data      1127707                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total      1127707                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::cpu15.data       501847                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total       501847                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::cpu15.data       302499                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::total       302499                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.demand_miss_latency::cpu15.data    221416441                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total    221416441                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::cpu15.data    221416441                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total    221416441                       # number of overall miss cycles
system.cpu15.dcache.ReadReq_accesses::cpu15.data        32762                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total        32762                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data         9142                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total         9142                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data          243                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total          243                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data          212                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total          212                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data        41904                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total        41904                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data        41904                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total        41904                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.076216                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.076216                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.129075                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.129075                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data     0.288066                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.288066                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data     0.273585                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.273585                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.087748                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.087748                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.087748                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.087748                       # miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::cpu15.data 51839.373248                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 51839.373248                       # average ReadReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::cpu15.data 77943.666102                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 77943.666102                       # average WriteReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::cpu15.data 16110.100000                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total 16110.100000                       # average LoadLockedReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::cpu15.data  8652.534483                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total  8652.534483                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::cpu15.data          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.demand_avg_miss_latency::cpu15.data 60216.600761                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 60216.600761                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::cpu15.data 60216.600761                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 60216.600761                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs         3393                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs             137                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs    24.766423                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks          554                       # number of writebacks
system.cpu15.dcache.writebacks::total             554                       # number of writebacks
system.cpu15.dcache.ReadReq_mshr_hits::cpu15.data         1243                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total         1243                       # number of ReadReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::cpu15.data          749                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total          749                       # number of WriteReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::cpu15.data           18                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::total           18                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.demand_mshr_hits::cpu15.data         1992                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total         1992                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::cpu15.data         1992                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total         1992                       # number of overall MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::cpu15.data         1254                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total         1254                       # number of ReadReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::cpu15.data          431                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total          431                       # number of WriteReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::cpu15.data           52                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total           52                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::cpu15.data           57                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total           57                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.demand_mshr_misses::cpu15.data         1685                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total         1685                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::cpu15.data         1685                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total         1685                       # number of overall MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::cpu15.data     42170215                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total     42170215                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::cpu15.data     26313920                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total     26313920                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::cpu15.data       439261                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total       439261                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::cpu15.data       440420                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total       440420                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::cpu15.data       297863                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::total       297863                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::cpu15.data     68484135                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total     68484135                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::cpu15.data     68484135                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total     68484135                       # number of overall MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::cpu15.data     0.038276                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.038276                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::cpu15.data     0.047145                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.047145                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::cpu15.data     0.213992                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.213992                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::cpu15.data     0.268868                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total     0.268868                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_mshr_miss_rate::cpu15.data     0.040211                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.040211                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::cpu15.data     0.040211                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.040211                       # mshr miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::cpu15.data 33628.560606                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 33628.560606                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::cpu15.data 61053.178654                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 61053.178654                       # average WriteReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu15.data  8447.326923                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8447.326923                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::cpu15.data  7726.666667                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total  7726.666667                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu15.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::cpu15.data 40643.403561                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 40643.403561                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::cpu15.data 40643.403561                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 40643.403561                       # average overall mshr miss latency
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements             491                       # number of replacements
system.cpu15.icache.tags.tagsinuse          55.848916                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs             39191                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs             946                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs           41.428118                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst    55.848916                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.109080                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.109080                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          455                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::1          150                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2          305                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.888672                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses           81526                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses          81526                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst        39191                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total         39191                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst        39191                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total          39191                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst        39191                       # number of overall hits
system.cpu15.icache.overall_hits::total         39191                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst         1099                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total         1099                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst         1099                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total         1099                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst         1099                       # number of overall misses
system.cpu15.icache.overall_misses::total         1099                       # number of overall misses
system.cpu15.icache.ReadReq_miss_latency::cpu15.inst     38278292                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total     38278292                       # number of ReadReq miss cycles
system.cpu15.icache.demand_miss_latency::cpu15.inst     38278292                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total     38278292                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::cpu15.inst     38278292                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total     38278292                       # number of overall miss cycles
system.cpu15.icache.ReadReq_accesses::cpu15.inst        40290                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total        40290                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst        40290                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total        40290                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst        40290                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total        40290                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.027277                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.027277                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.027277                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.027277                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.027277                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.027277                       # miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_miss_latency::cpu15.inst 34830.111010                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 34830.111010                       # average ReadReq miss latency
system.cpu15.icache.demand_avg_miss_latency::cpu15.inst 34830.111010                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 34830.111010                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::cpu15.inst 34830.111010                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 34830.111010                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs           45                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs           45                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks          491                       # number of writebacks
system.cpu15.icache.writebacks::total             491                       # number of writebacks
system.cpu15.icache.ReadReq_mshr_hits::cpu15.inst          153                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total          153                       # number of ReadReq MSHR hits
system.cpu15.icache.demand_mshr_hits::cpu15.inst          153                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total          153                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::cpu15.inst          153                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total          153                       # number of overall MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::cpu15.inst          946                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total          946                       # number of ReadReq MSHR misses
system.cpu15.icache.demand_mshr_misses::cpu15.inst          946                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total          946                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::cpu15.inst          946                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total          946                       # number of overall MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::cpu15.inst     30458519                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total     30458519                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::cpu15.inst     30458519                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total     30458519                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::cpu15.inst     30458519                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total     30458519                       # number of overall MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::cpu15.inst     0.023480                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.023480                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.demand_mshr_miss_rate::cpu15.inst     0.023480                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.023480                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::cpu15.inst     0.023480                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.023480                       # mshr miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::cpu15.inst 32197.165962                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 32197.165962                       # average ReadReq mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::cpu15.inst 32197.165962                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 32197.165962                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::cpu15.inst 32197.165962                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 32197.165962                       # average overall mshr miss latency
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.l2.tags.replacements                      1730                       # number of replacements
system.l2.tags.tagsinuse                  4136.317334                       # Cycle average of tags in use
system.l2.tags.total_refs                       51707                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9412                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.493731                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2320.013084                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.inst     1210.406706                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.data      450.813342                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.inst       59.073342                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.data        6.864024                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.inst        3.801699                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.data        5.178738                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.inst        2.736513                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.data        4.602969                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.inst        1.412742                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.data        5.374280                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.inst        0.257674                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.data        4.662049                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.inst        1.472151                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.data        4.049486                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.inst        3.813913                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.data        3.473231                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.inst        1.533040                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.data        3.649444                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.inst        6.162813                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.data        4.175521                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.inst        5.210066                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.data        4.390538                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.inst        0.830567                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.data        3.051590                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.inst        0.605999                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.data        4.648841                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.inst        3.076137                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.data        3.693932                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.inst        0.235687                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.data        3.426460                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.inst        0.655395                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.data        2.965360                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.141602                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.inst       0.073877                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.data       0.027515                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.inst       0.003606                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.data       0.000419                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.inst       0.000232                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.data       0.000316                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.inst       0.000167                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.data       0.000281                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.inst       0.000086                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.data       0.000328                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.inst       0.000016                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.data       0.000285                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.inst       0.000090                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.data       0.000247                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.inst       0.000233                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.data       0.000212                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.inst       0.000094                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.data       0.000223                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.inst       0.000376                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.data       0.000255                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.inst       0.000318                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.data       0.000268                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.inst       0.000051                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.data       0.000186                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.inst       0.000037                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.data       0.000284                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.inst       0.000188                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.data       0.000225                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.inst       0.000014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.data       0.000209                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.inst       0.000040                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.data       0.000181                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.252461                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          7682                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          846                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4950                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1803                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.468872                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    610868                       # Number of tag accesses
system.l2.tags.data_accesses                   610868                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        16486                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            16486                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         6698                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             6698                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu00.data              19                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu01.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu02.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu03.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu04.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu05.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu06.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu07.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu08.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu09.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu10.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu11.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu12.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu13.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu14.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu15.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  101                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu00.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu02.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu03.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu04.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu06.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu07.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu08.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu09.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu10.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu12.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu13.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu14.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu15.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 30                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu00.data             1975                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu01.data               95                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu02.data               75                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu03.data              114                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu04.data              100                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu05.data               87                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu06.data               86                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu07.data              106                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu08.data              114                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu09.data               63                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu10.data               93                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu11.data               59                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu12.data               50                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu13.data               67                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu14.data               51                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu15.data              113                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3248                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu00.inst          5905                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu01.inst           643                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu02.inst           851                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu03.inst           910                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu04.inst           904                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu05.inst           780                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu06.inst           741                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu07.inst           904                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu08.inst          1007                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu09.inst           595                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu10.inst           792                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu11.inst           403                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu12.inst           495                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu13.inst           590                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu14.inst           400                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu15.inst           886                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              16806                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu00.data         6903                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu01.data          474                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu02.data          463                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu03.data          543                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu04.data          629                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu05.data          448                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu06.data          456                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu07.data          610                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu08.data          735                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu09.data          256                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu10.data          459                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu11.data          228                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu12.data          264                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu13.data          257                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu14.data          260                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu15.data          657                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             13642                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu00.inst                5905                       # number of demand (read+write) hits
system.l2.demand_hits::cpu00.data                8878                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.inst                 643                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.data                 569                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.inst                 851                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.data                 538                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.inst                 910                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.data                 657                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.inst                 904                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.data                 729                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.inst                 780                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.data                 535                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.inst                 741                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.data                 542                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.inst                 904                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.data                 716                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.inst                1007                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.data                 849                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.inst                 595                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.data                 319                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.inst                 792                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.data                 552                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.inst                 403                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.data                 287                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.inst                 495                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.data                 314                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.inst                 590                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.data                 324                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.inst                 400                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.data                 311                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.inst                 886                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.data                 770                       # number of demand (read+write) hits
system.l2.demand_hits::total                    33696                       # number of demand (read+write) hits
system.l2.overall_hits::cpu00.inst               5905                       # number of overall hits
system.l2.overall_hits::cpu00.data               8878                       # number of overall hits
system.l2.overall_hits::cpu01.inst                643                       # number of overall hits
system.l2.overall_hits::cpu01.data                569                       # number of overall hits
system.l2.overall_hits::cpu02.inst                851                       # number of overall hits
system.l2.overall_hits::cpu02.data                538                       # number of overall hits
system.l2.overall_hits::cpu03.inst                910                       # number of overall hits
system.l2.overall_hits::cpu03.data                657                       # number of overall hits
system.l2.overall_hits::cpu04.inst                904                       # number of overall hits
system.l2.overall_hits::cpu04.data                729                       # number of overall hits
system.l2.overall_hits::cpu05.inst                780                       # number of overall hits
system.l2.overall_hits::cpu05.data                535                       # number of overall hits
system.l2.overall_hits::cpu06.inst                741                       # number of overall hits
system.l2.overall_hits::cpu06.data                542                       # number of overall hits
system.l2.overall_hits::cpu07.inst                904                       # number of overall hits
system.l2.overall_hits::cpu07.data                716                       # number of overall hits
system.l2.overall_hits::cpu08.inst               1007                       # number of overall hits
system.l2.overall_hits::cpu08.data                849                       # number of overall hits
system.l2.overall_hits::cpu09.inst                595                       # number of overall hits
system.l2.overall_hits::cpu09.data                319                       # number of overall hits
system.l2.overall_hits::cpu10.inst                792                       # number of overall hits
system.l2.overall_hits::cpu10.data                552                       # number of overall hits
system.l2.overall_hits::cpu11.inst                403                       # number of overall hits
system.l2.overall_hits::cpu11.data                287                       # number of overall hits
system.l2.overall_hits::cpu12.inst                495                       # number of overall hits
system.l2.overall_hits::cpu12.data                314                       # number of overall hits
system.l2.overall_hits::cpu13.inst                590                       # number of overall hits
system.l2.overall_hits::cpu13.data                324                       # number of overall hits
system.l2.overall_hits::cpu14.inst                400                       # number of overall hits
system.l2.overall_hits::cpu14.data                311                       # number of overall hits
system.l2.overall_hits::cpu15.inst                886                       # number of overall hits
system.l2.overall_hits::cpu15.data                770                       # number of overall hits
system.l2.overall_hits::total                   33696                       # number of overall hits
system.l2.UpgradeReq_misses::cpu00.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu01.data            51                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu02.data            31                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu03.data            60                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu04.data            68                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu05.data           157                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu06.data            67                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu07.data            57                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu08.data           129                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu09.data             5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu10.data            47                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu11.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu12.data             4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu13.data           200                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu14.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu15.data           164                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1043                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu00.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu01.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu03.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu04.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu05.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu06.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu07.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu08.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu10.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu12.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu13.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu15.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               67                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu00.data           5091                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu01.data             54                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu02.data             57                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu03.data             57                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu04.data             56                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu05.data             54                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu06.data             50                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu07.data             54                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu08.data             53                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu09.data             53                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu10.data             53                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu11.data             44                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu12.data             48                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu13.data             57                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu14.data             43                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu15.data             52                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5876                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu00.inst         1955                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu01.inst          234                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu02.inst           78                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu03.inst           75                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu04.inst           71                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu05.inst           66                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu06.inst           95                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu07.inst          109                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu08.inst           42                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu09.inst          109                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu10.inst          140                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu11.inst           64                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu12.inst           60                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu13.inst           77                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu14.inst           34                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu15.inst           60                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3269                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu00.data          826                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu01.data           65                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu02.data           47                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu03.data           50                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu04.data           60                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu05.data           64                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu06.data           47                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu07.data           41                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu08.data           41                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu09.data           46                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu10.data           52                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu11.data           35                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu12.data           47                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu13.data           50                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu14.data           44                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu15.data           57                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1572                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu00.inst              1955                       # number of demand (read+write) misses
system.l2.demand_misses::cpu00.data              5917                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.inst               234                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.data               119                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.inst                78                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.data               104                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.inst                75                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.data               107                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.inst                71                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.data               116                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.inst                66                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.data               118                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.inst                95                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.data                97                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.inst               109                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.data                95                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.inst                42                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.data                94                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.inst               109                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.data                99                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.inst               140                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.data               105                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.inst                64                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.data                79                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.inst                60                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.data                95                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.inst                77                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.data               107                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.inst                34                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.data                87                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.inst                60                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.data               109                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10717                       # number of demand (read+write) misses
system.l2.overall_misses::cpu00.inst             1955                       # number of overall misses
system.l2.overall_misses::cpu00.data             5917                       # number of overall misses
system.l2.overall_misses::cpu01.inst              234                       # number of overall misses
system.l2.overall_misses::cpu01.data              119                       # number of overall misses
system.l2.overall_misses::cpu02.inst               78                       # number of overall misses
system.l2.overall_misses::cpu02.data              104                       # number of overall misses
system.l2.overall_misses::cpu03.inst               75                       # number of overall misses
system.l2.overall_misses::cpu03.data              107                       # number of overall misses
system.l2.overall_misses::cpu04.inst               71                       # number of overall misses
system.l2.overall_misses::cpu04.data              116                       # number of overall misses
system.l2.overall_misses::cpu05.inst               66                       # number of overall misses
system.l2.overall_misses::cpu05.data              118                       # number of overall misses
system.l2.overall_misses::cpu06.inst               95                       # number of overall misses
system.l2.overall_misses::cpu06.data               97                       # number of overall misses
system.l2.overall_misses::cpu07.inst              109                       # number of overall misses
system.l2.overall_misses::cpu07.data               95                       # number of overall misses
system.l2.overall_misses::cpu08.inst               42                       # number of overall misses
system.l2.overall_misses::cpu08.data               94                       # number of overall misses
system.l2.overall_misses::cpu09.inst              109                       # number of overall misses
system.l2.overall_misses::cpu09.data               99                       # number of overall misses
system.l2.overall_misses::cpu10.inst              140                       # number of overall misses
system.l2.overall_misses::cpu10.data              105                       # number of overall misses
system.l2.overall_misses::cpu11.inst               64                       # number of overall misses
system.l2.overall_misses::cpu11.data               79                       # number of overall misses
system.l2.overall_misses::cpu12.inst               60                       # number of overall misses
system.l2.overall_misses::cpu12.data               95                       # number of overall misses
system.l2.overall_misses::cpu13.inst               77                       # number of overall misses
system.l2.overall_misses::cpu13.data              107                       # number of overall misses
system.l2.overall_misses::cpu14.inst               34                       # number of overall misses
system.l2.overall_misses::cpu14.data               87                       # number of overall misses
system.l2.overall_misses::cpu15.inst               60                       # number of overall misses
system.l2.overall_misses::cpu15.data              109                       # number of overall misses
system.l2.overall_misses::total                 10717                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu00.data        19703                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu01.data        78812                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu02.data        39406                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu03.data        77653                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu04.data        60268                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu05.data       118218                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu06.data        39406                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu07.data        18544                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu08.data        79971                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu09.data        20862                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu10.data        18544                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu11.data        18544                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu12.data        19703                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu13.data        18544                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu14.data        18544                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu15.data        56791                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       703513                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu01.data        19703                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu03.data        19703                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu04.data        81130                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu05.data        19703                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu06.data        20862                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu07.data        19703                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu08.data        20862                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu13.data        19703                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu15.data        40565                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       261934                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu00.data   1125649775                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu01.data     11770804                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu02.data     11439330                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu03.data     12255266                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu04.data     12007240                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu05.data     11814846                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu06.data     10710319                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu07.data     11192463                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu08.data     11592318                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu09.data     10968776                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu10.data     11205212                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu11.data      9800504                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu12.data      9642202                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu13.data     12215860                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu14.data      9299816                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu15.data     11351246                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1292915977                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu00.inst    429695773                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu01.inst     49381513                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu02.inst     14261495                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu03.inst     13717924                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu04.inst     12842879                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu05.inst     10854035                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu06.inst     17589613                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu07.inst     20438965                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu08.inst      8108364                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu09.inst     21843673                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu10.inst     28202226                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu11.inst     11650268                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu12.inst     11112492                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu13.inst     15211219                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu14.inst      6168198                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu15.inst     11416150                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    682494787                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu00.data    182755756                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu01.data     14139800                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu02.data     10244401                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu03.data     11012818                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu04.data     13198692                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu05.data     13991340                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu06.data     10128501                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu07.data      8938208                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu08.data      9044836                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu09.data      9947697                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu10.data     11097425                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu11.data      7565952                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu12.data     10308146                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu13.data     10791449                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu14.data      9699671                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu15.data     12554288                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    345418980                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu00.inst    429695773                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu00.data   1308405531                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.inst     49381513                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.data     25910604                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.inst     14261495                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.data     21683731                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.inst     13717924                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.data     23268084                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.inst     12842879                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.data     25205932                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.inst     10854035                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.data     25806186                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.inst     17589613                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.data     20838820                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.inst     20438965                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.data     20130671                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.inst      8108364                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.data     20637154                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.inst     21843673                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.data     20916473                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.inst     28202226                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.data     22302637                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.inst     11650268                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.data     17366456                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.inst     11112492                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.data     19950348                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.inst     15211219                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.data     23007309                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.inst      6168198                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.data     18999487                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.inst     11416150                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.data     23905534                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2320829744                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu00.inst    429695773                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu00.data   1308405531                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.inst     49381513                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.data     25910604                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.inst     14261495                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.data     21683731                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.inst     13717924                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.data     23268084                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.inst     12842879                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.data     25205932                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.inst     10854035                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.data     25806186                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.inst     17589613                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.data     20838820                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.inst     20438965                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.data     20130671                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.inst      8108364                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.data     20637154                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.inst     21843673                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.data     20916473                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.inst     28202226                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.data     22302637                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.inst     11650268                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.data     17366456                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.inst     11112492                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.data     19950348                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.inst     15211219                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.data     23007309                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.inst      6168198                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.data     18999487                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.inst     11416150                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.data     23905534                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2320829744                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        16486                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        16486                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         6698                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         6698                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu00.data           20                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu01.data           58                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu02.data           39                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu03.data           65                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu04.data           74                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu05.data          161                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu06.data           74                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu07.data           65                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu08.data          136                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu09.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu10.data           55                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu11.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu12.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu13.data          202                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu14.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu15.data          168                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1144                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu00.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu01.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu02.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu03.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu04.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu05.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu06.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu07.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu08.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu09.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu10.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu12.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu13.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu14.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu15.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             97                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu00.data         7066                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu01.data          149                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu02.data          132                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu03.data          171                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu04.data          156                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu05.data          141                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu06.data          136                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu07.data          160                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu08.data          167                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu09.data          116                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu10.data          146                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu11.data          103                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu12.data           98                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu13.data          124                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu14.data           94                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu15.data          165                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9124                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu00.inst         7860                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu01.inst          877                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu02.inst          929                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu03.inst          985                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu04.inst          975                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu05.inst          846                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu06.inst          836                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu07.inst         1013                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu08.inst         1049                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu09.inst          704                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu10.inst          932                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu11.inst          467                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu12.inst          555                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu13.inst          667                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu14.inst          434                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu15.inst          946                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          20075                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu00.data         7729                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu01.data          539                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu02.data          510                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu03.data          593                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu04.data          689                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu05.data          512                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu06.data          503                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu07.data          651                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu08.data          776                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu09.data          302                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu10.data          511                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu11.data          263                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu12.data          311                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu13.data          307                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu14.data          304                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu15.data          714                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         15214                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu00.inst            7860                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu00.data           14795                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.inst             877                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.data             688                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.inst             929                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.data             642                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.inst             985                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.data             764                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.inst             975                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.data             845                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.inst             846                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.data             653                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.inst             836                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.data             639                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.inst            1013                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.data             811                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.inst            1049                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.data             943                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.inst             704                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.data             418                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.inst             932                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.data             657                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.inst             467                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.data             366                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.inst             555                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.data             409                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.inst             667                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.data             431                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.inst             434                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.data             398                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.inst             946                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.data             879                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                44413                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu00.inst           7860                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu00.data          14795                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.inst            877                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.data            688                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.inst            929                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.data            642                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.inst            985                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.data            764                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.inst            975                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.data            845                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.inst            846                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.data            653                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.inst            836                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.data            639                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.inst           1013                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.data            811                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.inst           1049                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.data            943                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.inst            704                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.data            418                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.inst            932                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.data            657                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.inst            467                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.data            366                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.inst            555                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.data            409                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.inst            667                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.data            431                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.inst            434                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.data            398                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.inst            946                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.data            879                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               44413                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu00.data     0.050000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu01.data     0.879310                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu02.data     0.794872                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu03.data     0.923077                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu04.data     0.918919                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu05.data     0.975155                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu06.data     0.905405                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu07.data     0.876923                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu08.data     0.948529                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu09.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu10.data     0.854545                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu11.data     0.250000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu12.data     0.400000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu13.data     0.990099                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu14.data     0.333333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu15.data     0.976190                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.911713                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu00.data     0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu01.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu03.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu04.data     0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu05.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu06.data     0.857143                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu07.data     0.923077                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu08.data     0.769231                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu10.data     0.375000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu12.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu13.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu15.data     0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.690722                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu00.data     0.720492                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu01.data     0.362416                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu02.data     0.431818                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu03.data     0.333333                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu04.data     0.358974                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu05.data     0.382979                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu06.data     0.367647                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu07.data     0.337500                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu08.data     0.317365                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu09.data     0.456897                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu10.data     0.363014                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu11.data     0.427184                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu12.data     0.489796                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu13.data     0.459677                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu14.data     0.457447                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu15.data     0.315152                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.644016                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu00.inst     0.248728                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu01.inst     0.266819                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu02.inst     0.083961                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu03.inst     0.076142                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu04.inst     0.072821                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu05.inst     0.078014                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu06.inst     0.113636                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu07.inst     0.107601                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu08.inst     0.040038                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu09.inst     0.154830                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu10.inst     0.150215                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu11.inst     0.137045                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu12.inst     0.108108                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu13.inst     0.115442                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu14.inst     0.078341                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu15.inst     0.063425                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.162839                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu00.data     0.106870                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu01.data     0.120594                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu02.data     0.092157                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu03.data     0.084317                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu04.data     0.087083                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu05.data     0.125000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu06.data     0.093439                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu07.data     0.062980                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu08.data     0.052835                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu09.data     0.152318                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu10.data     0.101761                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu11.data     0.133080                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu12.data     0.151125                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu13.data     0.162866                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu14.data     0.144737                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu15.data     0.079832                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.103326                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu00.inst       0.248728                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu00.data       0.399932                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.inst       0.266819                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.data       0.172965                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.inst       0.083961                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.data       0.161994                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.inst       0.076142                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.data       0.140052                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.inst       0.072821                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.data       0.137278                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.inst       0.078014                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.data       0.180704                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.inst       0.113636                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.data       0.151800                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.inst       0.107601                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.data       0.117139                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.inst       0.040038                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.data       0.099682                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.inst       0.154830                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.data       0.236842                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.inst       0.150215                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.data       0.159817                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.inst       0.137045                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.data       0.215847                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.inst       0.108108                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.data       0.232274                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.inst       0.115442                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.data       0.248260                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.inst       0.078341                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.data       0.218593                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.inst       0.063425                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.data       0.124005                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.241303                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu00.inst      0.248728                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu00.data      0.399932                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.inst      0.266819                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.data      0.172965                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.inst      0.083961                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.data      0.161994                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.inst      0.076142                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.data      0.140052                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.inst      0.072821                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.data      0.137278                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.inst      0.078014                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.data      0.180704                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.inst      0.113636                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.data      0.151800                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.inst      0.107601                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.data      0.117139                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.inst      0.040038                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.data      0.099682                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.inst      0.154830                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.data      0.236842                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.inst      0.150215                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.data      0.159817                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.inst      0.137045                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.data      0.215847                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.inst      0.108108                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.data      0.232274                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.inst      0.115442                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.data      0.248260                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.inst      0.078341                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.data      0.218593                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.inst      0.063425                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.data      0.124005                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.241303                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu00.data        19703                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu01.data  1545.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu02.data  1271.161290                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu03.data  1294.216667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu04.data   886.294118                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu05.data   752.980892                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu06.data   588.149254                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu07.data   325.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu08.data   619.930233                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu09.data  4172.400000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu10.data   394.553191                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu11.data        18544                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu12.data  4925.750000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu13.data    92.720000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu14.data        18544                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu15.data   346.286585                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   674.509108                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu01.data  3283.833333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu03.data  2462.875000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu04.data  6760.833333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu05.data  9851.500000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu06.data         3477                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu07.data  1641.916667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu08.data  2086.200000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu13.data        19703                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu15.data 10141.250000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3909.462687                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu00.data 221105.828914                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu01.data 217977.851852                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu02.data       200690                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu03.data 215004.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu04.data       214415                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu05.data 218793.444444                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu06.data 214206.380000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu07.data 207267.833333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu08.data 218722.981132                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu09.data 206958.037736                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu10.data 211419.094340                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu11.data 222738.727273                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu12.data 200879.208333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu13.data 214313.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu14.data 216274.790698                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu15.data 218293.192308                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 220033.352110                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu00.inst 219793.234271                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu01.inst 211032.106838                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu02.inst 182839.679487                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu03.inst 182905.653333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu04.inst 180885.619718                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu05.inst 164455.075758                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu06.inst 185153.821053                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu07.inst 187513.440367                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu08.inst 193056.285714                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu09.inst 200400.669725                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu10.inst 201444.471429                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu11.inst 182035.437500                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu12.inst 185208.200000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu13.inst 197548.298701                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu14.inst 181417.588235                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu15.inst 190269.166667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 208777.848578                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu00.data 221253.941889                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu01.data 217535.384615                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu02.data 217965.978723                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu03.data 220256.360000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu04.data 219978.200000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu05.data 218614.687500                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu06.data 215500.021277                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu07.data 218005.073171                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu08.data 220605.756098                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu09.data 216254.282609                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu10.data 213412.019231                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu11.data 216170.057143                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu12.data 219322.255319                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu13.data 215828.980000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu14.data 220447.068182                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu15.data 220250.666667                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 219732.175573                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu00.inst 219793.234271                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu00.data 221126.505155                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.inst 211032.106838                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.data 217736.168067                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.inst 182839.679487                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.data 208497.413462                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.inst 182905.653333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.data 217458.728972                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.inst 180885.619718                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.data 217292.517241                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.inst 164455.075758                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.data 218696.491525                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.inst 185153.821053                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.data 214833.195876                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.inst 187513.440367                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.data 211901.800000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.inst 193056.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.data 219544.191489                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.inst 200400.669725                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.data 211277.505051                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.inst 201444.471429                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.data 212406.066667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.inst 182035.437500                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.data 219828.556962                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.inst 185208.200000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.data 210003.663158                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.inst 197548.298701                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.data 215021.579439                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.inst 181417.588235                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.data 218384.908046                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.inst 190269.166667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.data 219316.825688                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 216555.915275                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.inst 219793.234271                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.data 221126.505155                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.inst 211032.106838                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.data 217736.168067                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.inst 182839.679487                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.data 208497.413462                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.inst 182905.653333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.data 217458.728972                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.inst 180885.619718                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.data 217292.517241                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.inst 164455.075758                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.data 218696.491525                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.inst 185153.821053                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.data 214833.195876                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.inst 187513.440367                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.data 211901.800000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.inst 193056.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.data 219544.191489                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.inst 200400.669725                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.data 211277.505051                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.inst 201444.471429                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.data 212406.066667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.inst 182035.437500                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.data 219828.556962                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.inst 185208.200000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.data 210003.663158                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.inst 197548.298701                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.data 215021.579439                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.inst 181417.588235                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.data 218384.908046                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.inst 190269.166667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.data 219316.825688                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 216555.915275                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                134                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets             6845                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         7                       # number of cycles access was blocked
system.l2.blocked::no_targets                      52                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      19.142857                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets   131.634615                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1292                       # number of writebacks
system.l2.writebacks::total                      1292                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::cpu00.inst           28                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu01.inst           49                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu02.inst           57                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu03.inst           47                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu04.inst           60                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu05.inst           62                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu06.inst           82                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu07.inst           76                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu08.inst           25                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu09.inst           51                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu10.inst           89                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu11.inst           55                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu12.inst           53                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu13.inst           51                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu14.inst           31                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu15.inst           51                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           867                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu00.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu01.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu02.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu03.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu04.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu05.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu06.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu07.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu08.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu09.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu10.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu11.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu12.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu13.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu14.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu15.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           63                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu00.inst             28                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu00.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.inst             49                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.inst             57                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.inst             47                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.inst             60                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.inst             62                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.inst             82                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.data              7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.inst             76                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.data              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.inst             25                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.inst             51                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.inst             89                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.data              7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.inst             55                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.inst             53                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.inst             51                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.inst             31                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.inst             51                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 930                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu00.inst            28                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu00.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.inst            49                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.inst            57                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.inst            47                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.inst            60                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.inst            62                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.inst            82                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.data             7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.inst            76                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.data             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.inst            25                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.inst            51                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.inst            89                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.data             7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.inst            55                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.inst            53                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.inst            51                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.inst            31                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.inst            51                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                930                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks            3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             3                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu00.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu01.data           51                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu02.data           31                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu03.data           60                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu04.data           68                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu05.data          157                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu06.data           67                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu07.data           57                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu08.data          129                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu09.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu10.data           47                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu11.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu12.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu13.data          200                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu14.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu15.data          164                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1043                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu00.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu01.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu03.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu04.data           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu05.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu06.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu07.data           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu08.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu10.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu12.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu13.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu15.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           67                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu00.data         5091                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu01.data           54                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu02.data           57                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu03.data           57                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu04.data           56                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu05.data           54                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu06.data           50                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu07.data           54                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu08.data           53                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu09.data           53                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu10.data           53                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu11.data           44                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu12.data           48                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu13.data           57                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu14.data           43                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu15.data           52                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5876                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu00.inst         1927                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu01.inst          185                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu02.inst           21                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu03.inst           28                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu04.inst           11                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu05.inst            4                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu06.inst           13                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu07.inst           33                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu08.inst           17                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu09.inst           58                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu10.inst           51                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu11.inst            9                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu12.inst            7                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu13.inst           26                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu14.inst            3                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu15.inst            9                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2402                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu00.data          825                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu01.data           61                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu02.data           43                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu03.data           48                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu04.data           56                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu05.data           60                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu06.data           40                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu07.data           35                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu08.data           40                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu09.data           41                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu10.data           45                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu11.data           30                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu12.data           44                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu13.data           46                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu14.data           42                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu15.data           53                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1509                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu00.inst         1927                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu00.data         5916                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.inst          185                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.data          115                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.inst           21                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.data          100                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.inst           28                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.data          105                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.data          112                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.inst            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.data          114                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.data           90                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.inst           33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.data           89                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.inst           17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.data           93                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.inst           58                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.data           94                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.inst           51                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.data           98                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.inst            9                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.data           74                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.inst            7                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.data           92                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.inst           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.data          103                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.inst            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.data           85                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.inst            9                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.data          105                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9787                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu00.inst         1927                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu00.data         5916                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.inst          185                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.data          115                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.inst           21                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.data          100                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.inst           28                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.data          105                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.data          112                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.inst            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.data          114                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.data           90                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.inst           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.data           89                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.data           93                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.inst           58                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.data           94                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.inst           51                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.data           98                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.inst            9                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.data           74                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.inst            7                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.data           92                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.inst           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.data          103                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.data           85                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.inst            9                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.data          105                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9787                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu00.data        14275                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu01.data       764360                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu02.data       460415                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu03.data       899120                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu04.data      1026267                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu05.data      2363430                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu06.data      1005122                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu07.data       849784                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu08.data      1938784                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu09.data        74341                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu10.data       706755                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu11.data        12807                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu12.data        59718                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu13.data      2978703                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu14.data        13833                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu15.data      2450264                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     15617978                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu00.data        30882                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu01.data        90394                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu03.data       118003                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu04.data       178148                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu05.data        30280                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu06.data        91275                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu07.data       179448                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu08.data       149054                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu10.data        44006                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu12.data        15000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu13.data        14553                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu15.data        59614                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1000657                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu00.data   1099500475                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu01.data     11490247                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu02.data     11146517                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu03.data     11959717                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu04.data     11721936                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu05.data     11531110                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu06.data     10449890                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu07.data     10909340                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu08.data     11315439                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu09.data     10693925                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu10.data     10931148                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu11.data      9570329                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu12.data      9392750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu13.data     11919033                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu14.data      9078524                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu15.data     11080577                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1262690957                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu00.inst    415463651                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu01.inst     39868163                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu02.inst      4528647                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu03.inst      6044482                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu04.inst      2368517                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu05.inst       861980                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu06.inst      2815458                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu07.inst      7150465                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu08.inst      3664142                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu09.inst     12548687                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu10.inst     11025300                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu11.inst      1942184                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu12.inst      1507058                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu13.inst      5624614                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu14.inst       646523                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu15.inst      1937763                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    517997634                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu00.data    178323129                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu01.data     13158752                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu02.data      9276205                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu03.data     10362996                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu04.data     12103372                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu05.data     12939963                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu06.data      8649613                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu07.data      7564491                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu08.data      8631081                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu09.data      8850064                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu10.data      9731199                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu11.data      6528496                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu12.data      9508807                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu13.data      9923047                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu14.data      9112067                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu15.data     11460275                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    326123557                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.inst    415463651                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.data   1277823604                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.inst     39868163                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.data     24648999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.inst      4528647                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.data     20422722                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.inst      6044482                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.data     22322713                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.inst      2368517                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.data     23825308                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.inst       861980                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.data     24471073                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.inst      2815458                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.data     19099503                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.inst      7150465                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.data     18473831                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.inst      3664142                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.data     19946520                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.inst     12548687                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.data     19543989                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.inst     11025300                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.data     20662347                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.inst      1942184                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.data     16098825                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.inst      1507058                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.data     18901557                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.inst      5624614                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.data     21842080                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.inst       646523                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.data     18190591                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.inst      1937763                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.data     22540852                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2106812148                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.inst    415463651                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.data   1277823604                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.inst     39868163                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.data     24648999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.inst      4528647                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.data     20422722                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.inst      6044482                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.data     22322713                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.inst      2368517                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.data     23825308                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.inst       861980                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.data     24471073                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.inst      2815458                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.data     19099503                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.inst      7150465                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.data     18473831                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.inst      3664142                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.data     19946520                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.inst     12548687                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.data     19543989                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.inst     11025300                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.data     20662347                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.inst      1942184                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.data     16098825                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.inst      1507058                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.data     18901557                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.inst      5624614                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.data     21842080                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.inst       646523                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.data     18190591                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.inst      1937763                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.data     22540852                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2106812148                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu00.data     0.050000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu01.data     0.879310                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu02.data     0.794872                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu03.data     0.923077                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu04.data     0.918919                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu05.data     0.975155                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu06.data     0.905405                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu07.data     0.876923                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu08.data     0.948529                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu09.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu10.data     0.854545                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu11.data     0.250000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu12.data     0.400000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu13.data     0.990099                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu14.data     0.333333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu15.data     0.976190                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.911713                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu00.data     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu01.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu03.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu04.data     0.800000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu05.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu06.data     0.857143                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu07.data     0.923077                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu08.data     0.769231                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu10.data     0.375000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu12.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu13.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu15.data     0.800000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.690722                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu00.data     0.720492                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu01.data     0.362416                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu02.data     0.431818                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu03.data     0.333333                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu04.data     0.358974                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu05.data     0.382979                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu06.data     0.367647                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu07.data     0.337500                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu08.data     0.317365                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu09.data     0.456897                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu10.data     0.363014                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu11.data     0.427184                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu12.data     0.489796                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu13.data     0.459677                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu14.data     0.457447                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu15.data     0.315152                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.644016                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu00.inst     0.245165                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu01.inst     0.210946                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu02.inst     0.022605                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu03.inst     0.028426                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu04.inst     0.011282                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu05.inst     0.004728                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu06.inst     0.015550                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu07.inst     0.032577                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu08.inst     0.016206                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu09.inst     0.082386                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu10.inst     0.054721                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu11.inst     0.019272                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu12.inst     0.012613                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu13.inst     0.038981                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu14.inst     0.006912                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu15.inst     0.009514                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.119651                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu00.data     0.106741                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu01.data     0.113173                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu02.data     0.084314                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu03.data     0.080944                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu04.data     0.081277                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu05.data     0.117188                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu06.data     0.079523                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu07.data     0.053763                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu08.data     0.051546                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu09.data     0.135762                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu10.data     0.088063                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu11.data     0.114068                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu12.data     0.141479                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu13.data     0.149837                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu14.data     0.138158                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu15.data     0.074230                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.099185                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu00.inst     0.245165                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu00.data     0.399865                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.inst     0.210946                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.data     0.167151                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.inst     0.022605                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.data     0.155763                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.inst     0.028426                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.data     0.137435                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.inst     0.011282                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.data     0.132544                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.inst     0.004728                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.data     0.174579                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.inst     0.015550                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.data     0.140845                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.inst     0.032577                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.data     0.109741                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.inst     0.016206                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.data     0.098621                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.inst     0.082386                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.data     0.224880                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.inst     0.054721                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.data     0.149163                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.inst     0.019272                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.data     0.202186                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.inst     0.012613                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.data     0.224939                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.inst     0.038981                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.data     0.238979                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.inst     0.006912                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.data     0.213568                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.inst     0.009514                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.data     0.119454                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.220363                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu00.inst     0.245165                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu00.data     0.399865                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.inst     0.210946                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.data     0.167151                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.inst     0.022605                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.data     0.155763                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.inst     0.028426                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.data     0.137435                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.inst     0.011282                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.data     0.132544                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.inst     0.004728                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.data     0.174579                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.inst     0.015550                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.data     0.140845                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.inst     0.032577                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.data     0.109741                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.inst     0.016206                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.data     0.098621                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.inst     0.082386                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.data     0.224880                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.inst     0.054721                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.data     0.149163                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.inst     0.019272                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.data     0.202186                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.inst     0.012613                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.data     0.224939                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.inst     0.038981                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.data     0.238979                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.inst     0.006912                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.data     0.213568                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.inst     0.009514                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.data     0.119454                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.220363                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu00.data        14275                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu01.data 14987.450980                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu02.data 14852.096774                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu03.data 14985.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu04.data 15092.161765                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu05.data 15053.694268                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu06.data 15001.820896                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu07.data 14908.491228                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu08.data 15029.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu09.data 14868.200000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu10.data 15037.340426                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu11.data        12807                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu12.data 14929.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu13.data 14893.515000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu14.data        13833                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu15.data 14940.634146                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 14974.092042                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu00.data        15441                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu01.data 15065.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu03.data 14750.375000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu04.data 14845.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu05.data        15140                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu06.data 15212.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu07.data        14954                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu08.data 14905.400000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu10.data 14668.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu12.data        15000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu13.data        14553                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu15.data 14903.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 14935.179104                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu00.data 215969.450992                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu01.data 212782.351852                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu02.data 195552.929825                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu03.data 209819.596491                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu04.data 209320.285714                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu05.data 213539.074074                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu06.data 208997.800000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu07.data 202024.814815                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu08.data 213498.849057                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu09.data 201772.169811                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu10.data 206248.075472                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu11.data 217507.477273                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu12.data 195682.291667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu13.data 209105.842105                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu14.data 211128.465116                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu15.data 213088.019231                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 214889.543397                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu00.inst 215601.271925                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu01.inst 215503.583784                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu02.inst 215649.857143                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu03.inst 215874.357143                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu04.inst 215319.727273                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu05.inst       215495                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu06.inst 216573.692308                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu07.inst 216680.757576                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu08.inst 215537.764706                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu09.inst 216356.672414                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu10.inst 216182.352941                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu11.inst 215798.222222                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu12.inst       215294                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu13.inst 216331.307692                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu14.inst 215507.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu15.inst       215307                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 215652.636969                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu00.data 216149.247273                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu01.data 215717.245902                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu02.data 215725.697674                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu03.data 215895.750000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu04.data 216131.642857                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu05.data 215666.050000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu06.data 216240.325000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu07.data 216128.314286                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu08.data 215777.025000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu09.data 215855.219512                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu10.data 216248.866667                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu11.data 217616.533333                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu12.data 216109.250000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu13.data 215718.413043                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu14.data 216953.976190                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu15.data 216231.603774                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 216118.990722                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.inst 215601.271925                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.data 215994.524003                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.inst 215503.583784                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.data 214339.121739                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.inst 215649.857143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.data 204227.220000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.inst 215874.357143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.data 212597.266667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.inst 215319.727273                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.data 212725.964286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.inst       215495                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.data 214658.535088                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.inst 216573.692308                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.data 212216.700000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.inst 216680.757576                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.data 207571.134831                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.inst 215537.764706                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.data 214478.709677                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.inst 216356.672414                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.data 207914.776596                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.inst 216182.352941                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.data 210840.275510                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.inst 215798.222222                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.data 217551.689189                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.inst       215294                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.data 205451.706522                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.inst 216331.307692                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.data 212059.029126                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.inst 215507.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.data 214006.952941                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.inst       215307                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.data 214674.780952                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 215266.388883                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.inst 215601.271925                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.data 215994.524003                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.inst 215503.583784                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.data 214339.121739                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.inst 215649.857143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.data 204227.220000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.inst 215874.357143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.data 212597.266667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.inst 215319.727273                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.data 212725.964286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.inst       215495                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.data 214658.535088                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.inst 216573.692308                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.data 212216.700000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.inst 216680.757576                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.data 207571.134831                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.inst 215537.764706                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.data 214478.709677                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.inst 216356.672414                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.data 207914.776596                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.inst 216182.352941                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.data 210840.275510                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.inst 215798.222222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.data 217551.689189                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.inst       215294                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.data 205451.706522                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.inst 216331.307692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.data 212059.029126                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.inst 215507.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.data 214006.952941                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.inst       215307                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.data 214674.780952                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 215266.388883                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp               3911                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1292                       # Transaction distribution
system.membus.trans_dist::CleanEvict              278                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1782                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            493                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5909                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5838                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3911                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        23414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  23414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       706624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  706624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1198                       # Total snoops (count)
system.membus.snoop_fanout::samples             15693                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15693    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15693                       # Request fanout histogram
system.membus.reqLayer0.occupancy            25794012                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           48745000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.8                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        91275                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        33344                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        28398                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            164                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          139                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           25                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp             40842                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        17778                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        12687                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            9747                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1845                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           523                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2368                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           32                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           32                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9493                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9493                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         20075                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        20768                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side        23068                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side        44897                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side         2156                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side         2769                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side         2312                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side         2424                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side         2470                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side         3325                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side         2443                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side         3493                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side         2059                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side         2876                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side         2044                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side         2736                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side         2560                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side         3458                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side         2664                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side         4000                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side         1652                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side         1587                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side         2314                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side         2639                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side         1011                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side         1270                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side         1233                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side         1362                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side         1546                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side         2006                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side          922                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side         1295                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side         2383                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side         3898                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                136872                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side       973312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side      1635136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side        81856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side        69696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side        88512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side        66368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side        95040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side        78336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side        93952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side        84736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side        77632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side        67008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side        77312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side        65984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side        99008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side        83840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side       103360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side        97536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side        60672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side        42368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side        88448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side        66048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side        34816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side        38080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side        43392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side        40832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side        56256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side        43136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side        31232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side        41984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side        91968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side        91648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4709504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            8812                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            54516                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            2.156816                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           3.763372                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  31193     57.22%     57.22% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   7849     14.40%     71.62% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   2310      4.24%     75.85% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1480      2.71%     78.57% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   1347      2.47%     81.04% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   1281      2.35%     83.39% # Request fanout histogram
system.tol2bus.snoop_fanout::6                   1245      2.28%     85.67% # Request fanout histogram
system.tol2bus.snoop_fanout::7                   1189      2.18%     87.85% # Request fanout histogram
system.tol2bus.snoop_fanout::8                   1065      1.95%     89.81% # Request fanout histogram
system.tol2bus.snoop_fanout::9                    992      1.82%     91.63% # Request fanout histogram
system.tol2bus.snoop_fanout::10                   913      1.67%     93.30% # Request fanout histogram
system.tol2bus.snoop_fanout::11                   845      1.55%     94.85% # Request fanout histogram
system.tol2bus.snoop_fanout::12                   901      1.65%     96.50% # Request fanout histogram
system.tol2bus.snoop_fanout::13                   725      1.33%     97.83% # Request fanout histogram
system.tol2bus.snoop_fanout::14                   743      1.36%     99.20% # Request fanout histogram
system.tol2bus.snoop_fanout::15                   434      0.80%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     4      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             16                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              54516                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          173522852                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          27691881                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          52826976                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3127418                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           4027468                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           3315058                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy           3406801                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           3502120                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           5026865                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy           3476628                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy           5226198                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy          3026927                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy          4364038                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy          3023504                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy          4074898                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy          3637314                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy          5159119                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy          3700206                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy          5985723                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            0.5                       # Layer utilization (%)
system.tol2bus.respLayer18.occupancy          2549202                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer19.occupancy          2281309                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy          3361996                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy          3822772                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer22.occupancy          1691675                       # Layer occupancy (ticks)
system.tol2bus.respLayer22.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer23.occupancy          1751951                       # Layer occupancy (ticks)
system.tol2bus.respLayer23.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy          2007092                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy          1838766                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer26.occupancy          2393686                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer27.occupancy          2599529                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy          1551096                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy          1731623                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer30.occupancy          3367405                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer31.occupancy          5756383                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            0.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
