`tatooine` is the library of reusable digital design modules for synthesis and simulation.

# Synthesis-ready
<table>
    <thead>
        <tr>
            <th rowspan=2>TOP NAME</th> <th rowspan=2>HDL</th> <th colspan=5>COVERAGE</th>
        </tr>
        <tr>
            <th>REPORT</th> <th>LINE</th> <th>TOGGLE</th> <th>COMB</th> <th>FSM</th>
        </tr>
    </thead>
    <tbody>
        <tr>
            <td><a href="syn/random_gaussian">random_gaussian</a></td>
            <td> <a href="https://github.com/scorbetta/rdnv/blob/main/dooku/../tatooine/library/syn/random_gaussian/rtl/vhd/random_gaussian.vhd">VHDL</a>  </td>
            <td> N/A 
            <td>0%</td>
            <td>0%/0%</td>
            <td>0%</td>
            <td>0%/0%</td>
        </tr>
        <tr>
            <td><a href="syn/SDPRAM">SDPRAM</a></td>
            <td> <a href="https://github.com/scorbetta/rdnv/blob/main/dooku/../tatooine/library/syn/SDPRAM/rtl/sv/SDPRAM.sv">SystemVerilog</a>  </td>
            <td> N/A 
            <td>0%</td>
            <td>0%/0%</td>
            <td>0%</td>
            <td>0%/0%</td>
        </tr>
        <tr>
            <td><a href="syn/DELTA_REG">DELTA_REG</a></td>
            <td> <a href="https://github.com/scorbetta/rdnv/blob/main/dooku/../tatooine/library/syn/DELTA_REG/rtl/sv/DELTA_REG.sv">SystemVerilog</a>    <a href="https://github.com/scorbetta/rdnv/blob/main/dooku/../tatooine/library/syn/DELTA_REG/rtl/v/DELTA_REG.v">Verilog</a>  </td>
            <td> N/A 
            <td>0%</td>
            <td>0%/0%</td>
            <td>0%</td>
            <td>0%/0%</td>
        </tr>
        <tr>
            <td><a href="syn/random_uniform">random_uniform</a></td>
            <td> <a href="https://github.com/scorbetta/rdnv/blob/main/dooku/../tatooine/library/syn/random_uniform/rtl/vhd/random_uniform.vhd">VHDL</a>  </td>
            <td> N/A 
            <td>0%</td>
            <td>0%/0%</td>
            <td>0%</td>
            <td>0%/0%</td>
        </tr>
        <tr>
            <td><a href="syn/AXIL2NATIVE">AXIL2NATIVE</a></td>
            <td> <a href="https://github.com/scorbetta/rdnv/blob/main/dooku/../tatooine/library/syn/AXIL2NATIVE/rtl/sv/AXIL2NATIVE.sv">SystemVerilog</a>    <a href="https://github.com/scorbetta/rdnv/blob/main/dooku/../tatooine/library/syn/AXIL2NATIVE/ver/cov-report/v/AXIL2NATIVE.v.gcov.html">Verilog</a>  </td>
            <td> N/A 
            <td>0%</td>
            <td>0%/0%</td>
            <td>0%</td>
            <td>0%/0%</td>
        </tr>
        <tr>
            <td><a href="syn/COUNTER">COUNTER</a></td>
            <td> <a href="https://github.com/scorbetta/rdnv/blob/main/dooku/../tatooine/library/syn/COUNTER/rtl/sv/COUNTER.sv">SystemVerilog</a>    <a href="https://github.com/scorbetta/rdnv/blob/main/dooku/../tatooine/library/syn/COUNTER/rtl/v/COUNTER.v">Verilog</a>  </td>
            <td> N/A 
            <td>0%</td>
            <td>0%/0%</td>
            <td>0%</td>
            <td>0%/0%</td>
        </tr>
        <tr>
            <td><a href="syn/INDEPENDENT_CLOCK_FIFO">INDEPENDENT_CLOCK_FIFO</a></td>
            <td> <a href="https://github.com/scorbetta/rdnv/blob/main/dooku/../tatooine/library/syn/INDEPENDENT_CLOCK_FIFO/rtl/vhd/INDEPENDENT_CLOCK_FIFO.vhd">VHDL</a>  </td>
            <td> N/A 
            <td>0%</td>
            <td>0%/0%</td>
            <td>0%</td>
            <td>0%/0%</td>
        </tr>
        <tr>
            <td><a href="syn/RO_REG">RO_REG</a></td>
            <td> <a href="https://github.com/scorbetta/rdnv/blob/main/dooku/../tatooine/library/syn/RO_REG/rtl/sv/RO_REG.sv">SystemVerilog</a>    <a href="https://github.com/scorbetta/rdnv/blob/main/dooku/../tatooine/library/syn/RO_REG/rtl/v/RO_REG.v">Verilog</a>  </td>
            <td> N/A 
            <td>0%</td>
            <td>0%/0%</td>
            <td>0%</td>
            <td>0%/0%</td>
        </tr>
        <tr>
            <td><a href="syn/COMMON_CLOCK_FIFO">COMMON_CLOCK_FIFO</a></td>
            <td> <a href="https://github.com/scorbetta/rdnv/blob/main/dooku/../tatooine/library/syn/COMMON_CLOCK_FIFO/rtl/sv/COMMON_CLOCK_FIFO.sv">SystemVerilog</a>    <a href="https://github.com/scorbetta/rdnv/blob/main/dooku/../tatooine/library/syn/COMMON_CLOCK_FIFO/rtl/vhd/COMMON_CLOCK_FIFO.vhd">VHDL</a>  </td>
            <td> N/A 
            <td>0%</td>
            <td>0%/0%</td>
            <td>0%</td>
            <td>0%/0%</td>
        </tr>
        <tr>
            <td><a href="syn/EDGE_DETECTOR">EDGE_DETECTOR</a></td>
            <td> <a href="https://github.com/scorbetta/rdnv/blob/main/dooku/../tatooine/library/syn/EDGE_DETECTOR/rtl/sv/EDGE_DETECTOR.sv">SystemVerilog</a>    <a href="https://github.com/scorbetta/rdnv/blob/main/dooku/../tatooine/library/syn/EDGE_DETECTOR/rtl/v/EDGE_DETECTOR.v">Verilog</a>  </td>
            <td> N/A 
            <td>0%</td>
            <td>0%/0%</td>
            <td>0%</td>
            <td>0%/0%</td>
        </tr>
        <tr>
            <td><a href="syn/TDPRAM">TDPRAM</a></td>
            <td> <a href="https://github.com/scorbetta/rdnv/blob/main/dooku/../tatooine/library/syn/TDPRAM/rtl/sv/TDPRAM.sv">SystemVerilog</a>  </td>
            <td> N/A 
            <td>0%</td>
            <td>0%/0%</td>
            <td>0%</td>
            <td>0%/0%</td>
        </tr>
        <tr>
            <td><a href="syn/DDR_RING_BUFFER">DDR_RING_BUFFER</a></td>
            <td> <a href="https://github.com/scorbetta/rdnv/blob/main/dooku/../tatooine/library/syn/DDR_RING_BUFFER/rtl/sv/DDR_RING_BUFFER.sv">SystemVerilog</a>  </td>
            <td> N/A 
            <td>0%</td>
            <td>0%/0%</td>
            <td>0%</td>
            <td>0%/0%</td>
        </tr>
        <tr>
            <td><a href="syn/READ_ENGINE">READ_ENGINE</a></td>
            <td> <a href="https://github.com/scorbetta/rdnv/blob/main/dooku/../tatooine/library/syn/READ_ENGINE/rtl/v/READ_ENGINE.v">Verilog</a>  </td>
            <td> N/A 
            <td>0%</td>
            <td>0%/0%</td>
            <td>0%</td>
            <td>0%/0%</td>
        </tr>
        <tr>
            <td><a href="syn/REGISTER_PIPELINE">REGISTER_PIPELINE</a></td>
            <td> <a href="https://github.com/scorbetta/rdnv/blob/main/dooku/../tatooine/library/syn/REGISTER_PIPELINE/rtl/sv/REGISTER_PIPELINE.sv">SystemVerilog</a>  </td>
            <td> N/A 
            <td>0%</td>
            <td>0%/0%</td>
            <td>0%</td>
            <td>0%/0%</td>
        </tr>
        <tr>
            <td><a href="syn/RW_REG">RW_REG</a></td>
            <td> <a href="https://github.com/scorbetta/rdnv/blob/main/dooku/../tatooine/library/syn/RW_REG/rtl/sv/RW_REG.sv">SystemVerilog</a>    <a href="https://github.com/scorbetta/rdnv/blob/main/dooku/../tatooine/library/syn/RW_REG/ver/RW_REG.cdd">Verilog</a>  </td>
            <td> <a href="../tatooine/library/syn/RW_REG/ver/cov-report.details">report</a></td> 
            <td>0%</td>
            <td>0%/0%</td>
            <td>0%</td>
            <td>0%/0%</td>
        </tr>
    </tbody>
</table>

# Simulation-only
| TOP NAME | BRIEF DESCRIPTION | HDL |
|-|-|-|