<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4818" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4818{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4818{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4818{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4818{left:189px;bottom:943px;letter-spacing:-0.14px;}
#t5_4818{left:526px;bottom:943px;letter-spacing:-0.12px;}
#t6_4818{left:526px;bottom:921px;letter-spacing:-0.12px;word-spacing:-0.76px;}
#t7_4818{left:526px;bottom:904px;letter-spacing:-0.12px;}
#t8_4818{left:526px;bottom:888px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t9_4818{left:526px;bottom:866px;letter-spacing:-0.11px;}
#ta_4818{left:526px;bottom:849px;letter-spacing:-0.11px;}
#tb_4818{left:526px;bottom:833px;letter-spacing:-0.15px;}
#tc_4818{left:189px;bottom:808px;letter-spacing:-0.13px;}
#td_4818{left:526px;bottom:808px;letter-spacing:-0.12px;}
#te_4818{left:526px;bottom:787px;letter-spacing:-0.12px;word-spacing:-0.48px;}
#tf_4818{left:526px;bottom:770px;letter-spacing:-0.12px;}
#tg_4818{left:526px;bottom:753px;letter-spacing:-0.12px;}
#th_4818{left:526px;bottom:736px;letter-spacing:-0.12px;}
#ti_4818{left:189px;bottom:712px;letter-spacing:-0.15px;}
#tj_4818{left:526px;bottom:712px;letter-spacing:-0.11px;}
#tk_4818{left:526px;bottom:690px;letter-spacing:-0.12px;}
#tl_4818{left:526px;bottom:674px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tm_4818{left:526px;bottom:657px;letter-spacing:-0.11px;}
#tn_4818{left:526px;bottom:635px;letter-spacing:-0.11px;}
#to_4818{left:526px;bottom:619px;letter-spacing:-0.09px;}
#tp_4818{left:189px;bottom:594px;letter-spacing:-0.13px;}
#tq_4818{left:526px;bottom:594px;letter-spacing:-0.12px;}
#tr_4818{left:526px;bottom:573px;letter-spacing:-0.11px;}
#ts_4818{left:526px;bottom:556px;letter-spacing:-0.12px;word-spacing:-0.2px;}
#tt_4818{left:526px;bottom:539px;letter-spacing:-0.11px;}
#tu_4818{left:526px;bottom:522px;letter-spacing:-0.12px;}
#tv_4818{left:526px;bottom:501px;letter-spacing:-0.12px;}
#tw_4818{left:526px;bottom:480px;letter-spacing:-0.13px;}
#tx_4818{left:526px;bottom:458px;letter-spacing:-0.13px;}
#ty_4818{left:526px;bottom:437px;letter-spacing:-0.11px;}
#tz_4818{left:526px;bottom:420px;letter-spacing:-0.15px;}
#t10_4818{left:526px;bottom:399px;letter-spacing:-0.11px;}
#t11_4818{left:526px;bottom:382px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t12_4818{left:189px;bottom:357px;letter-spacing:-0.14px;}
#t13_4818{left:526px;bottom:357px;letter-spacing:-0.14px;}
#t14_4818{left:189px;bottom:333px;letter-spacing:-0.14px;}
#t15_4818{left:526px;bottom:333px;letter-spacing:-0.12px;}
#t16_4818{left:526px;bottom:312px;letter-spacing:-0.12px;word-spacing:-0.76px;}
#t17_4818{left:526px;bottom:295px;letter-spacing:-0.12px;}
#t18_4818{left:526px;bottom:278px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t19_4818{left:526px;bottom:257px;letter-spacing:-0.12px;word-spacing:-0.58px;}
#t1a_4818{left:526px;bottom:240px;letter-spacing:-0.11px;}
#t1b_4818{left:189px;bottom:215px;letter-spacing:-0.13px;}
#t1c_4818{left:526px;bottom:215px;letter-spacing:-0.12px;}
#t1d_4818{left:526px;bottom:194px;letter-spacing:-0.12px;word-spacing:-0.48px;}
#t1e_4818{left:526px;bottom:177px;letter-spacing:-0.12px;}
#t1f_4818{left:526px;bottom:160px;letter-spacing:-0.11px;}
#t1g_4818{left:526px;bottom:144px;letter-spacing:-0.12px;}
#t1h_4818{left:89px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1i_4818{left:175px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t1j_4818{left:124px;bottom:1068px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t1k_4818{left:90px;bottom:1049px;letter-spacing:0.12px;word-spacing:-0.03px;}
#t1l_4818{left:213px;bottom:1031px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t1m_4818{left:100px;bottom:1008px;letter-spacing:-0.12px;}
#t1n_4818{left:101px;bottom:991px;letter-spacing:-0.13px;}
#t1o_4818{left:224px;bottom:991px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t1p_4818{left:455px;bottom:991px;letter-spacing:-0.16px;}
#t1q_4818{left:640px;bottom:991px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t1r_4818{left:87px;bottom:967px;letter-spacing:-0.18px;}
#t1s_4818{left:143px;bottom:967px;letter-spacing:-0.14px;}

.s1_4818{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4818{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4818{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4818{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4818{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4818" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4818Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4818" style="-webkit-user-select: none;"><object width="935" height="1210" data="4818/4818.svg" type="image/svg+xml" id="pdf4818" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4818" class="t s1_4818">2-296 </span><span id="t2_4818" class="t s1_4818">Vol. 4 </span>
<span id="t3_4818" class="t s2_4818">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4818" class="t s3_4818">14:0 </span><span id="t5_4818" class="t s3_4818">Platform Power Limit #1 </span>
<span id="t6_4818" class="t s3_4818">Average Power limit value which the platform must not </span>
<span id="t7_4818" class="t s3_4818">exceed over a time window as specified by </span>
<span id="t8_4818" class="t s3_4818">Power_Limit_1_TIME field. </span>
<span id="t9_4818" class="t s3_4818">The default value is the Thermal Design Power (TDP) </span>
<span id="ta_4818" class="t s3_4818">and varies with product skus. The unit is specified in </span>
<span id="tb_4818" class="t s3_4818">MSR_RAPLPOWER_UNIT. </span>
<span id="tc_4818" class="t s3_4818">15 </span><span id="td_4818" class="t s3_4818">Enable Platform Power Limit #1 </span>
<span id="te_4818" class="t s3_4818">When set, enables the processor to apply control policy </span>
<span id="tf_4818" class="t s3_4818">such that the platform power does not exceed </span>
<span id="tg_4818" class="t s3_4818">Platform Power limit #1 over the time window </span>
<span id="th_4818" class="t s3_4818">specified by Power Limit #1 Time Window. </span>
<span id="ti_4818" class="t s3_4818">16 </span><span id="tj_4818" class="t s3_4818">Platform Clamping Limitation #1 </span>
<span id="tk_4818" class="t s3_4818">When set, allows the processor to go below the OS </span>
<span id="tl_4818" class="t s3_4818">requested P states in order to maintain the power </span>
<span id="tm_4818" class="t s3_4818">below specified Platform Power Limit #1 value. </span>
<span id="tn_4818" class="t s3_4818">This bit is writeable only when CPUID (EAX=6):EAX[4] </span>
<span id="to_4818" class="t s3_4818">is set. </span>
<span id="tp_4818" class="t s3_4818">23:17 </span><span id="tq_4818" class="t s3_4818">Time Window for Platform Power Limit #1 </span>
<span id="tr_4818" class="t s3_4818">Specifies the duration of the time window over which </span>
<span id="ts_4818" class="t s3_4818">Platform Power Limit 1 value should be maintained for </span>
<span id="tt_4818" class="t s3_4818">sustained long duration. This field is made up of two </span>
<span id="tu_4818" class="t s3_4818">numbers from the following equation: </span>
<span id="tv_4818" class="t s3_4818">Time Window = (float) ((1+(X/4))*(2^Y)), where: </span>
<span id="tw_4818" class="t s3_4818">X = POWER_LIMIT_1_TIME[23:22] </span>
<span id="tx_4818" class="t s3_4818">Y = POWER_LIMIT_1_TIME[21:17] </span>
<span id="ty_4818" class="t s3_4818">The maximum allowed value in this field is defined in </span>
<span id="tz_4818" class="t s3_4818">MSR_PKG_POWER_INFO[PKG_MAX_WIN]. </span>
<span id="t10_4818" class="t s3_4818">The default value is 0DH, The unit is specified in </span>
<span id="t11_4818" class="t s3_4818">MSR_RAPLPOWER_UNIT[Time Unit]. </span>
<span id="t12_4818" class="t s3_4818">31:24 </span><span id="t13_4818" class="t s3_4818">Reserved </span>
<span id="t14_4818" class="t s3_4818">46:32 </span><span id="t15_4818" class="t s3_4818">Platform Power Limit #2 </span>
<span id="t16_4818" class="t s3_4818">Average Power limit value which the platform must not </span>
<span id="t17_4818" class="t s3_4818">exceed over the Short Duration time window chosen </span>
<span id="t18_4818" class="t s3_4818">by the processor. </span>
<span id="t19_4818" class="t s3_4818">The recommended default value is 1.25 times the Long </span>
<span id="t1a_4818" class="t s3_4818">Duration Power Limit (i.e., Platform Power Limit # 1). </span>
<span id="t1b_4818" class="t s3_4818">47 </span><span id="t1c_4818" class="t s3_4818">Enable Platform Power Limit #2 </span>
<span id="t1d_4818" class="t s3_4818">When set, enables the processor to apply control policy </span>
<span id="t1e_4818" class="t s3_4818">such that the platform power does not exceed </span>
<span id="t1f_4818" class="t s3_4818">Platform Power limit #2 over the Short Duration time </span>
<span id="t1g_4818" class="t s3_4818">window. </span>
<span id="t1h_4818" class="t s4_4818">Table 2-39. </span><span id="t1i_4818" class="t s4_4818">Additional MSRs Supported by 6th Generation, 7th Generation, 8th Generation, 9th Generation, </span>
<span id="t1j_4818" class="t s4_4818">10th Generation, 11th Generation, 12th Generation, and 13th Generation Intel® Core™ Processors, </span>
<span id="t1k_4818" class="t s4_4818">Intel® Xeon® Scalable Processor Family, 2nd, 3rd, and 4th Generation Intel® Xeon® Scalable Processor Family, </span>
<span id="t1l_4818" class="t s4_4818">8th Generation Intel® Core™ i3 Processors, and Intel® Xeon® E Processors </span>
<span id="t1m_4818" class="t s5_4818">Register </span>
<span id="t1n_4818" class="t s5_4818">Address </span><span id="t1o_4818" class="t s5_4818">Register Name / Bit Fields </span><span id="t1p_4818" class="t s5_4818">Scope </span><span id="t1q_4818" class="t s5_4818">Bit Description </span>
<span id="t1r_4818" class="t s5_4818">Hex </span><span id="t1s_4818" class="t s5_4818">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
