Classic Timing Analyzer report for Ozy_Janus
Sun Mar 04 10:22:08 2007
Quartus II Version 6.1 Build 201 11/27/2006 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'IFCLK'
  6. Clock Setup: 'BCLK'
  7. Clock Setup: 'CLK_12MHZ'
  8. Clock Setup: 'SPI_SCK'
  9. Clock Setup: 'FX2_CLK'
 10. Clock Hold: 'IFCLK'
 11. Clock Hold: 'BCLK'
 12. Clock Hold: 'CLK_12MHZ'
 13. Clock Hold: 'SPI_SCK'
 14. Clock Hold: 'FX2_CLK'
 15. tsu
 16. tco
 17. tpd
 18. th
 19. Ignored Timing Assignments
 20. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------+-----------+----------------------------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+--------------+
; Type                         ; Slack     ; Required Time                    ; Actual Time                                    ; From                                                                                                                           ; To                                                                                                                                                    ; From Clock ; To Clock  ; Failed Paths ;
+------------------------------+-----------+----------------------------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+--------------+
; Worst-case tsu               ; N/A       ; None                             ; 8.888 ns                                       ; LRCLK                                                                                                                          ; AD_state[1]                                                                                                                                           ; --         ; BCLK      ; 0            ;
; Worst-case tco               ; N/A       ; None                             ; 15.093 ns                                      ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM146                          ; DEBUG_LED0                                                                                                                                            ; IFCLK      ; --        ; 0            ;
; Worst-case tpd               ; N/A       ; None                             ; 10.451 ns                                      ; FLAGC                                                                                                                          ; DEBUG_LED1                                                                                                                                            ; --         ; --        ; 0            ;
; Worst-case th                ; N/A       ; None                             ; -1.368 ns                                      ; CDOUT                                                                                                                          ; Tx_q[0]                                                                                                                                               ; --         ; CLK_12MHZ ; 0            ;
; Clock Setup: 'IFCLK'         ; 10.381 ns ; 48.00 MHz ( period = 20.833 ns ) ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; Rx_register[5]                                                                                                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_datain_reg0 ; IFCLK      ; IFCLK     ; 0            ;
; Clock Setup: 'SPI_SCK'       ; 13.583 ns ; 48.00 MHz ( period = 20.833 ns ) ; 137.93 MHz ( period = 7.250 ns )               ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4]                                                                   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]                                                                                               ; SPI_SCK    ; SPI_SCK   ; 0            ;
; Clock Setup: 'FX2_CLK'       ; 17.140 ns ; 48.00 MHz ( period = 20.833 ns ) ; 270.78 MHz ( period = 3.693 ns )               ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1                                                                          ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0]                                                                                                ; FX2_CLK    ; FX2_CLK   ; 0            ;
; Clock Setup: 'BCLK'          ; 30.744 ns ; 12.29 MHz ( period = 81.380 ns ) ; 50.27 MHz ( period = 19.892 ns )               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; sync_count[4]                                                                                                                                         ; BCLK       ; BCLK      ; 0            ;
; Clock Setup: 'CLK_12MHZ'     ; 33.509 ns ; 12.29 MHz ( period = 81.380 ns ) ; 69.63 MHz ( period = 14.362 ns )               ; CCdata[32]                                                                                                                     ; CC~reg0                                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0            ;
; Clock Hold: 'IFCLK'          ; 0.499 ns  ; 48.00 MHz ( period = 20.833 ns ) ; N/A                                            ; RX_wait[0]                                                                                                                     ; RX_wait[0]                                                                                                                                            ; IFCLK      ; IFCLK     ; 0            ;
; Clock Hold: 'BCLK'           ; 0.499 ns  ; 12.29 MHz ( period = 81.380 ns ) ; N/A                                            ; have_sync                                                                                                                      ; have_sync                                                                                                                                             ; BCLK       ; BCLK      ; 0            ;
; Clock Hold: 'CLK_12MHZ'      ; 0.499 ns  ; 12.29 MHz ( period = 81.380 ns ) ; N/A                                            ; CCstate.00                                                                                                                     ; CCstate.00                                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0            ;
; Clock Hold: 'SPI_SCK'        ; 0.499 ns  ; 48.00 MHz ( period = 20.833 ns ) ; N/A                                            ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd                                                                             ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd                                                                                                    ; SPI_SCK    ; SPI_SCK   ; 0            ;
; Clock Hold: 'FX2_CLK'        ; 1.200 ns  ; 48.00 MHz ( period = 20.833 ns ) ; N/A                                            ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1                                                                          ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2                                                                                                 ; FX2_CLK    ; FX2_CLK   ; 0            ;
; Total number of failed paths ;           ;                                  ;                                                ;                                                                                                                                ;                                                                                                                                                       ;            ;           ; 0            ;
+------------------------------+-----------+----------------------------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                               ;
+-------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Option                                                ; Setting            ; From            ; To                        ; Entity Name ;
+-------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Device Name                                           ; EP2C8Q208C8        ;                 ;                           ;             ;
; Timing Models                                         ; Final              ;                 ;                           ;             ;
; Default hold multicycle                               ; Same as Multicycle ;                 ;                           ;             ;
; Cut paths between unrelated clock domains             ; On                 ;                 ;                           ;             ;
; Cut off read during write signal paths                ; On                 ;                 ;                           ;             ;
; Cut off feedback from I/O pins                        ; On                 ;                 ;                           ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;                 ;                           ;             ;
; fmax Requirement                                      ; 48 MHz             ;                 ;                           ;             ;
; Ignore Clock Settings                                 ; Off                ;                 ;                           ;             ;
; Analyze latches as synchronous elements               ; On                 ;                 ;                           ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;                 ;                           ;             ;
; Enable Clock Latency                                  ; Off                ;                 ;                           ;             ;
; Number of source nodes to report per destination node ; 10                 ;                 ;                           ;             ;
; Number of destination nodes to report                 ; 10                 ;                 ;                           ;             ;
; Number of paths to report                             ; 200                ;                 ;                           ;             ;
; Report Minimum Timing Checks                          ; Off                ;                 ;                           ;             ;
; Use Fast Timing Models                                ; Off                ;                 ;                           ;             ;
; Report IO Paths Separately                            ; Off                ;                 ;                           ;             ;
; Clock Settings                                        ; BCLK to AK5394A    ;                 ; BCLK                      ;             ;
; Clock Settings                                        ; CBCLK to TLV320    ;                 ; CBCLK                     ;             ;
; Clock Settings                                        ; CLK_12MHZ          ;                 ; CLK_12MHZ                 ;             ;
; Clock Settings                                        ; CLRCLK to TLV320   ;                 ; CLRCLK                    ;             ;
; Clock Settings                                        ; 48MHz clock        ;                 ; IFCLK                     ;             ;
; Clock Settings                                        ; LRCLK to AD5394A   ;                 ; LRCLK                     ;             ;
; Cut Timing Path                                       ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe10|dffe11a ; dcfifo_6bf1 ;
; Cut Timing Path                                       ; On                 ; rdptr_g         ; ws_dgrp|dffpipe14|dffe15a ; dcfifo_6bf1 ;
; Cut Timing Path                                       ; On                 ; rdptr_g         ; ws_dgrp|dffpipe9|dffe10a  ; dcfifo_jic1 ;
+-------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                   ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type          ; Fmax Requirement ; Early Latency ; Late Latency ; Based on  ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+--------+--------------+
; IFCLK           ; 48MHz clock        ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; BCLK            ; BCLK to AK5394A    ; User Pin      ; 12.29 MHz        ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 1                   ; AUTO   ;              ;
; LRCLK           ; LRCLK to AD5394A   ; User Pin      ; 0.19 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 64                  ; AUTO   ;              ;
; CLK_12MHZ       ; CLK_12MHZ          ; User Pin      ; 12.29 MHz        ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; CBCLK           ; CBCLK to TLV320    ; Internal Node ; 3.07 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 4                   ; AUTO   ;              ;
; CLRCLK          ; CLRCLK to TLV320   ; Internal Node ; 0.05 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 256                 ; AUTO   ;              ;
; SPI_SCK         ;                    ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; FX2_CLK         ;                    ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+--------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'IFCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                             ; To                                                                                                                                                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 10.381 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_register[5]                                                                                                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 13.996 ns                 ; 3.615 ns                ;
; 10.402 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_register[3]                                                                                                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 14.016 ns                 ; 3.614 ns                ;
; 10.673 ns                               ; None                                                ; Rx_register[11]                                                                                                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 13.969 ns                 ; 3.296 ns                ;
; 10.685 ns                               ; None                                                ; Rx_register[13]                                                                                                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 13.967 ns                 ; 3.282 ns                ;
; 10.695 ns                               ; None                                                ; Rx_register[15]                                                                                                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 14.004 ns                 ; 3.309 ns                ;
; 10.727 ns                               ; None                                                ; Rx_register[2]                                                                                                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 14.018 ns                 ; 3.291 ns                ;
; 10.732 ns                               ; None                                                ; Rx_register[8]                                                                                                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 14.015 ns                 ; 3.283 ns                ;
; 10.826 ns                               ; None                                                ; Rx_register[9]                                                                                                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 14.007 ns                 ; 3.181 ns                ;
; 11.048 ns                               ; None                                                ; Rx_register[7]                                                                                                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 13.986 ns                 ; 2.938 ns                ;
; 11.112 ns                               ; None                                                ; Rx_register[12]                                                                                                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 14.002 ns                 ; 2.890 ns                ;
; 11.132 ns                               ; None                                                ; Rx_register[0]                                                                                                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 14.012 ns                 ; 2.880 ns                ;
; 11.140 ns                               ; None                                                ; Rx_register[14]                                                                                                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 13.994 ns                 ; 2.854 ns                ;
; 11.434 ns                               ; None                                                ; Rx_register[4]                                                                                                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 13.988 ns                 ; 2.554 ns                ;
; 12.124 ns                               ; None                                                ; Rx_register[10]                                                                                                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 13.970 ns                 ; 1.846 ns                ;
; 12.126 ns                               ; None                                                ; Rx_register[1]                                                                                                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 13.961 ns                 ; 1.835 ns                ;
; 12.146 ns                               ; None                                                ; Rx_register[6]                                                                                                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 13.990 ns                 ; 1.844 ns                ;
; 13.632 ns                               ; 138.87 MHz ( period = 7.201 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM146            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM140                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 6.937 ns                ;
; 13.664 ns                               ; 139.49 MHz ( period = 7.169 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~96_OTERM148            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM140                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.570 ns                 ; 6.906 ns                ;
; 13.872 ns                               ; 143.66 MHz ( period = 6.961 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM146            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM146                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 6.697 ns                ;
; 13.904 ns                               ; 144.32 MHz ( period = 6.929 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~96_OTERM148            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM146                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.570 ns                 ; 6.666 ns                ;
; 14.007 ns                               ; 146.50 MHz ( period = 6.826 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM142            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM140                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 6.562 ns                ;
; 14.134 ns                               ; 149.28 MHz ( period = 6.699 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM140            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM140                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 6.435 ns                ;
; 14.247 ns                               ; 151.84 MHz ( period = 6.586 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM142            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM146                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 6.322 ns                ;
; 14.326 ns                               ; 153.68 MHz ( period = 6.507 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM146            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~96_OTERM148                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.568 ns                 ; 6.242 ns                ;
; 14.358 ns                               ; 154.44 MHz ( period = 6.475 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~96_OTERM148            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~96_OTERM148                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 6.211 ns                ;
; 14.374 ns                               ; 154.82 MHz ( period = 6.459 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM140            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM146                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 6.195 ns                ;
; 14.701 ns                               ; 163.08 MHz ( period = 6.132 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM142            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~96_OTERM148                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.568 ns                 ; 5.867 ns                ;
; 14.717 ns                               ; 163.51 MHz ( period = 6.116 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM146            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM142                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 5.852 ns                ;
; 14.749 ns                               ; 164.37 MHz ( period = 6.084 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~96_OTERM148            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM142                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.570 ns                 ; 5.821 ns                ;
; 14.828 ns                               ; 166.53 MHz ( period = 6.005 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM140            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~96_OTERM148                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.568 ns                 ; 5.740 ns                ;
; 15.014 ns                               ; 171.85 MHz ( period = 5.819 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera0_OTERM44  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM140                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.566 ns                 ; 5.552 ns                ;
; 15.092 ns                               ; 174.19 MHz ( period = 5.741 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM142            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM142                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 5.477 ns                ;
; 15.219 ns                               ; 178.13 MHz ( period = 5.614 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM140            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM142                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 5.350 ns                ;
; 15.222 ns                               ; 178.22 MHz ( period = 5.611 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|parity_OTERM46     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM140                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.566 ns                 ; 5.344 ns                ;
; 15.254 ns                               ; 179.24 MHz ( period = 5.579 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera0_OTERM44  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM146                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.566 ns                 ; 5.312 ns                ;
; 15.462 ns                               ; 186.19 MHz ( period = 5.371 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|parity_OTERM46     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM146                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.566 ns                 ; 5.104 ns                ;
; 15.505 ns                               ; 187.69 MHz ( period = 5.328 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera1_OTERM42  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM140                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.566 ns                 ; 5.061 ns                ;
; 15.600 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM146            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg11  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.616 ns                 ; 5.016 ns                ;
; 15.600 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM146            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg10  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.616 ns                 ; 5.016 ns                ;
; 15.600 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM146            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg9   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.616 ns                 ; 5.016 ns                ;
; 15.600 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM146            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg8   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.616 ns                 ; 5.016 ns                ;
; 15.600 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM146            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg7   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.616 ns                 ; 5.016 ns                ;
; 15.600 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM146            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg6   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.616 ns                 ; 5.016 ns                ;
; 15.600 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM146            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg5   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.616 ns                 ; 5.016 ns                ;
; 15.600 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM146            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg4   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.616 ns                 ; 5.016 ns                ;
; 15.600 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM146            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg3   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.616 ns                 ; 5.016 ns                ;
; 15.600 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM146            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg2   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.616 ns                 ; 5.016 ns                ;
; 15.600 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM146            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg1   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.616 ns                 ; 5.016 ns                ;
; 15.600 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM146            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.616 ns                 ; 5.016 ns                ;
; 15.600 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM146            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.596 ns                 ; 4.996 ns                ;
; 15.600 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM146            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_we_reg         ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.616 ns                 ; 5.016 ns                ;
; 15.632 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~96_OTERM148            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg11  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.617 ns                 ; 4.985 ns                ;
; 15.632 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~96_OTERM148            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg10  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.617 ns                 ; 4.985 ns                ;
; 15.632 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~96_OTERM148            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg9   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.617 ns                 ; 4.985 ns                ;
; 15.632 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~96_OTERM148            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg8   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.617 ns                 ; 4.985 ns                ;
; 15.632 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~96_OTERM148            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg7   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.617 ns                 ; 4.985 ns                ;
; 15.632 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~96_OTERM148            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg6   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.617 ns                 ; 4.985 ns                ;
; 15.632 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~96_OTERM148            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg5   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.617 ns                 ; 4.985 ns                ;
; 15.632 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~96_OTERM148            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg4   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.617 ns                 ; 4.985 ns                ;
; 15.632 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~96_OTERM148            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg3   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.617 ns                 ; 4.985 ns                ;
; 15.632 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~96_OTERM148            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg2   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.617 ns                 ; 4.985 ns                ;
; 15.632 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~96_OTERM148            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg1   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.617 ns                 ; 4.985 ns                ;
; 15.632 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~96_OTERM148            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.617 ns                 ; 4.985 ns                ;
; 15.632 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~96_OTERM148            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.597 ns                 ; 4.965 ns                ;
; 15.632 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~96_OTERM148            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_we_reg         ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.617 ns                 ; 4.985 ns                ;
; 15.708 ns                               ; 195.12 MHz ( period = 5.125 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera0_OTERM44  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~96_OTERM148                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.565 ns                 ; 4.857 ns                ;
; 15.745 ns                               ; 196.54 MHz ( period = 5.088 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera1_OTERM42  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM146                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.566 ns                 ; 4.821 ns                ;
; 15.823 ns                               ; 199.60 MHz ( period = 5.010 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera5_OTERM34  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM140                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.566 ns                 ; 4.743 ns                ;
; 15.845 ns                               ; 200.48 MHz ( period = 4.988 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera2_OTERM40  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM140                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.566 ns                 ; 4.721 ns                ;
; 15.848 ns                               ; 200.60 MHz ( period = 4.985 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM146            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera12_OTERM20                                         ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.572 ns                 ; 4.724 ns                ;
; 15.880 ns                               ; 201.90 MHz ( period = 4.953 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~96_OTERM148            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera12_OTERM20                                         ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.573 ns                 ; 4.693 ns                ;
; 15.916 ns                               ; 203.38 MHz ( period = 4.917 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|parity_OTERM46     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~96_OTERM148                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.565 ns                 ; 4.649 ns                ;
; 15.934 ns                               ; 204.12 MHz ( period = 4.899 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM146            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera11_OTERM22                                         ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.572 ns                 ; 4.638 ns                ;
; 15.963 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM146            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg11 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.597 ns                 ; 4.634 ns                ;
; 15.963 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM146            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg10 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.597 ns                 ; 4.634 ns                ;
; 15.963 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM146            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg9  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.597 ns                 ; 4.634 ns                ;
; 15.963 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM146            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg8  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.597 ns                 ; 4.634 ns                ;
; 15.963 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM146            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg7  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.597 ns                 ; 4.634 ns                ;
; 15.963 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM146            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg6  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.597 ns                 ; 4.634 ns                ;
; 15.963 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM146            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg5  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.597 ns                 ; 4.634 ns                ;
; 15.963 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM146            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg4  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.597 ns                 ; 4.634 ns                ;
; 15.963 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM146            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg3  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.597 ns                 ; 4.634 ns                ;
; 15.963 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM146            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg2  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.597 ns                 ; 4.634 ns                ;
; 15.963 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM146            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg1  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.597 ns                 ; 4.634 ns                ;
; 15.963 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM146            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg0  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.597 ns                 ; 4.634 ns                ;
; 15.963 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM146            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.577 ns                 ; 4.614 ns                ;
; 15.963 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM146            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_we_reg        ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.597 ns                 ; 4.634 ns                ;
; 15.966 ns                               ; 205.47 MHz ( period = 4.867 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~96_OTERM148            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera11_OTERM22                                         ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.573 ns                 ; 4.607 ns                ;
; 15.975 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM142            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg11  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.616 ns                 ; 4.641 ns                ;
; 15.975 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM142            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg10  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.616 ns                 ; 4.641 ns                ;
; 15.975 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM142            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg9   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.616 ns                 ; 4.641 ns                ;
; 15.975 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM142            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg8   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.616 ns                 ; 4.641 ns                ;
; 15.975 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM142            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg7   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.616 ns                 ; 4.641 ns                ;
; 15.975 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM142            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg6   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.616 ns                 ; 4.641 ns                ;
; 15.975 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM142            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg5   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.616 ns                 ; 4.641 ns                ;
; 15.975 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM142            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg4   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.616 ns                 ; 4.641 ns                ;
; 15.975 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM142            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg3   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.616 ns                 ; 4.641 ns                ;
; 15.975 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM142            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg2   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.616 ns                 ; 4.641 ns                ;
; 15.975 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM142            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg1   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.616 ns                 ; 4.641 ns                ;
; 15.975 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM142            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.616 ns                 ; 4.641 ns                ;
; 15.975 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM142            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.596 ns                 ; 4.621 ns                ;
; 15.975 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM142            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_we_reg         ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.616 ns                 ; 4.641 ns                ;
; 15.981 ns                               ; 206.10 MHz ( period = 4.852 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera3_OTERM38  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM140                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.566 ns                 ; 4.585 ns                ;
; 15.983 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM146            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg11  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.587 ns                 ; 4.604 ns                ;
; 15.983 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM146            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg10  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.587 ns                 ; 4.604 ns                ;
; 15.983 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM146            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg9   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.587 ns                 ; 4.604 ns                ;
; 15.983 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM146            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg8   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.587 ns                 ; 4.604 ns                ;
; 15.983 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM146            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg7   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.587 ns                 ; 4.604 ns                ;
; 15.983 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM146            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg6   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.587 ns                 ; 4.604 ns                ;
; 15.983 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM146            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg5   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.587 ns                 ; 4.604 ns                ;
; 15.983 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM146            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg4   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.587 ns                 ; 4.604 ns                ;
; 15.983 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM146            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg3   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.587 ns                 ; 4.604 ns                ;
; 15.983 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM146            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg2   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.587 ns                 ; 4.604 ns                ;
; 15.983 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM146            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg1   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.587 ns                 ; 4.604 ns                ;
; 15.983 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM146            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.587 ns                 ; 4.604 ns                ;
; 15.983 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM146            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.567 ns                 ; 4.584 ns                ;
; 15.983 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM146            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_we_reg         ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.587 ns                 ; 4.604 ns                ;
; 15.995 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~96_OTERM148            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg11 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.598 ns                 ; 4.603 ns                ;
; 15.995 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~96_OTERM148            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg10 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.598 ns                 ; 4.603 ns                ;
; 15.995 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~96_OTERM148            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg9  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.598 ns                 ; 4.603 ns                ;
; 15.995 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~96_OTERM148            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg8  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.598 ns                 ; 4.603 ns                ;
; 15.995 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~96_OTERM148            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg7  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.598 ns                 ; 4.603 ns                ;
; 15.995 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~96_OTERM148            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg6  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.598 ns                 ; 4.603 ns                ;
; 15.995 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~96_OTERM148            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg5  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.598 ns                 ; 4.603 ns                ;
; 15.995 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~96_OTERM148            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg4  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.598 ns                 ; 4.603 ns                ;
; 15.995 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~96_OTERM148            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg3  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.598 ns                 ; 4.603 ns                ;
; 15.995 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~96_OTERM148            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg2  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.598 ns                 ; 4.603 ns                ;
; 15.995 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~96_OTERM148            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg1  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.598 ns                 ; 4.603 ns                ;
; 15.995 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~96_OTERM148            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg0  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.598 ns                 ; 4.603 ns                ;
; 15.995 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~96_OTERM148            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.578 ns                 ; 4.583 ns                ;
; 15.995 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~96_OTERM148            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_we_reg        ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.598 ns                 ; 4.603 ns                ;
; 16.015 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~96_OTERM148            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg11  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.588 ns                 ; 4.573 ns                ;
; 16.015 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~96_OTERM148            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg10  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.588 ns                 ; 4.573 ns                ;
; 16.015 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~96_OTERM148            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg9   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.588 ns                 ; 4.573 ns                ;
; 16.015 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~96_OTERM148            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg8   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.588 ns                 ; 4.573 ns                ;
; 16.015 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~96_OTERM148            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg7   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.588 ns                 ; 4.573 ns                ;
; 16.015 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~96_OTERM148            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg6   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.588 ns                 ; 4.573 ns                ;
; 16.015 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~96_OTERM148            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg5   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.588 ns                 ; 4.573 ns                ;
; 16.015 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~96_OTERM148            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg4   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.588 ns                 ; 4.573 ns                ;
; 16.015 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~96_OTERM148            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg3   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.588 ns                 ; 4.573 ns                ;
; 16.015 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~96_OTERM148            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg2   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.588 ns                 ; 4.573 ns                ;
; 16.015 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~96_OTERM148            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg1   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.588 ns                 ; 4.573 ns                ;
; 16.015 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~96_OTERM148            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.588 ns                 ; 4.573 ns                ;
; 16.015 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~96_OTERM148            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.568 ns                 ; 4.553 ns                ;
; 16.015 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~96_OTERM148            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_we_reg         ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.588 ns                 ; 4.573 ns                ;
; 16.017 ns                               ; 207.64 MHz ( period = 4.816 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM36  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM140                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.566 ns                 ; 4.549 ns                ;
; 16.020 ns                               ; 207.77 MHz ( period = 4.813 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM146            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera10_OTERM24                                         ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.572 ns                 ; 4.552 ns                ;
; 16.052 ns                               ; 209.16 MHz ( period = 4.781 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~96_OTERM148            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera10_OTERM24                                         ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.573 ns                 ; 4.521 ns                ;
; 16.055 ns                               ; 209.29 MHz ( period = 4.778 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera6_OTERM32  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM140                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.566 ns                 ; 4.511 ns                ;
; 16.063 ns                               ; 209.64 MHz ( period = 4.770 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera5_OTERM34  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM146                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.566 ns                 ; 4.503 ns                ;
; 16.085 ns                               ; 210.61 MHz ( period = 4.748 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera2_OTERM40  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM146                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.566 ns                 ; 4.481 ns                ;
; 16.099 ns                               ; 211.24 MHz ( period = 4.734 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera0_OTERM44  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM142                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.566 ns                 ; 4.467 ns                ;
; 16.102 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM140            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg11  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.616 ns                 ; 4.514 ns                ;
; 16.102 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM140            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg10  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.616 ns                 ; 4.514 ns                ;
; 16.102 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM140            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg9   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.616 ns                 ; 4.514 ns                ;
; 16.102 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM140            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg8   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.616 ns                 ; 4.514 ns                ;
; 16.102 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM140            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg7   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.616 ns                 ; 4.514 ns                ;
; 16.102 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM140            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg6   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.616 ns                 ; 4.514 ns                ;
; 16.102 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM140            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg5   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.616 ns                 ; 4.514 ns                ;
; 16.102 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM140            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg4   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.616 ns                 ; 4.514 ns                ;
; 16.102 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM140            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg3   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.616 ns                 ; 4.514 ns                ;
; 16.102 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM140            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg2   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.616 ns                 ; 4.514 ns                ;
; 16.102 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM140            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg1   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.616 ns                 ; 4.514 ns                ;
; 16.102 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM140            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.616 ns                 ; 4.514 ns                ;
; 16.102 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM140            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.596 ns                 ; 4.494 ns                ;
; 16.102 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM140            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_we_reg         ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.616 ns                 ; 4.514 ns                ;
; 16.106 ns                               ; 211.55 MHz ( period = 4.727 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM146            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera9_OTERM26                                          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.572 ns                 ; 4.466 ns                ;
; 16.136 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera12_OTERM20 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg11  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.613 ns                 ; 4.477 ns                ;
; 16.138 ns                               ; 212.99 MHz ( period = 4.695 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~96_OTERM148            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera9_OTERM26                                          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.573 ns                 ; 4.435 ns                ;
; 16.192 ns                               ; 215.47 MHz ( period = 4.641 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM146            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera8_OTERM28                                          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.572 ns                 ; 4.380 ns                ;
; 16.199 ns                               ; 215.80 MHz ( period = 4.634 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera1_OTERM42  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~96_OTERM148                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.565 ns                 ; 4.366 ns                ;
; 16.221 ns                               ; 216.83 MHz ( period = 4.612 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera3_OTERM38  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM146                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.566 ns                 ; 4.345 ns                ;
; 16.223 ns                               ; 216.92 MHz ( period = 4.610 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM142            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera12_OTERM20                                         ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.572 ns                 ; 4.349 ns                ;
; 16.224 ns                               ; 216.97 MHz ( period = 4.609 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~96_OTERM148            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera8_OTERM28                                          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.573 ns                 ; 4.349 ns                ;
; 16.257 ns                               ; 218.53 MHz ( period = 4.576 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM36  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM146                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.566 ns                 ; 4.309 ns                ;
; 16.278 ns                               ; 219.54 MHz ( period = 4.555 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM146            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera7_OTERM30                                          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.572 ns                 ; 4.294 ns                ;
; 16.295 ns                               ; 220.36 MHz ( period = 4.538 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera6_OTERM32  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM146                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.566 ns                 ; 4.271 ns                ;
; 16.301 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM146            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_address_reg11 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.630 ns                 ; 4.329 ns                ;
; 16.301 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM146            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_address_reg10 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.630 ns                 ; 4.329 ns                ;
; 16.301 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM146            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_address_reg9  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.630 ns                 ; 4.329 ns                ;
; 16.301 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM146            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_address_reg8  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.630 ns                 ; 4.329 ns                ;
; 16.301 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM146            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_address_reg7  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.630 ns                 ; 4.329 ns                ;
; 16.301 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM146            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_address_reg6  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.630 ns                 ; 4.329 ns                ;
; 16.301 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM146            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_address_reg5  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.630 ns                 ; 4.329 ns                ;
; 16.301 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM146            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_address_reg4  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.630 ns                 ; 4.329 ns                ;
; 16.301 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM146            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_address_reg3  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.630 ns                 ; 4.329 ns                ;
; 16.301 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM146            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_address_reg2  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.630 ns                 ; 4.329 ns                ;
; 16.301 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM146            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_address_reg1  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.630 ns                 ; 4.329 ns                ;
; 16.301 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM146            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_address_reg0  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.630 ns                 ; 4.329 ns                ;
; 16.301 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM146            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.610 ns                 ; 4.309 ns                ;
; 16.301 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM146            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_we_reg        ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.630 ns                 ; 4.329 ns                ;
; 16.307 ns                               ; 220.95 MHz ( period = 4.526 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|parity_OTERM46     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM142                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.566 ns                 ; 4.259 ns                ;
; 16.307 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera11_OTERM22 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg11  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.613 ns                 ; 4.306 ns                ;
; 16.309 ns                               ; 221.04 MHz ( period = 4.524 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM142            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera11_OTERM22                                         ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.572 ns                 ; 4.263 ns                ;
; 16.309 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM146            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg11  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.622 ns                 ; 4.313 ns                ;
; 16.309 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM146            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg10  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.622 ns                 ; 4.313 ns                ;
; 16.309 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM146            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg9   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.622 ns                 ; 4.313 ns                ;
; 16.309 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM146            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg8   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.622 ns                 ; 4.313 ns                ;
; 16.309 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM146            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg7   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.622 ns                 ; 4.313 ns                ;
; 16.309 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM146            ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_address_reg6   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.622 ns                 ; 4.313 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                  ;                                                                                                                                                          ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'BCLK'                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                           ; To              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 30.744 ns                               ; 50.27 MHz ( period = 19.892 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.216 ns                 ; 8.472 ns                ;
; 30.744 ns                               ; 50.27 MHz ( period = 19.892 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.216 ns                 ; 8.472 ns                ;
; 30.744 ns                               ; 50.27 MHz ( period = 19.892 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.216 ns                 ; 8.472 ns                ;
; 30.744 ns                               ; 50.27 MHz ( period = 19.892 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.216 ns                 ; 8.472 ns                ;
; 30.744 ns                               ; 50.27 MHz ( period = 19.892 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.216 ns                 ; 8.472 ns                ;
; 30.744 ns                               ; 50.27 MHz ( period = 19.892 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.216 ns                 ; 8.472 ns                ;
; 30.744 ns                               ; 50.27 MHz ( period = 19.892 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.216 ns                 ; 8.472 ns                ;
; 30.744 ns                               ; 50.27 MHz ( period = 19.892 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.216 ns                 ; 8.472 ns                ;
; 30.744 ns                               ; 50.27 MHz ( period = 19.892 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.216 ns                 ; 8.472 ns                ;
; 30.974 ns                               ; 51.46 MHz ( period = 19.432 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 38.878 ns                 ; 7.904 ns                ;
; 30.974 ns                               ; 51.46 MHz ( period = 19.432 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 38.878 ns                 ; 7.904 ns                ;
; 30.974 ns                               ; 51.46 MHz ( period = 19.432 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 38.878 ns                 ; 7.904 ns                ;
; 30.974 ns                               ; 51.46 MHz ( period = 19.432 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 38.878 ns                 ; 7.904 ns                ;
; 30.974 ns                               ; 51.46 MHz ( period = 19.432 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 38.878 ns                 ; 7.904 ns                ;
; 30.974 ns                               ; 51.46 MHz ( period = 19.432 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 38.878 ns                 ; 7.904 ns                ;
; 30.974 ns                               ; 51.46 MHz ( period = 19.432 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 38.878 ns                 ; 7.904 ns                ;
; 30.974 ns                               ; 51.46 MHz ( period = 19.432 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 38.878 ns                 ; 7.904 ns                ;
; 30.974 ns                               ; 51.46 MHz ( period = 19.432 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 38.878 ns                 ; 7.904 ns                ;
; 30.992 ns                               ; 51.56 MHz ( period = 19.396 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.345 ns                 ; 8.353 ns                ;
; 30.992 ns                               ; 51.56 MHz ( period = 19.396 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.345 ns                 ; 8.353 ns                ;
; 30.992 ns                               ; 51.56 MHz ( period = 19.396 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.345 ns                 ; 8.353 ns                ;
; 30.992 ns                               ; 51.56 MHz ( period = 19.396 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.345 ns                 ; 8.353 ns                ;
; 30.992 ns                               ; 51.56 MHz ( period = 19.396 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.345 ns                 ; 8.353 ns                ;
; 30.992 ns                               ; 51.56 MHz ( period = 19.396 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.345 ns                 ; 8.353 ns                ;
; 30.992 ns                               ; 51.56 MHz ( period = 19.396 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.345 ns                 ; 8.353 ns                ;
; 30.992 ns                               ; 51.56 MHz ( period = 19.396 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.345 ns                 ; 8.353 ns                ;
; 30.992 ns                               ; 51.56 MHz ( period = 19.396 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.345 ns                 ; 8.353 ns                ;
; 31.019 ns                               ; 51.70 MHz ( period = 19.342 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.277 ns                 ; 8.258 ns                ;
; 31.019 ns                               ; 51.70 MHz ( period = 19.342 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.277 ns                 ; 8.258 ns                ;
; 31.019 ns                               ; 51.70 MHz ( period = 19.342 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.277 ns                 ; 8.258 ns                ;
; 31.019 ns                               ; 51.70 MHz ( period = 19.342 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.277 ns                 ; 8.258 ns                ;
; 31.019 ns                               ; 51.70 MHz ( period = 19.342 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.277 ns                 ; 8.258 ns                ;
; 31.019 ns                               ; 51.70 MHz ( period = 19.342 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.277 ns                 ; 8.258 ns                ;
; 31.019 ns                               ; 51.70 MHz ( period = 19.342 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.277 ns                 ; 8.258 ns                ;
; 31.019 ns                               ; 51.70 MHz ( period = 19.342 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.277 ns                 ; 8.258 ns                ;
; 31.019 ns                               ; 51.70 MHz ( period = 19.342 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.277 ns                 ; 8.258 ns                ;
; 31.051 ns                               ; 51.87 MHz ( period = 19.278 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.305 ns                 ; 8.254 ns                ;
; 31.051 ns                               ; 51.87 MHz ( period = 19.278 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.305 ns                 ; 8.254 ns                ;
; 31.051 ns                               ; 51.87 MHz ( period = 19.278 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.305 ns                 ; 8.254 ns                ;
; 31.051 ns                               ; 51.87 MHz ( period = 19.278 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.305 ns                 ; 8.254 ns                ;
; 31.051 ns                               ; 51.87 MHz ( period = 19.278 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.305 ns                 ; 8.254 ns                ;
; 31.051 ns                               ; 51.87 MHz ( period = 19.278 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.305 ns                 ; 8.254 ns                ;
; 31.051 ns                               ; 51.87 MHz ( period = 19.278 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.305 ns                 ; 8.254 ns                ;
; 31.051 ns                               ; 51.87 MHz ( period = 19.278 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.305 ns                 ; 8.254 ns                ;
; 31.051 ns                               ; 51.87 MHz ( period = 19.278 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.305 ns                 ; 8.254 ns                ;
; 31.100 ns                               ; 52.14 MHz ( period = 19.180 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]  ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 38.859 ns                 ; 7.759 ns                ;
; 31.100 ns                               ; 52.14 MHz ( period = 19.180 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]  ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 38.859 ns                 ; 7.759 ns                ;
; 31.100 ns                               ; 52.14 MHz ( period = 19.180 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]  ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 38.859 ns                 ; 7.759 ns                ;
; 31.100 ns                               ; 52.14 MHz ( period = 19.180 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]  ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 38.859 ns                 ; 7.759 ns                ;
; 31.100 ns                               ; 52.14 MHz ( period = 19.180 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]  ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 38.859 ns                 ; 7.759 ns                ;
; 31.100 ns                               ; 52.14 MHz ( period = 19.180 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]  ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 38.859 ns                 ; 7.759 ns                ;
; 31.100 ns                               ; 52.14 MHz ( period = 19.180 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]  ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 38.859 ns                 ; 7.759 ns                ;
; 31.100 ns                               ; 52.14 MHz ( period = 19.180 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]  ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 38.859 ns                 ; 7.759 ns                ;
; 31.100 ns                               ; 52.14 MHz ( period = 19.180 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]  ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 38.859 ns                 ; 7.759 ns                ;
; 31.171 ns                               ; 52.53 MHz ( period = 19.038 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]  ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 38.887 ns                 ; 7.716 ns                ;
; 31.596 ns                               ; 54.98 MHz ( period = 18.188 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.278 ns                 ; 7.682 ns                ;
; 31.596 ns                               ; 54.98 MHz ( period = 18.188 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.278 ns                 ; 7.682 ns                ;
; 31.596 ns                               ; 54.98 MHz ( period = 18.188 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.278 ns                 ; 7.682 ns                ;
; 31.596 ns                               ; 54.98 MHz ( period = 18.188 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.278 ns                 ; 7.682 ns                ;
; 31.596 ns                               ; 54.98 MHz ( period = 18.188 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.278 ns                 ; 7.682 ns                ;
; 31.596 ns                               ; 54.98 MHz ( period = 18.188 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.278 ns                 ; 7.682 ns                ;
; 31.596 ns                               ; 54.98 MHz ( period = 18.188 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.278 ns                 ; 7.682 ns                ;
; 31.596 ns                               ; 54.98 MHz ( period = 18.188 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.278 ns                 ; 7.682 ns                ;
; 31.596 ns                               ; 54.98 MHz ( period = 18.188 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.278 ns                 ; 7.682 ns                ;
; 31.767 ns                               ; 56.03 MHz ( period = 17.846 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]  ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 38.880 ns                 ; 7.113 ns                ;
; 31.767 ns                               ; 56.03 MHz ( period = 17.846 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]  ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 38.880 ns                 ; 7.113 ns                ;
; 31.767 ns                               ; 56.03 MHz ( period = 17.846 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]  ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 38.880 ns                 ; 7.113 ns                ;
; 31.767 ns                               ; 56.03 MHz ( period = 17.846 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]  ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 38.880 ns                 ; 7.113 ns                ;
; 31.767 ns                               ; 56.03 MHz ( period = 17.846 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]  ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 38.880 ns                 ; 7.113 ns                ;
; 31.767 ns                               ; 56.03 MHz ( period = 17.846 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]  ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 38.880 ns                 ; 7.113 ns                ;
; 31.767 ns                               ; 56.03 MHz ( period = 17.846 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]  ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 38.880 ns                 ; 7.113 ns                ;
; 31.767 ns                               ; 56.03 MHz ( period = 17.846 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]  ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 38.880 ns                 ; 7.113 ns                ;
; 31.767 ns                               ; 56.03 MHz ( period = 17.846 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]  ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 38.880 ns                 ; 7.113 ns                ;
; 31.838 ns                               ; 56.48 MHz ( period = 17.704 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]  ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 38.908 ns                 ; 7.070 ns                ;
; 31.936 ns                               ; 57.12 MHz ( period = 17.508 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]  ; state_PWM.00001 ; BCLK       ; BCLK     ; 40.690 ns                   ; 38.887 ns                 ; 6.951 ns                ;
; 31.957 ns                               ; 57.25 MHz ( period = 17.466 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.266 ns                 ; 7.309 ns                ;
; 31.957 ns                               ; 57.25 MHz ( period = 17.466 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.266 ns                 ; 7.309 ns                ;
; 31.957 ns                               ; 57.25 MHz ( period = 17.466 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.266 ns                 ; 7.309 ns                ;
; 31.957 ns                               ; 57.25 MHz ( period = 17.466 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.266 ns                 ; 7.309 ns                ;
; 31.957 ns                               ; 57.25 MHz ( period = 17.466 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.266 ns                 ; 7.309 ns                ;
; 31.957 ns                               ; 57.25 MHz ( period = 17.466 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.266 ns                 ; 7.309 ns                ;
; 31.957 ns                               ; 57.25 MHz ( period = 17.466 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.266 ns                 ; 7.309 ns                ;
; 31.957 ns                               ; 57.25 MHz ( period = 17.466 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.266 ns                 ; 7.309 ns                ;
; 31.957 ns                               ; 57.25 MHz ( period = 17.466 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.266 ns                 ; 7.309 ns                ;
; 32.416 ns                               ; 60.43 MHz ( period = 16.548 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.244 ns                 ; 6.828 ns                ;
; 32.481 ns                               ; 60.91 MHz ( period = 16.418 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11] ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.209 ns                 ; 6.728 ns                ;
; 32.481 ns                               ; 60.91 MHz ( period = 16.418 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11] ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.209 ns                 ; 6.728 ns                ;
; 32.481 ns                               ; 60.91 MHz ( period = 16.418 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11] ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.209 ns                 ; 6.728 ns                ;
; 32.481 ns                               ; 60.91 MHz ( period = 16.418 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11] ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.209 ns                 ; 6.728 ns                ;
; 32.481 ns                               ; 60.91 MHz ( period = 16.418 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11] ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.209 ns                 ; 6.728 ns                ;
; 32.481 ns                               ; 60.91 MHz ( period = 16.418 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11] ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.209 ns                 ; 6.728 ns                ;
; 32.481 ns                               ; 60.91 MHz ( period = 16.418 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11] ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.209 ns                 ; 6.728 ns                ;
; 32.481 ns                               ; 60.91 MHz ( period = 16.418 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11] ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.209 ns                 ; 6.728 ns                ;
; 32.481 ns                               ; 60.91 MHz ( period = 16.418 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11] ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.209 ns                 ; 6.728 ns                ;
; 32.603 ns                               ; 61.83 MHz ( period = 16.174 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]  ; state_PWM.00001 ; BCLK       ; BCLK     ; 40.690 ns                   ; 38.908 ns                 ; 6.305 ns                ;
; 32.646 ns                               ; 62.16 MHz ( period = 16.088 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 38.906 ns                 ; 6.260 ns                ;
; 32.664 ns                               ; 62.30 MHz ( period = 16.052 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.373 ns                 ; 6.709 ns                ;
; 32.691 ns                               ; 62.51 MHz ( period = 15.998 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.305 ns                 ; 6.614 ns                ;
; 32.723 ns                               ; 62.76 MHz ( period = 15.934 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.333 ns                 ; 6.610 ns                ;
; 32.809 ns                               ; 63.44 MHz ( period = 15.762 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]  ; state_PWM.00100 ; BCLK       ; BCLK     ; 40.690 ns                   ; 38.887 ns                 ; 6.078 ns                ;
; 32.887 ns                               ; 64.08 MHz ( period = 15.606 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; Rx_control_0[0] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.258 ns                 ; 6.371 ns                ;
; 32.887 ns                               ; 64.08 MHz ( period = 15.606 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; Rx_control_0[7] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.258 ns                 ; 6.371 ns                ;
; 32.887 ns                               ; 64.08 MHz ( period = 15.606 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; Rx_control_0[5] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.258 ns                 ; 6.371 ns                ;
; 32.887 ns                               ; 64.08 MHz ( period = 15.606 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; Rx_control_0[4] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.258 ns                 ; 6.371 ns                ;
; 32.887 ns                               ; 64.08 MHz ( period = 15.606 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; Rx_control_0[6] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.258 ns                 ; 6.371 ns                ;
; 32.887 ns                               ; 64.08 MHz ( period = 15.606 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; Rx_control_0[2] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.258 ns                 ; 6.371 ns                ;
; 32.887 ns                               ; 64.08 MHz ( period = 15.606 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; Rx_control_0[3] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.258 ns                 ; 6.371 ns                ;
; 32.887 ns                               ; 64.08 MHz ( period = 15.606 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; Rx_control_0[1] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.258 ns                 ; 6.371 ns                ;
; 32.935 ns                               ; 64.47 MHz ( period = 15.510 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]  ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 38.858 ns                 ; 5.923 ns                ;
; 33.117 ns                               ; 66.02 MHz ( period = 15.146 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; Rx_control_0[0] ; BCLK       ; BCLK     ; 40.690 ns                   ; 38.920 ns                 ; 5.803 ns                ;
; 33.117 ns                               ; 66.02 MHz ( period = 15.146 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; Rx_control_0[7] ; BCLK       ; BCLK     ; 40.690 ns                   ; 38.920 ns                 ; 5.803 ns                ;
; 33.117 ns                               ; 66.02 MHz ( period = 15.146 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; Rx_control_0[5] ; BCLK       ; BCLK     ; 40.690 ns                   ; 38.920 ns                 ; 5.803 ns                ;
; 33.117 ns                               ; 66.02 MHz ( period = 15.146 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; Rx_control_0[4] ; BCLK       ; BCLK     ; 40.690 ns                   ; 38.920 ns                 ; 5.803 ns                ;
; 33.117 ns                               ; 66.02 MHz ( period = 15.146 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; Rx_control_0[6] ; BCLK       ; BCLK     ; 40.690 ns                   ; 38.920 ns                 ; 5.803 ns                ;
; 33.117 ns                               ; 66.02 MHz ( period = 15.146 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; Rx_control_0[2] ; BCLK       ; BCLK     ; 40.690 ns                   ; 38.920 ns                 ; 5.803 ns                ;
; 33.117 ns                               ; 66.02 MHz ( period = 15.146 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; Rx_control_0[3] ; BCLK       ; BCLK     ; 40.690 ns                   ; 38.920 ns                 ; 5.803 ns                ;
; 33.117 ns                               ; 66.02 MHz ( period = 15.146 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; Rx_control_0[1] ; BCLK       ; BCLK     ; 40.690 ns                   ; 38.920 ns                 ; 5.803 ns                ;
; 33.135 ns                               ; 66.18 MHz ( period = 15.110 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; Rx_control_0[0] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.387 ns                 ; 6.252 ns                ;
; 33.135 ns                               ; 66.18 MHz ( period = 15.110 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; Rx_control_0[7] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.387 ns                 ; 6.252 ns                ;
; 33.135 ns                               ; 66.18 MHz ( period = 15.110 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; Rx_control_0[5] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.387 ns                 ; 6.252 ns                ;
; 33.135 ns                               ; 66.18 MHz ( period = 15.110 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; Rx_control_0[4] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.387 ns                 ; 6.252 ns                ;
; 33.135 ns                               ; 66.18 MHz ( period = 15.110 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; Rx_control_0[6] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.387 ns                 ; 6.252 ns                ;
; 33.135 ns                               ; 66.18 MHz ( period = 15.110 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; Rx_control_0[2] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.387 ns                 ; 6.252 ns                ;
; 33.135 ns                               ; 66.18 MHz ( period = 15.110 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; Rx_control_0[3] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.387 ns                 ; 6.252 ns                ;
; 33.135 ns                               ; 66.18 MHz ( period = 15.110 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; Rx_control_0[1] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.387 ns                 ; 6.252 ns                ;
; 33.162 ns                               ; 66.42 MHz ( period = 15.056 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; Rx_control_0[0] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.319 ns                 ; 6.157 ns                ;
; 33.162 ns                               ; 66.42 MHz ( period = 15.056 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; Rx_control_0[7] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.319 ns                 ; 6.157 ns                ;
; 33.162 ns                               ; 66.42 MHz ( period = 15.056 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; Rx_control_0[5] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.319 ns                 ; 6.157 ns                ;
; 33.162 ns                               ; 66.42 MHz ( period = 15.056 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; Rx_control_0[4] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.319 ns                 ; 6.157 ns                ;
; 33.162 ns                               ; 66.42 MHz ( period = 15.056 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; Rx_control_0[6] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.319 ns                 ; 6.157 ns                ;
; 33.162 ns                               ; 66.42 MHz ( period = 15.056 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; Rx_control_0[2] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.319 ns                 ; 6.157 ns                ;
; 33.162 ns                               ; 66.42 MHz ( period = 15.056 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; Rx_control_0[3] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.319 ns                 ; 6.157 ns                ;
; 33.162 ns                               ; 66.42 MHz ( period = 15.056 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; Rx_control_0[1] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.319 ns                 ; 6.157 ns                ;
; 33.181 ns                               ; 66.59 MHz ( period = 15.018 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; state_PWM.00001 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.244 ns                 ; 6.063 ns                ;
; 33.194 ns                               ; 66.70 MHz ( period = 14.992 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; Rx_control_0[0] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.347 ns                 ; 6.153 ns                ;
; 33.194 ns                               ; 66.70 MHz ( period = 14.992 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; Rx_control_0[7] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.347 ns                 ; 6.153 ns                ;
; 33.194 ns                               ; 66.70 MHz ( period = 14.992 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; Rx_control_0[5] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.347 ns                 ; 6.153 ns                ;
; 33.194 ns                               ; 66.70 MHz ( period = 14.992 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; Rx_control_0[4] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.347 ns                 ; 6.153 ns                ;
; 33.194 ns                               ; 66.70 MHz ( period = 14.992 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; Rx_control_0[6] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.347 ns                 ; 6.153 ns                ;
; 33.194 ns                               ; 66.70 MHz ( period = 14.992 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; Rx_control_0[2] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.347 ns                 ; 6.153 ns                ;
; 33.194 ns                               ; 66.70 MHz ( period = 14.992 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; Rx_control_0[3] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.347 ns                 ; 6.153 ns                ;
; 33.194 ns                               ; 66.70 MHz ( period = 14.992 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; Rx_control_0[1] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.347 ns                 ; 6.153 ns                ;
; 33.195 ns                               ; 66.71 MHz ( period = 14.990 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]  ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.260 ns                 ; 6.065 ns                ;
; 33.195 ns                               ; 66.71 MHz ( period = 14.990 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]  ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.260 ns                 ; 6.065 ns                ;
; 33.195 ns                               ; 66.71 MHz ( period = 14.990 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]  ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.260 ns                 ; 6.065 ns                ;
; 33.195 ns                               ; 66.71 MHz ( period = 14.990 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]  ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.260 ns                 ; 6.065 ns                ;
; 33.195 ns                               ; 66.71 MHz ( period = 14.990 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]  ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.260 ns                 ; 6.065 ns                ;
; 33.195 ns                               ; 66.71 MHz ( period = 14.990 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]  ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.260 ns                 ; 6.065 ns                ;
; 33.195 ns                               ; 66.71 MHz ( period = 14.990 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]  ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.260 ns                 ; 6.065 ns                ;
; 33.195 ns                               ; 66.71 MHz ( period = 14.990 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]  ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.260 ns                 ; 6.065 ns                ;
; 33.195 ns                               ; 66.71 MHz ( period = 14.990 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]  ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.260 ns                 ; 6.065 ns                ;
; 33.266 ns                               ; 67.35 MHz ( period = 14.848 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]  ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.288 ns                 ; 6.022 ns                ;
; 33.268 ns                               ; 67.37 MHz ( period = 14.844 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.306 ns                 ; 6.038 ns                ;
; 33.340 ns                               ; 68.03 MHz ( period = 14.700 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]  ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 38.830 ns                 ; 5.490 ns                ;
; 33.340 ns                               ; 68.03 MHz ( period = 14.700 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]  ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 38.830 ns                 ; 5.490 ns                ;
; 33.340 ns                               ; 68.03 MHz ( period = 14.700 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]  ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 38.830 ns                 ; 5.490 ns                ;
; 33.340 ns                               ; 68.03 MHz ( period = 14.700 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]  ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 38.830 ns                 ; 5.490 ns                ;
; 33.340 ns                               ; 68.03 MHz ( period = 14.700 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]  ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 38.830 ns                 ; 5.490 ns                ;
; 33.340 ns                               ; 68.03 MHz ( period = 14.700 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]  ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 38.830 ns                 ; 5.490 ns                ;
; 33.340 ns                               ; 68.03 MHz ( period = 14.700 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]  ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 38.830 ns                 ; 5.490 ns                ;
; 33.340 ns                               ; 68.03 MHz ( period = 14.700 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]  ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 38.830 ns                 ; 5.490 ns                ;
; 33.340 ns                               ; 68.03 MHz ( period = 14.700 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]  ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 38.830 ns                 ; 5.490 ns                ;
; 33.404 ns                               ; 68.62 MHz ( period = 14.572 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]  ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.217 ns                 ; 5.813 ns                ;
; 33.411 ns                               ; 68.69 MHz ( period = 14.558 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; state_PWM.00001 ; BCLK       ; BCLK     ; 40.690 ns                   ; 38.906 ns                 ; 5.495 ns                ;
; 33.429 ns                               ; 68.86 MHz ( period = 14.522 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; state_PWM.00001 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.373 ns                 ; 5.944 ns                ;
; 33.456 ns                               ; 69.12 MHz ( period = 14.468 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; state_PWM.00001 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.305 ns                 ; 5.849 ns                ;
; 33.476 ns                               ; 69.31 MHz ( period = 14.428 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]  ; state_PWM.00100 ; BCLK       ; BCLK     ; 40.690 ns                   ; 38.908 ns                 ; 5.432 ns                ;
; 33.488 ns                               ; 69.43 MHz ( period = 14.404 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; state_PWM.00001 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.333 ns                 ; 5.845 ns                ;
; 33.629 ns                               ; 70.81 MHz ( period = 14.122 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.294 ns                 ; 5.665 ns                ;
; 33.700 ns                               ; 71.53 MHz ( period = 13.980 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]  ; state_PWM.00001 ; BCLK       ; BCLK     ; 40.690 ns                   ; 38.858 ns                 ; 5.158 ns                ;
; 33.739 ns                               ; 71.93 MHz ( period = 13.902 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; Rx_control_0[0] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.320 ns                 ; 5.581 ns                ;
; 33.739 ns                               ; 71.93 MHz ( period = 13.902 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; Rx_control_0[7] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.320 ns                 ; 5.581 ns                ;
; 33.739 ns                               ; 71.93 MHz ( period = 13.902 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; Rx_control_0[5] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.320 ns                 ; 5.581 ns                ;
; 33.739 ns                               ; 71.93 MHz ( period = 13.902 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; Rx_control_0[4] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.320 ns                 ; 5.581 ns                ;
; 33.739 ns                               ; 71.93 MHz ( period = 13.902 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; Rx_control_0[6] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.320 ns                 ; 5.581 ns                ;
; 33.739 ns                               ; 71.93 MHz ( period = 13.902 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; Rx_control_0[2] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.320 ns                 ; 5.581 ns                ;
; 33.739 ns                               ; 71.93 MHz ( period = 13.902 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; Rx_control_0[3] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.320 ns                 ; 5.581 ns                ;
; 33.739 ns                               ; 71.93 MHz ( period = 13.902 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; Rx_control_0[1] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.320 ns                 ; 5.581 ns                ;
; 33.809 ns                               ; 72.66 MHz ( period = 13.762 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]  ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.189 ns                 ; 5.380 ns                ;
; 33.809 ns                               ; 72.66 MHz ( period = 13.762 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]  ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.320 ns                 ; 5.511 ns                ;
; 33.809 ns                               ; 72.66 MHz ( period = 13.762 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]  ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.189 ns                 ; 5.380 ns                ;
; 33.809 ns                               ; 72.66 MHz ( period = 13.762 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]  ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.320 ns                 ; 5.511 ns                ;
; 33.809 ns                               ; 72.66 MHz ( period = 13.762 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]  ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.189 ns                 ; 5.380 ns                ;
; 33.809 ns                               ; 72.66 MHz ( period = 13.762 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]  ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.320 ns                 ; 5.511 ns                ;
; 33.809 ns                               ; 72.66 MHz ( period = 13.762 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]  ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.189 ns                 ; 5.380 ns                ;
; 33.809 ns                               ; 72.66 MHz ( period = 13.762 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]  ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.320 ns                 ; 5.511 ns                ;
; 33.809 ns                               ; 72.66 MHz ( period = 13.762 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]  ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.189 ns                 ; 5.380 ns                ;
; 33.809 ns                               ; 72.66 MHz ( period = 13.762 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]  ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.320 ns                 ; 5.511 ns                ;
; 33.809 ns                               ; 72.66 MHz ( period = 13.762 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]  ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.189 ns                 ; 5.380 ns                ;
; 33.809 ns                               ; 72.66 MHz ( period = 13.762 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]  ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.320 ns                 ; 5.511 ns                ;
; 33.809 ns                               ; 72.66 MHz ( period = 13.762 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]  ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.189 ns                 ; 5.380 ns                ;
; 33.809 ns                               ; 72.66 MHz ( period = 13.762 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]  ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.320 ns                 ; 5.511 ns                ;
; 33.809 ns                               ; 72.66 MHz ( period = 13.762 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]  ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.189 ns                 ; 5.380 ns                ;
; 33.809 ns                               ; 72.66 MHz ( period = 13.762 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]  ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.320 ns                 ; 5.511 ns                ;
; 33.809 ns                               ; 72.66 MHz ( period = 13.762 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[4]  ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.189 ns                 ; 5.380 ns                ;
; 33.809 ns                               ; 72.66 MHz ( period = 13.762 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]  ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.320 ns                 ; 5.511 ns                ;
; 33.836 ns                               ; 72.95 MHz ( period = 13.708 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; state_PWM.00100 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.244 ns                 ; 5.408 ns                ;
; 33.837 ns                               ; 72.96 MHz ( period = 13.706 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; state_PWM.00010 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.244 ns                 ; 5.407 ns                ;
; 33.880 ns                               ; 73.42 MHz ( period = 13.620 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]  ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.348 ns                 ; 5.468 ns                ;
; 34.031 ns                               ; 75.09 MHz ( period = 13.318 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]  ; state_PWM.00001 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.288 ns                 ; 5.257 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                ;                 ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK_12MHZ'                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------+-------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                              ; To                                        ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------+-------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; 33.509 ns                               ; 69.63 MHz ( period = 14.362 ns )                    ; CCdata[32]                                                                        ; CC~reg0                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.427 ns                 ; 6.918 ns                ;
; 33.523 ns                               ; 69.76 MHz ( period = 14.334 ns )                    ; CCdata[18]                                                                        ; CC~reg0                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.437 ns                 ; 6.914 ns                ;
; 33.596 ns                               ; 70.48 MHz ( period = 14.188 ns )                    ; CCdata[16]                                                                        ; CC~reg0                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.429 ns                 ; 6.833 ns                ;
; 33.596 ns                               ; 70.48 MHz ( period = 14.188 ns )                    ; CCdata[40]                                                                        ; CC~reg0                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.427 ns                 ; 6.831 ns                ;
; 33.813 ns                               ; 72.71 MHz ( period = 13.754 ns )                    ; CCdata[17]                                                                        ; CC~reg0                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.437 ns                 ; 6.624 ns                ;
; 34.179 ns                               ; 76.79 MHz ( period = 13.022 ns )                    ; CCdata[33]                                                                        ; CC~reg0                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.427 ns                 ; 6.248 ns                ;
; 34.249 ns                               ; 77.63 MHz ( period = 12.882 ns )                    ; CCdata[22]                                                                        ; CC~reg0                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.437 ns                 ; 6.188 ns                ;
; 34.258 ns                               ; 77.74 MHz ( period = 12.864 ns )                    ; CCdata[24]                                                                        ; CC~reg0                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.429 ns                 ; 6.171 ns                ;
; 34.263 ns                               ; 77.80 MHz ( period = 12.854 ns )                    ; CCdata[42]                                                                        ; CC~reg0                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.427 ns                 ; 6.164 ns                ;
; 34.455 ns                               ; 80.19 MHz ( period = 12.470 ns )                    ; CCdata[34]                                                                        ; CC~reg0                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.427 ns                 ; 5.972 ns                ;
; 34.463 ns                               ; 80.30 MHz ( period = 12.454 ns )                    ; CCdata[43]                                                                        ; CC~reg0                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.427 ns                 ; 5.964 ns                ;
; 34.540 ns                               ; 81.30 MHz ( period = 12.300 ns )                    ; CCdata[25]                                                                        ; CC~reg0                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.437 ns                 ; 5.897 ns                ;
; 34.576 ns                               ; 81.78 MHz ( period = 12.228 ns )                    ; CCdata[15]                                                                        ; CC~reg0                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.429 ns                 ; 5.853 ns                ;
; 34.683 ns                               ; 83.24 MHz ( period = 12.014 ns )                    ; CCdata[19]                                                                        ; CC~reg0                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.437 ns                 ; 5.754 ns                ;
; 34.696 ns                               ; 83.42 MHz ( period = 11.988 ns )                    ; CCdata[28]                                                                        ; CC~reg0                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.427 ns                 ; 5.731 ns                ;
; 34.829 ns                               ; 85.31 MHz ( period = 11.722 ns )                    ; CCdata[29]                                                                        ; CC~reg0                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.427 ns                 ; 5.598 ns                ;
; 34.913 ns                               ; 86.55 MHz ( period = 11.554 ns )                    ; CCdata[26]                                                                        ; CC~reg0                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.437 ns                 ; 5.524 ns                ;
; 35.008 ns                               ; 88.00 MHz ( period = 11.364 ns )                    ; CCdata[36]                                                                        ; CC~reg0                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.427 ns                 ; 5.419 ns                ;
; 35.124 ns                               ; 89.83 MHz ( period = 11.132 ns )                    ; CCdata[41]                                                                        ; CC~reg0                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.427 ns                 ; 5.303 ns                ;
; 35.167 ns                               ; 90.53 MHz ( period = 11.046 ns )                    ; CCdata[35]                                                                        ; CC~reg0                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.427 ns                 ; 5.260 ns                ;
; 35.240 ns                               ; 91.74 MHz ( period = 10.900 ns )                    ; CCdata[20]                                                                        ; CC~reg0                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.429 ns                 ; 5.189 ns                ;
; 35.249 ns                               ; 91.89 MHz ( period = 10.882 ns )                    ; CCdata[14]                                                                        ; CC~reg0                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.429 ns                 ; 5.180 ns                ;
; 35.408 ns                               ; 94.66 MHz ( period = 10.564 ns )                    ; CCdata[23]                                                                        ; CC~reg0                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.437 ns                 ; 5.029 ns                ;
; 35.585 ns                               ; 97.94 MHz ( period = 10.210 ns )                    ; CCdata[30]                                                                        ; CC~reg0                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.437 ns                 ; 4.852 ns                ;
; 35.641 ns                               ; 99.03 MHz ( period = 10.098 ns )                    ; CCdata[12]                                                                        ; CC~reg0                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.429 ns                 ; 4.788 ns                ;
; 35.677 ns                               ; 99.74 MHz ( period = 10.026 ns )                    ; CCdata[37]                                                                        ; CC~reg0                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.427 ns                 ; 4.750 ns                ;
; 35.682 ns                               ; 99.84 MHz ( period = 10.016 ns )                    ; CCdata[31]                                                                        ; CC~reg0                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.437 ns                 ; 4.755 ns                ;
; 35.806 ns                               ; 102.38 MHz ( period = 9.768 ns )                    ; CCdata[21]                                                                        ; CC~reg0                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.427 ns                 ; 4.621 ns                ;
; 36.056 ns                               ; 107.90 MHz ( period = 9.268 ns )                    ; CCdata[38]                                                                        ; CC~reg0                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.427 ns                 ; 4.371 ns                ;
; 36.278 ns                               ; 113.33 MHz ( period = 8.824 ns )                    ; CCdata[13]                                                                        ; CC~reg0                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.429 ns                 ; 4.151 ns                ;
; 36.405 ns                               ; 116.69 MHz ( period = 8.570 ns )                    ; CCdata[27]                                                                        ; CC~reg0                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.437 ns                 ; 4.032 ns                ;
; 36.724 ns                               ; 126.07 MHz ( period = 7.932 ns )                    ; CCdata[39]                                                                        ; CC~reg0                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.427 ns                 ; 3.703 ns                ;
; 37.202 ns                               ; 143.35 MHz ( period = 6.976 ns )                    ; CCdata[48]                                                                        ; CC~reg0                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.427 ns                 ; 3.225 ns                ;
; 38.925 ns                               ; 283.29 MHz ( period = 3.530 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SIQO|local_left_sample[4]   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.551 ns                 ; 4.626 ns                ;
; 39.015 ns                               ; 298.51 MHz ( period = 3.350 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SAO|local_right_sample[9]   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.550 ns                 ; 4.535 ns                ;
; 39.015 ns                               ; 298.51 MHz ( period = 3.350 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SAO|local_right_sample[8]   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.550 ns                 ; 4.535 ns                ;
; 39.015 ns                               ; 298.51 MHz ( period = 3.350 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SAO|local_right_sample[0]   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.550 ns                 ; 4.535 ns                ;
; 39.015 ns                               ; 298.51 MHz ( period = 3.350 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SAO|local_right_sample[2]   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.550 ns                 ; 4.535 ns                ;
; 39.015 ns                               ; 298.51 MHz ( period = 3.350 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SAO|local_right_sample[12]  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.550 ns                 ; 4.535 ns                ;
; 39.015 ns                               ; 298.51 MHz ( period = 3.350 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SAO|local_right_sample[13]  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.550 ns                 ; 4.535 ns                ;
; 39.015 ns                               ; 298.51 MHz ( period = 3.350 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SAO|local_right_sample[6]   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.550 ns                 ; 4.535 ns                ;
; 39.015 ns                               ; 298.51 MHz ( period = 3.350 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SAO|local_right_sample[4]   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.550 ns                 ; 4.535 ns                ;
; 39.015 ns                               ; 298.51 MHz ( period = 3.350 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SAO|local_right_sample[11]  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.550 ns                 ; 4.535 ns                ;
; 39.015 ns                               ; 298.51 MHz ( period = 3.350 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SAO|local_right_sample[10]  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.550 ns                 ; 4.535 ns                ;
; 39.015 ns                               ; 298.51 MHz ( period = 3.350 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SAO|local_right_sample[15]  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.550 ns                 ; 4.535 ns                ;
; 39.015 ns                               ; 298.51 MHz ( period = 3.350 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SAO|local_right_sample[14]  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.550 ns                 ; 4.535 ns                ;
; 39.015 ns                               ; 298.51 MHz ( period = 3.350 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SAO|local_right_sample[7]   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.550 ns                 ; 4.535 ns                ;
; 39.015 ns                               ; 298.51 MHz ( period = 3.350 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SAO|local_right_sample[5]   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.550 ns                 ; 4.535 ns                ;
; 39.290 ns                               ; 357.14 MHz ( period = 2.800 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SIQO|local_left_sample[3]   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.553 ns                 ; 4.263 ns                ;
; 39.290 ns                               ; 357.14 MHz ( period = 2.800 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SIQO|local_left_sample[13]  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.553 ns                 ; 4.263 ns                ;
; 39.290 ns                               ; 357.14 MHz ( period = 2.800 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SIQO|local_left_sample[7]   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.553 ns                 ; 4.263 ns                ;
; 39.294 ns                               ; 358.17 MHz ( period = 2.792 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SIQO|local_left_sample[0]   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.552 ns                 ; 4.258 ns                ;
; 39.294 ns                               ; 358.17 MHz ( period = 2.792 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SIQO|local_left_sample[2]   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.552 ns                 ; 4.258 ns                ;
; 39.294 ns                               ; 358.17 MHz ( period = 2.792 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SIQO|local_left_sample[10]  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.552 ns                 ; 4.258 ns                ;
; 39.294 ns                               ; 358.17 MHz ( period = 2.792 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SIQO|local_left_sample[1]   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.552 ns                 ; 4.258 ns                ;
; 39.294 ns                               ; 358.17 MHz ( period = 2.792 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SIQO|local_left_sample[5]   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.552 ns                 ; 4.258 ns                ;
; 39.294 ns                               ; 358.17 MHz ( period = 2.792 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SIQO|local_left_sample[12]  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.552 ns                 ; 4.258 ns                ;
; 39.294 ns                               ; 358.17 MHz ( period = 2.792 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SIQO|local_left_sample[8]   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.552 ns                 ; 4.258 ns                ;
; 39.294 ns                               ; 358.17 MHz ( period = 2.792 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SIQO|local_left_sample[14]  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.552 ns                 ; 4.258 ns                ;
; 39.294 ns                               ; 358.17 MHz ( period = 2.792 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SIQO|local_left_sample[6]   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.552 ns                 ; 4.258 ns                ;
; 39.294 ns                               ; 358.17 MHz ( period = 2.792 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SIQO|local_left_sample[11]  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.552 ns                 ; 4.258 ns                ;
; 39.294 ns                               ; 358.17 MHz ( period = 2.792 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SIQO|local_left_sample[9]   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.552 ns                 ; 4.258 ns                ;
; 39.294 ns                               ; 358.17 MHz ( period = 2.792 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SIQO|local_left_sample[15]  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.552 ns                 ; 4.258 ns                ;
; 39.396 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SAO|local_left_sample[1]    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.548 ns                 ; 4.152 ns                ;
; 39.396 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SAO|local_left_sample[9]    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.548 ns                 ; 4.152 ns                ;
; 39.396 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SAO|local_right_sample[1]   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.548 ns                 ; 4.152 ns                ;
; 39.396 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SAO|local_right_sample[3]   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.548 ns                 ; 4.152 ns                ;
; 39.415 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SIQO|local_right_sample[12] ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.544 ns                 ; 4.129 ns                ;
; 39.415 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SIQO|local_right_sample[10] ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.544 ns                 ; 4.129 ns                ;
; 39.415 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SIQO|local_right_sample[7]  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.544 ns                 ; 4.129 ns                ;
; 39.415 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SIQO|local_right_sample[2]  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.544 ns                 ; 4.129 ns                ;
; 39.415 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SIQO|local_right_sample[15] ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.544 ns                 ; 4.129 ns                ;
; 39.415 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SAO|local_left_sample[12]   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.544 ns                 ; 4.129 ns                ;
; 39.415 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SAO|local_left_sample[13]   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.544 ns                 ; 4.129 ns                ;
; 39.415 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SAO|local_left_sample[10]   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.544 ns                 ; 4.129 ns                ;
; 39.415 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SAO|local_left_sample[11]   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.544 ns                 ; 4.129 ns                ;
; 39.429 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SIQO|local_right_sample[5]  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.544 ns                 ; 4.115 ns                ;
; 39.429 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SIQO|local_right_sample[4]  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.544 ns                 ; 4.115 ns                ;
; 39.429 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SIQO|local_right_sample[1]  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.544 ns                 ; 4.115 ns                ;
; 39.429 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SIQO|local_right_sample[0]  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.544 ns                 ; 4.115 ns                ;
; 39.429 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SIQO|local_right_sample[14] ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.544 ns                 ; 4.115 ns                ;
; 39.429 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SIQO|local_right_sample[8]  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.544 ns                 ; 4.115 ns                ;
; 39.429 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SIQO|local_right_sample[6]  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.544 ns                 ; 4.115 ns                ;
; 39.429 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SIQO|local_right_sample[3]  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.544 ns                 ; 4.115 ns                ;
; 39.429 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SIQO|local_right_sample[13] ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.544 ns                 ; 4.115 ns                ;
; 39.429 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SIQO|local_right_sample[9]  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.544 ns                 ; 4.115 ns                ;
; 39.429 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SIQO|local_right_sample[11] ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.544 ns                 ; 4.115 ns                ;
; 39.737 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SAO|local_left_sample[4]    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.544 ns                 ; 3.807 ns                ;
; 39.737 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SAO|local_left_sample[0]    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.544 ns                 ; 3.807 ns                ;
; 39.737 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SAO|local_left_sample[6]    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.544 ns                 ; 3.807 ns                ;
; 39.737 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SAO|local_left_sample[2]    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.544 ns                 ; 3.807 ns                ;
; 39.737 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SAO|local_left_sample[8]    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.544 ns                 ; 3.807 ns                ;
; 39.737 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SAO|local_left_sample[5]    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.544 ns                 ; 3.807 ns                ;
; 39.737 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SAO|local_left_sample[7]    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.544 ns                 ; 3.807 ns                ;
; 39.737 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SAO|local_left_sample[3]    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.544 ns                 ; 3.807 ns                ;
; 39.737 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SAO|local_left_sample[14]   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.544 ns                 ; 3.807 ns                ;
; 39.737 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SAO|local_left_sample[15]   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.544 ns                 ; 3.807 ns                ;
; 40.071 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; CCcount[2]                                ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.529 ns                 ; 3.458 ns                ;
; 40.372 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; CCcount[3]                                ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.530 ns                 ; 3.158 ns                ;
; 40.372 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; CCcount[6]                                ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.530 ns                 ; 3.158 ns                ;
; 40.372 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; CCcount[4]                                ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.530 ns                 ; 3.158 ns                ;
; 40.372 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; CCcount[0]                                ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.530 ns                 ; 3.158 ns                ;
; 40.372 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; CCcount[1]                                ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.530 ns                 ; 3.158 ns                ;
; 40.372 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; CCcount[5]                                ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.530 ns                 ; 3.158 ns                ;
; 41.151 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; CCstate.10                                ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.530 ns                 ; 2.379 ns                ;
; 41.155 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; CCstate.00                                ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.530 ns                 ; 2.375 ns                ;
; 41.175 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SAO|TLV_state.100           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.543 ns                 ; 2.368 ns                ;
; 41.177 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SAO|TLV_state.000           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.543 ns                 ; 2.366 ns                ;
; 41.178 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SAO|TLV_state.010           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.543 ns                 ; 2.365 ns                ;
; 41.179 ns                               ; None                                                ; have_sync                                                                         ; CCdata[48]                                ; BCLK       ; CLK_12MHZ ; 40.690 ns                   ; 43.381 ns                 ; 2.202 ns                ;
; 41.214 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SAO|TLV_state.011           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.543 ns                 ; 2.329 ns                ;
; 41.366 ns                               ; None                                                ; frequency[31]                                                                     ; CCdata[43]                                ; BCLK       ; CLK_12MHZ ; 40.690 ns                   ; 42.989 ns                 ; 1.623 ns                ;
; 41.371 ns                               ; None                                                ; frequency[18]                                                                     ; CCdata[30]                                ; BCLK       ; CLK_12MHZ ; 40.690 ns                   ; 42.979 ns                 ; 1.608 ns                ;
; 41.376 ns                               ; None                                                ; frequency[23]                                                                     ; CCdata[35]                                ; BCLK       ; CLK_12MHZ ; 40.690 ns                   ; 42.989 ns                 ; 1.613 ns                ;
; 41.383 ns                               ; None                                                ; frequency[29]                                                                     ; CCdata[41]                                ; BCLK       ; CLK_12MHZ ; 40.690 ns                   ; 42.989 ns                 ; 1.606 ns                ;
; 41.385 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SAO|TLV_state.001           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.543 ns                 ; 2.158 ns                ;
; 41.401 ns                               ; None                                                ; frequency[1]                                                                      ; CCdata[13]                                ; BCLK       ; CLK_12MHZ ; 40.690 ns                   ; 43.031 ns                 ; 1.630 ns                ;
; 41.410 ns                               ; None                                                ; frequency[2]                                                                      ; CCdata[14]                                ; BCLK       ; CLK_12MHZ ; 40.690 ns                   ; 43.031 ns                 ; 1.621 ns                ;
; 41.426 ns                               ; None                                                ; frequency[22]                                                                     ; CCdata[34]                                ; BCLK       ; CLK_12MHZ ; 40.690 ns                   ; 42.989 ns                 ; 1.563 ns                ;
; 41.453 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; CCstate.01                                ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.530 ns                 ; 2.077 ns                ;
; 41.491 ns                               ; None                                                ; frequency[14]                                                                     ; CCdata[26]                                ; BCLK       ; CLK_12MHZ ; 40.690 ns                   ; 42.934 ns                 ; 1.443 ns                ;
; 41.493 ns                               ; None                                                ; frequency[19]                                                                     ; CCdata[31]                                ; BCLK       ; CLK_12MHZ ; 40.690 ns                   ; 42.953 ns                 ; 1.460 ns                ;
; 41.521 ns                               ; None                                                ; frequency[16]                                                                     ; CCdata[28]                                ; BCLK       ; CLK_12MHZ ; 40.690 ns                   ; 42.989 ns                 ; 1.468 ns                ;
; 41.544 ns                               ; None                                                ; frequency[0]                                                                      ; CCdata[12]                                ; BCLK       ; CLK_12MHZ ; 40.690 ns                   ; 43.031 ns                 ; 1.487 ns                ;
; 41.547 ns                               ; None                                                ; frequency[3]                                                                      ; CCdata[15]                                ; BCLK       ; CLK_12MHZ ; 40.690 ns                   ; 43.030 ns                 ; 1.483 ns                ;
; 41.552 ns                               ; None                                                ; frequency[4]                                                                      ; CCdata[16]                                ; BCLK       ; CLK_12MHZ ; 40.690 ns                   ; 43.031 ns                 ; 1.479 ns                ;
; 41.557 ns                               ; None                                                ; frequency[6]                                                                      ; CCdata[18]                                ; BCLK       ; CLK_12MHZ ; 40.690 ns                   ; 43.023 ns                 ; 1.466 ns                ;
; 41.748 ns                               ; None                                                ; frequency[8]                                                                      ; CCdata[20]                                ; BCLK       ; CLK_12MHZ ; 40.690 ns                   ; 42.942 ns                 ; 1.194 ns                ;
; 41.815 ns                               ; None                                                ; frequency[12]                                                                     ; CCdata[24]                                ; BCLK       ; CLK_12MHZ ; 40.690 ns                   ; 42.942 ns                 ; 1.127 ns                ;
; 41.831 ns                               ; None                                                ; frequency[21]                                                                     ; CCdata[33]                                ; BCLK       ; CLK_12MHZ ; 40.690 ns                   ; 42.958 ns                 ; 1.127 ns                ;
; 41.893 ns                               ; None                                                ; Rx_control_0[0]                                                                   ; CCdata[48]                                ; BCLK       ; CLK_12MHZ ; 40.690 ns                   ; 43.367 ns                 ; 1.474 ns                ;
; 41.985 ns                               ; None                                                ; frequency[20]                                                                     ; CCdata[32]                                ; BCLK       ; CLK_12MHZ ; 40.690 ns                   ; 42.958 ns                 ; 0.973 ns                ;
; 42.016 ns                               ; None                                                ; frequency[11]                                                                     ; CCdata[23]                                ; BCLK       ; CLK_12MHZ ; 40.690 ns                   ; 42.922 ns                 ; 0.906 ns                ;
; 42.017 ns                               ; None                                                ; frequency[13]                                                                     ; CCdata[25]                                ; BCLK       ; CLK_12MHZ ; 40.690 ns                   ; 42.922 ns                 ; 0.905 ns                ;
; 42.017 ns                               ; None                                                ; frequency[15]                                                                     ; CCdata[27]                                ; BCLK       ; CLK_12MHZ ; 40.690 ns                   ; 42.922 ns                 ; 0.905 ns                ;
; 42.019 ns                               ; None                                                ; frequency[10]                                                                     ; CCdata[22]                                ; BCLK       ; CLK_12MHZ ; 40.690 ns                   ; 42.922 ns                 ; 0.903 ns                ;
; 42.041 ns                               ; None                                                ; frequency[9]                                                                      ; CCdata[21]                                ; BCLK       ; CLK_12MHZ ; 40.690 ns                   ; 42.944 ns                 ; 0.903 ns                ;
; 42.049 ns                               ; None                                                ; frequency[30]                                                                     ; CCdata[42]                                ; BCLK       ; CLK_12MHZ ; 40.690 ns                   ; 42.958 ns                 ; 0.909 ns                ;
; 42.050 ns                               ; None                                                ; frequency[25]                                                                     ; CCdata[37]                                ; BCLK       ; CLK_12MHZ ; 40.690 ns                   ; 42.958 ns                 ; 0.908 ns                ;
; 42.051 ns                               ; None                                                ; frequency[27]                                                                     ; CCdata[39]                                ; BCLK       ; CLK_12MHZ ; 40.690 ns                   ; 42.958 ns                 ; 0.907 ns                ;
; 42.171 ns                               ; None                                                ; frequency[7]                                                                      ; CCdata[19]                                ; BCLK       ; CLK_12MHZ ; 40.690 ns                   ; 42.922 ns                 ; 0.751 ns                ;
; 42.173 ns                               ; None                                                ; frequency[5]                                                                      ; CCdata[17]                                ; BCLK       ; CLK_12MHZ ; 40.690 ns                   ; 42.922 ns                 ; 0.749 ns                ;
; 42.208 ns                               ; None                                                ; frequency[17]                                                                     ; CCdata[29]                                ; BCLK       ; CLK_12MHZ ; 40.690 ns                   ; 42.958 ns                 ; 0.750 ns                ;
; 42.208 ns                               ; None                                                ; frequency[26]                                                                     ; CCdata[38]                                ; BCLK       ; CLK_12MHZ ; 40.690 ns                   ; 42.958 ns                 ; 0.750 ns                ;
; 42.211 ns                               ; None                                                ; frequency[24]                                                                     ; CCdata[36]                                ; BCLK       ; CLK_12MHZ ; 40.690 ns                   ; 42.958 ns                 ; 0.747 ns                ;
; 42.213 ns                               ; None                                                ; frequency[28]                                                                     ; CCdata[40]                                ; BCLK       ; CLK_12MHZ ; 40.690 ns                   ; 42.958 ns                 ; 0.745 ns                ;
; 73.164 ns                               ; 121.71 MHz ( period = 8.216 ns )                    ; CCcount[2]                                                                        ; CC~reg0                                   ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.117 ns                 ; 7.953 ns                ;
; 73.360 ns                               ; 124.69 MHz ( period = 8.020 ns )                    ; I2SAudioOut:I2SAO|bit_count[3]                                                    ; I2SAudioOut:I2SAO|outbit_o                ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.116 ns                 ; 7.756 ns                ;
; 73.376 ns                               ; 124.94 MHz ( period = 8.004 ns )                    ; I2SAudioOut:I2SAO|bit_count[2]                                                    ; I2SAudioOut:I2SAO|outbit_o                ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.116 ns                 ; 7.740 ns                ;
; 73.442 ns                               ; 125.98 MHz ( period = 7.938 ns )                    ; CCcount[0]                                                                        ; CC~reg0                                   ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.116 ns                 ; 7.674 ns                ;
; 73.456 ns                               ; 126.20 MHz ( period = 7.924 ns )                    ; CCcount[3]                                                                        ; CC~reg0                                   ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.116 ns                 ; 7.660 ns                ;
; 73.590 ns                               ; 128.37 MHz ( period = 7.790 ns )                    ; CCcount[1]                                                                        ; CC~reg0                                   ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.116 ns                 ; 7.526 ns                ;
; 73.864 ns                               ; 133.05 MHz ( period = 7.516 ns )                    ; I2SAudioOut:I2SAO|bit_count[0]                                                    ; I2SAudioOut:I2SAO|outbit_o                ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.116 ns                 ; 7.252 ns                ;
; 74.166 ns                               ; 138.62 MHz ( period = 7.214 ns )                    ; I2SAudioOut:I2SAO|bit_count[1]                                                    ; I2SAudioOut:I2SAO|outbit_o                ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.116 ns                 ; 6.950 ns                ;
; 74.201 ns                               ; 139.30 MHz ( period = 7.179 ns )                    ; I2SAudioOut:I2SAO|bit_count[2]                                                    ; I2SAudioOut:I2SIQO|outbit_o               ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.125 ns                 ; 6.924 ns                ;
; 74.614 ns                               ; 147.80 MHz ( period = 6.766 ns )                    ; I2SAudioOut:I2SAO|bit_count[3]                                                    ; I2SAudioOut:I2SIQO|outbit_o               ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.125 ns                 ; 6.511 ns                ;
; 74.623 ns                               ; 147.99 MHz ( period = 6.757 ns )                    ; I2SAudioOut:I2SAO|bit_count[1]                                                    ; I2SAudioOut:I2SIQO|outbit_o               ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.125 ns                 ; 6.502 ns                ;
; 74.635 ns                               ; 148.26 MHz ( period = 6.745 ns )                    ; I2SAudioOut:I2SAO|bit_count[0]                                                    ; I2SAudioOut:I2SIQO|outbit_o               ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.125 ns                 ; 6.490 ns                ;
; 74.838 ns                               ; 152.86 MHz ( period = 6.542 ns )                    ; I2SAudioOut:I2SAO|local_right_sample[2]                                           ; I2SAudioOut:I2SAO|outbit_o                ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.109 ns                 ; 6.271 ns                ;
; 74.891 ns                               ; 154.11 MHz ( period = 6.489 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[1]                                            ; I2SAudioOut:I2SAO|outbit_o                ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.111 ns                 ; 6.220 ns                ;
; 74.940 ns                               ; 155.28 MHz ( period = 6.440 ns )                    ; I2SAudioOut:I2SAO|local_right_sample[8]                                           ; I2SAudioOut:I2SAO|outbit_o                ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.109 ns                 ; 6.169 ns                ;
; 75.126 ns                               ; 159.90 MHz ( period = 6.254 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[9]                                            ; I2SAudioOut:I2SAO|outbit_o                ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.111 ns                 ; 5.985 ns                ;
; 75.210 ns                               ; 162.07 MHz ( period = 6.170 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[0]                                            ; I2SAudioOut:I2SAO|outbit_o                ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.115 ns                 ; 5.905 ns                ;
; 75.564 ns                               ; 171.94 MHz ( period = 5.816 ns )                    ; I2SAudioOut:I2SAO|local_right_sample[0]                                           ; I2SAudioOut:I2SAO|outbit_o                ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.109 ns                 ; 5.545 ns                ;
; 75.663 ns                               ; 174.92 MHz ( period = 5.717 ns )                    ; I2SAudioOut:I2SAO|local_right_sample[9]                                           ; I2SAudioOut:I2SAO|outbit_o                ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.109 ns                 ; 5.446 ns                ;
; 75.811 ns                               ; 179.57 MHz ( period = 5.569 ns )                    ; I2SAudioOut:I2SIQO|local_right_sample[5]                                          ; I2SAudioOut:I2SIQO|outbit_o               ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.124 ns                 ; 5.313 ns                ;
; 75.825 ns                               ; 180.02 MHz ( period = 5.555 ns )                    ; I2SAudioOut:I2SIQO|local_right_sample[2]                                          ; I2SAudioOut:I2SIQO|outbit_o               ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.124 ns                 ; 5.299 ns                ;
; 75.850 ns                               ; 180.83 MHz ( period = 5.530 ns )                    ; I2SAudioOut:I2SIQO|local_left_sample[2]                                           ; I2SAudioOut:I2SIQO|outbit_o               ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.116 ns                 ; 5.266 ns                ;
; 75.865 ns                               ; 181.32 MHz ( period = 5.515 ns )                    ; I2SAudioOut:I2SIQO|local_left_sample[3]                                           ; I2SAudioOut:I2SIQO|outbit_o               ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.115 ns                 ; 5.250 ns                ;
; 75.931 ns                               ; 183.52 MHz ( period = 5.449 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[4]                                            ; I2SAudioOut:I2SAO|outbit_o                ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.115 ns                 ; 5.184 ns                ;
; 75.931 ns                               ; 183.52 MHz ( period = 5.449 ns )                    ; I2SAudioOut:I2SAO|local_right_sample[13]                                          ; I2SAudioOut:I2SAO|outbit_o                ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.109 ns                 ; 5.178 ns                ;
; 75.964 ns                               ; 184.64 MHz ( period = 5.416 ns )                    ; I2SAudioOut:I2SIQO|local_left_sample[4]                                           ; I2SAudioOut:I2SIQO|outbit_o               ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.117 ns                 ; 5.153 ns                ;
; 75.972 ns                               ; 184.91 MHz ( period = 5.408 ns )                    ; I2SAudioOut:I2SIQO|local_right_sample[1]                                          ; I2SAudioOut:I2SIQO|outbit_o               ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.124 ns                 ; 5.152 ns                ;
; 76.059 ns                               ; 187.93 MHz ( period = 5.321 ns )                    ; I2SAudioOut:I2SIQO|local_right_sample[4]                                          ; I2SAudioOut:I2SIQO|outbit_o               ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.124 ns                 ; 5.065 ns                ;
; 76.099 ns                               ; 189.36 MHz ( period = 5.281 ns )                    ; I2SAudioOut:I2SIQO|local_left_sample[10]                                          ; I2SAudioOut:I2SIQO|outbit_o               ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.116 ns                 ; 5.017 ns                ;
; 76.107 ns                               ; 189.65 MHz ( period = 5.273 ns )                    ; TX_state[2]                                                                       ; Tx_data[9]                                ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.127 ns                 ; 5.020 ns                ;
; 76.107 ns                               ; 189.65 MHz ( period = 5.273 ns )                    ; TX_state[2]                                                                       ; Tx_data[8]                                ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.127 ns                 ; 5.020 ns                ;
; 76.107 ns                               ; 189.65 MHz ( period = 5.273 ns )                    ; TX_state[2]                                                                       ; Tx_data[15]                               ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.127 ns                 ; 5.020 ns                ;
; 76.107 ns                               ; 189.65 MHz ( period = 5.273 ns )                    ; TX_state[2]                                                                       ; Tx_data[14]                               ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.127 ns                 ; 5.020 ns                ;
; 76.107 ns                               ; 189.65 MHz ( period = 5.273 ns )                    ; TX_state[2]                                                                       ; Tx_data[13]                               ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.127 ns                 ; 5.020 ns                ;
; 76.107 ns                               ; 189.65 MHz ( period = 5.273 ns )                    ; TX_state[2]                                                                       ; Tx_data[12]                               ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.127 ns                 ; 5.020 ns                ;
; 76.107 ns                               ; 189.65 MHz ( period = 5.273 ns )                    ; TX_state[2]                                                                       ; Tx_data[11]                               ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.127 ns                 ; 5.020 ns                ;
; 76.107 ns                               ; 189.65 MHz ( period = 5.273 ns )                    ; TX_state[2]                                                                       ; Tx_data[10]                               ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.127 ns                 ; 5.020 ns                ;
; 76.217 ns                               ; 193.69 MHz ( period = 5.163 ns )                    ; TX_state[3]                                                                       ; Tx_data[9]                                ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.127 ns                 ; 4.910 ns                ;
; 76.217 ns                               ; 193.69 MHz ( period = 5.163 ns )                    ; TX_state[3]                                                                       ; Tx_data[8]                                ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.127 ns                 ; 4.910 ns                ;
; 76.217 ns                               ; 193.69 MHz ( period = 5.163 ns )                    ; TX_state[3]                                                                       ; Tx_data[15]                               ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.127 ns                 ; 4.910 ns                ;
; 76.217 ns                               ; 193.69 MHz ( period = 5.163 ns )                    ; TX_state[3]                                                                       ; Tx_data[14]                               ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.127 ns                 ; 4.910 ns                ;
; 76.217 ns                               ; 193.69 MHz ( period = 5.163 ns )                    ; TX_state[3]                                                                       ; Tx_data[13]                               ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.127 ns                 ; 4.910 ns                ;
; 76.217 ns                               ; 193.69 MHz ( period = 5.163 ns )                    ; TX_state[3]                                                                       ; Tx_data[12]                               ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.127 ns                 ; 4.910 ns                ;
; 76.217 ns                               ; 193.69 MHz ( period = 5.163 ns )                    ; TX_state[3]                                                                       ; Tx_data[11]                               ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.127 ns                 ; 4.910 ns                ;
; 76.217 ns                               ; 193.69 MHz ( period = 5.163 ns )                    ; TX_state[3]                                                                       ; Tx_data[10]                               ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.127 ns                 ; 4.910 ns                ;
; 76.219 ns                               ; 193.76 MHz ( period = 5.161 ns )                    ; I2SAudioOut:I2SIQO|local_right_sample[0]                                          ; I2SAudioOut:I2SIQO|outbit_o               ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.124 ns                 ; 4.905 ns                ;
; 76.224 ns                               ; 193.95 MHz ( period = 5.156 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[3]                                            ; I2SAudioOut:I2SAO|outbit_o                ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.115 ns                 ; 4.891 ns                ;
; 76.240 ns                               ; 194.55 MHz ( period = 5.140 ns )                    ; I2SAudioOut:I2SAO|local_right_sample[6]                                           ; I2SAudioOut:I2SAO|outbit_o                ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.109 ns                 ; 4.869 ns                ;
; 76.279 ns                               ; 196.04 MHz ( period = 5.101 ns )                    ; I2SAudioOut:I2SIQO|local_right_sample[10]                                         ; I2SAudioOut:I2SIQO|outbit_o               ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.124 ns                 ; 4.845 ns                ;
; 76.283 ns                               ; 196.19 MHz ( period = 5.097 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[2]                                            ; I2SAudioOut:I2SAO|outbit_o                ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.115 ns                 ; 4.832 ns                ;
; 76.343 ns                               ; 198.53 MHz ( period = 5.037 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[13]                                           ; I2SAudioOut:I2SAO|outbit_o                ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.115 ns                 ; 4.772 ns                ;
; 76.409 ns                               ; 201.17 MHz ( period = 4.971 ns )                    ; TX_state[4]                                                                       ; Tx_data[9]                                ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.127 ns                 ; 4.718 ns                ;
; 76.409 ns                               ; 201.17 MHz ( period = 4.971 ns )                    ; TX_state[4]                                                                       ; Tx_data[8]                                ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.127 ns                 ; 4.718 ns                ;
; 76.409 ns                               ; 201.17 MHz ( period = 4.971 ns )                    ; TX_state[4]                                                                       ; Tx_data[15]                               ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.127 ns                 ; 4.718 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                   ;                                           ;            ;           ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------+-------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SPI_SCK'                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                         ; To                                                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 13.583 ns                               ; 137.93 MHz ( period = 7.250 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.914 ns                 ; 7.331 ns                ;
; 13.609 ns                               ; 138.43 MHz ( period = 7.224 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.914 ns                 ; 7.305 ns                ;
; 13.677 ns                               ; 139.74 MHz ( period = 7.156 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.914 ns                 ; 7.237 ns                ;
; 13.678 ns                               ; 139.76 MHz ( period = 7.155 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.914 ns                 ; 7.236 ns                ;
; 13.703 ns                               ; 140.25 MHz ( period = 7.130 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.914 ns                 ; 7.211 ns                ;
; 13.704 ns                               ; 140.27 MHz ( period = 7.129 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.914 ns                 ; 7.210 ns                ;
; 13.728 ns                               ; 140.75 MHz ( period = 7.105 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.914 ns                 ; 7.186 ns                ;
; 13.746 ns                               ; 141.10 MHz ( period = 7.087 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.914 ns                 ; 7.168 ns                ;
; 13.772 ns                               ; 141.62 MHz ( period = 7.061 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.914 ns                 ; 7.142 ns                ;
; 13.778 ns                               ; 141.74 MHz ( period = 7.055 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.914 ns                 ; 7.136 ns                ;
; 13.822 ns                               ; 142.63 MHz ( period = 7.011 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.914 ns                 ; 7.092 ns                ;
; 13.823 ns                               ; 142.65 MHz ( period = 7.010 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.914 ns                 ; 7.091 ns                ;
; 13.872 ns                               ; 143.66 MHz ( period = 6.961 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.914 ns                 ; 7.042 ns                ;
; 13.873 ns                               ; 143.68 MHz ( period = 6.960 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.914 ns                 ; 7.041 ns                ;
; 13.891 ns                               ; 144.05 MHz ( period = 6.942 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.914 ns                 ; 7.023 ns                ;
; 13.895 ns                               ; 144.13 MHz ( period = 6.938 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.914 ns                 ; 7.019 ns                ;
; 13.919 ns                               ; 144.63 MHz ( period = 6.914 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.914 ns                 ; 6.995 ns                ;
; 13.921 ns                               ; 144.68 MHz ( period = 6.912 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.914 ns                 ; 6.993 ns                ;
; 13.941 ns                               ; 145.10 MHz ( period = 6.892 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.914 ns                 ; 6.973 ns                ;
; 13.961 ns                               ; 145.52 MHz ( period = 6.872 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.914 ns                 ; 6.953 ns                ;
; 13.961 ns                               ; 145.52 MHz ( period = 6.872 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.914 ns                 ; 6.953 ns                ;
; 13.987 ns                               ; 146.07 MHz ( period = 6.846 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.914 ns                 ; 6.927 ns                ;
; 13.987 ns                               ; 146.07 MHz ( period = 6.846 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.914 ns                 ; 6.927 ns                ;
; 14.013 ns                               ; 146.63 MHz ( period = 6.820 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.914 ns                 ; 6.901 ns                ;
; 14.014 ns                               ; 146.65 MHz ( period = 6.819 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.914 ns                 ; 6.900 ns                ;
; 14.028 ns                               ; 146.95 MHz ( period = 6.805 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.914 ns                 ; 6.886 ns                ;
; 14.031 ns                               ; 147.02 MHz ( period = 6.802 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.914 ns                 ; 6.883 ns                ;
; 14.040 ns                               ; 147.21 MHz ( period = 6.793 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.914 ns                 ; 6.874 ns                ;
; 14.057 ns                               ; 147.58 MHz ( period = 6.776 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.914 ns                 ; 6.857 ns                ;
; 14.082 ns                               ; 148.13 MHz ( period = 6.751 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.914 ns                 ; 6.832 ns                ;
; 14.090 ns                               ; 148.30 MHz ( period = 6.743 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.914 ns                 ; 6.824 ns                ;
; 14.106 ns                               ; 148.65 MHz ( period = 6.727 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.914 ns                 ; 6.808 ns                ;
; 14.106 ns                               ; 148.65 MHz ( period = 6.727 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.914 ns                 ; 6.808 ns                ;
; 14.122 ns                               ; 149.01 MHz ( period = 6.711 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.914 ns                 ; 6.792 ns                ;
; 14.123 ns                               ; 149.03 MHz ( period = 6.710 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.914 ns                 ; 6.791 ns                ;
; 14.156 ns                               ; 149.77 MHz ( period = 6.677 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.914 ns                 ; 6.758 ns                ;
; 14.156 ns                               ; 149.77 MHz ( period = 6.677 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.914 ns                 ; 6.758 ns                ;
; 14.176 ns                               ; 150.22 MHz ( period = 6.657 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.914 ns                 ; 6.738 ns                ;
; 14.191 ns                               ; 150.56 MHz ( period = 6.642 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.914 ns                 ; 6.723 ns                ;
; 14.226 ns                               ; 151.35 MHz ( period = 6.607 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.914 ns                 ; 6.688 ns                ;
; 14.231 ns                               ; 151.47 MHz ( period = 6.602 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.914 ns                 ; 6.683 ns                ;
; 14.265 ns                               ; 152.25 MHz ( period = 6.568 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.914 ns                 ; 6.649 ns                ;
; 14.297 ns                               ; 153.00 MHz ( period = 6.536 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.914 ns                 ; 6.617 ns                ;
; 14.297 ns                               ; 153.00 MHz ( period = 6.536 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.914 ns                 ; 6.617 ns                ;
; 14.340 ns                               ; 154.01 MHz ( period = 6.493 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.914 ns                 ; 6.574 ns                ;
; 14.359 ns                               ; 154.46 MHz ( period = 6.474 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.914 ns                 ; 6.555 ns                ;
; 14.360 ns                               ; 154.49 MHz ( period = 6.473 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.914 ns                 ; 6.554 ns                ;
; 14.367 ns                               ; 154.66 MHz ( period = 6.466 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.914 ns                 ; 6.547 ns                ;
; 14.406 ns                               ; 155.59 MHz ( period = 6.427 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.914 ns                 ; 6.508 ns                ;
; 14.406 ns                               ; 155.59 MHz ( period = 6.427 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.914 ns                 ; 6.508 ns                ;
; 14.428 ns                               ; 156.13 MHz ( period = 6.405 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.914 ns                 ; 6.486 ns                ;
; 14.476 ns                               ; 157.31 MHz ( period = 6.357 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.914 ns                 ; 6.438 ns                ;
; 14.577 ns                               ; 159.85 MHz ( period = 6.256 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.914 ns                 ; 6.337 ns                ;
; 14.643 ns                               ; 161.55 MHz ( period = 6.190 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.914 ns                 ; 6.271 ns                ;
; 14.643 ns                               ; 161.55 MHz ( period = 6.190 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.914 ns                 ; 6.271 ns                ;
; 14.713 ns                               ; 163.40 MHz ( period = 6.120 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.914 ns                 ; 6.201 ns                ;
; 14.859 ns                               ; 167.39 MHz ( period = 5.974 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 6.054 ns                ;
; 14.885 ns                               ; 168.12 MHz ( period = 5.948 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 6.028 ns                ;
; 15.004 ns                               ; 171.56 MHz ( period = 5.829 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 5.909 ns                ;
; 15.007 ns                               ; 171.64 MHz ( period = 5.826 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.914 ns                 ; 5.907 ns                ;
; 15.033 ns                               ; 172.41 MHz ( period = 5.800 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.914 ns                 ; 5.881 ns                ;
; 15.054 ns                               ; 173.04 MHz ( period = 5.779 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 5.859 ns                ;
; 15.105 ns                               ; 174.58 MHz ( period = 5.728 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 5.808 ns                ;
; 15.131 ns                               ; 175.38 MHz ( period = 5.702 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 5.782 ns                ;
; 15.152 ns                               ; 176.03 MHz ( period = 5.681 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.914 ns                 ; 5.762 ns                ;
; 15.195 ns                               ; 177.37 MHz ( period = 5.638 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 5.718 ns                ;
; 15.202 ns                               ; 177.59 MHz ( period = 5.631 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.914 ns                 ; 5.712 ns                ;
; 15.250 ns                               ; 179.12 MHz ( period = 5.583 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 5.663 ns                ;
; 15.300 ns                               ; 180.73 MHz ( period = 5.533 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 5.613 ns                ;
; 15.304 ns                               ; 180.86 MHz ( period = 5.529 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 5.609 ns                ;
; 15.343 ns                               ; 182.15 MHz ( period = 5.490 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.914 ns                 ; 5.571 ns                ;
; 15.433 ns                               ; 185.19 MHz ( period = 5.400 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 5.480 ns                ;
; 15.441 ns                               ; 185.46 MHz ( period = 5.392 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 5.472 ns                ;
; 15.452 ns                               ; 185.84 MHz ( period = 5.381 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.914 ns                 ; 5.462 ns                ;
; 15.459 ns                               ; 186.08 MHz ( period = 5.374 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 5.454 ns                ;
; 15.535 ns                               ; 188.75 MHz ( period = 5.298 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 5.378 ns                ;
; 15.541 ns                               ; 188.96 MHz ( period = 5.292 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 5.372 ns                ;
; 15.550 ns                               ; 189.29 MHz ( period = 5.283 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 5.363 ns                ;
; 15.561 ns                               ; 189.68 MHz ( period = 5.272 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 5.352 ns                ;
; 15.578 ns                               ; 190.29 MHz ( period = 5.255 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 5.335 ns                ;
; 15.628 ns                               ; 192.12 MHz ( period = 5.205 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 5.285 ns                ;
; 15.680 ns                               ; 194.06 MHz ( period = 5.153 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 5.233 ns                ;
; 15.687 ns                               ; 194.33 MHz ( period = 5.146 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 5.226 ns                ;
; 15.689 ns                               ; 194.40 MHz ( period = 5.144 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.914 ns                 ; 5.225 ns                ;
; 15.713 ns                               ; 195.31 MHz ( period = 5.120 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 5.200 ns                ;
; 15.730 ns                               ; 195.96 MHz ( period = 5.103 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 5.183 ns                ;
; 15.769 ns                               ; 197.47 MHz ( period = 5.064 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 5.144 ns                ;
; 15.787 ns                               ; 198.18 MHz ( period = 5.046 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 5.126 ns                ;
; 15.832 ns                               ; 199.96 MHz ( period = 5.001 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 5.081 ns                ;
; 15.835 ns                               ; 200.08 MHz ( period = 4.998 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.578 ns                 ; 4.743 ns                ;
; 15.861 ns                               ; 201.13 MHz ( period = 4.972 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.578 ns                 ; 4.717 ns                ;
; 15.871 ns                               ; 201.53 MHz ( period = 4.962 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 5.042 ns                ;
; 15.878 ns                               ; 201.82 MHz ( period = 4.955 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 5.035 ns                ;
; 15.882 ns                               ; 201.98 MHz ( period = 4.951 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 5.031 ns                ;
; 15.980 ns                               ; 206.06 MHz ( period = 4.853 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.578 ns                 ; 4.598 ns                ;
; 15.980 ns                               ; 206.06 MHz ( period = 4.853 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 4.933 ns                ;
; 16.023 ns                               ; 207.90 MHz ( period = 4.810 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 4.890 ns                ;
; 16.030 ns                               ; 208.20 MHz ( period = 4.803 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.578 ns                 ; 4.548 ns                ;
; 16.115 ns                               ; 211.95 MHz ( period = 4.718 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 4.798 ns                ;
; 16.132 ns                               ; 212.72 MHz ( period = 4.701 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 4.781 ns                ;
; 16.171 ns                               ; 214.50 MHz ( period = 4.662 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.578 ns                 ; 4.407 ns                ;
; 16.217 ns                               ; 216.64 MHz ( period = 4.616 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 4.696 ns                ;
; 16.280 ns                               ; 219.64 MHz ( period = 4.553 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.578 ns                 ; 4.298 ns                ;
; 16.361 ns                               ; 223.61 MHz ( period = 4.472 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.568 ns                 ; 4.207 ns                ;
; 16.369 ns                               ; 224.01 MHz ( period = 4.464 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.913 ns                 ; 4.544 ns                ;
; 16.517 ns                               ; 231.70 MHz ( period = 4.316 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.578 ns                 ; 4.061 ns                ;
; 16.712 ns                               ; 242.66 MHz ( period = 4.121 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.857 ns                ;
; 16.795 ns                               ; 247.65 MHz ( period = 4.038 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.774 ns                ;
; 16.806 ns                               ; 248.32 MHz ( period = 4.027 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.763 ns                ;
; 16.807 ns                               ; 248.39 MHz ( period = 4.026 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.762 ns                ;
; 16.844 ns                               ; 250.69 MHz ( period = 3.989 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 3.726 ns                ;
; 16.844 ns                               ; 250.69 MHz ( period = 3.989 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 3.726 ns                ;
; 16.844 ns                               ; 250.69 MHz ( period = 3.989 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 3.726 ns                ;
; 16.844 ns                               ; 250.69 MHz ( period = 3.989 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 3.726 ns                ;
; 16.844 ns                               ; 250.69 MHz ( period = 3.989 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 3.726 ns                ;
; 16.875 ns                               ; 252.65 MHz ( period = 3.958 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.694 ns                ;
; 16.889 ns                               ; 253.55 MHz ( period = 3.944 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.680 ns                ;
; 16.890 ns                               ; 253.61 MHz ( period = 3.943 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.679 ns                ;
; 16.959 ns                               ; 258.13 MHz ( period = 3.874 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.610 ns                ;
; 16.993 ns                               ; 260.42 MHz ( period = 3.840 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 3.577 ns                ;
; 16.993 ns                               ; 260.42 MHz ( period = 3.840 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 3.577 ns                ;
; 16.993 ns                               ; 260.42 MHz ( period = 3.840 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 3.577 ns                ;
; 16.993 ns                               ; 260.42 MHz ( period = 3.840 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 3.577 ns                ;
; 16.993 ns                               ; 260.42 MHz ( period = 3.840 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 3.577 ns                ;
; 17.011 ns                               ; 261.64 MHz ( period = 3.822 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.558 ns                ;
; 17.024 ns                               ; 262.54 MHz ( period = 3.809 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.545 ns                ;
; 17.046 ns                               ; 264.06 MHz ( period = 3.787 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.523 ns                ;
; 17.059 ns                               ; 264.97 MHz ( period = 3.774 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 3.511 ns                ;
; 17.059 ns                               ; 264.97 MHz ( period = 3.774 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 3.511 ns                ;
; 17.059 ns                               ; 264.97 MHz ( period = 3.774 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 3.511 ns                ;
; 17.059 ns                               ; 264.97 MHz ( period = 3.774 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 3.511 ns                ;
; 17.059 ns                               ; 264.97 MHz ( period = 3.774 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 3.511 ns                ;
; 17.059 ns                               ; 264.97 MHz ( period = 3.774 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 3.511 ns                ;
; 17.059 ns                               ; 264.97 MHz ( period = 3.774 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 3.511 ns                ;
; 17.059 ns                               ; 264.97 MHz ( period = 3.774 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 3.511 ns                ;
; 17.059 ns                               ; 264.97 MHz ( period = 3.774 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 3.511 ns                ;
; 17.059 ns                               ; 264.97 MHz ( period = 3.774 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 3.511 ns                ;
; 17.090 ns                               ; 267.17 MHz ( period = 3.743 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.479 ns                ;
; 17.090 ns                               ; 267.17 MHz ( period = 3.743 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.479 ns                ;
; 17.100 ns                               ; 267.88 MHz ( period = 3.733 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 3.470 ns                ;
; 17.100 ns                               ; 267.88 MHz ( period = 3.733 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 3.470 ns                ;
; 17.100 ns                               ; 267.88 MHz ( period = 3.733 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 3.470 ns                ;
; 17.100 ns                               ; 267.88 MHz ( period = 3.733 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 3.470 ns                ;
; 17.100 ns                               ; 267.88 MHz ( period = 3.733 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 3.470 ns                ;
; 17.139 ns                               ; 270.71 MHz ( period = 3.694 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.233 ns                 ; 3.094 ns                ;
; 17.140 ns                               ; 270.78 MHz ( period = 3.693 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.429 ns                ;
; 17.140 ns                               ; 270.78 MHz ( period = 3.693 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.429 ns                ;
; 17.141 ns                               ; 270.86 MHz ( period = 3.692 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.428 ns                ;
; 17.160 ns                               ; 272.26 MHz ( period = 3.673 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.409 ns                ;
; 17.173 ns                               ; 273.22 MHz ( period = 3.660 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.905 ns                 ; 3.732 ns                ;
; 17.173 ns                               ; 273.22 MHz ( period = 3.660 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.905 ns                 ; 3.732 ns                ;
; 17.194 ns                               ; 274.80 MHz ( period = 3.639 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 3.376 ns                ;
; 17.194 ns                               ; 274.80 MHz ( period = 3.639 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 3.376 ns                ;
; 17.194 ns                               ; 274.80 MHz ( period = 3.639 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 3.376 ns                ;
; 17.194 ns                               ; 274.80 MHz ( period = 3.639 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 3.376 ns                ;
; 17.194 ns                               ; 274.80 MHz ( period = 3.639 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 3.376 ns                ;
; 17.195 ns                               ; 274.88 MHz ( period = 3.638 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 3.375 ns                ;
; 17.195 ns                               ; 274.88 MHz ( period = 3.638 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 3.375 ns                ;
; 17.195 ns                               ; 274.88 MHz ( period = 3.638 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 3.375 ns                ;
; 17.195 ns                               ; 274.88 MHz ( period = 3.638 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 3.375 ns                ;
; 17.195 ns                               ; 274.88 MHz ( period = 3.638 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 3.375 ns                ;
; 17.243 ns                               ; 278.55 MHz ( period = 3.590 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.326 ns                ;
; 17.244 ns                               ; 278.63 MHz ( period = 3.589 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.325 ns                ;
; 17.251 ns                               ; 279.17 MHz ( period = 3.582 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.318 ns                ;
; 17.253 ns                               ; 279.33 MHz ( period = 3.580 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.316 ns                ;
; 17.322 ns                               ; 284.82 MHz ( period = 3.511 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.905 ns                 ; 3.583 ns                ;
; 17.322 ns                               ; 284.82 MHz ( period = 3.511 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.905 ns                 ; 3.583 ns                ;
; 17.345 ns                               ; 286.70 MHz ( period = 3.488 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.224 ns                ;
; 17.353 ns                               ; 287.36 MHz ( period = 3.480 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.224 ns                 ; 2.871 ns                ;
; 17.374 ns                               ; 289.10 MHz ( period = 3.459 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.195 ns                ;
; 17.388 ns                               ; 290.28 MHz ( period = 3.445 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.905 ns                 ; 3.517 ns                ;
; 17.388 ns                               ; 290.28 MHz ( period = 3.445 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.905 ns                 ; 3.517 ns                ;
; 17.388 ns                               ; 290.28 MHz ( period = 3.445 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.905 ns                 ; 3.517 ns                ;
; 17.388 ns                               ; 290.28 MHz ( period = 3.445 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.905 ns                 ; 3.517 ns                ;
; 17.429 ns                               ; 293.77 MHz ( period = 3.404 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.905 ns                 ; 3.476 ns                ;
; 17.429 ns                               ; 293.77 MHz ( period = 3.404 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.905 ns                 ; 3.476 ns                ;
; 17.494 ns                               ; 299.49 MHz ( period = 3.339 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.075 ns                ;
; 17.523 ns                               ; 302.11 MHz ( period = 3.310 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.905 ns                 ; 3.382 ns                ;
; 17.523 ns                               ; 302.11 MHz ( period = 3.310 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.905 ns                 ; 3.382 ns                ;
; 17.524 ns                               ; 302.21 MHz ( period = 3.309 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.905 ns                 ; 3.381 ns                ;
; 17.524 ns                               ; 302.21 MHz ( period = 3.309 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.905 ns                 ; 3.381 ns                ;
; 17.548 ns                               ; 304.41 MHz ( period = 3.285 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 3.022 ns                ;
; 17.548 ns                               ; 304.41 MHz ( period = 3.285 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 3.022 ns                ;
; 17.548 ns                               ; 304.41 MHz ( period = 3.285 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 3.022 ns                ;
; 17.548 ns                               ; 304.41 MHz ( period = 3.285 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 3.022 ns                ;
; 17.548 ns                               ; 304.41 MHz ( period = 3.285 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 3.022 ns                ;
; 17.604 ns                               ; 309.69 MHz ( period = 3.229 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.965 ns                ;
; 17.623 ns                               ; 311.53 MHz ( period = 3.210 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 2.947 ns                ;
; 17.623 ns                               ; 311.53 MHz ( period = 3.210 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 2.947 ns                ;
; 17.623 ns                               ; 311.53 MHz ( period = 3.210 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 2.947 ns                ;
; 17.623 ns                               ; 311.53 MHz ( period = 3.210 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 2.947 ns                ;
; 17.623 ns                               ; 311.53 MHz ( period = 3.210 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.570 ns                 ; 2.947 ns                ;
; 17.671 ns                               ; 316.26 MHz ( period = 3.162 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.898 ns                ;
; 17.717 ns                               ; 320.92 MHz ( period = 3.116 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.852 ns                ;
; 17.771 ns                               ; 326.58 MHz ( period = 3.062 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.798 ns                ;
; 17.877 ns                               ; 338.29 MHz ( period = 2.956 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.905 ns                 ; 3.028 ns                ;
; 17.877 ns                               ; 338.29 MHz ( period = 2.956 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.905 ns                 ; 3.028 ns                ;
; 17.952 ns                               ; 347.10 MHz ( period = 2.881 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.905 ns                 ; 2.953 ns                ;
; 17.952 ns                               ; 347.10 MHz ( period = 2.881 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.905 ns                 ; 2.953 ns                ;
; 17.991 ns                               ; 351.86 MHz ( period = 2.842 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.578 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                              ;                                                              ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'FX2_CLK'                                                                                                                                                                                                                                                                 ;
+-----------+-----------------------------------------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack     ; Actual fmax (period)                          ; From                                                  ; To                                                     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------+-----------------------------------------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 17.140 ns ; 270.78 MHz ( period = 3.693 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 3.429 ns                ;
; 17.140 ns ; 270.78 MHz ( period = 3.693 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 3.429 ns                ;
; 17.140 ns ; 270.78 MHz ( period = 3.693 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 3.429 ns                ;
; 17.140 ns ; 270.78 MHz ( period = 3.693 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 3.429 ns                ;
; 17.140 ns ; 270.78 MHz ( period = 3.693 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 3.429 ns                ;
; 17.140 ns ; 270.78 MHz ( period = 3.693 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 3.429 ns                ;
; 17.140 ns ; 270.78 MHz ( period = 3.693 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 3.429 ns                ;
; 17.140 ns ; 270.78 MHz ( period = 3.693 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 3.429 ns                ;
; 17.201 ns ; 275.33 MHz ( period = 3.632 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 3.368 ns                ;
; 17.201 ns ; 275.33 MHz ( period = 3.632 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 3.368 ns                ;
; 17.201 ns ; 275.33 MHz ( period = 3.632 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 3.368 ns                ;
; 17.201 ns ; 275.33 MHz ( period = 3.632 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 3.368 ns                ;
; 17.201 ns ; 275.33 MHz ( period = 3.632 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 3.368 ns                ;
; 17.201 ns ; 275.33 MHz ( period = 3.632 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 3.368 ns                ;
; 17.201 ns ; 275.33 MHz ( period = 3.632 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 3.368 ns                ;
; 17.207 ns ; 275.79 MHz ( period = 3.626 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 3.361 ns                ;
; 17.755 ns ; 324.89 MHz ( period = 3.078 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.814 ns                ;
; 17.755 ns ; 324.89 MHz ( period = 3.078 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.814 ns                ;
; 17.755 ns ; 324.89 MHz ( period = 3.078 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.814 ns                ;
; 17.755 ns ; 324.89 MHz ( period = 3.078 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.814 ns                ;
; 17.755 ns ; 324.89 MHz ( period = 3.078 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.814 ns                ;
; 17.755 ns ; 324.89 MHz ( period = 3.078 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.814 ns                ;
; 17.755 ns ; 324.89 MHz ( period = 3.078 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.814 ns                ;
; 17.755 ns ; 324.89 MHz ( period = 3.078 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.814 ns                ;
; 17.816 ns ; 331.46 MHz ( period = 3.017 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.753 ns                ;
; 17.816 ns ; 331.46 MHz ( period = 3.017 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.753 ns                ;
; 17.816 ns ; 331.46 MHz ( period = 3.017 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.753 ns                ;
; 17.816 ns ; 331.46 MHz ( period = 3.017 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.753 ns                ;
; 17.816 ns ; 331.46 MHz ( period = 3.017 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.753 ns                ;
; 17.816 ns ; 331.46 MHz ( period = 3.017 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.753 ns                ;
; 17.816 ns ; 331.46 MHz ( period = 3.017 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.753 ns                ;
; 17.822 ns ; 332.12 MHz ( period = 3.011 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.568 ns                 ; 2.746 ns                ;
; 19.367 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2  ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 1.202 ns                ;
+-----------+-----------------------------------------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'IFCLK'                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                            ; To                                                                                                                                                       ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; RX_wait[0]                                                                                                                      ; RX_wait[0]                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_PTT|clean_pb                                                                                                        ; debounce:de_PTT|clean_pb                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_dot|clean_pb                                                                                                        ; debounce:de_dot|clean_pb                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_dash|clean_pb                                                                                                       ; debounce:de_dash|clean_pb                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; TX_wait[0]                                                                                                                      ; TX_wait[0]                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SLEN                                                                                                                            ; SLEN                                                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIFO_ADR[1]~reg0                                                                                                                ; FIFO_ADR[1]~reg0                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SLOE~reg0                                                                                                                       ; SLOE~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SLRD~reg0                                                                                                                       ; SLRD~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_read_clock                                                                                                                   ; Tx_read_clock                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_FX[1]                                                                                                                     ; state_FX[1]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_FX[2]                                                                                                                     ; state_FX[2]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_FX[3]                                                                                                                     ; state_FX[3]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_FX[0]                                                                                                                     ; state_FX[0]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SLWR~reg0                                                                                                                       ; SLWR~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.737 ns                                ; debounce:de_dot|pb_history[0]                                                                                                   ; debounce:de_dot|pb_history[1]                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.739 ns                 ;
; 0.739 ns                                ; debounce:de_dash|pb_history[0]                                                                                                  ; debounce:de_dash|pb_history[1]                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.741 ns                 ;
; 0.742 ns                                ; debounce:de_PTT|pb_history[0]                                                                                                   ; debounce:de_PTT|pb_history[1]                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.748 ns                                ; debounce:de_PTT|count[18]                                                                                                       ; debounce:de_PTT|count[18]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.750 ns                 ;
; 0.748 ns                                ; debounce:de_dot|count[18]                                                                                                       ; debounce:de_dot|count[18]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.750 ns                 ;
; 0.748 ns                                ; debounce:de_dash|count[18]                                                                                                      ; debounce:de_dash|count[18]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.750 ns                 ;
; 0.749 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[9]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.751 ns                 ;
; 0.749 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera12_OTERM20                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera12_OTERM20                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.751 ns                 ;
; 0.750 ns                                ; debounce:de_dot|pb_history[1]                                                                                                   ; debounce:de_dot|pb_history[2]                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.752 ns                 ;
; 0.753 ns                                ; RX_wait[7]                                                                                                                      ; RX_wait[7]                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.755 ns                 ;
; 0.754 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[11]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[11]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.756 ns                 ;
; 0.755 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[11]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|rdptr_g[11]                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.757 ns                 ;
; 0.799 ns                                ; state_FX[2]                                                                                                                     ; state_FX[3]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.801 ns                 ;
; 0.889 ns                                ; debounce:de_dash|pb_history[1]                                                                                                  ; debounce:de_dash|pb_history[2]                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.891 ns                 ;
; 0.894 ns                                ; debounce:de_PTT|pb_history[1]                                                                                                   ; debounce:de_PTT|pb_history[2]                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.896 ns                 ;
; 0.900 ns                                ; debounce:de_PTT|pb_history[2]                                                                                                   ; debounce:de_PTT|pb_history[3]                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.902 ns                 ;
; 0.920 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[9]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[9]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.922 ns                 ;
; 0.931 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[10]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|rdptr_g[10]                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.933 ns                 ;
; 0.935 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[8]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[8]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.937 ns                 ;
; 0.981 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera3_OTERM38                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_address_reg3  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.105 ns                   ; 1.086 ns                 ;
; 0.992 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera0_OTERM44                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_address_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.105 ns                   ; 1.097 ns                 ;
; 1.001 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera1_OTERM42                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_address_reg1  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.105 ns                   ; 1.106 ns                 ;
; 1.008 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM36                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_address_reg4  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.105 ns                   ; 1.113 ns                 ;
; 1.047 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[4]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~porta_address_reg4  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.052 ns                   ; 1.099 ns                 ;
; 1.054 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~porta_address_reg6  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.052 ns                   ; 1.106 ns                 ;
; 1.057 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~porta_address_reg7  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.052 ns                   ; 1.109 ns                 ;
; 1.061 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~porta_address_reg5  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.052 ns                   ; 1.113 ns                 ;
; 1.065 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~porta_address_reg8  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.052 ns                   ; 1.117 ns                 ;
; 1.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[8]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[7]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.003 ns                   ; 1.070 ns                 ;
; 1.076 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[4]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[4]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.001 ns                   ; 1.077 ns                 ;
; 1.078 ns                                ; state_FX[2]                                                                                                                     ; Tx_read_clock                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.080 ns                 ;
; 1.080 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[4]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[3]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.001 ns                   ; 1.081 ns                 ;
; 1.083 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[6]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.001 ns                   ; 1.084 ns                 ;
; 1.088 ns                                ; debounce:de_dot|count[18]                                                                                                       ; debounce:de_dot|clean_pb                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.001 ns                   ; 1.089 ns                 ;
; 1.105 ns                                ; state_FX[0]                                                                                                                     ; TX_wait[0]                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.107 ns                 ;
; 1.149 ns                                ; debounce:de_PTT|count[0]                                                                                                        ; debounce:de_PTT|count[0]                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.151 ns                 ;
; 1.149 ns                                ; debounce:de_dot|count[0]                                                                                                        ; debounce:de_dot|count[0]                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.151 ns                 ;
; 1.156 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera8_OTERM28                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera9_OTERM26                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.158 ns                 ;
; 1.157 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera10_OTERM24                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera11_OTERM22                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.159 ns                 ;
; 1.158 ns                                ; debounce:de_PTT|count[9]                                                                                                        ; debounce:de_PTT|count[9]                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.160 ns                 ;
; 1.158 ns                                ; debounce:de_dot|count[9]                                                                                                        ; debounce:de_dot|count[9]                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.160 ns                 ;
; 1.158 ns                                ; debounce:de_dash|count[9]                                                                                                       ; debounce:de_dash|count[9]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.160 ns                 ;
; 1.161 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.163 ns                                ; debounce:de_PTT|count[10]                                                                                                       ; debounce:de_PTT|count[10]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.165 ns                 ;
; 1.163 ns                                ; debounce:de_dot|count[10]                                                                                                       ; debounce:de_dot|count[10]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.165 ns                 ;
; 1.163 ns                                ; debounce:de_dash|count[10]                                                                                                      ; debounce:de_dash|count[10]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.165 ns                 ;
; 1.164 ns                                ; debounce:de_PTT|count[2]                                                                                                        ; debounce:de_PTT|count[2]                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; debounce:de_dot|count[2]                                                                                                        ; debounce:de_dot|count[2]                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; debounce:de_dash|count[2]                                                                                                       ; debounce:de_dash|count[2]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; debounce:de_PTT|count[4]                                                                                                        ; debounce:de_PTT|count[4]                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; debounce:de_dot|count[4]                                                                                                        ; debounce:de_dot|count[4]                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; debounce:de_dash|count[4]                                                                                                       ; debounce:de_dash|count[4]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.168 ns                                ; debounce:de_PTT|count[11]                                                                                                       ; debounce:de_PTT|count[11]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.168 ns                                ; debounce:de_dot|count[11]                                                                                                       ; debounce:de_dot|count[11]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.168 ns                                ; debounce:de_dash|count[11]                                                                                                      ; debounce:de_dash|count[11]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.169 ns                                ; debounce:de_PTT|count[6]                                                                                                        ; debounce:de_PTT|count[6]                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dot|count[6]                                                                                                        ; debounce:de_dot|count[6]                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dash|count[6]                                                                                                       ; debounce:de_dash|count[6]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_PTT|count[7]                                                                                                        ; debounce:de_PTT|count[7]                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dot|count[7]                                                                                                        ; debounce:de_dot|count[7]                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dash|count[7]                                                                                                       ; debounce:de_dash|count[7]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_PTT|count[8]                                                                                                        ; debounce:de_PTT|count[8]                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dot|count[8]                                                                                                        ; debounce:de_dot|count[8]                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dash|count[8]                                                                                                       ; debounce:de_dash|count[8]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_PTT|count[13]                                                                                                       ; debounce:de_PTT|count[13]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dot|count[13]                                                                                                       ; debounce:de_dot|count[13]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dash|count[13]                                                                                                      ; debounce:de_dash|count[13]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_PTT|count[16]                                                                                                       ; debounce:de_PTT|count[16]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dot|count[16]                                                                                                       ; debounce:de_dot|count[16]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dash|count[16]                                                                                                      ; debounce:de_dash|count[16]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.170 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.172 ns                 ;
; 1.171 ns                                ; debounce:de_PTT|pb_history[3]                                                                                                   ; debounce:de_PTT|clean_pb                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.173 ns                 ;
; 1.172 ns                                ; TX_wait[6]                                                                                                                      ; TX_wait[6]                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.172 ns                                ; TX_wait[2]                                                                                                                      ; TX_wait[2]                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.172 ns                                ; TX_wait[4]                                                                                                                      ; TX_wait[4]                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.174 ns                                ; TX_wait[0]                                                                                                                      ; TX_wait[1]                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.176 ns                 ;
; 1.176 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[11] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[10]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.178 ns                 ;
; 1.177 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera3_OTERM38                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera3_OTERM38                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|parity_ff                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|parity_ff                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.178 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[7]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.180 ns                 ;
; 1.180 ns                                ; RX_wait[0]                                                                                                                      ; RX_wait[1]                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.182 ns                 ;
; 1.180 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[11] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[11]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.182 ns                 ;
; 1.182 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.184 ns                 ;
; 1.186 ns                                ; RX_wait[2]                                                                                                                      ; RX_wait[2]                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.188 ns                 ;
; 1.186 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera3_OTERM38                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM36                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.188 ns                 ;
; 1.187 ns                                ; RX_wait[5]                                                                                                                      ; RX_wait[5]                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.189 ns                 ;
; 1.187 ns                                ; debounce:de_dot|pb_history[2]                                                                                                   ; debounce:de_dot|clean_pb                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.189 ns                 ;
; 1.187 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[5]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.189 ns                 ;
; 1.191 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera8_OTERM28                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera8_OTERM28                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.193 ns                 ;
; 1.191 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.193 ns                 ;
; 1.191 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[10]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.193 ns                 ;
; 1.192 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera10_OTERM24                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera10_OTERM24                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.194 ns                 ;
; 1.195 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.197 ns                 ;
; 1.199 ns                                ; debounce:de_dot|pb_history[2]                                                                                                   ; debounce:de_dot|pb_history[3]                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.201 ns                 ;
; 1.199 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.201 ns                 ;
; 1.200 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.202 ns                 ;
; 1.201 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM36                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera5_OTERM34                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.203 ns                 ;
; 1.201 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera2_OTERM40                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera3_OTERM38                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.203 ns                 ;
; 1.203 ns                                ; state_FX[0]                                                                                                                     ; state_FX[3]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.205 ns                 ;
; 1.204 ns                                ; debounce:de_PTT|count[17]                                                                                                       ; debounce:de_PTT|count[17]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.206 ns                 ;
; 1.204 ns                                ; debounce:de_dot|count[17]                                                                                                       ; debounce:de_dot|count[17]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.206 ns                 ;
; 1.204 ns                                ; debounce:de_dash|count[17]                                                                                                      ; debounce:de_dash|count[17]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.206 ns                 ;
; 1.205 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.207 ns                 ;
; 1.206 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[4]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[5]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.208 ns                 ;
; 1.207 ns                                ; debounce:de_dash|pb_history[2]                                                                                                  ; debounce:de_dash|pb_history[3]                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.209 ns                 ;
; 1.211 ns                                ; state_FX[0]                                                                                                                     ; state_FX[1]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.213 ns                 ;
; 1.214 ns                                ; debounce:de_dot|pb_history[3]                                                                                                   ; debounce:de_dot|clean_pb                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.216 ns                 ;
; 1.215 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.217 ns                 ;
; 1.217 ns                                ; debounce:de_PTT|count[1]                                                                                                        ; debounce:de_PTT|count[1]                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; debounce:de_dot|count[1]                                                                                                        ; debounce:de_dot|count[1]                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; debounce:de_dash|count[1]                                                                                                       ; debounce:de_dash|count[1]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; debounce:de_PTT|count[3]                                                                                                        ; debounce:de_PTT|count[3]                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; debounce:de_dot|count[3]                                                                                                        ; debounce:de_dot|count[3]                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; debounce:de_dash|count[3]                                                                                                       ; debounce:de_dash|count[3]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; debounce:de_PTT|count[12]                                                                                                       ; debounce:de_PTT|count[12]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; debounce:de_dot|count[12]                                                                                                       ; debounce:de_dot|count[12]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; debounce:de_dash|count[12]                                                                                                      ; debounce:de_dash|count[12]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.218 ns                                ; debounce:de_PTT|count[5]                                                                                                        ; debounce:de_PTT|count[5]                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; debounce:de_dot|count[5]                                                                                                        ; debounce:de_dot|count[5]                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; debounce:de_dash|count[5]                                                                                                       ; debounce:de_dash|count[5]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; debounce:de_PTT|count[14]                                                                                                       ; debounce:de_PTT|count[14]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; debounce:de_dot|count[14]                                                                                                       ; debounce:de_dot|count[14]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; debounce:de_dash|count[14]                                                                                                      ; debounce:de_dash|count[14]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; debounce:de_PTT|count[15]                                                                                                       ; debounce:de_PTT|count[15]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; debounce:de_dot|count[15]                                                                                                       ; debounce:de_dot|count[15]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; debounce:de_dash|count[15]                                                                                                      ; debounce:de_dash|count[15]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.223 ns                                ; debounce:de_PTT|pb_history[2]                                                                                                   ; debounce:de_PTT|clean_pb                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.225 ns                 ;
; 1.224 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.226 ns                 ;
; 1.225 ns                                ; TX_wait[3]                                                                                                                      ; TX_wait[3]                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.225 ns                                ; TX_wait[5]                                                                                                                      ; TX_wait[5]                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.225 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[12] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[9]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.226 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[3]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.226 ns                                ; RX_wait[4]                                                                                                                      ; RX_wait[4]                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.226 ns                                ; RX_wait[3]                                                                                                                      ; RX_wait[3]                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.228 ns                                ; RX_wait[1]                                                                                                                      ; RX_wait[1]                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.230 ns                 ;
; 1.228 ns                                ; RX_wait[6]                                                                                                                      ; RX_wait[6]                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.230 ns                 ;
; 1.229 ns                                ; TX_wait[1]                                                                                                                      ; TX_wait[1]                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.231 ns                 ;
; 1.230 ns                                ; TX_wait[7]                                                                                                                      ; TX_wait[7]                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.232 ns                 ;
; 1.230 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera11_OTERM22                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera11_OTERM22                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.232 ns                 ;
; 1.233 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera9_OTERM26                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera9_OTERM26                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.235 ns                 ;
; 1.234 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera7_OTERM30                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera8_OTERM28                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.236 ns                 ;
; 1.236 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM36                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM36                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.238 ns                 ;
; 1.236 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera2_OTERM40                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera2_OTERM40                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.238 ns                 ;
; 1.237 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[8]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[6]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.239 ns                 ;
; 1.238 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera9_OTERM26                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera10_OTERM24                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.240 ns                 ;
; 1.238 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.240 ns                 ;
; 1.242 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[4]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[4]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.244 ns                 ;
; 1.243 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[1]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.001 ns                   ; 1.244 ns                 ;
; 1.243 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.245 ns                 ;
; 1.243 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.245 ns                 ;
; 1.244 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[0]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.001 ns                   ; 1.245 ns                 ;
; 1.247 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[10]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[10]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.249 ns                 ;
; 1.249 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.251 ns                 ;
; 1.254 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[2]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[2]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.004 ns                  ; 1.250 ns                 ;
; 1.259 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.261 ns                 ;
; 1.269 ns                                ; state_FX[3]                                                                                                                     ; state_FX[2]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.271 ns                 ;
; 1.308 ns                                ; state_FX[1]                                                                                                                     ; state_FX[3]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.310 ns                 ;
; 1.309 ns                                ; state_FX[3]                                                                                                                     ; state_FX[0]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.311 ns                 ;
; 1.328 ns                                ; syncd_write_used[10]                                                                                                            ; state_FX[0]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.330 ns                 ;
; 1.330 ns                                ; syncd_write_used[10]                                                                                                            ; state_FX[2]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.332 ns                 ;
; 1.366 ns                                ; syncd_write_used[10]                                                                                                            ; SLWR~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.368 ns                 ;
; 1.390 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera9_OTERM26                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_address_reg9  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.105 ns                   ; 1.495 ns                 ;
; 1.390 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera2_OTERM40                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_address_reg2  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.105 ns                   ; 1.495 ns                 ;
; 1.392 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[10]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.001 ns                   ; 1.393 ns                 ;
; 1.398 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM36                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~portb_address_reg4   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.115 ns                   ; 1.513 ns                 ;
; 1.402 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera8_OTERM28                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_address_reg8  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.105 ns                   ; 1.507 ns                 ;
; 1.405 ns                                ; state_FX[2]                                                                                                                     ; state_FX[1]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.407 ns                 ;
; 1.406 ns                                ; debounce:de_dash|pb_history[2]                                                                                                  ; debounce:de_dash|clean_pb                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.408 ns                 ;
; 1.414 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera10_OTERM24                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_address_reg10 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.105 ns                   ; 1.519 ns                 ;
; 1.416 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera0_OTERM44                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_address_reg0   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.110 ns                   ; 1.526 ns                 ;
; 1.418 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera7_OTERM30                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_address_reg7  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.105 ns                   ; 1.523 ns                 ;
; 1.423 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera1_OTERM42                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_address_reg1   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.110 ns                   ; 1.533 ns                 ;
; 1.428 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~porta_address_reg2  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.052 ns                   ; 1.480 ns                 ;
; 1.429 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~porta_address_reg9  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.052 ns                   ; 1.481 ns                 ;
; 1.430 ns                                ; debounce:de_dash|count[0]                                                                                                       ; debounce:de_dash|count[0]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.432 ns                 ;
; 1.432 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~porta_address_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.052 ns                   ; 1.484 ns                 ;
; 1.438 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~porta_address_reg1  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.052 ns                   ; 1.490 ns                 ;
; 1.439 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera0_OTERM44                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_address_reg0   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.118 ns                   ; 1.557 ns                 ;
; 1.439 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera6_OTERM32                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera7_OTERM30                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.441 ns                 ;
; 1.441 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera0_OTERM44                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~portb_address_reg0   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.115 ns                   ; 1.556 ns                 ;
; 1.443 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera5_OTERM34                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|delayed_wrptr_g[5]                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.006 ns                   ; 1.449 ns                 ;
; 1.445 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera0_OTERM44                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_address_reg0   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.119 ns                   ; 1.564 ns                 ;
; 1.452 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera3_OTERM38                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_address_reg3  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.097 ns                   ; 1.549 ns                 ;
; 1.452 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera1_OTERM42                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_address_reg1   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.119 ns                   ; 1.571 ns                 ;
; 1.453 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera2_OTERM40                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_address_reg2  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.097 ns                   ; 1.550 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                             ;                                                                                                                                                          ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'BCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                            ; To                                                                                                                                                       ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; have_sync                                                                                                                       ; have_sync                                                                                                                                                ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_PWM.01100                                                                                                                 ; state_PWM.01100                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_PWM.00010                                                                                                                 ; state_PWM.00010                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_PWM.01101                                                                                                                 ; state_PWM.01101                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; register[7]                                                                                                                     ; register[7]                                                                                                                                              ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_PWM.01011                                                                                                                 ; state_PWM.01011                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; AD_state[2]                                                                                                                     ; AD_state[2]                                                                                                                                              ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; AD_state[6]                                                                                                                     ; AD_state[6]                                                                                                                                              ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; data_flag                                                                                                                       ; data_flag                                                                                                                                                ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.735 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[8]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|dffpipe_b09:ws_brp|dffe8a[8]                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.737 ns                 ;
; 0.735 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[10]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[10]                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.737 ns                 ;
; 0.739 ns                                ; sync_Rx_used[11]                                                                                                                ; rx_avail[11]                                                                                                                                             ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.000 ns                   ; 0.739 ns                 ;
; 0.741 ns                                ; sync_Rx_used[10]                                                                                                                ; rx_avail[10]                                                                                                                                             ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.000 ns                   ; 0.741 ns                 ;
; 0.741 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[1]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[1]                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.743 ns                 ;
; 0.742 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[2]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[2]                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.742 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[11]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[11]                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.744 ns                                ; byte_count[6]                                                                                                                   ; byte_count[6]                                                                                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.744 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[4]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[4]                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.744 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[6]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[6]                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.745 ns                                ; state_PWM.00001                                                                                                                 ; state_PWM.00000                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.747 ns                 ;
; 0.746 ns                                ; q[14]                                                                                                                           ; q[15]                                                                                                                                                    ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.748 ns                 ;
; 0.746 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[0]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[0]                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.748 ns                 ;
; 0.747 ns                                ; state_PWM.00001                                                                                                                 ; state_PWM.00010                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.749 ns                 ;
; 0.748 ns                                ; q[10]                                                                                                                           ; q[11]                                                                                                                                                    ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.750 ns                 ;
; 0.748 ns                                ; state_PWM.01000                                                                                                                 ; state_PWM.01001                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.750 ns                 ;
; 0.748 ns                                ; loop_counter[6]                                                                                                                 ; loop_counter[6]                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.750 ns                 ;
; 0.752 ns                                ; q[8]                                                                                                                            ; q[9]                                                                                                                                                     ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.754 ns                 ;
; 0.752 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[1]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|dffpipe_b09:ws_brp|dffe8a[0]                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.754 ns                 ;
; 0.752 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[1]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|dffpipe_b09:ws_brp|dffe8a[1]                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.754 ns                 ;
; 0.754 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_iv7:rs_dgwp|dffpipe_d09:dffpipe10|dffe11a[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:rs_bwp|dffe9a[1]                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.756 ns                 ;
; 0.755 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_iv7:rs_dgwp|dffpipe_d09:dffpipe10|dffe11a[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:rs_bwp|dffe9a[0]                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.757 ns                 ;
; 0.756 ns                                ; state_PWM.01101                                                                                                                 ; state_PWM.00111                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.758 ns                 ;
; 0.757 ns                                ; sync_count[8]                                                                                                                   ; sync_count[8]                                                                                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.759 ns                 ;
; 0.759 ns                                ; state_PWM.01010                                                                                                                 ; state_PWM.01011                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.761 ns                 ;
; 0.761 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_iv7:rs_dgwp|dffpipe_d09:dffpipe10|dffe11a[12] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:rs_bwp|dffe9a[9]                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.763 ns                 ;
; 0.761 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[3]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|dffpipe_b09:ws_brp|dffe8a[2]                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.763 ns                 ;
; 0.761 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[3]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|dffpipe_b09:ws_brp|dffe8a[3]                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.763 ns                 ;
; 0.762 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[4]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|dffpipe_b09:ws_brp|dffe8a[4]                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.764 ns                 ;
; 0.764 ns                                ; state_PWM.01101                                                                                                                 ; state_PWM.00011                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.766 ns                 ;
; 0.767 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[12]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[12]                                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.769 ns                 ;
; 0.768 ns                                ; state_PWM.00000                                                                                                                 ; state_PWM.00001                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.770 ns                 ;
; 0.771 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|dffpipe_b09:ws_bwp|dffe8a[5]                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.773 ns                 ;
; 0.772 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[10]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|dffpipe_b09:ws_bwp|dffe8a[8]                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.774 ns                 ;
; 0.893 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[7]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[7]                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.895 ns                 ;
; 0.903 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[8]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[8]                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.905 ns                 ;
; 0.904 ns                                ; q[4]                                                                                                                            ; q[5]                                                                                                                                                     ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.906 ns                 ;
; 0.905 ns                                ; q[9]                                                                                                                            ; q[10]                                                                                                                                                    ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.907 ns                 ;
; 0.909 ns                                ; q[11]                                                                                                                           ; q[12]                                                                                                                                                    ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.911 ns                 ;
; 0.910 ns                                ; q[2]                                                                                                                            ; q[3]                                                                                                                                                     ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.912 ns                 ;
; 0.910 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[9]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[9]                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.912 ns                 ;
; 0.912 ns                                ; sync_Rx_used[4]                                                                                                                 ; rx_avail[4]                                                                                                                                              ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.000 ns                   ; 0.912 ns                 ;
; 0.912 ns                                ; q[5]                                                                                                                            ; q[6]                                                                                                                                                     ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.914 ns                 ;
; 0.914 ns                                ; q[3]                                                                                                                            ; q[4]                                                                                                                                                     ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.916 ns                 ;
; 0.916 ns                                ; sync_Rx_used[9]                                                                                                                 ; rx_avail[9]                                                                                                                                              ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.000 ns                   ; 0.916 ns                 ;
; 0.923 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[6]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|dffpipe_b09:ws_brp|dffe8a[6]                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.925 ns                 ;
; 0.924 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[6]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|dffpipe_b09:ws_brp|dffe8a[5]                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.926 ns                 ;
; 0.925 ns                                ; state_PWM.00100                                                                                                                 ; state_PWM.00101                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.927 ns                 ;
; 0.926 ns                                ; state_PWM.00011                                                                                                                 ; state_PWM.00100                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.928 ns                 ;
; 0.927 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_iv7:rs_dgwp|dffpipe_d09:dffpipe10|dffe11a[2]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:rs_bwp|dffe9a[0]                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.929 ns                 ;
; 0.932 ns                                ; state_PWM.00100                                                                                                                 ; state_PWM.00000                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.934 ns                 ;
; 0.943 ns                                ; AD_state[6]                                                                                                                     ; AD_state[5]                                                                                                                                              ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.945 ns                 ;
; 0.960 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[11]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|dffpipe_b09:ws_bwp|dffe8a[8]                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.962 ns                 ;
; 0.963 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[6]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|dffpipe_b09:ws_bwp|dffe8a[5]                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.965 ns                 ;
; 0.966 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|dffpipe_b09:ws_bwp|dffe8a[6]                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.968 ns                 ;
; 1.028 ns                                ; register[14]                                                                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a14~portb_datain_reg0   ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.394 ns                   ; 1.422 ns                 ;
; 1.042 ns                                ; q[4]                                                                                                                            ; register[4]                                                                                                                                              ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.003 ns                   ; 1.045 ns                 ;
; 1.050 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[5]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[5]                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.343 ns                   ; 1.393 ns                 ;
; 1.061 ns                                ; q[2]                                                                                                                            ; register[2]                                                                                                                                              ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.003 ns                   ; 1.064 ns                 ;
; 1.064 ns                                ; sync_Rx_used[5]                                                                                                                 ; rx_avail[5]                                                                                                                                              ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.368 ns                   ; 1.432 ns                 ;
; 1.106 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg5   ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.364 ns                   ; 1.470 ns                 ;
; 1.143 ns                                ; state_PWM.00111                                                                                                                 ; state_PWM.01000                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.321 ns                   ; 1.464 ns                 ;
; 1.151 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.153 ns                 ;
; 1.151 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.153 ns                 ;
; 1.155 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg3   ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.342 ns                   ; 1.497 ns                 ;
; 1.156 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[11]                                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.158 ns                 ;
; 1.156 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg5   ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.342 ns                   ; 1.498 ns                 ;
; 1.159 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.161 ns                 ;
; 1.159 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|parity_ff                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|parity_ff                                                  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.161 ns                 ;
; 1.159 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|dffpipe_b09:ws_bwp|dffe8a[7]                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.075 ns                   ; 1.234 ns                 ;
; 1.164 ns                                ; loop_counter[2]                                                                                                                 ; loop_counter[2]                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[8]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[9]                                             ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.166 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg6   ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.342 ns                   ; 1.508 ns                 ;
; 1.167 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[2]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|dffpipe_b09:ws_brp|dffe8a[2]                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.169 ns                 ;
; 1.172 ns                                ; q[7]                                                                                                                            ; q[8]                                                                                                                                                     ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.025 ns                   ; 1.197 ns                 ;
; 1.172 ns                                ; loop_counter[4]                                                                                                                 ; loop_counter[4]                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.174 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[9]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|dffpipe_b09:ws_brp|dffe8a[8]                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.176 ns                 ;
; 1.176 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[9]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|dffpipe_b09:ws_brp|dffe8a[9]                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.178 ns                 ;
; 1.177 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_iv7:rs_dgwp|dffpipe_d09:dffpipe10|dffe11a[2]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:rs_bwp|dffe9a[2]                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; byte_count[1]                                                                                                                   ; byte_count[1]                                                                                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; byte_count[4]                                                                                                                   ; byte_count[4]                                                                                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.178 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_iv7:rs_dgwp|dffpipe_d09:dffpipe10|dffe11a[2]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:rs_bwp|dffe9a[1]                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.180 ns                 ;
; 1.178 ns                                ; sync_count[0]                                                                                                                   ; sync_count[0]                                                                                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.180 ns                 ;
; 1.179 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|parity_ff                        ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|parity_ff                                                 ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.181 ns                 ;
; 1.182 ns                                ; state_PWM.00100                                                                                                                 ; have_sync                                                                                                                                                ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.184 ns                 ;
; 1.182 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.184 ns                 ;
; 1.182 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[6]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[7]                                             ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.184 ns                 ;
; 1.186 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.188 ns                 ;
; 1.186 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.188 ns                 ;
; 1.187 ns                                ; sync_count[6]                                                                                                                   ; sync_count[6]                                                                                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.189 ns                 ;
; 1.187 ns                                ; sync_count[1]                                                                                                                   ; sync_count[1]                                                                                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.189 ns                 ;
; 1.187 ns                                ; sync_count[3]                                                                                                                   ; sync_count[3]                                                                                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.189 ns                 ;
; 1.190 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_iv7:rs_dgwp|dffpipe_d09:dffpipe10|dffe11a[11] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:rs_bwp|dffe9a[10]                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.192 ns                 ;
; 1.191 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]                                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.193 ns                 ;
; 1.191 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.193 ns                 ;
; 1.191 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[2]                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.193 ns                 ;
; 1.192 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_iv7:rs_dgwp|dffpipe_d09:dffpipe10|dffe11a[11] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:rs_bwp|dffe9a[9]                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.194 ns                 ;
; 1.193 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_iv7:rs_dgwp|dffpipe_d09:dffpipe10|dffe11a[11] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:rs_bwp|dffe9a[11]                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.195 ns                 ;
; 1.196 ns                                ; state_PWM.00000                                                                                                                 ; fifo_enable                                                                                                                                              ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.198 ns                 ;
; 1.196 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]                                             ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.198 ns                 ;
; 1.197 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]                                             ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.199 ns                 ;
; 1.197 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[3]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[3]                                             ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.199 ns                 ;
; 1.197 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[10]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[10]                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.199 ns                 ;
; 1.199 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[8]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[8]                                             ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.201 ns                 ;
; 1.202 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[8]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|dffpipe_b09:ws_bwp|dffe8a[8]                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.204 ns                 ;
; 1.205 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[2]                                             ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.207 ns                 ;
; 1.206 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[2]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.208 ns                 ;
; 1.206 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.208 ns                 ;
; 1.206 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[3]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[4]                                             ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.208 ns                 ;
; 1.208 ns                                ; q[1]                                                                                                                            ; q[2]                                                                                                                                                     ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.210 ns                 ;
; 1.211 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[2]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[3]                                             ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.213 ns                 ;
; 1.211 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[4]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[5]                                             ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.213 ns                 ;
; 1.213 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[6]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[6]                                             ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.215 ns                 ;
; 1.214 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[0]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|dffpipe_b09:ws_brp|dffe8a[0]                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.216 ns                 ;
; 1.214 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[6]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|dffpipe_b09:ws_bwp|dffe8a[6]                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.216 ns                 ;
; 1.215 ns                                ; byte_count[5]                                                                                                                   ; byte_count[5]                                                                                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.217 ns                 ;
; 1.216 ns                                ; sync_count[7]                                                                                                                   ; sync_count[7]                                                                                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.218 ns                 ;
; 1.220 ns                                ; loop_counter[3]                                                                                                                 ; loop_counter[3]                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.222 ns                 ;
; 1.221 ns                                ; loop_counter[5]                                                                                                                 ; loop_counter[5]                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.223 ns                 ;
; 1.221 ns                                ; loop_counter[1]                                                                                                                 ; loop_counter[1]                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.223 ns                 ;
; 1.225 ns                                ; loop_counter[0]                                                                                                                 ; loop_counter[0]                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.226 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_iv7:rs_dgwp|dffpipe_d09:dffpipe10|dffe11a[0]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:rs_bwp|dffe9a[0]                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.228 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[10]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|dffpipe_b09:ws_brp|dffe8a[10]                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.230 ns                 ;
; 1.230 ns                                ; byte_count[2]                                                                                                                   ; byte_count[2]                                                                                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.232 ns                 ;
; 1.231 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[10]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|dffpipe_b09:ws_brp|dffe8a[9]                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.233 ns                 ;
; 1.233 ns                                ; byte_count[0]                                                                                                                   ; byte_count[0]                                                                                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.235 ns                 ;
; 1.234 ns                                ; sync_count[2]                                                                                                                   ; sync_count[2]                                                                                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.236 ns                 ;
; 1.235 ns                                ; byte_count[3]                                                                                                                   ; byte_count[3]                                                                                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.237 ns                 ;
; 1.235 ns                                ; sync_count[4]                                                                                                                   ; sync_count[4]                                                                                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.237 ns                 ;
; 1.235 ns                                ; sync_count[5]                                                                                                                   ; sync_count[5]                                                                                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.237 ns                 ;
; 1.236 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[10]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|dffpipe_b09:ws_brp|dffe8a[8]                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.238 ns                 ;
; 1.237 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_iv7:rs_dgwp|dffpipe_d09:dffpipe10|dffe11a[9]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:rs_bwp|dffe9a[9]                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.239 ns                 ;
; 1.238 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.240 ns                 ;
; 1.238 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[4]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|dffpipe_b09:ws_brp|dffe8a[3]                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.240 ns                 ;
; 1.239 ns                                ; state_PWM.01100                                                                                                                 ; state_PWM.01101                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.241 ns                 ;
; 1.239 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[4]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|dffpipe_b09:ws_brp|dffe8a[2]                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.241 ns                 ;
; 1.241 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_iv7:rs_dgwp|dffpipe_d09:dffpipe10|dffe11a[12] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:rs_bwp|dffe9a[10]                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.243 ns                 ;
; 1.241 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[2]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[2]                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.243 ns                 ;
; 1.242 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.244 ns                 ;
; 1.242 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.244 ns                 ;
; 1.243 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.245 ns                 ;
; 1.244 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_iv7:rs_dgwp|dffpipe_d09:dffpipe10|dffe11a[12] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:rs_bwp|dffe9a[11]                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.246 ns                 ;
; 1.245 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[2]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[2]                                             ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.247 ns                 ;
; 1.246 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[4]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[4]                                             ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.248 ns                 ;
; 1.248 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]                                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.250 ns                 ;
; 1.248 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.250 ns                 ;
; 1.248 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[6]                                             ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.250 ns                 ;
; 1.251 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.253 ns                 ;
; 1.256 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.258 ns                 ;
; 1.259 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[9]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[9]                                             ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.261 ns                 ;
; 1.261 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[11]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[11]                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.263 ns                 ;
; 1.262 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[7]                                             ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.264 ns                 ;
; 1.265 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[9]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|dffpipe_b09:ws_bwp|dffe8a[8]                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.267 ns                 ;
; 1.265 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[9]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[10]                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.267 ns                 ;
; 1.268 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[8]                                             ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.270 ns                 ;
; 1.271 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|dffpipe_b09:ws_bwp|dffe8a[5]                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.273 ns                 ;
; 1.289 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|p0addr                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg11 ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.774 ns                   ; 2.063 ns                 ;
; 1.289 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|p0addr                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg10 ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.774 ns                   ; 2.063 ns                 ;
; 1.289 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|p0addr                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg9  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.774 ns                   ; 2.063 ns                 ;
; 1.289 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|p0addr                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg8  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.774 ns                   ; 2.063 ns                 ;
; 1.289 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|p0addr                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg7  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.774 ns                   ; 2.063 ns                 ;
; 1.289 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|p0addr                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg6  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.774 ns                   ; 2.063 ns                 ;
; 1.289 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|p0addr                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg5  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.774 ns                   ; 2.063 ns                 ;
; 1.289 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|p0addr                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg4  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.774 ns                   ; 2.063 ns                 ;
; 1.289 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|p0addr                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg3  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.774 ns                   ; 2.063 ns                 ;
; 1.289 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|p0addr                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg2  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.774 ns                   ; 2.063 ns                 ;
; 1.289 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|p0addr                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg1  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.774 ns                   ; 2.063 ns                 ;
; 1.289 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|p0addr                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg0  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.774 ns                   ; 2.063 ns                 ;
; 1.342 ns                                ; state_PWM.01100                                                                                                                 ; byte_count[0]                                                                                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.355 ns                   ; 1.697 ns                 ;
; 1.342 ns                                ; state_PWM.01100                                                                                                                 ; byte_count[1]                                                                                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.355 ns                   ; 1.697 ns                 ;
; 1.342 ns                                ; state_PWM.01100                                                                                                                 ; byte_count[3]                                                                                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.355 ns                   ; 1.697 ns                 ;
; 1.342 ns                                ; state_PWM.01100                                                                                                                 ; byte_count[2]                                                                                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.355 ns                   ; 1.697 ns                 ;
; 1.342 ns                                ; state_PWM.01100                                                                                                                 ; byte_count[6]                                                                                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.355 ns                   ; 1.697 ns                 ;
; 1.342 ns                                ; state_PWM.01100                                                                                                                 ; byte_count[4]                                                                                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.355 ns                   ; 1.697 ns                 ;
; 1.342 ns                                ; state_PWM.01100                                                                                                                 ; byte_count[5]                                                                                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.355 ns                   ; 1.697 ns                 ;
; 1.348 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[10]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|dffpipe_b09:ws_bwp|dffe8a[6]                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.350 ns                 ;
; 1.349 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_iv7:rs_dgwp|dffpipe_d09:dffpipe10|dffe11a[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:rs_bwp|dffe9a[3]                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.045 ns                   ; 1.394 ns                 ;
; 1.360 ns                                ; register[12]                                                                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_datain_reg0   ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.473 ns                   ; 1.833 ns                 ;
; 1.367 ns                                ; register[13]                                                                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a12~portb_datain_reg1   ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.473 ns                   ; 1.840 ns                 ;
; 1.368 ns                                ; register[8]                                                                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a8~portb_datain_reg0    ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.444 ns                   ; 1.812 ns                 ;
; 1.371 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:rs_brp|dffe9a[11]                                ; sync_Rx_used[11]                                                                                                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.034 ns                   ; 1.405 ns                 ;
; 1.378 ns                                ; register[10]                                                                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_datain_reg0   ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.467 ns                   ; 1.845 ns                 ;
; 1.387 ns                                ; register[11]                                                                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a10~portb_datain_reg1   ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.467 ns                   ; 1.854 ns                 ;
; 1.389 ns                                ; register[2]                                                                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a2~portb_datain_reg0    ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.396 ns                   ; 1.785 ns                 ;
; 1.397 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:rs_bwp|dffe9a[9]                                 ; sync_Rx_used[9]                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; -0.009 ns                  ; 1.388 ns                 ;
; 1.397 ns                                ; register[7]                                                                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_datain_reg1    ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.346 ns                   ; 1.743 ns                 ;
; 1.399 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_iv7:rs_dgwp|dffpipe_d09:dffpipe10|dffe11a[4]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:rs_bwp|dffe9a[3]                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.095 ns                   ; 1.494 ns                 ;
; 1.402 ns                                ; register[6]                                                                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a6~portb_datain_reg0    ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.386 ns                   ; 1.788 ns                 ;
; 1.402 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|p0addr                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg11  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.663 ns                   ; 2.065 ns                 ;
; 1.402 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|p0addr                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg10  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.663 ns                   ; 2.065 ns                 ;
; 1.402 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|p0addr                                                       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg9   ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.663 ns                   ; 2.065 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                             ;                                                                                                                                                          ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLK_12MHZ'                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                              ; To                                                                                ; From Clock ; To Clock  ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; CCstate.00                                                                        ; CCstate.00                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; CCstate.10                                                                        ; CCstate.10                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; CC~reg0                                                                           ; CC~reg0                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; ad_count[0]                                                                       ; ad_count[0]                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; TX_state[3]                                                                       ; TX_state[3]                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; TX_state[0]                                                                       ; TX_state[0]                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; TX_state[1]                                                                       ; TX_state[1]                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|TLV_state.000                                                   ; I2SAudioOut:I2SAO|TLV_state.000                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|TLV_state.001                                                   ; I2SAudioOut:I2SAO|TLV_state.001                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|TLV_state.011                                                   ; I2SAudioOut:I2SAO|TLV_state.011                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|bit_count[1]                                                    ; I2SAudioOut:I2SAO|bit_count[1]                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|bit_count[0]                                                    ; I2SAudioOut:I2SAO|bit_count[0]                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|bit_count[3]                                                    ; I2SAudioOut:I2SAO|bit_count[3]                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|TLV_state.010                                                   ; I2SAudioOut:I2SAO|TLV_state.010                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|bit_count[2]                                                    ; I2SAudioOut:I2SAO|bit_count[2]                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|TLV_state.100                                                   ; I2SAudioOut:I2SAO|TLV_state.100                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.744 ns                                ; CCstate.01                                                                        ; CCstate.10                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.746 ns                                ; Tx_q[5]                                                                           ; Tx_q[6]                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.748 ns                 ;
; 0.747 ns                                ; Tx_q[5]                                                                           ; Tx_data[5]                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.749 ns                 ;
; 0.749 ns                                ; I2SAudioOut:I2SAO|TLV_state.001                                                   ; I2SAudioOut:I2SAO|TLV_state.010                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.751 ns                 ;
; 0.750 ns                                ; Tx_q[7]                                                                           ; Tx_q[8]                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.752 ns                 ;
; 0.750 ns                                ; Tx_q[7]                                                                           ; Tx_data[7]                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.752 ns                 ;
; 0.750 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.752 ns                 ;
; 0.760 ns                                ; I2SAudioOut:I2SAO|TLV_state.100                                                   ; I2SAudioOut:I2SAO|TLV_state.000                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.762 ns                 ;
; 0.762 ns                                ; I2SAudioOut:I2SAO|bit_count[1]                                                    ; I2SAudioOut:I2SAO|bit_count[2]                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.764 ns                 ;
; 0.764 ns                                ; Tx_q[4]                                                                           ; Tx_q[5]                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.766 ns                 ;
; 0.764 ns                                ; Tx_q[3]                                                                           ; Tx_q[4]                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.766 ns                 ;
; 0.767 ns                                ; Tx_q[6]                                                                           ; Tx_data[6]                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.769 ns                 ;
; 0.767 ns                                ; I2SAudioOut:I2SAO|bit_count[1]                                                    ; I2SAudioOut:I2SAO|bit_count[3]                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.769 ns                 ;
; 0.768 ns                                ; Tx_q[6]                                                                           ; Tx_q[7]                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.770 ns                 ;
; 0.768 ns                                ; TX_state[0]                                                                       ; TX_state[1]                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.770 ns                 ;
; 0.768 ns                                ; Tx_q[3]                                                                           ; Tx_data[3]                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.770 ns                 ;
; 0.768 ns                                ; I2SAudioOut:I2SAO|TLV_state.011                                                   ; I2SAudioOut:I2SAO|TLV_state.100                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.770 ns                 ;
; 0.769 ns                                ; Tx_q[4]                                                                           ; Tx_data[4]                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.771 ns                 ;
; 0.772 ns                                ; I2SAudioOut:I2SAO|TLV_state.000                                                   ; I2SAudioOut:I2SAO|TLV_state.001                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.774 ns                 ;
; 0.782 ns                                ; TX_state[4]                                                                       ; TX_state[0]                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.784 ns                 ;
; 0.788 ns                                ; CCstate.10                                                                        ; CCstate.01                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.790 ns                 ;
; 0.788 ns                                ; I2SAudioOut:I2SAO|bit_count[0]                                                    ; I2SAudioOut:I2SAO|bit_count[1]                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.790 ns                 ;
; 0.797 ns                                ; CCstate.10                                                                        ; CCcount[1]                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.799 ns                 ;
; 0.799 ns                                ; CCstate.10                                                                        ; CCcount[6]                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.801 ns                 ;
; 0.800 ns                                ; CCstate.10                                                                        ; CCcount[3]                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.802 ns                 ;
; 0.801 ns                                ; CCstate.10                                                                        ; CCstate.00                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.803 ns                 ;
; 0.911 ns                                ; Tx_q[1]                                                                           ; Tx_q[2]                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.913 ns                 ;
; 0.911 ns                                ; Tx_q[2]                                                                           ; Tx_data[2]                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.913 ns                 ;
; 0.912 ns                                ; Tx_q[2]                                                                           ; Tx_q[3]                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.914 ns                 ;
; 0.913 ns                                ; Tx_q[1]                                                                           ; Tx_data[1]                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.915 ns                 ;
; 0.919 ns                                ; Tx_q[10]                                                                          ; Tx_q[11]                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.921 ns                 ;
; 0.920 ns                                ; Tx_q[13]                                                                          ; Tx_data[13]                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.922 ns                 ;
; 0.921 ns                                ; Tx_q[9]                                                                           ; Tx_data[9]                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.923 ns                 ;
; 0.922 ns                                ; Tx_q[12]                                                                          ; Tx_data[12]                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.924 ns                 ;
; 0.923 ns                                ; Tx_q[13]                                                                          ; Tx_q[14]                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.925 ns                 ;
; 0.923 ns                                ; Tx_q[12]                                                                          ; Tx_q[13]                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.925 ns                 ;
; 0.923 ns                                ; Tx_q[11]                                                                          ; Tx_data[11]                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.925 ns                 ;
; 0.924 ns                                ; Tx_q[11]                                                                          ; Tx_q[12]                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.926 ns                 ;
; 0.924 ns                                ; Tx_q[9]                                                                           ; Tx_q[10]                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.926 ns                 ;
; 0.924 ns                                ; Tx_q[10]                                                                          ; Tx_data[10]                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.926 ns                 ;
; 0.926 ns                                ; Tx_q[14]                                                                          ; Tx_q[15]                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.928 ns                 ;
; 0.926 ns                                ; Tx_q[14]                                                                          ; Tx_data[14]                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.928 ns                 ;
; 0.936 ns                                ; ad_count[25]                                                                      ; AK_reset~reg0                                                                     ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.938 ns                 ;
; 0.959 ns                                ; Q_PWM[1]                                                                          ; I2SAudioOut:I2SAO|local_right_sample[1]                                           ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 2.989 ns                   ; 3.948 ns                 ;
; 0.960 ns                                ; Left_Data[1]                                                                      ; I2SAudioOut:I2SIQO|local_left_sample[1]                                           ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 2.990 ns                   ; 3.950 ns                 ;
; 0.961 ns                                ; Left_Data[9]                                                                      ; I2SAudioOut:I2SIQO|local_left_sample[9]                                           ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 2.990 ns                   ; 3.951 ns                 ;
; 0.966 ns                                ; I_PWM[8]                                                                          ; I2SAudioOut:I2SAO|local_left_sample[8]                                            ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 2.986 ns                   ; 3.952 ns                 ;
; 0.972 ns                                ; Q_PWM[11]                                                                         ; I2SAudioOut:I2SAO|local_right_sample[11]                                          ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 2.991 ns                   ; 3.963 ns                 ;
; 0.981 ns                                ; Right_Data[0]                                                                     ; I2SAudioOut:I2SIQO|local_right_sample[0]                                          ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 2.953 ns                   ; 3.934 ns                 ;
; 0.982 ns                                ; Left_Data[14]                                                                     ; I2SAudioOut:I2SIQO|local_left_sample[14]                                          ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 2.990 ns                   ; 3.972 ns                 ;
; 0.984 ns                                ; TX_state[3]                                                                       ; TX_state[2]                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.986 ns                 ;
; 1.014 ns                                ; I_PWM[6]                                                                          ; I2SAudioOut:I2SAO|local_left_sample[6]                                            ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 2.986 ns                   ; 4.000 ns                 ;
; 1.020 ns                                ; Q_PWM[2]                                                                          ; I2SAudioOut:I2SAO|local_right_sample[2]                                           ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 2.991 ns                   ; 4.011 ns                 ;
; 1.056 ns                                ; I2SAudioOut:I2SAO|TLV_state.100                                                   ; I2SAudioOut:I2SAO|outbit_o                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.058 ns                 ;
; 1.062 ns                                ; CCstate.10                                                                        ; CCcount[2]                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.001 ns                   ; 1.063 ns                 ;
; 1.068 ns                                ; Q_PWM[8]                                                                          ; I2SAudioOut:I2SAO|local_right_sample[8]                                           ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 2.991 ns                   ; 4.059 ns                 ;
; 1.071 ns                                ; Right_Data[6]                                                                     ; I2SAudioOut:I2SIQO|local_right_sample[6]                                          ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 2.974 ns                   ; 4.045 ns                 ;
; 1.071 ns                                ; Right_Data[9]                                                                     ; I2SAudioOut:I2SIQO|local_right_sample[9]                                          ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 2.974 ns                   ; 4.045 ns                 ;
; 1.077 ns                                ; Left_Data[2]                                                                      ; I2SAudioOut:I2SIQO|local_left_sample[2]                                           ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 2.990 ns                   ; 4.067 ns                 ;
; 1.091 ns                                ; Left_Data[3]                                                                      ; I2SAudioOut:I2SIQO|local_left_sample[3]                                           ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 2.991 ns                   ; 4.082 ns                 ;
; 1.091 ns                                ; Q_PWM[7]                                                                          ; I2SAudioOut:I2SAO|local_right_sample[7]                                           ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 2.991 ns                   ; 4.082 ns                 ;
; 1.098 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; TX_state[1]                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.119 ns                   ; 4.217 ns                 ;
; 1.099 ns                                ; Q_PWM[13]                                                                         ; I2SAudioOut:I2SAO|local_right_sample[13]                                          ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 2.991 ns                   ; 4.090 ns                 ;
; 1.114 ns                                ; Left_Data[7]                                                                      ; I2SAudioOut:I2SIQO|local_left_sample[7]                                           ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 2.991 ns                   ; 4.105 ns                 ;
; 1.116 ns                                ; Right_Data[4]                                                                     ; I2SAudioOut:I2SIQO|local_right_sample[4]                                          ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 2.974 ns                   ; 4.090 ns                 ;
; 1.123 ns                                ; Q_PWM[5]                                                                          ; I2SAudioOut:I2SAO|local_right_sample[5]                                           ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 2.991 ns                   ; 4.114 ns                 ;
; 1.126 ns                                ; I_PWM[10]                                                                         ; I2SAudioOut:I2SAO|local_left_sample[10]                                           ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 2.955 ns                   ; 4.081 ns                 ;
; 1.127 ns                                ; I_PWM[2]                                                                          ; I2SAudioOut:I2SAO|local_left_sample[2]                                            ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 2.955 ns                   ; 4.082 ns                 ;
; 1.129 ns                                ; Right_Data[8]                                                                     ; I2SAudioOut:I2SIQO|local_right_sample[8]                                          ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 2.974 ns                   ; 4.103 ns                 ;
; 1.132 ns                                ; Left_Data[13]                                                                     ; I2SAudioOut:I2SIQO|local_left_sample[13]                                          ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 2.991 ns                   ; 4.123 ns                 ;
; 1.133 ns                                ; Left_Data[15]                                                                     ; I2SAudioOut:I2SIQO|local_left_sample[15]                                          ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 2.990 ns                   ; 4.123 ns                 ;
; 1.136 ns                                ; I_PWM[3]                                                                          ; I2SAudioOut:I2SAO|local_left_sample[3]                                            ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 2.986 ns                   ; 4.122 ns                 ;
; 1.147 ns                                ; Q_PWM[6]                                                                          ; I2SAudioOut:I2SAO|local_right_sample[6]                                           ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 2.983 ns                   ; 4.130 ns                 ;
; 1.149 ns                                ; Left_Data[0]                                                                      ; I2SAudioOut:I2SIQO|local_left_sample[0]                                           ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 2.990 ns                   ; 4.139 ns                 ;
; 1.149 ns                                ; Left_Data[6]                                                                      ; I2SAudioOut:I2SIQO|local_left_sample[6]                                           ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 3.001 ns                   ; 4.150 ns                 ;
; 1.156 ns                                ; ad_count[4]                                                                       ; ad_count[4]                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.158 ns                 ;
; 1.158 ns                                ; ad_count[13]                                                                      ; ad_count[13]                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.160 ns                 ;
; 1.162 ns                                ; Right_Data[15]                                                                    ; I2SAudioOut:I2SIQO|local_right_sample[15]                                         ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 2.953 ns                   ; 4.115 ns                 ;
; 1.164 ns                                ; Left_Data[5]                                                                      ; I2SAudioOut:I2SIQO|local_left_sample[5]                                           ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 3.001 ns                   ; 4.165 ns                 ;
; 1.164 ns                                ; ad_count[6]                                                                       ; ad_count[6]                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; ad_count[8]                                                                       ; ad_count[8]                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[3] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[3] ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[5] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[5] ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.165 ns                                ; Left_Data[12]                                                                     ; I2SAudioOut:I2SIQO|local_left_sample[12]                                          ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 2.990 ns                   ; 4.155 ns                 ;
; 1.166 ns                                ; Right_Data[12]                                                                    ; I2SAudioOut:I2SIQO|local_right_sample[12]                                         ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 2.953 ns                   ; 4.119 ns                 ;
; 1.167 ns                                ; ad_count[14]                                                                      ; ad_count[14]                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.169 ns                 ;
; 1.168 ns                                ; ad_count[15]                                                                      ; ad_count[15]                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.168 ns                                ; ad_count[22]                                                                      ; ad_count[22]                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.169 ns                                ; Right_Data[14]                                                                    ; I2SAudioOut:I2SIQO|local_right_sample[14]                                         ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 2.953 ns                   ; 4.122 ns                 ;
; 1.169 ns                                ; ad_count[10]                                                                      ; ad_count[10]                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; ad_count[11]                                                                      ; ad_count[11]                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; ad_count[12]                                                                      ; ad_count[12]                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; ad_count[17]                                                                      ; ad_count[17]                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; ad_count[20]                                                                      ; ad_count[20]                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; ad_count[24]                                                                      ; ad_count[24]                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.173 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1] ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.175 ns                 ;
; 1.174 ns                                ; I_PWM[5]                                                                          ; I2SAudioOut:I2SAO|local_left_sample[5]                                            ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 2.984 ns                   ; 4.158 ns                 ;
; 1.181 ns                                ; Q_PWM[15]                                                                         ; I2SAudioOut:I2SAO|local_right_sample[15]                                          ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 2.991 ns                   ; 4.172 ns                 ;
; 1.182 ns                                ; Left_Data[4]                                                                      ; I2SAudioOut:I2SIQO|local_left_sample[4]                                           ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 3.000 ns                   ; 4.182 ns                 ;
; 1.183 ns                                ; I_PWM[12]                                                                         ; I2SAudioOut:I2SAO|local_left_sample[12]                                           ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 2.955 ns                   ; 4.138 ns                 ;
; 1.184 ns                                ; Q_PWM[14]                                                                         ; I2SAudioOut:I2SAO|local_right_sample[14]                                          ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 2.991 ns                   ; 4.175 ns                 ;
; 1.186 ns                                ; CCstate.10                                                                        ; CC~reg0                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.188 ns                 ;
; 1.186 ns                                ; Right_Data[7]                                                                     ; I2SAudioOut:I2SIQO|local_right_sample[7]                                          ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 2.953 ns                   ; 4.139 ns                 ;
; 1.187 ns                                ; Left_Data[10]                                                                     ; I2SAudioOut:I2SIQO|local_left_sample[10]                                          ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 2.990 ns                   ; 4.177 ns                 ;
; 1.188 ns                                ; Q_PWM[0]                                                                          ; I2SAudioOut:I2SAO|local_right_sample[0]                                           ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 2.991 ns                   ; 4.179 ns                 ;
; 1.189 ns                                ; Q_PWM[10]                                                                         ; I2SAudioOut:I2SAO|local_right_sample[10]                                          ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 2.991 ns                   ; 4.180 ns                 ;
; 1.189 ns                                ; I2SAudioOut:I2SAO|TLV_state.010                                                   ; I2SAudioOut:I2SAO|TLV_state.011                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.191 ns                 ;
; 1.190 ns                                ; Tx_q[15]                                                                          ; Tx_data[15]                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.192 ns                 ;
; 1.192 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; TX_state[0]                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.119 ns                   ; 4.311 ns                 ;
; 1.196 ns                                ; Q_PWM[4]                                                                          ; I2SAudioOut:I2SAO|local_right_sample[4]                                           ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 2.983 ns                   ; 4.179 ns                 ;
; 1.198 ns                                ; I_PWM[4]                                                                          ; I2SAudioOut:I2SAO|local_left_sample[4]                                            ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 2.986 ns                   ; 4.184 ns                 ;
; 1.201 ns                                ; CCcount[5]                                                                        ; CCcount[5]                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.203 ns                 ;
; 1.203 ns                                ; Right_Data[1]                                                                     ; I2SAudioOut:I2SIQO|local_right_sample[1]                                          ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 2.974 ns                   ; 4.177 ns                 ;
; 1.206 ns                                ; CCcount[4]                                                                        ; CCcount[4]                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.208 ns                 ;
; 1.208 ns                                ; I2SAudioOut:I2SAO|bit_count[0]                                                    ; I2SAudioOut:I2SAO|bit_count[3]                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.210 ns                 ;
; 1.209 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0] ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.211 ns                 ;
; 1.213 ns                                ; ad_count[2]                                                                       ; ad_count[2]                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.215 ns                 ;
; 1.213 ns                                ; ad_count[3]                                                                       ; ad_count[3]                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.215 ns                 ;
; 1.213 ns                                ; I2SAudioOut:I2SAO|bit_count[0]                                                    ; I2SAudioOut:I2SAO|bit_count[2]                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.215 ns                 ;
; 1.216 ns                                ; I_PWM[14]                                                                         ; I2SAudioOut:I2SAO|local_left_sample[14]                                           ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 2.986 ns                   ; 4.202 ns                 ;
; 1.217 ns                                ; ad_count[5]                                                                       ; ad_count[5]                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; ad_count[7]                                                                       ; ad_count[7]                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; ad_count[16]                                                                      ; ad_count[16]                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; Q_PWM[3]                                                                          ; I2SAudioOut:I2SAO|local_right_sample[3]                                           ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 2.989 ns                   ; 4.206 ns                 ;
; 1.217 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[2] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[2] ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[4] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[4] ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.218 ns                                ; ad_count[9]                                                                       ; ad_count[9]                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; ad_count[18]                                                                      ; ad_count[18]                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; ad_count[19]                                                                      ; ad_count[19]                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[6] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[6] ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.221 ns                                ; I_PWM[13]                                                                         ; I2SAudioOut:I2SAO|local_left_sample[13]                                           ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 2.955 ns                   ; 4.176 ns                 ;
; 1.221 ns                                ; Q_PWM[9]                                                                          ; I2SAudioOut:I2SAO|local_right_sample[9]                                           ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 2.991 ns                   ; 4.212 ns                 ;
; 1.224 ns                                ; I_PWM[1]                                                                          ; I2SAudioOut:I2SAO|local_left_sample[1]                                            ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 2.990 ns                   ; 4.214 ns                 ;
; 1.227 ns                                ; Right_Data[5]                                                                     ; I2SAudioOut:I2SIQO|local_right_sample[5]                                          ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 2.974 ns                   ; 4.201 ns                 ;
; 1.227 ns                                ; I_PWM[11]                                                                         ; I2SAudioOut:I2SAO|local_left_sample[11]                                           ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 2.955 ns                   ; 4.182 ns                 ;
; 1.231 ns                                ; ad_count[21]                                                                      ; ad_count[21]                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.233 ns                 ;
; 1.232 ns                                ; ad_count[23]                                                                      ; ad_count[23]                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.234 ns                 ;
; 1.235 ns                                ; Q_PWM[12]                                                                         ; I2SAudioOut:I2SAO|local_right_sample[12]                                          ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 2.991 ns                   ; 4.226 ns                 ;
; 1.244 ns                                ; I_PWM[15]                                                                         ; I2SAudioOut:I2SAO|local_left_sample[15]                                           ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 2.955 ns                   ; 4.199 ns                 ;
; 1.256 ns                                ; ad_count[25]                                                                      ; ad_count[25]                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.258 ns                 ;
; 1.257 ns                                ; ad_count[25]                                                                      ; ad_count[0]                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.259 ns                 ;
; 1.259 ns                                ; I_PWM[9]                                                                          ; I2SAudioOut:I2SAO|local_left_sample[9]                                            ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 2.990 ns                   ; 4.249 ns                 ;
; 1.261 ns                                ; Right_Data[3]                                                                     ; I2SAudioOut:I2SIQO|local_right_sample[3]                                          ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 2.953 ns                   ; 4.214 ns                 ;
; 1.262 ns                                ; I_PWM[0]                                                                          ; I2SAudioOut:I2SAO|local_left_sample[0]                                            ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 2.986 ns                   ; 4.248 ns                 ;
; 1.280 ns                                ; ad_count[25]                                                                      ; ad_count[1]                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.282 ns                 ;
; 1.280 ns                                ; ad_count[25]                                                                      ; ad_count[13]                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.282 ns                 ;
; 1.280 ns                                ; ad_count[25]                                                                      ; ad_count[14]                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.282 ns                 ;
; 1.280 ns                                ; ad_count[25]                                                                      ; ad_count[15]                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.282 ns                 ;
; 1.280 ns                                ; ad_count[25]                                                                      ; ad_count[16]                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.282 ns                 ;
; 1.280 ns                                ; ad_count[25]                                                                      ; ad_count[17]                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.282 ns                 ;
; 1.280 ns                                ; ad_count[25]                                                                      ; ad_count[18]                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.282 ns                 ;
; 1.280 ns                                ; ad_count[25]                                                                      ; ad_count[19]                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.282 ns                 ;
; 1.280 ns                                ; ad_count[25]                                                                      ; ad_count[20]                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.282 ns                 ;
; 1.280 ns                                ; ad_count[25]                                                                      ; ad_count[21]                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.282 ns                 ;
; 1.280 ns                                ; ad_count[25]                                                                      ; ad_count[22]                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.282 ns                 ;
; 1.280 ns                                ; ad_count[25]                                                                      ; ad_count[23]                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.282 ns                 ;
; 1.280 ns                                ; ad_count[25]                                                                      ; ad_count[24]                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.282 ns                 ;
; 1.288 ns                                ; TX_state[3]                                                                       ; TX_state[4]                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.290 ns                 ;
; 1.293 ns                                ; Left_Data[11]                                                                     ; I2SAudioOut:I2SIQO|local_left_sample[11]                                          ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 2.990 ns                   ; 4.283 ns                 ;
; 1.302 ns                                ; I_PWM[7]                                                                          ; I2SAudioOut:I2SAO|local_left_sample[7]                                            ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 2.984 ns                   ; 4.286 ns                 ;
; 1.308 ns                                ; Right_Data[2]                                                                     ; I2SAudioOut:I2SIQO|local_right_sample[2]                                          ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 2.953 ns                   ; 4.261 ns                 ;
; 1.354 ns                                ; TX_state[0]                                                                       ; TX_state[3]                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.356 ns                 ;
; 1.355 ns                                ; I2SAudioOut:I2SAO|bit_count[1]                                                    ; I2SAudioOut:I2SAO|TLV_state.011                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.357 ns                 ;
; 1.360 ns                                ; TX_state[0]                                                                       ; TX_state[2]                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.362 ns                 ;
; 1.361 ns                                ; TX_state[0]                                                                       ; TX_state[4]                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.363 ns                 ;
; 1.363 ns                                ; Right_Data[13]                                                                    ; I2SAudioOut:I2SIQO|local_right_sample[13]                                         ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 2.953 ns                   ; 4.316 ns                 ;
; 1.387 ns                                ; Right_Data[11]                                                                    ; I2SAudioOut:I2SIQO|local_right_sample[11]                                         ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 2.953 ns                   ; 4.340 ns                 ;
; 1.388 ns                                ; Left_Data[8]                                                                      ; I2SAudioOut:I2SIQO|local_left_sample[8]                                           ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 2.990 ns                   ; 4.378 ns                 ;
; 1.411 ns                                ; Tx_q[0]                                                                           ; Tx_data[0]                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.010 ns                  ; 1.401 ns                 ;
; 1.413 ns                                ; Tx_q[0]                                                                           ; Tx_q[1]                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.010 ns                  ; 1.403 ns                 ;
; 1.438 ns                                ; CCcount[0]                                                                        ; CCcount[0]                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.440 ns                 ;
; 1.491 ns                                ; I2SAudioOut:I2SAO|outbit_o                                                        ; I2SAudioOut:I2SAO|outbit_o                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.493 ns                 ;
; 1.496 ns                                ; TX_state[2]                                                                       ; TX_state[3]                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.498 ns                 ;
; 1.502 ns                                ; TX_state[2]                                                                       ; TX_state[2]                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.504 ns                 ;
; 1.503 ns                                ; TX_state[2]                                                                       ; TX_state[4]                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.505 ns                 ;
; 1.511 ns                                ; I2SAudioOut:I2SAO|TLV_state.100                                                   ; I2SAudioOut:I2SIQO|outbit_o                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.011 ns                   ; 1.522 ns                 ;
; 1.518 ns                                ; CCstate.10                                                                        ; CCcount[4]                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.520 ns                 ;
; 1.518 ns                                ; CCstate.10                                                                        ; CCcount[0]                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.520 ns                 ;
; 1.518 ns                                ; CCstate.10                                                                        ; CCcount[5]                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.520 ns                 ;
; 1.522 ns                                ; I2SAudioOut:I2SAO|bit_count[2]                                                    ; I2SAudioOut:I2SAO|TLV_state.011                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.524 ns                 ;
; 1.568 ns                                ; ad_count[25]                                                                      ; ad_count[2]                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.345 ns                   ; 1.913 ns                 ;
; 1.568 ns                                ; ad_count[25]                                                                      ; ad_count[3]                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.345 ns                   ; 1.913 ns                 ;
; 1.568 ns                                ; ad_count[25]                                                                      ; ad_count[4]                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.345 ns                   ; 1.913 ns                 ;
; 1.568 ns                                ; ad_count[25]                                                                      ; ad_count[5]                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.345 ns                   ; 1.913 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                               ;                                                                                   ;            ;           ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'SPI_SCK'                                                                                                                                                                                                                                                              ;
+-----------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                         ; To                                                           ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.720 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.337 ns                   ; 1.057 ns                 ;
; 0.756 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.758 ns                 ;
; 0.762 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.001 ns                   ; 0.763 ns                 ;
; 0.908 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.910 ns                 ;
; 1.066 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.068 ns                 ;
; 1.081 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.001 ns                   ; 1.082 ns                 ;
; 1.124 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.126 ns                 ;
; 1.177 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.233 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.235 ns                 ;
; 1.335 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.001 ns                   ; 1.336 ns                 ;
; 1.355 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.357 ns                 ;
; 1.388 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.390 ns                 ;
; 1.466 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.468 ns                 ;
; 1.469 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.471 ns                 ;
; 1.478 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.480 ns                 ;
; 1.486 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.488 ns                 ;
; 1.656 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.658 ns                 ;
; 1.663 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.001 ns                   ; 1.664 ns                 ;
; 1.726 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.333 ns                  ; 1.393 ns                 ;
; 1.766 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.768 ns                 ;
; 1.909 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.001 ns                   ; 1.910 ns                 ;
; 1.938 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.940 ns                 ;
; 1.941 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.011 ns                   ; 1.952 ns                 ;
; 1.941 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.011 ns                   ; 1.952 ns                 ;
; 1.942 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.011 ns                   ; 1.953 ns                 ;
; 1.942 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.011 ns                   ; 1.953 ns                 ;
; 1.942 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.011 ns                   ; 1.953 ns                 ;
; 1.945 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.947 ns                 ;
; 1.948 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.950 ns                 ;
; 1.956 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.958 ns                 ;
; 1.963 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.965 ns                 ;
; 2.024 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.026 ns                 ;
; 2.031 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.033 ns                 ;
; 2.042 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.044 ns                 ;
; 2.049 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.051 ns                 ;
; 2.051 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.053 ns                 ;
; 2.110 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.112 ns                 ;
; 2.129 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.011 ns                   ; 2.140 ns                 ;
; 2.131 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.011 ns                   ; 2.142 ns                 ;
; 2.132 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.134 ns                 ;
; 2.135 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.137 ns                 ;
; 2.137 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.139 ns                 ;
; 2.138 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.140 ns                 ;
; 2.203 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 2.549 ns                 ;
; 2.203 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 2.549 ns                 ;
; 2.204 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 2.550 ns                 ;
; 2.204 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 2.550 ns                 ;
; 2.204 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 2.550 ns                 ;
; 2.223 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.225 ns                 ;
; 2.232 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.234 ns                 ;
; 2.310 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.312 ns                 ;
; 2.344 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.347 ns                   ; 2.691 ns                 ;
; 2.344 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.347 ns                   ; 2.691 ns                 ;
; 2.345 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.347 ns                   ; 2.692 ns                 ;
; 2.345 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.347 ns                   ; 2.692 ns                 ;
; 2.345 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.347 ns                   ; 2.692 ns                 ;
; 2.383 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.385 ns                 ;
; 2.391 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 2.737 ns                 ;
; 2.393 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 2.739 ns                 ;
; 2.396 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.398 ns                 ;
; 2.404 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.406 ns                 ;
; 2.418 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.420 ns                 ;
; 2.431 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.433 ns                 ;
; 2.462 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 2.808 ns                 ;
; 2.462 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 2.808 ns                 ;
; 2.463 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 2.809 ns                 ;
; 2.463 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 2.809 ns                 ;
; 2.463 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 2.809 ns                 ;
; 2.482 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.484 ns                 ;
; 2.482 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.484 ns                 ;
; 2.490 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.492 ns                 ;
; 2.532 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.347 ns                   ; 2.879 ns                 ;
; 2.532 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.347 ns                   ; 2.879 ns                 ;
; 2.532 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.347 ns                   ; 2.879 ns                 ;
; 2.532 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.347 ns                   ; 2.879 ns                 ;
; 2.532 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.347 ns                   ; 2.879 ns                 ;
; 2.532 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.347 ns                   ; 2.879 ns                 ;
; 2.532 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.347 ns                   ; 2.879 ns                 ;
; 2.532 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.347 ns                   ; 2.879 ns                 ;
; 2.534 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.347 ns                   ; 2.881 ns                 ;
; 2.545 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.547 ns                 ;
; 2.555 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.338 ns                   ; 2.893 ns                 ;
; 2.555 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.338 ns                   ; 2.893 ns                 ;
; 2.572 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.574 ns                 ;
; 2.576 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.578 ns                 ;
; 2.615 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.338 ns                   ; 2.953 ns                 ;
; 2.615 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.338 ns                   ; 2.953 ns                 ;
; 2.645 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.647 ns                 ;
; 2.650 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 2.996 ns                 ;
; 2.652 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 2.998 ns                 ;
; 2.667 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.347 ns                   ; 3.014 ns                 ;
; 2.667 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.347 ns                   ; 3.014 ns                 ;
; 2.667 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.347 ns                   ; 3.014 ns                 ;
; 2.667 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.347 ns                   ; 3.014 ns                 ;
; 2.667 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.347 ns                   ; 3.014 ns                 ;
; 2.667 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.347 ns                   ; 3.014 ns                 ;
; 2.667 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.347 ns                   ; 3.014 ns                 ;
; 2.690 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.338 ns                   ; 3.028 ns                 ;
; 2.690 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.338 ns                   ; 3.028 ns                 ;
; 2.716 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 3.062 ns                 ;
; 2.716 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 3.062 ns                 ;
; 2.717 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 3.063 ns                 ;
; 2.717 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 3.063 ns                 ;
; 2.717 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 3.063 ns                 ;
; 2.796 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.798 ns                 ;
; 2.884 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.887 ns                 ;
; 2.884 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.887 ns                 ;
; 2.884 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.887 ns                 ;
; 2.884 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.887 ns                 ;
; 2.884 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.887 ns                 ;
; 2.896 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.898 ns                 ;
; 2.904 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 3.250 ns                 ;
; 2.906 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 3.252 ns                 ;
; 2.944 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.947 ns                 ;
; 2.944 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.947 ns                 ;
; 2.944 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.947 ns                 ;
; 2.944 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.947 ns                 ;
; 2.944 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 2.947 ns                 ;
; 3.019 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 3.022 ns                 ;
; 3.019 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 3.022 ns                 ;
; 3.019 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 3.022 ns                 ;
; 3.019 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 3.022 ns                 ;
; 3.019 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 3.022 ns                 ;
; 3.020 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.347 ns                   ; 3.367 ns                 ;
; 3.020 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.347 ns                   ; 3.367 ns                 ;
; 3.020 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.347 ns                   ; 3.367 ns                 ;
; 3.020 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.347 ns                   ; 3.367 ns                 ;
; 3.020 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.347 ns                   ; 3.367 ns                 ;
; 3.020 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.347 ns                   ; 3.367 ns                 ;
; 3.020 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.347 ns                   ; 3.367 ns                 ;
; 3.021 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.347 ns                   ; 3.368 ns                 ;
; 3.021 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.347 ns                   ; 3.368 ns                 ;
; 3.021 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.347 ns                   ; 3.368 ns                 ;
; 3.021 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.347 ns                   ; 3.368 ns                 ;
; 3.021 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.347 ns                   ; 3.368 ns                 ;
; 3.021 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.347 ns                   ; 3.368 ns                 ;
; 3.021 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.347 ns                   ; 3.368 ns                 ;
; 3.043 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.338 ns                   ; 3.381 ns                 ;
; 3.043 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.338 ns                   ; 3.381 ns                 ;
; 3.044 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 3.390 ns                 ;
; 3.044 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.338 ns                   ; 3.382 ns                 ;
; 3.044 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.338 ns                   ; 3.382 ns                 ;
; 3.044 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 3.390 ns                 ;
; 3.045 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 3.391 ns                 ;
; 3.045 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 3.391 ns                 ;
; 3.045 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 3.391 ns                 ;
; 3.073 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.075 ns                 ;
; 3.115 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.347 ns                   ; 3.462 ns                 ;
; 3.115 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.347 ns                   ; 3.462 ns                 ;
; 3.115 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.347 ns                   ; 3.462 ns                 ;
; 3.115 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.347 ns                   ; 3.462 ns                 ;
; 3.115 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.347 ns                   ; 3.462 ns                 ;
; 3.115 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.347 ns                   ; 3.462 ns                 ;
; 3.115 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.347 ns                   ; 3.462 ns                 ;
; 3.138 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.338 ns                   ; 3.476 ns                 ;
; 3.138 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.338 ns                   ; 3.476 ns                 ;
; 3.156 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.347 ns                   ; 3.503 ns                 ;
; 3.156 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.347 ns                   ; 3.503 ns                 ;
; 3.156 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.347 ns                   ; 3.503 ns                 ;
; 3.156 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.347 ns                   ; 3.503 ns                 ;
; 3.156 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.347 ns                   ; 3.503 ns                 ;
; 3.156 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.347 ns                   ; 3.503 ns                 ;
; 3.156 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.347 ns                   ; 3.503 ns                 ;
; 3.156 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.347 ns                   ; 3.503 ns                 ;
; 3.156 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.347 ns                   ; 3.503 ns                 ;
; 3.156 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.347 ns                   ; 3.503 ns                 ;
; 3.156 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.347 ns                   ; 3.503 ns                 ;
; 3.156 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.347 ns                   ; 3.503 ns                 ;
; 3.156 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.347 ns                   ; 3.503 ns                 ;
; 3.156 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.347 ns                   ; 3.503 ns                 ;
; 3.179 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.338 ns                   ; 3.517 ns                 ;
; 3.179 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.338 ns                   ; 3.517 ns                 ;
; 3.179 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.338 ns                   ; 3.517 ns                 ;
; 3.179 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.338 ns                   ; 3.517 ns                 ;
; 3.193 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.195 ns                 ;
; 3.214 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.343 ns                  ; 2.871 ns                 ;
; 3.232 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 3.578 ns                 ;
; 3.234 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 3.580 ns                 ;
; 3.290 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 3.636 ns                 ;
; 3.290 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 3.636 ns                 ;
; 3.291 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 3.637 ns                 ;
; 3.291 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 3.637 ns                 ;
; 3.291 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.346 ns                   ; 3.637 ns                 ;
; 3.314 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.316 ns                 ;
; 3.323 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.325 ns                 ;
; 3.324 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.326 ns                 ;
; 3.371 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.347 ns                   ; 3.718 ns                 ;
; 3.371 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.347 ns                   ; 3.718 ns                 ;
; 3.371 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.347 ns                   ; 3.718 ns                 ;
; 3.371 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.347 ns                   ; 3.718 ns                 ;
; 3.371 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.347 ns                   ; 3.718 ns                 ;
; 3.371 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.347 ns                   ; 3.718 ns                 ;
; 3.371 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.347 ns                   ; 3.718 ns                 ;
; 3.372 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 3.375 ns                 ;
; 3.372 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 3.375 ns                 ;
; 3.372 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 3.375 ns                 ;
; 3.372 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 3.375 ns                 ;
; 3.372 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.003 ns                   ; 3.375 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)          ;                                                              ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'FX2_CLK'                                                                                                                                                                                                                       ;
+---------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack ; From                                                  ; To                                                     ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+---------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 1.200 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2  ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.202 ns                 ;
; 2.745 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 2.746 ns                 ;
; 2.751 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.753 ns                 ;
; 2.751 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.753 ns                 ;
; 2.751 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.753 ns                 ;
; 2.751 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.753 ns                 ;
; 2.751 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.753 ns                 ;
; 2.751 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.753 ns                 ;
; 2.751 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.753 ns                 ;
; 2.812 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.814 ns                 ;
; 2.812 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.814 ns                 ;
; 2.812 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.814 ns                 ;
; 2.812 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.814 ns                 ;
; 2.812 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.814 ns                 ;
; 2.812 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.814 ns                 ;
; 2.812 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.814 ns                 ;
; 2.812 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.814 ns                 ;
; 3.360 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 3.361 ns                 ;
; 3.366 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 3.368 ns                 ;
; 3.366 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 3.368 ns                 ;
; 3.366 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 3.368 ns                 ;
; 3.366 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 3.368 ns                 ;
; 3.366 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 3.368 ns                 ;
; 3.366 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 3.368 ns                 ;
; 3.366 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 3.368 ns                 ;
; 3.427 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 3.429 ns                 ;
; 3.427 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 3.429 ns                 ;
; 3.427 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 3.429 ns                 ;
; 3.427 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 3.429 ns                 ;
; 3.427 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 3.429 ns                 ;
; 3.427 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 3.429 ns                 ;
; 3.427 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 3.429 ns                 ;
; 3.427 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 3.429 ns                 ;
+---------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                  ;
+-------+--------------+------------+------------+---------------------------------------------------------+-----------+
; Slack ; Required tsu ; Actual tsu ; From       ; To                                                      ; To Clock  ;
+-------+--------------+------------+------------+---------------------------------------------------------+-----------+
; N/A   ; None         ; 8.888 ns   ; LRCLK      ; AD_state[1]                                             ; BCLK      ;
; N/A   ; None         ; 8.733 ns   ; GPIO[23]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] ; SPI_SCK   ;
; N/A   ; None         ; 7.675 ns   ; GPIO[20]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4] ; SPI_SCK   ;
; N/A   ; None         ; 7.524 ns   ; GPIO[17]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1] ; SPI_SCK   ;
; N/A   ; None         ; 7.169 ns   ; GPIO[22]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6] ; SPI_SCK   ;
; N/A   ; None         ; 7.037 ns   ; GPIO[18]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] ; SPI_SCK   ;
; N/A   ; None         ; 7.029 ns   ; GPIO[19]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3] ; SPI_SCK   ;
; N/A   ; None         ; 6.990 ns   ; FLAGC      ; TX_wait[1]                                              ; IFCLK     ;
; N/A   ; None         ; 6.990 ns   ; FLAGC      ; TX_wait[4]                                              ; IFCLK     ;
; N/A   ; None         ; 6.990 ns   ; FLAGC      ; TX_wait[5]                                              ; IFCLK     ;
; N/A   ; None         ; 6.990 ns   ; FLAGC      ; TX_wait[2]                                              ; IFCLK     ;
; N/A   ; None         ; 6.990 ns   ; FLAGC      ; TX_wait[3]                                              ; IFCLK     ;
; N/A   ; None         ; 6.990 ns   ; FLAGC      ; TX_wait[6]                                              ; IFCLK     ;
; N/A   ; None         ; 6.990 ns   ; FLAGC      ; TX_wait[7]                                              ; IFCLK     ;
; N/A   ; None         ; 6.876 ns   ; LRCLK      ; AD_state[0]                                             ; BCLK      ;
; N/A   ; None         ; 6.862 ns   ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK   ;
; N/A   ; None         ; 6.799 ns   ; GPIO[16]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK   ;
; N/A   ; None         ; 6.738 ns   ; FLAGC      ; SLWR~reg0                                               ; IFCLK     ;
; N/A   ; None         ; 6.389 ns   ; FLAGA      ; state_FX[2]                                             ; IFCLK     ;
; N/A   ; None         ; 6.357 ns   ; GPIO[21]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5] ; SPI_SCK   ;
; N/A   ; None         ; 6.224 ns   ; FLAGC      ; TX_wait[0]                                              ; IFCLK     ;
; N/A   ; None         ; 6.142 ns   ; FLAGC      ; Tx_read_clock                                           ; IFCLK     ;
; N/A   ; None         ; 5.986 ns   ; FLAGC      ; state_FX[0]                                             ; IFCLK     ;
; N/A   ; None         ; 5.970 ns   ; FLAGA      ; state_FX[0]                                             ; IFCLK     ;
; N/A   ; None         ; 5.880 ns   ; FLAGA      ; RX_wait[2]                                              ; IFCLK     ;
; N/A   ; None         ; 5.880 ns   ; FLAGA      ; RX_wait[3]                                              ; IFCLK     ;
; N/A   ; None         ; 5.880 ns   ; FLAGA      ; RX_wait[4]                                              ; IFCLK     ;
; N/A   ; None         ; 5.880 ns   ; FLAGA      ; RX_wait[5]                                              ; IFCLK     ;
; N/A   ; None         ; 5.880 ns   ; FLAGA      ; RX_wait[6]                                              ; IFCLK     ;
; N/A   ; None         ; 5.880 ns   ; FLAGA      ; RX_wait[7]                                              ; IFCLK     ;
; N/A   ; None         ; 5.880 ns   ; FLAGA      ; RX_wait[1]                                              ; IFCLK     ;
; N/A   ; None         ; 5.806 ns   ; FLAGA      ; SLOE~reg0                                               ; IFCLK     ;
; N/A   ; None         ; 5.805 ns   ; FLAGA      ; RX_wait[0]                                              ; IFCLK     ;
; N/A   ; None         ; 5.601 ns   ; FX2_FD[1]  ; Rx_register[9]                                          ; IFCLK     ;
; N/A   ; None         ; 5.557 ns   ; FLAGC      ; state_FX[1]                                             ; IFCLK     ;
; N/A   ; None         ; 5.510 ns   ; FX2_FD[2]  ; Rx_register[10]                                         ; IFCLK     ;
; N/A   ; None         ; 5.497 ns   ; FX2_FD[3]  ; Rx_register[11]                                         ; IFCLK     ;
; N/A   ; None         ; 5.452 ns   ; FX2_FD[10] ; Rx_register[2]                                          ; IFCLK     ;
; N/A   ; None         ; 5.446 ns   ; FX2_FD[8]  ; Rx_register[0]                                          ; IFCLK     ;
; N/A   ; None         ; 5.419 ns   ; GPIO[22]   ; debounce:de_dot|pb_history[0]                           ; IFCLK     ;
; N/A   ; None         ; 5.411 ns   ; FX2_FD[0]  ; Rx_register[8]                                          ; IFCLK     ;
; N/A   ; None         ; 5.387 ns   ; GPIO[23]   ; debounce:de_dash|pb_history[0]                          ; IFCLK     ;
; N/A   ; None         ; 5.301 ns   ; FX2_FD[4]  ; Rx_register[12]                                         ; IFCLK     ;
; N/A   ; None         ; 5.299 ns   ; FX2_FD[9]  ; Rx_register[1]                                          ; IFCLK     ;
; N/A   ; None         ; 5.285 ns   ; PTT_in     ; debounce:de_PTT|pb_history[0]                           ; IFCLK     ;
; N/A   ; None         ; 5.262 ns   ; FX2_FD[11] ; Rx_register[3]                                          ; IFCLK     ;
; N/A   ; None         ; 5.127 ns   ; FX2_FD[5]  ; Rx_register[13]                                         ; IFCLK     ;
; N/A   ; None         ; 5.126 ns   ; FX2_FD[6]  ; Rx_register[14]                                         ; IFCLK     ;
; N/A   ; None         ; 5.115 ns   ; FX2_FD[14] ; Rx_register[6]                                          ; IFCLK     ;
; N/A   ; None         ; 5.103 ns   ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1   ; FX2_CLK   ;
; N/A   ; None         ; 4.972 ns   ; FX2_FD[15] ; Rx_register[7]                                          ; IFCLK     ;
; N/A   ; None         ; 4.956 ns   ; FX2_FD[13] ; Rx_register[5]                                          ; IFCLK     ;
; N/A   ; None         ; 4.951 ns   ; FLAGC      ; SLEN                                                    ; IFCLK     ;
; N/A   ; None         ; 4.928 ns   ; FX2_FD[12] ; Rx_register[4]                                          ; IFCLK     ;
; N/A   ; None         ; 4.727 ns   ; FX2_FD[7]  ; Rx_register[15]                                         ; IFCLK     ;
; N/A   ; None         ; 4.158 ns   ; DOUT       ; q[0]                                                    ; BCLK      ;
; N/A   ; None         ; 4.119 ns   ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0] ; SPI_SCK   ;
; N/A   ; None         ; 1.634 ns   ; CDOUT      ; Tx_q[0]                                                 ; CLK_12MHZ ;
+-------+--------------+------------+------------+---------------------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                           ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                                           ; To          ; From Clock ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+-------------+------------+
; N/A   ; None         ; 15.093 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM146                          ; DEBUG_LED0  ; IFCLK      ;
; N/A   ; None         ; 15.061 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~96_OTERM148                          ; DEBUG_LED0  ; IFCLK      ;
; N/A   ; None         ; 14.718 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM142                          ; DEBUG_LED0  ; IFCLK      ;
; N/A   ; None         ; 14.591 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM140                          ; DEBUG_LED0  ; IFCLK      ;
; N/A   ; None         ; 13.581 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[8]  ; FX2_FD[0]   ; IFCLK      ;
; N/A   ; None         ; 13.288 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[9]  ; FX2_FD[1]   ; IFCLK      ;
; N/A   ; None         ; 13.230 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[14] ; FX2_FD[6]   ; IFCLK      ;
; N/A   ; None         ; 13.229 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[15] ; FX2_FD[7]   ; IFCLK      ;
; N/A   ; None         ; 12.861 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[12] ; FX2_FD[4]   ; IFCLK      ;
; N/A   ; None         ; 12.836 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[13] ; FX2_FD[5]   ; IFCLK      ;
; N/A   ; None         ; 12.824 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[10] ; FX2_FD[2]   ; IFCLK      ;
; N/A   ; None         ; 12.821 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[11] ; FX2_FD[3]   ; IFCLK      ;
; N/A   ; None         ; 12.285 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[1]  ; FX2_FD[9]   ; IFCLK      ;
; N/A   ; None         ; 12.270 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[0]  ; FX2_FD[8]   ; IFCLK      ;
; N/A   ; None         ; 12.154 ns  ; CC~reg0                                                                                                                        ; CC          ; CLK_12MHZ  ;
; N/A   ; None         ; 11.998 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[2]  ; FX2_FD[10]  ; IFCLK      ;
; N/A   ; None         ; 11.992 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[7]  ; FX2_FD[15]  ; IFCLK      ;
; N/A   ; None         ; 11.979 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[3]  ; FX2_FD[11]  ; IFCLK      ;
; N/A   ; None         ; 11.955 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[6]  ; FX2_FD[14]  ; IFCLK      ;
; N/A   ; None         ; 11.900 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[5]  ; FX2_FD[13]  ; IFCLK      ;
; N/A   ; None         ; 11.885 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[4]  ; FX2_FD[12]  ; IFCLK      ;
; N/A   ; None         ; 11.729 ns  ; have_sync                                                                                                                      ; DEBUG_LED2  ; BCLK       ;
; N/A   ; None         ; 11.029 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                     ; CDIN        ; CLK_12MHZ  ;
; N/A   ; None         ; 10.925 ns  ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5]                                                                         ; GPIO[13]    ; FX2_CLK    ;
; N/A   ; None         ; 10.882 ns  ; have_sync                                                                                                                      ; DEBUG_LED3  ; BCLK       ;
; N/A   ; None         ; 10.837 ns  ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7]                                                                         ; GPIO[15]    ; FX2_CLK    ;
; N/A   ; None         ; 10.728 ns  ; I2SAudioOut:I2SIQO|outbit_o                                                                                                    ; LROUT       ; CLK_12MHZ  ;
; N/A   ; None         ; 10.501 ns  ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3]                                                                         ; GPIO[11]    ; FX2_CLK    ;
; N/A   ; None         ; 10.461 ns  ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1]                                                                         ; GPIO[9]     ; FX2_CLK    ;
; N/A   ; None         ; 10.337 ns  ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4]                                                                         ; GPIO[4]     ; FX2_CLK    ;
; N/A   ; None         ; 10.168 ns  ; Rx_control_0[0]                                                                                                                ; DEBUG_LED3  ; BCLK       ;
; N/A   ; None         ; 10.157 ns  ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6]                                                                         ; GPIO[6]     ; FX2_CLK    ;
; N/A   ; None         ; 10.069 ns  ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6]                                                                         ; GPIO[14]    ; FX2_CLK    ;
; N/A   ; None         ; 10.068 ns  ; SLEN                                                                                                                           ; FX2_FD[1]   ; IFCLK      ;
; N/A   ; None         ; 10.060 ns  ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5]                                                                         ; GPIO[5]     ; FX2_CLK    ;
; N/A   ; None         ; 10.058 ns  ; SLEN                                                                                                                           ; FX2_FD[0]   ; IFCLK      ;
; N/A   ; None         ; 10.052 ns  ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7]                                                                         ; GPIO[7]     ; FX2_CLK    ;
; N/A   ; None         ; 9.882 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0]                                                                         ; GPIO[8]     ; FX2_CLK    ;
; N/A   ; None         ; 9.881 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4]                                                                         ; GPIO[12]    ; FX2_CLK    ;
; N/A   ; None         ; 9.786 ns   ; SLEN                                                                                                                           ; FX2_FD[7]   ; IFCLK      ;
; N/A   ; None         ; 9.784 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1]                                                                         ; GPIO[1]     ; FX2_CLK    ;
; N/A   ; None         ; 9.782 ns   ; SLEN                                                                                                                           ; FX2_FD[5]   ; IFCLK      ;
; N/A   ; None         ; 9.782 ns   ; SLEN                                                                                                                           ; FX2_FD[6]   ; IFCLK      ;
; N/A   ; None         ; 9.773 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2]                                                                         ; GPIO[2]     ; FX2_CLK    ;
; N/A   ; None         ; 9.753 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3]                                                                         ; GPIO[3]     ; FX2_CLK    ;
; N/A   ; None         ; 9.677 ns   ; have_sync                                                                                                                      ; DFS1        ; BCLK       ;
; N/A   ; None         ; 9.660 ns   ; have_sync                                                                                                                      ; DFS0        ; BCLK       ;
; N/A   ; None         ; 9.406 ns   ; SLEN                                                                                                                           ; FX2_FD[3]   ; IFCLK      ;
; N/A   ; None         ; 9.406 ns   ; SLEN                                                                                                                           ; FX2_FD[4]   ; IFCLK      ;
; N/A   ; None         ; 9.406 ns   ; SLEN                                                                                                                           ; FX2_FD[2]   ; IFCLK      ;
; N/A   ; None         ; 9.392 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0]                                                                         ; GPIO[0]     ; FX2_CLK    ;
; N/A   ; None         ; 8.718 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2]                                                                         ; GPIO[10]    ; FX2_CLK    ;
; N/A   ; None         ; 8.715 ns   ; AK_reset~reg0                                                                                                                  ; DFS1        ; CLK_12MHZ  ;
; N/A   ; None         ; 8.700 ns   ; AK_reset~reg0                                                                                                                  ; DFS0        ; CLK_12MHZ  ;
; N/A   ; None         ; 8.610 ns   ; SLRD~reg0                                                                                                                      ; SLRD        ; IFCLK      ;
; N/A   ; None         ; 8.470 ns   ; SLWR~reg0                                                                                                                      ; SLWR        ; IFCLK      ;
; N/A   ; None         ; 8.376 ns   ; SpeedBits[1]                                                                                                                   ; DFS1        ; BCLK       ;
; N/A   ; None         ; 8.358 ns   ; SpeedBits[0]                                                                                                                   ; DFS0        ; BCLK       ;
; N/A   ; None         ; 8.137 ns   ; SLEN                                                                                                                           ; FX2_FD[9]   ; IFCLK      ;
; N/A   ; None         ; 8.130 ns   ; SLEN                                                                                                                           ; FX2_FD[10]  ; IFCLK      ;
; N/A   ; None         ; 8.120 ns   ; SLEN                                                                                                                           ; FX2_FD[13]  ; IFCLK      ;
; N/A   ; None         ; 8.117 ns   ; SLEN                                                                                                                           ; FX2_FD[8]   ; IFCLK      ;
; N/A   ; None         ; 8.110 ns   ; SLEN                                                                                                                           ; FX2_FD[11]  ; IFCLK      ;
; N/A   ; None         ; 8.100 ns   ; SLEN                                                                                                                           ; FX2_FD[12]  ; IFCLK      ;
; N/A   ; None         ; 8.097 ns   ; FIFO_ADR[1]~reg0                                                                                                               ; FIFO_ADR[1] ; IFCLK      ;
; N/A   ; None         ; 8.072 ns   ; SLOE~reg0                                                                                                                      ; SLOE        ; IFCLK      ;
; N/A   ; None         ; 7.759 ns   ; SLEN                                                                                                                           ; FX2_FD[15]  ; IFCLK      ;
; N/A   ; None         ; 7.759 ns   ; SLEN                                                                                                                           ; FX2_FD[14]  ; IFCLK      ;
; N/A   ; None         ; 7.410 ns   ; AK_reset~reg0                                                                                                                  ; AK_reset    ; CLK_12MHZ  ;
; N/A   ; None         ; 7.163 ns   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]                                                                        ; SPI_SO      ; SPI_SCK    ;
; N/A   ; None         ; 7.052 ns   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd                                                                             ; SPI_SO      ; SPI_SCK    ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+-------------+------------+


+----------------------------------------------------------------------+
; tpd                                                                  ;
+-------+-------------------+-----------------+-----------+------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From      ; To         ;
+-------+-------------------+-----------------+-----------+------------+
; N/A   ; None              ; 10.451 ns       ; FLAGC     ; DEBUG_LED1 ;
; N/A   ; None              ; 10.253 ns       ; CLK_12MHZ ; CLK_MCLK   ;
; N/A   ; None              ; 6.871 ns        ; IFCLK     ; CLK_48MHZ  ;
+-------+-------------------+-----------------+-----------+------------+


+----------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                         ;
+---------------+-------------+-----------+------------+---------------------------------------------------------+-----------+
; Minimum Slack ; Required th ; Actual th ; From       ; To                                                      ; To Clock  ;
+---------------+-------------+-----------+------------+---------------------------------------------------------+-----------+
; N/A           ; None        ; -1.368 ns ; CDOUT      ; Tx_q[0]                                                 ; CLK_12MHZ ;
; N/A           ; None        ; -3.853 ns ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0] ; SPI_SCK   ;
; N/A           ; None        ; -3.892 ns ; DOUT       ; q[0]                                                    ; BCLK      ;
; N/A           ; None        ; -4.461 ns ; FX2_FD[7]  ; Rx_register[15]                                         ; IFCLK     ;
; N/A           ; None        ; -4.662 ns ; FX2_FD[12] ; Rx_register[4]                                          ; IFCLK     ;
; N/A           ; None        ; -4.685 ns ; FLAGC      ; SLEN                                                    ; IFCLK     ;
; N/A           ; None        ; -4.690 ns ; FX2_FD[13] ; Rx_register[5]                                          ; IFCLK     ;
; N/A           ; None        ; -4.706 ns ; FX2_FD[15] ; Rx_register[7]                                          ; IFCLK     ;
; N/A           ; None        ; -4.837 ns ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1   ; FX2_CLK   ;
; N/A           ; None        ; -4.849 ns ; FX2_FD[14] ; Rx_register[6]                                          ; IFCLK     ;
; N/A           ; None        ; -4.860 ns ; FX2_FD[6]  ; Rx_register[14]                                         ; IFCLK     ;
; N/A           ; None        ; -4.861 ns ; FX2_FD[5]  ; Rx_register[13]                                         ; IFCLK     ;
; N/A           ; None        ; -4.996 ns ; FX2_FD[11] ; Rx_register[3]                                          ; IFCLK     ;
; N/A           ; None        ; -5.019 ns ; PTT_in     ; debounce:de_PTT|pb_history[0]                           ; IFCLK     ;
; N/A           ; None        ; -5.033 ns ; FX2_FD[9]  ; Rx_register[1]                                          ; IFCLK     ;
; N/A           ; None        ; -5.035 ns ; FX2_FD[4]  ; Rx_register[12]                                         ; IFCLK     ;
; N/A           ; None        ; -5.121 ns ; GPIO[23]   ; debounce:de_dash|pb_history[0]                          ; IFCLK     ;
; N/A           ; None        ; -5.145 ns ; FX2_FD[0]  ; Rx_register[8]                                          ; IFCLK     ;
; N/A           ; None        ; -5.148 ns ; LRCLK      ; AD_state[0]                                             ; BCLK      ;
; N/A           ; None        ; -5.153 ns ; GPIO[22]   ; debounce:de_dot|pb_history[0]                           ; IFCLK     ;
; N/A           ; None        ; -5.180 ns ; FX2_FD[8]  ; Rx_register[0]                                          ; IFCLK     ;
; N/A           ; None        ; -5.186 ns ; FX2_FD[10] ; Rx_register[2]                                          ; IFCLK     ;
; N/A           ; None        ; -5.231 ns ; FX2_FD[3]  ; Rx_register[11]                                         ; IFCLK     ;
; N/A           ; None        ; -5.244 ns ; FX2_FD[2]  ; Rx_register[10]                                         ; IFCLK     ;
; N/A           ; None        ; -5.291 ns ; FLAGC      ; state_FX[1]                                             ; IFCLK     ;
; N/A           ; None        ; -5.335 ns ; FX2_FD[1]  ; Rx_register[9]                                          ; IFCLK     ;
; N/A           ; None        ; -5.539 ns ; FLAGA      ; RX_wait[0]                                              ; IFCLK     ;
; N/A           ; None        ; -5.540 ns ; FLAGA      ; SLOE~reg0                                               ; IFCLK     ;
; N/A           ; None        ; -5.614 ns ; FLAGA      ; RX_wait[2]                                              ; IFCLK     ;
; N/A           ; None        ; -5.614 ns ; FLAGA      ; RX_wait[3]                                              ; IFCLK     ;
; N/A           ; None        ; -5.614 ns ; FLAGA      ; RX_wait[4]                                              ; IFCLK     ;
; N/A           ; None        ; -5.614 ns ; FLAGA      ; RX_wait[5]                                              ; IFCLK     ;
; N/A           ; None        ; -5.614 ns ; FLAGA      ; RX_wait[6]                                              ; IFCLK     ;
; N/A           ; None        ; -5.614 ns ; FLAGA      ; RX_wait[7]                                              ; IFCLK     ;
; N/A           ; None        ; -5.614 ns ; FLAGA      ; RX_wait[1]                                              ; IFCLK     ;
; N/A           ; None        ; -5.704 ns ; FLAGA      ; state_FX[0]                                             ; IFCLK     ;
; N/A           ; None        ; -5.720 ns ; FLAGC      ; state_FX[0]                                             ; IFCLK     ;
; N/A           ; None        ; -5.876 ns ; FLAGC      ; Tx_read_clock                                           ; IFCLK     ;
; N/A           ; None        ; -5.958 ns ; FLAGC      ; TX_wait[0]                                              ; IFCLK     ;
; N/A           ; None        ; -6.091 ns ; GPIO[21]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5] ; SPI_SCK   ;
; N/A           ; None        ; -6.123 ns ; FLAGA      ; state_FX[2]                                             ; IFCLK     ;
; N/A           ; None        ; -6.472 ns ; FLAGC      ; SLWR~reg0                                               ; IFCLK     ;
; N/A           ; None        ; -6.533 ns ; GPIO[16]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK   ;
; N/A           ; None        ; -6.596 ns ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK   ;
; N/A           ; None        ; -6.724 ns ; FLAGC      ; TX_wait[1]                                              ; IFCLK     ;
; N/A           ; None        ; -6.724 ns ; FLAGC      ; TX_wait[4]                                              ; IFCLK     ;
; N/A           ; None        ; -6.724 ns ; FLAGC      ; TX_wait[5]                                              ; IFCLK     ;
; N/A           ; None        ; -6.724 ns ; FLAGC      ; TX_wait[2]                                              ; IFCLK     ;
; N/A           ; None        ; -6.724 ns ; FLAGC      ; TX_wait[3]                                              ; IFCLK     ;
; N/A           ; None        ; -6.724 ns ; FLAGC      ; TX_wait[6]                                              ; IFCLK     ;
; N/A           ; None        ; -6.724 ns ; FLAGC      ; TX_wait[7]                                              ; IFCLK     ;
; N/A           ; None        ; -6.763 ns ; GPIO[19]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3] ; SPI_SCK   ;
; N/A           ; None        ; -6.771 ns ; GPIO[18]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] ; SPI_SCK   ;
; N/A           ; None        ; -6.903 ns ; GPIO[22]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6] ; SPI_SCK   ;
; N/A           ; None        ; -7.258 ns ; GPIO[17]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1] ; SPI_SCK   ;
; N/A           ; None        ; -7.409 ns ; GPIO[20]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4] ; SPI_SCK   ;
; N/A           ; None        ; -8.467 ns ; GPIO[23]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] ; SPI_SCK   ;
; N/A           ; None        ; -8.622 ns ; LRCLK      ; AD_state[1]                                             ; BCLK      ;
+---------------+-------------+-----------+------------+---------------------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Timing Assignments                                                                                                                        ;
+-----------------+---------+------------------+-------------------------------+-------------+------------------------------------------------------+
; Option          ; Setting ; From             ; To                            ; Entity Name ; Help                                                 ;
+-----------------+---------+------------------+-------------------------------+-------------+------------------------------------------------------+
; Cut Timing Path ; On      ; previous_rdempty ; wrempty_reg|dffpipe12|dffe13a ; dcfifo_6bf1 ; Node named previous_rdempty removed during synthesis ;
; Cut Timing Path ; On      ; previous_wrfull  ; rdfull_reg|dffpipe7|dffe8a    ; dcfifo_6bf1 ; Node named previous_wrfull removed during synthesis  ;
; Cut Timing Path ; On      ; delayed_wrptr_g  ; rs_dgwp|dffpipe5|dffe6a       ; dcfifo_jic1 ; Node named delayed_wrptr_g removed during synthesis  ;
+-----------------+---------+------------------+-------------------------------+-------------+------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition
    Info: Processing started: Sun Mar 04 10:22:01 2007
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Ozy_Janus -c Ozy_Janus --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "SPI_SCK" is an undefined clock
    Info: Assuming node "FX2_CLK" is an undefined clock
Warning: Clock Setting "FX2 Clock" is unassigned
Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]" as buffer
    Info: Detected ripple clock "clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "SLRD~reg0" as buffer
    Info: Detected ripple clock "Tx_read_clock" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is 10.381 ns for clock "IFCLK" between source register "Rx_register[5]" and destination memory "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_datain_reg0"
    Info: Fmax is restricted to 163.03 MHz due to tcl and tch limits
    Info: + Largest register to memory requirement is 13.996 ns
        Info: + Setup relationship between source and destination is 10.417 ns
            Info: + Latch edge is 20.833 ns
                Info: Clock period of Destination clock "IFCLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 10.416 ns
                Info: Clock period of Source clock "IFCLK" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 3.929 ns
            Info: + Shortest clock path from clock "IFCLK" to destination memory is 6.755 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 115; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.902 ns) + CELL(0.970 ns) = 3.138 ns; Loc. = LCFF_X8_Y13_N9; Fanout = 3; REG Node = 'SLRD~reg0'
                Info: 4: + IC(1.928 ns) + CELL(0.000 ns) = 5.066 ns; Loc. = CLKCTRL_G1; Fanout = 308; COMB Node = 'SLRD~reg0clkctrl'
                Info: 5: + IC(0.831 ns) + CELL(0.858 ns) = 6.755 ns; Loc. = M4K_X27_Y7; Fanout = 1; MEM Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_datain_reg0'
                Info: Total cell delay = 2.958 ns ( 43.79 % )
                Info: Total interconnect delay = 3.797 ns ( 56.21 % )
            Info: - Longest clock path from clock "IFCLK" to source register is 2.826 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 115; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.894 ns) + CELL(0.666 ns) = 2.826 ns; Loc. = LCFF_X7_Y12_N17; Fanout = 1; REG Node = 'Rx_register[5]'
                Info: Total cell delay = 1.796 ns ( 63.55 % )
                Info: Total interconnect delay = 1.030 ns ( 36.45 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is 0.046 ns
    Info: - Longest register to memory delay is 3.615 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y12_N17; Fanout = 1; REG Node = 'Rx_register[5]'
        Info: 2: + IC(3.485 ns) + CELL(0.130 ns) = 3.615 ns; Loc. = M4K_X27_Y7; Fanout = 1; MEM Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_datain_reg0'
        Info: Total cell delay = 0.130 ns ( 3.60 % )
        Info: Total interconnect delay = 3.485 ns ( 96.40 % )
Info: Slack time is 30.744 ns for clock "BCLK" between source memory "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]" and destination register "sync_count[4]"
    Info: Fmax is 50.27 MHz (period= 19.892 ns)
    Info: + Largest memory to register requirement is 39.216 ns
        Info: + Setup relationship between source and destination is 40.690 ns
            Info: + Latch edge is 40.690 ns
                Info: Clock period of Destination clock "BCLK" is 81.380 ns with inverted offset of 40.690 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "BCLK" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -1.254 ns
            Info: + Shortest clock path from clock "BCLK" to destination register is 3.122 ns
                Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_160; Fanout = 679; CLK Node = 'BCLK'
                Info: 2: + IC(1.482 ns) + CELL(0.666 ns) = 3.122 ns; Loc. = LCFF_X31_Y18_N11; Fanout = 3; REG Node = 'sync_count[4]'
                Info: Total cell delay = 1.640 ns ( 52.53 % )
                Info: Total interconnect delay = 1.482 ns ( 47.47 % )
            Info: - Longest clock path from clock "BCLK" to source memory is 4.376 ns
                Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_160; Fanout = 679; CLK Node = 'BCLK'
                Info: 2: + IC(2.587 ns) + CELL(0.815 ns) = 4.376 ns; Loc. = M4K_X27_Y6; Fanout = 7; MEM Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]'
                Info: Total cell delay = 1.789 ns ( 40.88 % )
                Info: Total interconnect delay = 2.587 ns ( 59.12 % )
        Info: - Micro clock to output delay of source is 0.260 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest memory to register delay is 8.472 ns
        Info: 1: + IC(0.000 ns) + CELL(0.109 ns) = 0.109 ns; Loc. = M4K_X27_Y6; Fanout = 7; MEM Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15]'
        Info: 2: + IC(2.348 ns) + CELL(0.499 ns) = 2.956 ns; Loc. = LCCOMB_X30_Y16_N12; Fanout = 1; COMB Node = 'Equal4~73'
        Info: 3: + IC(0.386 ns) + CELL(0.614 ns) = 3.956 ns; Loc. = LCCOMB_X30_Y16_N16; Fanout = 7; COMB Node = 'Equal4~74'
        Info: 4: + IC(0.727 ns) + CELL(0.616 ns) = 5.299 ns; Loc. = LCCOMB_X31_Y16_N8; Fanout = 2; COMB Node = 'Selector53~93'
        Info: 5: + IC(0.689 ns) + CELL(0.624 ns) = 6.612 ns; Loc. = LCCOMB_X30_Y16_N10; Fanout = 9; COMB Node = 'sync_count[1]~486'
        Info: 6: + IC(1.005 ns) + CELL(0.855 ns) = 8.472 ns; Loc. = LCFF_X31_Y18_N11; Fanout = 3; REG Node = 'sync_count[4]'
        Info: Total cell delay = 3.317 ns ( 39.15 % )
        Info: Total interconnect delay = 5.155 ns ( 60.85 % )
Info: No valid register-to-register data paths exist for clock "LRCLK"
Info: Slack time is 33.509 ns for clock "CLK_12MHZ" between source register "CCdata[32]" and destination register "CC~reg0"
    Info: Fmax is 69.63 MHz (period= 14.362 ns)
    Info: + Largest register to register requirement is 40.427 ns
        Info: + Setup relationship between source and destination is 40.690 ns
            Info: + Latch edge is 40.690 ns
                Info: Clock period of Destination clock "CLK_12MHZ" is 81.380 ns with inverted offset of 40.690 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "CLK_12MHZ" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.001 ns
            Info: + Shortest clock path from clock "CLK_12MHZ" to destination register is 6.106 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 36; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(1.351 ns) + CELL(0.970 ns) = 3.306 ns; Loc. = LCFF_X33_Y13_N15; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 3: + IC(1.228 ns) + CELL(0.000 ns) = 4.534 ns; Loc. = CLKCTRL_G5; Fanout = 123; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 4: + IC(0.906 ns) + CELL(0.666 ns) = 6.106 ns; Loc. = LCFF_X29_Y12_N7; Fanout = 2; REG Node = 'CC~reg0'
                Info: Total cell delay = 2.621 ns ( 42.92 % )
                Info: Total interconnect delay = 3.485 ns ( 57.08 % )
            Info: - Longest clock path from clock "CLK_12MHZ" to source register is 6.105 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 36; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(1.351 ns) + CELL(0.970 ns) = 3.306 ns; Loc. = LCFF_X33_Y13_N27; Fanout = 21; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]'
                Info: 3: + IC(1.225 ns) + CELL(0.000 ns) = 4.531 ns; Loc. = CLKCTRL_G6; Fanout = 33; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]~clkctrl'
                Info: 4: + IC(0.908 ns) + CELL(0.666 ns) = 6.105 ns; Loc. = LCFF_X31_Y12_N1; Fanout = 1; REG Node = 'CCdata[32]'
                Info: Total cell delay = 2.621 ns ( 42.93 % )
                Info: Total interconnect delay = 3.484 ns ( 57.07 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 6.918 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y12_N1; Fanout = 1; REG Node = 'CCdata[32]'
        Info: 2: + IC(0.439 ns) + CELL(0.624 ns) = 1.063 ns; Loc. = LCCOMB_X31_Y12_N2; Fanout = 1; COMB Node = 'Mux6~447'
        Info: 3: + IC(0.364 ns) + CELL(0.624 ns) = 2.051 ns; Loc. = LCCOMB_X31_Y12_N24; Fanout = 1; COMB Node = 'Mux6~448'
        Info: 4: + IC(0.677 ns) + CELL(0.623 ns) = 3.351 ns; Loc. = LCCOMB_X30_Y12_N22; Fanout = 1; COMB Node = 'Mux6~449'
        Info: 5: + IC(0.677 ns) + CELL(0.616 ns) = 4.644 ns; Loc. = LCCOMB_X31_Y12_N22; Fanout = 1; COMB Node = 'Mux6~451'
        Info: 6: + IC(0.679 ns) + CELL(0.624 ns) = 5.947 ns; Loc. = LCCOMB_X30_Y12_N6; Fanout = 1; COMB Node = 'Mux6~469'
        Info: 7: + IC(0.657 ns) + CELL(0.206 ns) = 6.810 ns; Loc. = LCCOMB_X29_Y12_N6; Fanout = 1; COMB Node = 'CC~7'
        Info: 8: + IC(0.000 ns) + CELL(0.108 ns) = 6.918 ns; Loc. = LCFF_X29_Y12_N7; Fanout = 2; REG Node = 'CC~reg0'
        Info: Total cell delay = 3.425 ns ( 49.51 % )
        Info: Total interconnect delay = 3.493 ns ( 50.49 % )
Info: No valid register-to-register data paths exist for clock "CBCLK"
Info: No valid register-to-register data paths exist for clock "CLRCLK"
Info: Slack time is 13.583 ns for clock "SPI_SCK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4]" and destination register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]"
    Info: Fmax is 137.93 MHz (period= 7.25 ns)
    Info: + Largest register to register requirement is 20.914 ns
        Info: + Setup relationship between source and destination is 20.833 ns
            Info: + Latch edge is 20.833 ns
                Info: Clock period of Destination clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.345 ns
            Info: + Shortest clock path from clock "SPI_SCK" to destination register is 2.956 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(1.295 ns) + CELL(0.666 ns) = 2.956 ns; Loc. = LCFF_X3_Y14_N31; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]'
                Info: Total cell delay = 1.661 ns ( 56.19 % )
                Info: Total interconnect delay = 1.295 ns ( 43.81 % )
            Info: - Longest clock path from clock "SPI_SCK" to source register is 2.611 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(0.950 ns) + CELL(0.666 ns) = 2.611 ns; Loc. = LCFF_X1_Y14_N7; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4]'
                Info: Total cell delay = 1.661 ns ( 63.62 % )
                Info: Total interconnect delay = 0.950 ns ( 36.38 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 7.331 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y14_N7; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4]'
        Info: 2: + IC(1.020 ns) + CELL(0.370 ns) = 1.390 ns; Loc. = LCCOMB_X2_Y14_N26; Fanout = 4; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Equal0~112'
        Info: 3: + IC(0.386 ns) + CELL(0.624 ns) = 2.400 ns; Loc. = LCCOMB_X2_Y14_N18; Fanout = 4; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|always2~54'
        Info: 4: + IC(0.385 ns) + CELL(0.624 ns) = 3.409 ns; Loc. = LCCOMB_X2_Y14_N20; Fanout = 11; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]~1625'
        Info: 5: + IC(1.111 ns) + CELL(0.624 ns) = 5.144 ns; Loc. = LCCOMB_X4_Y14_N20; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~1643'
        Info: 6: + IC(0.393 ns) + CELL(0.651 ns) = 6.188 ns; Loc. = LCCOMB_X4_Y14_N8; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~1644'
        Info: 7: + IC(0.665 ns) + CELL(0.370 ns) = 7.223 ns; Loc. = LCCOMB_X3_Y14_N30; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~1645'
        Info: 8: + IC(0.000 ns) + CELL(0.108 ns) = 7.331 ns; Loc. = LCFF_X3_Y14_N31; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]'
        Info: Total cell delay = 3.371 ns ( 45.98 % )
        Info: Total interconnect delay = 3.960 ns ( 54.02 % )
Info: Slack time is 17.14 ns for clock "FX2_CLK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1" and destination register "gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0]"
    Info: Fmax is 270.78 MHz (period= 3.693 ns)
    Info: + Largest register to register requirement is 20.569 ns
        Info: + Setup relationship between source and destination is 20.833 ns
            Info: + Latch edge is 20.833 ns
                Info: Clock period of Destination clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "FX2_CLK" to destination register is 2.855 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.910 ns) + CELL(0.666 ns) = 2.855 ns; Loc. = LCFF_X4_Y14_N3; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0]'
                Info: Total cell delay = 1.806 ns ( 63.26 % )
                Info: Total interconnect delay = 1.049 ns ( 36.74 % )
            Info: - Longest clock path from clock "FX2_CLK" to source register is 2.855 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.910 ns) + CELL(0.666 ns) = 2.855 ns; Loc. = LCFF_X2_Y14_N7; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
                Info: Total cell delay = 1.806 ns ( 63.26 % )
                Info: Total interconnect delay = 1.049 ns ( 36.74 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 3.429 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y14_N7; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
        Info: 2: + IC(0.471 ns) + CELL(0.537 ns) = 1.008 ns; Loc. = LCCOMB_X2_Y14_N28; Fanout = 2; COMB Node = 'gpio_control:gpio_controlSDR|RegisterX:port1reg|always0~29'
        Info: 3: + IC(0.671 ns) + CELL(0.206 ns) = 1.885 ns; Loc. = LCCOMB_X3_Y14_N18; Fanout = 8; COMB Node = 'gpio_control:gpio_controlSDR|RegisterX:port0reg|always0~17'
        Info: 4: + IC(0.689 ns) + CELL(0.855 ns) = 3.429 ns; Loc. = LCFF_X4_Y14_N3; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0]'
        Info: Total cell delay = 1.598 ns ( 46.60 % )
        Info: Total interconnect delay = 1.831 ns ( 53.40 % )
Info: Minimum slack time is 499 ps for clock "IFCLK" between source register "RX_wait[0]" and destination register "RX_wait[0]"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y15_N29; Fanout = 4; REG Node = 'RX_wait[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X8_Y15_N28; Fanout = 1; COMB Node = 'RX_wait[0]~706'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X8_Y15_N29; Fanout = 4; REG Node = 'RX_wait[0]'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 10.416 ns
                Info: Clock period of Destination clock "IFCLK" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 10.416 ns
                Info: Clock period of Source clock "IFCLK" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "IFCLK" to destination register is 2.852 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 115; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.920 ns) + CELL(0.666 ns) = 2.852 ns; Loc. = LCFF_X8_Y15_N29; Fanout = 4; REG Node = 'RX_wait[0]'
                Info: Total cell delay = 1.796 ns ( 62.97 % )
                Info: Total interconnect delay = 1.056 ns ( 37.03 % )
            Info: - Shortest clock path from clock "IFCLK" to source register is 2.852 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 115; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.920 ns) + CELL(0.666 ns) = 2.852 ns; Loc. = LCFF_X8_Y15_N29; Fanout = 4; REG Node = 'RX_wait[0]'
                Info: Total cell delay = 1.796 ns ( 62.97 % )
                Info: Total interconnect delay = 1.056 ns ( 37.03 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: Minimum slack time is 499 ps for clock "BCLK" between source register "have_sync" and destination register "have_sync"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y16_N21; Fanout = 5; REG Node = 'have_sync'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X31_Y16_N20; Fanout = 1; COMB Node = 'Selector30~73'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X31_Y16_N21; Fanout = 5; REG Node = 'have_sync'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 40.690 ns
                Info: Clock period of Destination clock "BCLK" is 81.380 ns with inverted offset of 40.690 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 40.690 ns
                Info: Clock period of Source clock "BCLK" is 81.380 ns with inverted offset of 40.690 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "BCLK" to destination register is 3.150 ns
                Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_160; Fanout = 679; CLK Node = 'BCLK'
                Info: 2: + IC(1.510 ns) + CELL(0.666 ns) = 3.150 ns; Loc. = LCFF_X31_Y16_N21; Fanout = 5; REG Node = 'have_sync'
                Info: Total cell delay = 1.640 ns ( 52.06 % )
                Info: Total interconnect delay = 1.510 ns ( 47.94 % )
            Info: - Shortest clock path from clock "BCLK" to source register is 3.150 ns
                Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_160; Fanout = 679; CLK Node = 'BCLK'
                Info: 2: + IC(1.510 ns) + CELL(0.666 ns) = 3.150 ns; Loc. = LCFF_X31_Y16_N21; Fanout = 5; REG Node = 'have_sync'
                Info: Total cell delay = 1.640 ns ( 52.06 % )
                Info: Total interconnect delay = 1.510 ns ( 47.94 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: Minimum slack time is 499 ps for clock "CLK_12MHZ" between source register "CCstate.00" and destination register "CCstate.00"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y12_N29; Fanout = 2; REG Node = 'CCstate.00'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X29_Y12_N28; Fanout = 1; COMB Node = 'Selector56~13'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X29_Y12_N29; Fanout = 2; REG Node = 'CCstate.00'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 40.690 ns
                Info: Clock period of Destination clock "CLK_12MHZ" is 81.380 ns with inverted offset of 40.690 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 40.690 ns
                Info: Clock period of Source clock "CLK_12MHZ" is 81.380 ns with inverted offset of 40.690 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "CLK_12MHZ" to destination register is 6.106 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 36; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(1.351 ns) + CELL(0.970 ns) = 3.306 ns; Loc. = LCFF_X33_Y13_N15; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 3: + IC(1.228 ns) + CELL(0.000 ns) = 4.534 ns; Loc. = CLKCTRL_G5; Fanout = 123; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 4: + IC(0.906 ns) + CELL(0.666 ns) = 6.106 ns; Loc. = LCFF_X29_Y12_N29; Fanout = 2; REG Node = 'CCstate.00'
                Info: Total cell delay = 2.621 ns ( 42.92 % )
                Info: Total interconnect delay = 3.485 ns ( 57.08 % )
            Info: - Shortest clock path from clock "CLK_12MHZ" to source register is 6.106 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 36; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(1.351 ns) + CELL(0.970 ns) = 3.306 ns; Loc. = LCFF_X33_Y13_N15; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 3: + IC(1.228 ns) + CELL(0.000 ns) = 4.534 ns; Loc. = CLKCTRL_G5; Fanout = 123; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 4: + IC(0.906 ns) + CELL(0.666 ns) = 6.106 ns; Loc. = LCFF_X29_Y12_N29; Fanout = 2; REG Node = 'CCstate.00'
                Info: Total cell delay = 2.621 ns ( 42.92 % )
                Info: Total interconnect delay = 3.485 ns ( 57.08 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: Minimum slack time is 499 ps for clock "SPI_SCK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd" and destination register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y14_N5; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X1_Y14_N4; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd~12'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X1_Y14_N5; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "SPI_SCK" to destination register is 2.611 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(0.950 ns) + CELL(0.666 ns) = 2.611 ns; Loc. = LCFF_X1_Y14_N5; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd'
                Info: Total cell delay = 1.661 ns ( 63.62 % )
                Info: Total interconnect delay = 0.950 ns ( 36.38 % )
            Info: - Shortest clock path from clock "SPI_SCK" to source register is 2.611 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(0.950 ns) + CELL(0.666 ns) = 2.611 ns; Loc. = LCFF_X1_Y14_N5; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd'
                Info: Total cell delay = 1.661 ns ( 63.62 % )
                Info: Total interconnect delay = 0.950 ns ( 36.38 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: Minimum slack time is 1.2 ns for clock "FX2_CLK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1" and destination register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2"
    Info: + Shortest register to register delay is 1.202 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y14_N7; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
        Info: 2: + IC(0.742 ns) + CELL(0.460 ns) = 1.202 ns; Loc. = LCFF_X2_Y14_N29; Fanout = 1; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2'
        Info: Total cell delay = 0.460 ns ( 38.27 % )
        Info: Total interconnect delay = 0.742 ns ( 61.73 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "FX2_CLK" to destination register is 2.855 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.910 ns) + CELL(0.666 ns) = 2.855 ns; Loc. = LCFF_X2_Y14_N29; Fanout = 1; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2'
                Info: Total cell delay = 1.806 ns ( 63.26 % )
                Info: Total interconnect delay = 1.049 ns ( 36.74 % )
            Info: - Shortest clock path from clock "FX2_CLK" to source register is 2.855 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.910 ns) + CELL(0.666 ns) = 2.855 ns; Loc. = LCFF_X2_Y14_N7; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
                Info: Total cell delay = 1.806 ns ( 63.26 % )
                Info: Total interconnect delay = 1.049 ns ( 36.74 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: tsu for register "AD_state[1]" (data pin = "LRCLK", clock pin = "BCLK") is 8.888 ns
    Info: + Longest pin to register delay is 12.794 ns
        Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_161; Fanout = 3; CLK Node = 'LRCLK'
        Info: 2: + IC(6.829 ns) + CELL(0.370 ns) = 8.193 ns; Loc. = LCCOMB_X15_Y16_N20; Fanout = 1; COMB Node = 'Selector4~400'
        Info: 3: + IC(1.057 ns) + CELL(0.366 ns) = 9.616 ns; Loc. = LCCOMB_X16_Y17_N22; Fanout = 1; COMB Node = 'Selector4~402'
        Info: 4: + IC(0.664 ns) + CELL(0.624 ns) = 10.904 ns; Loc. = LCCOMB_X17_Y17_N0; Fanout = 1; COMB Node = 'Selector4~403'
        Info: 5: + IC(1.430 ns) + CELL(0.460 ns) = 12.794 ns; Loc. = LCFF_X25_Y17_N3; Fanout = 32; REG Node = 'AD_state[1]'
        Info: Total cell delay = 2.814 ns ( 21.99 % )
        Info: Total interconnect delay = 9.980 ns ( 78.01 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "BCLK" to destination register is 3.866 ns
        Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_160; Fanout = 679; CLK Node = 'BCLK'
        Info: 2: + IC(2.226 ns) + CELL(0.666 ns) = 3.866 ns; Loc. = LCFF_X25_Y17_N3; Fanout = 32; REG Node = 'AD_state[1]'
        Info: Total cell delay = 1.640 ns ( 42.42 % )
        Info: Total interconnect delay = 2.226 ns ( 57.58 % )
Info: tco from clock "IFCLK" to destination pin "DEBUG_LED0" through register "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM146" is 15.093 ns
    Info: + Longest clock path from clock "IFCLK" to source register is 6.636 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IFCLK'
        Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 115; COMB Node = 'IFCLK~clkctrl'
        Info: 3: + IC(0.902 ns) + CELL(0.970 ns) = 3.138 ns; Loc. = LCFF_X8_Y13_N9; Fanout = 3; REG Node = 'SLRD~reg0'
        Info: 4: + IC(1.928 ns) + CELL(0.000 ns) = 5.066 ns; Loc. = CLKCTRL_G1; Fanout = 308; COMB Node = 'SLRD~reg0clkctrl'
        Info: 5: + IC(0.904 ns) + CELL(0.666 ns) = 6.636 ns; Loc. = LCFF_X24_Y13_N11; Fanout = 1; REG Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM146'
        Info: Total cell delay = 2.766 ns ( 41.68 % )
        Info: Total interconnect delay = 3.870 ns ( 58.32 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 8.153 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y13_N11; Fanout = 1; REG Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM146'
        Info: 2: + IC(0.727 ns) + CELL(0.624 ns) = 1.351 ns; Loc. = LCCOMB_X23_Y13_N8; Fanout = 245; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~0'
        Info: 3: + IC(3.676 ns) + CELL(3.126 ns) = 8.153 ns; Loc. = PIN_4; Fanout = 0; PIN Node = 'DEBUG_LED0'
        Info: Total cell delay = 3.750 ns ( 46.00 % )
        Info: Total interconnect delay = 4.403 ns ( 54.00 % )
Info: Longest tpd from source pin "FLAGC" to destination pin "DEBUG_LED1" is 10.451 ns
    Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_5; Fanout = 5; PIN Node = 'FLAGC'
    Info: 2: + IC(6.350 ns) + CELL(3.096 ns) = 10.451 ns; Loc. = PIN_33; Fanout = 0; PIN Node = 'DEBUG_LED1'
    Info: Total cell delay = 4.101 ns ( 39.24 % )
    Info: Total interconnect delay = 6.350 ns ( 60.76 % )
Info: th for register "Tx_q[0]" (data pin = "CDOUT", clock pin = "CLK_12MHZ") is -1.368 ns
    Info: + Longest clock path from clock "CLK_12MHZ" to destination register is 6.113 ns
        Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 36; CLK Node = 'CLK_12MHZ'
        Info: 2: + IC(1.351 ns) + CELL(0.970 ns) = 3.306 ns; Loc. = LCFF_X33_Y13_N15; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
        Info: 3: + IC(1.228 ns) + CELL(0.000 ns) = 4.534 ns; Loc. = CLKCTRL_G5; Fanout = 123; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
        Info: 4: + IC(0.913 ns) + CELL(0.666 ns) = 6.113 ns; Loc. = LCFF_X22_Y15_N21; Fanout = 2; REG Node = 'Tx_q[0]'
        Info: Total cell delay = 2.621 ns ( 42.88 % )
        Info: Total interconnect delay = 3.492 ns ( 57.12 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 7.787 ns
        Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_165; Fanout = 1; PIN Node = 'CDOUT'
        Info: 2: + IC(6.489 ns) + CELL(0.206 ns) = 7.679 ns; Loc. = LCCOMB_X22_Y15_N20; Fanout = 1; COMB Node = 'Tx_q[0]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.787 ns; Loc. = LCFF_X22_Y15_N21; Fanout = 2; REG Node = 'Tx_q[0]'
        Info: Total cell delay = 1.298 ns ( 16.67 % )
        Info: Total interconnect delay = 6.489 ns ( 83.33 % )
Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details.
Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Allocated 107 megabytes of memory during processing
    Info: Processing ended: Sun Mar 04 10:22:08 2007
    Info: Elapsed time: 00:00:07


