Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,3251
design__instance__area,71625
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_3v30,15
design__max_fanout_violation__count__corner:nom_tt_025C_3v30,7
design__max_cap_violation__count__corner:nom_tt_025C_3v30,16
power__internal__total,0.013102557510137558
power__switching__total,0.018628841266036034
power__leakage__total,3.238442900510563E-7
power__total,0.03173172101378441
clock__skew__worst_hold__corner:nom_tt_025C_3v30,-0.27065159213202683
clock__skew__worst_setup__corner:nom_tt_025C_3v30,0.2725709457512818
timing__hold__ws__corner:nom_tt_025C_3v30,0.9585882359210671
timing__setup__ws__corner:nom_tt_025C_3v30,1.8729374137287296
timing__hold__tns__corner:nom_tt_025C_3v30,0.0
timing__setup__tns__corner:nom_tt_025C_3v30,0.0
timing__hold__wns__corner:nom_tt_025C_3v30,0
timing__setup__wns__corner:nom_tt_025C_3v30,0.0
timing__hold_vio__count__corner:nom_tt_025C_3v30,0
timing__hold_r2r__ws__corner:nom_tt_025C_3v30,0.958588
timing__hold_r2r_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_r2r__ws__corner:nom_tt_025C_3v30,1.872937
timing__setup_r2r_vio__count__corner:nom_tt_025C_3v30,0
design__max_slew_violation__count__corner:nom_ss_125C_3v00,364
design__max_fanout_violation__count__corner:nom_ss_125C_3v00,7
design__max_cap_violation__count__corner:nom_ss_125C_3v00,17
clock__skew__worst_hold__corner:nom_ss_125C_3v00,-0.2874096320065761
clock__skew__worst_setup__corner:nom_ss_125C_3v00,0.28996048050009776
timing__hold__ws__corner:nom_ss_125C_3v00,2.2013949064520504
timing__setup__ws__corner:nom_ss_125C_3v00,-15.873464769680341
timing__hold__tns__corner:nom_ss_125C_3v00,0.0
timing__setup__tns__corner:nom_ss_125C_3v00,-101.68381269249186
timing__hold__wns__corner:nom_ss_125C_3v00,0
timing__setup__wns__corner:nom_ss_125C_3v00,-15.873464769680341
timing__hold_vio__count__corner:nom_ss_125C_3v00,0
timing__hold_r2r__ws__corner:nom_ss_125C_3v00,2.201395
timing__hold_r2r_vio__count__corner:nom_ss_125C_3v00,0
timing__setup_vio__count__corner:nom_ss_125C_3v00,14
timing__setup_r2r__ws__corner:nom_ss_125C_3v00,-15.873465
timing__setup_r2r_vio__count__corner:nom_ss_125C_3v00,14
design__max_slew_violation__count__corner:nom_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:nom_ff_n40C_3v60,7
design__max_cap_violation__count__corner:nom_ff_n40C_3v60,16
clock__skew__worst_hold__corner:nom_ff_n40C_3v60,-0.2651151317962443
clock__skew__worst_setup__corner:nom_ff_n40C_3v60,0.2647784011433521
timing__hold__ws__corner:nom_ff_n40C_3v60,0.429389425058778
timing__setup__ws__corner:nom_ff_n40C_3v60,9.48434868597885
timing__hold__tns__corner:nom_ff_n40C_3v60,0.0
timing__setup__tns__corner:nom_ff_n40C_3v60,0.0
timing__hold__wns__corner:nom_ff_n40C_3v60,0
timing__setup__wns__corner:nom_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:nom_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:nom_ff_n40C_3v60,0.429389
timing__hold_r2r_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:nom_ff_n40C_3v60,9.484348
timing__setup_r2r_vio__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count,435
design__max_fanout_violation__count,7
design__max_cap_violation__count,31
clock__skew__worst_hold,-0.26360206430434147
clock__skew__worst_setup,0.2629587455545281
timing__hold__ws,0.42822824276448207
timing__setup__ws,-17.70019558799578
timing__hold__tns,0.0
timing__setup__tns,-116.7079621533842
timing__hold__wns,0
timing__setup__wns,-17.70019558799578
timing__hold_vio__count,0
timing__hold_r2r__ws,0.428228
timing__hold_r2r_vio__count,0
timing__setup_vio__count,42
timing__setup_r2r__ws,-17.700195
timing__setup_r2r_vio__count,42
design__die__bbox,0.0 0.0 346.64 325.36
design__core__bbox,0.56 3.92 346.08 321.44
design__io,45
design__die__area,112783
design__core__area,109710
design__instance__count__stdcell,3251
design__instance__area__stdcell,71625
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.65286
design__instance__utilization__stdcell,0.65286
design__instance__count__class:tie_cell,16
design__instance__count__class:buffer,2
design__instance__count__class:inverter,64
design__instance__count__class:sequential_cell,92
design__instance__count__class:multi_input_combinational_cell,1674
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:endcap_cell,162
design__instance__count__class:tap_cell,707
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,147457
design__violations,0
design__instance__count__class:timing_repair_buffer,518
design__instance__count__class:clock_buffer,10
design__instance__count__class:clock_inverter,6
design__instance__count__setup_buffer,206
design__instance__count__hold_buffer,0
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,2394
route__net__special,2
route__drc_errors__iter:1,1412
route__wirelength__iter:1,197011
route__drc_errors__iter:2,605
route__wirelength__iter:2,195926
route__drc_errors__iter:3,555
route__wirelength__iter:3,195055
route__drc_errors__iter:4,100
route__wirelength__iter:4,194849
route__drc_errors__iter:5,20
route__wirelength__iter:5,194888
route__drc_errors__iter:6,0
route__wirelength__iter:6,194913
route__drc_errors,0
route__wirelength,194913
route__vias,19854
route__vias__singlecut,19854
route__vias__multicut,0
design__disconnected_pin__count,12
design__critical_disconnected_pin__count,0
route__wirelength__max,884.23
design__instance__count__class:fill_cell,3064
timing__unannotated_net__count__corner:nom_tt_025C_3v30,19
timing__unannotated_net_filtered__count__corner:nom_tt_025C_3v30,0
timing__unannotated_net__count__corner:nom_ss_125C_3v00,19
timing__unannotated_net_filtered__count__corner:nom_ss_125C_3v00,0
timing__unannotated_net__count__corner:nom_ff_n40C_3v60,19
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count__corner:min_tt_025C_3v30,0
design__max_fanout_violation__count__corner:min_tt_025C_3v30,7
design__max_cap_violation__count__corner:min_tt_025C_3v30,8
clock__skew__worst_hold__corner:min_tt_025C_3v30,-0.2687858622863778
clock__skew__worst_setup__corner:min_tt_025C_3v30,0.2696761501550038
timing__hold__ws__corner:min_tt_025C_3v30,0.9565849494387767
timing__setup__ws__corner:min_tt_025C_3v30,2.6467611074208532
timing__hold__tns__corner:min_tt_025C_3v30,0.0
timing__setup__tns__corner:min_tt_025C_3v30,0.0
timing__hold__wns__corner:min_tt_025C_3v30,0
timing__setup__wns__corner:min_tt_025C_3v30,0.0
timing__hold_vio__count__corner:min_tt_025C_3v30,0
timing__hold_r2r__ws__corner:min_tt_025C_3v30,0.956585
timing__hold_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__setup_vio__count__corner:min_tt_025C_3v30,0
timing__setup_r2r__ws__corner:min_tt_025C_3v30,2.646761
timing__setup_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__unannotated_net__count__corner:min_tt_025C_3v30,19
timing__unannotated_net_filtered__count__corner:min_tt_025C_3v30,0
design__max_slew_violation__count__corner:min_ss_125C_3v00,274
design__max_fanout_violation__count__corner:min_ss_125C_3v00,7
design__max_cap_violation__count__corner:min_ss_125C_3v00,8
clock__skew__worst_hold__corner:min_ss_125C_3v00,-0.2838671322794134
clock__skew__worst_setup__corner:min_ss_125C_3v00,0.28465228202463383
timing__hold__ws__corner:min_ss_125C_3v00,2.197526001146416
timing__setup__ws__corner:min_ss_125C_3v00,-14.474891028831493
timing__hold__tns__corner:min_ss_125C_3v00,0.0
timing__setup__tns__corner:min_ss_125C_3v00,-90.16662516282808
timing__hold__wns__corner:min_ss_125C_3v00,0
timing__setup__wns__corner:min_ss_125C_3v00,-14.474891028831493
timing__hold_vio__count__corner:min_ss_125C_3v00,0
timing__hold_r2r__ws__corner:min_ss_125C_3v00,2.197526
timing__hold_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__setup_vio__count__corner:min_ss_125C_3v00,12
timing__setup_r2r__ws__corner:min_ss_125C_3v00,-14.474891
timing__setup_r2r_vio__count__corner:min_ss_125C_3v00,12
timing__unannotated_net__count__corner:min_ss_125C_3v00,19
timing__unannotated_net_filtered__count__corner:min_ss_125C_3v00,0
design__max_slew_violation__count__corner:min_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:min_ff_n40C_3v60,7
design__max_cap_violation__count__corner:min_ff_n40C_3v60,8
clock__skew__worst_hold__corner:min_ff_n40C_3v60,-0.26360206430434147
clock__skew__worst_setup__corner:min_ff_n40C_3v60,0.2629587455545281
timing__hold__ws__corner:min_ff_n40C_3v60,0.42822824276448207
timing__setup__ws__corner:min_ff_n40C_3v60,9.931566072871266
timing__hold__tns__corner:min_ff_n40C_3v60,0.0
timing__setup__tns__corner:min_ff_n40C_3v60,0.0
timing__hold__wns__corner:min_ff_n40C_3v60,0
timing__setup__wns__corner:min_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:min_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:min_ff_n40C_3v60,0.428228
timing__hold_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:min_ff_n40C_3v60,9.931566
timing__setup_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__unannotated_net__count__corner:min_ff_n40C_3v60,19
timing__unannotated_net_filtered__count__corner:min_ff_n40C_3v60,0
design__max_slew_violation__count__corner:max_tt_025C_3v30,30
design__max_fanout_violation__count__corner:max_tt_025C_3v30,7
design__max_cap_violation__count__corner:max_tt_025C_3v30,29
clock__skew__worst_hold__corner:max_tt_025C_3v30,-0.2728136405113288
clock__skew__worst_setup__corner:max_tt_025C_3v30,0.2759764439533311
timing__hold__ws__corner:max_tt_025C_3v30,0.9611089973697705
timing__setup__ws__corner:max_tt_025C_3v30,0.9443717186663689
timing__hold__tns__corner:max_tt_025C_3v30,0.0
timing__setup__tns__corner:max_tt_025C_3v30,0.0
timing__hold__wns__corner:max_tt_025C_3v30,0
timing__setup__wns__corner:max_tt_025C_3v30,0.0
timing__hold_vio__count__corner:max_tt_025C_3v30,0
timing__hold_r2r__ws__corner:max_tt_025C_3v30,0.961109
timing__hold_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__setup_vio__count__corner:max_tt_025C_3v30,0
timing__setup_r2r__ws__corner:max_tt_025C_3v30,0.944372
timing__setup_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__unannotated_net__count__corner:max_tt_025C_3v30,19
timing__unannotated_net_filtered__count__corner:max_tt_025C_3v30,0
design__max_slew_violation__count__corner:max_ss_125C_3v00,435
design__max_fanout_violation__count__corner:max_ss_125C_3v00,7
design__max_cap_violation__count__corner:max_ss_125C_3v00,31
clock__skew__worst_hold__corner:max_ss_125C_3v00,-0.2915099077970854
clock__skew__worst_setup__corner:max_ss_125C_3v00,0.29621370084084964
timing__hold__ws__corner:max_ss_125C_3v00,2.2062667872664967
timing__setup__ws__corner:max_ss_125C_3v00,-17.70019558799578
timing__hold__tns__corner:max_ss_125C_3v00,0.0
timing__setup__tns__corner:max_ss_125C_3v00,-116.7079621533842
timing__hold__wns__corner:max_ss_125C_3v00,0
timing__setup__wns__corner:max_ss_125C_3v00,-17.70019558799578
timing__hold_vio__count__corner:max_ss_125C_3v00,0
timing__hold_r2r__ws__corner:max_ss_125C_3v00,2.206267
timing__hold_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__setup_vio__count__corner:max_ss_125C_3v00,16
timing__setup_r2r__ws__corner:max_ss_125C_3v00,-17.700195
timing__setup_r2r_vio__count__corner:max_ss_125C_3v00,16
timing__unannotated_net__count__corner:max_ss_125C_3v00,19
timing__unannotated_net_filtered__count__corner:max_ss_125C_3v00,0
design__max_slew_violation__count__corner:max_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:max_ff_n40C_3v60,7
design__max_cap_violation__count__corner:max_ff_n40C_3v60,30
clock__skew__worst_hold__corner:max_ff_n40C_3v60,-0.2668148832950177
clock__skew__worst_setup__corner:max_ff_n40C_3v60,0.266911972301267
timing__hold__ws__corner:max_ff_n40C_3v60,0.4307824219271718
timing__setup__ws__corner:max_ff_n40C_3v60,8.944067073459795
timing__hold__tns__corner:max_ff_n40C_3v60,0.0
timing__setup__tns__corner:max_ff_n40C_3v60,0.0
timing__hold__wns__corner:max_ff_n40C_3v60,0
timing__setup__wns__corner:max_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:max_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:max_ff_n40C_3v60,0.430782
timing__hold_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:max_ff_n40C_3v60,8.944067
timing__setup_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count__corner:max_ff_n40C_3v60,19
timing__unannotated_net_filtered__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count,19
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_3v30,3.29975
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_3v30,3.29991
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_3v30,0.000254123
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_3v30,0.0002492
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_3v30,0.0000911049
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_3v30,0.0002492
design_powergrid__voltage__worst,0.0002492
design_powergrid__voltage__worst__net:VPWR,3.29975
design_powergrid__drop__worst,0.000254123
design_powergrid__drop__worst__net:VPWR,0.000254123
design_powergrid__voltage__worst__net:VGND,0.0002492
design_powergrid__drop__worst__net:VGND,0.0002492
ir__voltage__worst,3.29999999999999982236431605997495353221893310546875
ir__drop__avg,0.000090699999999999995578016387387521035634563304483890533447265625
ir__drop__worst,0.000253999999999999994011734560928061910090036690235137939453125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
