{
  "module_name": "dwc-xlgmac-reg.h",
  "hash_id": "a43064be4c0ee98ab7aef01224f7d0580ab06bc5ba6898fbeff129e28977189c",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/synopsys/dwc-xlgmac-reg.h",
  "human_readable_source": " \n\n#ifndef __DWC_XLGMAC_REG_H__\n#define __DWC_XLGMAC_REG_H__\n\n \n#define MAC_TCR\t\t\t\t0x0000\n#define MAC_RCR\t\t\t\t0x0004\n#define MAC_PFR\t\t\t\t0x0008\n#define MAC_HTR0\t\t\t0x0010\n#define MAC_VLANTR\t\t\t0x0050\n#define MAC_VLANHTR\t\t\t0x0058\n#define MAC_VLANIR\t\t\t0x0060\n#define MAC_Q0TFCR\t\t\t0x0070\n#define MAC_RFCR\t\t\t0x0090\n#define MAC_RQC0R\t\t\t0x00a0\n#define MAC_RQC1R\t\t\t0x00a4\n#define MAC_RQC2R\t\t\t0x00a8\n#define MAC_RQC3R\t\t\t0x00ac\n#define MAC_ISR\t\t\t\t0x00b0\n#define MAC_IER\t\t\t\t0x00b4\n#define MAC_VR\t\t\t\t0x0110\n#define MAC_HWF0R\t\t\t0x011c\n#define MAC_HWF1R\t\t\t0x0120\n#define MAC_HWF2R\t\t\t0x0124\n#define MAC_MACA0HR\t\t\t0x0300\n#define MAC_MACA0LR\t\t\t0x0304\n#define MAC_MACA1HR\t\t\t0x0308\n#define MAC_MACA1LR\t\t\t0x030c\n#define MAC_RSSCR\t\t\t0x0c80\n#define MAC_RSSAR\t\t\t0x0c88\n#define MAC_RSSDR\t\t\t0x0c8c\n\n#define MAC_QTFCR_INC\t\t\t4\n#define MAC_MACA_INC\t\t\t4\n#define MAC_HTR_INC\t\t\t4\n#define MAC_RQC2_INC\t\t\t4\n#define MAC_RQC2_Q_PER_REG\t\t4\n\n \n#define MAC_HWF0R_ADDMACADRSEL_POS\t18\n#define MAC_HWF0R_ADDMACADRSEL_LEN\t5\n#define MAC_HWF0R_ARPOFFSEL_POS\t\t9\n#define MAC_HWF0R_ARPOFFSEL_LEN\t\t1\n#define MAC_HWF0R_EEESEL_POS\t\t13\n#define MAC_HWF0R_EEESEL_LEN\t\t1\n#define MAC_HWF0R_PHYIFSEL_POS\t\t1\n#define MAC_HWF0R_PHYIFSEL_LEN\t\t2\n#define MAC_HWF0R_MGKSEL_POS\t\t7\n#define MAC_HWF0R_MGKSEL_LEN\t\t1\n#define MAC_HWF0R_MMCSEL_POS\t\t8\n#define MAC_HWF0R_MMCSEL_LEN\t\t1\n#define MAC_HWF0R_RWKSEL_POS\t\t6\n#define MAC_HWF0R_RWKSEL_LEN\t\t1\n#define MAC_HWF0R_RXCOESEL_POS\t\t16\n#define MAC_HWF0R_RXCOESEL_LEN\t\t1\n#define MAC_HWF0R_SAVLANINS_POS\t\t27\n#define MAC_HWF0R_SAVLANINS_LEN\t\t1\n#define MAC_HWF0R_SMASEL_POS\t\t5\n#define MAC_HWF0R_SMASEL_LEN\t\t1\n#define MAC_HWF0R_TSSEL_POS\t\t12\n#define MAC_HWF0R_TSSEL_LEN\t\t1\n#define MAC_HWF0R_TSSTSSEL_POS\t\t25\n#define MAC_HWF0R_TSSTSSEL_LEN\t\t2\n#define MAC_HWF0R_TXCOESEL_POS\t\t14\n#define MAC_HWF0R_TXCOESEL_LEN\t\t1\n#define MAC_HWF0R_VLHASH_POS\t\t4\n#define MAC_HWF0R_VLHASH_LEN\t\t1\n#define MAC_HWF1R_ADDR64_POS\t\t14\n#define MAC_HWF1R_ADDR64_LEN\t\t2\n#define MAC_HWF1R_ADVTHWORD_POS\t\t13\n#define MAC_HWF1R_ADVTHWORD_LEN\t\t1\n#define MAC_HWF1R_DBGMEMA_POS\t\t19\n#define MAC_HWF1R_DBGMEMA_LEN\t\t1\n#define MAC_HWF1R_DCBEN_POS\t\t16\n#define MAC_HWF1R_DCBEN_LEN\t\t1\n#define MAC_HWF1R_HASHTBLSZ_POS\t\t24\n#define MAC_HWF1R_HASHTBLSZ_LEN\t\t3\n#define MAC_HWF1R_L3L4FNUM_POS\t\t27\n#define MAC_HWF1R_L3L4FNUM_LEN\t\t4\n#define MAC_HWF1R_NUMTC_POS\t\t21\n#define MAC_HWF1R_NUMTC_LEN\t\t3\n#define MAC_HWF1R_RSSEN_POS\t\t20\n#define MAC_HWF1R_RSSEN_LEN\t\t1\n#define MAC_HWF1R_RXFIFOSIZE_POS\t0\n#define MAC_HWF1R_RXFIFOSIZE_LEN\t5\n#define MAC_HWF1R_SPHEN_POS\t\t17\n#define MAC_HWF1R_SPHEN_LEN\t\t1\n#define MAC_HWF1R_TSOEN_POS\t\t18\n#define MAC_HWF1R_TSOEN_LEN\t\t1\n#define MAC_HWF1R_TXFIFOSIZE_POS\t6\n#define MAC_HWF1R_TXFIFOSIZE_LEN\t5\n#define MAC_HWF2R_AUXSNAPNUM_POS\t28\n#define MAC_HWF2R_AUXSNAPNUM_LEN\t3\n#define MAC_HWF2R_PPSOUTNUM_POS\t\t24\n#define MAC_HWF2R_PPSOUTNUM_LEN\t\t3\n#define MAC_HWF2R_RXCHCNT_POS\t\t12\n#define MAC_HWF2R_RXCHCNT_LEN\t\t4\n#define MAC_HWF2R_RXQCNT_POS\t\t0\n#define MAC_HWF2R_RXQCNT_LEN\t\t4\n#define MAC_HWF2R_TXCHCNT_POS\t\t18\n#define MAC_HWF2R_TXCHCNT_LEN\t\t4\n#define MAC_HWF2R_TXQCNT_POS\t\t6\n#define MAC_HWF2R_TXQCNT_LEN\t\t4\n#define MAC_IER_TSIE_POS\t\t12\n#define MAC_IER_TSIE_LEN\t\t1\n#define MAC_ISR_MMCRXIS_POS\t\t9\n#define MAC_ISR_MMCRXIS_LEN\t\t1\n#define MAC_ISR_MMCTXIS_POS\t\t10\n#define MAC_ISR_MMCTXIS_LEN\t\t1\n#define MAC_ISR_PMTIS_POS\t\t4\n#define MAC_ISR_PMTIS_LEN\t\t1\n#define MAC_ISR_TSIS_POS\t\t12\n#define MAC_ISR_TSIS_LEN\t\t1\n#define MAC_MACA1HR_AE_POS\t\t31\n#define MAC_MACA1HR_AE_LEN\t\t1\n#define MAC_PFR_HMC_POS\t\t\t2\n#define MAC_PFR_HMC_LEN\t\t\t1\n#define MAC_PFR_HPF_POS\t\t\t10\n#define MAC_PFR_HPF_LEN\t\t\t1\n#define MAC_PFR_HUC_POS\t\t\t1\n#define MAC_PFR_HUC_LEN\t\t\t1\n#define MAC_PFR_PM_POS\t\t\t4\n#define MAC_PFR_PM_LEN\t\t\t1\n#define MAC_PFR_PR_POS\t\t\t0\n#define MAC_PFR_PR_LEN\t\t\t1\n#define MAC_PFR_VTFE_POS\t\t16\n#define MAC_PFR_VTFE_LEN\t\t1\n#define MAC_Q0TFCR_PT_POS\t\t16\n#define MAC_Q0TFCR_PT_LEN\t\t16\n#define MAC_Q0TFCR_TFE_POS\t\t1\n#define MAC_Q0TFCR_TFE_LEN\t\t1\n#define MAC_RCR_ACS_POS\t\t\t1\n#define MAC_RCR_ACS_LEN\t\t\t1\n#define MAC_RCR_CST_POS\t\t\t2\n#define MAC_RCR_CST_LEN\t\t\t1\n#define MAC_RCR_DCRCC_POS\t\t3\n#define MAC_RCR_DCRCC_LEN\t\t1\n#define MAC_RCR_HDSMS_POS\t\t12\n#define MAC_RCR_HDSMS_LEN\t\t3\n#define MAC_RCR_IPC_POS\t\t\t9\n#define MAC_RCR_IPC_LEN\t\t\t1\n#define MAC_RCR_JE_POS\t\t\t8\n#define MAC_RCR_JE_LEN\t\t\t1\n#define MAC_RCR_LM_POS\t\t\t10\n#define MAC_RCR_LM_LEN\t\t\t1\n#define MAC_RCR_RE_POS\t\t\t0\n#define MAC_RCR_RE_LEN\t\t\t1\n#define MAC_RFCR_PFCE_POS\t\t8\n#define MAC_RFCR_PFCE_LEN\t\t1\n#define MAC_RFCR_RFE_POS\t\t0\n#define MAC_RFCR_RFE_LEN\t\t1\n#define MAC_RFCR_UP_POS\t\t\t1\n#define MAC_RFCR_UP_LEN\t\t\t1\n#define MAC_RQC0R_RXQ0EN_POS\t\t0\n#define MAC_RQC0R_RXQ0EN_LEN\t\t2\n#define MAC_RSSAR_ADDRT_POS\t\t2\n#define MAC_RSSAR_ADDRT_LEN\t\t1\n#define MAC_RSSAR_CT_POS\t\t1\n#define MAC_RSSAR_CT_LEN\t\t1\n#define MAC_RSSAR_OB_POS\t\t0\n#define MAC_RSSAR_OB_LEN\t\t1\n#define MAC_RSSAR_RSSIA_POS\t\t8\n#define MAC_RSSAR_RSSIA_LEN\t\t8\n#define MAC_RSSCR_IP2TE_POS\t\t1\n#define MAC_RSSCR_IP2TE_LEN\t\t1\n#define MAC_RSSCR_RSSE_POS\t\t0\n#define MAC_RSSCR_RSSE_LEN\t\t1\n#define MAC_RSSCR_TCP4TE_POS\t\t2\n#define MAC_RSSCR_TCP4TE_LEN\t\t1\n#define MAC_RSSCR_UDP4TE_POS\t\t3\n#define MAC_RSSCR_UDP4TE_LEN\t\t1\n#define MAC_RSSDR_DMCH_POS\t\t0\n#define MAC_RSSDR_DMCH_LEN\t\t4\n#define MAC_TCR_SS_POS\t\t\t28\n#define MAC_TCR_SS_LEN\t\t\t3\n#define MAC_TCR_TE_POS\t\t\t0\n#define MAC_TCR_TE_LEN\t\t\t1\n#define MAC_VLANHTR_VLHT_POS\t\t0\n#define MAC_VLANHTR_VLHT_LEN\t\t16\n#define MAC_VLANIR_VLTI_POS\t\t20\n#define MAC_VLANIR_VLTI_LEN\t\t1\n#define MAC_VLANIR_CSVL_POS\t\t19\n#define MAC_VLANIR_CSVL_LEN\t\t1\n#define MAC_VLANTR_DOVLTC_POS\t\t20\n#define MAC_VLANTR_DOVLTC_LEN\t\t1\n#define MAC_VLANTR_ERSVLM_POS\t\t19\n#define MAC_VLANTR_ERSVLM_LEN\t\t1\n#define MAC_VLANTR_ESVL_POS\t\t18\n#define MAC_VLANTR_ESVL_LEN\t\t1\n#define MAC_VLANTR_ETV_POS\t\t16\n#define MAC_VLANTR_ETV_LEN\t\t1\n#define MAC_VLANTR_EVLS_POS\t\t21\n#define MAC_VLANTR_EVLS_LEN\t\t2\n#define MAC_VLANTR_EVLRXS_POS\t\t24\n#define MAC_VLANTR_EVLRXS_LEN\t\t1\n#define MAC_VLANTR_VL_POS\t\t0\n#define MAC_VLANTR_VL_LEN\t\t16\n#define MAC_VLANTR_VTHM_POS\t\t25\n#define MAC_VLANTR_VTHM_LEN\t\t1\n#define MAC_VLANTR_VTIM_POS\t\t17\n#define MAC_VLANTR_VTIM_LEN\t\t1\n#define MAC_VR_DEVID_POS\t\t8\n#define MAC_VR_DEVID_LEN\t\t8\n#define MAC_VR_SNPSVER_POS\t\t0\n#define MAC_VR_SNPSVER_LEN\t\t8\n#define MAC_VR_USERVER_POS\t\t16\n#define MAC_VR_USERVER_LEN\t\t8\n\n \n#define MMC_CR\t\t\t\t0x0800\n#define MMC_RISR\t\t\t0x0804\n#define MMC_TISR\t\t\t0x0808\n#define MMC_RIER\t\t\t0x080c\n#define MMC_TIER\t\t\t0x0810\n#define MMC_TXOCTETCOUNT_GB_LO\t\t0x0814\n#define MMC_TXFRAMECOUNT_GB_LO\t\t0x081c\n#define MMC_TXBROADCASTFRAMES_G_LO\t0x0824\n#define MMC_TXMULTICASTFRAMES_G_LO\t0x082c\n#define MMC_TX64OCTETS_GB_LO\t\t0x0834\n#define MMC_TX65TO127OCTETS_GB_LO\t0x083c\n#define MMC_TX128TO255OCTETS_GB_LO\t0x0844\n#define MMC_TX256TO511OCTETS_GB_LO\t0x084c\n#define MMC_TX512TO1023OCTETS_GB_LO\t0x0854\n#define MMC_TX1024TOMAXOCTETS_GB_LO\t0x085c\n#define MMC_TXUNICASTFRAMES_GB_LO\t0x0864\n#define MMC_TXMULTICASTFRAMES_GB_LO\t0x086c\n#define MMC_TXBROADCASTFRAMES_GB_LO\t0x0874\n#define MMC_TXUNDERFLOWERROR_LO\t\t0x087c\n#define MMC_TXOCTETCOUNT_G_LO\t\t0x0884\n#define MMC_TXFRAMECOUNT_G_LO\t\t0x088c\n#define MMC_TXPAUSEFRAMES_LO\t\t0x0894\n#define MMC_TXVLANFRAMES_G_LO\t\t0x089c\n#define MMC_RXFRAMECOUNT_GB_LO\t\t0x0900\n#define MMC_RXOCTETCOUNT_GB_LO\t\t0x0908\n#define MMC_RXOCTETCOUNT_G_LO\t\t0x0910\n#define MMC_RXBROADCASTFRAMES_G_LO\t0x0918\n#define MMC_RXMULTICASTFRAMES_G_LO\t0x0920\n#define MMC_RXCRCERROR_LO\t\t0x0928\n#define MMC_RXRUNTERROR\t\t\t0x0930\n#define MMC_RXJABBERERROR\t\t0x0934\n#define MMC_RXUNDERSIZE_G\t\t0x0938\n#define MMC_RXOVERSIZE_G\t\t0x093c\n#define MMC_RX64OCTETS_GB_LO\t\t0x0940\n#define MMC_RX65TO127OCTETS_GB_LO\t0x0948\n#define MMC_RX128TO255OCTETS_GB_LO\t0x0950\n#define MMC_RX256TO511OCTETS_GB_LO\t0x0958\n#define MMC_RX512TO1023OCTETS_GB_LO\t0x0960\n#define MMC_RX1024TOMAXOCTETS_GB_LO\t0x0968\n#define MMC_RXUNICASTFRAMES_G_LO\t0x0970\n#define MMC_RXLENGTHERROR_LO\t\t0x0978\n#define MMC_RXOUTOFRANGETYPE_LO\t\t0x0980\n#define MMC_RXPAUSEFRAMES_LO\t\t0x0988\n#define MMC_RXFIFOOVERFLOW_LO\t\t0x0990\n#define MMC_RXVLANFRAMES_GB_LO\t\t0x0998\n#define MMC_RXWATCHDOGERROR\t\t0x09a0\n\n \n#define MMC_CR_CR_POS\t\t\t\t0\n#define MMC_CR_CR_LEN\t\t\t\t1\n#define MMC_CR_CSR_POS\t\t\t\t1\n#define MMC_CR_CSR_LEN\t\t\t\t1\n#define MMC_CR_ROR_POS\t\t\t\t2\n#define MMC_CR_ROR_LEN\t\t\t\t1\n#define MMC_CR_MCF_POS\t\t\t\t3\n#define MMC_CR_MCF_LEN\t\t\t\t1\n#define MMC_CR_MCT_POS\t\t\t\t4\n#define MMC_CR_MCT_LEN\t\t\t\t2\n#define MMC_RIER_ALL_INTERRUPTS_POS\t\t0\n#define MMC_RIER_ALL_INTERRUPTS_LEN\t\t23\n#define MMC_RISR_RXFRAMECOUNT_GB_POS\t\t0\n#define MMC_RISR_RXFRAMECOUNT_GB_LEN\t\t1\n#define MMC_RISR_RXOCTETCOUNT_GB_POS\t\t1\n#define MMC_RISR_RXOCTETCOUNT_GB_LEN\t\t1\n#define MMC_RISR_RXOCTETCOUNT_G_POS\t\t2\n#define MMC_RISR_RXOCTETCOUNT_G_LEN\t\t1\n#define MMC_RISR_RXBROADCASTFRAMES_G_POS\t3\n#define MMC_RISR_RXBROADCASTFRAMES_G_LEN\t1\n#define MMC_RISR_RXMULTICASTFRAMES_G_POS\t4\n#define MMC_RISR_RXMULTICASTFRAMES_G_LEN\t1\n#define MMC_RISR_RXCRCERROR_POS\t\t\t5\n#define MMC_RISR_RXCRCERROR_LEN\t\t\t1\n#define MMC_RISR_RXRUNTERROR_POS\t\t6\n#define MMC_RISR_RXRUNTERROR_LEN\t\t1\n#define MMC_RISR_RXJABBERERROR_POS\t\t7\n#define MMC_RISR_RXJABBERERROR_LEN\t\t1\n#define MMC_RISR_RXUNDERSIZE_G_POS\t\t8\n#define MMC_RISR_RXUNDERSIZE_G_LEN\t\t1\n#define MMC_RISR_RXOVERSIZE_G_POS\t\t9\n#define MMC_RISR_RXOVERSIZE_G_LEN\t\t1\n#define MMC_RISR_RX64OCTETS_GB_POS\t\t10\n#define MMC_RISR_RX64OCTETS_GB_LEN\t\t1\n#define MMC_RISR_RX65TO127OCTETS_GB_POS\t\t11\n#define MMC_RISR_RX65TO127OCTETS_GB_LEN\t\t1\n#define MMC_RISR_RX128TO255OCTETS_GB_POS\t12\n#define MMC_RISR_RX128TO255OCTETS_GB_LEN\t1\n#define MMC_RISR_RX256TO511OCTETS_GB_POS\t13\n#define MMC_RISR_RX256TO511OCTETS_GB_LEN\t1\n#define MMC_RISR_RX512TO1023OCTETS_GB_POS\t14\n#define MMC_RISR_RX512TO1023OCTETS_GB_LEN\t1\n#define MMC_RISR_RX1024TOMAXOCTETS_GB_POS\t15\n#define MMC_RISR_RX1024TOMAXOCTETS_GB_LEN\t1\n#define MMC_RISR_RXUNICASTFRAMES_G_POS\t\t16\n#define MMC_RISR_RXUNICASTFRAMES_G_LEN\t\t1\n#define MMC_RISR_RXLENGTHERROR_POS\t\t17\n#define MMC_RISR_RXLENGTHERROR_LEN\t\t1\n#define MMC_RISR_RXOUTOFRANGETYPE_POS\t\t18\n#define MMC_RISR_RXOUTOFRANGETYPE_LEN\t\t1\n#define MMC_RISR_RXPAUSEFRAMES_POS\t\t19\n#define MMC_RISR_RXPAUSEFRAMES_LEN\t\t1\n#define MMC_RISR_RXFIFOOVERFLOW_POS\t\t20\n#define MMC_RISR_RXFIFOOVERFLOW_LEN\t\t1\n#define MMC_RISR_RXVLANFRAMES_GB_POS\t\t21\n#define MMC_RISR_RXVLANFRAMES_GB_LEN\t\t1\n#define MMC_RISR_RXWATCHDOGERROR_POS\t\t22\n#define MMC_RISR_RXWATCHDOGERROR_LEN\t\t1\n#define MMC_TIER_ALL_INTERRUPTS_POS\t\t0\n#define MMC_TIER_ALL_INTERRUPTS_LEN\t\t18\n#define MMC_TISR_TXOCTETCOUNT_GB_POS\t\t0\n#define MMC_TISR_TXOCTETCOUNT_GB_LEN\t\t1\n#define MMC_TISR_TXFRAMECOUNT_GB_POS\t\t1\n#define MMC_TISR_TXFRAMECOUNT_GB_LEN\t\t1\n#define MMC_TISR_TXBROADCASTFRAMES_G_POS\t2\n#define MMC_TISR_TXBROADCASTFRAMES_G_LEN\t1\n#define MMC_TISR_TXMULTICASTFRAMES_G_POS\t3\n#define MMC_TISR_TXMULTICASTFRAMES_G_LEN\t1\n#define MMC_TISR_TX64OCTETS_GB_POS\t\t4\n#define MMC_TISR_TX64OCTETS_GB_LEN\t\t1\n#define MMC_TISR_TX65TO127OCTETS_GB_POS\t\t5\n#define MMC_TISR_TX65TO127OCTETS_GB_LEN\t\t1\n#define MMC_TISR_TX128TO255OCTETS_GB_POS\t6\n#define MMC_TISR_TX128TO255OCTETS_GB_LEN\t1\n#define MMC_TISR_TX256TO511OCTETS_GB_POS\t7\n#define MMC_TISR_TX256TO511OCTETS_GB_LEN\t1\n#define MMC_TISR_TX512TO1023OCTETS_GB_POS\t8\n#define MMC_TISR_TX512TO1023OCTETS_GB_LEN\t1\n#define MMC_TISR_TX1024TOMAXOCTETS_GB_POS\t9\n#define MMC_TISR_TX1024TOMAXOCTETS_GB_LEN\t1\n#define MMC_TISR_TXUNICASTFRAMES_GB_POS\t\t10\n#define MMC_TISR_TXUNICASTFRAMES_GB_LEN\t\t1\n#define MMC_TISR_TXMULTICASTFRAMES_GB_POS\t11\n#define MMC_TISR_TXMULTICASTFRAMES_GB_LEN\t1\n#define MMC_TISR_TXBROADCASTFRAMES_GB_POS\t12\n#define MMC_TISR_TXBROADCASTFRAMES_GB_LEN\t1\n#define MMC_TISR_TXUNDERFLOWERROR_POS\t\t13\n#define MMC_TISR_TXUNDERFLOWERROR_LEN\t\t1\n#define MMC_TISR_TXOCTETCOUNT_G_POS\t\t14\n#define MMC_TISR_TXOCTETCOUNT_G_LEN\t\t1\n#define MMC_TISR_TXFRAMECOUNT_G_POS\t\t15\n#define MMC_TISR_TXFRAMECOUNT_G_LEN\t\t1\n#define MMC_TISR_TXPAUSEFRAMES_POS\t\t16\n#define MMC_TISR_TXPAUSEFRAMES_LEN\t\t1\n#define MMC_TISR_TXVLANFRAMES_G_POS\t\t17\n#define MMC_TISR_TXVLANFRAMES_G_LEN\t\t1\n\n \n#define MTL_OMR\t\t\t\t0x1000\n#define MTL_FDDR\t\t\t0x1010\n#define MTL_RQDCM0R\t\t\t0x1030\n\n#define MTL_RQDCM_INC\t\t\t4\n#define MTL_RQDCM_Q_PER_REG\t\t4\n\n \n#define MTL_OMR_ETSALG_POS\t\t5\n#define MTL_OMR_ETSALG_LEN\t\t2\n#define MTL_OMR_RAA_POS\t\t\t2\n#define MTL_OMR_RAA_LEN\t\t\t1\n\n \n#define MTL_Q_BASE\t\t\t0x1100\n#define MTL_Q_INC\t\t\t0x80\n\n#define MTL_Q_TQOMR\t\t\t0x00\n#define MTL_Q_RQOMR\t\t\t0x40\n#define MTL_Q_RQDR\t\t\t0x48\n#define MTL_Q_RQFCR\t\t\t0x50\n#define MTL_Q_IER\t\t\t0x70\n#define MTL_Q_ISR\t\t\t0x74\n\n \n#define MTL_Q_RQDR_PRXQ_POS\t\t16\n#define MTL_Q_RQDR_PRXQ_LEN\t\t14\n#define MTL_Q_RQDR_RXQSTS_POS\t\t4\n#define MTL_Q_RQDR_RXQSTS_LEN\t\t2\n#define MTL_Q_RQFCR_RFA_POS\t\t1\n#define MTL_Q_RQFCR_RFA_LEN\t\t6\n#define MTL_Q_RQFCR_RFD_POS\t\t17\n#define MTL_Q_RQFCR_RFD_LEN\t\t6\n#define MTL_Q_RQOMR_EHFC_POS\t\t7\n#define MTL_Q_RQOMR_EHFC_LEN\t\t1\n#define MTL_Q_RQOMR_RQS_POS\t\t16\n#define MTL_Q_RQOMR_RQS_LEN\t\t9\n#define MTL_Q_RQOMR_RSF_POS\t\t5\n#define MTL_Q_RQOMR_RSF_LEN\t\t1\n#define MTL_Q_RQOMR_FEP_POS\t\t4\n#define MTL_Q_RQOMR_FEP_LEN\t\t1\n#define MTL_Q_RQOMR_FUP_POS\t\t3\n#define MTL_Q_RQOMR_FUP_LEN\t\t1\n#define MTL_Q_RQOMR_RTC_POS\t\t0\n#define MTL_Q_RQOMR_RTC_LEN\t\t2\n#define MTL_Q_TQOMR_FTQ_POS\t\t0\n#define MTL_Q_TQOMR_FTQ_LEN\t\t1\n#define MTL_Q_TQOMR_Q2TCMAP_POS\t\t8\n#define MTL_Q_TQOMR_Q2TCMAP_LEN\t\t3\n#define MTL_Q_TQOMR_TQS_POS\t\t16\n#define MTL_Q_TQOMR_TQS_LEN\t\t10\n#define MTL_Q_TQOMR_TSF_POS\t\t1\n#define MTL_Q_TQOMR_TSF_LEN\t\t1\n#define MTL_Q_TQOMR_TTC_POS\t\t4\n#define MTL_Q_TQOMR_TTC_LEN\t\t3\n#define MTL_Q_TQOMR_TXQEN_POS\t\t2\n#define MTL_Q_TQOMR_TXQEN_LEN\t\t2\n\n \n#define MTL_RSF_DISABLE\t\t\t0x00\n#define MTL_RSF_ENABLE\t\t\t0x01\n#define MTL_TSF_DISABLE\t\t\t0x00\n#define MTL_TSF_ENABLE\t\t\t0x01\n\n#define MTL_RX_THRESHOLD_64\t\t0x00\n#define MTL_RX_THRESHOLD_96\t\t0x02\n#define MTL_RX_THRESHOLD_128\t\t0x03\n#define MTL_TX_THRESHOLD_64\t\t0x00\n#define MTL_TX_THRESHOLD_96\t\t0x02\n#define MTL_TX_THRESHOLD_128\t\t0x03\n#define MTL_TX_THRESHOLD_192\t\t0x04\n#define MTL_TX_THRESHOLD_256\t\t0x05\n#define MTL_TX_THRESHOLD_384\t\t0x06\n#define MTL_TX_THRESHOLD_512\t\t0x07\n\n#define MTL_ETSALG_WRR\t\t\t0x00\n#define MTL_ETSALG_WFQ\t\t\t0x01\n#define MTL_ETSALG_DWRR\t\t\t0x02\n#define MTL_RAA_SP\t\t\t0x00\n#define MTL_RAA_WSP\t\t\t0x01\n\n#define MTL_Q_DISABLED\t\t\t0x00\n#define MTL_Q_ENABLED\t\t\t0x02\n\n#define MTL_RQDCM0R_Q0MDMACH\t\t0x0\n#define MTL_RQDCM0R_Q1MDMACH\t\t0x00000100\n#define MTL_RQDCM0R_Q2MDMACH\t\t0x00020000\n#define MTL_RQDCM0R_Q3MDMACH\t\t0x03000000\n#define MTL_RQDCM1R_Q4MDMACH\t\t0x00000004\n#define MTL_RQDCM1R_Q5MDMACH\t\t0x00000500\n#define MTL_RQDCM1R_Q6MDMACH\t\t0x00060000\n#define MTL_RQDCM1R_Q7MDMACH\t\t0x07000000\n#define MTL_RQDCM2R_Q8MDMACH\t\t0x00000008\n#define MTL_RQDCM2R_Q9MDMACH\t\t0x00000900\n#define MTL_RQDCM2R_Q10MDMACH\t\t0x000A0000\n#define MTL_RQDCM2R_Q11MDMACH\t\t0x0B000000\n\n \n#define MTL_TC_BASE\t\t\tMTL_Q_BASE\n#define MTL_TC_INC\t\t\tMTL_Q_INC\n\n#define MTL_TC_ETSCR\t\t\t0x10\n#define MTL_TC_ETSSR\t\t\t0x14\n#define MTL_TC_QWR\t\t\t0x18\n\n \n#define MTL_TC_ETSCR_TSA_POS\t\t0\n#define MTL_TC_ETSCR_TSA_LEN\t\t2\n#define MTL_TC_QWR_QW_POS\t\t0\n#define MTL_TC_QWR_QW_LEN\t\t21\n\n \n#define MTL_TSA_SP\t\t\t0x00\n#define MTL_TSA_ETS\t\t\t0x02\n\n \n#define DMA_MR\t\t\t\t0x3000\n#define DMA_SBMR\t\t\t0x3004\n#define DMA_ISR\t\t\t\t0x3008\n#define DMA_DSR0\t\t\t0x3020\n#define DMA_DSR1\t\t\t0x3024\n\n \n#define DMA_ISR_MACIS_POS\t\t17\n#define DMA_ISR_MACIS_LEN\t\t1\n#define DMA_ISR_MTLIS_POS\t\t16\n#define DMA_ISR_MTLIS_LEN\t\t1\n#define DMA_MR_SWR_POS\t\t\t0\n#define DMA_MR_SWR_LEN\t\t\t1\n#define DMA_SBMR_EAME_POS\t\t11\n#define DMA_SBMR_EAME_LEN\t\t1\n#define DMA_SBMR_BLEN_64_POS\t\t5\n#define DMA_SBMR_BLEN_64_LEN\t\t1\n#define DMA_SBMR_BLEN_128_POS\t\t6\n#define DMA_SBMR_BLEN_128_LEN\t\t1\n#define DMA_SBMR_BLEN_256_POS\t\t7\n#define DMA_SBMR_BLEN_256_LEN\t\t1\n#define DMA_SBMR_UNDEF_POS\t\t0\n#define DMA_SBMR_UNDEF_LEN\t\t1\n\n \n#define DMA_DSR_RPS_LEN\t\t\t4\n#define DMA_DSR_TPS_LEN\t\t\t4\n#define DMA_DSR_Q_LEN\t\t\t(DMA_DSR_RPS_LEN + DMA_DSR_TPS_LEN)\n#define DMA_DSR0_TPS_START\t\t12\n#define DMA_DSRX_FIRST_QUEUE\t\t3\n#define DMA_DSRX_INC\t\t\t4\n#define DMA_DSRX_QPR\t\t\t4\n#define DMA_DSRX_TPS_START\t\t4\n#define DMA_TPS_STOPPED\t\t\t0x00\n#define DMA_TPS_SUSPENDED\t\t0x06\n\n \n#define DMA_CH_BASE\t\t\t0x3100\n#define DMA_CH_INC\t\t\t0x80\n\n#define DMA_CH_CR\t\t\t0x00\n#define DMA_CH_TCR\t\t\t0x04\n#define DMA_CH_RCR\t\t\t0x08\n#define DMA_CH_TDLR_HI\t\t\t0x10\n#define DMA_CH_TDLR_LO\t\t\t0x14\n#define DMA_CH_RDLR_HI\t\t\t0x18\n#define DMA_CH_RDLR_LO\t\t\t0x1c\n#define DMA_CH_TDTR_LO\t\t\t0x24\n#define DMA_CH_RDTR_LO\t\t\t0x2c\n#define DMA_CH_TDRLR\t\t\t0x30\n#define DMA_CH_RDRLR\t\t\t0x34\n#define DMA_CH_IER\t\t\t0x38\n#define DMA_CH_RIWT\t\t\t0x3c\n#define DMA_CH_SR\t\t\t0x60\n\n \n#define DMA_CH_CR_PBLX8_POS\t\t16\n#define DMA_CH_CR_PBLX8_LEN\t\t1\n#define DMA_CH_CR_SPH_POS\t\t24\n#define DMA_CH_CR_SPH_LEN\t\t1\n#define DMA_CH_IER_AIE_POS\t\t15\n#define DMA_CH_IER_AIE_LEN\t\t1\n#define DMA_CH_IER_FBEE_POS\t\t12\n#define DMA_CH_IER_FBEE_LEN\t\t1\n#define DMA_CH_IER_NIE_POS\t\t16\n#define DMA_CH_IER_NIE_LEN\t\t1\n#define DMA_CH_IER_RBUE_POS\t\t7\n#define DMA_CH_IER_RBUE_LEN\t\t1\n#define DMA_CH_IER_RIE_POS\t\t6\n#define DMA_CH_IER_RIE_LEN\t\t1\n#define DMA_CH_IER_RSE_POS\t\t8\n#define DMA_CH_IER_RSE_LEN\t\t1\n#define DMA_CH_IER_TBUE_POS\t\t2\n#define DMA_CH_IER_TBUE_LEN\t\t1\n#define DMA_CH_IER_TIE_POS\t\t0\n#define DMA_CH_IER_TIE_LEN\t\t1\n#define DMA_CH_IER_TXSE_POS\t\t1\n#define DMA_CH_IER_TXSE_LEN\t\t1\n#define DMA_CH_RCR_PBL_POS\t\t16\n#define DMA_CH_RCR_PBL_LEN\t\t6\n#define DMA_CH_RCR_RBSZ_POS\t\t1\n#define DMA_CH_RCR_RBSZ_LEN\t\t14\n#define DMA_CH_RCR_SR_POS\t\t0\n#define DMA_CH_RCR_SR_LEN\t\t1\n#define DMA_CH_RIWT_RWT_POS\t\t0\n#define DMA_CH_RIWT_RWT_LEN\t\t8\n#define DMA_CH_SR_FBE_POS\t\t12\n#define DMA_CH_SR_FBE_LEN\t\t1\n#define DMA_CH_SR_RBU_POS\t\t7\n#define DMA_CH_SR_RBU_LEN\t\t1\n#define DMA_CH_SR_RI_POS\t\t6\n#define DMA_CH_SR_RI_LEN\t\t1\n#define DMA_CH_SR_RPS_POS\t\t8\n#define DMA_CH_SR_RPS_LEN\t\t1\n#define DMA_CH_SR_TBU_POS\t\t2\n#define DMA_CH_SR_TBU_LEN\t\t1\n#define DMA_CH_SR_TI_POS\t\t0\n#define DMA_CH_SR_TI_LEN\t\t1\n#define DMA_CH_SR_TPS_POS\t\t1\n#define DMA_CH_SR_TPS_LEN\t\t1\n#define DMA_CH_TCR_OSP_POS\t\t4\n#define DMA_CH_TCR_OSP_LEN\t\t1\n#define DMA_CH_TCR_PBL_POS\t\t16\n#define DMA_CH_TCR_PBL_LEN\t\t6\n#define DMA_CH_TCR_ST_POS\t\t0\n#define DMA_CH_TCR_ST_LEN\t\t1\n#define DMA_CH_TCR_TSE_POS\t\t12\n#define DMA_CH_TCR_TSE_LEN\t\t1\n\n \n#define DMA_OSP_DISABLE\t\t\t0x00\n#define DMA_OSP_ENABLE\t\t\t0x01\n#define DMA_PBL_1\t\t\t1\n#define DMA_PBL_2\t\t\t2\n#define DMA_PBL_4\t\t\t4\n#define DMA_PBL_8\t\t\t8\n#define DMA_PBL_16\t\t\t16\n#define DMA_PBL_32\t\t\t32\n#define DMA_PBL_64\t\t\t64\n#define DMA_PBL_128\t\t\t128\n#define DMA_PBL_256\t\t\t256\n#define DMA_PBL_X8_DISABLE\t\t0x00\n#define DMA_PBL_X8_ENABLE\t\t0x01\n\n \n#define RX_PACKET_ERRORS_CRC_POS\t\t2\n#define RX_PACKET_ERRORS_CRC_LEN\t\t1\n#define RX_PACKET_ERRORS_FRAME_POS\t\t3\n#define RX_PACKET_ERRORS_FRAME_LEN\t\t1\n#define RX_PACKET_ERRORS_LENGTH_POS\t\t0\n#define RX_PACKET_ERRORS_LENGTH_LEN\t\t1\n#define RX_PACKET_ERRORS_OVERRUN_POS\t\t1\n#define RX_PACKET_ERRORS_OVERRUN_LEN\t\t1\n\n#define RX_PACKET_ATTRIBUTES_CSUM_DONE_POS\t0\n#define RX_PACKET_ATTRIBUTES_CSUM_DONE_LEN\t1\n#define RX_PACKET_ATTRIBUTES_VLAN_CTAG_POS\t1\n#define RX_PACKET_ATTRIBUTES_VLAN_CTAG_LEN\t1\n#define RX_PACKET_ATTRIBUTES_INCOMPLETE_POS\t2\n#define RX_PACKET_ATTRIBUTES_INCOMPLETE_LEN\t1\n#define RX_PACKET_ATTRIBUTES_CONTEXT_NEXT_POS\t3\n#define RX_PACKET_ATTRIBUTES_CONTEXT_NEXT_LEN\t1\n#define RX_PACKET_ATTRIBUTES_CONTEXT_POS\t4\n#define RX_PACKET_ATTRIBUTES_CONTEXT_LEN\t1\n#define RX_PACKET_ATTRIBUTES_RX_TSTAMP_POS\t5\n#define RX_PACKET_ATTRIBUTES_RX_TSTAMP_LEN\t1\n#define RX_PACKET_ATTRIBUTES_RSS_HASH_POS\t6\n#define RX_PACKET_ATTRIBUTES_RSS_HASH_LEN\t1\n\n#define RX_NORMAL_DESC0_OVT_POS\t\t\t0\n#define RX_NORMAL_DESC0_OVT_LEN\t\t\t16\n#define RX_NORMAL_DESC2_HL_POS\t\t\t0\n#define RX_NORMAL_DESC2_HL_LEN\t\t\t10\n#define RX_NORMAL_DESC3_CDA_POS\t\t\t27\n#define RX_NORMAL_DESC3_CDA_LEN\t\t\t1\n#define RX_NORMAL_DESC3_CTXT_POS\t\t30\n#define RX_NORMAL_DESC3_CTXT_LEN\t\t1\n#define RX_NORMAL_DESC3_ES_POS\t\t\t15\n#define RX_NORMAL_DESC3_ES_LEN\t\t\t1\n#define RX_NORMAL_DESC3_ETLT_POS\t\t16\n#define RX_NORMAL_DESC3_ETLT_LEN\t\t4\n#define RX_NORMAL_DESC3_FD_POS\t\t\t29\n#define RX_NORMAL_DESC3_FD_LEN\t\t\t1\n#define RX_NORMAL_DESC3_INTE_POS\t\t30\n#define RX_NORMAL_DESC3_INTE_LEN\t\t1\n#define RX_NORMAL_DESC3_L34T_POS\t\t20\n#define RX_NORMAL_DESC3_L34T_LEN\t\t4\n#define RX_NORMAL_DESC3_LD_POS\t\t\t28\n#define RX_NORMAL_DESC3_LD_LEN\t\t\t1\n#define RX_NORMAL_DESC3_OWN_POS\t\t\t31\n#define RX_NORMAL_DESC3_OWN_LEN\t\t\t1\n#define RX_NORMAL_DESC3_PL_POS\t\t\t0\n#define RX_NORMAL_DESC3_PL_LEN\t\t\t14\n#define RX_NORMAL_DESC3_RSV_POS\t\t\t26\n#define RX_NORMAL_DESC3_RSV_LEN\t\t\t1\n\n#define RX_DESC3_L34T_IPV4_TCP\t\t\t1\n#define RX_DESC3_L34T_IPV4_UDP\t\t\t2\n#define RX_DESC3_L34T_IPV4_ICMP\t\t\t3\n#define RX_DESC3_L34T_IPV6_TCP\t\t\t9\n#define RX_DESC3_L34T_IPV6_UDP\t\t\t10\n#define RX_DESC3_L34T_IPV6_ICMP\t\t\t11\n\n#define RX_CONTEXT_DESC3_TSA_POS\t\t4\n#define RX_CONTEXT_DESC3_TSA_LEN\t\t1\n#define RX_CONTEXT_DESC3_TSD_POS\t\t6\n#define RX_CONTEXT_DESC3_TSD_LEN\t\t1\n\n#define TX_PACKET_ATTRIBUTES_CSUM_ENABLE_POS\t0\n#define TX_PACKET_ATTRIBUTES_CSUM_ENABLE_LEN\t1\n#define TX_PACKET_ATTRIBUTES_TSO_ENABLE_POS\t1\n#define TX_PACKET_ATTRIBUTES_TSO_ENABLE_LEN\t1\n#define TX_PACKET_ATTRIBUTES_VLAN_CTAG_POS\t2\n#define TX_PACKET_ATTRIBUTES_VLAN_CTAG_LEN\t1\n#define TX_PACKET_ATTRIBUTES_PTP_POS\t\t3\n#define TX_PACKET_ATTRIBUTES_PTP_LEN\t\t1\n\n#define TX_CONTEXT_DESC2_MSS_POS\t\t0\n#define TX_CONTEXT_DESC2_MSS_LEN\t\t15\n#define TX_CONTEXT_DESC3_CTXT_POS\t\t30\n#define TX_CONTEXT_DESC3_CTXT_LEN\t\t1\n#define TX_CONTEXT_DESC3_TCMSSV_POS\t\t26\n#define TX_CONTEXT_DESC3_TCMSSV_LEN\t\t1\n#define TX_CONTEXT_DESC3_VLTV_POS\t\t16\n#define TX_CONTEXT_DESC3_VLTV_LEN\t\t1\n#define TX_CONTEXT_DESC3_VT_POS\t\t\t0\n#define TX_CONTEXT_DESC3_VT_LEN\t\t\t16\n\n#define TX_NORMAL_DESC2_HL_B1L_POS\t\t0\n#define TX_NORMAL_DESC2_HL_B1L_LEN\t\t14\n#define TX_NORMAL_DESC2_IC_POS\t\t\t31\n#define TX_NORMAL_DESC2_IC_LEN\t\t\t1\n#define TX_NORMAL_DESC2_TTSE_POS\t\t30\n#define TX_NORMAL_DESC2_TTSE_LEN\t\t1\n#define TX_NORMAL_DESC2_VTIR_POS\t\t14\n#define TX_NORMAL_DESC2_VTIR_LEN\t\t2\n#define TX_NORMAL_DESC3_CIC_POS\t\t\t16\n#define TX_NORMAL_DESC3_CIC_LEN\t\t\t2\n#define TX_NORMAL_DESC3_CPC_POS\t\t\t26\n#define TX_NORMAL_DESC3_CPC_LEN\t\t\t2\n#define TX_NORMAL_DESC3_CTXT_POS\t\t30\n#define TX_NORMAL_DESC3_CTXT_LEN\t\t1\n#define TX_NORMAL_DESC3_FD_POS\t\t\t29\n#define TX_NORMAL_DESC3_FD_LEN\t\t\t1\n#define TX_NORMAL_DESC3_FL_POS\t\t\t0\n#define TX_NORMAL_DESC3_FL_LEN\t\t\t15\n#define TX_NORMAL_DESC3_LD_POS\t\t\t28\n#define TX_NORMAL_DESC3_LD_LEN\t\t\t1\n#define TX_NORMAL_DESC3_OWN_POS\t\t\t31\n#define TX_NORMAL_DESC3_OWN_LEN\t\t\t1\n#define TX_NORMAL_DESC3_TCPHDRLEN_POS\t\t19\n#define TX_NORMAL_DESC3_TCPHDRLEN_LEN\t\t4\n#define TX_NORMAL_DESC3_TCPPL_POS\t\t0\n#define TX_NORMAL_DESC3_TCPPL_LEN\t\t18\n#define TX_NORMAL_DESC3_TSE_POS\t\t\t18\n#define TX_NORMAL_DESC3_TSE_LEN\t\t\t1\n\n#define TX_NORMAL_DESC2_VLAN_INSERT\t\t0x2\n\n#define XLGMAC_MTL_REG(pdata, n, reg)\t\t\t\t\t\\\n\t((pdata)->mac_regs + MTL_Q_BASE + ((n) * MTL_Q_INC) + (reg))\n\n#define XLGMAC_DMA_REG(channel, reg)\t((channel)->dma_regs + (reg))\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}