$date
	Wed Nov 20 11:38:29 2019
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module BUF $end
$var wire 1 ! A $end
$var wire 1 " Y $end
$upscope $end
$scope module DFF $end
$var wire 1 # C $end
$var wire 1 $ D $end
$var reg 1 % Q $end
$upscope $end
$scope module DFFSR $end
$var wire 1 & C $end
$var wire 1 ' D $end
$var wire 1 ( R $end
$var wire 1 ) S $end
$var reg 1 * Q $end
$upscope $end
$scope module NAND $end
$var wire 1 + A $end
$var wire 1 , B $end
$var wire 1 - Y $end
$upscope $end
$scope module NOR $end
$var wire 1 . A $end
$var wire 1 / B $end
$var wire 1 0 Y $end
$upscope $end
$scope module NOT $end
$var wire 1 1 A $end
$var wire 1 2 Y $end
$upscope $end
$scope module banco_pruebas $end
$var wire 1 3 wr7 $end
$var wire 1 4 wr6 $end
$var wire 1 5 wr5 $end
$var wire 1 6 wr4 $end
$var wire 1 7 wr3 $end
$var wire 1 8 wr2 $end
$var wire 1 9 wr1 $end
$var wire 1 : wr0 $end
$var wire 1 ; rst_n $end
$var wire 1 < request $end
$var wire 1 = rd7 $end
$var wire 1 > rd6 $end
$var wire 1 ? rd5 $end
$var wire 1 @ rd4 $end
$var wire 1 A rd3 $end
$var wire 1 B rd2 $end
$var wire 1 C rd1 $end
$var wire 1 D rd0 $end
$var wire 2 E idx [1:0] $end
$var wire 1 F empty7 $end
$var wire 1 G empty6 $end
$var wire 1 H empty5 $end
$var wire 1 I empty4 $end
$var wire 1 J empty3 $end
$var wire 1 K empty2 $end
$var wire 1 L empty1 $end
$var wire 1 M empty0 $end
$var wire 10 N data_outF3 [9:0] $end
$var wire 10 O data_outF2 [9:0] $end
$var wire 10 P data_outF1 [9:0] $end
$var wire 10 Q data_outF0 [9:0] $end
$var wire 10 R data_outA3 [9:0] $end
$var wire 10 S data_outA2 [9:0] $end
$var wire 10 T data_outA1 [9:0] $end
$var wire 10 U data_outA0 [9:0] $end
$var wire 10 V data_in3 [9:0] $end
$var wire 10 W data_in2 [9:0] $end
$var wire 10 X data_in1 [9:0] $end
$var wire 10 Y data_in0 [9:0] $end
$var wire 1 Z clk $end
$scope module Fin0 $end
$var wire 1 : wr $end
$var wire 5 [ wptr [4:0] $end
$var wire 1 ; rst_n $end
$var wire 5 \ rptr [4:0] $end
$var wire 1 D rd $end
$var wire 1 ] fifo_we $end
$var wire 1 ^ fifo_underflow $end
$var wire 1 _ fifo_threshold $end
$var wire 1 ` fifo_rd $end
$var wire 1 a fifo_overflow $end
$var wire 1 b fifo_full $end
$var wire 1 M fifo_empty $end
$var wire 10 c data_out [9:0] $end
$var wire 10 d data_in [9:0] $end
$var wire 1 Z clk $end
$scope module memory $end
$var wire 10 e data_out [9:0] $end
$var wire 5 f wptr [4:0] $end
$var wire 5 g rptr [4:0] $end
$var wire 1 ] fifo_we $end
$var wire 10 h data_in [9:0] $end
$var wire 1 Z clk $end
$upscope $end
$scope module read $end
$var wire 1 ` fifo_rd $end
$var wire 1 ; rst_n $end
$var wire 1 D rd $end
$var wire 1 M fifo_empty $end
$var wire 1 Z clk $end
$var reg 5 i rptr [4:0] $end
$upscope $end
$scope module status $end
$var wire 1 j fbit_comp $end
$var wire 1 ` fifo_rd $end
$var wire 1 k overflow_set $end
$var wire 5 l rptr [4:0] $end
$var wire 1 m underflow_set $end
$var wire 1 : wr $end
$var wire 5 n wptr [4:0] $end
$var wire 1 ; rst_n $end
$var wire 1 D rd $end
$var wire 5 o pointer_result [4:0] $end
$var wire 1 p pointer_equal $end
$var wire 1 ] fifo_we $end
$var wire 1 Z clk $end
$var reg 1 M fifo_empty $end
$var reg 1 b fifo_full $end
$var reg 1 a fifo_overflow $end
$var reg 1 _ fifo_threshold $end
$var reg 1 ^ fifo_underflow $end
$upscope $end
$scope module writer $end
$var wire 1 b fifo_full $end
$var wire 1 ] fifo_we $end
$var wire 1 : wr $end
$var wire 1 ; rst_n $end
$var wire 1 Z clk $end
$var reg 5 q wptr [4:0] $end
$upscope $end
$upscope $end
$scope module Fin1 $end
$var wire 1 9 wr $end
$var wire 5 r wptr [4:0] $end
$var wire 1 ; rst_n $end
$var wire 5 s rptr [4:0] $end
$var wire 1 C rd $end
$var wire 1 t fifo_we $end
$var wire 1 u fifo_underflow $end
$var wire 1 v fifo_threshold $end
$var wire 1 w fifo_rd $end
$var wire 1 x fifo_overflow $end
$var wire 1 y fifo_full $end
$var wire 1 L fifo_empty $end
$var wire 10 z data_out [9:0] $end
$var wire 10 { data_in [9:0] $end
$var wire 1 Z clk $end
$scope module memory $end
$var wire 10 | data_out [9:0] $end
$var wire 5 } wptr [4:0] $end
$var wire 5 ~ rptr [4:0] $end
$var wire 1 t fifo_we $end
$var wire 10 !" data_in [9:0] $end
$var wire 1 Z clk $end
$upscope $end
$scope module read $end
$var wire 1 w fifo_rd $end
$var wire 1 ; rst_n $end
$var wire 1 C rd $end
$var wire 1 L fifo_empty $end
$var wire 1 Z clk $end
$var reg 5 "" rptr [4:0] $end
$upscope $end
$scope module status $end
$var wire 1 #" fbit_comp $end
$var wire 1 w fifo_rd $end
$var wire 1 $" overflow_set $end
$var wire 5 %" rptr [4:0] $end
$var wire 1 &" underflow_set $end
$var wire 1 9 wr $end
$var wire 5 '" wptr [4:0] $end
$var wire 1 ; rst_n $end
$var wire 1 C rd $end
$var wire 5 (" pointer_result [4:0] $end
$var wire 1 )" pointer_equal $end
$var wire 1 t fifo_we $end
$var wire 1 Z clk $end
$var reg 1 L fifo_empty $end
$var reg 1 y fifo_full $end
$var reg 1 x fifo_overflow $end
$var reg 1 v fifo_threshold $end
$var reg 1 u fifo_underflow $end
$upscope $end
$scope module writer $end
$var wire 1 y fifo_full $end
$var wire 1 t fifo_we $end
$var wire 1 9 wr $end
$var wire 1 ; rst_n $end
$var wire 1 Z clk $end
$var reg 5 *" wptr [4:0] $end
$upscope $end
$upscope $end
$scope module Fin2 $end
$var wire 1 8 wr $end
$var wire 5 +" wptr [4:0] $end
$var wire 1 ; rst_n $end
$var wire 5 ," rptr [4:0] $end
$var wire 1 B rd $end
$var wire 1 -" fifo_we $end
$var wire 1 ." fifo_underflow $end
$var wire 1 /" fifo_threshold $end
$var wire 1 0" fifo_rd $end
$var wire 1 1" fifo_overflow $end
$var wire 1 2" fifo_full $end
$var wire 1 K fifo_empty $end
$var wire 10 3" data_out [9:0] $end
$var wire 10 4" data_in [9:0] $end
$var wire 1 Z clk $end
$scope module memory $end
$var wire 10 5" data_out [9:0] $end
$var wire 5 6" wptr [4:0] $end
$var wire 5 7" rptr [4:0] $end
$var wire 1 -" fifo_we $end
$var wire 10 8" data_in [9:0] $end
$var wire 1 Z clk $end
$upscope $end
$scope module read $end
$var wire 1 0" fifo_rd $end
$var wire 1 ; rst_n $end
$var wire 1 B rd $end
$var wire 1 K fifo_empty $end
$var wire 1 Z clk $end
$var reg 5 9" rptr [4:0] $end
$upscope $end
$scope module status $end
$var wire 1 :" fbit_comp $end
$var wire 1 0" fifo_rd $end
$var wire 1 ;" overflow_set $end
$var wire 5 <" rptr [4:0] $end
$var wire 1 =" underflow_set $end
$var wire 1 8 wr $end
$var wire 5 >" wptr [4:0] $end
$var wire 1 ; rst_n $end
$var wire 1 B rd $end
$var wire 5 ?" pointer_result [4:0] $end
$var wire 1 @" pointer_equal $end
$var wire 1 -" fifo_we $end
$var wire 1 Z clk $end
$var reg 1 K fifo_empty $end
$var reg 1 2" fifo_full $end
$var reg 1 1" fifo_overflow $end
$var reg 1 /" fifo_threshold $end
$var reg 1 ." fifo_underflow $end
$upscope $end
$scope module writer $end
$var wire 1 2" fifo_full $end
$var wire 1 -" fifo_we $end
$var wire 1 8 wr $end
$var wire 1 ; rst_n $end
$var wire 1 Z clk $end
$var reg 5 A" wptr [4:0] $end
$upscope $end
$upscope $end
$scope module Fin3 $end
$var wire 1 7 wr $end
$var wire 5 B" wptr [4:0] $end
$var wire 1 ; rst_n $end
$var wire 5 C" rptr [4:0] $end
$var wire 1 A rd $end
$var wire 1 D" fifo_we $end
$var wire 1 E" fifo_underflow $end
$var wire 1 F" fifo_threshold $end
$var wire 1 G" fifo_rd $end
$var wire 1 H" fifo_overflow $end
$var wire 1 I" fifo_full $end
$var wire 1 J fifo_empty $end
$var wire 10 J" data_out [9:0] $end
$var wire 10 K" data_in [9:0] $end
$var wire 1 Z clk $end
$scope module memory $end
$var wire 10 L" data_out [9:0] $end
$var wire 5 M" wptr [4:0] $end
$var wire 5 N" rptr [4:0] $end
$var wire 1 D" fifo_we $end
$var wire 10 O" data_in [9:0] $end
$var wire 1 Z clk $end
$upscope $end
$scope module read $end
$var wire 1 G" fifo_rd $end
$var wire 1 ; rst_n $end
$var wire 1 A rd $end
$var wire 1 J fifo_empty $end
$var wire 1 Z clk $end
$var reg 5 P" rptr [4:0] $end
$upscope $end
$scope module status $end
$var wire 1 Q" fbit_comp $end
$var wire 1 G" fifo_rd $end
$var wire 1 R" overflow_set $end
$var wire 5 S" rptr [4:0] $end
$var wire 1 T" underflow_set $end
$var wire 1 7 wr $end
$var wire 5 U" wptr [4:0] $end
$var wire 1 ; rst_n $end
$var wire 1 A rd $end
$var wire 5 V" pointer_result [4:0] $end
$var wire 1 W" pointer_equal $end
$var wire 1 D" fifo_we $end
$var wire 1 Z clk $end
$var reg 1 J fifo_empty $end
$var reg 1 I" fifo_full $end
$var reg 1 H" fifo_overflow $end
$var reg 1 F" fifo_threshold $end
$var reg 1 E" fifo_underflow $end
$upscope $end
$scope module writer $end
$var wire 1 I" fifo_full $end
$var wire 1 D" fifo_we $end
$var wire 1 7 wr $end
$var wire 1 ; rst_n $end
$var wire 1 Z clk $end
$var reg 5 X" wptr [4:0] $end
$upscope $end
$upscope $end
$scope module Fout0 $end
$var wire 1 6 wr $end
$var wire 5 Y" wptr [4:0] $end
$var wire 1 ; rst_n $end
$var wire 5 Z" rptr [4:0] $end
$var wire 1 @ rd $end
$var wire 1 [" fifo_we $end
$var wire 1 \" fifo_underflow $end
$var wire 1 ]" fifo_threshold $end
$var wire 1 ^" fifo_rd $end
$var wire 1 _" fifo_overflow $end
$var wire 1 `" fifo_full $end
$var wire 1 I fifo_empty $end
$var wire 10 a" data_out [9:0] $end
$var wire 10 b" data_in [9:0] $end
$var wire 1 Z clk $end
$scope module memory $end
$var wire 10 c" data_out [9:0] $end
$var wire 5 d" wptr [4:0] $end
$var wire 5 e" rptr [4:0] $end
$var wire 1 [" fifo_we $end
$var wire 10 f" data_in [9:0] $end
$var wire 1 Z clk $end
$upscope $end
$scope module read $end
$var wire 1 ^" fifo_rd $end
$var wire 1 ; rst_n $end
$var wire 1 @ rd $end
$var wire 1 I fifo_empty $end
$var wire 1 Z clk $end
$var reg 5 g" rptr [4:0] $end
$upscope $end
$scope module status $end
$var wire 1 h" fbit_comp $end
$var wire 1 ^" fifo_rd $end
$var wire 1 i" overflow_set $end
$var wire 5 j" rptr [4:0] $end
$var wire 1 k" underflow_set $end
$var wire 1 6 wr $end
$var wire 5 l" wptr [4:0] $end
$var wire 1 ; rst_n $end
$var wire 1 @ rd $end
$var wire 5 m" pointer_result [4:0] $end
$var wire 1 n" pointer_equal $end
$var wire 1 [" fifo_we $end
$var wire 1 Z clk $end
$var reg 1 I fifo_empty $end
$var reg 1 `" fifo_full $end
$var reg 1 _" fifo_overflow $end
$var reg 1 ]" fifo_threshold $end
$var reg 1 \" fifo_underflow $end
$upscope $end
$scope module writer $end
$var wire 1 `" fifo_full $end
$var wire 1 [" fifo_we $end
$var wire 1 6 wr $end
$var wire 1 ; rst_n $end
$var wire 1 Z clk $end
$var reg 5 o" wptr [4:0] $end
$upscope $end
$upscope $end
$scope module Fout1 $end
$var wire 1 5 wr $end
$var wire 5 p" wptr [4:0] $end
$var wire 1 ; rst_n $end
$var wire 5 q" rptr [4:0] $end
$var wire 1 ? rd $end
$var wire 1 r" fifo_we $end
$var wire 1 s" fifo_underflow $end
$var wire 1 t" fifo_threshold $end
$var wire 1 u" fifo_rd $end
$var wire 1 v" fifo_overflow $end
$var wire 1 w" fifo_full $end
$var wire 1 H fifo_empty $end
$var wire 10 x" data_out [9:0] $end
$var wire 10 y" data_in [9:0] $end
$var wire 1 Z clk $end
$scope module memory $end
$var wire 10 z" data_out [9:0] $end
$var wire 5 {" wptr [4:0] $end
$var wire 5 |" rptr [4:0] $end
$var wire 1 r" fifo_we $end
$var wire 10 }" data_in [9:0] $end
$var wire 1 Z clk $end
$upscope $end
$scope module read $end
$var wire 1 u" fifo_rd $end
$var wire 1 ; rst_n $end
$var wire 1 ? rd $end
$var wire 1 H fifo_empty $end
$var wire 1 Z clk $end
$var reg 5 ~" rptr [4:0] $end
$upscope $end
$scope module status $end
$var wire 1 !# fbit_comp $end
$var wire 1 u" fifo_rd $end
$var wire 1 "# overflow_set $end
$var wire 5 ## rptr [4:0] $end
$var wire 1 $# underflow_set $end
$var wire 1 5 wr $end
$var wire 5 %# wptr [4:0] $end
$var wire 1 ; rst_n $end
$var wire 1 ? rd $end
$var wire 5 &# pointer_result [4:0] $end
$var wire 1 '# pointer_equal $end
$var wire 1 r" fifo_we $end
$var wire 1 Z clk $end
$var reg 1 H fifo_empty $end
$var reg 1 w" fifo_full $end
$var reg 1 v" fifo_overflow $end
$var reg 1 t" fifo_threshold $end
$var reg 1 s" fifo_underflow $end
$upscope $end
$scope module writer $end
$var wire 1 w" fifo_full $end
$var wire 1 r" fifo_we $end
$var wire 1 5 wr $end
$var wire 1 ; rst_n $end
$var wire 1 Z clk $end
$var reg 5 (# wptr [4:0] $end
$upscope $end
$upscope $end
$scope module Fout2 $end
$var wire 1 4 wr $end
$var wire 5 )# wptr [4:0] $end
$var wire 1 ; rst_n $end
$var wire 5 *# rptr [4:0] $end
$var wire 1 > rd $end
$var wire 1 +# fifo_we $end
$var wire 1 ,# fifo_underflow $end
$var wire 1 -# fifo_threshold $end
$var wire 1 .# fifo_rd $end
$var wire 1 /# fifo_overflow $end
$var wire 1 0# fifo_full $end
$var wire 1 G fifo_empty $end
$var wire 10 1# data_out [9:0] $end
$var wire 10 2# data_in [9:0] $end
$var wire 1 Z clk $end
$scope module memory $end
$var wire 10 3# data_out [9:0] $end
$var wire 5 4# wptr [4:0] $end
$var wire 5 5# rptr [4:0] $end
$var wire 1 +# fifo_we $end
$var wire 10 6# data_in [9:0] $end
$var wire 1 Z clk $end
$upscope $end
$scope module read $end
$var wire 1 .# fifo_rd $end
$var wire 1 ; rst_n $end
$var wire 1 > rd $end
$var wire 1 G fifo_empty $end
$var wire 1 Z clk $end
$var reg 5 7# rptr [4:0] $end
$upscope $end
$scope module status $end
$var wire 1 8# fbit_comp $end
$var wire 1 .# fifo_rd $end
$var wire 1 9# overflow_set $end
$var wire 5 :# rptr [4:0] $end
$var wire 1 ;# underflow_set $end
$var wire 1 4 wr $end
$var wire 5 <# wptr [4:0] $end
$var wire 1 ; rst_n $end
$var wire 1 > rd $end
$var wire 5 =# pointer_result [4:0] $end
$var wire 1 ># pointer_equal $end
$var wire 1 +# fifo_we $end
$var wire 1 Z clk $end
$var reg 1 G fifo_empty $end
$var reg 1 0# fifo_full $end
$var reg 1 /# fifo_overflow $end
$var reg 1 -# fifo_threshold $end
$var reg 1 ,# fifo_underflow $end
$upscope $end
$scope module writer $end
$var wire 1 0# fifo_full $end
$var wire 1 +# fifo_we $end
$var wire 1 4 wr $end
$var wire 1 ; rst_n $end
$var wire 1 Z clk $end
$var reg 5 ?# wptr [4:0] $end
$upscope $end
$upscope $end
$scope module Fout3 $end
$var wire 1 3 wr $end
$var wire 5 @# wptr [4:0] $end
$var wire 1 ; rst_n $end
$var wire 5 A# rptr [4:0] $end
$var wire 1 = rd $end
$var wire 1 B# fifo_we $end
$var wire 1 C# fifo_underflow $end
$var wire 1 D# fifo_threshold $end
$var wire 1 E# fifo_rd $end
$var wire 1 F# fifo_overflow $end
$var wire 1 G# fifo_full $end
$var wire 1 F fifo_empty $end
$var wire 10 H# data_out [9:0] $end
$var wire 10 I# data_in [9:0] $end
$var wire 1 Z clk $end
$scope module memory $end
$var wire 10 J# data_out [9:0] $end
$var wire 5 K# wptr [4:0] $end
$var wire 5 L# rptr [4:0] $end
$var wire 1 B# fifo_we $end
$var wire 10 M# data_in [9:0] $end
$var wire 1 Z clk $end
$upscope $end
$scope module read $end
$var wire 1 E# fifo_rd $end
$var wire 1 ; rst_n $end
$var wire 1 = rd $end
$var wire 1 F fifo_empty $end
$var wire 1 Z clk $end
$var reg 5 N# rptr [4:0] $end
$upscope $end
$scope module status $end
$var wire 1 O# fbit_comp $end
$var wire 1 E# fifo_rd $end
$var wire 1 P# overflow_set $end
$var wire 5 Q# rptr [4:0] $end
$var wire 1 R# underflow_set $end
$var wire 1 3 wr $end
$var wire 5 S# wptr [4:0] $end
$var wire 1 ; rst_n $end
$var wire 1 = rd $end
$var wire 5 T# pointer_result [4:0] $end
$var wire 1 U# pointer_equal $end
$var wire 1 B# fifo_we $end
$var wire 1 Z clk $end
$var reg 1 F fifo_empty $end
$var reg 1 G# fifo_full $end
$var reg 1 F# fifo_overflow $end
$var reg 1 D# fifo_threshold $end
$var reg 1 C# fifo_underflow $end
$upscope $end
$scope module writer $end
$var wire 1 G# fifo_full $end
$var wire 1 B# fifo_we $end
$var wire 1 3 wr $end
$var wire 1 ; rst_n $end
$var wire 1 Z clk $end
$var reg 5 V# wptr [4:0] $end
$upscope $end
$upscope $end
$scope module arbiter $end
$var wire 10 W# data_in0 [9:0] $end
$var wire 10 X# data_in1 [9:0] $end
$var wire 10 Y# data_in2 [9:0] $end
$var wire 10 Z# data_in3 [9:0] $end
$var wire 1 M empty0 $end
$var wire 1 L empty1 $end
$var wire 1 K empty2 $end
$var wire 1 J empty3 $end
$var wire 1 ; reset_L $end
$var wire 1 Z clk $end
$var reg 10 [# data_out0 [9:0] $end
$var reg 10 \# data_out1 [9:0] $end
$var reg 10 ]# data_out2 [9:0] $end
$var reg 10 ^# data_out3 [9:0] $end
$var reg 2 _# posicion [1:0] $end
$var reg 1 D rd0 $end
$var reg 1 C rd1 $end
$var reg 1 B rd2 $end
$var reg 1 A rd3 $end
$var reg 1 6 wr4 $end
$var reg 1 5 wr5 $end
$var reg 1 4 wr6 $end
$var reg 1 3 wr7 $end
$upscope $end
$scope module counter $end
$var wire 1 I empty0 $end
$var wire 1 H empty1 $end
$var wire 1 G empty2 $end
$var wire 1 F empty3 $end
$var wire 1 ; reset_L $end
$var wire 1 < request $end
$var wire 2 `# idx [1:0] $end
$var wire 1 Z clk $end
$var reg 6 a# contador0 [5:0] $end
$var reg 6 b# contador1 [5:0] $end
$var reg 6 c# contador2 [5:0] $end
$var reg 6 d# contador3 [5:0] $end
$var reg 6 e# contador_out [5:0] $end
$var reg 1 @ pop0 $end
$var reg 1 ? pop1 $end
$var reg 1 > pop2 $end
$var reg 1 = pop3 $end
$var reg 1 f# valid $end
$upscope $end
$scope module probador $end
$var reg 1 Z clk $end
$var reg 10 g# data_in0 [9:0] $end
$var reg 10 h# data_in1 [9:0] $end
$var reg 10 i# data_in2 [9:0] $end
$var reg 10 j# data_in3 [9:0] $end
$var reg 2 k# idx [1:0] $end
$var reg 1 < request $end
$var reg 1 ; rst_n $end
$var reg 1 : wr0 $end
$var reg 1 9 wr1 $end
$var reg 1 8 wr2 $end
$var reg 1 7 wr3 $end
$var integer 32 l# i [31:0] $end
$scope task clock_generator $end
$upscope $end
$scope task debug_fifo $end
$upscope $end
$scope task endsimulation $end
$upscope $end
$scope task main $end
$upscope $end
$scope task operation_process $end
$scope begin WRE0 $end
$upscope $end
$scope begin WRE1 $end
$upscope $end
$scope begin WRE2 $end
$upscope $end
$scope begin WRE3 $end
$upscope $end
$upscope $end
$scope task reset_generator $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 l#
b0 k#
b0 j#
b0 i#
b0 h#
b0 g#
xf#
bx e#
bx d#
bx c#
bx b#
bx a#
b0 `#
bx _#
bx ^#
bx ]#
bx \#
bx [#
bx Z#
bx Y#
bx X#
bx W#
bx V#
xU#
bx T#
bx S#
xR#
bx Q#
xP#
xO#
bx N#
bx M#
bx L#
bx K#
bx J#
bx I#
bx H#
xG#
xF#
xE#
xD#
xC#
xB#
bx A#
bx @#
bx ?#
x>#
bx =#
bx <#
x;#
bx :#
x9#
x8#
bx 7#
bx 6#
bx 5#
bx 4#
bx 3#
bx 2#
bx 1#
x0#
x/#
x.#
x-#
x,#
x+#
bx *#
bx )#
bx (#
x'#
bx &#
bx %#
x$#
bx ##
x"#
x!#
bx ~"
bx }"
bx |"
bx {"
bx z"
bx y"
bx x"
xw"
xv"
xu"
xt"
xs"
xr"
bx q"
bx p"
bx o"
xn"
bx m"
bx l"
xk"
bx j"
xi"
xh"
bx g"
bx f"
bx e"
bx d"
bx c"
bx b"
bx a"
x`"
x_"
x^"
x]"
x\"
x["
bx Z"
bx Y"
bx X"
xW"
bx V"
bx U"
xT"
bx S"
0R"
xQ"
bx P"
b0 O"
bx N"
bx M"
bx L"
b0 K"
bx J"
xI"
xH"
xG"
xF"
xE"
0D"
bx C"
bx B"
bx A"
x@"
bx ?"
bx >"
x="
bx <"
0;"
x:"
bx 9"
b0 8"
bx 7"
bx 6"
bx 5"
b0 4"
bx 3"
x2"
x1"
x0"
x/"
x."
0-"
bx ,"
bx +"
bx *"
x)"
bx ("
bx '"
x&"
bx %"
0$"
x#"
bx ""
b0 !"
bx ~
bx }
bx |
b0 {
bx z
xy
xx
xw
xv
xu
0t
bx s
bx r
bx q
xp
bx o
bx n
xm
bx l
0k
xj
bx i
b0 h
bx g
bx f
bx e
b0 d
bx c
xb
xa
x`
x_
x^
0]
bx \
bx [
0Z
b0 Y
b0 X
b0 W
b0 V
bx U
bx T
bx S
bx R
bx Q
bx P
bx O
bx N
xM
xL
xK
xJ
xI
xH
xG
xF
b0 E
xD
xC
xB
xA
x@
x?
x>
x=
0<
0;
0:
09
08
07
x6
x5
x4
x3
z2
z1
x0
z/
z.
x-
z,
z+
x*
z)
z(
z'
z&
x%
z$
z#
z"
z!
$end
#1000000000000
0^"
0u"
0.#
0E#
1M
1L
1K
1J
1I
1H
1G
1F
1p
0b
1)"
0y
1@"
02"
1W"
0I"
1n"
0`"
1'#
0w"
1>#
00#
1U#
0G#
0j
0#"
0:"
0Q"
0h"
0!#
08#
0O#
0B#
0P#
0+#
09#
0r"
0"#
0["
0i"
0T"
0G"
0="
00"
0&"
0w
0m
0`
0_
0v
0/"
0F"
0]"
0t"
0-#
0D#
b0 _#
03
04
05
06
0A
0B
0C
0D
b0 N
b0 I#
b0 M#
b0 ^#
b0 O
b0 2#
b0 6#
b0 ]#
b0 P
b0 y"
b0 }"
b0 \#
b0 Q
b0 b"
b0 f"
b0 [#
b0 o
b0 [
b0 f
b0 n
b0 q
b0 \
b0 g
b0 i
b0 l
0a
0^
b0 ("
b0 r
b0 }
b0 '"
b0 *"
b0 s
b0 ~
b0 ""
b0 %"
0x
0u
b0 ?"
b0 +"
b0 6"
b0 >"
b0 A"
b0 ,"
b0 7"
b0 9"
b0 <"
01"
0."
b0 V"
b0 B"
b0 M"
b0 U"
b0 X"
b0 C"
b0 N"
b0 P"
b0 S"
0H"
0E"
b0 m"
b0 Y"
b0 d"
b0 l"
b0 o"
b0 Z"
b0 e"
b0 g"
b0 j"
0_"
0\"
b0 &#
b0 p"
b0 {"
b0 %#
b0 (#
b0 q"
b0 |"
b0 ~"
b0 ##
0v"
0s"
b0 =#
b0 )#
b0 4#
b0 <#
b0 ?#
b0 *#
b0 5#
b0 7#
b0 :#
0/#
0,#
b0 T#
b0 @#
b0 K#
b0 S#
b0 V#
b0 A#
b0 L#
b0 N#
b0 Q#
0F#
0C#
b0 e#
b0 d#
b0 c#
b0 b#
b0 a#
0f#
1Z
#2000000000000
0R#
0;#
0$#
0k"
0=
0>
0?
0@
0Z
1;
#2800000000000
0;
#3000000000000
1Z
#3500000000000
1;
#4000000000000
0Z
#5000000000000
0M
0p
b100000001 U
b100000001 c
b100000001 e
b100000001 W#
b1 o
b1 [
b1 f
b1 n
b1 q
1]
1Z
b100000001 Y
b100000001 d
b100000001 h
b100000001 g#
1:
#6000000000000
0Z
#7000000000000
1r"
1`
15
b100000001 P
b100000001 y"
b100000001 }"
b100000001 \#
1D
b1 _#
0]
1Z
b1 l#
0:
#8000000000000
0Z
#9000000000000
0H
1M
0'#
1p
bx U
bx c
bx e
bx W#
0`
b100000001 x"
b100000001 z"
b1 &#
b1 p"
b1 {"
b1 %#
b1 (#
b0 o
b1 \
b1 g
b1 i
b1 l
15
0D
1Z
#10000000000000
0Z
#11000000000000
0r"
1u"
05
b10 &#
b10 p"
b10 {"
b10 %#
b10 (#
b1 b#
1?
1Z
#12000000000000
1]
0Z
b1000000010 Y
b1000000010 d
b1000000010 h
b1000000010 g#
1:
#13000000000000
0M
0p
b1000000010 U
b1000000010 c
b1000000010 e
b1000000010 W#
b1 &#
b1 q"
b1 |"
b1 ~"
b1 ##
b1 o
b10 [
b10 f
b10 n
b10 q
b10 b#
1?
1Z
#14000000000000
0]
0Z
b10 l#
0:
#15000000000000
0u"
1$#
1H
1'#
1+#
1`
bx x"
bx z"
14
b1000000010 O
b1000000010 2#
b1000000010 6#
b1000000010 ]#
1D
b10 _#
b0 &#
b10 q"
b10 |"
b10 ~"
b10 ##
b11 b#
1?
1Z
#16000000000000
0Z
#17000000000000
0G
1M
0>#
1p
bx U
bx c
bx e
bx W#
0`
0$#
b1000000010 1#
b1000000010 3#
b1 =#
b1 )#
b1 4#
b1 <#
b1 ?#
1s"
b0 o
b10 \
b10 g
b10 i
b10 l
14
0D
0?
1Z
#18000000000000
0Z
#19000000000000
0M
0p
0+#
1.#
b1100000011 U
b1100000011 c
b1100000011 e
b1100000011 W#
04
b1 o
b11 [
b11 f
b11 n
b11 q
b10 =#
b10 )#
b10 4#
b10 <#
b10 ?#
b1 c#
1>
1]
1Z
b1100000011 Y
b1100000011 d
b1100000011 h
b1100000011 g#
1:
#20000000000000
0Z
#21000000000000
1B#
1`
b1 =#
b1 *#
b1 5#
b1 7#
b1 :#
13
b1100000011 N
b1100000011 I#
b1100000011 M#
b1100000011 ^#
1D
b11 _#
b10 c#
1>
0]
1Z
b11 l#
0:
#22000000000000
0Z
#23000000000000
0.#
1;#
1M
1G
0F
1p
1>#
0U#
0`
bx U
bx c
bx e
bx W#
bx 1#
bx 3#
b1100000011 H#
b1100000011 J#
13
0D
b0 o
b11 \
b11 g
b11 i
b11 l
b0 =#
b10 *#
b10 5#
b10 7#
b10 :#
b1 T#
b1 @#
b1 K#
b1 S#
b1 V#
b11 c#
1>
1Z
#24000000000000
0Z
#25000000000000
0B#
1E#
0;#
b10 T#
b10 @#
b10 K#
b10 S#
b10 V#
1,#
03
b1 d#
1=
0>
1Z
#26000000000000
1]
0Z
b100 Y
b100 d
b100 h
b100 g#
1:
#27000000000000
0M
0p
b100 U
b100 c
b100 e
b100 W#
b1 o
b100 [
b100 f
b100 n
b100 q
b1 T#
b1 A#
b1 L#
b1 N#
b1 Q#
b10 d#
1=
1Z
#28000000000000
0]
0Z
b100 l#
0:
#29000000000000
0E#
1R#
1F
1U#
bx H#
bx J#
1["
1`
b0 T#
b10 A#
b10 L#
b10 N#
b10 Q#
16
b100 Q
b100 b"
b100 f"
b100 [#
1D
b0 _#
b11 d#
1=
1Z
#30000000000000
0Z
#31000000000000
1M
0I
1p
0n"
0`
bx U
bx c
bx e
bx W#
0R#
b100 a"
b100 c"
16
0D
b0 o
b100 \
b100 g
b100 i
b100 l
b1 m"
b1 Y"
b1 d"
b1 l"
b1 o"
1C#
0=
1Z
#32000000000000
0Z
#33000000000000
0M
0p
0["
1^"
b100000101 U
b100000101 c
b100000101 e
b100000101 W#
b10 m"
b10 Y"
b10 d"
b10 l"
b10 o"
b1 o
b101 [
b101 f
b101 n
b101 q
06
b1 a#
1@
1]
1Z
b100000101 Y
b100000101 d
b100000101 h
b100000101 g#
1:
#34000000000000
0Z
#35000000000000
1r"
1`
15
b100000101 P
b100000101 y"
b100000101 }"
b100000101 \#
1D
b1 _#
b1 m"
b1 Z"
b1 e"
b1 g"
b1 j"
b10 a#
1@
0]
1Z
b101 l#
0:
#36000000000000
0Z
#37000000000000
0^"
1k"
0H
1I
1M
0'#
1n"
1p
bx a"
bx c"
bx U
bx c
bx e
bx W#
0`
b100000101 x"
b100000101 z"
0s"
b1 &#
b11 p"
b11 {"
b11 %#
b11 (#
b0 m"
b10 Z"
b10 e"
b10 g"
b10 j"
b0 o
b101 \
b101 g
b101 i
b101 l
15
0D
b11 a#
1@
1Z
#38000000000000
0Z
#39000000000000
0r"
1u"
0k"
05
1\"
b10 &#
b100 p"
b100 {"
b100 %#
b100 (#
b100 b#
1?
0@
1Z
#40000000000000
1]
0Z
b1000000110 Y
b1000000110 d
b1000000110 h
b1000000110 g#
1:
#41000000000000
0M
0p
b1000000110 U
b1000000110 c
b1000000110 e
b1000000110 W#
b1 &#
b11 q"
b11 |"
b11 ~"
b11 ##
b1 o
b110 [
b110 f
b110 n
b110 q
b101 b#
1?
1Z
#42000000000000
0]
0Z
b110 l#
0:
#43000000000000
0u"
1$#
1H
1'#
1+#
1`
bx x"
bx z"
14
b1000000110 O
b1000000110 2#
b1000000110 6#
b1000000110 ]#
1D
b10 _#
b0 &#
b100 q"
b100 |"
b100 ~"
b100 ##
b110 b#
1?
1Z
#44000000000000
0Z
#45000000000000
0G
1M
0>#
1p
bx U
bx c
bx e
bx W#
0`
0$#
b1000000110 1#
b1000000110 3#
0,#
b1 =#
b11 )#
b11 4#
b11 <#
b11 ?#
1s"
b0 o
b110 \
b110 g
b110 i
b110 l
14
0D
0?
1Z
#46000000000000
0Z
#47000000000000
0M
0p
0+#
1.#
b1100000111 U
b1100000111 c
b1100000111 e
b1100000111 W#
04
b1 o
b111 [
b111 f
b111 n
b111 q
b10 =#
b100 )#
b100 4#
b100 <#
b100 ?#
b100 c#
1>
1]
1Z
b1100000111 Y
b1100000111 d
b1100000111 h
b1100000111 g#
1:
#48000000000000
0Z
#49000000000000
1B#
1`
b1 =#
b11 *#
b11 5#
b11 7#
b11 :#
13
b1100000111 N
b1100000111 I#
b1100000111 M#
b1100000111 ^#
1D
b11 _#
b101 c#
1>
b111 X
b111 {
b111 !"
b111 h#
0]
1Z
b111 l#
0:
#50000000000000
0Z
b0 l#
#51000000000000
0.#
1;#
1M
1G
0F
1p
1>#
0U#
0`
bx U
bx c
bx e
bx W#
bx 1#
bx 3#
b1100000111 H#
b1100000111 J#
13
0D
b0 o
b111 \
b111 g
b111 i
b111 l
b0 =#
b100 *#
b100 5#
b100 7#
b100 :#
b1 T#
b11 @#
b11 K#
b11 S#
b11 V#
0C#
b110 c#
1>
1Z
#52000000000000
0Z
#53000000000000
0B#
1E#
0;#
b10 T#
b100 @#
b100 K#
b100 S#
b100 V#
1,#
03
b100 d#
1=
0>
1Z
#54000000000000
0Z
#55000000000000
0L
0)"
b100001000 T
b100001000 z
b100001000 |
b100001000 X#
b1 ("
b1 r
b1 }
b1 '"
b1 *"
b1 T#
b11 A#
b11 L#
b11 N#
b11 Q#
b101 d#
1=
1t
1Z
b100001000 X
b100001000 {
b100001000 !"
b100001000 h#
19
#56000000000000
0Z
#57000000000000
0E#
1R#
1F
1U#
bx H#
bx J#
1r"
1w
b0 T#
b100 A#
b100 L#
b100 N#
b100 Q#
15
b100001000 P
b100001000 y"
b100001000 }"
b100001000 \#
1C
b1 _#
b110 d#
1=
0t
1Z
b1 l#
09
#58000000000000
0Z
#59000000000000
1L
0H
1)"
0'#
0w
bx T
bx z
bx |
bx X#
0R#
b100001000 x"
b100001000 z"
15
0C
b0 ("
b1 s
b1 ~
b1 ""
b1 %"
b1 &#
b101 p"
b101 {"
b101 %#
b101 (#
0s"
1C#
0=
1Z
#60000000000000
0Z
#61000000000000
0r"
1u"
b10 &#
b110 p"
b110 {"
b110 %#
b110 (#
05
b111 b#
1?
1Z
#62000000000000
1t
0Z
b1000001001 X
b1000001001 {
b1000001001 !"
b1000001001 h#
19
#63000000000000
0L
0)"
b1000001001 T
b1000001001 z
b1000001001 |
b1000001001 X#
b1 ("
b10 r
b10 }
b10 '"
b10 *"
b1 &#
b101 q"
b101 |"
b101 ~"
b101 ##
b1000 b#
1?
1Z
#64000000000000
0t
0Z
b10 l#
09
#65000000000000
0u"
1$#
1H
1'#
bx x"
bx z"
1+#
1w
b0 &#
b110 q"
b110 |"
b110 ~"
b110 ##
14
b1000001001 O
b1000001001 2#
b1000001001 6#
b1000001001 ]#
1C
b10 _#
b1001 b#
1?
1Z
#66000000000000
0Z
#67000000000000
1L
0G
1)"
0>#
0w
bx T
bx z
bx |
bx X#
0$#
b1000001001 1#
b1000001001 3#
14
0C
b0 ("
b10 s
b10 ~
b10 ""
b10 %"
1s"
b1 =#
b101 )#
b101 4#
b101 <#
b101 ?#
0,#
0?
1Z
#68000000000000
0Z
#69000000000000
0L
0)"
0+#
1.#
b1100001010 T
b1100001010 z
b1100001010 |
b1100001010 X#
b10 =#
b110 )#
b110 4#
b110 <#
b110 ?#
b1 ("
b11 r
b11 }
b11 '"
b11 *"
04
b111 c#
1>
1t
1Z
b1100001010 X
b1100001010 {
b1100001010 !"
b1100001010 h#
19
#70000000000000
0Z
#71000000000000
1B#
1w
13
b1100001010 N
b1100001010 I#
b1100001010 M#
b1100001010 ^#
1C
b11 _#
b1 =#
b101 *#
b101 5#
b101 7#
b101 :#
b1000 c#
1>
0t
1Z
b11 l#
09
#72000000000000
0Z
#73000000000000
0.#
1;#
0F
1G
1L
0U#
1>#
1)"
bx 1#
bx 3#
bx T
bx z
bx |
bx X#
0w
b1100001010 H#
b1100001010 J#
0C#
b1 T#
b101 @#
b101 K#
b101 S#
b101 V#
b0 =#
b110 *#
b110 5#
b110 7#
b110 :#
b0 ("
b11 s
b11 ~
b11 ""
b11 %"
13
0C
b1001 c#
1>
1Z
#74000000000000
0Z
#75000000000000
0B#
1E#
0;#
03
1,#
b10 T#
b110 @#
b110 K#
b110 S#
b110 V#
b111 d#
1=
0>
1Z
#76000000000000
1t
0Z
b1011 X
b1011 {
b1011 !"
b1011 h#
19
#77000000000000
0L
0)"
b1011 T
b1011 z
b1011 |
b1011 X#
b1 T#
b101 A#
b101 L#
b101 N#
b101 Q#
b1 ("
b100 r
b100 }
b100 '"
b100 *"
b1000 d#
1=
1Z
#78000000000000
0t
0Z
b100 l#
09
#79000000000000
0E#
1R#
1F
1U#
1["
1w
bx H#
bx J#
16
b1011 Q
b1011 b"
b1011 f"
b1011 [#
1C
b0 _#
b0 T#
b110 A#
b110 L#
b110 N#
b110 Q#
b1001 d#
1=
1Z
#80000000000000
0Z
#81000000000000
0I
1L
0n"
1)"
bx T
bx z
bx |
bx X#
0w
0R#
b1011 a"
b1011 c"
1C#
0\"
b1 m"
b11 Y"
b11 d"
b11 l"
b11 o"
b0 ("
b100 s
b100 ~
b100 ""
b100 %"
16
0C
0=
1Z
#82000000000000
0Z
#83000000000000
0L
0)"
0["
1^"
b100001100 T
b100001100 z
b100001100 |
b100001100 X#
06
b1 ("
b101 r
b101 }
b101 '"
b101 *"
b10 m"
b100 Y"
b100 d"
b100 l"
b100 o"
b100 a#
1@
1t
1Z
b100001100 X
b100001100 {
b100001100 !"
b100001100 h#
19
#84000000000000
0Z
#85000000000000
1r"
1w
b1 m"
b11 Z"
b11 e"
b11 g"
b11 j"
15
b100001100 P
b100001100 y"
b100001100 }"
b100001100 \#
1C
b1 _#
b101 a#
1@
0t
1Z
b101 l#
09
#86000000000000
0Z
#87000000000000
0^"
1k"
1L
1I
0H
1)"
1n"
0'#
0w
bx T
bx z
bx |
bx X#
bx a"
bx c"
b100001100 x"
b100001100 z"
15
0C
b0 ("
b101 s
b101 ~
b101 ""
b101 %"
b0 m"
b100 Z"
b100 e"
b100 g"
b100 j"
b1 &#
b111 p"
b111 {"
b111 %#
b111 (#
0s"
b110 a#
1@
1Z
#88000000000000
0Z
#89000000000000
0r"
1u"
0k"
b10 &#
b1000 p"
b1000 {"
b1000 %#
b1000 (#
1\"
05
b1010 b#
1?
0@
1Z
#90000000000000
1t
0Z
b1000001101 X
b1000001101 {
b1000001101 !"
b1000001101 h#
19
#91000000000000
0L
0)"
b1000001101 T
b1000001101 z
b1000001101 |
b1000001101 X#
b1 ("
b110 r
b110 }
b110 '"
b110 *"
b1 &#
b111 q"
b111 |"
b111 ~"
b111 ##
b1011 b#
1?
1Z
#92000000000000
0t
0Z
b110 l#
09
#93000000000000
0u"
1$#
1H
1'#
bx x"
bx z"
1+#
1w
b0 &#
b1000 q"
b1000 |"
b1000 ~"
b1000 ##
14
b1000001101 O
b1000001101 2#
b1000001101 6#
b1000001101 ]#
1C
b10 _#
b1100 b#
1?
1Z
#94000000000000
0Z
#95000000000000
1L
0G
1)"
0>#
0w
bx T
bx z
bx |
bx X#
0$#
b1000001101 1#
b1000001101 3#
14
0C
b0 ("
b110 s
b110 ~
b110 ""
b110 %"
1s"
b1 =#
b111 )#
b111 4#
b111 <#
b111 ?#
0,#
0?
1Z
#96000000000000
0Z
#97000000000000
0L
0)"
0+#
1.#
b1100001110 T
b1100001110 z
b1100001110 |
b1100001110 X#
b10 =#
b1000 )#
b1000 4#
b1000 <#
b1000 ?#
b1 ("
b111 r
b111 }
b111 '"
b111 *"
04
b1010 c#
1>
1t
1Z
b1100001110 X
b1100001110 {
b1100001110 !"
b1100001110 h#
19
#98000000000000
0Z
#99000000000000
1B#
1w
13
b1100001110 N
b1100001110 I#
b1100001110 M#
b1100001110 ^#
1C
b11 _#
b1 =#
b111 *#
b111 5#
b111 7#
b111 :#
b1011 c#
1>
b1110 W
b1110 4"
b1110 8"
b1110 i#
0t
1Z
b111 l#
09
#100000000000000
0Z
b0 l#
#101000000000000
0.#
1;#
0F
1G
1L
0U#
1>#
1)"
bx 1#
bx 3#
bx T
bx z
bx |
bx X#
0w
b1100001110 H#
b1100001110 J#
0C#
b1 T#
b111 @#
b111 K#
b111 S#
b111 V#
b0 =#
b1000 *#
b1000 5#
b1000 7#
b1000 :#
b0 ("
b111 s
b111 ~
b111 ""
b111 %"
13
0C
b1100 c#
1>
1Z
#102000000000000
0Z
#103000000000000
0B#
1E#
0;#
03
1,#
b10 T#
b1000 @#
b1000 K#
b1000 S#
b1000 V#
b1010 d#
1=
0>
1Z
#104000000000000
0Z
#105000000000000
0K
0@"
b100001111 S
b100001111 3"
b100001111 5"
b100001111 Y#
b1 T#
b111 A#
b111 L#
b111 N#
b111 Q#
b1 ?"
b1 +"
b1 6"
b1 >"
b1 A"
b1011 d#
1=
1-"
1Z
b100001111 W
b100001111 4"
b100001111 8"
b100001111 i#
18
#106000000000000
0Z
#107000000000000
0E#
1R#
1F
1U#
1r"
10"
bx H#
bx J#
15
b100001111 P
b100001111 y"
b100001111 }"
b100001111 \#
1B
b1 _#
b0 T#
b1000 A#
b1000 L#
b1000 N#
b1000 Q#
b1100 d#
1=
0-"
1Z
b1 l#
08
#108000000000000
0Z
#109000000000000
0H
1K
0'#
1@"
bx S
bx 3"
bx 5"
bx Y#
00"
0R#
b100001111 x"
b100001111 z"
1C#
0s"
b1 &#
b1001 p"
b1001 {"
b1001 %#
b1001 (#
b0 ?"
b1 ,"
b1 7"
b1 9"
b1 <"
15
0B
0=
1Z
#110000000000000
0Z
#111000000000000
0r"
1u"
05
b10 &#
b1010 p"
b1010 {"
b1010 %#
b1010 (#
b1101 b#
1?
1Z
#112000000000000
1-"
0Z
b1000010000 W
b1000010000 4"
b1000010000 8"
b1000010000 i#
18
#113000000000000
0K
0@"
b1000010000 S
b1000010000 3"
b1000010000 5"
b1000010000 Y#
b1 &#
b1001 q"
b1001 |"
b1001 ~"
b1001 ##
b1 ?"
b10 +"
b10 6"
b10 >"
b10 A"
b1110 b#
1?
1Z
#114000000000000
0-"
0Z
b10 l#
08
#115000000000000
0u"
1$#
1H
1'#
1+#
10"
bx x"
bx z"
14
b1000010000 O
b1000010000 2#
b1000010000 6#
b1000010000 ]#
1B
b10 _#
b0 &#
b1010 q"
b1010 |"
b1010 ~"
b1010 ##
b1111 b#
1?
1Z
#116000000000000
0Z
#117000000000000
0G
1K
0>#
1@"
bx S
bx 3"
bx 5"
bx Y#
00"
0$#
b1000010000 1#
b1000010000 3#
0,#
b1 =#
b1001 )#
b1001 4#
b1001 <#
b1001 ?#
1s"
b0 ?"
b10 ,"
b10 7"
b10 9"
b10 <"
14
0B
0?
1Z
#118000000000000
0Z
#119000000000000
0K
0@"
0+#
1.#
b1100010001 S
b1100010001 3"
b1100010001 5"
b1100010001 Y#
04
b1 ?"
b11 +"
b11 6"
b11 >"
b11 A"
b10 =#
b1010 )#
b1010 4#
b1010 <#
b1010 ?#
b1101 c#
1>
1-"
1Z
b1100010001 W
b1100010001 4"
b1100010001 8"
b1100010001 i#
18
#120000000000000
0Z
#121000000000000
1B#
10"
b1 =#
b1001 *#
b1001 5#
b1001 7#
b1001 :#
13
b1100010001 N
b1100010001 I#
b1100010001 M#
b1100010001 ^#
1B
b11 _#
b1110 c#
1>
0-"
1Z
b11 l#
08
#122000000000000
0Z
#123000000000000
0.#
1;#
1K
1G
0F
1@"
1>#
0U#
00"
bx S
bx 3"
bx 5"
bx Y#
bx 1#
bx 3#
b1100010001 H#
b1100010001 J#
13
0B
b0 ?"
b11 ,"
b11 7"
b11 9"
b11 <"
b0 =#
b1010 *#
b1010 5#
b1010 7#
b1010 :#
b1 T#
b1001 @#
b1001 K#
b1001 S#
b1001 V#
0C#
b1111 c#
1>
1Z
#124000000000000
0Z
#125000000000000
0B#
1E#
0;#
b10 T#
b1010 @#
b1010 K#
b1010 S#
b1010 V#
1,#
03
b1101 d#
1=
0>
1Z
#126000000000000
1-"
0Z
b10010 W
b10010 4"
b10010 8"
b10010 i#
18
#127000000000000
0K
0@"
b10010 S
b10010 3"
b10010 5"
b10010 Y#
b1 ?"
b100 +"
b100 6"
b100 >"
b100 A"
b1 T#
b1001 A#
b1001 L#
b1001 N#
b1001 Q#
b1110 d#
1=
1Z
#128000000000000
0-"
0Z
b100 l#
08
#129000000000000
0E#
1R#
1F
1U#
bx H#
bx J#
1["
10"
b0 T#
b1010 A#
b1010 L#
b1010 N#
b1010 Q#
16
b10010 Q
b10010 b"
b10010 f"
b10010 [#
1B
b0 _#
b1111 d#
1=
1Z
#130000000000000
0Z
#131000000000000
1K
0I
1@"
0n"
00"
bx S
bx 3"
bx 5"
bx Y#
0R#
b10010 a"
b10010 c"
16
0B
b0 ?"
b100 ,"
b100 7"
b100 9"
b100 <"
b1 m"
b101 Y"
b101 d"
b101 l"
b101 o"
0\"
1C#
0=
1Z
#132000000000000
0Z
#133000000000000
0K
0@"
0["
1^"
b100010011 S
b100010011 3"
b100010011 5"
b100010011 Y#
b10 m"
b110 Y"
b110 d"
b110 l"
b110 o"
b1 ?"
b101 +"
b101 6"
b101 >"
b101 A"
06
b111 a#
1@
1-"
1Z
b100010011 W
b100010011 4"
b100010011 8"
b100010011 i#
18
#134000000000000
0Z
#135000000000000
1r"
10"
15
b100010011 P
b100010011 y"
b100010011 }"
b100010011 \#
1B
b1 _#
b1 m"
b101 Z"
b101 e"
b101 g"
b101 j"
b1000 a#
1@
0-"
1Z
b101 l#
08
#136000000000000
0Z
#137000000000000
0^"
1k"
0H
1I
1K
0'#
1n"
1@"
bx a"
bx c"
bx S
bx 3"
bx 5"
bx Y#
00"
b100010011 x"
b100010011 z"
0s"
b1 &#
b1011 p"
b1011 {"
b1011 %#
b1011 (#
b0 m"
b110 Z"
b110 e"
b110 g"
b110 j"
b0 ?"
b101 ,"
b101 7"
b101 9"
b101 <"
15
0B
b1001 a#
1@
1Z
#138000000000000
0Z
#139000000000000
0r"
1u"
0k"
05
1\"
b10 &#
b1100 p"
b1100 {"
b1100 %#
b1100 (#
b10000 b#
1?
0@
1Z
#140000000000000
1-"
0Z
b1000010100 W
b1000010100 4"
b1000010100 8"
b1000010100 i#
18
#141000000000000
0K
0@"
b1000010100 S
b1000010100 3"
b1000010100 5"
b1000010100 Y#
b1 &#
b1011 q"
b1011 |"
b1011 ~"
b1011 ##
b1 ?"
b110 +"
b110 6"
b110 >"
b110 A"
b10001 b#
1?
1Z
#142000000000000
0-"
0Z
b110 l#
08
#143000000000000
0u"
1$#
1H
1'#
1+#
10"
bx x"
bx z"
14
b1000010100 O
b1000010100 2#
b1000010100 6#
b1000010100 ]#
1B
b10 _#
b0 &#
b1100 q"
b1100 |"
b1100 ~"
b1100 ##
b10010 b#
1?
1Z
#144000000000000
0Z
#145000000000000
0G
1K
0>#
1@"
bx S
bx 3"
bx 5"
bx Y#
00"
0$#
b1000010100 1#
b1000010100 3#
0,#
b1 =#
b1011 )#
b1011 4#
b1011 <#
b1011 ?#
1s"
b0 ?"
b110 ,"
b110 7"
b110 9"
b110 <"
14
0B
0?
1Z
#146000000000000
0Z
#147000000000000
0K
0@"
0+#
1.#
b1100010101 S
b1100010101 3"
b1100010101 5"
b1100010101 Y#
04
b1 ?"
b111 +"
b111 6"
b111 >"
b111 A"
b10 =#
b1100 )#
b1100 4#
b1100 <#
b1100 ?#
b10000 c#
1>
1-"
1Z
b1100010101 W
b1100010101 4"
b1100010101 8"
b1100010101 i#
18
#148000000000000
0Z
#149000000000000
1B#
10"
b1 =#
b1011 *#
b1011 5#
b1011 7#
b1011 :#
13
b1100010101 N
b1100010101 I#
b1100010101 M#
b1100010101 ^#
1B
b11 _#
b10001 c#
1>
b10101 V
b10101 K"
b10101 O"
b10101 j#
0-"
1Z
b111 l#
08
#150000000000000
0Z
b0 l#
#151000000000000
0.#
1;#
1K
1G
0F
1@"
1>#
0U#
00"
bx S
bx 3"
bx 5"
bx Y#
bx 1#
bx 3#
b1100010101 H#
b1100010101 J#
13
0B
b0 ?"
b111 ,"
b111 7"
b111 9"
b111 <"
b0 =#
b1100 *#
b1100 5#
b1100 7#
b1100 :#
b1 T#
b1011 @#
b1011 K#
b1011 S#
b1011 V#
0C#
b10010 c#
1>
1Z
#152000000000000
0Z
#153000000000000
0B#
1E#
0;#
b10 T#
b1100 @#
b1100 K#
b1100 S#
b1100 V#
1,#
03
b10000 d#
1=
0>
1Z
#154000000000000
0Z
#155000000000000
0J
0W"
b100010110 R
b100010110 J"
b100010110 L"
b100010110 Z#
b1 V"
b1 B"
b1 M"
b1 U"
b1 X"
b1 T#
b1011 A#
b1011 L#
b1011 N#
b1011 Q#
b10001 d#
1=
1D"
1Z
b100010110 V
b100010110 K"
b100010110 O"
b100010110 j#
17
#156000000000000
0Z
#157000000000000
0E#
1R#
1F
1U#
bx H#
bx J#
1r"
1G"
b0 T#
b1100 A#
b1100 L#
b1100 N#
b1100 Q#
15
b100010110 P
b100010110 y"
b100010110 }"
b100010110 \#
1A
b1 _#
b10010 d#
1=
0D"
1Z
b1 l#
07
#158000000000000
0Z
#159000000000000
1J
0H
1W"
0'#
0G"
bx R
bx J"
bx L"
bx Z#
0R#
b100010110 x"
b100010110 z"
15
0A
b0 V"
b1 C"
b1 N"
b1 P"
b1 S"
b1 &#
b1101 p"
b1101 {"
b1101 %#
b1101 (#
0s"
1C#
0=
1Z
#160000000000000
0Z
#161000000000000
0r"
1u"
b10 &#
b1110 p"
b1110 {"
b1110 %#
b1110 (#
05
b10011 b#
1?
1Z
#162000000000000
1D"
0Z
b1000010111 V
b1000010111 K"
b1000010111 O"
b1000010111 j#
17
#163000000000000
0J
0W"
b1000010111 R
b1000010111 J"
b1000010111 L"
b1000010111 Z#
b1 V"
b10 B"
b10 M"
b10 U"
b10 X"
b1 &#
b1101 q"
b1101 |"
b1101 ~"
b1101 ##
b10100 b#
1?
1Z
#164000000000000
0D"
0Z
b10 l#
07
#165000000000000
0u"
1$#
1H
1'#
bx x"
bx z"
1+#
1G"
b0 &#
b1110 q"
b1110 |"
b1110 ~"
b1110 ##
14
b1000010111 O
b1000010111 2#
b1000010111 6#
b1000010111 ]#
1A
b10 _#
b10101 b#
1?
1Z
#166000000000000
0Z
#167000000000000
1J
0G
1W"
0>#
0G"
bx R
bx J"
bx L"
bx Z#
0$#
b1000010111 1#
b1000010111 3#
14
0A
b0 V"
b10 C"
b10 N"
b10 P"
b10 S"
1s"
b1 =#
b1101 )#
b1101 4#
b1101 <#
b1101 ?#
0,#
0?
1Z
#168000000000000
0Z
#169000000000000
0J
0W"
0+#
1.#
b1100011000 R
b1100011000 J"
b1100011000 L"
b1100011000 Z#
b10 =#
b1110 )#
b1110 4#
b1110 <#
b1110 ?#
b1 V"
b11 B"
b11 M"
b11 U"
b11 X"
04
b10011 c#
1>
1D"
1Z
b1100011000 V
b1100011000 K"
b1100011000 O"
b1100011000 j#
17
#170000000000000
0Z
#171000000000000
1B#
1G"
13
b1100011000 N
b1100011000 I#
b1100011000 M#
b1100011000 ^#
1A
b11 _#
b1 =#
b1101 *#
b1101 5#
b1101 7#
b1101 :#
b10100 c#
1>
0D"
1Z
b11 l#
07
#172000000000000
0Z
#173000000000000
0.#
1;#
0F
1G
1J
0U#
1>#
1W"
bx 1#
bx 3#
bx R
bx J"
bx L"
bx Z#
0G"
b1100011000 H#
b1100011000 J#
0C#
b1 T#
b1101 @#
b1101 K#
b1101 S#
b1101 V#
b0 =#
b1110 *#
b1110 5#
b1110 7#
b1110 :#
b0 V"
b11 C"
b11 N"
b11 P"
b11 S"
13
0A
b10101 c#
1>
1Z
#174000000000000
0Z
#175000000000000
0B#
1E#
0;#
03
1,#
b10 T#
b1110 @#
b1110 K#
b1110 S#
b1110 V#
b10011 d#
1=
0>
1Z
#176000000000000
1D"
0Z
b11001 V
b11001 K"
b11001 O"
b11001 j#
17
#177000000000000
0J
0W"
b11001 R
b11001 J"
b11001 L"
b11001 Z#
b1 T#
b1101 A#
b1101 L#
b1101 N#
b1101 Q#
b1 V"
b100 B"
b100 M"
b100 U"
b100 X"
b10100 d#
1=
1Z
#178000000000000
0D"
0Z
b100 l#
07
#179000000000000
0E#
1R#
1F
1U#
1["
1G"
bx H#
bx J#
16
b11001 Q
b11001 b"
b11001 f"
b11001 [#
1A
b0 _#
b0 T#
b1110 A#
b1110 L#
b1110 N#
b1110 Q#
b10101 d#
1=
1Z
#180000000000000
0Z
#181000000000000
0I
1J
0n"
1W"
bx R
bx J"
bx L"
bx Z#
0G"
0R#
b11001 a"
b11001 c"
1C#
0\"
b1 m"
b111 Y"
b111 d"
b111 l"
b111 o"
b0 V"
b100 C"
b100 N"
b100 P"
b100 S"
16
0A
0=
1Z
#182000000000000
0Z
#183000000000000
0J
0W"
0["
1^"
b100011010 R
b100011010 J"
b100011010 L"
b100011010 Z#
06
b1 V"
b101 B"
b101 M"
b101 U"
b101 X"
b10 m"
b1000 Y"
b1000 d"
b1000 l"
b1000 o"
b1010 a#
1@
1D"
1Z
b100011010 V
b100011010 K"
b100011010 O"
b100011010 j#
17
#184000000000000
0Z
#185000000000000
1r"
1G"
b1 m"
b111 Z"
b111 e"
b111 g"
b111 j"
15
b100011010 P
b100011010 y"
b100011010 }"
b100011010 \#
1A
b1 _#
b1011 a#
1@
0D"
1Z
b101 l#
07
#186000000000000
0Z
#187000000000000
0^"
1k"
1J
1I
0H
1W"
1n"
0'#
0G"
bx R
bx J"
bx L"
bx Z#
bx a"
bx c"
b100011010 x"
b100011010 z"
15
0A
b0 V"
b101 C"
b101 N"
b101 P"
b101 S"
b0 m"
b1000 Z"
b1000 e"
b1000 g"
b1000 j"
b1 &#
b1111 p"
b1111 {"
b1111 %#
b1111 (#
0s"
b1100 a#
1@
1Z
#188000000000000
0Z
#189000000000000
1!#
0r"
1u"
0k"
b10 &#
b10000 p"
b10000 {"
b10000 %#
b10000 (#
1\"
05
b10110 b#
1?
0@
1Z
#190000000000000
1D"
0Z
b1000011011 V
b1000011011 K"
b1000011011 O"
b1000011011 j#
17
#191000000000000
0J
0W"
b1000011011 R
b1000011011 J"
b1000011011 L"
b1000011011 Z#
b1 V"
b110 B"
b110 M"
b110 U"
b110 X"
b1 &#
b1111 q"
b1111 |"
b1111 ~"
b1111 ##
b10111 b#
1?
1Z
#192000000000000
0D"
0Z
b110 l#
07
#193000000000000
0u"
1$#
1H
1'#
0!#
b100000001 x"
b100000001 z"
1+#
1G"
b0 &#
b10000 q"
b10000 |"
b10000 ~"
b10000 ##
14
b1000011011 O
b1000011011 2#
b1000011011 6#
b1000011011 ]#
1A
b10 _#
b11000 b#
1?
1Z
#194000000000000
0Z
#195000000000000
1J
0G
1W"
0>#
0G"
bx R
bx J"
bx L"
bx Z#
0$#
b1000011011 1#
b1000011011 3#
14
0A
b0 V"
b110 C"
b110 N"
b110 P"
b110 S"
1s"
b1 =#
b1111 )#
b1111 4#
b1111 <#
b1111 ?#
0,#
0?
1Z
#196000000000000
0Z
#197000000000000
0J
0W"
18#
0+#
1.#
b1100011100 R
b1100011100 J"
b1100011100 L"
b1100011100 Z#
b10 =#
b10000 )#
b10000 4#
b10000 <#
b10000 ?#
b1 V"
b111 B"
b111 M"
b111 U"
b111 X"
04
b10110 c#
1>
1D"
1Z
b1100011100 V
b1100011100 K"
b1100011100 O"
b1100011100 j#
17
#198000000000000
0Z
#199000000000000
1B#
1G"
b1 E
b1 `#
b1 k#
13
b1100011100 N
b1100011100 I#
b1100011100 M#
b1100011100 ^#
1A
b11 _#
b1 =#
b1111 *#
b1111 5#
b1111 7#
b1111 :#
b10111 c#
1>
1<
0D"
1Z
b111 l#
07
#200000000000000
0Z
#201000000000000
0.#
0F
1;#
1J
0U#
1G
1>#
1W"
08#
b1000000010 1#
b1000000010 3#
bx R
bx J"
bx L"
bx Z#
0G"
b10 E
b10 `#
b10 k#
b1100011100 H#
b1100011100 J#
0C#
b1 T#
b1111 @#
b1111 K#
b1111 S#
b1111 V#
b0 =#
b10000 *#
b10000 5#
b10000 7#
b10000 :#
b0 V"
b111 C"
b111 N"
b111 P"
b111 S"
13
0A
b11000 e#
1f#
b11000 c#
1>
1Z
#202000000000000
0Z
#203000000000000
1O#
0B#
1E#
0;#
b11 E
b11 `#
b11 k#
03
1,#
b10 T#
b10000 @#
b10000 K#
b10000 S#
b10000 V#
b10110 d#
1=
b11000 e#
1f#
0>
1Z
#204000000000000
0Z
#205000000000000
b0 E
b0 `#
b0 k#
b1 T#
b1111 A#
b1111 L#
b1111 N#
b1111 Q#
b10111 d#
b10110 e#
1f#
1=
1Z
#206000000000000
0Z
#207000000000000
0E#
1R#
1F
1U#
0O#
b1100000011 H#
b1100000011 J#
b1 E
b1 `#
b1 k#
b0 T#
b10000 A#
b10000 L#
b10000 N#
b10000 Q#
b11000 d#
b1100 e#
1f#
1=
1Z
#208000000000000
0Z
#209000000000000
0R#
0<
b10 E
b10 `#
b10 k#
1C#
b11000 e#
1f#
0=
1Z
#210000000000000
0Z
#211000000000000
b0 e#
0f#
1Z
#212000000000000
0Z
#213000000000000
1Z
#214000000000000
0Z
#215000000000000
1Z
#216000000000000
0Z
#217000000000000
1Z
#218000000000000
0Z
#219000000000000
1Z
#220000000000000
0Z
#221000000000000
1Z
#222000000000000
0Z
#223000000000000
1Z
#224000000000000
0Z
#225000000000000
1Z
#226000000000000
0Z
#227000000000000
1Z
#228000000000000
0Z
#229000000000000
1Z
#230000000000000
0Z
#231000000000000
1Z
#232000000000000
0Z
#233000000000000
1Z
#234000000000000
0Z
#235000000000000
1Z
#236000000000000
0Z
#237000000000000
1Z
#238000000000000
0Z
#239000000000000
1Z
#240000000000000
0Z
#241000000000000
1Z
#242000000000000
0Z
#243000000000000
1Z
#244000000000000
0Z
#245000000000000
1Z
#246000000000000
0Z
#247000000000000
1Z
#248000000000000
0Z
#249000000000000
1Z
#250000000000000
0Z
