INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:29:44 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : gaussian
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.180ns  (required time - arrival time)
  Source:                 buffer15/dataReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.100ns period=8.200ns})
  Destination:            buffer16/outs_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.100ns period=8.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.200ns  (clk rise@8.200ns - clk rise@0.000ns)
  Data Path Delay:        5.000ns  (logic 1.699ns (33.980%)  route 3.301ns (66.020%))
  Logic Levels:           17  (CARRY4=9 LUT3=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 8.683 - 8.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=850, unset)          0.508     0.508    buffer15/clk
                         FDRE                                         r  buffer15/dataReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 f  buffer15/dataReg_reg[0]/Q
                         net (fo=3, unplaced)         0.434     1.168    buffer15/control/outs_reg[5][0]
                         LUT5 (Prop_lut5_I0_O)        0.119     1.287 r  buffer15/control/out0_valid_INST_0_i_7/O
                         net (fo=1, unplaced)         0.000     1.287    cmpi2/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.284     1.571 r  cmpi2/out0_valid_INST_0_i_5/CO[3]
                         net (fo=43, unplaced)        0.667     2.238    buffer23/fifo/result[0]
                         LUT3 (Prop_lut3_I0_O)        0.043     2.281 r  buffer23/fifo/a_storeAddr[1]_INST_0_i_6/O
                         net (fo=7, unplaced)         0.412     2.693    control_merge2/tehb/control/outs_reg[0]_2
                         LUT5 (Prop_lut5_I1_O)        0.043     2.736 f  control_merge2/tehb/control/a_storeAddr[1]_INST_0_i_3/O
                         net (fo=26, unplaced)        0.443     3.179    control_merge2/tehb/control/fullReg_reg_1
                         LUT6 (Prop_lut6_I1_O)        0.043     3.222 r  control_merge2/tehb/control/a_storeAddr[1]_INST_0_i_1/O
                         net (fo=147, unplaced)       0.331     3.553    buffer19/fifo/p_1_in
                         LUT5 (Prop_lut5_I0_O)        0.043     3.596 r  buffer19/fifo/dataReg[0]_i_1/O
                         net (fo=2, unplaced)         0.255     3.851    buffer34/control/D[0]
                         LUT3 (Prop_lut3_I0_O)        0.043     3.894 r  buffer34/control/a_loadAddr[0]_INST_0_i_1/O
                         net (fo=9, unplaced)         0.285     4.179    addi0/buffer34_outs[0]
                         LUT4 (Prop_lut4_I3_O)        0.043     4.222 r  addi0/outs[3]_i_9/O
                         net (fo=1, unplaced)         0.000     4.222    addi0/outs[3]_i_9_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     4.460 r  addi0/outs_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.007     4.467    addi0/outs_reg[3]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.517 r  addi0/outs_reg[7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.517    addi0/outs_reg[7]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.567 r  addi0/outs_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.567    addi0/outs_reg[11]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.617 r  addi0/outs_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.617    addi0/outs_reg[15]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.667 r  addi0/outs_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.667    addi0/outs_reg[19]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.717 r  addi0/outs_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.717    addi0/outs_reg[23]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.767 r  addi0/outs_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.767    addi0/outs_reg[27]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     4.921 r  addi0/outs_reg[31]_i_2/O[3]
                         net (fo=2, unplaced)         0.467     5.388    buffer5/control/result[31]
                         LUT6 (Prop_lut6_I1_O)        0.120     5.508 r  buffer5/control/outs[31]_i_2/O
                         net (fo=1, unplaced)         0.000     5.508    buffer16/D[31]
                         FDRE                                         r  buffer16/outs_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.200     8.200 r  
                                                      0.000     8.200 r  clk (IN)
                         net (fo=850, unset)          0.483     8.683    buffer16/clk
                         FDRE                                         r  buffer16/outs_reg[31]/C
                         clock pessimism              0.000     8.683    
                         clock uncertainty           -0.035     8.647    
                         FDRE (Setup_fdre_C_D)        0.041     8.688    buffer16/outs_reg[31]
  -------------------------------------------------------------------
                         required time                          8.688    
                         arrival time                          -5.508    
  -------------------------------------------------------------------
                         slack                                  3.180    




