// Seed: 3032411845
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_8;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    input uwire id_2,
    input tri0 id_3,
    input tri0 id_4,
    output supply0 id_5,
    input wire id_6,
    output wor id_7,
    input supply0 id_8,
    output supply0 id_9
    , id_12,
    output wand id_10
);
  assign id_9 = (1'd0);
  wire id_13;
  supply1 id_14 = 1 == (id_4);
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13,
      id_14,
      id_12,
      id_14
  );
  always @(posedge 1, 1) begin : LABEL_0
    disable id_15;
  end
  wire id_16;
endmodule
