#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Apr 19 13:33:08 2021
# Process ID: 19440
# Current directory: C:/Users/rajat/Downloads/Memory Design Project/MDT
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16896 C:\Users\rajat\Downloads\Memory Design Project\MDT\MDT.xpr
# Log file: C:/Users/rajat/Downloads/Memory Design Project/MDT/vivado.log
# Journal file: C:/Users/rajat/Downloads/Memory Design Project/MDT\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/rajat/Downloads/Memory Design Project/MDT/MDT.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 891.266 ; gain = 260.148
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rajat/Downloads/Memory Design Project/MDT/MDT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MarchY_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rajat/Downloads/Memory Design Project/MDT/MDT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MarchY_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rajat/Downloads/Memory Design Project/MDT/MDT.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rajat/Downloads/Memory Design Project/MDT/MDT.srcs/sim_1/new/MarchY_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MarchY_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 899.535 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rajat/Downloads/Memory Design Project/MDT/MDT.sim/sim_1/behav/xsim'
"xelab -wto 9d6e2a3a01a149099c0dca59099b59db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MarchY_tb_behav xil_defaultlib.MarchY_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9d6e2a3a01a149099c0dca59099b59db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MarchY_tb_behav xil_defaultlib.MarchY_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory_default
Compiling module xil_defaultlib.MarchY_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MarchY_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 899.535 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/rajat/Downloads/Memory Design Project/MDT/MDT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MarchY_tb_behav -key {Behavioral:sim_1:Functional:MarchY_tb} -tclbatch {MarchY_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source MarchY_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xxxx
xxxx
xxxx
xxxx

0000
0000
0000
0000

0000
0000
0000
0000

W0 (updown) beginning
0000
0000
0000
0000

0000
0000
0000
0000

0000
0000
0000
0000

0000
0000
0000
0000

0000
0000
0000
0000

0000
0000
0000
0000

0000
0000
0000
0000

0000
0000
0000
0000

0000
0000
0000
0000

0000
0000
0000
0000

0000
0000
0000
0000

0000
0000
0000
0000

0000
0000
0000
0000

0000
0000
0000
0000

0000
0000
0000
0000

0000
0000
0000
0000

W0 (updown) done
0000
0000
0000
0000

R0,W1,R1 (up) beginning
0000
0000
0000
0000

1000
0000
0000
0000

1000
0000
0000
0000

1000
0000
0000
0000

1000
0000
0000
0000

1100
0000
0000
0000

1100
0000
0000
0000

1100
0000
0000
0000

1100
0000
0000
0000

1110
0000
0000
0000

1110
0000
0000
0000

1110
0000
0000
0000

1110
0000
0000
0000

1111
0000
0000
0000

1111
0000
0000
0000

1111
0000
0000
0000

1111
0000
0000
0000

1111
1000
0000
0000

1111
1000
0000
0000

1111
1000
0000
0000

1111
1000
0000
0000

1111
1100
0000
0000

1111
1100
0000
0000

1111
1100
0000
0000

1111
1100
0000
0000

1111
1110
0000
0000

1111
1110
0000
0000

1111
1110
0000
0000

1111
1110
0000
0000

1111
1111
0000
0000

1111
1111
0000
0000

1111
1111
0000
0000

1111
1111
0000
0000

1111
1111
1000
0000

1111
1111
1000
0000

1111
1111
1000
0000

1111
1111
1000
0000

1111
1111
1100
0000

1111
1111
1100
0000

1111
1111
1100
0000

1111
1111
1100
0000

1111
1111
1110
0000

1111
1111
1110
0000

1111
1111
1110
0000

1111
1111
1110
0000

1111
1111
1111
0000

1111
1111
1111
0000

1111
1111
1111
0000

1111
1111
1111
0000

1111
1111
1111
1000

1111
1111
1111
1000

1111
1111
1111
1000

1111
1111
1111
1000

1111
1111
1111
1100

1111
1111
1111
1100

1111
1111
1111
1100

1111
1111
1111
1100

1111
1111
1111
1110

1111
1111
1111
1110

1111
1111
1111
1110

1111
1111
1111
1110

1111
1111
1111
1111

1111
1111
1111
1111

1111
1111
1111
1111

R0,W1,R1 (up) done
1111
1111
1111
1111

R1,W0,R0 (down) beginning
1111
1111
1111
1111

1111
1111
1111
1110

1111
1111
1111
1110

1111
1111
1111
1110

1111
1111
1111
1110

1111
1111
1111
1100

1111
1111
1111
1100

1111
1111
1111
1100

1111
1111
1111
1100

1111
1111
1111
1000

1111
1111
1111
1000

1111
1111
1111
1000

1111
1111
1111
1000

1111
1111
1111
0000

1111
1111
1111
0000

1111
1111
1111
0000

1111
1111
1111
0000

1111
1111
1110
0000

1111
1111
1110
0000

1111
1111
1110
0000

1111
1111
1110
0000

1111
1111
1100
0000

1111
1111
1100
0000

1111
1111
1100
0000

1111
1111
1100
0000

1111
1111
1000
0000

1111
1111
1000
0000

1111
1111
1000
0000

1111
1111
1000
0000

1111
1111
0000
0000

1111
1111
0000
0000

1111
1111
0000
0000

1111
1111
0000
0000

1111
1110
0000
0000

1111
1110
0000
0000

1111
1110
0000
0000

1111
1110
0000
0000

1111
1100
0000
0000

1111
1100
0000
0000

1111
1100
0000
0000

1111
1100
0000
0000

1111
1000
0000
0000

1111
1000
0000
0000

1111
1000
0000
0000

1111
1000
0000
0000

1111
0000
0000
0000

1111
0000
0000
0000

1111
0000
0000
0000

1111
0000
0000
0000

1110
0000
0000
0000

1110
0000
0000
0000

1110
0000
0000
0000

1110
0000
0000
0000

1100
0000
0000
0000

1100
0000
0000
0000

1100
0000
0000
0000

1100
0000
0000
0000

1000
0000
0000
0000

1000
0000
0000
0000

1000
0000
0000
0000

1000
0000
0000
0000

0000
0000
0000
0000

0000
0000
0000
0000

0000
0000
0000
0000

R1,W0,R0 (down) done
0000
0000
0000
0000

R0 (updown) beginning
0000
0000
0000
0000

0000
0000
0000
0000

0000
0000
0000
0000

0000
0000
0000
0000

0000
0000
0000
0000

0000
0000
0000
0000

0000
0000
0000
0000

0000
0000
0000
0000

0000
0000
0000
0000

0000
0000
0000
0000

0000
0000
0000
0000

0000
0000
0000
0000

0000
0000
0000
0000

0000
0000
0000
0000

0000
0000
0000
0000

0000
0000
0000
0000

R0 (updown) done
$finish called at time : 331 ns : File "C:/Users/rajat/Downloads/Memory Design Project/MDT/MDT.srcs/sim_1/new/MarchY_tb.v" Line 321
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 932.473 ; gain = 26.371
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MarchY_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 932.473 ; gain = 32.938
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rajat/Downloads/Memory Design Project/MDT/MDT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MarchY_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rajat/Downloads/Memory Design Project/MDT/MDT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MarchY_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rajat/Downloads/Memory Design Project/MDT/MDT.srcs/sources_1/new/memory_SA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_SA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rajat/Downloads/Memory Design Project/MDT/MDT.srcs/sim_1/new/MarchY_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MarchY_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rajat/Downloads/Memory Design Project/MDT/MDT.sim/sim_1/behav/xsim'
"xelab -wto 9d6e2a3a01a149099c0dca59099b59db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MarchY_tb_behav xil_defaultlib.MarchY_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9d6e2a3a01a149099c0dca59099b59db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MarchY_tb_behav xil_defaultlib.MarchY_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory_SA_default
Compiling module xil_defaultlib.MarchY_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MarchY_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/rajat/Downloads/Memory Design Project/MDT/MDT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MarchY_tb_behav -key {Behavioral:sim_1:Functional:MarchY_tb} -tclbatch {MarchY_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source MarchY_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xxxx
xxxx
xxxx
xxxx

0100
0000
0000
1000

0100
0000
0000
1000

W0 (updown) beginning
0100
0000
0000
1000

0100
0000
0000
1000

0100
0000
0000
1000

0100
0000
0000
1000

0100
0000
0000
1000

0100
0000
0000
1000

0100
0000
0000
1000

0100
0000
0000
1000

0100
0000
0000
1000

0100
0000
0000
1000

0100
0000
0000
1000

0100
0000
0000
1000

0100
0000
0000
1000

0100
0000
0000
1000

0100
0000
0000
1000

0100
0000
0000
1000

W0 (updown) done
0100
0000
0000
1000

R0,W1,R1 (up) beginning
0100
0000
0000
1000

0100
0000
0000
1000

0100
0000
0000
1000

Error found !!
Memory Test Failed
0100
0000
0000
1000

0100
0000
0000
1000

Error found !!
Memory Test Failed
0100
0000
0000
1000

0100
0000
0000
1000

0100
0000
0000
1000

0100
0000
0000
1000

0110
0000
0000
1000

0110
0000
0000
1000

0110
0000
0000
1000

0110
0000
0000
1000

0111
0000
0000
1000

0111
0000
0000
1000

0111
0000
0000
1000

0111
0000
0000
1000

0111
1000
0000
1000

0111
1000
0000
1000

0111
1000
0000
1000

0111
1000
0000
1000

0111
1100
0000
1000

0111
1100
0000
1000

0111
1100
0000
1000

0111
1100
0000
1000

0111
1110
0000
1000

0111
1110
0000
1000

0111
1110
0000
1000

0111
1110
0000
1000

0111
1111
0000
1000

0111
1111
0000
1000

0111
1111
0000
1000

0111
1111
0000
1000

0111
1111
1000
1000

0111
1111
1000
1000

0111
1111
1000
1000

0111
1111
1000
1000

0111
1111
1100
1000

0111
1111
1100
1000

0111
1111
1100
1000

0111
1111
1100
1000

0111
1111
1110
1000

0111
1111
1110
1000

0111
1111
1110
1000

0111
1111
1110
1000

0111
1111
1111
1000

0111
1111
1111
1000

0111
1111
1111
1000

0111
1111
1111
1000

Error found !!
Memory Test Failed
0111
1111
1111
1000

0111
1111
1111
1000

0111
1111
1111
1000

0111
1111
1111
1000

0111
1111
1111
1100

0111
1111
1111
1100

0111
1111
1111
1100

0111
1111
1111
1100

0111
1111
1111
1110

0111
1111
1111
1110

0111
1111
1111
1110

0111
1111
1111
1110

0111
1111
1111
1111

0111
1111
1111
1111

0111
1111
1111
1111

R0,W1,R1 (up) done
0111
1111
1111
1111

R1,W0,R0 (down) beginning
0111
1111
1111
1111

0111
1111
1111
1110

0111
1111
1111
1110

0111
1111
1111
1110

0111
1111
1111
1110

0111
1111
1111
1100

0111
1111
1111
1100

0111
1111
1111
1100

0111
1111
1111
1100

0111
1111
1111
1000

0111
1111
1111
1000

0111
1111
1111
1000

0111
1111
1111
1000

0111
1111
1111
1000

0111
1111
1111
1000

Error found !!
Memory Test Failed
0111
1111
1111
1000

0111
1111
1111
1000

0111
1111
1110
1000

0111
1111
1110
1000

0111
1111
1110
1000

0111
1111
1110
1000

0111
1111
1100
1000

0111
1111
1100
1000

0111
1111
1100
1000

0111
1111
1100
1000

0111
1111
1000
1000

0111
1111
1000
1000

0111
1111
1000
1000

0111
1111
1000
1000

0111
1111
0000
1000

0111
1111
0000
1000

0111
1111
0000
1000

0111
1111
0000
1000

0111
1110
0000
1000

0111
1110
0000
1000

0111
1110
0000
1000

0111
1110
0000
1000

0111
1100
0000
1000

0111
1100
0000
1000

0111
1100
0000
1000

0111
1100
0000
1000

0111
1000
0000
1000

0111
1000
0000
1000

0111
1000
0000
1000

0111
1000
0000
1000

0111
0000
0000
1000

0111
0000
0000
1000

0111
0000
0000
1000

0111
0000
0000
1000

0110
0000
0000
1000

0110
0000
0000
1000

0110
0000
0000
1000

0110
0000
0000
1000

0100
0000
0000
1000

0100
0000
0000
1000

0100
0000
0000
1000

0100
0000
0000
1000

0100
0000
0000
1000

0100
0000
0000
1000

Error found !!
Memory Test Failed
0100
0000
0000
1000

0100
0000
0000
1000

Error found !!
Memory Test Failed
0100
0000
0000
1000

0100
0000
0000
1000

0100
0000
0000
1000

R1,W0,R0 (down) done
0100
0000
0000
1000

R0 (updown) beginning
0100
0000
0000
1000

0100
0000
0000
1000

Error found !!
Memory Test Failed
0100
0000
0000
1000

0100
0000
0000
1000

0100
0000
0000
1000

0100
0000
0000
1000

0100
0000
0000
1000

0100
0000
0000
1000

0100
0000
0000
1000

0100
0000
0000
1000

0100
0000
0000
1000

0100
0000
0000
1000

0100
0000
0000
1000

Error found !!
Memory Test Failed
0100
0000
0000
1000

0100
0000
0000
1000

0100
0000
0000
1000

R0 (updown) done
$finish called at time : 331 ns : File "C:/Users/rajat/Downloads/Memory Design Project/MDT/MDT.srcs/sim_1/new/MarchY_tb.v" Line 321
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MarchY_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 940.383 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rajat/Downloads/Memory Design Project/MDT/MDT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MarchY_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rajat/Downloads/Memory Design Project/MDT/MDT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MarchY_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rajat/Downloads/Memory Design Project/MDT/MDT.srcs/sources_1/new/memory_SA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_SA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rajat/Downloads/Memory Design Project/MDT/MDT.srcs/sim_1/new/MarchY_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MarchY_tb
ERROR: [VRFC 10-4982] syntax error near ':' [C:/Users/rajat/Downloads/Memory Design Project/MDT/MDT.srcs/sim_1/new/MarchY_tb.v:352]
ERROR: [VRFC 10-2865] module 'MarchY_tb' ignored due to previous errors [C:/Users/rajat/Downloads/Memory Design Project/MDT/MDT.srcs/sim_1/new/MarchY_tb.v:22]
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/rajat/Downloads/Memory Design Project/MDT/MDT.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/rajat/Downloads/Memory Design Project/MDT/MDT.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rajat/Downloads/Memory Design Project/MDT/MDT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MarchY_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rajat/Downloads/Memory Design Project/MDT/MDT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MarchY_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rajat/Downloads/Memory Design Project/MDT/MDT.srcs/sources_1/new/memory_SA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_SA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rajat/Downloads/Memory Design Project/MDT/MDT.srcs/sim_1/new/MarchY_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MarchY_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rajat/Downloads/Memory Design Project/MDT/MDT.sim/sim_1/behav/xsim'
"xelab -wto 9d6e2a3a01a149099c0dca59099b59db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MarchY_tb_behav xil_defaultlib.MarchY_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9d6e2a3a01a149099c0dca59099b59db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MarchY_tb_behav xil_defaultlib.MarchY_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memory_SA_default
Compiling module xil_defaultlib.MarchY_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MarchY_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/rajat/Downloads/Memory Design Project/MDT/MDT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MarchY_tb_behav -key {Behavioral:sim_1:Functional:MarchY_tb} -tclbatch {MarchY_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source MarchY_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xxxx
xxxx
xxxx
xxxx

0100
0000
0000
1000

0100
0000
0000
1000

W0 (updown) beginning
0100
0000
0000
1000

0100
0000
0000
1000

0100
0000
0000
1000

0100
0000
0000
1000

0100
0000
0000
1000

0100
0000
0000
1000

0100
0000
0000
1000

0100
0000
0000
1000

0100
0000
0000
1000

0100
0000
0000
1000

0100
0000
0000
1000

0100
0000
0000
1000

0100
0000
0000
1000

0100
0000
0000
1000

0100
0000
0000
1000

0100
0000
0000
1000

W0 (updown) done
0100
0000
0000
1000

R0,W1,R1 (up) beginning
0100
0000
0000
1000

0100
0000
0000
1000

0100
0000
0000
1000

Error found !!
Memory Test Failed
$finish called at time : 45 ns : File "C:/Users/rajat/Downloads/Memory Design Project/MDT/MDT.srcs/sim_1/new/MarchY_tb.v" Line 352
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MarchY_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 954.293 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr 19 13:42:02 2021...
