verilog-endcomment-reason-re is a variable defined in `verilog-mode.el'.<br/>Its value is<br/>"\\(\\<begin\\>\\)\\|\\(\\<else\\>\\)\\|\\(\\<end\\>\\s-+\\<else\\>\\)\\|\\(\\<always_comb\\>\\([ 	]*@\\)?\\)\\|\\(\\<always_ff\\>\\([ 	]*@\\)?\\)\\|\\(\\<always_latch\\>\\([ 	]*@\\)?\\)\\|\\(\\<fork\\>\\)\\|\\(\\<always\\>\\([ 	]*@\\)?\\)\\|\\(\\<if\\>\\)\\|\\(\\<[a-zA-Z_][a-zA-Z_0-9.]*\\>\\s-*:\\s-*\\)?\\(\\(assert\\|assume\\|cover\\)\\>\\s-+\\<property\\>\\)\\|\\(assert\\)\\|\\(\\(\\<[a-zA-Z_][a-zA-Z_0-9.]*\\>\\s-*:\\s-*\\)?\\<assert\\>\\)\\|\\(\\<clocking\\>\\)\\|\\(\\<task\\>\\)\\|\\(\\<function\\>\\)\\|\\(\\<initial\\>\\)\\|\\(\\<interface\\>\\)\\|\\(\\<package\\>\\)\\|\\(\\<final\\>\\)\\|\\(@\\)\\|\\(\\<while\\>\\)\\|\\(\\<for\\(ever\\|each\\)?\\>\\)\\|\\(\\<repeat\\>\\)\\|\\(\\<wait\\>\\)\\|#"<br/><br/>  This variable may be risky if used as a file-local variable.<br/><br/>Documentation:<br/>Not documented as a variable.