set ucliGUI::state
set ucliGUI::state
ucliCore::getToolPID
synopsys::env hasTB
trigger_hier_stack_context_switch 0
synUtils::setDVEInitPhase 1
synopsys::dump -type VPD -file /mnt/vol_NFS_Zener/WD_ESPEC/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/Approximate_Adders/integracion_fisica/simu_logica_behav_multiplier/inter.vpd -locking
synopsys::dump -autoflush on -fid VPD0
set ::dve_fid VPD0
synUtils::setDVEInitPhase 0
ucliCore::getToolPID
synUtils::sendTool -active _icl_setToolSocket /tmp/smlnpzQrftQ
synUtils::sendTool -active {_icl_start_rpc -version "K-2015.09-SP2-3_Full64" -sync_file /tmp/vcs_dve_rpc.jsequeira.19506}
synUtils::sendTool -active {_icl_createSharedMemory /tmp/vcs_dve_general.jsequeira.19506}
config endofsim noexit
config onfail enable all
config syscaddplainmembers
config syscaddsourcenames
config syscaddstructtypes
synopsys::listing -disable
ucliGUI::getSignalValues -scope ACA_II_N16_Q4 -radix {hexadecimal hexadecimal hexadecimal hexadecimal hexadecimal hexadecimal hexadecimal hexadecimal hexadecimal hexadecimal } -list {{in1[15:0]} {in2[15:0]} {res[16:0]} {temp1[4:0]} {temp2[4:0]} {temp3[4:0]} {temp4[4:0]} {temp5[4:0]} {temp6[4:0]} {temp7[4:0]} }
if [catch {gui_sim_terminate}] {gui_sim_terminate -kill}
synopsys::finish
set ucliGUI::state
set ucliGUI::state
ucli_exit
