
---

# üöÄ VSD Workshop ‚Äî Week 0: Toolchain Setup  

This repository documents my **Week 0 journey** of the VSD RISC-V Workshop,  
where I successfully installed and tested the open-source EDA toolchain needed for the RTL ‚Üí GDSII flow.  

Each tool plays a unique role in digital design ‚Äî from RTL simulation to synthesis, layout, and circuit verification.  
Below you‚Äôll find installation steps, screenshots (proof of working), and quick notes for every tool.  

---

## üñ•Ô∏è System Requirements  

To set up the flow smoothly, ensure your system meets these minimum requirements:  

- **OS:** Ubuntu 22.04 (64-bit)  
- **RAM:** 4 GB 
- **Disk Space:** 50 GB 
- **Packages Required:** `git`, `make`, `gcc`, `g++`, `python3`, `tcl/tk`, `ncurses`  

Before starting, always run:  

```bash
sudo apt-get update
sudo apt-get upgrade
````

---

## üîß Yosys ‚Äî RTL Synthesis

**Role:** Converts Verilog RTL code into a synthesized gate-level netlist.
This is the first step in the RTL-to-GDS flow.

### üñ•Ô∏è Installation

```bash
sudo apt-get update
git clone https://github.com/YosysHQ/yosys.git
cd yosys
sudo apt install make
sudo apt-get install build-essential clang bison flex \
    libreadline-dev gawk tcl-dev libffi-dev git \
    graphviz xdot pkg-config python3 libboost-system-dev \
    libboost-python-dev libboost-filesystem-dev zlib1g-dev
make config-gcc
git submodule update --init --recursive
make
sudo make install
```

### ‚úÖ Proof of Working

![yosys](https://github.com/Harish7377/RISC-V_VSD_Concept-to-Silicon/blob/main/Week%200/yosys.png)

---

## ‚ö° Icarus Verilog ‚Äî Simulation Engine

**Role:** Compiles and simulates Verilog designs. Often used together with GTKWave for waveform analysis.

### üñ•Ô∏è Installation

```bash
sudo apt-get update
sudo apt-get install iverilog
```

### ‚úÖ Proof of Working

![iverilog](https://github.com/Harish7377/RISC-V_VSD_Concept-to-Silicon/blob/main/Week%200/iverilog.png)

---

## üìä GTKWave ‚Äî Waveform Viewer

**Role:** Visualizes simulation results (`.vcd` files) generated by simulators like Icarus Verilog.

### üñ•Ô∏è Installation

```bash
sudo apt-get update
sudo apt install gtkwave
```

### ‚úÖ Proof of Working

![gtkwave](https://github.com/Harish7377/RISC-V_VSD_Concept-to-Silicon/blob/main/Week%200/gtkwave.png)

---

## üî¨ Ngspice ‚Äî Circuit Simulation

**Role:** SPICE-based analog/digital mixed-signal simulator. Useful for transistor-level validation.

### üñ•Ô∏è Installation

```bash
sudo apt update
sudo apt install ngspice
```

### ‚úÖ Proof of Working

![ngspice](https://github.com/Harish7377/RISC-V_VSD_Concept-to-Silicon/blob/main/Week%200/ngspice.png)

---

## üèóÔ∏è Magic VLSI ‚Äî Layout Tool

**Role:** One of the oldest and most widely used open-source VLSI layout editors.
Supports DRC, extraction, and GDSII generation.

### üñ•Ô∏è Installation

```bash
# Dependencies
sudo apt-get install m4
sudo apt-get install tcsh
sudo apt-get install csh
sudo apt-get install libx11-dev
sudo apt-get install tcl-dev tk-dev
sudo apt-get install libcairo2-dev
sudo apt-get install mesa-common-dev libglu1-mesa-dev
sudo apt-get install libncurses-dev

# Clone Magic repo
git clone https://github.com/RTimothyEdwards/magic
cd magic

# Build and install
./configure
make
sudo make install
```

### ‚úÖ Proof of Working

![magic](https://github.com/Harish7377/RISC-V_VSD_Concept-to-Silicon/blob/main/Week%200/magic.png)

---

## üìå Summary

By the end of **Week 0**, I successfully installed and tested all required tools:

| Tool               | Purpose                | Screenshot                                                                                            |
| ------------------ | ---------------------- | ----------------------------------------------------------------------------------------------------- |
| **Yosys**          | RTL Synthesis          | ![yosys](https://github.com/Harish7377/RISC-V_VSD_Concept-to-Silicon/blob/main/Week%200/yosys.png)       |
| **Icarus Verilog** | RTL Simulation         | ![iverilog](https://github.com/Harish7377/RISC-V_VSD_Concept-to-Silicon/blob/main/Week%200/iverilog.png) |
| **GTKWave**        | Waveform Visualization | ![gtkwave](https://github.com/Harish7377/RISC-V_VSD_Concept-to-Silicon/blob/main/Week%200/gtkwave.png)   |
| **Ngspice**        | Circuit Simulation     | ![ngspice](https://github.com/Harish7377/RISC-V_VSD_Concept-to-Silicon/blob/main/Week%200/ngspice.png)   |
| **Magic**          | VLSI Layout & GDSII    | ![magic](https://github.com/Harish7377/RISC-V_VSD_Concept-to-Silicon/blob/main/Week%200/magic.png)       |

This forms the **complete open-source toolchain** for the RISC-V workshop, enabling me to move from **Verilog RTL ‚Üí Synthesized Netlist ‚Üí Simulation ‚Üí Layout ‚Üí GDS Export** üöÄ.

---

```
