<stg><name>ip_handler_rshiftWordByOctet<net_axis<512>, 512, 1></name>


<trans_list>

<trans id="58" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="577" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %ipDataFifo, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="577" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %ipDataFifo, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="577" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %ipDataFifo, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ipv4ShiftFifo, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ipv4ShiftFifo, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ipv4ShiftFifo, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="577" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %ipDataFifo, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %ipv4ShiftFifo, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:8 %specpipeline_ln1304 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_2

]]></Node>
<StgValue><ssdm name="specpipeline_ln1304"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1">
<![CDATA[
entry:9 %fsmState_1_load = load i1 %fsmState_1

]]></Node>
<StgValue><ssdm name="fsmState_1_load"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="512" op_0_bw="512">
<![CDATA[
entry:10 %p_Val2_s = load i512 %prevWord_data_V_1

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="64">
<![CDATA[
entry:11 %p_Val2_4 = load i64 %prevWord_keep_V_1

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:12 %br_ln1320 = br i1 %fsmState_1_load, void, void

]]></Node>
<StgValue><ssdm name="br_ln1320"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsmState_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
:0 %tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %ipv4ShiftFifo, i32 1

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsmState_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln1323 = br i1 %tmp_i, void %._crit_edge3.i, void

]]></Node>
<StgValue><ssdm name="br_ln1323"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsmState_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="1024" op_0_bw="1024" op_1_bw="1024" op_2_bw="0">
<![CDATA[
:0 %ipv4ShiftFifo_read = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %ipv4ShiftFifo

]]></Node>
<StgValue><ssdm name="ipv4ShiftFifo_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsmState_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="512" op_0_bw="1024">
<![CDATA[
:1 %currWord_data_V = trunc i1024 %ipv4ShiftFifo_read

]]></Node>
<StgValue><ssdm name="currWord_data_V"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsmState_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %currWord_keep_V = partselect i64 @_ssdm_op_PartSelect.i64.i1024.i32.i32, i1024 %ipv4ShiftFifo_read, i32 512, i32 575

]]></Node>
<StgValue><ssdm name="currWord_keep_V"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsmState_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
:3 %currWord_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %ipv4ShiftFifo_read, i32 576

]]></Node>
<StgValue><ssdm name="currWord_last_V"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsmState_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1">
<![CDATA[
:4 %rs_firstWord_1_load = load i1 %rs_firstWord_1

]]></Node>
<StgValue><ssdm name="rs_firstWord_1_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsmState_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln1327 = br i1 %rs_firstWord_1_load, void, void %._crit_edge4.i

]]></Node>
<StgValue><ssdm name="br_ln1327"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsmState_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="rs_firstWord_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="112" op_0_bw="1024">
<![CDATA[
:1 %trunc_ln674 = trunc i1024 %ipv4ShiftFifo_read

]]></Node>
<StgValue><ssdm name="trunc_ln674"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsmState_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="rs_firstWord_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="14" op_0_bw="14" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %p_Result_9_i = partselect i14 @_ssdm_op_PartSelect.i14.i1024.i32.i32, i1024 %ipv4ShiftFifo_read, i32 512, i32 525

]]></Node>
<StgValue><ssdm name="p_Result_9_i"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsmState_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="rs_firstWord_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="50" op_0_bw="50" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4 %p_Result_10_i = partselect i50 @_ssdm_op_PartSelect.i50.i1024.i32.i32, i1024 %ipv4ShiftFifo_read, i32 526, i32 575

]]></Node>
<StgValue><ssdm name="p_Result_10_i"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsmState_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="rs_firstWord_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="50" op_1_bw="50">
<![CDATA[
:5 %sendWord_last_V = icmp_eq  i50 %p_Result_10_i, i50 0

]]></Node>
<StgValue><ssdm name="sendWord_last_V"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsmState_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="rs_firstWord_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
:8 %br_ln1346 = br void %._crit_edge4.i

]]></Node>
<StgValue><ssdm name="br_ln1346"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsmState_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge4.i:0 %sendWord_last_V_2 = phi i1 %sendWord_last_V, void, i1 0, void

]]></Node>
<StgValue><ssdm name="sendWord_last_V_2"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsmState_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
._crit_edge4.i:1 %store_ln1348 = store i512 %currWord_data_V, i512 %prevWord_data_V_1

]]></Node>
<StgValue><ssdm name="store_ln1348"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsmState_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
._crit_edge4.i:2 %store_ln1348 = store i64 %currWord_keep_V, i64 %prevWord_keep_V_1

]]></Node>
<StgValue><ssdm name="store_ln1348"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsmState_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge4.i:3 %br_ln1350 = br i1 %currWord_last_V, void %mergeST.i, void

]]></Node>
<StgValue><ssdm name="br_ln1350"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsmState_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="currWord_last_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %br_ln1354 = br i1 %sendWord_last_V_2, void, void %._crit_edge6.i

]]></Node>
<StgValue><ssdm name="br_ln1354"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsmState_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="currWord_last_V" val="1"/>
<literal name="sendWord_last_V_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
:0 %store_ln1356 = store i1 1, i1 %fsmState_1

]]></Node>
<StgValue><ssdm name="store_ln1356"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsmState_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="currWord_last_V" val="1"/>
<literal name="sendWord_last_V_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln1357 = br void %._crit_edge6.i

]]></Node>
<StgValue><ssdm name="br_ln1357"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsmState_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="currWord_last_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge6.i:0 %br_ln1358 = br void %mergeST.i

]]></Node>
<StgValue><ssdm name="br_ln1358"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsmState_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
mergeST.i:0 %rs_firstWord_1_new_0_i = phi i1 1, void %._crit_edge6.i, i1 0, void %._crit_edge4.i

]]></Node>
<StgValue><ssdm name="rs_firstWord_1_new_0_i"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsmState_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
mergeST.i:1 %store_ln1349 = store i1 %rs_firstWord_1_new_0_i, i1 %rs_firstWord_1

]]></Node>
<StgValue><ssdm name="store_ln1349"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsmState_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
mergeST.i:2 %br_ln1360 = br void %._crit_edge3.i

]]></Node>
<StgValue><ssdm name="br_ln1360"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsmState_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge3.i:0 %br_ln1361 = br void %ip_handler_rshiftWordByOctet<net_axis<512>, 512, 1>.exit

]]></Node>
<StgValue><ssdm name="br_ln1361"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsmState_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
:4 %store_ln1372 = store i1 0, i1 %fsmState_1

]]></Node>
<StgValue><ssdm name="store_ln1372"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsmState_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="rs_firstWord_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="400" op_0_bw="400" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %p_Result_i = partselect i400 @_ssdm_op_PartSelect.i400.i512.i32.i32, i512 %p_Val2_s, i32 112, i32 511

]]></Node>
<StgValue><ssdm name="p_Result_i"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsmState_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="rs_firstWord_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="50" op_0_bw="50" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %p_Result_8_i = partselect i50 @_ssdm_op_PartSelect.i50.i64.i32.i32, i64 %p_Val2_4, i32 14, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_8_i"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsmState_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="rs_firstWord_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="577" op_0_bw="577" op_1_bw="1" op_2_bw="14" op_3_bw="50" op_4_bw="112" op_5_bw="400">
<![CDATA[
:6 %p_1 = bitconcatenate i577 @_ssdm_op_BitConcatenate.i577.i1.i14.i50.i112.i400, i1 %sendWord_last_V, i14 %p_Result_9_i, i50 %p_Result_8_i, i112 %trunc_ln674, i400 %p_Result_i

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsmState_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="rs_firstWord_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="577" op_2_bw="577">
<![CDATA[
:7 %write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i577P0A, i577 %ipDataFifo, i577 %p_1

]]></Node>
<StgValue><ssdm name="write_ln173"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsmState_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="400" op_0_bw="400" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %p_Result_i_58 = partselect i400 @_ssdm_op_PartSelect.i400.i512.i32.i32, i512 %p_Val2_s, i32 112, i32 511

]]></Node>
<StgValue><ssdm name="p_Result_i_58"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsmState_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="50" op_0_bw="50" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1 %p_Result_6_i = partselect i50 @_ssdm_op_PartSelect.i50.i64.i32.i32, i64 %p_Val2_4, i32 14, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_6_i"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsmState_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="577" op_0_bw="577" op_1_bw="15" op_2_bw="50" op_3_bw="112" op_4_bw="400">
<![CDATA[
:2 %p_s = bitconcatenate i577 @_ssdm_op_BitConcatenate.i577.i15.i50.i112.i400, i15 16384, i50 %p_Result_6_i, i112 0, i400 %p_Result_i_58

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsmState_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="577" op_2_bw="577">
<![CDATA[
:3 %write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i577P0A, i577 %ipDataFifo, i577 %p_s

]]></Node>
<StgValue><ssdm name="write_ln173"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="fsmState_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
:5 %br_ln1373 = br void %ip_handler_rshiftWordByOctet<net_axis<512>, 512, 1>.exit

]]></Node>
<StgValue><ssdm name="br_ln1373"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0">
<![CDATA[
ip_handler_rshiftWordByOctet<net_axis<512>, 512, 1>.exit:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
