#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000001026ed0 .scope module, "pc6_tb" "pc6_tb" 2 2;
 .timescale 0 0;
v00000000010753f0_0 .var "clk", 0 0;
v0000000001075e90_0 .net "q", 5 0, L_0000000001074b30;  1 drivers
v0000000001075990_0 .var "reset", 0 0;
S_0000000001027060 .scope module, "rrrr" "pc6" 2 6, 3 2 0, S_0000000001026ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 6 "q";
v0000000001075c10_0 .net "clk", 0 0, v00000000010753f0_0;  1 drivers
v0000000001074c70_0 .net "q", 5 0, L_0000000001074b30;  alias, 1 drivers
v0000000001075670_0 .net "reset", 0 0, v0000000001075990_0;  1 drivers
L_0000000001076570 .part L_0000000001074b30, 0, 1;
L_00000000010762f0 .part L_0000000001074b30, 1, 1;
L_00000000010752b0 .part L_0000000001074b30, 2, 1;
L_0000000001074d10 .part L_0000000001074b30, 3, 1;
L_0000000001074a90 .part L_0000000001074b30, 4, 1;
LS_0000000001074b30_0_0 .concat8 [ 1 1 1 1], v000000000101c410_0, v000000000101c690_0, v000000000101c550_0, v000000000101ce10_0;
LS_0000000001074b30_0_4 .concat8 [ 1 1 0 0], v0000000001074bd0_0, v00000000010761b0_0;
L_0000000001074b30 .concat8 [ 4 2 0 0], LS_0000000001074b30_0_0, LS_0000000001074b30_0_4;
S_0000000001025640 .scope module, "tff0" "tff1" 3 6, 4 1 0, S_0000000001027060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "t";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "q";
v000000000101d130_0 .net "clk", 0 0, v00000000010753f0_0;  alias, 1 drivers
v000000000101c410_0 .var "q", 0 0;
v000000000101c4b0_0 .net "reset", 0 0, v0000000001075990_0;  alias, 1 drivers
L_000000000107e888 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000000000101c870_0 .net "t", 0 0, L_000000000107e888;  1 drivers
E_000000000101bd30/0 .event negedge, v000000000101d130_0;
E_000000000101bd30/1 .event posedge, v000000000101c4b0_0;
E_000000000101bd30 .event/or E_000000000101bd30/0, E_000000000101bd30/1;
S_00000000010257d0 .scope module, "tff111" "tff1" 3 7, 4 1 0, S_0000000001027060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "t";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "q";
v000000000101d1d0_0 .net "clk", 0 0, L_0000000001076570;  1 drivers
v000000000101c690_0 .var "q", 0 0;
v000000000101cb90_0 .net "reset", 0 0, v0000000001075990_0;  alias, 1 drivers
L_000000000107e8d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000000000101cf50_0 .net "t", 0 0, L_000000000107e8d0;  1 drivers
E_000000000101b470/0 .event negedge, v000000000101d1d0_0;
E_000000000101b470/1 .event posedge, v000000000101c4b0_0;
E_000000000101b470 .event/or E_000000000101b470/0, E_000000000101b470/1;
S_00000000010239a0 .scope module, "tff2" "tff1" 3 8, 4 1 0, S_0000000001027060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "t";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "q";
v000000000101cff0_0 .net "clk", 0 0, L_00000000010762f0;  1 drivers
v000000000101c550_0 .var "q", 0 0;
v000000000101cd70_0 .net "reset", 0 0, v0000000001075990_0;  alias, 1 drivers
L_000000000107e918 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000000000101c5f0_0 .net "t", 0 0, L_000000000107e918;  1 drivers
E_000000000101b2b0/0 .event negedge, v000000000101cff0_0;
E_000000000101b2b0/1 .event posedge, v000000000101c4b0_0;
E_000000000101b2b0 .event/or E_000000000101b2b0/0, E_000000000101b2b0/1;
S_0000000001023b30 .scope module, "tff3" "tff1" 3 9, 4 1 0, S_0000000001027060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "t";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "q";
v000000000101c730_0 .net "clk", 0 0, L_00000000010752b0;  1 drivers
v000000000101ce10_0 .var "q", 0 0;
v000000000101c7d0_0 .net "reset", 0 0, v0000000001075990_0;  alias, 1 drivers
L_000000000107e960 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000000000101ceb0_0 .net "t", 0 0, L_000000000107e960;  1 drivers
E_000000000101b8f0/0 .event negedge, v000000000101c730_0;
E_000000000101b8f0/1 .event posedge, v000000000101c4b0_0;
E_000000000101b8f0 .event/or E_000000000101b8f0/0, E_000000000101b8f0/1;
S_0000000001023cc0 .scope module, "tff4" "tff1" 3 10, 4 1 0, S_0000000001027060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "t";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "q";
v0000000001074db0_0 .net "clk", 0 0, L_0000000001074d10;  1 drivers
v0000000001074bd0_0 .var "q", 0 0;
v0000000001075030_0 .net "reset", 0 0, v0000000001075990_0;  alias, 1 drivers
L_000000000107e9a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000001076250_0 .net "t", 0 0, L_000000000107e9a8;  1 drivers
E_000000000101be30/0 .event negedge, v0000000001074db0_0;
E_000000000101be30/1 .event posedge, v000000000101c4b0_0;
E_000000000101be30 .event/or E_000000000101be30/0, E_000000000101be30/1;
S_0000000001023e50 .scope module, "tff5" "tff1" 3 11, 4 1 0, S_0000000001027060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "t";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "q";
v0000000001075ad0_0 .net "clk", 0 0, L_0000000001074a90;  1 drivers
v00000000010761b0_0 .var "q", 0 0;
v0000000001075b70_0 .net "reset", 0 0, v0000000001075990_0;  alias, 1 drivers
L_000000000107e9f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000001076070_0 .net "t", 0 0, L_000000000107e9f0;  1 drivers
E_000000000101bbb0/0 .event negedge, v0000000001075ad0_0;
E_000000000101bbb0/1 .event posedge, v000000000101c4b0_0;
E_000000000101bbb0 .event/or E_000000000101bbb0/0, E_000000000101bbb0/1;
    .scope S_0000000001025640;
T_0 ;
    %wait E_000000000101bd30;
    %load/vec4 v000000000101c4b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000101c410_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000000000101c870_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v000000000101c410_0;
    %store/vec4 v000000000101c410_0, 0, 1;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000000000101c410_0;
    %inv;
    %store/vec4 v000000000101c410_0, 0, 1;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000000010257d0;
T_1 ;
    %wait E_000000000101b470;
    %load/vec4 v000000000101cb90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000101c690_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000000000101cf50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v000000000101c690_0;
    %store/vec4 v000000000101c690_0, 0, 1;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v000000000101c690_0;
    %inv;
    %store/vec4 v000000000101c690_0, 0, 1;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000000010239a0;
T_2 ;
    %wait E_000000000101b2b0;
    %load/vec4 v000000000101cd70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000101c550_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000000000101c5f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v000000000101c550_0;
    %store/vec4 v000000000101c550_0, 0, 1;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000000000101c550_0;
    %inv;
    %store/vec4 v000000000101c550_0, 0, 1;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000000001023b30;
T_3 ;
    %wait E_000000000101b8f0;
    %load/vec4 v000000000101c7d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000101ce10_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000000000101ceb0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v000000000101ce10_0;
    %store/vec4 v000000000101ce10_0, 0, 1;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v000000000101ce10_0;
    %inv;
    %store/vec4 v000000000101ce10_0, 0, 1;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000000001023cc0;
T_4 ;
    %wait E_000000000101be30;
    %load/vec4 v0000000001075030_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001074bd0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000000001076250_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0000000001074bd0_0;
    %store/vec4 v0000000001074bd0_0, 0, 1;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0000000001074bd0_0;
    %inv;
    %store/vec4 v0000000001074bd0_0, 0, 1;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000000001023e50;
T_5 ;
    %wait E_000000000101bbb0;
    %load/vec4 v0000000001075b70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010761b0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000000001076070_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v00000000010761b0_0;
    %store/vec4 v00000000010761b0_0, 0, 1;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v00000000010761b0_0;
    %inv;
    %store/vec4 v00000000010761b0_0, 0, 1;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000001026ed0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010753f0_0, 0, 1;
T_6.0 ;
    %delay 1, 0;
    %load/vec4 v00000000010753f0_0;
    %inv;
    %store/vec4 v00000000010753f0_0, 0, 1;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_0000000001026ed0;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001075990_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001075990_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001075990_0, 0, 1;
    %delay 20, 0;
    %vpi_call 2 16 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0000000001026ed0;
T_8 ;
    %vpi_call 2 20 "$monitor", $time, "clk=%d,reset=%d,q=%d", v00000000010753f0_0, v0000000001075990_0, v0000000001075e90_0 {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "pc6_tb.v";
    "./pc6.v";
    "./tff1.v";
