// Seed: 1672339640
module module_0 (
    input tri0 id_0,
    input tri1 id_1,
    input supply1 id_2,
    output wor id_3,
    input tri id_4,
    output tri id_5,
    output wire id_6,
    input supply0 id_7,
    input tri1 id_8,
    input uwire id_9,
    input wand id_10,
    input supply1 id_11,
    output wire id_12,
    output wand id_13
);
  assign id_3 = id_10;
  final id_12 = id_8 == 1;
endmodule
module module_1 (
    input tri0 id_0,
    input tri id_1,
    input wand id_2,
    output wor id_3,
    input tri id_4,
    input wand id_5,
    input tri0 id_6,
    output tri1 id_7,
    input supply0 id_8,
    output tri0 id_9
);
  wire id_11;
  wire id_12;
  id_13(
      1'b0, id_0
  );
  tri1 id_14 = 1;
  module_0(
      id_8, id_4, id_6, id_9, id_5, id_9, id_7, id_5, id_4, id_2, id_5, id_2, id_9, id_3
  );
endmodule
