<stg><name>pool_write</name>


<trans_list>

<trans id="329" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="2" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="8" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></Node>
<StgValue><ssdm name="br_ln179"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i10 [ 0, %0 ], [ %add_ln179, %hls_label_5_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:1  %col_0 = phi i6 [ 0, %0 ], [ %select_ln189_1, %hls_label_5_end ]

]]></Node>
<StgValue><ssdm name="col_0"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:2  %ti_0 = phi i5 [ 0, %0 ], [ %ti, %hls_label_5_end ]

]]></Node>
<StgValue><ssdm name="ti_0"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %col = add i6 %col_0, 1

]]></Node>
<StgValue><ssdm name="col"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4  %icmp_ln179 = icmp eq i10 %indvar_flatten, -128

]]></Node>
<StgValue><ssdm name="icmp_ln179"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln179 = add i10 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln179"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln179, label %2, label %hls_label_5_begin

]]></Node>
<StgValue><ssdm name="br_ln179"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_5_begin:1  %icmp_ln184 = icmp eq i5 %ti_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln184"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_5_begin:2  %select_ln189 = select i1 %icmp_ln184, i5 0, i5 %ti_0

]]></Node>
<StgValue><ssdm name="select_ln189"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_5_begin:3  %select_ln189_1 = select i1 %icmp_ln184, i6 %col, i6 %col_0

]]></Node>
<StgValue><ssdm name="select_ln189_1"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="6">
<![CDATA[
hls_label_5_begin:4  %zext_ln189 = zext i6 %select_ln189_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln189"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_5_begin:5  %add_ln189 = add i6 2, %col_0

]]></Node>
<StgValue><ssdm name="add_ln189"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_5_begin:6  %select_ln189_2 = select i1 %icmp_ln184, i6 %add_ln189, i6 %col

]]></Node>
<StgValue><ssdm name="select_ln189_2"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="6">
<![CDATA[
hls_label_5_begin:7  %zext_ln189_1 = zext i6 %select_ln189_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln189_1"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_5_begin:8  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="4" op_0_bw="5">
<![CDATA[
hls_label_5_begin:10  %trunc_ln189 = trunc i5 %select_ln189 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln189"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5_begin:11  %ifm_buff0_0_addr = getelementptr [58 x float]* %ifm_buff0_0, i64 0, i64 %zext_ln189

]]></Node>
<StgValue><ssdm name="ifm_buff0_0_addr"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:12  %ifm_buff0_0_load = load float* %ifm_buff0_0_addr, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_0_load"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5_begin:13  %ifm_buff0_1_addr = getelementptr [58 x float]* %ifm_buff0_1, i64 0, i64 %zext_ln189

]]></Node>
<StgValue><ssdm name="ifm_buff0_1_addr"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:14  %ifm_buff0_1_load = load float* %ifm_buff0_1_addr, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_1_load"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5_begin:15  %ifm_buff0_2_addr = getelementptr [58 x float]* %ifm_buff0_2, i64 0, i64 %zext_ln189

]]></Node>
<StgValue><ssdm name="ifm_buff0_2_addr"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:16  %ifm_buff0_2_load = load float* %ifm_buff0_2_addr, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_2_load"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5_begin:17  %ifm_buff0_3_addr = getelementptr [58 x float]* %ifm_buff0_3, i64 0, i64 %zext_ln189

]]></Node>
<StgValue><ssdm name="ifm_buff0_3_addr"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:18  %ifm_buff0_3_load = load float* %ifm_buff0_3_addr, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_3_load"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5_begin:19  %ifm_buff0_4_addr = getelementptr [58 x float]* %ifm_buff0_4, i64 0, i64 %zext_ln189

]]></Node>
<StgValue><ssdm name="ifm_buff0_4_addr"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:20  %ifm_buff0_4_load = load float* %ifm_buff0_4_addr, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_4_load"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5_begin:21  %ifm_buff0_5_addr = getelementptr [58 x float]* %ifm_buff0_5, i64 0, i64 %zext_ln189

]]></Node>
<StgValue><ssdm name="ifm_buff0_5_addr"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:22  %ifm_buff0_5_load = load float* %ifm_buff0_5_addr, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_5_load"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5_begin:23  %ifm_buff0_6_addr = getelementptr [58 x float]* %ifm_buff0_6, i64 0, i64 %zext_ln189

]]></Node>
<StgValue><ssdm name="ifm_buff0_6_addr"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:24  %ifm_buff0_6_load = load float* %ifm_buff0_6_addr, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_6_load"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5_begin:25  %ifm_buff0_7_addr = getelementptr [58 x float]* %ifm_buff0_7, i64 0, i64 %zext_ln189

]]></Node>
<StgValue><ssdm name="ifm_buff0_7_addr"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:26  %ifm_buff0_7_load = load float* %ifm_buff0_7_addr, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_7_load"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5_begin:27  %ifm_buff0_8_addr = getelementptr [58 x float]* %ifm_buff0_8, i64 0, i64 %zext_ln189

]]></Node>
<StgValue><ssdm name="ifm_buff0_8_addr"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:28  %ifm_buff0_8_load = load float* %ifm_buff0_8_addr, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_8_load"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5_begin:29  %ifm_buff0_9_addr = getelementptr [58 x float]* %ifm_buff0_9, i64 0, i64 %zext_ln189

]]></Node>
<StgValue><ssdm name="ifm_buff0_9_addr"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:30  %ifm_buff0_9_load = load float* %ifm_buff0_9_addr, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_9_load"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5_begin:31  %ifm_buff0_10_addr = getelementptr [58 x float]* %ifm_buff0_10, i64 0, i64 %zext_ln189

]]></Node>
<StgValue><ssdm name="ifm_buff0_10_addr"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:32  %ifm_buff0_10_load = load float* %ifm_buff0_10_addr, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_10_load"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5_begin:33  %ifm_buff0_11_addr = getelementptr [58 x float]* %ifm_buff0_11, i64 0, i64 %zext_ln189

]]></Node>
<StgValue><ssdm name="ifm_buff0_11_addr"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:34  %ifm_buff0_11_load = load float* %ifm_buff0_11_addr, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_11_load"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5_begin:35  %ifm_buff0_12_addr = getelementptr [58 x float]* %ifm_buff0_12, i64 0, i64 %zext_ln189

]]></Node>
<StgValue><ssdm name="ifm_buff0_12_addr"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:36  %ifm_buff0_12_load = load float* %ifm_buff0_12_addr, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_12_load"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5_begin:37  %ifm_buff0_13_addr = getelementptr [58 x float]* %ifm_buff0_13, i64 0, i64 %zext_ln189

]]></Node>
<StgValue><ssdm name="ifm_buff0_13_addr"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:38  %ifm_buff0_13_load = load float* %ifm_buff0_13_addr, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_13_load"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5_begin:39  %ifm_buff0_14_addr = getelementptr [58 x float]* %ifm_buff0_14, i64 0, i64 %zext_ln189

]]></Node>
<StgValue><ssdm name="ifm_buff0_14_addr"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:40  %ifm_buff0_14_load = load float* %ifm_buff0_14_addr, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_14_load"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5_begin:41  %ifm_buff0_15_addr = getelementptr [58 x float]* %ifm_buff0_15, i64 0, i64 %zext_ln189

]]></Node>
<StgValue><ssdm name="ifm_buff0_15_addr"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:42  %ifm_buff0_15_load = load float* %ifm_buff0_15_addr, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_15_load"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5_begin:44  %ifm_buff0_0_addr_1 = getelementptr [58 x float]* %ifm_buff0_0, i64 0, i64 %zext_ln189_1

]]></Node>
<StgValue><ssdm name="ifm_buff0_0_addr_1"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:45  %ifm_buff0_0_load_1 = load float* %ifm_buff0_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_0_load_1"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5_begin:46  %ifm_buff0_1_addr_1 = getelementptr [58 x float]* %ifm_buff0_1, i64 0, i64 %zext_ln189_1

]]></Node>
<StgValue><ssdm name="ifm_buff0_1_addr_1"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:47  %ifm_buff0_1_load_1 = load float* %ifm_buff0_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_1_load_1"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5_begin:48  %ifm_buff0_2_addr_1 = getelementptr [58 x float]* %ifm_buff0_2, i64 0, i64 %zext_ln189_1

]]></Node>
<StgValue><ssdm name="ifm_buff0_2_addr_1"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:49  %ifm_buff0_2_load_1 = load float* %ifm_buff0_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_2_load_1"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5_begin:50  %ifm_buff0_3_addr_1 = getelementptr [58 x float]* %ifm_buff0_3, i64 0, i64 %zext_ln189_1

]]></Node>
<StgValue><ssdm name="ifm_buff0_3_addr_1"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:51  %ifm_buff0_3_load_1 = load float* %ifm_buff0_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_3_load_1"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5_begin:52  %ifm_buff0_4_addr_1 = getelementptr [58 x float]* %ifm_buff0_4, i64 0, i64 %zext_ln189_1

]]></Node>
<StgValue><ssdm name="ifm_buff0_4_addr_1"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:53  %ifm_buff0_4_load_1 = load float* %ifm_buff0_4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_4_load_1"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5_begin:54  %ifm_buff0_5_addr_1 = getelementptr [58 x float]* %ifm_buff0_5, i64 0, i64 %zext_ln189_1

]]></Node>
<StgValue><ssdm name="ifm_buff0_5_addr_1"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:55  %ifm_buff0_5_load_1 = load float* %ifm_buff0_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_5_load_1"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5_begin:56  %ifm_buff0_6_addr_1 = getelementptr [58 x float]* %ifm_buff0_6, i64 0, i64 %zext_ln189_1

]]></Node>
<StgValue><ssdm name="ifm_buff0_6_addr_1"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:57  %ifm_buff0_6_load_1 = load float* %ifm_buff0_6_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_6_load_1"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5_begin:58  %ifm_buff0_7_addr_1 = getelementptr [58 x float]* %ifm_buff0_7, i64 0, i64 %zext_ln189_1

]]></Node>
<StgValue><ssdm name="ifm_buff0_7_addr_1"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:59  %ifm_buff0_7_load_1 = load float* %ifm_buff0_7_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_7_load_1"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5_begin:60  %ifm_buff0_8_addr_1 = getelementptr [58 x float]* %ifm_buff0_8, i64 0, i64 %zext_ln189_1

]]></Node>
<StgValue><ssdm name="ifm_buff0_8_addr_1"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:61  %ifm_buff0_8_load_1 = load float* %ifm_buff0_8_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_8_load_1"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5_begin:62  %ifm_buff0_9_addr_1 = getelementptr [58 x float]* %ifm_buff0_9, i64 0, i64 %zext_ln189_1

]]></Node>
<StgValue><ssdm name="ifm_buff0_9_addr_1"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:63  %ifm_buff0_9_load_1 = load float* %ifm_buff0_9_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_9_load_1"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5_begin:64  %ifm_buff0_10_addr_1 = getelementptr [58 x float]* %ifm_buff0_10, i64 0, i64 %zext_ln189_1

]]></Node>
<StgValue><ssdm name="ifm_buff0_10_addr_1"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:65  %ifm_buff0_10_load_1 = load float* %ifm_buff0_10_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_10_load_1"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5_begin:66  %ifm_buff0_11_addr_1 = getelementptr [58 x float]* %ifm_buff0_11, i64 0, i64 %zext_ln189_1

]]></Node>
<StgValue><ssdm name="ifm_buff0_11_addr_1"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:67  %ifm_buff0_11_load_1 = load float* %ifm_buff0_11_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_11_load_1"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5_begin:68  %ifm_buff0_12_addr_1 = getelementptr [58 x float]* %ifm_buff0_12, i64 0, i64 %zext_ln189_1

]]></Node>
<StgValue><ssdm name="ifm_buff0_12_addr_1"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:69  %ifm_buff0_12_load_1 = load float* %ifm_buff0_12_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_12_load_1"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5_begin:70  %ifm_buff0_13_addr_1 = getelementptr [58 x float]* %ifm_buff0_13, i64 0, i64 %zext_ln189_1

]]></Node>
<StgValue><ssdm name="ifm_buff0_13_addr_1"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:71  %ifm_buff0_13_load_1 = load float* %ifm_buff0_13_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_13_load_1"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5_begin:72  %ifm_buff0_14_addr_1 = getelementptr [58 x float]* %ifm_buff0_14, i64 0, i64 %zext_ln189_1

]]></Node>
<StgValue><ssdm name="ifm_buff0_14_addr_1"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:73  %ifm_buff0_14_load_1 = load float* %ifm_buff0_14_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_14_load_1"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5_begin:74  %ifm_buff0_15_addr_1 = getelementptr [58 x float]* %ifm_buff0_15, i64 0, i64 %zext_ln189_1

]]></Node>
<StgValue><ssdm name="ifm_buff0_15_addr_1"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:75  %ifm_buff0_15_load_1 = load float* %ifm_buff0_15_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_15_load_1"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5_begin:93  %ifm_buff1_0_addr = getelementptr [58 x float]* %ifm_buff1_0, i64 0, i64 %zext_ln189

]]></Node>
<StgValue><ssdm name="ifm_buff1_0_addr"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:94  %ifm_buff1_0_load = load float* %ifm_buff1_0_addr, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_0_load"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5_begin:95  %ifm_buff1_1_addr = getelementptr [58 x float]* %ifm_buff1_1, i64 0, i64 %zext_ln189

]]></Node>
<StgValue><ssdm name="ifm_buff1_1_addr"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:96  %ifm_buff1_1_load = load float* %ifm_buff1_1_addr, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_1_load"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5_begin:97  %ifm_buff1_2_addr = getelementptr [58 x float]* %ifm_buff1_2, i64 0, i64 %zext_ln189

]]></Node>
<StgValue><ssdm name="ifm_buff1_2_addr"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:98  %ifm_buff1_2_load = load float* %ifm_buff1_2_addr, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_2_load"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5_begin:99  %ifm_buff1_3_addr = getelementptr [58 x float]* %ifm_buff1_3, i64 0, i64 %zext_ln189

]]></Node>
<StgValue><ssdm name="ifm_buff1_3_addr"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:100  %ifm_buff1_3_load = load float* %ifm_buff1_3_addr, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_3_load"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5_begin:101  %ifm_buff1_4_addr = getelementptr [58 x float]* %ifm_buff1_4, i64 0, i64 %zext_ln189

]]></Node>
<StgValue><ssdm name="ifm_buff1_4_addr"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:102  %ifm_buff1_4_load = load float* %ifm_buff1_4_addr, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_4_load"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5_begin:103  %ifm_buff1_5_addr = getelementptr [58 x float]* %ifm_buff1_5, i64 0, i64 %zext_ln189

]]></Node>
<StgValue><ssdm name="ifm_buff1_5_addr"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:104  %ifm_buff1_5_load = load float* %ifm_buff1_5_addr, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_5_load"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5_begin:105  %ifm_buff1_6_addr = getelementptr [58 x float]* %ifm_buff1_6, i64 0, i64 %zext_ln189

]]></Node>
<StgValue><ssdm name="ifm_buff1_6_addr"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:106  %ifm_buff1_6_load = load float* %ifm_buff1_6_addr, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_6_load"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5_begin:107  %ifm_buff1_7_addr = getelementptr [58 x float]* %ifm_buff1_7, i64 0, i64 %zext_ln189

]]></Node>
<StgValue><ssdm name="ifm_buff1_7_addr"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:108  %ifm_buff1_7_load = load float* %ifm_buff1_7_addr, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_7_load"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5_begin:109  %ifm_buff1_8_addr = getelementptr [58 x float]* %ifm_buff1_8, i64 0, i64 %zext_ln189

]]></Node>
<StgValue><ssdm name="ifm_buff1_8_addr"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:110  %ifm_buff1_8_load = load float* %ifm_buff1_8_addr, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_8_load"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5_begin:111  %ifm_buff1_9_addr = getelementptr [58 x float]* %ifm_buff1_9, i64 0, i64 %zext_ln189

]]></Node>
<StgValue><ssdm name="ifm_buff1_9_addr"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:112  %ifm_buff1_9_load = load float* %ifm_buff1_9_addr, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_9_load"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5_begin:113  %ifm_buff1_10_addr = getelementptr [58 x float]* %ifm_buff1_10, i64 0, i64 %zext_ln189

]]></Node>
<StgValue><ssdm name="ifm_buff1_10_addr"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:114  %ifm_buff1_10_load = load float* %ifm_buff1_10_addr, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_10_load"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5_begin:115  %ifm_buff1_11_addr = getelementptr [58 x float]* %ifm_buff1_11, i64 0, i64 %zext_ln189

]]></Node>
<StgValue><ssdm name="ifm_buff1_11_addr"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:116  %ifm_buff1_11_load = load float* %ifm_buff1_11_addr, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_11_load"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5_begin:117  %ifm_buff1_12_addr = getelementptr [58 x float]* %ifm_buff1_12, i64 0, i64 %zext_ln189

]]></Node>
<StgValue><ssdm name="ifm_buff1_12_addr"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:118  %ifm_buff1_12_load = load float* %ifm_buff1_12_addr, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_12_load"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5_begin:119  %ifm_buff1_13_addr = getelementptr [58 x float]* %ifm_buff1_13, i64 0, i64 %zext_ln189

]]></Node>
<StgValue><ssdm name="ifm_buff1_13_addr"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:120  %ifm_buff1_13_load = load float* %ifm_buff1_13_addr, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_13_load"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5_begin:121  %ifm_buff1_14_addr = getelementptr [58 x float]* %ifm_buff1_14, i64 0, i64 %zext_ln189

]]></Node>
<StgValue><ssdm name="ifm_buff1_14_addr"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:122  %ifm_buff1_14_load = load float* %ifm_buff1_14_addr, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_14_load"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5_begin:123  %ifm_buff1_15_addr = getelementptr [58 x float]* %ifm_buff1_15, i64 0, i64 %zext_ln189

]]></Node>
<StgValue><ssdm name="ifm_buff1_15_addr"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:124  %ifm_buff1_15_load = load float* %ifm_buff1_15_addr, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_15_load"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5_begin:126  %ifm_buff1_0_addr_1 = getelementptr [58 x float]* %ifm_buff1_0, i64 0, i64 %zext_ln189_1

]]></Node>
<StgValue><ssdm name="ifm_buff1_0_addr_1"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:127  %ifm_buff1_0_load_1 = load float* %ifm_buff1_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_0_load_1"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5_begin:128  %ifm_buff1_1_addr_1 = getelementptr [58 x float]* %ifm_buff1_1, i64 0, i64 %zext_ln189_1

]]></Node>
<StgValue><ssdm name="ifm_buff1_1_addr_1"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:129  %ifm_buff1_1_load_1 = load float* %ifm_buff1_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_1_load_1"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5_begin:130  %ifm_buff1_2_addr_1 = getelementptr [58 x float]* %ifm_buff1_2, i64 0, i64 %zext_ln189_1

]]></Node>
<StgValue><ssdm name="ifm_buff1_2_addr_1"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:131  %ifm_buff1_2_load_1 = load float* %ifm_buff1_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_2_load_1"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5_begin:132  %ifm_buff1_3_addr_1 = getelementptr [58 x float]* %ifm_buff1_3, i64 0, i64 %zext_ln189_1

]]></Node>
<StgValue><ssdm name="ifm_buff1_3_addr_1"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:133  %ifm_buff1_3_load_1 = load float* %ifm_buff1_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_3_load_1"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5_begin:134  %ifm_buff1_4_addr_1 = getelementptr [58 x float]* %ifm_buff1_4, i64 0, i64 %zext_ln189_1

]]></Node>
<StgValue><ssdm name="ifm_buff1_4_addr_1"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:135  %ifm_buff1_4_load_1 = load float* %ifm_buff1_4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_4_load_1"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5_begin:136  %ifm_buff1_5_addr_1 = getelementptr [58 x float]* %ifm_buff1_5, i64 0, i64 %zext_ln189_1

]]></Node>
<StgValue><ssdm name="ifm_buff1_5_addr_1"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:137  %ifm_buff1_5_load_1 = load float* %ifm_buff1_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_5_load_1"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5_begin:138  %ifm_buff1_6_addr_1 = getelementptr [58 x float]* %ifm_buff1_6, i64 0, i64 %zext_ln189_1

]]></Node>
<StgValue><ssdm name="ifm_buff1_6_addr_1"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:139  %ifm_buff1_6_load_1 = load float* %ifm_buff1_6_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_6_load_1"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5_begin:140  %ifm_buff1_7_addr_1 = getelementptr [58 x float]* %ifm_buff1_7, i64 0, i64 %zext_ln189_1

]]></Node>
<StgValue><ssdm name="ifm_buff1_7_addr_1"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:141  %ifm_buff1_7_load_1 = load float* %ifm_buff1_7_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_7_load_1"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5_begin:142  %ifm_buff1_8_addr_1 = getelementptr [58 x float]* %ifm_buff1_8, i64 0, i64 %zext_ln189_1

]]></Node>
<StgValue><ssdm name="ifm_buff1_8_addr_1"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:143  %ifm_buff1_8_load_1 = load float* %ifm_buff1_8_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_8_load_1"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5_begin:144  %ifm_buff1_9_addr_1 = getelementptr [58 x float]* %ifm_buff1_9, i64 0, i64 %zext_ln189_1

]]></Node>
<StgValue><ssdm name="ifm_buff1_9_addr_1"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:145  %ifm_buff1_9_load_1 = load float* %ifm_buff1_9_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_9_load_1"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5_begin:146  %ifm_buff1_10_addr_1 = getelementptr [58 x float]* %ifm_buff1_10, i64 0, i64 %zext_ln189_1

]]></Node>
<StgValue><ssdm name="ifm_buff1_10_addr_1"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:147  %ifm_buff1_10_load_1 = load float* %ifm_buff1_10_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_10_load_1"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5_begin:148  %ifm_buff1_11_addr_1 = getelementptr [58 x float]* %ifm_buff1_11, i64 0, i64 %zext_ln189_1

]]></Node>
<StgValue><ssdm name="ifm_buff1_11_addr_1"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:149  %ifm_buff1_11_load_1 = load float* %ifm_buff1_11_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_11_load_1"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5_begin:150  %ifm_buff1_12_addr_1 = getelementptr [58 x float]* %ifm_buff1_12, i64 0, i64 %zext_ln189_1

]]></Node>
<StgValue><ssdm name="ifm_buff1_12_addr_1"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:151  %ifm_buff1_12_load_1 = load float* %ifm_buff1_12_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_12_load_1"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5_begin:152  %ifm_buff1_13_addr_1 = getelementptr [58 x float]* %ifm_buff1_13, i64 0, i64 %zext_ln189_1

]]></Node>
<StgValue><ssdm name="ifm_buff1_13_addr_1"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:153  %ifm_buff1_13_load_1 = load float* %ifm_buff1_13_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_13_load_1"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5_begin:154  %ifm_buff1_14_addr_1 = getelementptr [58 x float]* %ifm_buff1_14, i64 0, i64 %zext_ln189_1

]]></Node>
<StgValue><ssdm name="ifm_buff1_14_addr_1"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:155  %ifm_buff1_14_load_1 = load float* %ifm_buff1_14_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_14_load_1"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5_begin:156  %ifm_buff1_15_addr_1 = getelementptr [58 x float]* %ifm_buff1_15, i64 0, i64 %zext_ln189_1

]]></Node>
<StgValue><ssdm name="ifm_buff1_15_addr_1"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:157  %ifm_buff1_15_load_1 = load float* %ifm_buff1_15_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_15_load_1"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_5_end:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_4)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_5_end:1  %ti = add i5 %select_ln189, 1

]]></Node>
<StgValue><ssdm name="ti"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0">
<![CDATA[
hls_label_5_end:2  br label %1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="158" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:12  %ifm_buff0_0_load = load float* %ifm_buff0_0_addr, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_0_load"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:14  %ifm_buff0_1_load = load float* %ifm_buff0_1_addr, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_1_load"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:16  %ifm_buff0_2_load = load float* %ifm_buff0_2_addr, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_2_load"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:18  %ifm_buff0_3_load = load float* %ifm_buff0_3_addr, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_3_load"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:20  %ifm_buff0_4_load = load float* %ifm_buff0_4_addr, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_4_load"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:22  %ifm_buff0_5_load = load float* %ifm_buff0_5_addr, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_5_load"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:24  %ifm_buff0_6_load = load float* %ifm_buff0_6_addr, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_6_load"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:26  %ifm_buff0_7_load = load float* %ifm_buff0_7_addr, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_7_load"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:28  %ifm_buff0_8_load = load float* %ifm_buff0_8_addr, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_8_load"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:30  %ifm_buff0_9_load = load float* %ifm_buff0_9_addr, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_9_load"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:32  %ifm_buff0_10_load = load float* %ifm_buff0_10_addr, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_10_load"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:34  %ifm_buff0_11_load = load float* %ifm_buff0_11_addr, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_11_load"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:36  %ifm_buff0_12_load = load float* %ifm_buff0_12_addr, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_12_load"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:38  %ifm_buff0_13_load = load float* %ifm_buff0_13_addr, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_13_load"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:40  %ifm_buff0_14_load = load float* %ifm_buff0_14_addr, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_14_load"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:42  %ifm_buff0_15_load = load float* %ifm_buff0_15_addr, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_15_load"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
hls_label_5_begin:43  %tmp = call float @_ssdm_op_Mux.ap_auto.16float.i4(float %ifm_buff0_0_load, float %ifm_buff0_1_load, float %ifm_buff0_2_load, float %ifm_buff0_3_load, float %ifm_buff0_4_load, float %ifm_buff0_5_load, float %ifm_buff0_6_load, float %ifm_buff0_7_load, float %ifm_buff0_8_load, float %ifm_buff0_9_load, float %ifm_buff0_10_load, float %ifm_buff0_11_load, float %ifm_buff0_12_load, float %ifm_buff0_13_load, float %ifm_buff0_14_load, float %ifm_buff0_15_load, i4 %trunc_ln189)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:45  %ifm_buff0_0_load_1 = load float* %ifm_buff0_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_0_load_1"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:47  %ifm_buff0_1_load_1 = load float* %ifm_buff0_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_1_load_1"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:49  %ifm_buff0_2_load_1 = load float* %ifm_buff0_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_2_load_1"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:51  %ifm_buff0_3_load_1 = load float* %ifm_buff0_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_3_load_1"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:53  %ifm_buff0_4_load_1 = load float* %ifm_buff0_4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_4_load_1"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:55  %ifm_buff0_5_load_1 = load float* %ifm_buff0_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_5_load_1"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:57  %ifm_buff0_6_load_1 = load float* %ifm_buff0_6_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_6_load_1"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:59  %ifm_buff0_7_load_1 = load float* %ifm_buff0_7_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_7_load_1"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:61  %ifm_buff0_8_load_1 = load float* %ifm_buff0_8_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_8_load_1"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:63  %ifm_buff0_9_load_1 = load float* %ifm_buff0_9_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_9_load_1"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:65  %ifm_buff0_10_load_1 = load float* %ifm_buff0_10_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_10_load_1"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:67  %ifm_buff0_11_load_1 = load float* %ifm_buff0_11_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_11_load_1"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:69  %ifm_buff0_12_load_1 = load float* %ifm_buff0_12_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_12_load_1"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:71  %ifm_buff0_13_load_1 = load float* %ifm_buff0_13_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_13_load_1"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:73  %ifm_buff0_14_load_1 = load float* %ifm_buff0_14_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_14_load_1"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:75  %ifm_buff0_15_load_1 = load float* %ifm_buff0_15_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff0_15_load_1"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
hls_label_5_begin:76  %tmp_1 = call float @_ssdm_op_Mux.ap_auto.16float.i4(float %ifm_buff0_0_load_1, float %ifm_buff0_1_load_1, float %ifm_buff0_2_load_1, float %ifm_buff0_3_load_1, float %ifm_buff0_4_load_1, float %ifm_buff0_5_load_1, float %ifm_buff0_6_load_1, float %ifm_buff0_7_load_1, float %ifm_buff0_8_load_1, float %ifm_buff0_9_load_1, float %ifm_buff0_10_load_1, float %ifm_buff0_11_load_1, float %ifm_buff0_12_load_1, float %ifm_buff0_13_load_1, float %ifm_buff0_14_load_1, float %ifm_buff0_15_load_1, i4 %trunc_ln189)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:94  %ifm_buff1_0_load = load float* %ifm_buff1_0_addr, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_0_load"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:96  %ifm_buff1_1_load = load float* %ifm_buff1_1_addr, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_1_load"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:98  %ifm_buff1_2_load = load float* %ifm_buff1_2_addr, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_2_load"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:100  %ifm_buff1_3_load = load float* %ifm_buff1_3_addr, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_3_load"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:102  %ifm_buff1_4_load = load float* %ifm_buff1_4_addr, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_4_load"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:104  %ifm_buff1_5_load = load float* %ifm_buff1_5_addr, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_5_load"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:106  %ifm_buff1_6_load = load float* %ifm_buff1_6_addr, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_6_load"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:108  %ifm_buff1_7_load = load float* %ifm_buff1_7_addr, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_7_load"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:110  %ifm_buff1_8_load = load float* %ifm_buff1_8_addr, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_8_load"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:112  %ifm_buff1_9_load = load float* %ifm_buff1_9_addr, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_9_load"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:114  %ifm_buff1_10_load = load float* %ifm_buff1_10_addr, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_10_load"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:116  %ifm_buff1_11_load = load float* %ifm_buff1_11_addr, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_11_load"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:118  %ifm_buff1_12_load = load float* %ifm_buff1_12_addr, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_12_load"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:120  %ifm_buff1_13_load = load float* %ifm_buff1_13_addr, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_13_load"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:122  %ifm_buff1_14_load = load float* %ifm_buff1_14_addr, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_14_load"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:124  %ifm_buff1_15_load = load float* %ifm_buff1_15_addr, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_15_load"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
hls_label_5_begin:125  %tmp_7 = call float @_ssdm_op_Mux.ap_auto.16float.i4(float %ifm_buff1_0_load, float %ifm_buff1_1_load, float %ifm_buff1_2_load, float %ifm_buff1_3_load, float %ifm_buff1_4_load, float %ifm_buff1_5_load, float %ifm_buff1_6_load, float %ifm_buff1_7_load, float %ifm_buff1_8_load, float %ifm_buff1_9_load, float %ifm_buff1_10_load, float %ifm_buff1_11_load, float %ifm_buff1_12_load, float %ifm_buff1_13_load, float %ifm_buff1_14_load, float %ifm_buff1_15_load, i4 %trunc_ln189)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:127  %ifm_buff1_0_load_1 = load float* %ifm_buff1_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_0_load_1"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:129  %ifm_buff1_1_load_1 = load float* %ifm_buff1_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_1_load_1"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:131  %ifm_buff1_2_load_1 = load float* %ifm_buff1_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_2_load_1"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:133  %ifm_buff1_3_load_1 = load float* %ifm_buff1_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_3_load_1"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:135  %ifm_buff1_4_load_1 = load float* %ifm_buff1_4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_4_load_1"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:137  %ifm_buff1_5_load_1 = load float* %ifm_buff1_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_5_load_1"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:139  %ifm_buff1_6_load_1 = load float* %ifm_buff1_6_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_6_load_1"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:141  %ifm_buff1_7_load_1 = load float* %ifm_buff1_7_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_7_load_1"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:143  %ifm_buff1_8_load_1 = load float* %ifm_buff1_8_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_8_load_1"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:145  %ifm_buff1_9_load_1 = load float* %ifm_buff1_9_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_9_load_1"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:147  %ifm_buff1_10_load_1 = load float* %ifm_buff1_10_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_10_load_1"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:149  %ifm_buff1_11_load_1 = load float* %ifm_buff1_11_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_11_load_1"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:151  %ifm_buff1_12_load_1 = load float* %ifm_buff1_12_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_12_load_1"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:153  %ifm_buff1_13_load_1 = load float* %ifm_buff1_13_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_13_load_1"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:155  %ifm_buff1_14_load_1 = load float* %ifm_buff1_14_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_14_load_1"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="6">
<![CDATA[
hls_label_5_begin:157  %ifm_buff1_15_load_1 = load float* %ifm_buff1_15_addr_1, align 4

]]></Node>
<StgValue><ssdm name="ifm_buff1_15_load_1"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
hls_label_5_begin:158  %tmp_8 = call float @_ssdm_op_Mux.ap_auto.16float.i4(float %ifm_buff1_0_load_1, float %ifm_buff1_1_load_1, float %ifm_buff1_2_load_1, float %ifm_buff1_3_load_1, float %ifm_buff1_4_load_1, float %ifm_buff1_5_load_1, float %ifm_buff1_6_load_1, float %ifm_buff1_7_load_1, float %ifm_buff1_8_load_1, float %ifm_buff1_9_load_1, float %ifm_buff1_10_load_1, float %ifm_buff1_11_load_1, float %ifm_buff1_12_load_1, float %ifm_buff1_13_load_1, float %ifm_buff1_14_load_1, float %ifm_buff1_15_load_1, i4 %trunc_ln189)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
hls_label_5_begin:191  switch i4 %trunc_ln189, label %branch15 [
    i4 0, label %branch0
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
    i4 7, label %branch7
    i4 -8, label %branch8
    i4 -7, label %branch9
    i4 -6, label %branch10
    i4 -5, label %branch11
    i4 -4, label %branch12
    i4 -3, label %branch13
    i4 -2, label %branch14
  ]

]]></Node>
<StgValue><ssdm name="switch_ln210"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="227" st_id="4" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_5_begin:90  %tmp_6 = fcmp ogt float %tmp, %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_5_begin:172  %tmp_3 = fcmp ogt float %tmp_7, %tmp_8

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="229" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32">
<![CDATA[
hls_label_5_begin:77  %bitcast_ln189 = bitcast float %tmp to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln189"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_5_begin:78  %tmp_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln189, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="23" op_0_bw="32">
<![CDATA[
hls_label_5_begin:79  %trunc_ln189_1 = trunc i32 %bitcast_ln189 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln189_1"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32">
<![CDATA[
hls_label_5_begin:80  %bitcast_ln189_1 = bitcast float %tmp_1 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln189_1"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_5_begin:81  %tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln189_1, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="23" op_0_bw="32">
<![CDATA[
hls_label_5_begin:82  %trunc_ln189_2 = trunc i32 %bitcast_ln189_1 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln189_2"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5_begin:83  %icmp_ln189 = icmp ne i8 %tmp_2, -1

]]></Node>
<StgValue><ssdm name="icmp_ln189"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
hls_label_5_begin:84  %icmp_ln189_1 = icmp eq i23 %trunc_ln189_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln189_1"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_5_begin:85  %or_ln189 = or i1 %icmp_ln189_1, %icmp_ln189

]]></Node>
<StgValue><ssdm name="or_ln189"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5_begin:86  %icmp_ln189_2 = icmp ne i8 %tmp_5, -1

]]></Node>
<StgValue><ssdm name="icmp_ln189_2"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
hls_label_5_begin:87  %icmp_ln189_3 = icmp eq i23 %trunc_ln189_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln189_3"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_5_begin:88  %or_ln189_1 = or i1 %icmp_ln189_3, %icmp_ln189_2

]]></Node>
<StgValue><ssdm name="or_ln189_1"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_5_begin:89  %and_ln189 = and i1 %or_ln189, %or_ln189_1

]]></Node>
<StgValue><ssdm name="and_ln189"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_5_begin:90  %tmp_6 = fcmp ogt float %tmp, %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_5_begin:91  %and_ln189_1 = and i1 %and_ln189, %tmp_6

]]></Node>
<StgValue><ssdm name="and_ln189_1"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_5_begin:92  %com0 = select i1 %and_ln189_1, float %tmp, float %tmp_1

]]></Node>
<StgValue><ssdm name="com0"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32">
<![CDATA[
hls_label_5_begin:159  %bitcast_ln190 = bitcast float %tmp_7 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln190"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_5_begin:160  %tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln190, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="247" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="23" op_0_bw="32">
<![CDATA[
hls_label_5_begin:161  %trunc_ln190 = trunc i32 %bitcast_ln190 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln190"/></StgValue>
</operation>

<operation id="248" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32">
<![CDATA[
hls_label_5_begin:162  %bitcast_ln190_1 = bitcast float %tmp_8 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln190_1"/></StgValue>
</operation>

<operation id="249" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_5_begin:163  %tmp_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln190_1, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="250" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="23" op_0_bw="32">
<![CDATA[
hls_label_5_begin:164  %trunc_ln190_1 = trunc i32 %bitcast_ln190_1 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln190_1"/></StgValue>
</operation>

<operation id="251" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5_begin:165  %icmp_ln190 = icmp ne i8 %tmp_9, -1

]]></Node>
<StgValue><ssdm name="icmp_ln190"/></StgValue>
</operation>

<operation id="252" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
hls_label_5_begin:166  %icmp_ln190_1 = icmp eq i23 %trunc_ln190, 0

]]></Node>
<StgValue><ssdm name="icmp_ln190_1"/></StgValue>
</operation>

<operation id="253" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_5_begin:167  %or_ln190 = or i1 %icmp_ln190_1, %icmp_ln190

]]></Node>
<StgValue><ssdm name="or_ln190"/></StgValue>
</operation>

<operation id="254" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5_begin:168  %icmp_ln190_2 = icmp ne i8 %tmp_s, -1

]]></Node>
<StgValue><ssdm name="icmp_ln190_2"/></StgValue>
</operation>

<operation id="255" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
hls_label_5_begin:169  %icmp_ln190_3 = icmp eq i23 %trunc_ln190_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln190_3"/></StgValue>
</operation>

<operation id="256" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_5_begin:170  %or_ln190_1 = or i1 %icmp_ln190_3, %icmp_ln190_2

]]></Node>
<StgValue><ssdm name="or_ln190_1"/></StgValue>
</operation>

<operation id="257" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_5_begin:171  %and_ln190 = and i1 %or_ln190, %or_ln190_1

]]></Node>
<StgValue><ssdm name="and_ln190"/></StgValue>
</operation>

<operation id="258" st_id="5" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_5_begin:172  %tmp_3 = fcmp ogt float %tmp_7, %tmp_8

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="259" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_5_begin:173  %and_ln190_1 = and i1 %and_ln190, %tmp_3

]]></Node>
<StgValue><ssdm name="and_ln190_1"/></StgValue>
</operation>

<operation id="260" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_5_begin:174  %com1 = select i1 %and_ln190_1, float %tmp_7, float %tmp_8

]]></Node>
<StgValue><ssdm name="com1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="261" st_id="6" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_5_begin:188  %tmp_12 = fcmp ogt float %com0, %com1

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="262" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
hls_label_5_begin:0  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 896, i64 896, i64 896)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="263" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_5_begin:9  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln187"/></StgValue>
</operation>

<operation id="264" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32">
<![CDATA[
hls_label_5_begin:175  %bitcast_ln191 = bitcast float %com0 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln191"/></StgValue>
</operation>

<operation id="265" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_5_begin:176  %tmp_10 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln191, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="266" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="23" op_0_bw="32">
<![CDATA[
hls_label_5_begin:177  %trunc_ln191 = trunc i32 %bitcast_ln191 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln191"/></StgValue>
</operation>

<operation id="267" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32">
<![CDATA[
hls_label_5_begin:178  %bitcast_ln191_1 = bitcast float %com1 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln191_1"/></StgValue>
</operation>

<operation id="268" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_5_begin:179  %tmp_11 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln191_1, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="269" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="23" op_0_bw="32">
<![CDATA[
hls_label_5_begin:180  %trunc_ln191_1 = trunc i32 %bitcast_ln191_1 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln191_1"/></StgValue>
</operation>

<operation id="270" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5_begin:181  %icmp_ln191 = icmp ne i8 %tmp_10, -1

]]></Node>
<StgValue><ssdm name="icmp_ln191"/></StgValue>
</operation>

<operation id="271" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
hls_label_5_begin:182  %icmp_ln191_1 = icmp eq i23 %trunc_ln191, 0

]]></Node>
<StgValue><ssdm name="icmp_ln191_1"/></StgValue>
</operation>

<operation id="272" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_5_begin:183  %or_ln191 = or i1 %icmp_ln191_1, %icmp_ln191

]]></Node>
<StgValue><ssdm name="or_ln191"/></StgValue>
</operation>

<operation id="273" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_5_begin:184  %icmp_ln191_2 = icmp ne i8 %tmp_11, -1

]]></Node>
<StgValue><ssdm name="icmp_ln191_2"/></StgValue>
</operation>

<operation id="274" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
hls_label_5_begin:185  %icmp_ln191_3 = icmp eq i23 %trunc_ln191_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln191_3"/></StgValue>
</operation>

<operation id="275" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_5_begin:186  %or_ln191_1 = or i1 %icmp_ln191_3, %icmp_ln191_2

]]></Node>
<StgValue><ssdm name="or_ln191_1"/></StgValue>
</operation>

<operation id="276" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_5_begin:187  %and_ln191 = and i1 %or_ln191, %or_ln191_1

]]></Node>
<StgValue><ssdm name="and_ln191"/></StgValue>
</operation>

<operation id="277" st_id="7" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_5_begin:188  %tmp_12 = fcmp ogt float %com0, %com1

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="278" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_5_begin:189  %and_ln191_1 = and i1 %and_ln191, %tmp_12

]]></Node>
<StgValue><ssdm name="and_ln191_1"/></StgValue>
</operation>

<operation id="279" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln179" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_5_begin:190  %Y = select i1 %and_ln191_1, float %com0, float %com1

]]></Node>
<StgValue><ssdm name="Y"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="280" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln189" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch14:0  %ofm_buff0_14_addr = getelementptr [56 x float]* %ofm_buff0_14, i64 0, i64 %zext_ln189

]]></Node>
<StgValue><ssdm name="ofm_buff0_14_addr"/></StgValue>
</operation>

<operation id="281" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln189" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch14:1  store float %Y, float* %ofm_buff0_14_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln210"/></StgValue>
</operation>

<operation id="282" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln189" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0">
<![CDATA[
branch14:2  br label %hls_label_5_end

]]></Node>
<StgValue><ssdm name="br_ln210"/></StgValue>
</operation>

<operation id="283" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln189" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch13:0  %ofm_buff0_13_addr = getelementptr [56 x float]* %ofm_buff0_13, i64 0, i64 %zext_ln189

]]></Node>
<StgValue><ssdm name="ofm_buff0_13_addr"/></StgValue>
</operation>

<operation id="284" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln189" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch13:1  store float %Y, float* %ofm_buff0_13_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln210"/></StgValue>
</operation>

<operation id="285" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln189" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0">
<![CDATA[
branch13:2  br label %hls_label_5_end

]]></Node>
<StgValue><ssdm name="br_ln210"/></StgValue>
</operation>

<operation id="286" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln189" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch12:0  %ofm_buff0_12_addr = getelementptr [56 x float]* %ofm_buff0_12, i64 0, i64 %zext_ln189

]]></Node>
<StgValue><ssdm name="ofm_buff0_12_addr"/></StgValue>
</operation>

<operation id="287" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln189" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch12:1  store float %Y, float* %ofm_buff0_12_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln210"/></StgValue>
</operation>

<operation id="288" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln189" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0">
<![CDATA[
branch12:2  br label %hls_label_5_end

]]></Node>
<StgValue><ssdm name="br_ln210"/></StgValue>
</operation>

<operation id="289" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln189" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch11:0  %ofm_buff0_11_addr = getelementptr [56 x float]* %ofm_buff0_11, i64 0, i64 %zext_ln189

]]></Node>
<StgValue><ssdm name="ofm_buff0_11_addr"/></StgValue>
</operation>

<operation id="290" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln189" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch11:1  store float %Y, float* %ofm_buff0_11_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln210"/></StgValue>
</operation>

<operation id="291" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln189" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0">
<![CDATA[
branch11:2  br label %hls_label_5_end

]]></Node>
<StgValue><ssdm name="br_ln210"/></StgValue>
</operation>

<operation id="292" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln189" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch10:0  %ofm_buff0_10_addr = getelementptr [56 x float]* %ofm_buff0_10, i64 0, i64 %zext_ln189

]]></Node>
<StgValue><ssdm name="ofm_buff0_10_addr"/></StgValue>
</operation>

<operation id="293" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln189" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch10:1  store float %Y, float* %ofm_buff0_10_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln210"/></StgValue>
</operation>

<operation id="294" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln189" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0">
<![CDATA[
branch10:2  br label %hls_label_5_end

]]></Node>
<StgValue><ssdm name="br_ln210"/></StgValue>
</operation>

<operation id="295" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln189" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch9:0  %ofm_buff0_9_addr = getelementptr [56 x float]* %ofm_buff0_9, i64 0, i64 %zext_ln189

]]></Node>
<StgValue><ssdm name="ofm_buff0_9_addr"/></StgValue>
</operation>

<operation id="296" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln189" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch9:1  store float %Y, float* %ofm_buff0_9_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln210"/></StgValue>
</operation>

<operation id="297" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln189" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0">
<![CDATA[
branch9:2  br label %hls_label_5_end

]]></Node>
<StgValue><ssdm name="br_ln210"/></StgValue>
</operation>

<operation id="298" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln189" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch8:0  %ofm_buff0_8_addr = getelementptr [56 x float]* %ofm_buff0_8, i64 0, i64 %zext_ln189

]]></Node>
<StgValue><ssdm name="ofm_buff0_8_addr"/></StgValue>
</operation>

<operation id="299" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln189" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch8:1  store float %Y, float* %ofm_buff0_8_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln210"/></StgValue>
</operation>

<operation id="300" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln189" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0">
<![CDATA[
branch8:2  br label %hls_label_5_end

]]></Node>
<StgValue><ssdm name="br_ln210"/></StgValue>
</operation>

<operation id="301" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln189" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch7:0  %ofm_buff0_7_addr = getelementptr [56 x float]* %ofm_buff0_7, i64 0, i64 %zext_ln189

]]></Node>
<StgValue><ssdm name="ofm_buff0_7_addr"/></StgValue>
</operation>

<operation id="302" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln189" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch7:1  store float %Y, float* %ofm_buff0_7_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln210"/></StgValue>
</operation>

<operation id="303" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln189" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="0">
<![CDATA[
branch7:2  br label %hls_label_5_end

]]></Node>
<StgValue><ssdm name="br_ln210"/></StgValue>
</operation>

<operation id="304" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln189" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch6:0  %ofm_buff0_6_addr = getelementptr [56 x float]* %ofm_buff0_6, i64 0, i64 %zext_ln189

]]></Node>
<StgValue><ssdm name="ofm_buff0_6_addr"/></StgValue>
</operation>

<operation id="305" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln189" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch6:1  store float %Y, float* %ofm_buff0_6_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln210"/></StgValue>
</operation>

<operation id="306" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln189" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0">
<![CDATA[
branch6:2  br label %hls_label_5_end

]]></Node>
<StgValue><ssdm name="br_ln210"/></StgValue>
</operation>

<operation id="307" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln189" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch5:0  %ofm_buff0_5_addr = getelementptr [56 x float]* %ofm_buff0_5, i64 0, i64 %zext_ln189

]]></Node>
<StgValue><ssdm name="ofm_buff0_5_addr"/></StgValue>
</operation>

<operation id="308" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln189" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch5:1  store float %Y, float* %ofm_buff0_5_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln210"/></StgValue>
</operation>

<operation id="309" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln189" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0">
<![CDATA[
branch5:2  br label %hls_label_5_end

]]></Node>
<StgValue><ssdm name="br_ln210"/></StgValue>
</operation>

<operation id="310" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln189" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch4:0  %ofm_buff0_4_addr = getelementptr [56 x float]* %ofm_buff0_4, i64 0, i64 %zext_ln189

]]></Node>
<StgValue><ssdm name="ofm_buff0_4_addr"/></StgValue>
</operation>

<operation id="311" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln189" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch4:1  store float %Y, float* %ofm_buff0_4_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln210"/></StgValue>
</operation>

<operation id="312" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln189" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0">
<![CDATA[
branch4:2  br label %hls_label_5_end

]]></Node>
<StgValue><ssdm name="br_ln210"/></StgValue>
</operation>

<operation id="313" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln189" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch3:0  %ofm_buff0_3_addr = getelementptr [56 x float]* %ofm_buff0_3, i64 0, i64 %zext_ln189

]]></Node>
<StgValue><ssdm name="ofm_buff0_3_addr"/></StgValue>
</operation>

<operation id="314" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln189" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch3:1  store float %Y, float* %ofm_buff0_3_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln210"/></StgValue>
</operation>

<operation id="315" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln189" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0">
<![CDATA[
branch3:2  br label %hls_label_5_end

]]></Node>
<StgValue><ssdm name="br_ln210"/></StgValue>
</operation>

<operation id="316" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln189" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch2:0  %ofm_buff0_2_addr = getelementptr [56 x float]* %ofm_buff0_2, i64 0, i64 %zext_ln189

]]></Node>
<StgValue><ssdm name="ofm_buff0_2_addr"/></StgValue>
</operation>

<operation id="317" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln189" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch2:1  store float %Y, float* %ofm_buff0_2_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln210"/></StgValue>
</operation>

<operation id="318" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln189" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0">
<![CDATA[
branch2:2  br label %hls_label_5_end

]]></Node>
<StgValue><ssdm name="br_ln210"/></StgValue>
</operation>

<operation id="319" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1:0  %ofm_buff0_1_addr = getelementptr [56 x float]* %ofm_buff0_1, i64 0, i64 %zext_ln189

]]></Node>
<StgValue><ssdm name="ofm_buff0_1_addr"/></StgValue>
</operation>

<operation id="320" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch1:1  store float %Y, float* %ofm_buff0_1_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln210"/></StgValue>
</operation>

<operation id="321" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln189" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0">
<![CDATA[
branch1:2  br label %hls_label_5_end

]]></Node>
<StgValue><ssdm name="br_ln210"/></StgValue>
</operation>

<operation id="322" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch0:0  %ofm_buff0_0_addr = getelementptr [56 x float]* %ofm_buff0_0, i64 0, i64 %zext_ln189

]]></Node>
<StgValue><ssdm name="ofm_buff0_0_addr"/></StgValue>
</operation>

<operation id="323" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch0:1  store float %Y, float* %ofm_buff0_0_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln210"/></StgValue>
</operation>

<operation id="324" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0">
<![CDATA[
branch0:2  br label %hls_label_5_end

]]></Node>
<StgValue><ssdm name="br_ln210"/></StgValue>
</operation>

<operation id="325" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln189" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch15:0  %ofm_buff0_15_addr = getelementptr [56 x float]* %ofm_buff0_15, i64 0, i64 %zext_ln189

]]></Node>
<StgValue><ssdm name="ofm_buff0_15_addr"/></StgValue>
</operation>

<operation id="326" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln189" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
branch15:1  store float %Y, float* %ofm_buff0_15_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln210"/></StgValue>
</operation>

<operation id="327" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln189" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0">
<![CDATA[
branch15:2  br label %hls_label_5_end

]]></Node>
<StgValue><ssdm name="br_ln210"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="328" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln214"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
