Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Fri Nov 28 20:16:54 2025
| Host         : LAPTOP-huy running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file i2c_core_test_timing_summary_routed.rpt -pb i2c_core_test_timing_summary_routed.pb -rpx i2c_core_test_timing_summary_routed.rpx -warn_on_violation
| Design       : i2c_core_test
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  26          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (13)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.901        0.000                      0                   59        0.163        0.000                      0                   59        4.500        0.000                       0                    47  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             5.901        0.000                      0                   59        0.163        0.000                      0                   59        4.500        0.000                       0                    47  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk                     
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.901ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.901ns  (required time - arrival time)
  Source:                 soc_i2c_unit/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_i2c_unit/state_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.870ns  (logic 1.056ns (27.287%)  route 2.814ns (72.713%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.626     5.147    soc_i2c_unit/clk_IBUF_BUFG
    SLICE_X61Y99         FDCE                                         r  soc_i2c_unit/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  soc_i2c_unit/state_reg[1]/Q
                         net (fo=36, routed)          1.195     6.798    soc_i2c_unit/state_reg_n_0_[1]
    SLICE_X62Y95         LUT2 (Prop_lut2_I1_O)        0.150     6.948 r  soc_i2c_unit/bit_cnt[0]_i_3/O
                         net (fo=7, routed)           0.671     7.619    soc_i2c_unit/phase_gen/scl_reg_reg
    SLICE_X60Y97         LUT6 (Prop_lut6_I5_O)        0.326     7.945 r  soc_i2c_unit/phase_gen/state[3]_i_5/O
                         net (fo=1, routed)           0.444     8.389    soc_i2c_unit/phase_gen/state[3]_i_5_n_0
    SLICE_X60Y99         LUT6 (Prop_lut6_I5_O)        0.124     8.513 r  soc_i2c_unit/phase_gen/state[3]_i_1/O
                         net (fo=4, routed)           0.504     9.017    soc_i2c_unit/phase_gen_n_8
    SLICE_X60Y98         FDCE                                         r  soc_i2c_unit/state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.509    14.850    soc_i2c_unit/clk_IBUF_BUFG
    SLICE_X60Y98         FDCE                                         r  soc_i2c_unit/state_reg[0]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y98         FDCE (Setup_fdce_C_CE)      -0.169    14.918    soc_i2c_unit/state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.918    
                         arrival time                          -9.017    
  -------------------------------------------------------------------
                         slack                                  5.901    

Slack (MET) :             5.968ns  (required time - arrival time)
  Source:                 soc_i2c_unit/state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_i2c_unit/dr_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.000ns  (logic 1.064ns (26.602%)  route 2.936ns (73.397%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.626     5.147    soc_i2c_unit/clk_IBUF_BUFG
    SLICE_X61Y98         FDCE                                         r  soc_i2c_unit/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y98         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  soc_i2c_unit/state_reg[2]/Q
                         net (fo=46, routed)          1.408     7.011    soc_i2c_unit/state_reg_n_0_[2]
    SLICE_X61Y96         LUT3 (Prop_lut3_I2_O)        0.152     7.163 f  soc_i2c_unit/dr_reg[0]_i_5/O
                         net (fo=1, routed)           0.521     7.684    soc_i2c_unit/dr_reg[0]_i_5_n_0
    SLICE_X60Y96         LUT5 (Prop_lut5_I3_O)        0.332     8.016 r  soc_i2c_unit/dr_reg[0]_i_2/O
                         net (fo=1, routed)           1.007     9.022    soc_i2c_unit/dr_reg[0]_i_2_n_0
    SLICE_X61Y95         LUT5 (Prop_lut5_I0_O)        0.124     9.146 r  soc_i2c_unit/dr_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     9.146    soc_i2c_unit/dr_reg[0]_i_1_n_0
    SLICE_X61Y95         FDCE                                         r  soc_i2c_unit/dr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.508    14.849    soc_i2c_unit/clk_IBUF_BUFG
    SLICE_X61Y95         FDCE                                         r  soc_i2c_unit/dr_reg_reg[0]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X61Y95         FDCE (Setup_fdce_C_D)        0.029    15.115    soc_i2c_unit/dr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                          -9.146    
  -------------------------------------------------------------------
                         slack                                  5.968    

Slack (MET) :             6.015ns  (required time - arrival time)
  Source:                 soc_i2c_unit/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_i2c_unit/state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.719ns  (logic 1.056ns (28.393%)  route 2.663ns (71.607%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.626     5.147    soc_i2c_unit/clk_IBUF_BUFG
    SLICE_X61Y99         FDCE                                         r  soc_i2c_unit/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  soc_i2c_unit/state_reg[1]/Q
                         net (fo=36, routed)          1.195     6.798    soc_i2c_unit/state_reg_n_0_[1]
    SLICE_X62Y95         LUT2 (Prop_lut2_I1_O)        0.150     6.948 r  soc_i2c_unit/bit_cnt[0]_i_3/O
                         net (fo=7, routed)           0.671     7.619    soc_i2c_unit/phase_gen/scl_reg_reg
    SLICE_X60Y97         LUT6 (Prop_lut6_I5_O)        0.326     7.945 r  soc_i2c_unit/phase_gen/state[3]_i_5/O
                         net (fo=1, routed)           0.444     8.389    soc_i2c_unit/phase_gen/state[3]_i_5_n_0
    SLICE_X60Y99         LUT6 (Prop_lut6_I5_O)        0.124     8.513 r  soc_i2c_unit/phase_gen/state[3]_i_1/O
                         net (fo=4, routed)           0.354     8.866    soc_i2c_unit/phase_gen_n_8
    SLICE_X61Y98         FDCE                                         r  soc_i2c_unit/state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.509    14.850    soc_i2c_unit/clk_IBUF_BUFG
    SLICE_X61Y98         FDCE                                         r  soc_i2c_unit/state_reg[2]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X61Y98         FDCE (Setup_fdce_C_CE)      -0.205    14.882    soc_i2c_unit/state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.882    
                         arrival time                          -8.866    
  -------------------------------------------------------------------
                         slack                                  6.015    

Slack (MET) :             6.044ns  (required time - arrival time)
  Source:                 soc_i2c_unit/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_i2c_unit/state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.730ns  (logic 1.056ns (28.310%)  route 2.674ns (71.690%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.626     5.147    soc_i2c_unit/clk_IBUF_BUFG
    SLICE_X61Y99         FDCE                                         r  soc_i2c_unit/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  soc_i2c_unit/state_reg[1]/Q
                         net (fo=36, routed)          1.195     6.798    soc_i2c_unit/state_reg_n_0_[1]
    SLICE_X62Y95         LUT2 (Prop_lut2_I1_O)        0.150     6.948 r  soc_i2c_unit/bit_cnt[0]_i_3/O
                         net (fo=7, routed)           0.671     7.619    soc_i2c_unit/phase_gen/scl_reg_reg
    SLICE_X60Y97         LUT6 (Prop_lut6_I5_O)        0.326     7.945 r  soc_i2c_unit/phase_gen/state[3]_i_5/O
                         net (fo=1, routed)           0.444     8.389    soc_i2c_unit/phase_gen/state[3]_i_5_n_0
    SLICE_X60Y99         LUT6 (Prop_lut6_I5_O)        0.124     8.513 r  soc_i2c_unit/phase_gen/state[3]_i_1/O
                         net (fo=4, routed)           0.364     8.877    soc_i2c_unit/phase_gen_n_8
    SLICE_X60Y99         FDCE                                         r  soc_i2c_unit/state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.509    14.850    soc_i2c_unit/clk_IBUF_BUFG
    SLICE_X60Y99         FDCE                                         r  soc_i2c_unit/state_reg[3]/C
                         clock pessimism              0.275    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X60Y99         FDCE (Setup_fdce_C_CE)      -0.169    14.921    soc_i2c_unit/state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.921    
                         arrival time                          -8.877    
  -------------------------------------------------------------------
                         slack                                  6.044    

Slack (MET) :             6.171ns  (required time - arrival time)
  Source:                 soc_i2c_unit/phase_gen/phase_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_i2c_unit/sda_oe_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 1.194ns (31.416%)  route 2.607ns (68.584%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.626     5.147    soc_i2c_unit/phase_gen/clk_IBUF_BUFG
    SLICE_X63Y95         FDCE                                         r  soc_i2c_unit/phase_gen/phase_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDCE (Prop_fdce_C_Q)         0.419     5.566 r  soc_i2c_unit/phase_gen/phase_reg[1]/Q
                         net (fo=16, routed)          1.064     6.630    soc_i2c_unit/phase_gen/phase[1]
    SLICE_X61Y97         LUT3 (Prop_lut3_I1_O)        0.299     6.929 f  soc_i2c_unit/phase_gen/state[3]_i_3/O
                         net (fo=13, routed)          1.099     8.028    soc_i2c_unit/phase_gen/state[3]_i_3_n_0
    SLICE_X62Y99         LUT5 (Prop_lut5_I0_O)        0.150     8.178 f  soc_i2c_unit/phase_gen/sda_oe_reg_i_3/O
                         net (fo=1, routed)           0.444     8.621    soc_i2c_unit/phase_gen/sda_oe_reg_i_3_n_0
    SLICE_X62Y98         LUT6 (Prop_lut6_I2_O)        0.326     8.947 r  soc_i2c_unit/phase_gen/sda_oe_reg_i_1/O
                         net (fo=1, routed)           0.000     8.947    soc_i2c_unit/phase_gen_n_0
    SLICE_X62Y98         FDPE                                         r  soc_i2c_unit/sda_oe_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.510    14.851    soc_i2c_unit/clk_IBUF_BUFG
    SLICE_X62Y98         FDPE                                         r  soc_i2c_unit/sda_oe_reg_reg/C
                         clock pessimism              0.272    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y98         FDPE (Setup_fdpe_C_D)        0.031    15.119    soc_i2c_unit/sda_oe_reg_reg
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                          -8.947    
  -------------------------------------------------------------------
                         slack                                  6.171    

Slack (MET) :             6.177ns  (required time - arrival time)
  Source:                 soc_i2c_unit/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_i2c_unit/bit_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.794ns  (logic 1.140ns (30.050%)  route 2.654ns (69.950%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.626     5.147    soc_i2c_unit/clk_IBUF_BUFG
    SLICE_X60Y98         FDCE                                         r  soc_i2c_unit/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y98         FDCE (Prop_fdce_C_Q)         0.518     5.665 r  soc_i2c_unit/state_reg[0]/Q
                         net (fo=39, routed)          1.073     6.738    soc_i2c_unit/phase_gen/Q[0]
    SLICE_X63Y96         LUT6 (Prop_lut6_I3_O)        0.124     6.862 r  soc_i2c_unit/phase_gen/bit_cnt[2]_i_6/O
                         net (fo=4, routed)           0.617     7.479    soc_i2c_unit/phase_gen/bit_cnt[2]_i_6_n_0
    SLICE_X60Y96         LUT5 (Prop_lut5_I4_O)        0.150     7.629 r  soc_i2c_unit/phase_gen/bit_cnt[2]_i_3/O
                         net (fo=3, routed)           0.963     8.593    soc_i2c_unit/phase_gen_n_11
    SLICE_X59Y97         LUT5 (Prop_lut5_I1_O)        0.348     8.941 r  soc_i2c_unit/bit_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     8.941    soc_i2c_unit/bit_cnt[1]_i_1_n_0
    SLICE_X59Y97         FDCE                                         r  soc_i2c_unit/bit_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.509    14.850    soc_i2c_unit/clk_IBUF_BUFG
    SLICE_X59Y97         FDCE                                         r  soc_i2c_unit/bit_cnt_reg[1]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X59Y97         FDCE (Setup_fdce_C_D)        0.031    15.118    soc_i2c_unit/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                          -8.941    
  -------------------------------------------------------------------
                         slack                                  6.177    

Slack (MET) :             6.177ns  (required time - arrival time)
  Source:                 soc_i2c_unit/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_i2c_unit/bit_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.792ns  (logic 1.140ns (30.066%)  route 2.652ns (69.934%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.626     5.147    soc_i2c_unit/clk_IBUF_BUFG
    SLICE_X60Y98         FDCE                                         r  soc_i2c_unit/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y98         FDCE (Prop_fdce_C_Q)         0.518     5.665 r  soc_i2c_unit/state_reg[0]/Q
                         net (fo=39, routed)          1.073     6.738    soc_i2c_unit/phase_gen/Q[0]
    SLICE_X63Y96         LUT6 (Prop_lut6_I3_O)        0.124     6.862 r  soc_i2c_unit/phase_gen/bit_cnt[2]_i_6/O
                         net (fo=4, routed)           0.617     7.479    soc_i2c_unit/phase_gen/bit_cnt[2]_i_6_n_0
    SLICE_X60Y96         LUT5 (Prop_lut5_I4_O)        0.150     7.629 r  soc_i2c_unit/phase_gen/bit_cnt[2]_i_3/O
                         net (fo=3, routed)           0.961     8.591    soc_i2c_unit/phase_gen_n_11
    SLICE_X59Y97         LUT5 (Prop_lut5_I1_O)        0.348     8.939 r  soc_i2c_unit/bit_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     8.939    soc_i2c_unit/bit_cnt[2]_i_1_n_0
    SLICE_X59Y97         FDCE                                         r  soc_i2c_unit/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.509    14.850    soc_i2c_unit/clk_IBUF_BUFG
    SLICE_X59Y97         FDCE                                         r  soc_i2c_unit/bit_cnt_reg[2]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X59Y97         FDCE (Setup_fdce_C_D)        0.029    15.116    soc_i2c_unit/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                          -8.939    
  -------------------------------------------------------------------
                         slack                                  6.177    

Slack (MET) :             6.180ns  (required time - arrival time)
  Source:                 soc_i2c_unit/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_i2c_unit/state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.579ns  (logic 1.056ns (29.503%)  route 2.523ns (70.497%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.626     5.147    soc_i2c_unit/clk_IBUF_BUFG
    SLICE_X61Y99         FDCE                                         r  soc_i2c_unit/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  soc_i2c_unit/state_reg[1]/Q
                         net (fo=36, routed)          1.195     6.798    soc_i2c_unit/state_reg_n_0_[1]
    SLICE_X62Y95         LUT2 (Prop_lut2_I1_O)        0.150     6.948 r  soc_i2c_unit/bit_cnt[0]_i_3/O
                         net (fo=7, routed)           0.671     7.619    soc_i2c_unit/phase_gen/scl_reg_reg
    SLICE_X60Y97         LUT6 (Prop_lut6_I5_O)        0.326     7.945 r  soc_i2c_unit/phase_gen/state[3]_i_5/O
                         net (fo=1, routed)           0.444     8.389    soc_i2c_unit/phase_gen/state[3]_i_5_n_0
    SLICE_X60Y99         LUT6 (Prop_lut6_I5_O)        0.124     8.513 r  soc_i2c_unit/phase_gen/state[3]_i_1/O
                         net (fo=4, routed)           0.214     8.726    soc_i2c_unit/phase_gen_n_8
    SLICE_X61Y99         FDCE                                         r  soc_i2c_unit/state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.509    14.850    soc_i2c_unit/clk_IBUF_BUFG
    SLICE_X61Y99         FDCE                                         r  soc_i2c_unit/state_reg[1]/C
                         clock pessimism              0.297    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X61Y99         FDCE (Setup_fdce_C_CE)      -0.205    14.907    soc_i2c_unit/state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.907    
                         arrival time                          -8.726    
  -------------------------------------------------------------------
                         slack                                  6.180    

Slack (MET) :             6.185ns  (required time - arrival time)
  Source:                 soc_i2c_unit/phase_gen/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_i2c_unit/phase_gen/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.542ns  (logic 1.050ns (29.641%)  route 2.492ns (70.359%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.626     5.147    soc_i2c_unit/phase_gen/clk_IBUF_BUFG
    SLICE_X64Y96         FDCE                                         r  soc_i2c_unit/phase_gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y96         FDCE (Prop_fdce_C_Q)         0.478     5.625 f  soc_i2c_unit/phase_gen/counter_reg[5]/Q
                         net (fo=3, routed)           0.953     6.578    soc_i2c_unit/phase_gen/counter[5]
    SLICE_X64Y95         LUT4 (Prop_lut4_I0_O)        0.295     6.873 r  soc_i2c_unit/phase_gen/tick_i_2/O
                         net (fo=2, routed)           0.300     7.173    soc_i2c_unit/phase_gen/tick_i_2_n_0
    SLICE_X65Y96         LUT6 (Prop_lut6_I1_O)        0.124     7.297 r  soc_i2c_unit/phase_gen/counter[7]_i_3/O
                         net (fo=10, routed)          0.668     7.965    soc_i2c_unit/phase_gen/counter[7]_i_3_n_0
    SLICE_X64Y96         LUT3 (Prop_lut3_I0_O)        0.153     8.118 r  soc_i2c_unit/phase_gen/counter[1]_i_1/O
                         net (fo=1, routed)           0.572     8.689    soc_i2c_unit/phase_gen/counter[1]_i_1_n_0
    SLICE_X64Y96         FDCE                                         r  soc_i2c_unit/phase_gen/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.509    14.850    soc_i2c_unit/phase_gen/clk_IBUF_BUFG
    SLICE_X64Y96         FDCE                                         r  soc_i2c_unit/phase_gen/counter_reg[1]/C
                         clock pessimism              0.297    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X64Y96         FDCE (Setup_fdce_C_D)       -0.237    14.875    soc_i2c_unit/phase_gen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                          -8.689    
  -------------------------------------------------------------------
                         slack                                  6.185    

Slack (MET) :             6.189ns  (required time - arrival time)
  Source:                 soc_i2c_unit/state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_i2c_unit/dr_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.781ns  (logic 0.890ns (23.540%)  route 2.891ns (76.460%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.626     5.147    soc_i2c_unit/clk_IBUF_BUFG
    SLICE_X60Y99         FDCE                                         r  soc_i2c_unit/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDCE (Prop_fdce_C_Q)         0.518     5.665 r  soc_i2c_unit/state_reg[3]/Q
                         net (fo=29, routed)          1.262     6.927    soc_i2c_unit/state_reg_n_0_[3]
    SLICE_X60Y96         LUT2 (Prop_lut2_I0_O)        0.124     7.051 r  soc_i2c_unit/dr_reg[7]_i_5/O
                         net (fo=1, routed)           0.791     7.842    soc_i2c_unit/phase_gen/dr_reg_reg[4]_0
    SLICE_X59Y96         LUT6 (Prop_lut6_I1_O)        0.124     7.966 r  soc_i2c_unit/phase_gen/dr_reg[7]_i_3/O
                         net (fo=4, routed)           0.838     8.804    soc_i2c_unit/phase_gen_n_2
    SLICE_X58Y95         LUT6 (Prop_lut6_I2_O)        0.124     8.928 r  soc_i2c_unit/dr_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     8.928    soc_i2c_unit/dr_reg[5]_i_1_n_0
    SLICE_X58Y95         FDCE                                         r  soc_i2c_unit/dr_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.508    14.849    soc_i2c_unit/clk_IBUF_BUFG
    SLICE_X58Y95         FDCE                                         r  soc_i2c_unit/dr_reg_reg[5]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X58Y95         FDCE (Setup_fdce_C_D)        0.031    15.117    soc_i2c_unit/dr_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                          -8.928    
  -------------------------------------------------------------------
                         slack                                  6.189    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 soc_i2c_unit/dr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_i2c_unit/data_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.592     1.475    soc_i2c_unit/clk_IBUF_BUFG
    SLICE_X61Y95         FDCE                                         r  soc_i2c_unit/dr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y95         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  soc_i2c_unit/dr_reg_reg[0]/Q
                         net (fo=3, routed)           0.110     1.727    soc_i2c_unit/dr_reg[0]
    SLICE_X60Y95         LUT2 (Prop_lut2_I1_O)        0.045     1.772 r  soc_i2c_unit/data_out[0]_i_1/O
                         net (fo=1, routed)           0.000     1.772    soc_i2c_unit/data_out[0]_i_1_n_0
    SLICE_X60Y95         FDCE                                         r  soc_i2c_unit/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.861     1.989    soc_i2c_unit/clk_IBUF_BUFG
    SLICE_X60Y95         FDCE                                         r  soc_i2c_unit/data_out_reg[0]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X60Y95         FDCE (Hold_fdce_C_D)         0.120     1.608    soc_i2c_unit/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 soc_i2c_unit/is_restart_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_i2c_unit/scl_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.209ns (77.695%)  route 0.060ns (22.305%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.593     1.476    soc_i2c_unit/clk_IBUF_BUFG
    SLICE_X60Y97         FDCE                                         r  soc_i2c_unit/is_restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y97         FDCE (Prop_fdce_C_Q)         0.164     1.640 f  soc_i2c_unit/is_restart_reg/Q
                         net (fo=2, routed)           0.060     1.700    soc_i2c_unit/phase_gen/is_restart
    SLICE_X61Y97         LUT6 (Prop_lut6_I4_O)        0.045     1.745 r  soc_i2c_unit/phase_gen/scl_reg_i_1/O
                         net (fo=1, routed)           0.000     1.745    soc_i2c_unit/scl_reg
    SLICE_X61Y97         FDPE                                         r  soc_i2c_unit/scl_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.863     1.990    soc_i2c_unit/clk_IBUF_BUFG
    SLICE_X61Y97         FDPE                                         r  soc_i2c_unit/scl_reg_reg/C
                         clock pessimism             -0.501     1.489    
    SLICE_X61Y97         FDPE (Hold_fdpe_C_D)         0.092     1.581    soc_i2c_unit/scl_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 soc_i2c_unit/phase_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_i2c_unit/phase_gen/tick_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.023%)  route 0.117ns (35.977%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.593     1.476    soc_i2c_unit/phase_gen/clk_IBUF_BUFG
    SLICE_X64Y96         FDCE                                         r  soc_i2c_unit/phase_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y96         FDCE (Prop_fdce_C_Q)         0.164     1.640 r  soc_i2c_unit/phase_gen/counter_reg[0]/Q
                         net (fo=9, routed)           0.117     1.758    soc_i2c_unit/phase_gen/counter[0]
    SLICE_X65Y96         LUT6 (Prop_lut6_I4_O)        0.045     1.803 r  soc_i2c_unit/phase_gen/tick_i_1/O
                         net (fo=1, routed)           0.000     1.803    soc_i2c_unit/phase_gen/tick_i_1_n_0
    SLICE_X65Y96         FDCE                                         r  soc_i2c_unit/phase_gen/tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.863     1.991    soc_i2c_unit/phase_gen/clk_IBUF_BUFG
    SLICE_X65Y96         FDCE                                         r  soc_i2c_unit/phase_gen/tick_reg/C
                         clock pessimism             -0.502     1.489    
    SLICE_X65Y96         FDCE (Hold_fdce_C_D)         0.092     1.581    soc_i2c_unit/phase_gen/tick_reg
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 soc_i2c_unit/next_restart_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_i2c_unit/is_restart_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.788%)  route 0.173ns (48.212%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.593     1.476    soc_i2c_unit/clk_IBUF_BUFG
    SLICE_X61Y97         FDCE                                         r  soc_i2c_unit/next_restart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y97         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  soc_i2c_unit/next_restart_reg/Q
                         net (fo=9, routed)           0.173     1.790    soc_i2c_unit/phase_gen/next_restart
    SLICE_X60Y97         LUT5 (Prop_lut5_I2_O)        0.045     1.835 r  soc_i2c_unit/phase_gen/is_restart_i_1/O
                         net (fo=1, routed)           0.000     1.835    soc_i2c_unit/phase_gen_n_22
    SLICE_X60Y97         FDCE                                         r  soc_i2c_unit/is_restart_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.863     1.990    soc_i2c_unit/clk_IBUF_BUFG
    SLICE_X60Y97         FDCE                                         r  soc_i2c_unit/is_restart_reg/C
                         clock pessimism             -0.501     1.489    
    SLICE_X60Y97         FDCE (Hold_fdce_C_D)         0.121     1.610    soc_i2c_unit/is_restart_reg
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 soc_i2c_unit/phase_gen/phase_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_i2c_unit/phase_gen/phase_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.593     1.476    soc_i2c_unit/phase_gen/clk_IBUF_BUFG
    SLICE_X63Y95         FDCE                                         r  soc_i2c_unit/phase_gen/phase_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  soc_i2c_unit/phase_gen/phase_reg[0]/Q
                         net (fo=16, routed)          0.168     1.785    soc_i2c_unit/phase_gen/phase[0]
    SLICE_X63Y95         LUT4 (Prop_lut4_I1_O)        0.042     1.827 r  soc_i2c_unit/phase_gen/phase[1]_i_1/O
                         net (fo=1, routed)           0.000     1.827    soc_i2c_unit/phase_gen/phase[1]_i_1_n_0
    SLICE_X63Y95         FDCE                                         r  soc_i2c_unit/phase_gen/phase_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.863     1.991    soc_i2c_unit/phase_gen/clk_IBUF_BUFG
    SLICE_X63Y95         FDCE                                         r  soc_i2c_unit/phase_gen/phase_reg[1]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X63Y95         FDCE (Hold_fdce_C_D)         0.107     1.583    soc_i2c_unit/phase_gen/phase_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 soc_i2c_unit/phase_gen/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_i2c_unit/phase_gen/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.593     1.476    soc_i2c_unit/phase_gen/clk_IBUF_BUFG
    SLICE_X64Y95         FDCE                                         r  soc_i2c_unit/phase_gen/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y95         FDCE (Prop_fdce_C_Q)         0.164     1.640 r  soc_i2c_unit/phase_gen/counter_reg[6]/Q
                         net (fo=3, routed)           0.174     1.814    soc_i2c_unit/phase_gen/counter[6]
    SLICE_X64Y95         LUT4 (Prop_lut4_I1_O)        0.043     1.857 r  soc_i2c_unit/phase_gen/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.857    soc_i2c_unit/phase_gen/counter[7]_i_1_n_0
    SLICE_X64Y95         FDCE                                         r  soc_i2c_unit/phase_gen/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.863     1.991    soc_i2c_unit/phase_gen/clk_IBUF_BUFG
    SLICE_X64Y95         FDCE                                         r  soc_i2c_unit/phase_gen/counter_reg[7]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X64Y95         FDCE (Hold_fdce_C_D)         0.131     1.607    soc_i2c_unit/phase_gen/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 soc_i2c_unit/next_nack_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_i2c_unit/state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.186ns (45.389%)  route 0.224ns (54.611%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.594     1.477    soc_i2c_unit/clk_IBUF_BUFG
    SLICE_X62Y98         FDCE                                         r  soc_i2c_unit/next_nack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y98         FDCE (Prop_fdce_C_Q)         0.141     1.618 f  soc_i2c_unit/next_nack_reg/Q
                         net (fo=8, routed)           0.224     1.842    soc_i2c_unit/phase_gen/next_nack_reg
    SLICE_X60Y98         LUT6 (Prop_lut6_I5_O)        0.045     1.887 r  soc_i2c_unit/phase_gen/state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.887    soc_i2c_unit/phase_gen_n_7
    SLICE_X60Y98         FDCE                                         r  soc_i2c_unit/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.863     1.990    soc_i2c_unit/clk_IBUF_BUFG
    SLICE_X60Y98         FDCE                                         r  soc_i2c_unit/state_reg[0]/C
                         clock pessimism             -0.478     1.512    
    SLICE_X60Y98         FDCE (Hold_fdce_C_D)         0.121     1.633    soc_i2c_unit/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 soc_i2c_unit/phase_gen/tick_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_i2c_unit/done_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.362%)  route 0.176ns (48.638%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.593     1.476    soc_i2c_unit/phase_gen/clk_IBUF_BUFG
    SLICE_X65Y96         FDCE                                         r  soc_i2c_unit/phase_gen/tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y96         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  soc_i2c_unit/phase_gen/tick_reg/Q
                         net (fo=18, routed)          0.176     1.793    soc_i2c_unit/phase_gen/phase_tick
    SLICE_X63Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.838 r  soc_i2c_unit/phase_gen/done_i_2/O
                         net (fo=1, routed)           0.000     1.838    soc_i2c_unit/phase_gen_n_1
    SLICE_X63Y96         FDCE                                         r  soc_i2c_unit/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.863     1.991    soc_i2c_unit/clk_IBUF_BUFG
    SLICE_X63Y96         FDCE                                         r  soc_i2c_unit/done_reg/C
                         clock pessimism             -0.499     1.492    
    SLICE_X63Y96         FDCE (Hold_fdce_C_D)         0.091     1.583    soc_i2c_unit/done_reg
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 soc_i2c_unit/phase_gen/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_i2c_unit/phase_gen/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.593     1.476    soc_i2c_unit/phase_gen/clk_IBUF_BUFG
    SLICE_X64Y95         FDCE                                         r  soc_i2c_unit/phase_gen/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y95         FDCE (Prop_fdce_C_Q)         0.164     1.640 r  soc_i2c_unit/phase_gen/counter_reg[6]/Q
                         net (fo=3, routed)           0.174     1.814    soc_i2c_unit/phase_gen/counter[6]
    SLICE_X64Y95         LUT3 (Prop_lut3_I1_O)        0.045     1.859 r  soc_i2c_unit/phase_gen/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.859    soc_i2c_unit/phase_gen/counter[6]_i_1_n_0
    SLICE_X64Y95         FDCE                                         r  soc_i2c_unit/phase_gen/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.863     1.991    soc_i2c_unit/phase_gen/clk_IBUF_BUFG
    SLICE_X64Y95         FDCE                                         r  soc_i2c_unit/phase_gen/counter_reg[6]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X64Y95         FDCE (Hold_fdce_C_D)         0.120     1.596    soc_i2c_unit/phase_gen/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 soc_i2c_unit/phase_gen/phase_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_i2c_unit/phase_gen/phase_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.593     1.476    soc_i2c_unit/phase_gen/clk_IBUF_BUFG
    SLICE_X63Y95         FDCE                                         r  soc_i2c_unit/phase_gen/phase_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  soc_i2c_unit/phase_gen/phase_reg[0]/Q
                         net (fo=16, routed)          0.168     1.785    soc_i2c_unit/phase_gen/phase[0]
    SLICE_X63Y95         LUT3 (Prop_lut3_I2_O)        0.045     1.830 r  soc_i2c_unit/phase_gen/phase[0]_i_1/O
                         net (fo=1, routed)           0.000     1.830    soc_i2c_unit/phase_gen/phase[0]_i_1_n_0
    SLICE_X63Y95         FDCE                                         r  soc_i2c_unit/phase_gen/phase_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.863     1.991    soc_i2c_unit/phase_gen/clk_IBUF_BUFG
    SLICE_X63Y95         FDCE                                         r  soc_i2c_unit/phase_gen/phase_reg[0]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X63Y95         FDCE (Hold_fdce_C_D)         0.091     1.567    soc_i2c_unit/phase_gen/phase_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y97   soc_i2c_unit/ack_error_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y97   soc_i2c_unit/bit_cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y97   soc_i2c_unit/bit_cnt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y97   soc_i2c_unit/bit_cnt_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y97   soc_i2c_unit/busy_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y95   soc_i2c_unit/data_out_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y94   soc_i2c_unit/data_out_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y94   soc_i2c_unit/data_out_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y94   soc_i2c_unit/data_out_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y97   soc_i2c_unit/ack_error_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y97   soc_i2c_unit/ack_error_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y97   soc_i2c_unit/bit_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y97   soc_i2c_unit/bit_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y97   soc_i2c_unit/bit_cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y97   soc_i2c_unit/bit_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y97   soc_i2c_unit/bit_cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y97   soc_i2c_unit/bit_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y97   soc_i2c_unit/busy_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y97   soc_i2c_unit/busy_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y97   soc_i2c_unit/ack_error_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y97   soc_i2c_unit/ack_error_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y97   soc_i2c_unit/bit_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y97   soc_i2c_unit/bit_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y97   soc_i2c_unit/bit_cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y97   soc_i2c_unit/bit_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y97   soc_i2c_unit/bit_cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y97   soc_i2c_unit/bit_cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y97   soc_i2c_unit/busy_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y97   soc_i2c_unit/busy_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_i2c_unit/data_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bus_data_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.739ns  (logic 3.956ns (40.627%)  route 5.782ns (59.373%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.625     5.146    soc_i2c_unit/clk_IBUF_BUFG
    SLICE_X59Y94         FDCE                                         r  soc_i2c_unit/data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y94         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  soc_i2c_unit/data_out_reg[7]/Q
                         net (fo=1, routed)           5.782    11.384    bus_data_out_OBUF[7]
    R18                  OBUF (Prop_obuf_I_O)         3.500    14.884 r  bus_data_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.884    bus_data_out[7]
    R18                                                               r  bus_data_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_i2c_unit/data_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bus_data_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.618ns  (logic 4.086ns (42.485%)  route 5.532ns (57.515%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.625     5.146    soc_i2c_unit/clk_IBUF_BUFG
    SLICE_X58Y94         FDCE                                         r  soc_i2c_unit/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDCE (Prop_fdce_C_Q)         0.419     5.565 r  soc_i2c_unit/data_out_reg[2]/Q
                         net (fo=1, routed)           5.532    11.097    bus_data_out_OBUF[2]
    N17                  OBUF (Prop_obuf_I_O)         3.667    14.764 r  bus_data_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.764    bus_data_out[2]
    N17                                                               r  bus_data_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_i2c_unit/data_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bus_data_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.508ns  (logic 4.122ns (43.354%)  route 5.386ns (56.646%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.625     5.146    soc_i2c_unit/clk_IBUF_BUFG
    SLICE_X58Y94         FDCE                                         r  soc_i2c_unit/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDCE (Prop_fdce_C_Q)         0.419     5.565 r  soc_i2c_unit/data_out_reg[4]/Q
                         net (fo=1, routed)           5.386    10.951    bus_data_out_OBUF[4]
    L17                  OBUF (Prop_obuf_I_O)         3.703    14.653 r  bus_data_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.653    bus_data_out[4]
    L17                                                               r  bus_data_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_i2c_unit/data_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bus_data_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.378ns  (logic 3.970ns (42.332%)  route 5.408ns (57.668%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.625     5.146    soc_i2c_unit/clk_IBUF_BUFG
    SLICE_X58Y94         FDCE                                         r  soc_i2c_unit/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  soc_i2c_unit/data_out_reg[3]/Q
                         net (fo=1, routed)           5.408    11.010    bus_data_out_OBUF[3]
    P18                  OBUF (Prop_obuf_I_O)         3.514    14.524 r  bus_data_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.524    bus_data_out[3]
    P18                                                               r  bus_data_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_i2c_unit/data_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bus_data_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.330ns  (logic 3.975ns (42.602%)  route 5.355ns (57.398%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.625     5.146    soc_i2c_unit/clk_IBUF_BUFG
    SLICE_X58Y94         FDCE                                         r  soc_i2c_unit/data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  soc_i2c_unit/data_out_reg[5]/Q
                         net (fo=1, routed)           5.355    10.957    bus_data_out_OBUF[5]
    M19                  OBUF (Prop_obuf_I_O)         3.519    14.476 r  bus_data_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.476    bus_data_out[5]
    M19                                                               r  bus_data_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_i2c_unit/data_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bus_data_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.251ns  (logic 3.964ns (42.849%)  route 5.287ns (57.151%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.625     5.146    soc_i2c_unit/clk_IBUF_BUFG
    SLICE_X58Y94         FDCE                                         r  soc_i2c_unit/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDCE (Prop_fdce_C_Q)         0.456     5.602 r  soc_i2c_unit/data_out_reg[1]/Q
                         net (fo=1, routed)           5.287    10.889    bus_data_out_OBUF[1]
    M18                  OBUF (Prop_obuf_I_O)         3.508    14.396 r  bus_data_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.396    bus_data_out[1]
    M18                                                               r  bus_data_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_i2c_unit/data_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bus_data_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.123ns  (logic 4.089ns (44.816%)  route 5.035ns (55.184%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.625     5.146    soc_i2c_unit/clk_IBUF_BUFG
    SLICE_X58Y94         FDCE                                         r  soc_i2c_unit/data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDCE (Prop_fdce_C_Q)         0.419     5.565 r  soc_i2c_unit/data_out_reg[6]/Q
                         net (fo=1, routed)           5.035    10.599    bus_data_out_OBUF[6]
    P17                  OBUF (Prop_obuf_I_O)         3.670    14.269 r  bus_data_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.269    bus_data_out[6]
    P17                                                               r  bus_data_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_i2c_unit/data_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bus_data_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.042ns  (logic 4.055ns (44.844%)  route 4.987ns (55.156%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.625     5.146    soc_i2c_unit/clk_IBUF_BUFG
    SLICE_X60Y95         FDCE                                         r  soc_i2c_unit/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y95         FDCE (Prop_fdce_C_Q)         0.518     5.664 r  soc_i2c_unit/data_out_reg[0]/Q
                         net (fo=1, routed)           4.987    10.651    bus_data_out_OBUF[0]
    K17                  OBUF (Prop_obuf_I_O)         3.537    14.188 r  bus_data_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.188    bus_data_out[0]
    K17                                                               r  bus_data_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_i2c_unit/ack_error_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            status_error
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.888ns  (logic 4.027ns (68.389%)  route 1.861ns (31.611%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.627     5.148    soc_i2c_unit/clk_IBUF_BUFG
    SLICE_X64Y97         FDCE                                         r  soc_i2c_unit/ack_error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y97         FDCE (Prop_fdce_C_Q)         0.518     5.666 r  soc_i2c_unit/ack_error_reg/Q
                         net (fo=8, routed)           1.861     7.527    status_error_OBUF
    H2                   OBUF (Prop_obuf_I_O)         3.509    11.036 r  status_error_OBUF_inst/O
                         net (fo=0)                   0.000    11.036    status_error
    H2                                                                r  status_error (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_i2c_unit/busy_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            status_busy
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.831ns  (logic 3.961ns (67.926%)  route 1.870ns (32.074%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.627     5.148    soc_i2c_unit/clk_IBUF_BUFG
    SLICE_X63Y97         FDCE                                         r  soc_i2c_unit/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y97         FDCE (Prop_fdce_C_Q)         0.456     5.604 r  soc_i2c_unit/busy_reg/Q
                         net (fo=6, routed)           1.870     7.474    status_busy_OBUF
    H1                   OBUF (Prop_obuf_I_O)         3.505    10.979 r  status_busy_OBUF_inst/O
                         net (fo=0)                   0.000    10.979    status_busy
    H1                                                                r  status_busy (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_i2c_unit/sda_oe_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_sda
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.619ns  (logic 0.965ns (59.599%)  route 0.654ns (40.401%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.594     1.477    soc_i2c_unit/clk_IBUF_BUFG
    SLICE_X62Y98         FDPE                                         r  soc_i2c_unit/sda_oe_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y98         FDPE (Prop_fdpe_C_Q)         0.141     1.618 r  soc_i2c_unit/sda_oe_reg_reg/Q
                         net (fo=3, routed)           0.654     2.272    i2c_sda_IOBUF_inst/T
    G2                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.096 r  i2c_sda_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.096    i2c_sda
    G2                                                                r  i2c_sda (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_i2c_unit/scl_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_scl
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.737ns  (logic 1.349ns (77.663%)  route 0.388ns (22.337%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.593     1.476    soc_i2c_unit/clk_IBUF_BUFG
    SLICE_X61Y97         FDPE                                         r  soc_i2c_unit/scl_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y97         FDPE (Prop_fdpe_C_Q)         0.141     1.617 r  soc_i2c_unit/scl_reg_reg/Q
                         net (fo=1, routed)           0.388     2.005    i2c_scl_OBUF
    G3                   OBUF (Prop_obuf_I_O)         1.208     3.213 r  i2c_scl_OBUF_inst/O
                         net (fo=0)                   0.000     3.213    i2c_scl
    G3                                                                r  i2c_scl (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_i2c_unit/done_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            status_done
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.761ns  (logic 1.349ns (76.582%)  route 0.412ns (23.418%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.593     1.476    soc_i2c_unit/clk_IBUF_BUFG
    SLICE_X63Y96         FDCE                                         r  soc_i2c_unit/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y96         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  soc_i2c_unit/done_reg/Q
                         net (fo=1, routed)           0.412     2.030    status_done_OBUF
    K2                   OBUF (Prop_obuf_I_O)         1.208     3.238 r  status_done_OBUF_inst/O
                         net (fo=0)                   0.000     3.238    status_done
    K2                                                                r  status_done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_i2c_unit/busy_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            status_busy
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.783ns  (logic 1.347ns (75.537%)  route 0.436ns (24.463%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.594     1.477    soc_i2c_unit/clk_IBUF_BUFG
    SLICE_X63Y97         FDCE                                         r  soc_i2c_unit/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y97         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  soc_i2c_unit/busy_reg/Q
                         net (fo=6, routed)           0.436     2.054    status_busy_OBUF
    H1                   OBUF (Prop_obuf_I_O)         1.206     3.260 r  status_busy_OBUF_inst/O
                         net (fo=0)                   0.000     3.260    status_busy
    H1                                                                r  status_busy (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_i2c_unit/ack_error_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            status_error
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.798ns  (logic 1.374ns (76.404%)  route 0.424ns (23.596%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.594     1.477    soc_i2c_unit/clk_IBUF_BUFG
    SLICE_X64Y97         FDCE                                         r  soc_i2c_unit/ack_error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y97         FDCE (Prop_fdce_C_Q)         0.164     1.641 r  soc_i2c_unit/ack_error_reg/Q
                         net (fo=8, routed)           0.424     2.066    status_error_OBUF
    H2                   OBUF (Prop_obuf_I_O)         1.210     3.275 r  status_error_OBUF_inst/O
                         net (fo=0)                   0.000     3.275    status_error
    H2                                                                r  status_error (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_i2c_unit/data_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bus_data_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.258ns  (logic 1.402ns (43.024%)  route 1.856ns (56.976%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.592     1.475    soc_i2c_unit/clk_IBUF_BUFG
    SLICE_X60Y95         FDCE                                         r  soc_i2c_unit/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y95         FDCE (Prop_fdce_C_Q)         0.164     1.639 r  soc_i2c_unit/data_out_reg[0]/Q
                         net (fo=1, routed)           1.856     3.495    bus_data_out_OBUF[0]
    K17                  OBUF (Prop_obuf_I_O)         1.238     4.733 r  bus_data_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.733    bus_data_out[0]
    K17                                                               r  bus_data_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_i2c_unit/data_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bus_data_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.261ns  (logic 1.379ns (42.277%)  route 1.883ns (57.723%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.592     1.475    soc_i2c_unit/clk_IBUF_BUFG
    SLICE_X58Y94         FDCE                                         r  soc_i2c_unit/data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDCE (Prop_fdce_C_Q)         0.128     1.603 r  soc_i2c_unit/data_out_reg[6]/Q
                         net (fo=1, routed)           1.883     3.486    bus_data_out_OBUF[6]
    P17                  OBUF (Prop_obuf_I_O)         1.251     4.737 r  bus_data_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.737    bus_data_out[6]
    P17                                                               r  bus_data_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_i2c_unit/data_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bus_data_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.434ns  (logic 1.361ns (39.628%)  route 2.073ns (60.372%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.592     1.475    soc_i2c_unit/clk_IBUF_BUFG
    SLICE_X58Y94         FDCE                                         r  soc_i2c_unit/data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  soc_i2c_unit/data_out_reg[5]/Q
                         net (fo=1, routed)           2.073     3.690    bus_data_out_OBUF[5]
    M19                  OBUF (Prop_obuf_I_O)         1.220     4.910 r  bus_data_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.910    bus_data_out[5]
    M19                                                               r  bus_data_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_i2c_unit/data_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bus_data_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.471ns  (logic 1.356ns (39.064%)  route 2.115ns (60.936%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.592     1.475    soc_i2c_unit/clk_IBUF_BUFG
    SLICE_X58Y94         FDCE                                         r  soc_i2c_unit/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  soc_i2c_unit/data_out_reg[3]/Q
                         net (fo=1, routed)           2.115     3.731    bus_data_out_OBUF[3]
    P18                  OBUF (Prop_obuf_I_O)         1.215     4.947 r  bus_data_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.947    bus_data_out[3]
    P18                                                               r  bus_data_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_i2c_unit/data_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bus_data_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.477ns  (logic 1.350ns (38.828%)  route 2.127ns (61.172%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.592     1.475    soc_i2c_unit/clk_IBUF_BUFG
    SLICE_X58Y94         FDCE                                         r  soc_i2c_unit/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  soc_i2c_unit/data_out_reg[1]/Q
                         net (fo=1, routed)           2.127     3.743    bus_data_out_OBUF[1]
    M18                  OBUF (Prop_obuf_I_O)         1.209     4.952 r  bus_data_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.952    bus_data_out[1]
    M18                                                               r  bus_data_out[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay            68 Endpoints
Min Delay            68 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ctrl_reset
                            (input port)
  Destination:            soc_i2c_unit/bit_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.638ns  (logic 1.441ns (18.869%)  route 6.197ns (81.131%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  ctrl_reset (IN)
                         net (fo=0)                   0.000     0.000    ctrl_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  ctrl_reset_IBUF_inst/O
                         net (fo=46, routed)          6.197     7.638    soc_i2c_unit/ctrl_reset_IBUF
    SLICE_X59Y97         FDCE                                         f  soc_i2c_unit/bit_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.509     4.850    soc_i2c_unit/clk_IBUF_BUFG
    SLICE_X59Y97         FDCE                                         r  soc_i2c_unit/bit_cnt_reg[1]/C

Slack:                    inf
  Source:                 ctrl_reset
                            (input port)
  Destination:            soc_i2c_unit/bit_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.638ns  (logic 1.441ns (18.869%)  route 6.197ns (81.131%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  ctrl_reset (IN)
                         net (fo=0)                   0.000     0.000    ctrl_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  ctrl_reset_IBUF_inst/O
                         net (fo=46, routed)          6.197     7.638    soc_i2c_unit/ctrl_reset_IBUF
    SLICE_X59Y97         FDCE                                         f  soc_i2c_unit/bit_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.509     4.850    soc_i2c_unit/clk_IBUF_BUFG
    SLICE_X59Y97         FDCE                                         r  soc_i2c_unit/bit_cnt_reg[2]/C

Slack:                    inf
  Source:                 ctrl_reset
                            (input port)
  Destination:            soc_i2c_unit/next_write_reg/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.497ns  (logic 1.441ns (19.225%)  route 6.056ns (80.775%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  ctrl_reset (IN)
                         net (fo=0)                   0.000     0.000    ctrl_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  ctrl_reset_IBUF_inst/O
                         net (fo=46, routed)          6.056     7.497    soc_i2c_unit/ctrl_reset_IBUF
    SLICE_X62Y97         FDCE                                         f  soc_i2c_unit/next_write_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.510     4.851    soc_i2c_unit/clk_IBUF_BUFG
    SLICE_X62Y97         FDCE                                         r  soc_i2c_unit/next_write_reg/C

Slack:                    inf
  Source:                 ctrl_reset
                            (input port)
  Destination:            soc_i2c_unit/busy_reg/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.493ns  (logic 1.441ns (19.236%)  route 6.051ns (80.764%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  ctrl_reset (IN)
                         net (fo=0)                   0.000     0.000    ctrl_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  ctrl_reset_IBUF_inst/O
                         net (fo=46, routed)          6.051     7.493    soc_i2c_unit/ctrl_reset_IBUF
    SLICE_X63Y97         FDCE                                         f  soc_i2c_unit/busy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.510     4.851    soc_i2c_unit/clk_IBUF_BUFG
    SLICE_X63Y97         FDCE                                         r  soc_i2c_unit/busy_reg/C

Slack:                    inf
  Source:                 ctrl_reset
                            (input port)
  Destination:            soc_i2c_unit/next_nack_reg/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.342ns  (logic 1.441ns (19.630%)  route 5.901ns (80.370%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  ctrl_reset (IN)
                         net (fo=0)                   0.000     0.000    ctrl_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  ctrl_reset_IBUF_inst/O
                         net (fo=46, routed)          5.901     7.342    soc_i2c_unit/ctrl_reset_IBUF
    SLICE_X62Y98         FDCE                                         f  soc_i2c_unit/next_nack_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.510     4.851    soc_i2c_unit/clk_IBUF_BUFG
    SLICE_X62Y98         FDCE                                         r  soc_i2c_unit/next_nack_reg/C

Slack:                    inf
  Source:                 ctrl_reset
                            (input port)
  Destination:            soc_i2c_unit/sda_oe_reg_reg/PRE
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.342ns  (logic 1.441ns (19.630%)  route 5.901ns (80.370%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  ctrl_reset (IN)
                         net (fo=0)                   0.000     0.000    ctrl_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  ctrl_reset_IBUF_inst/O
                         net (fo=46, routed)          5.901     7.342    soc_i2c_unit/ctrl_reset_IBUF
    SLICE_X62Y98         FDPE                                         f  soc_i2c_unit/sda_oe_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.510     4.851    soc_i2c_unit/clk_IBUF_BUFG
    SLICE_X62Y98         FDPE                                         r  soc_i2c_unit/sda_oe_reg_reg/C

Slack:                    inf
  Source:                 ctrl_reset
                            (input port)
  Destination:            soc_i2c_unit/data_out_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.337ns  (logic 1.441ns (19.645%)  route 5.896ns (80.355%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  ctrl_reset (IN)
                         net (fo=0)                   0.000     0.000    ctrl_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  ctrl_reset_IBUF_inst/O
                         net (fo=46, routed)          5.896     7.337    soc_i2c_unit/ctrl_reset_IBUF
    SLICE_X60Y95         FDCE                                         f  soc_i2c_unit/data_out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.508     4.849    soc_i2c_unit/clk_IBUF_BUFG
    SLICE_X60Y95         FDCE                                         r  soc_i2c_unit/data_out_reg[0]/C

Slack:                    inf
  Source:                 ctrl_reset
                            (input port)
  Destination:            soc_i2c_unit/dr_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.337ns  (logic 1.441ns (19.645%)  route 5.896ns (80.355%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  ctrl_reset (IN)
                         net (fo=0)                   0.000     0.000    ctrl_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  ctrl_reset_IBUF_inst/O
                         net (fo=46, routed)          5.896     7.337    soc_i2c_unit/ctrl_reset_IBUF
    SLICE_X61Y95         FDCE                                         f  soc_i2c_unit/dr_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.508     4.849    soc_i2c_unit/clk_IBUF_BUFG
    SLICE_X61Y95         FDCE                                         r  soc_i2c_unit/dr_reg_reg[0]/C

Slack:                    inf
  Source:                 ctrl_reset
                            (input port)
  Destination:            soc_i2c_unit/phase_gen/phase_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.234ns  (logic 1.441ns (19.923%)  route 5.793ns (80.077%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  ctrl_reset (IN)
                         net (fo=0)                   0.000     0.000    ctrl_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  ctrl_reset_IBUF_inst/O
                         net (fo=46, routed)          5.793     7.234    soc_i2c_unit/phase_gen/ctrl_reset_IBUF
    SLICE_X63Y95         FDCE                                         f  soc_i2c_unit/phase_gen/phase_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.509     4.850    soc_i2c_unit/phase_gen/clk_IBUF_BUFG
    SLICE_X63Y95         FDCE                                         r  soc_i2c_unit/phase_gen/phase_reg[0]/C

Slack:                    inf
  Source:                 ctrl_reset
                            (input port)
  Destination:            soc_i2c_unit/phase_gen/phase_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.234ns  (logic 1.441ns (19.923%)  route 5.793ns (80.077%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  ctrl_reset (IN)
                         net (fo=0)                   0.000     0.000    ctrl_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  ctrl_reset_IBUF_inst/O
                         net (fo=46, routed)          5.793     7.234    soc_i2c_unit/phase_gen/ctrl_reset_IBUF
    SLICE_X63Y95         FDCE                                         f  soc_i2c_unit/phase_gen/phase_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.509     4.850    soc_i2c_unit/phase_gen/clk_IBUF_BUFG
    SLICE_X63Y95         FDCE                                         r  soc_i2c_unit/phase_gen/phase_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i2c_sda
                            (input port)
  Destination:            soc_i2c_unit/ack_error_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.725ns  (logic 0.248ns (34.247%)  route 0.477ns (65.753%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G2                                                0.000     0.000 r  i2c_sda (INOUT)
                         net (fo=1, unset)            0.000     0.000    i2c_sda_IOBUF_inst/IO
    G2                   IBUF (Prop_ibuf_I_O)         0.203     0.203 r  i2c_sda_IOBUF_inst/IBUF/O
                         net (fo=9, routed)           0.477     0.680    soc_i2c_unit/phase_gen/i2c_sda_IBUF
    SLICE_X64Y97         LUT6 (Prop_lut6_I0_O)        0.045     0.725 r  soc_i2c_unit/phase_gen/ack_error_i_1/O
                         net (fo=1, routed)           0.000     0.725    soc_i2c_unit/phase_gen_n_16
    SLICE_X64Y97         FDCE                                         r  soc_i2c_unit/ack_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.864     1.992    soc_i2c_unit/clk_IBUF_BUFG
    SLICE_X64Y97         FDCE                                         r  soc_i2c_unit/ack_error_reg/C

Slack:                    inf
  Source:                 ctrl_stop
                            (input port)
  Destination:            soc_i2c_unit/next_stop_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.838ns  (logic 0.274ns (32.731%)  route 0.564ns (67.269%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  ctrl_stop (IN)
                         net (fo=0)                   0.000     0.000    ctrl_stop
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  ctrl_stop_IBUF_inst/O
                         net (fo=7, routed)           0.564     0.793    soc_i2c_unit/phase_gen/ctrl_stop_IBUF
    SLICE_X62Y96         LUT6 (Prop_lut6_I0_O)        0.045     0.838 r  soc_i2c_unit/phase_gen/next_stop_i_1/O
                         net (fo=1, routed)           0.000     0.838    soc_i2c_unit/phase_gen_n_21
    SLICE_X62Y96         FDCE                                         r  soc_i2c_unit/next_stop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.863     1.991    soc_i2c_unit/clk_IBUF_BUFG
    SLICE_X62Y96         FDCE                                         r  soc_i2c_unit/next_stop_reg/C

Slack:                    inf
  Source:                 ctrl_rw
                            (input port)
  Destination:            soc_i2c_unit/next_write_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.920ns  (logic 0.374ns (40.690%)  route 0.546ns (59.310%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  ctrl_rw (IN)
                         net (fo=0)                   0.000     0.000    ctrl_rw
    J2                   IBUF (Prop_ibuf_I_O)         0.221     0.221 f  ctrl_rw_IBUF_inst/O
                         net (fo=4, routed)           0.429     0.650    soc_i2c_unit/phase_gen/ctrl_rw_IBUF
    SLICE_X63Y96         LUT4 (Prop_lut4_I3_O)        0.046     0.696 r  soc_i2c_unit/phase_gen/next_write_i_4/O
                         net (fo=1, routed)           0.117     0.813    soc_i2c_unit/phase_gen/next_write_i_4_n_0
    SLICE_X62Y97         LUT6 (Prop_lut6_I3_O)        0.107     0.920 r  soc_i2c_unit/phase_gen/next_write_i_1/O
                         net (fo=1, routed)           0.000     0.920    soc_i2c_unit/phase_gen_n_19
    SLICE_X62Y97         FDCE                                         r  soc_i2c_unit/next_write_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.864     1.992    soc_i2c_unit/clk_IBUF_BUFG
    SLICE_X62Y97         FDCE                                         r  soc_i2c_unit/next_write_reg/C

Slack:                    inf
  Source:                 ctrl_start
                            (input port)
  Destination:            soc_i2c_unit/bit_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.969ns  (logic 0.308ns (31.830%)  route 0.660ns (68.170%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  ctrl_start (IN)
                         net (fo=0)                   0.000     0.000    ctrl_start
    J1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  ctrl_start_IBUF_inst/O
                         net (fo=20, routed)          0.610     0.828    soc_i2c_unit/ctrl_start_IBUF
    SLICE_X59Y97         LUT6 (Prop_lut6_I0_O)        0.045     0.873 r  soc_i2c_unit/bit_cnt[1]_i_2/O
                         net (fo=1, routed)           0.050     0.924    soc_i2c_unit/bit_cnt[1]
    SLICE_X59Y97         LUT5 (Prop_lut5_I0_O)        0.045     0.969 r  soc_i2c_unit/bit_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.969    soc_i2c_unit/bit_cnt[1]_i_1_n_0
    SLICE_X59Y97         FDCE                                         r  soc_i2c_unit/bit_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.863     1.990    soc_i2c_unit/clk_IBUF_BUFG
    SLICE_X59Y97         FDCE                                         r  soc_i2c_unit/bit_cnt_reg[1]/C

Slack:                    inf
  Source:                 ctrl_start
                            (input port)
  Destination:            soc_i2c_unit/next_restart_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.973ns  (logic 0.263ns (27.052%)  route 0.710ns (72.948%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  ctrl_start (IN)
                         net (fo=0)                   0.000     0.000    ctrl_start
    J1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  ctrl_start_IBUF_inst/O
                         net (fo=20, routed)          0.710     0.928    soc_i2c_unit/phase_gen/ctrl_start_IBUF
    SLICE_X61Y97         LUT6 (Prop_lut6_I2_O)        0.045     0.973 r  soc_i2c_unit/phase_gen/next_restart_i_1/O
                         net (fo=1, routed)           0.000     0.973    soc_i2c_unit/phase_gen_n_20
    SLICE_X61Y97         FDCE                                         r  soc_i2c_unit/next_restart_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.863     1.990    soc_i2c_unit/clk_IBUF_BUFG
    SLICE_X61Y97         FDCE                                         r  soc_i2c_unit/next_restart_reg/C

Slack:                    inf
  Source:                 i2c_sda
                            (input port)
  Destination:            soc_i2c_unit/dr_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.055ns  (logic 0.293ns (27.805%)  route 0.762ns (72.195%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G2                                                0.000     0.000 r  i2c_sda (INOUT)
                         net (fo=1, unset)            0.000     0.000    i2c_sda_IOBUF_inst/IO
    G2                   IBUF (Prop_ibuf_I_O)         0.203     0.203 r  i2c_sda_IOBUF_inst/IBUF/O
                         net (fo=9, routed)           0.429     0.632    soc_i2c_unit/i2c_sda_IBUF
    SLICE_X60Y98         LUT6 (Prop_lut6_I1_O)        0.045     0.677 r  soc_i2c_unit/dr_reg[4]_i_2/O
                         net (fo=1, routed)           0.333     1.010    soc_i2c_unit/dr_reg[4]_i_2_n_0
    SLICE_X58Y95         LUT6 (Prop_lut6_I0_O)        0.045     1.055 r  soc_i2c_unit/dr_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.055    soc_i2c_unit/dr_reg[4]_i_1_n_0
    SLICE_X58Y95         FDCE                                         r  soc_i2c_unit/dr_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.861     1.989    soc_i2c_unit/clk_IBUF_BUFG
    SLICE_X58Y95         FDCE                                         r  soc_i2c_unit/dr_reg_reg[4]/C

Slack:                    inf
  Source:                 ctrl_start
                            (input port)
  Destination:            soc_i2c_unit/bit_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.059ns  (logic 0.308ns (29.105%)  route 0.751ns (70.895%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  ctrl_start (IN)
                         net (fo=0)                   0.000     0.000    ctrl_start
    J1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  ctrl_start_IBUF_inst/O
                         net (fo=20, routed)          0.613     0.831    soc_i2c_unit/ctrl_start_IBUF
    SLICE_X59Y97         LUT6 (Prop_lut6_I0_O)        0.045     0.876 r  soc_i2c_unit/bit_cnt[2]_i_2/O
                         net (fo=1, routed)           0.138     1.014    soc_i2c_unit/bit_cnt[2]
    SLICE_X59Y97         LUT5 (Prop_lut5_I0_O)        0.045     1.059 r  soc_i2c_unit/bit_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.059    soc_i2c_unit/bit_cnt[2]_i_1_n_0
    SLICE_X59Y97         FDCE                                         r  soc_i2c_unit/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.863     1.990    soc_i2c_unit/clk_IBUF_BUFG
    SLICE_X59Y97         FDCE                                         r  soc_i2c_unit/bit_cnt_reg[2]/C

Slack:                    inf
  Source:                 i2c_sda
                            (input port)
  Destination:            soc_i2c_unit/dr_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.060ns  (logic 0.293ns (27.672%)  route 0.767ns (72.328%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G2                                                0.000     0.000 r  i2c_sda (INOUT)
                         net (fo=1, unset)            0.000     0.000    i2c_sda_IOBUF_inst/IO
    G2                   IBUF (Prop_ibuf_I_O)         0.203     0.203 r  i2c_sda_IOBUF_inst/IBUF/O
                         net (fo=9, routed)           0.570     0.774    soc_i2c_unit/i2c_sda_IBUF
    SLICE_X58Y97         LUT6 (Prop_lut6_I1_O)        0.045     0.819 r  soc_i2c_unit/dr_reg[7]_i_2/O
                         net (fo=1, routed)           0.197     1.015    soc_i2c_unit/dr_reg[7]_i_2_n_0
    SLICE_X58Y95         LUT6 (Prop_lut6_I0_O)        0.045     1.060 r  soc_i2c_unit/dr_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.060    soc_i2c_unit/dr_reg[7]_i_1_n_0
    SLICE_X58Y95         FDCE                                         r  soc_i2c_unit/dr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.861     1.989    soc_i2c_unit/clk_IBUF_BUFG
    SLICE_X58Y95         FDCE                                         r  soc_i2c_unit/dr_reg_reg[7]/C

Slack:                    inf
  Source:                 ctrl_rw
                            (input port)
  Destination:            soc_i2c_unit/next_read_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.110ns  (logic 0.311ns (28.045%)  route 0.799ns (71.955%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  ctrl_rw (IN)
                         net (fo=0)                   0.000     0.000    ctrl_rw
    J2                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  ctrl_rw_IBUF_inst/O
                         net (fo=4, routed)           0.684     0.905    soc_i2c_unit/phase_gen/ctrl_rw_IBUF
    SLICE_X61Y96         LUT5 (Prop_lut5_I1_O)        0.045     0.950 r  soc_i2c_unit/phase_gen/next_read_i_4/O
                         net (fo=1, routed)           0.115     1.065    soc_i2c_unit/phase_gen/next_read_i_4_n_0
    SLICE_X62Y96         LUT6 (Prop_lut6_I4_O)        0.045     1.110 r  soc_i2c_unit/phase_gen/next_read_i_1/O
                         net (fo=1, routed)           0.000     1.110    soc_i2c_unit/phase_gen_n_17
    SLICE_X62Y96         FDCE                                         r  soc_i2c_unit/next_read_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.863     1.991    soc_i2c_unit/clk_IBUF_BUFG
    SLICE_X62Y96         FDCE                                         r  soc_i2c_unit/next_read_reg/C

Slack:                    inf
  Source:                 ctrl_start
                            (input port)
  Destination:            soc_i2c_unit/dr_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.152ns  (logic 0.353ns (30.682%)  route 0.798ns (69.318%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  ctrl_start (IN)
                         net (fo=0)                   0.000     0.000    ctrl_start
    J1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  ctrl_start_IBUF_inst/O
                         net (fo=20, routed)          0.617     0.835    soc_i2c_unit/ctrl_start_IBUF
    SLICE_X61Y96         LUT2 (Prop_lut2_I1_O)        0.045     0.880 f  soc_i2c_unit/dr_reg[7]_i_7/O
                         net (fo=1, routed)           0.049     0.929    soc_i2c_unit/phase_gen/dr_reg_reg[0]
    SLICE_X61Y96         LUT6 (Prop_lut6_I0_O)        0.045     0.974 r  soc_i2c_unit/phase_gen/dr_reg[7]_i_4/O
                         net (fo=8, routed)           0.132     1.107    soc_i2c_unit/phase_gen_n_13
    SLICE_X58Y96         LUT6 (Prop_lut6_I1_O)        0.045     1.152 r  soc_i2c_unit/dr_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.152    soc_i2c_unit/dr_reg[3]_i_1_n_0
    SLICE_X58Y96         FDCE                                         r  soc_i2c_unit/dr_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.861     1.989    soc_i2c_unit/clk_IBUF_BUFG
    SLICE_X58Y96         FDCE                                         r  soc_i2c_unit/dr_reg_reg[3]/C





