{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1588087443451 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Simulator Quartus II 64-Bit " "Running Quartus II 64-Bit Simulator" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1588087443451 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 28 11:24:03 2020 " "Processing started: Tue Apr 28 11:24:03 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1588087443451 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1588087443451 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sim --simulation_results_format=VWF SimpleCPU_Template -c SimpleCPU_Template " "Command: quartus_sim --simulation_results_format=VWF SimpleCPU_Template -c SimpleCPU_Template" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1588087443451 ""}
{ "Info" "ISDB_SOURCE_VECTOR_FILE_USED" "C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/CPEFinalProject.vwf " "Using vector source file \"C:/Users/kk_la/Desktop/College Stuff/SPRING 2020/CPE 271/CPE Labs/ACTUAL FINAL PROJECT/CPEFinalProject.vwf\"" {  } {  } 0 324025 "Using vector source file \"%1!s!\"" 0 0 "Quartus II" 0 -1 1588087443681 ""}
{ "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_FOUND" "" "Inverted registers were found during simulation" { { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|SimpleCPU_Template\|memory_8_by_32:ramA\|Z_rtl_0_bypass\[12\] " "Register: \|SimpleCPU_Template\|memory_8_by_32:ramA\|Z_rtl_0_bypass\[12\]" {  } {  } 0 328055 "Register: %1!s!" 0 0 "Quartus II" 0 -1 1588087443728 ""} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|SimpleCPU_Template\|memory_8_by_32:ramA\|Z_rtl_0_bypass\[11\] " "Register: \|SimpleCPU_Template\|memory_8_by_32:ramA\|Z_rtl_0_bypass\[11\]" {  } {  } 0 328055 "Register: %1!s!" 0 0 "Quartus II" 0 -1 1588087443728 ""} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|SimpleCPU_Template\|memory_8_by_32:ramA\|Z_rtl_0_bypass\[15\] " "Register: \|SimpleCPU_Template\|memory_8_by_32:ramA\|Z_rtl_0_bypass\[15\]" {  } {  } 0 328055 "Register: %1!s!" 0 0 "Quartus II" 0 -1 1588087443728 ""}  } {  } 0 328054 "Inverted registers were found during simulation" 0 0 "Quartus II" 0 -1 1588087443728 ""}
{ "Info" "IEDS_MAX_TRANSITION_COUNT" "" "Option to preserve fewer signal transitions to reduce memory requirements is enabled" { { "Info" "IEDS_MAX_TRANSITION_COUNT_EXP" "" "Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." {  } {  } 0 310004 "Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." 0 0 "Quartus II" 0 -1 1588087443728 ""}  } {  } 0 310003 "Option to preserve fewer signal transitions to reduce memory requirements is enabled" 0 0 "Quartus II" 0 -1 1588087443728 ""}
{ "Info" "IEDS_SUB_SIMULATION_COUNT" "1 " "Simulation partitioned into 1 sub-simulations" {  } {  } 0 310002 "Simulation partitioned into %1!d! sub-simulations" 0 0 "Quartus II" 0 -1 1588087443744 ""}
{ "Info" "ISIM_SIM_SIMULATION_COVERAGE" "     61.20 % " "Simulation coverage is      61.20 %" {  } {  } 0 328053 "Simulation coverage is %1!s!" 0 0 "Quartus II" 0 -1 1588087443744 ""}
{ "Info" "ISIM_SIM_NUMBER_OF_TRANSITION" "1310 " "Number of transitions in simulation is 1310" {  } {  } 0 328052 "Number of transitions in simulation is %1!s!" 0 0 "Quartus II" 0 -1 1588087443744 ""}
{ "Info" "ISDB_SDB_PROMOTE_WRITE_BINARY_VECTOR" "SimpleCPU_Template.sim.vwf " "Vector file SimpleCPU_Template.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help." {  } {  } 0 324045 "Vector file %1!s! is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help." 0 0 "Quartus II" 0 -1 1588087443744 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Simulator 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Simulator was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4482 " "Peak virtual memory: 4482 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1588087443766 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 28 11:24:03 2020 " "Processing ended: Tue Apr 28 11:24:03 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1588087443766 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1588087443766 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1588087443766 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1588087443766 ""}
