<stg><name>dFFT</name>


<trans_list>

<trans id="367" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1431" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1318" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="18" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1318" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="100" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="7" op_0_bw="32">
<![CDATA[
entry:0 %k = alloca i32 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:1 %spectopmodule_ln1424 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2

]]></Node>
<StgValue><ssdm name="spectopmodule_ln1424"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %signal_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %signal_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %result_real, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %result_real

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %result_imag, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %result_imag

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:8 %signal_r_read = read i64 @_ssdm_op_Read.ap_auto.i64P0A, i64 %signal_r

]]></Node>
<StgValue><ssdm name="signal_r_read"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="64">
<![CDATA[
entry:9 %empty = bitcast i64 %signal_r_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:10 %store_ln1431 = store i7 0, i7 %k

]]></Node>
<StgValue><ssdm name="store_ln1431"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
entry:11 %br_ln1431 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln1431"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.body:0 %k_1 = load i7 %k

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body:1 %icmp_ln1431 = icmp_eq  i7 %k_1, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln1431"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body:2 %add_ln1431 = add i7 %k_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln1431"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body:3 %br_ln1431 = br i1 %icmp_ln1431, void %for.body.split, void %for.end

]]></Node>
<StgValue><ssdm name="br_ln1431"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1431" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="6" op_0_bw="7">
<![CDATA[
for.body.split:3 %trunc_ln1438 = trunc i7 %k_1

]]></Node>
<StgValue><ssdm name="trunc_ln1438"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1431" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="6">
<![CDATA[
for.body.split:4 %zext_ln1438 = zext i6 %trunc_ln1438

]]></Node>
<StgValue><ssdm name="zext_ln1438"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="4" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1431" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="32">
<![CDATA[
for.body.split:5 %conv_i = sitodp i32 %zext_ln1438

]]></Node>
<StgValue><ssdm name="conv_i"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1431" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0">
<![CDATA[
for.end:0 %ret_ln1443 = ret

]]></Node>
<StgValue><ssdm name="ret_ln1443"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="121" st_id="3" stage="3" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="32">
<![CDATA[
for.body.split:5 %conv_i = sitodp i32 %zext_ln1438

]]></Node>
<StgValue><ssdm name="conv_i"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="122" st_id="4" stage="2" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="32">
<![CDATA[
for.body.split:5 %conv_i = sitodp i32 %zext_ln1438

]]></Node>
<StgValue><ssdm name="conv_i"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="123" st_id="5" stage="1" lat="4">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="32">
<![CDATA[
for.body.split:5 %conv_i = sitodp i32 %zext_ln1438

]]></Node>
<StgValue><ssdm name="conv_i"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="124" st_id="6" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split:6 %mul_i = dmul i64 %conv_i, i64 -6.28319

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="125" st_id="7" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split:6 %mul_i = dmul i64 %conv_i, i64 -6.28319

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="126" st_id="8" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split:6 %mul_i = dmul i64 %conv_i, i64 -6.28319

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="127" st_id="9" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split:6 %mul_i = dmul i64 %conv_i, i64 -6.28319

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="128" st_id="10" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split:6 %mul_i = dmul i64 %conv_i, i64 -6.28319

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="129" st_id="11" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split:6 %mul_i = dmul i64 %conv_i, i64 -6.28319

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="130" st_id="12" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split:7 %deltaTheta = dmul i64 %mul_i, i64 0.015625

]]></Node>
<StgValue><ssdm name="deltaTheta"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="131" st_id="13" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split:7 %deltaTheta = dmul i64 %mul_i, i64 0.015625

]]></Node>
<StgValue><ssdm name="deltaTheta"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="132" st_id="14" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split:7 %deltaTheta = dmul i64 %mul_i, i64 0.015625

]]></Node>
<StgValue><ssdm name="deltaTheta"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="133" st_id="15" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split:7 %deltaTheta = dmul i64 %mul_i, i64 0.015625

]]></Node>
<StgValue><ssdm name="deltaTheta"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="134" st_id="16" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split:7 %deltaTheta = dmul i64 %mul_i, i64 0.015625

]]></Node>
<StgValue><ssdm name="deltaTheta"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="135" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="7">
<![CDATA[
for.body.split:0 %zext_ln1431 = zext i7 %k_1

]]></Node>
<StgValue><ssdm name="zext_ln1431"/></StgValue>
</operation>

<operation id="136" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body.split:1 %speclooptripcount_ln1431 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln1431"/></StgValue>
</operation>

<operation id="137" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.split:2 %specloopname_ln1431 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln1431"/></StgValue>
</operation>

<operation id="138" st_id="17" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body.split:7 %deltaTheta = dmul i64 %mul_i, i64 0.015625

]]></Node>
<StgValue><ssdm name="deltaTheta"/></StgValue>
</operation>

<operation id="139" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
for.body.split:8 %br_ln1318 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln1318"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="140" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
for.inc.i:0 %n = phi i7 0, void %for.body.split, i7 %add_ln1318, void %for.inc.split_ifconv.i

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="141" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc.i:1 %imagSum = phi i64 0, void %for.body.split, i64 %add6_i, void %for.inc.split_ifconv.i

]]></Node>
<StgValue><ssdm name="imagSum"/></StgValue>
</operation>

<operation id="142" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc.i:2 %realSum = phi i64 0, void %for.body.split, i64 %add_i, void %for.inc.split_ifconv.i

]]></Node>
<StgValue><ssdm name="realSum"/></StgValue>
</operation>

<operation id="143" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc.i:3 %angle_1 = phi i64 0, void %for.body.split, i64 %angle, void %for.inc.split_ifconv.i

]]></Node>
<StgValue><ssdm name="angle_1"/></StgValue>
</operation>

<operation id="144" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i:4 %icmp_ln1318 = icmp_eq  i7 %n, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln1318"/></StgValue>
</operation>

<operation id="145" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i:5 %add_ln1318 = add i7 %n, i7 1

]]></Node>
<StgValue><ssdm name="add_ln1318"/></StgValue>
</operation>

<operation id="146" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i:6 %br_ln1318 = br i1 %icmp_ln1318, void %for.inc.split_ifconv.i, void %dAccumulateFC.exit

]]></Node>
<StgValue><ssdm name="br_ln1318"/></StgValue>
</operation>

<operation id="147" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:2 %angle_assign = call i64 @generic_fmod<double>, i64 %angle_1

]]></Node>
<StgValue><ssdm name="angle_assign"/></StgValue>
</operation>

<operation id="148" st_id="18" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:68 %angle = dadd i64 %angle_1, i64 %deltaTheta

]]></Node>
<StgValue><ssdm name="angle"/></StgValue>
</operation>

<operation id="149" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64">
<![CDATA[
dAccumulateFC.exit:0 %bitcast_ln1440 = bitcast i64 %realSum

]]></Node>
<StgValue><ssdm name="bitcast_ln1440"/></StgValue>
</operation>

<operation id="150" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
dAccumulateFC.exit:1 %result_real_addr = getelementptr i64 %result_real, i64 0, i64 %zext_ln1431

]]></Node>
<StgValue><ssdm name="result_real_addr"/></StgValue>
</operation>

<operation id="151" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="64" op_1_bw="6">
<![CDATA[
dAccumulateFC.exit:2 %store_ln1440 = store i64 %bitcast_ln1440, i6 %result_real_addr

]]></Node>
<StgValue><ssdm name="store_ln1440"/></StgValue>
</operation>

<operation id="152" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64">
<![CDATA[
dAccumulateFC.exit:3 %bitcast_ln1441 = bitcast i64 %imagSum

]]></Node>
<StgValue><ssdm name="bitcast_ln1441"/></StgValue>
</operation>

<operation id="153" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
dAccumulateFC.exit:4 %result_imag_addr = getelementptr i64 %result_imag, i64 0, i64 %zext_ln1431

]]></Node>
<StgValue><ssdm name="result_imag_addr"/></StgValue>
</operation>

<operation id="154" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="64" op_1_bw="6">
<![CDATA[
dAccumulateFC.exit:5 %store_ln1441 = store i64 %bitcast_ln1441, i6 %result_imag_addr

]]></Node>
<StgValue><ssdm name="store_ln1441"/></StgValue>
</operation>

<operation id="155" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
dAccumulateFC.exit:6 %store_ln1431 = store i7 %add_ln1431, i7 %k

]]></Node>
<StgValue><ssdm name="store_ln1431"/></StgValue>
</operation>

<operation id="156" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
dAccumulateFC.exit:7 %br_ln1431 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln1431"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="157" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:2 %angle_assign = call i64 @generic_fmod<double>, i64 %angle_1

]]></Node>
<StgValue><ssdm name="angle_assign"/></StgValue>
</operation>

<operation id="158" st_id="19" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:68 %angle = dadd i64 %angle_1, i64 %deltaTheta

]]></Node>
<StgValue><ssdm name="angle"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="159" st_id="20" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:11 %angle_assign_1 = dadd i64 %angle_assign, i64 -6.28

]]></Node>
<StgValue><ssdm name="angle_assign_1"/></StgValue>
</operation>

<operation id="160" st_id="20" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:14 %angle_assign_2 = dadd i64 %angle_assign, i64 6.28

]]></Node>
<StgValue><ssdm name="angle_assign_2"/></StgValue>
</operation>

<operation id="161" st_id="20" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:68 %angle = dadd i64 %angle_1, i64 %deltaTheta

]]></Node>
<StgValue><ssdm name="angle"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="162" st_id="21" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:11 %angle_assign_1 = dadd i64 %angle_assign, i64 -6.28

]]></Node>
<StgValue><ssdm name="angle_assign_1"/></StgValue>
</operation>

<operation id="163" st_id="21" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:14 %angle_assign_2 = dadd i64 %angle_assign, i64 6.28

]]></Node>
<StgValue><ssdm name="angle_assign_2"/></StgValue>
</operation>

<operation id="164" st_id="21" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:68 %angle = dadd i64 %angle_1, i64 %deltaTheta

]]></Node>
<StgValue><ssdm name="angle"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="165" st_id="22" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:11 %angle_assign_1 = dadd i64 %angle_assign, i64 -6.28

]]></Node>
<StgValue><ssdm name="angle_assign_1"/></StgValue>
</operation>

<operation id="166" st_id="22" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:14 %angle_assign_2 = dadd i64 %angle_assign, i64 6.28

]]></Node>
<StgValue><ssdm name="angle_assign_2"/></StgValue>
</operation>

<operation id="167" st_id="22" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:68 %angle = dadd i64 %angle_1, i64 %deltaTheta

]]></Node>
<StgValue><ssdm name="angle"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="168" st_id="23" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:11 %angle_assign_1 = dadd i64 %angle_assign, i64 -6.28

]]></Node>
<StgValue><ssdm name="angle_assign_1"/></StgValue>
</operation>

<operation id="169" st_id="23" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:14 %angle_assign_2 = dadd i64 %angle_assign, i64 6.28

]]></Node>
<StgValue><ssdm name="angle_assign_2"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="170" st_id="24" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:9 %tmp_1 = fcmp_ogt  i64 %angle_assign, i64 3.14

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="171" st_id="24" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:11 %angle_assign_1 = dadd i64 %angle_assign, i64 -6.28

]]></Node>
<StgValue><ssdm name="angle_assign_1"/></StgValue>
</operation>

<operation id="172" st_id="24" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:12 %tmp_3 = fcmp_olt  i64 %angle_assign, i64 -3.14

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="173" st_id="24" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:14 %angle_assign_2 = dadd i64 %angle_assign, i64 6.28

]]></Node>
<StgValue><ssdm name="angle_assign_2"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="174" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split_ifconv.i:3 %bitcast_ln871 = bitcast i64 %angle_assign

]]></Node>
<StgValue><ssdm name="bitcast_ln871"/></StgValue>
</operation>

<operation id="175" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split_ifconv.i:4 %tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln871, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="176" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="52" op_0_bw="64">
<![CDATA[
for.inc.split_ifconv.i:5 %trunc_ln871 = trunc i64 %bitcast_ln871

]]></Node>
<StgValue><ssdm name="trunc_ln871"/></StgValue>
</operation>

<operation id="177" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.split_ifconv.i:6 %icmp_ln871 = icmp_ne  i11 %tmp, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln871"/></StgValue>
</operation>

<operation id="178" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc.split_ifconv.i:7 %icmp_ln871_1 = icmp_eq  i52 %trunc_ln871, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln871_1"/></StgValue>
</operation>

<operation id="179" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv.i:8 %or_ln871 = or i1 %icmp_ln871_1, i1 %icmp_ln871

]]></Node>
<StgValue><ssdm name="or_ln871"/></StgValue>
</operation>

<operation id="180" st_id="25" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:9 %tmp_1 = fcmp_ogt  i64 %angle_assign, i64 3.14

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="181" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv.i:10 %and_ln871 = and i1 %or_ln871, i1 %tmp_1

]]></Node>
<StgValue><ssdm name="and_ln871"/></StgValue>
</operation>

<operation id="182" st_id="25" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:12 %tmp_3 = fcmp_olt  i64 %angle_assign, i64 -3.14

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="183" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv.i:13 %and_ln873 = and i1 %or_ln871, i1 %tmp_3

]]></Node>
<StgValue><ssdm name="and_ln873"/></StgValue>
</operation>

<operation id="184" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split_ifconv.i:15 %select_ln873 = select i1 %and_ln873, i64 %angle_assign_2, i64 %angle_assign

]]></Node>
<StgValue><ssdm name="select_ln873"/></StgValue>
</operation>

<operation id="185" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split_ifconv.i:16 %angle_assign_4 = select i1 %and_ln871, i64 %angle_assign_1, i64 %select_ln873

]]></Node>
<StgValue><ssdm name="angle_assign_4"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="186" st_id="26" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:25 %angle_assign_5 = dsub i64 3.14, i64 %angle_assign_4

]]></Node>
<StgValue><ssdm name="angle_assign_5"/></StgValue>
</operation>

<operation id="187" st_id="26" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:28 %angle_assign_6 = dsub i64 -3.14, i64 %angle_assign_4

]]></Node>
<StgValue><ssdm name="angle_assign_6"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="188" st_id="27" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:25 %angle_assign_5 = dsub i64 3.14, i64 %angle_assign_4

]]></Node>
<StgValue><ssdm name="angle_assign_5"/></StgValue>
</operation>

<operation id="189" st_id="27" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:28 %angle_assign_6 = dsub i64 -3.14, i64 %angle_assign_4

]]></Node>
<StgValue><ssdm name="angle_assign_6"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="190" st_id="28" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:25 %angle_assign_5 = dsub i64 3.14, i64 %angle_assign_4

]]></Node>
<StgValue><ssdm name="angle_assign_5"/></StgValue>
</operation>

<operation id="191" st_id="28" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:28 %angle_assign_6 = dsub i64 -3.14, i64 %angle_assign_4

]]></Node>
<StgValue><ssdm name="angle_assign_6"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="192" st_id="29" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:23 %tmp_5 = fcmp_ogt  i64 %angle_assign_4, i64 1.57

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="193" st_id="29" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:25 %angle_assign_5 = dsub i64 3.14, i64 %angle_assign_4

]]></Node>
<StgValue><ssdm name="angle_assign_5"/></StgValue>
</operation>

<operation id="194" st_id="29" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:26 %tmp_7 = fcmp_olt  i64 %angle_assign_4, i64 -1.57

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="195" st_id="29" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:28 %angle_assign_6 = dsub i64 -3.14, i64 %angle_assign_4

]]></Node>
<StgValue><ssdm name="angle_assign_6"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="196" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split_ifconv.i:17 %bitcast_ln878 = bitcast i64 %angle_assign_4

]]></Node>
<StgValue><ssdm name="bitcast_ln878"/></StgValue>
</operation>

<operation id="197" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split_ifconv.i:18 %tmp_4 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln878, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="198" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="52" op_0_bw="64">
<![CDATA[
for.inc.split_ifconv.i:19 %trunc_ln878 = trunc i64 %bitcast_ln878

]]></Node>
<StgValue><ssdm name="trunc_ln878"/></StgValue>
</operation>

<operation id="199" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.split_ifconv.i:20 %icmp_ln878 = icmp_ne  i11 %tmp_4, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln878"/></StgValue>
</operation>

<operation id="200" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.inc.split_ifconv.i:21 %icmp_ln878_1 = icmp_eq  i52 %trunc_ln878, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_1"/></StgValue>
</operation>

<operation id="201" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv.i:22 %or_ln878 = or i1 %icmp_ln878_1, i1 %icmp_ln878

]]></Node>
<StgValue><ssdm name="or_ln878"/></StgValue>
</operation>

<operation id="202" st_id="30" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:23 %tmp_5 = fcmp_ogt  i64 %angle_assign_4, i64 1.57

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="203" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv.i:24 %and_ln878 = and i1 %or_ln878, i1 %tmp_5

]]></Node>
<StgValue><ssdm name="and_ln878"/></StgValue>
</operation>

<operation id="204" st_id="30" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:25 %angle_assign_5 = dsub i64 3.14, i64 %angle_assign_4

]]></Node>
<StgValue><ssdm name="angle_assign_5"/></StgValue>
</operation>

<operation id="205" st_id="30" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:26 %tmp_7 = fcmp_olt  i64 %angle_assign_4, i64 -1.57

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="206" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv.i:27 %and_ln881 = and i1 %or_ln878, i1 %tmp_7

]]></Node>
<StgValue><ssdm name="and_ln881"/></StgValue>
</operation>

<operation id="207" st_id="30" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:28 %angle_assign_6 = dsub i64 -3.14, i64 %angle_assign_4

]]></Node>
<StgValue><ssdm name="angle_assign_6"/></StgValue>
</operation>

<operation id="208" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv.i:30 %xor_ln878 = xor i1 %and_ln878, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln878"/></StgValue>
</operation>

<operation id="209" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv.i:31 %and_ln881_1 = and i1 %and_ln881, i1 %xor_ln878

]]></Node>
<StgValue><ssdm name="and_ln881_1"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="210" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc.split_ifconv.i:32 %sel_tmp4_i = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %and_ln878, i1 %and_ln881_1

]]></Node>
<StgValue><ssdm name="sel_tmp4_i"/></StgValue>
</operation>

<operation id="211" st_id="31" stage="1" lat="1">
<core>OneHotSparseMux_HasDef</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="2" op_2_bw="64" op_3_bw="2" op_4_bw="64" op_5_bw="2" op_6_bw="64" op_7_bw="64" op_8_bw="2">
<![CDATA[
for.inc.split_ifconv.i:33 %angle_assign_s = sparsemux i64 @_ssdm_op_SparseMux.ap_auto.3double.double.i2, i2 2, i64 %angle_assign_5, i2 1, i64 %angle_assign_6, i2 0, i64 %angle_assign_4, i64 <undef>, i2 %sel_tmp4_i

]]></Node>
<StgValue><ssdm name="angle_assign_s"/></StgValue>
</operation>

<operation id="212" st_id="31" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:34 %x2 = dmul i64 %angle_assign_s, i64 %angle_assign_s

]]></Node>
<StgValue><ssdm name="x2"/></StgValue>
</operation>

<operation id="213" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split_ifconv.i:50 %select_ln1108 = select i1 %and_ln881, i64 %angle_assign_6, i64 %angle_assign_4

]]></Node>
<StgValue><ssdm name="select_ln1108"/></StgValue>
</operation>

<operation id="214" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split_ifconv.i:51 %term1 = select i1 %and_ln878, i64 %angle_assign_5, i64 %select_ln1108

]]></Node>
<StgValue><ssdm name="term1"/></StgValue>
</operation>

<operation id="215" st_id="31" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:52 %mul_i18_i_i = dmul i64 %term1, i64 %term1

]]></Node>
<StgValue><ssdm name="mul_i18_i_i"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="216" st_id="32" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:34 %x2 = dmul i64 %angle_assign_s, i64 %angle_assign_s

]]></Node>
<StgValue><ssdm name="x2"/></StgValue>
</operation>

<operation id="217" st_id="32" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:52 %mul_i18_i_i = dmul i64 %term1, i64 %term1

]]></Node>
<StgValue><ssdm name="mul_i18_i_i"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="218" st_id="33" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:34 %x2 = dmul i64 %angle_assign_s, i64 %angle_assign_s

]]></Node>
<StgValue><ssdm name="x2"/></StgValue>
</operation>

<operation id="219" st_id="33" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:52 %mul_i18_i_i = dmul i64 %term1, i64 %term1

]]></Node>
<StgValue><ssdm name="mul_i18_i_i"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="220" st_id="34" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:34 %x2 = dmul i64 %angle_assign_s, i64 %angle_assign_s

]]></Node>
<StgValue><ssdm name="x2"/></StgValue>
</operation>

<operation id="221" st_id="34" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:52 %mul_i18_i_i = dmul i64 %term1, i64 %term1

]]></Node>
<StgValue><ssdm name="mul_i18_i_i"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="222" st_id="35" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:34 %x2 = dmul i64 %angle_assign_s, i64 %angle_assign_s

]]></Node>
<StgValue><ssdm name="x2"/></StgValue>
</operation>

<operation id="223" st_id="35" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:52 %mul_i18_i_i = dmul i64 %term1, i64 %term1

]]></Node>
<StgValue><ssdm name="mul_i18_i_i"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="224" st_id="36" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:34 %x2 = dmul i64 %angle_assign_s, i64 %angle_assign_s

]]></Node>
<StgValue><ssdm name="x2"/></StgValue>
</operation>

<operation id="225" st_id="36" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:52 %mul_i18_i_i = dmul i64 %term1, i64 %term1

]]></Node>
<StgValue><ssdm name="mul_i18_i_i"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="226" st_id="37" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:36 %mul1_i_i_i = dmul i64 %x2, i64 %x2

]]></Node>
<StgValue><ssdm name="mul1_i_i_i"/></StgValue>
</operation>

<operation id="227" st_id="37" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:53 %mul1_i19_i_i = dmul i64 %mul_i18_i_i, i64 %term1

]]></Node>
<StgValue><ssdm name="mul1_i19_i_i"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="228" st_id="38" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:36 %mul1_i_i_i = dmul i64 %x2, i64 %x2

]]></Node>
<StgValue><ssdm name="mul1_i_i_i"/></StgValue>
</operation>

<operation id="229" st_id="38" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:53 %mul1_i19_i_i = dmul i64 %mul_i18_i_i, i64 %term1

]]></Node>
<StgValue><ssdm name="mul1_i19_i_i"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="230" st_id="39" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:36 %mul1_i_i_i = dmul i64 %x2, i64 %x2

]]></Node>
<StgValue><ssdm name="mul1_i_i_i"/></StgValue>
</operation>

<operation id="231" st_id="39" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:53 %mul1_i19_i_i = dmul i64 %mul_i18_i_i, i64 %term1

]]></Node>
<StgValue><ssdm name="mul1_i19_i_i"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="232" st_id="40" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:36 %mul1_i_i_i = dmul i64 %x2, i64 %x2

]]></Node>
<StgValue><ssdm name="mul1_i_i_i"/></StgValue>
</operation>

<operation id="233" st_id="40" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:53 %mul1_i19_i_i = dmul i64 %mul_i18_i_i, i64 %term1

]]></Node>
<StgValue><ssdm name="mul1_i19_i_i"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="234" st_id="41" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:36 %mul1_i_i_i = dmul i64 %x2, i64 %x2

]]></Node>
<StgValue><ssdm name="mul1_i_i_i"/></StgValue>
</operation>

<operation id="235" st_id="41" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:53 %mul1_i19_i_i = dmul i64 %mul_i18_i_i, i64 %term1

]]></Node>
<StgValue><ssdm name="mul1_i19_i_i"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="236" st_id="42" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:36 %mul1_i_i_i = dmul i64 %x2, i64 %x2

]]></Node>
<StgValue><ssdm name="mul1_i_i_i"/></StgValue>
</operation>

<operation id="237" st_id="42" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:53 %mul1_i19_i_i = dmul i64 %mul_i18_i_i, i64 %term1

]]></Node>
<StgValue><ssdm name="mul1_i19_i_i"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="238" st_id="43" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:37 %term3 = dmul i64 %mul1_i_i_i, i64 0.03125

]]></Node>
<StgValue><ssdm name="term3"/></StgValue>
</operation>

<operation id="239" st_id="43" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:54 %term2_1 = dmul i64 %mul1_i19_i_i, i64 0.125

]]></Node>
<StgValue><ssdm name="term2_1"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="240" st_id="44" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:37 %term3 = dmul i64 %mul1_i_i_i, i64 0.03125

]]></Node>
<StgValue><ssdm name="term3"/></StgValue>
</operation>

<operation id="241" st_id="44" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:54 %term2_1 = dmul i64 %mul1_i19_i_i, i64 0.125

]]></Node>
<StgValue><ssdm name="term2_1"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="242" st_id="45" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:35 %term2 = dmul i64 %x2, i64 0.5

]]></Node>
<StgValue><ssdm name="term2"/></StgValue>
</operation>

<operation id="243" st_id="45" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:37 %term3 = dmul i64 %mul1_i_i_i, i64 0.03125

]]></Node>
<StgValue><ssdm name="term3"/></StgValue>
</operation>

<operation id="244" st_id="45" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:54 %term2_1 = dmul i64 %mul1_i19_i_i, i64 0.125

]]></Node>
<StgValue><ssdm name="term2_1"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="245" st_id="46" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:35 %term2 = dmul i64 %x2, i64 0.5

]]></Node>
<StgValue><ssdm name="term2"/></StgValue>
</operation>

<operation id="246" st_id="46" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:37 %term3 = dmul i64 %mul1_i_i_i, i64 0.03125

]]></Node>
<StgValue><ssdm name="term3"/></StgValue>
</operation>

<operation id="247" st_id="46" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:54 %term2_1 = dmul i64 %mul1_i19_i_i, i64 0.125

]]></Node>
<StgValue><ssdm name="term2_1"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="248" st_id="47" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:35 %term2 = dmul i64 %x2, i64 0.5

]]></Node>
<StgValue><ssdm name="term2"/></StgValue>
</operation>

<operation id="249" st_id="47" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:37 %term3 = dmul i64 %mul1_i_i_i, i64 0.03125

]]></Node>
<StgValue><ssdm name="term3"/></StgValue>
</operation>

<operation id="250" st_id="47" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:54 %term2_1 = dmul i64 %mul1_i19_i_i, i64 0.125

]]></Node>
<StgValue><ssdm name="term2_1"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="251" st_id="48" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:35 %term2 = dmul i64 %x2, i64 0.5

]]></Node>
<StgValue><ssdm name="term2"/></StgValue>
</operation>

<operation id="252" st_id="48" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:37 %term3 = dmul i64 %mul1_i_i_i, i64 0.03125

]]></Node>
<StgValue><ssdm name="term3"/></StgValue>
</operation>

<operation id="253" st_id="48" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:54 %term2_1 = dmul i64 %mul1_i19_i_i, i64 0.125

]]></Node>
<StgValue><ssdm name="term2_1"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="254" st_id="49" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:35 %term2 = dmul i64 %x2, i64 0.5

]]></Node>
<StgValue><ssdm name="term2"/></StgValue>
</operation>

<operation id="255" st_id="49" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:38 %mul3_i_i_i = dmul i64 %x2, i64 %term3

]]></Node>
<StgValue><ssdm name="mul3_i_i_i"/></StgValue>
</operation>

<operation id="256" st_id="49" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:55 %mul2_i_i_i = dmul i64 %term2_1, i64 %term1

]]></Node>
<StgValue><ssdm name="mul2_i_i_i"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="257" st_id="50" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:35 %term2 = dmul i64 %x2, i64 0.5

]]></Node>
<StgValue><ssdm name="term2"/></StgValue>
</operation>

<operation id="258" st_id="50" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:38 %mul3_i_i_i = dmul i64 %x2, i64 %term3

]]></Node>
<StgValue><ssdm name="mul3_i_i_i"/></StgValue>
</operation>

<operation id="259" st_id="50" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:55 %mul2_i_i_i = dmul i64 %term2_1, i64 %term1

]]></Node>
<StgValue><ssdm name="mul2_i_i_i"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="260" st_id="51" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:38 %mul3_i_i_i = dmul i64 %x2, i64 %term3

]]></Node>
<StgValue><ssdm name="mul3_i_i_i"/></StgValue>
</operation>

<operation id="261" st_id="51" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:40 %sub_i_i_i = dsub i64 1, i64 %term2

]]></Node>
<StgValue><ssdm name="sub_i_i_i"/></StgValue>
</operation>

<operation id="262" st_id="51" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:55 %mul2_i_i_i = dmul i64 %term2_1, i64 %term1

]]></Node>
<StgValue><ssdm name="mul2_i_i_i"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="263" st_id="52" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:38 %mul3_i_i_i = dmul i64 %x2, i64 %term3

]]></Node>
<StgValue><ssdm name="mul3_i_i_i"/></StgValue>
</operation>

<operation id="264" st_id="52" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:40 %sub_i_i_i = dsub i64 1, i64 %term2

]]></Node>
<StgValue><ssdm name="sub_i_i_i"/></StgValue>
</operation>

<operation id="265" st_id="52" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:55 %mul2_i_i_i = dmul i64 %term2_1, i64 %term1

]]></Node>
<StgValue><ssdm name="mul2_i_i_i"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="266" st_id="53" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:38 %mul3_i_i_i = dmul i64 %x2, i64 %term3

]]></Node>
<StgValue><ssdm name="mul3_i_i_i"/></StgValue>
</operation>

<operation id="267" st_id="53" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:40 %sub_i_i_i = dsub i64 1, i64 %term2

]]></Node>
<StgValue><ssdm name="sub_i_i_i"/></StgValue>
</operation>

<operation id="268" st_id="53" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:55 %mul2_i_i_i = dmul i64 %term2_1, i64 %term1

]]></Node>
<StgValue><ssdm name="mul2_i_i_i"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="269" st_id="54" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:38 %mul3_i_i_i = dmul i64 %x2, i64 %term3

]]></Node>
<StgValue><ssdm name="mul3_i_i_i"/></StgValue>
</operation>

<operation id="270" st_id="54" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:40 %sub_i_i_i = dsub i64 1, i64 %term2

]]></Node>
<StgValue><ssdm name="sub_i_i_i"/></StgValue>
</operation>

<operation id="271" st_id="54" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:55 %mul2_i_i_i = dmul i64 %term2_1, i64 %term1

]]></Node>
<StgValue><ssdm name="mul2_i_i_i"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="272" st_id="55" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:39 %term4 = dmul i64 %mul3_i_i_i, i64 0.03125

]]></Node>
<StgValue><ssdm name="term4"/></StgValue>
</operation>

<operation id="273" st_id="55" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:40 %sub_i_i_i = dsub i64 1, i64 %term2

]]></Node>
<StgValue><ssdm name="sub_i_i_i"/></StgValue>
</operation>

<operation id="274" st_id="55" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:56 %mul3_i21_i_i = dmul i64 %mul2_i_i_i, i64 %term1

]]></Node>
<StgValue><ssdm name="mul3_i21_i_i"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="275" st_id="56" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:39 %term4 = dmul i64 %mul3_i_i_i, i64 0.03125

]]></Node>
<StgValue><ssdm name="term4"/></StgValue>
</operation>

<operation id="276" st_id="56" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:41 %add_i_i_i = dadd i64 %sub_i_i_i, i64 %term3

]]></Node>
<StgValue><ssdm name="add_i_i_i"/></StgValue>
</operation>

<operation id="277" st_id="56" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:56 %mul3_i21_i_i = dmul i64 %mul2_i_i_i, i64 %term1

]]></Node>
<StgValue><ssdm name="mul3_i21_i_i"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="278" st_id="57" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:39 %term4 = dmul i64 %mul3_i_i_i, i64 0.03125

]]></Node>
<StgValue><ssdm name="term4"/></StgValue>
</operation>

<operation id="279" st_id="57" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:41 %add_i_i_i = dadd i64 %sub_i_i_i, i64 %term3

]]></Node>
<StgValue><ssdm name="add_i_i_i"/></StgValue>
</operation>

<operation id="280" st_id="57" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:56 %mul3_i21_i_i = dmul i64 %mul2_i_i_i, i64 %term1

]]></Node>
<StgValue><ssdm name="mul3_i21_i_i"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="281" st_id="58" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:39 %term4 = dmul i64 %mul3_i_i_i, i64 0.03125

]]></Node>
<StgValue><ssdm name="term4"/></StgValue>
</operation>

<operation id="282" st_id="58" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:41 %add_i_i_i = dadd i64 %sub_i_i_i, i64 %term3

]]></Node>
<StgValue><ssdm name="add_i_i_i"/></StgValue>
</operation>

<operation id="283" st_id="58" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:56 %mul3_i21_i_i = dmul i64 %mul2_i_i_i, i64 %term1

]]></Node>
<StgValue><ssdm name="mul3_i21_i_i"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="284" st_id="59" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:39 %term4 = dmul i64 %mul3_i_i_i, i64 0.03125

]]></Node>
<StgValue><ssdm name="term4"/></StgValue>
</operation>

<operation id="285" st_id="59" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:41 %add_i_i_i = dadd i64 %sub_i_i_i, i64 %term3

]]></Node>
<StgValue><ssdm name="add_i_i_i"/></StgValue>
</operation>

<operation id="286" st_id="59" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:56 %mul3_i21_i_i = dmul i64 %mul2_i_i_i, i64 %term1

]]></Node>
<StgValue><ssdm name="mul3_i21_i_i"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="287" st_id="60" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:39 %term4 = dmul i64 %mul3_i_i_i, i64 0.03125

]]></Node>
<StgValue><ssdm name="term4"/></StgValue>
</operation>

<operation id="288" st_id="60" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:41 %add_i_i_i = dadd i64 %sub_i_i_i, i64 %term3

]]></Node>
<StgValue><ssdm name="add_i_i_i"/></StgValue>
</operation>

<operation id="289" st_id="60" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:56 %mul3_i21_i_i = dmul i64 %mul2_i_i_i, i64 %term1

]]></Node>
<StgValue><ssdm name="mul3_i21_i_i"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="290" st_id="61" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:42 %sub5_i_i_i = dsub i64 %add_i_i_i, i64 %term4

]]></Node>
<StgValue><ssdm name="sub5_i_i_i"/></StgValue>
</operation>

<operation id="291" st_id="61" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:57 %term3_1 = dmul i64 %mul3_i21_i_i, i64 0.0625

]]></Node>
<StgValue><ssdm name="term3_1"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="292" st_id="62" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:42 %sub5_i_i_i = dsub i64 %add_i_i_i, i64 %term4

]]></Node>
<StgValue><ssdm name="sub5_i_i_i"/></StgValue>
</operation>

<operation id="293" st_id="62" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:57 %term3_1 = dmul i64 %mul3_i21_i_i, i64 0.0625

]]></Node>
<StgValue><ssdm name="term3_1"/></StgValue>
</operation>

<operation id="294" st_id="62" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:61 %sub_i23_i_i = dsub i64 %term1, i64 %term2_1

]]></Node>
<StgValue><ssdm name="sub_i23_i_i"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="295" st_id="63" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:42 %sub5_i_i_i = dsub i64 %add_i_i_i, i64 %term4

]]></Node>
<StgValue><ssdm name="sub5_i_i_i"/></StgValue>
</operation>

<operation id="296" st_id="63" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:57 %term3_1 = dmul i64 %mul3_i21_i_i, i64 0.0625

]]></Node>
<StgValue><ssdm name="term3_1"/></StgValue>
</operation>

<operation id="297" st_id="63" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:61 %sub_i23_i_i = dsub i64 %term1, i64 %term2_1

]]></Node>
<StgValue><ssdm name="sub_i23_i_i"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="298" st_id="64" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:42 %sub5_i_i_i = dsub i64 %add_i_i_i, i64 %term4

]]></Node>
<StgValue><ssdm name="sub5_i_i_i"/></StgValue>
</operation>

<operation id="299" st_id="64" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:57 %term3_1 = dmul i64 %mul3_i21_i_i, i64 0.0625

]]></Node>
<StgValue><ssdm name="term3_1"/></StgValue>
</operation>

<operation id="300" st_id="64" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:61 %sub_i23_i_i = dsub i64 %term1, i64 %term2_1

]]></Node>
<StgValue><ssdm name="sub_i23_i_i"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="301" st_id="65" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:42 %sub5_i_i_i = dsub i64 %add_i_i_i, i64 %term4

]]></Node>
<StgValue><ssdm name="sub5_i_i_i"/></StgValue>
</operation>

<operation id="302" st_id="65" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:57 %term3_1 = dmul i64 %mul3_i21_i_i, i64 0.0625

]]></Node>
<StgValue><ssdm name="term3_1"/></StgValue>
</operation>

<operation id="303" st_id="65" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:61 %sub_i23_i_i = dsub i64 %term1, i64 %term2_1

]]></Node>
<StgValue><ssdm name="sub_i23_i_i"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="304" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv.i:29 %negate = or i1 %and_ln878, i1 %and_ln881

]]></Node>
<StgValue><ssdm name="negate"/></StgValue>
</operation>

<operation id="305" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split_ifconv.i:43 %bitcast_ln922 = bitcast i64 %sub5_i_i_i

]]></Node>
<StgValue><ssdm name="bitcast_ln922"/></StgValue>
</operation>

<operation id="306" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split_ifconv.i:44 %bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %bitcast_ln922, i64 63

]]></Node>
<StgValue><ssdm name="bit_sel"/></StgValue>
</operation>

<operation id="307" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split_ifconv.i:45 %xor_ln922 = xor i1 %bit_sel, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln922"/></StgValue>
</operation>

<operation id="308" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="63" op_0_bw="64">
<![CDATA[
for.inc.split_ifconv.i:46 %trunc_ln922 = trunc i64 %bitcast_ln922

]]></Node>
<StgValue><ssdm name="trunc_ln922"/></StgValue>
</operation>

<operation id="309" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="63">
<![CDATA[
for.inc.split_ifconv.i:47 %xor_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln922, i63 %trunc_ln922

]]></Node>
<StgValue><ssdm name="xor_ln"/></StgValue>
</operation>

<operation id="310" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split_ifconv.i:48 %bitcast_ln922_1 = bitcast i64 %xor_ln

]]></Node>
<StgValue><ssdm name="bitcast_ln922_1"/></StgValue>
</operation>

<operation id="311" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split_ifconv.i:49 %realPart = select i1 %negate, i64 %bitcast_ln922_1, i64 %sub5_i_i_i

]]></Node>
<StgValue><ssdm name="realPart"/></StgValue>
</operation>

<operation id="312" st_id="66" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:57 %term3_1 = dmul i64 %mul3_i21_i_i, i64 0.0625

]]></Node>
<StgValue><ssdm name="term3_1"/></StgValue>
</operation>

<operation id="313" st_id="66" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:61 %sub_i23_i_i = dsub i64 %term1, i64 %term2_1

]]></Node>
<StgValue><ssdm name="sub_i23_i_i"/></StgValue>
</operation>

<operation id="314" st_id="66" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:64 %mul2_i = dmul i64 %empty, i64 %realPart

]]></Node>
<StgValue><ssdm name="mul2_i"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="315" st_id="67" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:58 %mul5_i_i_i = dmul i64 %term3_1, i64 %term1

]]></Node>
<StgValue><ssdm name="mul5_i_i_i"/></StgValue>
</operation>

<operation id="316" st_id="67" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:62 %add_i24_i_i = dadd i64 %sub_i23_i_i, i64 %term3_1

]]></Node>
<StgValue><ssdm name="add_i24_i_i"/></StgValue>
</operation>

<operation id="317" st_id="67" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:64 %mul2_i = dmul i64 %empty, i64 %realPart

]]></Node>
<StgValue><ssdm name="mul2_i"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="318" st_id="68" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:58 %mul5_i_i_i = dmul i64 %term3_1, i64 %term1

]]></Node>
<StgValue><ssdm name="mul5_i_i_i"/></StgValue>
</operation>

<operation id="319" st_id="68" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:62 %add_i24_i_i = dadd i64 %sub_i23_i_i, i64 %term3_1

]]></Node>
<StgValue><ssdm name="add_i24_i_i"/></StgValue>
</operation>

<operation id="320" st_id="68" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:64 %mul2_i = dmul i64 %empty, i64 %realPart

]]></Node>
<StgValue><ssdm name="mul2_i"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="321" st_id="69" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:58 %mul5_i_i_i = dmul i64 %term3_1, i64 %term1

]]></Node>
<StgValue><ssdm name="mul5_i_i_i"/></StgValue>
</operation>

<operation id="322" st_id="69" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:62 %add_i24_i_i = dadd i64 %sub_i23_i_i, i64 %term3_1

]]></Node>
<StgValue><ssdm name="add_i24_i_i"/></StgValue>
</operation>

<operation id="323" st_id="69" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:64 %mul2_i = dmul i64 %empty, i64 %realPart

]]></Node>
<StgValue><ssdm name="mul2_i"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="324" st_id="70" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:58 %mul5_i_i_i = dmul i64 %term3_1, i64 %term1

]]></Node>
<StgValue><ssdm name="mul5_i_i_i"/></StgValue>
</operation>

<operation id="325" st_id="70" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:62 %add_i24_i_i = dadd i64 %sub_i23_i_i, i64 %term3_1

]]></Node>
<StgValue><ssdm name="add_i24_i_i"/></StgValue>
</operation>

<operation id="326" st_id="70" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:64 %mul2_i = dmul i64 %empty, i64 %realPart

]]></Node>
<StgValue><ssdm name="mul2_i"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="327" st_id="71" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:58 %mul5_i_i_i = dmul i64 %term3_1, i64 %term1

]]></Node>
<StgValue><ssdm name="mul5_i_i_i"/></StgValue>
</operation>

<operation id="328" st_id="71" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:62 %add_i24_i_i = dadd i64 %sub_i23_i_i, i64 %term3_1

]]></Node>
<StgValue><ssdm name="add_i24_i_i"/></StgValue>
</operation>

<operation id="329" st_id="71" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:64 %mul2_i = dmul i64 %empty, i64 %realPart

]]></Node>
<StgValue><ssdm name="mul2_i"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="330" st_id="72" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:58 %mul5_i_i_i = dmul i64 %term3_1, i64 %term1

]]></Node>
<StgValue><ssdm name="mul5_i_i_i"/></StgValue>
</operation>

<operation id="331" st_id="72" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:65 %add_i = dadd i64 %realSum, i64 %mul2_i

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="332" st_id="73" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:59 %mul6_i_i_i = dmul i64 %mul5_i_i_i, i64 %term1

]]></Node>
<StgValue><ssdm name="mul6_i_i_i"/></StgValue>
</operation>

<operation id="333" st_id="73" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:65 %add_i = dadd i64 %realSum, i64 %mul2_i

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="334" st_id="74" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:59 %mul6_i_i_i = dmul i64 %mul5_i_i_i, i64 %term1

]]></Node>
<StgValue><ssdm name="mul6_i_i_i"/></StgValue>
</operation>

<operation id="335" st_id="74" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:65 %add_i = dadd i64 %realSum, i64 %mul2_i

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="336" st_id="75" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:59 %mul6_i_i_i = dmul i64 %mul5_i_i_i, i64 %term1

]]></Node>
<StgValue><ssdm name="mul6_i_i_i"/></StgValue>
</operation>

<operation id="337" st_id="75" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:65 %add_i = dadd i64 %realSum, i64 %mul2_i

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="338" st_id="76" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:59 %mul6_i_i_i = dmul i64 %mul5_i_i_i, i64 %term1

]]></Node>
<StgValue><ssdm name="mul6_i_i_i"/></StgValue>
</operation>

<operation id="339" st_id="76" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:65 %add_i = dadd i64 %realSum, i64 %mul2_i

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="340" st_id="77" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:59 %mul6_i_i_i = dmul i64 %mul5_i_i_i, i64 %term1

]]></Node>
<StgValue><ssdm name="mul6_i_i_i"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="341" st_id="78" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:59 %mul6_i_i_i = dmul i64 %mul5_i_i_i, i64 %term1

]]></Node>
<StgValue><ssdm name="mul6_i_i_i"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="342" st_id="79" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:60 %term4_1 = dmul i64 %mul6_i_i_i, i64 0.03125

]]></Node>
<StgValue><ssdm name="term4_1"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="343" st_id="80" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:60 %term4_1 = dmul i64 %mul6_i_i_i, i64 0.03125

]]></Node>
<StgValue><ssdm name="term4_1"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="344" st_id="81" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:60 %term4_1 = dmul i64 %mul6_i_i_i, i64 0.03125

]]></Node>
<StgValue><ssdm name="term4_1"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="345" st_id="82" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:60 %term4_1 = dmul i64 %mul6_i_i_i, i64 0.03125

]]></Node>
<StgValue><ssdm name="term4_1"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="346" st_id="83" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:60 %term4_1 = dmul i64 %mul6_i_i_i, i64 0.03125

]]></Node>
<StgValue><ssdm name="term4_1"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="347" st_id="84" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:60 %term4_1 = dmul i64 %mul6_i_i_i, i64 0.03125

]]></Node>
<StgValue><ssdm name="term4_1"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="348" st_id="85" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:63 %imagPart = dsub i64 %add_i24_i_i, i64 %term4_1

]]></Node>
<StgValue><ssdm name="imagPart"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="349" st_id="86" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:63 %imagPart = dsub i64 %add_i24_i_i, i64 %term4_1

]]></Node>
<StgValue><ssdm name="imagPart"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="350" st_id="87" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:63 %imagPart = dsub i64 %add_i24_i_i, i64 %term4_1

]]></Node>
<StgValue><ssdm name="imagPart"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="351" st_id="88" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:63 %imagPart = dsub i64 %add_i24_i_i, i64 %term4_1

]]></Node>
<StgValue><ssdm name="imagPart"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="352" st_id="89" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:63 %imagPart = dsub i64 %add_i24_i_i, i64 %term4_1

]]></Node>
<StgValue><ssdm name="imagPart"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="353" st_id="90" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:66 %mul5_i = dmul i64 %empty, i64 %imagPart

]]></Node>
<StgValue><ssdm name="mul5_i"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="354" st_id="91" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:66 %mul5_i = dmul i64 %empty, i64 %imagPart

]]></Node>
<StgValue><ssdm name="mul5_i"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="355" st_id="92" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:66 %mul5_i = dmul i64 %empty, i64 %imagPart

]]></Node>
<StgValue><ssdm name="mul5_i"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="356" st_id="93" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:66 %mul5_i = dmul i64 %empty, i64 %imagPart

]]></Node>
<StgValue><ssdm name="mul5_i"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="357" st_id="94" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:66 %mul5_i = dmul i64 %empty, i64 %imagPart

]]></Node>
<StgValue><ssdm name="mul5_i"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="358" st_id="95" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:66 %mul5_i = dmul i64 %empty, i64 %imagPart

]]></Node>
<StgValue><ssdm name="mul5_i"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="359" st_id="96" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:67 %add6_i = dadd i64 %imagSum, i64 %mul5_i

]]></Node>
<StgValue><ssdm name="add6_i"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="360" st_id="97" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:67 %add6_i = dadd i64 %imagSum, i64 %mul5_i

]]></Node>
<StgValue><ssdm name="add6_i"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="361" st_id="98" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:67 %add6_i = dadd i64 %imagSum, i64 %mul5_i

]]></Node>
<StgValue><ssdm name="add6_i"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="362" st_id="99" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:67 %add6_i = dadd i64 %imagSum, i64 %mul5_i

]]></Node>
<StgValue><ssdm name="add6_i"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="363" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split_ifconv.i:0 %speclooptripcount_ln1310 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln1310"/></StgValue>
</operation>

<operation id="364" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split_ifconv.i:1 %specloopname_ln1318 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln1318"/></StgValue>
</operation>

<operation id="365" st_id="100" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split_ifconv.i:67 %add6_i = dadd i64 %imagSum, i64 %mul5_i

]]></Node>
<StgValue><ssdm name="add6_i"/></StgValue>
</operation>

<operation id="366" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split_ifconv.i:69 %br_ln1318 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln1318"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
