// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="simulation_top_simulation_top,hls_ip_2022_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu7ev-ffvc1156-2-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=3.937000,HLS_SYN_LAT=-1,HLS_SYN_TPT=-1,HLS_SYN_MEM=34,HLS_SYN_DSP=0,HLS_SYN_FF=11443,HLS_SYN_LUT=17259,HLS_VERSION=2022_1}" *)

module simulation_top (
        lpcore_init_event_stream_0_dout,
        lpcore_init_event_stream_0_empty_n,
        lpcore_init_event_stream_0_read,
        lpcore_init_event_stream_1_dout,
        lpcore_init_event_stream_1_empty_n,
        lpcore_init_event_stream_1_read,
        ap_clk,
        ap_rst
);


input  [128:0] lpcore_init_event_stream_0_dout;
input   lpcore_init_event_stream_0_empty_n;
output   lpcore_init_event_stream_0_read;
input  [128:0] lpcore_init_event_stream_1_dout;
input   lpcore_init_event_stream_1_empty_n;
output   lpcore_init_event_stream_1_read;
input   ap_clk;
input   ap_rst;

wire    KPN_1_U0_lpcore_init_event_stream_0_read;
wire    KPN_1_U0_lpcore_init_event_stream_1_read;
wire    KPN_1_U0_ap_ready;

simulation_top_KPN_1 KPN_1_U0(
    .lpcore_init_event_stream_0_dout(lpcore_init_event_stream_0_dout),
    .lpcore_init_event_stream_0_empty_n(lpcore_init_event_stream_0_empty_n),
    .lpcore_init_event_stream_0_read(KPN_1_U0_lpcore_init_event_stream_0_read),
    .lpcore_init_event_stream_1_dout(lpcore_init_event_stream_1_dout),
    .lpcore_init_event_stream_1_empty_n(lpcore_init_event_stream_1_empty_n),
    .lpcore_init_event_stream_1_read(KPN_1_U0_lpcore_init_event_stream_1_read),
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_ready(KPN_1_U0_ap_ready)
);

assign lpcore_init_event_stream_0_read = KPN_1_U0_lpcore_init_event_stream_0_read;

assign lpcore_init_event_stream_1_read = KPN_1_U0_lpcore_init_event_stream_1_read;

endmodule //simulation_top
