Analysis & Synthesis report for Camera
Thu May 16 19:29:31 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |Camera|I2C_CCD_Config:u8|mSetup_ST
 11. Registers Protected by Synthesis
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for RAW2RGB:u4|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_rmu:auto_generated|altsyncram_0ka1:altsyncram2
 18. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated
 19. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|a_graycounter_t57:rdptr_g1p
 20. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|a_graycounter_ojc:wrptr_g1p
 21. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|altsyncram_rj31:fifo_ram
 22. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|dffpipe_gd9:rs_brp
 23. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|dffpipe_gd9:rs_bwp
 24. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp
 25. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13
 26. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|dffpipe_3dc:wraclr
 27. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp
 28. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe18
 29. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated
 30. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|a_graycounter_t57:rdptr_g1p
 31. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|a_graycounter_ojc:wrptr_g1p
 32. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|altsyncram_rj31:fifo_ram
 33. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|dffpipe_gd9:rs_brp
 34. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|dffpipe_gd9:rs_bwp
 35. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp
 36. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13
 37. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|dffpipe_3dc:wraclr
 38. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp
 39. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe18
 40. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated
 41. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|a_graycounter_s57:rdptr_g1p
 42. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|a_graycounter_pjc:wrptr_g1p
 43. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|altsyncram_sj31:fifo_ram
 44. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_2ol:rs_dgwp
 45. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12
 46. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|dffpipe_3dc:wraclr
 47. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|dffpipe_gd9:ws_brp
 48. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|dffpipe_gd9:ws_bwp
 49. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_3ol:ws_dgrp
 50. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15
 51. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated
 52. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|a_graycounter_s57:rdptr_g1p
 53. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|a_graycounter_pjc:wrptr_g1p
 54. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|altsyncram_sj31:fifo_ram
 55. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_2ol:rs_dgwp
 56. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12
 57. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|dffpipe_3dc:wraclr
 58. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|dffpipe_gd9:ws_brp
 59. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|dffpipe_gd9:ws_bwp
 60. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_3ol:ws_dgrp
 61. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15
 62. Parameter Settings for User Entity Instance: CCD_Capture:u3
 63. Parameter Settings for User Entity Instance: RAW2RGB:u4|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component
 64. Parameter Settings for User Entity Instance: sdram_pll:u6|altpll:altpll_component
 65. Parameter Settings for User Entity Instance: Sdram_Control:u7
 66. Parameter Settings for User Entity Instance: Sdram_Control:u7|control_interface:u_control_interface
 67. Parameter Settings for User Entity Instance: Sdram_Control:u7|command:u_command
 68. Parameter Settings for User Entity Instance: Sdram_Control:u7|sdr_data_path:u_sdr_data_path
 69. Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 70. Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 71. Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 72. Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 73. Parameter Settings for User Entity Instance: I2C_CCD_Config:u8
 74. Parameter Settings for User Entity Instance: ltp_controller:u1
 75. Parameter Settings for Inferred Entity Instance: ltp_controller:u1|lpm_divide:Div0
 76. altshift_taps Parameter Settings by Entity Instance
 77. altpll Parameter Settings by Entity Instance
 78. Port Connectivity Checks: "ltp_controller:u1"
 79. Port Connectivity Checks: "Sdram_Control:u7|sdr_data_path:u_sdr_data_path"
 80. Port Connectivity Checks: "Sdram_Control:u7|control_interface:u_control_interface"
 81. Port Connectivity Checks: "Sdram_Control:u7"
 82. Port Connectivity Checks: "RAW2RGB:u4|Line_Buffer:L1"
 83. Port Connectivity Checks: "RAW2RGB:u4"
 84. Post-Synthesis Netlist Statistics for Top Partition
 85. Elapsed Time Per Partition
 86. Analysis & Synthesis Messages
 87. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu May 16 19:29:31 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; Camera                                      ;
; Top-level Entity Name              ; Camera                                      ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,870                                       ;
;     Total combinational functions  ; 1,482                                       ;
;     Dedicated logic registers      ; 1,076                                       ;
; Total registers                    ; 1076                                        ;
; Total pins                         ; 476                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 47,824                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; Camera             ; Camera             ;
; Family name                                                      ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                               ;
+-----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path  ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                          ; Library ;
+-----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------+---------+
; Sdram_Control/Sdram_WR_FIFO.v     ; yes             ; User Wizard-Generated File   ; C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_WR_FIFO.v     ;         ;
; Sdram_Control/Sdram_RD_FIFO.v     ; yes             ; User Wizard-Generated File   ; C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_RD_FIFO.v     ;         ;
; Sdram_Control/Sdram_Params.h      ; yes             ; User File                    ; C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Params.h      ;         ;
; Sdram_Control/Sdram_Control.v     ; yes             ; User Verilog HDL File        ; C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v     ;         ;
; Sdram_Control/sdr_data_path.v     ; yes             ; User Verilog HDL File        ; C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/sdr_data_path.v     ;         ;
; Sdram_Control/control_interface.v ; yes             ; User Verilog HDL File        ; C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/control_interface.v ;         ;
; Sdram_Control/command.v           ; yes             ; User Verilog HDL File        ; C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/command.v           ;         ;
; V/SEG7_LUT_8.v                    ; yes             ; User Verilog HDL File        ; C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/V/SEG7_LUT_8.v                    ;         ;
; V/SEG7_LUT.v                      ; yes             ; User Verilog HDL File        ; C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/V/SEG7_LUT.v                      ;         ;
; V/Reset_Delay.v                   ; yes             ; User Verilog HDL File        ; C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/V/Reset_Delay.v                   ;         ;
; V/RAW2RGB.v                       ; yes             ; User Verilog HDL File        ; C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/V/RAW2RGB.v                       ;         ;
; V/ltp_controller.v                ; yes             ; User Verilog HDL File        ; C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/V/ltp_controller.v                ;         ;
; V/Line_Buffer.v                   ; yes             ; User Wizard-Generated File   ; C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/V/Line_Buffer.v                   ;         ;
; V/I2C_Controller.v                ; yes             ; User Verilog HDL File        ; C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/V/I2C_Controller.v                ;         ;
; V/I2C_CCD_Config.v                ; yes             ; User Verilog HDL File        ; C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/V/I2C_CCD_Config.v                ;         ;
; V/CCD_Capture.v                   ; yes             ; User Verilog HDL File        ; C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/V/CCD_Capture.v                   ;         ;
; V/sdram_pll.v                     ; yes             ; User Wizard-Generated File   ; C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/V/sdram_pll.v                     ;         ;
; camera.v                          ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v                          ;         ;
; altshift_taps.tdf                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift_taps.tdf              ;         ;
; altdpram.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                   ;         ;
; lpm_counter.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.inc                ;         ;
; lpm_compare.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc                ;         ;
; lpm_constant.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_constant.inc               ;         ;
; db/shift_taps_rmu.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/db/shift_taps_rmu.tdf             ;         ;
; db/altsyncram_0ka1.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/db/altsyncram_0ka1.tdf            ;         ;
; db/cntr_auf.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/db/cntr_auf.tdf                   ;         ;
; db/cmpr_7ic.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/db/cmpr_7ic.tdf                   ;         ;
; altpll.tdf                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf                     ;         ;
; aglobal181.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                 ;         ;
; stratix_pll.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc                ;         ;
; stratixii_pll.inc                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc              ;         ;
; cycloneii_pll.inc                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc              ;         ;
; db/altpll_qsr2.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/db/altpll_qsr2.tdf                ;         ;
; dcfifo_mixed_widths.tdf           ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf        ;         ;
; db/dcfifo_neh1.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/db/dcfifo_neh1.tdf                ;         ;
; db/a_gray2bin_ugb.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/db/a_gray2bin_ugb.tdf             ;         ;
; db/a_graycounter_t57.tdf          ; yes             ; Auto-Generated Megafunction  ; C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/db/a_graycounter_t57.tdf          ;         ;
; db/a_graycounter_ojc.tdf          ; yes             ; Auto-Generated Megafunction  ; C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/db/a_graycounter_ojc.tdf          ;         ;
; db/altsyncram_rj31.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/db/altsyncram_rj31.tdf            ;         ;
; db/dffpipe_gd9.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/db/dffpipe_gd9.tdf                ;         ;
; db/alt_synch_pipe_0ol.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/db/alt_synch_pipe_0ol.tdf         ;         ;
; db/dffpipe_hd9.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/db/dffpipe_hd9.tdf                ;         ;
; db/dffpipe_3dc.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/db/dffpipe_3dc.tdf                ;         ;
; db/alt_synch_pipe_1ol.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/db/alt_synch_pipe_1ol.tdf         ;         ;
; db/dffpipe_id9.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/db/dffpipe_id9.tdf                ;         ;
; db/cmpr_f66.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/db/cmpr_f66.tdf                   ;         ;
; db/cntr_54e.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/db/cntr_54e.tdf                   ;         ;
; db/dcfifo_ffh1.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/db/dcfifo_ffh1.tdf                ;         ;
; db/a_graycounter_s57.tdf          ; yes             ; Auto-Generated Megafunction  ; C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/db/a_graycounter_s57.tdf          ;         ;
; db/a_graycounter_pjc.tdf          ; yes             ; Auto-Generated Megafunction  ; C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/db/a_graycounter_pjc.tdf          ;         ;
; db/altsyncram_sj31.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/db/altsyncram_sj31.tdf            ;         ;
; db/alt_synch_pipe_2ol.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/db/alt_synch_pipe_2ol.tdf         ;         ;
; db/dffpipe_jd9.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/db/dffpipe_jd9.tdf                ;         ;
; db/alt_synch_pipe_3ol.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/db/alt_synch_pipe_3ol.tdf         ;         ;
; db/dffpipe_kd9.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/db/dffpipe_kd9.tdf                ;         ;
; lpm_divide.tdf                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_divide.tdf                 ;         ;
; abs_divider.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/abs_divider.inc                ;         ;
; sign_div_unsign.inc               ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sign_div_unsign.inc            ;         ;
; db/lpm_divide_qim.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/db/lpm_divide_qim.tdf             ;         ;
; db/sign_div_unsign_ilh.tdf        ; yes             ; Auto-Generated Megafunction  ; C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/db/sign_div_unsign_ilh.tdf        ;         ;
; db/alt_u_div_o6f.tdf              ; yes             ; Auto-Generated Megafunction  ; C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/db/alt_u_div_o6f.tdf              ;         ;
; db/add_sub_7pc.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/db/add_sub_7pc.tdf                ;         ;
; db/add_sub_8pc.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/db/add_sub_8pc.tdf                ;         ;
+-----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                          ;
+---------------------------------------------+------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                  ;
+---------------------------------------------+------------------------------------------------------------------------+
; Estimated Total logic elements              ; 1,870                                                                  ;
;                                             ;                                                                        ;
; Total combinational functions               ; 1482                                                                   ;
; Logic element usage by number of LUT inputs ;                                                                        ;
;     -- 4 input functions                    ; 623                                                                    ;
;     -- 3 input functions                    ; 322                                                                    ;
;     -- <=2 input functions                  ; 537                                                                    ;
;                                             ;                                                                        ;
; Logic elements by mode                      ;                                                                        ;
;     -- normal mode                          ; 1108                                                                   ;
;     -- arithmetic mode                      ; 374                                                                    ;
;                                             ;                                                                        ;
; Total registers                             ; 1076                                                                   ;
;     -- Dedicated logic registers            ; 1076                                                                   ;
;     -- I/O registers                        ; 0                                                                      ;
;                                             ;                                                                        ;
; I/O pins                                    ; 476                                                                    ;
; Total memory bits                           ; 47824                                                                  ;
;                                             ;                                                                        ;
; Embedded Multiplier 9-bit elements          ; 0                                                                      ;
;                                             ;                                                                        ;
; Total PLLs                                  ; 1                                                                      ;
;     -- PLLs                                 ; 1                                                                      ;
;                                             ;                                                                        ;
; Maximum fan-out node                        ; sdram_pll:u6|altpll:altpll_component|altpll_qsr2:auto_generated|clk[0] ;
; Maximum fan-out                             ; 699                                                                    ;
; Total fan-out                               ; 10500                                                                  ;
; Average fan-out                             ; 2.84                                                                   ;
+---------------------------------------------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                ; Entity Name         ; Library Name ;
+--------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |Camera                                                      ; 1482 (1)            ; 1076 (14)                 ; 47824       ; 0            ; 0       ; 0         ; 476  ; 0            ; |Camera                                                                                                                                                                            ; Camera              ; work         ;
;    |CCD_Capture:u3|                                          ; 89 (89)             ; 80 (80)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|CCD_Capture:u3                                                                                                                                                             ; CCD_Capture         ; work         ;
;    |I2C_CCD_Config:u8|                                       ; 260 (191)           ; 133 (95)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|I2C_CCD_Config:u8                                                                                                                                                          ; I2C_CCD_Config      ; work         ;
;       |I2C_Controller:u0|                                    ; 69 (69)             ; 38 (38)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|I2C_CCD_Config:u8|I2C_Controller:u0                                                                                                                                        ; I2C_Controller      ; work         ;
;    |RAW2RGB:u4|                                              ; 138 (123)           ; 67 (57)                   ; 19152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|RAW2RGB:u4                                                                                                                                                                 ; RAW2RGB             ; work         ;
;       |Line_Buffer:L1|                                       ; 15 (0)              ; 10 (0)                    ; 19152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|RAW2RGB:u4|Line_Buffer:L1                                                                                                                                                  ; Line_Buffer         ; work         ;
;          |altshift_taps:ALTSHIFT_TAPS_component|             ; 15 (0)              ; 10 (0)                    ; 19152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component                                                                                                            ; altshift_taps       ; work         ;
;             |shift_taps_rmu:auto_generated|                  ; 15 (0)              ; 10 (0)                    ; 19152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_rmu:auto_generated                                                                              ; shift_taps_rmu      ; work         ;
;                |altsyncram_0ka1:altsyncram2|                 ; 0 (0)               ; 0 (0)                     ; 19152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_rmu:auto_generated|altsyncram_0ka1:altsyncram2                                                  ; altsyncram_0ka1     ; work         ;
;                |cntr_auf:cntr1|                              ; 15 (12)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_rmu:auto_generated|cntr_auf:cntr1                                                               ; cntr_auf            ; work         ;
;                   |cmpr_7ic:cmpr4|                           ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_rmu:auto_generated|cntr_auf:cntr1|cmpr_7ic:cmpr4                                                ; cmpr_7ic            ; work         ;
;    |Reset_Delay:u2|                                          ; 55 (55)             ; 37 (37)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Reset_Delay:u2                                                                                                                                                             ; Reset_Delay         ; work         ;
;    |SEG7_LUT_8:u5|                                           ; 56 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|SEG7_LUT_8:u5                                                                                                                                                              ; SEG7_LUT_8          ; work         ;
;       |SEG7_LUT:u0|                                          ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|SEG7_LUT_8:u5|SEG7_LUT:u0                                                                                                                                                  ; SEG7_LUT            ; work         ;
;       |SEG7_LUT:u1|                                          ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|SEG7_LUT_8:u5|SEG7_LUT:u1                                                                                                                                                  ; SEG7_LUT            ; work         ;
;       |SEG7_LUT:u2|                                          ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|SEG7_LUT_8:u5|SEG7_LUT:u2                                                                                                                                                  ; SEG7_LUT            ; work         ;
;       |SEG7_LUT:u3|                                          ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|SEG7_LUT_8:u5|SEG7_LUT:u3                                                                                                                                                  ; SEG7_LUT            ; work         ;
;       |SEG7_LUT:u4|                                          ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|SEG7_LUT_8:u5|SEG7_LUT:u4                                                                                                                                                  ; SEG7_LUT            ; work         ;
;       |SEG7_LUT:u5|                                          ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|SEG7_LUT_8:u5|SEG7_LUT:u5                                                                                                                                                  ; SEG7_LUT            ; work         ;
;       |SEG7_LUT:u6|                                          ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|SEG7_LUT_8:u5|SEG7_LUT:u6                                                                                                                                                  ; SEG7_LUT            ; work         ;
;       |SEG7_LUT:u7|                                          ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|SEG7_LUT_8:u5|SEG7_LUT:u7                                                                                                                                                  ; SEG7_LUT            ; work         ;
;    |Sdram_Control:u7|                                        ; 705 (270)           ; 696 (157)                 ; 28672       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7                                                                                                                                                           ; Sdram_Control       ; work         ;
;       |Sdram_RD_FIFO:u_read1_fifo|                           ; 76 (0)              ; 108 (0)                   ; 6656        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo                                                                                                                                ; Sdram_RD_FIFO       ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component| ; 76 (0)              ; 108 (0)                   ; 6656        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                              ; dcfifo_mixed_widths ; work         ;
;             |dcfifo_ffh1:auto_generated|                     ; 76 (15)             ; 108 (27)                  ; 6656        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated                                                   ; dcfifo_ffh1         ; work         ;
;                |a_gray2bin_ugb:wrptr_g_gray2bin|             ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|a_gray2bin_ugb:wrptr_g_gray2bin                   ; a_gray2bin_ugb      ; work         ;
;                |a_gray2bin_ugb:ws_dgrp_gray2bin|             ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|a_gray2bin_ugb:ws_dgrp_gray2bin                   ; a_gray2bin_ugb      ; work         ;
;                |a_graycounter_pjc:wrptr_g1p|                 ; 16 (16)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|a_graycounter_pjc:wrptr_g1p                       ; a_graycounter_pjc   ; work         ;
;                |a_graycounter_s57:rdptr_g1p|                 ; 16 (16)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|a_graycounter_s57:rdptr_g1p                       ; a_graycounter_s57   ; work         ;
;                |alt_synch_pipe_2ol:rs_dgwp|                  ; 0 (0)               ; 18 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_2ol:rs_dgwp                        ; alt_synch_pipe_2ol  ; work         ;
;                   |dffpipe_jd9:dffpipe12|                    ; 0 (0)               ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12  ; dffpipe_jd9         ; work         ;
;                |alt_synch_pipe_3ol:ws_dgrp|                  ; 0 (0)               ; 18 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_3ol:ws_dgrp                        ; alt_synch_pipe_3ol  ; work         ;
;                   |dffpipe_kd9:dffpipe15|                    ; 0 (0)               ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15  ; dffpipe_kd9         ; work         ;
;                |altsyncram_sj31:fifo_ram|                    ; 0 (0)               ; 0 (0)                     ; 6656        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|altsyncram_sj31:fifo_ram                          ; altsyncram_sj31     ; work         ;
;                |cmpr_f66:rdempty_eq_comp|                    ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|cmpr_f66:rdempty_eq_comp                          ; cmpr_f66            ; work         ;
;                |cmpr_f66:wrfull_eq_comp|                     ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|cmpr_f66:wrfull_eq_comp                           ; cmpr_f66            ; work         ;
;                |cntr_54e:cntr_b|                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|cntr_54e:cntr_b                                   ; cntr_54e            ; work         ;
;                |dffpipe_3dc:wraclr|                          ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|dffpipe_3dc:wraclr                                ; dffpipe_3dc         ; work         ;
;                |dffpipe_gd9:ws_brp|                          ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|dffpipe_gd9:ws_brp                                ; dffpipe_gd9         ; work         ;
;                |dffpipe_gd9:ws_bwp|                          ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|dffpipe_gd9:ws_bwp                                ; dffpipe_gd9         ; work         ;
;       |Sdram_RD_FIFO:u_read2_fifo|                           ; 78 (0)              ; 108 (0)                   ; 5632        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo                                                                                                                                ; Sdram_RD_FIFO       ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component| ; 78 (0)              ; 108 (0)                   ; 5632        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                              ; dcfifo_mixed_widths ; work         ;
;             |dcfifo_ffh1:auto_generated|                     ; 78 (15)             ; 108 (27)                  ; 5632        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated                                                   ; dcfifo_ffh1         ; work         ;
;                |a_gray2bin_ugb:wrptr_g_gray2bin|             ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|a_gray2bin_ugb:wrptr_g_gray2bin                   ; a_gray2bin_ugb      ; work         ;
;                |a_gray2bin_ugb:ws_dgrp_gray2bin|             ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|a_gray2bin_ugb:ws_dgrp_gray2bin                   ; a_gray2bin_ugb      ; work         ;
;                |a_graycounter_pjc:wrptr_g1p|                 ; 16 (16)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|a_graycounter_pjc:wrptr_g1p                       ; a_graycounter_pjc   ; work         ;
;                |a_graycounter_s57:rdptr_g1p|                 ; 18 (18)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|a_graycounter_s57:rdptr_g1p                       ; a_graycounter_s57   ; work         ;
;                |alt_synch_pipe_2ol:rs_dgwp|                  ; 0 (0)               ; 18 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_2ol:rs_dgwp                        ; alt_synch_pipe_2ol  ; work         ;
;                   |dffpipe_jd9:dffpipe12|                    ; 0 (0)               ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12  ; dffpipe_jd9         ; work         ;
;                |alt_synch_pipe_3ol:ws_dgrp|                  ; 0 (0)               ; 18 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_3ol:ws_dgrp                        ; alt_synch_pipe_3ol  ; work         ;
;                   |dffpipe_kd9:dffpipe15|                    ; 0 (0)               ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15  ; dffpipe_kd9         ; work         ;
;                |altsyncram_sj31:fifo_ram|                    ; 0 (0)               ; 0 (0)                     ; 5632        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|altsyncram_sj31:fifo_ram                          ; altsyncram_sj31     ; work         ;
;                |cmpr_f66:rdempty_eq_comp|                    ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|cmpr_f66:rdempty_eq_comp                          ; cmpr_f66            ; work         ;
;                |cmpr_f66:wrfull_eq_comp|                     ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|cmpr_f66:wrfull_eq_comp                           ; cmpr_f66            ; work         ;
;                |cntr_54e:cntr_b|                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|cntr_54e:cntr_b                                   ; cntr_54e            ; work         ;
;                |dffpipe_3dc:wraclr|                          ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|dffpipe_3dc:wraclr                                ; dffpipe_3dc         ; work         ;
;                |dffpipe_gd9:ws_brp|                          ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|dffpipe_gd9:ws_brp                                ; dffpipe_gd9         ; work         ;
;                |dffpipe_gd9:ws_bwp|                          ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|dffpipe_gd9:ws_bwp                                ; dffpipe_gd9         ; work         ;
;       |Sdram_WR_FIFO:u_write1_fifo|                          ; 78 (0)              ; 109 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo                                                                                                                               ; Sdram_WR_FIFO       ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component| ; 78 (0)              ; 109 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                             ; dcfifo_mixed_widths ; work         ;
;             |dcfifo_neh1:auto_generated|                     ; 78 (16)             ; 109 (28)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated                                                  ; dcfifo_neh1         ; work         ;
;                |a_gray2bin_ugb:rdptr_g_gray2bin|             ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin                  ; a_gray2bin_ugb      ; work         ;
;                |a_gray2bin_ugb:rs_dgwp_gray2bin|             ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|a_gray2bin_ugb:rs_dgwp_gray2bin                  ; a_gray2bin_ugb      ; work         ;
;                |a_graycounter_ojc:wrptr_g1p|                 ; 16 (16)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|a_graycounter_ojc:wrptr_g1p                      ; a_graycounter_ojc   ; work         ;
;                |a_graycounter_t57:rdptr_g1p|                 ; 17 (17)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|a_graycounter_t57:rdptr_g1p                      ; a_graycounter_t57   ; work         ;
;                |alt_synch_pipe_0ol:rs_dgwp|                  ; 0 (0)               ; 18 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp                       ; alt_synch_pipe_0ol  ; work         ;
;                   |dffpipe_hd9:dffpipe13|                    ; 0 (0)               ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13 ; dffpipe_hd9         ; work         ;
;                |alt_synch_pipe_1ol:ws_dgrp|                  ; 0 (0)               ; 18 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp                       ; alt_synch_pipe_1ol  ; work         ;
;                   |dffpipe_id9:dffpipe18|                    ; 0 (0)               ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe18 ; dffpipe_id9         ; work         ;
;                |altsyncram_rj31:fifo_ram|                    ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|altsyncram_rj31:fifo_ram                         ; altsyncram_rj31     ; work         ;
;                |cmpr_f66:rdempty_eq_comp|                    ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|cmpr_f66:rdempty_eq_comp                         ; cmpr_f66            ; work         ;
;                |cmpr_f66:wrfull_eq_comp|                     ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|cmpr_f66:wrfull_eq_comp                          ; cmpr_f66            ; work         ;
;                |cntr_54e:cntr_b|                             ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|cntr_54e:cntr_b                                  ; cntr_54e            ; work         ;
;                |dffpipe_3dc:wraclr|                          ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|dffpipe_3dc:wraclr                               ; dffpipe_3dc         ; work         ;
;                |dffpipe_gd9:rs_brp|                          ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|dffpipe_gd9:rs_brp                               ; dffpipe_gd9         ; work         ;
;                |dffpipe_gd9:rs_bwp|                          ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|dffpipe_gd9:rs_bwp                               ; dffpipe_gd9         ; work         ;
;       |Sdram_WR_FIFO:u_write2_fifo|                          ; 78 (0)              ; 109 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo                                                                                                                               ; Sdram_WR_FIFO       ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component| ; 78 (0)              ; 109 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                             ; dcfifo_mixed_widths ; work         ;
;             |dcfifo_neh1:auto_generated|                     ; 78 (16)             ; 109 (28)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated                                                  ; dcfifo_neh1         ; work         ;
;                |a_gray2bin_ugb:rdptr_g_gray2bin|             ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin                  ; a_gray2bin_ugb      ; work         ;
;                |a_gray2bin_ugb:rs_dgwp_gray2bin|             ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|a_gray2bin_ugb:rs_dgwp_gray2bin                  ; a_gray2bin_ugb      ; work         ;
;                |a_graycounter_ojc:wrptr_g1p|                 ; 16 (16)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|a_graycounter_ojc:wrptr_g1p                      ; a_graycounter_ojc   ; work         ;
;                |a_graycounter_t57:rdptr_g1p|                 ; 17 (17)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|a_graycounter_t57:rdptr_g1p                      ; a_graycounter_t57   ; work         ;
;                |alt_synch_pipe_0ol:rs_dgwp|                  ; 0 (0)               ; 18 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp                       ; alt_synch_pipe_0ol  ; work         ;
;                   |dffpipe_hd9:dffpipe13|                    ; 0 (0)               ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13 ; dffpipe_hd9         ; work         ;
;                |alt_synch_pipe_1ol:ws_dgrp|                  ; 0 (0)               ; 18 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp                       ; alt_synch_pipe_1ol  ; work         ;
;                   |dffpipe_id9:dffpipe18|                    ; 0 (0)               ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe18 ; dffpipe_id9         ; work         ;
;                |altsyncram_rj31:fifo_ram|                    ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|altsyncram_rj31:fifo_ram                         ; altsyncram_rj31     ; work         ;
;                |cmpr_f66:rdempty_eq_comp|                    ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|cmpr_f66:rdempty_eq_comp                         ; cmpr_f66            ; work         ;
;                |cmpr_f66:wrfull_eq_comp|                     ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|cmpr_f66:wrfull_eq_comp                          ; cmpr_f66            ; work         ;
;                |cntr_54e:cntr_b|                             ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|cntr_54e:cntr_b                                  ; cntr_54e            ; work         ;
;                |dffpipe_3dc:wraclr|                          ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|dffpipe_3dc:wraclr                               ; dffpipe_3dc         ; work         ;
;                |dffpipe_gd9:rs_brp|                          ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|dffpipe_gd9:rs_brp                               ; dffpipe_gd9         ; work         ;
;                |dffpipe_gd9:rs_bwp|                          ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|dffpipe_gd9:rs_bwp                               ; dffpipe_gd9         ; work         ;
;       |command:u_command|                                    ; 61 (61)             ; 49 (49)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|command:u_command                                                                                                                                         ; command             ; work         ;
;       |control_interface:u_control_interface|                ; 64 (64)             ; 56 (56)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|Sdram_Control:u7|control_interface:u_control_interface                                                                                                                     ; control_interface   ; work         ;
;    |ltp_controller:u1|                                       ; 178 (118)           ; 49 (49)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|ltp_controller:u1                                                                                                                                                          ; ltp_controller      ; work         ;
;       |lpm_divide:Div0|                                      ; 60 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|ltp_controller:u1|lpm_divide:Div0                                                                                                                                          ; lpm_divide          ; work         ;
;          |lpm_divide_qim:auto_generated|                     ; 60 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|ltp_controller:u1|lpm_divide:Div0|lpm_divide_qim:auto_generated                                                                                                            ; lpm_divide_qim      ; work         ;
;             |sign_div_unsign_ilh:divider|                    ; 60 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|ltp_controller:u1|lpm_divide:Div0|lpm_divide_qim:auto_generated|sign_div_unsign_ilh:divider                                                                                ; sign_div_unsign_ilh ; work         ;
;                |alt_u_div_o6f:divider|                       ; 60 (60)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|ltp_controller:u1|lpm_divide:Div0|lpm_divide_qim:auto_generated|sign_div_unsign_ilh:divider|alt_u_div_o6f:divider                                                          ; alt_u_div_o6f       ; work         ;
;    |sdram_pll:u6|                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|sdram_pll:u6                                                                                                                                                               ; sdram_pll           ; work         ;
;       |altpll:altpll_component|                              ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|sdram_pll:u6|altpll:altpll_component                                                                                                                                       ; altpll              ; work         ;
;          |altpll_qsr2:auto_generated|                        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Camera|sdram_pll:u6|altpll:altpll_component|altpll_qsr2:auto_generated                                                                                                            ; altpll_qsr2         ; work         ;
+--------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                          ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_rmu:auto_generated|altsyncram_0ka1:altsyncram2|ALTSYNCRAM                          ; AUTO ; Simple Dual Port ; 798          ; 24           ; 798          ; 24           ; 19152 ; None ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|altsyncram_sj31:fifo_ram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 256          ; 32           ; 512          ; 16           ; 8192  ; None ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|altsyncram_sj31:fifo_ram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 256          ; 32           ; 512          ; 16           ; 8192  ; None ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|altsyncram_rj31:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 16           ; 256          ; 32           ; 8192  ; None ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|altsyncram_rj31:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 16           ; 256          ; 32           ; 8192  ; None ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+--------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                  ;
+--------+--------------+---------+--------------+--------------+----------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance      ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------+-----------------+
; Altera ; ALTPLL       ; 18.1    ; N/A          ; N/A          ; |Camera|sdram_pll:u6 ; V/sdram_pll.v   ;
+--------+--------------+---------+--------------+--------------+----------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |Camera|I2C_CCD_Config:u8|mSetup_ST               ;
+----------------+----------------+----------------+----------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001 ;
+----------------+----------------+----------------+----------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0              ;
; mSetup_ST.0001 ; 1              ; 0              ; 1              ;
; mSetup_ST.0010 ; 1              ; 1              ; 0              ;
+----------------+----------------+----------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                         ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe18|dffe20a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe18|dffe20a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe18|dffe20a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe18|dffe20a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe18|dffe20a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe18|dffe20a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe18|dffe20a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe18|dffe20a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe18|dffe20a[1] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe18|dffe20a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe18|dffe20a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe18|dffe20a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe18|dffe20a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe18|dffe20a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe18|dffe20a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe18|dffe20a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe18|dffe20a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe18|dffe20a[1] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe18|dffe19a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe18|dffe19a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe18|dffe19a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe18|dffe19a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe18|dffe19a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe18|dffe19a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe18|dffe19a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe18|dffe19a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe18|dffe19a[1] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe18|dffe19a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe18|dffe19a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe18|dffe19a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe18|dffe19a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe18|dffe19a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe18|dffe19a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe18|dffe19a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe18|dffe19a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe18|dffe19a[1] ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1]  ; yes                                                              ; yes                                        ;
; Total number of protected registers is 144                                                                                                                                            ;                                                                  ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+
; Register name                                                                                                                                           ; Reason for Removal                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+
; Sdram_Control:u7|mDATAOUT[0,1,15..17,31]                                                                                                                ; Lost fanout                                                                 ;
; I2C_CCD_Config:u8|mI2C_DATA[31]                                                                                                                         ; Stuck at VCC due to stuck port data_in                                      ;
; I2C_CCD_Config:u8|mI2C_DATA[30]                                                                                                                         ; Stuck at GND due to stuck port data_in                                      ;
; I2C_CCD_Config:u8|mI2C_DATA[27..29]                                                                                                                     ; Stuck at VCC due to stuck port data_in                                      ;
; I2C_CCD_Config:u8|mI2C_DATA[26]                                                                                                                         ; Stuck at GND due to stuck port data_in                                      ;
; I2C_CCD_Config:u8|mI2C_DATA[25]                                                                                                                         ; Stuck at VCC due to stuck port data_in                                      ;
; I2C_CCD_Config:u8|mI2C_DATA[24]                                                                                                                         ; Stuck at GND due to stuck port data_in                                      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD[31]                                                                                                              ; Stuck at VCC due to stuck port data_in                                      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD[30]                                                                                                              ; Stuck at GND due to stuck port data_in                                      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD[27..29]                                                                                                          ; Stuck at VCC due to stuck port data_in                                      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD[26]                                                                                                              ; Stuck at GND due to stuck port data_in                                      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD[25]                                                                                                              ; Stuck at VCC due to stuck port data_in                                      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD[24]                                                                                                              ; Stuck at GND due to stuck port data_in                                      ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[8]  ; Lost fanout                                                                 ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[8]  ; Lost fanout                                                                 ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[8]  ; Lost fanout                                                                 ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[8]  ; Lost fanout                                                                 ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[8] ; Lost fanout                                                                 ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[8] ; Lost fanout                                                                 ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[8] ; Lost fanout                                                                 ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[8] ; Lost fanout                                                                 ;
; Sdram_Control:u7|rWR1_ADDR[0..5]                                                                                                                        ; Merged with Sdram_Control:u7|rWR1_ADDR[6]                                   ;
; Sdram_Control:u7|rWR2_ADDR[0..5]                                                                                                                        ; Merged with Sdram_Control:u7|rWR2_ADDR[6]                                   ;
; Sdram_Control:u7|rRD1_ADDR[0..5]                                                                                                                        ; Merged with Sdram_Control:u7|rRD1_ADDR[6]                                   ;
; Sdram_Control:u7|rRD2_ADDR[0..5]                                                                                                                        ; Merged with Sdram_Control:u7|rRD2_ADDR[6]                                   ;
; Sdram_Control:u7|mLENGTH[0..5]                                                                                                                          ; Merged with Sdram_Control:u7|mLENGTH[6]                                     ;
; Sdram_Control:u7|mADDR[0..5]                                                                                                                            ; Merged with Sdram_Control:u7|mADDR[6]                                       ;
; Sdram_Control:u7|control_interface:u_control_interface|SADDR[0..5]                                                                                      ; Merged with Sdram_Control:u7|control_interface:u_control_interface|SADDR[6] ;
; Sdram_Control:u7|rWR1_ADDR[6]                                                                                                                           ; Stuck at GND due to stuck port data_in                                      ;
; Sdram_Control:u7|rWR2_ADDR[6]                                                                                                                           ; Stuck at GND due to stuck port data_in                                      ;
; Sdram_Control:u7|rRD1_ADDR[6]                                                                                                                           ; Stuck at GND due to stuck port data_in                                      ;
; Sdram_Control:u7|rRD2_ADDR[6]                                                                                                                           ; Stuck at GND due to stuck port data_in                                      ;
; Sdram_Control:u7|mLENGTH[6]                                                                                                                             ; Stuck at GND due to stuck port data_in                                      ;
; Sdram_Control:u7|mADDR[6]                                                                                                                               ; Stuck at GND due to stuck port data_in                                      ;
; Sdram_Control:u7|control_interface:u_control_interface|SADDR[6]                                                                                         ; Stuck at GND due to stuck port data_in                                      ;
; I2C_CCD_Config:u8|mSetup_ST~9                                                                                                                           ; Lost fanout                                                                 ;
; I2C_CCD_Config:u8|mSetup_ST~10                                                                                                                          ; Lost fanout                                                                 ;
; I2C_CCD_Config:u8|LUT_INDEX[5]                                                                                                                          ; Stuck at GND due to stuck port data_in                                      ;
; Total Number of Removed Registers = 82                                                                                                                  ;                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                   ;
+---------------------------------+---------------------------+-----------------------------------------------------------------+
; Register name                   ; Reason for Removal        ; Registers Removed due to This Register                          ;
+---------------------------------+---------------------------+-----------------------------------------------------------------+
; Sdram_Control:u7|rWR1_ADDR[6]   ; Stuck at GND              ; Sdram_Control:u7|mADDR[6],                                      ;
;                                 ; due to stuck port data_in ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[6] ;
; I2C_CCD_Config:u8|mI2C_DATA[31] ; Stuck at VCC              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[31]                      ;
;                                 ; due to stuck port data_in ;                                                                 ;
; I2C_CCD_Config:u8|mI2C_DATA[30] ; Stuck at GND              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[30]                      ;
;                                 ; due to stuck port data_in ;                                                                 ;
; I2C_CCD_Config:u8|mI2C_DATA[29] ; Stuck at VCC              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[29]                      ;
;                                 ; due to stuck port data_in ;                                                                 ;
; I2C_CCD_Config:u8|mI2C_DATA[28] ; Stuck at VCC              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[28]                      ;
;                                 ; due to stuck port data_in ;                                                                 ;
; I2C_CCD_Config:u8|mI2C_DATA[27] ; Stuck at VCC              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[27]                      ;
;                                 ; due to stuck port data_in ;                                                                 ;
; I2C_CCD_Config:u8|mI2C_DATA[26] ; Stuck at GND              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[26]                      ;
;                                 ; due to stuck port data_in ;                                                                 ;
; I2C_CCD_Config:u8|mI2C_DATA[25] ; Stuck at VCC              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[25]                      ;
;                                 ; due to stuck port data_in ;                                                                 ;
; I2C_CCD_Config:u8|mI2C_DATA[24] ; Stuck at GND              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[24]                      ;
;                                 ; due to stuck port data_in ;                                                                 ;
+---------------------------------+---------------------------+-----------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1076  ;
; Number of registers using Synchronous Clear  ; 115   ;
; Number of registers using Synchronous Load   ; 32    ;
; Number of registers using Asynchronous Clear ; 934   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 416   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                   ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5]                                                                                                                   ; 11      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4]                                                                                                                   ; 13      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3]                                                                                                                   ; 22      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2]                                                                                                                   ; 19      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK                                                                                                                            ; 4       ;
; ltp_controller:u1|mvd                                                                                                                                               ; 1       ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1]                                                                                                                   ; 17      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0]                                                                                                                   ; 20      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|END                                                                                                                             ; 6       ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SDO                                                                                                                             ; 6       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0     ; 6       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0     ; 6       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0    ; 7       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0    ; 7       ;
; Sdram_Control:u7|rWR2_ADDR[20]                                                                                                                                      ; 3       ;
; Sdram_Control:u7|rRD2_ADDR[20]                                                                                                                                      ; 3       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9        ; 4       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0  ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9        ; 4       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0  ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6       ; 4       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6       ; 4       ;
; I2C_CCD_Config:u8|senosr_exposure[8]                                                                                                                                ; 3       ;
; I2C_CCD_Config:u8|senosr_exposure[10]                                                                                                                               ; 3       ;
; I2C_CCD_Config:u8|senosr_exposure[7]                                                                                                                                ; 3       ;
; I2C_CCD_Config:u8|senosr_exposure[6]                                                                                                                                ; 3       ;
; I2C_CCD_Config:u8|senosr_exposure[0]                                                                                                                                ; 1       ;
; I2C_CCD_Config:u8|senosr_exposure[5]                                                                                                                                ; 3       ;
; I2C_CCD_Config:u8|senosr_exposure[2]                                                                                                                                ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0 ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0 ; 1       ;
; Total number of inverted registers = 31                                                                                                                             ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------+
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |Camera|RAW2RGB:u4|rBlue[9]                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Camera|CCD_Capture:u3|Y_Cont[1]                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Camera|Sdram_Control:u7|command:u_command|BA[1]                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |Camera|Sdram_Control:u7|control_interface:u_control_interface|timer[15] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Camera|Sdram_Control:u7|command:u_command|command_delay[2]              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Camera|I2C_CCD_Config:u8|senosr_exposure[11]                            ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |Camera|Sdram_Control:u7|command:u_command|SA[1]                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Camera|Sdram_Control:u7|command:u_command|rp_shift[1]                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Camera|CCD_Capture:u3|X_Cont[9]                                         ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |Camera|Sdram_Control:u7|mADDR[18]                                       ;
; 64:1               ; 14 bits   ; 588 LEs       ; 238 LEs              ; 350 LEs                ; Yes        ; |Camera|I2C_CCD_Config:u8|mI2C_DATA[9]                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Camera|Sdram_Control:u7|CMD[0]                                          ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Camera|Sdram_Control:u7|mWR                                             ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |Camera|Sdram_Control:u7|RD_MASK[0]                                      ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |Camera|Sdram_Control:u7|ST[2]                                           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Camera|I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2]                ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |Camera|I2C_CCD_Config:u8|senosr_exposure[2]                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAW2RGB:u4|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_rmu:auto_generated|altsyncram_0ka1:altsyncram2 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                        ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                         ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                         ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                         ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|a_graycounter_t57:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                      ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|a_graycounter_ojc:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity9a0                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                                                                      ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|altsyncram_rj31:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|dffpipe_gd9:rs_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|dffpipe_gd9:rs_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|dffpipe_3dc:wraclr ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe18 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                        ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                         ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                         ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                         ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|a_graycounter_t57:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                      ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|a_graycounter_ojc:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity9a0                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                                                                      ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|altsyncram_rj31:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|dffpipe_gd9:rs_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|dffpipe_gd9:rs_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|dffpipe_3dc:wraclr ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe18 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                       ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                        ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                        ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|a_graycounter_s57:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|a_graycounter_pjc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|altsyncram_sj31:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_2ol:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|dffpipe_3dc:wraclr ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|dffpipe_gd9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|dffpipe_gd9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_3ol:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                       ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                        ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                        ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|a_graycounter_s57:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|a_graycounter_pjc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|altsyncram_sj31:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_2ol:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|dffpipe_3dc:wraclr ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|dffpipe_gd9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|dffpipe_gd9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_3ol:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CCD_Capture:u3 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; COLUMN_WIDTH   ; 800   ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAW2RGB:u4|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component ;
+----------------+----------------+----------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                       ;
+----------------+----------------+----------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                    ;
; NUMBER_OF_TAPS ; 2              ; Signed Integer                                                             ;
; TAP_DISTANCE   ; 800            ; Signed Integer                                                             ;
; WIDTH          ; 12             ; Signed Integer                                                             ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                    ;
; CBXI_PARAMETER ; shift_taps_rmu ; Untyped                                                                    ;
+----------------+----------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_pll:u6|altpll:altpll_component ;
+-------------------------------+-------------------+-------------------------------+
; Parameter Name                ; Value             ; Type                          ;
+-------------------------------+-------------------+-------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                       ;
; PLL_TYPE                      ; AUTO              ; Untyped                       ;
; LPM_HINT                      ; UNUSED            ; Untyped                       ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                       ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                       ;
; SCAN_CHAIN                    ; LONG              ; Untyped                       ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                       ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                       ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                       ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                       ;
; LOCK_HIGH                     ; 1                 ; Untyped                       ;
; LOCK_LOW                      ; 1                 ; Untyped                       ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                       ;
; SKIP_VCO                      ; OFF               ; Untyped                       ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                       ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                       ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                       ;
; BANDWIDTH                     ; 0                 ; Untyped                       ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                       ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                       ;
; DOWN_SPREAD                   ; 0                 ; Untyped                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                       ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                       ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                       ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                       ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                       ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                       ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                       ;
; CLK3_MULTIPLY_BY              ; 3333              ; Signed Integer                ;
; CLK2_MULTIPLY_BY              ; 1                 ; Signed Integer                ;
; CLK1_MULTIPLY_BY              ; 2                 ; Signed Integer                ;
; CLK0_MULTIPLY_BY              ; 2                 ; Signed Integer                ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                       ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                       ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                       ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                       ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                       ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                       ;
; CLK3_DIVIDE_BY                ; 5000              ; Signed Integer                ;
; CLK2_DIVIDE_BY                ; 2                 ; Signed Integer                ;
; CLK1_DIVIDE_BY                ; 1                 ; Signed Integer                ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer                ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK1_PHASE_SHIFT              ; -2917             ; Untyped                       ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK3_DUTY_CYCLE               ; 50                ; Signed Integer                ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                       ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                       ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                       ;
; DPA_DIVIDER                   ; 0                 ; Untyped                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                       ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                       ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                       ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                       ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                       ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                       ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                       ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                       ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                       ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                       ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                       ;
; VCO_MIN                       ; 0                 ; Untyped                       ;
; VCO_MAX                       ; 0                 ; Untyped                       ;
; VCO_CENTER                    ; 0                 ; Untyped                       ;
; PFD_MIN                       ; 0                 ; Untyped                       ;
; PFD_MAX                       ; 0                 ; Untyped                       ;
; M_INITIAL                     ; 0                 ; Untyped                       ;
; M                             ; 0                 ; Untyped                       ;
; N                             ; 1                 ; Untyped                       ;
; M2                            ; 1                 ; Untyped                       ;
; N2                            ; 1                 ; Untyped                       ;
; SS                            ; 1                 ; Untyped                       ;
; C0_HIGH                       ; 0                 ; Untyped                       ;
; C1_HIGH                       ; 0                 ; Untyped                       ;
; C2_HIGH                       ; 0                 ; Untyped                       ;
; C3_HIGH                       ; 0                 ; Untyped                       ;
; C4_HIGH                       ; 0                 ; Untyped                       ;
; C5_HIGH                       ; 0                 ; Untyped                       ;
; C6_HIGH                       ; 0                 ; Untyped                       ;
; C7_HIGH                       ; 0                 ; Untyped                       ;
; C8_HIGH                       ; 0                 ; Untyped                       ;
; C9_HIGH                       ; 0                 ; Untyped                       ;
; C0_LOW                        ; 0                 ; Untyped                       ;
; C1_LOW                        ; 0                 ; Untyped                       ;
; C2_LOW                        ; 0                 ; Untyped                       ;
; C3_LOW                        ; 0                 ; Untyped                       ;
; C4_LOW                        ; 0                 ; Untyped                       ;
; C5_LOW                        ; 0                 ; Untyped                       ;
; C6_LOW                        ; 0                 ; Untyped                       ;
; C7_LOW                        ; 0                 ; Untyped                       ;
; C8_LOW                        ; 0                 ; Untyped                       ;
; C9_LOW                        ; 0                 ; Untyped                       ;
; C0_INITIAL                    ; 0                 ; Untyped                       ;
; C1_INITIAL                    ; 0                 ; Untyped                       ;
; C2_INITIAL                    ; 0                 ; Untyped                       ;
; C3_INITIAL                    ; 0                 ; Untyped                       ;
; C4_INITIAL                    ; 0                 ; Untyped                       ;
; C5_INITIAL                    ; 0                 ; Untyped                       ;
; C6_INITIAL                    ; 0                 ; Untyped                       ;
; C7_INITIAL                    ; 0                 ; Untyped                       ;
; C8_INITIAL                    ; 0                 ; Untyped                       ;
; C9_INITIAL                    ; 0                 ; Untyped                       ;
; C0_MODE                       ; BYPASS            ; Untyped                       ;
; C1_MODE                       ; BYPASS            ; Untyped                       ;
; C2_MODE                       ; BYPASS            ; Untyped                       ;
; C3_MODE                       ; BYPASS            ; Untyped                       ;
; C4_MODE                       ; BYPASS            ; Untyped                       ;
; C5_MODE                       ; BYPASS            ; Untyped                       ;
; C6_MODE                       ; BYPASS            ; Untyped                       ;
; C7_MODE                       ; BYPASS            ; Untyped                       ;
; C8_MODE                       ; BYPASS            ; Untyped                       ;
; C9_MODE                       ; BYPASS            ; Untyped                       ;
; C0_PH                         ; 0                 ; Untyped                       ;
; C1_PH                         ; 0                 ; Untyped                       ;
; C2_PH                         ; 0                 ; Untyped                       ;
; C3_PH                         ; 0                 ; Untyped                       ;
; C4_PH                         ; 0                 ; Untyped                       ;
; C5_PH                         ; 0                 ; Untyped                       ;
; C6_PH                         ; 0                 ; Untyped                       ;
; C7_PH                         ; 0                 ; Untyped                       ;
; C8_PH                         ; 0                 ; Untyped                       ;
; C9_PH                         ; 0                 ; Untyped                       ;
; L0_HIGH                       ; 1                 ; Untyped                       ;
; L1_HIGH                       ; 1                 ; Untyped                       ;
; G0_HIGH                       ; 1                 ; Untyped                       ;
; G1_HIGH                       ; 1                 ; Untyped                       ;
; G2_HIGH                       ; 1                 ; Untyped                       ;
; G3_HIGH                       ; 1                 ; Untyped                       ;
; E0_HIGH                       ; 1                 ; Untyped                       ;
; E1_HIGH                       ; 1                 ; Untyped                       ;
; E2_HIGH                       ; 1                 ; Untyped                       ;
; E3_HIGH                       ; 1                 ; Untyped                       ;
; L0_LOW                        ; 1                 ; Untyped                       ;
; L1_LOW                        ; 1                 ; Untyped                       ;
; G0_LOW                        ; 1                 ; Untyped                       ;
; G1_LOW                        ; 1                 ; Untyped                       ;
; G2_LOW                        ; 1                 ; Untyped                       ;
; G3_LOW                        ; 1                 ; Untyped                       ;
; E0_LOW                        ; 1                 ; Untyped                       ;
; E1_LOW                        ; 1                 ; Untyped                       ;
; E2_LOW                        ; 1                 ; Untyped                       ;
; E3_LOW                        ; 1                 ; Untyped                       ;
; L0_INITIAL                    ; 1                 ; Untyped                       ;
; L1_INITIAL                    ; 1                 ; Untyped                       ;
; G0_INITIAL                    ; 1                 ; Untyped                       ;
; G1_INITIAL                    ; 1                 ; Untyped                       ;
; G2_INITIAL                    ; 1                 ; Untyped                       ;
; G3_INITIAL                    ; 1                 ; Untyped                       ;
; E0_INITIAL                    ; 1                 ; Untyped                       ;
; E1_INITIAL                    ; 1                 ; Untyped                       ;
; E2_INITIAL                    ; 1                 ; Untyped                       ;
; E3_INITIAL                    ; 1                 ; Untyped                       ;
; L0_MODE                       ; BYPASS            ; Untyped                       ;
; L1_MODE                       ; BYPASS            ; Untyped                       ;
; G0_MODE                       ; BYPASS            ; Untyped                       ;
; G1_MODE                       ; BYPASS            ; Untyped                       ;
; G2_MODE                       ; BYPASS            ; Untyped                       ;
; G3_MODE                       ; BYPASS            ; Untyped                       ;
; E0_MODE                       ; BYPASS            ; Untyped                       ;
; E1_MODE                       ; BYPASS            ; Untyped                       ;
; E2_MODE                       ; BYPASS            ; Untyped                       ;
; E3_MODE                       ; BYPASS            ; Untyped                       ;
; L0_PH                         ; 0                 ; Untyped                       ;
; L1_PH                         ; 0                 ; Untyped                       ;
; G0_PH                         ; 0                 ; Untyped                       ;
; G1_PH                         ; 0                 ; Untyped                       ;
; G2_PH                         ; 0                 ; Untyped                       ;
; G3_PH                         ; 0                 ; Untyped                       ;
; E0_PH                         ; 0                 ; Untyped                       ;
; E1_PH                         ; 0                 ; Untyped                       ;
; E2_PH                         ; 0                 ; Untyped                       ;
; E3_PH                         ; 0                 ; Untyped                       ;
; M_PH                          ; 0                 ; Untyped                       ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                       ;
; CLK0_COUNTER                  ; G0                ; Untyped                       ;
; CLK1_COUNTER                  ; G0                ; Untyped                       ;
; CLK2_COUNTER                  ; G0                ; Untyped                       ;
; CLK3_COUNTER                  ; G0                ; Untyped                       ;
; CLK4_COUNTER                  ; G0                ; Untyped                       ;
; CLK5_COUNTER                  ; G0                ; Untyped                       ;
; CLK6_COUNTER                  ; E0                ; Untyped                       ;
; CLK7_COUNTER                  ; E1                ; Untyped                       ;
; CLK8_COUNTER                  ; E2                ; Untyped                       ;
; CLK9_COUNTER                  ; E3                ; Untyped                       ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                       ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                       ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                       ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                       ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                       ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                       ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                       ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                       ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                       ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                       ;
; M_TIME_DELAY                  ; 0                 ; Untyped                       ;
; N_TIME_DELAY                  ; 0                 ; Untyped                       ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                       ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                       ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                       ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                       ;
; ENABLE0_COUNTER               ; L0                ; Untyped                       ;
; ENABLE1_COUNTER               ; L0                ; Untyped                       ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                       ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                       ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                       ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                       ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                       ;
; VCO_POST_SCALE                ; 0                 ; Untyped                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E      ; Untyped                       ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                       ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                       ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                       ;
; PORT_CLK3                     ; PORT_USED         ; Untyped                       ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                       ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                       ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                       ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                       ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                       ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                       ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                       ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                       ;
; CBXI_PARAMETER                ; altpll_qsr2       ; Untyped                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                       ;
; WIDTH_CLOCK                   ; 5                 ; Signed Integer                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                       ;
; DEVICE_FAMILY                 ; Cyclone IV E      ; Untyped                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                       ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                ;
+-------------------------------+-------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                       ;
; REF_PER        ; 1024  ; Signed Integer                       ;
; SC_CL          ; 3     ; Signed Integer                       ;
; SC_RCD         ; 3     ; Signed Integer                       ;
; SC_RRD         ; 7     ; Signed Integer                       ;
; SC_PM          ; 1     ; Signed Integer                       ;
; SC_BL          ; 1     ; Signed Integer                       ;
; SDR_BL         ; 111   ; Unsigned Binary                      ;
; SDR_BT         ; 0     ; Unsigned Binary                      ;
; SDR_CL         ; 011   ; Unsigned Binary                      ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|control_interface:u_control_interface ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                             ;
; REF_PER        ; 1024  ; Signed Integer                                                             ;
; SC_CL          ; 3     ; Signed Integer                                                             ;
; SC_RCD         ; 3     ; Signed Integer                                                             ;
; SC_RRD         ; 7     ; Signed Integer                                                             ;
; SC_PM          ; 1     ; Signed Integer                                                             ;
; SC_BL          ; 1     ; Signed Integer                                                             ;
; SDR_BL         ; 111   ; Unsigned Binary                                                            ;
; SDR_BT         ; 0     ; Unsigned Binary                                                            ;
; SDR_CL         ; 011   ; Unsigned Binary                                                            ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|command:u_command ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                         ;
; REF_PER        ; 1024  ; Signed Integer                                         ;
; SC_CL          ; 3     ; Signed Integer                                         ;
; SC_RCD         ; 3     ; Signed Integer                                         ;
; SC_RRD         ; 7     ; Signed Integer                                         ;
; SC_PM          ; 1     ; Signed Integer                                         ;
; SC_BL          ; 1     ; Signed Integer                                         ;
; SDR_BL         ; 111   ; Unsigned Binary                                        ;
; SDR_BT         ; 0     ; Unsigned Binary                                        ;
; SDR_CL         ; 011   ; Unsigned Binary                                        ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|sdr_data_path:u_sdr_data_path ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                     ;
; REF_PER        ; 1024  ; Signed Integer                                                     ;
; SC_CL          ; 3     ; Signed Integer                                                     ;
; SC_RCD         ; 3     ; Signed Integer                                                     ;
; SC_RRD         ; 7     ; Signed Integer                                                     ;
; SC_PM          ; 1     ; Signed Integer                                                     ;
; SC_BL          ; 1     ; Signed Integer                                                     ;
; SDR_BL         ; 111   ; Unsigned Binary                                                    ;
; SDR_BT         ; 0     ; Unsigned Binary                                                    ;
; SDR_CL         ; 011   ; Unsigned Binary                                                    ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+-------------------------------------------+-------------+-----------------------------------------------------------------------------------+
; Parameter Name                            ; Value       ; Type                                                                              ;
+-------------------------------------------+-------------+-----------------------------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT    ; FALSE       ; Untyped                                                                           ;
; ACF_DISABLE_MLAB_RAM_USE                  ; FALSE       ; Untyped                                                                           ;
; ADD_RAM_OUTPUT_REGISTER                   ; OFF         ; Untyped                                                                           ;
; ADD_USEDW_MSB_BIT                         ; OFF         ; Untyped                                                                           ;
; CLOCKS_ARE_SYNCHRONIZED                   ; FALSE       ; Untyped                                                                           ;
; DELAY_RDUSEDW                             ; 1           ; Untyped                                                                           ;
; DELAY_WRUSEDW                             ; 1           ; Untyped                                                                           ;
; DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                                           ;
; ENABLE_ECC                                ; FALSE       ; Untyped                                                                           ;
; LPM_NUMWORDS                              ; 512         ; Signed Integer                                                                    ;
; LPM_SHOWAHEAD                             ; OFF         ; Untyped                                                                           ;
; LPM_WIDTH                                 ; 16          ; Signed Integer                                                                    ;
; LPM_WIDTH_R                               ; 32          ; Signed Integer                                                                    ;
; LPM_WIDTHU                                ; 9           ; Signed Integer                                                                    ;
; LPM_WIDTHU_R                              ; 8           ; Signed Integer                                                                    ;
; MAXIMIZE_SPEED                            ; 5           ; Untyped                                                                           ;
; OVERFLOW_CHECKING                         ; ON          ; Untyped                                                                           ;
; RAM_BLOCK_TYPE                            ; AUTO        ; Untyped                                                                           ;
; RDSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                    ;
; READ_ACLR_SYNCH                           ; OFF         ; Untyped                                                                           ;
; UNDERFLOW_CHECKING                        ; ON          ; Untyped                                                                           ;
; USE_EAB                                   ; ON          ; Untyped                                                                           ;
; WRITE_ACLR_SYNCH                          ; ON          ; Untyped                                                                           ;
; WRSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                    ;
; CBXI_PARAMETER                            ; dcfifo_neh1 ; Untyped                                                                           ;
+-------------------------------------------+-------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+-------------------------------------------+-------------+-----------------------------------------------------------------------------------+
; Parameter Name                            ; Value       ; Type                                                                              ;
+-------------------------------------------+-------------+-----------------------------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT    ; FALSE       ; Untyped                                                                           ;
; ACF_DISABLE_MLAB_RAM_USE                  ; FALSE       ; Untyped                                                                           ;
; ADD_RAM_OUTPUT_REGISTER                   ; OFF         ; Untyped                                                                           ;
; ADD_USEDW_MSB_BIT                         ; OFF         ; Untyped                                                                           ;
; CLOCKS_ARE_SYNCHRONIZED                   ; FALSE       ; Untyped                                                                           ;
; DELAY_RDUSEDW                             ; 1           ; Untyped                                                                           ;
; DELAY_WRUSEDW                             ; 1           ; Untyped                                                                           ;
; DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                                           ;
; ENABLE_ECC                                ; FALSE       ; Untyped                                                                           ;
; LPM_NUMWORDS                              ; 512         ; Signed Integer                                                                    ;
; LPM_SHOWAHEAD                             ; OFF         ; Untyped                                                                           ;
; LPM_WIDTH                                 ; 16          ; Signed Integer                                                                    ;
; LPM_WIDTH_R                               ; 32          ; Signed Integer                                                                    ;
; LPM_WIDTHU                                ; 9           ; Signed Integer                                                                    ;
; LPM_WIDTHU_R                              ; 8           ; Signed Integer                                                                    ;
; MAXIMIZE_SPEED                            ; 5           ; Untyped                                                                           ;
; OVERFLOW_CHECKING                         ; ON          ; Untyped                                                                           ;
; RAM_BLOCK_TYPE                            ; AUTO        ; Untyped                                                                           ;
; RDSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                    ;
; READ_ACLR_SYNCH                           ; OFF         ; Untyped                                                                           ;
; UNDERFLOW_CHECKING                        ; ON          ; Untyped                                                                           ;
; USE_EAB                                   ; ON          ; Untyped                                                                           ;
; WRITE_ACLR_SYNCH                          ; ON          ; Untyped                                                                           ;
; WRSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                    ;
; CBXI_PARAMETER                            ; dcfifo_neh1 ; Untyped                                                                           ;
+-------------------------------------------+-------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+-------------------------------------------+-------------+----------------------------------------------------------------------------------+
; Parameter Name                            ; Value       ; Type                                                                             ;
+-------------------------------------------+-------------+----------------------------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT    ; FALSE       ; Untyped                                                                          ;
; ACF_DISABLE_MLAB_RAM_USE                  ; FALSE       ; Untyped                                                                          ;
; ADD_RAM_OUTPUT_REGISTER                   ; OFF         ; Untyped                                                                          ;
; ADD_USEDW_MSB_BIT                         ; OFF         ; Untyped                                                                          ;
; CLOCKS_ARE_SYNCHRONIZED                   ; FALSE       ; Untyped                                                                          ;
; DELAY_RDUSEDW                             ; 1           ; Untyped                                                                          ;
; DELAY_WRUSEDW                             ; 1           ; Untyped                                                                          ;
; DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                                          ;
; ENABLE_ECC                                ; FALSE       ; Untyped                                                                          ;
; LPM_NUMWORDS                              ; 256         ; Signed Integer                                                                   ;
; LPM_SHOWAHEAD                             ; OFF         ; Untyped                                                                          ;
; LPM_WIDTH                                 ; 32          ; Signed Integer                                                                   ;
; LPM_WIDTH_R                               ; 16          ; Signed Integer                                                                   ;
; LPM_WIDTHU                                ; 8           ; Signed Integer                                                                   ;
; LPM_WIDTHU_R                              ; 9           ; Signed Integer                                                                   ;
; MAXIMIZE_SPEED                            ; 5           ; Untyped                                                                          ;
; OVERFLOW_CHECKING                         ; ON          ; Untyped                                                                          ;
; RAM_BLOCK_TYPE                            ; AUTO        ; Untyped                                                                          ;
; RDSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                   ;
; READ_ACLR_SYNCH                           ; OFF         ; Untyped                                                                          ;
; UNDERFLOW_CHECKING                        ; ON          ; Untyped                                                                          ;
; USE_EAB                                   ; ON          ; Untyped                                                                          ;
; WRITE_ACLR_SYNCH                          ; ON          ; Untyped                                                                          ;
; WRSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                   ;
; CBXI_PARAMETER                            ; dcfifo_ffh1 ; Untyped                                                                          ;
+-------------------------------------------+-------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+-------------------------------------------+-------------+----------------------------------------------------------------------------------+
; Parameter Name                            ; Value       ; Type                                                                             ;
+-------------------------------------------+-------------+----------------------------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT    ; FALSE       ; Untyped                                                                          ;
; ACF_DISABLE_MLAB_RAM_USE                  ; FALSE       ; Untyped                                                                          ;
; ADD_RAM_OUTPUT_REGISTER                   ; OFF         ; Untyped                                                                          ;
; ADD_USEDW_MSB_BIT                         ; OFF         ; Untyped                                                                          ;
; CLOCKS_ARE_SYNCHRONIZED                   ; FALSE       ; Untyped                                                                          ;
; DELAY_RDUSEDW                             ; 1           ; Untyped                                                                          ;
; DELAY_WRUSEDW                             ; 1           ; Untyped                                                                          ;
; DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                                          ;
; ENABLE_ECC                                ; FALSE       ; Untyped                                                                          ;
; LPM_NUMWORDS                              ; 256         ; Signed Integer                                                                   ;
; LPM_SHOWAHEAD                             ; OFF         ; Untyped                                                                          ;
; LPM_WIDTH                                 ; 32          ; Signed Integer                                                                   ;
; LPM_WIDTH_R                               ; 16          ; Signed Integer                                                                   ;
; LPM_WIDTHU                                ; 8           ; Signed Integer                                                                   ;
; LPM_WIDTHU_R                              ; 9           ; Signed Integer                                                                   ;
; MAXIMIZE_SPEED                            ; 5           ; Untyped                                                                          ;
; OVERFLOW_CHECKING                         ; ON          ; Untyped                                                                          ;
; RAM_BLOCK_TYPE                            ; AUTO        ; Untyped                                                                          ;
; RDSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                   ;
; READ_ACLR_SYNCH                           ; OFF         ; Untyped                                                                          ;
; UNDERFLOW_CHECKING                        ; ON          ; Untyped                                                                          ;
; USE_EAB                                   ; ON          ; Untyped                                                                          ;
; WRITE_ACLR_SYNCH                          ; ON          ; Untyped                                                                          ;
; WRSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                   ;
; CBXI_PARAMETER                            ; dcfifo_ffh1 ; Untyped                                                                          ;
+-------------------------------------------+-------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_CCD_Config:u8 ;
+-----------------------+------------------+---------------------+
; Parameter Name        ; Value            ; Type                ;
+-----------------------+------------------+---------------------+
; default_exposure      ; 0000010111100101 ; Unsigned Binary     ;
; exposure_change_value ; 0000000001100100 ; Unsigned Binary     ;
; CLK_Freq              ; 50000000         ; Signed Integer      ;
; I2C_Freq              ; 20000            ; Signed Integer      ;
; LUT_SIZE              ; 25               ; Signed Integer      ;
+-----------------------+------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ltp_controller:u1 ;
+----------------------+-------+---------------------------------+
; Parameter Name       ; Value ; Type                            ;
+----------------------+-------+---------------------------------+
; H_LINE               ; 1056  ; Signed Integer                  ;
; V_LINE               ; 525   ; Signed Integer                  ;
; Hsync_Blank          ; 46    ; Signed Integer                  ;
; Hsync_Front_Porch    ; 210   ; Signed Integer                  ;
; Vertical_Back_Porch  ; 23    ; Signed Integer                  ;
; Vertical_Front_Porch ; 22    ; Signed Integer                  ;
+----------------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ltp_controller:u1|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                  ;
; LPM_WIDTHD             ; 2              ; Untyped                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_qim ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                          ;
+----------------------------+-----------------------------------------------------------------+
; Name                       ; Value                                                           ;
+----------------------------+-----------------------------------------------------------------+
; Number of entity instances ; 1                                                               ;
; Entity Instance            ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component ;
;     -- NUMBER_OF_TAPS      ; 2                                                               ;
;     -- TAP_DISTANCE        ; 800                                                             ;
;     -- WIDTH               ; 12                                                              ;
+----------------------------+-----------------------------------------------------------------+


+----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                         ;
+-------------------------------+--------------------------------------+
; Name                          ; Value                                ;
+-------------------------------+--------------------------------------+
; Number of entity instances    ; 1                                    ;
; Entity Instance               ; sdram_pll:u6|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
+-------------------------------+--------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "ltp_controller:u1"     ;
+------+--------+----------+------------------------+
; Port ; Type   ; Severity ; Details                ;
+------+--------+----------+------------------------+
; oDEN ; Output ; Info     ; Explicitly unconnected ;
+------+--------+----------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7|sdr_data_path:u_sdr_data_path"                                                                                            ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                    ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; DM   ; Input  ; Warning  ; Input port expression (2 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "DM[3..2]" will be connected to GND. ;
; DM   ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; DQM  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                        ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7|control_interface:u_control_interface"                                                                                         ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; CMD      ; Input ; Warning  ; Input port expression (2 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "CMD[2..2]" will be connected to GND.  ;
; INIT_ACK ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7"                                                                                                                                                                                  ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WR1_DATA[15]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_ADDR[22..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_MAX_ADDR[15..13] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[11..9]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[22..18] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[8..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[17]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[16]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[12]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[6..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[7]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_DATA[15]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_ADDR[22..21]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_ADDR[19..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_ADDR[20]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR2_MAX_ADDR[15..13] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[11..9]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[22..21] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[19..18] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[8..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[20]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[17]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[16]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[12]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_LENGTH[6..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_LENGTH[7]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_ADDR[22..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_MAX_ADDR[15..13] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[11..9]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[22..18] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[8..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[17]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[16]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[12]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[6..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[7]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_ADDR[22..21]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[19..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[20]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD2_MAX_ADDR[15..13] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[11..9]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[22..21] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[19..18] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[8..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[20]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[17]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[16]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[12]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[6..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[7]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; SA                   ; Output ; Warning  ; Output or bidir port (12 bits) is smaller than the port expression (13 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.            ;
; CS_N                 ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "CS_N[1..1]" have no fanouts                                                            ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "RAW2RGB:u4|Line_Buffer:L1" ;
+----------+--------+----------+------------------------+
; Port     ; Type   ; Severity ; Details                ;
+----------+--------+----------+------------------------+
; shiftout ; Output ; Info     ; Explicitly unconnected ;
+----------+--------+----------+------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAW2RGB:u4"                                                                                 ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; oRed[1..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oGreen[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oBlue[1..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 476                         ;
; cycloneiii_ff         ; 1076                        ;
;     CLR               ; 513                         ;
;     CLR SCLR          ; 48                          ;
;     CLR SLD           ; 16                          ;
;     ENA               ; 48                          ;
;     ENA CLR           ; 293                         ;
;     ENA CLR SCLR      ; 64                          ;
;     ENA SCLR          ; 1                           ;
;     ENA SLD           ; 10                          ;
;     SCLR SLD          ; 2                           ;
;     SLD               ; 4                           ;
;     plain             ; 77                          ;
; cycloneiii_io_obuf    ; 109                         ;
; cycloneiii_lcell_comb ; 1491                        ;
;     arith             ; 374                         ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 297                         ;
;         3 data inputs ; 73                          ;
;     normal            ; 1117                        ;
;         0 data inputs ; 20                          ;
;         1 data inputs ; 63                          ;
;         2 data inputs ; 162                         ;
;         3 data inputs ; 249                         ;
;         4 data inputs ; 623                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 80                          ;
;                       ;                             ;
; Max LUT depth         ; 25.50                       ;
; Average LUT depth     ; 4.16                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu May 16 19:29:00 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Camera -c Camera
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/sdram_wr_fifo.v
    Info (12023): Found entity 1: Sdram_WR_FIFO File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_WR_FIFO.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/sdram_rd_fifo.v
    Info (12023): Found entity 1: Sdram_RD_FIFO File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_RD_FIFO.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/sdram_control.v
    Info (12023): Found entity 1: Sdram_Control File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 37
Warning (10229): Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/sdr_data_path.v Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/sdr_data_path.v
    Info (12023): Found entity 1: sdr_data_path File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/sdr_data_path.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/control_interface.v
    Info (12023): Found entity 1: control_interface File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/control_interface.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/command.v
    Info (12023): Found entity 1: command File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/command.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file v/seg7_lut_8.v
    Info (12023): Found entity 1: SEG7_LUT_8 File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/V/SEG7_LUT_8.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file v/seg7_lut.v
    Info (12023): Found entity 1: SEG7_LUT File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/V/SEG7_LUT.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file v/reset_delay.v
    Info (12023): Found entity 1: Reset_Delay File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/V/Reset_Delay.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file v/raw2rgb.v
    Info (12023): Found entity 1: RAW2RGB File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/V/RAW2RGB.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file v/ltp_controller.v
    Info (12023): Found entity 1: ltp_controller File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/V/ltp_controller.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file v/line_buffer.v
    Info (12023): Found entity 1: Line_Buffer File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/V/Line_Buffer.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/V/I2C_Controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c_ccd_config.v
    Info (12023): Found entity 1: I2C_CCD_Config File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/V/I2C_CCD_Config.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file v/ccd_capture.v
    Info (12023): Found entity 1: CCD_Capture File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/V/CCD_Capture.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file v/sdram_pll.v
    Info (12023): Found entity 1: sdram_pll File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/V/sdram_pll.v Line: 39
Warning (10236): Verilog HDL Implicit Net warning at ltp_controller.v(135): created implicit net for "circle1" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/V/ltp_controller.v Line: 135
Warning (10236): Verilog HDL Implicit Net warning at ltp_controller.v(136): created implicit net for "circle2" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/V/ltp_controller.v Line: 136
Warning (12125): Using design file camera.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Camera File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 42
Warning (10236): Verilog HDL Implicit Net warning at camera.v(542): created implicit net for "SHLR" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 542
Warning (10236): Verilog HDL Implicit Net warning at camera.v(543): created implicit net for "UPDN" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 543
Info (12127): Elaborating entity "Camera" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at camera.v(542): object "SHLR" assigned a value but never read File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 542
Warning (10036): Verilog HDL or VHDL warning at camera.v(543): object "UPDN" assigned a value but never read File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 543
Warning (10230): Verilog HDL assignment warning at camera.v(554): truncated value with size 16 to match size of target (9) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 554
Warning (10034): Output port "VGA_B" at camera.v(333) has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 333
Warning (10034): Output port "VGA_G" at camera.v(336) has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 336
Warning (10034): Output port "VGA_R" at camera.v(338) has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 338
Warning (10034): Output port "ENET0_TX_DATA" at camera.v(372) has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 372
Warning (10034): Output port "ENET1_TX_DATA" at camera.v(391) has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 391
Warning (10034): Output port "OTG_ADDR" at camera.v(403) has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 403
Warning (10034): Output port "OTG_DACK_N" at camera.v(405) has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 405
Warning (10034): Output port "SRAM_ADDR" at camera.v(431) has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 431
Warning (10034): Output port "FL_ADDR" at camera.v(440) has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 440
Warning (10034): Output port "SMA_CLKOUT" at camera.v(281) has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 281
Warning (10034): Output port "LCD_BLON" at camera.v(307) has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 307
Warning (10034): Output port "LCD_EN" at camera.v(309) has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 309
Warning (10034): Output port "LCD_ON" at camera.v(310) has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 310
Warning (10034): Output port "LCD_RS" at camera.v(311) has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 311
Warning (10034): Output port "LCD_RW" at camera.v(312) has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 312
Warning (10034): Output port "UART_CTS" at camera.v(315) has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 315
Warning (10034): Output port "SD_CLK" at camera.v(327) has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 327
Warning (10034): Output port "VGA_BLANK_N" at camera.v(334) has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 334
Warning (10034): Output port "VGA_CLK" at camera.v(335) has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 335
Warning (10034): Output port "VGA_HS" at camera.v(337) has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 337
Warning (10034): Output port "VGA_SYNC_N" at camera.v(339) has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 339
Warning (10034): Output port "VGA_VS" at camera.v(340) has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 340
Warning (10034): Output port "AUD_DACDAT" at camera.v(346) has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 346
Warning (10034): Output port "AUD_XCK" at camera.v(348) has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 348
Warning (10034): Output port "EEP_I2C_SCLK" at camera.v(351) has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 351
Warning (10034): Output port "I2C_SCLK" at camera.v(355) has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 355
Warning (10034): Output port "ENET0_GTX_CLK" at camera.v(359) has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 359
Warning (10034): Output port "ENET0_MDC" at camera.v(362) has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 362
Warning (10034): Output port "ENET0_RST_N" at camera.v(364) has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 364
Warning (10034): Output port "ENET0_TX_EN" at camera.v(373) has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 373
Warning (10034): Output port "ENET0_TX_ER" at camera.v(374) has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 374
Warning (10034): Output port "ENET1_GTX_CLK" at camera.v(378) has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 378
Warning (10034): Output port "ENET1_MDC" at camera.v(381) has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 381
Warning (10034): Output port "ENET1_RST_N" at camera.v(383) has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 383
Warning (10034): Output port "ENET1_TX_EN" at camera.v(392) has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 392
Warning (10034): Output port "ENET1_TX_ER" at camera.v(393) has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 393
Warning (10034): Output port "TD_RESET_N" at camera.v(399) has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 399
Warning (10034): Output port "OTG_CS_N" at camera.v(404) has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 404
Warning (10034): Output port "OTG_RD_N" at camera.v(411) has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 411
Warning (10034): Output port "OTG_RST_N" at camera.v(412) has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 412
Warning (10034): Output port "OTG_WE_N" at camera.v(413) has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 413
Warning (10034): Output port "SRAM_CE_N" at camera.v(432) has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 432
Warning (10034): Output port "SRAM_LB_N" at camera.v(434) has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 434
Warning (10034): Output port "SRAM_OE_N" at camera.v(435) has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 435
Warning (10034): Output port "SRAM_UB_N" at camera.v(436) has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 436
Warning (10034): Output port "SRAM_WE_N" at camera.v(437) has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 437
Warning (10034): Output port "FL_CE_N" at camera.v(441) has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 441
Warning (10034): Output port "FL_OE_N" at camera.v(443) has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 443
Warning (10034): Output port "FL_RST_N" at camera.v(444) has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 444
Warning (10034): Output port "FL_WE_N" at camera.v(446) has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 446
Warning (10034): Output port "FL_WP_N" at camera.v(447) has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 447
Warning (10034): Output port "TOUCH_I2C_SCL" at camera.v(455) has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 455
Warning (10034): Output port "LCD_DITH" at camera.v(461) has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 461
Warning (10034): Output port "LCD_UPDN" at camera.v(464) has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 464
Warning (10034): Output port "LCD_DE" at camera.v(466) has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 466
Warning (10034): Output port "LCD_SHLR" at camera.v(467) has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 467
Warning (10034): Output port "LSENSOR_ADDR_SEL" at camera.v(482) has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 482
Warning (10034): Output port "LSENSOR_SCL" at camera.v(483) has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 483
Warning (10034): Output port "GSENSOR_CS_n" at camera.v(487) has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 487
Warning (10034): Output port "GSENSOR_ALT_ADDR" at camera.v(490) has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 490
Warning (10034): Output port "GSENSOR_SCL_SCLK" at camera.v(492) has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 492
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "Reset_Delay:u2" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 579
Info (12128): Elaborating entity "CCD_Capture" for hierarchy "CCD_Capture:u3" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 593
Warning (10036): Verilog HDL or VHDL warning at CCD_Capture.v(161): object "ifval_fedge" assigned a value but never read File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/V/CCD_Capture.v Line: 161
Warning (10036): Verilog HDL or VHDL warning at CCD_Capture.v(162): object "y_cnt_d" assigned a value but never read File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/V/CCD_Capture.v Line: 162
Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(122): truncated value with size 32 to match size of target (16) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/V/CCD_Capture.v Line: 122
Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(126): truncated value with size 32 to match size of target (16) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/V/CCD_Capture.v Line: 126
Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(182): truncated value with size 32 to match size of target (1) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/V/CCD_Capture.v Line: 182
Info (12128): Elaborating entity "RAW2RGB" for hierarchy "RAW2RGB:u4" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 606
Info (12128): Elaborating entity "Line_Buffer" for hierarchy "RAW2RGB:u4|Line_Buffer:L1" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/V/RAW2RGB.v Line: 98
Info (12128): Elaborating entity "altshift_taps" for hierarchy "RAW2RGB:u4|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/V/Line_Buffer.v Line: 67
Info (12130): Elaborated megafunction instantiation "RAW2RGB:u4|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/V/Line_Buffer.v Line: 67
Info (12133): Instantiated megafunction "RAW2RGB:u4|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component" with the following parameter: File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/V/Line_Buffer.v Line: 67
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M4K"
    Info (12134): Parameter "lpm_type" = "altshift_taps"
    Info (12134): Parameter "number_of_taps" = "2"
    Info (12134): Parameter "power_up_state" = "CLEARED"
    Info (12134): Parameter "tap_distance" = "800"
    Info (12134): Parameter "width" = "12"
Warning (287001): Assertion warning: Device family Cyclone IV E does not have M4K blocks -- using available memory blocks File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/db/shift_taps_rmu.tdf Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_rmu.tdf
    Info (12023): Found entity 1: shift_taps_rmu File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/db/shift_taps_rmu.tdf Line: 26
Info (12128): Elaborating entity "shift_taps_rmu" for hierarchy "RAW2RGB:u4|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_rmu:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift_taps.tdf Line: 103
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0ka1.tdf
    Info (12023): Found entity 1: altsyncram_0ka1 File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/db/altsyncram_0ka1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_0ka1" for hierarchy "RAW2RGB:u4|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_rmu:auto_generated|altsyncram_0ka1:altsyncram2" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/db/shift_taps_rmu.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_auf.tdf
    Info (12023): Found entity 1: cntr_auf File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/db/cntr_auf.tdf Line: 27
Info (12128): Elaborating entity "cntr_auf" for hierarchy "RAW2RGB:u4|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_rmu:auto_generated|cntr_auf:cntr1" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/db/shift_taps_rmu.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_7ic.tdf
    Info (12023): Found entity 1: cmpr_7ic File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/db/cmpr_7ic.tdf Line: 22
Info (12128): Elaborating entity "cmpr_7ic" for hierarchy "RAW2RGB:u4|Line_Buffer:L1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_rmu:auto_generated|cntr_auf:cntr1|cmpr_7ic:cmpr4" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/db/cntr_auf.tdf Line: 85
Info (12128): Elaborating entity "SEG7_LUT_8" for hierarchy "SEG7_LUT_8:u5" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 613
Info (12128): Elaborating entity "SEG7_LUT" for hierarchy "SEG7_LUT_8:u5|SEG7_LUT:u0" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/V/SEG7_LUT_8.v Line: 47
Info (12128): Elaborating entity "sdram_pll" for hierarchy "sdram_pll:u6" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 621
Info (12128): Elaborating entity "altpll" for hierarchy "sdram_pll:u6|altpll:altpll_component" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/V/sdram_pll.v Line: 102
Info (12130): Elaborated megafunction instantiation "sdram_pll:u6|altpll:altpll_component" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/V/sdram_pll.v Line: 102
Info (12133): Instantiated megafunction "sdram_pll:u6|altpll:altpll_component" with the following parameter: File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/V/sdram_pll.v Line: 102
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "-2917"
    Info (12134): Parameter "clk2_divide_by" = "2"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "5000"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "3333"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_qsr2.tdf
    Info (12023): Found entity 1: altpll_qsr2 File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/db/altpll_qsr2.tdf Line: 25
Info (12128): Elaborating entity "altpll_qsr2" for hierarchy "sdram_pll:u6|altpll:altpll_component|altpll_qsr2:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "Sdram_Control" for hierarchy "Sdram_Control:u7" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 675
Warning (10230): Verilog HDL assignment warning at Sdram_Control.v(385): truncated value with size 32 to match size of target (10) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 385
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rWR1_MAX_ADDR", which holds its previous value in one or more paths through the always construct File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rWR2_MAX_ADDR", which holds its previous value in one or more paths through the always construct File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rRD1_MAX_ADDR", which holds its previous value in one or more paths through the always construct File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rRD2_MAX_ADDR", which holds its previous value in one or more paths through the always construct File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rWR1_LENGTH", which holds its previous value in one or more paths through the always construct File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rWR2_LENGTH", which holds its previous value in one or more paths through the always construct File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rRD1_LENGTH", which holds its previous value in one or more paths through the always construct File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rRD2_LENGTH", which holds its previous value in one or more paths through the always construct File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_LENGTH[0]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_LENGTH[1]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_LENGTH[2]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_LENGTH[3]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_LENGTH[4]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_LENGTH[5]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_LENGTH[6]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_LENGTH[7]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_LENGTH[0]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_LENGTH[1]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_LENGTH[2]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_LENGTH[3]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_LENGTH[4]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_LENGTH[5]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_LENGTH[6]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_LENGTH[7]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_LENGTH[0]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_LENGTH[1]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_LENGTH[2]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_LENGTH[3]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_LENGTH[4]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_LENGTH[5]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_LENGTH[6]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_LENGTH[7]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_LENGTH[0]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_LENGTH[1]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_LENGTH[2]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_LENGTH[3]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_LENGTH[4]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_LENGTH[5]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_LENGTH[6]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_LENGTH[7]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[0]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[1]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[2]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[3]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[4]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[5]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[6]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[7]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[8]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[9]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[10]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[11]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[12]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[13]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[14]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[15]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[16]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[17]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[18]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[19]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[20]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[21]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD2_MAX_ADDR[22]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[0]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[1]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[2]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[3]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[4]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[5]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[6]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[7]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[8]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[9]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[10]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[11]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[12]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[13]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[14]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[15]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[16]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[17]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[18]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[19]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[20]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[21]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rRD1_MAX_ADDR[22]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[0]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[1]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[2]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[3]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[4]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[5]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[6]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[7]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[8]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[9]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[10]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[11]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[12]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[13]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[14]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[15]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[16]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[17]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[18]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[19]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[20]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[21]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR2_MAX_ADDR[22]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[0]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[1]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[2]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[3]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[4]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[5]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[6]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[7]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[8]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[9]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[10]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[11]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[12]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[13]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[14]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[15]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[16]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[17]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[18]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[19]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[20]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[21]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (10041): Inferred latch for "rWR1_MAX_ADDR[22]" at Sdram_Control.v(423) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 423
Info (12128): Elaborating entity "control_interface" for hierarchy "Sdram_Control:u7|control_interface:u_control_interface" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 239
Warning (10230): Verilog HDL assignment warning at control_interface.v(162): truncated value with size 32 to match size of target (16) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/control_interface.v Line: 162
Warning (10230): Verilog HDL assignment warning at control_interface.v(167): truncated value with size 32 to match size of target (16) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/control_interface.v Line: 167
Warning (10230): Verilog HDL assignment warning at control_interface.v(192): truncated value with size 32 to match size of target (16) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/control_interface.v Line: 192
Info (12128): Elaborating entity "command" for hierarchy "Sdram_Control:u7|command:u_command" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 264
Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable "oe_shift", which holds its previous value in one or more paths through the always construct File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/command.v Line: 275
Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable "oe1", which holds its previous value in one or more paths through the always construct File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/command.v Line: 275
Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable "oe2", which holds its previous value in one or more paths through the always construct File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/command.v Line: 275
Info (12128): Elaborating entity "sdr_data_path" for hierarchy "Sdram_Control:u7|sdr_data_path:u_sdr_data_path" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 272
Warning (10230): Verilog HDL assignment warning at sdr_data_path.v(68): truncated value with size 32 to match size of target (4) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/sdr_data_path.v Line: 68
Info (12128): Elaborating entity "Sdram_WR_FIFO" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 282
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_WR_FIFO.v Line: 87
Info (12130): Elaborated megafunction instantiation "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_WR_FIFO.v Line: 87
Info (12133): Instantiated megafunction "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter: File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_WR_FIFO.v Line: 87
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "lpm_widthu_r" = "8"
    Info (12134): Parameter "lpm_width_r" = "32"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_neh1.tdf
    Info (12023): Found entity 1: dcfifo_neh1 File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/db/dcfifo_neh1.tdf Line: 44
Info (12128): Elaborating entity "dcfifo_neh1" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_ugb.tdf
    Info (12023): Found entity 1: a_gray2bin_ugb File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/db/a_gray2bin_ugb.tdf Line: 22
Info (12128): Elaborating entity "a_gray2bin_ugb" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/db/dcfifo_neh1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_t57.tdf
    Info (12023): Found entity 1: a_graycounter_t57 File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/db/a_graycounter_t57.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_t57" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|a_graycounter_t57:rdptr_g1p" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/db/dcfifo_neh1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_ojc.tdf
    Info (12023): Found entity 1: a_graycounter_ojc File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/db/a_graycounter_ojc.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_ojc" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|a_graycounter_ojc:wrptr_g1p" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/db/dcfifo_neh1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rj31.tdf
    Info (12023): Found entity 1: altsyncram_rj31 File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/db/altsyncram_rj31.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_rj31" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|altsyncram_rj31:fifo_ram" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/db/dcfifo_neh1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf
    Info (12023): Found entity 1: dffpipe_gd9 File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/db/dffpipe_gd9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_gd9" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|dffpipe_gd9:rs_brp" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/db/dcfifo_neh1.tdf Line: 64
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0ol.tdf
    Info (12023): Found entity 1: alt_synch_pipe_0ol File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/db/alt_synch_pipe_0ol.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_0ol" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/db/dcfifo_neh1.tdf Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf
    Info (12023): Found entity 1: dffpipe_hd9 File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/db/dffpipe_hd9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_hd9" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/db/alt_synch_pipe_0ol.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf
    Info (12023): Found entity 1: dffpipe_3dc File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/db/dffpipe_3dc.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_3dc" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|dffpipe_3dc:wraclr" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/db/dcfifo_neh1.tdf Line: 67
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1ol.tdf
    Info (12023): Found entity 1: alt_synch_pipe_1ol File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/db/alt_synch_pipe_1ol.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_1ol" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/db/dcfifo_neh1.tdf Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf
    Info (12023): Found entity 1: dffpipe_id9 File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/db/dffpipe_id9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_id9" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe18" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/db/alt_synch_pipe_1ol.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_f66.tdf
    Info (12023): Found entity 1: cmpr_f66 File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/db/cmpr_f66.tdf Line: 22
Info (12128): Elaborating entity "cmpr_f66" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|cmpr_f66:rdempty_eq_comp" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/db/dcfifo_neh1.tdf Line: 72
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_54e.tdf
    Info (12023): Found entity 1: cntr_54e File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/db/cntr_54e.tdf Line: 25
Info (12128): Elaborating entity "cntr_54e" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_neh1:auto_generated|cntr_54e:cntr_b" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/db/dcfifo_neh1.tdf Line: 74
Info (12128): Elaborating entity "Sdram_RD_FIFO" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_Control.v Line: 302
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_RD_FIFO.v Line: 87
Info (12130): Elaborated megafunction instantiation "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_RD_FIFO.v Line: 87
Info (12133): Instantiated megafunction "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter: File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Sdram_Control/Sdram_RD_FIFO.v Line: 87
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "lpm_widthu_r" = "9"
    Info (12134): Parameter "lpm_width_r" = "16"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_ffh1.tdf
    Info (12023): Found entity 1: dcfifo_ffh1 File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/db/dcfifo_ffh1.tdf Line: 44
Info (12128): Elaborating entity "dcfifo_ffh1" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_s57.tdf
    Info (12023): Found entity 1: a_graycounter_s57 File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/db/a_graycounter_s57.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_s57" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|a_graycounter_s57:rdptr_g1p" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/db/dcfifo_ffh1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_pjc.tdf
    Info (12023): Found entity 1: a_graycounter_pjc File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/db/a_graycounter_pjc.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_pjc" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|a_graycounter_pjc:wrptr_g1p" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/db/dcfifo_ffh1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sj31.tdf
    Info (12023): Found entity 1: altsyncram_sj31 File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/db/altsyncram_sj31.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_sj31" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|altsyncram_sj31:fifo_ram" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/db/dcfifo_ffh1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_2ol.tdf
    Info (12023): Found entity 1: alt_synch_pipe_2ol File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/db/alt_synch_pipe_2ol.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_2ol" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_2ol:rs_dgwp" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/db/dcfifo_ffh1.tdf Line: 65
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_jd9.tdf
    Info (12023): Found entity 1: dffpipe_jd9 File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/db/dffpipe_jd9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_jd9" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/db/alt_synch_pipe_2ol.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_3ol.tdf
    Info (12023): Found entity 1: alt_synch_pipe_3ol File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/db/alt_synch_pipe_3ol.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_3ol" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_3ol:ws_dgrp" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/db/dcfifo_ffh1.tdf Line: 69
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_kd9.tdf
    Info (12023): Found entity 1: dffpipe_kd9 File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/db/dffpipe_kd9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_kd9" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/db/alt_synch_pipe_3ol.tdf Line: 34
Info (12128): Elaborating entity "I2C_CCD_Config" for hierarchy "I2C_CCD_Config:u8" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 686
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(123): truncated value with size 32 to match size of target (1) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/V/I2C_CCD_Config.v Line: 123
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(124): truncated value with size 32 to match size of target (1) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/V/I2C_CCD_Config.v Line: 124
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(146): truncated value with size 32 to match size of target (25) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/V/I2C_CCD_Config.v Line: 146
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(151): truncated value with size 32 to match size of target (1) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/V/I2C_CCD_Config.v Line: 151
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(176): truncated value with size 32 to match size of target (16) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/V/I2C_CCD_Config.v Line: 176
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(226): truncated value with size 32 to match size of target (6) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/V/I2C_CCD_Config.v Line: 226
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "I2C_CCD_Config:u8|I2C_Controller:u0" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/V/I2C_CCD_Config.v Line: 193
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(70): truncated value with size 32 to match size of target (1) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/V/I2C_Controller.v Line: 70
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(69): truncated value with size 32 to match size of target (1) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/V/I2C_Controller.v Line: 69
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(82): truncated value with size 32 to match size of target (7) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/V/I2C_Controller.v Line: 82
Info (12128): Elaborating entity "ltp_controller" for hierarchy "ltp_controller:u1" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 702
Warning (10036): Verilog HDL or VHDL warning at ltp_controller.v(135): object "circle1" assigned a value but never read File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/V/ltp_controller.v Line: 135
Warning (10036): Verilog HDL or VHDL warning at ltp_controller.v(136): object "circle2" assigned a value but never read File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/V/ltp_controller.v Line: 136
Warning (10036): Verilog HDL or VHDL warning at ltp_controller.v(93): object "tread_red" assigned a value but never read File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/V/ltp_controller.v Line: 93
Warning (10036): Verilog HDL or VHDL warning at ltp_controller.v(94): object "tread_green" assigned a value but never read File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/V/ltp_controller.v Line: 94
Warning (10036): Verilog HDL or VHDL warning at ltp_controller.v(95): object "tread_blue" assigned a value but never read File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/V/ltp_controller.v Line: 95
Warning (10036): Verilog HDL or VHDL warning at ltp_controller.v(110): object "detect_area" assigned a value but never read File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/V/ltp_controller.v Line: 110
Warning (10036): Verilog HDL or VHDL warning at ltp_controller.v(111): object "square" assigned a value but never read File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/V/ltp_controller.v Line: 111
Warning (10858): Verilog HDL warning at ltp_controller.v(114): object obutton_right used but never assigned File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/V/ltp_controller.v Line: 114
Warning (10858): Verilog HDL warning at ltp_controller.v(114): object obutton_left used but never assigned File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/V/ltp_controller.v Line: 114
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(220): truncated value with size 32 to match size of target (8) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/V/ltp_controller.v Line: 220
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(221): truncated value with size 32 to match size of target (8) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/V/ltp_controller.v Line: 221
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(222): truncated value with size 32 to match size of target (8) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/V/ltp_controller.v Line: 222
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(226): truncated value with size 32 to match size of target (8) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/V/ltp_controller.v Line: 226
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(227): truncated value with size 32 to match size of target (8) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/V/ltp_controller.v Line: 227
Warning (10230): Verilog HDL assignment warning at ltp_controller.v(228): truncated value with size 32 to match size of target (8) File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/V/ltp_controller.v Line: 228
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0]" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/db/altsyncram_sj31.tdf Line: 41
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1]" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/db/altsyncram_sj31.tdf Line: 75
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/db/altsyncram_sj31.tdf Line: 381
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/db/altsyncram_sj31.tdf Line: 415
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|altsyncram_sj31:fifo_ram|q_b[15]" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/db/altsyncram_sj31.tdf Line: 551
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0]" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/db/altsyncram_sj31.tdf Line: 41
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1]" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/db/altsyncram_sj31.tdf Line: 75
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ffh1:auto_generated|altsyncram_sj31:fifo_ram|q_b[15]" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/db/altsyncram_sj31.tdf Line: 551
Info (278001): Inferred 1 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ltp_controller:u1|Div0" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/V/ltp_controller.v Line: 226
Info (12130): Elaborated megafunction instantiation "ltp_controller:u1|lpm_divide:Div0" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/V/ltp_controller.v Line: 226
Info (12133): Instantiated megafunction "ltp_controller:u1|lpm_divide:Div0" with the following parameter: File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/V/ltp_controller.v Line: 226
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "2"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_qim.tdf
    Info (12023): Found entity 1: lpm_divide_qim File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/db/lpm_divide_qim.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ilh.tdf
    Info (12023): Found entity 1: sign_div_unsign_ilh File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/db/sign_div_unsign_ilh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_o6f.tdf
    Info (12023): Found entity 1: alt_u_div_o6f File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/db/alt_u_div_o6f.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/db/add_sub_7pc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/db/add_sub_8pc.tdf Line: 22
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "EX_IO[0]" has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 291
    Warning (13040): bidirectional pin "EX_IO[1]" has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 291
    Warning (13040): bidirectional pin "EX_IO[2]" has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 291
    Warning (13040): bidirectional pin "EX_IO[3]" has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 291
    Warning (13040): bidirectional pin "EX_IO[4]" has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 291
    Warning (13040): bidirectional pin "EX_IO[5]" has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 291
    Warning (13040): bidirectional pin "EX_IO[6]" has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 291
    Warning (13040): bidirectional pin "LCD_DATA[0]" has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 308
    Warning (13040): bidirectional pin "LCD_DATA[1]" has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 308
    Warning (13040): bidirectional pin "LCD_DATA[2]" has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 308
    Warning (13040): bidirectional pin "LCD_DATA[3]" has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 308
    Warning (13040): bidirectional pin "LCD_DATA[4]" has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 308
    Warning (13040): bidirectional pin "LCD_DATA[5]" has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 308
    Warning (13040): bidirectional pin "LCD_DATA[6]" has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 308
    Warning (13040): bidirectional pin "LCD_DATA[7]" has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 308
    Warning (13040): bidirectional pin "PS2_CLK" has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 321
    Warning (13040): bidirectional pin "PS2_CLK2" has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 322
    Warning (13040): bidirectional pin "PS2_DAT" has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 323
    Warning (13040): bidirectional pin "PS2_DAT2" has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 324
    Warning (13040): bidirectional pin "SD_CMD" has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 328
    Warning (13040): bidirectional pin "SD_DAT[0]" has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 329
    Warning (13040): bidirectional pin "SD_DAT[1]" has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 329
    Warning (13040): bidirectional pin "SD_DAT[2]" has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 329
    Warning (13040): bidirectional pin "SD_DAT[3]" has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 329
    Warning (13040): bidirectional pin "AUD_ADCLRCK" has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 344
    Warning (13040): bidirectional pin "AUD_BCLK" has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 345
    Warning (13040): bidirectional pin "AUD_DACLRCK" has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 347
    Warning (13040): bidirectional pin "EEP_I2C_SDAT" has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 352
    Warning (13040): bidirectional pin "I2C_SDAT" has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 356
    Warning (13040): bidirectional pin "ENET0_MDIO" has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 363
    Warning (13040): bidirectional pin "ENET1_MDIO" has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 382
    Warning (13040): bidirectional pin "OTG_DATA[0]" has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 406
    Warning (13040): bidirectional pin "OTG_DATA[1]" has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 406
    Warning (13040): bidirectional pin "OTG_DATA[2]" has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 406
    Warning (13040): bidirectional pin "OTG_DATA[3]" has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 406
    Warning (13040): bidirectional pin "OTG_DATA[4]" has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 406
    Warning (13040): bidirectional pin "OTG_DATA[5]" has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 406
    Warning (13040): bidirectional pin "OTG_DATA[6]" has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 406
    Warning (13040): bidirectional pin "OTG_DATA[7]" has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 406
    Warning (13040): bidirectional pin "OTG_DATA[8]" has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 406
    Warning (13040): bidirectional pin "OTG_DATA[9]" has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 406
    Warning (13040): bidirectional pin "OTG_DATA[10]" has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 406
    Warning (13040): bidirectional pin "OTG_DATA[11]" has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 406
    Warning (13040): bidirectional pin "OTG_DATA[12]" has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 406
    Warning (13040): bidirectional pin "OTG_DATA[13]" has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 406
    Warning (13040): bidirectional pin "OTG_DATA[14]" has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 406
    Warning (13040): bidirectional pin "OTG_DATA[15]" has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 406
    Warning (13040): bidirectional pin "OTG_FSPEED" has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 408
    Warning (13040): bidirectional pin "OTG_LSPEED" has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 410
    Warning (13040): bidirectional pin "SRAM_DQ[0]" has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 433
    Warning (13040): bidirectional pin "SRAM_DQ[1]" has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 433
    Warning (13040): bidirectional pin "SRAM_DQ[2]" has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 433
    Warning (13040): bidirectional pin "SRAM_DQ[3]" has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 433
    Warning (13040): bidirectional pin "SRAM_DQ[4]" has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 433
    Warning (13040): bidirectional pin "SRAM_DQ[5]" has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 433
    Warning (13040): bidirectional pin "SRAM_DQ[6]" has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 433
    Warning (13040): bidirectional pin "SRAM_DQ[7]" has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 433
    Warning (13040): bidirectional pin "SRAM_DQ[8]" has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 433
    Warning (13040): bidirectional pin "SRAM_DQ[9]" has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 433
    Warning (13040): bidirectional pin "SRAM_DQ[10]" has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 433
    Warning (13040): bidirectional pin "SRAM_DQ[11]" has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 433
    Warning (13040): bidirectional pin "SRAM_DQ[12]" has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 433
    Warning (13040): bidirectional pin "SRAM_DQ[13]" has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 433
    Warning (13040): bidirectional pin "SRAM_DQ[14]" has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 433
    Warning (13040): bidirectional pin "SRAM_DQ[15]" has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 433
    Warning (13040): bidirectional pin "FL_DQ[0]" has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 442
    Warning (13040): bidirectional pin "FL_DQ[1]" has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 442
    Warning (13040): bidirectional pin "FL_DQ[2]" has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 442
    Warning (13040): bidirectional pin "FL_DQ[3]" has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 442
    Warning (13040): bidirectional pin "FL_DQ[4]" has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 442
    Warning (13040): bidirectional pin "FL_DQ[5]" has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 442
    Warning (13040): bidirectional pin "FL_DQ[6]" has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 442
    Warning (13040): bidirectional pin "FL_DQ[7]" has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 442
    Warning (13040): bidirectional pin "TOUCH_I2C_SDA" has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 456
    Warning (13040): bidirectional pin "LSENSOR_SDA" has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 484
    Warning (13040): bidirectional pin "GSENSOR_SDA_SDI_SDIO" has no driver File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 491
Info (13000): Registers with preset signals will power-up high File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/V/I2C_Controller.v Line: 64
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SMA_CLKOUT" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 281
    Warning (13410): Pin "LCD_BLON" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 307
    Warning (13410): Pin "LCD_EN" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 309
    Warning (13410): Pin "LCD_ON" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 310
    Warning (13410): Pin "LCD_RS" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 311
    Warning (13410): Pin "LCD_RW" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 312
    Warning (13410): Pin "UART_CTS" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 315
    Warning (13410): Pin "SD_CLK" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 327
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 333
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 333
    Warning (13410): Pin "VGA_B[2]" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 333
    Warning (13410): Pin "VGA_B[3]" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 333
    Warning (13410): Pin "VGA_B[4]" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 333
    Warning (13410): Pin "VGA_B[5]" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 333
    Warning (13410): Pin "VGA_B[6]" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 333
    Warning (13410): Pin "VGA_B[7]" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 333
    Warning (13410): Pin "VGA_BLANK_N" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 334
    Warning (13410): Pin "VGA_CLK" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 335
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 336
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 336
    Warning (13410): Pin "VGA_G[2]" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 336
    Warning (13410): Pin "VGA_G[3]" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 336
    Warning (13410): Pin "VGA_G[4]" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 336
    Warning (13410): Pin "VGA_G[5]" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 336
    Warning (13410): Pin "VGA_G[6]" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 336
    Warning (13410): Pin "VGA_G[7]" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 336
    Warning (13410): Pin "VGA_HS" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 337
    Warning (13410): Pin "VGA_R[0]" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 338
    Warning (13410): Pin "VGA_R[1]" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 338
    Warning (13410): Pin "VGA_R[2]" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 338
    Warning (13410): Pin "VGA_R[3]" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 338
    Warning (13410): Pin "VGA_R[4]" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 338
    Warning (13410): Pin "VGA_R[5]" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 338
    Warning (13410): Pin "VGA_R[6]" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 338
    Warning (13410): Pin "VGA_R[7]" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 338
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 339
    Warning (13410): Pin "VGA_VS" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 340
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 346
    Warning (13410): Pin "AUD_XCK" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 348
    Warning (13410): Pin "EEP_I2C_SCLK" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 351
    Warning (13410): Pin "I2C_SCLK" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 355
    Warning (13410): Pin "ENET0_GTX_CLK" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 359
    Warning (13410): Pin "ENET0_MDC" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 362
    Warning (13410): Pin "ENET0_RST_N" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 364
    Warning (13410): Pin "ENET0_TX_DATA[0]" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 372
    Warning (13410): Pin "ENET0_TX_DATA[1]" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 372
    Warning (13410): Pin "ENET0_TX_DATA[2]" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 372
    Warning (13410): Pin "ENET0_TX_DATA[3]" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 372
    Warning (13410): Pin "ENET0_TX_EN" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 373
    Warning (13410): Pin "ENET0_TX_ER" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 374
    Warning (13410): Pin "ENET1_GTX_CLK" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 378
    Warning (13410): Pin "ENET1_MDC" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 381
    Warning (13410): Pin "ENET1_RST_N" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 383
    Warning (13410): Pin "ENET1_TX_DATA[0]" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 391
    Warning (13410): Pin "ENET1_TX_DATA[1]" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 391
    Warning (13410): Pin "ENET1_TX_DATA[2]" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 391
    Warning (13410): Pin "ENET1_TX_DATA[3]" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 391
    Warning (13410): Pin "ENET1_TX_EN" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 392
    Warning (13410): Pin "ENET1_TX_ER" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 393
    Warning (13410): Pin "TD_RESET_N" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 399
    Warning (13410): Pin "OTG_ADDR[0]" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 403
    Warning (13410): Pin "OTG_ADDR[1]" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 403
    Warning (13410): Pin "OTG_CS_N" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 404
    Warning (13410): Pin "OTG_DACK_N[0]" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 405
    Warning (13410): Pin "OTG_DACK_N[1]" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 405
    Warning (13410): Pin "OTG_RD_N" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 411
    Warning (13410): Pin "OTG_RST_N" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 412
    Warning (13410): Pin "OTG_WE_N" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 413
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 419
    Warning (13410): Pin "SRAM_ADDR[0]" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 431
    Warning (13410): Pin "SRAM_ADDR[1]" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 431
    Warning (13410): Pin "SRAM_ADDR[2]" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 431
    Warning (13410): Pin "SRAM_ADDR[3]" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 431
    Warning (13410): Pin "SRAM_ADDR[4]" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 431
    Warning (13410): Pin "SRAM_ADDR[5]" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 431
    Warning (13410): Pin "SRAM_ADDR[6]" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 431
    Warning (13410): Pin "SRAM_ADDR[7]" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 431
    Warning (13410): Pin "SRAM_ADDR[8]" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 431
    Warning (13410): Pin "SRAM_ADDR[9]" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 431
    Warning (13410): Pin "SRAM_ADDR[10]" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 431
    Warning (13410): Pin "SRAM_ADDR[11]" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 431
    Warning (13410): Pin "SRAM_ADDR[12]" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 431
    Warning (13410): Pin "SRAM_ADDR[13]" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 431
    Warning (13410): Pin "SRAM_ADDR[14]" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 431
    Warning (13410): Pin "SRAM_ADDR[15]" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 431
    Warning (13410): Pin "SRAM_ADDR[16]" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 431
    Warning (13410): Pin "SRAM_ADDR[17]" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 431
    Warning (13410): Pin "SRAM_ADDR[18]" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 431
    Warning (13410): Pin "SRAM_ADDR[19]" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 431
    Warning (13410): Pin "SRAM_CE_N" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 432
    Warning (13410): Pin "SRAM_LB_N" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 434
    Warning (13410): Pin "SRAM_OE_N" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 435
    Warning (13410): Pin "SRAM_UB_N" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 436
    Warning (13410): Pin "SRAM_WE_N" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 437
    Warning (13410): Pin "FL_ADDR[0]" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 440
    Warning (13410): Pin "FL_ADDR[1]" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 440
    Warning (13410): Pin "FL_ADDR[2]" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 440
    Warning (13410): Pin "FL_ADDR[3]" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 440
    Warning (13410): Pin "FL_ADDR[4]" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 440
    Warning (13410): Pin "FL_ADDR[5]" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 440
    Warning (13410): Pin "FL_ADDR[6]" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 440
    Warning (13410): Pin "FL_ADDR[7]" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 440
    Warning (13410): Pin "FL_ADDR[8]" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 440
    Warning (13410): Pin "FL_ADDR[9]" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 440
    Warning (13410): Pin "FL_ADDR[10]" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 440
    Warning (13410): Pin "FL_ADDR[11]" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 440
    Warning (13410): Pin "FL_ADDR[12]" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 440
    Warning (13410): Pin "FL_ADDR[13]" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 440
    Warning (13410): Pin "FL_ADDR[14]" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 440
    Warning (13410): Pin "FL_ADDR[15]" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 440
    Warning (13410): Pin "FL_ADDR[16]" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 440
    Warning (13410): Pin "FL_ADDR[17]" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 440
    Warning (13410): Pin "FL_ADDR[18]" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 440
    Warning (13410): Pin "FL_ADDR[19]" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 440
    Warning (13410): Pin "FL_ADDR[20]" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 440
    Warning (13410): Pin "FL_ADDR[21]" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 440
    Warning (13410): Pin "FL_ADDR[22]" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 440
    Warning (13410): Pin "FL_CE_N" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 441
    Warning (13410): Pin "FL_OE_N" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 443
    Warning (13410): Pin "FL_RST_N" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 444
    Warning (13410): Pin "FL_WE_N" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 446
    Warning (13410): Pin "FL_WP_N" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 447
    Warning (13410): Pin "TOUCH_I2C_SCL" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 455
    Warning (13410): Pin "LCD_DITH" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 461
    Warning (13410): Pin "LCD_MODE" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 462
    Warning (13410): Pin "LCD_POWER_CTL" is stuck at VCC File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 463
    Warning (13410): Pin "LCD_UPDN" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 464
    Warning (13410): Pin "LCD_RSTB" is stuck at VCC File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 465
    Warning (13410): Pin "LCD_DE" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 466
    Warning (13410): Pin "LCD_SHLR" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 467
    Warning (13410): Pin "LCD_DIM" is stuck at VCC File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 468
    Warning (13410): Pin "CAMERA_TRIGGER" is stuck at VCC File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 477
    Warning (13410): Pin "LSENSOR_ADDR_SEL" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 482
    Warning (13410): Pin "LSENSOR_SCL" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 483
    Warning (13410): Pin "GSENSOR_CS_n" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 487
    Warning (13410): Pin "GSENSOR_ALT_ADDR" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 490
    Warning (13410): Pin "GSENSOR_SCL_SCLK" is stuck at GND File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 492
Info (286030): Timing-Driven Synthesis is running
Info (17049): 16 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Camera.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 53 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK_50" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 275
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 277
    Warning (15610): No output dependent on input pin "SMA_CLKIN" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 280
    Warning (15610): No output dependent on input pin "UART_RTS" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 316
    Warning (15610): No output dependent on input pin "SD_WP_N" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 330
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 343
    Warning (15610): No output dependent on input pin "ENET0_INT_N" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 360
    Warning (15610): No output dependent on input pin "ENET0_LINK100" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 361
    Warning (15610): No output dependent on input pin "ENET0_RX_CLK" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 365
    Warning (15610): No output dependent on input pin "ENET0_RX_COL" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 366
    Warning (15610): No output dependent on input pin "ENET0_RX_CRS" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 367
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[0]" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 368
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[1]" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 368
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[2]" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 368
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[3]" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 368
    Warning (15610): No output dependent on input pin "ENET0_RX_DV" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 369
    Warning (15610): No output dependent on input pin "ENET0_RX_ER" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 370
    Warning (15610): No output dependent on input pin "ENET0_TX_CLK" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 371
    Warning (15610): No output dependent on input pin "ENETCLK_25" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 375
    Warning (15610): No output dependent on input pin "ENET1_INT_N" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 379
    Warning (15610): No output dependent on input pin "ENET1_LINK100" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 380
    Warning (15610): No output dependent on input pin "ENET1_RX_CLK" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 384
    Warning (15610): No output dependent on input pin "ENET1_RX_COL" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 385
    Warning (15610): No output dependent on input pin "ENET1_RX_CRS" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 386
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[0]" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 387
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[1]" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 387
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[2]" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 387
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[3]" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 387
    Warning (15610): No output dependent on input pin "ENET1_RX_DV" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 388
    Warning (15610): No output dependent on input pin "ENET1_RX_ER" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 389
    Warning (15610): No output dependent on input pin "ENET1_TX_CLK" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 390
    Warning (15610): No output dependent on input pin "TD_CLK27" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 396
    Warning (15610): No output dependent on input pin "TD_DATA[0]" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 397
    Warning (15610): No output dependent on input pin "TD_DATA[1]" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 397
    Warning (15610): No output dependent on input pin "TD_DATA[2]" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 397
    Warning (15610): No output dependent on input pin "TD_DATA[3]" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 397
    Warning (15610): No output dependent on input pin "TD_DATA[4]" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 397
    Warning (15610): No output dependent on input pin "TD_DATA[5]" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 397
    Warning (15610): No output dependent on input pin "TD_DATA[6]" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 397
    Warning (15610): No output dependent on input pin "TD_DATA[7]" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 397
    Warning (15610): No output dependent on input pin "TD_HS" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 398
    Warning (15610): No output dependent on input pin "TD_VS" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 400
    Warning (15610): No output dependent on input pin "OTG_DREQ[0]" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 407
    Warning (15610): No output dependent on input pin "OTG_DREQ[1]" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 407
    Warning (15610): No output dependent on input pin "OTG_INT[0]" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 409
    Warning (15610): No output dependent on input pin "OTG_INT[1]" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 409
    Warning (15610): No output dependent on input pin "IRDA_RXD" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 416
    Warning (15610): No output dependent on input pin "FL_RY" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 445
    Warning (15610): No output dependent on input pin "TOUCH_INT_n" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 457
    Warning (15610): No output dependent on input pin "CAMERA_STROBE" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 476
    Warning (15610): No output dependent on input pin "LSENSOR_INT" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 485
    Warning (15610): No output dependent on input pin "GSENSOR_INT1" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 488
    Warning (15610): No output dependent on input pin "GSENSOR_INT2" File: C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/camera.v Line: 489
Info (21057): Implemented 2453 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 92 input pins
    Info (21059): Implemented 275 output pins
    Info (21060): Implemented 109 bidirectional pins
    Info (21061): Implemented 1896 logic cells
    Info (21064): Implemented 80 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 397 warnings
    Info: Peak virtual memory: 4811 megabytes
    Info: Processing ended: Thu May 16 19:29:31 2019
    Info: Elapsed time: 00:00:31
    Info: Total CPU time (on all processors): 00:00:46


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/white/Desktop/fpga-week9/fpga-week9/Camera/Camera.map.smsg.


