$date
	Fri Aug 07 15:20:26 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! outSOP $end
$var wire 1 " outPOS $end
$var wire 1 # out $end
$var reg 1 $ M $end
$var reg 1 % S $end
$var reg 1 & W $end
$scope module alm1 $end
$var wire 1 # A $end
$var wire 1 $ M $end
$var wire 1 % S $end
$var wire 1 & W $end
$upscope $end
$scope module alm2 $end
$var wire 1 % A $end
$var wire 1 & B $end
$var wire 1 $ C $end
$var wire 1 " Y $end
$upscope $end
$scope module alm3 $end
$var wire 1 % A $end
$var wire 1 & B $end
$var wire 1 $ C $end
$var wire 1 ! Y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
0%
0$
0#
0"
0!
$end
#1
1$
#2
0$
1&
#3
1$
#4
1!
1"
1#
0$
0&
1%
#5
1$
#6
0"
0!
0#
0$
1&
#7
1#
1"
1!
1$
#10
0"
0!
0#
0$
0&
0%
#11
1$
#12
0$
1&
#13
1$
#14
1!
1"
1#
0$
0&
1%
#15
1$
#16
0"
0!
0#
0$
1&
#17
1#
1"
1!
1$
#20
0"
0!
0#
0$
0&
0%
#21
1$
#22
0$
1&
#23
1$
#24
1!
1"
1#
0$
0&
1%
#25
1$
#26
0"
0!
0#
0$
1&
#27
1#
1"
1!
1$
#30
