{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1635826785046 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635826785046 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 02 01:19:44 2021 " "Processing started: Tue Nov 02 01:19:44 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635826785046 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635826785046 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Aula13 -c Aula13 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Aula13 -c Aula13" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635826785046 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1635826785352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula13.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula13.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Aula13-mips " "Found design unit 1: Aula13-mips" {  } { { "Aula13.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 13/Aula13.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635826791259 ""} { "Info" "ISGN_ENTITY_NAME" "1 Aula13 " "Found entity 1: Aula13" {  } { { "Aula13.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 13/Aula13.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635826791259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635826791259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorGenerico-comportamento " "Found design unit 1: somadorGenerico-comportamento" {  } { { "somadorGenerico.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 13/somadorGenerico.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635826791259 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorGenerico " "Found entity 1: somadorGenerico" {  } { { "somadorGenerico.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 13/somadorGenerico.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635826791259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635826791259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 13/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635826791260 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 13/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635826791260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635826791260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-comportamento " "Found design unit 1: ULA-comportamento" {  } { { "ULA.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 13/ULA.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635826791261 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 13/ULA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635826791261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635826791261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradores-comportamento " "Found design unit 1: bancoRegistradores-comportamento" {  } { { "bancoRegistradores.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 13/bancoRegistradores.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635826791262 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores " "Found entity 1: bancoRegistradores" {  } { { "bancoRegistradores.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 13/bancoRegistradores.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635826791262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635826791262 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Aula13 " "Elaborating entity \"Aula13\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1635826791284 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "inst Aula13.vhd(29) " "VHDL Signal Declaration warning at Aula13.vhd(29): used implicit default value for signal \"inst\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Aula13.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 13/Aula13.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1635826791285 "|Aula13"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lixo Aula13.vhd(37) " "Verilog HDL or VHDL warning at Aula13.vhd(37): object \"lixo\" assigned a value but never read" {  } { { "Aula13.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 13/Aula13.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1635826791285 "|Aula13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorGenerico somadorGenerico:SOM " "Elaborating entity \"somadorGenerico\" for hierarchy \"somadorGenerico:SOM\"" {  } { { "Aula13.vhd" "SOM" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 13/Aula13.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635826791293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:PC\"" {  } { { "Aula13.vhd" "PC" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 13/Aula13.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635826791294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradores bancoRegistradores:BRG " "Elaborating entity \"bancoRegistradores\" for hierarchy \"bancoRegistradores:BRG\"" {  } { { "Aula13.vhd" "BRG" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 13/Aula13.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635826791294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ULA " "Elaborating entity \"ULA\" for hierarchy \"ULA:ULA\"" {  } { { "Aula13.vhd" "ULA" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 13/Aula13.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635826791296 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "opcode_out\[0\] GND " "Pin \"opcode_out\[0\]\" is stuck at GND" {  } { { "Aula13.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 13/Aula13.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635826791611 "|Aula13|opcode_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "opcode_out\[1\] GND " "Pin \"opcode_out\[1\]\" is stuck at GND" {  } { { "Aula13.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 13/Aula13.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635826791611 "|Aula13|opcode_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "opcode_out\[2\] GND " "Pin \"opcode_out\[2\]\" is stuck at GND" {  } { { "Aula13.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 13/Aula13.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635826791611 "|Aula13|opcode_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "opcode_out\[3\] GND " "Pin \"opcode_out\[3\]\" is stuck at GND" {  } { { "Aula13.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 13/Aula13.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635826791611 "|Aula13|opcode_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "opcode_out\[4\] GND " "Pin \"opcode_out\[4\]\" is stuck at GND" {  } { { "Aula13.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 13/Aula13.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635826791611 "|Aula13|opcode_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "opcode_out\[5\] GND " "Pin \"opcode_out\[5\]\" is stuck at GND" {  } { { "Aula13.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 13/Aula13.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635826791611 "|Aula13|opcode_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "funct_out\[0\] GND " "Pin \"funct_out\[0\]\" is stuck at GND" {  } { { "Aula13.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 13/Aula13.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635826791611 "|Aula13|funct_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "funct_out\[1\] GND " "Pin \"funct_out\[1\]\" is stuck at GND" {  } { { "Aula13.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 13/Aula13.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635826791611 "|Aula13|funct_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "funct_out\[2\] GND " "Pin \"funct_out\[2\]\" is stuck at GND" {  } { { "Aula13.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 13/Aula13.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635826791611 "|Aula13|funct_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "funct_out\[3\] GND " "Pin \"funct_out\[3\]\" is stuck at GND" {  } { { "Aula13.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 13/Aula13.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635826791611 "|Aula13|funct_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "funct_out\[4\] GND " "Pin \"funct_out\[4\]\" is stuck at GND" {  } { { "Aula13.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 13/Aula13.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635826791611 "|Aula13|funct_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "funct_out\[5\] GND " "Pin \"funct_out\[5\]\" is stuck at GND" {  } { { "Aula13.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 13/Aula13.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635826791611 "|Aula13|funct_out[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1635826791611 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1635826791724 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635826791724 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "Aula13.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 13/Aula13.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635826791739 "|Aula13|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_wr " "No output dependent on input pin \"rd_wr\"" {  } { { "Aula13.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 13/Aula13.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635826791739 "|Aula13|rd_wr"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ula_op\[0\] " "No output dependent on input pin \"ula_op\[0\]\"" {  } { { "Aula13.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 13/Aula13.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635826791739 "|Aula13|ula_op[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ula_op\[1\] " "No output dependent on input pin \"ula_op\[1\]\"" {  } { { "Aula13.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 13/Aula13.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635826791739 "|Aula13|ula_op[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ula_op\[2\] " "No output dependent on input pin \"ula_op\[2\]\"" {  } { { "Aula13.vhd" "" { Text "D:/INSPER-FILES/Facul/6S/Descomp/Quartus Projects 2/Aula 13/Aula13.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1635826791739 "|Aula13|ula_op[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1635826791739 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17 " "Implemented 17 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1635826791739 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1635826791739 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1635826791739 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4838 " "Peak virtual memory: 4838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635826791747 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 02 01:19:51 2021 " "Processing ended: Tue Nov 02 01:19:51 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635826791747 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635826791747 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635826791747 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1635826791747 ""}
