# ethernet
Verilog Project to swap source and destination address in ethernet frame and System verilog based verification for the same
