$date
	Sat Jan 31 21:52:02 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module cla_tb $end
$var wire 4 ! s [3:0] $end
$var wire 1 " cout $end
$var reg 4 # a [3:0] $end
$var reg 4 $ b [3:0] $end
$var reg 1 % cin $end
$scope module UUT $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 1 % cin $end
$var wire 1 " cout $end
$var wire 4 ( g [3:0] $end
$var wire 4 ) p [3:0] $end
$var wire 4 * s [3:0] $end
$var wire 4 + c [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 +
b0 *
b0 )
b0 (
b0 '
b0 &
0%
b0 $
b0 #
0"
b0 !
$end
#110
b10 +
b1110 !
b1110 *
b1 (
b1100 )
b1 $
b1 '
b1101 #
b1101 &
#120
b1100 +
b1001 !
b1001 *
b10 (
b101 )
b11 $
b11 '
b110 #
b110 &
#130
1"
b1010 (
b1011 $
b1011 '
b1110 #
b1110 &
#140
