Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.1.1 (lin64) Build 3900603 Fri Jun 16 19:30:25 MDT 2023
| Date             : Mon Aug 28 10:06:03 2023
| Host             : PC-Daniel running 64-bit Ubuntu 22.04.3 LTS
| Command          : report_power -file System_wrapper_power_routed.rpt -pb System_wrapper_power_summary_routed.pb -rpx System_wrapper_power_routed.rpx
| Design           : System_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.827        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.704        |
| Device Static (W)        | 0.124        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 63.9         |
| Junction Temperature (C) | 46.1         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.020 |        7 |       --- |             --- |
| Slice Logic              |     0.004 |    12758 |       --- |             --- |
|   LUT as Logic           |     0.003 |     4020 |     17600 |           22.84 |
|   CARRY4                 |    <0.001 |      205 |      4400 |            4.66 |
|   Register               |    <0.001 |     6422 |     35200 |           18.24 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.13 |
|   LUT as Shift Register  |    <0.001 |      247 |      6000 |            4.12 |
|   Others                 |     0.000 |      664 |       --- |             --- |
|   LUT as Distributed RAM |     0.000 |       18 |      6000 |            0.30 |
| Signals                  |     0.005 |     9239 |       --- |             --- |
| Block RAM                |     0.001 |        5 |        60 |            8.33 |
| MMCM                     |     0.115 |        1 |         2 |           50.00 |
| I/O                      |     0.005 |       47 |       100 |           47.00 |
| PS7                      |     1.553 |        1 |       --- |             --- |
| Static Power             |     0.124 |          |           |                 |
| Total                    |     1.827 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.038 |       0.031 |      0.008 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.073 |       0.064 |      0.008 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.739 |       0.707 |      0.032 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.084 |       0.074 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.500 |     0.458 |       0.456 |      0.002 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       1.800 |     0.004 |       0.003 |      0.001 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------------------------+-------------------------------------------------------+-----------------+
| Clock                        | Domain                                                | Constraint (ns) |
+------------------------------+-------------------------------------------------------+-----------------+
| Clock125                     | Clock125                                              |             8.0 |
| ClockVGA_System_clk_wiz_0_0  | System_i/VideoClock/inst/ClockVGA_System_clk_wiz_0_0  |            39.7 |
| ClockXCLK_System_clk_wiz_0_0 | System_i/VideoClock/inst/ClockXCLK_System_clk_wiz_0_0 |            41.6 |
| clk_fpga_0                   | System_i/ProcessingSystem/inst/FCLK_CLK_unbuffered[0] |            10.0 |
| clkfbout_System_clk_wiz_0_0  | System_i/VideoClock/inst/clkfbout_System_clk_wiz_0_0  |            40.0 |
+------------------------------+-------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------+-----------+
| Name                 | Power (W) |
+----------------------+-----------+
| System_wrapper       |     1.704 |
|   System_i           |     1.699 |
|     AXI              |     0.004 |
|       m00_couplers   |     0.001 |
|       xbar           |     0.002 |
|     AXI_Lite         |     0.004 |
|       s00_couplers   |     0.003 |
|       xbar           |     0.001 |
|     OV7670           |     0.001 |
|       U0             |     0.001 |
|     ProcessingSystem |     1.554 |
|       inst           |     1.554 |
|     VDMA_Camera      |     0.011 |
|       U0             |     0.011 |
|     VDMA_Display     |     0.006 |
|       U0             |     0.006 |
|     VideoClock       |     0.116 |
|       inst           |     0.116 |
|     VideoOut         |     0.002 |
|       inst           |     0.002 |
+----------------------+-----------+


