#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Apr 30 15:31:01 2018
# Process ID: 2104
# Current directory: C:/Users/bcgni/Pictures/125Git/CmpE125/Lab8/Divider/Divider.runs/synth_1
# Command line: vivado.exe -log divider_fpga.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source divider_fpga.tcl
# Log file: C:/Users/bcgni/Pictures/125Git/CmpE125/Lab8/Divider/Divider.runs/synth_1/divider_fpga.vds
# Journal file: C:/Users/bcgni/Pictures/125Git/CmpE125/Lab8/Divider/Divider.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source divider_fpga.tcl -notrace
Command: synth_design -top divider_fpga -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5388 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 344.859 ; gain = 100.992
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'divider_fpga' [C:/Users/bcgni/Pictures/125Git/CmpE125/Lab8/Divider/Divider.srcs/sources_1/new/divider_fpga.v:23]
INFO: [Synth 8-638] synthesizing module 'clk_gen' [C:/Users/bcgni/Pictures/125Git/CmpE125/Lab8/Divider/Divider.srcs/sources_1/new/clk_gen.v:3]
INFO: [Synth 8-256] done synthesizing module 'clk_gen' (1#1) [C:/Users/bcgni/Pictures/125Git/CmpE125/Lab8/Divider/Divider.srcs/sources_1/new/clk_gen.v:3]
INFO: [Synth 8-638] synthesizing module 'button_debouncer' [C:/Users/bcgni/Pictures/125Git/CmpE125/Lab8/Divider/Divider.srcs/sources_1/new/button_debouncer.v:2]
	Parameter depth bound to: 16 - type: integer 
	Parameter history_max bound to: 65535 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'button_debouncer' (2#1) [C:/Users/bcgni/Pictures/125Git/CmpE125/Lab8/Divider/Divider.srcs/sources_1/new/button_debouncer.v:2]
INFO: [Synth 8-638] synthesizing module 'divider' [C:/Users/bcgni/Pictures/125Git/CmpE125/Lab8/Divider/Divider.srcs/sources_1/new/divider.v:3]
INFO: [Synth 8-638] synthesizing module 'DP' [C:/Users/bcgni/Pictures/125Git/CmpE125/Lab8/Divider/Divider.srcs/sources_1/new/DP.v:3]
INFO: [Synth 8-638] synthesizing module 'mux2' [C:/Users/bcgni/Pictures/125Git/CmpE125/Lab8/Divider/Divider.srcs/sources_1/new/mux2.v:3]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2' (3#1) [C:/Users/bcgni/Pictures/125Git/CmpE125/Lab8/Divider/Divider.srcs/sources_1/new/mux2.v:3]
INFO: [Synth 8-638] synthesizing module 'shift_register' [C:/Users/bcgni/Pictures/125Git/CmpE125/Lab8/Divider/Divider.srcs/sources_1/new/shift_register.v:3]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shift_register' (4#1) [C:/Users/bcgni/Pictures/125Git/CmpE125/Lab8/Divider/Divider.srcs/sources_1/new/shift_register.v:3]
INFO: [Synth 8-638] synthesizing module 'shift_register__parameterized0' [C:/Users/bcgni/Pictures/125Git/CmpE125/Lab8/Divider/Divider.srcs/sources_1/new/shift_register.v:3]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shift_register__parameterized0' (4#1) [C:/Users/bcgni/Pictures/125Git/CmpE125/Lab8/Divider/Divider.srcs/sources_1/new/shift_register.v:3]
INFO: [Synth 8-638] synthesizing module 'Y_shift_register' [C:/Users/bcgni/Pictures/125Git/CmpE125/Lab8/Divider/Divider.srcs/sources_1/new/Y_shift_register.v:3]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Y_shift_register' (5#1) [C:/Users/bcgni/Pictures/125Git/CmpE125/Lab8/Divider/Divider.srcs/sources_1/new/Y_shift_register.v:3]
INFO: [Synth 8-638] synthesizing module 'comparator' [C:/Users/bcgni/Pictures/125Git/CmpE125/Lab8/Divider/Divider.srcs/sources_1/new/comparator.v:3]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'comparator' (6#1) [C:/Users/bcgni/Pictures/125Git/CmpE125/Lab8/Divider/Divider.srcs/sources_1/new/comparator.v:3]
INFO: [Synth 8-638] synthesizing module 'subtractor' [C:/Users/bcgni/Pictures/125Git/CmpE125/Lab8/Divider/Divider.srcs/sources_1/new/subtractor.v:3]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'subtractor' (7#1) [C:/Users/bcgni/Pictures/125Git/CmpE125/Lab8/Divider/Divider.srcs/sources_1/new/subtractor.v:3]
INFO: [Synth 8-638] synthesizing module 'ud_counter' [C:/Users/bcgni/Pictures/125Git/CmpE125/Lab8/Divider/Divider.srcs/sources_1/new/ud_counter.v:3]
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ud_counter' (8#1) [C:/Users/bcgni/Pictures/125Git/CmpE125/Lab8/Divider/Divider.srcs/sources_1/new/ud_counter.v:3]
INFO: [Synth 8-638] synthesizing module 'mux2__parameterized0' [C:/Users/bcgni/Pictures/125Git/CmpE125/Lab8/Divider/Divider.srcs/sources_1/new/mux2.v:3]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2__parameterized0' (8#1) [C:/Users/bcgni/Pictures/125Git/CmpE125/Lab8/Divider/Divider.srcs/sources_1/new/mux2.v:3]
INFO: [Synth 8-256] done synthesizing module 'DP' (9#1) [C:/Users/bcgni/Pictures/125Git/CmpE125/Lab8/Divider/Divider.srcs/sources_1/new/DP.v:3]
INFO: [Synth 8-638] synthesizing module 'CU' [C:/Users/bcgni/Pictures/125Git/CmpE125/Lab8/Divider/Divider.srcs/sources_1/new/CU.v:3]
	Parameter out0 bound to: 14'b00000000000000 
	Parameter out1 bound to: 14'b00011001010100 
	Parameter out2 bound to: 14'b00000010100000 
	Parameter out3a bound to: 14'b10010001000000 
	Parameter out3b bound to: 14'b00010000000000 
	Parameter out4 bound to: 14'b00000010101000 
	Parameter out5 bound to: 14'b00000010100000 
	Parameter out6 bound to: 14'b00000100000000 
	Parameter out7a bound to: 14'b01100000000010 
	Parameter out7b bound to: 14'b00000000000011 
INFO: [Synth 8-226] default block is never used [C:/Users/bcgni/Pictures/125Git/CmpE125/Lab8/Divider/Divider.srcs/sources_1/new/CU.v:60]
WARNING: [Synth 8-567] referenced signal 'R_lt_Y' should be on the sensitivity list [C:/Users/bcgni/Pictures/125Git/CmpE125/Lab8/Divider/Divider.srcs/sources_1/new/CU.v:58]
WARNING: [Synth 8-567] referenced signal 'cnt_out' should be on the sensitivity list [C:/Users/bcgni/Pictures/125Git/CmpE125/Lab8/Divider/Divider.srcs/sources_1/new/CU.v:58]
WARNING: [Synth 8-567] referenced signal 'R_lt_Y' should be on the sensitivity list [C:/Users/bcgni/Pictures/125Git/CmpE125/Lab8/Divider/Divider.srcs/sources_1/new/CU.v:89]
WARNING: [Synth 8-567] referenced signal 'DBZ' should be on the sensitivity list [C:/Users/bcgni/Pictures/125Git/CmpE125/Lab8/Divider/Divider.srcs/sources_1/new/CU.v:89]
INFO: [Synth 8-256] done synthesizing module 'CU' (10#1) [C:/Users/bcgni/Pictures/125Git/CmpE125/Lab8/Divider/Divider.srcs/sources_1/new/CU.v:3]
INFO: [Synth 8-256] done synthesizing module 'divider' (11#1) [C:/Users/bcgni/Pictures/125Git/CmpE125/Lab8/Divider/Divider.srcs/sources_1/new/divider.v:3]
INFO: [Synth 8-638] synthesizing module 'split' [C:/Users/bcgni/Pictures/125Git/CmpE125/Lab8/Divider/Divider.srcs/sources_1/new/divider_fpga.v:83]
INFO: [Synth 8-256] done synthesizing module 'split' (12#1) [C:/Users/bcgni/Pictures/125Git/CmpE125/Lab8/Divider/Divider.srcs/sources_1/new/divider_fpga.v:83]
WARNING: [Synth 8-689] width (1) of port connection 'ones' does not match port width (4) of module 'split' [C:/Users/bcgni/Pictures/125Git/CmpE125/Lab8/Divider/Divider.srcs/sources_1/new/divider_fpga.v:71]
WARNING: [Synth 8-689] width (1) of port connection 'tens' does not match port width (4) of module 'split' [C:/Users/bcgni/Pictures/125Git/CmpE125/Lab8/Divider/Divider.srcs/sources_1/new/divider_fpga.v:72]
INFO: [Synth 8-638] synthesizing module 'bcd_to_7seg' [C:/Users/bcgni/Pictures/125Git/CmpE125/Lab8/Divider/Divider.srcs/sources_1/new/bcd_to_7seg.v:4]
INFO: [Synth 8-256] done synthesizing module 'bcd_to_7seg' (13#1) [C:/Users/bcgni/Pictures/125Git/CmpE125/Lab8/Divider/Divider.srcs/sources_1/new/bcd_to_7seg.v:4]
WARNING: [Synth 8-689] width (1) of port connection 'BCD' does not match port width (4) of module 'bcd_to_7seg' [C:/Users/bcgni/Pictures/125Git/CmpE125/Lab8/Divider/Divider.srcs/sources_1/new/divider_fpga.v:74]
WARNING: [Synth 8-689] width (1) of port connection 'BCD' does not match port width (4) of module 'bcd_to_7seg' [C:/Users/bcgni/Pictures/125Git/CmpE125/Lab8/Divider/Divider.srcs/sources_1/new/divider_fpga.v:75]
INFO: [Synth 8-638] synthesizing module 'led_mux' [C:/Users/bcgni/Pictures/125Git/CmpE125/Lab8/Divider/Divider.srcs/sources_1/new/led_mux.v:3]
INFO: [Synth 8-226] default block is never used [C:/Users/bcgni/Pictures/125Git/CmpE125/Lab8/Divider/Divider.srcs/sources_1/new/led_mux.v:15]
INFO: [Synth 8-256] done synthesizing module 'led_mux' (14#1) [C:/Users/bcgni/Pictures/125Git/CmpE125/Lab8/Divider/Divider.srcs/sources_1/new/led_mux.v:3]
INFO: [Synth 8-256] done synthesizing module 'divider_fpga' (15#1) [C:/Users/bcgni/Pictures/125Git/CmpE125/Lab8/Divider/Divider.srcs/sources_1/new/divider_fpga.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 397.398 ; gain = 153.531
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 397.398 ; gain = 153.531
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/bcgni/Pictures/125Git/CmpE125/Lab8/Divider/Divider.srcs/constrs_1/new/divider.xdc]
Finished Parsing XDC File [C:/Users/bcgni/Pictures/125Git/CmpE125/Lab8/Divider/Divider.srcs/constrs_1/new/divider.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/bcgni/Pictures/125Git/CmpE125/Lab8/Divider/Divider.srcs/constrs_1/new/divider.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/divider_fpga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/divider_fpga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 749.004 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 749.004 ; gain = 505.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 749.004 ; gain = 505.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 749.004 ; gain = 505.137
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_4sec" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_5KHz" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "debounced_button0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "DBZ" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cnt_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'CU'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE1 |                              010 |                              010
                 iSTATE2 |                              011 |                              011
                 iSTATE4 |                              100 |                              101
                 iSTATE3 |                              101 |                              100
                 iSTATE5 |                              110 |                              110
                 iSTATE6 |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'CU'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 749.004 ; gain = 505.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 1     
	   8 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clk_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module button_debouncer 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module shift_register 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module shift_register__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module Y_shift_register 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module subtractor 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
Module ud_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module mux2__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module CU 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   8 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 1     
Module led_mux 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element clk_g/count_reg was removed.  [C:/Users/bcgni/Pictures/125Git/CmpE125/Lab8/Divider/Divider.srcs/sources_1/new/clk_gen.v:14]
WARNING: [Synth 8-6014] Unused sequential element clk_g/clk_4sec_reg was removed.  [C:/Users/bcgni/Pictures/125Git/CmpE125/Lab8/Divider/Divider.srcs/sources_1/new/clk_gen.v:16]
INFO: [Synth 8-5545] ROM "clk_g/count1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_g/clk_5KHz" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "but/debounced_button0" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 749.004 ; gain = 505.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 749.004 ; gain = 505.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 765.133 ; gain = 521.266
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 766.410 ; gain = 522.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 766.410 ; gain = 522.543
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 766.410 ; gain = 522.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 766.410 ; gain = 522.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 766.410 ; gain = 522.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 766.410 ; gain = 522.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 766.410 ; gain = 522.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     1|
|4     |LUT2   |     4|
|5     |LUT3   |    14|
|6     |LUT4   |    14|
|7     |LUT5   |    20|
|8     |LUT6   |    30|
|9     |MUXF7  |     1|
|10    |FDCE   |    19|
|11    |FDRE   |    53|
|12    |IBUF   |    12|
|13    |OBUF   |    18|
+------+-------+------+

Report Instance Areas: 
+------+----------------+-------------------------------+------+
|      |Instance        |Module                         |Cells |
+------+----------------+-------------------------------+------+
|1     |top             |                               |   195|
|2     |  LED           |led_mux                        |    17|
|3     |  but           |button_debouncer               |    20|
|4     |  clk_g         |clk_gen                        |    56|
|5     |  d             |divider                        |    71|
|6     |    control     |CU                             |    25|
|7     |    data_path   |DP                             |    46|
|8     |      R_shifter |shift_register                 |    26|
|9     |      X_shifter |shift_register__parameterized0 |     5|
|10    |      Y_shifter |Y_shift_register               |     8|
|11    |      count     |ud_counter                     |     7|
+------+----------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 766.410 ; gain = 522.543
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:37 . Memory (MB): peak = 766.410 ; gain = 170.938
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 766.410 ; gain = 522.543
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
64 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 766.410 ; gain = 535.406
INFO: [Common 17-1381] The checkpoint 'C:/Users/bcgni/Pictures/125Git/CmpE125/Lab8/Divider/Divider.runs/synth_1/divider_fpga.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file divider_fpga_utilization_synth.rpt -pb divider_fpga_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 766.410 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Apr 30 15:32:01 2018...
