
ESTUDO_LoRa.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000038bc  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000534  080039c8  080039c8  000139c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003efc  08003efc  00020078  2**0
                  CONTENTS
  4 .ARM          00000000  08003efc  08003efc  00020078  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003efc  08003efc  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003efc  08003efc  00013efc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003f00  08003f00  00013f00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08003f04  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001d4  20000078  08003f7c  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000024c  08003f7c  0002024c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009184  00000000  00000000  000200a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001a7a  00000000  00000000  00029225  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007d0  00000000  00000000  0002aca0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000728  00000000  00000000  0002b470  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001746b  00000000  00000000  0002bb98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009a13  00000000  00000000  00043003  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008304d  00000000  00000000  0004ca16  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000cfa63  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000026d4  00000000  00000000  000cfab4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000078 	.word	0x20000078
 8000128:	00000000 	.word	0x00000000
 800012c:	080039b0 	.word	0x080039b0

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000007c 	.word	0x2000007c
 8000148:	080039b0 	.word	0x080039b0

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <HAL_UARTEx_RxEventCallback>:
 * @param
 * @param
 * @retval ***NONE***
 */

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 800015c:	b5b0      	push	{r4, r5, r7, lr}
 800015e:	b084      	sub	sp, #16
 8000160:	af00      	add	r7, sp, #0
 8000162:	6078      	str	r0, [r7, #4]
 8000164:	460b      	mov	r3, r1
 8000166:	807b      	strh	r3, [r7, #2]
	/* Prevent unused argument(s) compilation warning */

	if (huart->Instance == USART3) {
 8000168:	687b      	ldr	r3, [r7, #4]
 800016a:	681b      	ldr	r3, [r3, #0]
 800016c:	4a1e      	ldr	r2, [pc, #120]	; (80001e8 <HAL_UARTEx_RxEventCallback+0x8c>)
 800016e:	4293      	cmp	r3, r2
 8000170:	d135      	bne.n	80001de <HAL_UARTEx_RxEventCallback+0x82>
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_4);
 8000172:	2110      	movs	r1, #16
 8000174:	481d      	ldr	r0, [pc, #116]	; (80001ec <HAL_UARTEx_RxEventCallback+0x90>)
 8000176:	f001 f8ef 	bl	8001358 <HAL_GPIO_TogglePin>
		HAL_UART_DMAPause(&huart3);
 800017a:	481d      	ldr	r0, [pc, #116]	; (80001f0 <HAL_UARTEx_RxEventCallback+0x94>)
 800017c:	f001 fde9 	bl	8001d52 <HAL_UART_DMAPause>
		for (int i = 0; i < 10; i++)
 8000180:	2300      	movs	r3, #0
 8000182:	60fb      	str	r3, [r7, #12]
 8000184:	e018      	b.n	80001b8 <HAL_UARTEx_RxEventCallback+0x5c>
			if (!memcmp(DMA_RX_Buffer_3 + i, fistTERM, strlen(fistTERM))) {
 8000186:	68fb      	ldr	r3, [r7, #12]
 8000188:	4a1a      	ldr	r2, [pc, #104]	; (80001f4 <HAL_UARTEx_RxEventCallback+0x98>)
 800018a:	189c      	adds	r4, r3, r2
 800018c:	4b1a      	ldr	r3, [pc, #104]	; (80001f8 <HAL_UARTEx_RxEventCallback+0x9c>)
 800018e:	681d      	ldr	r5, [r3, #0]
 8000190:	4b19      	ldr	r3, [pc, #100]	; (80001f8 <HAL_UARTEx_RxEventCallback+0x9c>)
 8000192:	681b      	ldr	r3, [r3, #0]
 8000194:	4618      	mov	r0, r3
 8000196:	f7ff ffd9 	bl	800014c <strlen>
 800019a:	4603      	mov	r3, r0
 800019c:	461a      	mov	r2, r3
 800019e:	4629      	mov	r1, r5
 80001a0:	4620      	mov	r0, r4
 80001a2:	f002 fabf 	bl	8002724 <memcmp>
 80001a6:	4603      	mov	r3, r0
 80001a8:	2b00      	cmp	r3, #0
 80001aa:	d102      	bne.n	80001b2 <HAL_UARTEx_RxEventCallback+0x56>
				LORA_ReceivedCallback(DMA_RX_Buffer_3);
 80001ac:	4811      	ldr	r0, [pc, #68]	; (80001f4 <HAL_UARTEx_RxEventCallback+0x98>)
 80001ae:	f000 f83f 	bl	8000230 <LORA_ReceivedCallback>
		for (int i = 0; i < 10; i++)
 80001b2:	68fb      	ldr	r3, [r7, #12]
 80001b4:	3301      	adds	r3, #1
 80001b6:	60fb      	str	r3, [r7, #12]
 80001b8:	68fb      	ldr	r3, [r7, #12]
 80001ba:	2b09      	cmp	r3, #9
 80001bc:	dde3      	ble.n	8000186 <HAL_UARTEx_RxEventCallback+0x2a>

			}
		HAL_UART_DMAResume(&huart3);
 80001be:	480c      	ldr	r0, [pc, #48]	; (80001f0 <HAL_UARTEx_RxEventCallback+0x94>)
 80001c0:	f001 fe63 	bl	8001e8a <HAL_UART_DMAResume>
		HAL_UARTEx_ReceiveToIdle_DMA(&huart3, DMA_RX_Buffer_3,
 80001c4:	2246      	movs	r2, #70	; 0x46
 80001c6:	490b      	ldr	r1, [pc, #44]	; (80001f4 <HAL_UARTEx_RxEventCallback+0x98>)
 80001c8:	4809      	ldr	r0, [pc, #36]	; (80001f0 <HAL_UARTEx_RxEventCallback+0x94>)
 80001ca:	f001 feeb 	bl	8001fa4 <HAL_UARTEx_ReceiveToIdle_DMA>
		DMA_RX_BUFFER_SIZE);
		__HAL_DMA_DISABLE_IT(&hdma_usart3_rx, DMA_IT_HT);
 80001ce:	4b0b      	ldr	r3, [pc, #44]	; (80001fc <HAL_UARTEx_RxEventCallback+0xa0>)
 80001d0:	681b      	ldr	r3, [r3, #0]
 80001d2:	681a      	ldr	r2, [r3, #0]
 80001d4:	4b09      	ldr	r3, [pc, #36]	; (80001fc <HAL_UARTEx_RxEventCallback+0xa0>)
 80001d6:	681b      	ldr	r3, [r3, #0]
 80001d8:	f022 0204 	bic.w	r2, r2, #4
 80001dc:	601a      	str	r2, [r3, #0]
	}
}
 80001de:	bf00      	nop
 80001e0:	3710      	adds	r7, #16
 80001e2:	46bd      	mov	sp, r7
 80001e4:	bdb0      	pop	{r4, r5, r7, pc}
 80001e6:	bf00      	nop
 80001e8:	40004800 	.word	0x40004800
 80001ec:	40010800 	.word	0x40010800
 80001f0:	200001a8 	.word	0x200001a8
 80001f4:	20000094 	.word	0x20000094
 80001f8:	20000000 	.word	0x20000000
 80001fc:	200001f0 	.word	0x200001f0

08000200 <USART_Init>:
 * @brief
 * @param
 * @param
 * @retval ***NONE***
 */
void USART_Init(void) {
 8000200:	b580      	push	{r7, lr}
 8000202:	af00      	add	r7, sp, #0
	HAL_UARTEx_ReceiveToIdle_DMA(&huart3, DMA_RX_Buffer_3,
 8000204:	2246      	movs	r2, #70	; 0x46
 8000206:	4907      	ldr	r1, [pc, #28]	; (8000224 <USART_Init+0x24>)
 8000208:	4807      	ldr	r0, [pc, #28]	; (8000228 <USART_Init+0x28>)
 800020a:	f001 fecb 	bl	8001fa4 <HAL_UARTEx_ReceiveToIdle_DMA>
	DMA_RX_BUFFER_SIZE);
	__HAL_DMA_DISABLE_IT(&hdma_usart3_rx, DMA_IT_HT);
 800020e:	4b07      	ldr	r3, [pc, #28]	; (800022c <USART_Init+0x2c>)
 8000210:	681b      	ldr	r3, [r3, #0]
 8000212:	681a      	ldr	r2, [r3, #0]
 8000214:	4b05      	ldr	r3, [pc, #20]	; (800022c <USART_Init+0x2c>)
 8000216:	681b      	ldr	r3, [r3, #0]
 8000218:	f022 0204 	bic.w	r2, r2, #4
 800021c:	601a      	str	r2, [r3, #0]
//	HAL_UARTEx_ReceiveToIdle_DMA(&huart2, DMA_RX_Buffer_2, DMA_RX_BUFFER_SIZE);
}
 800021e:	bf00      	nop
 8000220:	bd80      	pop	{r7, pc}
 8000222:	bf00      	nop
 8000224:	20000094 	.word	0x20000094
 8000228:	200001a8 	.word	0x200001a8
 800022c:	200001f0 	.word	0x200001f0

08000230 <LORA_ReceivedCallback>:

/* USER CODE END PV */

/* Private functions ------------------------------------------------------------*/
/* USER CODE BEGIN PF */
void LORA_ReceivedCallback(uint8_t buffer[50]) {
 8000230:	b580      	push	{r7, lr}
 8000232:	b088      	sub	sp, #32
 8000234:	af00      	add	r7, sp, #0
 8000236:	6078      	str	r0, [r7, #4]
	int posicao_inicial = 0;
 8000238:	2300      	movs	r3, #0
 800023a:	61fb      	str	r3, [r7, #28]
	int posicao_final = 0;
 800023c:	2300      	movs	r3, #0
 800023e:	61bb      	str	r3, [r7, #24]
	for (int i = 0; i < 70; i++) {
 8000240:	2300      	movs	r3, #0
 8000242:	617b      	str	r3, [r7, #20]
 8000244:	e010      	b.n	8000268 <LORA_ReceivedCallback+0x38>
		if (!memcmp(buffer + i, "AT+", 3)) {
 8000246:	697b      	ldr	r3, [r7, #20]
 8000248:	687a      	ldr	r2, [r7, #4]
 800024a:	4413      	add	r3, r2
 800024c:	2203      	movs	r2, #3
 800024e:	492c      	ldr	r1, [pc, #176]	; (8000300 <LORA_ReceivedCallback+0xd0>)
 8000250:	4618      	mov	r0, r3
 8000252:	f002 fa67 	bl	8002724 <memcmp>
 8000256:	4603      	mov	r3, r0
 8000258:	2b00      	cmp	r3, #0
 800025a:	d102      	bne.n	8000262 <LORA_ReceivedCallback+0x32>
			posicao_inicial = i;
 800025c:	697b      	ldr	r3, [r7, #20]
 800025e:	61fb      	str	r3, [r7, #28]
			break;
 8000260:	e005      	b.n	800026e <LORA_ReceivedCallback+0x3e>
	for (int i = 0; i < 70; i++) {
 8000262:	697b      	ldr	r3, [r7, #20]
 8000264:	3301      	adds	r3, #1
 8000266:	617b      	str	r3, [r7, #20]
 8000268:	697b      	ldr	r3, [r7, #20]
 800026a:	2b45      	cmp	r3, #69	; 0x45
 800026c:	ddeb      	ble.n	8000246 <LORA_ReceivedCallback+0x16>
		}
	}
	for (int i = posicao_inicial; i < 70; i++) {
 800026e:	69fb      	ldr	r3, [r7, #28]
 8000270:	613b      	str	r3, [r7, #16]
 8000272:	e011      	b.n	8000298 <LORA_ReceivedCallback+0x68>
		if (!memcmp(buffer + i, "<OK>", 4)) {
 8000274:	693b      	ldr	r3, [r7, #16]
 8000276:	687a      	ldr	r2, [r7, #4]
 8000278:	4413      	add	r3, r2
 800027a:	2204      	movs	r2, #4
 800027c:	4921      	ldr	r1, [pc, #132]	; (8000304 <LORA_ReceivedCallback+0xd4>)
 800027e:	4618      	mov	r0, r3
 8000280:	f002 fa50 	bl	8002724 <memcmp>
 8000284:	4603      	mov	r3, r0
 8000286:	2b00      	cmp	r3, #0
 8000288:	d103      	bne.n	8000292 <LORA_ReceivedCallback+0x62>
			posicao_final = i + 4;
 800028a:	693b      	ldr	r3, [r7, #16]
 800028c:	3304      	adds	r3, #4
 800028e:	61bb      	str	r3, [r7, #24]
			break;
 8000290:	e005      	b.n	800029e <LORA_ReceivedCallback+0x6e>
	for (int i = posicao_inicial; i < 70; i++) {
 8000292:	693b      	ldr	r3, [r7, #16]
 8000294:	3301      	adds	r3, #1
 8000296:	613b      	str	r3, [r7, #16]
 8000298:	693b      	ldr	r3, [r7, #16]
 800029a:	2b45      	cmp	r3, #69	; 0x45
 800029c:	ddea      	ble.n	8000274 <LORA_ReceivedCallback+0x44>
		}
	}
	if (posicao_inicial != 0 && posicao_final != 0) {
 800029e:	69fb      	ldr	r3, [r7, #28]
 80002a0:	2b00      	cmp	r3, #0
 80002a2:	d027      	beq.n	80002f4 <LORA_ReceivedCallback+0xc4>
 80002a4:	69bb      	ldr	r3, [r7, #24]
 80002a6:	2b00      	cmp	r3, #0
 80002a8:	d024      	beq.n	80002f4 <LORA_ReceivedCallback+0xc4>
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_1);
 80002aa:	2102      	movs	r1, #2
 80002ac:	4816      	ldr	r0, [pc, #88]	; (8000308 <LORA_ReceivedCallback+0xd8>)
 80002ae:	f001 f853 	bl	8001358 <HAL_GPIO_TogglePin>
		for (int i = posicao_inicial; i < 100; i++) {
 80002b2:	69fb      	ldr	r3, [r7, #28]
 80002b4:	60fb      	str	r3, [r7, #12]
 80002b6:	e016      	b.n	80002e6 <LORA_ReceivedCallback+0xb6>
			if (i <= posicao_final + 1)
 80002b8:	69bb      	ldr	r3, [r7, #24]
 80002ba:	3301      	adds	r3, #1
 80002bc:	68fa      	ldr	r2, [r7, #12]
 80002be:	429a      	cmp	r2, r3
 80002c0:	dc09      	bgt.n	80002d6 <LORA_ReceivedCallback+0xa6>
				LORA_UART_BUFFER[i - posicao_inicial] = buffer[i];
 80002c2:	68fb      	ldr	r3, [r7, #12]
 80002c4:	687a      	ldr	r2, [r7, #4]
 80002c6:	441a      	add	r2, r3
 80002c8:	68f9      	ldr	r1, [r7, #12]
 80002ca:	69fb      	ldr	r3, [r7, #28]
 80002cc:	1acb      	subs	r3, r1, r3
 80002ce:	7811      	ldrb	r1, [r2, #0]
 80002d0:	4a0e      	ldr	r2, [pc, #56]	; (800030c <LORA_ReceivedCallback+0xdc>)
 80002d2:	54d1      	strb	r1, [r2, r3]
 80002d4:	e004      	b.n	80002e0 <LORA_ReceivedCallback+0xb0>
			else
				LORA_UART_BUFFER[i] = '\000';
 80002d6:	4a0d      	ldr	r2, [pc, #52]	; (800030c <LORA_ReceivedCallback+0xdc>)
 80002d8:	68fb      	ldr	r3, [r7, #12]
 80002da:	4413      	add	r3, r2
 80002dc:	2200      	movs	r2, #0
 80002de:	701a      	strb	r2, [r3, #0]
		for (int i = posicao_inicial; i < 100; i++) {
 80002e0:	68fb      	ldr	r3, [r7, #12]
 80002e2:	3301      	adds	r3, #1
 80002e4:	60fb      	str	r3, [r7, #12]
 80002e6:	68fb      	ldr	r3, [r7, #12]
 80002e8:	2b63      	cmp	r3, #99	; 0x63
 80002ea:	dde5      	ble.n	80002b8 <LORA_ReceivedCallback+0x88>
		}
		LORA_STATUS_RECEIVE = LORA_OK;
 80002ec:	4b08      	ldr	r3, [pc, #32]	; (8000310 <LORA_ReceivedCallback+0xe0>)
 80002ee:	2201      	movs	r2, #1
 80002f0:	701a      	strb	r2, [r3, #0]
		return;
 80002f2:	e002      	b.n	80002fa <LORA_ReceivedCallback+0xca>
	}
	LORA_STATUS_RECEIVE = LORA_FAILED;
 80002f4:	4b06      	ldr	r3, [pc, #24]	; (8000310 <LORA_ReceivedCallback+0xe0>)
 80002f6:	2200      	movs	r2, #0
 80002f8:	701a      	strb	r2, [r3, #0]
}
 80002fa:	3720      	adds	r7, #32
 80002fc:	46bd      	mov	sp, r7
 80002fe:	bd80      	pop	{r7, pc}
 8000300:	080039d8 	.word	0x080039d8
 8000304:	080039dc 	.word	0x080039dc
 8000308:	40010800 	.word	0x40010800
 800030c:	200000dc 	.word	0x200000dc
 8000310:	20000004 	.word	0x20000004

08000314 <LORA_TransmitCommand>:

LoRa_StatusTypeDef LORA_TransmitCommand(uint16_t _Timeout) {
 8000314:	b580      	push	{r7, lr}
 8000316:	b082      	sub	sp, #8
 8000318:	af00      	add	r7, sp, #0
 800031a:	4603      	mov	r3, r0
 800031c:	80fb      	strh	r3, [r7, #6]
	if (HAL_UART_Transmit(LORA_HANDLER_UART, AT_TXcommand,
			strlen((char*) AT_TXcommand), _Timeout) != HAL_OK) {
 800031e:	480b      	ldr	r0, [pc, #44]	; (800034c <LORA_TransmitCommand+0x38>)
 8000320:	f7ff ff14 	bl	800014c <strlen>
 8000324:	4603      	mov	r3, r0
	if (HAL_UART_Transmit(LORA_HANDLER_UART, AT_TXcommand,
 8000326:	b29a      	uxth	r2, r3
 8000328:	88fb      	ldrh	r3, [r7, #6]
 800032a:	4908      	ldr	r1, [pc, #32]	; (800034c <LORA_TransmitCommand+0x38>)
 800032c:	4808      	ldr	r0, [pc, #32]	; (8000350 <LORA_TransmitCommand+0x3c>)
 800032e:	f001 fc8d 	bl	8001c4c <HAL_UART_Transmit>
 8000332:	4603      	mov	r3, r0
 8000334:	2b00      	cmp	r3, #0
 8000336:	d004      	beq.n	8000342 <LORA_TransmitCommand+0x2e>
		HAL_Delay(20);
 8000338:	2014      	movs	r0, #20
 800033a:	f000 fb51 	bl	80009e0 <HAL_Delay>
		return LORA_FAILED;
 800033e:	2300      	movs	r3, #0
 8000340:	e000      	b.n	8000344 <LORA_TransmitCommand+0x30>
	}
	return LORA_OK;
 8000342:	2301      	movs	r3, #1
}
 8000344:	4618      	mov	r0, r3
 8000346:	3708      	adds	r7, #8
 8000348:	46bd      	mov	sp, r7
 800034a:	bd80      	pop	{r7, pc}
 800034c:	20000174 	.word	0x20000174
 8000350:	200001a8 	.word	0x200001a8

08000354 <LORA_ReceiveCommand>:

LoRa_StatusTypeDef LORA_ReceiveCommand(uint16_t _TimerWait, uint16_t _Periodo) {
 8000354:	b580      	push	{r7, lr}
 8000356:	b084      	sub	sp, #16
 8000358:	af00      	add	r7, sp, #0
 800035a:	4603      	mov	r3, r0
 800035c:	460a      	mov	r2, r1
 800035e:	80fb      	strh	r3, [r7, #6]
 8000360:	4613      	mov	r3, r2
 8000362:	80bb      	strh	r3, [r7, #4]
	HAL_UART_Transmit(LORA_HANDLER_UART, AT_RXcommand,
			strlen((char*) AT_RXcommand), 100);
 8000364:	481f      	ldr	r0, [pc, #124]	; (80003e4 <LORA_ReceiveCommand+0x90>)
 8000366:	f7ff fef1 	bl	800014c <strlen>
 800036a:	4603      	mov	r3, r0
	HAL_UART_Transmit(LORA_HANDLER_UART, AT_RXcommand,
 800036c:	b29a      	uxth	r2, r3
 800036e:	2364      	movs	r3, #100	; 0x64
 8000370:	491c      	ldr	r1, [pc, #112]	; (80003e4 <LORA_ReceiveCommand+0x90>)
 8000372:	481d      	ldr	r0, [pc, #116]	; (80003e8 <LORA_ReceiveCommand+0x94>)
 8000374:	f001 fc6a 	bl	8001c4c <HAL_UART_Transmit>
	HAL_Delay(20);
 8000378:	2014      	movs	r0, #20
 800037a:	f000 fb31 	bl	80009e0 <HAL_Delay>

	uint32_t Timer_start = HAL_GetTick();
 800037e:	f000 fb25 	bl	80009cc <HAL_GetTick>
 8000382:	60f8      	str	r0, [r7, #12]
	while (LORA_STATUS_RECEIVE != LORA_OK) {
 8000384:	e025      	b.n	80003d2 <LORA_ReceiveCommand+0x7e>
		if (((HAL_GetTick() - Timer_start) % _Periodo) == 0)
 8000386:	f000 fb21 	bl	80009cc <HAL_GetTick>
 800038a:	4602      	mov	r2, r0
 800038c:	68fb      	ldr	r3, [r7, #12]
 800038e:	1ad3      	subs	r3, r2, r3
 8000390:	88ba      	ldrh	r2, [r7, #4]
 8000392:	fbb3 f1f2 	udiv	r1, r3, r2
 8000396:	fb01 f202 	mul.w	r2, r1, r2
 800039a:	1a9b      	subs	r3, r3, r2
 800039c:	2b00      	cmp	r3, #0
 800039e:	d10e      	bne.n	80003be <LORA_ReceiveCommand+0x6a>
			if (HAL_UART_Transmit(LORA_HANDLER_UART, AT_RXcommand,
					strlen((char*) AT_RXcommand), 100) != HAL_OK)
 80003a0:	4810      	ldr	r0, [pc, #64]	; (80003e4 <LORA_ReceiveCommand+0x90>)
 80003a2:	f7ff fed3 	bl	800014c <strlen>
 80003a6:	4603      	mov	r3, r0
			if (HAL_UART_Transmit(LORA_HANDLER_UART, AT_RXcommand,
 80003a8:	b29a      	uxth	r2, r3
 80003aa:	2364      	movs	r3, #100	; 0x64
 80003ac:	490d      	ldr	r1, [pc, #52]	; (80003e4 <LORA_ReceiveCommand+0x90>)
 80003ae:	480e      	ldr	r0, [pc, #56]	; (80003e8 <LORA_ReceiveCommand+0x94>)
 80003b0:	f001 fc4c 	bl	8001c4c <HAL_UART_Transmit>
 80003b4:	4603      	mov	r3, r0
 80003b6:	2b00      	cmp	r3, #0
 80003b8:	d001      	beq.n	80003be <LORA_ReceiveCommand+0x6a>
				return LORA_FAILED;
 80003ba:	2300      	movs	r3, #0
 80003bc:	e00e      	b.n	80003dc <LORA_ReceiveCommand+0x88>
		if ((HAL_GetTick() - Timer_start) > _TimerWait)
 80003be:	f000 fb05 	bl	80009cc <HAL_GetTick>
 80003c2:	4602      	mov	r2, r0
 80003c4:	68fb      	ldr	r3, [r7, #12]
 80003c6:	1ad2      	subs	r2, r2, r3
 80003c8:	88fb      	ldrh	r3, [r7, #6]
 80003ca:	429a      	cmp	r2, r3
 80003cc:	d901      	bls.n	80003d2 <LORA_ReceiveCommand+0x7e>
			return LORA_TIMEOUT;
 80003ce:	2305      	movs	r3, #5
 80003d0:	e004      	b.n	80003dc <LORA_ReceiveCommand+0x88>
	while (LORA_STATUS_RECEIVE != LORA_OK) {
 80003d2:	4b06      	ldr	r3, [pc, #24]	; (80003ec <LORA_ReceiveCommand+0x98>)
 80003d4:	781b      	ldrb	r3, [r3, #0]
 80003d6:	2b01      	cmp	r3, #1
 80003d8:	d1d5      	bne.n	8000386 <LORA_ReceiveCommand+0x32>
	}
	return LORA_OK;
 80003da:	2301      	movs	r3, #1
}
 80003dc:	4618      	mov	r0, r3
 80003de:	3710      	adds	r7, #16
 80003e0:	46bd      	mov	sp, r7
 80003e2:	bd80      	pop	{r7, pc}
 80003e4:	20000140 	.word	0x20000140
 80003e8:	200001a8 	.word	0x200001a8
 80003ec:	20000004 	.word	0x20000004

080003f0 <AT_TxRxWindow1Delay>:
 * @param _Operacao: Modo de operação do comando
 * @param _Value: Delay em ms
 * @retval Status de execução do comando
 */
LoRa_StatusTypeDef AT_TxRxWindow1Delay(LoRa_OperationTypeDef _Operacao,
		LoRa_Value *_Value) {
 80003f0:	b580      	push	{r7, lr}
 80003f2:	b082      	sub	sp, #8
 80003f4:	af00      	add	r7, sp, #0
 80003f6:	4603      	mov	r3, r0
 80003f8:	6039      	str	r1, [r7, #0]
 80003fa:	71fb      	strb	r3, [r7, #7]
	switch (_Operacao) {
 80003fc:	79fb      	ldrb	r3, [r7, #7]
 80003fe:	2b00      	cmp	r3, #0
 8000400:	d002      	beq.n	8000408 <AT_TxRxWindow1Delay+0x18>
 8000402:	2b01      	cmp	r3, #1
 8000404:	d018      	beq.n	8000438 <AT_TxRxWindow1Delay+0x48>
			sprintf((char*) AT_TXcommand, "AT+RX1DL reset\r\n");
		if (LORA_TransmitCommand(300) != LORA_OK)
			return LORA_FAILED;
		break;
	default:
		break;
 8000406:	e030      	b.n	800046a <AT_TxRxWindow1Delay+0x7a>
		sprintf((char*) AT_RXcommand, "AT+RX1DL\r\n");
 8000408:	491a      	ldr	r1, [pc, #104]	; (8000474 <AT_TxRxWindow1Delay+0x84>)
 800040a:	481b      	ldr	r0, [pc, #108]	; (8000478 <AT_TxRxWindow1Delay+0x88>)
 800040c:	f002 f9a2 	bl	8002754 <siprintf>
		LORA_STATUS_RECEIVE = LORA_CLEAR;
 8000410:	4b1a      	ldr	r3, [pc, #104]	; (800047c <AT_TxRxWindow1Delay+0x8c>)
 8000412:	2206      	movs	r2, #6
 8000414:	701a      	strb	r2, [r3, #0]
		if (LORA_ReceiveCommand(500, 10) != LORA_OK)
 8000416:	210a      	movs	r1, #10
 8000418:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800041c:	f7ff ff9a 	bl	8000354 <LORA_ReceiveCommand>
 8000420:	4603      	mov	r3, r0
 8000422:	2b01      	cmp	r3, #1
 8000424:	d001      	beq.n	800042a <AT_TxRxWindow1Delay+0x3a>
			return LORA_FAILED;
 8000426:	2300      	movs	r3, #0
 8000428:	e020      	b.n	800046c <AT_TxRxWindow1Delay+0x7c>
		sscanf(LORA_UART_BUFFER, "%s\r%hu\r\n", AT_RXcommand, _Value);
 800042a:	683b      	ldr	r3, [r7, #0]
 800042c:	4a12      	ldr	r2, [pc, #72]	; (8000478 <AT_TxRxWindow1Delay+0x88>)
 800042e:	4914      	ldr	r1, [pc, #80]	; (8000480 <AT_TxRxWindow1Delay+0x90>)
 8000430:	4814      	ldr	r0, [pc, #80]	; (8000484 <AT_TxRxWindow1Delay+0x94>)
 8000432:	f002 f9af 	bl	8002794 <siscanf>
		break;
 8000436:	e018      	b.n	800046a <AT_TxRxWindow1Delay+0x7a>
		if (_Value != 0)
 8000438:	683b      	ldr	r3, [r7, #0]
 800043a:	2b00      	cmp	r3, #0
 800043c:	d007      	beq.n	800044e <AT_TxRxWindow1Delay+0x5e>
			sprintf((char*) AT_TXcommand, "AT+RX1DL %hu\r\n", (*_Value));
 800043e:	683b      	ldr	r3, [r7, #0]
 8000440:	881b      	ldrh	r3, [r3, #0]
 8000442:	461a      	mov	r2, r3
 8000444:	4910      	ldr	r1, [pc, #64]	; (8000488 <AT_TxRxWindow1Delay+0x98>)
 8000446:	4811      	ldr	r0, [pc, #68]	; (800048c <AT_TxRxWindow1Delay+0x9c>)
 8000448:	f002 f984 	bl	8002754 <siprintf>
 800044c:	e003      	b.n	8000456 <AT_TxRxWindow1Delay+0x66>
			sprintf((char*) AT_TXcommand, "AT+RX1DL reset\r\n");
 800044e:	4910      	ldr	r1, [pc, #64]	; (8000490 <AT_TxRxWindow1Delay+0xa0>)
 8000450:	480e      	ldr	r0, [pc, #56]	; (800048c <AT_TxRxWindow1Delay+0x9c>)
 8000452:	f002 f97f 	bl	8002754 <siprintf>
		if (LORA_TransmitCommand(300) != LORA_OK)
 8000456:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800045a:	f7ff ff5b 	bl	8000314 <LORA_TransmitCommand>
 800045e:	4603      	mov	r3, r0
 8000460:	2b01      	cmp	r3, #1
 8000462:	d001      	beq.n	8000468 <AT_TxRxWindow1Delay+0x78>
			return LORA_FAILED;
 8000464:	2300      	movs	r3, #0
 8000466:	e001      	b.n	800046c <AT_TxRxWindow1Delay+0x7c>
		break;
 8000468:	bf00      	nop
	}
	return LORA_OK;
 800046a:	2301      	movs	r3, #1
}
 800046c:	4618      	mov	r0, r3
 800046e:	3708      	adds	r7, #8
 8000470:	46bd      	mov	sp, r7
 8000472:	bd80      	pop	{r7, pc}
 8000474:	08003ce4 	.word	0x08003ce4
 8000478:	20000140 	.word	0x20000140
 800047c:	20000004 	.word	0x20000004
 8000480:	08003a90 	.word	0x08003a90
 8000484:	200000dc 	.word	0x200000dc
 8000488:	08003cf0 	.word	0x08003cf0
 800048c:	20000174 	.word	0x20000174
 8000490:	08003d00 	.word	0x08003d00

08000494 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000494:	b580      	push	{r7, lr}
 8000496:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000498:	f000 fa40 	bl	800091c <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800049c:	f000 f82c 	bl	80004f8 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80004a0:	f000 f8b8 	bl	8000614 <MX_GPIO_Init>
	MX_DMA_Init();
 80004a4:	f000 f898 	bl	80005d8 <MX_DMA_Init>
	MX_USART3_UART_Init();
 80004a8:	f000 f86c 	bl	8000584 <MX_USART3_UART_Init>
	/* USER CODE BEGIN 2 */
	USART_Init();
 80004ac:	f7ff fea8 	bl	8000200 <USART_Init>
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	AT_TxRxWindow1Delay(AT_OPERATION_READ, &Value);
 80004b0:	4910      	ldr	r1, [pc, #64]	; (80004f4 <main+0x60>)
 80004b2:	2000      	movs	r0, #0
 80004b4:	f7ff ff9c 	bl	80003f0 <AT_TxRxWindow1Delay>
	Value = 4;
 80004b8:	4b0e      	ldr	r3, [pc, #56]	; (80004f4 <main+0x60>)
 80004ba:	2204      	movs	r2, #4
 80004bc:	801a      	strh	r2, [r3, #0]
	AT_TxRxWindow1Delay(AT_OPERATION_WRITE, &Value);
 80004be:	490d      	ldr	r1, [pc, #52]	; (80004f4 <main+0x60>)
 80004c0:	2001      	movs	r0, #1
 80004c2:	f7ff ff95 	bl	80003f0 <AT_TxRxWindow1Delay>
	Value = 2;
 80004c6:	4b0b      	ldr	r3, [pc, #44]	; (80004f4 <main+0x60>)
 80004c8:	2202      	movs	r2, #2
 80004ca:	801a      	strh	r2, [r3, #0]
	AT_TxRxWindow1Delay(AT_OPERATION_READ, &Value);
 80004cc:	4909      	ldr	r1, [pc, #36]	; (80004f4 <main+0x60>)
 80004ce:	2000      	movs	r0, #0
 80004d0:	f7ff ff8e 	bl	80003f0 <AT_TxRxWindow1Delay>
	Value = 0;
 80004d4:	4b07      	ldr	r3, [pc, #28]	; (80004f4 <main+0x60>)
 80004d6:	2200      	movs	r2, #0
 80004d8:	801a      	strh	r2, [r3, #0]
	AT_TxRxWindow1Delay(AT_OPERATION_WRITE, &Value);
 80004da:	4906      	ldr	r1, [pc, #24]	; (80004f4 <main+0x60>)
 80004dc:	2001      	movs	r0, #1
 80004de:	f7ff ff87 	bl	80003f0 <AT_TxRxWindow1Delay>
	Value = 2;
 80004e2:	4b04      	ldr	r3, [pc, #16]	; (80004f4 <main+0x60>)
 80004e4:	2202      	movs	r2, #2
 80004e6:	801a      	strh	r2, [r3, #0]
	AT_TxRxWindow1Delay(AT_OPERATION_READ, &Value);
 80004e8:	4902      	ldr	r1, [pc, #8]	; (80004f4 <main+0x60>)
 80004ea:	2000      	movs	r0, #0
 80004ec:	f7ff ff80 	bl	80003f0 <AT_TxRxWindow1Delay>
	while (1) {
 80004f0:	e7fe      	b.n	80004f0 <main+0x5c>
 80004f2:	bf00      	nop
 80004f4:	20000006 	.word	0x20000006

080004f8 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80004f8:	b580      	push	{r7, lr}
 80004fa:	b090      	sub	sp, #64	; 0x40
 80004fc:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80004fe:	f107 0318 	add.w	r3, r7, #24
 8000502:	2228      	movs	r2, #40	; 0x28
 8000504:	2100      	movs	r1, #0
 8000506:	4618      	mov	r0, r3
 8000508:	f002 f91c 	bl	8002744 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 800050c:	1d3b      	adds	r3, r7, #4
 800050e:	2200      	movs	r2, #0
 8000510:	601a      	str	r2, [r3, #0]
 8000512:	605a      	str	r2, [r3, #4]
 8000514:	609a      	str	r2, [r3, #8]
 8000516:	60da      	str	r2, [r3, #12]
 8000518:	611a      	str	r2, [r3, #16]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800051a:	2301      	movs	r3, #1
 800051c:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800051e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000522:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000524:	2300      	movs	r3, #0
 8000526:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000528:	2301      	movs	r3, #1
 800052a:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800052c:	2302      	movs	r3, #2
 800052e:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000530:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000534:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000536:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800053a:	63fb      	str	r3, [r7, #60]	; 0x3c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 800053c:	f107 0318 	add.w	r3, r7, #24
 8000540:	4618      	mov	r0, r3
 8000542:	f000 ff23 	bl	800138c <HAL_RCC_OscConfig>
 8000546:	4603      	mov	r3, r0
 8000548:	2b00      	cmp	r3, #0
 800054a:	d001      	beq.n	8000550 <SystemClock_Config+0x58>
		Error_Handler();
 800054c:	f000 f8ac 	bl	80006a8 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000550:	230f      	movs	r3, #15
 8000552:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000554:	2302      	movs	r3, #2
 8000556:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000558:	2300      	movs	r3, #0
 800055a:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800055c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000560:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000562:	2300      	movs	r3, #0
 8000564:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8000566:	1d3b      	adds	r3, r7, #4
 8000568:	2102      	movs	r1, #2
 800056a:	4618      	mov	r0, r3
 800056c:	f001 f990 	bl	8001890 <HAL_RCC_ClockConfig>
 8000570:	4603      	mov	r3, r0
 8000572:	2b00      	cmp	r3, #0
 8000574:	d001      	beq.n	800057a <SystemClock_Config+0x82>
		Error_Handler();
 8000576:	f000 f897 	bl	80006a8 <Error_Handler>
	}
}
 800057a:	bf00      	nop
 800057c:	3740      	adds	r7, #64	; 0x40
 800057e:	46bd      	mov	sp, r7
 8000580:	bd80      	pop	{r7, pc}
	...

08000584 <MX_USART3_UART_Init>:
/**
 * @brief USART3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART3_UART_Init(void) {
 8000584:	b580      	push	{r7, lr}
 8000586:	af00      	add	r7, sp, #0
	/* USER CODE END USART3_Init 0 */

	/* USER CODE BEGIN USART3_Init 1 */

	/* USER CODE END USART3_Init 1 */
	huart3.Instance = USART3;
 8000588:	4b11      	ldr	r3, [pc, #68]	; (80005d0 <MX_USART3_UART_Init+0x4c>)
 800058a:	4a12      	ldr	r2, [pc, #72]	; (80005d4 <MX_USART3_UART_Init+0x50>)
 800058c:	601a      	str	r2, [r3, #0]
	huart3.Init.BaudRate = 115200;
 800058e:	4b10      	ldr	r3, [pc, #64]	; (80005d0 <MX_USART3_UART_Init+0x4c>)
 8000590:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000594:	605a      	str	r2, [r3, #4]
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000596:	4b0e      	ldr	r3, [pc, #56]	; (80005d0 <MX_USART3_UART_Init+0x4c>)
 8000598:	2200      	movs	r2, #0
 800059a:	609a      	str	r2, [r3, #8]
	huart3.Init.StopBits = UART_STOPBITS_1;
 800059c:	4b0c      	ldr	r3, [pc, #48]	; (80005d0 <MX_USART3_UART_Init+0x4c>)
 800059e:	2200      	movs	r2, #0
 80005a0:	60da      	str	r2, [r3, #12]
	huart3.Init.Parity = UART_PARITY_NONE;
 80005a2:	4b0b      	ldr	r3, [pc, #44]	; (80005d0 <MX_USART3_UART_Init+0x4c>)
 80005a4:	2200      	movs	r2, #0
 80005a6:	611a      	str	r2, [r3, #16]
	huart3.Init.Mode = UART_MODE_TX_RX;
 80005a8:	4b09      	ldr	r3, [pc, #36]	; (80005d0 <MX_USART3_UART_Init+0x4c>)
 80005aa:	220c      	movs	r2, #12
 80005ac:	615a      	str	r2, [r3, #20]
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80005ae:	4b08      	ldr	r3, [pc, #32]	; (80005d0 <MX_USART3_UART_Init+0x4c>)
 80005b0:	2200      	movs	r2, #0
 80005b2:	619a      	str	r2, [r3, #24]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80005b4:	4b06      	ldr	r3, [pc, #24]	; (80005d0 <MX_USART3_UART_Init+0x4c>)
 80005b6:	2200      	movs	r2, #0
 80005b8:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart3) != HAL_OK) {
 80005ba:	4805      	ldr	r0, [pc, #20]	; (80005d0 <MX_USART3_UART_Init+0x4c>)
 80005bc:	f001 faf6 	bl	8001bac <HAL_UART_Init>
 80005c0:	4603      	mov	r3, r0
 80005c2:	2b00      	cmp	r3, #0
 80005c4:	d001      	beq.n	80005ca <MX_USART3_UART_Init+0x46>
		Error_Handler();
 80005c6:	f000 f86f 	bl	80006a8 <Error_Handler>
	}
	/* USER CODE BEGIN USART3_Init 2 */

	/* USER CODE END USART3_Init 2 */

}
 80005ca:	bf00      	nop
 80005cc:	bd80      	pop	{r7, pc}
 80005ce:	bf00      	nop
 80005d0:	200001a8 	.word	0x200001a8
 80005d4:	40004800 	.word	0x40004800

080005d8 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void) {
 80005d8:	b580      	push	{r7, lr}
 80005da:	b082      	sub	sp, #8
 80005dc:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA1_CLK_ENABLE();
 80005de:	4b0c      	ldr	r3, [pc, #48]	; (8000610 <MX_DMA_Init+0x38>)
 80005e0:	695b      	ldr	r3, [r3, #20]
 80005e2:	4a0b      	ldr	r2, [pc, #44]	; (8000610 <MX_DMA_Init+0x38>)
 80005e4:	f043 0301 	orr.w	r3, r3, #1
 80005e8:	6153      	str	r3, [r2, #20]
 80005ea:	4b09      	ldr	r3, [pc, #36]	; (8000610 <MX_DMA_Init+0x38>)
 80005ec:	695b      	ldr	r3, [r3, #20]
 80005ee:	f003 0301 	and.w	r3, r3, #1
 80005f2:	607b      	str	r3, [r7, #4]
 80005f4:	687b      	ldr	r3, [r7, #4]

	/* DMA interrupt init */
	/* DMA1_Channel3_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 80005f6:	2200      	movs	r2, #0
 80005f8:	2100      	movs	r1, #0
 80005fa:	200d      	movs	r0, #13
 80005fc:	f000 faeb 	bl	8000bd6 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8000600:	200d      	movs	r0, #13
 8000602:	f000 fb04 	bl	8000c0e <HAL_NVIC_EnableIRQ>

}
 8000606:	bf00      	nop
 8000608:	3708      	adds	r7, #8
 800060a:	46bd      	mov	sp, r7
 800060c:	bd80      	pop	{r7, pc}
 800060e:	bf00      	nop
 8000610:	40021000 	.word	0x40021000

08000614 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8000614:	b580      	push	{r7, lr}
 8000616:	b088      	sub	sp, #32
 8000618:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 800061a:	f107 0310 	add.w	r3, r7, #16
 800061e:	2200      	movs	r2, #0
 8000620:	601a      	str	r2, [r3, #0]
 8000622:	605a      	str	r2, [r3, #4]
 8000624:	609a      	str	r2, [r3, #8]
 8000626:	60da      	str	r2, [r3, #12]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8000628:	4b1d      	ldr	r3, [pc, #116]	; (80006a0 <MX_GPIO_Init+0x8c>)
 800062a:	699b      	ldr	r3, [r3, #24]
 800062c:	4a1c      	ldr	r2, [pc, #112]	; (80006a0 <MX_GPIO_Init+0x8c>)
 800062e:	f043 0320 	orr.w	r3, r3, #32
 8000632:	6193      	str	r3, [r2, #24]
 8000634:	4b1a      	ldr	r3, [pc, #104]	; (80006a0 <MX_GPIO_Init+0x8c>)
 8000636:	699b      	ldr	r3, [r3, #24]
 8000638:	f003 0320 	and.w	r3, r3, #32
 800063c:	60fb      	str	r3, [r7, #12]
 800063e:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000640:	4b17      	ldr	r3, [pc, #92]	; (80006a0 <MX_GPIO_Init+0x8c>)
 8000642:	699b      	ldr	r3, [r3, #24]
 8000644:	4a16      	ldr	r2, [pc, #88]	; (80006a0 <MX_GPIO_Init+0x8c>)
 8000646:	f043 0304 	orr.w	r3, r3, #4
 800064a:	6193      	str	r3, [r2, #24]
 800064c:	4b14      	ldr	r3, [pc, #80]	; (80006a0 <MX_GPIO_Init+0x8c>)
 800064e:	699b      	ldr	r3, [r3, #24]
 8000650:	f003 0304 	and.w	r3, r3, #4
 8000654:	60bb      	str	r3, [r7, #8]
 8000656:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000658:	4b11      	ldr	r3, [pc, #68]	; (80006a0 <MX_GPIO_Init+0x8c>)
 800065a:	699b      	ldr	r3, [r3, #24]
 800065c:	4a10      	ldr	r2, [pc, #64]	; (80006a0 <MX_GPIO_Init+0x8c>)
 800065e:	f043 0308 	orr.w	r3, r3, #8
 8000662:	6193      	str	r3, [r2, #24]
 8000664:	4b0e      	ldr	r3, [pc, #56]	; (80006a0 <MX_GPIO_Init+0x8c>)
 8000666:	699b      	ldr	r3, [r3, #24]
 8000668:	f003 0308 	and.w	r3, r3, #8
 800066c:	607b      	str	r3, [r7, #4]
 800066e:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4,
 8000670:	2200      	movs	r2, #0
 8000672:	2113      	movs	r1, #19
 8000674:	480b      	ldr	r0, [pc, #44]	; (80006a4 <MX_GPIO_Init+0x90>)
 8000676:	f000 fe57 	bl	8001328 <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	/*Configure GPIO pins : PA0 PA1 PA4 */
	GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4;
 800067a:	2313      	movs	r3, #19
 800067c:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800067e:	2301      	movs	r3, #1
 8000680:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000682:	2300      	movs	r3, #0
 8000684:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000686:	2302      	movs	r3, #2
 8000688:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800068a:	f107 0310 	add.w	r3, r7, #16
 800068e:	4619      	mov	r1, r3
 8000690:	4804      	ldr	r0, [pc, #16]	; (80006a4 <MX_GPIO_Init+0x90>)
 8000692:	f000 fcc5 	bl	8001020 <HAL_GPIO_Init>

}
 8000696:	bf00      	nop
 8000698:	3720      	adds	r7, #32
 800069a:	46bd      	mov	sp, r7
 800069c:	bd80      	pop	{r7, pc}
 800069e:	bf00      	nop
 80006a0:	40021000 	.word	0x40021000
 80006a4:	40010800 	.word	0x40010800

080006a8 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80006a8:	b480      	push	{r7}
 80006aa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006ac:	b672      	cpsid	i
}
 80006ae:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80006b0:	e7fe      	b.n	80006b0 <Error_Handler+0x8>
	...

080006b4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80006b4:	b480      	push	{r7}
 80006b6:	b085      	sub	sp, #20
 80006b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80006ba:	4b15      	ldr	r3, [pc, #84]	; (8000710 <HAL_MspInit+0x5c>)
 80006bc:	699b      	ldr	r3, [r3, #24]
 80006be:	4a14      	ldr	r2, [pc, #80]	; (8000710 <HAL_MspInit+0x5c>)
 80006c0:	f043 0301 	orr.w	r3, r3, #1
 80006c4:	6193      	str	r3, [r2, #24]
 80006c6:	4b12      	ldr	r3, [pc, #72]	; (8000710 <HAL_MspInit+0x5c>)
 80006c8:	699b      	ldr	r3, [r3, #24]
 80006ca:	f003 0301 	and.w	r3, r3, #1
 80006ce:	60bb      	str	r3, [r7, #8]
 80006d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80006d2:	4b0f      	ldr	r3, [pc, #60]	; (8000710 <HAL_MspInit+0x5c>)
 80006d4:	69db      	ldr	r3, [r3, #28]
 80006d6:	4a0e      	ldr	r2, [pc, #56]	; (8000710 <HAL_MspInit+0x5c>)
 80006d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80006dc:	61d3      	str	r3, [r2, #28]
 80006de:	4b0c      	ldr	r3, [pc, #48]	; (8000710 <HAL_MspInit+0x5c>)
 80006e0:	69db      	ldr	r3, [r3, #28]
 80006e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80006e6:	607b      	str	r3, [r7, #4]
 80006e8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80006ea:	4b0a      	ldr	r3, [pc, #40]	; (8000714 <HAL_MspInit+0x60>)
 80006ec:	685b      	ldr	r3, [r3, #4]
 80006ee:	60fb      	str	r3, [r7, #12]
 80006f0:	68fb      	ldr	r3, [r7, #12]
 80006f2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80006f6:	60fb      	str	r3, [r7, #12]
 80006f8:	68fb      	ldr	r3, [r7, #12]
 80006fa:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80006fe:	60fb      	str	r3, [r7, #12]
 8000700:	4a04      	ldr	r2, [pc, #16]	; (8000714 <HAL_MspInit+0x60>)
 8000702:	68fb      	ldr	r3, [r7, #12]
 8000704:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000706:	bf00      	nop
 8000708:	3714      	adds	r7, #20
 800070a:	46bd      	mov	sp, r7
 800070c:	bc80      	pop	{r7}
 800070e:	4770      	bx	lr
 8000710:	40021000 	.word	0x40021000
 8000714:	40010000 	.word	0x40010000

08000718 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	b088      	sub	sp, #32
 800071c:	af00      	add	r7, sp, #0
 800071e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000720:	f107 0310 	add.w	r3, r7, #16
 8000724:	2200      	movs	r2, #0
 8000726:	601a      	str	r2, [r3, #0]
 8000728:	605a      	str	r2, [r3, #4]
 800072a:	609a      	str	r2, [r3, #8]
 800072c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART3)
 800072e:	687b      	ldr	r3, [r7, #4]
 8000730:	681b      	ldr	r3, [r3, #0]
 8000732:	4a2f      	ldr	r2, [pc, #188]	; (80007f0 <HAL_UART_MspInit+0xd8>)
 8000734:	4293      	cmp	r3, r2
 8000736:	d157      	bne.n	80007e8 <HAL_UART_MspInit+0xd0>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000738:	4b2e      	ldr	r3, [pc, #184]	; (80007f4 <HAL_UART_MspInit+0xdc>)
 800073a:	69db      	ldr	r3, [r3, #28]
 800073c:	4a2d      	ldr	r2, [pc, #180]	; (80007f4 <HAL_UART_MspInit+0xdc>)
 800073e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000742:	61d3      	str	r3, [r2, #28]
 8000744:	4b2b      	ldr	r3, [pc, #172]	; (80007f4 <HAL_UART_MspInit+0xdc>)
 8000746:	69db      	ldr	r3, [r3, #28]
 8000748:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800074c:	60fb      	str	r3, [r7, #12]
 800074e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000750:	4b28      	ldr	r3, [pc, #160]	; (80007f4 <HAL_UART_MspInit+0xdc>)
 8000752:	699b      	ldr	r3, [r3, #24]
 8000754:	4a27      	ldr	r2, [pc, #156]	; (80007f4 <HAL_UART_MspInit+0xdc>)
 8000756:	f043 0308 	orr.w	r3, r3, #8
 800075a:	6193      	str	r3, [r2, #24]
 800075c:	4b25      	ldr	r3, [pc, #148]	; (80007f4 <HAL_UART_MspInit+0xdc>)
 800075e:	699b      	ldr	r3, [r3, #24]
 8000760:	f003 0308 	and.w	r3, r3, #8
 8000764:	60bb      	str	r3, [r7, #8]
 8000766:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000768:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800076c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800076e:	2302      	movs	r3, #2
 8000770:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000772:	2303      	movs	r3, #3
 8000774:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000776:	f107 0310 	add.w	r3, r7, #16
 800077a:	4619      	mov	r1, r3
 800077c:	481e      	ldr	r0, [pc, #120]	; (80007f8 <HAL_UART_MspInit+0xe0>)
 800077e:	f000 fc4f 	bl	8001020 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000782:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000786:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000788:	2300      	movs	r3, #0
 800078a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800078c:	2300      	movs	r3, #0
 800078e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000790:	f107 0310 	add.w	r3, r7, #16
 8000794:	4619      	mov	r1, r3
 8000796:	4818      	ldr	r0, [pc, #96]	; (80007f8 <HAL_UART_MspInit+0xe0>)
 8000798:	f000 fc42 	bl	8001020 <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA1_Channel3;
 800079c:	4b17      	ldr	r3, [pc, #92]	; (80007fc <HAL_UART_MspInit+0xe4>)
 800079e:	4a18      	ldr	r2, [pc, #96]	; (8000800 <HAL_UART_MspInit+0xe8>)
 80007a0:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80007a2:	4b16      	ldr	r3, [pc, #88]	; (80007fc <HAL_UART_MspInit+0xe4>)
 80007a4:	2200      	movs	r2, #0
 80007a6:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80007a8:	4b14      	ldr	r3, [pc, #80]	; (80007fc <HAL_UART_MspInit+0xe4>)
 80007aa:	2200      	movs	r2, #0
 80007ac:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80007ae:	4b13      	ldr	r3, [pc, #76]	; (80007fc <HAL_UART_MspInit+0xe4>)
 80007b0:	2280      	movs	r2, #128	; 0x80
 80007b2:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80007b4:	4b11      	ldr	r3, [pc, #68]	; (80007fc <HAL_UART_MspInit+0xe4>)
 80007b6:	2200      	movs	r2, #0
 80007b8:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80007ba:	4b10      	ldr	r3, [pc, #64]	; (80007fc <HAL_UART_MspInit+0xe4>)
 80007bc:	2200      	movs	r2, #0
 80007be:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 80007c0:	4b0e      	ldr	r3, [pc, #56]	; (80007fc <HAL_UART_MspInit+0xe4>)
 80007c2:	2220      	movs	r2, #32
 80007c4:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 80007c6:	4b0d      	ldr	r3, [pc, #52]	; (80007fc <HAL_UART_MspInit+0xe4>)
 80007c8:	2200      	movs	r2, #0
 80007ca:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 80007cc:	480b      	ldr	r0, [pc, #44]	; (80007fc <HAL_UART_MspInit+0xe4>)
 80007ce:	f000 fa39 	bl	8000c44 <HAL_DMA_Init>
 80007d2:	4603      	mov	r3, r0
 80007d4:	2b00      	cmp	r3, #0
 80007d6:	d001      	beq.n	80007dc <HAL_UART_MspInit+0xc4>
    {
      Error_Handler();
 80007d8:	f7ff ff66 	bl	80006a8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	4a07      	ldr	r2, [pc, #28]	; (80007fc <HAL_UART_MspInit+0xe4>)
 80007e0:	63da      	str	r2, [r3, #60]	; 0x3c
 80007e2:	4a06      	ldr	r2, [pc, #24]	; (80007fc <HAL_UART_MspInit+0xe4>)
 80007e4:	687b      	ldr	r3, [r7, #4]
 80007e6:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80007e8:	bf00      	nop
 80007ea:	3720      	adds	r7, #32
 80007ec:	46bd      	mov	sp, r7
 80007ee:	bd80      	pop	{r7, pc}
 80007f0:	40004800 	.word	0x40004800
 80007f4:	40021000 	.word	0x40021000
 80007f8:	40010c00 	.word	0x40010c00
 80007fc:	200001f0 	.word	0x200001f0
 8000800:	40020030 	.word	0x40020030

08000804 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000804:	b480      	push	{r7}
 8000806:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000808:	e7fe      	b.n	8000808 <NMI_Handler+0x4>

0800080a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800080a:	b480      	push	{r7}
 800080c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800080e:	e7fe      	b.n	800080e <HardFault_Handler+0x4>

08000810 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000810:	b480      	push	{r7}
 8000812:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000814:	e7fe      	b.n	8000814 <MemManage_Handler+0x4>

08000816 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000816:	b480      	push	{r7}
 8000818:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800081a:	e7fe      	b.n	800081a <BusFault_Handler+0x4>

0800081c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800081c:	b480      	push	{r7}
 800081e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000820:	e7fe      	b.n	8000820 <UsageFault_Handler+0x4>

08000822 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000822:	b480      	push	{r7}
 8000824:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000826:	bf00      	nop
 8000828:	46bd      	mov	sp, r7
 800082a:	bc80      	pop	{r7}
 800082c:	4770      	bx	lr

0800082e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800082e:	b480      	push	{r7}
 8000830:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000832:	bf00      	nop
 8000834:	46bd      	mov	sp, r7
 8000836:	bc80      	pop	{r7}
 8000838:	4770      	bx	lr

0800083a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800083a:	b480      	push	{r7}
 800083c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800083e:	bf00      	nop
 8000840:	46bd      	mov	sp, r7
 8000842:	bc80      	pop	{r7}
 8000844:	4770      	bx	lr

08000846 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000846:	b580      	push	{r7, lr}
 8000848:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800084a:	f000 f8ad 	bl	80009a8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800084e:	bf00      	nop
 8000850:	bd80      	pop	{r7, pc}
	...

08000854 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8000854:	b580      	push	{r7, lr}
 8000856:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8000858:	4802      	ldr	r0, [pc, #8]	; (8000864 <DMA1_Channel3_IRQHandler+0x10>)
 800085a:	f000 faad 	bl	8000db8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800085e:	bf00      	nop
 8000860:	bd80      	pop	{r7, pc}
 8000862:	bf00      	nop
 8000864:	200001f0 	.word	0x200001f0

08000868 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	b086      	sub	sp, #24
 800086c:	af00      	add	r7, sp, #0
 800086e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000870:	4a14      	ldr	r2, [pc, #80]	; (80008c4 <_sbrk+0x5c>)
 8000872:	4b15      	ldr	r3, [pc, #84]	; (80008c8 <_sbrk+0x60>)
 8000874:	1ad3      	subs	r3, r2, r3
 8000876:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000878:	697b      	ldr	r3, [r7, #20]
 800087a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800087c:	4b13      	ldr	r3, [pc, #76]	; (80008cc <_sbrk+0x64>)
 800087e:	681b      	ldr	r3, [r3, #0]
 8000880:	2b00      	cmp	r3, #0
 8000882:	d102      	bne.n	800088a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000884:	4b11      	ldr	r3, [pc, #68]	; (80008cc <_sbrk+0x64>)
 8000886:	4a12      	ldr	r2, [pc, #72]	; (80008d0 <_sbrk+0x68>)
 8000888:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800088a:	4b10      	ldr	r3, [pc, #64]	; (80008cc <_sbrk+0x64>)
 800088c:	681a      	ldr	r2, [r3, #0]
 800088e:	687b      	ldr	r3, [r7, #4]
 8000890:	4413      	add	r3, r2
 8000892:	693a      	ldr	r2, [r7, #16]
 8000894:	429a      	cmp	r2, r3
 8000896:	d207      	bcs.n	80008a8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000898:	f001 ff1a 	bl	80026d0 <__errno>
 800089c:	4603      	mov	r3, r0
 800089e:	220c      	movs	r2, #12
 80008a0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80008a2:	f04f 33ff 	mov.w	r3, #4294967295
 80008a6:	e009      	b.n	80008bc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80008a8:	4b08      	ldr	r3, [pc, #32]	; (80008cc <_sbrk+0x64>)
 80008aa:	681b      	ldr	r3, [r3, #0]
 80008ac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80008ae:	4b07      	ldr	r3, [pc, #28]	; (80008cc <_sbrk+0x64>)
 80008b0:	681a      	ldr	r2, [r3, #0]
 80008b2:	687b      	ldr	r3, [r7, #4]
 80008b4:	4413      	add	r3, r2
 80008b6:	4a05      	ldr	r2, [pc, #20]	; (80008cc <_sbrk+0x64>)
 80008b8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80008ba:	68fb      	ldr	r3, [r7, #12]
}
 80008bc:	4618      	mov	r0, r3
 80008be:	3718      	adds	r7, #24
 80008c0:	46bd      	mov	sp, r7
 80008c2:	bd80      	pop	{r7, pc}
 80008c4:	20005000 	.word	0x20005000
 80008c8:	00000400 	.word	0x00000400
 80008cc:	20000234 	.word	0x20000234
 80008d0:	20000250 	.word	0x20000250

080008d4 <Reset_Handler>:

/* Call the clock system initialization function.*/
#    bl  SystemInit

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80008d4:	480b      	ldr	r0, [pc, #44]	; (8000904 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80008d6:	490c      	ldr	r1, [pc, #48]	; (8000908 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80008d8:	4a0c      	ldr	r2, [pc, #48]	; (800090c <LoopFillZerobss+0x16>)
  movs r3, #0
 80008da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80008dc:	e002      	b.n	80008e4 <LoopCopyDataInit>

080008de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80008de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80008e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80008e2:	3304      	adds	r3, #4

080008e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80008e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80008e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80008e8:	d3f9      	bcc.n	80008de <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80008ea:	4a09      	ldr	r2, [pc, #36]	; (8000910 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80008ec:	4c09      	ldr	r4, [pc, #36]	; (8000914 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80008ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80008f0:	e001      	b.n	80008f6 <LoopFillZerobss>

080008f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80008f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80008f4:	3204      	adds	r2, #4

080008f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80008f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80008f8:	d3fb      	bcc.n	80008f2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80008fa:	f001 feef 	bl	80026dc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80008fe:	f7ff fdc9 	bl	8000494 <main>
  bx lr
 8000902:	4770      	bx	lr
  ldr r0, =_sdata
 8000904:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000908:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 800090c:	08003f04 	.word	0x08003f04
  ldr r2, =_sbss
 8000910:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8000914:	2000024c 	.word	0x2000024c

08000918 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000918:	e7fe      	b.n	8000918 <ADC1_2_IRQHandler>
	...

0800091c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800091c:	b580      	push	{r7, lr}
 800091e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000920:	4b08      	ldr	r3, [pc, #32]	; (8000944 <HAL_Init+0x28>)
 8000922:	681b      	ldr	r3, [r3, #0]
 8000924:	4a07      	ldr	r2, [pc, #28]	; (8000944 <HAL_Init+0x28>)
 8000926:	f043 0310 	orr.w	r3, r3, #16
 800092a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800092c:	2003      	movs	r0, #3
 800092e:	f000 f947 	bl	8000bc0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000932:	200f      	movs	r0, #15
 8000934:	f000 f808 	bl	8000948 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000938:	f7ff febc 	bl	80006b4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800093c:	2300      	movs	r3, #0
}
 800093e:	4618      	mov	r0, r3
 8000940:	bd80      	pop	{r7, pc}
 8000942:	bf00      	nop
 8000944:	40022000 	.word	0x40022000

08000948 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000948:	b580      	push	{r7, lr}
 800094a:	b082      	sub	sp, #8
 800094c:	af00      	add	r7, sp, #0
 800094e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000950:	4b12      	ldr	r3, [pc, #72]	; (800099c <HAL_InitTick+0x54>)
 8000952:	681a      	ldr	r2, [r3, #0]
 8000954:	4b12      	ldr	r3, [pc, #72]	; (80009a0 <HAL_InitTick+0x58>)
 8000956:	781b      	ldrb	r3, [r3, #0]
 8000958:	4619      	mov	r1, r3
 800095a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800095e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000962:	fbb2 f3f3 	udiv	r3, r2, r3
 8000966:	4618      	mov	r0, r3
 8000968:	f000 f95f 	bl	8000c2a <HAL_SYSTICK_Config>
 800096c:	4603      	mov	r3, r0
 800096e:	2b00      	cmp	r3, #0
 8000970:	d001      	beq.n	8000976 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000972:	2301      	movs	r3, #1
 8000974:	e00e      	b.n	8000994 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	2b0f      	cmp	r3, #15
 800097a:	d80a      	bhi.n	8000992 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800097c:	2200      	movs	r2, #0
 800097e:	6879      	ldr	r1, [r7, #4]
 8000980:	f04f 30ff 	mov.w	r0, #4294967295
 8000984:	f000 f927 	bl	8000bd6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000988:	4a06      	ldr	r2, [pc, #24]	; (80009a4 <HAL_InitTick+0x5c>)
 800098a:	687b      	ldr	r3, [r7, #4]
 800098c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800098e:	2300      	movs	r3, #0
 8000990:	e000      	b.n	8000994 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000992:	2301      	movs	r3, #1
}
 8000994:	4618      	mov	r0, r3
 8000996:	3708      	adds	r7, #8
 8000998:	46bd      	mov	sp, r7
 800099a:	bd80      	pop	{r7, pc}
 800099c:	20000008 	.word	0x20000008
 80009a0:	20000010 	.word	0x20000010
 80009a4:	2000000c 	.word	0x2000000c

080009a8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80009a8:	b480      	push	{r7}
 80009aa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80009ac:	4b05      	ldr	r3, [pc, #20]	; (80009c4 <HAL_IncTick+0x1c>)
 80009ae:	781b      	ldrb	r3, [r3, #0]
 80009b0:	461a      	mov	r2, r3
 80009b2:	4b05      	ldr	r3, [pc, #20]	; (80009c8 <HAL_IncTick+0x20>)
 80009b4:	681b      	ldr	r3, [r3, #0]
 80009b6:	4413      	add	r3, r2
 80009b8:	4a03      	ldr	r2, [pc, #12]	; (80009c8 <HAL_IncTick+0x20>)
 80009ba:	6013      	str	r3, [r2, #0]
}
 80009bc:	bf00      	nop
 80009be:	46bd      	mov	sp, r7
 80009c0:	bc80      	pop	{r7}
 80009c2:	4770      	bx	lr
 80009c4:	20000010 	.word	0x20000010
 80009c8:	20000238 	.word	0x20000238

080009cc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80009cc:	b480      	push	{r7}
 80009ce:	af00      	add	r7, sp, #0
  return uwTick;
 80009d0:	4b02      	ldr	r3, [pc, #8]	; (80009dc <HAL_GetTick+0x10>)
 80009d2:	681b      	ldr	r3, [r3, #0]
}
 80009d4:	4618      	mov	r0, r3
 80009d6:	46bd      	mov	sp, r7
 80009d8:	bc80      	pop	{r7}
 80009da:	4770      	bx	lr
 80009dc:	20000238 	.word	0x20000238

080009e0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b084      	sub	sp, #16
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80009e8:	f7ff fff0 	bl	80009cc <HAL_GetTick>
 80009ec:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80009f2:	68fb      	ldr	r3, [r7, #12]
 80009f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80009f8:	d005      	beq.n	8000a06 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80009fa:	4b0a      	ldr	r3, [pc, #40]	; (8000a24 <HAL_Delay+0x44>)
 80009fc:	781b      	ldrb	r3, [r3, #0]
 80009fe:	461a      	mov	r2, r3
 8000a00:	68fb      	ldr	r3, [r7, #12]
 8000a02:	4413      	add	r3, r2
 8000a04:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000a06:	bf00      	nop
 8000a08:	f7ff ffe0 	bl	80009cc <HAL_GetTick>
 8000a0c:	4602      	mov	r2, r0
 8000a0e:	68bb      	ldr	r3, [r7, #8]
 8000a10:	1ad3      	subs	r3, r2, r3
 8000a12:	68fa      	ldr	r2, [r7, #12]
 8000a14:	429a      	cmp	r2, r3
 8000a16:	d8f7      	bhi.n	8000a08 <HAL_Delay+0x28>
  {
  }
}
 8000a18:	bf00      	nop
 8000a1a:	bf00      	nop
 8000a1c:	3710      	adds	r7, #16
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	bd80      	pop	{r7, pc}
 8000a22:	bf00      	nop
 8000a24:	20000010 	.word	0x20000010

08000a28 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a28:	b480      	push	{r7}
 8000a2a:	b085      	sub	sp, #20
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	f003 0307 	and.w	r3, r3, #7
 8000a36:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000a38:	4b0c      	ldr	r3, [pc, #48]	; (8000a6c <__NVIC_SetPriorityGrouping+0x44>)
 8000a3a:	68db      	ldr	r3, [r3, #12]
 8000a3c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000a3e:	68ba      	ldr	r2, [r7, #8]
 8000a40:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000a44:	4013      	ands	r3, r2
 8000a46:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000a48:	68fb      	ldr	r3, [r7, #12]
 8000a4a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000a4c:	68bb      	ldr	r3, [r7, #8]
 8000a4e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000a50:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000a54:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a58:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000a5a:	4a04      	ldr	r2, [pc, #16]	; (8000a6c <__NVIC_SetPriorityGrouping+0x44>)
 8000a5c:	68bb      	ldr	r3, [r7, #8]
 8000a5e:	60d3      	str	r3, [r2, #12]
}
 8000a60:	bf00      	nop
 8000a62:	3714      	adds	r7, #20
 8000a64:	46bd      	mov	sp, r7
 8000a66:	bc80      	pop	{r7}
 8000a68:	4770      	bx	lr
 8000a6a:	bf00      	nop
 8000a6c:	e000ed00 	.word	0xe000ed00

08000a70 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000a70:	b480      	push	{r7}
 8000a72:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000a74:	4b04      	ldr	r3, [pc, #16]	; (8000a88 <__NVIC_GetPriorityGrouping+0x18>)
 8000a76:	68db      	ldr	r3, [r3, #12]
 8000a78:	0a1b      	lsrs	r3, r3, #8
 8000a7a:	f003 0307 	and.w	r3, r3, #7
}
 8000a7e:	4618      	mov	r0, r3
 8000a80:	46bd      	mov	sp, r7
 8000a82:	bc80      	pop	{r7}
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop
 8000a88:	e000ed00 	.word	0xe000ed00

08000a8c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a8c:	b480      	push	{r7}
 8000a8e:	b083      	sub	sp, #12
 8000a90:	af00      	add	r7, sp, #0
 8000a92:	4603      	mov	r3, r0
 8000a94:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a9a:	2b00      	cmp	r3, #0
 8000a9c:	db0b      	blt.n	8000ab6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000a9e:	79fb      	ldrb	r3, [r7, #7]
 8000aa0:	f003 021f 	and.w	r2, r3, #31
 8000aa4:	4906      	ldr	r1, [pc, #24]	; (8000ac0 <__NVIC_EnableIRQ+0x34>)
 8000aa6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000aaa:	095b      	lsrs	r3, r3, #5
 8000aac:	2001      	movs	r0, #1
 8000aae:	fa00 f202 	lsl.w	r2, r0, r2
 8000ab2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000ab6:	bf00      	nop
 8000ab8:	370c      	adds	r7, #12
 8000aba:	46bd      	mov	sp, r7
 8000abc:	bc80      	pop	{r7}
 8000abe:	4770      	bx	lr
 8000ac0:	e000e100 	.word	0xe000e100

08000ac4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ac4:	b480      	push	{r7}
 8000ac6:	b083      	sub	sp, #12
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	4603      	mov	r3, r0
 8000acc:	6039      	str	r1, [r7, #0]
 8000ace:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ad0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ad4:	2b00      	cmp	r3, #0
 8000ad6:	db0a      	blt.n	8000aee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ad8:	683b      	ldr	r3, [r7, #0]
 8000ada:	b2da      	uxtb	r2, r3
 8000adc:	490c      	ldr	r1, [pc, #48]	; (8000b10 <__NVIC_SetPriority+0x4c>)
 8000ade:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ae2:	0112      	lsls	r2, r2, #4
 8000ae4:	b2d2      	uxtb	r2, r2
 8000ae6:	440b      	add	r3, r1
 8000ae8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000aec:	e00a      	b.n	8000b04 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000aee:	683b      	ldr	r3, [r7, #0]
 8000af0:	b2da      	uxtb	r2, r3
 8000af2:	4908      	ldr	r1, [pc, #32]	; (8000b14 <__NVIC_SetPriority+0x50>)
 8000af4:	79fb      	ldrb	r3, [r7, #7]
 8000af6:	f003 030f 	and.w	r3, r3, #15
 8000afa:	3b04      	subs	r3, #4
 8000afc:	0112      	lsls	r2, r2, #4
 8000afe:	b2d2      	uxtb	r2, r2
 8000b00:	440b      	add	r3, r1
 8000b02:	761a      	strb	r2, [r3, #24]
}
 8000b04:	bf00      	nop
 8000b06:	370c      	adds	r7, #12
 8000b08:	46bd      	mov	sp, r7
 8000b0a:	bc80      	pop	{r7}
 8000b0c:	4770      	bx	lr
 8000b0e:	bf00      	nop
 8000b10:	e000e100 	.word	0xe000e100
 8000b14:	e000ed00 	.word	0xe000ed00

08000b18 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b18:	b480      	push	{r7}
 8000b1a:	b089      	sub	sp, #36	; 0x24
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	60f8      	str	r0, [r7, #12]
 8000b20:	60b9      	str	r1, [r7, #8]
 8000b22:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000b24:	68fb      	ldr	r3, [r7, #12]
 8000b26:	f003 0307 	and.w	r3, r3, #7
 8000b2a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000b2c:	69fb      	ldr	r3, [r7, #28]
 8000b2e:	f1c3 0307 	rsb	r3, r3, #7
 8000b32:	2b04      	cmp	r3, #4
 8000b34:	bf28      	it	cs
 8000b36:	2304      	movcs	r3, #4
 8000b38:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b3a:	69fb      	ldr	r3, [r7, #28]
 8000b3c:	3304      	adds	r3, #4
 8000b3e:	2b06      	cmp	r3, #6
 8000b40:	d902      	bls.n	8000b48 <NVIC_EncodePriority+0x30>
 8000b42:	69fb      	ldr	r3, [r7, #28]
 8000b44:	3b03      	subs	r3, #3
 8000b46:	e000      	b.n	8000b4a <NVIC_EncodePriority+0x32>
 8000b48:	2300      	movs	r3, #0
 8000b4a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b4c:	f04f 32ff 	mov.w	r2, #4294967295
 8000b50:	69bb      	ldr	r3, [r7, #24]
 8000b52:	fa02 f303 	lsl.w	r3, r2, r3
 8000b56:	43da      	mvns	r2, r3
 8000b58:	68bb      	ldr	r3, [r7, #8]
 8000b5a:	401a      	ands	r2, r3
 8000b5c:	697b      	ldr	r3, [r7, #20]
 8000b5e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000b60:	f04f 31ff 	mov.w	r1, #4294967295
 8000b64:	697b      	ldr	r3, [r7, #20]
 8000b66:	fa01 f303 	lsl.w	r3, r1, r3
 8000b6a:	43d9      	mvns	r1, r3
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b70:	4313      	orrs	r3, r2
         );
}
 8000b72:	4618      	mov	r0, r3
 8000b74:	3724      	adds	r7, #36	; 0x24
 8000b76:	46bd      	mov	sp, r7
 8000b78:	bc80      	pop	{r7}
 8000b7a:	4770      	bx	lr

08000b7c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	b082      	sub	sp, #8
 8000b80:	af00      	add	r7, sp, #0
 8000b82:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	3b01      	subs	r3, #1
 8000b88:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000b8c:	d301      	bcc.n	8000b92 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000b8e:	2301      	movs	r3, #1
 8000b90:	e00f      	b.n	8000bb2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000b92:	4a0a      	ldr	r2, [pc, #40]	; (8000bbc <SysTick_Config+0x40>)
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	3b01      	subs	r3, #1
 8000b98:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000b9a:	210f      	movs	r1, #15
 8000b9c:	f04f 30ff 	mov.w	r0, #4294967295
 8000ba0:	f7ff ff90 	bl	8000ac4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ba4:	4b05      	ldr	r3, [pc, #20]	; (8000bbc <SysTick_Config+0x40>)
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000baa:	4b04      	ldr	r3, [pc, #16]	; (8000bbc <SysTick_Config+0x40>)
 8000bac:	2207      	movs	r2, #7
 8000bae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000bb0:	2300      	movs	r3, #0
}
 8000bb2:	4618      	mov	r0, r3
 8000bb4:	3708      	adds	r7, #8
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	bd80      	pop	{r7, pc}
 8000bba:	bf00      	nop
 8000bbc:	e000e010 	.word	0xe000e010

08000bc0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	b082      	sub	sp, #8
 8000bc4:	af00      	add	r7, sp, #0
 8000bc6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000bc8:	6878      	ldr	r0, [r7, #4]
 8000bca:	f7ff ff2d 	bl	8000a28 <__NVIC_SetPriorityGrouping>
}
 8000bce:	bf00      	nop
 8000bd0:	3708      	adds	r7, #8
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	bd80      	pop	{r7, pc}

08000bd6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000bd6:	b580      	push	{r7, lr}
 8000bd8:	b086      	sub	sp, #24
 8000bda:	af00      	add	r7, sp, #0
 8000bdc:	4603      	mov	r3, r0
 8000bde:	60b9      	str	r1, [r7, #8]
 8000be0:	607a      	str	r2, [r7, #4]
 8000be2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000be4:	2300      	movs	r3, #0
 8000be6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000be8:	f7ff ff42 	bl	8000a70 <__NVIC_GetPriorityGrouping>
 8000bec:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000bee:	687a      	ldr	r2, [r7, #4]
 8000bf0:	68b9      	ldr	r1, [r7, #8]
 8000bf2:	6978      	ldr	r0, [r7, #20]
 8000bf4:	f7ff ff90 	bl	8000b18 <NVIC_EncodePriority>
 8000bf8:	4602      	mov	r2, r0
 8000bfa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000bfe:	4611      	mov	r1, r2
 8000c00:	4618      	mov	r0, r3
 8000c02:	f7ff ff5f 	bl	8000ac4 <__NVIC_SetPriority>
}
 8000c06:	bf00      	nop
 8000c08:	3718      	adds	r7, #24
 8000c0a:	46bd      	mov	sp, r7
 8000c0c:	bd80      	pop	{r7, pc}

08000c0e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c0e:	b580      	push	{r7, lr}
 8000c10:	b082      	sub	sp, #8
 8000c12:	af00      	add	r7, sp, #0
 8000c14:	4603      	mov	r3, r0
 8000c16:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000c18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c1c:	4618      	mov	r0, r3
 8000c1e:	f7ff ff35 	bl	8000a8c <__NVIC_EnableIRQ>
}
 8000c22:	bf00      	nop
 8000c24:	3708      	adds	r7, #8
 8000c26:	46bd      	mov	sp, r7
 8000c28:	bd80      	pop	{r7, pc}

08000c2a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000c2a:	b580      	push	{r7, lr}
 8000c2c:	b082      	sub	sp, #8
 8000c2e:	af00      	add	r7, sp, #0
 8000c30:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000c32:	6878      	ldr	r0, [r7, #4]
 8000c34:	f7ff ffa2 	bl	8000b7c <SysTick_Config>
 8000c38:	4603      	mov	r3, r0
}
 8000c3a:	4618      	mov	r0, r3
 8000c3c:	3708      	adds	r7, #8
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	bd80      	pop	{r7, pc}
	...

08000c44 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000c44:	b480      	push	{r7}
 8000c46:	b085      	sub	sp, #20
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8000c4c:	2300      	movs	r3, #0
 8000c4e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	d101      	bne.n	8000c5a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8000c56:	2301      	movs	r3, #1
 8000c58:	e043      	b.n	8000ce2 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	461a      	mov	r2, r3
 8000c60:	4b22      	ldr	r3, [pc, #136]	; (8000cec <HAL_DMA_Init+0xa8>)
 8000c62:	4413      	add	r3, r2
 8000c64:	4a22      	ldr	r2, [pc, #136]	; (8000cf0 <HAL_DMA_Init+0xac>)
 8000c66:	fba2 2303 	umull	r2, r3, r2, r3
 8000c6a:	091b      	lsrs	r3, r3, #4
 8000c6c:	009a      	lsls	r2, r3, #2
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	4a1f      	ldr	r2, [pc, #124]	; (8000cf4 <HAL_DMA_Init+0xb0>)
 8000c76:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	2202      	movs	r2, #2
 8000c7c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	681b      	ldr	r3, [r3, #0]
 8000c86:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000c88:	68fb      	ldr	r3, [r7, #12]
 8000c8a:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8000c8e:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8000c92:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8000c9c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	68db      	ldr	r3, [r3, #12]
 8000ca2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000ca8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	695b      	ldr	r3, [r3, #20]
 8000cae:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000cb4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	69db      	ldr	r3, [r3, #28]
 8000cba:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8000cbc:	68fa      	ldr	r2, [r7, #12]
 8000cbe:	4313      	orrs	r3, r2
 8000cc0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	681b      	ldr	r3, [r3, #0]
 8000cc6:	68fa      	ldr	r2, [r7, #12]
 8000cc8:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	2200      	movs	r2, #0
 8000cce:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	2201      	movs	r2, #1
 8000cd4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	2200      	movs	r2, #0
 8000cdc:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8000ce0:	2300      	movs	r3, #0
}
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	3714      	adds	r7, #20
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	bc80      	pop	{r7}
 8000cea:	4770      	bx	lr
 8000cec:	bffdfff8 	.word	0xbffdfff8
 8000cf0:	cccccccd 	.word	0xcccccccd
 8000cf4:	40020000 	.word	0x40020000

08000cf8 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b086      	sub	sp, #24
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	60f8      	str	r0, [r7, #12]
 8000d00:	60b9      	str	r1, [r7, #8]
 8000d02:	607a      	str	r2, [r7, #4]
 8000d04:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8000d06:	2300      	movs	r3, #0
 8000d08:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8000d0a:	68fb      	ldr	r3, [r7, #12]
 8000d0c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000d10:	2b01      	cmp	r3, #1
 8000d12:	d101      	bne.n	8000d18 <HAL_DMA_Start_IT+0x20>
 8000d14:	2302      	movs	r3, #2
 8000d16:	e04b      	b.n	8000db0 <HAL_DMA_Start_IT+0xb8>
 8000d18:	68fb      	ldr	r3, [r7, #12]
 8000d1a:	2201      	movs	r2, #1
 8000d1c:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8000d20:	68fb      	ldr	r3, [r7, #12]
 8000d22:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000d26:	b2db      	uxtb	r3, r3
 8000d28:	2b01      	cmp	r3, #1
 8000d2a:	d13a      	bne.n	8000da2 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000d2c:	68fb      	ldr	r3, [r7, #12]
 8000d2e:	2202      	movs	r2, #2
 8000d30:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000d34:	68fb      	ldr	r3, [r7, #12]
 8000d36:	2200      	movs	r2, #0
 8000d38:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8000d3a:	68fb      	ldr	r3, [r7, #12]
 8000d3c:	681b      	ldr	r3, [r3, #0]
 8000d3e:	681a      	ldr	r2, [r3, #0]
 8000d40:	68fb      	ldr	r3, [r7, #12]
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	f022 0201 	bic.w	r2, r2, #1
 8000d48:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8000d4a:	683b      	ldr	r3, [r7, #0]
 8000d4c:	687a      	ldr	r2, [r7, #4]
 8000d4e:	68b9      	ldr	r1, [r7, #8]
 8000d50:	68f8      	ldr	r0, [r7, #12]
 8000d52:	f000 f937 	bl	8000fc4 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8000d56:	68fb      	ldr	r3, [r7, #12]
 8000d58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	d008      	beq.n	8000d70 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000d5e:	68fb      	ldr	r3, [r7, #12]
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	681a      	ldr	r2, [r3, #0]
 8000d64:	68fb      	ldr	r3, [r7, #12]
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	f042 020e 	orr.w	r2, r2, #14
 8000d6c:	601a      	str	r2, [r3, #0]
 8000d6e:	e00f      	b.n	8000d90 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000d70:	68fb      	ldr	r3, [r7, #12]
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	681a      	ldr	r2, [r3, #0]
 8000d76:	68fb      	ldr	r3, [r7, #12]
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	f022 0204 	bic.w	r2, r2, #4
 8000d7e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8000d80:	68fb      	ldr	r3, [r7, #12]
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	681a      	ldr	r2, [r3, #0]
 8000d86:	68fb      	ldr	r3, [r7, #12]
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	f042 020a 	orr.w	r2, r2, #10
 8000d8e:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8000d90:	68fb      	ldr	r3, [r7, #12]
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	681a      	ldr	r2, [r3, #0]
 8000d96:	68fb      	ldr	r3, [r7, #12]
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	f042 0201 	orr.w	r2, r2, #1
 8000d9e:	601a      	str	r2, [r3, #0]
 8000da0:	e005      	b.n	8000dae <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8000da2:	68fb      	ldr	r3, [r7, #12]
 8000da4:	2200      	movs	r2, #0
 8000da6:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8000daa:	2302      	movs	r3, #2
 8000dac:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8000dae:	7dfb      	ldrb	r3, [r7, #23]
}
 8000db0:	4618      	mov	r0, r3
 8000db2:	3718      	adds	r7, #24
 8000db4:	46bd      	mov	sp, r7
 8000db6:	bd80      	pop	{r7, pc}

08000db8 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	b084      	sub	sp, #16
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	681b      	ldr	r3, [r3, #0]
 8000dce:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dd4:	2204      	movs	r2, #4
 8000dd6:	409a      	lsls	r2, r3
 8000dd8:	68fb      	ldr	r3, [r7, #12]
 8000dda:	4013      	ands	r3, r2
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	d04f      	beq.n	8000e80 <HAL_DMA_IRQHandler+0xc8>
 8000de0:	68bb      	ldr	r3, [r7, #8]
 8000de2:	f003 0304 	and.w	r3, r3, #4
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d04a      	beq.n	8000e80 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	f003 0320 	and.w	r3, r3, #32
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	d107      	bne.n	8000e08 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	681a      	ldr	r2, [r3, #0]
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	681b      	ldr	r3, [r3, #0]
 8000e02:	f022 0204 	bic.w	r2, r2, #4
 8000e06:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	4a66      	ldr	r2, [pc, #408]	; (8000fa8 <HAL_DMA_IRQHandler+0x1f0>)
 8000e0e:	4293      	cmp	r3, r2
 8000e10:	d029      	beq.n	8000e66 <HAL_DMA_IRQHandler+0xae>
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	4a65      	ldr	r2, [pc, #404]	; (8000fac <HAL_DMA_IRQHandler+0x1f4>)
 8000e18:	4293      	cmp	r3, r2
 8000e1a:	d022      	beq.n	8000e62 <HAL_DMA_IRQHandler+0xaa>
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	4a63      	ldr	r2, [pc, #396]	; (8000fb0 <HAL_DMA_IRQHandler+0x1f8>)
 8000e22:	4293      	cmp	r3, r2
 8000e24:	d01a      	beq.n	8000e5c <HAL_DMA_IRQHandler+0xa4>
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	4a62      	ldr	r2, [pc, #392]	; (8000fb4 <HAL_DMA_IRQHandler+0x1fc>)
 8000e2c:	4293      	cmp	r3, r2
 8000e2e:	d012      	beq.n	8000e56 <HAL_DMA_IRQHandler+0x9e>
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	4a60      	ldr	r2, [pc, #384]	; (8000fb8 <HAL_DMA_IRQHandler+0x200>)
 8000e36:	4293      	cmp	r3, r2
 8000e38:	d00a      	beq.n	8000e50 <HAL_DMA_IRQHandler+0x98>
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	4a5f      	ldr	r2, [pc, #380]	; (8000fbc <HAL_DMA_IRQHandler+0x204>)
 8000e40:	4293      	cmp	r3, r2
 8000e42:	d102      	bne.n	8000e4a <HAL_DMA_IRQHandler+0x92>
 8000e44:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000e48:	e00e      	b.n	8000e68 <HAL_DMA_IRQHandler+0xb0>
 8000e4a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8000e4e:	e00b      	b.n	8000e68 <HAL_DMA_IRQHandler+0xb0>
 8000e50:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8000e54:	e008      	b.n	8000e68 <HAL_DMA_IRQHandler+0xb0>
 8000e56:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000e5a:	e005      	b.n	8000e68 <HAL_DMA_IRQHandler+0xb0>
 8000e5c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000e60:	e002      	b.n	8000e68 <HAL_DMA_IRQHandler+0xb0>
 8000e62:	2340      	movs	r3, #64	; 0x40
 8000e64:	e000      	b.n	8000e68 <HAL_DMA_IRQHandler+0xb0>
 8000e66:	2304      	movs	r3, #4
 8000e68:	4a55      	ldr	r2, [pc, #340]	; (8000fc0 <HAL_DMA_IRQHandler+0x208>)
 8000e6a:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	f000 8094 	beq.w	8000f9e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e7a:	6878      	ldr	r0, [r7, #4]
 8000e7c:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8000e7e:	e08e      	b.n	8000f9e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e84:	2202      	movs	r2, #2
 8000e86:	409a      	lsls	r2, r3
 8000e88:	68fb      	ldr	r3, [r7, #12]
 8000e8a:	4013      	ands	r3, r2
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d056      	beq.n	8000f3e <HAL_DMA_IRQHandler+0x186>
 8000e90:	68bb      	ldr	r3, [r7, #8]
 8000e92:	f003 0302 	and.w	r3, r3, #2
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d051      	beq.n	8000f3e <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	f003 0320 	and.w	r3, r3, #32
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d10b      	bne.n	8000ec0 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	681a      	ldr	r2, [r3, #0]
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	f022 020a 	bic.w	r2, r2, #10
 8000eb6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	2201      	movs	r2, #1
 8000ebc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	4a38      	ldr	r2, [pc, #224]	; (8000fa8 <HAL_DMA_IRQHandler+0x1f0>)
 8000ec6:	4293      	cmp	r3, r2
 8000ec8:	d029      	beq.n	8000f1e <HAL_DMA_IRQHandler+0x166>
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	4a37      	ldr	r2, [pc, #220]	; (8000fac <HAL_DMA_IRQHandler+0x1f4>)
 8000ed0:	4293      	cmp	r3, r2
 8000ed2:	d022      	beq.n	8000f1a <HAL_DMA_IRQHandler+0x162>
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	4a35      	ldr	r2, [pc, #212]	; (8000fb0 <HAL_DMA_IRQHandler+0x1f8>)
 8000eda:	4293      	cmp	r3, r2
 8000edc:	d01a      	beq.n	8000f14 <HAL_DMA_IRQHandler+0x15c>
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	4a34      	ldr	r2, [pc, #208]	; (8000fb4 <HAL_DMA_IRQHandler+0x1fc>)
 8000ee4:	4293      	cmp	r3, r2
 8000ee6:	d012      	beq.n	8000f0e <HAL_DMA_IRQHandler+0x156>
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	4a32      	ldr	r2, [pc, #200]	; (8000fb8 <HAL_DMA_IRQHandler+0x200>)
 8000eee:	4293      	cmp	r3, r2
 8000ef0:	d00a      	beq.n	8000f08 <HAL_DMA_IRQHandler+0x150>
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	4a31      	ldr	r2, [pc, #196]	; (8000fbc <HAL_DMA_IRQHandler+0x204>)
 8000ef8:	4293      	cmp	r3, r2
 8000efa:	d102      	bne.n	8000f02 <HAL_DMA_IRQHandler+0x14a>
 8000efc:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8000f00:	e00e      	b.n	8000f20 <HAL_DMA_IRQHandler+0x168>
 8000f02:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000f06:	e00b      	b.n	8000f20 <HAL_DMA_IRQHandler+0x168>
 8000f08:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000f0c:	e008      	b.n	8000f20 <HAL_DMA_IRQHandler+0x168>
 8000f0e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000f12:	e005      	b.n	8000f20 <HAL_DMA_IRQHandler+0x168>
 8000f14:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000f18:	e002      	b.n	8000f20 <HAL_DMA_IRQHandler+0x168>
 8000f1a:	2320      	movs	r3, #32
 8000f1c:	e000      	b.n	8000f20 <HAL_DMA_IRQHandler+0x168>
 8000f1e:	2302      	movs	r3, #2
 8000f20:	4a27      	ldr	r2, [pc, #156]	; (8000fc0 <HAL_DMA_IRQHandler+0x208>)
 8000f22:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	2200      	movs	r2, #0
 8000f28:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d034      	beq.n	8000f9e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f38:	6878      	ldr	r0, [r7, #4]
 8000f3a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8000f3c:	e02f      	b.n	8000f9e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f42:	2208      	movs	r2, #8
 8000f44:	409a      	lsls	r2, r3
 8000f46:	68fb      	ldr	r3, [r7, #12]
 8000f48:	4013      	ands	r3, r2
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d028      	beq.n	8000fa0 <HAL_DMA_IRQHandler+0x1e8>
 8000f4e:	68bb      	ldr	r3, [r7, #8]
 8000f50:	f003 0308 	and.w	r3, r3, #8
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d023      	beq.n	8000fa0 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	681a      	ldr	r2, [r3, #0]
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	f022 020e 	bic.w	r2, r2, #14
 8000f66:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000f70:	2101      	movs	r1, #1
 8000f72:	fa01 f202 	lsl.w	r2, r1, r2
 8000f76:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	2201      	movs	r2, #1
 8000f7c:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	2201      	movs	r2, #1
 8000f82:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	2200      	movs	r2, #0
 8000f8a:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d004      	beq.n	8000fa0 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f9a:	6878      	ldr	r0, [r7, #4]
 8000f9c:	4798      	blx	r3
    }
  }
  return;
 8000f9e:	bf00      	nop
 8000fa0:	bf00      	nop
}
 8000fa2:	3710      	adds	r7, #16
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	bd80      	pop	{r7, pc}
 8000fa8:	40020008 	.word	0x40020008
 8000fac:	4002001c 	.word	0x4002001c
 8000fb0:	40020030 	.word	0x40020030
 8000fb4:	40020044 	.word	0x40020044
 8000fb8:	40020058 	.word	0x40020058
 8000fbc:	4002006c 	.word	0x4002006c
 8000fc0:	40020000 	.word	0x40020000

08000fc4 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000fc4:	b480      	push	{r7}
 8000fc6:	b085      	sub	sp, #20
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	60f8      	str	r0, [r7, #12]
 8000fcc:	60b9      	str	r1, [r7, #8]
 8000fce:	607a      	str	r2, [r7, #4]
 8000fd0:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000fd2:	68fb      	ldr	r3, [r7, #12]
 8000fd4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000fd6:	68fb      	ldr	r3, [r7, #12]
 8000fd8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000fda:	2101      	movs	r1, #1
 8000fdc:	fa01 f202 	lsl.w	r2, r1, r2
 8000fe0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8000fe2:	68fb      	ldr	r3, [r7, #12]
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	683a      	ldr	r2, [r7, #0]
 8000fe8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8000fea:	68fb      	ldr	r3, [r7, #12]
 8000fec:	685b      	ldr	r3, [r3, #4]
 8000fee:	2b10      	cmp	r3, #16
 8000ff0:	d108      	bne.n	8001004 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8000ff2:	68fb      	ldr	r3, [r7, #12]
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	687a      	ldr	r2, [r7, #4]
 8000ff8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8000ffa:	68fb      	ldr	r3, [r7, #12]
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	68ba      	ldr	r2, [r7, #8]
 8001000:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001002:	e007      	b.n	8001014 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001004:	68fb      	ldr	r3, [r7, #12]
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	68ba      	ldr	r2, [r7, #8]
 800100a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800100c:	68fb      	ldr	r3, [r7, #12]
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	687a      	ldr	r2, [r7, #4]
 8001012:	60da      	str	r2, [r3, #12]
}
 8001014:	bf00      	nop
 8001016:	3714      	adds	r7, #20
 8001018:	46bd      	mov	sp, r7
 800101a:	bc80      	pop	{r7}
 800101c:	4770      	bx	lr
	...

08001020 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001020:	b480      	push	{r7}
 8001022:	b08b      	sub	sp, #44	; 0x2c
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
 8001028:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800102a:	2300      	movs	r3, #0
 800102c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800102e:	2300      	movs	r3, #0
 8001030:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001032:	e169      	b.n	8001308 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001034:	2201      	movs	r2, #1
 8001036:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001038:	fa02 f303 	lsl.w	r3, r2, r3
 800103c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800103e:	683b      	ldr	r3, [r7, #0]
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	69fa      	ldr	r2, [r7, #28]
 8001044:	4013      	ands	r3, r2
 8001046:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001048:	69ba      	ldr	r2, [r7, #24]
 800104a:	69fb      	ldr	r3, [r7, #28]
 800104c:	429a      	cmp	r2, r3
 800104e:	f040 8158 	bne.w	8001302 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001052:	683b      	ldr	r3, [r7, #0]
 8001054:	685b      	ldr	r3, [r3, #4]
 8001056:	4a9a      	ldr	r2, [pc, #616]	; (80012c0 <HAL_GPIO_Init+0x2a0>)
 8001058:	4293      	cmp	r3, r2
 800105a:	d05e      	beq.n	800111a <HAL_GPIO_Init+0xfa>
 800105c:	4a98      	ldr	r2, [pc, #608]	; (80012c0 <HAL_GPIO_Init+0x2a0>)
 800105e:	4293      	cmp	r3, r2
 8001060:	d875      	bhi.n	800114e <HAL_GPIO_Init+0x12e>
 8001062:	4a98      	ldr	r2, [pc, #608]	; (80012c4 <HAL_GPIO_Init+0x2a4>)
 8001064:	4293      	cmp	r3, r2
 8001066:	d058      	beq.n	800111a <HAL_GPIO_Init+0xfa>
 8001068:	4a96      	ldr	r2, [pc, #600]	; (80012c4 <HAL_GPIO_Init+0x2a4>)
 800106a:	4293      	cmp	r3, r2
 800106c:	d86f      	bhi.n	800114e <HAL_GPIO_Init+0x12e>
 800106e:	4a96      	ldr	r2, [pc, #600]	; (80012c8 <HAL_GPIO_Init+0x2a8>)
 8001070:	4293      	cmp	r3, r2
 8001072:	d052      	beq.n	800111a <HAL_GPIO_Init+0xfa>
 8001074:	4a94      	ldr	r2, [pc, #592]	; (80012c8 <HAL_GPIO_Init+0x2a8>)
 8001076:	4293      	cmp	r3, r2
 8001078:	d869      	bhi.n	800114e <HAL_GPIO_Init+0x12e>
 800107a:	4a94      	ldr	r2, [pc, #592]	; (80012cc <HAL_GPIO_Init+0x2ac>)
 800107c:	4293      	cmp	r3, r2
 800107e:	d04c      	beq.n	800111a <HAL_GPIO_Init+0xfa>
 8001080:	4a92      	ldr	r2, [pc, #584]	; (80012cc <HAL_GPIO_Init+0x2ac>)
 8001082:	4293      	cmp	r3, r2
 8001084:	d863      	bhi.n	800114e <HAL_GPIO_Init+0x12e>
 8001086:	4a92      	ldr	r2, [pc, #584]	; (80012d0 <HAL_GPIO_Init+0x2b0>)
 8001088:	4293      	cmp	r3, r2
 800108a:	d046      	beq.n	800111a <HAL_GPIO_Init+0xfa>
 800108c:	4a90      	ldr	r2, [pc, #576]	; (80012d0 <HAL_GPIO_Init+0x2b0>)
 800108e:	4293      	cmp	r3, r2
 8001090:	d85d      	bhi.n	800114e <HAL_GPIO_Init+0x12e>
 8001092:	2b12      	cmp	r3, #18
 8001094:	d82a      	bhi.n	80010ec <HAL_GPIO_Init+0xcc>
 8001096:	2b12      	cmp	r3, #18
 8001098:	d859      	bhi.n	800114e <HAL_GPIO_Init+0x12e>
 800109a:	a201      	add	r2, pc, #4	; (adr r2, 80010a0 <HAL_GPIO_Init+0x80>)
 800109c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010a0:	0800111b 	.word	0x0800111b
 80010a4:	080010f5 	.word	0x080010f5
 80010a8:	08001107 	.word	0x08001107
 80010ac:	08001149 	.word	0x08001149
 80010b0:	0800114f 	.word	0x0800114f
 80010b4:	0800114f 	.word	0x0800114f
 80010b8:	0800114f 	.word	0x0800114f
 80010bc:	0800114f 	.word	0x0800114f
 80010c0:	0800114f 	.word	0x0800114f
 80010c4:	0800114f 	.word	0x0800114f
 80010c8:	0800114f 	.word	0x0800114f
 80010cc:	0800114f 	.word	0x0800114f
 80010d0:	0800114f 	.word	0x0800114f
 80010d4:	0800114f 	.word	0x0800114f
 80010d8:	0800114f 	.word	0x0800114f
 80010dc:	0800114f 	.word	0x0800114f
 80010e0:	0800114f 	.word	0x0800114f
 80010e4:	080010fd 	.word	0x080010fd
 80010e8:	08001111 	.word	0x08001111
 80010ec:	4a79      	ldr	r2, [pc, #484]	; (80012d4 <HAL_GPIO_Init+0x2b4>)
 80010ee:	4293      	cmp	r3, r2
 80010f0:	d013      	beq.n	800111a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80010f2:	e02c      	b.n	800114e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80010f4:	683b      	ldr	r3, [r7, #0]
 80010f6:	68db      	ldr	r3, [r3, #12]
 80010f8:	623b      	str	r3, [r7, #32]
          break;
 80010fa:	e029      	b.n	8001150 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80010fc:	683b      	ldr	r3, [r7, #0]
 80010fe:	68db      	ldr	r3, [r3, #12]
 8001100:	3304      	adds	r3, #4
 8001102:	623b      	str	r3, [r7, #32]
          break;
 8001104:	e024      	b.n	8001150 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001106:	683b      	ldr	r3, [r7, #0]
 8001108:	68db      	ldr	r3, [r3, #12]
 800110a:	3308      	adds	r3, #8
 800110c:	623b      	str	r3, [r7, #32]
          break;
 800110e:	e01f      	b.n	8001150 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001110:	683b      	ldr	r3, [r7, #0]
 8001112:	68db      	ldr	r3, [r3, #12]
 8001114:	330c      	adds	r3, #12
 8001116:	623b      	str	r3, [r7, #32]
          break;
 8001118:	e01a      	b.n	8001150 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800111a:	683b      	ldr	r3, [r7, #0]
 800111c:	689b      	ldr	r3, [r3, #8]
 800111e:	2b00      	cmp	r3, #0
 8001120:	d102      	bne.n	8001128 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001122:	2304      	movs	r3, #4
 8001124:	623b      	str	r3, [r7, #32]
          break;
 8001126:	e013      	b.n	8001150 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001128:	683b      	ldr	r3, [r7, #0]
 800112a:	689b      	ldr	r3, [r3, #8]
 800112c:	2b01      	cmp	r3, #1
 800112e:	d105      	bne.n	800113c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001130:	2308      	movs	r3, #8
 8001132:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	69fa      	ldr	r2, [r7, #28]
 8001138:	611a      	str	r2, [r3, #16]
          break;
 800113a:	e009      	b.n	8001150 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800113c:	2308      	movs	r3, #8
 800113e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	69fa      	ldr	r2, [r7, #28]
 8001144:	615a      	str	r2, [r3, #20]
          break;
 8001146:	e003      	b.n	8001150 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001148:	2300      	movs	r3, #0
 800114a:	623b      	str	r3, [r7, #32]
          break;
 800114c:	e000      	b.n	8001150 <HAL_GPIO_Init+0x130>
          break;
 800114e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001150:	69bb      	ldr	r3, [r7, #24]
 8001152:	2bff      	cmp	r3, #255	; 0xff
 8001154:	d801      	bhi.n	800115a <HAL_GPIO_Init+0x13a>
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	e001      	b.n	800115e <HAL_GPIO_Init+0x13e>
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	3304      	adds	r3, #4
 800115e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001160:	69bb      	ldr	r3, [r7, #24]
 8001162:	2bff      	cmp	r3, #255	; 0xff
 8001164:	d802      	bhi.n	800116c <HAL_GPIO_Init+0x14c>
 8001166:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001168:	009b      	lsls	r3, r3, #2
 800116a:	e002      	b.n	8001172 <HAL_GPIO_Init+0x152>
 800116c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800116e:	3b08      	subs	r3, #8
 8001170:	009b      	lsls	r3, r3, #2
 8001172:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001174:	697b      	ldr	r3, [r7, #20]
 8001176:	681a      	ldr	r2, [r3, #0]
 8001178:	210f      	movs	r1, #15
 800117a:	693b      	ldr	r3, [r7, #16]
 800117c:	fa01 f303 	lsl.w	r3, r1, r3
 8001180:	43db      	mvns	r3, r3
 8001182:	401a      	ands	r2, r3
 8001184:	6a39      	ldr	r1, [r7, #32]
 8001186:	693b      	ldr	r3, [r7, #16]
 8001188:	fa01 f303 	lsl.w	r3, r1, r3
 800118c:	431a      	orrs	r2, r3
 800118e:	697b      	ldr	r3, [r7, #20]
 8001190:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001192:	683b      	ldr	r3, [r7, #0]
 8001194:	685b      	ldr	r3, [r3, #4]
 8001196:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800119a:	2b00      	cmp	r3, #0
 800119c:	f000 80b1 	beq.w	8001302 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80011a0:	4b4d      	ldr	r3, [pc, #308]	; (80012d8 <HAL_GPIO_Init+0x2b8>)
 80011a2:	699b      	ldr	r3, [r3, #24]
 80011a4:	4a4c      	ldr	r2, [pc, #304]	; (80012d8 <HAL_GPIO_Init+0x2b8>)
 80011a6:	f043 0301 	orr.w	r3, r3, #1
 80011aa:	6193      	str	r3, [r2, #24]
 80011ac:	4b4a      	ldr	r3, [pc, #296]	; (80012d8 <HAL_GPIO_Init+0x2b8>)
 80011ae:	699b      	ldr	r3, [r3, #24]
 80011b0:	f003 0301 	and.w	r3, r3, #1
 80011b4:	60bb      	str	r3, [r7, #8]
 80011b6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80011b8:	4a48      	ldr	r2, [pc, #288]	; (80012dc <HAL_GPIO_Init+0x2bc>)
 80011ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011bc:	089b      	lsrs	r3, r3, #2
 80011be:	3302      	adds	r3, #2
 80011c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011c4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80011c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011c8:	f003 0303 	and.w	r3, r3, #3
 80011cc:	009b      	lsls	r3, r3, #2
 80011ce:	220f      	movs	r2, #15
 80011d0:	fa02 f303 	lsl.w	r3, r2, r3
 80011d4:	43db      	mvns	r3, r3
 80011d6:	68fa      	ldr	r2, [r7, #12]
 80011d8:	4013      	ands	r3, r2
 80011da:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	4a40      	ldr	r2, [pc, #256]	; (80012e0 <HAL_GPIO_Init+0x2c0>)
 80011e0:	4293      	cmp	r3, r2
 80011e2:	d013      	beq.n	800120c <HAL_GPIO_Init+0x1ec>
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	4a3f      	ldr	r2, [pc, #252]	; (80012e4 <HAL_GPIO_Init+0x2c4>)
 80011e8:	4293      	cmp	r3, r2
 80011ea:	d00d      	beq.n	8001208 <HAL_GPIO_Init+0x1e8>
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	4a3e      	ldr	r2, [pc, #248]	; (80012e8 <HAL_GPIO_Init+0x2c8>)
 80011f0:	4293      	cmp	r3, r2
 80011f2:	d007      	beq.n	8001204 <HAL_GPIO_Init+0x1e4>
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	4a3d      	ldr	r2, [pc, #244]	; (80012ec <HAL_GPIO_Init+0x2cc>)
 80011f8:	4293      	cmp	r3, r2
 80011fa:	d101      	bne.n	8001200 <HAL_GPIO_Init+0x1e0>
 80011fc:	2303      	movs	r3, #3
 80011fe:	e006      	b.n	800120e <HAL_GPIO_Init+0x1ee>
 8001200:	2304      	movs	r3, #4
 8001202:	e004      	b.n	800120e <HAL_GPIO_Init+0x1ee>
 8001204:	2302      	movs	r3, #2
 8001206:	e002      	b.n	800120e <HAL_GPIO_Init+0x1ee>
 8001208:	2301      	movs	r3, #1
 800120a:	e000      	b.n	800120e <HAL_GPIO_Init+0x1ee>
 800120c:	2300      	movs	r3, #0
 800120e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001210:	f002 0203 	and.w	r2, r2, #3
 8001214:	0092      	lsls	r2, r2, #2
 8001216:	4093      	lsls	r3, r2
 8001218:	68fa      	ldr	r2, [r7, #12]
 800121a:	4313      	orrs	r3, r2
 800121c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800121e:	492f      	ldr	r1, [pc, #188]	; (80012dc <HAL_GPIO_Init+0x2bc>)
 8001220:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001222:	089b      	lsrs	r3, r3, #2
 8001224:	3302      	adds	r3, #2
 8001226:	68fa      	ldr	r2, [r7, #12]
 8001228:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800122c:	683b      	ldr	r3, [r7, #0]
 800122e:	685b      	ldr	r3, [r3, #4]
 8001230:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001234:	2b00      	cmp	r3, #0
 8001236:	d006      	beq.n	8001246 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001238:	4b2d      	ldr	r3, [pc, #180]	; (80012f0 <HAL_GPIO_Init+0x2d0>)
 800123a:	689a      	ldr	r2, [r3, #8]
 800123c:	492c      	ldr	r1, [pc, #176]	; (80012f0 <HAL_GPIO_Init+0x2d0>)
 800123e:	69bb      	ldr	r3, [r7, #24]
 8001240:	4313      	orrs	r3, r2
 8001242:	608b      	str	r3, [r1, #8]
 8001244:	e006      	b.n	8001254 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001246:	4b2a      	ldr	r3, [pc, #168]	; (80012f0 <HAL_GPIO_Init+0x2d0>)
 8001248:	689a      	ldr	r2, [r3, #8]
 800124a:	69bb      	ldr	r3, [r7, #24]
 800124c:	43db      	mvns	r3, r3
 800124e:	4928      	ldr	r1, [pc, #160]	; (80012f0 <HAL_GPIO_Init+0x2d0>)
 8001250:	4013      	ands	r3, r2
 8001252:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001254:	683b      	ldr	r3, [r7, #0]
 8001256:	685b      	ldr	r3, [r3, #4]
 8001258:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800125c:	2b00      	cmp	r3, #0
 800125e:	d006      	beq.n	800126e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001260:	4b23      	ldr	r3, [pc, #140]	; (80012f0 <HAL_GPIO_Init+0x2d0>)
 8001262:	68da      	ldr	r2, [r3, #12]
 8001264:	4922      	ldr	r1, [pc, #136]	; (80012f0 <HAL_GPIO_Init+0x2d0>)
 8001266:	69bb      	ldr	r3, [r7, #24]
 8001268:	4313      	orrs	r3, r2
 800126a:	60cb      	str	r3, [r1, #12]
 800126c:	e006      	b.n	800127c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800126e:	4b20      	ldr	r3, [pc, #128]	; (80012f0 <HAL_GPIO_Init+0x2d0>)
 8001270:	68da      	ldr	r2, [r3, #12]
 8001272:	69bb      	ldr	r3, [r7, #24]
 8001274:	43db      	mvns	r3, r3
 8001276:	491e      	ldr	r1, [pc, #120]	; (80012f0 <HAL_GPIO_Init+0x2d0>)
 8001278:	4013      	ands	r3, r2
 800127a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800127c:	683b      	ldr	r3, [r7, #0]
 800127e:	685b      	ldr	r3, [r3, #4]
 8001280:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001284:	2b00      	cmp	r3, #0
 8001286:	d006      	beq.n	8001296 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001288:	4b19      	ldr	r3, [pc, #100]	; (80012f0 <HAL_GPIO_Init+0x2d0>)
 800128a:	685a      	ldr	r2, [r3, #4]
 800128c:	4918      	ldr	r1, [pc, #96]	; (80012f0 <HAL_GPIO_Init+0x2d0>)
 800128e:	69bb      	ldr	r3, [r7, #24]
 8001290:	4313      	orrs	r3, r2
 8001292:	604b      	str	r3, [r1, #4]
 8001294:	e006      	b.n	80012a4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001296:	4b16      	ldr	r3, [pc, #88]	; (80012f0 <HAL_GPIO_Init+0x2d0>)
 8001298:	685a      	ldr	r2, [r3, #4]
 800129a:	69bb      	ldr	r3, [r7, #24]
 800129c:	43db      	mvns	r3, r3
 800129e:	4914      	ldr	r1, [pc, #80]	; (80012f0 <HAL_GPIO_Init+0x2d0>)
 80012a0:	4013      	ands	r3, r2
 80012a2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80012a4:	683b      	ldr	r3, [r7, #0]
 80012a6:	685b      	ldr	r3, [r3, #4]
 80012a8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d021      	beq.n	80012f4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80012b0:	4b0f      	ldr	r3, [pc, #60]	; (80012f0 <HAL_GPIO_Init+0x2d0>)
 80012b2:	681a      	ldr	r2, [r3, #0]
 80012b4:	490e      	ldr	r1, [pc, #56]	; (80012f0 <HAL_GPIO_Init+0x2d0>)
 80012b6:	69bb      	ldr	r3, [r7, #24]
 80012b8:	4313      	orrs	r3, r2
 80012ba:	600b      	str	r3, [r1, #0]
 80012bc:	e021      	b.n	8001302 <HAL_GPIO_Init+0x2e2>
 80012be:	bf00      	nop
 80012c0:	10320000 	.word	0x10320000
 80012c4:	10310000 	.word	0x10310000
 80012c8:	10220000 	.word	0x10220000
 80012cc:	10210000 	.word	0x10210000
 80012d0:	10120000 	.word	0x10120000
 80012d4:	10110000 	.word	0x10110000
 80012d8:	40021000 	.word	0x40021000
 80012dc:	40010000 	.word	0x40010000
 80012e0:	40010800 	.word	0x40010800
 80012e4:	40010c00 	.word	0x40010c00
 80012e8:	40011000 	.word	0x40011000
 80012ec:	40011400 	.word	0x40011400
 80012f0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80012f4:	4b0b      	ldr	r3, [pc, #44]	; (8001324 <HAL_GPIO_Init+0x304>)
 80012f6:	681a      	ldr	r2, [r3, #0]
 80012f8:	69bb      	ldr	r3, [r7, #24]
 80012fa:	43db      	mvns	r3, r3
 80012fc:	4909      	ldr	r1, [pc, #36]	; (8001324 <HAL_GPIO_Init+0x304>)
 80012fe:	4013      	ands	r3, r2
 8001300:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001302:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001304:	3301      	adds	r3, #1
 8001306:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001308:	683b      	ldr	r3, [r7, #0]
 800130a:	681a      	ldr	r2, [r3, #0]
 800130c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800130e:	fa22 f303 	lsr.w	r3, r2, r3
 8001312:	2b00      	cmp	r3, #0
 8001314:	f47f ae8e 	bne.w	8001034 <HAL_GPIO_Init+0x14>
  }
}
 8001318:	bf00      	nop
 800131a:	bf00      	nop
 800131c:	372c      	adds	r7, #44	; 0x2c
 800131e:	46bd      	mov	sp, r7
 8001320:	bc80      	pop	{r7}
 8001322:	4770      	bx	lr
 8001324:	40010400 	.word	0x40010400

08001328 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001328:	b480      	push	{r7}
 800132a:	b083      	sub	sp, #12
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
 8001330:	460b      	mov	r3, r1
 8001332:	807b      	strh	r3, [r7, #2]
 8001334:	4613      	mov	r3, r2
 8001336:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001338:	787b      	ldrb	r3, [r7, #1]
 800133a:	2b00      	cmp	r3, #0
 800133c:	d003      	beq.n	8001346 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800133e:	887a      	ldrh	r2, [r7, #2]
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001344:	e003      	b.n	800134e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001346:	887b      	ldrh	r3, [r7, #2]
 8001348:	041a      	lsls	r2, r3, #16
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	611a      	str	r2, [r3, #16]
}
 800134e:	bf00      	nop
 8001350:	370c      	adds	r7, #12
 8001352:	46bd      	mov	sp, r7
 8001354:	bc80      	pop	{r7}
 8001356:	4770      	bx	lr

08001358 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001358:	b480      	push	{r7}
 800135a:	b085      	sub	sp, #20
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
 8001360:	460b      	mov	r3, r1
 8001362:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	68db      	ldr	r3, [r3, #12]
 8001368:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800136a:	887a      	ldrh	r2, [r7, #2]
 800136c:	68fb      	ldr	r3, [r7, #12]
 800136e:	4013      	ands	r3, r2
 8001370:	041a      	lsls	r2, r3, #16
 8001372:	68fb      	ldr	r3, [r7, #12]
 8001374:	43d9      	mvns	r1, r3
 8001376:	887b      	ldrh	r3, [r7, #2]
 8001378:	400b      	ands	r3, r1
 800137a:	431a      	orrs	r2, r3
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	611a      	str	r2, [r3, #16]
}
 8001380:	bf00      	nop
 8001382:	3714      	adds	r7, #20
 8001384:	46bd      	mov	sp, r7
 8001386:	bc80      	pop	{r7}
 8001388:	4770      	bx	lr
	...

0800138c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	b086      	sub	sp, #24
 8001390:	af00      	add	r7, sp, #0
 8001392:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	2b00      	cmp	r3, #0
 8001398:	d101      	bne.n	800139e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800139a:	2301      	movs	r3, #1
 800139c:	e272      	b.n	8001884 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	f003 0301 	and.w	r3, r3, #1
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	f000 8087 	beq.w	80014ba <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80013ac:	4b92      	ldr	r3, [pc, #584]	; (80015f8 <HAL_RCC_OscConfig+0x26c>)
 80013ae:	685b      	ldr	r3, [r3, #4]
 80013b0:	f003 030c 	and.w	r3, r3, #12
 80013b4:	2b04      	cmp	r3, #4
 80013b6:	d00c      	beq.n	80013d2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80013b8:	4b8f      	ldr	r3, [pc, #572]	; (80015f8 <HAL_RCC_OscConfig+0x26c>)
 80013ba:	685b      	ldr	r3, [r3, #4]
 80013bc:	f003 030c 	and.w	r3, r3, #12
 80013c0:	2b08      	cmp	r3, #8
 80013c2:	d112      	bne.n	80013ea <HAL_RCC_OscConfig+0x5e>
 80013c4:	4b8c      	ldr	r3, [pc, #560]	; (80015f8 <HAL_RCC_OscConfig+0x26c>)
 80013c6:	685b      	ldr	r3, [r3, #4]
 80013c8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80013cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80013d0:	d10b      	bne.n	80013ea <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80013d2:	4b89      	ldr	r3, [pc, #548]	; (80015f8 <HAL_RCC_OscConfig+0x26c>)
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d06c      	beq.n	80014b8 <HAL_RCC_OscConfig+0x12c>
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	685b      	ldr	r3, [r3, #4]
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d168      	bne.n	80014b8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80013e6:	2301      	movs	r3, #1
 80013e8:	e24c      	b.n	8001884 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	685b      	ldr	r3, [r3, #4]
 80013ee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80013f2:	d106      	bne.n	8001402 <HAL_RCC_OscConfig+0x76>
 80013f4:	4b80      	ldr	r3, [pc, #512]	; (80015f8 <HAL_RCC_OscConfig+0x26c>)
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	4a7f      	ldr	r2, [pc, #508]	; (80015f8 <HAL_RCC_OscConfig+0x26c>)
 80013fa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80013fe:	6013      	str	r3, [r2, #0]
 8001400:	e02e      	b.n	8001460 <HAL_RCC_OscConfig+0xd4>
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	685b      	ldr	r3, [r3, #4]
 8001406:	2b00      	cmp	r3, #0
 8001408:	d10c      	bne.n	8001424 <HAL_RCC_OscConfig+0x98>
 800140a:	4b7b      	ldr	r3, [pc, #492]	; (80015f8 <HAL_RCC_OscConfig+0x26c>)
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	4a7a      	ldr	r2, [pc, #488]	; (80015f8 <HAL_RCC_OscConfig+0x26c>)
 8001410:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001414:	6013      	str	r3, [r2, #0]
 8001416:	4b78      	ldr	r3, [pc, #480]	; (80015f8 <HAL_RCC_OscConfig+0x26c>)
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	4a77      	ldr	r2, [pc, #476]	; (80015f8 <HAL_RCC_OscConfig+0x26c>)
 800141c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001420:	6013      	str	r3, [r2, #0]
 8001422:	e01d      	b.n	8001460 <HAL_RCC_OscConfig+0xd4>
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	685b      	ldr	r3, [r3, #4]
 8001428:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800142c:	d10c      	bne.n	8001448 <HAL_RCC_OscConfig+0xbc>
 800142e:	4b72      	ldr	r3, [pc, #456]	; (80015f8 <HAL_RCC_OscConfig+0x26c>)
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	4a71      	ldr	r2, [pc, #452]	; (80015f8 <HAL_RCC_OscConfig+0x26c>)
 8001434:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001438:	6013      	str	r3, [r2, #0]
 800143a:	4b6f      	ldr	r3, [pc, #444]	; (80015f8 <HAL_RCC_OscConfig+0x26c>)
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	4a6e      	ldr	r2, [pc, #440]	; (80015f8 <HAL_RCC_OscConfig+0x26c>)
 8001440:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001444:	6013      	str	r3, [r2, #0]
 8001446:	e00b      	b.n	8001460 <HAL_RCC_OscConfig+0xd4>
 8001448:	4b6b      	ldr	r3, [pc, #428]	; (80015f8 <HAL_RCC_OscConfig+0x26c>)
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	4a6a      	ldr	r2, [pc, #424]	; (80015f8 <HAL_RCC_OscConfig+0x26c>)
 800144e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001452:	6013      	str	r3, [r2, #0]
 8001454:	4b68      	ldr	r3, [pc, #416]	; (80015f8 <HAL_RCC_OscConfig+0x26c>)
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	4a67      	ldr	r2, [pc, #412]	; (80015f8 <HAL_RCC_OscConfig+0x26c>)
 800145a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800145e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	685b      	ldr	r3, [r3, #4]
 8001464:	2b00      	cmp	r3, #0
 8001466:	d013      	beq.n	8001490 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001468:	f7ff fab0 	bl	80009cc <HAL_GetTick>
 800146c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800146e:	e008      	b.n	8001482 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001470:	f7ff faac 	bl	80009cc <HAL_GetTick>
 8001474:	4602      	mov	r2, r0
 8001476:	693b      	ldr	r3, [r7, #16]
 8001478:	1ad3      	subs	r3, r2, r3
 800147a:	2b64      	cmp	r3, #100	; 0x64
 800147c:	d901      	bls.n	8001482 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800147e:	2303      	movs	r3, #3
 8001480:	e200      	b.n	8001884 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001482:	4b5d      	ldr	r3, [pc, #372]	; (80015f8 <HAL_RCC_OscConfig+0x26c>)
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800148a:	2b00      	cmp	r3, #0
 800148c:	d0f0      	beq.n	8001470 <HAL_RCC_OscConfig+0xe4>
 800148e:	e014      	b.n	80014ba <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001490:	f7ff fa9c 	bl	80009cc <HAL_GetTick>
 8001494:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001496:	e008      	b.n	80014aa <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001498:	f7ff fa98 	bl	80009cc <HAL_GetTick>
 800149c:	4602      	mov	r2, r0
 800149e:	693b      	ldr	r3, [r7, #16]
 80014a0:	1ad3      	subs	r3, r2, r3
 80014a2:	2b64      	cmp	r3, #100	; 0x64
 80014a4:	d901      	bls.n	80014aa <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80014a6:	2303      	movs	r3, #3
 80014a8:	e1ec      	b.n	8001884 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80014aa:	4b53      	ldr	r3, [pc, #332]	; (80015f8 <HAL_RCC_OscConfig+0x26c>)
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d1f0      	bne.n	8001498 <HAL_RCC_OscConfig+0x10c>
 80014b6:	e000      	b.n	80014ba <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014b8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	f003 0302 	and.w	r3, r3, #2
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d063      	beq.n	800158e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80014c6:	4b4c      	ldr	r3, [pc, #304]	; (80015f8 <HAL_RCC_OscConfig+0x26c>)
 80014c8:	685b      	ldr	r3, [r3, #4]
 80014ca:	f003 030c 	and.w	r3, r3, #12
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d00b      	beq.n	80014ea <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80014d2:	4b49      	ldr	r3, [pc, #292]	; (80015f8 <HAL_RCC_OscConfig+0x26c>)
 80014d4:	685b      	ldr	r3, [r3, #4]
 80014d6:	f003 030c 	and.w	r3, r3, #12
 80014da:	2b08      	cmp	r3, #8
 80014dc:	d11c      	bne.n	8001518 <HAL_RCC_OscConfig+0x18c>
 80014de:	4b46      	ldr	r3, [pc, #280]	; (80015f8 <HAL_RCC_OscConfig+0x26c>)
 80014e0:	685b      	ldr	r3, [r3, #4]
 80014e2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d116      	bne.n	8001518 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80014ea:	4b43      	ldr	r3, [pc, #268]	; (80015f8 <HAL_RCC_OscConfig+0x26c>)
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	f003 0302 	and.w	r3, r3, #2
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d005      	beq.n	8001502 <HAL_RCC_OscConfig+0x176>
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	691b      	ldr	r3, [r3, #16]
 80014fa:	2b01      	cmp	r3, #1
 80014fc:	d001      	beq.n	8001502 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80014fe:	2301      	movs	r3, #1
 8001500:	e1c0      	b.n	8001884 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001502:	4b3d      	ldr	r3, [pc, #244]	; (80015f8 <HAL_RCC_OscConfig+0x26c>)
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	695b      	ldr	r3, [r3, #20]
 800150e:	00db      	lsls	r3, r3, #3
 8001510:	4939      	ldr	r1, [pc, #228]	; (80015f8 <HAL_RCC_OscConfig+0x26c>)
 8001512:	4313      	orrs	r3, r2
 8001514:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001516:	e03a      	b.n	800158e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	691b      	ldr	r3, [r3, #16]
 800151c:	2b00      	cmp	r3, #0
 800151e:	d020      	beq.n	8001562 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001520:	4b36      	ldr	r3, [pc, #216]	; (80015fc <HAL_RCC_OscConfig+0x270>)
 8001522:	2201      	movs	r2, #1
 8001524:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001526:	f7ff fa51 	bl	80009cc <HAL_GetTick>
 800152a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800152c:	e008      	b.n	8001540 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800152e:	f7ff fa4d 	bl	80009cc <HAL_GetTick>
 8001532:	4602      	mov	r2, r0
 8001534:	693b      	ldr	r3, [r7, #16]
 8001536:	1ad3      	subs	r3, r2, r3
 8001538:	2b02      	cmp	r3, #2
 800153a:	d901      	bls.n	8001540 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800153c:	2303      	movs	r3, #3
 800153e:	e1a1      	b.n	8001884 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001540:	4b2d      	ldr	r3, [pc, #180]	; (80015f8 <HAL_RCC_OscConfig+0x26c>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	f003 0302 	and.w	r3, r3, #2
 8001548:	2b00      	cmp	r3, #0
 800154a:	d0f0      	beq.n	800152e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800154c:	4b2a      	ldr	r3, [pc, #168]	; (80015f8 <HAL_RCC_OscConfig+0x26c>)
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	695b      	ldr	r3, [r3, #20]
 8001558:	00db      	lsls	r3, r3, #3
 800155a:	4927      	ldr	r1, [pc, #156]	; (80015f8 <HAL_RCC_OscConfig+0x26c>)
 800155c:	4313      	orrs	r3, r2
 800155e:	600b      	str	r3, [r1, #0]
 8001560:	e015      	b.n	800158e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001562:	4b26      	ldr	r3, [pc, #152]	; (80015fc <HAL_RCC_OscConfig+0x270>)
 8001564:	2200      	movs	r2, #0
 8001566:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001568:	f7ff fa30 	bl	80009cc <HAL_GetTick>
 800156c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800156e:	e008      	b.n	8001582 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001570:	f7ff fa2c 	bl	80009cc <HAL_GetTick>
 8001574:	4602      	mov	r2, r0
 8001576:	693b      	ldr	r3, [r7, #16]
 8001578:	1ad3      	subs	r3, r2, r3
 800157a:	2b02      	cmp	r3, #2
 800157c:	d901      	bls.n	8001582 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800157e:	2303      	movs	r3, #3
 8001580:	e180      	b.n	8001884 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001582:	4b1d      	ldr	r3, [pc, #116]	; (80015f8 <HAL_RCC_OscConfig+0x26c>)
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	f003 0302 	and.w	r3, r3, #2
 800158a:	2b00      	cmp	r3, #0
 800158c:	d1f0      	bne.n	8001570 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	f003 0308 	and.w	r3, r3, #8
 8001596:	2b00      	cmp	r3, #0
 8001598:	d03a      	beq.n	8001610 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	699b      	ldr	r3, [r3, #24]
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d019      	beq.n	80015d6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80015a2:	4b17      	ldr	r3, [pc, #92]	; (8001600 <HAL_RCC_OscConfig+0x274>)
 80015a4:	2201      	movs	r2, #1
 80015a6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015a8:	f7ff fa10 	bl	80009cc <HAL_GetTick>
 80015ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80015ae:	e008      	b.n	80015c2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80015b0:	f7ff fa0c 	bl	80009cc <HAL_GetTick>
 80015b4:	4602      	mov	r2, r0
 80015b6:	693b      	ldr	r3, [r7, #16]
 80015b8:	1ad3      	subs	r3, r2, r3
 80015ba:	2b02      	cmp	r3, #2
 80015bc:	d901      	bls.n	80015c2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80015be:	2303      	movs	r3, #3
 80015c0:	e160      	b.n	8001884 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80015c2:	4b0d      	ldr	r3, [pc, #52]	; (80015f8 <HAL_RCC_OscConfig+0x26c>)
 80015c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015c6:	f003 0302 	and.w	r3, r3, #2
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d0f0      	beq.n	80015b0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80015ce:	2001      	movs	r0, #1
 80015d0:	f000 face 	bl	8001b70 <RCC_Delay>
 80015d4:	e01c      	b.n	8001610 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80015d6:	4b0a      	ldr	r3, [pc, #40]	; (8001600 <HAL_RCC_OscConfig+0x274>)
 80015d8:	2200      	movs	r2, #0
 80015da:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015dc:	f7ff f9f6 	bl	80009cc <HAL_GetTick>
 80015e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80015e2:	e00f      	b.n	8001604 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80015e4:	f7ff f9f2 	bl	80009cc <HAL_GetTick>
 80015e8:	4602      	mov	r2, r0
 80015ea:	693b      	ldr	r3, [r7, #16]
 80015ec:	1ad3      	subs	r3, r2, r3
 80015ee:	2b02      	cmp	r3, #2
 80015f0:	d908      	bls.n	8001604 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80015f2:	2303      	movs	r3, #3
 80015f4:	e146      	b.n	8001884 <HAL_RCC_OscConfig+0x4f8>
 80015f6:	bf00      	nop
 80015f8:	40021000 	.word	0x40021000
 80015fc:	42420000 	.word	0x42420000
 8001600:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001604:	4b92      	ldr	r3, [pc, #584]	; (8001850 <HAL_RCC_OscConfig+0x4c4>)
 8001606:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001608:	f003 0302 	and.w	r3, r3, #2
 800160c:	2b00      	cmp	r3, #0
 800160e:	d1e9      	bne.n	80015e4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	f003 0304 	and.w	r3, r3, #4
 8001618:	2b00      	cmp	r3, #0
 800161a:	f000 80a6 	beq.w	800176a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800161e:	2300      	movs	r3, #0
 8001620:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001622:	4b8b      	ldr	r3, [pc, #556]	; (8001850 <HAL_RCC_OscConfig+0x4c4>)
 8001624:	69db      	ldr	r3, [r3, #28]
 8001626:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800162a:	2b00      	cmp	r3, #0
 800162c:	d10d      	bne.n	800164a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800162e:	4b88      	ldr	r3, [pc, #544]	; (8001850 <HAL_RCC_OscConfig+0x4c4>)
 8001630:	69db      	ldr	r3, [r3, #28]
 8001632:	4a87      	ldr	r2, [pc, #540]	; (8001850 <HAL_RCC_OscConfig+0x4c4>)
 8001634:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001638:	61d3      	str	r3, [r2, #28]
 800163a:	4b85      	ldr	r3, [pc, #532]	; (8001850 <HAL_RCC_OscConfig+0x4c4>)
 800163c:	69db      	ldr	r3, [r3, #28]
 800163e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001642:	60bb      	str	r3, [r7, #8]
 8001644:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001646:	2301      	movs	r3, #1
 8001648:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800164a:	4b82      	ldr	r3, [pc, #520]	; (8001854 <HAL_RCC_OscConfig+0x4c8>)
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001652:	2b00      	cmp	r3, #0
 8001654:	d118      	bne.n	8001688 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001656:	4b7f      	ldr	r3, [pc, #508]	; (8001854 <HAL_RCC_OscConfig+0x4c8>)
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	4a7e      	ldr	r2, [pc, #504]	; (8001854 <HAL_RCC_OscConfig+0x4c8>)
 800165c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001660:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001662:	f7ff f9b3 	bl	80009cc <HAL_GetTick>
 8001666:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001668:	e008      	b.n	800167c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800166a:	f7ff f9af 	bl	80009cc <HAL_GetTick>
 800166e:	4602      	mov	r2, r0
 8001670:	693b      	ldr	r3, [r7, #16]
 8001672:	1ad3      	subs	r3, r2, r3
 8001674:	2b64      	cmp	r3, #100	; 0x64
 8001676:	d901      	bls.n	800167c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001678:	2303      	movs	r3, #3
 800167a:	e103      	b.n	8001884 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800167c:	4b75      	ldr	r3, [pc, #468]	; (8001854 <HAL_RCC_OscConfig+0x4c8>)
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001684:	2b00      	cmp	r3, #0
 8001686:	d0f0      	beq.n	800166a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	68db      	ldr	r3, [r3, #12]
 800168c:	2b01      	cmp	r3, #1
 800168e:	d106      	bne.n	800169e <HAL_RCC_OscConfig+0x312>
 8001690:	4b6f      	ldr	r3, [pc, #444]	; (8001850 <HAL_RCC_OscConfig+0x4c4>)
 8001692:	6a1b      	ldr	r3, [r3, #32]
 8001694:	4a6e      	ldr	r2, [pc, #440]	; (8001850 <HAL_RCC_OscConfig+0x4c4>)
 8001696:	f043 0301 	orr.w	r3, r3, #1
 800169a:	6213      	str	r3, [r2, #32]
 800169c:	e02d      	b.n	80016fa <HAL_RCC_OscConfig+0x36e>
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	68db      	ldr	r3, [r3, #12]
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d10c      	bne.n	80016c0 <HAL_RCC_OscConfig+0x334>
 80016a6:	4b6a      	ldr	r3, [pc, #424]	; (8001850 <HAL_RCC_OscConfig+0x4c4>)
 80016a8:	6a1b      	ldr	r3, [r3, #32]
 80016aa:	4a69      	ldr	r2, [pc, #420]	; (8001850 <HAL_RCC_OscConfig+0x4c4>)
 80016ac:	f023 0301 	bic.w	r3, r3, #1
 80016b0:	6213      	str	r3, [r2, #32]
 80016b2:	4b67      	ldr	r3, [pc, #412]	; (8001850 <HAL_RCC_OscConfig+0x4c4>)
 80016b4:	6a1b      	ldr	r3, [r3, #32]
 80016b6:	4a66      	ldr	r2, [pc, #408]	; (8001850 <HAL_RCC_OscConfig+0x4c4>)
 80016b8:	f023 0304 	bic.w	r3, r3, #4
 80016bc:	6213      	str	r3, [r2, #32]
 80016be:	e01c      	b.n	80016fa <HAL_RCC_OscConfig+0x36e>
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	68db      	ldr	r3, [r3, #12]
 80016c4:	2b05      	cmp	r3, #5
 80016c6:	d10c      	bne.n	80016e2 <HAL_RCC_OscConfig+0x356>
 80016c8:	4b61      	ldr	r3, [pc, #388]	; (8001850 <HAL_RCC_OscConfig+0x4c4>)
 80016ca:	6a1b      	ldr	r3, [r3, #32]
 80016cc:	4a60      	ldr	r2, [pc, #384]	; (8001850 <HAL_RCC_OscConfig+0x4c4>)
 80016ce:	f043 0304 	orr.w	r3, r3, #4
 80016d2:	6213      	str	r3, [r2, #32]
 80016d4:	4b5e      	ldr	r3, [pc, #376]	; (8001850 <HAL_RCC_OscConfig+0x4c4>)
 80016d6:	6a1b      	ldr	r3, [r3, #32]
 80016d8:	4a5d      	ldr	r2, [pc, #372]	; (8001850 <HAL_RCC_OscConfig+0x4c4>)
 80016da:	f043 0301 	orr.w	r3, r3, #1
 80016de:	6213      	str	r3, [r2, #32]
 80016e0:	e00b      	b.n	80016fa <HAL_RCC_OscConfig+0x36e>
 80016e2:	4b5b      	ldr	r3, [pc, #364]	; (8001850 <HAL_RCC_OscConfig+0x4c4>)
 80016e4:	6a1b      	ldr	r3, [r3, #32]
 80016e6:	4a5a      	ldr	r2, [pc, #360]	; (8001850 <HAL_RCC_OscConfig+0x4c4>)
 80016e8:	f023 0301 	bic.w	r3, r3, #1
 80016ec:	6213      	str	r3, [r2, #32]
 80016ee:	4b58      	ldr	r3, [pc, #352]	; (8001850 <HAL_RCC_OscConfig+0x4c4>)
 80016f0:	6a1b      	ldr	r3, [r3, #32]
 80016f2:	4a57      	ldr	r2, [pc, #348]	; (8001850 <HAL_RCC_OscConfig+0x4c4>)
 80016f4:	f023 0304 	bic.w	r3, r3, #4
 80016f8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	68db      	ldr	r3, [r3, #12]
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d015      	beq.n	800172e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001702:	f7ff f963 	bl	80009cc <HAL_GetTick>
 8001706:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001708:	e00a      	b.n	8001720 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800170a:	f7ff f95f 	bl	80009cc <HAL_GetTick>
 800170e:	4602      	mov	r2, r0
 8001710:	693b      	ldr	r3, [r7, #16]
 8001712:	1ad3      	subs	r3, r2, r3
 8001714:	f241 3288 	movw	r2, #5000	; 0x1388
 8001718:	4293      	cmp	r3, r2
 800171a:	d901      	bls.n	8001720 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800171c:	2303      	movs	r3, #3
 800171e:	e0b1      	b.n	8001884 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001720:	4b4b      	ldr	r3, [pc, #300]	; (8001850 <HAL_RCC_OscConfig+0x4c4>)
 8001722:	6a1b      	ldr	r3, [r3, #32]
 8001724:	f003 0302 	and.w	r3, r3, #2
 8001728:	2b00      	cmp	r3, #0
 800172a:	d0ee      	beq.n	800170a <HAL_RCC_OscConfig+0x37e>
 800172c:	e014      	b.n	8001758 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800172e:	f7ff f94d 	bl	80009cc <HAL_GetTick>
 8001732:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001734:	e00a      	b.n	800174c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001736:	f7ff f949 	bl	80009cc <HAL_GetTick>
 800173a:	4602      	mov	r2, r0
 800173c:	693b      	ldr	r3, [r7, #16]
 800173e:	1ad3      	subs	r3, r2, r3
 8001740:	f241 3288 	movw	r2, #5000	; 0x1388
 8001744:	4293      	cmp	r3, r2
 8001746:	d901      	bls.n	800174c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001748:	2303      	movs	r3, #3
 800174a:	e09b      	b.n	8001884 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800174c:	4b40      	ldr	r3, [pc, #256]	; (8001850 <HAL_RCC_OscConfig+0x4c4>)
 800174e:	6a1b      	ldr	r3, [r3, #32]
 8001750:	f003 0302 	and.w	r3, r3, #2
 8001754:	2b00      	cmp	r3, #0
 8001756:	d1ee      	bne.n	8001736 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001758:	7dfb      	ldrb	r3, [r7, #23]
 800175a:	2b01      	cmp	r3, #1
 800175c:	d105      	bne.n	800176a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800175e:	4b3c      	ldr	r3, [pc, #240]	; (8001850 <HAL_RCC_OscConfig+0x4c4>)
 8001760:	69db      	ldr	r3, [r3, #28]
 8001762:	4a3b      	ldr	r2, [pc, #236]	; (8001850 <HAL_RCC_OscConfig+0x4c4>)
 8001764:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001768:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	69db      	ldr	r3, [r3, #28]
 800176e:	2b00      	cmp	r3, #0
 8001770:	f000 8087 	beq.w	8001882 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001774:	4b36      	ldr	r3, [pc, #216]	; (8001850 <HAL_RCC_OscConfig+0x4c4>)
 8001776:	685b      	ldr	r3, [r3, #4]
 8001778:	f003 030c 	and.w	r3, r3, #12
 800177c:	2b08      	cmp	r3, #8
 800177e:	d061      	beq.n	8001844 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	69db      	ldr	r3, [r3, #28]
 8001784:	2b02      	cmp	r3, #2
 8001786:	d146      	bne.n	8001816 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001788:	4b33      	ldr	r3, [pc, #204]	; (8001858 <HAL_RCC_OscConfig+0x4cc>)
 800178a:	2200      	movs	r2, #0
 800178c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800178e:	f7ff f91d 	bl	80009cc <HAL_GetTick>
 8001792:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001794:	e008      	b.n	80017a8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001796:	f7ff f919 	bl	80009cc <HAL_GetTick>
 800179a:	4602      	mov	r2, r0
 800179c:	693b      	ldr	r3, [r7, #16]
 800179e:	1ad3      	subs	r3, r2, r3
 80017a0:	2b02      	cmp	r3, #2
 80017a2:	d901      	bls.n	80017a8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80017a4:	2303      	movs	r3, #3
 80017a6:	e06d      	b.n	8001884 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80017a8:	4b29      	ldr	r3, [pc, #164]	; (8001850 <HAL_RCC_OscConfig+0x4c4>)
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d1f0      	bne.n	8001796 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	6a1b      	ldr	r3, [r3, #32]
 80017b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80017bc:	d108      	bne.n	80017d0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80017be:	4b24      	ldr	r3, [pc, #144]	; (8001850 <HAL_RCC_OscConfig+0x4c4>)
 80017c0:	685b      	ldr	r3, [r3, #4]
 80017c2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	689b      	ldr	r3, [r3, #8]
 80017ca:	4921      	ldr	r1, [pc, #132]	; (8001850 <HAL_RCC_OscConfig+0x4c4>)
 80017cc:	4313      	orrs	r3, r2
 80017ce:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80017d0:	4b1f      	ldr	r3, [pc, #124]	; (8001850 <HAL_RCC_OscConfig+0x4c4>)
 80017d2:	685b      	ldr	r3, [r3, #4]
 80017d4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	6a19      	ldr	r1, [r3, #32]
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017e0:	430b      	orrs	r3, r1
 80017e2:	491b      	ldr	r1, [pc, #108]	; (8001850 <HAL_RCC_OscConfig+0x4c4>)
 80017e4:	4313      	orrs	r3, r2
 80017e6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80017e8:	4b1b      	ldr	r3, [pc, #108]	; (8001858 <HAL_RCC_OscConfig+0x4cc>)
 80017ea:	2201      	movs	r2, #1
 80017ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017ee:	f7ff f8ed 	bl	80009cc <HAL_GetTick>
 80017f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80017f4:	e008      	b.n	8001808 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80017f6:	f7ff f8e9 	bl	80009cc <HAL_GetTick>
 80017fa:	4602      	mov	r2, r0
 80017fc:	693b      	ldr	r3, [r7, #16]
 80017fe:	1ad3      	subs	r3, r2, r3
 8001800:	2b02      	cmp	r3, #2
 8001802:	d901      	bls.n	8001808 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001804:	2303      	movs	r3, #3
 8001806:	e03d      	b.n	8001884 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001808:	4b11      	ldr	r3, [pc, #68]	; (8001850 <HAL_RCC_OscConfig+0x4c4>)
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001810:	2b00      	cmp	r3, #0
 8001812:	d0f0      	beq.n	80017f6 <HAL_RCC_OscConfig+0x46a>
 8001814:	e035      	b.n	8001882 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001816:	4b10      	ldr	r3, [pc, #64]	; (8001858 <HAL_RCC_OscConfig+0x4cc>)
 8001818:	2200      	movs	r2, #0
 800181a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800181c:	f7ff f8d6 	bl	80009cc <HAL_GetTick>
 8001820:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001822:	e008      	b.n	8001836 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001824:	f7ff f8d2 	bl	80009cc <HAL_GetTick>
 8001828:	4602      	mov	r2, r0
 800182a:	693b      	ldr	r3, [r7, #16]
 800182c:	1ad3      	subs	r3, r2, r3
 800182e:	2b02      	cmp	r3, #2
 8001830:	d901      	bls.n	8001836 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001832:	2303      	movs	r3, #3
 8001834:	e026      	b.n	8001884 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001836:	4b06      	ldr	r3, [pc, #24]	; (8001850 <HAL_RCC_OscConfig+0x4c4>)
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800183e:	2b00      	cmp	r3, #0
 8001840:	d1f0      	bne.n	8001824 <HAL_RCC_OscConfig+0x498>
 8001842:	e01e      	b.n	8001882 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	69db      	ldr	r3, [r3, #28]
 8001848:	2b01      	cmp	r3, #1
 800184a:	d107      	bne.n	800185c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800184c:	2301      	movs	r3, #1
 800184e:	e019      	b.n	8001884 <HAL_RCC_OscConfig+0x4f8>
 8001850:	40021000 	.word	0x40021000
 8001854:	40007000 	.word	0x40007000
 8001858:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800185c:	4b0b      	ldr	r3, [pc, #44]	; (800188c <HAL_RCC_OscConfig+0x500>)
 800185e:	685b      	ldr	r3, [r3, #4]
 8001860:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001862:	68fb      	ldr	r3, [r7, #12]
 8001864:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	6a1b      	ldr	r3, [r3, #32]
 800186c:	429a      	cmp	r2, r3
 800186e:	d106      	bne.n	800187e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800187a:	429a      	cmp	r2, r3
 800187c:	d001      	beq.n	8001882 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800187e:	2301      	movs	r3, #1
 8001880:	e000      	b.n	8001884 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001882:	2300      	movs	r3, #0
}
 8001884:	4618      	mov	r0, r3
 8001886:	3718      	adds	r7, #24
 8001888:	46bd      	mov	sp, r7
 800188a:	bd80      	pop	{r7, pc}
 800188c:	40021000 	.word	0x40021000

08001890 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	b084      	sub	sp, #16
 8001894:	af00      	add	r7, sp, #0
 8001896:	6078      	str	r0, [r7, #4]
 8001898:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	2b00      	cmp	r3, #0
 800189e:	d101      	bne.n	80018a4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80018a0:	2301      	movs	r3, #1
 80018a2:	e0d0      	b.n	8001a46 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80018a4:	4b6a      	ldr	r3, [pc, #424]	; (8001a50 <HAL_RCC_ClockConfig+0x1c0>)
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	f003 0307 	and.w	r3, r3, #7
 80018ac:	683a      	ldr	r2, [r7, #0]
 80018ae:	429a      	cmp	r2, r3
 80018b0:	d910      	bls.n	80018d4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018b2:	4b67      	ldr	r3, [pc, #412]	; (8001a50 <HAL_RCC_ClockConfig+0x1c0>)
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	f023 0207 	bic.w	r2, r3, #7
 80018ba:	4965      	ldr	r1, [pc, #404]	; (8001a50 <HAL_RCC_ClockConfig+0x1c0>)
 80018bc:	683b      	ldr	r3, [r7, #0]
 80018be:	4313      	orrs	r3, r2
 80018c0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80018c2:	4b63      	ldr	r3, [pc, #396]	; (8001a50 <HAL_RCC_ClockConfig+0x1c0>)
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	f003 0307 	and.w	r3, r3, #7
 80018ca:	683a      	ldr	r2, [r7, #0]
 80018cc:	429a      	cmp	r2, r3
 80018ce:	d001      	beq.n	80018d4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80018d0:	2301      	movs	r3, #1
 80018d2:	e0b8      	b.n	8001a46 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	f003 0302 	and.w	r3, r3, #2
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d020      	beq.n	8001922 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	f003 0304 	and.w	r3, r3, #4
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d005      	beq.n	80018f8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80018ec:	4b59      	ldr	r3, [pc, #356]	; (8001a54 <HAL_RCC_ClockConfig+0x1c4>)
 80018ee:	685b      	ldr	r3, [r3, #4]
 80018f0:	4a58      	ldr	r2, [pc, #352]	; (8001a54 <HAL_RCC_ClockConfig+0x1c4>)
 80018f2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80018f6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	f003 0308 	and.w	r3, r3, #8
 8001900:	2b00      	cmp	r3, #0
 8001902:	d005      	beq.n	8001910 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001904:	4b53      	ldr	r3, [pc, #332]	; (8001a54 <HAL_RCC_ClockConfig+0x1c4>)
 8001906:	685b      	ldr	r3, [r3, #4]
 8001908:	4a52      	ldr	r2, [pc, #328]	; (8001a54 <HAL_RCC_ClockConfig+0x1c4>)
 800190a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800190e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001910:	4b50      	ldr	r3, [pc, #320]	; (8001a54 <HAL_RCC_ClockConfig+0x1c4>)
 8001912:	685b      	ldr	r3, [r3, #4]
 8001914:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	689b      	ldr	r3, [r3, #8]
 800191c:	494d      	ldr	r1, [pc, #308]	; (8001a54 <HAL_RCC_ClockConfig+0x1c4>)
 800191e:	4313      	orrs	r3, r2
 8001920:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	f003 0301 	and.w	r3, r3, #1
 800192a:	2b00      	cmp	r3, #0
 800192c:	d040      	beq.n	80019b0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	685b      	ldr	r3, [r3, #4]
 8001932:	2b01      	cmp	r3, #1
 8001934:	d107      	bne.n	8001946 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001936:	4b47      	ldr	r3, [pc, #284]	; (8001a54 <HAL_RCC_ClockConfig+0x1c4>)
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800193e:	2b00      	cmp	r3, #0
 8001940:	d115      	bne.n	800196e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001942:	2301      	movs	r3, #1
 8001944:	e07f      	b.n	8001a46 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	685b      	ldr	r3, [r3, #4]
 800194a:	2b02      	cmp	r3, #2
 800194c:	d107      	bne.n	800195e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800194e:	4b41      	ldr	r3, [pc, #260]	; (8001a54 <HAL_RCC_ClockConfig+0x1c4>)
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001956:	2b00      	cmp	r3, #0
 8001958:	d109      	bne.n	800196e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800195a:	2301      	movs	r3, #1
 800195c:	e073      	b.n	8001a46 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800195e:	4b3d      	ldr	r3, [pc, #244]	; (8001a54 <HAL_RCC_ClockConfig+0x1c4>)
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	f003 0302 	and.w	r3, r3, #2
 8001966:	2b00      	cmp	r3, #0
 8001968:	d101      	bne.n	800196e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800196a:	2301      	movs	r3, #1
 800196c:	e06b      	b.n	8001a46 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800196e:	4b39      	ldr	r3, [pc, #228]	; (8001a54 <HAL_RCC_ClockConfig+0x1c4>)
 8001970:	685b      	ldr	r3, [r3, #4]
 8001972:	f023 0203 	bic.w	r2, r3, #3
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	685b      	ldr	r3, [r3, #4]
 800197a:	4936      	ldr	r1, [pc, #216]	; (8001a54 <HAL_RCC_ClockConfig+0x1c4>)
 800197c:	4313      	orrs	r3, r2
 800197e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001980:	f7ff f824 	bl	80009cc <HAL_GetTick>
 8001984:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001986:	e00a      	b.n	800199e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001988:	f7ff f820 	bl	80009cc <HAL_GetTick>
 800198c:	4602      	mov	r2, r0
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	1ad3      	subs	r3, r2, r3
 8001992:	f241 3288 	movw	r2, #5000	; 0x1388
 8001996:	4293      	cmp	r3, r2
 8001998:	d901      	bls.n	800199e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800199a:	2303      	movs	r3, #3
 800199c:	e053      	b.n	8001a46 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800199e:	4b2d      	ldr	r3, [pc, #180]	; (8001a54 <HAL_RCC_ClockConfig+0x1c4>)
 80019a0:	685b      	ldr	r3, [r3, #4]
 80019a2:	f003 020c 	and.w	r2, r3, #12
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	685b      	ldr	r3, [r3, #4]
 80019aa:	009b      	lsls	r3, r3, #2
 80019ac:	429a      	cmp	r2, r3
 80019ae:	d1eb      	bne.n	8001988 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80019b0:	4b27      	ldr	r3, [pc, #156]	; (8001a50 <HAL_RCC_ClockConfig+0x1c0>)
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	f003 0307 	and.w	r3, r3, #7
 80019b8:	683a      	ldr	r2, [r7, #0]
 80019ba:	429a      	cmp	r2, r3
 80019bc:	d210      	bcs.n	80019e0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019be:	4b24      	ldr	r3, [pc, #144]	; (8001a50 <HAL_RCC_ClockConfig+0x1c0>)
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	f023 0207 	bic.w	r2, r3, #7
 80019c6:	4922      	ldr	r1, [pc, #136]	; (8001a50 <HAL_RCC_ClockConfig+0x1c0>)
 80019c8:	683b      	ldr	r3, [r7, #0]
 80019ca:	4313      	orrs	r3, r2
 80019cc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80019ce:	4b20      	ldr	r3, [pc, #128]	; (8001a50 <HAL_RCC_ClockConfig+0x1c0>)
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	f003 0307 	and.w	r3, r3, #7
 80019d6:	683a      	ldr	r2, [r7, #0]
 80019d8:	429a      	cmp	r2, r3
 80019da:	d001      	beq.n	80019e0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80019dc:	2301      	movs	r3, #1
 80019de:	e032      	b.n	8001a46 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	f003 0304 	and.w	r3, r3, #4
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d008      	beq.n	80019fe <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80019ec:	4b19      	ldr	r3, [pc, #100]	; (8001a54 <HAL_RCC_ClockConfig+0x1c4>)
 80019ee:	685b      	ldr	r3, [r3, #4]
 80019f0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	68db      	ldr	r3, [r3, #12]
 80019f8:	4916      	ldr	r1, [pc, #88]	; (8001a54 <HAL_RCC_ClockConfig+0x1c4>)
 80019fa:	4313      	orrs	r3, r2
 80019fc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	f003 0308 	and.w	r3, r3, #8
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d009      	beq.n	8001a1e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001a0a:	4b12      	ldr	r3, [pc, #72]	; (8001a54 <HAL_RCC_ClockConfig+0x1c4>)
 8001a0c:	685b      	ldr	r3, [r3, #4]
 8001a0e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	691b      	ldr	r3, [r3, #16]
 8001a16:	00db      	lsls	r3, r3, #3
 8001a18:	490e      	ldr	r1, [pc, #56]	; (8001a54 <HAL_RCC_ClockConfig+0x1c4>)
 8001a1a:	4313      	orrs	r3, r2
 8001a1c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001a1e:	f000 f821 	bl	8001a64 <HAL_RCC_GetSysClockFreq>
 8001a22:	4602      	mov	r2, r0
 8001a24:	4b0b      	ldr	r3, [pc, #44]	; (8001a54 <HAL_RCC_ClockConfig+0x1c4>)
 8001a26:	685b      	ldr	r3, [r3, #4]
 8001a28:	091b      	lsrs	r3, r3, #4
 8001a2a:	f003 030f 	and.w	r3, r3, #15
 8001a2e:	490a      	ldr	r1, [pc, #40]	; (8001a58 <HAL_RCC_ClockConfig+0x1c8>)
 8001a30:	5ccb      	ldrb	r3, [r1, r3]
 8001a32:	fa22 f303 	lsr.w	r3, r2, r3
 8001a36:	4a09      	ldr	r2, [pc, #36]	; (8001a5c <HAL_RCC_ClockConfig+0x1cc>)
 8001a38:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001a3a:	4b09      	ldr	r3, [pc, #36]	; (8001a60 <HAL_RCC_ClockConfig+0x1d0>)
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	4618      	mov	r0, r3
 8001a40:	f7fe ff82 	bl	8000948 <HAL_InitTick>

  return HAL_OK;
 8001a44:	2300      	movs	r3, #0
}
 8001a46:	4618      	mov	r0, r3
 8001a48:	3710      	adds	r7, #16
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	bd80      	pop	{r7, pc}
 8001a4e:	bf00      	nop
 8001a50:	40022000 	.word	0x40022000
 8001a54:	40021000 	.word	0x40021000
 8001a58:	08003d20 	.word	0x08003d20
 8001a5c:	20000008 	.word	0x20000008
 8001a60:	2000000c 	.word	0x2000000c

08001a64 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001a64:	b480      	push	{r7}
 8001a66:	b087      	sub	sp, #28
 8001a68:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	60fb      	str	r3, [r7, #12]
 8001a6e:	2300      	movs	r3, #0
 8001a70:	60bb      	str	r3, [r7, #8]
 8001a72:	2300      	movs	r3, #0
 8001a74:	617b      	str	r3, [r7, #20]
 8001a76:	2300      	movs	r3, #0
 8001a78:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001a7e:	4b1e      	ldr	r3, [pc, #120]	; (8001af8 <HAL_RCC_GetSysClockFreq+0x94>)
 8001a80:	685b      	ldr	r3, [r3, #4]
 8001a82:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	f003 030c 	and.w	r3, r3, #12
 8001a8a:	2b04      	cmp	r3, #4
 8001a8c:	d002      	beq.n	8001a94 <HAL_RCC_GetSysClockFreq+0x30>
 8001a8e:	2b08      	cmp	r3, #8
 8001a90:	d003      	beq.n	8001a9a <HAL_RCC_GetSysClockFreq+0x36>
 8001a92:	e027      	b.n	8001ae4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001a94:	4b19      	ldr	r3, [pc, #100]	; (8001afc <HAL_RCC_GetSysClockFreq+0x98>)
 8001a96:	613b      	str	r3, [r7, #16]
      break;
 8001a98:	e027      	b.n	8001aea <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	0c9b      	lsrs	r3, r3, #18
 8001a9e:	f003 030f 	and.w	r3, r3, #15
 8001aa2:	4a17      	ldr	r2, [pc, #92]	; (8001b00 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001aa4:	5cd3      	ldrb	r3, [r2, r3]
 8001aa6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d010      	beq.n	8001ad4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001ab2:	4b11      	ldr	r3, [pc, #68]	; (8001af8 <HAL_RCC_GetSysClockFreq+0x94>)
 8001ab4:	685b      	ldr	r3, [r3, #4]
 8001ab6:	0c5b      	lsrs	r3, r3, #17
 8001ab8:	f003 0301 	and.w	r3, r3, #1
 8001abc:	4a11      	ldr	r2, [pc, #68]	; (8001b04 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001abe:	5cd3      	ldrb	r3, [r2, r3]
 8001ac0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	4a0d      	ldr	r2, [pc, #52]	; (8001afc <HAL_RCC_GetSysClockFreq+0x98>)
 8001ac6:	fb03 f202 	mul.w	r2, r3, r2
 8001aca:	68bb      	ldr	r3, [r7, #8]
 8001acc:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ad0:	617b      	str	r3, [r7, #20]
 8001ad2:	e004      	b.n	8001ade <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	4a0c      	ldr	r2, [pc, #48]	; (8001b08 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001ad8:	fb02 f303 	mul.w	r3, r2, r3
 8001adc:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001ade:	697b      	ldr	r3, [r7, #20]
 8001ae0:	613b      	str	r3, [r7, #16]
      break;
 8001ae2:	e002      	b.n	8001aea <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001ae4:	4b05      	ldr	r3, [pc, #20]	; (8001afc <HAL_RCC_GetSysClockFreq+0x98>)
 8001ae6:	613b      	str	r3, [r7, #16]
      break;
 8001ae8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001aea:	693b      	ldr	r3, [r7, #16]
}
 8001aec:	4618      	mov	r0, r3
 8001aee:	371c      	adds	r7, #28
 8001af0:	46bd      	mov	sp, r7
 8001af2:	bc80      	pop	{r7}
 8001af4:	4770      	bx	lr
 8001af6:	bf00      	nop
 8001af8:	40021000 	.word	0x40021000
 8001afc:	007a1200 	.word	0x007a1200
 8001b00:	08003d38 	.word	0x08003d38
 8001b04:	08003d48 	.word	0x08003d48
 8001b08:	003d0900 	.word	0x003d0900

08001b0c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001b0c:	b480      	push	{r7}
 8001b0e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001b10:	4b02      	ldr	r3, [pc, #8]	; (8001b1c <HAL_RCC_GetHCLKFreq+0x10>)
 8001b12:	681b      	ldr	r3, [r3, #0]
}
 8001b14:	4618      	mov	r0, r3
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bc80      	pop	{r7}
 8001b1a:	4770      	bx	lr
 8001b1c:	20000008 	.word	0x20000008

08001b20 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001b24:	f7ff fff2 	bl	8001b0c <HAL_RCC_GetHCLKFreq>
 8001b28:	4602      	mov	r2, r0
 8001b2a:	4b05      	ldr	r3, [pc, #20]	; (8001b40 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001b2c:	685b      	ldr	r3, [r3, #4]
 8001b2e:	0a1b      	lsrs	r3, r3, #8
 8001b30:	f003 0307 	and.w	r3, r3, #7
 8001b34:	4903      	ldr	r1, [pc, #12]	; (8001b44 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001b36:	5ccb      	ldrb	r3, [r1, r3]
 8001b38:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b3c:	4618      	mov	r0, r3
 8001b3e:	bd80      	pop	{r7, pc}
 8001b40:	40021000 	.word	0x40021000
 8001b44:	08003d30 	.word	0x08003d30

08001b48 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001b4c:	f7ff ffde 	bl	8001b0c <HAL_RCC_GetHCLKFreq>
 8001b50:	4602      	mov	r2, r0
 8001b52:	4b05      	ldr	r3, [pc, #20]	; (8001b68 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001b54:	685b      	ldr	r3, [r3, #4]
 8001b56:	0adb      	lsrs	r3, r3, #11
 8001b58:	f003 0307 	and.w	r3, r3, #7
 8001b5c:	4903      	ldr	r1, [pc, #12]	; (8001b6c <HAL_RCC_GetPCLK2Freq+0x24>)
 8001b5e:	5ccb      	ldrb	r3, [r1, r3]
 8001b60:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b64:	4618      	mov	r0, r3
 8001b66:	bd80      	pop	{r7, pc}
 8001b68:	40021000 	.word	0x40021000
 8001b6c:	08003d30 	.word	0x08003d30

08001b70 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001b70:	b480      	push	{r7}
 8001b72:	b085      	sub	sp, #20
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001b78:	4b0a      	ldr	r3, [pc, #40]	; (8001ba4 <RCC_Delay+0x34>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	4a0a      	ldr	r2, [pc, #40]	; (8001ba8 <RCC_Delay+0x38>)
 8001b7e:	fba2 2303 	umull	r2, r3, r2, r3
 8001b82:	0a5b      	lsrs	r3, r3, #9
 8001b84:	687a      	ldr	r2, [r7, #4]
 8001b86:	fb02 f303 	mul.w	r3, r2, r3
 8001b8a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001b8c:	bf00      	nop
  }
  while (Delay --);
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	1e5a      	subs	r2, r3, #1
 8001b92:	60fa      	str	r2, [r7, #12]
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d1f9      	bne.n	8001b8c <RCC_Delay+0x1c>
}
 8001b98:	bf00      	nop
 8001b9a:	bf00      	nop
 8001b9c:	3714      	adds	r7, #20
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	bc80      	pop	{r7}
 8001ba2:	4770      	bx	lr
 8001ba4:	20000008 	.word	0x20000008
 8001ba8:	10624dd3 	.word	0x10624dd3

08001bac <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b082      	sub	sp, #8
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d101      	bne.n	8001bbe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001bba:	2301      	movs	r3, #1
 8001bbc:	e042      	b.n	8001c44 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001bc4:	b2db      	uxtb	r3, r3
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d106      	bne.n	8001bd8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	2200      	movs	r2, #0
 8001bce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001bd2:	6878      	ldr	r0, [r7, #4]
 8001bd4:	f7fe fda0 	bl	8000718 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	2224      	movs	r2, #36	; 0x24
 8001bdc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	68da      	ldr	r2, [r3, #12]
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001bee:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001bf0:	6878      	ldr	r0, [r7, #4]
 8001bf2:	f000 fcdf 	bl	80025b4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	691a      	ldr	r2, [r3, #16]
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001c04:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	695a      	ldr	r2, [r3, #20]
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001c14:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	68da      	ldr	r2, [r3, #12]
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001c24:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	2200      	movs	r2, #0
 8001c2a:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	2220      	movs	r2, #32
 8001c30:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	2220      	movs	r2, #32
 8001c38:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	2200      	movs	r2, #0
 8001c40:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8001c42:	2300      	movs	r3, #0
}
 8001c44:	4618      	mov	r0, r3
 8001c46:	3708      	adds	r7, #8
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	bd80      	pop	{r7, pc}

08001c4c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b08a      	sub	sp, #40	; 0x28
 8001c50:	af02      	add	r7, sp, #8
 8001c52:	60f8      	str	r0, [r7, #12]
 8001c54:	60b9      	str	r1, [r7, #8]
 8001c56:	603b      	str	r3, [r7, #0]
 8001c58:	4613      	mov	r3, r2
 8001c5a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001c66:	b2db      	uxtb	r3, r3
 8001c68:	2b20      	cmp	r3, #32
 8001c6a:	d16d      	bne.n	8001d48 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8001c6c:	68bb      	ldr	r3, [r7, #8]
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d002      	beq.n	8001c78 <HAL_UART_Transmit+0x2c>
 8001c72:	88fb      	ldrh	r3, [r7, #6]
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d101      	bne.n	8001c7c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001c78:	2301      	movs	r3, #1
 8001c7a:	e066      	b.n	8001d4a <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	2200      	movs	r2, #0
 8001c80:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	2221      	movs	r2, #33	; 0x21
 8001c86:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001c8a:	f7fe fe9f 	bl	80009cc <HAL_GetTick>
 8001c8e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	88fa      	ldrh	r2, [r7, #6]
 8001c94:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	88fa      	ldrh	r2, [r7, #6]
 8001c9a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	689b      	ldr	r3, [r3, #8]
 8001ca0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001ca4:	d108      	bne.n	8001cb8 <HAL_UART_Transmit+0x6c>
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	691b      	ldr	r3, [r3, #16]
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d104      	bne.n	8001cb8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001cb2:	68bb      	ldr	r3, [r7, #8]
 8001cb4:	61bb      	str	r3, [r7, #24]
 8001cb6:	e003      	b.n	8001cc0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8001cb8:	68bb      	ldr	r3, [r7, #8]
 8001cba:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8001cc0:	e02a      	b.n	8001d18 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001cc2:	683b      	ldr	r3, [r7, #0]
 8001cc4:	9300      	str	r3, [sp, #0]
 8001cc6:	697b      	ldr	r3, [r7, #20]
 8001cc8:	2200      	movs	r2, #0
 8001cca:	2180      	movs	r1, #128	; 0x80
 8001ccc:	68f8      	ldr	r0, [r7, #12]
 8001cce:	f000 fadf 	bl	8002290 <UART_WaitOnFlagUntilTimeout>
 8001cd2:	4603      	mov	r3, r0
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d001      	beq.n	8001cdc <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8001cd8:	2303      	movs	r3, #3
 8001cda:	e036      	b.n	8001d4a <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8001cdc:	69fb      	ldr	r3, [r7, #28]
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d10b      	bne.n	8001cfa <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001ce2:	69bb      	ldr	r3, [r7, #24]
 8001ce4:	881b      	ldrh	r3, [r3, #0]
 8001ce6:	461a      	mov	r2, r3
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001cf0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001cf2:	69bb      	ldr	r3, [r7, #24]
 8001cf4:	3302      	adds	r3, #2
 8001cf6:	61bb      	str	r3, [r7, #24]
 8001cf8:	e007      	b.n	8001d0a <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001cfa:	69fb      	ldr	r3, [r7, #28]
 8001cfc:	781a      	ldrb	r2, [r3, #0]
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001d04:	69fb      	ldr	r3, [r7, #28]
 8001d06:	3301      	adds	r3, #1
 8001d08:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001d0e:	b29b      	uxth	r3, r3
 8001d10:	3b01      	subs	r3, #1
 8001d12:	b29a      	uxth	r2, r3
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001d1c:	b29b      	uxth	r3, r3
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d1cf      	bne.n	8001cc2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001d22:	683b      	ldr	r3, [r7, #0]
 8001d24:	9300      	str	r3, [sp, #0]
 8001d26:	697b      	ldr	r3, [r7, #20]
 8001d28:	2200      	movs	r2, #0
 8001d2a:	2140      	movs	r1, #64	; 0x40
 8001d2c:	68f8      	ldr	r0, [r7, #12]
 8001d2e:	f000 faaf 	bl	8002290 <UART_WaitOnFlagUntilTimeout>
 8001d32:	4603      	mov	r3, r0
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d001      	beq.n	8001d3c <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8001d38:	2303      	movs	r3, #3
 8001d3a:	e006      	b.n	8001d4a <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	2220      	movs	r2, #32
 8001d40:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8001d44:	2300      	movs	r3, #0
 8001d46:	e000      	b.n	8001d4a <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8001d48:	2302      	movs	r3, #2
  }
}
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	3720      	adds	r7, #32
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	bd80      	pop	{r7, pc}

08001d52 <HAL_UART_DMAPause>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAPause(UART_HandleTypeDef *huart)
{
 8001d52:	b480      	push	{r7}
 8001d54:	b09d      	sub	sp, #116	; 0x74
 8001d56:	af00      	add	r7, sp, #0
 8001d58:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	66fb      	str	r3, [r7, #108]	; 0x6c

  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	695b      	ldr	r3, [r3, #20]
 8001d64:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	bf14      	ite	ne
 8001d6c:	2301      	movne	r3, #1
 8001d6e:	2300      	moveq	r3, #0
 8001d70:	b2db      	uxtb	r3, r3
 8001d72:	66fb      	str	r3, [r7, #108]	; 0x6c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001d7a:	b2db      	uxtb	r3, r3
 8001d7c:	2b21      	cmp	r3, #33	; 0x21
 8001d7e:	d11c      	bne.n	8001dba <HAL_UART_DMAPause+0x68>
 8001d80:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d019      	beq.n	8001dba <HAL_UART_DMAPause+0x68>
  {
    /* Disable the UART DMA Tx request */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	3314      	adds	r3, #20
 8001d8c:	64fb      	str	r3, [r7, #76]	; 0x4c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001d8e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001d90:	e853 3f00 	ldrex	r3, [r3]
 8001d94:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8001d96:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001d98:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001d9c:	66bb      	str	r3, [r7, #104]	; 0x68
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	3314      	adds	r3, #20
 8001da4:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8001da6:	65ba      	str	r2, [r7, #88]	; 0x58
 8001da8:	657b      	str	r3, [r7, #84]	; 0x54
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001daa:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8001dac:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001dae:	e841 2300 	strex	r3, r2, [r1]
 8001db2:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8001db4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d1e5      	bne.n	8001d86 <HAL_UART_DMAPause+0x34>
  }

  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	695b      	ldr	r3, [r3, #20]
 8001dc0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	bf14      	ite	ne
 8001dc8:	2301      	movne	r3, #1
 8001dca:	2300      	moveq	r3, #0
 8001dcc:	b2db      	uxtb	r3, r3
 8001dce:	66fb      	str	r3, [r7, #108]	; 0x6c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001dd6:	b2db      	uxtb	r3, r3
 8001dd8:	2b22      	cmp	r3, #34	; 0x22
 8001dda:	d150      	bne.n	8001e7e <HAL_UART_DMAPause+0x12c>
 8001ddc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d04d      	beq.n	8001e7e <HAL_UART_DMAPause+0x12c>
  {
    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	330c      	adds	r3, #12
 8001de8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001dea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001dec:	e853 3f00 	ldrex	r3, [r3]
 8001df0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8001df2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001df4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001df8:	667b      	str	r3, [r7, #100]	; 0x64
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	330c      	adds	r3, #12
 8001e00:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8001e02:	647a      	str	r2, [r7, #68]	; 0x44
 8001e04:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001e06:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8001e08:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8001e0a:	e841 2300 	strex	r3, r2, [r1]
 8001e0e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8001e10:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d1e5      	bne.n	8001de2 <HAL_UART_DMAPause+0x90>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	3314      	adds	r3, #20
 8001e1c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001e1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e20:	e853 3f00 	ldrex	r3, [r3]
 8001e24:	623b      	str	r3, [r7, #32]
   return(result);
 8001e26:	6a3b      	ldr	r3, [r7, #32]
 8001e28:	f023 0301 	bic.w	r3, r3, #1
 8001e2c:	663b      	str	r3, [r7, #96]	; 0x60
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	3314      	adds	r3, #20
 8001e34:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001e36:	633a      	str	r2, [r7, #48]	; 0x30
 8001e38:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001e3a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001e3c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001e3e:	e841 2300 	strex	r3, r2, [r1]
 8001e42:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8001e44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d1e5      	bne.n	8001e16 <HAL_UART_DMAPause+0xc4>

    /* Disable the UART DMA Rx request */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	3314      	adds	r3, #20
 8001e50:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001e52:	693b      	ldr	r3, [r7, #16]
 8001e54:	e853 3f00 	ldrex	r3, [r3]
 8001e58:	60fb      	str	r3, [r7, #12]
   return(result);
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001e60:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	3314      	adds	r3, #20
 8001e68:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8001e6a:	61fa      	str	r2, [r7, #28]
 8001e6c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001e6e:	69b9      	ldr	r1, [r7, #24]
 8001e70:	69fa      	ldr	r2, [r7, #28]
 8001e72:	e841 2300 	strex	r3, r2, [r1]
 8001e76:	617b      	str	r3, [r7, #20]
   return(result);
 8001e78:	697b      	ldr	r3, [r7, #20]
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d1e5      	bne.n	8001e4a <HAL_UART_DMAPause+0xf8>
  }

  return HAL_OK;
 8001e7e:	2300      	movs	r3, #0
}
 8001e80:	4618      	mov	r0, r3
 8001e82:	3774      	adds	r7, #116	; 0x74
 8001e84:	46bd      	mov	sp, r7
 8001e86:	bc80      	pop	{r7}
 8001e88:	4770      	bx	lr

08001e8a <HAL_UART_DMAResume>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAResume(UART_HandleTypeDef *huart)
{
 8001e8a:	b480      	push	{r7}
 8001e8c:	b09d      	sub	sp, #116	; 0x74
 8001e8e:	af00      	add	r7, sp, #0
 8001e90:	6078      	str	r0, [r7, #4]

  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001e98:	b2db      	uxtb	r3, r3
 8001e9a:	2b21      	cmp	r3, #33	; 0x21
 8001e9c:	d119      	bne.n	8001ed2 <HAL_UART_DMAResume+0x48>
  {
    /* Enable the UART DMA Tx request */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	3314      	adds	r3, #20
 8001ea4:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001ea6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001ea8:	e853 3f00 	ldrex	r3, [r3]
 8001eac:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8001eae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001eb0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001eb4:	66fb      	str	r3, [r7, #108]	; 0x6c
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	3314      	adds	r3, #20
 8001ebc:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8001ebe:	65fa      	str	r2, [r7, #92]	; 0x5c
 8001ec0:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001ec2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8001ec4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8001ec6:	e841 2300 	strex	r3, r2, [r1]
 8001eca:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8001ecc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d1e5      	bne.n	8001e9e <HAL_UART_DMAResume+0x14>
  }

  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001ed8:	b2db      	uxtb	r3, r3
 8001eda:	2b22      	cmp	r3, #34	; 0x22
 8001edc:	d15c      	bne.n	8001f98 <HAL_UART_DMAResume+0x10e>
  {
    /* Clear the Overrun flag before resuming the Rx transfer*/
    __HAL_UART_CLEAR_OREFLAG(huart);
 8001ede:	2300      	movs	r3, #0
 8001ee0:	60fb      	str	r3, [r7, #12]
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	60fb      	str	r3, [r7, #12]
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	685b      	ldr	r3, [r3, #4]
 8001ef0:	60fb      	str	r3, [r7, #12]
 8001ef2:	68fb      	ldr	r3, [r7, #12]

    /* Re-enable PE and ERR (Frame error, noise error, overrun error) interrupts */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	691b      	ldr	r3, [r3, #16]
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d019      	beq.n	8001f30 <HAL_UART_DMAResume+0xa6>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	330c      	adds	r3, #12
 8001f02:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001f04:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001f06:	e853 3f00 	ldrex	r3, [r3]
 8001f0a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8001f0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001f0e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f12:	66bb      	str	r3, [r7, #104]	; 0x68
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	330c      	adds	r3, #12
 8001f1a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8001f1c:	64ba      	str	r2, [r7, #72]	; 0x48
 8001f1e:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001f20:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8001f22:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001f24:	e841 2300 	strex	r3, r2, [r1]
 8001f28:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8001f2a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d1e5      	bne.n	8001efc <HAL_UART_DMAResume+0x72>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	3314      	adds	r3, #20
 8001f36:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001f38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f3a:	e853 3f00 	ldrex	r3, [r3]
 8001f3e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8001f40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f42:	f043 0301 	orr.w	r3, r3, #1
 8001f46:	667b      	str	r3, [r7, #100]	; 0x64
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	3314      	adds	r3, #20
 8001f4e:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8001f50:	637a      	str	r2, [r7, #52]	; 0x34
 8001f52:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001f54:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001f56:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001f58:	e841 2300 	strex	r3, r2, [r1]
 8001f5c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8001f5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d1e5      	bne.n	8001f30 <HAL_UART_DMAResume+0xa6>

    /* Enable the UART DMA Rx request */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	3314      	adds	r3, #20
 8001f6a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001f6c:	697b      	ldr	r3, [r7, #20]
 8001f6e:	e853 3f00 	ldrex	r3, [r3]
 8001f72:	613b      	str	r3, [r7, #16]
   return(result);
 8001f74:	693b      	ldr	r3, [r7, #16]
 8001f76:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001f7a:	663b      	str	r3, [r7, #96]	; 0x60
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	3314      	adds	r3, #20
 8001f82:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001f84:	623a      	str	r2, [r7, #32]
 8001f86:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001f88:	69f9      	ldr	r1, [r7, #28]
 8001f8a:	6a3a      	ldr	r2, [r7, #32]
 8001f8c:	e841 2300 	strex	r3, r2, [r1]
 8001f90:	61bb      	str	r3, [r7, #24]
   return(result);
 8001f92:	69bb      	ldr	r3, [r7, #24]
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d1e5      	bne.n	8001f64 <HAL_UART_DMAResume+0xda>
  }

  return HAL_OK;
 8001f98:	2300      	movs	r3, #0
}
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	3774      	adds	r7, #116	; 0x74
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	bc80      	pop	{r7}
 8001fa2:	4770      	bx	lr

08001fa4 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b08c      	sub	sp, #48	; 0x30
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	60f8      	str	r0, [r7, #12]
 8001fac:	60b9      	str	r1, [r7, #8]
 8001fae:	4613      	mov	r3, r2
 8001fb0:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001fb8:	b2db      	uxtb	r3, r3
 8001fba:	2b20      	cmp	r3, #32
 8001fbc:	d14a      	bne.n	8002054 <HAL_UARTEx_ReceiveToIdle_DMA+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 8001fbe:	68bb      	ldr	r3, [r7, #8]
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d002      	beq.n	8001fca <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8001fc4:	88fb      	ldrh	r3, [r7, #6]
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d101      	bne.n	8001fce <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8001fca:	2301      	movs	r3, #1
 8001fcc:	e043      	b.n	8002056 <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	2201      	movs	r2, #1
 8001fd2:	631a      	str	r2, [r3, #48]	; 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	2200      	movs	r2, #0
 8001fd8:	635a      	str	r2, [r3, #52]	; 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8001fda:	88fb      	ldrh	r3, [r7, #6]
 8001fdc:	461a      	mov	r2, r3
 8001fde:	68b9      	ldr	r1, [r7, #8]
 8001fe0:	68f8      	ldr	r0, [r7, #12]
 8001fe2:	f000 f9c3 	bl	800236c <UART_Start_Receive_DMA>
 8001fe6:	4603      	mov	r3, r0
 8001fe8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8001fec:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d12c      	bne.n	800204e <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ff8:	2b01      	cmp	r3, #1
 8001ffa:	d125      	bne.n	8002048 <HAL_UARTEx_ReceiveToIdle_DMA+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8001ffc:	2300      	movs	r3, #0
 8001ffe:	613b      	str	r3, [r7, #16]
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	613b      	str	r3, [r7, #16]
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	685b      	ldr	r3, [r3, #4]
 800200e:	613b      	str	r3, [r7, #16]
 8002010:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	330c      	adds	r3, #12
 8002018:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800201a:	69bb      	ldr	r3, [r7, #24]
 800201c:	e853 3f00 	ldrex	r3, [r3]
 8002020:	617b      	str	r3, [r7, #20]
   return(result);
 8002022:	697b      	ldr	r3, [r7, #20]
 8002024:	f043 0310 	orr.w	r3, r3, #16
 8002028:	62bb      	str	r3, [r7, #40]	; 0x28
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	330c      	adds	r3, #12
 8002030:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002032:	627a      	str	r2, [r7, #36]	; 0x24
 8002034:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002036:	6a39      	ldr	r1, [r7, #32]
 8002038:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800203a:	e841 2300 	strex	r3, r2, [r1]
 800203e:	61fb      	str	r3, [r7, #28]
   return(result);
 8002040:	69fb      	ldr	r3, [r7, #28]
 8002042:	2b00      	cmp	r3, #0
 8002044:	d1e5      	bne.n	8002012 <HAL_UARTEx_ReceiveToIdle_DMA+0x6e>
 8002046:	e002      	b.n	800204e <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8002048:	2301      	movs	r3, #1
 800204a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }

    return status;
 800204e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002052:	e000      	b.n	8002056 <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
  }
  else
  {
    return HAL_BUSY;
 8002054:	2302      	movs	r3, #2
  }
}
 8002056:	4618      	mov	r0, r3
 8002058:	3730      	adds	r7, #48	; 0x30
 800205a:	46bd      	mov	sp, r7
 800205c:	bd80      	pop	{r7, pc}

0800205e <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800205e:	b480      	push	{r7}
 8002060:	b083      	sub	sp, #12
 8002062:	af00      	add	r7, sp, #0
 8002064:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8002066:	bf00      	nop
 8002068:	370c      	adds	r7, #12
 800206a:	46bd      	mov	sp, r7
 800206c:	bc80      	pop	{r7}
 800206e:	4770      	bx	lr

08002070 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8002070:	b480      	push	{r7}
 8002072:	b083      	sub	sp, #12
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8002078:	bf00      	nop
 800207a:	370c      	adds	r7, #12
 800207c:	46bd      	mov	sp, r7
 800207e:	bc80      	pop	{r7}
 8002080:	4770      	bx	lr

08002082 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002082:	b480      	push	{r7}
 8002084:	b083      	sub	sp, #12
 8002086:	af00      	add	r7, sp, #0
 8002088:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800208a:	bf00      	nop
 800208c:	370c      	adds	r7, #12
 800208e:	46bd      	mov	sp, r7
 8002090:	bc80      	pop	{r7}
 8002092:	4770      	bx	lr

08002094 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8002094:	b580      	push	{r7, lr}
 8002096:	b09c      	sub	sp, #112	; 0x70
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020a0:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	f003 0320 	and.w	r3, r3, #32
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d172      	bne.n	8002196 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 80020b0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80020b2:	2200      	movs	r2, #0
 80020b4:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80020b6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	330c      	adds	r3, #12
 80020bc:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80020be:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80020c0:	e853 3f00 	ldrex	r3, [r3]
 80020c4:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80020c6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80020c8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80020cc:	66bb      	str	r3, [r7, #104]	; 0x68
 80020ce:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	330c      	adds	r3, #12
 80020d4:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80020d6:	65ba      	str	r2, [r7, #88]	; 0x58
 80020d8:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80020da:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80020dc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80020de:	e841 2300 	strex	r3, r2, [r1]
 80020e2:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80020e4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d1e5      	bne.n	80020b6 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80020ea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	3314      	adds	r3, #20
 80020f0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80020f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80020f4:	e853 3f00 	ldrex	r3, [r3]
 80020f8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80020fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80020fc:	f023 0301 	bic.w	r3, r3, #1
 8002100:	667b      	str	r3, [r7, #100]	; 0x64
 8002102:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	3314      	adds	r3, #20
 8002108:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800210a:	647a      	str	r2, [r7, #68]	; 0x44
 800210c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800210e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002110:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002112:	e841 2300 	strex	r3, r2, [r1]
 8002116:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8002118:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800211a:	2b00      	cmp	r3, #0
 800211c:	d1e5      	bne.n	80020ea <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800211e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	3314      	adds	r3, #20
 8002124:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002126:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002128:	e853 3f00 	ldrex	r3, [r3]
 800212c:	623b      	str	r3, [r7, #32]
   return(result);
 800212e:	6a3b      	ldr	r3, [r7, #32]
 8002130:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002134:	663b      	str	r3, [r7, #96]	; 0x60
 8002136:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	3314      	adds	r3, #20
 800213c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800213e:	633a      	str	r2, [r7, #48]	; 0x30
 8002140:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002142:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002144:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002146:	e841 2300 	strex	r3, r2, [r1]
 800214a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800214c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800214e:	2b00      	cmp	r3, #0
 8002150:	d1e5      	bne.n	800211e <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002152:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002154:	2220      	movs	r2, #32
 8002156:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800215a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800215c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800215e:	2b01      	cmp	r3, #1
 8002160:	d119      	bne.n	8002196 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002162:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	330c      	adds	r3, #12
 8002168:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800216a:	693b      	ldr	r3, [r7, #16]
 800216c:	e853 3f00 	ldrex	r3, [r3]
 8002170:	60fb      	str	r3, [r7, #12]
   return(result);
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	f023 0310 	bic.w	r3, r3, #16
 8002178:	65fb      	str	r3, [r7, #92]	; 0x5c
 800217a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	330c      	adds	r3, #12
 8002180:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8002182:	61fa      	str	r2, [r7, #28]
 8002184:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002186:	69b9      	ldr	r1, [r7, #24]
 8002188:	69fa      	ldr	r2, [r7, #28]
 800218a:	e841 2300 	strex	r3, r2, [r1]
 800218e:	617b      	str	r3, [r7, #20]
   return(result);
 8002190:	697b      	ldr	r3, [r7, #20]
 8002192:	2b00      	cmp	r3, #0
 8002194:	d1e5      	bne.n	8002162 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002196:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002198:	2200      	movs	r2, #0
 800219a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800219c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800219e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021a0:	2b01      	cmp	r3, #1
 80021a2:	d106      	bne.n	80021b2 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80021a4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80021a6:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80021a8:	4619      	mov	r1, r3
 80021aa:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80021ac:	f7fd ffd6 	bl	800015c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80021b0:	e002      	b.n	80021b8 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 80021b2:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80021b4:	f7ff ff53 	bl	800205e <HAL_UART_RxCpltCallback>
}
 80021b8:	bf00      	nop
 80021ba:	3770      	adds	r7, #112	; 0x70
 80021bc:	46bd      	mov	sp, r7
 80021be:	bd80      	pop	{r7, pc}

080021c0 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	b084      	sub	sp, #16
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021cc:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	2201      	movs	r2, #1
 80021d2:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021d8:	2b01      	cmp	r3, #1
 80021da:	d108      	bne.n	80021ee <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80021e0:	085b      	lsrs	r3, r3, #1
 80021e2:	b29b      	uxth	r3, r3
 80021e4:	4619      	mov	r1, r3
 80021e6:	68f8      	ldr	r0, [r7, #12]
 80021e8:	f7fd ffb8 	bl	800015c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80021ec:	e002      	b.n	80021f4 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 80021ee:	68f8      	ldr	r0, [r7, #12]
 80021f0:	f7ff ff3e 	bl	8002070 <HAL_UART_RxHalfCpltCallback>
}
 80021f4:	bf00      	nop
 80021f6:	3710      	adds	r7, #16
 80021f8:	46bd      	mov	sp, r7
 80021fa:	bd80      	pop	{r7, pc}

080021fc <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b084      	sub	sp, #16
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8002204:	2300      	movs	r3, #0
 8002206:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800220c:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800220e:	68bb      	ldr	r3, [r7, #8]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	695b      	ldr	r3, [r3, #20]
 8002214:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002218:	2b00      	cmp	r3, #0
 800221a:	bf14      	ite	ne
 800221c:	2301      	movne	r3, #1
 800221e:	2300      	moveq	r3, #0
 8002220:	b2db      	uxtb	r3, r3
 8002222:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8002224:	68bb      	ldr	r3, [r7, #8]
 8002226:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800222a:	b2db      	uxtb	r3, r3
 800222c:	2b21      	cmp	r3, #33	; 0x21
 800222e:	d108      	bne.n	8002242 <UART_DMAError+0x46>
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	2b00      	cmp	r3, #0
 8002234:	d005      	beq.n	8002242 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8002236:	68bb      	ldr	r3, [r7, #8]
 8002238:	2200      	movs	r2, #0
 800223a:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800223c:	68b8      	ldr	r0, [r7, #8]
 800223e:	f000 f92f 	bl	80024a0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002242:	68bb      	ldr	r3, [r7, #8]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	695b      	ldr	r3, [r3, #20]
 8002248:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800224c:	2b00      	cmp	r3, #0
 800224e:	bf14      	ite	ne
 8002250:	2301      	movne	r3, #1
 8002252:	2300      	moveq	r3, #0
 8002254:	b2db      	uxtb	r3, r3
 8002256:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8002258:	68bb      	ldr	r3, [r7, #8]
 800225a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800225e:	b2db      	uxtb	r3, r3
 8002260:	2b22      	cmp	r3, #34	; 0x22
 8002262:	d108      	bne.n	8002276 <UART_DMAError+0x7a>
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	2b00      	cmp	r3, #0
 8002268:	d005      	beq.n	8002276 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800226a:	68bb      	ldr	r3, [r7, #8]
 800226c:	2200      	movs	r2, #0
 800226e:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8002270:	68b8      	ldr	r0, [r7, #8]
 8002272:	f000 f93c 	bl	80024ee <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8002276:	68bb      	ldr	r3, [r7, #8]
 8002278:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800227a:	f043 0210 	orr.w	r2, r3, #16
 800227e:	68bb      	ldr	r3, [r7, #8]
 8002280:	645a      	str	r2, [r3, #68]	; 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002282:	68b8      	ldr	r0, [r7, #8]
 8002284:	f7ff fefd 	bl	8002082 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002288:	bf00      	nop
 800228a:	3710      	adds	r7, #16
 800228c:	46bd      	mov	sp, r7
 800228e:	bd80      	pop	{r7, pc}

08002290 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	b090      	sub	sp, #64	; 0x40
 8002294:	af00      	add	r7, sp, #0
 8002296:	60f8      	str	r0, [r7, #12]
 8002298:	60b9      	str	r1, [r7, #8]
 800229a:	603b      	str	r3, [r7, #0]
 800229c:	4613      	mov	r3, r2
 800229e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80022a0:	e050      	b.n	8002344 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80022a2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80022a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022a8:	d04c      	beq.n	8002344 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80022aa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d007      	beq.n	80022c0 <UART_WaitOnFlagUntilTimeout+0x30>
 80022b0:	f7fe fb8c 	bl	80009cc <HAL_GetTick>
 80022b4:	4602      	mov	r2, r0
 80022b6:	683b      	ldr	r3, [r7, #0]
 80022b8:	1ad3      	subs	r3, r2, r3
 80022ba:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80022bc:	429a      	cmp	r2, r3
 80022be:	d241      	bcs.n	8002344 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	330c      	adds	r3, #12
 80022c6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80022c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80022ca:	e853 3f00 	ldrex	r3, [r3]
 80022ce:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80022d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022d2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80022d6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	330c      	adds	r3, #12
 80022de:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80022e0:	637a      	str	r2, [r7, #52]	; 0x34
 80022e2:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80022e4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80022e6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80022e8:	e841 2300 	strex	r3, r2, [r1]
 80022ec:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80022ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d1e5      	bne.n	80022c0 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	3314      	adds	r3, #20
 80022fa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80022fc:	697b      	ldr	r3, [r7, #20]
 80022fe:	e853 3f00 	ldrex	r3, [r3]
 8002302:	613b      	str	r3, [r7, #16]
   return(result);
 8002304:	693b      	ldr	r3, [r7, #16]
 8002306:	f023 0301 	bic.w	r3, r3, #1
 800230a:	63bb      	str	r3, [r7, #56]	; 0x38
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	3314      	adds	r3, #20
 8002312:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002314:	623a      	str	r2, [r7, #32]
 8002316:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002318:	69f9      	ldr	r1, [r7, #28]
 800231a:	6a3a      	ldr	r2, [r7, #32]
 800231c:	e841 2300 	strex	r3, r2, [r1]
 8002320:	61bb      	str	r3, [r7, #24]
   return(result);
 8002322:	69bb      	ldr	r3, [r7, #24]
 8002324:	2b00      	cmp	r3, #0
 8002326:	d1e5      	bne.n	80022f4 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	2220      	movs	r2, #32
 800232c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	2220      	movs	r2, #32
 8002334:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	2200      	movs	r2, #0
 800233c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8002340:	2303      	movs	r3, #3
 8002342:	e00f      	b.n	8002364 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	681a      	ldr	r2, [r3, #0]
 800234a:	68bb      	ldr	r3, [r7, #8]
 800234c:	4013      	ands	r3, r2
 800234e:	68ba      	ldr	r2, [r7, #8]
 8002350:	429a      	cmp	r2, r3
 8002352:	bf0c      	ite	eq
 8002354:	2301      	moveq	r3, #1
 8002356:	2300      	movne	r3, #0
 8002358:	b2db      	uxtb	r3, r3
 800235a:	461a      	mov	r2, r3
 800235c:	79fb      	ldrb	r3, [r7, #7]
 800235e:	429a      	cmp	r2, r3
 8002360:	d09f      	beq.n	80022a2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002362:	2300      	movs	r3, #0
}
 8002364:	4618      	mov	r0, r3
 8002366:	3740      	adds	r7, #64	; 0x40
 8002368:	46bd      	mov	sp, r7
 800236a:	bd80      	pop	{r7, pc}

0800236c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800236c:	b580      	push	{r7, lr}
 800236e:	b098      	sub	sp, #96	; 0x60
 8002370:	af00      	add	r7, sp, #0
 8002372:	60f8      	str	r0, [r7, #12]
 8002374:	60b9      	str	r1, [r7, #8]
 8002376:	4613      	mov	r3, r2
 8002378:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800237a:	68ba      	ldr	r2, [r7, #8]
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	88fa      	ldrh	r2, [r7, #6]
 8002384:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	2200      	movs	r2, #0
 800238a:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	2222      	movs	r2, #34	; 0x22
 8002390:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002398:	4a3e      	ldr	r2, [pc, #248]	; (8002494 <UART_Start_Receive_DMA+0x128>)
 800239a:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023a0:	4a3d      	ldr	r2, [pc, #244]	; (8002498 <UART_Start_Receive_DMA+0x12c>)
 80023a2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023a8:	4a3c      	ldr	r2, [pc, #240]	; (800249c <UART_Start_Receive_DMA+0x130>)
 80023aa:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023b0:	2200      	movs	r2, #0
 80023b2:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80023b4:	f107 0308 	add.w	r3, r7, #8
 80023b8:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	3304      	adds	r3, #4
 80023c4:	4619      	mov	r1, r3
 80023c6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80023c8:	681a      	ldr	r2, [r3, #0]
 80023ca:	88fb      	ldrh	r3, [r7, #6]
 80023cc:	f7fe fc94 	bl	8000cf8 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80023d0:	2300      	movs	r3, #0
 80023d2:	613b      	str	r3, [r7, #16]
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	613b      	str	r3, [r7, #16]
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	685b      	ldr	r3, [r3, #4]
 80023e2:	613b      	str	r3, [r7, #16]
 80023e4:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	691b      	ldr	r3, [r3, #16]
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d019      	beq.n	8002422 <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	330c      	adds	r3, #12
 80023f4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80023f6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80023f8:	e853 3f00 	ldrex	r3, [r3]
 80023fc:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80023fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002400:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002404:	65bb      	str	r3, [r7, #88]	; 0x58
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	330c      	adds	r3, #12
 800240c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800240e:	64fa      	str	r2, [r7, #76]	; 0x4c
 8002410:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002412:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8002414:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002416:	e841 2300 	strex	r3, r2, [r1]
 800241a:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800241c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800241e:	2b00      	cmp	r3, #0
 8002420:	d1e5      	bne.n	80023ee <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	3314      	adds	r3, #20
 8002428:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800242a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800242c:	e853 3f00 	ldrex	r3, [r3]
 8002430:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8002432:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002434:	f043 0301 	orr.w	r3, r3, #1
 8002438:	657b      	str	r3, [r7, #84]	; 0x54
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	3314      	adds	r3, #20
 8002440:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8002442:	63ba      	str	r2, [r7, #56]	; 0x38
 8002444:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002446:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8002448:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800244a:	e841 2300 	strex	r3, r2, [r1]
 800244e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8002450:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002452:	2b00      	cmp	r3, #0
 8002454:	d1e5      	bne.n	8002422 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	3314      	adds	r3, #20
 800245c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800245e:	69bb      	ldr	r3, [r7, #24]
 8002460:	e853 3f00 	ldrex	r3, [r3]
 8002464:	617b      	str	r3, [r7, #20]
   return(result);
 8002466:	697b      	ldr	r3, [r7, #20]
 8002468:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800246c:	653b      	str	r3, [r7, #80]	; 0x50
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	3314      	adds	r3, #20
 8002474:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8002476:	627a      	str	r2, [r7, #36]	; 0x24
 8002478:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800247a:	6a39      	ldr	r1, [r7, #32]
 800247c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800247e:	e841 2300 	strex	r3, r2, [r1]
 8002482:	61fb      	str	r3, [r7, #28]
   return(result);
 8002484:	69fb      	ldr	r3, [r7, #28]
 8002486:	2b00      	cmp	r3, #0
 8002488:	d1e5      	bne.n	8002456 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 800248a:	2300      	movs	r3, #0
}
 800248c:	4618      	mov	r0, r3
 800248e:	3760      	adds	r7, #96	; 0x60
 8002490:	46bd      	mov	sp, r7
 8002492:	bd80      	pop	{r7, pc}
 8002494:	08002095 	.word	0x08002095
 8002498:	080021c1 	.word	0x080021c1
 800249c:	080021fd 	.word	0x080021fd

080024a0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80024a0:	b480      	push	{r7}
 80024a2:	b089      	sub	sp, #36	; 0x24
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	330c      	adds	r3, #12
 80024ae:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	e853 3f00 	ldrex	r3, [r3]
 80024b6:	60bb      	str	r3, [r7, #8]
   return(result);
 80024b8:	68bb      	ldr	r3, [r7, #8]
 80024ba:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80024be:	61fb      	str	r3, [r7, #28]
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	330c      	adds	r3, #12
 80024c6:	69fa      	ldr	r2, [r7, #28]
 80024c8:	61ba      	str	r2, [r7, #24]
 80024ca:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80024cc:	6979      	ldr	r1, [r7, #20]
 80024ce:	69ba      	ldr	r2, [r7, #24]
 80024d0:	e841 2300 	strex	r3, r2, [r1]
 80024d4:	613b      	str	r3, [r7, #16]
   return(result);
 80024d6:	693b      	ldr	r3, [r7, #16]
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d1e5      	bne.n	80024a8 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	2220      	movs	r2, #32
 80024e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
}
 80024e4:	bf00      	nop
 80024e6:	3724      	adds	r7, #36	; 0x24
 80024e8:	46bd      	mov	sp, r7
 80024ea:	bc80      	pop	{r7}
 80024ec:	4770      	bx	lr

080024ee <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80024ee:	b480      	push	{r7}
 80024f0:	b095      	sub	sp, #84	; 0x54
 80024f2:	af00      	add	r7, sp, #0
 80024f4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	330c      	adds	r3, #12
 80024fc:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80024fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002500:	e853 3f00 	ldrex	r3, [r3]
 8002504:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8002506:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002508:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800250c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	330c      	adds	r3, #12
 8002514:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002516:	643a      	str	r2, [r7, #64]	; 0x40
 8002518:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800251a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800251c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800251e:	e841 2300 	strex	r3, r2, [r1]
 8002522:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8002524:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002526:	2b00      	cmp	r3, #0
 8002528:	d1e5      	bne.n	80024f6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	3314      	adds	r3, #20
 8002530:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002532:	6a3b      	ldr	r3, [r7, #32]
 8002534:	e853 3f00 	ldrex	r3, [r3]
 8002538:	61fb      	str	r3, [r7, #28]
   return(result);
 800253a:	69fb      	ldr	r3, [r7, #28]
 800253c:	f023 0301 	bic.w	r3, r3, #1
 8002540:	64bb      	str	r3, [r7, #72]	; 0x48
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	3314      	adds	r3, #20
 8002548:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800254a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800254c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800254e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002550:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002552:	e841 2300 	strex	r3, r2, [r1]
 8002556:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002558:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800255a:	2b00      	cmp	r3, #0
 800255c:	d1e5      	bne.n	800252a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002562:	2b01      	cmp	r3, #1
 8002564:	d119      	bne.n	800259a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	330c      	adds	r3, #12
 800256c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	e853 3f00 	ldrex	r3, [r3]
 8002574:	60bb      	str	r3, [r7, #8]
   return(result);
 8002576:	68bb      	ldr	r3, [r7, #8]
 8002578:	f023 0310 	bic.w	r3, r3, #16
 800257c:	647b      	str	r3, [r7, #68]	; 0x44
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	330c      	adds	r3, #12
 8002584:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002586:	61ba      	str	r2, [r7, #24]
 8002588:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800258a:	6979      	ldr	r1, [r7, #20]
 800258c:	69ba      	ldr	r2, [r7, #24]
 800258e:	e841 2300 	strex	r3, r2, [r1]
 8002592:	613b      	str	r3, [r7, #16]
   return(result);
 8002594:	693b      	ldr	r3, [r7, #16]
 8002596:	2b00      	cmp	r3, #0
 8002598:	d1e5      	bne.n	8002566 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	2220      	movs	r2, #32
 800259e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	2200      	movs	r2, #0
 80025a6:	631a      	str	r2, [r3, #48]	; 0x30
}
 80025a8:	bf00      	nop
 80025aa:	3754      	adds	r7, #84	; 0x54
 80025ac:	46bd      	mov	sp, r7
 80025ae:	bc80      	pop	{r7}
 80025b0:	4770      	bx	lr
	...

080025b4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80025b4:	b580      	push	{r7, lr}
 80025b6:	b084      	sub	sp, #16
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	691b      	ldr	r3, [r3, #16]
 80025c2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	68da      	ldr	r2, [r3, #12]
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	430a      	orrs	r2, r1
 80025d0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	689a      	ldr	r2, [r3, #8]
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	691b      	ldr	r3, [r3, #16]
 80025da:	431a      	orrs	r2, r3
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	695b      	ldr	r3, [r3, #20]
 80025e0:	4313      	orrs	r3, r2
 80025e2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	68db      	ldr	r3, [r3, #12]
 80025ea:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80025ee:	f023 030c 	bic.w	r3, r3, #12
 80025f2:	687a      	ldr	r2, [r7, #4]
 80025f4:	6812      	ldr	r2, [r2, #0]
 80025f6:	68b9      	ldr	r1, [r7, #8]
 80025f8:	430b      	orrs	r3, r1
 80025fa:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	695b      	ldr	r3, [r3, #20]
 8002602:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	699a      	ldr	r2, [r3, #24]
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	430a      	orrs	r2, r1
 8002610:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	4a2c      	ldr	r2, [pc, #176]	; (80026c8 <UART_SetConfig+0x114>)
 8002618:	4293      	cmp	r3, r2
 800261a:	d103      	bne.n	8002624 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800261c:	f7ff fa94 	bl	8001b48 <HAL_RCC_GetPCLK2Freq>
 8002620:	60f8      	str	r0, [r7, #12]
 8002622:	e002      	b.n	800262a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002624:	f7ff fa7c 	bl	8001b20 <HAL_RCC_GetPCLK1Freq>
 8002628:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800262a:	68fa      	ldr	r2, [r7, #12]
 800262c:	4613      	mov	r3, r2
 800262e:	009b      	lsls	r3, r3, #2
 8002630:	4413      	add	r3, r2
 8002632:	009a      	lsls	r2, r3, #2
 8002634:	441a      	add	r2, r3
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	685b      	ldr	r3, [r3, #4]
 800263a:	009b      	lsls	r3, r3, #2
 800263c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002640:	4a22      	ldr	r2, [pc, #136]	; (80026cc <UART_SetConfig+0x118>)
 8002642:	fba2 2303 	umull	r2, r3, r2, r3
 8002646:	095b      	lsrs	r3, r3, #5
 8002648:	0119      	lsls	r1, r3, #4
 800264a:	68fa      	ldr	r2, [r7, #12]
 800264c:	4613      	mov	r3, r2
 800264e:	009b      	lsls	r3, r3, #2
 8002650:	4413      	add	r3, r2
 8002652:	009a      	lsls	r2, r3, #2
 8002654:	441a      	add	r2, r3
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	685b      	ldr	r3, [r3, #4]
 800265a:	009b      	lsls	r3, r3, #2
 800265c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002660:	4b1a      	ldr	r3, [pc, #104]	; (80026cc <UART_SetConfig+0x118>)
 8002662:	fba3 0302 	umull	r0, r3, r3, r2
 8002666:	095b      	lsrs	r3, r3, #5
 8002668:	2064      	movs	r0, #100	; 0x64
 800266a:	fb00 f303 	mul.w	r3, r0, r3
 800266e:	1ad3      	subs	r3, r2, r3
 8002670:	011b      	lsls	r3, r3, #4
 8002672:	3332      	adds	r3, #50	; 0x32
 8002674:	4a15      	ldr	r2, [pc, #84]	; (80026cc <UART_SetConfig+0x118>)
 8002676:	fba2 2303 	umull	r2, r3, r2, r3
 800267a:	095b      	lsrs	r3, r3, #5
 800267c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002680:	4419      	add	r1, r3
 8002682:	68fa      	ldr	r2, [r7, #12]
 8002684:	4613      	mov	r3, r2
 8002686:	009b      	lsls	r3, r3, #2
 8002688:	4413      	add	r3, r2
 800268a:	009a      	lsls	r2, r3, #2
 800268c:	441a      	add	r2, r3
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	685b      	ldr	r3, [r3, #4]
 8002692:	009b      	lsls	r3, r3, #2
 8002694:	fbb2 f2f3 	udiv	r2, r2, r3
 8002698:	4b0c      	ldr	r3, [pc, #48]	; (80026cc <UART_SetConfig+0x118>)
 800269a:	fba3 0302 	umull	r0, r3, r3, r2
 800269e:	095b      	lsrs	r3, r3, #5
 80026a0:	2064      	movs	r0, #100	; 0x64
 80026a2:	fb00 f303 	mul.w	r3, r0, r3
 80026a6:	1ad3      	subs	r3, r2, r3
 80026a8:	011b      	lsls	r3, r3, #4
 80026aa:	3332      	adds	r3, #50	; 0x32
 80026ac:	4a07      	ldr	r2, [pc, #28]	; (80026cc <UART_SetConfig+0x118>)
 80026ae:	fba2 2303 	umull	r2, r3, r2, r3
 80026b2:	095b      	lsrs	r3, r3, #5
 80026b4:	f003 020f 	and.w	r2, r3, #15
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	440a      	add	r2, r1
 80026be:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80026c0:	bf00      	nop
 80026c2:	3710      	adds	r7, #16
 80026c4:	46bd      	mov	sp, r7
 80026c6:	bd80      	pop	{r7, pc}
 80026c8:	40013800 	.word	0x40013800
 80026cc:	51eb851f 	.word	0x51eb851f

080026d0 <__errno>:
 80026d0:	4b01      	ldr	r3, [pc, #4]	; (80026d8 <__errno+0x8>)
 80026d2:	6818      	ldr	r0, [r3, #0]
 80026d4:	4770      	bx	lr
 80026d6:	bf00      	nop
 80026d8:	20000014 	.word	0x20000014

080026dc <__libc_init_array>:
 80026dc:	b570      	push	{r4, r5, r6, lr}
 80026de:	2600      	movs	r6, #0
 80026e0:	4d0c      	ldr	r5, [pc, #48]	; (8002714 <__libc_init_array+0x38>)
 80026e2:	4c0d      	ldr	r4, [pc, #52]	; (8002718 <__libc_init_array+0x3c>)
 80026e4:	1b64      	subs	r4, r4, r5
 80026e6:	10a4      	asrs	r4, r4, #2
 80026e8:	42a6      	cmp	r6, r4
 80026ea:	d109      	bne.n	8002700 <__libc_init_array+0x24>
 80026ec:	f001 f960 	bl	80039b0 <_init>
 80026f0:	2600      	movs	r6, #0
 80026f2:	4d0a      	ldr	r5, [pc, #40]	; (800271c <__libc_init_array+0x40>)
 80026f4:	4c0a      	ldr	r4, [pc, #40]	; (8002720 <__libc_init_array+0x44>)
 80026f6:	1b64      	subs	r4, r4, r5
 80026f8:	10a4      	asrs	r4, r4, #2
 80026fa:	42a6      	cmp	r6, r4
 80026fc:	d105      	bne.n	800270a <__libc_init_array+0x2e>
 80026fe:	bd70      	pop	{r4, r5, r6, pc}
 8002700:	f855 3b04 	ldr.w	r3, [r5], #4
 8002704:	4798      	blx	r3
 8002706:	3601      	adds	r6, #1
 8002708:	e7ee      	b.n	80026e8 <__libc_init_array+0xc>
 800270a:	f855 3b04 	ldr.w	r3, [r5], #4
 800270e:	4798      	blx	r3
 8002710:	3601      	adds	r6, #1
 8002712:	e7f2      	b.n	80026fa <__libc_init_array+0x1e>
 8002714:	08003efc 	.word	0x08003efc
 8002718:	08003efc 	.word	0x08003efc
 800271c:	08003efc 	.word	0x08003efc
 8002720:	08003f00 	.word	0x08003f00

08002724 <memcmp>:
 8002724:	b510      	push	{r4, lr}
 8002726:	3901      	subs	r1, #1
 8002728:	4402      	add	r2, r0
 800272a:	4290      	cmp	r0, r2
 800272c:	d101      	bne.n	8002732 <memcmp+0xe>
 800272e:	2000      	movs	r0, #0
 8002730:	e005      	b.n	800273e <memcmp+0x1a>
 8002732:	7803      	ldrb	r3, [r0, #0]
 8002734:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8002738:	42a3      	cmp	r3, r4
 800273a:	d001      	beq.n	8002740 <memcmp+0x1c>
 800273c:	1b18      	subs	r0, r3, r4
 800273e:	bd10      	pop	{r4, pc}
 8002740:	3001      	adds	r0, #1
 8002742:	e7f2      	b.n	800272a <memcmp+0x6>

08002744 <memset>:
 8002744:	4603      	mov	r3, r0
 8002746:	4402      	add	r2, r0
 8002748:	4293      	cmp	r3, r2
 800274a:	d100      	bne.n	800274e <memset+0xa>
 800274c:	4770      	bx	lr
 800274e:	f803 1b01 	strb.w	r1, [r3], #1
 8002752:	e7f9      	b.n	8002748 <memset+0x4>

08002754 <siprintf>:
 8002754:	b40e      	push	{r1, r2, r3}
 8002756:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800275a:	b500      	push	{lr}
 800275c:	b09c      	sub	sp, #112	; 0x70
 800275e:	ab1d      	add	r3, sp, #116	; 0x74
 8002760:	9002      	str	r0, [sp, #8]
 8002762:	9006      	str	r0, [sp, #24]
 8002764:	9107      	str	r1, [sp, #28]
 8002766:	9104      	str	r1, [sp, #16]
 8002768:	4808      	ldr	r0, [pc, #32]	; (800278c <siprintf+0x38>)
 800276a:	4909      	ldr	r1, [pc, #36]	; (8002790 <siprintf+0x3c>)
 800276c:	f853 2b04 	ldr.w	r2, [r3], #4
 8002770:	9105      	str	r1, [sp, #20]
 8002772:	6800      	ldr	r0, [r0, #0]
 8002774:	a902      	add	r1, sp, #8
 8002776:	9301      	str	r3, [sp, #4]
 8002778:	f000 f894 	bl	80028a4 <_svfiprintf_r>
 800277c:	2200      	movs	r2, #0
 800277e:	9b02      	ldr	r3, [sp, #8]
 8002780:	701a      	strb	r2, [r3, #0]
 8002782:	b01c      	add	sp, #112	; 0x70
 8002784:	f85d eb04 	ldr.w	lr, [sp], #4
 8002788:	b003      	add	sp, #12
 800278a:	4770      	bx	lr
 800278c:	20000014 	.word	0x20000014
 8002790:	ffff0208 	.word	0xffff0208

08002794 <siscanf>:
 8002794:	b40e      	push	{r1, r2, r3}
 8002796:	f44f 7201 	mov.w	r2, #516	; 0x204
 800279a:	b530      	push	{r4, r5, lr}
 800279c:	b09c      	sub	sp, #112	; 0x70
 800279e:	ac1f      	add	r4, sp, #124	; 0x7c
 80027a0:	f854 5b04 	ldr.w	r5, [r4], #4
 80027a4:	f8ad 2014 	strh.w	r2, [sp, #20]
 80027a8:	9002      	str	r0, [sp, #8]
 80027aa:	9006      	str	r0, [sp, #24]
 80027ac:	f7fd fcce 	bl	800014c <strlen>
 80027b0:	4b0b      	ldr	r3, [pc, #44]	; (80027e0 <siscanf+0x4c>)
 80027b2:	9003      	str	r0, [sp, #12]
 80027b4:	930b      	str	r3, [sp, #44]	; 0x2c
 80027b6:	2300      	movs	r3, #0
 80027b8:	930f      	str	r3, [sp, #60]	; 0x3c
 80027ba:	9314      	str	r3, [sp, #80]	; 0x50
 80027bc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80027c0:	9007      	str	r0, [sp, #28]
 80027c2:	4808      	ldr	r0, [pc, #32]	; (80027e4 <siscanf+0x50>)
 80027c4:	f8ad 3016 	strh.w	r3, [sp, #22]
 80027c8:	462a      	mov	r2, r5
 80027ca:	4623      	mov	r3, r4
 80027cc:	a902      	add	r1, sp, #8
 80027ce:	6800      	ldr	r0, [r0, #0]
 80027d0:	9401      	str	r4, [sp, #4]
 80027d2:	f000 f9c1 	bl	8002b58 <__ssvfiscanf_r>
 80027d6:	b01c      	add	sp, #112	; 0x70
 80027d8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80027dc:	b003      	add	sp, #12
 80027de:	4770      	bx	lr
 80027e0:	080027e9 	.word	0x080027e9
 80027e4:	20000014 	.word	0x20000014

080027e8 <__seofread>:
 80027e8:	2000      	movs	r0, #0
 80027ea:	4770      	bx	lr

080027ec <__ssputs_r>:
 80027ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80027f0:	688e      	ldr	r6, [r1, #8]
 80027f2:	4682      	mov	sl, r0
 80027f4:	429e      	cmp	r6, r3
 80027f6:	460c      	mov	r4, r1
 80027f8:	4690      	mov	r8, r2
 80027fa:	461f      	mov	r7, r3
 80027fc:	d838      	bhi.n	8002870 <__ssputs_r+0x84>
 80027fe:	898a      	ldrh	r2, [r1, #12]
 8002800:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8002804:	d032      	beq.n	800286c <__ssputs_r+0x80>
 8002806:	6825      	ldr	r5, [r4, #0]
 8002808:	6909      	ldr	r1, [r1, #16]
 800280a:	3301      	adds	r3, #1
 800280c:	eba5 0901 	sub.w	r9, r5, r1
 8002810:	6965      	ldr	r5, [r4, #20]
 8002812:	444b      	add	r3, r9
 8002814:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002818:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800281c:	106d      	asrs	r5, r5, #1
 800281e:	429d      	cmp	r5, r3
 8002820:	bf38      	it	cc
 8002822:	461d      	movcc	r5, r3
 8002824:	0553      	lsls	r3, r2, #21
 8002826:	d531      	bpl.n	800288c <__ssputs_r+0xa0>
 8002828:	4629      	mov	r1, r5
 800282a:	f000 fff9 	bl	8003820 <_malloc_r>
 800282e:	4606      	mov	r6, r0
 8002830:	b950      	cbnz	r0, 8002848 <__ssputs_r+0x5c>
 8002832:	230c      	movs	r3, #12
 8002834:	f04f 30ff 	mov.w	r0, #4294967295
 8002838:	f8ca 3000 	str.w	r3, [sl]
 800283c:	89a3      	ldrh	r3, [r4, #12]
 800283e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002842:	81a3      	strh	r3, [r4, #12]
 8002844:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002848:	464a      	mov	r2, r9
 800284a:	6921      	ldr	r1, [r4, #16]
 800284c:	f000 ff58 	bl	8003700 <memcpy>
 8002850:	89a3      	ldrh	r3, [r4, #12]
 8002852:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8002856:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800285a:	81a3      	strh	r3, [r4, #12]
 800285c:	6126      	str	r6, [r4, #16]
 800285e:	444e      	add	r6, r9
 8002860:	6026      	str	r6, [r4, #0]
 8002862:	463e      	mov	r6, r7
 8002864:	6165      	str	r5, [r4, #20]
 8002866:	eba5 0509 	sub.w	r5, r5, r9
 800286a:	60a5      	str	r5, [r4, #8]
 800286c:	42be      	cmp	r6, r7
 800286e:	d900      	bls.n	8002872 <__ssputs_r+0x86>
 8002870:	463e      	mov	r6, r7
 8002872:	4632      	mov	r2, r6
 8002874:	4641      	mov	r1, r8
 8002876:	6820      	ldr	r0, [r4, #0]
 8002878:	f000 ff50 	bl	800371c <memmove>
 800287c:	68a3      	ldr	r3, [r4, #8]
 800287e:	2000      	movs	r0, #0
 8002880:	1b9b      	subs	r3, r3, r6
 8002882:	60a3      	str	r3, [r4, #8]
 8002884:	6823      	ldr	r3, [r4, #0]
 8002886:	4433      	add	r3, r6
 8002888:	6023      	str	r3, [r4, #0]
 800288a:	e7db      	b.n	8002844 <__ssputs_r+0x58>
 800288c:	462a      	mov	r2, r5
 800288e:	f001 f83b 	bl	8003908 <_realloc_r>
 8002892:	4606      	mov	r6, r0
 8002894:	2800      	cmp	r0, #0
 8002896:	d1e1      	bne.n	800285c <__ssputs_r+0x70>
 8002898:	4650      	mov	r0, sl
 800289a:	6921      	ldr	r1, [r4, #16]
 800289c:	f000 ff58 	bl	8003750 <_free_r>
 80028a0:	e7c7      	b.n	8002832 <__ssputs_r+0x46>
	...

080028a4 <_svfiprintf_r>:
 80028a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80028a8:	4698      	mov	r8, r3
 80028aa:	898b      	ldrh	r3, [r1, #12]
 80028ac:	4607      	mov	r7, r0
 80028ae:	061b      	lsls	r3, r3, #24
 80028b0:	460d      	mov	r5, r1
 80028b2:	4614      	mov	r4, r2
 80028b4:	b09d      	sub	sp, #116	; 0x74
 80028b6:	d50e      	bpl.n	80028d6 <_svfiprintf_r+0x32>
 80028b8:	690b      	ldr	r3, [r1, #16]
 80028ba:	b963      	cbnz	r3, 80028d6 <_svfiprintf_r+0x32>
 80028bc:	2140      	movs	r1, #64	; 0x40
 80028be:	f000 ffaf 	bl	8003820 <_malloc_r>
 80028c2:	6028      	str	r0, [r5, #0]
 80028c4:	6128      	str	r0, [r5, #16]
 80028c6:	b920      	cbnz	r0, 80028d2 <_svfiprintf_r+0x2e>
 80028c8:	230c      	movs	r3, #12
 80028ca:	603b      	str	r3, [r7, #0]
 80028cc:	f04f 30ff 	mov.w	r0, #4294967295
 80028d0:	e0d1      	b.n	8002a76 <_svfiprintf_r+0x1d2>
 80028d2:	2340      	movs	r3, #64	; 0x40
 80028d4:	616b      	str	r3, [r5, #20]
 80028d6:	2300      	movs	r3, #0
 80028d8:	9309      	str	r3, [sp, #36]	; 0x24
 80028da:	2320      	movs	r3, #32
 80028dc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80028e0:	2330      	movs	r3, #48	; 0x30
 80028e2:	f04f 0901 	mov.w	r9, #1
 80028e6:	f8cd 800c 	str.w	r8, [sp, #12]
 80028ea:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8002a90 <_svfiprintf_r+0x1ec>
 80028ee:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80028f2:	4623      	mov	r3, r4
 80028f4:	469a      	mov	sl, r3
 80028f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80028fa:	b10a      	cbz	r2, 8002900 <_svfiprintf_r+0x5c>
 80028fc:	2a25      	cmp	r2, #37	; 0x25
 80028fe:	d1f9      	bne.n	80028f4 <_svfiprintf_r+0x50>
 8002900:	ebba 0b04 	subs.w	fp, sl, r4
 8002904:	d00b      	beq.n	800291e <_svfiprintf_r+0x7a>
 8002906:	465b      	mov	r3, fp
 8002908:	4622      	mov	r2, r4
 800290a:	4629      	mov	r1, r5
 800290c:	4638      	mov	r0, r7
 800290e:	f7ff ff6d 	bl	80027ec <__ssputs_r>
 8002912:	3001      	adds	r0, #1
 8002914:	f000 80aa 	beq.w	8002a6c <_svfiprintf_r+0x1c8>
 8002918:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800291a:	445a      	add	r2, fp
 800291c:	9209      	str	r2, [sp, #36]	; 0x24
 800291e:	f89a 3000 	ldrb.w	r3, [sl]
 8002922:	2b00      	cmp	r3, #0
 8002924:	f000 80a2 	beq.w	8002a6c <_svfiprintf_r+0x1c8>
 8002928:	2300      	movs	r3, #0
 800292a:	f04f 32ff 	mov.w	r2, #4294967295
 800292e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002932:	f10a 0a01 	add.w	sl, sl, #1
 8002936:	9304      	str	r3, [sp, #16]
 8002938:	9307      	str	r3, [sp, #28]
 800293a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800293e:	931a      	str	r3, [sp, #104]	; 0x68
 8002940:	4654      	mov	r4, sl
 8002942:	2205      	movs	r2, #5
 8002944:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002948:	4851      	ldr	r0, [pc, #324]	; (8002a90 <_svfiprintf_r+0x1ec>)
 800294a:	f000 fecb 	bl	80036e4 <memchr>
 800294e:	9a04      	ldr	r2, [sp, #16]
 8002950:	b9d8      	cbnz	r0, 800298a <_svfiprintf_r+0xe6>
 8002952:	06d0      	lsls	r0, r2, #27
 8002954:	bf44      	itt	mi
 8002956:	2320      	movmi	r3, #32
 8002958:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800295c:	0711      	lsls	r1, r2, #28
 800295e:	bf44      	itt	mi
 8002960:	232b      	movmi	r3, #43	; 0x2b
 8002962:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002966:	f89a 3000 	ldrb.w	r3, [sl]
 800296a:	2b2a      	cmp	r3, #42	; 0x2a
 800296c:	d015      	beq.n	800299a <_svfiprintf_r+0xf6>
 800296e:	4654      	mov	r4, sl
 8002970:	2000      	movs	r0, #0
 8002972:	f04f 0c0a 	mov.w	ip, #10
 8002976:	9a07      	ldr	r2, [sp, #28]
 8002978:	4621      	mov	r1, r4
 800297a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800297e:	3b30      	subs	r3, #48	; 0x30
 8002980:	2b09      	cmp	r3, #9
 8002982:	d94e      	bls.n	8002a22 <_svfiprintf_r+0x17e>
 8002984:	b1b0      	cbz	r0, 80029b4 <_svfiprintf_r+0x110>
 8002986:	9207      	str	r2, [sp, #28]
 8002988:	e014      	b.n	80029b4 <_svfiprintf_r+0x110>
 800298a:	eba0 0308 	sub.w	r3, r0, r8
 800298e:	fa09 f303 	lsl.w	r3, r9, r3
 8002992:	4313      	orrs	r3, r2
 8002994:	46a2      	mov	sl, r4
 8002996:	9304      	str	r3, [sp, #16]
 8002998:	e7d2      	b.n	8002940 <_svfiprintf_r+0x9c>
 800299a:	9b03      	ldr	r3, [sp, #12]
 800299c:	1d19      	adds	r1, r3, #4
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	9103      	str	r1, [sp, #12]
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	bfbb      	ittet	lt
 80029a6:	425b      	neglt	r3, r3
 80029a8:	f042 0202 	orrlt.w	r2, r2, #2
 80029ac:	9307      	strge	r3, [sp, #28]
 80029ae:	9307      	strlt	r3, [sp, #28]
 80029b0:	bfb8      	it	lt
 80029b2:	9204      	strlt	r2, [sp, #16]
 80029b4:	7823      	ldrb	r3, [r4, #0]
 80029b6:	2b2e      	cmp	r3, #46	; 0x2e
 80029b8:	d10c      	bne.n	80029d4 <_svfiprintf_r+0x130>
 80029ba:	7863      	ldrb	r3, [r4, #1]
 80029bc:	2b2a      	cmp	r3, #42	; 0x2a
 80029be:	d135      	bne.n	8002a2c <_svfiprintf_r+0x188>
 80029c0:	9b03      	ldr	r3, [sp, #12]
 80029c2:	3402      	adds	r4, #2
 80029c4:	1d1a      	adds	r2, r3, #4
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	9203      	str	r2, [sp, #12]
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	bfb8      	it	lt
 80029ce:	f04f 33ff 	movlt.w	r3, #4294967295
 80029d2:	9305      	str	r3, [sp, #20]
 80029d4:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8002a94 <_svfiprintf_r+0x1f0>
 80029d8:	2203      	movs	r2, #3
 80029da:	4650      	mov	r0, sl
 80029dc:	7821      	ldrb	r1, [r4, #0]
 80029de:	f000 fe81 	bl	80036e4 <memchr>
 80029e2:	b140      	cbz	r0, 80029f6 <_svfiprintf_r+0x152>
 80029e4:	2340      	movs	r3, #64	; 0x40
 80029e6:	eba0 000a 	sub.w	r0, r0, sl
 80029ea:	fa03 f000 	lsl.w	r0, r3, r0
 80029ee:	9b04      	ldr	r3, [sp, #16]
 80029f0:	3401      	adds	r4, #1
 80029f2:	4303      	orrs	r3, r0
 80029f4:	9304      	str	r3, [sp, #16]
 80029f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80029fa:	2206      	movs	r2, #6
 80029fc:	4826      	ldr	r0, [pc, #152]	; (8002a98 <_svfiprintf_r+0x1f4>)
 80029fe:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002a02:	f000 fe6f 	bl	80036e4 <memchr>
 8002a06:	2800      	cmp	r0, #0
 8002a08:	d038      	beq.n	8002a7c <_svfiprintf_r+0x1d8>
 8002a0a:	4b24      	ldr	r3, [pc, #144]	; (8002a9c <_svfiprintf_r+0x1f8>)
 8002a0c:	bb1b      	cbnz	r3, 8002a56 <_svfiprintf_r+0x1b2>
 8002a0e:	9b03      	ldr	r3, [sp, #12]
 8002a10:	3307      	adds	r3, #7
 8002a12:	f023 0307 	bic.w	r3, r3, #7
 8002a16:	3308      	adds	r3, #8
 8002a18:	9303      	str	r3, [sp, #12]
 8002a1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002a1c:	4433      	add	r3, r6
 8002a1e:	9309      	str	r3, [sp, #36]	; 0x24
 8002a20:	e767      	b.n	80028f2 <_svfiprintf_r+0x4e>
 8002a22:	460c      	mov	r4, r1
 8002a24:	2001      	movs	r0, #1
 8002a26:	fb0c 3202 	mla	r2, ip, r2, r3
 8002a2a:	e7a5      	b.n	8002978 <_svfiprintf_r+0xd4>
 8002a2c:	2300      	movs	r3, #0
 8002a2e:	f04f 0c0a 	mov.w	ip, #10
 8002a32:	4619      	mov	r1, r3
 8002a34:	3401      	adds	r4, #1
 8002a36:	9305      	str	r3, [sp, #20]
 8002a38:	4620      	mov	r0, r4
 8002a3a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002a3e:	3a30      	subs	r2, #48	; 0x30
 8002a40:	2a09      	cmp	r2, #9
 8002a42:	d903      	bls.n	8002a4c <_svfiprintf_r+0x1a8>
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d0c5      	beq.n	80029d4 <_svfiprintf_r+0x130>
 8002a48:	9105      	str	r1, [sp, #20]
 8002a4a:	e7c3      	b.n	80029d4 <_svfiprintf_r+0x130>
 8002a4c:	4604      	mov	r4, r0
 8002a4e:	2301      	movs	r3, #1
 8002a50:	fb0c 2101 	mla	r1, ip, r1, r2
 8002a54:	e7f0      	b.n	8002a38 <_svfiprintf_r+0x194>
 8002a56:	ab03      	add	r3, sp, #12
 8002a58:	9300      	str	r3, [sp, #0]
 8002a5a:	462a      	mov	r2, r5
 8002a5c:	4638      	mov	r0, r7
 8002a5e:	4b10      	ldr	r3, [pc, #64]	; (8002aa0 <_svfiprintf_r+0x1fc>)
 8002a60:	a904      	add	r1, sp, #16
 8002a62:	f3af 8000 	nop.w
 8002a66:	1c42      	adds	r2, r0, #1
 8002a68:	4606      	mov	r6, r0
 8002a6a:	d1d6      	bne.n	8002a1a <_svfiprintf_r+0x176>
 8002a6c:	89ab      	ldrh	r3, [r5, #12]
 8002a6e:	065b      	lsls	r3, r3, #25
 8002a70:	f53f af2c 	bmi.w	80028cc <_svfiprintf_r+0x28>
 8002a74:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002a76:	b01d      	add	sp, #116	; 0x74
 8002a78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002a7c:	ab03      	add	r3, sp, #12
 8002a7e:	9300      	str	r3, [sp, #0]
 8002a80:	462a      	mov	r2, r5
 8002a82:	4638      	mov	r0, r7
 8002a84:	4b06      	ldr	r3, [pc, #24]	; (8002aa0 <_svfiprintf_r+0x1fc>)
 8002a86:	a904      	add	r1, sp, #16
 8002a88:	f000 fa50 	bl	8002f2c <_printf_i>
 8002a8c:	e7eb      	b.n	8002a66 <_svfiprintf_r+0x1c2>
 8002a8e:	bf00      	nop
 8002a90:	08003d4a 	.word	0x08003d4a
 8002a94:	08003d50 	.word	0x08003d50
 8002a98:	08003d54 	.word	0x08003d54
 8002a9c:	00000000 	.word	0x00000000
 8002aa0:	080027ed 	.word	0x080027ed

08002aa4 <_sungetc_r>:
 8002aa4:	b538      	push	{r3, r4, r5, lr}
 8002aa6:	1c4b      	adds	r3, r1, #1
 8002aa8:	4614      	mov	r4, r2
 8002aaa:	d103      	bne.n	8002ab4 <_sungetc_r+0x10>
 8002aac:	f04f 35ff 	mov.w	r5, #4294967295
 8002ab0:	4628      	mov	r0, r5
 8002ab2:	bd38      	pop	{r3, r4, r5, pc}
 8002ab4:	8993      	ldrh	r3, [r2, #12]
 8002ab6:	b2cd      	uxtb	r5, r1
 8002ab8:	f023 0320 	bic.w	r3, r3, #32
 8002abc:	8193      	strh	r3, [r2, #12]
 8002abe:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002ac0:	6852      	ldr	r2, [r2, #4]
 8002ac2:	b18b      	cbz	r3, 8002ae8 <_sungetc_r+0x44>
 8002ac4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002ac6:	4293      	cmp	r3, r2
 8002ac8:	dd08      	ble.n	8002adc <_sungetc_r+0x38>
 8002aca:	6823      	ldr	r3, [r4, #0]
 8002acc:	1e5a      	subs	r2, r3, #1
 8002ace:	6022      	str	r2, [r4, #0]
 8002ad0:	f803 5c01 	strb.w	r5, [r3, #-1]
 8002ad4:	6863      	ldr	r3, [r4, #4]
 8002ad6:	3301      	adds	r3, #1
 8002ad8:	6063      	str	r3, [r4, #4]
 8002ada:	e7e9      	b.n	8002ab0 <_sungetc_r+0xc>
 8002adc:	4621      	mov	r1, r4
 8002ade:	f000 fdc7 	bl	8003670 <__submore>
 8002ae2:	2800      	cmp	r0, #0
 8002ae4:	d0f1      	beq.n	8002aca <_sungetc_r+0x26>
 8002ae6:	e7e1      	b.n	8002aac <_sungetc_r+0x8>
 8002ae8:	6921      	ldr	r1, [r4, #16]
 8002aea:	6823      	ldr	r3, [r4, #0]
 8002aec:	b151      	cbz	r1, 8002b04 <_sungetc_r+0x60>
 8002aee:	4299      	cmp	r1, r3
 8002af0:	d208      	bcs.n	8002b04 <_sungetc_r+0x60>
 8002af2:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8002af6:	42a9      	cmp	r1, r5
 8002af8:	d104      	bne.n	8002b04 <_sungetc_r+0x60>
 8002afa:	3b01      	subs	r3, #1
 8002afc:	3201      	adds	r2, #1
 8002afe:	6023      	str	r3, [r4, #0]
 8002b00:	6062      	str	r2, [r4, #4]
 8002b02:	e7d5      	b.n	8002ab0 <_sungetc_r+0xc>
 8002b04:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8002b08:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002b0c:	6363      	str	r3, [r4, #52]	; 0x34
 8002b0e:	2303      	movs	r3, #3
 8002b10:	63a3      	str	r3, [r4, #56]	; 0x38
 8002b12:	4623      	mov	r3, r4
 8002b14:	f803 5f46 	strb.w	r5, [r3, #70]!
 8002b18:	6023      	str	r3, [r4, #0]
 8002b1a:	2301      	movs	r3, #1
 8002b1c:	e7dc      	b.n	8002ad8 <_sungetc_r+0x34>

08002b1e <__ssrefill_r>:
 8002b1e:	b510      	push	{r4, lr}
 8002b20:	460c      	mov	r4, r1
 8002b22:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8002b24:	b169      	cbz	r1, 8002b42 <__ssrefill_r+0x24>
 8002b26:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002b2a:	4299      	cmp	r1, r3
 8002b2c:	d001      	beq.n	8002b32 <__ssrefill_r+0x14>
 8002b2e:	f000 fe0f 	bl	8003750 <_free_r>
 8002b32:	2000      	movs	r0, #0
 8002b34:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002b36:	6360      	str	r0, [r4, #52]	; 0x34
 8002b38:	6063      	str	r3, [r4, #4]
 8002b3a:	b113      	cbz	r3, 8002b42 <__ssrefill_r+0x24>
 8002b3c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002b3e:	6023      	str	r3, [r4, #0]
 8002b40:	bd10      	pop	{r4, pc}
 8002b42:	6923      	ldr	r3, [r4, #16]
 8002b44:	f04f 30ff 	mov.w	r0, #4294967295
 8002b48:	6023      	str	r3, [r4, #0]
 8002b4a:	2300      	movs	r3, #0
 8002b4c:	6063      	str	r3, [r4, #4]
 8002b4e:	89a3      	ldrh	r3, [r4, #12]
 8002b50:	f043 0320 	orr.w	r3, r3, #32
 8002b54:	81a3      	strh	r3, [r4, #12]
 8002b56:	e7f3      	b.n	8002b40 <__ssrefill_r+0x22>

08002b58 <__ssvfiscanf_r>:
 8002b58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002b5c:	460c      	mov	r4, r1
 8002b5e:	2100      	movs	r1, #0
 8002b60:	4606      	mov	r6, r0
 8002b62:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 8002b66:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 8002b6a:	49a7      	ldr	r1, [pc, #668]	; (8002e08 <__ssvfiscanf_r+0x2b0>)
 8002b6c:	f10d 0804 	add.w	r8, sp, #4
 8002b70:	91a0      	str	r1, [sp, #640]	; 0x280
 8002b72:	49a6      	ldr	r1, [pc, #664]	; (8002e0c <__ssvfiscanf_r+0x2b4>)
 8002b74:	4fa6      	ldr	r7, [pc, #664]	; (8002e10 <__ssvfiscanf_r+0x2b8>)
 8002b76:	f8df 929c 	ldr.w	r9, [pc, #668]	; 8002e14 <__ssvfiscanf_r+0x2bc>
 8002b7a:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8002b7e:	91a1      	str	r1, [sp, #644]	; 0x284
 8002b80:	9300      	str	r3, [sp, #0]
 8002b82:	7813      	ldrb	r3, [r2, #0]
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	f000 815c 	beq.w	8002e42 <__ssvfiscanf_r+0x2ea>
 8002b8a:	5dd9      	ldrb	r1, [r3, r7]
 8002b8c:	1c55      	adds	r5, r2, #1
 8002b8e:	f011 0108 	ands.w	r1, r1, #8
 8002b92:	d019      	beq.n	8002bc8 <__ssvfiscanf_r+0x70>
 8002b94:	6863      	ldr	r3, [r4, #4]
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	dd0f      	ble.n	8002bba <__ssvfiscanf_r+0x62>
 8002b9a:	6823      	ldr	r3, [r4, #0]
 8002b9c:	781a      	ldrb	r2, [r3, #0]
 8002b9e:	5cba      	ldrb	r2, [r7, r2]
 8002ba0:	0712      	lsls	r2, r2, #28
 8002ba2:	d401      	bmi.n	8002ba8 <__ssvfiscanf_r+0x50>
 8002ba4:	462a      	mov	r2, r5
 8002ba6:	e7ec      	b.n	8002b82 <__ssvfiscanf_r+0x2a>
 8002ba8:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8002baa:	3301      	adds	r3, #1
 8002bac:	3201      	adds	r2, #1
 8002bae:	9245      	str	r2, [sp, #276]	; 0x114
 8002bb0:	6862      	ldr	r2, [r4, #4]
 8002bb2:	6023      	str	r3, [r4, #0]
 8002bb4:	3a01      	subs	r2, #1
 8002bb6:	6062      	str	r2, [r4, #4]
 8002bb8:	e7ec      	b.n	8002b94 <__ssvfiscanf_r+0x3c>
 8002bba:	4621      	mov	r1, r4
 8002bbc:	4630      	mov	r0, r6
 8002bbe:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8002bc0:	4798      	blx	r3
 8002bc2:	2800      	cmp	r0, #0
 8002bc4:	d0e9      	beq.n	8002b9a <__ssvfiscanf_r+0x42>
 8002bc6:	e7ed      	b.n	8002ba4 <__ssvfiscanf_r+0x4c>
 8002bc8:	2b25      	cmp	r3, #37	; 0x25
 8002bca:	d012      	beq.n	8002bf2 <__ssvfiscanf_r+0x9a>
 8002bcc:	469a      	mov	sl, r3
 8002bce:	6863      	ldr	r3, [r4, #4]
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	f340 8094 	ble.w	8002cfe <__ssvfiscanf_r+0x1a6>
 8002bd6:	6822      	ldr	r2, [r4, #0]
 8002bd8:	7813      	ldrb	r3, [r2, #0]
 8002bda:	4553      	cmp	r3, sl
 8002bdc:	f040 8131 	bne.w	8002e42 <__ssvfiscanf_r+0x2ea>
 8002be0:	6863      	ldr	r3, [r4, #4]
 8002be2:	3201      	adds	r2, #1
 8002be4:	3b01      	subs	r3, #1
 8002be6:	6063      	str	r3, [r4, #4]
 8002be8:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8002bea:	6022      	str	r2, [r4, #0]
 8002bec:	3301      	adds	r3, #1
 8002bee:	9345      	str	r3, [sp, #276]	; 0x114
 8002bf0:	e7d8      	b.n	8002ba4 <__ssvfiscanf_r+0x4c>
 8002bf2:	9141      	str	r1, [sp, #260]	; 0x104
 8002bf4:	9143      	str	r1, [sp, #268]	; 0x10c
 8002bf6:	7853      	ldrb	r3, [r2, #1]
 8002bf8:	2b2a      	cmp	r3, #42	; 0x2a
 8002bfa:	bf04      	itt	eq
 8002bfc:	2310      	moveq	r3, #16
 8002bfe:	1c95      	addeq	r5, r2, #2
 8002c00:	f04f 020a 	mov.w	r2, #10
 8002c04:	bf08      	it	eq
 8002c06:	9341      	streq	r3, [sp, #260]	; 0x104
 8002c08:	46aa      	mov	sl, r5
 8002c0a:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8002c0e:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 8002c12:	2b09      	cmp	r3, #9
 8002c14:	d91d      	bls.n	8002c52 <__ssvfiscanf_r+0xfa>
 8002c16:	2203      	movs	r2, #3
 8002c18:	487e      	ldr	r0, [pc, #504]	; (8002e14 <__ssvfiscanf_r+0x2bc>)
 8002c1a:	f000 fd63 	bl	80036e4 <memchr>
 8002c1e:	b140      	cbz	r0, 8002c32 <__ssvfiscanf_r+0xda>
 8002c20:	2301      	movs	r3, #1
 8002c22:	4655      	mov	r5, sl
 8002c24:	eba0 0009 	sub.w	r0, r0, r9
 8002c28:	fa03 f000 	lsl.w	r0, r3, r0
 8002c2c:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8002c2e:	4318      	orrs	r0, r3
 8002c30:	9041      	str	r0, [sp, #260]	; 0x104
 8002c32:	f815 3b01 	ldrb.w	r3, [r5], #1
 8002c36:	2b78      	cmp	r3, #120	; 0x78
 8002c38:	d806      	bhi.n	8002c48 <__ssvfiscanf_r+0xf0>
 8002c3a:	2b57      	cmp	r3, #87	; 0x57
 8002c3c:	d810      	bhi.n	8002c60 <__ssvfiscanf_r+0x108>
 8002c3e:	2b25      	cmp	r3, #37	; 0x25
 8002c40:	d0c4      	beq.n	8002bcc <__ssvfiscanf_r+0x74>
 8002c42:	d857      	bhi.n	8002cf4 <__ssvfiscanf_r+0x19c>
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d065      	beq.n	8002d14 <__ssvfiscanf_r+0x1bc>
 8002c48:	2303      	movs	r3, #3
 8002c4a:	9347      	str	r3, [sp, #284]	; 0x11c
 8002c4c:	230a      	movs	r3, #10
 8002c4e:	9342      	str	r3, [sp, #264]	; 0x108
 8002c50:	e072      	b.n	8002d38 <__ssvfiscanf_r+0x1e0>
 8002c52:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8002c54:	4655      	mov	r5, sl
 8002c56:	fb02 1103 	mla	r1, r2, r3, r1
 8002c5a:	3930      	subs	r1, #48	; 0x30
 8002c5c:	9143      	str	r1, [sp, #268]	; 0x10c
 8002c5e:	e7d3      	b.n	8002c08 <__ssvfiscanf_r+0xb0>
 8002c60:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 8002c64:	2a20      	cmp	r2, #32
 8002c66:	d8ef      	bhi.n	8002c48 <__ssvfiscanf_r+0xf0>
 8002c68:	a101      	add	r1, pc, #4	; (adr r1, 8002c70 <__ssvfiscanf_r+0x118>)
 8002c6a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8002c6e:	bf00      	nop
 8002c70:	08002d23 	.word	0x08002d23
 8002c74:	08002c49 	.word	0x08002c49
 8002c78:	08002c49 	.word	0x08002c49
 8002c7c:	08002d81 	.word	0x08002d81
 8002c80:	08002c49 	.word	0x08002c49
 8002c84:	08002c49 	.word	0x08002c49
 8002c88:	08002c49 	.word	0x08002c49
 8002c8c:	08002c49 	.word	0x08002c49
 8002c90:	08002c49 	.word	0x08002c49
 8002c94:	08002c49 	.word	0x08002c49
 8002c98:	08002c49 	.word	0x08002c49
 8002c9c:	08002d97 	.word	0x08002d97
 8002ca0:	08002d6d 	.word	0x08002d6d
 8002ca4:	08002cfb 	.word	0x08002cfb
 8002ca8:	08002cfb 	.word	0x08002cfb
 8002cac:	08002cfb 	.word	0x08002cfb
 8002cb0:	08002c49 	.word	0x08002c49
 8002cb4:	08002d71 	.word	0x08002d71
 8002cb8:	08002c49 	.word	0x08002c49
 8002cbc:	08002c49 	.word	0x08002c49
 8002cc0:	08002c49 	.word	0x08002c49
 8002cc4:	08002c49 	.word	0x08002c49
 8002cc8:	08002da7 	.word	0x08002da7
 8002ccc:	08002d79 	.word	0x08002d79
 8002cd0:	08002d1b 	.word	0x08002d1b
 8002cd4:	08002c49 	.word	0x08002c49
 8002cd8:	08002c49 	.word	0x08002c49
 8002cdc:	08002da3 	.word	0x08002da3
 8002ce0:	08002c49 	.word	0x08002c49
 8002ce4:	08002d6d 	.word	0x08002d6d
 8002ce8:	08002c49 	.word	0x08002c49
 8002cec:	08002c49 	.word	0x08002c49
 8002cf0:	08002d23 	.word	0x08002d23
 8002cf4:	3b45      	subs	r3, #69	; 0x45
 8002cf6:	2b02      	cmp	r3, #2
 8002cf8:	d8a6      	bhi.n	8002c48 <__ssvfiscanf_r+0xf0>
 8002cfa:	2305      	movs	r3, #5
 8002cfc:	e01b      	b.n	8002d36 <__ssvfiscanf_r+0x1de>
 8002cfe:	4621      	mov	r1, r4
 8002d00:	4630      	mov	r0, r6
 8002d02:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8002d04:	4798      	blx	r3
 8002d06:	2800      	cmp	r0, #0
 8002d08:	f43f af65 	beq.w	8002bd6 <__ssvfiscanf_r+0x7e>
 8002d0c:	9844      	ldr	r0, [sp, #272]	; 0x110
 8002d0e:	2800      	cmp	r0, #0
 8002d10:	f040 808d 	bne.w	8002e2e <__ssvfiscanf_r+0x2d6>
 8002d14:	f04f 30ff 	mov.w	r0, #4294967295
 8002d18:	e08f      	b.n	8002e3a <__ssvfiscanf_r+0x2e2>
 8002d1a:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8002d1c:	f042 0220 	orr.w	r2, r2, #32
 8002d20:	9241      	str	r2, [sp, #260]	; 0x104
 8002d22:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8002d24:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002d28:	9241      	str	r2, [sp, #260]	; 0x104
 8002d2a:	2210      	movs	r2, #16
 8002d2c:	2b6f      	cmp	r3, #111	; 0x6f
 8002d2e:	bf34      	ite	cc
 8002d30:	2303      	movcc	r3, #3
 8002d32:	2304      	movcs	r3, #4
 8002d34:	9242      	str	r2, [sp, #264]	; 0x108
 8002d36:	9347      	str	r3, [sp, #284]	; 0x11c
 8002d38:	6863      	ldr	r3, [r4, #4]
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	dd42      	ble.n	8002dc4 <__ssvfiscanf_r+0x26c>
 8002d3e:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8002d40:	0659      	lsls	r1, r3, #25
 8002d42:	d404      	bmi.n	8002d4e <__ssvfiscanf_r+0x1f6>
 8002d44:	6823      	ldr	r3, [r4, #0]
 8002d46:	781a      	ldrb	r2, [r3, #0]
 8002d48:	5cba      	ldrb	r2, [r7, r2]
 8002d4a:	0712      	lsls	r2, r2, #28
 8002d4c:	d441      	bmi.n	8002dd2 <__ssvfiscanf_r+0x27a>
 8002d4e:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8002d50:	2b02      	cmp	r3, #2
 8002d52:	dc50      	bgt.n	8002df6 <__ssvfiscanf_r+0x29e>
 8002d54:	466b      	mov	r3, sp
 8002d56:	4622      	mov	r2, r4
 8002d58:	4630      	mov	r0, r6
 8002d5a:	a941      	add	r1, sp, #260	; 0x104
 8002d5c:	f000 fa0c 	bl	8003178 <_scanf_chars>
 8002d60:	2801      	cmp	r0, #1
 8002d62:	d06e      	beq.n	8002e42 <__ssvfiscanf_r+0x2ea>
 8002d64:	2802      	cmp	r0, #2
 8002d66:	f47f af1d 	bne.w	8002ba4 <__ssvfiscanf_r+0x4c>
 8002d6a:	e7cf      	b.n	8002d0c <__ssvfiscanf_r+0x1b4>
 8002d6c:	220a      	movs	r2, #10
 8002d6e:	e7dd      	b.n	8002d2c <__ssvfiscanf_r+0x1d4>
 8002d70:	2300      	movs	r3, #0
 8002d72:	9342      	str	r3, [sp, #264]	; 0x108
 8002d74:	2303      	movs	r3, #3
 8002d76:	e7de      	b.n	8002d36 <__ssvfiscanf_r+0x1de>
 8002d78:	2308      	movs	r3, #8
 8002d7a:	9342      	str	r3, [sp, #264]	; 0x108
 8002d7c:	2304      	movs	r3, #4
 8002d7e:	e7da      	b.n	8002d36 <__ssvfiscanf_r+0x1de>
 8002d80:	4629      	mov	r1, r5
 8002d82:	4640      	mov	r0, r8
 8002d84:	f000 fb4a 	bl	800341c <__sccl>
 8002d88:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8002d8a:	4605      	mov	r5, r0
 8002d8c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002d90:	9341      	str	r3, [sp, #260]	; 0x104
 8002d92:	2301      	movs	r3, #1
 8002d94:	e7cf      	b.n	8002d36 <__ssvfiscanf_r+0x1de>
 8002d96:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8002d98:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002d9c:	9341      	str	r3, [sp, #260]	; 0x104
 8002d9e:	2300      	movs	r3, #0
 8002da0:	e7c9      	b.n	8002d36 <__ssvfiscanf_r+0x1de>
 8002da2:	2302      	movs	r3, #2
 8002da4:	e7c7      	b.n	8002d36 <__ssvfiscanf_r+0x1de>
 8002da6:	9841      	ldr	r0, [sp, #260]	; 0x104
 8002da8:	06c3      	lsls	r3, r0, #27
 8002daa:	f53f aefb 	bmi.w	8002ba4 <__ssvfiscanf_r+0x4c>
 8002dae:	9b00      	ldr	r3, [sp, #0]
 8002db0:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8002db2:	1d19      	adds	r1, r3, #4
 8002db4:	9100      	str	r1, [sp, #0]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f010 0f01 	tst.w	r0, #1
 8002dbc:	bf14      	ite	ne
 8002dbe:	801a      	strhne	r2, [r3, #0]
 8002dc0:	601a      	streq	r2, [r3, #0]
 8002dc2:	e6ef      	b.n	8002ba4 <__ssvfiscanf_r+0x4c>
 8002dc4:	4621      	mov	r1, r4
 8002dc6:	4630      	mov	r0, r6
 8002dc8:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8002dca:	4798      	blx	r3
 8002dcc:	2800      	cmp	r0, #0
 8002dce:	d0b6      	beq.n	8002d3e <__ssvfiscanf_r+0x1e6>
 8002dd0:	e79c      	b.n	8002d0c <__ssvfiscanf_r+0x1b4>
 8002dd2:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8002dd4:	3201      	adds	r2, #1
 8002dd6:	9245      	str	r2, [sp, #276]	; 0x114
 8002dd8:	6862      	ldr	r2, [r4, #4]
 8002dda:	3a01      	subs	r2, #1
 8002ddc:	2a00      	cmp	r2, #0
 8002dde:	6062      	str	r2, [r4, #4]
 8002de0:	dd02      	ble.n	8002de8 <__ssvfiscanf_r+0x290>
 8002de2:	3301      	adds	r3, #1
 8002de4:	6023      	str	r3, [r4, #0]
 8002de6:	e7ad      	b.n	8002d44 <__ssvfiscanf_r+0x1ec>
 8002de8:	4621      	mov	r1, r4
 8002dea:	4630      	mov	r0, r6
 8002dec:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8002dee:	4798      	blx	r3
 8002df0:	2800      	cmp	r0, #0
 8002df2:	d0a7      	beq.n	8002d44 <__ssvfiscanf_r+0x1ec>
 8002df4:	e78a      	b.n	8002d0c <__ssvfiscanf_r+0x1b4>
 8002df6:	2b04      	cmp	r3, #4
 8002df8:	dc0e      	bgt.n	8002e18 <__ssvfiscanf_r+0x2c0>
 8002dfa:	466b      	mov	r3, sp
 8002dfc:	4622      	mov	r2, r4
 8002dfe:	4630      	mov	r0, r6
 8002e00:	a941      	add	r1, sp, #260	; 0x104
 8002e02:	f000 fa13 	bl	800322c <_scanf_i>
 8002e06:	e7ab      	b.n	8002d60 <__ssvfiscanf_r+0x208>
 8002e08:	08002aa5 	.word	0x08002aa5
 8002e0c:	08002b1f 	.word	0x08002b1f
 8002e10:	08003d99 	.word	0x08003d99
 8002e14:	08003d50 	.word	0x08003d50
 8002e18:	4b0b      	ldr	r3, [pc, #44]	; (8002e48 <__ssvfiscanf_r+0x2f0>)
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	f43f aec2 	beq.w	8002ba4 <__ssvfiscanf_r+0x4c>
 8002e20:	466b      	mov	r3, sp
 8002e22:	4622      	mov	r2, r4
 8002e24:	4630      	mov	r0, r6
 8002e26:	a941      	add	r1, sp, #260	; 0x104
 8002e28:	f3af 8000 	nop.w
 8002e2c:	e798      	b.n	8002d60 <__ssvfiscanf_r+0x208>
 8002e2e:	89a3      	ldrh	r3, [r4, #12]
 8002e30:	f013 0f40 	tst.w	r3, #64	; 0x40
 8002e34:	bf18      	it	ne
 8002e36:	f04f 30ff 	movne.w	r0, #4294967295
 8002e3a:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 8002e3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002e42:	9844      	ldr	r0, [sp, #272]	; 0x110
 8002e44:	e7f9      	b.n	8002e3a <__ssvfiscanf_r+0x2e2>
 8002e46:	bf00      	nop
 8002e48:	00000000 	.word	0x00000000

08002e4c <_printf_common>:
 8002e4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002e50:	4616      	mov	r6, r2
 8002e52:	4699      	mov	r9, r3
 8002e54:	688a      	ldr	r2, [r1, #8]
 8002e56:	690b      	ldr	r3, [r1, #16]
 8002e58:	4607      	mov	r7, r0
 8002e5a:	4293      	cmp	r3, r2
 8002e5c:	bfb8      	it	lt
 8002e5e:	4613      	movlt	r3, r2
 8002e60:	6033      	str	r3, [r6, #0]
 8002e62:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002e66:	460c      	mov	r4, r1
 8002e68:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002e6c:	b10a      	cbz	r2, 8002e72 <_printf_common+0x26>
 8002e6e:	3301      	adds	r3, #1
 8002e70:	6033      	str	r3, [r6, #0]
 8002e72:	6823      	ldr	r3, [r4, #0]
 8002e74:	0699      	lsls	r1, r3, #26
 8002e76:	bf42      	ittt	mi
 8002e78:	6833      	ldrmi	r3, [r6, #0]
 8002e7a:	3302      	addmi	r3, #2
 8002e7c:	6033      	strmi	r3, [r6, #0]
 8002e7e:	6825      	ldr	r5, [r4, #0]
 8002e80:	f015 0506 	ands.w	r5, r5, #6
 8002e84:	d106      	bne.n	8002e94 <_printf_common+0x48>
 8002e86:	f104 0a19 	add.w	sl, r4, #25
 8002e8a:	68e3      	ldr	r3, [r4, #12]
 8002e8c:	6832      	ldr	r2, [r6, #0]
 8002e8e:	1a9b      	subs	r3, r3, r2
 8002e90:	42ab      	cmp	r3, r5
 8002e92:	dc28      	bgt.n	8002ee6 <_printf_common+0x9a>
 8002e94:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002e98:	1e13      	subs	r3, r2, #0
 8002e9a:	6822      	ldr	r2, [r4, #0]
 8002e9c:	bf18      	it	ne
 8002e9e:	2301      	movne	r3, #1
 8002ea0:	0692      	lsls	r2, r2, #26
 8002ea2:	d42d      	bmi.n	8002f00 <_printf_common+0xb4>
 8002ea4:	4649      	mov	r1, r9
 8002ea6:	4638      	mov	r0, r7
 8002ea8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002eac:	47c0      	blx	r8
 8002eae:	3001      	adds	r0, #1
 8002eb0:	d020      	beq.n	8002ef4 <_printf_common+0xa8>
 8002eb2:	6823      	ldr	r3, [r4, #0]
 8002eb4:	68e5      	ldr	r5, [r4, #12]
 8002eb6:	f003 0306 	and.w	r3, r3, #6
 8002eba:	2b04      	cmp	r3, #4
 8002ebc:	bf18      	it	ne
 8002ebe:	2500      	movne	r5, #0
 8002ec0:	6832      	ldr	r2, [r6, #0]
 8002ec2:	f04f 0600 	mov.w	r6, #0
 8002ec6:	68a3      	ldr	r3, [r4, #8]
 8002ec8:	bf08      	it	eq
 8002eca:	1aad      	subeq	r5, r5, r2
 8002ecc:	6922      	ldr	r2, [r4, #16]
 8002ece:	bf08      	it	eq
 8002ed0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002ed4:	4293      	cmp	r3, r2
 8002ed6:	bfc4      	itt	gt
 8002ed8:	1a9b      	subgt	r3, r3, r2
 8002eda:	18ed      	addgt	r5, r5, r3
 8002edc:	341a      	adds	r4, #26
 8002ede:	42b5      	cmp	r5, r6
 8002ee0:	d11a      	bne.n	8002f18 <_printf_common+0xcc>
 8002ee2:	2000      	movs	r0, #0
 8002ee4:	e008      	b.n	8002ef8 <_printf_common+0xac>
 8002ee6:	2301      	movs	r3, #1
 8002ee8:	4652      	mov	r2, sl
 8002eea:	4649      	mov	r1, r9
 8002eec:	4638      	mov	r0, r7
 8002eee:	47c0      	blx	r8
 8002ef0:	3001      	adds	r0, #1
 8002ef2:	d103      	bne.n	8002efc <_printf_common+0xb0>
 8002ef4:	f04f 30ff 	mov.w	r0, #4294967295
 8002ef8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002efc:	3501      	adds	r5, #1
 8002efe:	e7c4      	b.n	8002e8a <_printf_common+0x3e>
 8002f00:	2030      	movs	r0, #48	; 0x30
 8002f02:	18e1      	adds	r1, r4, r3
 8002f04:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002f08:	1c5a      	adds	r2, r3, #1
 8002f0a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002f0e:	4422      	add	r2, r4
 8002f10:	3302      	adds	r3, #2
 8002f12:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002f16:	e7c5      	b.n	8002ea4 <_printf_common+0x58>
 8002f18:	2301      	movs	r3, #1
 8002f1a:	4622      	mov	r2, r4
 8002f1c:	4649      	mov	r1, r9
 8002f1e:	4638      	mov	r0, r7
 8002f20:	47c0      	blx	r8
 8002f22:	3001      	adds	r0, #1
 8002f24:	d0e6      	beq.n	8002ef4 <_printf_common+0xa8>
 8002f26:	3601      	adds	r6, #1
 8002f28:	e7d9      	b.n	8002ede <_printf_common+0x92>
	...

08002f2c <_printf_i>:
 8002f2c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002f30:	7e0f      	ldrb	r7, [r1, #24]
 8002f32:	4691      	mov	r9, r2
 8002f34:	2f78      	cmp	r7, #120	; 0x78
 8002f36:	4680      	mov	r8, r0
 8002f38:	460c      	mov	r4, r1
 8002f3a:	469a      	mov	sl, r3
 8002f3c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8002f3e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8002f42:	d807      	bhi.n	8002f54 <_printf_i+0x28>
 8002f44:	2f62      	cmp	r7, #98	; 0x62
 8002f46:	d80a      	bhi.n	8002f5e <_printf_i+0x32>
 8002f48:	2f00      	cmp	r7, #0
 8002f4a:	f000 80d9 	beq.w	8003100 <_printf_i+0x1d4>
 8002f4e:	2f58      	cmp	r7, #88	; 0x58
 8002f50:	f000 80a4 	beq.w	800309c <_printf_i+0x170>
 8002f54:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002f58:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002f5c:	e03a      	b.n	8002fd4 <_printf_i+0xa8>
 8002f5e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002f62:	2b15      	cmp	r3, #21
 8002f64:	d8f6      	bhi.n	8002f54 <_printf_i+0x28>
 8002f66:	a101      	add	r1, pc, #4	; (adr r1, 8002f6c <_printf_i+0x40>)
 8002f68:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002f6c:	08002fc5 	.word	0x08002fc5
 8002f70:	08002fd9 	.word	0x08002fd9
 8002f74:	08002f55 	.word	0x08002f55
 8002f78:	08002f55 	.word	0x08002f55
 8002f7c:	08002f55 	.word	0x08002f55
 8002f80:	08002f55 	.word	0x08002f55
 8002f84:	08002fd9 	.word	0x08002fd9
 8002f88:	08002f55 	.word	0x08002f55
 8002f8c:	08002f55 	.word	0x08002f55
 8002f90:	08002f55 	.word	0x08002f55
 8002f94:	08002f55 	.word	0x08002f55
 8002f98:	080030e7 	.word	0x080030e7
 8002f9c:	08003009 	.word	0x08003009
 8002fa0:	080030c9 	.word	0x080030c9
 8002fa4:	08002f55 	.word	0x08002f55
 8002fa8:	08002f55 	.word	0x08002f55
 8002fac:	08003109 	.word	0x08003109
 8002fb0:	08002f55 	.word	0x08002f55
 8002fb4:	08003009 	.word	0x08003009
 8002fb8:	08002f55 	.word	0x08002f55
 8002fbc:	08002f55 	.word	0x08002f55
 8002fc0:	080030d1 	.word	0x080030d1
 8002fc4:	682b      	ldr	r3, [r5, #0]
 8002fc6:	1d1a      	adds	r2, r3, #4
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	602a      	str	r2, [r5, #0]
 8002fcc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002fd0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002fd4:	2301      	movs	r3, #1
 8002fd6:	e0a4      	b.n	8003122 <_printf_i+0x1f6>
 8002fd8:	6820      	ldr	r0, [r4, #0]
 8002fda:	6829      	ldr	r1, [r5, #0]
 8002fdc:	0606      	lsls	r6, r0, #24
 8002fde:	f101 0304 	add.w	r3, r1, #4
 8002fe2:	d50a      	bpl.n	8002ffa <_printf_i+0xce>
 8002fe4:	680e      	ldr	r6, [r1, #0]
 8002fe6:	602b      	str	r3, [r5, #0]
 8002fe8:	2e00      	cmp	r6, #0
 8002fea:	da03      	bge.n	8002ff4 <_printf_i+0xc8>
 8002fec:	232d      	movs	r3, #45	; 0x2d
 8002fee:	4276      	negs	r6, r6
 8002ff0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002ff4:	230a      	movs	r3, #10
 8002ff6:	485e      	ldr	r0, [pc, #376]	; (8003170 <_printf_i+0x244>)
 8002ff8:	e019      	b.n	800302e <_printf_i+0x102>
 8002ffa:	680e      	ldr	r6, [r1, #0]
 8002ffc:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003000:	602b      	str	r3, [r5, #0]
 8003002:	bf18      	it	ne
 8003004:	b236      	sxthne	r6, r6
 8003006:	e7ef      	b.n	8002fe8 <_printf_i+0xbc>
 8003008:	682b      	ldr	r3, [r5, #0]
 800300a:	6820      	ldr	r0, [r4, #0]
 800300c:	1d19      	adds	r1, r3, #4
 800300e:	6029      	str	r1, [r5, #0]
 8003010:	0601      	lsls	r1, r0, #24
 8003012:	d501      	bpl.n	8003018 <_printf_i+0xec>
 8003014:	681e      	ldr	r6, [r3, #0]
 8003016:	e002      	b.n	800301e <_printf_i+0xf2>
 8003018:	0646      	lsls	r6, r0, #25
 800301a:	d5fb      	bpl.n	8003014 <_printf_i+0xe8>
 800301c:	881e      	ldrh	r6, [r3, #0]
 800301e:	2f6f      	cmp	r7, #111	; 0x6f
 8003020:	bf0c      	ite	eq
 8003022:	2308      	moveq	r3, #8
 8003024:	230a      	movne	r3, #10
 8003026:	4852      	ldr	r0, [pc, #328]	; (8003170 <_printf_i+0x244>)
 8003028:	2100      	movs	r1, #0
 800302a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800302e:	6865      	ldr	r5, [r4, #4]
 8003030:	2d00      	cmp	r5, #0
 8003032:	bfa8      	it	ge
 8003034:	6821      	ldrge	r1, [r4, #0]
 8003036:	60a5      	str	r5, [r4, #8]
 8003038:	bfa4      	itt	ge
 800303a:	f021 0104 	bicge.w	r1, r1, #4
 800303e:	6021      	strge	r1, [r4, #0]
 8003040:	b90e      	cbnz	r6, 8003046 <_printf_i+0x11a>
 8003042:	2d00      	cmp	r5, #0
 8003044:	d04d      	beq.n	80030e2 <_printf_i+0x1b6>
 8003046:	4615      	mov	r5, r2
 8003048:	fbb6 f1f3 	udiv	r1, r6, r3
 800304c:	fb03 6711 	mls	r7, r3, r1, r6
 8003050:	5dc7      	ldrb	r7, [r0, r7]
 8003052:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8003056:	4637      	mov	r7, r6
 8003058:	42bb      	cmp	r3, r7
 800305a:	460e      	mov	r6, r1
 800305c:	d9f4      	bls.n	8003048 <_printf_i+0x11c>
 800305e:	2b08      	cmp	r3, #8
 8003060:	d10b      	bne.n	800307a <_printf_i+0x14e>
 8003062:	6823      	ldr	r3, [r4, #0]
 8003064:	07de      	lsls	r6, r3, #31
 8003066:	d508      	bpl.n	800307a <_printf_i+0x14e>
 8003068:	6923      	ldr	r3, [r4, #16]
 800306a:	6861      	ldr	r1, [r4, #4]
 800306c:	4299      	cmp	r1, r3
 800306e:	bfde      	ittt	le
 8003070:	2330      	movle	r3, #48	; 0x30
 8003072:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003076:	f105 35ff 	addle.w	r5, r5, #4294967295
 800307a:	1b52      	subs	r2, r2, r5
 800307c:	6122      	str	r2, [r4, #16]
 800307e:	464b      	mov	r3, r9
 8003080:	4621      	mov	r1, r4
 8003082:	4640      	mov	r0, r8
 8003084:	f8cd a000 	str.w	sl, [sp]
 8003088:	aa03      	add	r2, sp, #12
 800308a:	f7ff fedf 	bl	8002e4c <_printf_common>
 800308e:	3001      	adds	r0, #1
 8003090:	d14c      	bne.n	800312c <_printf_i+0x200>
 8003092:	f04f 30ff 	mov.w	r0, #4294967295
 8003096:	b004      	add	sp, #16
 8003098:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800309c:	4834      	ldr	r0, [pc, #208]	; (8003170 <_printf_i+0x244>)
 800309e:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80030a2:	6829      	ldr	r1, [r5, #0]
 80030a4:	6823      	ldr	r3, [r4, #0]
 80030a6:	f851 6b04 	ldr.w	r6, [r1], #4
 80030aa:	6029      	str	r1, [r5, #0]
 80030ac:	061d      	lsls	r5, r3, #24
 80030ae:	d514      	bpl.n	80030da <_printf_i+0x1ae>
 80030b0:	07df      	lsls	r7, r3, #31
 80030b2:	bf44      	itt	mi
 80030b4:	f043 0320 	orrmi.w	r3, r3, #32
 80030b8:	6023      	strmi	r3, [r4, #0]
 80030ba:	b91e      	cbnz	r6, 80030c4 <_printf_i+0x198>
 80030bc:	6823      	ldr	r3, [r4, #0]
 80030be:	f023 0320 	bic.w	r3, r3, #32
 80030c2:	6023      	str	r3, [r4, #0]
 80030c4:	2310      	movs	r3, #16
 80030c6:	e7af      	b.n	8003028 <_printf_i+0xfc>
 80030c8:	6823      	ldr	r3, [r4, #0]
 80030ca:	f043 0320 	orr.w	r3, r3, #32
 80030ce:	6023      	str	r3, [r4, #0]
 80030d0:	2378      	movs	r3, #120	; 0x78
 80030d2:	4828      	ldr	r0, [pc, #160]	; (8003174 <_printf_i+0x248>)
 80030d4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80030d8:	e7e3      	b.n	80030a2 <_printf_i+0x176>
 80030da:	0659      	lsls	r1, r3, #25
 80030dc:	bf48      	it	mi
 80030de:	b2b6      	uxthmi	r6, r6
 80030e0:	e7e6      	b.n	80030b0 <_printf_i+0x184>
 80030e2:	4615      	mov	r5, r2
 80030e4:	e7bb      	b.n	800305e <_printf_i+0x132>
 80030e6:	682b      	ldr	r3, [r5, #0]
 80030e8:	6826      	ldr	r6, [r4, #0]
 80030ea:	1d18      	adds	r0, r3, #4
 80030ec:	6961      	ldr	r1, [r4, #20]
 80030ee:	6028      	str	r0, [r5, #0]
 80030f0:	0635      	lsls	r5, r6, #24
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	d501      	bpl.n	80030fa <_printf_i+0x1ce>
 80030f6:	6019      	str	r1, [r3, #0]
 80030f8:	e002      	b.n	8003100 <_printf_i+0x1d4>
 80030fa:	0670      	lsls	r0, r6, #25
 80030fc:	d5fb      	bpl.n	80030f6 <_printf_i+0x1ca>
 80030fe:	8019      	strh	r1, [r3, #0]
 8003100:	2300      	movs	r3, #0
 8003102:	4615      	mov	r5, r2
 8003104:	6123      	str	r3, [r4, #16]
 8003106:	e7ba      	b.n	800307e <_printf_i+0x152>
 8003108:	682b      	ldr	r3, [r5, #0]
 800310a:	2100      	movs	r1, #0
 800310c:	1d1a      	adds	r2, r3, #4
 800310e:	602a      	str	r2, [r5, #0]
 8003110:	681d      	ldr	r5, [r3, #0]
 8003112:	6862      	ldr	r2, [r4, #4]
 8003114:	4628      	mov	r0, r5
 8003116:	f000 fae5 	bl	80036e4 <memchr>
 800311a:	b108      	cbz	r0, 8003120 <_printf_i+0x1f4>
 800311c:	1b40      	subs	r0, r0, r5
 800311e:	6060      	str	r0, [r4, #4]
 8003120:	6863      	ldr	r3, [r4, #4]
 8003122:	6123      	str	r3, [r4, #16]
 8003124:	2300      	movs	r3, #0
 8003126:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800312a:	e7a8      	b.n	800307e <_printf_i+0x152>
 800312c:	462a      	mov	r2, r5
 800312e:	4649      	mov	r1, r9
 8003130:	4640      	mov	r0, r8
 8003132:	6923      	ldr	r3, [r4, #16]
 8003134:	47d0      	blx	sl
 8003136:	3001      	adds	r0, #1
 8003138:	d0ab      	beq.n	8003092 <_printf_i+0x166>
 800313a:	6823      	ldr	r3, [r4, #0]
 800313c:	079b      	lsls	r3, r3, #30
 800313e:	d413      	bmi.n	8003168 <_printf_i+0x23c>
 8003140:	68e0      	ldr	r0, [r4, #12]
 8003142:	9b03      	ldr	r3, [sp, #12]
 8003144:	4298      	cmp	r0, r3
 8003146:	bfb8      	it	lt
 8003148:	4618      	movlt	r0, r3
 800314a:	e7a4      	b.n	8003096 <_printf_i+0x16a>
 800314c:	2301      	movs	r3, #1
 800314e:	4632      	mov	r2, r6
 8003150:	4649      	mov	r1, r9
 8003152:	4640      	mov	r0, r8
 8003154:	47d0      	blx	sl
 8003156:	3001      	adds	r0, #1
 8003158:	d09b      	beq.n	8003092 <_printf_i+0x166>
 800315a:	3501      	adds	r5, #1
 800315c:	68e3      	ldr	r3, [r4, #12]
 800315e:	9903      	ldr	r1, [sp, #12]
 8003160:	1a5b      	subs	r3, r3, r1
 8003162:	42ab      	cmp	r3, r5
 8003164:	dcf2      	bgt.n	800314c <_printf_i+0x220>
 8003166:	e7eb      	b.n	8003140 <_printf_i+0x214>
 8003168:	2500      	movs	r5, #0
 800316a:	f104 0619 	add.w	r6, r4, #25
 800316e:	e7f5      	b.n	800315c <_printf_i+0x230>
 8003170:	08003d5b 	.word	0x08003d5b
 8003174:	08003d6c 	.word	0x08003d6c

08003178 <_scanf_chars>:
 8003178:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800317c:	4615      	mov	r5, r2
 800317e:	688a      	ldr	r2, [r1, #8]
 8003180:	4680      	mov	r8, r0
 8003182:	460c      	mov	r4, r1
 8003184:	b932      	cbnz	r2, 8003194 <_scanf_chars+0x1c>
 8003186:	698a      	ldr	r2, [r1, #24]
 8003188:	2a00      	cmp	r2, #0
 800318a:	bf0c      	ite	eq
 800318c:	2201      	moveq	r2, #1
 800318e:	f04f 32ff 	movne.w	r2, #4294967295
 8003192:	608a      	str	r2, [r1, #8]
 8003194:	2700      	movs	r7, #0
 8003196:	6822      	ldr	r2, [r4, #0]
 8003198:	f8df 908c 	ldr.w	r9, [pc, #140]	; 8003228 <_scanf_chars+0xb0>
 800319c:	06d1      	lsls	r1, r2, #27
 800319e:	bf5f      	itttt	pl
 80031a0:	681a      	ldrpl	r2, [r3, #0]
 80031a2:	1d11      	addpl	r1, r2, #4
 80031a4:	6019      	strpl	r1, [r3, #0]
 80031a6:	6816      	ldrpl	r6, [r2, #0]
 80031a8:	69a0      	ldr	r0, [r4, #24]
 80031aa:	b188      	cbz	r0, 80031d0 <_scanf_chars+0x58>
 80031ac:	2801      	cmp	r0, #1
 80031ae:	d107      	bne.n	80031c0 <_scanf_chars+0x48>
 80031b0:	682b      	ldr	r3, [r5, #0]
 80031b2:	781a      	ldrb	r2, [r3, #0]
 80031b4:	6963      	ldr	r3, [r4, #20]
 80031b6:	5c9b      	ldrb	r3, [r3, r2]
 80031b8:	b953      	cbnz	r3, 80031d0 <_scanf_chars+0x58>
 80031ba:	2f00      	cmp	r7, #0
 80031bc:	d031      	beq.n	8003222 <_scanf_chars+0xaa>
 80031be:	e022      	b.n	8003206 <_scanf_chars+0x8e>
 80031c0:	2802      	cmp	r0, #2
 80031c2:	d120      	bne.n	8003206 <_scanf_chars+0x8e>
 80031c4:	682b      	ldr	r3, [r5, #0]
 80031c6:	781b      	ldrb	r3, [r3, #0]
 80031c8:	f813 3009 	ldrb.w	r3, [r3, r9]
 80031cc:	071b      	lsls	r3, r3, #28
 80031ce:	d41a      	bmi.n	8003206 <_scanf_chars+0x8e>
 80031d0:	6823      	ldr	r3, [r4, #0]
 80031d2:	3701      	adds	r7, #1
 80031d4:	06da      	lsls	r2, r3, #27
 80031d6:	bf5e      	ittt	pl
 80031d8:	682b      	ldrpl	r3, [r5, #0]
 80031da:	781b      	ldrbpl	r3, [r3, #0]
 80031dc:	f806 3b01 	strbpl.w	r3, [r6], #1
 80031e0:	682a      	ldr	r2, [r5, #0]
 80031e2:	686b      	ldr	r3, [r5, #4]
 80031e4:	3201      	adds	r2, #1
 80031e6:	602a      	str	r2, [r5, #0]
 80031e8:	68a2      	ldr	r2, [r4, #8]
 80031ea:	3b01      	subs	r3, #1
 80031ec:	3a01      	subs	r2, #1
 80031ee:	606b      	str	r3, [r5, #4]
 80031f0:	60a2      	str	r2, [r4, #8]
 80031f2:	b142      	cbz	r2, 8003206 <_scanf_chars+0x8e>
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	dcd7      	bgt.n	80031a8 <_scanf_chars+0x30>
 80031f8:	4629      	mov	r1, r5
 80031fa:	4640      	mov	r0, r8
 80031fc:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8003200:	4798      	blx	r3
 8003202:	2800      	cmp	r0, #0
 8003204:	d0d0      	beq.n	80031a8 <_scanf_chars+0x30>
 8003206:	6823      	ldr	r3, [r4, #0]
 8003208:	f013 0310 	ands.w	r3, r3, #16
 800320c:	d105      	bne.n	800321a <_scanf_chars+0xa2>
 800320e:	68e2      	ldr	r2, [r4, #12]
 8003210:	3201      	adds	r2, #1
 8003212:	60e2      	str	r2, [r4, #12]
 8003214:	69a2      	ldr	r2, [r4, #24]
 8003216:	b102      	cbz	r2, 800321a <_scanf_chars+0xa2>
 8003218:	7033      	strb	r3, [r6, #0]
 800321a:	2000      	movs	r0, #0
 800321c:	6923      	ldr	r3, [r4, #16]
 800321e:	443b      	add	r3, r7
 8003220:	6123      	str	r3, [r4, #16]
 8003222:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003226:	bf00      	nop
 8003228:	08003d99 	.word	0x08003d99

0800322c <_scanf_i>:
 800322c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003230:	460c      	mov	r4, r1
 8003232:	4698      	mov	r8, r3
 8003234:	4b75      	ldr	r3, [pc, #468]	; (800340c <_scanf_i+0x1e0>)
 8003236:	b087      	sub	sp, #28
 8003238:	4682      	mov	sl, r0
 800323a:	4616      	mov	r6, r2
 800323c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8003240:	ab03      	add	r3, sp, #12
 8003242:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8003246:	4b72      	ldr	r3, [pc, #456]	; (8003410 <_scanf_i+0x1e4>)
 8003248:	69a1      	ldr	r1, [r4, #24]
 800324a:	4a72      	ldr	r2, [pc, #456]	; (8003414 <_scanf_i+0x1e8>)
 800324c:	4627      	mov	r7, r4
 800324e:	2903      	cmp	r1, #3
 8003250:	bf18      	it	ne
 8003252:	461a      	movne	r2, r3
 8003254:	68a3      	ldr	r3, [r4, #8]
 8003256:	9201      	str	r2, [sp, #4]
 8003258:	1e5a      	subs	r2, r3, #1
 800325a:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800325e:	bf81      	itttt	hi
 8003260:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8003264:	eb03 0905 	addhi.w	r9, r3, r5
 8003268:	f240 135d 	movwhi	r3, #349	; 0x15d
 800326c:	60a3      	strhi	r3, [r4, #8]
 800326e:	f857 3b1c 	ldr.w	r3, [r7], #28
 8003272:	bf98      	it	ls
 8003274:	f04f 0900 	movls.w	r9, #0
 8003278:	463d      	mov	r5, r7
 800327a:	f04f 0b00 	mov.w	fp, #0
 800327e:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 8003282:	6023      	str	r3, [r4, #0]
 8003284:	6831      	ldr	r1, [r6, #0]
 8003286:	ab03      	add	r3, sp, #12
 8003288:	2202      	movs	r2, #2
 800328a:	7809      	ldrb	r1, [r1, #0]
 800328c:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8003290:	f000 fa28 	bl	80036e4 <memchr>
 8003294:	b328      	cbz	r0, 80032e2 <_scanf_i+0xb6>
 8003296:	f1bb 0f01 	cmp.w	fp, #1
 800329a:	d159      	bne.n	8003350 <_scanf_i+0x124>
 800329c:	6862      	ldr	r2, [r4, #4]
 800329e:	b92a      	cbnz	r2, 80032ac <_scanf_i+0x80>
 80032a0:	2308      	movs	r3, #8
 80032a2:	6822      	ldr	r2, [r4, #0]
 80032a4:	6063      	str	r3, [r4, #4]
 80032a6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80032aa:	6022      	str	r2, [r4, #0]
 80032ac:	6822      	ldr	r2, [r4, #0]
 80032ae:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 80032b2:	6022      	str	r2, [r4, #0]
 80032b4:	68a2      	ldr	r2, [r4, #8]
 80032b6:	1e51      	subs	r1, r2, #1
 80032b8:	60a1      	str	r1, [r4, #8]
 80032ba:	b192      	cbz	r2, 80032e2 <_scanf_i+0xb6>
 80032bc:	6832      	ldr	r2, [r6, #0]
 80032be:	1c51      	adds	r1, r2, #1
 80032c0:	6031      	str	r1, [r6, #0]
 80032c2:	7812      	ldrb	r2, [r2, #0]
 80032c4:	f805 2b01 	strb.w	r2, [r5], #1
 80032c8:	6872      	ldr	r2, [r6, #4]
 80032ca:	3a01      	subs	r2, #1
 80032cc:	2a00      	cmp	r2, #0
 80032ce:	6072      	str	r2, [r6, #4]
 80032d0:	dc07      	bgt.n	80032e2 <_scanf_i+0xb6>
 80032d2:	4631      	mov	r1, r6
 80032d4:	4650      	mov	r0, sl
 80032d6:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 80032da:	4790      	blx	r2
 80032dc:	2800      	cmp	r0, #0
 80032de:	f040 8085 	bne.w	80033ec <_scanf_i+0x1c0>
 80032e2:	f10b 0b01 	add.w	fp, fp, #1
 80032e6:	f1bb 0f03 	cmp.w	fp, #3
 80032ea:	d1cb      	bne.n	8003284 <_scanf_i+0x58>
 80032ec:	6863      	ldr	r3, [r4, #4]
 80032ee:	b90b      	cbnz	r3, 80032f4 <_scanf_i+0xc8>
 80032f0:	230a      	movs	r3, #10
 80032f2:	6063      	str	r3, [r4, #4]
 80032f4:	6863      	ldr	r3, [r4, #4]
 80032f6:	4948      	ldr	r1, [pc, #288]	; (8003418 <_scanf_i+0x1ec>)
 80032f8:	6960      	ldr	r0, [r4, #20]
 80032fa:	1ac9      	subs	r1, r1, r3
 80032fc:	f000 f88e 	bl	800341c <__sccl>
 8003300:	f04f 0b00 	mov.w	fp, #0
 8003304:	68a3      	ldr	r3, [r4, #8]
 8003306:	6822      	ldr	r2, [r4, #0]
 8003308:	2b00      	cmp	r3, #0
 800330a:	d03d      	beq.n	8003388 <_scanf_i+0x15c>
 800330c:	6831      	ldr	r1, [r6, #0]
 800330e:	6960      	ldr	r0, [r4, #20]
 8003310:	f891 c000 	ldrb.w	ip, [r1]
 8003314:	f810 000c 	ldrb.w	r0, [r0, ip]
 8003318:	2800      	cmp	r0, #0
 800331a:	d035      	beq.n	8003388 <_scanf_i+0x15c>
 800331c:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 8003320:	d124      	bne.n	800336c <_scanf_i+0x140>
 8003322:	0510      	lsls	r0, r2, #20
 8003324:	d522      	bpl.n	800336c <_scanf_i+0x140>
 8003326:	f10b 0b01 	add.w	fp, fp, #1
 800332a:	f1b9 0f00 	cmp.w	r9, #0
 800332e:	d003      	beq.n	8003338 <_scanf_i+0x10c>
 8003330:	3301      	adds	r3, #1
 8003332:	f109 39ff 	add.w	r9, r9, #4294967295
 8003336:	60a3      	str	r3, [r4, #8]
 8003338:	6873      	ldr	r3, [r6, #4]
 800333a:	3b01      	subs	r3, #1
 800333c:	2b00      	cmp	r3, #0
 800333e:	6073      	str	r3, [r6, #4]
 8003340:	dd1b      	ble.n	800337a <_scanf_i+0x14e>
 8003342:	6833      	ldr	r3, [r6, #0]
 8003344:	3301      	adds	r3, #1
 8003346:	6033      	str	r3, [r6, #0]
 8003348:	68a3      	ldr	r3, [r4, #8]
 800334a:	3b01      	subs	r3, #1
 800334c:	60a3      	str	r3, [r4, #8]
 800334e:	e7d9      	b.n	8003304 <_scanf_i+0xd8>
 8003350:	f1bb 0f02 	cmp.w	fp, #2
 8003354:	d1ae      	bne.n	80032b4 <_scanf_i+0x88>
 8003356:	6822      	ldr	r2, [r4, #0]
 8003358:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800335c:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8003360:	d1bf      	bne.n	80032e2 <_scanf_i+0xb6>
 8003362:	2310      	movs	r3, #16
 8003364:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003368:	6063      	str	r3, [r4, #4]
 800336a:	e7a2      	b.n	80032b2 <_scanf_i+0x86>
 800336c:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8003370:	6022      	str	r2, [r4, #0]
 8003372:	780b      	ldrb	r3, [r1, #0]
 8003374:	f805 3b01 	strb.w	r3, [r5], #1
 8003378:	e7de      	b.n	8003338 <_scanf_i+0x10c>
 800337a:	4631      	mov	r1, r6
 800337c:	4650      	mov	r0, sl
 800337e:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8003382:	4798      	blx	r3
 8003384:	2800      	cmp	r0, #0
 8003386:	d0df      	beq.n	8003348 <_scanf_i+0x11c>
 8003388:	6823      	ldr	r3, [r4, #0]
 800338a:	05db      	lsls	r3, r3, #23
 800338c:	d50d      	bpl.n	80033aa <_scanf_i+0x17e>
 800338e:	42bd      	cmp	r5, r7
 8003390:	d909      	bls.n	80033a6 <_scanf_i+0x17a>
 8003392:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8003396:	4632      	mov	r2, r6
 8003398:	4650      	mov	r0, sl
 800339a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800339e:	f105 39ff 	add.w	r9, r5, #4294967295
 80033a2:	4798      	blx	r3
 80033a4:	464d      	mov	r5, r9
 80033a6:	42bd      	cmp	r5, r7
 80033a8:	d02d      	beq.n	8003406 <_scanf_i+0x1da>
 80033aa:	6822      	ldr	r2, [r4, #0]
 80033ac:	f012 0210 	ands.w	r2, r2, #16
 80033b0:	d113      	bne.n	80033da <_scanf_i+0x1ae>
 80033b2:	702a      	strb	r2, [r5, #0]
 80033b4:	4639      	mov	r1, r7
 80033b6:	6863      	ldr	r3, [r4, #4]
 80033b8:	4650      	mov	r0, sl
 80033ba:	9e01      	ldr	r6, [sp, #4]
 80033bc:	47b0      	blx	r6
 80033be:	6821      	ldr	r1, [r4, #0]
 80033c0:	f8d8 3000 	ldr.w	r3, [r8]
 80033c4:	f011 0f20 	tst.w	r1, #32
 80033c8:	d013      	beq.n	80033f2 <_scanf_i+0x1c6>
 80033ca:	1d1a      	adds	r2, r3, #4
 80033cc:	f8c8 2000 	str.w	r2, [r8]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	6018      	str	r0, [r3, #0]
 80033d4:	68e3      	ldr	r3, [r4, #12]
 80033d6:	3301      	adds	r3, #1
 80033d8:	60e3      	str	r3, [r4, #12]
 80033da:	2000      	movs	r0, #0
 80033dc:	1bed      	subs	r5, r5, r7
 80033de:	44ab      	add	fp, r5
 80033e0:	6925      	ldr	r5, [r4, #16]
 80033e2:	445d      	add	r5, fp
 80033e4:	6125      	str	r5, [r4, #16]
 80033e6:	b007      	add	sp, #28
 80033e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80033ec:	f04f 0b00 	mov.w	fp, #0
 80033f0:	e7ca      	b.n	8003388 <_scanf_i+0x15c>
 80033f2:	1d1a      	adds	r2, r3, #4
 80033f4:	f8c8 2000 	str.w	r2, [r8]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f011 0f01 	tst.w	r1, #1
 80033fe:	bf14      	ite	ne
 8003400:	8018      	strhne	r0, [r3, #0]
 8003402:	6018      	streq	r0, [r3, #0]
 8003404:	e7e6      	b.n	80033d4 <_scanf_i+0x1a8>
 8003406:	2001      	movs	r0, #1
 8003408:	e7ed      	b.n	80033e6 <_scanf_i+0x1ba>
 800340a:	bf00      	nop
 800340c:	08003d14 	.word	0x08003d14
 8003410:	0800366d 	.word	0x0800366d
 8003414:	08003585 	.word	0x08003585
 8003418:	08003d96 	.word	0x08003d96

0800341c <__sccl>:
 800341c:	b570      	push	{r4, r5, r6, lr}
 800341e:	780b      	ldrb	r3, [r1, #0]
 8003420:	4604      	mov	r4, r0
 8003422:	2b5e      	cmp	r3, #94	; 0x5e
 8003424:	bf13      	iteet	ne
 8003426:	2200      	movne	r2, #0
 8003428:	2201      	moveq	r2, #1
 800342a:	784b      	ldrbeq	r3, [r1, #1]
 800342c:	1c48      	addne	r0, r1, #1
 800342e:	bf08      	it	eq
 8003430:	1c88      	addeq	r0, r1, #2
 8003432:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 8003436:	1e61      	subs	r1, r4, #1
 8003438:	f801 2f01 	strb.w	r2, [r1, #1]!
 800343c:	42a9      	cmp	r1, r5
 800343e:	d1fb      	bne.n	8003438 <__sccl+0x1c>
 8003440:	b90b      	cbnz	r3, 8003446 <__sccl+0x2a>
 8003442:	3801      	subs	r0, #1
 8003444:	bd70      	pop	{r4, r5, r6, pc}
 8003446:	f082 0201 	eor.w	r2, r2, #1
 800344a:	4605      	mov	r5, r0
 800344c:	54e2      	strb	r2, [r4, r3]
 800344e:	4628      	mov	r0, r5
 8003450:	f810 1b01 	ldrb.w	r1, [r0], #1
 8003454:	292d      	cmp	r1, #45	; 0x2d
 8003456:	d006      	beq.n	8003466 <__sccl+0x4a>
 8003458:	295d      	cmp	r1, #93	; 0x5d
 800345a:	d0f3      	beq.n	8003444 <__sccl+0x28>
 800345c:	b909      	cbnz	r1, 8003462 <__sccl+0x46>
 800345e:	4628      	mov	r0, r5
 8003460:	e7f0      	b.n	8003444 <__sccl+0x28>
 8003462:	460b      	mov	r3, r1
 8003464:	e7f1      	b.n	800344a <__sccl+0x2e>
 8003466:	786e      	ldrb	r6, [r5, #1]
 8003468:	2e5d      	cmp	r6, #93	; 0x5d
 800346a:	d0fa      	beq.n	8003462 <__sccl+0x46>
 800346c:	42b3      	cmp	r3, r6
 800346e:	dcf8      	bgt.n	8003462 <__sccl+0x46>
 8003470:	4619      	mov	r1, r3
 8003472:	3502      	adds	r5, #2
 8003474:	3101      	adds	r1, #1
 8003476:	428e      	cmp	r6, r1
 8003478:	5462      	strb	r2, [r4, r1]
 800347a:	dcfb      	bgt.n	8003474 <__sccl+0x58>
 800347c:	1af1      	subs	r1, r6, r3
 800347e:	3901      	subs	r1, #1
 8003480:	42b3      	cmp	r3, r6
 8003482:	bfa8      	it	ge
 8003484:	2100      	movge	r1, #0
 8003486:	1c58      	adds	r0, r3, #1
 8003488:	1843      	adds	r3, r0, r1
 800348a:	e7e0      	b.n	800344e <__sccl+0x32>

0800348c <_strtol_l.constprop.0>:
 800348c:	2b01      	cmp	r3, #1
 800348e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003492:	4680      	mov	r8, r0
 8003494:	d001      	beq.n	800349a <_strtol_l.constprop.0+0xe>
 8003496:	2b24      	cmp	r3, #36	; 0x24
 8003498:	d906      	bls.n	80034a8 <_strtol_l.constprop.0+0x1c>
 800349a:	f7ff f919 	bl	80026d0 <__errno>
 800349e:	2316      	movs	r3, #22
 80034a0:	6003      	str	r3, [r0, #0]
 80034a2:	2000      	movs	r0, #0
 80034a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80034a8:	460d      	mov	r5, r1
 80034aa:	4f35      	ldr	r7, [pc, #212]	; (8003580 <_strtol_l.constprop.0+0xf4>)
 80034ac:	4628      	mov	r0, r5
 80034ae:	f815 4b01 	ldrb.w	r4, [r5], #1
 80034b2:	5de6      	ldrb	r6, [r4, r7]
 80034b4:	f016 0608 	ands.w	r6, r6, #8
 80034b8:	d1f8      	bne.n	80034ac <_strtol_l.constprop.0+0x20>
 80034ba:	2c2d      	cmp	r4, #45	; 0x2d
 80034bc:	d12f      	bne.n	800351e <_strtol_l.constprop.0+0x92>
 80034be:	2601      	movs	r6, #1
 80034c0:	782c      	ldrb	r4, [r5, #0]
 80034c2:	1c85      	adds	r5, r0, #2
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d057      	beq.n	8003578 <_strtol_l.constprop.0+0xec>
 80034c8:	2b10      	cmp	r3, #16
 80034ca:	d109      	bne.n	80034e0 <_strtol_l.constprop.0+0x54>
 80034cc:	2c30      	cmp	r4, #48	; 0x30
 80034ce:	d107      	bne.n	80034e0 <_strtol_l.constprop.0+0x54>
 80034d0:	7828      	ldrb	r0, [r5, #0]
 80034d2:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 80034d6:	2858      	cmp	r0, #88	; 0x58
 80034d8:	d149      	bne.n	800356e <_strtol_l.constprop.0+0xe2>
 80034da:	2310      	movs	r3, #16
 80034dc:	786c      	ldrb	r4, [r5, #1]
 80034de:	3502      	adds	r5, #2
 80034e0:	2700      	movs	r7, #0
 80034e2:	f106 4e00 	add.w	lr, r6, #2147483648	; 0x80000000
 80034e6:	f10e 3eff 	add.w	lr, lr, #4294967295
 80034ea:	fbbe f9f3 	udiv	r9, lr, r3
 80034ee:	4638      	mov	r0, r7
 80034f0:	fb03 ea19 	mls	sl, r3, r9, lr
 80034f4:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 80034f8:	f1bc 0f09 	cmp.w	ip, #9
 80034fc:	d814      	bhi.n	8003528 <_strtol_l.constprop.0+0x9c>
 80034fe:	4664      	mov	r4, ip
 8003500:	42a3      	cmp	r3, r4
 8003502:	dd22      	ble.n	800354a <_strtol_l.constprop.0+0xbe>
 8003504:	2f00      	cmp	r7, #0
 8003506:	db1d      	blt.n	8003544 <_strtol_l.constprop.0+0xb8>
 8003508:	4581      	cmp	r9, r0
 800350a:	d31b      	bcc.n	8003544 <_strtol_l.constprop.0+0xb8>
 800350c:	d101      	bne.n	8003512 <_strtol_l.constprop.0+0x86>
 800350e:	45a2      	cmp	sl, r4
 8003510:	db18      	blt.n	8003544 <_strtol_l.constprop.0+0xb8>
 8003512:	2701      	movs	r7, #1
 8003514:	fb00 4003 	mla	r0, r0, r3, r4
 8003518:	f815 4b01 	ldrb.w	r4, [r5], #1
 800351c:	e7ea      	b.n	80034f4 <_strtol_l.constprop.0+0x68>
 800351e:	2c2b      	cmp	r4, #43	; 0x2b
 8003520:	bf04      	itt	eq
 8003522:	782c      	ldrbeq	r4, [r5, #0]
 8003524:	1c85      	addeq	r5, r0, #2
 8003526:	e7cd      	b.n	80034c4 <_strtol_l.constprop.0+0x38>
 8003528:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800352c:	f1bc 0f19 	cmp.w	ip, #25
 8003530:	d801      	bhi.n	8003536 <_strtol_l.constprop.0+0xaa>
 8003532:	3c37      	subs	r4, #55	; 0x37
 8003534:	e7e4      	b.n	8003500 <_strtol_l.constprop.0+0x74>
 8003536:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800353a:	f1bc 0f19 	cmp.w	ip, #25
 800353e:	d804      	bhi.n	800354a <_strtol_l.constprop.0+0xbe>
 8003540:	3c57      	subs	r4, #87	; 0x57
 8003542:	e7dd      	b.n	8003500 <_strtol_l.constprop.0+0x74>
 8003544:	f04f 37ff 	mov.w	r7, #4294967295
 8003548:	e7e6      	b.n	8003518 <_strtol_l.constprop.0+0x8c>
 800354a:	2f00      	cmp	r7, #0
 800354c:	da07      	bge.n	800355e <_strtol_l.constprop.0+0xd2>
 800354e:	2322      	movs	r3, #34	; 0x22
 8003550:	4670      	mov	r0, lr
 8003552:	f8c8 3000 	str.w	r3, [r8]
 8003556:	2a00      	cmp	r2, #0
 8003558:	d0a4      	beq.n	80034a4 <_strtol_l.constprop.0+0x18>
 800355a:	1e69      	subs	r1, r5, #1
 800355c:	e005      	b.n	800356a <_strtol_l.constprop.0+0xde>
 800355e:	b106      	cbz	r6, 8003562 <_strtol_l.constprop.0+0xd6>
 8003560:	4240      	negs	r0, r0
 8003562:	2a00      	cmp	r2, #0
 8003564:	d09e      	beq.n	80034a4 <_strtol_l.constprop.0+0x18>
 8003566:	2f00      	cmp	r7, #0
 8003568:	d1f7      	bne.n	800355a <_strtol_l.constprop.0+0xce>
 800356a:	6011      	str	r1, [r2, #0]
 800356c:	e79a      	b.n	80034a4 <_strtol_l.constprop.0+0x18>
 800356e:	2430      	movs	r4, #48	; 0x30
 8003570:	2b00      	cmp	r3, #0
 8003572:	d1b5      	bne.n	80034e0 <_strtol_l.constprop.0+0x54>
 8003574:	2308      	movs	r3, #8
 8003576:	e7b3      	b.n	80034e0 <_strtol_l.constprop.0+0x54>
 8003578:	2c30      	cmp	r4, #48	; 0x30
 800357a:	d0a9      	beq.n	80034d0 <_strtol_l.constprop.0+0x44>
 800357c:	230a      	movs	r3, #10
 800357e:	e7af      	b.n	80034e0 <_strtol_l.constprop.0+0x54>
 8003580:	08003d99 	.word	0x08003d99

08003584 <_strtol_r>:
 8003584:	f7ff bf82 	b.w	800348c <_strtol_l.constprop.0>

08003588 <_strtoul_l.constprop.0>:
 8003588:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800358c:	4686      	mov	lr, r0
 800358e:	460d      	mov	r5, r1
 8003590:	4f35      	ldr	r7, [pc, #212]	; (8003668 <_strtoul_l.constprop.0+0xe0>)
 8003592:	4628      	mov	r0, r5
 8003594:	f815 4b01 	ldrb.w	r4, [r5], #1
 8003598:	5de6      	ldrb	r6, [r4, r7]
 800359a:	f016 0608 	ands.w	r6, r6, #8
 800359e:	d1f8      	bne.n	8003592 <_strtoul_l.constprop.0+0xa>
 80035a0:	2c2d      	cmp	r4, #45	; 0x2d
 80035a2:	d12f      	bne.n	8003604 <_strtoul_l.constprop.0+0x7c>
 80035a4:	2601      	movs	r6, #1
 80035a6:	782c      	ldrb	r4, [r5, #0]
 80035a8:	1c85      	adds	r5, r0, #2
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d057      	beq.n	800365e <_strtoul_l.constprop.0+0xd6>
 80035ae:	2b10      	cmp	r3, #16
 80035b0:	d109      	bne.n	80035c6 <_strtoul_l.constprop.0+0x3e>
 80035b2:	2c30      	cmp	r4, #48	; 0x30
 80035b4:	d107      	bne.n	80035c6 <_strtoul_l.constprop.0+0x3e>
 80035b6:	7828      	ldrb	r0, [r5, #0]
 80035b8:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 80035bc:	2858      	cmp	r0, #88	; 0x58
 80035be:	d149      	bne.n	8003654 <_strtoul_l.constprop.0+0xcc>
 80035c0:	2310      	movs	r3, #16
 80035c2:	786c      	ldrb	r4, [r5, #1]
 80035c4:	3502      	adds	r5, #2
 80035c6:	f04f 38ff 	mov.w	r8, #4294967295
 80035ca:	fbb8 f8f3 	udiv	r8, r8, r3
 80035ce:	2700      	movs	r7, #0
 80035d0:	fb03 f908 	mul.w	r9, r3, r8
 80035d4:	4638      	mov	r0, r7
 80035d6:	ea6f 0909 	mvn.w	r9, r9
 80035da:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 80035de:	f1bc 0f09 	cmp.w	ip, #9
 80035e2:	d814      	bhi.n	800360e <_strtoul_l.constprop.0+0x86>
 80035e4:	4664      	mov	r4, ip
 80035e6:	42a3      	cmp	r3, r4
 80035e8:	dd22      	ble.n	8003630 <_strtoul_l.constprop.0+0xa8>
 80035ea:	2f00      	cmp	r7, #0
 80035ec:	db1d      	blt.n	800362a <_strtoul_l.constprop.0+0xa2>
 80035ee:	4580      	cmp	r8, r0
 80035f0:	d31b      	bcc.n	800362a <_strtoul_l.constprop.0+0xa2>
 80035f2:	d101      	bne.n	80035f8 <_strtoul_l.constprop.0+0x70>
 80035f4:	45a1      	cmp	r9, r4
 80035f6:	db18      	blt.n	800362a <_strtoul_l.constprop.0+0xa2>
 80035f8:	2701      	movs	r7, #1
 80035fa:	fb00 4003 	mla	r0, r0, r3, r4
 80035fe:	f815 4b01 	ldrb.w	r4, [r5], #1
 8003602:	e7ea      	b.n	80035da <_strtoul_l.constprop.0+0x52>
 8003604:	2c2b      	cmp	r4, #43	; 0x2b
 8003606:	bf04      	itt	eq
 8003608:	782c      	ldrbeq	r4, [r5, #0]
 800360a:	1c85      	addeq	r5, r0, #2
 800360c:	e7cd      	b.n	80035aa <_strtoul_l.constprop.0+0x22>
 800360e:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8003612:	f1bc 0f19 	cmp.w	ip, #25
 8003616:	d801      	bhi.n	800361c <_strtoul_l.constprop.0+0x94>
 8003618:	3c37      	subs	r4, #55	; 0x37
 800361a:	e7e4      	b.n	80035e6 <_strtoul_l.constprop.0+0x5e>
 800361c:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8003620:	f1bc 0f19 	cmp.w	ip, #25
 8003624:	d804      	bhi.n	8003630 <_strtoul_l.constprop.0+0xa8>
 8003626:	3c57      	subs	r4, #87	; 0x57
 8003628:	e7dd      	b.n	80035e6 <_strtoul_l.constprop.0+0x5e>
 800362a:	f04f 37ff 	mov.w	r7, #4294967295
 800362e:	e7e6      	b.n	80035fe <_strtoul_l.constprop.0+0x76>
 8003630:	2f00      	cmp	r7, #0
 8003632:	da07      	bge.n	8003644 <_strtoul_l.constprop.0+0xbc>
 8003634:	2322      	movs	r3, #34	; 0x22
 8003636:	f04f 30ff 	mov.w	r0, #4294967295
 800363a:	f8ce 3000 	str.w	r3, [lr]
 800363e:	b932      	cbnz	r2, 800364e <_strtoul_l.constprop.0+0xc6>
 8003640:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003644:	b106      	cbz	r6, 8003648 <_strtoul_l.constprop.0+0xc0>
 8003646:	4240      	negs	r0, r0
 8003648:	2a00      	cmp	r2, #0
 800364a:	d0f9      	beq.n	8003640 <_strtoul_l.constprop.0+0xb8>
 800364c:	b107      	cbz	r7, 8003650 <_strtoul_l.constprop.0+0xc8>
 800364e:	1e69      	subs	r1, r5, #1
 8003650:	6011      	str	r1, [r2, #0]
 8003652:	e7f5      	b.n	8003640 <_strtoul_l.constprop.0+0xb8>
 8003654:	2430      	movs	r4, #48	; 0x30
 8003656:	2b00      	cmp	r3, #0
 8003658:	d1b5      	bne.n	80035c6 <_strtoul_l.constprop.0+0x3e>
 800365a:	2308      	movs	r3, #8
 800365c:	e7b3      	b.n	80035c6 <_strtoul_l.constprop.0+0x3e>
 800365e:	2c30      	cmp	r4, #48	; 0x30
 8003660:	d0a9      	beq.n	80035b6 <_strtoul_l.constprop.0+0x2e>
 8003662:	230a      	movs	r3, #10
 8003664:	e7af      	b.n	80035c6 <_strtoul_l.constprop.0+0x3e>
 8003666:	bf00      	nop
 8003668:	08003d99 	.word	0x08003d99

0800366c <_strtoul_r>:
 800366c:	f7ff bf8c 	b.w	8003588 <_strtoul_l.constprop.0>

08003670 <__submore>:
 8003670:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003674:	460c      	mov	r4, r1
 8003676:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8003678:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800367c:	4299      	cmp	r1, r3
 800367e:	d11b      	bne.n	80036b8 <__submore+0x48>
 8003680:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003684:	f000 f8cc 	bl	8003820 <_malloc_r>
 8003688:	b918      	cbnz	r0, 8003692 <__submore+0x22>
 800368a:	f04f 30ff 	mov.w	r0, #4294967295
 800368e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003692:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003696:	63a3      	str	r3, [r4, #56]	; 0x38
 8003698:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800369c:	6360      	str	r0, [r4, #52]	; 0x34
 800369e:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 80036a2:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 80036a6:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 80036aa:	7043      	strb	r3, [r0, #1]
 80036ac:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 80036b0:	7003      	strb	r3, [r0, #0]
 80036b2:	6020      	str	r0, [r4, #0]
 80036b4:	2000      	movs	r0, #0
 80036b6:	e7ea      	b.n	800368e <__submore+0x1e>
 80036b8:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 80036ba:	0077      	lsls	r7, r6, #1
 80036bc:	463a      	mov	r2, r7
 80036be:	f000 f923 	bl	8003908 <_realloc_r>
 80036c2:	4605      	mov	r5, r0
 80036c4:	2800      	cmp	r0, #0
 80036c6:	d0e0      	beq.n	800368a <__submore+0x1a>
 80036c8:	eb00 0806 	add.w	r8, r0, r6
 80036cc:	4601      	mov	r1, r0
 80036ce:	4632      	mov	r2, r6
 80036d0:	4640      	mov	r0, r8
 80036d2:	f000 f815 	bl	8003700 <memcpy>
 80036d6:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 80036da:	f8c4 8000 	str.w	r8, [r4]
 80036de:	e7e9      	b.n	80036b4 <__submore+0x44>

080036e0 <__retarget_lock_acquire_recursive>:
 80036e0:	4770      	bx	lr

080036e2 <__retarget_lock_release_recursive>:
 80036e2:	4770      	bx	lr

080036e4 <memchr>:
 80036e4:	4603      	mov	r3, r0
 80036e6:	b510      	push	{r4, lr}
 80036e8:	b2c9      	uxtb	r1, r1
 80036ea:	4402      	add	r2, r0
 80036ec:	4293      	cmp	r3, r2
 80036ee:	4618      	mov	r0, r3
 80036f0:	d101      	bne.n	80036f6 <memchr+0x12>
 80036f2:	2000      	movs	r0, #0
 80036f4:	e003      	b.n	80036fe <memchr+0x1a>
 80036f6:	7804      	ldrb	r4, [r0, #0]
 80036f8:	3301      	adds	r3, #1
 80036fa:	428c      	cmp	r4, r1
 80036fc:	d1f6      	bne.n	80036ec <memchr+0x8>
 80036fe:	bd10      	pop	{r4, pc}

08003700 <memcpy>:
 8003700:	440a      	add	r2, r1
 8003702:	4291      	cmp	r1, r2
 8003704:	f100 33ff 	add.w	r3, r0, #4294967295
 8003708:	d100      	bne.n	800370c <memcpy+0xc>
 800370a:	4770      	bx	lr
 800370c:	b510      	push	{r4, lr}
 800370e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003712:	4291      	cmp	r1, r2
 8003714:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003718:	d1f9      	bne.n	800370e <memcpy+0xe>
 800371a:	bd10      	pop	{r4, pc}

0800371c <memmove>:
 800371c:	4288      	cmp	r0, r1
 800371e:	b510      	push	{r4, lr}
 8003720:	eb01 0402 	add.w	r4, r1, r2
 8003724:	d902      	bls.n	800372c <memmove+0x10>
 8003726:	4284      	cmp	r4, r0
 8003728:	4623      	mov	r3, r4
 800372a:	d807      	bhi.n	800373c <memmove+0x20>
 800372c:	1e43      	subs	r3, r0, #1
 800372e:	42a1      	cmp	r1, r4
 8003730:	d008      	beq.n	8003744 <memmove+0x28>
 8003732:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003736:	f803 2f01 	strb.w	r2, [r3, #1]!
 800373a:	e7f8      	b.n	800372e <memmove+0x12>
 800373c:	4601      	mov	r1, r0
 800373e:	4402      	add	r2, r0
 8003740:	428a      	cmp	r2, r1
 8003742:	d100      	bne.n	8003746 <memmove+0x2a>
 8003744:	bd10      	pop	{r4, pc}
 8003746:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800374a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800374e:	e7f7      	b.n	8003740 <memmove+0x24>

08003750 <_free_r>:
 8003750:	b538      	push	{r3, r4, r5, lr}
 8003752:	4605      	mov	r5, r0
 8003754:	2900      	cmp	r1, #0
 8003756:	d040      	beq.n	80037da <_free_r+0x8a>
 8003758:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800375c:	1f0c      	subs	r4, r1, #4
 800375e:	2b00      	cmp	r3, #0
 8003760:	bfb8      	it	lt
 8003762:	18e4      	addlt	r4, r4, r3
 8003764:	f000 f910 	bl	8003988 <__malloc_lock>
 8003768:	4a1c      	ldr	r2, [pc, #112]	; (80037dc <_free_r+0x8c>)
 800376a:	6813      	ldr	r3, [r2, #0]
 800376c:	b933      	cbnz	r3, 800377c <_free_r+0x2c>
 800376e:	6063      	str	r3, [r4, #4]
 8003770:	6014      	str	r4, [r2, #0]
 8003772:	4628      	mov	r0, r5
 8003774:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003778:	f000 b90c 	b.w	8003994 <__malloc_unlock>
 800377c:	42a3      	cmp	r3, r4
 800377e:	d908      	bls.n	8003792 <_free_r+0x42>
 8003780:	6820      	ldr	r0, [r4, #0]
 8003782:	1821      	adds	r1, r4, r0
 8003784:	428b      	cmp	r3, r1
 8003786:	bf01      	itttt	eq
 8003788:	6819      	ldreq	r1, [r3, #0]
 800378a:	685b      	ldreq	r3, [r3, #4]
 800378c:	1809      	addeq	r1, r1, r0
 800378e:	6021      	streq	r1, [r4, #0]
 8003790:	e7ed      	b.n	800376e <_free_r+0x1e>
 8003792:	461a      	mov	r2, r3
 8003794:	685b      	ldr	r3, [r3, #4]
 8003796:	b10b      	cbz	r3, 800379c <_free_r+0x4c>
 8003798:	42a3      	cmp	r3, r4
 800379a:	d9fa      	bls.n	8003792 <_free_r+0x42>
 800379c:	6811      	ldr	r1, [r2, #0]
 800379e:	1850      	adds	r0, r2, r1
 80037a0:	42a0      	cmp	r0, r4
 80037a2:	d10b      	bne.n	80037bc <_free_r+0x6c>
 80037a4:	6820      	ldr	r0, [r4, #0]
 80037a6:	4401      	add	r1, r0
 80037a8:	1850      	adds	r0, r2, r1
 80037aa:	4283      	cmp	r3, r0
 80037ac:	6011      	str	r1, [r2, #0]
 80037ae:	d1e0      	bne.n	8003772 <_free_r+0x22>
 80037b0:	6818      	ldr	r0, [r3, #0]
 80037b2:	685b      	ldr	r3, [r3, #4]
 80037b4:	4401      	add	r1, r0
 80037b6:	6011      	str	r1, [r2, #0]
 80037b8:	6053      	str	r3, [r2, #4]
 80037ba:	e7da      	b.n	8003772 <_free_r+0x22>
 80037bc:	d902      	bls.n	80037c4 <_free_r+0x74>
 80037be:	230c      	movs	r3, #12
 80037c0:	602b      	str	r3, [r5, #0]
 80037c2:	e7d6      	b.n	8003772 <_free_r+0x22>
 80037c4:	6820      	ldr	r0, [r4, #0]
 80037c6:	1821      	adds	r1, r4, r0
 80037c8:	428b      	cmp	r3, r1
 80037ca:	bf01      	itttt	eq
 80037cc:	6819      	ldreq	r1, [r3, #0]
 80037ce:	685b      	ldreq	r3, [r3, #4]
 80037d0:	1809      	addeq	r1, r1, r0
 80037d2:	6021      	streq	r1, [r4, #0]
 80037d4:	6063      	str	r3, [r4, #4]
 80037d6:	6054      	str	r4, [r2, #4]
 80037d8:	e7cb      	b.n	8003772 <_free_r+0x22>
 80037da:	bd38      	pop	{r3, r4, r5, pc}
 80037dc:	20000244 	.word	0x20000244

080037e0 <sbrk_aligned>:
 80037e0:	b570      	push	{r4, r5, r6, lr}
 80037e2:	4e0e      	ldr	r6, [pc, #56]	; (800381c <sbrk_aligned+0x3c>)
 80037e4:	460c      	mov	r4, r1
 80037e6:	6831      	ldr	r1, [r6, #0]
 80037e8:	4605      	mov	r5, r0
 80037ea:	b911      	cbnz	r1, 80037f2 <sbrk_aligned+0x12>
 80037ec:	f000 f8bc 	bl	8003968 <_sbrk_r>
 80037f0:	6030      	str	r0, [r6, #0]
 80037f2:	4621      	mov	r1, r4
 80037f4:	4628      	mov	r0, r5
 80037f6:	f000 f8b7 	bl	8003968 <_sbrk_r>
 80037fa:	1c43      	adds	r3, r0, #1
 80037fc:	d00a      	beq.n	8003814 <sbrk_aligned+0x34>
 80037fe:	1cc4      	adds	r4, r0, #3
 8003800:	f024 0403 	bic.w	r4, r4, #3
 8003804:	42a0      	cmp	r0, r4
 8003806:	d007      	beq.n	8003818 <sbrk_aligned+0x38>
 8003808:	1a21      	subs	r1, r4, r0
 800380a:	4628      	mov	r0, r5
 800380c:	f000 f8ac 	bl	8003968 <_sbrk_r>
 8003810:	3001      	adds	r0, #1
 8003812:	d101      	bne.n	8003818 <sbrk_aligned+0x38>
 8003814:	f04f 34ff 	mov.w	r4, #4294967295
 8003818:	4620      	mov	r0, r4
 800381a:	bd70      	pop	{r4, r5, r6, pc}
 800381c:	20000248 	.word	0x20000248

08003820 <_malloc_r>:
 8003820:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003824:	1ccd      	adds	r5, r1, #3
 8003826:	f025 0503 	bic.w	r5, r5, #3
 800382a:	3508      	adds	r5, #8
 800382c:	2d0c      	cmp	r5, #12
 800382e:	bf38      	it	cc
 8003830:	250c      	movcc	r5, #12
 8003832:	2d00      	cmp	r5, #0
 8003834:	4607      	mov	r7, r0
 8003836:	db01      	blt.n	800383c <_malloc_r+0x1c>
 8003838:	42a9      	cmp	r1, r5
 800383a:	d905      	bls.n	8003848 <_malloc_r+0x28>
 800383c:	230c      	movs	r3, #12
 800383e:	2600      	movs	r6, #0
 8003840:	603b      	str	r3, [r7, #0]
 8003842:	4630      	mov	r0, r6
 8003844:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003848:	4e2e      	ldr	r6, [pc, #184]	; (8003904 <_malloc_r+0xe4>)
 800384a:	f000 f89d 	bl	8003988 <__malloc_lock>
 800384e:	6833      	ldr	r3, [r6, #0]
 8003850:	461c      	mov	r4, r3
 8003852:	bb34      	cbnz	r4, 80038a2 <_malloc_r+0x82>
 8003854:	4629      	mov	r1, r5
 8003856:	4638      	mov	r0, r7
 8003858:	f7ff ffc2 	bl	80037e0 <sbrk_aligned>
 800385c:	1c43      	adds	r3, r0, #1
 800385e:	4604      	mov	r4, r0
 8003860:	d14d      	bne.n	80038fe <_malloc_r+0xde>
 8003862:	6834      	ldr	r4, [r6, #0]
 8003864:	4626      	mov	r6, r4
 8003866:	2e00      	cmp	r6, #0
 8003868:	d140      	bne.n	80038ec <_malloc_r+0xcc>
 800386a:	6823      	ldr	r3, [r4, #0]
 800386c:	4631      	mov	r1, r6
 800386e:	4638      	mov	r0, r7
 8003870:	eb04 0803 	add.w	r8, r4, r3
 8003874:	f000 f878 	bl	8003968 <_sbrk_r>
 8003878:	4580      	cmp	r8, r0
 800387a:	d13a      	bne.n	80038f2 <_malloc_r+0xd2>
 800387c:	6821      	ldr	r1, [r4, #0]
 800387e:	3503      	adds	r5, #3
 8003880:	1a6d      	subs	r5, r5, r1
 8003882:	f025 0503 	bic.w	r5, r5, #3
 8003886:	3508      	adds	r5, #8
 8003888:	2d0c      	cmp	r5, #12
 800388a:	bf38      	it	cc
 800388c:	250c      	movcc	r5, #12
 800388e:	4638      	mov	r0, r7
 8003890:	4629      	mov	r1, r5
 8003892:	f7ff ffa5 	bl	80037e0 <sbrk_aligned>
 8003896:	3001      	adds	r0, #1
 8003898:	d02b      	beq.n	80038f2 <_malloc_r+0xd2>
 800389a:	6823      	ldr	r3, [r4, #0]
 800389c:	442b      	add	r3, r5
 800389e:	6023      	str	r3, [r4, #0]
 80038a0:	e00e      	b.n	80038c0 <_malloc_r+0xa0>
 80038a2:	6822      	ldr	r2, [r4, #0]
 80038a4:	1b52      	subs	r2, r2, r5
 80038a6:	d41e      	bmi.n	80038e6 <_malloc_r+0xc6>
 80038a8:	2a0b      	cmp	r2, #11
 80038aa:	d916      	bls.n	80038da <_malloc_r+0xba>
 80038ac:	1961      	adds	r1, r4, r5
 80038ae:	42a3      	cmp	r3, r4
 80038b0:	6025      	str	r5, [r4, #0]
 80038b2:	bf18      	it	ne
 80038b4:	6059      	strne	r1, [r3, #4]
 80038b6:	6863      	ldr	r3, [r4, #4]
 80038b8:	bf08      	it	eq
 80038ba:	6031      	streq	r1, [r6, #0]
 80038bc:	5162      	str	r2, [r4, r5]
 80038be:	604b      	str	r3, [r1, #4]
 80038c0:	4638      	mov	r0, r7
 80038c2:	f104 060b 	add.w	r6, r4, #11
 80038c6:	f000 f865 	bl	8003994 <__malloc_unlock>
 80038ca:	f026 0607 	bic.w	r6, r6, #7
 80038ce:	1d23      	adds	r3, r4, #4
 80038d0:	1af2      	subs	r2, r6, r3
 80038d2:	d0b6      	beq.n	8003842 <_malloc_r+0x22>
 80038d4:	1b9b      	subs	r3, r3, r6
 80038d6:	50a3      	str	r3, [r4, r2]
 80038d8:	e7b3      	b.n	8003842 <_malloc_r+0x22>
 80038da:	6862      	ldr	r2, [r4, #4]
 80038dc:	42a3      	cmp	r3, r4
 80038de:	bf0c      	ite	eq
 80038e0:	6032      	streq	r2, [r6, #0]
 80038e2:	605a      	strne	r2, [r3, #4]
 80038e4:	e7ec      	b.n	80038c0 <_malloc_r+0xa0>
 80038e6:	4623      	mov	r3, r4
 80038e8:	6864      	ldr	r4, [r4, #4]
 80038ea:	e7b2      	b.n	8003852 <_malloc_r+0x32>
 80038ec:	4634      	mov	r4, r6
 80038ee:	6876      	ldr	r6, [r6, #4]
 80038f0:	e7b9      	b.n	8003866 <_malloc_r+0x46>
 80038f2:	230c      	movs	r3, #12
 80038f4:	4638      	mov	r0, r7
 80038f6:	603b      	str	r3, [r7, #0]
 80038f8:	f000 f84c 	bl	8003994 <__malloc_unlock>
 80038fc:	e7a1      	b.n	8003842 <_malloc_r+0x22>
 80038fe:	6025      	str	r5, [r4, #0]
 8003900:	e7de      	b.n	80038c0 <_malloc_r+0xa0>
 8003902:	bf00      	nop
 8003904:	20000244 	.word	0x20000244

08003908 <_realloc_r>:
 8003908:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800390c:	4680      	mov	r8, r0
 800390e:	4614      	mov	r4, r2
 8003910:	460e      	mov	r6, r1
 8003912:	b921      	cbnz	r1, 800391e <_realloc_r+0x16>
 8003914:	4611      	mov	r1, r2
 8003916:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800391a:	f7ff bf81 	b.w	8003820 <_malloc_r>
 800391e:	b92a      	cbnz	r2, 800392c <_realloc_r+0x24>
 8003920:	f7ff ff16 	bl	8003750 <_free_r>
 8003924:	4625      	mov	r5, r4
 8003926:	4628      	mov	r0, r5
 8003928:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800392c:	f000 f838 	bl	80039a0 <_malloc_usable_size_r>
 8003930:	4284      	cmp	r4, r0
 8003932:	4607      	mov	r7, r0
 8003934:	d802      	bhi.n	800393c <_realloc_r+0x34>
 8003936:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800393a:	d812      	bhi.n	8003962 <_realloc_r+0x5a>
 800393c:	4621      	mov	r1, r4
 800393e:	4640      	mov	r0, r8
 8003940:	f7ff ff6e 	bl	8003820 <_malloc_r>
 8003944:	4605      	mov	r5, r0
 8003946:	2800      	cmp	r0, #0
 8003948:	d0ed      	beq.n	8003926 <_realloc_r+0x1e>
 800394a:	42bc      	cmp	r4, r7
 800394c:	4622      	mov	r2, r4
 800394e:	4631      	mov	r1, r6
 8003950:	bf28      	it	cs
 8003952:	463a      	movcs	r2, r7
 8003954:	f7ff fed4 	bl	8003700 <memcpy>
 8003958:	4631      	mov	r1, r6
 800395a:	4640      	mov	r0, r8
 800395c:	f7ff fef8 	bl	8003750 <_free_r>
 8003960:	e7e1      	b.n	8003926 <_realloc_r+0x1e>
 8003962:	4635      	mov	r5, r6
 8003964:	e7df      	b.n	8003926 <_realloc_r+0x1e>
	...

08003968 <_sbrk_r>:
 8003968:	b538      	push	{r3, r4, r5, lr}
 800396a:	2300      	movs	r3, #0
 800396c:	4d05      	ldr	r5, [pc, #20]	; (8003984 <_sbrk_r+0x1c>)
 800396e:	4604      	mov	r4, r0
 8003970:	4608      	mov	r0, r1
 8003972:	602b      	str	r3, [r5, #0]
 8003974:	f7fc ff78 	bl	8000868 <_sbrk>
 8003978:	1c43      	adds	r3, r0, #1
 800397a:	d102      	bne.n	8003982 <_sbrk_r+0x1a>
 800397c:	682b      	ldr	r3, [r5, #0]
 800397e:	b103      	cbz	r3, 8003982 <_sbrk_r+0x1a>
 8003980:	6023      	str	r3, [r4, #0]
 8003982:	bd38      	pop	{r3, r4, r5, pc}
 8003984:	2000023c 	.word	0x2000023c

08003988 <__malloc_lock>:
 8003988:	4801      	ldr	r0, [pc, #4]	; (8003990 <__malloc_lock+0x8>)
 800398a:	f7ff bea9 	b.w	80036e0 <__retarget_lock_acquire_recursive>
 800398e:	bf00      	nop
 8003990:	20000240 	.word	0x20000240

08003994 <__malloc_unlock>:
 8003994:	4801      	ldr	r0, [pc, #4]	; (800399c <__malloc_unlock+0x8>)
 8003996:	f7ff bea4 	b.w	80036e2 <__retarget_lock_release_recursive>
 800399a:	bf00      	nop
 800399c:	20000240 	.word	0x20000240

080039a0 <_malloc_usable_size_r>:
 80039a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80039a4:	1f18      	subs	r0, r3, #4
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	bfbc      	itt	lt
 80039aa:	580b      	ldrlt	r3, [r1, r0]
 80039ac:	18c0      	addlt	r0, r0, r3
 80039ae:	4770      	bx	lr

080039b0 <_init>:
 80039b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80039b2:	bf00      	nop
 80039b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80039b6:	bc08      	pop	{r3}
 80039b8:	469e      	mov	lr, r3
 80039ba:	4770      	bx	lr

080039bc <_fini>:
 80039bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80039be:	bf00      	nop
 80039c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80039c2:	bc08      	pop	{r3}
 80039c4:	469e      	mov	lr, r3
 80039c6:	4770      	bx	lr
