// Seed: 4117194112
module module_0 (
    output wire id_0,
    input supply0 id_1,
    input tri0 id_2,
    input wor id_3,
    input supply0 id_4,
    input supply0 id_5,
    input supply1 id_6,
    input supply1 id_7,
    output wor id_8,
    input wire id_9,
    output tri id_10,
    input wire id_11,
    output tri0 id_12,
    output tri id_13,
    output wor id_14,
    input tri1 id_15,
    output tri id_16,
    output tri0 id_17,
    output wire id_18,
    output tri0 id_19,
    output tri0 id_20,
    input tri0 id_21,
    input tri id_22,
    input supply0 id_23,
    output wor id_24,
    input wor id_25,
    input supply1 id_26,
    input tri1 id_27,
    output uwire id_28,
    output wor id_29,
    input wor id_30,
    input tri1 id_31,
    input tri1 id_32
);
  wire id_34;
  wire id_35;
  assign module_1.id_0 = 0;
  supply1 id_36 = id_11;
  wire id_37;
  wire id_38;
endmodule
module module_1 (
    input supply1 id_0,
    output supply1 id_1,
    input wor id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_0,
      id_2,
      id_2,
      id_0,
      id_2,
      id_0,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_2,
      id_0,
      id_0,
      id_1,
      id_2,
      id_2,
      id_0,
      id_1,
      id_1,
      id_2,
      id_0,
      id_0
  );
endmodule
