FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"DATA";
2"CLK";
3"V3P3\G";
4"EXT_TRIG<15>";
5"SMELLIE_DELAY";
6"V3P3\G";
7"JTAG_TMS";
8"JX1_SE_1";
9"VBAT";
10"JTAG_TCK";
11"SMELLIE_PRE_DELAY";
12"LE<2>";
13"EXT_TRIG<11>";
14"EXT_TRIG<14>";
15"EXT_TRIG<13>";
16"EXT_TRIG<12>";
17"JX1_GUIDE_PIN2";
18"JTAG_TDI";
19"V3P3\G";
20"CARRIER_SRST#";
21"FPGA_DONE";
22"TELLIE_DELAY";
23"SMELLIE_PULSE";
24"SYNC24";
25"GT";
26"GND\G";
27"V3P3\G";
28"SYNC";
29"MTCA_MIMIC_TRIG1";
30"MTCA_MIMIC_TRIG2";
31"MTCA_MIMIC_DATA_RDY";
32"TELLIE_PULSE";
33"SPKR";
34"VCC\G";
35"VCC\G";
36"V3P3\G";
37"UN$1$LEDL$I102$A";
38"I2C_SCL";
39"GPIO0";
40"GPIO4";
41"GPIO2";
42"PWR_GOOD";
43"CAEN_DATA_RDY";
44"GENERIC_DELAY_OUT";
45"V3P3\G";
46"JX2_GUIDE_PIN2";
47"I2C_SDA";
48"VCC\G";
49"MZ_HAPPY";
50"SCALER<5>";
51"CNTRL_REG_CHK";
52"READ_CNTRL_REG_BIT";
53"CNTRL_RDY";
54"EXT_TRIG<7>";
55"EXT_TRIG<6>";
56"EXT_TRIG<5>";
57"EXT_TRIG<3>";
58"JX2_GUIDE_PIN1";
59"EXT_TRIG<2>";
60"EXT_TRIG<0>";
61"EXT_TRIG<1>";
62"JX2_SE_1";
63"GPIO5";
64"INIT#";
65"TUBII_RT_OUT";
66"BCKP_CLK_IN_USE_MZ";
67"GPIO3";
68"GPIO1";
69"BCKP_CLK_IN_USE";
70"CLK100_IN";
71"RESET_CLK";
72"SCALER<6>";
73"GT_MZ";
74"VCCIO_EN_O";
75"JX2_SE_0";
76"V3P3";
77"GND\G";
78"CLK100_IN_MZ";
79"EXT_TRIG<4>";
80"SYNC24_MZ";
81"SYNC_MZ";
82"MTCA_MIMIC_TRIG2_MZ";
83"MTCA_MIMIC_TRIG1_MZ";
84"LE<1>";
85"LE<0>";
86"JX1_GUIDE_PIN1";
87"VCC\G";
88"EXT_TRIG<8>";
89"EXT_TRIG<9>";
90"EXT_TRIG<10>";
91"VCC\G";
92"JTAG_TDO";
93"JX1_SE_0";
94"TELLIE_PRE_DELAY";
95"GND\G";
96"PWR_EN";
97"GENERIC_DELAY_IN";
98"SCALER<4>";
99"GND\G";
100"CLOCKS_DATA_RDY";
101"GENERIC_PULSE";
%"FCI_61083-101400LF"
"1","(-1700,2500)","0","misc","I1";
;
$LOCATION"U5"
CDS_LOCATION"U5"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-125,1450,125,-1300";
"102"
$PN"102"86;
"100"
$PN"100"0;
"96"
$PN"96"95;
"98"
$PN"98"0;
"94"
$PN"94"0;
"92"
$PN"92"0;
"90"
$PN"90"0;
"86"
$PN"86"95;
"88"
$PN"88"0;
"84"
$PN"84"0;
"82"
$PN"82"0;
"80"
$PN"80"19;
"76"
$PN"76"0;
"78"
$PN"78"19;
"74"
$PN"74"0;
"72"
$PN"72"95;
"70"
$PN"70"0;
"66"
$PN"66"95;
"68"
$PN"68"0;
"64"
$PN"64"0;
"62"
$PN"62"0;
"60"
$PN"60"87;
"58"
$PN"58"87;
"56"
$PN"56"0;
"52"
$PN"52"95;
"50"
$PN"50"22;
"54"
$PN"54"5;
"48"
$PN"48"23;
"46"
$PN"46"95;
"42"
$PN"42"33;
"40"
$PN"40"95;
"44"
$PN"44"32;
"38"
$PN"38"2;
"36"
$PN"36"1;
"34"
$PN"34"95;
"32"
$PN"32"31;
"30"
$PN"30"83;
"28"
$PN"28"95;
"26"
$PN"26"82;
"24"
$PN"24"73;
"22"
$PN"22"95;
"20"
$PN"20"81;
"18"
$PN"18"80;
"16"
$PN"16"95;
"14"
$PN"14"0;
"12"
$PN"12"0;
"10"
$PN"10"8;
"8"
$PN"8"21;
"6"
$PN"6"20;
"4"
$PN"4"18;
"2"
$PN"2"7;
"101"
$PN"101"17;
"99"
$PN"99"0;
"95"
$PN"95"95;
"97"
$PN"97"0;
"93"
$PN"93"0;
"91"
$PN"91"0;
"89"
$PN"89"0;
"85"
$PN"85"95;
"87"
$PN"87"0;
"83"
$PN"83"4;
"81"
$PN"81"16;
"79"
$PN"79"3;
"75"
$PN"75"15;
"77"
$PN"77"95;
"73"
$PN"73"14;
"71"
$PN"71"95;
"69"
$PN"69"13;
"65"
$PN"65"95;
"67"
$PN"67"88;
"63"
$PN"63"89;
"61"
$PN"61"90;
"59"
$PN"59"91;
"57"
$PN"57"91;
"55"
$PN"55"12;
"51"
$PN"51"95;
"49"
$PN"49"85;
"53"
$PN"53"84;
"47"
$PN"47"0;
"45"
$PN"45"95;
"41"
$PN"41"0;
"39"
$PN"39"95;
"43"
$PN"43"0;
"37"
$PN"37"0;
"35"
$PN"35"0;
"33"
$PN"33"95;
"31"
$PN"31"0;
"29"
$PN"29"0;
"27"
$PN"27"95;
"25"
$PN"25"0;
"23"
$PN"23"97;
"21"
$PN"21"95;
"19"
$PN"19"94;
"15"
$PN"15"95;
"17"
$PN"17"11;
"13"
$PN"13"0;
"9"
$PN"9"93;
"11"
$PN"11"0;
"5"
$PN"5"96;
"7"
$PN"7"9;
"3"
$PN"3"92;
"1"
$PN"1"10;
%"OUTPORT"
"1","(-2800,3000)","2","standard","I10";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"1;
%"OUTPORT"
"1","(350,3150)","2","standard","I100";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"50;
%"OUTPORT"
"1","(350,2950)","2","standard","I101";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"53;
%"LED_L"
"1","(175,3450)","1","misc","I102";
;
$LOCATION"D15"
CDS_LOCATION"D15"
$SEC"1"
CDS_SEC"1"
NEEDS_NO_SIZE"TRUE"
ABBREV"LED"
TITLE"LED"
CDS_LIB"misc";
"A\NAC"
$PN"2"37;
"B\NAC"
$PN"1"99;
%"RSMD0805"
"1","(400,3450)","0","resistors","I103";
;
$LOCATION"R367"
CDS_LOCATION"R367"
$SEC"1"
CDS_SEC"1"
VALUE"100"
PACKTYPE"0805"
TOL"1%"
CDS_LIB"resistors"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25";
"A<0>"
$PN"1"37;
"B<0>"
$PN"2"49;
%"74LV07A"
"1","(-3550,2950)","0","ttl","I104";
;
$LOCATION"U76"
CDS_LOCATION"U76"
$SEC"1"
CDS_SEC"1"
CDS_LIB"ttl"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150";
"VCC"
$PN"14"27;
"GND"
$PN"7"26;
"Y6"
$PN"12"0;
"Y5"
$PN"10"82;
"Y4"
$PN"8"83;
"Y3"
$PN"6"73;
"Y2"
$PN"4"81;
"Y1"
$PN"2"80;
"A6"
$PN"13"30;
"A5"
$PN"11"30;
"A4"
$PN"9"29;
"A3"
$PN"5"25;
"A2"
$PN"3"28;
"A1"
$PN"1"24;
%"INPORT"
"1","(-4275,3075)","0","standard","I105";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"24;
%"INPORT"
"1","(-4275,3025)","0","standard","I106";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"28;
%"INPORT"
"1","(-4275,2975)","0","standard","I107";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"25;
%"INPORT"
"1","(-4275,2925)","0","standard","I108";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"29;
%"INPORT"
"1","(-4275,2875)","0","standard","I109";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"30;
%"OUTPORT"
"1","(-2800,3100)","2","standard","I110";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"31;
%"RSMD0603"
"1","(-3275,3675)","1","resistors","I111";
;
$LOCATION"R140"
CDS_LOCATION"R140"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603";
"A<0>"
$PN"1"80;
"B<0>"
$PN"2"6;
%"RSMD0603"
"1","(-3225,3675)","1","resistors","I112";
;
$LOCATION"R141"
CDS_LOCATION"R141"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0603"
TOL"0.1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"1%"
NEEDS_NO_SIZE"TRUE"
POSTOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"81;
"B<0>"
$PN"2"6;
%"RSMD0603"
"1","(-3100,3675)","1","resistors","I113";
;
$LOCATION"R142"
CDS_LOCATION"R142"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0603"
TOL"0.1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"1%"
NEEDS_NO_SIZE"TRUE"
POSTOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"73;
"B<0>"
$PN"2"6;
%"RSMD0603"
"1","(-3075,3675)","1","resistors","I114";
;
$LOCATION"R143"
CDS_LOCATION"R143"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0603"
TOL"0.1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"1%"
NEEDS_NO_SIZE"TRUE"
POSTOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"82;
"B<0>"
$PN"2"6;
%"RSMD0603"
"1","(-3050,3675)","1","resistors","I115";
;
$LOCATION"R144"
CDS_LOCATION"R144"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0603"
TOL"0.1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"1%"
NEEDS_NO_SIZE"TRUE"
POSTOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"83;
"B<0>"
$PN"2"6;
%"CSMD0603"
"1","(-3525,3425)","0","capacitors","I116";
;
$LOCATION"C203"
CDS_LOCATION"C203"
$SEC"1"
CDS_SEC"1"
VOLTAGE"50V"
PACKTYPE"0603"
PART_NAME"CSMD0603"
VALUE"0.1UF"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
TOL"10%"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON";
"B<0>"
$PN"2"27;
"A<0>"
$PN"1"26;
%"74LV07A"
"1","(3250,2775)","2","ttl","I117";
;
$LOCATION"U161"
CDS_LOCATION"U161"
$SEC"1"
CDS_SEC"1"
CDS_LIB"ttl"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150";
"VCC"
$PN"14"76;
"GND"
$PN"7"77;
"Y6"
$PN"12"0;
"Y5"
$PN"10"0;
"Y4"
$PN"8"0;
"Y3"
$PN"6"0;
"Y2"
$PN"4"66;
"Y1"
$PN"2"78;
"A6"
$PN"13"0;
"A5"
$PN"11"0;
"A4"
$PN"9"0;
"A3"
$PN"5"0;
"A2"
$PN"3"70;
"A1"
$PN"1"69;
%"INPORT"
"1","(3025,2350)","0","standard","I118";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"69;
%"INPORT"
"1","(3025,2450)","0","standard","I119";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"70;
%"OUTPORT"
"1","(-2800,2850)","2","standard","I12";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"33;
%"CSMD0603"
"1","(3250,3250)","0","capacitors","I120";
;
$LOCATION"C206"
CDS_LOCATION"C206"
$SEC"1"
CDS_SEC"1"
VOLTAGE"50V"
PACKTYPE"0603"
PART_NAME"CSMD0603"
VALUE"0.1UF"
TOL"10%"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors";
"B<0>"
$PN"2"77;
"A<0>"
$PN"1"76;
%"INPORT"
"1","(-650,3300)","2","standard","I121";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"97;
%"OUTPORT"
"1","(-2800,2650)","2","standard","I15";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"22;
%"OUTPORT"
"1","(-2800,2550)","2","standard","I16";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"5;
%"FCI_61083-101400LF"
"1","(1450,2500)","0","misc","I23";
;
$LOCATION"U65"
CDS_LOCATION"U65"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-125,1450,125,-1300"
CDS_LIB"misc";
"102"
$PN"102"58;
"100"
$PN"100"0;
"96"
$PN"96"99;
"98"
$PN"98"0;
"94"
$PN"94"0;
"92"
$PN"92"0;
"90"
$PN"90"0;
"86"
$PN"86"99;
"88"
$PN"88"0;
"84"
$PN"84"60;
"82"
$PN"82"61;
"80"
$PN"80"36;
"76"
$PN"76"59;
"78"
$PN"78"36;
"74"
$PN"74"57;
"72"
$PN"72"99;
"70"
$PN"70"79;
"66"
$PN"66"99;
"68"
$PN"68"56;
"64"
$PN"64"55;
"62"
$PN"62"54;
"60"
$PN"60"35;
"58"
$PN"58"35;
"56"
$PN"56"0;
"52"
$PN"52"99;
"50"
$PN"50"0;
"54"
$PN"54"0;
"48"
$PN"48"0;
"46"
$PN"46"99;
"42"
$PN"42"0;
"40"
$PN"40"99;
"44"
$PN"44"0;
"38"
$PN"38"53;
"36"
$PN"36"52;
"34"
$PN"34"99;
"32"
$PN"32"51;
"30"
$PN"30"50;
"28"
$PN"28"99;
"26"
$PN"26"72;
"24"
$PN"24"98;
"22"
$PN"22"99;
"20"
$PN"20"65;
"18"
$PN"18"49;
"16"
$PN"16"99;
"14"
$PN"14"62;
"12"
$PN"12"48;
"10"
$PN"10"74;
"8"
$PN"8"63;
"6"
$PN"6"67;
"4"
$PN"4"68;
"2"
$PN"2"47;
"101"
$PN"101"46;
"99"
$PN"99"0;
"95"
$PN"95"99;
"97"
$PN"97"0;
"93"
$PN"93"0;
"91"
$PN"91"0;
"89"
$PN"89"0;
"85"
$PN"85"99;
"87"
$PN"87"0;
"83"
$PN"83"0;
"81"
$PN"81"0;
"79"
$PN"79"45;
"75"
$PN"75"0;
"77"
$PN"77"99;
"73"
$PN"73"0;
"71"
$PN"71"99;
"69"
$PN"69"0;
"65"
$PN"65"99;
"67"
$PN"67"0;
"63"
$PN"63"0;
"61"
$PN"61"0;
"59"
$PN"59"34;
"57"
$PN"57"34;
"55"
$PN"55"0;
"51"
$PN"51"99;
"49"
$PN"49"0;
"53"
$PN"53"0;
"47"
$PN"47"71;
"45"
$PN"45"99;
"41"
$PN"41"78;
"39"
$PN"39"99;
"43"
$PN"43"66;
"37"
$PN"37"0;
"35"
$PN"35"0;
"33"
$PN"33"99;
"31"
$PN"31"0;
"29"
$PN"29"0;
"27"
$PN"27"99;
"25"
$PN"25"100;
"23"
$PN"23"44;
"21"
$PN"21"99;
"19"
$PN"19"101;
"15"
$PN"15"99;
"17"
$PN"17"43;
"13"
$PN"13"75;
"9"
$PN"9"64;
"11"
$PN"11"42;
"5"
$PN"5"41;
"7"
$PN"7"40;
"3"
$PN"3"39;
"1"
$PN"1"38;
%"INPORT"
"1","(-650,3450)","2","standard","I26";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"11;
%"INPORT"
"1","(-650,3400)","2","standard","I27";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"94;
%"INPORT"
"1","(-650,2350)","2","standard","I40";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"90;
%"INPORT"
"1","(-650,2300)","2","standard","I41";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"89;
%"INPORT"
"1","(-650,2200)","2","standard","I42";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"88;
%"INPORT"
"1","(-650,2150)","2","standard","I43";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"13;
%"INPORT"
"1","(-650,2050)","2","standard","I44";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"14;
%"INPORT"
"1","(-650,2000)","2","standard","I45";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"15;
%"INPORT"
"1","(-650,1850)","2","standard","I46";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"16;
%"INPORT"
"1","(-650,1800)","2","standard","I47";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"4;
%"OUTPORT"
"1","(350,3400)","2","standard","I49";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"65;
%"INPORT"
"1","(350,2350)","0","standard","I54";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"54;
%"INPORT"
"1","(350,2300)","0","standard","I55";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"55;
%"INPORT"
"1","(350,2200)","0","standard","I56";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"56;
%"INPORT"
"1","(350,2150)","0","standard","I57";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"79;
%"INPORT"
"1","(350,2050)","0","standard","I58";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"57;
%"INPORT"
"1","(350,2000)","0","standard","I59";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"59;
%"INPORT"
"1","(350,1850)","0","standard","I60";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"61;
%"INPORT"
"1","(350,1800)","0","standard","I61";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"60;
%"OUTPORT"
"1","(2500,3450)","0","standard","I73";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"43;
%"OUTPORT"
"1","(2500,3400)","0","standard","I74";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"101;
%"OUTPORT"
"1","(2500,3300)","0","standard","I75";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"44;
%"OUTPORT"
"1","(2500,3250)","0","standard","I77";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"100;
%"OUTPORT"
"1","(-650,2500)","0","standard","I78";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"12;
%"OUTPORT"
"1","(-650,2550)","0","standard","I79";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"84;
%"OUTPORT"
"1","(-650,2650)","0","standard","I80";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"85;
%"OUTPORT"
"1","(2500,2700)","0","standard","I81";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"71;
%"OUTPORT"
"1","(350,3300)","2","standard","I82";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"98;
%"OUTPORT"
"1","(350,3250)","2","standard","I85";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"72;
%"OUTPORT"
"1","(350,3000)","2","standard","I88";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"52;
%"OUTPORT"
"1","(-2800,2950)","2","standard","I94";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"2;
%"OUTPORT"
"1","(-2800,2700)","2","standard","I97";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"23;
%"OUTPORT"
"1","(-2800,2800)","2","standard","I98";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"32;
%"INPORT"
"1","(350,3100)","0","standard","I99";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"51;
END.
