{"vcs1":{"timestamp_begin":1682278093.936372240, "rt":0.76, "ut":0.24, "st":0.14}}
{"vcselab":{"timestamp_begin":1682278094.759332690, "rt":1.06, "ut":0.23, "st":0.24}}
{"link":{"timestamp_begin":1682278095.876536713, "rt":1.60, "ut":0.07, "st":1.30}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682278093.645896422}
{"VCS_COMP_START_TIME": 1682278093.645896422}
{"VCS_COMP_END_TIME": 1682278098.188391798}
{"VCS_USER_OPTIONS": "-sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340856}}
{"stitch_vcselab": {"peak_mem": 238988}}
