# Generated by Yosys 0.13+3 (git sha1 61324cf55, clang 10.0.0-4ubuntu1 -fPIC -Os)
autoidx 65
attribute \amaranth.hierarchy "top.delayer"
attribute \generator "Amaranth"
module \delayer
  wire width 12 $1
  attribute \src "test7_formal_verification_timer_restructured.py:152"
  wire $10
  attribute \src "test7_formal_verification_timer_restructured.py:147"
  wire $12
  attribute \src "test7_formal_verification_timer_restructured.py:148"
  wire $14
  wire width 12 $2
  attribute \src "test7_formal_verification_timer_restructured.py:146"
  wire $7
  wire $auto$opt_dff.cc:197:make_patterns_logic$51
  wire width 12 $procmux$35_Y
  attribute \init 1'0
  attribute \src "test7_formal_verification_timer_restructured.py:135"
  wire \_ui__done
  attribute \init 1'0
  attribute \src "test7_formal_verification_timer_restructured.py:135"
  wire \_ui__inactive
  attribute \init 12'000000000000
  attribute \src "test7_formal_verification_timer_restructured.py:135"
  wire width 12 \_ui__load
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:40"
  wire input 4 \clk
  attribute \init 12'000000000000
  attribute \src "test7_formal_verification_timer_restructured.py:142"
  wire width 12 \countdown
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:40"
  wire input 3 \rst
  attribute \init 1'0
  attribute \src "test7_formal_verification_timer_restructured.py:77"
  wire output 5 \ui__done
  attribute \init 1'0
  attribute \src "test7_formal_verification_timer_restructured.py:77"
  wire output 1 \ui__inactive
  attribute \src "test7_formal_verification_timer_restructured.py:77"
  wire width 12 input 2 \ui__load
  attribute \src "test7_formal_verification_timer_restructured.py:152"
  cell $reduce_bool $11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \_ui__load
    connect \Y $10
  end
  attribute \src "test7_formal_verification_timer_restructured.py:147"
  cell $eq $13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \countdown
    connect \B 1'1
    connect \Y $12
  end
  attribute \src "test7_formal_verification_timer_restructured.py:148"
  cell $logic_not $15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \countdown
    connect \Y $14
  end
  attribute \src "test7_formal_verification_timer_restructured.py:146"
  cell $sub $3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 12
    connect \A \countdown
    connect \B 1'1
    connect \Y $2
  end
  attribute \src "test7_formal_verification_timer_restructured.py:146"
  cell $gt $8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \countdown
    connect \B 1'0
    connect \Y $7
  end
  attribute \src "test7_formal_verification_timer_restructured.py:146"
  cell $mux $9
    parameter \WIDTH 12
    connect \A 12'x
    connect \B $2
    connect \S $7
    connect \Y $1
  end
  cell $sdff $auto$ff.cc:262:slice$47
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $14
    connect \Q \_ui__inactive
    connect \SRST \rst
  end
  cell $sdff $auto$ff.cc:262:slice$48
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $12
    connect \Q \_ui__done
    connect \SRST \rst
  end
  cell $sdffe $auto$ff.cc:262:slice$50
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 12'000000000000
    parameter \WIDTH 12
    connect \CLK \clk
    connect \D $procmux$35_Y
    connect \EN $auto$opt_dff.cc:197:make_patterns_logic$51
    connect \Q \countdown
    connect \SRST \rst
  end
  cell $sdff $auto$ff.cc:262:slice$53
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 12'000000000000
    parameter \WIDTH 12
    connect \CLK \clk
    connect \D \ui__load
    connect \Q \_ui__load
    connect \SRST \rst
  end
  cell $sdff $auto$ff.cc:262:slice$54
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \_ui__inactive
    connect \Q \ui__inactive
    connect \SRST \rst
  end
  cell $sdff $auto$ff.cc:262:slice$55
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \_ui__done
    connect \Q \ui__done
    connect \SRST \rst
  end
  cell $reduce_bool $auto$opt_dff.cc:198:make_patterns_logic$52
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $10 $7 }
    connect \Y $auto$opt_dff.cc:197:make_patterns_logic$51
  end
  attribute \src "test7_formal_verification_timer_restructured.py:152"
  cell $mux $procmux$35
    parameter \WIDTH 12
    connect \A $1
    connect \B \_ui__load
    connect \S $10
    connect \Y $procmux$35_Y
  end
end
attribute \keep 1
attribute \amaranth.hierarchy "top"
attribute \top 1
attribute \generator "Amaranth"
module \top
  attribute \src "test7_formal_verification_timer_restructured.py:244"
  wire $3
  attribute \init 1'0
  attribute \src "test7_formal_verification_timer_restructured.py:244"
  wire $assert$check
  attribute \init 1'0
  attribute \src "test7_formal_verification_timer_restructured.py:244"
  wire $assert$en
  wire $auto$opt_dff.cc:197:make_patterns_logic$60
  wire width 12 $procmux$16_Y
  wire $procmux$17_CMP
  wire $procmux$18_CMP
  wire width 2 $procmux$5_Y
  attribute \amaranth.sample_reg 1
  attribute \init 1'0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire $sample$s$init$sync$1
  attribute \amaranth.sample_reg 1
  attribute \init 1'0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire $sample$s$init$sync$10
  attribute \amaranth.sample_reg 1
  attribute \init 1'0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire $sample$s$init$sync$11
  attribute \amaranth.sample_reg 1
  attribute \init 1'0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire $sample$s$init$sync$12
  attribute \amaranth.sample_reg 1
  attribute \init 1'0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire $sample$s$init$sync$13
  attribute \amaranth.sample_reg 1
  attribute \init 1'0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire $sample$s$init$sync$14
  attribute \amaranth.sample_reg 1
  attribute \init 1'0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire $sample$s$init$sync$15
  attribute \amaranth.sample_reg 1
  attribute \init 1'0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire $sample$s$init$sync$16
  attribute \amaranth.sample_reg 1
  attribute \init 1'0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire $sample$s$init$sync$17
  attribute \amaranth.sample_reg 1
  attribute \init 1'0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire $sample$s$init$sync$18
  attribute \amaranth.sample_reg 1
  attribute \init 1'0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire $sample$s$init$sync$19
  attribute \amaranth.sample_reg 1
  attribute \init 1'0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire $sample$s$init$sync$2
  attribute \amaranth.sample_reg 1
  attribute \init 1'0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire $sample$s$init$sync$20
  attribute \amaranth.sample_reg 1
  attribute \init 1'0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire $sample$s$init$sync$21
  attribute \amaranth.sample_reg 1
  attribute \init 1'0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire $sample$s$init$sync$22
  attribute \amaranth.sample_reg 1
  attribute \init 1'0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire $sample$s$init$sync$23
  attribute \amaranth.sample_reg 1
  attribute \init 1'0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire $sample$s$init$sync$3
  attribute \amaranth.sample_reg 1
  attribute \init 1'0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire $sample$s$init$sync$4
  attribute \amaranth.sample_reg 1
  attribute \init 1'0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire $sample$s$init$sync$5
  attribute \amaranth.sample_reg 1
  attribute \init 1'0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire $sample$s$init$sync$6
  attribute \amaranth.sample_reg 1
  attribute \init 1'0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire $sample$s$init$sync$7
  attribute \amaranth.sample_reg 1
  attribute \init 1'0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire $sample$s$init$sync$8
  attribute \amaranth.sample_reg 1
  attribute \init 1'0
  attribute \src "/home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/hdl/xfrm.py:572"
  wire $sample$s$init$sync$9
  attribute \init 1'0
  attribute \src "test7_formal_verification_timer_restructured.py:190"
  wire \_ui__done
  attribute \init 12'000000000000
  attribute \src "test7_formal_verification_timer_restructured.py:190"
  wire width 12 \_ui__load
  attribute \src "test7_formal_verification_timer_restructured.py:190"
  wire input 1 \_ui__tb_fanin_flags__in_done
  attribute \src "test7_formal_verification_timer_restructured.py:190"
  wire input 6 \_ui__tb_fanin_flags__in_start
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:40"
  wire input 5 \clk
  attribute \init 2'00
  attribute \src "test7_formal_verification_timer_restructured.py:106"
  wire width 2 \delay_fsm_state
  attribute \src "test7_formal_verification_timer_restructured.py:77"
  wire \delayer_ui__done
  attribute \src "test7_formal_verification_timer_restructured.py:77"
  attribute \unused_bits "0"
  wire \delayer_ui__inactive
  attribute \init 12'000000000000
  attribute \src "test7_formal_verification_timer_restructured.py:77"
  wire width 12 \delayer_ui__load
  attribute \src "test7_formal_verification_timer_restructured.py:236"
  wire \init
  attribute \src "/home/ubuntu/from_host/x/Documents/git_repos/gateware/amtest/amtest/boards/ulx3s/common/clks.py:40"
  wire input 4 \rst
  attribute \src "test7_formal_verification_timer_restructured.py:231"
  wire \timer_done
  attribute \init 1'0
  attribute \src "test7_formal_verification_timer_restructured.py:232"
  wire \timer_ought_to_finish
  attribute \src "test7_formal_verification_timer_restructured.py:181"
  wire width 12 input 3 \ui__load
  attribute \src "test7_formal_verification_timer_restructured.py:181"
  wire input 2 \ui__tb_fanout_flags__trigger
  cell $dff $10
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $sample$s$init$sync$4
    connect \Q $sample$s$init$sync$5
  end
  cell $dff $11
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $sample$s$init$sync$5
    connect \Q $sample$s$init$sync$6
  end
  cell $dff $12
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $sample$s$init$sync$6
    connect \Q $sample$s$init$sync$7
  end
  cell $dff $13
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $sample$s$init$sync$7
    connect \Q $sample$s$init$sync$8
  end
  cell $dff $14
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $sample$s$init$sync$8
    connect \Q $sample$s$init$sync$9
  end
  cell $dff $15
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $sample$s$init$sync$9
    connect \Q $sample$s$init$sync$10
  end
  cell $dff $16
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $sample$s$init$sync$10
    connect \Q $sample$s$init$sync$11
  end
  cell $dff $17
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $sample$s$init$sync$11
    connect \Q $sample$s$init$sync$12
  end
  cell $dff $18
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $sample$s$init$sync$12
    connect \Q $sample$s$init$sync$13
  end
  cell $dff $19
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $sample$s$init$sync$13
    connect \Q $sample$s$init$sync$14
  end
  cell $dff $20
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $sample$s$init$sync$14
    connect \Q $sample$s$init$sync$15
  end
  cell $dff $21
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $sample$s$init$sync$15
    connect \Q $sample$s$init$sync$16
  end
  cell $dff $22
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $sample$s$init$sync$16
    connect \Q $sample$s$init$sync$17
  end
  cell $dff $23
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $sample$s$init$sync$17
    connect \Q $sample$s$init$sync$18
  end
  cell $dff $24
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $sample$s$init$sync$18
    connect \Q $sample$s$init$sync$19
  end
  cell $dff $25
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $sample$s$init$sync$19
    connect \Q $sample$s$init$sync$20
  end
  cell $dff $26
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $sample$s$init$sync$20
    connect \Q $sample$s$init$sync$21
  end
  cell $dff $27
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $sample$s$init$sync$21
    connect \Q $sample$s$init$sync$22
  end
  cell $dff $28
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $sample$s$init$sync$22
    connect \Q $sample$s$init$sync$23
  end
  cell $dff $29
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $sample$s$init$sync$23
    connect \Q \timer_ought_to_finish
  end
  attribute \src "test7_formal_verification_timer_restructured.py:244"
  cell $eq $4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \_ui__done
    connect \B \timer_ought_to_finish
    connect \Y $3
  end
  attribute \src "test7_formal_verification_timer_restructured.py:244"
  cell $assert $5
    connect \A $assert$check
    connect \EN $assert$en
  end
  cell $dff $6
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \init
    connect \Q $sample$s$init$sync$1
  end
  cell $dff $7
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $sample$s$init$sync$1
    connect \Q $sample$s$init$sync$2
  end
  cell $dff $8
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $sample$s$init$sync$2
    connect \Q $sample$s$init$sync$3
  end
  cell $dff $9
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $sample$s$init$sync$3
    connect \Q $sample$s$init$sync$4
  end
  cell $dffe $auto$ff.cc:262:slice$56
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $3
    connect \EN \rst
    connect \Q $assert$check
  end
  cell $dffe $auto$ff.cc:262:slice$57
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D 1'1
    connect \EN \rst
    connect \Q $assert$en
  end
  cell $sdffe $auto$ff.cc:262:slice$59
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk
    connect \D $procmux$5_Y
    connect \EN $auto$opt_dff.cc:197:make_patterns_logic$60
    connect \Q \delay_fsm_state
    connect \SRST \rst
  end
  cell $sdff $auto$ff.cc:262:slice$62
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 12'000000000000
    parameter \WIDTH 12
    connect \CLK \clk
    connect \D \_ui__load
    connect \Q \delayer_ui__load
    connect \SRST \rst
  end
  cell $sdff $auto$ff.cc:262:slice$63
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D \delayer_ui__done
    connect \Q \_ui__done
    connect \SRST \rst
  end
  cell $sdff $auto$ff.cc:262:slice$64
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 12'000000000000
    parameter \WIDTH 12
    connect \CLK \clk
    connect \D $procmux$16_Y
    connect \Q \_ui__load
    connect \SRST \rst
  end
  cell $reduce_bool $auto$opt_dff.cc:198:make_patterns_logic$61
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$18_CMP $procmux$17_CMP }
    connect \Y $auto$opt_dff.cc:197:make_patterns_logic$60
  end
  attribute \src "test7_formal_verification_timer_restructured.py:110|test7_formal_verification_timer_restructured.py:106"
  cell $pmux $procmux$16
    parameter \S_WIDTH 2
    parameter \WIDTH 12
    connect \A \ui__load
    connect \B 24'000000010000000000000000
    connect \S { $procmux$18_CMP $procmux$17_CMP }
    connect \Y $procmux$16_Y
  end
  attribute \src "test7_formal_verification_timer_restructured.py:110|test7_formal_verification_timer_restructured.py:106"
  cell $eq $procmux$17_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \delay_fsm_state
    connect \B 1'1
    connect \Y $procmux$17_CMP
  end
  attribute \src "test7_formal_verification_timer_restructured.py:107|test7_formal_verification_timer_restructured.py:106"
  cell $logic_not $procmux$18_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \delay_fsm_state
    connect \Y $procmux$18_CMP
  end
  attribute \src "test7_formal_verification_timer_restructured.py:110|test7_formal_verification_timer_restructured.py:106"
  cell $pmux $procmux$5
    parameter \S_WIDTH 2
    parameter \WIDTH 2
    connect \A 2'x
    connect \B 4'0110
    connect \S { $procmux$18_CMP $procmux$17_CMP }
    connect \Y $procmux$5_Y
  end
  cell $initstate \U$$0
    connect \Y \init
  end
  cell \delayer \delayer
    connect \clk \clk
    connect \rst \rst
    connect \ui__done \delayer_ui__done
    connect \ui__inactive \delayer_ui__inactive
    connect \ui__load \delayer_ui__load
  end
  connect \timer_done \_ui__done
end
