// Seed: 4005318043
module module_0 (
    input id_0,
    input id_1,
    input logic id_2,
    input id_3,
    output id_4
);
  assign id_4 = id_3;
  assign id_4 = 1 | id_0 - id_1;
  wand  id_5;
  logic id_6 = 1'd0;
  type_14(
      id_1
  );
  logic id_7;
  defparam id_8.id_9 = 1;
  logic id_10;
  assign id_5[1] = id_10;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output id_11;
  output id_10;
  output id_9;
  input id_8;
  inout id_7;
  inout id_6;
  inout id_5;
  output id_4;
  output id_3;
  output id_2;
  input id_1;
  type_14(
      1
  );
  type_0 id_12 (
      .id_0(1),
      .id_1({1'b0, 1'b0, 1, 1})
  );
  logic id_13;
endmodule
