#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fc16bc0f070 .scope module, "counter_hex" "counter_hex" 2 21;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "res"
    .port_info 2 /OUTPUT 4 "q"
o0x7fc16bd32008 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fc16bc21000_0 .net "clk", 0 0, o0x7fc16bd32008;  0 drivers
v0x7fc16bc21110_0 .net "cu", 3 0, L_0x7fc16bc21b50;  1 drivers
v0x7fc16bc211a0_0 .net "q", 3 0, L_0x7fc16bc21980;  1 drivers
o0x7fc16bd320c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fc16bc21230_0 .net "res", 0 0, o0x7fc16bd320c8;  0 drivers
L_0x7fc16bc21500 .part L_0x7fc16bc21b50, 0, 1;
L_0x7fc16bc216d0 .part L_0x7fc16bc21b50, 1, 1;
L_0x7fc16bc218a0 .part L_0x7fc16bc21b50, 2, 1;
L_0x7fc16bc21980 .concat8 [ 1 1 1 1], v0x7fc16bc1fbc0_0, v0x7fc16bc201e0_0, v0x7fc16bc20800_0, v0x7fc16bc20e10_0;
L_0x7fc16bc21b50 .concat8 [ 1 1 1 1], L_0x7fc16bc21360, L_0x7fc16bc21430, L_0x7fc16bc215e0, L_0x7fc16bc217f0;
S_0x7fc16bc10400 .scope module, "cb0" "cnt_bit" 2 25, 2 1 0, S_0x7fc16bc0f070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CK"
    .port_info 1 /INPUT 1 "RES"
    .port_info 2 /INPUT 1 "EN"
    .port_info 3 /OUTPUT 1 "Q"
    .port_info 4 /OUTPUT 1 "CU"
L_0x7fc16bd63008 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fc16bc21360 .functor AND 1, L_0x7fc16bd63008, v0x7fc16bc1fbc0_0, C4<1>, C4<1>;
v0x7fc16bc0fe70_0 .net "CK", 0 0, o0x7fc16bd32008;  alias, 0 drivers
v0x7fc16bc1fa90_0 .net "CU", 0 0, L_0x7fc16bc21360;  1 drivers
v0x7fc16bc1fb30_0 .net "EN", 0 0, L_0x7fc16bd63008;  1 drivers
v0x7fc16bc1fbc0_0 .var "Q", 0 0;
v0x7fc16bc1fc60_0 .net "RES", 0 0, o0x7fc16bd320c8;  alias, 0 drivers
E_0x7fc16bc0fa90 .event posedge, v0x7fc16bc1fc60_0, v0x7fc16bc0fe70_0;
S_0x7fc16bc1fdc0 .scope module, "cb1" "cnt_bit" 2 26, 2 1 0, S_0x7fc16bc0f070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CK"
    .port_info 1 /INPUT 1 "RES"
    .port_info 2 /INPUT 1 "EN"
    .port_info 3 /OUTPUT 1 "Q"
    .port_info 4 /OUTPUT 1 "CU"
L_0x7fc16bc21430 .functor AND 1, L_0x7fc16bc21500, v0x7fc16bc201e0_0, C4<1>, C4<1>;
v0x7fc16bc1fff0_0 .net "CK", 0 0, o0x7fc16bd32008;  alias, 0 drivers
v0x7fc16bc200a0_0 .net "CU", 0 0, L_0x7fc16bc21430;  1 drivers
v0x7fc16bc20130_0 .net "EN", 0 0, L_0x7fc16bc21500;  1 drivers
v0x7fc16bc201e0_0 .var "Q", 0 0;
v0x7fc16bc20270_0 .net "RES", 0 0, o0x7fc16bd320c8;  alias, 0 drivers
S_0x7fc16bc203b0 .scope module, "cb2" "cnt_bit" 2 27, 2 1 0, S_0x7fc16bc0f070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CK"
    .port_info 1 /INPUT 1 "RES"
    .port_info 2 /INPUT 1 "EN"
    .port_info 3 /OUTPUT 1 "Q"
    .port_info 4 /OUTPUT 1 "CU"
L_0x7fc16bc215e0 .functor AND 1, L_0x7fc16bc216d0, v0x7fc16bc20800_0, C4<1>, C4<1>;
v0x7fc16bc20600_0 .net "CK", 0 0, o0x7fc16bd32008;  alias, 0 drivers
v0x7fc16bc206d0_0 .net "CU", 0 0, L_0x7fc16bc215e0;  1 drivers
v0x7fc16bc20770_0 .net "EN", 0 0, L_0x7fc16bc216d0;  1 drivers
v0x7fc16bc20800_0 .var "Q", 0 0;
v0x7fc16bc208a0_0 .net "RES", 0 0, o0x7fc16bd320c8;  alias, 0 drivers
S_0x7fc16bc20a10 .scope module, "cb3" "cnt_bit" 2 28, 2 1 0, S_0x7fc16bc0f070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CK"
    .port_info 1 /INPUT 1 "RES"
    .port_info 2 /INPUT 1 "EN"
    .port_info 3 /OUTPUT 1 "Q"
    .port_info 4 /OUTPUT 1 "CU"
L_0x7fc16bc217f0 .functor AND 1, L_0x7fc16bc218a0, v0x7fc16bc20e10_0, C4<1>, C4<1>;
v0x7fc16bc20c40_0 .net "CK", 0 0, o0x7fc16bd32008;  alias, 0 drivers
v0x7fc16bc20cd0_0 .net "CU", 0 0, L_0x7fc16bc217f0;  1 drivers
v0x7fc16bc20d60_0 .net "EN", 0 0, L_0x7fc16bc218a0;  1 drivers
v0x7fc16bc20e10_0 .var "Q", 0 0;
v0x7fc16bc20eb0_0 .net "RES", 0 0, o0x7fc16bd320c8;  alias, 0 drivers
    .scope S_0x7fc16bc10400;
T_0 ;
    %wait E_0x7fc16bc0fa90;
    %load/vec4 v0x7fc16bc1fc60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc16bc1fbc0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fc16bc1fb30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x7fc16bc1fbc0_0;
    %inv;
    %assign/vec4 v0x7fc16bc1fbc0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fc16bc1fdc0;
T_1 ;
    %wait E_0x7fc16bc0fa90;
    %load/vec4 v0x7fc16bc20270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc16bc201e0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fc16bc20130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x7fc16bc201e0_0;
    %inv;
    %assign/vec4 v0x7fc16bc201e0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fc16bc203b0;
T_2 ;
    %wait E_0x7fc16bc0fa90;
    %load/vec4 v0x7fc16bc208a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc16bc20800_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fc16bc20770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x7fc16bc20800_0;
    %inv;
    %assign/vec4 v0x7fc16bc20800_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fc16bc20a10;
T_3 ;
    %wait E_0x7fc16bc0fa90;
    %load/vec4 v0x7fc16bc20eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc16bc20e10_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fc16bc20d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x7fc16bc20e10_0;
    %inv;
    %assign/vec4 v0x7fc16bc20e10_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "counter_ins.v";
