;redcode
;assert 1
	SPL 0, <-54
	CMP -7, <-420
	MOV 0, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMZ <130, 9
	ADD 0, @2
	SPL 0, -5
	SUB @-10, 2
	ADD 0, @160
	ADD 0, @160
	SUB @127, 106
	ADD 0, @160
	SUB 0, @2
	SUB 10, 9
	SLT @-109, 20
	ADD 10, 9
	ADD @1, 0
	SUB #0, 400
	SUB #0, 400
	ADD 200, @160
	SUB 0, @160
	SUB @-10, 2
	SLT -1, <-20
	SPL 0, #2
	SUB @127, 106
	ADD 0, @160
	ADD -1, <0
	MOV -7, <-20
	SUB #0, 400
	ADD @1, 0
	SUB 0, -54
	SUB 10, 9
	ADD 210, 80
	ADD 10, 9
	ADD -1, <0
	JMZ <130, 9
	ADD 0, @160
	MOV #100, 20
	MOV #100, 20
	ADD 1, 20
	SPL 0, <-54
	SUB @1, 0
	ADD 0, @2
	SUB @0, -16
	SPL 0, <-84
	SUB @491, 0
	SPL 0, <-54
	CMP -7, <-420
	SPL 0, <-54
