Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep  4 09:45:24 MDT 2019
| Date              : Sat May 21 11:47:56 2022
| Host              : ALIENWARE-M15-UDRC running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design            : top
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.26 06-20-2019
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.286        0.000                      0                   59        0.055        0.000                      0                   59        0.750        0.000                       0                    43  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_p       {0.000 2.500}        5.000           200.000         
  clkfbout  {0.000 2.500}        5.000           200.000         
  clkout0   {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_p                                                                                                                                                           0.750        0.000                       0                     1  
  clkfbout                                                                                                                                                      3.710        0.000                       0                     3  
  clkout0           8.286        0.000                      0                   59        0.055        0.000                      0                   59        4.458        0.000                       0                    39  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_p
  To Clock:  clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCM_X0Y5  U0_clocks/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y5  U0_clocks/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y5  U0_clocks/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y5  U0_clocks/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y5  U0_clocks/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { U0_clocks/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFGCE/I             n/a            1.290         5.000       3.710      BUFGCE_X0Y140  U0_clocks/clkf_buf/I
Min Period  n/a     MMCME4_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCM_X0Y5      U0_clocks/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME4_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCM_X0Y5      U0_clocks/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        8.286ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.286ns  (required time - arrival time)
  Source:                 count_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_shift_low/RAMB36_inst/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.116ns  (logic 0.079ns (7.079%)  route 1.037ns (92.921%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.518ns = ( 9.482 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.396ns
    Clock Pessimism Removal (CPR):    -0.060ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.189ns (routing 1.098ns, distribution 1.091ns)
  Clock Net Delay (Destination): 1.902ns (routing 0.997ns, distribution 0.905ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                 
    F23                                               0.000     0.000 r  static         clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  static         U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    static         U0_clocks/clkin1_buf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  static         U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.065    static         U0_clocks/clkin1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.922    -2.857 r  static         U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -2.613    static         U0_clocks/clkout0
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.585 r  static         U0_clocks/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=37, routed)          2.189    -0.396    static         gclk
    SLICE_X40Y253        FDRE                                         r  static         count_reg[25]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X40Y253        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079    -0.317 r  static         count_reg[25]/Q
                         net (fo=3, routed)           1.037     0.720    boundary       inst_shift_low/addr[2]
    RAMB36_X1Y47         RAMB36E2                                     r  reconfigurable inst_shift_low/RAMB36_inst/ADDRARDADDR[5]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clkout0 rise edge)   10.000    10.000 r                 
    F23                                               0.000    10.000 r  static         clk_p (IN)
                         net (fo=0)                   0.000    10.000    static         U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521    10.521 r  static         U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.561    static         U0_clocks/clkin1_buf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.561 r  static         U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.894    static         U0_clocks/clkin1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.552     7.342 r  static         U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     7.556    static         U0_clocks/clkout0
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.580 r  static         U0_clocks/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=37, routed)          1.902     9.482    boundary       inst_shift_low/clk
    RAMB36_X1Y47         RAMB36E2                                     r  reconfigurable inst_shift_low/RAMB36_inst/CLKARDCLK
                         clock pessimism             -0.060     9.422                     
                         clock uncertainty           -0.064     9.358                     
    RAMB36_X1Y47         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.352     9.006    reconfigurable   inst_shift_low/RAMB36_inst
  -------------------------------------------------------------------
                         required time                          9.006                     
                         arrival time                          -0.720                     
  -------------------------------------------------------------------
                         slack                                  8.286                     

Slack (MET) :             8.317ns  (required time - arrival time)
  Source:                 count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_shift_high/RAMB36_inst/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E2 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.379ns  (logic 0.079ns (5.729%)  route 1.300ns (94.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.350ns = ( 9.650 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    -0.006ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.194ns (routing 1.098ns, distribution 1.096ns)
  Clock Net Delay (Destination): 2.070ns (routing 0.997ns, distribution 1.073ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                 
    F23                                               0.000     0.000 r  static         clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  static         U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    static         U0_clocks/clkin1_buf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  static         U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.065    static         U0_clocks/clkin1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.922    -2.857 r  static         U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -2.613    static         U0_clocks/clkout0
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.585 r  static         U0_clocks/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=37, routed)          2.194    -0.391    static         gclk
    SLICE_X40Y253        FDRE                                         r  static         count_reg[30]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X40Y253        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079    -0.312 r  static         count_reg[30]/Q
                         net (fo=3, routed)           1.300     0.988    boundary       inst_shift_high/addr[7]
    RAMB36_X0Y52         RAMB36E2                                     r  reconfigurable inst_shift_high/RAMB36_inst/ADDRARDADDR[10]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clkout0 rise edge)   10.000    10.000 r                 
    F23                                               0.000    10.000 r  static         clk_p (IN)
                         net (fo=0)                   0.000    10.000    static         U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521    10.521 r  static         U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.561    static         U0_clocks/clkin1_buf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.561 r  static         U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.894    static         U0_clocks/clkin1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.552     7.342 r  static         U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     7.556    static         U0_clocks/clkout0
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.580 r  static         U0_clocks/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=37, routed)          2.070     9.650    boundary       inst_shift_high/clk
    RAMB36_X0Y52         RAMB36E2                                     r  reconfigurable inst_shift_high/RAMB36_inst/CLKARDCLK
                         clock pessimism             -0.006     9.644                     
                         clock uncertainty           -0.064     9.581                     
    RAMB36_X0Y52         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.276     9.305    reconfigurable   inst_shift_high/RAMB36_inst
  -------------------------------------------------------------------
                         required time                          9.305                     
                         arrival time                          -0.988                     
  -------------------------------------------------------------------
                         slack                                  8.317                     

Slack (MET) :             8.380ns  (required time - arrival time)
  Source:                 count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_shift_high/RAMB36_inst/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E2 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.254ns  (logic 0.079ns (6.300%)  route 1.175ns (93.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.350ns = ( 9.650 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    -0.006ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.194ns (routing 1.098ns, distribution 1.096ns)
  Clock Net Delay (Destination): 2.070ns (routing 0.997ns, distribution 1.073ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                 
    F23                                               0.000     0.000 r  static         clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  static         U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    static         U0_clocks/clkin1_buf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  static         U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.065    static         U0_clocks/clkin1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.922    -2.857 r  static         U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -2.613    static         U0_clocks/clkout0
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.585 r  static         U0_clocks/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=37, routed)          2.194    -0.391    static         gclk
    SLICE_X40Y252        FDRE                                         r  static         count_reg[23]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X40Y252        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079    -0.312 r  static         count_reg[23]/Q
                         net (fo=3, routed)           1.175     0.863    boundary       inst_shift_high/addr[0]
    RAMB36_X0Y52         RAMB36E2                                     r  reconfigurable inst_shift_high/RAMB36_inst/ADDRARDADDR[3]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clkout0 rise edge)   10.000    10.000 r                 
    F23                                               0.000    10.000 r  static         clk_p (IN)
                         net (fo=0)                   0.000    10.000    static         U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521    10.521 r  static         U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.561    static         U0_clocks/clkin1_buf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.561 r  static         U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.894    static         U0_clocks/clkin1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.552     7.342 r  static         U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     7.556    static         U0_clocks/clkout0
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.580 r  static         U0_clocks/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=37, routed)          2.070     9.650    boundary       inst_shift_high/clk
    RAMB36_X0Y52         RAMB36E2                                     r  reconfigurable inst_shift_high/RAMB36_inst/CLKARDCLK
                         clock pessimism             -0.006     9.644                     
                         clock uncertainty           -0.064     9.581                     
    RAMB36_X0Y52         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.338     9.243    reconfigurable   inst_shift_high/RAMB36_inst
  -------------------------------------------------------------------
                         required time                          9.243                     
                         arrival time                          -0.863                     
  -------------------------------------------------------------------
                         slack                                  8.380                     

Slack (MET) :             8.458ns  (required time - arrival time)
  Source:                 count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_shift_low/RAMB36_inst/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E2 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.079ns (8.290%)  route 0.874ns (91.710%))
  Logic Levels:           0  
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.518ns = ( 9.482 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    -0.060ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.194ns (routing 1.098ns, distribution 1.096ns)
  Clock Net Delay (Destination): 1.902ns (routing 0.997ns, distribution 0.905ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                 
    F23                                               0.000     0.000 r  static         clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  static         U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    static         U0_clocks/clkin1_buf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  static         U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.065    static         U0_clocks/clkin1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.922    -2.857 r  static         U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -2.613    static         U0_clocks/clkout0
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.585 r  static         U0_clocks/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=37, routed)          2.194    -0.391    static         gclk
    SLICE_X40Y252        FDRE                                         r  static         count_reg[23]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X40Y252        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079    -0.312 r  static         count_reg[23]/Q
                         net (fo=3, routed)           0.874     0.562    boundary       inst_shift_low/addr[0]
    RAMB36_X1Y47         RAMB36E2                                     r  reconfigurable inst_shift_low/RAMB36_inst/ADDRARDADDR[3]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clkout0 rise edge)   10.000    10.000 r                 
    F23                                               0.000    10.000 r  static         clk_p (IN)
                         net (fo=0)                   0.000    10.000    static         U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521    10.521 r  static         U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.561    static         U0_clocks/clkin1_buf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.561 r  static         U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.894    static         U0_clocks/clkin1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.552     7.342 r  static         U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     7.556    static         U0_clocks/clkout0
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.580 r  static         U0_clocks/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=37, routed)          1.902     9.482    boundary       inst_shift_low/clk
    RAMB36_X1Y47         RAMB36E2                                     r  reconfigurable inst_shift_low/RAMB36_inst/CLKARDCLK
                         clock pessimism             -0.060     9.422                     
                         clock uncertainty           -0.064     9.358                     
    RAMB36_X1Y47         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.338     9.020    reconfigurable   inst_shift_low/RAMB36_inst
  -------------------------------------------------------------------
                         required time                          9.020                     
                         arrival time                          -0.562                     
  -------------------------------------------------------------------
                         slack                                  8.458                     

Slack (MET) :             8.468ns  (required time - arrival time)
  Source:                 count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_shift_low/RAMB36_inst/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E2 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.987ns  (logic 0.079ns (8.004%)  route 0.908ns (91.996%))
  Logic Levels:           0  
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.518ns = ( 9.482 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    -0.060ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.194ns (routing 1.098ns, distribution 1.096ns)
  Clock Net Delay (Destination): 1.902ns (routing 0.997ns, distribution 0.905ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                 
    F23                                               0.000     0.000 r  static         clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  static         U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    static         U0_clocks/clkin1_buf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  static         U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.065    static         U0_clocks/clkin1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.922    -2.857 r  static         U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -2.613    static         U0_clocks/clkout0
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.585 r  static         U0_clocks/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=37, routed)          2.194    -0.391    static         gclk
    SLICE_X40Y253        FDRE                                         r  static         count_reg[31]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X40Y253        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079    -0.312 r  static         count_reg[31]/Q
                         net (fo=3, routed)           0.908     0.596    boundary       inst_shift_low/addr[8]
    RAMB36_X1Y47         RAMB36E2                                     r  reconfigurable inst_shift_low/RAMB36_inst/ADDRARDADDR[11]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clkout0 rise edge)   10.000    10.000 r                 
    F23                                               0.000    10.000 r  static         clk_p (IN)
                         net (fo=0)                   0.000    10.000    static         U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521    10.521 r  static         U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.561    static         U0_clocks/clkin1_buf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.561 r  static         U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.894    static         U0_clocks/clkin1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.552     7.342 r  static         U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     7.556    static         U0_clocks/clkout0
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.580 r  static         U0_clocks/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=37, routed)          1.902     9.482    boundary       inst_shift_low/clk
    RAMB36_X1Y47         RAMB36E2                                     r  reconfigurable inst_shift_low/RAMB36_inst/CLKARDCLK
                         clock pessimism             -0.060     9.422                     
                         clock uncertainty           -0.064     9.358                     
    RAMB36_X1Y47         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.294     9.064    reconfigurable   inst_shift_low/RAMB36_inst
  -------------------------------------------------------------------
                         required time                          9.064                     
                         arrival time                          -0.596                     
  -------------------------------------------------------------------
                         slack                                  8.468                     

Slack (MET) :             8.473ns  (required time - arrival time)
  Source:                 count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_shift_low/RAMB36_inst/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E2 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.014ns  (logic 0.079ns (7.791%)  route 0.935ns (92.209%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.518ns = ( 9.482 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.396ns
    Clock Pessimism Removal (CPR):    -0.060ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.189ns (routing 1.098ns, distribution 1.091ns)
  Clock Net Delay (Destination): 1.902ns (routing 0.997ns, distribution 0.905ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                 
    F23                                               0.000     0.000 r  static         clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  static         U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    static         U0_clocks/clkin1_buf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  static         U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.065    static         U0_clocks/clkin1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.922    -2.857 r  static         U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -2.613    static         U0_clocks/clkout0
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.585 r  static         U0_clocks/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=37, routed)          2.189    -0.396    static         gclk
    SLICE_X40Y253        FDRE                                         r  static         count_reg[27]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X40Y253        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079    -0.317 r  static         count_reg[27]/Q
                         net (fo=3, routed)           0.935     0.618    boundary       inst_shift_low/addr[4]
    RAMB36_X1Y47         RAMB36E2                                     r  reconfigurable inst_shift_low/RAMB36_inst/ADDRARDADDR[7]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clkout0 rise edge)   10.000    10.000 r                 
    F23                                               0.000    10.000 r  static         clk_p (IN)
                         net (fo=0)                   0.000    10.000    static         U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521    10.521 r  static         U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.561    static         U0_clocks/clkin1_buf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.561 r  static         U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.894    static         U0_clocks/clkin1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.552     7.342 r  static         U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     7.556    static         U0_clocks/clkout0
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.580 r  static         U0_clocks/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=37, routed)          1.902     9.482    boundary       inst_shift_low/clk
    RAMB36_X1Y47         RAMB36E2                                     r  reconfigurable inst_shift_low/RAMB36_inst/CLKARDCLK
                         clock pessimism             -0.060     9.422                     
                         clock uncertainty           -0.064     9.358                     
    RAMB36_X1Y47         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.267     9.091    reconfigurable   inst_shift_low/RAMB36_inst
  -------------------------------------------------------------------
                         required time                          9.091                     
                         arrival time                          -0.618                     
  -------------------------------------------------------------------
                         slack                                  8.473                     

Slack (MET) :             8.475ns  (required time - arrival time)
  Source:                 count_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_shift_low/RAMB36_inst/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.012ns  (logic 0.079ns (7.806%)  route 0.933ns (92.194%))
  Logic Levels:           0  
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.518ns = ( 9.482 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.408ns
    Clock Pessimism Removal (CPR):    -0.060ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.177ns (routing 1.098ns, distribution 1.079ns)
  Clock Net Delay (Destination): 1.902ns (routing 0.997ns, distribution 0.905ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                 
    F23                                               0.000     0.000 r  static         clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  static         U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    static         U0_clocks/clkin1_buf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  static         U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.065    static         U0_clocks/clkin1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.922    -2.857 r  static         U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -2.613    static         U0_clocks/clkout0
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.585 r  static         U0_clocks/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=37, routed)          2.177    -0.408    static         gclk
    SLICE_X40Y254        FDRE                                         r  static         count_reg[32]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X40Y254        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    -0.329 r  static         count_reg[32]/Q
                         net (fo=3, routed)           0.933     0.604    boundary       inst_shift_low/addr[9]
    RAMB36_X1Y47         RAMB36E2                                     r  reconfigurable inst_shift_low/RAMB36_inst/ADDRARDADDR[12]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clkout0 rise edge)   10.000    10.000 r                 
    F23                                               0.000    10.000 r  static         clk_p (IN)
                         net (fo=0)                   0.000    10.000    static         U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521    10.521 r  static         U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.561    static         U0_clocks/clkin1_buf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.561 r  static         U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.894    static         U0_clocks/clkin1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.552     7.342 r  static         U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     7.556    static         U0_clocks/clkout0
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.580 r  static         U0_clocks/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=37, routed)          1.902     9.482    boundary       inst_shift_low/clk
    RAMB36_X1Y47         RAMB36E2                                     r  reconfigurable inst_shift_low/RAMB36_inst/CLKARDCLK
                         clock pessimism             -0.060     9.422                     
                         clock uncertainty           -0.064     9.358                     
    RAMB36_X1Y47         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.279     9.079    reconfigurable   inst_shift_low/RAMB36_inst
  -------------------------------------------------------------------
                         required time                          9.079                     
                         arrival time                          -0.604                     
  -------------------------------------------------------------------
                         slack                                  8.475                     

Slack (MET) :             8.510ns  (required time - arrival time)
  Source:                 count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_shift_high/RAMB36_inst/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E2 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.168ns  (logic 0.079ns (6.764%)  route 1.089ns (93.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.350ns = ( 9.650 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    -0.006ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.194ns (routing 1.098ns, distribution 1.096ns)
  Clock Net Delay (Destination): 2.070ns (routing 0.997ns, distribution 1.073ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                 
    F23                                               0.000     0.000 r  static         clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  static         U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    static         U0_clocks/clkin1_buf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  static         U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.065    static         U0_clocks/clkin1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.922    -2.857 r  static         U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -2.613    static         U0_clocks/clkout0
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.585 r  static         U0_clocks/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=37, routed)          2.194    -0.391    static         gclk
    SLICE_X40Y253        FDRE                                         r  static         count_reg[31]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X40Y253        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079    -0.312 r  static         count_reg[31]/Q
                         net (fo=3, routed)           1.089     0.777    boundary       inst_shift_high/addr[8]
    RAMB36_X0Y52         RAMB36E2                                     r  reconfigurable inst_shift_high/RAMB36_inst/ADDRARDADDR[11]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clkout0 rise edge)   10.000    10.000 r                 
    F23                                               0.000    10.000 r  static         clk_p (IN)
                         net (fo=0)                   0.000    10.000    static         U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521    10.521 r  static         U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.561    static         U0_clocks/clkin1_buf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.561 r  static         U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.894    static         U0_clocks/clkin1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.552     7.342 r  static         U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     7.556    static         U0_clocks/clkout0
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.580 r  static         U0_clocks/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=37, routed)          2.070     9.650    boundary       inst_shift_high/clk
    RAMB36_X0Y52         RAMB36E2                                     r  reconfigurable inst_shift_high/RAMB36_inst/CLKARDCLK
                         clock pessimism             -0.006     9.644                     
                         clock uncertainty           -0.064     9.581                     
    RAMB36_X0Y52         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.294     9.287    reconfigurable   inst_shift_high/RAMB36_inst
  -------------------------------------------------------------------
                         required time                          9.287                     
                         arrival time                          -0.777                     
  -------------------------------------------------------------------
                         slack                                  8.510                     

Slack (MET) :             8.511ns  (required time - arrival time)
  Source:                 count_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_shift_high/RAMB36_inst/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.191ns  (logic 0.079ns (6.633%)  route 1.112ns (93.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.350ns = ( 9.650 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.408ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.177ns (routing 1.098ns, distribution 1.079ns)
  Clock Net Delay (Destination): 2.070ns (routing 0.997ns, distribution 1.073ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                 
    F23                                               0.000     0.000 r  static         clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  static         U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    static         U0_clocks/clkin1_buf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  static         U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.065    static         U0_clocks/clkin1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.922    -2.857 r  static         U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -2.613    static         U0_clocks/clkout0
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.585 r  static         U0_clocks/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=37, routed)          2.177    -0.408    static         gclk
    SLICE_X40Y254        FDRE                                         r  static         count_reg[34]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X40Y254        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079    -0.329 r  static         count_reg[34]/Q
                         net (fo=3, routed)           1.112     0.783    boundary       inst_shift_high/addr[11]
    RAMB36_X0Y52         RAMB36E2                                     r  reconfigurable inst_shift_high/RAMB36_inst/ADDRARDADDR[14]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clkout0 rise edge)   10.000    10.000 r                 
    F23                                               0.000    10.000 r  static         clk_p (IN)
                         net (fo=0)                   0.000    10.000    static         U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521    10.521 r  static         U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.561    static         U0_clocks/clkin1_buf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.561 r  static         U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.894    static         U0_clocks/clkin1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.552     7.342 r  static         U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     7.556    static         U0_clocks/clkout0
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.580 r  static         U0_clocks/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=37, routed)          2.070     9.650    boundary       inst_shift_high/clk
    RAMB36_X0Y52         RAMB36E2                                     r  reconfigurable inst_shift_high/RAMB36_inst/CLKARDCLK
                         clock pessimism             -0.005     9.644                     
                         clock uncertainty           -0.064     9.581                     
    RAMB36_X0Y52         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.287     9.294    reconfigurable   inst_shift_high/RAMB36_inst
  -------------------------------------------------------------------
                         required time                          9.294                     
                         arrival time                          -0.783                     
  -------------------------------------------------------------------
                         slack                                  8.511                     

Slack (MET) :             8.545ns  (required time - arrival time)
  Source:                 count_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_shift_high/RAMB36_inst/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.080ns  (logic 0.079ns (7.315%)  route 1.001ns (92.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.350ns = ( 9.650 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.396ns
    Clock Pessimism Removal (CPR):    -0.006ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.189ns (routing 1.098ns, distribution 1.091ns)
  Clock Net Delay (Destination): 2.070ns (routing 0.997ns, distribution 1.073ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                 
    F23                                               0.000     0.000 r  static         clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  static         U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    static         U0_clocks/clkin1_buf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  static         U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.065    static         U0_clocks/clkin1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.922    -2.857 r  static         U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    -2.613    static         U0_clocks/clkout0
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.585 r  static         U0_clocks/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=37, routed)          2.189    -0.396    static         gclk
    SLICE_X40Y253        FDRE                                         r  static         count_reg[25]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X40Y253        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079    -0.317 r  static         count_reg[25]/Q
                         net (fo=3, routed)           1.001     0.684    boundary       inst_shift_high/addr[2]
    RAMB36_X0Y52         RAMB36E2                                     r  reconfigurable inst_shift_high/RAMB36_inst/ADDRARDADDR[5]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clkout0 rise edge)   10.000    10.000 r                 
    F23                                               0.000    10.000 r  static         clk_p (IN)
                         net (fo=0)                   0.000    10.000    static         U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521    10.521 r  static         U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.561    static         U0_clocks/clkin1_buf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.561 r  static         U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.894    static         U0_clocks/clkin1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.552     7.342 r  static         U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     7.556    static         U0_clocks/clkout0
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.580 r  static         U0_clocks/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=37, routed)          2.070     9.650    boundary       inst_shift_high/clk
    RAMB36_X0Y52         RAMB36E2                                     r  reconfigurable inst_shift_high/RAMB36_inst/CLKARDCLK
                         clock pessimism             -0.006     9.644                     
                         clock uncertainty           -0.064     9.581                     
    RAMB36_X0Y52         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.352     9.229    reconfigurable   inst_shift_high/RAMB36_inst
  -------------------------------------------------------------------
                         required time                          9.229                     
                         arrival time                          -0.684                     
  -------------------------------------------------------------------
                         slack                                  8.545                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.056ns (52.336%)  route 0.051ns (47.664%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.386ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Net Delay (Source):      1.200ns (routing 0.598ns, distribution 0.602ns)
  Clock Net Delay (Destination): 1.351ns (routing 0.667ns, distribution 0.684ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                 
    F23                                               0.000     0.000 r  static         clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.297     0.297 r  static         U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.337    static         U0_clocks/clkin1_buf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.337 r  static         U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.533    static         U0_clocks/clkin1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.281    -1.748 r  static         U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -1.603    static         U0_clocks/clkout0
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.586 r  static         U0_clocks/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=37, routed)          1.200    -0.386    static         gclk
    SLICE_X40Y251        FDRE                                         r  static         count_reg[11]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X40Y251        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039    -0.347 r  static         count_reg[11]/Q
                         net (fo=1, routed)           0.044    -0.303    static         count_reg_n_0_[11]
    SLICE_X40Y251        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017    -0.286 r  static         count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.007    -0.279    static         count_reg[8]_i_1_n_12
    SLICE_X40Y251        FDRE                                         r  static         count_reg[11]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                 
    F23                                               0.000     0.000 r  static         clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.402     0.402 r  static         U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.452    static         U0_clocks/clkin1_buf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.452 r  static         U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.674    static         U0_clocks/clkin1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.515    -1.841 r  static         U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -1.676    static         U0_clocks/clkout0
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.657 r  static         U0_clocks/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=37, routed)          1.351    -0.306    static         gclk
    SLICE_X40Y251        FDRE                                         r  static         count_reg[11]/C
                         clock pessimism             -0.074    -0.380                     
    SLICE_X40Y251        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046    -0.334    static           count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.334                     
                         arrival time                          -0.279                     
  -------------------------------------------------------------------
                         slack                                  0.055                     

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.056ns (52.336%)  route 0.051ns (47.664%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.387ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Net Delay (Source):      1.199ns (routing 0.598ns, distribution 0.601ns)
  Clock Net Delay (Destination): 1.351ns (routing 0.667ns, distribution 0.684ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                 
    F23                                               0.000     0.000 r  static         clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.297     0.297 r  static         U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.337    static         U0_clocks/clkin1_buf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.337 r  static         U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.533    static         U0_clocks/clkin1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.281    -1.748 r  static         U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -1.603    static         U0_clocks/clkout0
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.586 r  static         U0_clocks/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=37, routed)          1.199    -0.387    static         gclk
    SLICE_X40Y252        FDRE                                         r  static         count_reg[19]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X40Y252        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039    -0.348 r  static         count_reg[19]/Q
                         net (fo=1, routed)           0.044    -0.304    static         count_reg_n_0_[19]
    SLICE_X40Y252        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017    -0.287 r  static         count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.007    -0.280    static         count_reg[16]_i_1_n_12
    SLICE_X40Y252        FDRE                                         r  static         count_reg[19]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                 
    F23                                               0.000     0.000 r  static         clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.402     0.402 r  static         U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.452    static         U0_clocks/clkin1_buf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.452 r  static         U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.674    static         U0_clocks/clkin1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.515    -1.841 r  static         U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -1.676    static         U0_clocks/clkout0
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.657 r  static         U0_clocks/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=37, routed)          1.351    -0.306    static         gclk
    SLICE_X40Y252        FDRE                                         r  static         count_reg[19]/C
                         clock pessimism             -0.075    -0.381                     
    SLICE_X40Y252        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046    -0.335    static           count_reg[19]
  -------------------------------------------------------------------
                         required time                          0.335                     
                         arrival time                          -0.280                     
  -------------------------------------------------------------------
                         slack                                  0.055                     

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.056ns (52.336%)  route 0.051ns (47.664%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.386ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Net Delay (Source):      1.200ns (routing 0.598ns, distribution 0.602ns)
  Clock Net Delay (Destination): 1.351ns (routing 0.667ns, distribution 0.684ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                 
    F23                                               0.000     0.000 r  static         clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.297     0.297 r  static         U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.337    static         U0_clocks/clkin1_buf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.337 r  static         U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.533    static         U0_clocks/clkin1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.281    -1.748 r  static         U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -1.603    static         U0_clocks/clkout0
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.586 r  static         U0_clocks/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=37, routed)          1.200    -0.386    static         gclk
    SLICE_X40Y250        FDRE                                         r  static         count_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X40Y250        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039    -0.347 r  static         count_reg[3]/Q
                         net (fo=1, routed)           0.044    -0.303    static         count_reg_n_0_[3]
    SLICE_X40Y250        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017    -0.286 r  static         count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.007    -0.279    static         count_reg[0]_i_1_n_12
    SLICE_X40Y250        FDRE                                         r  static         count_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                 
    F23                                               0.000     0.000 r  static         clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.402     0.402 r  static         U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.452    static         U0_clocks/clkin1_buf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.452 r  static         U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.674    static         U0_clocks/clkin1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.515    -1.841 r  static         U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -1.676    static         U0_clocks/clkout0
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.657 r  static         U0_clocks/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=37, routed)          1.351    -0.306    static         gclk
    SLICE_X40Y250        FDRE                                         r  static         count_reg[3]/C
                         clock pessimism             -0.074    -0.380                     
    SLICE_X40Y250        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046    -0.334    static           count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.334                     
                         arrival time                          -0.279                     
  -------------------------------------------------------------------
                         slack                                  0.055                     

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.056ns (51.852%)  route 0.052ns (48.148%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.387ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Net Delay (Source):      1.199ns (routing 0.598ns, distribution 0.601ns)
  Clock Net Delay (Destination): 1.351ns (routing 0.667ns, distribution 0.684ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                 
    F23                                               0.000     0.000 r  static         clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.297     0.297 r  static         U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.337    static         U0_clocks/clkin1_buf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.337 r  static         U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.533    static         U0_clocks/clkin1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.281    -1.748 r  static         U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -1.603    static         U0_clocks/clkout0
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.586 r  static         U0_clocks/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=37, routed)          1.199    -0.387    static         gclk
    SLICE_X40Y252        FDRE                                         r  static         count_reg[17]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X40Y252        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039    -0.348 r  static         count_reg[17]/Q
                         net (fo=1, routed)           0.045    -0.303    static         count_reg_n_0_[17]
    SLICE_X40Y252        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017    -0.286 r  static         count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.007    -0.279    static         count_reg[16]_i_1_n_14
    SLICE_X40Y252        FDRE                                         r  static         count_reg[17]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                 
    F23                                               0.000     0.000 r  static         clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.402     0.402 r  static         U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.452    static         U0_clocks/clkin1_buf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.452 r  static         U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.674    static         U0_clocks/clkin1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.515    -1.841 r  static         U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -1.676    static         U0_clocks/clkout0
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.657 r  static         U0_clocks/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=37, routed)          1.351    -0.306    static         gclk
    SLICE_X40Y252        FDRE                                         r  static         count_reg[17]/C
                         clock pessimism             -0.075    -0.381                     
    SLICE_X40Y252        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046    -0.335    static           count_reg[17]
  -------------------------------------------------------------------
                         required time                          0.335                     
                         arrival time                          -0.279                     
  -------------------------------------------------------------------
                         slack                                  0.056                     

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.056ns (51.852%)  route 0.052ns (48.148%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.386ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Net Delay (Source):      1.200ns (routing 0.598ns, distribution 0.602ns)
  Clock Net Delay (Destination): 1.351ns (routing 0.667ns, distribution 0.684ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                 
    F23                                               0.000     0.000 r  static         clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.297     0.297 r  static         U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.337    static         U0_clocks/clkin1_buf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.337 r  static         U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.533    static         U0_clocks/clkin1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.281    -1.748 r  static         U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -1.603    static         U0_clocks/clkout0
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.586 r  static         U0_clocks/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=37, routed)          1.200    -0.386    static         gclk
    SLICE_X40Y250        FDRE                                         r  static         count_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X40Y250        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039    -0.347 r  static         count_reg[1]/Q
                         net (fo=1, routed)           0.045    -0.302    static         count_reg_n_0_[1]
    SLICE_X40Y250        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017    -0.285 r  static         count_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.007    -0.278    static         count_reg[0]_i_1_n_14
    SLICE_X40Y250        FDRE                                         r  static         count_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                 
    F23                                               0.000     0.000 r  static         clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.402     0.402 r  static         U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.452    static         U0_clocks/clkin1_buf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.452 r  static         U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.674    static         U0_clocks/clkin1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.515    -1.841 r  static         U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -1.676    static         U0_clocks/clkout0
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.657 r  static         U0_clocks/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=37, routed)          1.351    -0.306    static         gclk
    SLICE_X40Y250        FDRE                                         r  static         count_reg[1]/C
                         clock pessimism             -0.074    -0.380                     
    SLICE_X40Y250        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046    -0.334    static           count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.334                     
                         arrival time                          -0.278                     
  -------------------------------------------------------------------
                         slack                                  0.056                     

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.056ns (51.852%)  route 0.052ns (48.148%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.386ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Net Delay (Source):      1.200ns (routing 0.598ns, distribution 0.602ns)
  Clock Net Delay (Destination): 1.351ns (routing 0.667ns, distribution 0.684ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                 
    F23                                               0.000     0.000 r  static         clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.297     0.297 r  static         U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.337    static         U0_clocks/clkin1_buf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.337 r  static         U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.533    static         U0_clocks/clkin1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.281    -1.748 r  static         U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -1.603    static         U0_clocks/clkout0
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.586 r  static         U0_clocks/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=37, routed)          1.200    -0.386    static         gclk
    SLICE_X40Y251        FDRE                                         r  static         count_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X40Y251        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039    -0.347 r  static         count_reg[9]/Q
                         net (fo=1, routed)           0.045    -0.302    static         count_reg_n_0_[9]
    SLICE_X40Y251        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017    -0.285 r  static         count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.007    -0.278    static         count_reg[8]_i_1_n_14
    SLICE_X40Y251        FDRE                                         r  static         count_reg[9]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                 
    F23                                               0.000     0.000 r  static         clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.402     0.402 r  static         U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.452    static         U0_clocks/clkin1_buf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.452 r  static         U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.674    static         U0_clocks/clkin1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.515    -1.841 r  static         U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -1.676    static         U0_clocks/clkout0
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.657 r  static         U0_clocks/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=37, routed)          1.351    -0.306    static         gclk
    SLICE_X40Y251        FDRE                                         r  static         count_reg[9]/C
                         clock pessimism             -0.074    -0.380                     
    SLICE_X40Y251        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046    -0.334    static           count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.334                     
                         arrival time                          -0.278                     
  -------------------------------------------------------------------
                         slack                                  0.056                     

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.056ns (51.376%)  route 0.053ns (48.624%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.386ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Net Delay (Source):      1.200ns (routing 0.598ns, distribution 0.602ns)
  Clock Net Delay (Destination): 1.351ns (routing 0.667ns, distribution 0.684ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                 
    F23                                               0.000     0.000 r  static         clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.297     0.297 r  static         U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.337    static         U0_clocks/clkin1_buf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.337 r  static         U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.533    static         U0_clocks/clkin1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.281    -1.748 r  static         U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -1.603    static         U0_clocks/clkout0
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.586 r  static         U0_clocks/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=37, routed)          1.200    -0.386    static         gclk
    SLICE_X40Y251        FDRE                                         r  static         count_reg[10]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X40Y251        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039    -0.347 r  static         count_reg[10]/Q
                         net (fo=1, routed)           0.046    -0.301    static         count_reg_n_0_[10]
    SLICE_X40Y251        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017    -0.284 r  static         count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.007    -0.277    static         count_reg[8]_i_1_n_13
    SLICE_X40Y251        FDRE                                         r  static         count_reg[10]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                 
    F23                                               0.000     0.000 r  static         clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.402     0.402 r  static         U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.452    static         U0_clocks/clkin1_buf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.452 r  static         U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.674    static         U0_clocks/clkin1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.515    -1.841 r  static         U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -1.676    static         U0_clocks/clkout0
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.657 r  static         U0_clocks/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=37, routed)          1.351    -0.306    static         gclk
    SLICE_X40Y251        FDRE                                         r  static         count_reg[10]/C
                         clock pessimism             -0.074    -0.380                     
    SLICE_X40Y251        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046    -0.334    static           count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.334                     
                         arrival time                          -0.277                     
  -------------------------------------------------------------------
                         slack                                  0.057                     

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.056ns (51.376%)  route 0.053ns (48.624%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.387ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Net Delay (Source):      1.199ns (routing 0.598ns, distribution 0.601ns)
  Clock Net Delay (Destination): 1.351ns (routing 0.667ns, distribution 0.684ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                 
    F23                                               0.000     0.000 r  static         clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.297     0.297 r  static         U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.337    static         U0_clocks/clkin1_buf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.337 r  static         U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.533    static         U0_clocks/clkin1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.281    -1.748 r  static         U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -1.603    static         U0_clocks/clkout0
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.586 r  static         U0_clocks/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=37, routed)          1.199    -0.387    static         gclk
    SLICE_X40Y252        FDRE                                         r  static         count_reg[18]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X40Y252        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039    -0.348 r  static         count_reg[18]/Q
                         net (fo=1, routed)           0.046    -0.302    static         count_reg_n_0_[18]
    SLICE_X40Y252        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017    -0.285 r  static         count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.007    -0.278    static         count_reg[16]_i_1_n_13
    SLICE_X40Y252        FDRE                                         r  static         count_reg[18]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                 
    F23                                               0.000     0.000 r  static         clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.402     0.402 r  static         U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.452    static         U0_clocks/clkin1_buf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.452 r  static         U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.674    static         U0_clocks/clkin1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.515    -1.841 r  static         U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -1.676    static         U0_clocks/clkout0
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.657 r  static         U0_clocks/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=37, routed)          1.351    -0.306    static         gclk
    SLICE_X40Y252        FDRE                                         r  static         count_reg[18]/C
                         clock pessimism             -0.075    -0.381                     
    SLICE_X40Y252        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046    -0.335    static           count_reg[18]
  -------------------------------------------------------------------
                         required time                          0.335                     
                         arrival time                          -0.278                     
  -------------------------------------------------------------------
                         slack                                  0.057                     

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.056ns (51.376%)  route 0.053ns (48.624%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.386ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Net Delay (Source):      1.200ns (routing 0.598ns, distribution 0.602ns)
  Clock Net Delay (Destination): 1.351ns (routing 0.667ns, distribution 0.684ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                 
    F23                                               0.000     0.000 r  static         clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.297     0.297 r  static         U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.337    static         U0_clocks/clkin1_buf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.337 r  static         U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.533    static         U0_clocks/clkin1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.281    -1.748 r  static         U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -1.603    static         U0_clocks/clkout0
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.586 r  static         U0_clocks/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=37, routed)          1.200    -0.386    static         gclk
    SLICE_X40Y250        FDRE                                         r  static         count_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X40Y250        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039    -0.347 r  static         count_reg[2]/Q
                         net (fo=1, routed)           0.046    -0.301    static         count_reg_n_0_[2]
    SLICE_X40Y250        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017    -0.284 r  static         count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.007    -0.277    static         count_reg[0]_i_1_n_13
    SLICE_X40Y250        FDRE                                         r  static         count_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                 
    F23                                               0.000     0.000 r  static         clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.402     0.402 r  static         U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.452    static         U0_clocks/clkin1_buf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.452 r  static         U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.674    static         U0_clocks/clkin1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.515    -1.841 r  static         U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -1.676    static         U0_clocks/clkout0
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.657 r  static         U0_clocks/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=37, routed)          1.351    -0.306    static         gclk
    SLICE_X40Y250        FDRE                                         r  static         count_reg[2]/C
                         clock pessimism             -0.074    -0.380                     
    SLICE_X40Y250        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046    -0.334    static           count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.334                     
                         arrival time                          -0.277                     
  -------------------------------------------------------------------
                         slack                                  0.057                     

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.056ns (51.376%)  route 0.053ns (48.624%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.383ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Net Delay (Source):      1.203ns (routing 0.598ns, distribution 0.605ns)
  Clock Net Delay (Destination): 1.355ns (routing 0.667ns, distribution 0.688ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clkout0 rise edge)    0.000     0.000 r                 
    F23                                               0.000     0.000 r  static         clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.297     0.297 r  static         U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.337    static         U0_clocks/clkin1_buf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.337 r  static         U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.533    static         U0_clocks/clkin1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.281    -1.748 r  static         U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -1.603    static         U0_clocks/clkout0
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.586 r  static         U0_clocks/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=37, routed)          1.203    -0.383    static         gclk
    SLICE_X40Y251        FDRE                                         r  static         count_reg[15]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X40Y251        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039    -0.344 r  static         count_reg[15]/Q
                         net (fo=1, routed)           0.046    -0.298    static         count_reg_n_0_[15]
    SLICE_X40Y251        CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.017    -0.281 r  static         count_reg[8]_i_1/O[7]
                         net (fo=1, routed)           0.007    -0.274    static         count_reg[8]_i_1_n_8
    SLICE_X40Y251        FDRE                                         r  static         count_reg[15]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clkout0 rise edge)    0.000     0.000 r                 
    F23                                               0.000     0.000 r  static         clk_p (IN)
                         net (fo=0)                   0.000     0.000    static         U0_clocks/clkin1_buf/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.402     0.402 r  static         U0_clocks/clkin1_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.452    static         U0_clocks/clkin1_buf/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.452 r  static         U0_clocks/clkin1_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.674    static         U0_clocks/clkin1
    MMCM_X0Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.515    -1.841 r  static         U0_clocks/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -1.676    static         U0_clocks/clkout0
    BUFGCE_X0Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.657 r  static         U0_clocks/clkout1_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=37, routed)          1.355    -0.302    static         gclk
    SLICE_X40Y251        FDRE                                         r  static         count_reg[15]/C
                         clock pessimism             -0.075    -0.377                     
    SLICE_X40Y251        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046    -0.331    static           count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.331                     
                         arrival time                          -0.274                     
  -------------------------------------------------------------------
                         slack                                  0.057                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U0_clocks/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X1Y47   inst_shift_low/RAMB36_inst/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X0Y52   inst_shift_high/RAMB36_inst/CLKARDCLK
Min Period        n/a     BUFGCE/I            n/a            1.290         10.000      8.710      BUFGCE_X0Y134  U0_clocks/clkout1_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.071         10.000      8.929      MMCM_X0Y5      U0_clocks/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X40Y251  count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X40Y251  count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X40Y251  count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X40Y251  count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X40Y251  count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X40Y251  count_reg[15]/C
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y47   inst_shift_low/RAMB36_inst/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y47   inst_shift_low/RAMB36_inst/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y52   inst_shift_high/RAMB36_inst/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y52   inst_shift_high/RAMB36_inst/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X40Y251  count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X40Y251  count_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X40Y251  count_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X40Y251  count_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X40Y250  count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X40Y252  count_reg[20]/C
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y47   inst_shift_low/RAMB36_inst/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y47   inst_shift_low/RAMB36_inst/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y52   inst_shift_high/RAMB36_inst/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y52   inst_shift_high/RAMB36_inst/CLKARDCLK
High Pulse Width  Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X40Y253  count_reg[28]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X40Y253  count_reg[29]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X40Y253  count_reg[30]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X40Y253  count_reg[31]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X40Y251  count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X40Y251  count_reg[10]/C



