// Seed: 3722998994
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_8 = 32'd73
) (
    input wor id_0,
    input tri1 id_1,
    input supply1 id_2,
    input wire id_3,
    input supply1 id_4,
    output supply1 id_5,
    input wire id_6,
    input tri1 id_7,
    output uwire _id_8,
    input tri1 id_9,
    input tri id_10,
    output uwire id_11
);
  logic [id_8 : -1] id_13;
  wire id_14;
  module_0 modCall_1 (
      id_14,
      id_13
  );
  assign id_5 = -1'b0;
endmodule
