# Processor_Verilog
Multiple Processors with individual Datapaths made using VErilog, implemented Pipelining and Forwarding in some Processors and Single cycle implementation of Others.
