

================================================================
== Vivado HLS Report for 'accumulateHW'
================================================================
* Date:           Thu Aug 23 23:48:19 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        parseEvents
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z007sclg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     10.49|        2.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   20|   20|    2|    2| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      1|      -|      -|
|Expression       |        -|      -|      0|     49|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|    577|    504|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|    273|
|Register         |        0|      -|    520|     96|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      1|   1097|    922|
+-----------------+---------+-------+-------+-------+
|Available        |      100|     66|  28800|  14400|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      1|      3|      6|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+----------------------+---------+-------+-----+-----+
    |parseEvents_mux_1cud_U18  |parseEvents_mux_1cud  |        0|      0|    0|   65|
    |parseEvents_urem_bkb_U17  |parseEvents_urem_bkb  |        0|      0|  577|  439|
    +--------------------------+----------------------+---------+-------+-----+-----+
    |Total                     |                      |        0|      0|  577|  504|
    +--------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    +--------------------------+----------------------+-----------+
    |         Instance         |        Module        | Expression|
    +--------------------------+----------------------+-----------+
    |parseEvents_mul_mdEe_U19  |parseEvents_mul_mdEe  |  i0 * i1  |
    +--------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |tmp_20_fu_351_p2             |     +    |      0|  0|  14|          14|          14|
    |tmp_3_fu_418_p2              |     +    |      0|  0|  15|           1|           8|
    |tmp_s_fu_339_p2              |     -    |      0|  0|  14|          14|          14|
    |ap_block_pp0_stage0_11001    |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_subdone  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0|  49|          32|          40|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  15|          3|    1|          3|
    |ap_enable_reg_pp0_iter0   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter10  |   9|          2|    1|          2|
    |glPLSlices_0_address0     |  15|          3|   13|         39|
    |glPLSlices_10_address0    |  15|          3|   13|         39|
    |glPLSlices_11_address0    |  15|          3|   13|         39|
    |glPLSlices_12_address0    |  15|          3|   13|         39|
    |glPLSlices_13_address0    |  15|          3|   13|         39|
    |glPLSlices_14_address0    |  15|          3|   13|         39|
    |glPLSlices_15_address0    |  15|          3|   13|         39|
    |glPLSlices_1_address0     |  15|          3|   13|         39|
    |glPLSlices_2_address0     |  15|          3|   13|         39|
    |glPLSlices_3_address0     |  15|          3|   13|         39|
    |glPLSlices_4_address0     |  15|          3|   13|         39|
    |glPLSlices_5_address0     |  15|          3|   13|         39|
    |glPLSlices_6_address0     |  15|          3|   13|         39|
    |glPLSlices_7_address0     |  15|          3|   13|         39|
    |glPLSlices_8_address0     |  15|          3|   13|         39|
    |glPLSlices_9_address0     |  15|          3|   13|         39|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 273|         55|  211|        631|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9      |   1|   0|    1|          0|
    |ap_port_reg_y                |  16|   0|   16|          0|
    |arrayNo_reg_476              |  15|   0|   15|          0|
    |glPLSlices_0_addr_reg_481    |  13|   0|   13|          0|
    |glPLSlices_10_addr_reg_491   |  13|   0|   13|          0|
    |glPLSlices_11_addr_reg_496   |  13|   0|   13|          0|
    |glPLSlices_12_addr_reg_501   |  13|   0|   13|          0|
    |glPLSlices_13_addr_reg_506   |  13|   0|   13|          0|
    |glPLSlices_14_addr_reg_511   |  13|   0|   13|          0|
    |glPLSlices_15_addr_reg_516   |  13|   0|   13|          0|
    |glPLSlices_1_addr_reg_486    |  13|   0|   13|          0|
    |glPLSlices_2_addr_reg_521    |  13|   0|   13|          0|
    |glPLSlices_3_addr_reg_526    |  13|   0|   13|          0|
    |glPLSlices_4_addr_reg_531    |  13|   0|   13|          0|
    |glPLSlices_5_addr_reg_536    |  13|   0|   13|          0|
    |glPLSlices_6_addr_reg_541    |  13|   0|   13|          0|
    |glPLSlices_7_addr_reg_546    |  13|   0|   13|          0|
    |glPLSlices_8_addr_reg_551    |  13|   0|   13|          0|
    |glPLSlices_9_addr_reg_556    |  13|   0|   13|          0|
    |mul_reg_455                  |  32|   0|   32|          0|
    |newIndex_reg_471             |  14|   0|   14|          0|
    |pol_read_reg_446             |   1|   0|    1|          0|
    |tmp_18_reg_466               |  13|   0|   13|          0|
    |y_read_reg_460               |  16|   0|   16|          0|
    |pol_read_reg_446             |  64|  32|    1|          0|
    |tmp_18_reg_466               |  64|  32|   13|          0|
    |y_read_reg_460               |  64|  32|   16|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 520|  96|  358|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs |  accumulateHW | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |  accumulateHW | return value |
|ap_start                |  in |    1| ap_ctrl_hs |  accumulateHW | return value |
|ap_done                 | out |    1| ap_ctrl_hs |  accumulateHW | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |  accumulateHW | return value |
|ap_ready                | out |    1| ap_ctrl_hs |  accumulateHW | return value |
|ap_ce                   |  in |    1| ap_ctrl_hs |  accumulateHW | return value |
|x                       |  in |   16|   ap_none  |       x       |    scalar    |
|y                       |  in |   16|   ap_none  |       y       |    scalar    |
|pol                     |  in |    1|   ap_none  |      pol      |    scalar    |
|glPLSlices_0_address0   | out |   13|  ap_memory |  glPLSlices_0 |     array    |
|glPLSlices_0_ce0        | out |    1|  ap_memory |  glPLSlices_0 |     array    |
|glPLSlices_0_we0        | out |    1|  ap_memory |  glPLSlices_0 |     array    |
|glPLSlices_0_d0         | out |    8|  ap_memory |  glPLSlices_0 |     array    |
|glPLSlices_0_q0         |  in |    8|  ap_memory |  glPLSlices_0 |     array    |
|glPLSlices_1_address0   | out |   13|  ap_memory |  glPLSlices_1 |     array    |
|glPLSlices_1_ce0        | out |    1|  ap_memory |  glPLSlices_1 |     array    |
|glPLSlices_1_we0        | out |    1|  ap_memory |  glPLSlices_1 |     array    |
|glPLSlices_1_d0         | out |    8|  ap_memory |  glPLSlices_1 |     array    |
|glPLSlices_1_q0         |  in |    8|  ap_memory |  glPLSlices_1 |     array    |
|glPLSlices_2_address0   | out |   13|  ap_memory |  glPLSlices_2 |     array    |
|glPLSlices_2_ce0        | out |    1|  ap_memory |  glPLSlices_2 |     array    |
|glPLSlices_2_we0        | out |    1|  ap_memory |  glPLSlices_2 |     array    |
|glPLSlices_2_d0         | out |    8|  ap_memory |  glPLSlices_2 |     array    |
|glPLSlices_2_q0         |  in |    8|  ap_memory |  glPLSlices_2 |     array    |
|glPLSlices_3_address0   | out |   13|  ap_memory |  glPLSlices_3 |     array    |
|glPLSlices_3_ce0        | out |    1|  ap_memory |  glPLSlices_3 |     array    |
|glPLSlices_3_we0        | out |    1|  ap_memory |  glPLSlices_3 |     array    |
|glPLSlices_3_d0         | out |    8|  ap_memory |  glPLSlices_3 |     array    |
|glPLSlices_3_q0         |  in |    8|  ap_memory |  glPLSlices_3 |     array    |
|glPLSlices_4_address0   | out |   13|  ap_memory |  glPLSlices_4 |     array    |
|glPLSlices_4_ce0        | out |    1|  ap_memory |  glPLSlices_4 |     array    |
|glPLSlices_4_we0        | out |    1|  ap_memory |  glPLSlices_4 |     array    |
|glPLSlices_4_d0         | out |    8|  ap_memory |  glPLSlices_4 |     array    |
|glPLSlices_4_q0         |  in |    8|  ap_memory |  glPLSlices_4 |     array    |
|glPLSlices_5_address0   | out |   13|  ap_memory |  glPLSlices_5 |     array    |
|glPLSlices_5_ce0        | out |    1|  ap_memory |  glPLSlices_5 |     array    |
|glPLSlices_5_we0        | out |    1|  ap_memory |  glPLSlices_5 |     array    |
|glPLSlices_5_d0         | out |    8|  ap_memory |  glPLSlices_5 |     array    |
|glPLSlices_5_q0         |  in |    8|  ap_memory |  glPLSlices_5 |     array    |
|glPLSlices_6_address0   | out |   13|  ap_memory |  glPLSlices_6 |     array    |
|glPLSlices_6_ce0        | out |    1|  ap_memory |  glPLSlices_6 |     array    |
|glPLSlices_6_we0        | out |    1|  ap_memory |  glPLSlices_6 |     array    |
|glPLSlices_6_d0         | out |    8|  ap_memory |  glPLSlices_6 |     array    |
|glPLSlices_6_q0         |  in |    8|  ap_memory |  glPLSlices_6 |     array    |
|glPLSlices_7_address0   | out |   13|  ap_memory |  glPLSlices_7 |     array    |
|glPLSlices_7_ce0        | out |    1|  ap_memory |  glPLSlices_7 |     array    |
|glPLSlices_7_we0        | out |    1|  ap_memory |  glPLSlices_7 |     array    |
|glPLSlices_7_d0         | out |    8|  ap_memory |  glPLSlices_7 |     array    |
|glPLSlices_7_q0         |  in |    8|  ap_memory |  glPLSlices_7 |     array    |
|glPLSlices_8_address0   | out |   13|  ap_memory |  glPLSlices_8 |     array    |
|glPLSlices_8_ce0        | out |    1|  ap_memory |  glPLSlices_8 |     array    |
|glPLSlices_8_we0        | out |    1|  ap_memory |  glPLSlices_8 |     array    |
|glPLSlices_8_d0         | out |    8|  ap_memory |  glPLSlices_8 |     array    |
|glPLSlices_8_q0         |  in |    8|  ap_memory |  glPLSlices_8 |     array    |
|glPLSlices_9_address0   | out |   13|  ap_memory |  glPLSlices_9 |     array    |
|glPLSlices_9_ce0        | out |    1|  ap_memory |  glPLSlices_9 |     array    |
|glPLSlices_9_we0        | out |    1|  ap_memory |  glPLSlices_9 |     array    |
|glPLSlices_9_d0         | out |    8|  ap_memory |  glPLSlices_9 |     array    |
|glPLSlices_9_q0         |  in |    8|  ap_memory |  glPLSlices_9 |     array    |
|glPLSlices_10_address0  | out |   13|  ap_memory | glPLSlices_10 |     array    |
|glPLSlices_10_ce0       | out |    1|  ap_memory | glPLSlices_10 |     array    |
|glPLSlices_10_we0       | out |    1|  ap_memory | glPLSlices_10 |     array    |
|glPLSlices_10_d0        | out |    8|  ap_memory | glPLSlices_10 |     array    |
|glPLSlices_10_q0        |  in |    8|  ap_memory | glPLSlices_10 |     array    |
|glPLSlices_11_address0  | out |   13|  ap_memory | glPLSlices_11 |     array    |
|glPLSlices_11_ce0       | out |    1|  ap_memory | glPLSlices_11 |     array    |
|glPLSlices_11_we0       | out |    1|  ap_memory | glPLSlices_11 |     array    |
|glPLSlices_11_d0        | out |    8|  ap_memory | glPLSlices_11 |     array    |
|glPLSlices_11_q0        |  in |    8|  ap_memory | glPLSlices_11 |     array    |
|glPLSlices_12_address0  | out |   13|  ap_memory | glPLSlices_12 |     array    |
|glPLSlices_12_ce0       | out |    1|  ap_memory | glPLSlices_12 |     array    |
|glPLSlices_12_we0       | out |    1|  ap_memory | glPLSlices_12 |     array    |
|glPLSlices_12_d0        | out |    8|  ap_memory | glPLSlices_12 |     array    |
|glPLSlices_12_q0        |  in |    8|  ap_memory | glPLSlices_12 |     array    |
|glPLSlices_13_address0  | out |   13|  ap_memory | glPLSlices_13 |     array    |
|glPLSlices_13_ce0       | out |    1|  ap_memory | glPLSlices_13 |     array    |
|glPLSlices_13_we0       | out |    1|  ap_memory | glPLSlices_13 |     array    |
|glPLSlices_13_d0        | out |    8|  ap_memory | glPLSlices_13 |     array    |
|glPLSlices_13_q0        |  in |    8|  ap_memory | glPLSlices_13 |     array    |
|glPLSlices_14_address0  | out |   13|  ap_memory | glPLSlices_14 |     array    |
|glPLSlices_14_ce0       | out |    1|  ap_memory | glPLSlices_14 |     array    |
|glPLSlices_14_we0       | out |    1|  ap_memory | glPLSlices_14 |     array    |
|glPLSlices_14_d0        | out |    8|  ap_memory | glPLSlices_14 |     array    |
|glPLSlices_14_q0        |  in |    8|  ap_memory | glPLSlices_14 |     array    |
|glPLSlices_15_address0  | out |   13|  ap_memory | glPLSlices_15 |     array    |
|glPLSlices_15_ce0       | out |    1|  ap_memory | glPLSlices_15 |     array    |
|glPLSlices_15_we0       | out |    1|  ap_memory | glPLSlices_15 |     array    |
|glPLSlices_15_d0        | out |    8|  ap_memory | glPLSlices_15 |     array    |
|glPLSlices_15_q0        |  in |    8|  ap_memory | glPLSlices_15 |     array    |
+------------------------+-----+-----+------------+---------------+--------------+

