--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
iseconfig/filter.filter -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml
cnc2_30GM.twx cnc2_30GM.ncd -o cnc2_30GM.twr cnc2_30GM.pcf -ucf cnc2_30GM.ucf

Design file:              cnc2_30GM.ncd
Physical constraint file: cnc2_30GM.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_g_clk = PERIOD TIMEGRP "g_clk" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 314032632 paths analyzed, 11983 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.722ns.
--------------------------------------------------------------------------------

Paths for end point SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_14 (SLICE_X7Y10.D3), 374667 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.278ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_11 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.655ns (Levels of Logic = 9)
  Clock Path Skew:      -0.032ns (0.697 - 0.729)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_11 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y48.DQ       Tcko                  0.391   DDA_Partition_1/m_DDATimeBase<11>
                                                       DDA_Partition_1/m_DDATimeBase_11
    SLICE_X13Y33.B1      net (fanout=14)       2.781   DDA_Partition_1/m_DDATimeBase<11>
    SLICE_X13Y33.B       Tilo                  0.259   N85
                                                       DDA_Partition_1/Controller/m_DistributorEnable4_SW0
    SLICE_X12Y32.B3      net (fanout=1)        0.526   N85
    SLICE_X12Y32.B       Tilo                  0.203   DDA_Partition_1/m_DistributorEnable
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X4Y36.B1       net (fanout=478)      1.691   DDA_Partition_1/m_DistributorEnable
    SLICE_X4Y36.COUT     Topcyb                0.380   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1511
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X4Y37.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X4Y38.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X4Y38.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X4Y39.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X4Y39.BMUX     Tcinb                 0.292   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_xor<18>
    SLICE_X6Y38.A1       net (fanout=1)        0.856   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<17>
    SLICE_X6Y38.BMUX     Topab                 0.476   DDA_Partition_1/_n0220_inv
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi8
                                                       DDA_Partition_1/_n0220_inv1_cy1
    SLICE_X10Y4.A6       net (fanout=284)      3.658   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X10Y4.A        Tilo                  0.205   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<257>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_13
    SLICE_X7Y10.D3       net (fanout=9)        1.454   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_4
    SLICE_X7Y10.CLK      Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<14>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[15][23]_m_DataIn[23]_mux_1_OUT61
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_14
    -------------------------------------------------  ---------------------------
    Total                                     13.655ns (2.680ns logic, 10.975ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.285ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_11 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.648ns (Levels of Logic = 9)
  Clock Path Skew:      -0.032ns (0.697 - 0.729)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_11 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y48.DQ       Tcko                  0.391   DDA_Partition_1/m_DDATimeBase<11>
                                                       DDA_Partition_1/m_DDATimeBase_11
    SLICE_X13Y33.B1      net (fanout=14)       2.781   DDA_Partition_1/m_DDATimeBase<11>
    SLICE_X13Y33.B       Tilo                  0.259   N85
                                                       DDA_Partition_1/Controller/m_DistributorEnable4_SW0
    SLICE_X12Y32.B3      net (fanout=1)        0.526   N85
    SLICE_X12Y32.B       Tilo                  0.203   DDA_Partition_1/m_DistributorEnable
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X4Y36.B1       net (fanout=478)      1.691   DDA_Partition_1/m_DistributorEnable
    SLICE_X4Y36.COUT     Topcyb                0.380   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1511
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X4Y37.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X4Y38.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X4Y38.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X4Y39.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X4Y39.BMUX     Tcinb                 0.292   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_xor<18>
    SLICE_X6Y38.A1       net (fanout=1)        0.856   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<17>
    SLICE_X6Y38.BMUX     Topab                 0.469   DDA_Partition_1/_n0220_inv
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<8>
                                                       DDA_Partition_1/_n0220_inv1_cy1
    SLICE_X10Y4.A6       net (fanout=284)      3.658   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X10Y4.A        Tilo                  0.205   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<257>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_13
    SLICE_X7Y10.D3       net (fanout=9)        1.454   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_4
    SLICE_X7Y10.CLK      Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<14>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[15][23]_m_DataIn[23]_mux_1_OUT61
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_14
    -------------------------------------------------  ---------------------------
    Total                                     13.648ns (2.673ns logic, 10.975ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_11 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.596ns (Levels of Logic = 7)
  Clock Path Skew:      -0.032ns (0.697 - 0.729)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_11 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y48.DQ       Tcko                  0.391   DDA_Partition_1/m_DDATimeBase<11>
                                                       DDA_Partition_1/m_DDATimeBase_11
    SLICE_X13Y33.B1      net (fanout=14)       2.781   DDA_Partition_1/m_DDATimeBase<11>
    SLICE_X13Y33.B       Tilo                  0.259   N85
                                                       DDA_Partition_1/Controller/m_DistributorEnable4_SW0
    SLICE_X12Y32.B3      net (fanout=1)        0.526   N85
    SLICE_X12Y32.B       Tilo                  0.203   DDA_Partition_1/m_DistributorEnable
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X4Y38.A2       net (fanout=478)      1.791   DDA_Partition_1/m_DistributorEnable
    SLICE_X4Y38.COUT     Topcya                0.379   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase411
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X4Y39.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X4Y39.BMUX     Tcinb                 0.292   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_xor<18>
    SLICE_X6Y38.A1       net (fanout=1)        0.856   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<17>
    SLICE_X6Y38.BMUX     Topab                 0.476   DDA_Partition_1/_n0220_inv
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi8
                                                       DDA_Partition_1/_n0220_inv1_cy1
    SLICE_X10Y4.A6       net (fanout=284)      3.658   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X10Y4.A        Tilo                  0.205   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<257>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_13
    SLICE_X7Y10.D3       net (fanout=9)        1.454   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_4
    SLICE_X7Y10.CLK      Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<14>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[15][23]_m_DataIn[23]_mux_1_OUT61
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_14
    -------------------------------------------------  ---------------------------
    Total                                     13.596ns (2.527ns logic, 11.069ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Paths for end point SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_86 (SLICE_X6Y9.C3), 374667 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.419ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_11 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_86 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.511ns (Levels of Logic = 9)
  Clock Path Skew:      -0.035ns (0.694 - 0.729)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_11 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_86
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y48.DQ       Tcko                  0.391   DDA_Partition_1/m_DDATimeBase<11>
                                                       DDA_Partition_1/m_DDATimeBase_11
    SLICE_X13Y33.B1      net (fanout=14)       2.781   DDA_Partition_1/m_DDATimeBase<11>
    SLICE_X13Y33.B       Tilo                  0.259   N85
                                                       DDA_Partition_1/Controller/m_DistributorEnable4_SW0
    SLICE_X12Y32.B3      net (fanout=1)        0.526   N85
    SLICE_X12Y32.B       Tilo                  0.203   DDA_Partition_1/m_DistributorEnable
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X4Y36.B1       net (fanout=478)      1.691   DDA_Partition_1/m_DistributorEnable
    SLICE_X4Y36.COUT     Topcyb                0.380   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1511
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X4Y37.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X4Y38.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X4Y38.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X4Y39.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X4Y39.BMUX     Tcinb                 0.292   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_xor<18>
    SLICE_X6Y38.A1       net (fanout=1)        0.856   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<17>
    SLICE_X6Y38.BMUX     Topab                 0.476   DDA_Partition_1/_n0220_inv
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi8
                                                       DDA_Partition_1/_n0220_inv1_cy1
    SLICE_X10Y4.A6       net (fanout=284)      3.658   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X10Y4.A        Tilo                  0.205   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<257>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_13
    SLICE_X6Y9.C3        net (fanout=9)        1.291   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_4
    SLICE_X6Y9.CLK       Tas                   0.341   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<87>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[12][23]_m_DataIn[23]_mux_4_OUT61
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_86
    -------------------------------------------------  ---------------------------
    Total                                     13.511ns (2.699ns logic, 10.812ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.426ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_11 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_86 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.504ns (Levels of Logic = 9)
  Clock Path Skew:      -0.035ns (0.694 - 0.729)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_11 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_86
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y48.DQ       Tcko                  0.391   DDA_Partition_1/m_DDATimeBase<11>
                                                       DDA_Partition_1/m_DDATimeBase_11
    SLICE_X13Y33.B1      net (fanout=14)       2.781   DDA_Partition_1/m_DDATimeBase<11>
    SLICE_X13Y33.B       Tilo                  0.259   N85
                                                       DDA_Partition_1/Controller/m_DistributorEnable4_SW0
    SLICE_X12Y32.B3      net (fanout=1)        0.526   N85
    SLICE_X12Y32.B       Tilo                  0.203   DDA_Partition_1/m_DistributorEnable
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X4Y36.B1       net (fanout=478)      1.691   DDA_Partition_1/m_DistributorEnable
    SLICE_X4Y36.COUT     Topcyb                0.380   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1511
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X4Y37.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X4Y38.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X4Y38.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X4Y39.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X4Y39.BMUX     Tcinb                 0.292   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_xor<18>
    SLICE_X6Y38.A1       net (fanout=1)        0.856   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<17>
    SLICE_X6Y38.BMUX     Topab                 0.469   DDA_Partition_1/_n0220_inv
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<8>
                                                       DDA_Partition_1/_n0220_inv1_cy1
    SLICE_X10Y4.A6       net (fanout=284)      3.658   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X10Y4.A        Tilo                  0.205   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<257>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_13
    SLICE_X6Y9.C3        net (fanout=9)        1.291   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_4
    SLICE_X6Y9.CLK       Tas                   0.341   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<87>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[12][23]_m_DataIn[23]_mux_4_OUT61
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_86
    -------------------------------------------------  ---------------------------
    Total                                     13.504ns (2.692ns logic, 10.812ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.478ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_11 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_86 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.452ns (Levels of Logic = 7)
  Clock Path Skew:      -0.035ns (0.694 - 0.729)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_11 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_86
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y48.DQ       Tcko                  0.391   DDA_Partition_1/m_DDATimeBase<11>
                                                       DDA_Partition_1/m_DDATimeBase_11
    SLICE_X13Y33.B1      net (fanout=14)       2.781   DDA_Partition_1/m_DDATimeBase<11>
    SLICE_X13Y33.B       Tilo                  0.259   N85
                                                       DDA_Partition_1/Controller/m_DistributorEnable4_SW0
    SLICE_X12Y32.B3      net (fanout=1)        0.526   N85
    SLICE_X12Y32.B       Tilo                  0.203   DDA_Partition_1/m_DistributorEnable
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X4Y38.A2       net (fanout=478)      1.791   DDA_Partition_1/m_DistributorEnable
    SLICE_X4Y38.COUT     Topcya                0.379   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase411
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X4Y39.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X4Y39.BMUX     Tcinb                 0.292   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_xor<18>
    SLICE_X6Y38.A1       net (fanout=1)        0.856   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<17>
    SLICE_X6Y38.BMUX     Topab                 0.476   DDA_Partition_1/_n0220_inv
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi8
                                                       DDA_Partition_1/_n0220_inv1_cy1
    SLICE_X10Y4.A6       net (fanout=284)      3.658   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X10Y4.A        Tilo                  0.205   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<257>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_13
    SLICE_X6Y9.C3        net (fanout=9)        1.291   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_4
    SLICE_X6Y9.CLK       Tas                   0.341   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<87>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[12][23]_m_DataIn[23]_mux_4_OUT61
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_86
    -------------------------------------------------  ---------------------------
    Total                                     13.452ns (2.546ns logic, 10.906ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------

Paths for end point SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_139 (SLICE_X11Y5.D3), 374725 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.552ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_11 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_139 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.373ns (Levels of Logic = 9)
  Clock Path Skew:      -0.040ns (0.689 - 0.729)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_11 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_139
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y48.DQ       Tcko                  0.391   DDA_Partition_1/m_DDATimeBase<11>
                                                       DDA_Partition_1/m_DDATimeBase_11
    SLICE_X13Y33.B1      net (fanout=14)       2.781   DDA_Partition_1/m_DDATimeBase<11>
    SLICE_X13Y33.B       Tilo                  0.259   N85
                                                       DDA_Partition_1/Controller/m_DistributorEnable4_SW0
    SLICE_X12Y32.B3      net (fanout=1)        0.526   N85
    SLICE_X12Y32.B       Tilo                  0.203   DDA_Partition_1/m_DistributorEnable
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X4Y36.B1       net (fanout=478)      1.691   DDA_Partition_1/m_DistributorEnable
    SLICE_X4Y36.COUT     Topcyb                0.380   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1511
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X4Y37.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X4Y38.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X4Y38.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X4Y39.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X4Y39.BMUX     Tcinb                 0.292   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_xor<18>
    SLICE_X6Y38.A1       net (fanout=1)        0.856   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<17>
    SLICE_X6Y38.BMUX     Topab                 0.476   DDA_Partition_1/_n0220_inv
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi8
                                                       DDA_Partition_1/_n0220_inv1_cy1
    SLICE_X17Y5.B6       net (fanout=284)      3.516   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X17Y5.B        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<308>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn161
    SLICE_X11Y5.D3       net (fanout=16)       1.260   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<19>
    SLICE_X11Y5.CLK      Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<139>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[10][23]_m_DataIn[23]_mux_6_OUT111
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_139
    -------------------------------------------------  ---------------------------
    Total                                     13.373ns (2.734ns logic, 10.639ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.559ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_11 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_139 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.366ns (Levels of Logic = 9)
  Clock Path Skew:      -0.040ns (0.689 - 0.729)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_11 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_139
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y48.DQ       Tcko                  0.391   DDA_Partition_1/m_DDATimeBase<11>
                                                       DDA_Partition_1/m_DDATimeBase_11
    SLICE_X13Y33.B1      net (fanout=14)       2.781   DDA_Partition_1/m_DDATimeBase<11>
    SLICE_X13Y33.B       Tilo                  0.259   N85
                                                       DDA_Partition_1/Controller/m_DistributorEnable4_SW0
    SLICE_X12Y32.B3      net (fanout=1)        0.526   N85
    SLICE_X12Y32.B       Tilo                  0.203   DDA_Partition_1/m_DistributorEnable
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X4Y36.B1       net (fanout=478)      1.691   DDA_Partition_1/m_DistributorEnable
    SLICE_X4Y36.COUT     Topcyb                0.380   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1511
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<7>
    SLICE_X4Y37.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X4Y38.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X4Y38.COUT     Tbyp                  0.076   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X4Y39.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X4Y39.BMUX     Tcinb                 0.292   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_xor<18>
    SLICE_X6Y38.A1       net (fanout=1)        0.856   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<17>
    SLICE_X6Y38.BMUX     Topab                 0.469   DDA_Partition_1/_n0220_inv
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lut<8>
                                                       DDA_Partition_1/_n0220_inv1_cy1
    SLICE_X17Y5.B6       net (fanout=284)      3.516   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X17Y5.B        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<308>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn161
    SLICE_X11Y5.D3       net (fanout=16)       1.260   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<19>
    SLICE_X11Y5.CLK      Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<139>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[10][23]_m_DataIn[23]_mux_6_OUT111
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_139
    -------------------------------------------------  ---------------------------
    Total                                     13.366ns (2.727ns logic, 10.639ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.611ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_11 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_139 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.314ns (Levels of Logic = 7)
  Clock Path Skew:      -0.040ns (0.689 - 0.729)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_11 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_139
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y48.DQ       Tcko                  0.391   DDA_Partition_1/m_DDATimeBase<11>
                                                       DDA_Partition_1/m_DDATimeBase_11
    SLICE_X13Y33.B1      net (fanout=14)       2.781   DDA_Partition_1/m_DDATimeBase<11>
    SLICE_X13Y33.B       Tilo                  0.259   N85
                                                       DDA_Partition_1/Controller/m_DistributorEnable4_SW0
    SLICE_X12Y32.B3      net (fanout=1)        0.526   N85
    SLICE_X12Y32.B       Tilo                  0.203   DDA_Partition_1/m_DistributorEnable
                                                       DDA_Partition_1/Controller/m_DistributorEnable4
    SLICE_X4Y38.A2       net (fanout=478)      1.791   DDA_Partition_1/m_DistributorEnable
    SLICE_X4Y38.COUT     Topcya                0.379   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase411
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X4Y39.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X4Y39.BMUX     Tcinb                 0.292   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<18>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_xor<18>
    SLICE_X6Y38.A1       net (fanout=1)        0.856   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<17>
    SLICE_X6Y38.BMUX     Topab                 0.476   DDA_Partition_1/_n0220_inv
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi8
                                                       DDA_Partition_1/_n0220_inv1_cy1
    SLICE_X17Y5.B6       net (fanout=284)      3.516   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X17Y5.B        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<308>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_DataIn161
    SLICE_X11Y5.D3       net (fanout=16)       1.260   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_DataIn<19>
    SLICE_X11Y5.CLK      Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<139>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[10][23]_m_DataIn[23]_mux_6_OUT111
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_139
    -------------------------------------------------  ---------------------------
    Total                                     13.314ns (2.581ns logic, 10.733ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_g_clk = PERIOD TIMEGRP "g_clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Encoder_Partition_1/G1.Channel[3].Receiver/Controller/m_CountUp (SLICE_X18Y37.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.375ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Encoder_Partition_1/G1.Channel[3].Receiver/Controller/m_State_FSM_FFd1 (FF)
  Destination:          Encoder_Partition_1/G1.Channel[3].Receiver/Controller/m_CountUp (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.377ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.036 - 0.034)
  Source Clock:         g_clk_BUFGP rising at 20.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Encoder_Partition_1/G1.Channel[3].Receiver/Controller/m_State_FSM_FFd1 to Encoder_Partition_1/G1.Channel[3].Receiver/Controller/m_CountUp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y37.BQ      Tcko                  0.198   Encoder_Partition_1/G1.Channel[3].Receiver/Controller/m_State_FSM_FFd3
                                                       Encoder_Partition_1/G1.Channel[3].Receiver/Controller/m_State_FSM_FFd1
    SLICE_X18Y37.A5      net (fanout=4)        0.058   Encoder_Partition_1/G1.Channel[3].Receiver/Controller/m_State_FSM_FFd1
    SLICE_X18Y37.CLK     Tah         (-Th)    -0.121   Encoder_Partition_1/G1.Channel[3].Receiver/Controller/m_CountDown
                                                       Encoder_Partition_1/G1.Channel[3].Receiver/Controller/m_NextCountUp1
                                                       Encoder_Partition_1/G1.Channel[3].Receiver/Controller/m_CountUp
    -------------------------------------------------  ---------------------------
    Total                                      0.377ns (0.319ns logic, 0.058ns route)
                                                       (84.6% logic, 15.4% route)

--------------------------------------------------------------------------------

Paths for end point ResetFilter/m_stack_7 (SLICE_X2Y29.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ResetFilter/m_stack_6 (FF)
  Destination:          ResetFilter/m_stack_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.385ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         g_clk_BUFGP rising at 20.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ResetFilter/m_stack_6 to ResetFilter/m_stack_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y29.CQ       Tcko                  0.200   ResetFilter/m_stack<7>
                                                       ResetFilter/m_stack_6
    SLICE_X2Y29.DX       net (fanout=2)        0.137   ResetFilter/m_stack<6>
    SLICE_X2Y29.CLK      Tckdi       (-Th)    -0.048   ResetFilter/m_stack<7>
                                                       ResetFilter/m_stack_7
    -------------------------------------------------  ---------------------------
    Total                                      0.385ns (0.248ns logic, 0.137ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Paths for end point Encoder_Partition_1/G1.Channel[2].Receiver/FilterQA/m_stack_3 (SLICE_X22Y33.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Encoder_Partition_1/G1.Channel[2].Receiver/FilterQA/m_stack_2 (FF)
  Destination:          Encoder_Partition_1/G1.Channel[2].Receiver/FilterQA/m_stack_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.385ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         g_clk_BUFGP rising at 20.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Encoder_Partition_1/G1.Channel[2].Receiver/FilterQA/m_stack_2 to Encoder_Partition_1/G1.Channel[2].Receiver/FilterQA/m_stack_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y33.CQ      Tcko                  0.200   Encoder_Partition_1/G1.Channel[2].Receiver/FilterQA/m_stack<3>
                                                       Encoder_Partition_1/G1.Channel[2].Receiver/FilterQA/m_stack_2
    SLICE_X22Y33.DX      net (fanout=3)        0.137   Encoder_Partition_1/G1.Channel[2].Receiver/FilterQA/m_stack<2>
    SLICE_X22Y33.CLK     Tckdi       (-Th)    -0.048   Encoder_Partition_1/G1.Channel[2].Receiver/FilterQA/m_stack<3>
                                                       Encoder_Partition_1/G1.Channel[2].Receiver/FilterQA/m_stack_3
    -------------------------------------------------  ---------------------------
    Total                                      0.385ns (0.248ns logic, 0.137ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_g_clk = PERIOD TIMEGRP "g_clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: g_clk_BUFGP/BUFG/I0
  Logical resource: g_clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y16.I0
  Clock network: g_clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N261/CLK
  Logical resource: DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram46/DP/CLK
  Location pin: SLICE_X0Y18.CLK
  Clock network: g_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/N261/CLK
  Logical resource: DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram46/SP/CLK
  Location pin: SLICE_X0Y18.CLK
  Clock network: g_clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock g_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
g_clk          |   13.722|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 314032632 paths, 0 nets, and 15347 connections

Design statistics:
   Minimum period:  13.722ns{1}   (Maximum frequency:  72.876MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat May 26 12:34:43 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 163 MB



