$date
	Mon Sep 12 11:22:58 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module addsub_tb $end
$var wire 1 ! s3 $end
$var wire 1 " s2 $end
$var wire 1 # s1 $end
$var wire 1 $ s0 $end
$var wire 1 % carryout $end
$var reg 1 & c_in $end
$var reg 1 ' x0 $end
$var reg 1 ( x1 $end
$var reg 1 ) x2 $end
$var reg 1 * x3 $end
$var reg 1 + y0 $end
$var reg 1 , y1 $end
$var reg 1 - y2 $end
$var reg 1 . y3 $end
$scope module uut $end
$var wire 1 & c_in $end
$var wire 1 ' x0 $end
$var wire 1 ( x1 $end
$var wire 1 ) x2 $end
$var wire 1 * x3 $end
$var wire 1 + y0 $end
$var wire 1 , y1 $end
$var wire 1 - y2 $end
$var wire 1 . y3 $end
$var wire 1 ! sum3 $end
$var wire 1 " sum2 $end
$var wire 1 # sum1 $end
$var wire 1 $ sum0 $end
$var wire 1 / carry3 $end
$var wire 1 0 carry2 $end
$var wire 1 1 carry1 $end
$var wire 1 % c_out $end
$scope module stage0 $end
$var wire 1 & c_in $end
$var wire 1 1 c_out $end
$var wire 1 $ sum $end
$var wire 1 ' x $end
$var wire 1 2 y $end
$upscope $end
$scope module stage1 $end
$var wire 1 1 c_in $end
$var wire 1 0 c_out $end
$var wire 1 # sum $end
$var wire 1 ( x $end
$var wire 1 3 y $end
$upscope $end
$scope module stage2 $end
$var wire 1 0 c_in $end
$var wire 1 / c_out $end
$var wire 1 " sum $end
$var wire 1 ) x $end
$var wire 1 4 y $end
$upscope $end
$scope module stage3 $end
$var wire 1 / c_in $end
$var wire 1 % c_out $end
$var wire 1 ! sum $end
$var wire 1 * x $end
$var wire 1 5 y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
05
14
03
12
11
00
1/
0.
1-
0,
1+
0*
1)
0(
1'
0&
0%
0$
1#
0"
1!
$end
#20
0/
0%
01
1!
1"
1$
1#
00
15
04
02
1.
0-
0+
1(
#40
