<?xml version="1.0" encoding="utf-8"?>
<rss version="2.0"><channel><title>GitHub Trending: VHDL, Today</title><link>https://github.com/trending/vhdl?since=daily</link><description>The top repositories on GitHub for vhdl, measured daily</description><pubDate>Fri, 31 Jan 2020 01:07:31 GMT</pubDate><lastBuildDate>Fri, 31 Jan 2020 01:07:31 GMT</lastBuildDate><generator>PyRSS2Gen-1.1.0</generator><docs>http://blogs.law.harvard.edu/tech/rss</docs><ttl>720</ttl><item><title>zeldin/super-reu #1 in VHDL, Today</title><link>https://github.com/zeldin/super-reu</link><description>&lt;p&gt;&lt;i&gt;An advanced FPGA-based ram expansion module for C64/C128&lt;/i&gt;&lt;/p&gt;&lt;div id="readme" class="md" data-path="README.md"&gt;&lt;article class="markdown-body entry-content p-5" itemprop="text"&gt;&lt;h1&gt;&lt;a id="user-content-super-reu----an-advanced-fpga-based-ram-expansion-module-for-c64c128" class="anchor" aria-hidden="true" href="#super-reu----an-advanced-fpga-based-ram-expansion-module-for-c64c128"&gt;&lt;svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"&gt;&lt;path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"&gt;&lt;/path&gt;&lt;/svg&gt;&lt;/a&gt;super-reu -- an advanced FPGA-based ram expansion module for C64/C128&lt;/h1&gt;
&lt;h3&gt;&lt;a id="user-content-features" class="anchor" aria-hidden="true" href="#features"&gt;&lt;svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"&gt;&lt;path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"&gt;&lt;/path&gt;&lt;/svg&gt;&lt;/a&gt;Features&lt;/h3&gt;
&lt;p&gt;The extensions that super-reu offer over a regular 1700/1750 REU are:&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;Larger storage capacity (up to 16 mibioctets)&lt;/li&gt;
&lt;li&gt;Paced DMA transfers&lt;/li&gt;
&lt;li&gt;Multiple DMA channels&lt;/li&gt;
&lt;li&gt;External data generators/consumers&lt;/li&gt;
&lt;/ul&gt;
&lt;p&gt;See also:&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;&lt;a href="docs/registers.md"&gt;Register manual&lt;/a&gt;&lt;/li&gt;
&lt;li&gt;&lt;a href="docs/m64conv.md"&gt;m64conv manual&lt;/a&gt;&lt;/li&gt;
&lt;li&gt;&lt;a href="docs/m64.md"&gt;m64 format specification&lt;/a&gt;&lt;/li&gt;
&lt;/ul&gt;
&lt;h2&gt;&lt;a id="user-content-movie-player-demonstrator" class="anchor" aria-hidden="true" href="#movie-player-demonstrator"&gt;&lt;svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"&gt;&lt;path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"&gt;&lt;/path&gt;&lt;/svg&gt;&lt;/a&gt;Movie player demonstrator&lt;/h2&gt;
&lt;p&gt;An example application demonstrating the capabilities of the super-reu
in the form of a full screen movie player is included in the repository.
The application can stream full screen bitmapped video (320x200 in hires
or 160x200 in multicolor) at 50 fps and sampled sound at 16 kHz from an
sdcard.&lt;/p&gt;
&lt;h2&gt;&lt;a id="user-content-chameleon-v2-top-level-design" class="anchor" aria-hidden="true" href="#chameleon-v2-top-level-design"&gt;&lt;svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"&gt;&lt;path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"&gt;&lt;/path&gt;&lt;/svg&gt;&lt;/a&gt;Chameleon v2 top level design&lt;/h2&gt;
&lt;p&gt;While the DMA engine and MMC64 modules are not tied to any specific FPGA
solution, this repository contains a top level design integrating the
modules onto the Chameleon v2 hardware.  Although the super-reu does not
depend on any address decoder PLA tricks, and thus should work fine
in a C128, note that the default core of the Chameleon v2 does use
such tricks and thus it is not safe to use it in a C128.&lt;/p&gt;
&lt;p&gt;The Chameleon v2 top level design does not support the VGA port or 3.5mm
stereo-audio plug on the Chameleon.  Please use the DIN video connector
or RF output on the C64 for audio and video connection.&lt;/p&gt;
&lt;h2&gt;&lt;a id="user-content-prerequisites" class="anchor" aria-hidden="true" href="#prerequisites"&gt;&lt;svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"&gt;&lt;path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"&gt;&lt;/path&gt;&lt;/svg&gt;&lt;/a&gt;Prerequisites&lt;/h2&gt;
&lt;p&gt;To build the movie player demonstrator for Chameleon v2, the
following is needed:&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;&lt;a href="https://www.intel.com/content/www/us/en/programmable/downloads/download-center.html" rel="nofollow"&gt;Quartus 18.0 Lite Edition&lt;/a&gt;&lt;/li&gt;
&lt;li&gt;&lt;a href="https://cc65.github.io/" rel="nofollow"&gt;cc65 development package&lt;/a&gt;&lt;/li&gt;
&lt;/ul&gt;
&lt;h2&gt;&lt;a id="user-content-building-and-installing" class="anchor" aria-hidden="true" href="#building-and-installing"&gt;&lt;svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"&gt;&lt;path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"&gt;&lt;/path&gt;&lt;/svg&gt;&lt;/a&gt;Building and installing&lt;/h2&gt;
&lt;p&gt;To build the movie player demonstrator and m64conv tool, run&lt;/p&gt;
&lt;pre&gt;&lt;code&gt;make QUARTUS_SH=/path/to/quartus_sh
&lt;/code&gt;&lt;/pre&gt;
&lt;p&gt;specifying the correct path to &lt;code&gt;quartus_sh&lt;/code&gt; in your Quartus installation
(default is &lt;code&gt;/opt/intelFPGA_lite/18.0/quartus/bin/quartus_sh&lt;/code&gt;).
&lt;code&gt;ca65&lt;/code&gt; and &lt;code&gt;ld65&lt;/code&gt; need to be present in the executable path.&lt;/p&gt;
&lt;p&gt;If everything goes well, the core and ROM can be flashed on Chameleon v2
using&lt;/p&gt;
&lt;pre&gt;&lt;code&gt;make SLOT=n flash
&lt;/code&gt;&lt;/pre&gt;
&lt;p&gt;If no &lt;code&gt;SLOT&lt;/code&gt; is specified, slot 2 will be used.  &lt;code&gt;chacocmd&lt;/code&gt; must be
present in the executable path.&lt;/p&gt;
&lt;/article&gt;&lt;/div&gt;</description><author>zeldin</author><guid isPermaLink="false">https://github.com/zeldin/super-reu</guid><pubDate>Fri, 31 Jan 2020 00:01:00 GMT</pubDate></item></channel></rss>