{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 08 12:24:25 2024 " "Info: Processing started: Sat Jun 08 12:24:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off bus -c bus " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off bus -c bus" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "bus EP3C40Q240C8 " "Info: Selected device EP3C40Q240C8 for design \"bus\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16Q240C8 " "Info: Device EP3C16Q240C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25Q240C8 " "Info: Device EP3C25Q240C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 12 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location 12" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 14 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 14" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 23 " "Info: Pin ~ALTERA_DCLK~ is reserved at location 23" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 24 " "Info: Pin ~ALTERA_DATA0~ is reserved at location 24" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 162 " "Info: Pin ~ALTERA_nCEO~ is reserved at location 162" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Fitter is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|lpm_counter_component\|auto_generated\|latch_signal\[0\]~15\|combout " "Warning: Node \"inst\|lpm_counter_component\|auto_generated\|latch_signal\[0\]~15\|combout\" is a latch" {  } { { "db/cntr_25j.tdf" "" { Text "D:/chi/4/db/cntr_25j.tdf" 99 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|lpm_counter_component\|auto_generated\|latch_signal\[1\]~14\|combout " "Warning: Node \"inst\|lpm_counter_component\|auto_generated\|latch_signal\[1\]~14\|combout\" is a latch" {  } { { "db/cntr_25j.tdf" "" { Text "D:/chi/4/db/cntr_25j.tdf" 99 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|lpm_counter_component\|auto_generated\|latch_signal\[2\]~13\|combout " "Warning: Node \"inst\|lpm_counter_component\|auto_generated\|latch_signal\[2\]~13\|combout\" is a latch" {  } { { "db/cntr_25j.tdf" "" { Text "D:/chi/4/db/cntr_25j.tdf" 99 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|lpm_counter_component\|auto_generated\|latch_signal\[3\]~12\|combout " "Warning: Node \"inst\|lpm_counter_component\|auto_generated\|latch_signal\[3\]~12\|combout\" is a latch" {  } { { "db/cntr_25j.tdf" "" { Text "D:/chi/4/db/cntr_25j.tdf" 99 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|lpm_counter_component\|auto_generated\|latch_signal\[4\]~11\|combout " "Warning: Node \"inst\|lpm_counter_component\|auto_generated\|latch_signal\[4\]~11\|combout\" is a latch" {  } { { "db/cntr_25j.tdf" "" { Text "D:/chi/4/db/cntr_25j.tdf" 99 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|lpm_counter_component\|auto_generated\|latch_signal\[5\]~10\|combout " "Warning: Node \"inst\|lpm_counter_component\|auto_generated\|latch_signal\[5\]~10\|combout\" is a latch" {  } { { "db/cntr_25j.tdf" "" { Text "D:/chi/4/db/cntr_25j.tdf" 99 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|lpm_counter_component\|auto_generated\|latch_signal\[6\]~9\|combout " "Warning: Node \"inst\|lpm_counter_component\|auto_generated\|latch_signal\[6\]~9\|combout\" is a latch" {  } { { "db/cntr_25j.tdf" "" { Text "D:/chi/4/db/cntr_25j.tdf" 99 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst\|lpm_counter_component\|auto_generated\|latch_signal\[7\]~8\|combout " "Warning: Node \"inst\|lpm_counter_component\|auto_generated\|latch_signal\[7\]~8\|combout\" is a latch" {  } { { "db/cntr_25j.tdf" "" { Text "D:/chi/4/db/cntr_25j.tdf" 99 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "bus.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'bus.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design." {  } {  } 0 0 "No user constrained %1!s! found in the design." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "T4 (Rise) T4 (Rise) setup and hold " "Critical Warning: From T4 (Rise) to T4 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "LDPC (Rise) T4 (Rise) setup and hold " "Critical Warning: From LDPC (Rise) to T4 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "LDPC (Fall) T4 (Rise) setup and hold " "Critical Warning: From LDPC (Fall) to T4 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "T4~input  " "Info: Automatically promoted node T4~input " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "bus.bdf" "" { Schematic "D:/chi/4/bus.bdf" { { 120 72 240 136 "T4" "" } { 280 632 696 296 "T4" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { T4~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_PIN_USES_INTERNAL_GLOBAL" "T4~input Global Clock " "Info: Pin T4~input drives global or regional clock Global Clock, but is not placed in a dedicated clock pin position" {  } { { "bus.bdf" "" { Schematic "D:/chi/4/bus.bdf" { { 120 72 240 136 "T4" "" } { 280 632 696 296 "T4" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { T4~input } "NODE_NAME" } }  } 0 0 "Pin %1!s! drives global or regional clock %2!s!, but is not placed in a dedicated clock pin position" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LDPC~input  " "Info: Automatically promoted node LDPC~input " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "busmux:inst1\|lpm_mux:\$00000\|mux_5qc:auto_generated\|result_node\[6\]~16 " "Info: Destination node busmux:inst1\|lpm_mux:\$00000\|mux_5qc:auto_generated\|result_node\[6\]~16" {  } { { "db/mux_5qc.tdf" "" { Text "D:/chi/4/db/mux_5qc.tdf" 29 13 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { busmux:inst1|lpm_mux:$00000|mux_5qc:auto_generated|result_node[6]~16 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "busmux:inst1\|lpm_mux:\$00000\|mux_5qc:auto_generated\|result_node\[7\]~17 " "Info: Destination node busmux:inst1\|lpm_mux:\$00000\|mux_5qc:auto_generated\|result_node\[7\]~17" {  } { { "db/mux_5qc.tdf" "" { Text "D:/chi/4/db/mux_5qc.tdf" 29 13 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { busmux:inst1|lpm_mux:$00000|mux_5qc:auto_generated|result_node[7]~17 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_25j:auto_generated\|aclr_actual~1 " "Info: Destination node lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_25j:auto_generated\|aclr_actual~1" {  } { { "db/cntr_25j.tdf" "" { Text "D:/chi/4/db/cntr_25j.tdf" 94 2 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_25j:auto_generated|aclr_actual~1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "bus.bdf" "" { Schematic "D:/chi/4/bus.bdf" { { 208 72 240 224 "LDPC" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LDPC~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_PIN_USES_INTERNAL_GLOBAL" "LDPC~input Global Clock " "Info: Pin LDPC~input drives global or regional clock Global Clock, but is not placed in a dedicated clock pin position" {  } { { "bus.bdf" "" { Schematic "D:/chi/4/bus.bdf" { { 208 72 240 224 "LDPC" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LDPC~input } "NODE_NAME" } }  } 0 0 "Pin %1!s! drives global or regional clock %2!s!, but is not placed in a dedicated clock pin position" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -2.370 " "Info: Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -2.370" { { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info: -setup" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 1 " "Info: -npaths 1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -2.370 (VIOLATED) " "Info: Path #1: Setup slack is -2.370 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_25j:auto_generated\|counter_reg_bit\[1\] " "Info: From Node    : lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_25j:auto_generated\|counter_reg_bit\[1\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_25j:auto_generated\|counter_reg_bit\[4\] " "Info: To Node      : lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_25j:auto_generated\|counter_reg_bit\[4\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : T4 " "Info: Launch Clock : T4" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : T4 " "Info: Latch Clock  : T4" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info:      0.000      0.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.214      4.214  R        clock network delay " "Info:      4.214      4.214  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.475      0.261     uTco  lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_25j:auto_generated\|counter_reg_bit\[1\] " "Info:      4.475      0.261     uTco  lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_25j:auto_generated\|counter_reg_bit\[1\]" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_25j:auto_generated|counter_reg_bit[1] } "NODE_NAME" } } { "db/cntr_25j.tdf" "" { Text "D:/chi/4/db/cntr_25j.tdf" 76 17 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.475      0.000 RR  CELL  inst\|lpm_counter_component\|auto_generated\|counter_reg_bit\[1\]\|q " "Info:      4.475      0.000 RR  CELL  inst\|lpm_counter_component\|auto_generated\|counter_reg_bit\[1\]\|q" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_25j:auto_generated|counter_reg_bit[1] } "NODE_NAME" } } { "db/cntr_25j.tdf" "" { Text "D:/chi/4/db/cntr_25j.tdf" 76 17 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.911      0.436 RR    IC  inst\|lpm_counter_component\|auto_generated\|pre_hazard\[1\]\|datac " "Info:      4.911      0.436 RR    IC  inst\|lpm_counter_component\|auto_generated\|pre_hazard\[1\]\|datac" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_25j:auto_generated|pre_hazard[1] } "NODE_NAME" } } { "db/cntr_25j.tdf" "" { Text "D:/chi/4/db/cntr_25j.tdf" 100 12 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.238      0.327 RR  CELL  inst\|lpm_counter_component\|auto_generated\|pre_hazard\[1\]\|combout " "Info:      5.238      0.327 RR  CELL  inst\|lpm_counter_component\|auto_generated\|pre_hazard\[1\]\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_25j:auto_generated|pre_hazard[1] } "NODE_NAME" } } { "db/cntr_25j.tdf" "" { Text "D:/chi/4/db/cntr_25j.tdf" 100 12 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.476      0.238 RR    IC  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita1\|dataa " "Info:      5.476      0.238 RR    IC  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita1\|dataa" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_25j:auto_generated|counter_comb_bita1 } "NODE_NAME" } } { "db/cntr_25j.tdf" "" { Text "D:/chi/4/db/cntr_25j.tdf" 41 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.997      0.521 RR  CELL  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita1\|cout " "Info:      5.997      0.521 RR  CELL  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita1\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_25j:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_25j.tdf" "" { Text "D:/chi/4/db/cntr_25j.tdf" 41 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.997      0.000 RR    IC  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita2\|cin " "Info:      5.997      0.000 RR    IC  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita2\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_25j:auto_generated|counter_comb_bita2 } "NODE_NAME" } } { "db/cntr_25j.tdf" "" { Text "D:/chi/4/db/cntr_25j.tdf" 46 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.070      0.073 RF  CELL  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita2\|cout " "Info:      6.070      0.073 RF  CELL  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita2\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_25j:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_25j.tdf" "" { Text "D:/chi/4/db/cntr_25j.tdf" 46 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.070      0.000 FF    IC  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita3\|cin " "Info:      6.070      0.000 FF    IC  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita3\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_25j:auto_generated|counter_comb_bita3 } "NODE_NAME" } } { "db/cntr_25j.tdf" "" { Text "D:/chi/4/db/cntr_25j.tdf" 51 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.143      0.073 FR  CELL  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita3\|cout " "Info:      6.143      0.073 FR  CELL  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita3\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_25j:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_25j.tdf" "" { Text "D:/chi/4/db/cntr_25j.tdf" 51 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.143      0.000 RR    IC  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita4\|cin " "Info:      6.143      0.000 RR    IC  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita4\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_25j:auto_generated|counter_comb_bita4 } "NODE_NAME" } } { "db/cntr_25j.tdf" "" { Text "D:/chi/4/db/cntr_25j.tdf" 56 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.750      0.607 RR  CELL  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita4\|combout " "Info:      6.750      0.607 RR  CELL  inst\|lpm_counter_component\|auto_generated\|counter_comb_bita4\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_25j:auto_generated|counter_comb_bita4 } "NODE_NAME" } } { "db/cntr_25j.tdf" "" { Text "D:/chi/4/db/cntr_25j.tdf" 56 2 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.280      0.530 RR    IC  inst\|lpm_counter_component\|auto_generated\|counter_reg_bit\[4\]~12\|datad " "Info:      7.280      0.530 RR    IC  inst\|lpm_counter_component\|auto_generated\|counter_reg_bit\[4\]~12\|datad" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_25j:auto_generated|counter_reg_bit[4]~12 } "NODE_NAME" } } { "db/cntr_25j.tdf" "" { Text "D:/chi/4/db/cntr_25j.tdf" 76 17 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.457      0.177 RR  CELL  inst\|lpm_counter_component\|auto_generated\|counter_reg_bit\[4\]~12\|combout " "Info:      7.457      0.177 RR  CELL  inst\|lpm_counter_component\|auto_generated\|counter_reg_bit\[4\]~12\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_25j:auto_generated|counter_reg_bit[4]~12 } "NODE_NAME" } } { "db/cntr_25j.tdf" "" { Text "D:/chi/4/db/cntr_25j.tdf" 76 17 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.457      0.000 RR    IC  inst\|lpm_counter_component\|auto_generated\|counter_reg_bit\[4\]\|d " "Info:      7.457      0.000 RR    IC  inst\|lpm_counter_component\|auto_generated\|counter_reg_bit\[4\]\|d" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_25j:auto_generated|counter_reg_bit[4] } "NODE_NAME" } } { "db/cntr_25j.tdf" "" { Text "D:/chi/4/db/cntr_25j.tdf" 76 17 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.556      0.099 RR  CELL  lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_25j:auto_generated\|counter_reg_bit\[4\] " "Info:      7.556      0.099 RR  CELL  lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_25j:auto_generated\|counter_reg_bit\[4\]" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_25j:auto_generated|counter_reg_bit[4] } "NODE_NAME" } } { "db/cntr_25j.tdf" "" { Text "D:/chi/4/db/cntr_25j.tdf" 76 17 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.000      1.000           latch edge time " "Info:      1.000      1.000           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.165      4.165  R        clock network delay " "Info:      5.165      4.165  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.186      0.021     uTsu  lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_25j:auto_generated\|counter_reg_bit\[4\] " "Info:      5.186      0.021     uTsu  lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_25j:auto_generated\|counter_reg_bit\[4\]" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_25j:auto_generated|counter_reg_bit[4] } "NODE_NAME" } } { "db/cntr_25j.tdf" "" { Text "D:/chi/4/db/cntr_25j.tdf" 76 17 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.556 " "Info: Data Arrival Time  :     7.556" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     5.186 " "Info: Data Required Time :     5.186" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -2.370 (VIOLATED) " "Info: Slack              :    -2.370 (VIOLATED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X56_Y11 X67_Y21 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X56_Y11 to location X67_Y21" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/chi/4/bus.fit.smsg " "Info: Generated suppressed messages file D:/chi/4/bus.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 15 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "317 " "Info: Peak virtual memory: 317 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 08 12:24:30 2024 " "Info: Processing ended: Sat Jun 08 12:24:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
