/*
 * Copyright (C) 2016-2023 T-Head Semiconductor Co., Ltd. All rights reserved.
 *
 * SPDX-License-Identifier: Apache-2.0
 *
 * Licensed under the Apache License, Version 2.0 (the License); you may
 * not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 * www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an AS IS BASIS, WITHOUT
 * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 */

/* SHL version 2.1.x */

#include "./valid_data/conv2d.dat"
#include "csi_nn.h"
#include "shl_thead_rvv.h"
#include "test_utils.h"

void verify_conv2d_1x1s1_reorder(void *kernel_data, void *ref_kernel, void (*reorder)(), int out_ch,
                                 int in_ch, enum csinn_dtype_enum dtype)
{
    struct csinn_tensor *kernel = csinn_alloc_tensor(NULL);
    kernel->dim[0] = out_ch;
    kernel->dim[1] = in_ch;
    kernel->dim[2] = 1;
    kernel->dim[3] = 1;
    kernel->dim_count = 4;
    kernel->name = "kernel";
    int kernel_size = csinn_tensor_size(kernel);

    struct csinn_conv2d_params *params =
        csinn_alloc_params(sizeof(struct csinn_conv2d_params), NULL);
    params->base.name = "params";
    params->stride_height = 1;
    params->stride_width = 1;
    params->pad_left = 0;
    params->pad_right = 0;
    params->pad_top = 0;
    params->pad_down = 0;
    params->group = 1;

    kernel->data = kernel_data;

    reorder(kernel, params);
    evaluate_error(kernel->data, ref_kernel, kernel_size, dtype);

    csinn_free_tensor(kernel);
}

void verify_conv2d_1x1s1_compute(void *input_data, void *kernel_data, void *bias_data,
                                 void *ref_data, int (*compute)(), int out_c, int in_c, int in_h,
                                 int in_w, enum csinn_dtype_enum dtype)

{
    struct csinn_tensor *input = csinn_alloc_tensor(NULL);
    input->dim[0] = 1;
    input->dim[1] = in_c;
    input->dim[2] = in_h;
    input->dim[3] = in_w;
    input->dim_count = 4;
    input->name = "input";
    int in_size = csinn_tensor_size(input);

    struct csinn_tensor *kernel = csinn_alloc_tensor(NULL);
    kernel->dim[0] = out_c;
    kernel->dim[1] = in_c;
    kernel->dim[2] = 1;
    kernel->dim[3] = 1;
    kernel->dim_count = 4;
    kernel->name = "kernel";

    struct csinn_tensor *bias = csinn_alloc_tensor(NULL);
    bias->dim[0] = out_c;
    bias->dim_count = 1;
    bias->name = "bias";

    struct csinn_tensor *output = csinn_alloc_tensor(NULL);
    output->dim[0] = 1;
    output->dim[1] = out_c;
    output->dim[2] = in_h;
    output->dim[3] = in_w;
    output->dim_count = 4;
    output->name = "output";
    int out_size = csinn_tensor_size(output);

    struct csinn_conv2d_params *params =
        csinn_alloc_params(sizeof(struct csinn_conv2d_params), NULL);
    params->base.name = "params";
    params->stride_height = 1;
    params->stride_width = 1;
    params->pad_left = 0;
    params->pad_right = 0;
    params->pad_top = 0;
    params->pad_down = 0;
    params->group = 1;

    input->data = input_data;
    kernel->data = kernel_data;
    bias->data = bias_data;
    output->data = shl_mem_alloc(out_size * sizeof(float));

    compute(input, output, kernel, bias, params);
    evaluate_error(output->data, ref_data, out_size, dtype);

    csinn_free_tensor(input);
    shl_mem_free(output->data);
    csinn_free_tensor(output);
    csinn_free_tensor(kernel);
    csinn_free_tensor(bias);
}

int main(int argc, char **argv)
{
    init_testsuite("Test function of convolution 1x1s1 for RVV.\n");

    verify_conv2d_1x1s1_reorder(conv2d1x1s1_fp32_ker, conv2d1x1s1_fp32_ker1,
                                shl_rvv_conv1x1s1_gemm_reorder_kernel_fp32, 19, 16,
                                CSINN_DTYPE_FLOAT32);
    verify_conv2d_1x1s1_compute(conv2d1x1s1_fp32_in, conv2d1x1s1_fp32_ker1, conv2d1x1s1_fp32_bias,
                                conv2d1x1s1_fp32_out, shl_rvv_conv1x1s1_gemm_fp32, 19, 16, 4, 5,
                                CSINN_DTYPE_FLOAT32);

    verify_conv2d_1x1s1_reorder(conv2d1x1s1_fp16_ker, conv2d1x1s1_fp16_ker1,
                                shl_rvv_conv1x1s1_gemm_reorder_kernel_fp16, 19, 16,
                                CSINN_DTYPE_FLOAT16);
    verify_conv2d_1x1s1_compute(conv2d1x1s1_fp16_in, conv2d1x1s1_fp16_ker1, conv2d1x1s1_fp16_bias,
                                conv2d1x1s1_fp16_out, shl_rvv_conv1x1s1_gemm_fp16, 19, 16, 4, 5,
                                CSINN_DTYPE_FLOAT16);

    return done_testing();
}
