Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr 15 10:39:40 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  3           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.138       -0.342                      4                 1131        0.097        0.000                      0                 1131        4.500        0.000                       0                   450  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -0.138       -0.342                      4                 1127        0.097        0.000                      0                 1127        4.500        0.000                       0                   450  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                    6.784        0.000                      0                    4        0.651        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            4  Failing Endpoints,  Worst Slack       -0.138ns,  Total Violation       -0.342ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.138ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.546ns  (logic 2.747ns (28.775%)  route 6.799ns (71.225%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.551     5.135    sm/clk_IBUF_BUFG
    SLICE_X39Y59         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59         FDSE (Prop_fdse_C_Q)         0.456     5.591 r  sm/D_states_q_reg[3]/Q
                         net (fo=284, routed)         1.101     6.692    sm/D_states_q_reg[3]_0
    SLICE_X40Y60         LUT4 (Prop_lut4_I0_O)        0.124     6.816 r  sm/out_sig0_carry__0_i_80/O
                         net (fo=1, routed)           0.943     7.759    sm/out_sig0_carry__0_i_80_n_0
    SLICE_X42Y57         LUT6 (Prop_lut6_I4_O)        0.124     7.883 r  sm/out_sig0_carry__0_i_49/O
                         net (fo=1, routed)           0.662     8.546    sm/out_sig0_carry__0_i_49_n_0
    SLICE_X42Y56         LUT6 (Prop_lut6_I5_O)        0.124     8.670 r  sm/out_sig0_carry__0_i_23/O
                         net (fo=52, routed)          0.712     9.382    L_reg/M_sm_ra1[0]
    SLICE_X39Y54         LUT3 (Prop_lut3_I1_O)        0.124     9.506 r  L_reg/ram_reg_i_117/O
                         net (fo=1, routed)           0.787    10.293    L_reg/ram_reg_i_117_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.124    10.417 r  L_reg/ram_reg_i_39/O
                         net (fo=26, routed)          0.809    11.226    L_reg/ram_reg_i_35_1[1]
    SLICE_X44Y55         LUT2 (Prop_lut2_I0_O)        0.124    11.350 r  L_reg/i__carry_i_7__5/O
                         net (fo=1, routed)           0.000    11.350    alum/ram_reg_i_123_3[1]
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.900 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.900    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.014 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.014    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.128 r  alum/out_sig0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.128    alum/out_sig0_inferred__0/i__carry__1_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.350 r  alum/out_sig0_inferred__0/i__carry__2/O[0]
                         net (fo=1, routed)           0.492    12.843    alum/p_0_in
    SLICE_X43Y58         LUT3 (Prop_lut3_I2_O)        0.299    13.142 r  alum/ram_reg_i_58/O
                         net (fo=1, routed)           0.320    13.462    sm/ram_reg_12
    SLICE_X46Y58         LUT6 (Prop_lut6_I2_O)        0.124    13.586 r  sm/ram_reg_i_17/O
                         net (fo=3, routed)           0.314    13.900    display/ram_reg
    SLICE_X47Y58         LUT5 (Prop_lut5_I2_O)        0.124    14.024 r  display/ram_reg_i_1/O
                         net (fo=1, routed)           0.658    14.681    brams/bram1/ADDRARDADDR[12]
    RAMB18_X1Y22         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.482    14.887    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y22         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.144    
                         clock uncertainty           -0.035    15.109    
    RAMB18_X1Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.543    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.543    
                         arrival time                         -14.681    
  -------------------------------------------------------------------
                         slack                                 -0.138    

Slack (VIOLATED) :        -0.073ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.808ns  (logic 1.572ns (16.027%)  route 8.236ns (83.973%))
  Logic Levels:           9  (LUT3=2 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.551     5.135    sm/clk_IBUF_BUFG
    SLICE_X39Y59         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59         FDSE (Prop_fdse_C_Q)         0.456     5.591 r  sm/D_states_q_reg[3]/Q
                         net (fo=284, routed)         1.101     6.692    sm/D_states_q_reg[3]_0
    SLICE_X40Y60         LUT4 (Prop_lut4_I0_O)        0.124     6.816 r  sm/out_sig0_carry__0_i_80/O
                         net (fo=1, routed)           0.943     7.759    sm/out_sig0_carry__0_i_80_n_0
    SLICE_X42Y57         LUT6 (Prop_lut6_I4_O)        0.124     7.883 r  sm/out_sig0_carry__0_i_49/O
                         net (fo=1, routed)           0.662     8.546    sm/out_sig0_carry__0_i_49_n_0
    SLICE_X42Y56         LUT6 (Prop_lut6_I5_O)        0.124     8.670 r  sm/out_sig0_carry__0_i_23/O
                         net (fo=52, routed)          0.774     9.444    L_reg/M_sm_ra1[0]
    SLICE_X41Y56         LUT3 (Prop_lut3_I1_O)        0.124     9.568 f  L_reg/ram_reg_i_78/O
                         net (fo=1, routed)           0.808    10.376    L_reg/ram_reg_i_78_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I0_O)        0.124    10.500 f  L_reg/ram_reg_i_24/O
                         net (fo=11, routed)          1.179    11.679    L_reg/ram_reg_i_20_1[1]
    SLICE_X37Y59         LUT6 (Prop_lut6_I3_O)        0.124    11.803 f  L_reg/D_states_q[7]_i_29/O
                         net (fo=4, routed)           0.659    12.462    L_reg/D_states_q[7]_i_29_n_0
    SLICE_X37Y60         LUT3 (Prop_lut3_I0_O)        0.124    12.586 f  L_reg/D_states_q[7]_i_13/O
                         net (fo=1, routed)           0.403    12.989    sm/D_states_q_reg[2]_rep__1_3
    SLICE_X37Y60         LUT6 (Prop_lut6_I1_O)        0.124    13.113 f  sm/D_states_q[7]_i_3/O
                         net (fo=1, routed)           0.754    13.867    sm/D_states_q[7]_i_3_n_0
    SLICE_X42Y57         LUT6 (Prop_lut6_I0_O)        0.124    13.991 r  sm/D_states_q[7]_i_1/O
                         net (fo=17, routed)          0.953    14.943    sm/D_states_q[7]_i_1_n_0
    SLICE_X39Y58         FDRE                                         r  sm/D_states_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.434    14.838    sm/clk_IBUF_BUFG
    SLICE_X39Y58         FDRE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.273    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X39Y58         FDRE (Setup_fdre_C_CE)      -0.205    14.871    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.871    
                         arrival time                         -14.943    
  -------------------------------------------------------------------
                         slack                                 -0.073    

Slack (VIOLATED) :        -0.073ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[4]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.808ns  (logic 1.572ns (16.027%)  route 8.236ns (83.973%))
  Logic Levels:           9  (LUT3=2 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.551     5.135    sm/clk_IBUF_BUFG
    SLICE_X39Y59         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59         FDSE (Prop_fdse_C_Q)         0.456     5.591 r  sm/D_states_q_reg[3]/Q
                         net (fo=284, routed)         1.101     6.692    sm/D_states_q_reg[3]_0
    SLICE_X40Y60         LUT4 (Prop_lut4_I0_O)        0.124     6.816 r  sm/out_sig0_carry__0_i_80/O
                         net (fo=1, routed)           0.943     7.759    sm/out_sig0_carry__0_i_80_n_0
    SLICE_X42Y57         LUT6 (Prop_lut6_I4_O)        0.124     7.883 r  sm/out_sig0_carry__0_i_49/O
                         net (fo=1, routed)           0.662     8.546    sm/out_sig0_carry__0_i_49_n_0
    SLICE_X42Y56         LUT6 (Prop_lut6_I5_O)        0.124     8.670 r  sm/out_sig0_carry__0_i_23/O
                         net (fo=52, routed)          0.774     9.444    L_reg/M_sm_ra1[0]
    SLICE_X41Y56         LUT3 (Prop_lut3_I1_O)        0.124     9.568 f  L_reg/ram_reg_i_78/O
                         net (fo=1, routed)           0.808    10.376    L_reg/ram_reg_i_78_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I0_O)        0.124    10.500 f  L_reg/ram_reg_i_24/O
                         net (fo=11, routed)          1.179    11.679    L_reg/ram_reg_i_20_1[1]
    SLICE_X37Y59         LUT6 (Prop_lut6_I3_O)        0.124    11.803 f  L_reg/D_states_q[7]_i_29/O
                         net (fo=4, routed)           0.659    12.462    L_reg/D_states_q[7]_i_29_n_0
    SLICE_X37Y60         LUT3 (Prop_lut3_I0_O)        0.124    12.586 f  L_reg/D_states_q[7]_i_13/O
                         net (fo=1, routed)           0.403    12.989    sm/D_states_q_reg[2]_rep__1_3
    SLICE_X37Y60         LUT6 (Prop_lut6_I1_O)        0.124    13.113 f  sm/D_states_q[7]_i_3/O
                         net (fo=1, routed)           0.754    13.867    sm/D_states_q[7]_i_3_n_0
    SLICE_X42Y57         LUT6 (Prop_lut6_I0_O)        0.124    13.991 r  sm/D_states_q[7]_i_1/O
                         net (fo=17, routed)          0.953    14.943    sm/D_states_q[7]_i_1_n_0
    SLICE_X39Y58         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.434    14.838    sm/clk_IBUF_BUFG
    SLICE_X39Y58         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
                         clock pessimism              0.273    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X39Y58         FDRE (Setup_fdre_C_CE)      -0.205    14.871    sm/D_states_q_reg[4]_rep__0
  -------------------------------------------------------------------
                         required time                         14.871    
                         arrival time                         -14.943    
  -------------------------------------------------------------------
                         slack                                 -0.073    

Slack (VIOLATED) :        -0.058ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.466ns  (logic 2.747ns (29.019%)  route 6.719ns (70.981%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.551     5.135    sm/clk_IBUF_BUFG
    SLICE_X39Y59         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59         FDSE (Prop_fdse_C_Q)         0.456     5.591 r  sm/D_states_q_reg[3]/Q
                         net (fo=284, routed)         1.101     6.692    sm/D_states_q_reg[3]_0
    SLICE_X40Y60         LUT4 (Prop_lut4_I0_O)        0.124     6.816 r  sm/out_sig0_carry__0_i_80/O
                         net (fo=1, routed)           0.943     7.759    sm/out_sig0_carry__0_i_80_n_0
    SLICE_X42Y57         LUT6 (Prop_lut6_I4_O)        0.124     7.883 r  sm/out_sig0_carry__0_i_49/O
                         net (fo=1, routed)           0.662     8.546    sm/out_sig0_carry__0_i_49_n_0
    SLICE_X42Y56         LUT6 (Prop_lut6_I5_O)        0.124     8.670 r  sm/out_sig0_carry__0_i_23/O
                         net (fo=52, routed)          0.712     9.382    L_reg/M_sm_ra1[0]
    SLICE_X39Y54         LUT3 (Prop_lut3_I1_O)        0.124     9.506 r  L_reg/ram_reg_i_117/O
                         net (fo=1, routed)           0.787    10.293    L_reg/ram_reg_i_117_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.124    10.417 r  L_reg/ram_reg_i_39/O
                         net (fo=26, routed)          0.809    11.226    L_reg/ram_reg_i_35_1[1]
    SLICE_X44Y55         LUT2 (Prop_lut2_I0_O)        0.124    11.350 r  L_reg/i__carry_i_7__5/O
                         net (fo=1, routed)           0.000    11.350    alum/ram_reg_i_123_3[1]
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.900 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.900    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.014 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.014    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.128 r  alum/out_sig0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.128    alum/out_sig0_inferred__0/i__carry__1_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.350 r  alum/out_sig0_inferred__0/i__carry__2/O[0]
                         net (fo=1, routed)           0.492    12.843    alum/p_0_in
    SLICE_X43Y58         LUT3 (Prop_lut3_I2_O)        0.299    13.142 r  alum/ram_reg_i_58/O
                         net (fo=1, routed)           0.320    13.462    sm/ram_reg_12
    SLICE_X46Y58         LUT6 (Prop_lut6_I2_O)        0.124    13.586 r  sm/ram_reg_i_17/O
                         net (fo=3, routed)           0.364    13.950    sm/D_states_q_reg[2]_rep_1
    SLICE_X47Y58         LUT5 (Prop_lut5_I4_O)        0.124    14.074 r  sm/ram_reg_i_1__0/O
                         net (fo=1, routed)           0.527    14.601    brams/bram2/ram_reg_0[12]
    RAMB18_X1Y23         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.482    14.887    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y23         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.144    
                         clock uncertainty           -0.035    15.109    
    RAMB18_X1Y23         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.543    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.543    
                         arrival time                         -14.601    
  -------------------------------------------------------------------
                         slack                                 -0.058    

Slack (MET) :             0.008ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.401ns  (logic 2.731ns (29.051%)  route 6.670ns (70.949%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.551     5.135    sm/clk_IBUF_BUFG
    SLICE_X39Y59         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59         FDSE (Prop_fdse_C_Q)         0.456     5.591 r  sm/D_states_q_reg[3]/Q
                         net (fo=284, routed)         1.101     6.692    sm/D_states_q_reg[3]_0
    SLICE_X40Y60         LUT4 (Prop_lut4_I0_O)        0.124     6.816 r  sm/out_sig0_carry__0_i_80/O
                         net (fo=1, routed)           0.943     7.759    sm/out_sig0_carry__0_i_80_n_0
    SLICE_X42Y57         LUT6 (Prop_lut6_I4_O)        0.124     7.883 r  sm/out_sig0_carry__0_i_49/O
                         net (fo=1, routed)           0.662     8.546    sm/out_sig0_carry__0_i_49_n_0
    SLICE_X42Y56         LUT6 (Prop_lut6_I5_O)        0.124     8.670 r  sm/out_sig0_carry__0_i_23/O
                         net (fo=52, routed)          0.712     9.382    L_reg/M_sm_ra1[0]
    SLICE_X39Y54         LUT3 (Prop_lut3_I1_O)        0.124     9.506 r  L_reg/ram_reg_i_117/O
                         net (fo=1, routed)           0.787    10.293    L_reg/ram_reg_i_117_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.124    10.417 r  L_reg/ram_reg_i_39/O
                         net (fo=26, routed)          0.809    11.226    L_reg/ram_reg_i_35_1[1]
    SLICE_X44Y55         LUT2 (Prop_lut2_I0_O)        0.124    11.350 r  L_reg/i__carry_i_7__5/O
                         net (fo=1, routed)           0.000    11.350    alum/ram_reg_i_123_3[1]
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.900 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.900    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.014 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.014    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.327 r  alum/out_sig0_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.494    12.822    alum/data1[11]
    SLICE_X46Y56         LUT4 (Prop_lut4_I0_O)        0.306    13.128 r  alum/ram_reg_i_72/O
                         net (fo=1, routed)           0.304    13.432    sm/ram_reg_6
    SLICE_X46Y55         LUT6 (Prop_lut6_I5_O)        0.124    13.556 r  sm/ram_reg_i_21/O
                         net (fo=3, routed)           0.327    13.883    display/ram_reg_4
    SLICE_X46Y56         LUT5 (Prop_lut5_I3_O)        0.124    14.007 r  display/ram_reg_i_2__0/O
                         net (fo=1, routed)           0.528    14.536    brams/bram1/ADDRARDADDR[11]
    RAMB18_X1Y22         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.482    14.887    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y22         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.144    
                         clock uncertainty           -0.035    15.109    
    RAMB18_X1Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.543    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.543    
                         arrival time                         -14.536    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.012ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.396ns  (logic 2.731ns (29.065%)  route 6.665ns (70.935%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.551     5.135    sm/clk_IBUF_BUFG
    SLICE_X39Y59         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59         FDSE (Prop_fdse_C_Q)         0.456     5.591 r  sm/D_states_q_reg[3]/Q
                         net (fo=284, routed)         1.101     6.692    sm/D_states_q_reg[3]_0
    SLICE_X40Y60         LUT4 (Prop_lut4_I0_O)        0.124     6.816 r  sm/out_sig0_carry__0_i_80/O
                         net (fo=1, routed)           0.943     7.759    sm/out_sig0_carry__0_i_80_n_0
    SLICE_X42Y57         LUT6 (Prop_lut6_I4_O)        0.124     7.883 r  sm/out_sig0_carry__0_i_49/O
                         net (fo=1, routed)           0.662     8.546    sm/out_sig0_carry__0_i_49_n_0
    SLICE_X42Y56         LUT6 (Prop_lut6_I5_O)        0.124     8.670 r  sm/out_sig0_carry__0_i_23/O
                         net (fo=52, routed)          0.712     9.382    L_reg/M_sm_ra1[0]
    SLICE_X39Y54         LUT3 (Prop_lut3_I1_O)        0.124     9.506 r  L_reg/ram_reg_i_117/O
                         net (fo=1, routed)           0.787    10.293    L_reg/ram_reg_i_117_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.124    10.417 r  L_reg/ram_reg_i_39/O
                         net (fo=26, routed)          0.809    11.226    L_reg/ram_reg_i_35_1[1]
    SLICE_X44Y55         LUT2 (Prop_lut2_I0_O)        0.124    11.350 r  L_reg/i__carry_i_7__5/O
                         net (fo=1, routed)           0.000    11.350    alum/ram_reg_i_123_3[1]
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.900 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.900    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.014 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.014    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.327 r  alum/out_sig0_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.494    12.822    alum/data1[11]
    SLICE_X46Y56         LUT4 (Prop_lut4_I0_O)        0.306    13.128 r  alum/ram_reg_i_72/O
                         net (fo=1, routed)           0.304    13.432    sm/ram_reg_6
    SLICE_X46Y55         LUT6 (Prop_lut6_I5_O)        0.124    13.556 r  sm/ram_reg_i_21/O
                         net (fo=3, routed)           0.325    13.881    sm/D_registers_q_reg[1][11]
    SLICE_X45Y56         LUT5 (Prop_lut5_I4_O)        0.124    14.005 r  sm/ram_reg_i_2/O
                         net (fo=1, routed)           0.526    14.531    brams/bram2/ram_reg_0[11]
    RAMB18_X1Y23         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.482    14.887    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y23         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.144    
                         clock uncertainty           -0.035    15.109    
    RAMB18_X1Y23         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.543    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.543    
                         arrival time                         -14.531    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.019ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_reg/D_registers_q_reg[5][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.842ns  (logic 2.625ns (26.672%)  route 7.217ns (73.327%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.551     5.135    sm/clk_IBUF_BUFG
    SLICE_X39Y59         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59         FDSE (Prop_fdse_C_Q)         0.456     5.591 r  sm/D_states_q_reg[3]/Q
                         net (fo=284, routed)         1.101     6.692    sm/D_states_q_reg[3]_0
    SLICE_X40Y60         LUT4 (Prop_lut4_I0_O)        0.124     6.816 r  sm/out_sig0_carry__0_i_80/O
                         net (fo=1, routed)           0.943     7.759    sm/out_sig0_carry__0_i_80_n_0
    SLICE_X42Y57         LUT6 (Prop_lut6_I4_O)        0.124     7.883 r  sm/out_sig0_carry__0_i_49/O
                         net (fo=1, routed)           0.662     8.546    sm/out_sig0_carry__0_i_49_n_0
    SLICE_X42Y56         LUT6 (Prop_lut6_I5_O)        0.124     8.670 r  sm/out_sig0_carry__0_i_23/O
                         net (fo=52, routed)          0.712     9.382    L_reg/M_sm_ra1[0]
    SLICE_X39Y54         LUT3 (Prop_lut3_I1_O)        0.124     9.506 r  L_reg/ram_reg_i_117/O
                         net (fo=1, routed)           0.787    10.293    L_reg/ram_reg_i_117_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.124    10.417 r  L_reg/ram_reg_i_39/O
                         net (fo=26, routed)          0.809    11.226    L_reg/ram_reg_i_35_1[1]
    SLICE_X44Y55         LUT2 (Prop_lut2_I0_O)        0.124    11.350 r  L_reg/i__carry_i_7__5/O
                         net (fo=1, routed)           0.000    11.350    alum/ram_reg_i_123_3[1]
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.900 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.900    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.014 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.014    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.348 r  alum/out_sig0_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.560    12.908    sm/ram_reg_i_23_0[3]
    SLICE_X47Y56         LUT6 (Prop_lut6_I3_O)        0.303    13.211 r  sm/ram_reg_i_25/O
                         net (fo=3, routed)           0.617    13.828    sm/D_states_q_reg[2]_rep_8
    SLICE_X43Y52         LUT4 (Prop_lut4_I3_O)        0.124    13.952 r  sm/D_registers_q[7][9]_i_1/O
                         net (fo=8, routed)           1.024    14.977    L_reg/D[9]
    SLICE_X39Y54         FDRE                                         r  L_reg/D_registers_q_reg[5][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.435    14.839    L_reg/clk_IBUF_BUFG
    SLICE_X39Y54         FDRE                                         r  L_reg/D_registers_q_reg[5][9]/C
                         clock pessimism              0.273    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X39Y54         FDRE (Setup_fdre_C_D)       -0.081    14.996    L_reg/D_registers_q_reg[5][9]
  -------------------------------------------------------------------
                         required time                         14.996    
                         arrival time                         -14.977    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.029ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.379ns  (logic 2.617ns (27.903%)  route 6.762ns (72.097%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.551     5.135    sm/clk_IBUF_BUFG
    SLICE_X39Y59         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59         FDSE (Prop_fdse_C_Q)         0.456     5.591 r  sm/D_states_q_reg[3]/Q
                         net (fo=284, routed)         1.101     6.692    sm/D_states_q_reg[3]_0
    SLICE_X40Y60         LUT4 (Prop_lut4_I0_O)        0.124     6.816 r  sm/out_sig0_carry__0_i_80/O
                         net (fo=1, routed)           0.943     7.759    sm/out_sig0_carry__0_i_80_n_0
    SLICE_X42Y57         LUT6 (Prop_lut6_I4_O)        0.124     7.883 r  sm/out_sig0_carry__0_i_49/O
                         net (fo=1, routed)           0.662     8.546    sm/out_sig0_carry__0_i_49_n_0
    SLICE_X42Y56         LUT6 (Prop_lut6_I5_O)        0.124     8.670 r  sm/out_sig0_carry__0_i_23/O
                         net (fo=52, routed)          0.712     9.382    L_reg/M_sm_ra1[0]
    SLICE_X39Y54         LUT3 (Prop_lut3_I1_O)        0.124     9.506 r  L_reg/ram_reg_i_117/O
                         net (fo=1, routed)           0.787    10.293    L_reg/ram_reg_i_117_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.124    10.417 r  L_reg/ram_reg_i_39/O
                         net (fo=26, routed)          0.809    11.226    L_reg/ram_reg_i_35_1[1]
    SLICE_X44Y55         LUT2 (Prop_lut2_I0_O)        0.124    11.350 r  L_reg/i__carry_i_7__5/O
                         net (fo=1, routed)           0.000    11.350    alum/ram_reg_i_123_3[1]
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.900 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.900    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.213 r  alum/out_sig0_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.419    12.632    alum/data1[7]
    SLICE_X45Y55         LUT3 (Prop_lut3_I2_O)        0.306    12.938 r  alum/ram_reg_i_92/O
                         net (fo=1, routed)           0.295    13.233    sm/D_registers_q_reg[7][7]
    SLICE_X45Y57         LUT6 (Prop_lut6_I5_O)        0.124    13.357 r  sm/ram_reg_i_29/O
                         net (fo=3, routed)           0.307    13.664    display/ram_reg_12
    SLICE_X47Y57         LUT5 (Prop_lut5_I3_O)        0.124    13.788 r  display/ram_reg_i_6__0/O
                         net (fo=1, routed)           0.726    14.514    brams/bram1/ADDRARDADDR[7]
    RAMB18_X1Y22         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.482    14.887    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y22         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.144    
                         clock uncertainty           -0.035    15.109    
    RAMB18_X1Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.543    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.543    
                         arrival time                         -14.514    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.032ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[1]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.740ns  (logic 1.572ns (16.140%)  route 8.168ns (83.860%))
  Logic Levels:           9  (LUT3=2 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.551     5.135    sm/clk_IBUF_BUFG
    SLICE_X39Y59         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59         FDSE (Prop_fdse_C_Q)         0.456     5.591 r  sm/D_states_q_reg[3]/Q
                         net (fo=284, routed)         1.101     6.692    sm/D_states_q_reg[3]_0
    SLICE_X40Y60         LUT4 (Prop_lut4_I0_O)        0.124     6.816 r  sm/out_sig0_carry__0_i_80/O
                         net (fo=1, routed)           0.943     7.759    sm/out_sig0_carry__0_i_80_n_0
    SLICE_X42Y57         LUT6 (Prop_lut6_I4_O)        0.124     7.883 r  sm/out_sig0_carry__0_i_49/O
                         net (fo=1, routed)           0.662     8.546    sm/out_sig0_carry__0_i_49_n_0
    SLICE_X42Y56         LUT6 (Prop_lut6_I5_O)        0.124     8.670 r  sm/out_sig0_carry__0_i_23/O
                         net (fo=52, routed)          0.774     9.444    L_reg/M_sm_ra1[0]
    SLICE_X41Y56         LUT3 (Prop_lut3_I1_O)        0.124     9.568 f  L_reg/ram_reg_i_78/O
                         net (fo=1, routed)           0.808    10.376    L_reg/ram_reg_i_78_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I0_O)        0.124    10.500 f  L_reg/ram_reg_i_24/O
                         net (fo=11, routed)          1.179    11.679    L_reg/ram_reg_i_20_1[1]
    SLICE_X37Y59         LUT6 (Prop_lut6_I3_O)        0.124    11.803 f  L_reg/D_states_q[7]_i_29/O
                         net (fo=4, routed)           0.659    12.462    L_reg/D_states_q[7]_i_29_n_0
    SLICE_X37Y60         LUT3 (Prop_lut3_I0_O)        0.124    12.586 f  L_reg/D_states_q[7]_i_13/O
                         net (fo=1, routed)           0.403    12.989    sm/D_states_q_reg[2]_rep__1_3
    SLICE_X37Y60         LUT6 (Prop_lut6_I1_O)        0.124    13.113 f  sm/D_states_q[7]_i_3/O
                         net (fo=1, routed)           0.754    13.867    sm/D_states_q[7]_i_3_n_0
    SLICE_X42Y57         LUT6 (Prop_lut6_I0_O)        0.124    13.991 r  sm/D_states_q[7]_i_1/O
                         net (fo=17, routed)          0.884    14.875    sm/D_states_q[7]_i_1_n_0
    SLICE_X38Y58         FDRE                                         r  sm/D_states_q_reg[1]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.434    14.838    sm/clk_IBUF_BUFG
    SLICE_X38Y58         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.273    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X38Y58         FDRE (Setup_fdre_C_CE)      -0.169    14.907    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         14.907    
                         arrival time                         -14.875    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[5]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.740ns  (logic 1.572ns (16.140%)  route 8.168ns (83.860%))
  Logic Levels:           9  (LUT3=2 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.551     5.135    sm/clk_IBUF_BUFG
    SLICE_X39Y59         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59         FDSE (Prop_fdse_C_Q)         0.456     5.591 r  sm/D_states_q_reg[3]/Q
                         net (fo=284, routed)         1.101     6.692    sm/D_states_q_reg[3]_0
    SLICE_X40Y60         LUT4 (Prop_lut4_I0_O)        0.124     6.816 r  sm/out_sig0_carry__0_i_80/O
                         net (fo=1, routed)           0.943     7.759    sm/out_sig0_carry__0_i_80_n_0
    SLICE_X42Y57         LUT6 (Prop_lut6_I4_O)        0.124     7.883 r  sm/out_sig0_carry__0_i_49/O
                         net (fo=1, routed)           0.662     8.546    sm/out_sig0_carry__0_i_49_n_0
    SLICE_X42Y56         LUT6 (Prop_lut6_I5_O)        0.124     8.670 r  sm/out_sig0_carry__0_i_23/O
                         net (fo=52, routed)          0.774     9.444    L_reg/M_sm_ra1[0]
    SLICE_X41Y56         LUT3 (Prop_lut3_I1_O)        0.124     9.568 f  L_reg/ram_reg_i_78/O
                         net (fo=1, routed)           0.808    10.376    L_reg/ram_reg_i_78_n_0
    SLICE_X41Y56         LUT6 (Prop_lut6_I0_O)        0.124    10.500 f  L_reg/ram_reg_i_24/O
                         net (fo=11, routed)          1.179    11.679    L_reg/ram_reg_i_20_1[1]
    SLICE_X37Y59         LUT6 (Prop_lut6_I3_O)        0.124    11.803 f  L_reg/D_states_q[7]_i_29/O
                         net (fo=4, routed)           0.659    12.462    L_reg/D_states_q[7]_i_29_n_0
    SLICE_X37Y60         LUT3 (Prop_lut3_I0_O)        0.124    12.586 f  L_reg/D_states_q[7]_i_13/O
                         net (fo=1, routed)           0.403    12.989    sm/D_states_q_reg[2]_rep__1_3
    SLICE_X37Y60         LUT6 (Prop_lut6_I1_O)        0.124    13.113 f  sm/D_states_q[7]_i_3/O
                         net (fo=1, routed)           0.754    13.867    sm/D_states_q[7]_i_3_n_0
    SLICE_X42Y57         LUT6 (Prop_lut6_I0_O)        0.124    13.991 r  sm/D_states_q[7]_i_1/O
                         net (fo=17, routed)          0.884    14.875    sm/D_states_q[7]_i_1_n_0
    SLICE_X38Y58         FDSE                                         r  sm/D_states_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.434    14.838    sm/clk_IBUF_BUFG
    SLICE_X38Y58         FDSE                                         r  sm/D_states_q_reg[5]/C
                         clock pessimism              0.273    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X38Y58         FDSE (Setup_fdse_C_CE)      -0.169    14.907    sm/D_states_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.907    
                         arrival time                         -14.875    
  -------------------------------------------------------------------
                         slack                                  0.032    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 forLoop_idx_0_869433865[0].cond_butt_sel_desel/D_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_869433865[0].cond_butt_sel_desel/D_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.569%)  route 0.127ns (25.431%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.596     1.540    forLoop_idx_0_869433865[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  forLoop_idx_0_869433865[0].cond_butt_sel_desel/D_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  forLoop_idx_0_869433865[0].cond_butt_sel_desel/D_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.127     1.830    forLoop_idx_0_869433865[0].cond_butt_sel_desel/D_ctr_q_reg[14]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.986 r  forLoop_idx_0_869433865[0].cond_butt_sel_desel/D_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.987    forLoop_idx_0_869433865[0].cond_butt_sel_desel/D_ctr_q_reg[12]_i_1_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.040 r  forLoop_idx_0_869433865[0].cond_butt_sel_desel/D_ctr_q_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.040    forLoop_idx_0_869433865[0].cond_butt_sel_desel/D_ctr_q_reg[16]_i_1_n_7
    SLICE_X64Y50         FDRE                                         r  forLoop_idx_0_869433865[0].cond_butt_sel_desel/D_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.864     2.054    forLoop_idx_0_869433865[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  forLoop_idx_0_869433865[0].cond_butt_sel_desel/D_ctr_q_reg[16]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.134     1.943    forLoop_idx_0_869433865[0].cond_butt_sel_desel/D_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.545%)  route 0.134ns (27.455%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.596     1.540    timerseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X62Y49         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  timerseg_driver/ctr/D_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.134     1.814    timerseg_driver/ctr/D_ctr_q_reg[14]
    SLICE_X62Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.974 r  timerseg_driver/ctr/D_ctr_q_reg[12]_i_1__8/CO[3]
                         net (fo=1, routed)           0.001     1.975    timerseg_driver/ctr/D_ctr_q_reg[12]_i_1__8_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.029 r  timerseg_driver/ctr/D_ctr_q_reg[16]_i_1__8/O[0]
                         net (fo=1, routed)           0.000     2.029    timerseg_driver/ctr/D_ctr_q_reg[16]_i_1__8_n_7
    SLICE_X62Y50         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.864     2.054    timerseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X62Y50         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X62Y50         FDRE (Hold_fdre_C_D)         0.105     1.914    timerseg_driver/ctr/D_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1494968725[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_1494968725[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.560     1.504    forLoop_idx_0_1494968725[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X51Y65         FDRE                                         r  forLoop_idx_0_1494968725[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  forLoop_idx_0_1494968725[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.701    forLoop_idx_0_1494968725[3].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X51Y65         FDRE                                         r  forLoop_idx_0_1494968725[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.828     2.018    forLoop_idx_0_1494968725[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X51Y65         FDRE                                         r  forLoop_idx_0_1494968725[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.515     1.504    
    SLICE_X51Y65         FDRE (Hold_fdre_C_D)         0.075     1.579    forLoop_idx_0_1494968725[3].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.427%)  route 0.134ns (25.573%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.596     1.540    timerseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X62Y49         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  timerseg_driver/ctr/D_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.134     1.814    timerseg_driver/ctr/D_ctr_q_reg[14]
    SLICE_X62Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.974 r  timerseg_driver/ctr/D_ctr_q_reg[12]_i_1__8/CO[3]
                         net (fo=1, routed)           0.001     1.975    timerseg_driver/ctr/D_ctr_q_reg[12]_i_1__8_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.065 r  timerseg_driver/ctr/D_ctr_q_reg[16]_i_1__8/O[1]
                         net (fo=1, routed)           0.000     2.065    timerseg_driver/ctr/D_ctr_q_reg[16]_i_1__8_n_6
    SLICE_X62Y50         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.864     2.054    timerseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X62Y50         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X62Y50         FDRE (Hold_fdre_C_D)         0.105     1.914    timerseg_driver/ctr/D_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1494968725[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_1494968725[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.562     1.506    forLoop_idx_0_1494968725[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y64         FDRE                                         r  forLoop_idx_0_1494968725[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y64         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  forLoop_idx_0_1494968725[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.726    forLoop_idx_0_1494968725[1].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X56Y64         FDRE                                         r  forLoop_idx_0_1494968725[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.829     2.019    forLoop_idx_0_1494968725[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y64         FDRE                                         r  forLoop_idx_0_1494968725[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.514     1.506    
    SLICE_X56Y64         FDRE (Hold_fdre_C_D)         0.060     1.566    forLoop_idx_0_1494968725[1].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1494968725[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_1494968725[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.562     1.506    forLoop_idx_0_1494968725[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y64         FDRE                                         r  forLoop_idx_0_1494968725[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y64         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  forLoop_idx_0_1494968725[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.726    forLoop_idx_0_1494968725[2].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X56Y64         FDRE                                         r  forLoop_idx_0_1494968725[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.829     2.019    forLoop_idx_0_1494968725[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y64         FDRE                                         r  forLoop_idx_0_1494968725[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.514     1.506    
    SLICE_X56Y64         FDRE (Hold_fdre_C_D)         0.053     1.559    forLoop_idx_0_1494968725[2].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1494968725[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_1494968725[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.589     1.533    forLoop_idx_0_1494968725[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X62Y65         FDRE                                         r  forLoop_idx_0_1494968725[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  forLoop_idx_0_1494968725[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.118     1.792    forLoop_idx_0_1494968725[0].cond_butt_dirs/sync/D_pipe_q[0]
    SLICE_X63Y65         FDRE                                         r  forLoop_idx_0_1494968725[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.857     2.047    forLoop_idx_0_1494968725[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X63Y65         FDRE                                         r  forLoop_idx_0_1494968725[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.502     1.546    
    SLICE_X63Y65         FDRE (Hold_fdre_C_D)         0.066     1.612    forLoop_idx_0_1494968725[0].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 D_gamecounter_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerclk/D_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.164ns (30.962%)  route 0.366ns (69.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.567     1.511    clk_IBUF_BUFG
    SLICE_X54Y49         FDRE                                         r  D_gamecounter_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  D_gamecounter_q_reg[24]/Q
                         net (fo=3, routed)           0.366     2.040    timerclk/D_last_q_reg_0[0]
    SLICE_X53Y52         FDRE                                         r  timerclk/D_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.835     2.025    timerclk/clk_IBUF_BUFG
    SLICE_X53Y52         FDRE                                         r  timerclk/D_last_q_reg/C
                         clock pessimism             -0.246     1.780    
    SLICE_X53Y52         FDRE (Hold_fdre_C_D)         0.075     1.855    timerclk/D_last_q_reg
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 timerclk/D_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_decrease_timer_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.565     1.509    timerclk/clk_IBUF_BUFG
    SLICE_X53Y52         FDRE                                         r  timerclk/D_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y52         FDRE (Prop_fdre_C_Q)         0.128     1.637 f  timerclk/D_last_q_reg/Q
                         net (fo=1, routed)           0.054     1.691    sm/D_last_q_1
    SLICE_X53Y52         LUT5 (Prop_lut5_I2_O)        0.099     1.790 r  sm/D_decrease_timer_q_i_1/O
                         net (fo=1, routed)           0.000     1.790    sm/D_decrease_timer_q_i_1_n_0
    SLICE_X53Y52         FDRE                                         r  sm/D_decrease_timer_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.835     2.025    sm/clk_IBUF_BUFG
    SLICE_X53Y52         FDRE                                         r  sm/D_decrease_timer_q_reg/C
                         clock pessimism             -0.517     1.509    
    SLICE_X53Y52         FDRE (Hold_fdre_C_D)         0.091     1.600    sm/D_decrease_timer_q_reg
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 forLoop_idx_0_869433865[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_869433865[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.032%)  route 0.125ns (46.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.589     1.533    forLoop_idx_0_869433865[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X62Y65         FDRE                                         r  forLoop_idx_0_869433865[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  forLoop_idx_0_869433865[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.125     1.799    forLoop_idx_0_869433865[0].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X62Y65         FDRE                                         r  forLoop_idx_0_869433865[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.857     2.047    forLoop_idx_0_869433865[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X62Y65         FDRE                                         r  forLoop_idx_0_869433865[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.515     1.533    
    SLICE_X62Y65         FDRE (Hold_fdre_C_D)         0.075     1.608    forLoop_idx_0_869433865[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y22   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y23   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y16   sm/D_debug_dff_q_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y62   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y62   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y62   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y62   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X54Y43   D_gamecounter_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X54Y45   D_gamecounter_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y62   D_buff4_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y62   D_buff4_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y62   D_buff4_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y62   D_buff4_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y62   D_buff4_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y62   D_buff4_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y62   D_buff4_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y62   D_buff4_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y43   D_gamecounter_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y43   D_gamecounter_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y62   D_buff4_q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y62   D_buff4_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y62   D_buff4_q_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y62   D_buff4_q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y62   D_buff4_q_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y62   D_buff4_q_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y62   D_buff4_q_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y62   D_buff4_q_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y43   D_gamecounter_q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y43   D_gamecounter_q_reg[0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        6.784ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.651ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.784ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.711ns  (logic 0.840ns (30.987%)  route 1.871ns (69.013%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.551     5.135    sm/clk_IBUF_BUFG
    SLICE_X39Y59         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59         FDRE (Prop_fdre_C_Q)         0.419     5.554 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=106, routed)         0.742     6.296    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X39Y60         LUT4 (Prop_lut4_I3_O)        0.297     6.593 f  sm/D_stage_q[3]_i_2/O
                         net (fo=10, routed)          0.445     7.038    sm/D_stage_q[3]_i_2_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I3_O)        0.124     7.162 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.684     7.846    fifo_reset_cond/AS[0]
    SLICE_X35Y58         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.433    14.837    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X35Y58         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.186    15.024    
                         clock uncertainty           -0.035    14.988    
    SLICE_X35Y58         FDPE (Recov_fdpe_C_PRE)     -0.359    14.629    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.629    
                         arrival time                          -7.846    
  -------------------------------------------------------------------
                         slack                                  6.784    

Slack (MET) :             6.784ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.711ns  (logic 0.840ns (30.987%)  route 1.871ns (69.013%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.551     5.135    sm/clk_IBUF_BUFG
    SLICE_X39Y59         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59         FDRE (Prop_fdre_C_Q)         0.419     5.554 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=106, routed)         0.742     6.296    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X39Y60         LUT4 (Prop_lut4_I3_O)        0.297     6.593 f  sm/D_stage_q[3]_i_2/O
                         net (fo=10, routed)          0.445     7.038    sm/D_stage_q[3]_i_2_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I3_O)        0.124     7.162 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.684     7.846    fifo_reset_cond/AS[0]
    SLICE_X35Y58         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.433    14.837    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X35Y58         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.186    15.024    
                         clock uncertainty           -0.035    14.988    
    SLICE_X35Y58         FDPE (Recov_fdpe_C_PRE)     -0.359    14.629    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.629    
                         arrival time                          -7.846    
  -------------------------------------------------------------------
                         slack                                  6.784    

Slack (MET) :             6.784ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.711ns  (logic 0.840ns (30.987%)  route 1.871ns (69.013%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.551     5.135    sm/clk_IBUF_BUFG
    SLICE_X39Y59         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59         FDRE (Prop_fdre_C_Q)         0.419     5.554 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=106, routed)         0.742     6.296    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X39Y60         LUT4 (Prop_lut4_I3_O)        0.297     6.593 f  sm/D_stage_q[3]_i_2/O
                         net (fo=10, routed)          0.445     7.038    sm/D_stage_q[3]_i_2_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I3_O)        0.124     7.162 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.684     7.846    fifo_reset_cond/AS[0]
    SLICE_X35Y58         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.433    14.837    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X35Y58         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.186    15.024    
                         clock uncertainty           -0.035    14.988    
    SLICE_X35Y58         FDPE (Recov_fdpe_C_PRE)     -0.359    14.629    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.629    
                         arrival time                          -7.846    
  -------------------------------------------------------------------
                         slack                                  6.784    

Slack (MET) :             6.784ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.711ns  (logic 0.840ns (30.987%)  route 1.871ns (69.013%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.551     5.135    sm/clk_IBUF_BUFG
    SLICE_X39Y59         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y59         FDRE (Prop_fdre_C_Q)         0.419     5.554 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=106, routed)         0.742     6.296    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X39Y60         LUT4 (Prop_lut4_I3_O)        0.297     6.593 f  sm/D_stage_q[3]_i_2/O
                         net (fo=10, routed)          0.445     7.038    sm/D_stage_q[3]_i_2_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I3_O)        0.124     7.162 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.684     7.846    fifo_reset_cond/AS[0]
    SLICE_X35Y58         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.433    14.837    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X35Y58         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.186    15.024    
                         clock uncertainty           -0.035    14.988    
    SLICE_X35Y58         FDPE (Recov_fdpe_C_PRE)     -0.359    14.629    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.629    
                         arrival time                          -7.846    
  -------------------------------------------------------------------
                         slack                                  6.784    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.651ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.209ns (25.515%)  route 0.610ns (74.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.560     1.504    sm/clk_IBUF_BUFG
    SLICE_X38Y59         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y59         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=86, routed)          0.343     2.011    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I5_O)        0.045     2.056 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.267     2.323    fifo_reset_cond/AS[0]
    SLICE_X35Y58         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.827     2.017    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X35Y58         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.251     1.767    
    SLICE_X35Y58         FDPE (Remov_fdpe_C_PRE)     -0.095     1.672    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           2.323    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.651ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.209ns (25.515%)  route 0.610ns (74.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.560     1.504    sm/clk_IBUF_BUFG
    SLICE_X38Y59         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y59         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=86, routed)          0.343     2.011    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I5_O)        0.045     2.056 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.267     2.323    fifo_reset_cond/AS[0]
    SLICE_X35Y58         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.827     2.017    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X35Y58         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.251     1.767    
    SLICE_X35Y58         FDPE (Remov_fdpe_C_PRE)     -0.095     1.672    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           2.323    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.651ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.209ns (25.515%)  route 0.610ns (74.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.560     1.504    sm/clk_IBUF_BUFG
    SLICE_X38Y59         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y59         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=86, routed)          0.343     2.011    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I5_O)        0.045     2.056 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.267     2.323    fifo_reset_cond/AS[0]
    SLICE_X35Y58         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.827     2.017    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X35Y58         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.251     1.767    
    SLICE_X35Y58         FDPE (Remov_fdpe_C_PRE)     -0.095     1.672    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           2.323    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.651ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.209ns (25.515%)  route 0.610ns (74.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.560     1.504    sm/clk_IBUF_BUFG
    SLICE_X38Y59         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y59         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=86, routed)          0.343     2.011    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I5_O)        0.045     2.056 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.267     2.323    fifo_reset_cond/AS[0]
    SLICE_X35Y58         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.827     2.017    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X35Y58         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.251     1.767    
    SLICE_X35Y58         FDPE (Remov_fdpe_C_PRE)     -0.095     1.672    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           2.323    
  -------------------------------------------------------------------
                         slack                                  0.651    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.940ns  (logic 11.060ns (31.654%)  route 23.880ns (68.346%))
  Logic Levels:           29  (CARRY4=6 LUT2=4 LUT3=2 LUT4=6 LUT5=5 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.555     5.139    L_reg/clk_IBUF_BUFG
    SLICE_X43Y52         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=14, routed)          1.826     7.421    L_reg/Q[1]
    SLICE_X30Y50         LUT3 (Prop_lut3_I2_O)        0.153     7.574 r  L_reg/L_3a40fb7f_remainder0__0_carry__1_i_8/O
                         net (fo=4, routed)           0.319     7.893    L_reg/L_3a40fb7f_remainder0__0_carry__1_i_8_n_0
    SLICE_X30Y50         LUT5 (Prop_lut5_I2_O)        0.331     8.224 f  L_reg/L_3a40fb7f_remainder0__0_carry__0_i_8/O
                         net (fo=1, routed)           0.452     8.676    L_reg/L_3a40fb7f_remainder0__0_carry__0_i_8_n_0
    SLICE_X30Y50         LUT4 (Prop_lut4_I3_O)        0.124     8.800 f  L_reg/L_3a40fb7f_remainder0__0_carry__0_i_6/O
                         net (fo=6, routed)           0.983     9.783    L_reg/L_3a40fb7f_remainder0__0_carry__0_i_6_n_0
    SLICE_X30Y53         LUT2 (Prop_lut2_I1_O)        0.148     9.931 r  L_reg/L_3a40fb7f_remainder0__0_carry_i_8/O
                         net (fo=4, routed)           1.036    10.968    L_reg/L_3a40fb7f_remainder0__0_carry_i_8_n_0
    SLICE_X30Y51         LUT6 (Prop_lut6_I2_O)        0.328    11.296 r  L_reg/L_3a40fb7f_remainder0__0_carry_i_12/O
                         net (fo=7, routed)           0.989    12.284    L_reg/L_3a40fb7f_remainder0__0_carry_i_12_n_0
    SLICE_X30Y53         LUT2 (Prop_lut2_I0_O)        0.124    12.408 r  L_reg/L_3a40fb7f_remainder0__0_carry__1_i_2__0/O
                         net (fo=1, routed)           0.568    12.977    aseg_driver/decimal_renderer/i__carry__1_i_1__0[0]
    SLICE_X31Y53         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    13.533 f  aseg_driver/decimal_renderer/L_3a40fb7f_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.792    14.325    L_reg/L_3a40fb7f_remainder0[10]
    SLICE_X33Y50         LUT5 (Prop_lut5_I4_O)        0.302    14.627 f  L_reg/i__carry_i_19__0/O
                         net (fo=8, routed)           1.031    15.658    L_reg/i__carry_i_19__0_n_0
    SLICE_X30Y48         LUT4 (Prop_lut4_I3_O)        0.150    15.808 f  L_reg/i__carry_i_20__0/O
                         net (fo=7, routed)           0.796    16.603    L_reg/i__carry_i_20__0_n_0
    SLICE_X34Y49         LUT2 (Prop_lut2_I0_O)        0.320    16.923 f  L_reg/i__carry__0_i_9__0/O
                         net (fo=3, routed)           0.838    17.762    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X34Y48         LUT4 (Prop_lut4_I3_O)        0.328    18.090 f  L_reg/i__carry__0_i_11/O
                         net (fo=5, routed)           0.816    18.906    L_reg/i__carry__0_i_11_n_0
    SLICE_X33Y48         LUT3 (Prop_lut3_I0_O)        0.152    19.058 f  L_reg/i__carry_i_12__3/O
                         net (fo=3, routed)           0.919    19.977    L_reg/i__carry_i_12__3_n_0
    SLICE_X31Y48         LUT4 (Prop_lut4_I3_O)        0.332    20.309 r  L_reg/i__carry__0_i_4/O
                         net (fo=1, routed)           0.734    21.042    aseg_driver/decimal_renderer/i__carry__0_i_12[0]
    SLICE_X32Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.568 r  aseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.568    aseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.902 f  aseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.098    23.000    L_reg/L_3a40fb7f_remainder0_inferred__1/i__carry__2[1]
    SLICE_X31Y47         LUT5 (Prop_lut5_I4_O)        0.303    23.303 f  L_reg/i__carry_i_25/O
                         net (fo=12, routed)          0.984    24.287    L_reg/L_3a40fb7f_remainder0_inferred__0/i__carry__1
    SLICE_X31Y46         LUT6 (Prop_lut6_I0_O)        0.124    24.411 f  L_reg/i__carry_i_20/O
                         net (fo=7, routed)           1.026    25.437    L_reg/i__carry_i_20_n_0
    SLICE_X34Y44         LUT6 (Prop_lut6_I5_O)        0.124    25.561 r  L_reg/i__carry_i_17/O
                         net (fo=1, routed)           0.821    26.382    L_reg/i__carry_i_17_n_0
    SLICE_X33Y44         LUT5 (Prop_lut5_I0_O)        0.124    26.506 f  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.819    27.325    L_reg/i__carry_i_9_n_0
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.124    27.449 r  L_reg/i__carry_i_1__5/O
                         net (fo=1, routed)           0.568    28.018    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_7[2]
    SLICE_X30Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    28.414 r  aseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.414    aseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.531 r  aseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.531    aseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.854 r  aseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.819    29.672    aseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X29Y46         LUT6 (Prop_lut6_I5_O)        0.306    29.978 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_32/O
                         net (fo=1, routed)           0.633    30.612    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_32_n_0
    SLICE_X29Y45         LUT5 (Prop_lut5_I0_O)        0.124    30.736 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_23/O
                         net (fo=3, routed)           0.438    31.173    aseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__1/i__carry_0
    SLICE_X31Y44         LUT4 (Prop_lut4_I2_O)        0.119    31.292 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.737    32.029    aseg_driver/ctr/aseg_OBUF[0]_inst_i_1
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.332    32.361 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           1.155    33.516    aseg_driver/ctr/D_ctr_q_reg[17]_0
    SLICE_X39Y43         LUT4 (Prop_lut4_I0_O)        0.154    33.670 r  aseg_driver/ctr/aseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.683    36.353    aseg_OBUF[4]
    N3                   OBUF (Prop_obuf_I_O)         3.726    40.079 r  aseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    40.079    aseg[4]
    N3                                                                r  aseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.811ns  (logic 11.056ns (31.760%)  route 23.755ns (68.240%))
  Logic Levels:           29  (CARRY4=6 LUT2=4 LUT3=2 LUT4=6 LUT5=5 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.555     5.139    L_reg/clk_IBUF_BUFG
    SLICE_X43Y52         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=14, routed)          1.826     7.421    L_reg/Q[1]
    SLICE_X30Y50         LUT3 (Prop_lut3_I2_O)        0.153     7.574 r  L_reg/L_3a40fb7f_remainder0__0_carry__1_i_8/O
                         net (fo=4, routed)           0.319     7.893    L_reg/L_3a40fb7f_remainder0__0_carry__1_i_8_n_0
    SLICE_X30Y50         LUT5 (Prop_lut5_I2_O)        0.331     8.224 f  L_reg/L_3a40fb7f_remainder0__0_carry__0_i_8/O
                         net (fo=1, routed)           0.452     8.676    L_reg/L_3a40fb7f_remainder0__0_carry__0_i_8_n_0
    SLICE_X30Y50         LUT4 (Prop_lut4_I3_O)        0.124     8.800 f  L_reg/L_3a40fb7f_remainder0__0_carry__0_i_6/O
                         net (fo=6, routed)           0.983     9.783    L_reg/L_3a40fb7f_remainder0__0_carry__0_i_6_n_0
    SLICE_X30Y53         LUT2 (Prop_lut2_I1_O)        0.148     9.931 r  L_reg/L_3a40fb7f_remainder0__0_carry_i_8/O
                         net (fo=4, routed)           1.036    10.968    L_reg/L_3a40fb7f_remainder0__0_carry_i_8_n_0
    SLICE_X30Y51         LUT6 (Prop_lut6_I2_O)        0.328    11.296 r  L_reg/L_3a40fb7f_remainder0__0_carry_i_12/O
                         net (fo=7, routed)           0.989    12.284    L_reg/L_3a40fb7f_remainder0__0_carry_i_12_n_0
    SLICE_X30Y53         LUT2 (Prop_lut2_I0_O)        0.124    12.408 r  L_reg/L_3a40fb7f_remainder0__0_carry__1_i_2__0/O
                         net (fo=1, routed)           0.568    12.977    aseg_driver/decimal_renderer/i__carry__1_i_1__0[0]
    SLICE_X31Y53         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    13.533 f  aseg_driver/decimal_renderer/L_3a40fb7f_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.792    14.325    L_reg/L_3a40fb7f_remainder0[10]
    SLICE_X33Y50         LUT5 (Prop_lut5_I4_O)        0.302    14.627 f  L_reg/i__carry_i_19__0/O
                         net (fo=8, routed)           1.031    15.658    L_reg/i__carry_i_19__0_n_0
    SLICE_X30Y48         LUT4 (Prop_lut4_I3_O)        0.150    15.808 f  L_reg/i__carry_i_20__0/O
                         net (fo=7, routed)           0.796    16.603    L_reg/i__carry_i_20__0_n_0
    SLICE_X34Y49         LUT2 (Prop_lut2_I0_O)        0.320    16.923 f  L_reg/i__carry__0_i_9__0/O
                         net (fo=3, routed)           0.838    17.762    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X34Y48         LUT4 (Prop_lut4_I3_O)        0.328    18.090 f  L_reg/i__carry__0_i_11/O
                         net (fo=5, routed)           0.816    18.906    L_reg/i__carry__0_i_11_n_0
    SLICE_X33Y48         LUT3 (Prop_lut3_I0_O)        0.152    19.058 f  L_reg/i__carry_i_12__3/O
                         net (fo=3, routed)           0.919    19.977    L_reg/i__carry_i_12__3_n_0
    SLICE_X31Y48         LUT4 (Prop_lut4_I3_O)        0.332    20.309 r  L_reg/i__carry__0_i_4/O
                         net (fo=1, routed)           0.734    21.042    aseg_driver/decimal_renderer/i__carry__0_i_12[0]
    SLICE_X32Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.568 r  aseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.568    aseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.902 f  aseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.098    23.000    L_reg/L_3a40fb7f_remainder0_inferred__1/i__carry__2[1]
    SLICE_X31Y47         LUT5 (Prop_lut5_I4_O)        0.303    23.303 f  L_reg/i__carry_i_25/O
                         net (fo=12, routed)          0.984    24.287    L_reg/L_3a40fb7f_remainder0_inferred__0/i__carry__1
    SLICE_X31Y46         LUT6 (Prop_lut6_I0_O)        0.124    24.411 f  L_reg/i__carry_i_20/O
                         net (fo=7, routed)           1.026    25.437    L_reg/i__carry_i_20_n_0
    SLICE_X34Y44         LUT6 (Prop_lut6_I5_O)        0.124    25.561 r  L_reg/i__carry_i_17/O
                         net (fo=1, routed)           0.821    26.382    L_reg/i__carry_i_17_n_0
    SLICE_X33Y44         LUT5 (Prop_lut5_I0_O)        0.124    26.506 f  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.819    27.325    L_reg/i__carry_i_9_n_0
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.124    27.449 r  L_reg/i__carry_i_1__5/O
                         net (fo=1, routed)           0.568    28.018    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_7[2]
    SLICE_X30Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    28.414 r  aseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.414    aseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.531 r  aseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.531    aseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.854 r  aseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.819    29.672    aseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X29Y46         LUT6 (Prop_lut6_I5_O)        0.306    29.978 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_32/O
                         net (fo=1, routed)           0.633    30.612    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_32_n_0
    SLICE_X29Y45         LUT5 (Prop_lut5_I0_O)        0.124    30.736 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_23/O
                         net (fo=3, routed)           0.438    31.173    aseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__1/i__carry_0
    SLICE_X31Y44         LUT4 (Prop_lut4_I2_O)        0.119    31.292 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.737    32.029    aseg_driver/ctr/aseg_OBUF[0]_inst_i_1
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.332    32.361 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           1.155    33.516    L_reg/aseg[1]_0
    SLICE_X39Y43         LUT4 (Prop_lut4_I1_O)        0.152    33.668 r  L_reg/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.558    36.226    aseg_OBUF[10]
    N2                   OBUF (Prop_obuf_I_O)         3.724    39.950 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    39.950    aseg[10]
    N2                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.761ns  (logic 10.828ns (31.150%)  route 23.933ns (68.850%))
  Logic Levels:           29  (CARRY4=6 LUT2=4 LUT3=2 LUT4=6 LUT5=5 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.555     5.139    L_reg/clk_IBUF_BUFG
    SLICE_X43Y52         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=14, routed)          1.826     7.421    L_reg/Q[1]
    SLICE_X30Y50         LUT3 (Prop_lut3_I2_O)        0.153     7.574 r  L_reg/L_3a40fb7f_remainder0__0_carry__1_i_8/O
                         net (fo=4, routed)           0.319     7.893    L_reg/L_3a40fb7f_remainder0__0_carry__1_i_8_n_0
    SLICE_X30Y50         LUT5 (Prop_lut5_I2_O)        0.331     8.224 f  L_reg/L_3a40fb7f_remainder0__0_carry__0_i_8/O
                         net (fo=1, routed)           0.452     8.676    L_reg/L_3a40fb7f_remainder0__0_carry__0_i_8_n_0
    SLICE_X30Y50         LUT4 (Prop_lut4_I3_O)        0.124     8.800 f  L_reg/L_3a40fb7f_remainder0__0_carry__0_i_6/O
                         net (fo=6, routed)           0.983     9.783    L_reg/L_3a40fb7f_remainder0__0_carry__0_i_6_n_0
    SLICE_X30Y53         LUT2 (Prop_lut2_I1_O)        0.148     9.931 r  L_reg/L_3a40fb7f_remainder0__0_carry_i_8/O
                         net (fo=4, routed)           1.036    10.968    L_reg/L_3a40fb7f_remainder0__0_carry_i_8_n_0
    SLICE_X30Y51         LUT6 (Prop_lut6_I2_O)        0.328    11.296 r  L_reg/L_3a40fb7f_remainder0__0_carry_i_12/O
                         net (fo=7, routed)           0.989    12.284    L_reg/L_3a40fb7f_remainder0__0_carry_i_12_n_0
    SLICE_X30Y53         LUT2 (Prop_lut2_I0_O)        0.124    12.408 r  L_reg/L_3a40fb7f_remainder0__0_carry__1_i_2__0/O
                         net (fo=1, routed)           0.568    12.977    aseg_driver/decimal_renderer/i__carry__1_i_1__0[0]
    SLICE_X31Y53         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    13.533 f  aseg_driver/decimal_renderer/L_3a40fb7f_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.792    14.325    L_reg/L_3a40fb7f_remainder0[10]
    SLICE_X33Y50         LUT5 (Prop_lut5_I4_O)        0.302    14.627 f  L_reg/i__carry_i_19__0/O
                         net (fo=8, routed)           1.031    15.658    L_reg/i__carry_i_19__0_n_0
    SLICE_X30Y48         LUT4 (Prop_lut4_I3_O)        0.150    15.808 f  L_reg/i__carry_i_20__0/O
                         net (fo=7, routed)           0.796    16.603    L_reg/i__carry_i_20__0_n_0
    SLICE_X34Y49         LUT2 (Prop_lut2_I0_O)        0.320    16.923 f  L_reg/i__carry__0_i_9__0/O
                         net (fo=3, routed)           0.838    17.762    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X34Y48         LUT4 (Prop_lut4_I3_O)        0.328    18.090 f  L_reg/i__carry__0_i_11/O
                         net (fo=5, routed)           0.816    18.906    L_reg/i__carry__0_i_11_n_0
    SLICE_X33Y48         LUT3 (Prop_lut3_I0_O)        0.152    19.058 f  L_reg/i__carry_i_12__3/O
                         net (fo=3, routed)           0.919    19.977    L_reg/i__carry_i_12__3_n_0
    SLICE_X31Y48         LUT4 (Prop_lut4_I3_O)        0.332    20.309 r  L_reg/i__carry__0_i_4/O
                         net (fo=1, routed)           0.734    21.042    aseg_driver/decimal_renderer/i__carry__0_i_12[0]
    SLICE_X32Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.568 r  aseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.568    aseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.902 f  aseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.098    23.000    L_reg/L_3a40fb7f_remainder0_inferred__1/i__carry__2[1]
    SLICE_X31Y47         LUT5 (Prop_lut5_I4_O)        0.303    23.303 f  L_reg/i__carry_i_25/O
                         net (fo=12, routed)          0.984    24.287    L_reg/L_3a40fb7f_remainder0_inferred__0/i__carry__1
    SLICE_X31Y46         LUT6 (Prop_lut6_I0_O)        0.124    24.411 f  L_reg/i__carry_i_20/O
                         net (fo=7, routed)           1.026    25.437    L_reg/i__carry_i_20_n_0
    SLICE_X34Y44         LUT6 (Prop_lut6_I5_O)        0.124    25.561 r  L_reg/i__carry_i_17/O
                         net (fo=1, routed)           0.821    26.382    L_reg/i__carry_i_17_n_0
    SLICE_X33Y44         LUT5 (Prop_lut5_I0_O)        0.124    26.506 f  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.819    27.325    L_reg/i__carry_i_9_n_0
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.124    27.449 r  L_reg/i__carry_i_1__5/O
                         net (fo=1, routed)           0.568    28.018    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_7[2]
    SLICE_X30Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    28.414 r  aseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.414    aseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.531 r  aseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.531    aseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.854 r  aseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.819    29.672    aseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X29Y46         LUT6 (Prop_lut6_I5_O)        0.306    29.978 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_32/O
                         net (fo=1, routed)           0.633    30.612    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_32_n_0
    SLICE_X29Y45         LUT5 (Prop_lut5_I0_O)        0.124    30.736 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_23/O
                         net (fo=3, routed)           0.438    31.173    aseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__1/i__carry_0
    SLICE_X31Y44         LUT4 (Prop_lut4_I2_O)        0.119    31.292 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.737    32.029    aseg_driver/ctr/aseg_OBUF[0]_inst_i_1
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.332    32.361 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           1.155    33.516    aseg_driver/ctr/D_ctr_q_reg[17]_0
    SLICE_X39Y43         LUT4 (Prop_lut4_I0_O)        0.124    33.640 r  aseg_driver/ctr/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.736    36.376    aseg_OBUF[3]
    P4                   OBUF (Prop_obuf_I_O)         3.524    39.900 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    39.900    aseg[3]
    P4                                                                r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.676ns  (logic 10.821ns (31.205%)  route 23.855ns (68.795%))
  Logic Levels:           29  (CARRY4=6 LUT2=4 LUT3=3 LUT4=5 LUT5=6 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.555     5.139    L_reg/clk_IBUF_BUFG
    SLICE_X43Y52         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=14, routed)          1.826     7.421    L_reg/Q[1]
    SLICE_X30Y50         LUT3 (Prop_lut3_I2_O)        0.153     7.574 r  L_reg/L_3a40fb7f_remainder0__0_carry__1_i_8/O
                         net (fo=4, routed)           0.319     7.893    L_reg/L_3a40fb7f_remainder0__0_carry__1_i_8_n_0
    SLICE_X30Y50         LUT5 (Prop_lut5_I2_O)        0.331     8.224 f  L_reg/L_3a40fb7f_remainder0__0_carry__0_i_8/O
                         net (fo=1, routed)           0.452     8.676    L_reg/L_3a40fb7f_remainder0__0_carry__0_i_8_n_0
    SLICE_X30Y50         LUT4 (Prop_lut4_I3_O)        0.124     8.800 f  L_reg/L_3a40fb7f_remainder0__0_carry__0_i_6/O
                         net (fo=6, routed)           0.983     9.783    L_reg/L_3a40fb7f_remainder0__0_carry__0_i_6_n_0
    SLICE_X30Y53         LUT2 (Prop_lut2_I1_O)        0.148     9.931 r  L_reg/L_3a40fb7f_remainder0__0_carry_i_8/O
                         net (fo=4, routed)           1.036    10.968    L_reg/L_3a40fb7f_remainder0__0_carry_i_8_n_0
    SLICE_X30Y51         LUT6 (Prop_lut6_I2_O)        0.328    11.296 r  L_reg/L_3a40fb7f_remainder0__0_carry_i_12/O
                         net (fo=7, routed)           0.989    12.284    L_reg/L_3a40fb7f_remainder0__0_carry_i_12_n_0
    SLICE_X30Y53         LUT2 (Prop_lut2_I0_O)        0.124    12.408 r  L_reg/L_3a40fb7f_remainder0__0_carry__1_i_2__0/O
                         net (fo=1, routed)           0.568    12.977    aseg_driver/decimal_renderer/i__carry__1_i_1__0[0]
    SLICE_X31Y53         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    13.533 f  aseg_driver/decimal_renderer/L_3a40fb7f_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.792    14.325    L_reg/L_3a40fb7f_remainder0[10]
    SLICE_X33Y50         LUT5 (Prop_lut5_I4_O)        0.302    14.627 f  L_reg/i__carry_i_19__0/O
                         net (fo=8, routed)           1.031    15.658    L_reg/i__carry_i_19__0_n_0
    SLICE_X30Y48         LUT4 (Prop_lut4_I3_O)        0.150    15.808 f  L_reg/i__carry_i_20__0/O
                         net (fo=7, routed)           0.796    16.603    L_reg/i__carry_i_20__0_n_0
    SLICE_X34Y49         LUT2 (Prop_lut2_I0_O)        0.320    16.923 f  L_reg/i__carry__0_i_9__0/O
                         net (fo=3, routed)           0.838    17.762    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X34Y48         LUT4 (Prop_lut4_I3_O)        0.328    18.090 f  L_reg/i__carry__0_i_11/O
                         net (fo=5, routed)           0.816    18.906    L_reg/i__carry__0_i_11_n_0
    SLICE_X33Y48         LUT3 (Prop_lut3_I0_O)        0.152    19.058 f  L_reg/i__carry_i_12__3/O
                         net (fo=3, routed)           0.919    19.977    L_reg/i__carry_i_12__3_n_0
    SLICE_X31Y48         LUT4 (Prop_lut4_I3_O)        0.332    20.309 r  L_reg/i__carry__0_i_4/O
                         net (fo=1, routed)           0.734    21.042    aseg_driver/decimal_renderer/i__carry__0_i_12[0]
    SLICE_X32Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.568 r  aseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.568    aseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.902 f  aseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.098    23.000    L_reg/L_3a40fb7f_remainder0_inferred__1/i__carry__2[1]
    SLICE_X31Y47         LUT5 (Prop_lut5_I4_O)        0.303    23.303 f  L_reg/i__carry_i_25/O
                         net (fo=12, routed)          0.984    24.287    L_reg/L_3a40fb7f_remainder0_inferred__0/i__carry__1
    SLICE_X31Y46         LUT6 (Prop_lut6_I0_O)        0.124    24.411 f  L_reg/i__carry_i_20/O
                         net (fo=7, routed)           1.026    25.437    L_reg/i__carry_i_20_n_0
    SLICE_X34Y44         LUT6 (Prop_lut6_I5_O)        0.124    25.561 r  L_reg/i__carry_i_17/O
                         net (fo=1, routed)           0.821    26.382    L_reg/i__carry_i_17_n_0
    SLICE_X33Y44         LUT5 (Prop_lut5_I0_O)        0.124    26.506 f  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.819    27.325    L_reg/i__carry_i_9_n_0
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.124    27.449 r  L_reg/i__carry_i_1__5/O
                         net (fo=1, routed)           0.568    28.018    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_7[2]
    SLICE_X30Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    28.414 r  aseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.414    aseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.531 r  aseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.531    aseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.854 f  aseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.819    29.672    aseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X29Y46         LUT6 (Prop_lut6_I5_O)        0.306    29.978 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_32/O
                         net (fo=1, routed)           0.633    30.612    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_32_n_0
    SLICE_X29Y45         LUT5 (Prop_lut5_I0_O)        0.124    30.736 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_23/O
                         net (fo=3, routed)           0.438    31.173    aseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__1/i__carry_0
    SLICE_X31Y44         LUT4 (Prop_lut4_I2_O)        0.119    31.292 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.764    32.056    aseg_driver/ctr/aseg_OBUF[0]_inst_i_1
    SLICE_X32Y44         LUT5 (Prop_lut5_I4_O)        0.332    32.388 f  aseg_driver/ctr/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.839    33.227    L_reg/aseg[1]
    SLICE_X39Y43         LUT3 (Prop_lut3_I1_O)        0.124    33.351 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.947    36.298    aseg_OBUF[0]
    P5                   OBUF (Prop_obuf_I_O)         3.517    39.815 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    39.815    aseg[0]
    P5                                                                r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.631ns  (logic 10.833ns (31.281%)  route 23.798ns (68.719%))
  Logic Levels:           29  (CARRY4=6 LUT2=4 LUT3=2 LUT4=6 LUT5=6 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.555     5.139    L_reg/clk_IBUF_BUFG
    SLICE_X43Y52         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=14, routed)          1.826     7.421    L_reg/Q[1]
    SLICE_X30Y50         LUT3 (Prop_lut3_I2_O)        0.153     7.574 r  L_reg/L_3a40fb7f_remainder0__0_carry__1_i_8/O
                         net (fo=4, routed)           0.319     7.893    L_reg/L_3a40fb7f_remainder0__0_carry__1_i_8_n_0
    SLICE_X30Y50         LUT5 (Prop_lut5_I2_O)        0.331     8.224 f  L_reg/L_3a40fb7f_remainder0__0_carry__0_i_8/O
                         net (fo=1, routed)           0.452     8.676    L_reg/L_3a40fb7f_remainder0__0_carry__0_i_8_n_0
    SLICE_X30Y50         LUT4 (Prop_lut4_I3_O)        0.124     8.800 f  L_reg/L_3a40fb7f_remainder0__0_carry__0_i_6/O
                         net (fo=6, routed)           0.983     9.783    L_reg/L_3a40fb7f_remainder0__0_carry__0_i_6_n_0
    SLICE_X30Y53         LUT2 (Prop_lut2_I1_O)        0.148     9.931 r  L_reg/L_3a40fb7f_remainder0__0_carry_i_8/O
                         net (fo=4, routed)           1.036    10.968    L_reg/L_3a40fb7f_remainder0__0_carry_i_8_n_0
    SLICE_X30Y51         LUT6 (Prop_lut6_I2_O)        0.328    11.296 r  L_reg/L_3a40fb7f_remainder0__0_carry_i_12/O
                         net (fo=7, routed)           0.989    12.284    L_reg/L_3a40fb7f_remainder0__0_carry_i_12_n_0
    SLICE_X30Y53         LUT2 (Prop_lut2_I0_O)        0.124    12.408 r  L_reg/L_3a40fb7f_remainder0__0_carry__1_i_2__0/O
                         net (fo=1, routed)           0.568    12.977    aseg_driver/decimal_renderer/i__carry__1_i_1__0[0]
    SLICE_X31Y53         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    13.533 f  aseg_driver/decimal_renderer/L_3a40fb7f_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.792    14.325    L_reg/L_3a40fb7f_remainder0[10]
    SLICE_X33Y50         LUT5 (Prop_lut5_I4_O)        0.302    14.627 f  L_reg/i__carry_i_19__0/O
                         net (fo=8, routed)           1.031    15.658    L_reg/i__carry_i_19__0_n_0
    SLICE_X30Y48         LUT4 (Prop_lut4_I3_O)        0.150    15.808 f  L_reg/i__carry_i_20__0/O
                         net (fo=7, routed)           0.796    16.603    L_reg/i__carry_i_20__0_n_0
    SLICE_X34Y49         LUT2 (Prop_lut2_I0_O)        0.320    16.923 f  L_reg/i__carry__0_i_9__0/O
                         net (fo=3, routed)           0.838    17.762    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X34Y48         LUT4 (Prop_lut4_I3_O)        0.328    18.090 f  L_reg/i__carry__0_i_11/O
                         net (fo=5, routed)           0.816    18.906    L_reg/i__carry__0_i_11_n_0
    SLICE_X33Y48         LUT3 (Prop_lut3_I0_O)        0.152    19.058 f  L_reg/i__carry_i_12__3/O
                         net (fo=3, routed)           0.919    19.977    L_reg/i__carry_i_12__3_n_0
    SLICE_X31Y48         LUT4 (Prop_lut4_I3_O)        0.332    20.309 r  L_reg/i__carry__0_i_4/O
                         net (fo=1, routed)           0.734    21.042    aseg_driver/decimal_renderer/i__carry__0_i_12[0]
    SLICE_X32Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.568 r  aseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.568    aseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.902 f  aseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.098    23.000    L_reg/L_3a40fb7f_remainder0_inferred__1/i__carry__2[1]
    SLICE_X31Y47         LUT5 (Prop_lut5_I4_O)        0.303    23.303 f  L_reg/i__carry_i_25/O
                         net (fo=12, routed)          0.984    24.287    L_reg/L_3a40fb7f_remainder0_inferred__0/i__carry__1
    SLICE_X31Y46         LUT6 (Prop_lut6_I0_O)        0.124    24.411 f  L_reg/i__carry_i_20/O
                         net (fo=7, routed)           1.026    25.437    L_reg/i__carry_i_20_n_0
    SLICE_X34Y44         LUT6 (Prop_lut6_I5_O)        0.124    25.561 r  L_reg/i__carry_i_17/O
                         net (fo=1, routed)           0.821    26.382    L_reg/i__carry_i_17_n_0
    SLICE_X33Y44         LUT5 (Prop_lut5_I0_O)        0.124    26.506 f  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.819    27.325    L_reg/i__carry_i_9_n_0
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.124    27.449 r  L_reg/i__carry_i_1__5/O
                         net (fo=1, routed)           0.568    28.018    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_7[2]
    SLICE_X30Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    28.414 r  aseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.414    aseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.531 r  aseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.531    aseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.854 r  aseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.819    29.672    aseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X29Y46         LUT6 (Prop_lut6_I5_O)        0.306    29.978 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_32/O
                         net (fo=1, routed)           0.633    30.612    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_32_n_0
    SLICE_X29Y45         LUT5 (Prop_lut5_I0_O)        0.124    30.736 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_23/O
                         net (fo=3, routed)           0.438    31.173    aseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__1/i__carry_0
    SLICE_X31Y44         LUT4 (Prop_lut4_I2_O)        0.119    31.292 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.764    32.056    aseg_driver/ctr/aseg_OBUF[0]_inst_i_1
    SLICE_X32Y44         LUT5 (Prop_lut5_I4_O)        0.332    32.388 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.017    33.405    aseg_driver/ctr/D_ctr_q_reg[17]_1
    SLICE_X39Y43         LUT4 (Prop_lut4_I3_O)        0.124    33.529 r  aseg_driver/ctr/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.712    36.241    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.529    39.770 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    39.770    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.412ns  (logic 11.032ns (32.059%)  route 23.380ns (67.941%))
  Logic Levels:           29  (CARRY4=6 LUT2=4 LUT3=2 LUT4=6 LUT5=5 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.555     5.139    L_reg/clk_IBUF_BUFG
    SLICE_X43Y52         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=14, routed)          1.826     7.421    L_reg/Q[1]
    SLICE_X30Y50         LUT3 (Prop_lut3_I2_O)        0.153     7.574 r  L_reg/L_3a40fb7f_remainder0__0_carry__1_i_8/O
                         net (fo=4, routed)           0.319     7.893    L_reg/L_3a40fb7f_remainder0__0_carry__1_i_8_n_0
    SLICE_X30Y50         LUT5 (Prop_lut5_I2_O)        0.331     8.224 f  L_reg/L_3a40fb7f_remainder0__0_carry__0_i_8/O
                         net (fo=1, routed)           0.452     8.676    L_reg/L_3a40fb7f_remainder0__0_carry__0_i_8_n_0
    SLICE_X30Y50         LUT4 (Prop_lut4_I3_O)        0.124     8.800 f  L_reg/L_3a40fb7f_remainder0__0_carry__0_i_6/O
                         net (fo=6, routed)           0.983     9.783    L_reg/L_3a40fb7f_remainder0__0_carry__0_i_6_n_0
    SLICE_X30Y53         LUT2 (Prop_lut2_I1_O)        0.148     9.931 r  L_reg/L_3a40fb7f_remainder0__0_carry_i_8/O
                         net (fo=4, routed)           1.036    10.968    L_reg/L_3a40fb7f_remainder0__0_carry_i_8_n_0
    SLICE_X30Y51         LUT6 (Prop_lut6_I2_O)        0.328    11.296 r  L_reg/L_3a40fb7f_remainder0__0_carry_i_12/O
                         net (fo=7, routed)           0.989    12.284    L_reg/L_3a40fb7f_remainder0__0_carry_i_12_n_0
    SLICE_X30Y53         LUT2 (Prop_lut2_I0_O)        0.124    12.408 r  L_reg/L_3a40fb7f_remainder0__0_carry__1_i_2__0/O
                         net (fo=1, routed)           0.568    12.977    aseg_driver/decimal_renderer/i__carry__1_i_1__0[0]
    SLICE_X31Y53         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    13.533 f  aseg_driver/decimal_renderer/L_3a40fb7f_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.792    14.325    L_reg/L_3a40fb7f_remainder0[10]
    SLICE_X33Y50         LUT5 (Prop_lut5_I4_O)        0.302    14.627 f  L_reg/i__carry_i_19__0/O
                         net (fo=8, routed)           1.031    15.658    L_reg/i__carry_i_19__0_n_0
    SLICE_X30Y48         LUT4 (Prop_lut4_I3_O)        0.150    15.808 f  L_reg/i__carry_i_20__0/O
                         net (fo=7, routed)           0.796    16.603    L_reg/i__carry_i_20__0_n_0
    SLICE_X34Y49         LUT2 (Prop_lut2_I0_O)        0.320    16.923 f  L_reg/i__carry__0_i_9__0/O
                         net (fo=3, routed)           0.838    17.762    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X34Y48         LUT4 (Prop_lut4_I3_O)        0.328    18.090 f  L_reg/i__carry__0_i_11/O
                         net (fo=5, routed)           0.816    18.906    L_reg/i__carry__0_i_11_n_0
    SLICE_X33Y48         LUT3 (Prop_lut3_I0_O)        0.152    19.058 f  L_reg/i__carry_i_12__3/O
                         net (fo=3, routed)           0.919    19.977    L_reg/i__carry_i_12__3_n_0
    SLICE_X31Y48         LUT4 (Prop_lut4_I3_O)        0.332    20.309 r  L_reg/i__carry__0_i_4/O
                         net (fo=1, routed)           0.734    21.042    aseg_driver/decimal_renderer/i__carry__0_i_12[0]
    SLICE_X32Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.568 r  aseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.568    aseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.902 f  aseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.098    23.000    L_reg/L_3a40fb7f_remainder0_inferred__1/i__carry__2[1]
    SLICE_X31Y47         LUT5 (Prop_lut5_I4_O)        0.303    23.303 f  L_reg/i__carry_i_25/O
                         net (fo=12, routed)          0.984    24.287    L_reg/L_3a40fb7f_remainder0_inferred__0/i__carry__1
    SLICE_X31Y46         LUT6 (Prop_lut6_I0_O)        0.124    24.411 f  L_reg/i__carry_i_20/O
                         net (fo=7, routed)           1.026    25.437    L_reg/i__carry_i_20_n_0
    SLICE_X34Y44         LUT6 (Prop_lut6_I5_O)        0.124    25.561 r  L_reg/i__carry_i_17/O
                         net (fo=1, routed)           0.821    26.382    L_reg/i__carry_i_17_n_0
    SLICE_X33Y44         LUT5 (Prop_lut5_I0_O)        0.124    26.506 f  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.819    27.325    L_reg/i__carry_i_9_n_0
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.124    27.449 r  L_reg/i__carry_i_1__5/O
                         net (fo=1, routed)           0.568    28.018    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_7[2]
    SLICE_X30Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    28.414 r  aseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.414    aseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.531 r  aseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.531    aseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.854 r  aseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.819    29.672    aseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X29Y46         LUT6 (Prop_lut6_I5_O)        0.306    29.978 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_32/O
                         net (fo=1, routed)           0.633    30.612    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_32_n_0
    SLICE_X29Y45         LUT5 (Prop_lut5_I0_O)        0.124    30.736 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_23/O
                         net (fo=3, routed)           0.438    31.173    aseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__1/i__carry_0
    SLICE_X31Y44         LUT4 (Prop_lut4_I2_O)        0.119    31.292 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.737    32.029    aseg_driver/ctr/aseg_OBUF[0]_inst_i_1
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.332    32.361 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.930    33.291    L_reg/aseg[1]_0
    SLICE_X39Y43         LUT4 (Prop_lut4_I3_O)        0.150    33.441 r  L_reg/aseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.408    35.849    aseg_OBUF[6]
    L5                   OBUF (Prop_obuf_I_O)         3.702    39.551 r  aseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    39.551    aseg[6]
    L5                                                                r  aseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.382ns  (logic 10.811ns (31.443%)  route 23.571ns (68.557%))
  Logic Levels:           29  (CARRY4=6 LUT2=4 LUT3=2 LUT4=6 LUT5=5 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.555     5.139    L_reg/clk_IBUF_BUFG
    SLICE_X43Y52         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=14, routed)          1.826     7.421    L_reg/Q[1]
    SLICE_X30Y50         LUT3 (Prop_lut3_I2_O)        0.153     7.574 r  L_reg/L_3a40fb7f_remainder0__0_carry__1_i_8/O
                         net (fo=4, routed)           0.319     7.893    L_reg/L_3a40fb7f_remainder0__0_carry__1_i_8_n_0
    SLICE_X30Y50         LUT5 (Prop_lut5_I2_O)        0.331     8.224 f  L_reg/L_3a40fb7f_remainder0__0_carry__0_i_8/O
                         net (fo=1, routed)           0.452     8.676    L_reg/L_3a40fb7f_remainder0__0_carry__0_i_8_n_0
    SLICE_X30Y50         LUT4 (Prop_lut4_I3_O)        0.124     8.800 f  L_reg/L_3a40fb7f_remainder0__0_carry__0_i_6/O
                         net (fo=6, routed)           0.983     9.783    L_reg/L_3a40fb7f_remainder0__0_carry__0_i_6_n_0
    SLICE_X30Y53         LUT2 (Prop_lut2_I1_O)        0.148     9.931 r  L_reg/L_3a40fb7f_remainder0__0_carry_i_8/O
                         net (fo=4, routed)           1.036    10.968    L_reg/L_3a40fb7f_remainder0__0_carry_i_8_n_0
    SLICE_X30Y51         LUT6 (Prop_lut6_I2_O)        0.328    11.296 r  L_reg/L_3a40fb7f_remainder0__0_carry_i_12/O
                         net (fo=7, routed)           0.989    12.284    L_reg/L_3a40fb7f_remainder0__0_carry_i_12_n_0
    SLICE_X30Y53         LUT2 (Prop_lut2_I0_O)        0.124    12.408 r  L_reg/L_3a40fb7f_remainder0__0_carry__1_i_2__0/O
                         net (fo=1, routed)           0.568    12.977    aseg_driver/decimal_renderer/i__carry__1_i_1__0[0]
    SLICE_X31Y53         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    13.533 f  aseg_driver/decimal_renderer/L_3a40fb7f_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.792    14.325    L_reg/L_3a40fb7f_remainder0[10]
    SLICE_X33Y50         LUT5 (Prop_lut5_I4_O)        0.302    14.627 f  L_reg/i__carry_i_19__0/O
                         net (fo=8, routed)           1.031    15.658    L_reg/i__carry_i_19__0_n_0
    SLICE_X30Y48         LUT4 (Prop_lut4_I3_O)        0.150    15.808 f  L_reg/i__carry_i_20__0/O
                         net (fo=7, routed)           0.796    16.603    L_reg/i__carry_i_20__0_n_0
    SLICE_X34Y49         LUT2 (Prop_lut2_I0_O)        0.320    16.923 f  L_reg/i__carry__0_i_9__0/O
                         net (fo=3, routed)           0.838    17.762    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X34Y48         LUT4 (Prop_lut4_I3_O)        0.328    18.090 f  L_reg/i__carry__0_i_11/O
                         net (fo=5, routed)           0.816    18.906    L_reg/i__carry__0_i_11_n_0
    SLICE_X33Y48         LUT3 (Prop_lut3_I0_O)        0.152    19.058 f  L_reg/i__carry_i_12__3/O
                         net (fo=3, routed)           0.919    19.977    L_reg/i__carry_i_12__3_n_0
    SLICE_X31Y48         LUT4 (Prop_lut4_I3_O)        0.332    20.309 r  L_reg/i__carry__0_i_4/O
                         net (fo=1, routed)           0.734    21.042    aseg_driver/decimal_renderer/i__carry__0_i_12[0]
    SLICE_X32Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.568 r  aseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.568    aseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.902 f  aseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.098    23.000    L_reg/L_3a40fb7f_remainder0_inferred__1/i__carry__2[1]
    SLICE_X31Y47         LUT5 (Prop_lut5_I4_O)        0.303    23.303 f  L_reg/i__carry_i_25/O
                         net (fo=12, routed)          0.984    24.287    L_reg/L_3a40fb7f_remainder0_inferred__0/i__carry__1
    SLICE_X31Y46         LUT6 (Prop_lut6_I0_O)        0.124    24.411 f  L_reg/i__carry_i_20/O
                         net (fo=7, routed)           1.026    25.437    L_reg/i__carry_i_20_n_0
    SLICE_X34Y44         LUT6 (Prop_lut6_I5_O)        0.124    25.561 r  L_reg/i__carry_i_17/O
                         net (fo=1, routed)           0.821    26.382    L_reg/i__carry_i_17_n_0
    SLICE_X33Y44         LUT5 (Prop_lut5_I0_O)        0.124    26.506 f  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.819    27.325    L_reg/i__carry_i_9_n_0
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.124    27.449 r  L_reg/i__carry_i_1__5/O
                         net (fo=1, routed)           0.568    28.018    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_7[2]
    SLICE_X30Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    28.414 r  aseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.414    aseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.531 r  aseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.531    aseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.854 r  aseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.819    29.672    aseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X29Y46         LUT6 (Prop_lut6_I5_O)        0.306    29.978 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_32/O
                         net (fo=1, routed)           0.633    30.612    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_32_n_0
    SLICE_X29Y45         LUT5 (Prop_lut5_I0_O)        0.124    30.736 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_23/O
                         net (fo=3, routed)           0.438    31.173    aseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__1/i__carry_0
    SLICE_X31Y44         LUT4 (Prop_lut4_I2_O)        0.119    31.292 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.737    32.029    aseg_driver/ctr/aseg_OBUF[0]_inst_i_1
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.332    32.361 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.930    33.291    L_reg/aseg[1]_0
    SLICE_X39Y43         LUT4 (Prop_lut4_I3_O)        0.124    33.415 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.599    36.014    aseg_OBUF[1]
    M5                   OBUF (Prop_obuf_I_O)         3.507    39.521 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    39.521    aseg[1]
    M5                                                                r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.754ns  (logic 10.674ns (31.623%)  route 23.080ns (68.377%))
  Logic Levels:           28  (CARRY4=6 LUT2=4 LUT3=3 LUT4=4 LUT5=4 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X47Y59         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y59         FDRE (Prop_fdre_C_Q)         0.419     5.556 r  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=19, routed)          1.635     7.191    L_reg/D_registers_q_reg[6][9]_0[0]
    SLICE_X57Y56         LUT3 (Prop_lut3_I2_O)        0.325     7.516 r  L_reg/L_3a40fb7f_remainder0__0_carry__1_i_9__0/O
                         net (fo=4, routed)           0.878     8.394    L_reg/L_3a40fb7f_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I5_O)        0.332     8.726 f  L_reg/L_3a40fb7f_remainder0__0_carry__1_i_8__1/O
                         net (fo=4, routed)           0.728     9.454    L_reg/L_3a40fb7f_remainder0__0_carry__1_i_8__1_n_0
    SLICE_X55Y55         LUT2 (Prop_lut2_I1_O)        0.124     9.578 r  L_reg/L_3a40fb7f_remainder0__0_carry__1_i_7__1/O
                         net (fo=3, routed)           0.688    10.266    L_reg/L_3a40fb7f_remainder0__0_carry__1_i_7__1_n_0
    SLICE_X55Y55         LUT6 (Prop_lut6_I5_O)        0.124    10.390 r  L_reg/L_3a40fb7f_remainder0__0_carry_i_10__1/O
                         net (fo=7, routed)           0.778    11.168    L_reg/L_3a40fb7f_remainder0__0_carry_i_10__1_n_0
    SLICE_X56Y54         LUT4 (Prop_lut4_I0_O)        0.124    11.292 r  L_reg/L_3a40fb7f_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.292    timerseg_driver/decimal_renderer/i__carry_i_6__5_0[1]
    SLICE_X56Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.935 r  timerseg_driver/decimal_renderer/L_3a40fb7f_remainder0__0_carry/O[3]
                         net (fo=8, routed)           1.544    13.479    L_reg/L_3a40fb7f_remainder0_3[3]
    SLICE_X60Y53         LUT3 (Prop_lut3_I0_O)        0.329    13.808 r  L_reg/i__carry__0_i_24__1/O
                         net (fo=9, routed)           1.160    14.968    L_reg/D_registers_q_reg[6][6]_3
    SLICE_X61Y55         LUT6 (Prop_lut6_I3_O)        0.328    15.296 f  L_reg/i__carry_i_16__4/O
                         net (fo=3, routed)           0.749    16.045    L_reg/i__carry_i_16__4_n_0
    SLICE_X60Y55         LUT5 (Prop_lut5_I4_O)        0.124    16.169 f  L_reg/i__carry_i_19__4/O
                         net (fo=3, routed)           0.691    16.860    L_reg/i__carry_i_19__4_n_0
    SLICE_X60Y55         LUT2 (Prop_lut2_I0_O)        0.150    17.010 f  L_reg/i__carry_i_20__4/O
                         net (fo=2, routed)           0.585    17.596    L_reg/i__carry_i_20__4_n_0
    SLICE_X59Y55         LUT2 (Prop_lut2_I0_O)        0.353    17.949 f  L_reg/i__carry_i_12__2/O
                         net (fo=3, routed)           0.965    18.914    L_reg/i__carry_i_12__2_n_0
    SLICE_X59Y54         LUT2 (Prop_lut2_I1_O)        0.332    19.246 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.481    19.727    timerseg_driver/decimal_renderer/i__carry__0_i_13__3[0]
    SLICE_X58Y53         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    20.253 r  timerseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.253    timerseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X58Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.566 r  timerseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.882    21.447    L_reg/L_3a40fb7f_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X59Y54         LUT5 (Prop_lut5_I2_O)        0.306    21.753 f  L_reg/i__carry_i_24__2/O
                         net (fo=14, routed)          1.971    23.724    L_reg/D_registers_q_reg[6][2]_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I0_O)        0.124    23.848 f  L_reg/timerseg_OBUF[10]_inst_i_26/O
                         net (fo=1, routed)           0.967    24.815    L_reg/timerseg_OBUF[10]_inst_i_26_n_0
    SLICE_X61Y50         LUT4 (Prop_lut4_I3_O)        0.124    24.939 f  L_reg/timerseg_OBUF[10]_inst_i_9/O
                         net (fo=2, routed)           0.275    25.214    L_reg/timerseg_OBUF[10]_inst_i_9_n_0
    SLICE_X61Y50         LUT5 (Prop_lut5_I4_O)        0.124    25.338 r  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.797    26.135    L_reg/i__carry_i_12__1_n_0
    SLICE_X59Y50         LUT4 (Prop_lut4_I0_O)        0.124    26.259 r  L_reg/i__carry_i_6__3/O
                         net (fo=1, routed)           0.000    26.259    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_16_0[1]
    SLICE_X59Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.809 r  timerseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.809    timerseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__1/i__carry_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.923 r  timerseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.923    timerseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.236 f  timerseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.827    28.063    timerseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X60Y52         LUT4 (Prop_lut4_I2_O)        0.306    28.369 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           1.037    29.406    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35_n_0
    SLICE_X60Y51         LUT5 (Prop_lut5_I4_O)        0.124    29.530 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           0.511    30.041    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35_0
    SLICE_X61Y51         LUT6 (Prop_lut6_I5_O)        0.124    30.165 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.874    31.039    L_reg/timerseg_OBUF[9]_inst_i_1_1
    SLICE_X63Y51         LUT6 (Prop_lut6_I5_O)        0.124    31.163 f  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.030    32.193    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X62Y53         LUT3 (Prop_lut3_I1_O)        0.124    32.317 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.027    35.344    timerseg_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.547    38.891 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    38.891    timerseg[0]
    C6                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.598ns  (logic 10.671ns (31.760%)  route 22.927ns (68.240%))
  Logic Levels:           28  (CARRY4=6 LUT2=4 LUT3=2 LUT4=5 LUT5=4 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X47Y59         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y59         FDRE (Prop_fdre_C_Q)         0.419     5.556 r  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=19, routed)          1.635     7.191    L_reg/D_registers_q_reg[6][9]_0[0]
    SLICE_X57Y56         LUT3 (Prop_lut3_I2_O)        0.325     7.516 r  L_reg/L_3a40fb7f_remainder0__0_carry__1_i_9__0/O
                         net (fo=4, routed)           0.878     8.394    L_reg/L_3a40fb7f_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I5_O)        0.332     8.726 f  L_reg/L_3a40fb7f_remainder0__0_carry__1_i_8__1/O
                         net (fo=4, routed)           0.728     9.454    L_reg/L_3a40fb7f_remainder0__0_carry__1_i_8__1_n_0
    SLICE_X55Y55         LUT2 (Prop_lut2_I1_O)        0.124     9.578 r  L_reg/L_3a40fb7f_remainder0__0_carry__1_i_7__1/O
                         net (fo=3, routed)           0.688    10.266    L_reg/L_3a40fb7f_remainder0__0_carry__1_i_7__1_n_0
    SLICE_X55Y55         LUT6 (Prop_lut6_I5_O)        0.124    10.390 r  L_reg/L_3a40fb7f_remainder0__0_carry_i_10__1/O
                         net (fo=7, routed)           0.778    11.168    L_reg/L_3a40fb7f_remainder0__0_carry_i_10__1_n_0
    SLICE_X56Y54         LUT4 (Prop_lut4_I0_O)        0.124    11.292 r  L_reg/L_3a40fb7f_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.292    timerseg_driver/decimal_renderer/i__carry_i_6__5_0[1]
    SLICE_X56Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.935 r  timerseg_driver/decimal_renderer/L_3a40fb7f_remainder0__0_carry/O[3]
                         net (fo=8, routed)           1.544    13.479    L_reg/L_3a40fb7f_remainder0_3[3]
    SLICE_X60Y53         LUT3 (Prop_lut3_I0_O)        0.329    13.808 r  L_reg/i__carry__0_i_24__1/O
                         net (fo=9, routed)           1.160    14.968    L_reg/D_registers_q_reg[6][6]_3
    SLICE_X61Y55         LUT6 (Prop_lut6_I3_O)        0.328    15.296 f  L_reg/i__carry_i_16__4/O
                         net (fo=3, routed)           0.749    16.045    L_reg/i__carry_i_16__4_n_0
    SLICE_X60Y55         LUT5 (Prop_lut5_I4_O)        0.124    16.169 f  L_reg/i__carry_i_19__4/O
                         net (fo=3, routed)           0.691    16.860    L_reg/i__carry_i_19__4_n_0
    SLICE_X60Y55         LUT2 (Prop_lut2_I0_O)        0.150    17.010 f  L_reg/i__carry_i_20__4/O
                         net (fo=2, routed)           0.585    17.596    L_reg/i__carry_i_20__4_n_0
    SLICE_X59Y55         LUT2 (Prop_lut2_I0_O)        0.353    17.949 f  L_reg/i__carry_i_12__2/O
                         net (fo=3, routed)           0.965    18.914    L_reg/i__carry_i_12__2_n_0
    SLICE_X59Y54         LUT2 (Prop_lut2_I1_O)        0.332    19.246 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.481    19.727    timerseg_driver/decimal_renderer/i__carry__0_i_13__3[0]
    SLICE_X58Y53         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    20.253 r  timerseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.253    timerseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X58Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.566 r  timerseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.882    21.447    L_reg/L_3a40fb7f_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X59Y54         LUT5 (Prop_lut5_I2_O)        0.306    21.753 f  L_reg/i__carry_i_24__2/O
                         net (fo=14, routed)          1.971    23.724    L_reg/D_registers_q_reg[6][2]_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I0_O)        0.124    23.848 f  L_reg/timerseg_OBUF[10]_inst_i_26/O
                         net (fo=1, routed)           0.967    24.815    L_reg/timerseg_OBUF[10]_inst_i_26_n_0
    SLICE_X61Y50         LUT4 (Prop_lut4_I3_O)        0.124    24.939 f  L_reg/timerseg_OBUF[10]_inst_i_9/O
                         net (fo=2, routed)           0.275    25.214    L_reg/timerseg_OBUF[10]_inst_i_9_n_0
    SLICE_X61Y50         LUT5 (Prop_lut5_I4_O)        0.124    25.338 r  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.797    26.135    L_reg/i__carry_i_12__1_n_0
    SLICE_X59Y50         LUT4 (Prop_lut4_I0_O)        0.124    26.259 r  L_reg/i__carry_i_6__3/O
                         net (fo=1, routed)           0.000    26.259    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_16_0[1]
    SLICE_X59Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.809 r  timerseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.809    timerseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__1/i__carry_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.923 r  timerseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.923    timerseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.236 f  timerseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.827    28.063    timerseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X60Y52         LUT4 (Prop_lut4_I2_O)        0.306    28.369 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           1.037    29.406    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35_n_0
    SLICE_X60Y51         LUT5 (Prop_lut5_I4_O)        0.124    29.530 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           0.511    30.041    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35_0
    SLICE_X61Y51         LUT6 (Prop_lut6_I5_O)        0.124    30.165 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.874    31.039    L_reg/timerseg_OBUF[9]_inst_i_1_1
    SLICE_X63Y51         LUT6 (Prop_lut6_I5_O)        0.124    31.163 f  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.861    32.024    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X62Y53         LUT4 (Prop_lut4_I1_O)        0.124    32.148 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.044    35.191    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.544    38.735 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    38.735    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.279ns  (logic 10.942ns (32.880%)  route 22.337ns (67.120%))
  Logic Levels:           28  (CARRY4=6 LUT2=4 LUT3=2 LUT4=5 LUT5=4 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X47Y59         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y59         FDRE (Prop_fdre_C_Q)         0.419     5.556 r  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=19, routed)          1.635     7.191    L_reg/D_registers_q_reg[6][9]_0[0]
    SLICE_X57Y56         LUT3 (Prop_lut3_I2_O)        0.325     7.516 r  L_reg/L_3a40fb7f_remainder0__0_carry__1_i_9__0/O
                         net (fo=4, routed)           0.878     8.394    L_reg/L_3a40fb7f_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I5_O)        0.332     8.726 f  L_reg/L_3a40fb7f_remainder0__0_carry__1_i_8__1/O
                         net (fo=4, routed)           0.728     9.454    L_reg/L_3a40fb7f_remainder0__0_carry__1_i_8__1_n_0
    SLICE_X55Y55         LUT2 (Prop_lut2_I1_O)        0.124     9.578 r  L_reg/L_3a40fb7f_remainder0__0_carry__1_i_7__1/O
                         net (fo=3, routed)           0.688    10.266    L_reg/L_3a40fb7f_remainder0__0_carry__1_i_7__1_n_0
    SLICE_X55Y55         LUT6 (Prop_lut6_I5_O)        0.124    10.390 r  L_reg/L_3a40fb7f_remainder0__0_carry_i_10__1/O
                         net (fo=7, routed)           0.778    11.168    L_reg/L_3a40fb7f_remainder0__0_carry_i_10__1_n_0
    SLICE_X56Y54         LUT4 (Prop_lut4_I0_O)        0.124    11.292 r  L_reg/L_3a40fb7f_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.292    timerseg_driver/decimal_renderer/i__carry_i_6__5_0[1]
    SLICE_X56Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.935 r  timerseg_driver/decimal_renderer/L_3a40fb7f_remainder0__0_carry/O[3]
                         net (fo=8, routed)           1.544    13.479    L_reg/L_3a40fb7f_remainder0_3[3]
    SLICE_X60Y53         LUT3 (Prop_lut3_I0_O)        0.329    13.808 r  L_reg/i__carry__0_i_24__1/O
                         net (fo=9, routed)           1.160    14.968    L_reg/D_registers_q_reg[6][6]_3
    SLICE_X61Y55         LUT6 (Prop_lut6_I3_O)        0.328    15.296 f  L_reg/i__carry_i_16__4/O
                         net (fo=3, routed)           0.749    16.045    L_reg/i__carry_i_16__4_n_0
    SLICE_X60Y55         LUT5 (Prop_lut5_I4_O)        0.124    16.169 f  L_reg/i__carry_i_19__4/O
                         net (fo=3, routed)           0.691    16.860    L_reg/i__carry_i_19__4_n_0
    SLICE_X60Y55         LUT2 (Prop_lut2_I0_O)        0.150    17.010 f  L_reg/i__carry_i_20__4/O
                         net (fo=2, routed)           0.585    17.596    L_reg/i__carry_i_20__4_n_0
    SLICE_X59Y55         LUT2 (Prop_lut2_I0_O)        0.353    17.949 f  L_reg/i__carry_i_12__2/O
                         net (fo=3, routed)           0.965    18.914    L_reg/i__carry_i_12__2_n_0
    SLICE_X59Y54         LUT2 (Prop_lut2_I1_O)        0.332    19.246 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.481    19.727    timerseg_driver/decimal_renderer/i__carry__0_i_13__3[0]
    SLICE_X58Y53         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    20.253 r  timerseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.253    timerseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X58Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.566 r  timerseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.882    21.447    L_reg/L_3a40fb7f_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X59Y54         LUT5 (Prop_lut5_I2_O)        0.306    21.753 f  L_reg/i__carry_i_24__2/O
                         net (fo=14, routed)          1.971    23.724    L_reg/D_registers_q_reg[6][2]_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I0_O)        0.124    23.848 f  L_reg/timerseg_OBUF[10]_inst_i_26/O
                         net (fo=1, routed)           0.967    24.815    L_reg/timerseg_OBUF[10]_inst_i_26_n_0
    SLICE_X61Y50         LUT4 (Prop_lut4_I3_O)        0.124    24.939 f  L_reg/timerseg_OBUF[10]_inst_i_9/O
                         net (fo=2, routed)           0.275    25.214    L_reg/timerseg_OBUF[10]_inst_i_9_n_0
    SLICE_X61Y50         LUT5 (Prop_lut5_I4_O)        0.124    25.338 r  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.797    26.135    L_reg/i__carry_i_12__1_n_0
    SLICE_X59Y50         LUT4 (Prop_lut4_I0_O)        0.124    26.259 r  L_reg/i__carry_i_6__3/O
                         net (fo=1, routed)           0.000    26.259    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_16_0[1]
    SLICE_X59Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.809 r  timerseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.809    timerseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__1/i__carry_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.923 r  timerseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.923    timerseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.236 r  timerseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.827    28.063    timerseg_driver/decimal_renderer/L_3a40fb7f_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X60Y52         LUT4 (Prop_lut4_I2_O)        0.306    28.369 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           1.037    29.406    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35_n_0
    SLICE_X60Y51         LUT5 (Prop_lut5_I4_O)        0.124    29.530 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           0.511    30.041    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35_0
    SLICE_X61Y51         LUT6 (Prop_lut6_I5_O)        0.124    30.165 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.874    31.039    L_reg/timerseg_OBUF[9]_inst_i_1_1
    SLICE_X63Y51         LUT6 (Prop_lut6_I5_O)        0.124    31.163 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.828    31.991    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X62Y53         LUT4 (Prop_lut4_I1_O)        0.152    32.143 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.486    34.629    timerseg_OBUF[4]
    C4                   OBUF (Prop_obuf_I_O)         3.787    38.416 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    38.416    timerseg[4]
    C4                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.715ns  (logic 1.363ns (79.474%)  route 0.352ns (20.526%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.590     1.534    clk_IBUF_BUFG
    SLICE_X65Y62         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.352     2.027    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.249 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.249    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.804ns  (logic 1.367ns (75.768%)  route 0.437ns (24.232%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.590     1.534    clk_IBUF_BUFG
    SLICE_X65Y62         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.437     2.112    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.338 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.338    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.821ns  (logic 1.409ns (77.341%)  route 0.413ns (22.659%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.590     1.534    clk_IBUF_BUFG
    SLICE_X65Y62         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.128     1.662 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.413     2.074    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     3.355 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.355    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.839ns  (logic 1.404ns (76.371%)  route 0.434ns (23.629%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.590     1.534    clk_IBUF_BUFG
    SLICE_X65Y62         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.128     1.662 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.434     2.096    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     3.372 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.372    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.855ns  (logic 1.433ns (77.250%)  route 0.422ns (22.750%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.592     1.536    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y59         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDPE (Prop_fdpe_C_Q)         0.148     1.684 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.422     2.106    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.285     3.391 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.391    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_869433865[1].cond_butt_sel_desel/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.027ns  (logic 1.460ns (72.032%)  route 0.567ns (27.968%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.591     1.535    forLoop_idx_0_869433865[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X63Y60         FDRE                                         r  forLoop_idx_0_869433865[1].cond_butt_sel_desel/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  forLoop_idx_0_869433865[1].cond_butt_sel_desel/D_ctr_q_reg[9]/Q
                         net (fo=2, routed)           0.125     1.800    forLoop_idx_0_869433865[1].cond_butt_sel_desel/D_ctr_q_reg[9]
    SLICE_X62Y59         LUT4 (Prop_lut4_I0_O)        0.045     1.845 f  forLoop_idx_0_869433865[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.059     1.904    forLoop_idx_0_869433865[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_4_n_0
    SLICE_X62Y59         LUT6 (Prop_lut6_I2_O)        0.045     1.949 r  forLoop_idx_0_869433865[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=5, routed)           0.384     2.333    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.562 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.562    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.036ns  (logic 1.461ns (71.745%)  route 0.575ns (28.255%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.592     1.536    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X65Y57         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  cond_butt_next_play/D_ctr_q_reg[8]/Q
                         net (fo=2, routed)           0.099     1.776    cond_butt_next_play/D_ctr_q_reg[8]
    SLICE_X64Y57         LUT4 (Prop_lut4_I3_O)        0.045     1.821 f  cond_butt_next_play/io_led_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.110     1.932    cond_butt_next_play/io_led_OBUF[6]_inst_i_4_n_0
    SLICE_X64Y56         LUT6 (Prop_lut6_I2_O)        0.045     1.977 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           0.366     2.342    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.572 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.572    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mattop[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.075ns  (logic 1.373ns (66.154%)  route 0.702ns (33.846%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.558     1.502    display/clk_IBUF_BUFG
    SLICE_X45Y63         FDRE                                         r  display/D_rgb_data_0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  display/D_rgb_data_0_q_reg[0]/Q
                         net (fo=1, routed)           0.702     2.345    mattop_OBUF[0]
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.577 r  mattop_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.577    mattop[0]
    H4                                                                r  mattop[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.077ns  (logic 1.369ns (65.909%)  route 0.708ns (34.091%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.559     1.503    display/clk_IBUF_BUFG
    SLICE_X41Y61         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.708     2.352    matbot_OBUF[0]
    J4                   OBUF (Prop_obuf_I_O)         1.228     3.579 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.579    matbot[0]
    J4                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.154ns  (logic 1.386ns (64.337%)  route 0.768ns (35.663%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.560     1.504    display/clk_IBUF_BUFG
    SLICE_X41Y59         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y59         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           0.768     2.413    matbot_OBUF[2]
    H3                   OBUF (Prop_obuf_I_O)         1.245     3.657 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.657    matbot[2]
    H3                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.198ns  (logic 1.628ns (38.779%)  route 2.570ns (61.221%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.937     3.441    reset_cond/butt_reset_IBUF
    SLICE_X64Y59         LUT1 (Prop_lut1_I0_O)        0.124     3.565 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.633     4.198    reset_cond/M_reset_cond_in
    SLICE_X64Y59         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.507     4.911    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y59         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.198ns  (logic 1.628ns (38.779%)  route 2.570ns (61.221%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.937     3.441    reset_cond/butt_reset_IBUF
    SLICE_X64Y59         LUT1 (Prop_lut1_I0_O)        0.124     3.565 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.633     4.198    reset_cond/M_reset_cond_in
    SLICE_X64Y59         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.507     4.911    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y59         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.198ns  (logic 1.628ns (38.779%)  route 2.570ns (61.221%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.937     3.441    reset_cond/butt_reset_IBUF
    SLICE_X64Y59         LUT1 (Prop_lut1_I0_O)        0.124     3.565 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.633     4.198    reset_cond/M_reset_cond_in
    SLICE_X64Y59         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.507     4.911    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y59         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.198ns  (logic 1.628ns (38.779%)  route 2.570ns (61.221%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.937     3.441    reset_cond/butt_reset_IBUF
    SLICE_X64Y59         LUT1 (Prop_lut1_I0_O)        0.124     3.565 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.633     4.198    reset_cond/M_reset_cond_in
    SLICE_X64Y59         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.507     4.911    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y59         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.198ns  (logic 1.628ns (38.779%)  route 2.570ns (61.221%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.937     3.441    reset_cond/butt_reset_IBUF
    SLICE_X64Y59         LUT1 (Prop_lut1_I0_O)        0.124     3.565 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.633     4.198    reset_cond/M_reset_cond_in
    SLICE_X64Y59         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.507     4.911    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y59         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1494968725[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.989ns  (logic 1.617ns (40.543%)  route 2.372ns (59.457%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.372     3.865    forLoop_idx_0_1494968725[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X51Y65         LUT1 (Prop_lut1_I0_O)        0.124     3.989 r  forLoop_idx_0_1494968725[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     3.989    forLoop_idx_0_1494968725[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X51Y65         FDRE                                         r  forLoop_idx_0_1494968725[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.436     4.840    forLoop_idx_0_1494968725[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X51Y65         FDRE                                         r  forLoop_idx_0_1494968725[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1494968725[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.901ns  (logic 1.615ns (41.403%)  route 2.286ns (58.597%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.286     3.777    forLoop_idx_0_1494968725[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X56Y64         LUT1 (Prop_lut1_I0_O)        0.124     3.901 r  forLoop_idx_0_1494968725[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     3.901    forLoop_idx_0_1494968725[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X56Y64         FDRE                                         r  forLoop_idx_0_1494968725[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.438     4.842    forLoop_idx_0_1494968725[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y64         FDRE                                         r  forLoop_idx_0_1494968725[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1494968725[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.827ns  (logic 1.625ns (42.459%)  route 2.202ns (57.541%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.202     3.703    forLoop_idx_0_1494968725[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X62Y65         LUT1 (Prop_lut1_I0_O)        0.124     3.827 r  forLoop_idx_0_1494968725[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     3.827    forLoop_idx_0_1494968725[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X62Y65         FDRE                                         r  forLoop_idx_0_1494968725[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.503     4.907    forLoop_idx_0_1494968725[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X62Y65         FDRE                                         r  forLoop_idx_0_1494968725[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1494968725[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.508ns  (logic 1.619ns (46.140%)  route 1.890ns (53.860%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.890     3.384    forLoop_idx_0_1494968725[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X56Y64         LUT1 (Prop_lut1_I0_O)        0.124     3.508 r  forLoop_idx_0_1494968725[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     3.508    forLoop_idx_0_1494968725[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X56Y64         FDRE                                         r  forLoop_idx_0_1494968725[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.438     4.842    forLoop_idx_0_1494968725[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y64         FDRE                                         r  forLoop_idx_0_1494968725[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.254ns  (logic 1.622ns (49.868%)  route 1.631ns (50.132%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.631     3.130    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X62Y65         LUT1 (Prop_lut1_I0_O)        0.124     3.254 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     3.254    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X62Y65         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         1.503     4.907    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X62Y65         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_869433865[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.757ns  (logic 0.300ns (39.578%)  route 0.457ns (60.422%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.457     0.712    forLoop_idx_0_869433865[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X62Y65         LUT1 (Prop_lut1_I0_O)        0.045     0.757 r  forLoop_idx_0_869433865[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.757    forLoop_idx_0_869433865[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X62Y65         FDRE                                         r  forLoop_idx_0_869433865[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.857     2.047    forLoop_idx_0_869433865[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X62Y65         FDRE                                         r  forLoop_idx_0_869433865[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_869433865[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.907ns  (logic 0.307ns (33.866%)  route 0.600ns (66.134%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.600     0.862    forLoop_idx_0_869433865[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X62Y62         LUT1 (Prop_lut1_I0_O)        0.045     0.907 r  forLoop_idx_0_869433865[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.907    forLoop_idx_0_869433865[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X62Y62         FDRE                                         r  forLoop_idx_0_869433865[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.859     2.049    forLoop_idx_0_869433865[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X62Y62         FDRE                                         r  forLoop_idx_0_869433865[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.974ns  (logic 0.311ns (31.937%)  route 0.663ns (68.063%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.929    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X62Y65         LUT1 (Prop_lut1_I0_O)        0.045     0.974 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     0.974    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X62Y65         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.857     2.047    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X62Y65         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1494968725[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.102ns  (logic 0.307ns (27.895%)  route 0.795ns (72.105%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.795     1.057    forLoop_idx_0_1494968725[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X56Y64         LUT1 (Prop_lut1_I0_O)        0.045     1.102 r  forLoop_idx_0_1494968725[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.102    forLoop_idx_0_1494968725[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X56Y64         FDRE                                         r  forLoop_idx_0_1494968725[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.829     2.019    forLoop_idx_0_1494968725[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y64         FDRE                                         r  forLoop_idx_0_1494968725[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1494968725[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.180ns  (logic 0.313ns (26.553%)  route 0.867ns (73.447%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.867     1.135    forLoop_idx_0_1494968725[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X62Y65         LUT1 (Prop_lut1_I0_O)        0.045     1.180 r  forLoop_idx_0_1494968725[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.180    forLoop_idx_0_1494968725[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X62Y65         FDRE                                         r  forLoop_idx_0_1494968725[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.857     2.047    forLoop_idx_0_1494968725[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X62Y65         FDRE                                         r  forLoop_idx_0_1494968725[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1494968725[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.238ns  (logic 0.304ns (24.524%)  route 0.935ns (75.476%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.935     1.193    forLoop_idx_0_1494968725[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X56Y64         LUT1 (Prop_lut1_I0_O)        0.045     1.238 r  forLoop_idx_0_1494968725[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.238    forLoop_idx_0_1494968725[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X56Y64         FDRE                                         r  forLoop_idx_0_1494968725[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.829     2.019    forLoop_idx_0_1494968725[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y64         FDRE                                         r  forLoop_idx_0_1494968725[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.320ns  (logic 0.316ns (23.965%)  route 1.004ns (76.035%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.775     1.046    reset_cond/butt_reset_IBUF
    SLICE_X64Y59         LUT1 (Prop_lut1_I0_O)        0.045     1.091 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.229     1.320    reset_cond/M_reset_cond_in
    SLICE_X64Y59         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y59         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.320ns  (logic 0.316ns (23.965%)  route 1.004ns (76.035%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.775     1.046    reset_cond/butt_reset_IBUF
    SLICE_X64Y59         LUT1 (Prop_lut1_I0_O)        0.045     1.091 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.229     1.320    reset_cond/M_reset_cond_in
    SLICE_X64Y59         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y59         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.320ns  (logic 0.316ns (23.965%)  route 1.004ns (76.035%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.775     1.046    reset_cond/butt_reset_IBUF
    SLICE_X64Y59         LUT1 (Prop_lut1_I0_O)        0.045     1.091 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.229     1.320    reset_cond/M_reset_cond_in
    SLICE_X64Y59         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y59         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.320ns  (logic 0.316ns (23.965%)  route 1.004ns (76.035%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.775     1.046    reset_cond/butt_reset_IBUF
    SLICE_X64Y59         LUT1 (Prop_lut1_I0_O)        0.045     1.091 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.229     1.320    reset_cond/M_reset_cond_in
    SLICE_X64Y59         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=449, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y59         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C





