--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml m.twx m.ncd -o m.twr m.pcf -ucf initialize.ucf

Design file:              m.ncd
Physical constraint file: m.pcf
Device,package,speed:     xc3s400,tq144,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
DATA_CLK    |   11.101(R)|   -0.936(R)|clk_BUFGP         |   0.000|
DATA_IN<0>  |    8.470(R)|   -0.531(R)|clk_BUFGP         |   0.000|
DATA_IN<1>  |    8.237(R)|   -0.513(R)|clk_BUFGP         |   0.000|
DATA_IN<2>  |    7.363(R)|   -0.731(R)|clk_BUFGP         |   0.000|
DATA_IN<3>  |    7.609(R)|   -1.241(R)|clk_BUFGP         |   0.000|
DATA_IN<4>  |    7.237(R)|   -1.140(R)|clk_BUFGP         |   0.000|
DATA_IN<5>  |    7.344(R)|   -1.252(R)|clk_BUFGP         |   0.000|
DATA_IN<6>  |    7.447(R)|   -0.922(R)|clk_BUFGP         |   0.000|
HALL11      |    3.363(R)|    0.411(R)|clk_BUFGP         |   0.000|
HALL12      |    4.971(R)|   -0.592(R)|clk_BUFGP         |   0.000|
HALL13      |    2.406(R)|    0.890(R)|clk_BUFGP         |   0.000|
HALL14      |    2.875(R)|    0.124(R)|clk_BUFGP         |   0.000|
HALL21      |    1.322(R)|    0.491(R)|clk_BUFGP         |   0.000|
HALL22      |    3.799(R)|   -0.358(R)|clk_BUFGP         |   0.000|
HALL23      |    0.736(R)|    1.204(R)|clk_BUFGP         |   0.000|
HALL24      |    2.006(R)|   -0.073(R)|clk_BUFGP         |   0.000|
HALL31      |    0.733(R)|    0.889(R)|clk_BUFGP         |   0.000|
HALL32      |    1.403(R)|    0.353(R)|clk_BUFGP         |   0.000|
HALL33      |    0.985(R)|    0.687(R)|clk_BUFGP         |   0.000|
HALL34      |    1.308(R)|    0.423(R)|clk_BUFGP         |   0.000|
TXE         |    3.228(R)|   -0.846(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
DATA_OUT<0> |   10.456(R)|clk_BUFGP         |   0.000|
DATA_OUT<1> |   10.022(R)|clk_BUFGP         |   0.000|
DATA_OUT<2> |   10.831(R)|clk_BUFGP         |   0.000|
DATA_OUT<3> |   10.634(R)|clk_BUFGP         |   0.000|
DATA_OUT<4> |   10.699(R)|clk_BUFGP         |   0.000|
DATA_OUT<5> |   10.463(R)|clk_BUFGP         |   0.000|
DATA_OUT<6> |    9.812(R)|clk_BUFGP         |   0.000|
DATA_USB<4> |    9.929(R)|clk_BUFGP         |   0.000|
DATA_USB<5> |    8.436(R)|clk_BUFGP         |   0.000|
DATA_USB<6> |    9.548(R)|clk_BUFGP         |   0.000|
DATA_USB<7> |    9.229(R)|clk_BUFGP         |   0.000|
HALL_OUT    |    8.454(R)|clk_BUFGP         |   0.000|
LED<1>      |   14.249(R)|clk_BUFGP         |   0.000|
LED<2>      |   14.140(R)|clk_BUFGP         |   0.000|
LED<3>      |   13.456(R)|clk_BUFGP         |   0.000|
M1n1        |   11.427(R)|clk_BUFGP         |   0.000|
M1n2        |   11.810(R)|clk_BUFGP         |   0.000|
M1n3        |   11.705(R)|clk_BUFGP         |   0.000|
M1n4        |   11.342(R)|clk_BUFGP         |   0.000|
M1p1        |   10.531(R)|clk_BUFGP         |   0.000|
M1p2        |   11.096(R)|clk_BUFGP         |   0.000|
M1p3        |   11.086(R)|clk_BUFGP         |   0.000|
M1p4        |   10.974(R)|clk_BUFGP         |   0.000|
M2n1        |   10.862(R)|clk_BUFGP         |   0.000|
M2n2        |   12.267(R)|clk_BUFGP         |   0.000|
M2n3        |   11.122(R)|clk_BUFGP         |   0.000|
M2n4        |   11.578(R)|clk_BUFGP         |   0.000|
M2p1        |   11.046(R)|clk_BUFGP         |   0.000|
M2p2        |   11.057(R)|clk_BUFGP         |   0.000|
M2p3        |   10.826(R)|clk_BUFGP         |   0.000|
M2p4        |   11.197(R)|clk_BUFGP         |   0.000|
M3n1        |   11.104(R)|clk_BUFGP         |   0.000|
M3n2        |   11.331(R)|clk_BUFGP         |   0.000|
M3n3        |   11.317(R)|clk_BUFGP         |   0.000|
M3n4        |   11.545(R)|clk_BUFGP         |   0.000|
M3p1        |   10.904(R)|clk_BUFGP         |   0.000|
M3p2        |   10.269(R)|clk_BUFGP         |   0.000|
M3p3        |   10.306(R)|clk_BUFGP         |   0.000|
M3p4        |   11.127(R)|clk_BUFGP         |   0.000|
USB_WR      |    9.263(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   27.704|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
TEST_KEY<0>    |LED<1>         |   12.672|
TEST_KEY<0>    |LED<2>         |   12.875|
TEST_KEY<0>    |LED<3>         |   11.929|
TEST_KEY<1>    |LED<1>         |   11.996|
TEST_KEY<1>    |LED<2>         |   12.879|
TEST_KEY<1>    |LED<3>         |   11.501|
---------------+---------------+---------+


Analysis completed Thu Feb 25 11:06:17 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 189 MB



