{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652188620763 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652188620763 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 10 18:47:00 2022 " "Processing started: Tue May 10 18:47:00 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652188620763 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188620763 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EE309_Project1 -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off EE309_Project1 -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188620763 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652188621040 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652188621040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/DUT.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188631220 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/DUT.vhdl" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188631220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i_mem.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file i_mem.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i_mem-beh " "Found design unit 1: i_mem-beh" {  } { { "i_mem.vhdl" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/i_mem.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188631221 ""} { "Info" "ISGN_ENTITY_NAME" "1 i_mem " "Found entity 1: i_mem" {  } { { "i_mem.vhdl" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/i_mem.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188631221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_mem-beh " "Found design unit 1: d_mem-beh" {  } { { "d_mem.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/d_mem.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188631222 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_mem " "Found entity 1: d_mem" {  } { { "d_mem.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/d_mem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188631222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Temp2-beh " "Found design unit 1: Temp2-beh" {  } { { "T2.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/T2.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188631224 ""} { "Info" "ISGN_ENTITY_NAME" "1 Temp2 " "Found entity 1: Temp2" {  } { { "T2.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/T2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188631224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Temp1-beh " "Found design unit 1: Temp1-beh" {  } { { "T1.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/T1.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188631226 ""} { "Info" "ISGN_ENTITY_NAME" "1 Temp1 " "Found entity 1: Temp1" {  } { { "T1.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/T1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188631226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Temp0-beh " "Found design unit 1: Temp0-beh" {  } { { "T0.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/T0.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188631227 ""} { "Info" "ISGN_ENTITY_NAME" "1 Temp0 " "Found entity 1: Temp0" {  } { { "T0.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/T0.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188631227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file se10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SE10-se " "Found design unit 1: SE10-se" {  } { { "SE10.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/SE10.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188631228 ""} { "Info" "ISGN_ENTITY_NAME" "1 SE10 " "Found entity 1: SE10" {  } { { "SE10.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/SE10.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188631228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file se7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SE7-se " "Found design unit 1: SE7-se" {  } { { "SE7.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/SE7.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188631229 ""} { "Info" "ISGN_ENTITY_NAME" "1 SE7 " "Found entity 1: SE7" {  } { { "SE7.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/SE7.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188631229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-beh " "Found design unit 1: PC-beh" {  } { { "PC.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/PC.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188631231 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/PC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188631231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-beh " "Found design unit 1: IR-beh" {  } { { "IR.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/IR.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188631232 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/IR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188631232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D3-beh " "Found design unit 1: D3-beh" {  } { { "D3.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/D3.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188631233 ""} { "Info" "ISGN_ENTITY_NAME" "1 D3 " "Found entity 1: D3" {  } { { "D3.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/D3.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188631233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file a2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 A2-beh " "Found design unit 1: A2-beh" {  } { { "A2.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/A2.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188631234 ""} { "Info" "ISGN_ENTITY_NAME" "1 A2 " "Found entity 1: A2" {  } { { "A2.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/A2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188631234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file a1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 A1-beh " "Found design unit 1: A1-beh" {  } { { "A1.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/A1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188631235 ""} { "Info" "ISGN_ENTITY_NAME" "1 A1 " "Found entity 1: A1" {  } { { "A1.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/A1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188631235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file a3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 A3-beh " "Found design unit 1: A3-beh" {  } { { "A3.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/A3.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188631236 ""} { "Info" "ISGN_ENTITY_NAME" "1 A3 " "Found entity 1: A3" {  } { { "A3.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/A3.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188631236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_16-beh " "Found design unit 1: register_16-beh" {  } { { "register_16.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/register_16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188631237 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_16 " "Found entity 1: register_16" {  } { { "register_16.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/register_16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188631237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-beh " "Found design unit 1: register_file-beh" {  } { { "register_file.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/register_file.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188631239 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/register_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188631239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-func " "Found design unit 1: alu-func" {  } { { "alu.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/alu.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188631241 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/alu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188631241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter-shift " "Found design unit 1: shifter-shift" {  } { { "shifter.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/shifter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188631242 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/shifter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188631242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sign_extend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extend-se " "Found design unit 1: sign_extend-se" {  } { { "sign_extend.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/sign_extend.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188631244 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "sign_extend.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/sign_extend.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188631244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-beh " "Found design unit 1: memory-beh" {  } { { "memory.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/memory.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188631245 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188631245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count.vhd 2 1 " "Found 2 design units, including 1 entities, in source file count.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count-beh " "Found design unit 1: count-beh" {  } { { "count.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/count.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188631246 ""} { "Info" "ISGN_ENTITY_NAME" "1 count " "Found entity 1: count" {  } { { "count.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/count.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188631246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm_controller-state_machine " "Found design unit 1: fsm_controller-state_machine" {  } { { "fsm_controller.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/fsm_controller.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188631248 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm_controller " "Found entity 1: fsm_controller" {  } { { "fsm_controller.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/fsm_controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188631248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-struct " "Found design unit 1: datapath-struct" {  } { { "datapath.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/datapath.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188631250 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188631250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iitb_risc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file iitb_risc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IITB_RISC-f " "Found design unit 1: IITB_RISC-f" {  } { { "IITB_RISC.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/IITB_RISC.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188631251 ""} { "Info" "ISGN_ENTITY_NAME" "1 IITB_RISC " "Found entity 1: IITB_RISC" {  } { { "IITB_RISC.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/IITB_RISC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652188631251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631251 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652188631287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IITB_RISC IITB_RISC:add_instance " "Elaborating entity \"IITB_RISC\" for hierarchy \"IITB_RISC:add_instance\"" {  } { { "DUT.vhdl" "add_instance" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/DUT.vhdl" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652188631289 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dummy_output IITB_RISC.vhd(8) " "VHDL Signal Declaration warning at IITB_RISC.vhd(8): used implicit default value for signal \"dummy_output\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "IITB_RISC.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/IITB_RISC.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652188631290 "|DUT|IITB_RISC:add_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath IITB_RISC:add_instance\|datapath:datapath1 " "Elaborating entity \"datapath\" for hierarchy \"IITB_RISC:add_instance\|datapath:datapath1\"" {  } { { "IITB_RISC.vhd" "datapath1" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/IITB_RISC.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652188631298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file IITB_RISC:add_instance\|datapath:datapath1\|register_file:RF " "Elaborating entity \"register_file\" for hierarchy \"IITB_RISC:add_instance\|datapath:datapath1\|register_file:RF\"" {  } { { "datapath.vhd" "RF" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/datapath.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652188631321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "register_16 IITB_RISC:add_instance\|datapath:datapath1\|register_file:RF\|register_16:\\map_registers:0:reg A:beh " "Elaborating entity \"register_16\" using architecture \"A:beh\" for hierarchy \"IITB_RISC:add_instance\|datapath:datapath1\|register_file:RF\|register_16:\\map_registers:0:reg\"" {  } { { "register_file.vhd" "\\map_registers:0:reg" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/register_file.vhd" 28 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652188631335 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "write_signal register_16.vhd(17) " "VHDL Process Statement warning at register_16.vhd(17): signal \"write_signal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "register_16.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/register_16.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652188631336 "|IITB_RISC|datapath:datapath|register_file:RF|register_16:\map_registers:0:reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "A3 IITB_RISC:add_instance\|datapath:datapath1\|A3:A3 " "Elaborating entity \"A3\" for hierarchy \"IITB_RISC:add_instance\|datapath:datapath1\|A3:A3\"" {  } { { "datapath.vhd" "A3" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/datapath.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652188631338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "A2 IITB_RISC:add_instance\|datapath:datapath1\|A2:A2 " "Elaborating entity \"A2\" for hierarchy \"IITB_RISC:add_instance\|datapath:datapath1\|A2:A2\"" {  } { { "datapath.vhd" "A2" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/datapath.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652188631339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "A1 IITB_RISC:add_instance\|datapath:datapath1\|A1:A1 " "Elaborating entity \"A1\" for hierarchy \"IITB_RISC:add_instance\|datapath:datapath1\|A1:A1\"" {  } { { "datapath.vhd" "A1" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/datapath.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652188631340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D3 IITB_RISC:add_instance\|datapath:datapath1\|D3:D3 " "Elaborating entity \"D3\" for hierarchy \"IITB_RISC:add_instance\|datapath:datapath1\|D3:D3\"" {  } { { "datapath.vhd" "D3" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/datapath.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652188631341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter IITB_RISC:add_instance\|datapath:datapath1\|shifter:shifter " "Elaborating entity \"shifter\" for hierarchy \"IITB_RISC:add_instance\|datapath:datapath1\|shifter:shifter\"" {  } { { "datapath.vhd" "shifter" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/datapath.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652188631343 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode shifter.vhd(43) " "VHDL Process Statement warning at shifter.vhd(43): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "shifter.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/shifter.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652188631344 "|IITB_RISC|datapath:datapath|shifter:shifter"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B shifter.vhd(39) " "VHDL Process Statement warning at shifter.vhd(39): inferring latch(es) for signal or variable \"B\", which holds its previous value in one or more paths through the process" {  } { { "shifter.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/shifter.vhd" 39 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652188631344 "|IITB_RISC|datapath:datapath|shifter:shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[0\] shifter.vhd(39) " "Inferred latch for \"B\[0\]\" at shifter.vhd(39)" {  } { { "shifter.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/shifter.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631344 "|IITB_RISC|datapath:datapath|shifter:shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[1\] shifter.vhd(39) " "Inferred latch for \"B\[1\]\" at shifter.vhd(39)" {  } { { "shifter.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/shifter.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631344 "|IITB_RISC|datapath:datapath|shifter:shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[2\] shifter.vhd(39) " "Inferred latch for \"B\[2\]\" at shifter.vhd(39)" {  } { { "shifter.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/shifter.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631344 "|IITB_RISC|datapath:datapath|shifter:shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[3\] shifter.vhd(39) " "Inferred latch for \"B\[3\]\" at shifter.vhd(39)" {  } { { "shifter.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/shifter.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631344 "|IITB_RISC|datapath:datapath|shifter:shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[4\] shifter.vhd(39) " "Inferred latch for \"B\[4\]\" at shifter.vhd(39)" {  } { { "shifter.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/shifter.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631345 "|IITB_RISC|datapath:datapath|shifter:shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[5\] shifter.vhd(39) " "Inferred latch for \"B\[5\]\" at shifter.vhd(39)" {  } { { "shifter.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/shifter.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631345 "|IITB_RISC|datapath:datapath|shifter:shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[6\] shifter.vhd(39) " "Inferred latch for \"B\[6\]\" at shifter.vhd(39)" {  } { { "shifter.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/shifter.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631345 "|IITB_RISC|datapath:datapath|shifter:shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[7\] shifter.vhd(39) " "Inferred latch for \"B\[7\]\" at shifter.vhd(39)" {  } { { "shifter.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/shifter.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631345 "|IITB_RISC|datapath:datapath|shifter:shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[8\] shifter.vhd(39) " "Inferred latch for \"B\[8\]\" at shifter.vhd(39)" {  } { { "shifter.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/shifter.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631345 "|IITB_RISC|datapath:datapath|shifter:shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[9\] shifter.vhd(39) " "Inferred latch for \"B\[9\]\" at shifter.vhd(39)" {  } { { "shifter.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/shifter.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631345 "|IITB_RISC|datapath:datapath|shifter:shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[10\] shifter.vhd(39) " "Inferred latch for \"B\[10\]\" at shifter.vhd(39)" {  } { { "shifter.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/shifter.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631345 "|IITB_RISC|datapath:datapath|shifter:shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[11\] shifter.vhd(39) " "Inferred latch for \"B\[11\]\" at shifter.vhd(39)" {  } { { "shifter.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/shifter.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631345 "|IITB_RISC|datapath:datapath|shifter:shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[12\] shifter.vhd(39) " "Inferred latch for \"B\[12\]\" at shifter.vhd(39)" {  } { { "shifter.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/shifter.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631345 "|IITB_RISC|datapath:datapath|shifter:shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[13\] shifter.vhd(39) " "Inferred latch for \"B\[13\]\" at shifter.vhd(39)" {  } { { "shifter.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/shifter.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631345 "|IITB_RISC|datapath:datapath|shifter:shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[14\] shifter.vhd(39) " "Inferred latch for \"B\[14\]\" at shifter.vhd(39)" {  } { { "shifter.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/shifter.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631345 "|IITB_RISC|datapath:datapath|shifter:shifter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[15\] shifter.vhd(39) " "Inferred latch for \"B\[15\]\" at shifter.vhd(39)" {  } { { "shifter.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/shifter.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631345 "|IITB_RISC|datapath:datapath|shifter:shifter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Temp0 IITB_RISC:add_instance\|datapath:datapath1\|Temp0:T0 " "Elaborating entity \"Temp0\" for hierarchy \"IITB_RISC:add_instance\|datapath:datapath1\|Temp0:T0\"" {  } { { "datapath.vhd" "T0" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/datapath.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652188631346 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Mem_D T0.vhd(41) " "VHDL Process Statement warning at T0.vhd(41): signal \"Mem_D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "T0.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/T0.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652188631346 "|DUT|IITB_RISC:add_instance|datapath:datapath|Temp0:T0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Temp1 IITB_RISC:add_instance\|datapath:datapath1\|Temp1:T1 " "Elaborating entity \"Temp1\" for hierarchy \"IITB_RISC:add_instance\|datapath:datapath1\|Temp1:T1\"" {  } { { "datapath.vhd" "T1" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/datapath.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652188631347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Temp2 IITB_RISC:add_instance\|datapath:datapath1\|Temp2:T2 " "Elaborating entity \"Temp2\" for hierarchy \"IITB_RISC:add_instance\|datapath:datapath1\|Temp2:T2\"" {  } { { "datapath.vhd" "T2" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/datapath.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652188631349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_mem IITB_RISC:add_instance\|datapath:datapath1\|d_mem:DMem " "Elaborating entity \"d_mem\" for hierarchy \"IITB_RISC:add_instance\|datapath:datapath1\|d_mem:DMem\"" {  } { { "datapath.vhd" "DMem" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/datapath.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652188631350 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state d_mem.vhd(26) " "VHDL Process Statement warning at d_mem.vhd(26): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "d_mem.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/d_mem.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652188631352 "|IITB_RISC|datapath:datapath|d_mem:DMem"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RAM d_mem.vhd(28) " "VHDL Process Statement warning at d_mem.vhd(28): signal \"RAM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "d_mem.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/d_mem.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652188631352 "|IITB_RISC|datapath:datapath|d_mem:DMem"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Addr d_mem.vhd(28) " "VHDL Process Statement warning at d_mem.vhd(28): signal \"Addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "d_mem.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/d_mem.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652188631352 "|IITB_RISC|datapath:datapath|d_mem:DMem"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Dout d_mem.vhd(24) " "VHDL Process Statement warning at d_mem.vhd(24): inferring latch(es) for signal or variable \"Dout\", which holds its previous value in one or more paths through the process" {  } { { "d_mem.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/d_mem.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652188631352 "|IITB_RISC|datapath:datapath|d_mem:DMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[0\] d_mem.vhd(24) " "Inferred latch for \"Dout\[0\]\" at d_mem.vhd(24)" {  } { { "d_mem.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/d_mem.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631353 "|IITB_RISC|datapath:datapath|d_mem:DMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[1\] d_mem.vhd(24) " "Inferred latch for \"Dout\[1\]\" at d_mem.vhd(24)" {  } { { "d_mem.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/d_mem.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631353 "|IITB_RISC|datapath:datapath|d_mem:DMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[2\] d_mem.vhd(24) " "Inferred latch for \"Dout\[2\]\" at d_mem.vhd(24)" {  } { { "d_mem.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/d_mem.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631353 "|IITB_RISC|datapath:datapath|d_mem:DMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[3\] d_mem.vhd(24) " "Inferred latch for \"Dout\[3\]\" at d_mem.vhd(24)" {  } { { "d_mem.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/d_mem.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631353 "|IITB_RISC|datapath:datapath|d_mem:DMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[4\] d_mem.vhd(24) " "Inferred latch for \"Dout\[4\]\" at d_mem.vhd(24)" {  } { { "d_mem.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/d_mem.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631353 "|IITB_RISC|datapath:datapath|d_mem:DMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[5\] d_mem.vhd(24) " "Inferred latch for \"Dout\[5\]\" at d_mem.vhd(24)" {  } { { "d_mem.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/d_mem.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631353 "|IITB_RISC|datapath:datapath|d_mem:DMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[6\] d_mem.vhd(24) " "Inferred latch for \"Dout\[6\]\" at d_mem.vhd(24)" {  } { { "d_mem.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/d_mem.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631353 "|IITB_RISC|datapath:datapath|d_mem:DMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[7\] d_mem.vhd(24) " "Inferred latch for \"Dout\[7\]\" at d_mem.vhd(24)" {  } { { "d_mem.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/d_mem.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631353 "|IITB_RISC|datapath:datapath|d_mem:DMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[8\] d_mem.vhd(24) " "Inferred latch for \"Dout\[8\]\" at d_mem.vhd(24)" {  } { { "d_mem.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/d_mem.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631353 "|IITB_RISC|datapath:datapath|d_mem:DMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[9\] d_mem.vhd(24) " "Inferred latch for \"Dout\[9\]\" at d_mem.vhd(24)" {  } { { "d_mem.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/d_mem.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631353 "|IITB_RISC|datapath:datapath|d_mem:DMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[10\] d_mem.vhd(24) " "Inferred latch for \"Dout\[10\]\" at d_mem.vhd(24)" {  } { { "d_mem.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/d_mem.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631353 "|IITB_RISC|datapath:datapath|d_mem:DMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[11\] d_mem.vhd(24) " "Inferred latch for \"Dout\[11\]\" at d_mem.vhd(24)" {  } { { "d_mem.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/d_mem.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631353 "|IITB_RISC|datapath:datapath|d_mem:DMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[12\] d_mem.vhd(24) " "Inferred latch for \"Dout\[12\]\" at d_mem.vhd(24)" {  } { { "d_mem.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/d_mem.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631353 "|IITB_RISC|datapath:datapath|d_mem:DMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[13\] d_mem.vhd(24) " "Inferred latch for \"Dout\[13\]\" at d_mem.vhd(24)" {  } { { "d_mem.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/d_mem.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631353 "|IITB_RISC|datapath:datapath|d_mem:DMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[14\] d_mem.vhd(24) " "Inferred latch for \"Dout\[14\]\" at d_mem.vhd(24)" {  } { { "d_mem.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/d_mem.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631353 "|IITB_RISC|datapath:datapath|d_mem:DMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[15\] d_mem.vhd(24) " "Inferred latch for \"Dout\[15\]\" at d_mem.vhd(24)" {  } { { "d_mem.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/d_mem.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631353 "|IITB_RISC|datapath:datapath|d_mem:DMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_mem IITB_RISC:add_instance\|datapath:datapath1\|i_mem:IMem " "Elaborating entity \"i_mem\" for hierarchy \"IITB_RISC:add_instance\|datapath:datapath1\|i_mem:IMem\"" {  } { { "datapath.vhd" "IMem" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/datapath.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652188631353 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state i_mem.vhdl(28) " "VHDL Process Statement warning at i_mem.vhdl(28): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "i_mem.vhdl" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/i_mem.vhdl" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652188631354 "|DUT|IITB_RISC:add_instance|datapath:datapath|i_mem:IMem"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RAM i_mem.vhdl(29) " "VHDL Process Statement warning at i_mem.vhdl(29): signal \"RAM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "i_mem.vhdl" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/i_mem.vhdl" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652188631354 "|DUT|IITB_RISC:add_instance|datapath:datapath|i_mem:IMem"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Addr i_mem.vhdl(29) " "VHDL Process Statement warning at i_mem.vhdl(29): signal \"Addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "i_mem.vhdl" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/i_mem.vhdl" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652188631354 "|DUT|IITB_RISC:add_instance|datapath:datapath|i_mem:IMem"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Dout i_mem.vhdl(26) " "VHDL Process Statement warning at i_mem.vhdl(26): inferring latch(es) for signal or variable \"Dout\", which holds its previous value in one or more paths through the process" {  } { { "i_mem.vhdl" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/i_mem.vhdl" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652188631354 "|DUT|IITB_RISC:add_instance|datapath:datapath|i_mem:IMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[0\] i_mem.vhdl(26) " "Inferred latch for \"Dout\[0\]\" at i_mem.vhdl(26)" {  } { { "i_mem.vhdl" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/i_mem.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631354 "|DUT|IITB_RISC:add_instance|datapath:datapath|i_mem:IMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[1\] i_mem.vhdl(26) " "Inferred latch for \"Dout\[1\]\" at i_mem.vhdl(26)" {  } { { "i_mem.vhdl" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/i_mem.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631354 "|DUT|IITB_RISC:add_instance|datapath:datapath|i_mem:IMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[2\] i_mem.vhdl(26) " "Inferred latch for \"Dout\[2\]\" at i_mem.vhdl(26)" {  } { { "i_mem.vhdl" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/i_mem.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631354 "|DUT|IITB_RISC:add_instance|datapath:datapath|i_mem:IMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[3\] i_mem.vhdl(26) " "Inferred latch for \"Dout\[3\]\" at i_mem.vhdl(26)" {  } { { "i_mem.vhdl" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/i_mem.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631354 "|DUT|IITB_RISC:add_instance|datapath:datapath|i_mem:IMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[4\] i_mem.vhdl(26) " "Inferred latch for \"Dout\[4\]\" at i_mem.vhdl(26)" {  } { { "i_mem.vhdl" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/i_mem.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631354 "|DUT|IITB_RISC:add_instance|datapath:datapath|i_mem:IMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[5\] i_mem.vhdl(26) " "Inferred latch for \"Dout\[5\]\" at i_mem.vhdl(26)" {  } { { "i_mem.vhdl" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/i_mem.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631354 "|DUT|IITB_RISC:add_instance|datapath:datapath|i_mem:IMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[6\] i_mem.vhdl(26) " "Inferred latch for \"Dout\[6\]\" at i_mem.vhdl(26)" {  } { { "i_mem.vhdl" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/i_mem.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631354 "|DUT|IITB_RISC:add_instance|datapath:datapath|i_mem:IMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[7\] i_mem.vhdl(26) " "Inferred latch for \"Dout\[7\]\" at i_mem.vhdl(26)" {  } { { "i_mem.vhdl" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/i_mem.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631354 "|DUT|IITB_RISC:add_instance|datapath:datapath|i_mem:IMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[8\] i_mem.vhdl(26) " "Inferred latch for \"Dout\[8\]\" at i_mem.vhdl(26)" {  } { { "i_mem.vhdl" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/i_mem.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631354 "|DUT|IITB_RISC:add_instance|datapath:datapath|i_mem:IMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[9\] i_mem.vhdl(26) " "Inferred latch for \"Dout\[9\]\" at i_mem.vhdl(26)" {  } { { "i_mem.vhdl" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/i_mem.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631354 "|DUT|IITB_RISC:add_instance|datapath:datapath|i_mem:IMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[10\] i_mem.vhdl(26) " "Inferred latch for \"Dout\[10\]\" at i_mem.vhdl(26)" {  } { { "i_mem.vhdl" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/i_mem.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631354 "|DUT|IITB_RISC:add_instance|datapath:datapath|i_mem:IMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[11\] i_mem.vhdl(26) " "Inferred latch for \"Dout\[11\]\" at i_mem.vhdl(26)" {  } { { "i_mem.vhdl" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/i_mem.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631354 "|DUT|IITB_RISC:add_instance|datapath:datapath|i_mem:IMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[12\] i_mem.vhdl(26) " "Inferred latch for \"Dout\[12\]\" at i_mem.vhdl(26)" {  } { { "i_mem.vhdl" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/i_mem.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631355 "|DUT|IITB_RISC:add_instance|datapath:datapath|i_mem:IMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[13\] i_mem.vhdl(26) " "Inferred latch for \"Dout\[13\]\" at i_mem.vhdl(26)" {  } { { "i_mem.vhdl" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/i_mem.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631355 "|DUT|IITB_RISC:add_instance|datapath:datapath|i_mem:IMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[14\] i_mem.vhdl(26) " "Inferred latch for \"Dout\[14\]\" at i_mem.vhdl(26)" {  } { { "i_mem.vhdl" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/i_mem.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631355 "|DUT|IITB_RISC:add_instance|datapath:datapath|i_mem:IMem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[15\] i_mem.vhdl(26) " "Inferred latch for \"Dout\[15\]\" at i_mem.vhdl(26)" {  } { { "i_mem.vhdl" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/i_mem.vhdl" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631355 "|DUT|IITB_RISC:add_instance|datapath:datapath|i_mem:IMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu IITB_RISC:add_instance\|datapath:datapath1\|alu:ALU " "Elaborating entity \"alu\" for hierarchy \"IITB_RISC:add_instance\|datapath:datapath1\|alu:ALU\"" {  } { { "datapath.vhd" "ALU" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/datapath.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652188631355 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t0_out alu.vhd(116) " "VHDL Process Statement warning at alu.vhd(116): signal \"t0_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/alu.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652188631358 "|DUT|IITB_RISC:add_instance|datapath:datapath|alu:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pc_out alu.vhd(120) " "VHDL Process Statement warning at alu.vhd(120): signal \"pc_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/alu.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652188631358 "|DUT|IITB_RISC:add_instance|datapath:datapath|alu:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t1_out alu.vhd(124) " "VHDL Process Statement warning at alu.vhd(124): signal \"t1_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/alu.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652188631358 "|DUT|IITB_RISC:add_instance|datapath:datapath|alu:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t2_out alu.vhd(125) " "VHDL Process Statement warning at alu.vhd(125): signal \"t2_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/alu.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652188631358 "|DUT|IITB_RISC:add_instance|datapath:datapath|alu:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t1_out alu.vhd(129) " "VHDL Process Statement warning at alu.vhd(129): signal \"t1_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/alu.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652188631358 "|DUT|IITB_RISC:add_instance|datapath:datapath|alu:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t2_out alu.vhd(130) " "VHDL Process Statement warning at alu.vhd(130): signal \"t2_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/alu.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652188631358 "|DUT|IITB_RISC:add_instance|datapath:datapath|alu:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t0_out alu.vhd(134) " "VHDL Process Statement warning at alu.vhd(134): signal \"t0_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/alu.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652188631358 "|DUT|IITB_RISC:add_instance|datapath:datapath|alu:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t2_out alu.vhd(135) " "VHDL Process Statement warning at alu.vhd(135): signal \"t2_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/alu.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652188631358 "|DUT|IITB_RISC:add_instance|datapath:datapath|alu:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t1_out alu.vhd(139) " "VHDL Process Statement warning at alu.vhd(139): signal \"t1_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/alu.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652188631358 "|DUT|IITB_RISC:add_instance|datapath:datapath|alu:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t0_out alu.vhd(142) " "VHDL Process Statement warning at alu.vhd(142): signal \"t0_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/alu.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652188631358 "|DUT|IITB_RISC:add_instance|datapath:datapath|alu:ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_b alu.vhd(111) " "VHDL Process Statement warning at alu.vhd(111): inferring latch(es) for signal or variable \"alu_b\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/alu.vhd" 111 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652188631358 "|DUT|IITB_RISC:add_instance|datapath:datapath|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[0\] alu.vhd(111) " "Inferred latch for \"alu_b\[0\]\" at alu.vhd(111)" {  } { { "alu.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/alu.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631358 "|DUT|IITB_RISC:add_instance|datapath:datapath|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[1\] alu.vhd(111) " "Inferred latch for \"alu_b\[1\]\" at alu.vhd(111)" {  } { { "alu.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/alu.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631358 "|DUT|IITB_RISC:add_instance|datapath:datapath|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[2\] alu.vhd(111) " "Inferred latch for \"alu_b\[2\]\" at alu.vhd(111)" {  } { { "alu.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/alu.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631358 "|DUT|IITB_RISC:add_instance|datapath:datapath|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[3\] alu.vhd(111) " "Inferred latch for \"alu_b\[3\]\" at alu.vhd(111)" {  } { { "alu.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/alu.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631358 "|DUT|IITB_RISC:add_instance|datapath:datapath|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[4\] alu.vhd(111) " "Inferred latch for \"alu_b\[4\]\" at alu.vhd(111)" {  } { { "alu.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/alu.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631358 "|DUT|IITB_RISC:add_instance|datapath:datapath|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[5\] alu.vhd(111) " "Inferred latch for \"alu_b\[5\]\" at alu.vhd(111)" {  } { { "alu.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/alu.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631358 "|DUT|IITB_RISC:add_instance|datapath:datapath|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[6\] alu.vhd(111) " "Inferred latch for \"alu_b\[6\]\" at alu.vhd(111)" {  } { { "alu.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/alu.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631358 "|DUT|IITB_RISC:add_instance|datapath:datapath|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[7\] alu.vhd(111) " "Inferred latch for \"alu_b\[7\]\" at alu.vhd(111)" {  } { { "alu.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/alu.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631358 "|DUT|IITB_RISC:add_instance|datapath:datapath|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[8\] alu.vhd(111) " "Inferred latch for \"alu_b\[8\]\" at alu.vhd(111)" {  } { { "alu.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/alu.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631358 "|DUT|IITB_RISC:add_instance|datapath:datapath|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[9\] alu.vhd(111) " "Inferred latch for \"alu_b\[9\]\" at alu.vhd(111)" {  } { { "alu.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/alu.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631358 "|DUT|IITB_RISC:add_instance|datapath:datapath|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[10\] alu.vhd(111) " "Inferred latch for \"alu_b\[10\]\" at alu.vhd(111)" {  } { { "alu.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/alu.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631358 "|DUT|IITB_RISC:add_instance|datapath:datapath|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[11\] alu.vhd(111) " "Inferred latch for \"alu_b\[11\]\" at alu.vhd(111)" {  } { { "alu.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/alu.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631359 "|DUT|IITB_RISC:add_instance|datapath:datapath|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[12\] alu.vhd(111) " "Inferred latch for \"alu_b\[12\]\" at alu.vhd(111)" {  } { { "alu.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/alu.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631359 "|DUT|IITB_RISC:add_instance|datapath:datapath|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[13\] alu.vhd(111) " "Inferred latch for \"alu_b\[13\]\" at alu.vhd(111)" {  } { { "alu.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/alu.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631359 "|DUT|IITB_RISC:add_instance|datapath:datapath|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[14\] alu.vhd(111) " "Inferred latch for \"alu_b\[14\]\" at alu.vhd(111)" {  } { { "alu.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/alu.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631359 "|DUT|IITB_RISC:add_instance|datapath:datapath|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[15\] alu.vhd(111) " "Inferred latch for \"alu_b\[15\]\" at alu.vhd(111)" {  } { { "alu.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/alu.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631359 "|DUT|IITB_RISC:add_instance|datapath:datapath|alu:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC IITB_RISC:add_instance\|datapath:datapath1\|PC:PC " "Elaborating entity \"PC\" for hierarchy \"IITB_RISC:add_instance\|datapath:datapath1\|PC:PC\"" {  } { { "datapath.vhd" "PC" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/datapath.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652188631359 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output PC.vhd(21) " "VHDL Process Statement warning at PC.vhd(21): inferring latch(es) for signal or variable \"output\", which holds its previous value in one or more paths through the process" {  } { { "PC.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/PC.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652188631361 "|DUT|IITB_RISC:add_instance|datapath:datapath|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] PC.vhd(21) " "Inferred latch for \"output\[0\]\" at PC.vhd(21)" {  } { { "PC.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/PC.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631361 "|DUT|IITB_RISC:add_instance|datapath:datapath|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] PC.vhd(21) " "Inferred latch for \"output\[1\]\" at PC.vhd(21)" {  } { { "PC.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/PC.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631361 "|DUT|IITB_RISC:add_instance|datapath:datapath|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] PC.vhd(21) " "Inferred latch for \"output\[2\]\" at PC.vhd(21)" {  } { { "PC.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/PC.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631361 "|DUT|IITB_RISC:add_instance|datapath:datapath|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] PC.vhd(21) " "Inferred latch for \"output\[3\]\" at PC.vhd(21)" {  } { { "PC.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/PC.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631361 "|DUT|IITB_RISC:add_instance|datapath:datapath|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[4\] PC.vhd(21) " "Inferred latch for \"output\[4\]\" at PC.vhd(21)" {  } { { "PC.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/PC.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631361 "|DUT|IITB_RISC:add_instance|datapath:datapath|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[5\] PC.vhd(21) " "Inferred latch for \"output\[5\]\" at PC.vhd(21)" {  } { { "PC.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/PC.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631361 "|DUT|IITB_RISC:add_instance|datapath:datapath|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[6\] PC.vhd(21) " "Inferred latch for \"output\[6\]\" at PC.vhd(21)" {  } { { "PC.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/PC.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631361 "|DUT|IITB_RISC:add_instance|datapath:datapath|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[7\] PC.vhd(21) " "Inferred latch for \"output\[7\]\" at PC.vhd(21)" {  } { { "PC.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/PC.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631361 "|DUT|IITB_RISC:add_instance|datapath:datapath|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[8\] PC.vhd(21) " "Inferred latch for \"output\[8\]\" at PC.vhd(21)" {  } { { "PC.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/PC.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631361 "|DUT|IITB_RISC:add_instance|datapath:datapath|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[9\] PC.vhd(21) " "Inferred latch for \"output\[9\]\" at PC.vhd(21)" {  } { { "PC.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/PC.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631361 "|DUT|IITB_RISC:add_instance|datapath:datapath|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[10\] PC.vhd(21) " "Inferred latch for \"output\[10\]\" at PC.vhd(21)" {  } { { "PC.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/PC.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631361 "|DUT|IITB_RISC:add_instance|datapath:datapath|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[11\] PC.vhd(21) " "Inferred latch for \"output\[11\]\" at PC.vhd(21)" {  } { { "PC.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/PC.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631361 "|DUT|IITB_RISC:add_instance|datapath:datapath|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[12\] PC.vhd(21) " "Inferred latch for \"output\[12\]\" at PC.vhd(21)" {  } { { "PC.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/PC.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631361 "|DUT|IITB_RISC:add_instance|datapath:datapath|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[13\] PC.vhd(21) " "Inferred latch for \"output\[13\]\" at PC.vhd(21)" {  } { { "PC.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/PC.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631361 "|DUT|IITB_RISC:add_instance|datapath:datapath|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[14\] PC.vhd(21) " "Inferred latch for \"output\[14\]\" at PC.vhd(21)" {  } { { "PC.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/PC.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631361 "|DUT|IITB_RISC:add_instance|datapath:datapath|PC:PC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[15\] PC.vhd(21) " "Inferred latch for \"output\[15\]\" at PC.vhd(21)" {  } { { "PC.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/PC.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631361 "|DUT|IITB_RISC:add_instance|datapath:datapath|PC:PC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IITB_RISC:add_instance\|datapath:datapath1\|IR:IR " "Elaborating entity \"IR\" for hierarchy \"IITB_RISC:add_instance\|datapath:datapath1\|IR:IR\"" {  } { { "datapath.vhd" "IR" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/datapath.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652188631362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count IITB_RISC:add_instance\|datapath:datapath1\|count:count " "Elaborating entity \"count\" for hierarchy \"IITB_RISC:add_instance\|datapath:datapath1\|count:count\"" {  } { { "datapath.vhd" "count" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/datapath.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652188631363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SE10 IITB_RISC:add_instance\|datapath:datapath1\|SE10:SE10 " "Elaborating entity \"SE10\" for hierarchy \"IITB_RISC:add_instance\|datapath:datapath1\|SE10:SE10\"" {  } { { "datapath.vhd" "SE10" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/datapath.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652188631365 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "ones SE10.vhd(21) " "VHDL Variable Declaration warning at SE10.vhd(21): used initial value expression for variable \"ones\" because variable was never assigned a value" {  } { { "SE10.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/SE10.vhd" 21 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1652188631366 "|IITB_RISC|datapath:datapath|SE10:SE10"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B SE10.vhd(19) " "VHDL Process Statement warning at SE10.vhd(19): inferring latch(es) for signal or variable \"B\", which holds its previous value in one or more paths through the process" {  } { { "SE10.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/SE10.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652188631366 "|IITB_RISC|datapath:datapath|SE10:SE10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[0\] SE10.vhd(19) " "Inferred latch for \"B\[0\]\" at SE10.vhd(19)" {  } { { "SE10.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/SE10.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631366 "|IITB_RISC|datapath:datapath|SE10:SE10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[1\] SE10.vhd(19) " "Inferred latch for \"B\[1\]\" at SE10.vhd(19)" {  } { { "SE10.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/SE10.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631366 "|IITB_RISC|datapath:datapath|SE10:SE10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[2\] SE10.vhd(19) " "Inferred latch for \"B\[2\]\" at SE10.vhd(19)" {  } { { "SE10.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/SE10.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631366 "|IITB_RISC|datapath:datapath|SE10:SE10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[3\] SE10.vhd(19) " "Inferred latch for \"B\[3\]\" at SE10.vhd(19)" {  } { { "SE10.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/SE10.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631366 "|IITB_RISC|datapath:datapath|SE10:SE10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[4\] SE10.vhd(19) " "Inferred latch for \"B\[4\]\" at SE10.vhd(19)" {  } { { "SE10.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/SE10.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631366 "|IITB_RISC|datapath:datapath|SE10:SE10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[5\] SE10.vhd(19) " "Inferred latch for \"B\[5\]\" at SE10.vhd(19)" {  } { { "SE10.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/SE10.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631366 "|IITB_RISC|datapath:datapath|SE10:SE10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[6\] SE10.vhd(19) " "Inferred latch for \"B\[6\]\" at SE10.vhd(19)" {  } { { "SE10.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/SE10.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631366 "|IITB_RISC|datapath:datapath|SE10:SE10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[7\] SE10.vhd(19) " "Inferred latch for \"B\[7\]\" at SE10.vhd(19)" {  } { { "SE10.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/SE10.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631366 "|IITB_RISC|datapath:datapath|SE10:SE10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[8\] SE10.vhd(19) " "Inferred latch for \"B\[8\]\" at SE10.vhd(19)" {  } { { "SE10.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/SE10.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631366 "|IITB_RISC|datapath:datapath|SE10:SE10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[9\] SE10.vhd(19) " "Inferred latch for \"B\[9\]\" at SE10.vhd(19)" {  } { { "SE10.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/SE10.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631367 "|IITB_RISC|datapath:datapath|SE10:SE10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[10\] SE10.vhd(19) " "Inferred latch for \"B\[10\]\" at SE10.vhd(19)" {  } { { "SE10.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/SE10.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631367 "|IITB_RISC|datapath:datapath|SE10:SE10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[11\] SE10.vhd(19) " "Inferred latch for \"B\[11\]\" at SE10.vhd(19)" {  } { { "SE10.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/SE10.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631367 "|IITB_RISC|datapath:datapath|SE10:SE10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[12\] SE10.vhd(19) " "Inferred latch for \"B\[12\]\" at SE10.vhd(19)" {  } { { "SE10.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/SE10.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631367 "|IITB_RISC|datapath:datapath|SE10:SE10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[13\] SE10.vhd(19) " "Inferred latch for \"B\[13\]\" at SE10.vhd(19)" {  } { { "SE10.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/SE10.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631367 "|IITB_RISC|datapath:datapath|SE10:SE10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[14\] SE10.vhd(19) " "Inferred latch for \"B\[14\]\" at SE10.vhd(19)" {  } { { "SE10.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/SE10.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631367 "|IITB_RISC|datapath:datapath|SE10:SE10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[15\] SE10.vhd(19) " "Inferred latch for \"B\[15\]\" at SE10.vhd(19)" {  } { { "SE10.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/SE10.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631367 "|IITB_RISC|datapath:datapath|SE10:SE10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SE7 IITB_RISC:add_instance\|datapath:datapath1\|SE7:SE7 " "Elaborating entity \"SE7\" for hierarchy \"IITB_RISC:add_instance\|datapath:datapath1\|SE7:SE7\"" {  } { { "datapath.vhd" "SE7" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/datapath.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652188631367 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "ones SE7.vhd(23) " "VHDL Variable Declaration warning at SE7.vhd(23): used initial value expression for variable \"ones\" because variable was never assigned a value" {  } { { "SE7.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/SE7.vhd" 23 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1652188631368 "|IITB_RISC|datapath:datapath|SE7:SE7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B SE7.vhd(21) " "VHDL Process Statement warning at SE7.vhd(21): inferring latch(es) for signal or variable \"B\", which holds its previous value in one or more paths through the process" {  } { { "SE7.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/SE7.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652188631368 "|IITB_RISC|datapath:datapath|SE7:SE7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[0\] SE7.vhd(21) " "Inferred latch for \"B\[0\]\" at SE7.vhd(21)" {  } { { "SE7.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/SE7.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631368 "|IITB_RISC|datapath:datapath|SE7:SE7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[1\] SE7.vhd(21) " "Inferred latch for \"B\[1\]\" at SE7.vhd(21)" {  } { { "SE7.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/SE7.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631369 "|IITB_RISC|datapath:datapath|SE7:SE7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[2\] SE7.vhd(21) " "Inferred latch for \"B\[2\]\" at SE7.vhd(21)" {  } { { "SE7.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/SE7.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631369 "|IITB_RISC|datapath:datapath|SE7:SE7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[3\] SE7.vhd(21) " "Inferred latch for \"B\[3\]\" at SE7.vhd(21)" {  } { { "SE7.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/SE7.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631369 "|IITB_RISC|datapath:datapath|SE7:SE7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[4\] SE7.vhd(21) " "Inferred latch for \"B\[4\]\" at SE7.vhd(21)" {  } { { "SE7.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/SE7.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631369 "|IITB_RISC|datapath:datapath|SE7:SE7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[5\] SE7.vhd(21) " "Inferred latch for \"B\[5\]\" at SE7.vhd(21)" {  } { { "SE7.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/SE7.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631369 "|IITB_RISC|datapath:datapath|SE7:SE7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[6\] SE7.vhd(21) " "Inferred latch for \"B\[6\]\" at SE7.vhd(21)" {  } { { "SE7.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/SE7.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631369 "|IITB_RISC|datapath:datapath|SE7:SE7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[7\] SE7.vhd(21) " "Inferred latch for \"B\[7\]\" at SE7.vhd(21)" {  } { { "SE7.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/SE7.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631369 "|IITB_RISC|datapath:datapath|SE7:SE7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[8\] SE7.vhd(21) " "Inferred latch for \"B\[8\]\" at SE7.vhd(21)" {  } { { "SE7.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/SE7.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631369 "|IITB_RISC|datapath:datapath|SE7:SE7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[9\] SE7.vhd(21) " "Inferred latch for \"B\[9\]\" at SE7.vhd(21)" {  } { { "SE7.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/SE7.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631369 "|IITB_RISC|datapath:datapath|SE7:SE7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[10\] SE7.vhd(21) " "Inferred latch for \"B\[10\]\" at SE7.vhd(21)" {  } { { "SE7.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/SE7.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631369 "|IITB_RISC|datapath:datapath|SE7:SE7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[11\] SE7.vhd(21) " "Inferred latch for \"B\[11\]\" at SE7.vhd(21)" {  } { { "SE7.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/SE7.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631369 "|IITB_RISC|datapath:datapath|SE7:SE7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[12\] SE7.vhd(21) " "Inferred latch for \"B\[12\]\" at SE7.vhd(21)" {  } { { "SE7.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/SE7.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631369 "|IITB_RISC|datapath:datapath|SE7:SE7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[13\] SE7.vhd(21) " "Inferred latch for \"B\[13\]\" at SE7.vhd(21)" {  } { { "SE7.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/SE7.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631369 "|IITB_RISC|datapath:datapath|SE7:SE7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[14\] SE7.vhd(21) " "Inferred latch for \"B\[14\]\" at SE7.vhd(21)" {  } { { "SE7.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/SE7.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631369 "|IITB_RISC|datapath:datapath|SE7:SE7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[15\] SE7.vhd(21) " "Inferred latch for \"B\[15\]\" at SE7.vhd(21)" {  } { { "SE7.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/SE7.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631369 "|IITB_RISC|datapath:datapath|SE7:SE7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_controller IITB_RISC:add_instance\|fsm_controller:controller " "Elaborating entity \"fsm_controller\" for hierarchy \"IITB_RISC:add_instance\|fsm_controller:controller\"" {  } { { "IITB_RISC.vhd" "controller" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/IITB_RISC.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652188631369 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CZ fsm_controller.vhd(87) " "VHDL Process Statement warning at fsm_controller.vhd(87): signal \"CZ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm_controller.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/fsm_controller.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652188631370 "|IITB_RISC|fsm_controller:controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z fsm_controller.vhd(87) " "VHDL Process Statement warning at fsm_controller.vhd(87): signal \"Z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm_controller.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/fsm_controller.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652188631370 "|IITB_RISC|fsm_controller:controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C fsm_controller.vhd(87) " "VHDL Process Statement warning at fsm_controller.vhd(87): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm_controller.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/fsm_controller.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652188631370 "|IITB_RISC|fsm_controller:controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count fsm_controller.vhd(160) " "VHDL Process Statement warning at fsm_controller.vhd(160): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm_controller.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/fsm_controller.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652188631371 "|IITB_RISC|fsm_controller:controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count fsm_controller.vhd(167) " "VHDL Process Statement warning at fsm_controller.vhd(167): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm_controller.vhd" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/fsm_controller.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1652188631371 "|IITB_RISC|fsm_controller:controller"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[0\] GND " "Pin \"output_vector\[0\]\" is stuck at GND" {  } { { "DUT.vhdl" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/DUT.vhdl" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652188631643 "|DUT|output_vector[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1652188631643 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[0\] " "No output dependent on input pin \"input_vector\[0\]\"" {  } { { "DUT.vhdl" "" { Text "D:/IIT/EE309/EE309-Course-Project/EE309-Course-Project-master/DUT.vhdl" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652188631650 "|DUT|input_vector[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1652188631650 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1652188631651 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1652188631651 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1652188631651 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4762 " "Peak virtual memory: 4762 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652188631693 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 10 18:47:11 2022 " "Processing ended: Tue May 10 18:47:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652188631693 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652188631693 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652188631693 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652188631693 ""}
