\doxysection{FMC\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def Struct Reference}
\hypertarget{struct_f_m_c___bank2__3___type_def}{}\label{struct_f_m_c___bank2__3___type_def}\index{FMC\_Bank2\_3\_TypeDef@{FMC\_Bank2\_3\_TypeDef}}


Flexible Memory Controller Bank2.  




{\ttfamily \#include $<$stm32f429xx.\+h$>$}



Collaboration diagram for FMC\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=195pt]{struct_f_m_c___bank2__3___type_def__coll__graph}
\end{center}
\end{figure}
\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___bank2__3___type_def_a683944fc2dc9071838516a61211460ba}{PCR2}}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___bank2__3___type_def_aba13a6af1577f1ba0d2f0b4b0826fc6e}{SR2}}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___bank2__3___type_def_a6462068f44050e8eb926fac9fe4616f1}{PMEM2}}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___bank2__3___type_def_af40ee5c849352ce62ce3bede53c077d8}{PATT2}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___bank2__3___type_def_a616ee0bf6ed744088c6b80762dd7fb88}{RESERVED0}}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___bank2__3___type_def_a9ee22fc779c938e3f53b189e44a7dea4}{ECCR2}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___bank2__3___type_def_a047ae1315f859dcef7b4546cb7ad6237}{RESERVED1}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___bank2__3___type_def_a6ad137c907cf4b99f0457b0b35d9cf66}{RESERVED2}}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___bank2__3___type_def_a978915d68eff7bc5534c0a9b1b39e55d}{PCR3}}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___bank2__3___type_def_a0f9fac8999449c641995f53869f66f7c}{SR3}}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___bank2__3___type_def_a6f713b17377ce443685592c7a07a0074}{PMEM3}}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___bank2__3___type_def_a538ae21bafacce1a7b5f82dbe060ae4a}{PATT3}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___bank2__3___type_def_af2332ba5b55b05ede2065fe54720ab4b}{RESERVED3}}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___bank2__3___type_def_ad7c5a40bbf4521adfb9458c2274077b4}{ECCR3}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Flexible Memory Controller Bank2. 

\doxysubsection{Member Data Documentation}
\Hypertarget{struct_f_m_c___bank2__3___type_def_a9ee22fc779c938e3f53b189e44a7dea4}\label{struct_f_m_c___bank2__3___type_def_a9ee22fc779c938e3f53b189e44a7dea4} 
\index{FMC\_Bank2\_3\_TypeDef@{FMC\_Bank2\_3\_TypeDef}!ECCR2@{ECCR2}}
\index{ECCR2@{ECCR2}!FMC\_Bank2\_3\_TypeDef@{FMC\_Bank2\_3\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ECCR2}{ECCR2}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t FMC\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def\+::\+ECCR2}

NAND Flash ECC result registers 2, Address offset\+: 0x74 \Hypertarget{struct_f_m_c___bank2__3___type_def_ad7c5a40bbf4521adfb9458c2274077b4}\label{struct_f_m_c___bank2__3___type_def_ad7c5a40bbf4521adfb9458c2274077b4} 
\index{FMC\_Bank2\_3\_TypeDef@{FMC\_Bank2\_3\_TypeDef}!ECCR3@{ECCR3}}
\index{ECCR3@{ECCR3}!FMC\_Bank2\_3\_TypeDef@{FMC\_Bank2\_3\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ECCR3}{ECCR3}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t FMC\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def\+::\+ECCR3}

NAND Flash ECC result registers 3, Address offset\+: 0x94 \Hypertarget{struct_f_m_c___bank2__3___type_def_af40ee5c849352ce62ce3bede53c077d8}\label{struct_f_m_c___bank2__3___type_def_af40ee5c849352ce62ce3bede53c077d8} 
\index{FMC\_Bank2\_3\_TypeDef@{FMC\_Bank2\_3\_TypeDef}!PATT2@{PATT2}}
\index{PATT2@{PATT2}!FMC\_Bank2\_3\_TypeDef@{FMC\_Bank2\_3\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PATT2}{PATT2}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t FMC\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def\+::\+PATT2}

NAND Flash Attribute memory space timing register 2, Address offset\+: 0x6C \Hypertarget{struct_f_m_c___bank2__3___type_def_a538ae21bafacce1a7b5f82dbe060ae4a}\label{struct_f_m_c___bank2__3___type_def_a538ae21bafacce1a7b5f82dbe060ae4a} 
\index{FMC\_Bank2\_3\_TypeDef@{FMC\_Bank2\_3\_TypeDef}!PATT3@{PATT3}}
\index{PATT3@{PATT3}!FMC\_Bank2\_3\_TypeDef@{FMC\_Bank2\_3\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PATT3}{PATT3}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t FMC\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def\+::\+PATT3}

NAND Flash Attribute memory space timing register 3, Address offset\+: 0x8C \Hypertarget{struct_f_m_c___bank2__3___type_def_a683944fc2dc9071838516a61211460ba}\label{struct_f_m_c___bank2__3___type_def_a683944fc2dc9071838516a61211460ba} 
\index{FMC\_Bank2\_3\_TypeDef@{FMC\_Bank2\_3\_TypeDef}!PCR2@{PCR2}}
\index{PCR2@{PCR2}!FMC\_Bank2\_3\_TypeDef@{FMC\_Bank2\_3\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PCR2}{PCR2}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t FMC\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def\+::\+PCR2}

NAND Flash control register 2, Address offset\+: 0x60 \Hypertarget{struct_f_m_c___bank2__3___type_def_a978915d68eff7bc5534c0a9b1b39e55d}\label{struct_f_m_c___bank2__3___type_def_a978915d68eff7bc5534c0a9b1b39e55d} 
\index{FMC\_Bank2\_3\_TypeDef@{FMC\_Bank2\_3\_TypeDef}!PCR3@{PCR3}}
\index{PCR3@{PCR3}!FMC\_Bank2\_3\_TypeDef@{FMC\_Bank2\_3\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PCR3}{PCR3}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t FMC\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def\+::\+PCR3}

NAND Flash control register 3, Address offset\+: 0x80 \Hypertarget{struct_f_m_c___bank2__3___type_def_a6462068f44050e8eb926fac9fe4616f1}\label{struct_f_m_c___bank2__3___type_def_a6462068f44050e8eb926fac9fe4616f1} 
\index{FMC\_Bank2\_3\_TypeDef@{FMC\_Bank2\_3\_TypeDef}!PMEM2@{PMEM2}}
\index{PMEM2@{PMEM2}!FMC\_Bank2\_3\_TypeDef@{FMC\_Bank2\_3\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PMEM2}{PMEM2}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t FMC\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def\+::\+PMEM2}

NAND Flash Common memory space timing register 2, Address offset\+: 0x68 \Hypertarget{struct_f_m_c___bank2__3___type_def_a6f713b17377ce443685592c7a07a0074}\label{struct_f_m_c___bank2__3___type_def_a6f713b17377ce443685592c7a07a0074} 
\index{FMC\_Bank2\_3\_TypeDef@{FMC\_Bank2\_3\_TypeDef}!PMEM3@{PMEM3}}
\index{PMEM3@{PMEM3}!FMC\_Bank2\_3\_TypeDef@{FMC\_Bank2\_3\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PMEM3}{PMEM3}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t FMC\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def\+::\+PMEM3}

NAND Flash Common memory space timing register 3, Address offset\+: 0x88 \Hypertarget{struct_f_m_c___bank2__3___type_def_a616ee0bf6ed744088c6b80762dd7fb88}\label{struct_f_m_c___bank2__3___type_def_a616ee0bf6ed744088c6b80762dd7fb88} 
\index{FMC\_Bank2\_3\_TypeDef@{FMC\_Bank2\_3\_TypeDef}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!FMC\_Bank2\_3\_TypeDef@{FMC\_Bank2\_3\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED0}{RESERVED0}}
{\footnotesize\ttfamily uint32\+\_\+t FMC\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def\+::\+RESERVED0}

Reserved, 0x70 ~\newline
 \Hypertarget{struct_f_m_c___bank2__3___type_def_a047ae1315f859dcef7b4546cb7ad6237}\label{struct_f_m_c___bank2__3___type_def_a047ae1315f859dcef7b4546cb7ad6237} 
\index{FMC\_Bank2\_3\_TypeDef@{FMC\_Bank2\_3\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!FMC\_Bank2\_3\_TypeDef@{FMC\_Bank2\_3\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily uint32\+\_\+t FMC\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def\+::\+RESERVED1}

Reserved, 0x78 ~\newline
 \Hypertarget{struct_f_m_c___bank2__3___type_def_a6ad137c907cf4b99f0457b0b35d9cf66}\label{struct_f_m_c___bank2__3___type_def_a6ad137c907cf4b99f0457b0b35d9cf66} 
\index{FMC\_Bank2\_3\_TypeDef@{FMC\_Bank2\_3\_TypeDef}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!FMC\_Bank2\_3\_TypeDef@{FMC\_Bank2\_3\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED2}{RESERVED2}}
{\footnotesize\ttfamily uint32\+\_\+t FMC\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def\+::\+RESERVED2}

Reserved, 0x7C ~\newline
 \Hypertarget{struct_f_m_c___bank2__3___type_def_af2332ba5b55b05ede2065fe54720ab4b}\label{struct_f_m_c___bank2__3___type_def_af2332ba5b55b05ede2065fe54720ab4b} 
\index{FMC\_Bank2\_3\_TypeDef@{FMC\_Bank2\_3\_TypeDef}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!FMC\_Bank2\_3\_TypeDef@{FMC\_Bank2\_3\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED3}{RESERVED3}}
{\footnotesize\ttfamily uint32\+\_\+t FMC\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def\+::\+RESERVED3}

Reserved, 0x90 ~\newline
 \Hypertarget{struct_f_m_c___bank2__3___type_def_aba13a6af1577f1ba0d2f0b4b0826fc6e}\label{struct_f_m_c___bank2__3___type_def_aba13a6af1577f1ba0d2f0b4b0826fc6e} 
\index{FMC\_Bank2\_3\_TypeDef@{FMC\_Bank2\_3\_TypeDef}!SR2@{SR2}}
\index{SR2@{SR2}!FMC\_Bank2\_3\_TypeDef@{FMC\_Bank2\_3\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SR2}{SR2}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t FMC\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def\+::\+SR2}

NAND Flash FIFO status and interrupt register 2, Address offset\+: 0x64 \Hypertarget{struct_f_m_c___bank2__3___type_def_a0f9fac8999449c641995f53869f66f7c}\label{struct_f_m_c___bank2__3___type_def_a0f9fac8999449c641995f53869f66f7c} 
\index{FMC\_Bank2\_3\_TypeDef@{FMC\_Bank2\_3\_TypeDef}!SR3@{SR3}}
\index{SR3@{SR3}!FMC\_Bank2\_3\_TypeDef@{FMC\_Bank2\_3\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SR3}{SR3}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t FMC\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def\+::\+SR3}

NAND Flash FIFO status and interrupt register 3, Address offset\+: 0x84 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Inc/\mbox{\hyperlink{stm32f429xx_8h}{stm32f429xx.\+h}}\end{DoxyCompactItemize}
