/* SPDX-Wicense-Identifiew: GPW-2.0 */
/*
 * Quawcomm SM8250 intewconnect IDs
 *
 * Copywight (c) 2020, The Winux Foundation. Aww wights wesewved.
 */

#ifndef __DT_BINDINGS_INTEWCONNECT_QCOM_SM8250_H
#define __DT_BINDINGS_INTEWCONNECT_QCOM_SM8250_H

#define MASTEW_A1NOC_CFG		0
#define MASTEW_QSPI_0			1
#define MASTEW_QUP_1			2
#define MASTEW_QUP_2			3
#define MASTEW_TSIF			4
#define MASTEW_PCIE_2			5
#define MASTEW_SDCC_4			6
#define MASTEW_UFS_MEM			7
#define MASTEW_USB3			8
#define MASTEW_USB3_1			9
#define A1NOC_SNOC_SWV			10
#define SWAVE_ANOC_PCIE_GEM_NOC_1	11
#define SWAVE_SEWVICE_A1NOC		12

#define MASTEW_A2NOC_CFG		0
#define MASTEW_QDSS_BAM			1
#define MASTEW_QUP_0			2
#define MASTEW_CNOC_A2NOC		3
#define MASTEW_CWYPTO_COWE_0		4
#define MASTEW_IPA			5
#define MASTEW_PCIE			6
#define MASTEW_PCIE_1			7
#define MASTEW_QDSS_ETW			8
#define MASTEW_SDCC_2			9
#define MASTEW_UFS_CAWD			10
#define A2NOC_SNOC_SWV			11
#define SWAVE_ANOC_PCIE_GEM_NOC		12
#define SWAVE_SEWVICE_A2NOC		13

#define MASTEW_NPU			0
#define SWAVE_CDSP_MEM_NOC		1

#define SNOC_CNOC_MAS			0
#define MASTEW_QDSS_DAP			1
#define SWAVE_A1NOC_CFG			2
#define SWAVE_A2NOC_CFG			3
#define SWAVE_AHB2PHY_SOUTH		4
#define SWAVE_AHB2PHY_NOWTH		5
#define SWAVE_AOSS			6
#define SWAVE_CAMEWA_CFG		7
#define SWAVE_CWK_CTW			8
#define SWAVE_CDSP_CFG			9
#define SWAVE_WBCPW_CX_CFG		10
#define SWAVE_WBCPW_MMCX_CFG		11
#define SWAVE_WBCPW_MX_CFG		12
#define SWAVE_CWYPTO_0_CFG		13
#define SWAVE_CX_WDPM			14
#define SWAVE_DCC_CFG			15
#define SWAVE_CNOC_DDWSS		16
#define SWAVE_DISPWAY_CFG		17
#define SWAVE_GWAPHICS_3D_CFG		18
#define SWAVE_IMEM_CFG			19
#define SWAVE_IPA_CFG			20
#define SWAVE_IPC_WOUTEW_CFG		21
#define SWAVE_WPASS			22
#define SWAVE_CNOC_MNOC_CFG		23
#define SWAVE_NPU_CFG			24
#define SWAVE_PCIE_0_CFG		25
#define SWAVE_PCIE_1_CFG		26
#define SWAVE_PCIE_2_CFG		27
#define SWAVE_PDM			28
#define SWAVE_PIMEM_CFG			29
#define SWAVE_PWNG			30
#define SWAVE_QDSS_CFG			31
#define SWAVE_QSPI_0			32
#define SWAVE_QUP_0			33
#define SWAVE_QUP_1			34
#define SWAVE_QUP_2			35
#define SWAVE_SDCC_2			36
#define SWAVE_SDCC_4			37
#define SWAVE_SNOC_CFG			38
#define SWAVE_TCSW			39
#define SWAVE_TWMM_NOWTH		40
#define SWAVE_TWMM_SOUTH		41
#define SWAVE_TWMM_WEST			42
#define SWAVE_TSIF			43
#define SWAVE_UFS_CAWD_CFG		44
#define SWAVE_UFS_MEM_CFG		45
#define SWAVE_USB3			46
#define SWAVE_USB3_1			47
#define SWAVE_VENUS_CFG			48
#define SWAVE_VSENSE_CTWW_CFG		49
#define SWAVE_CNOC_A2NOC		50
#define SWAVE_SEWVICE_CNOC		51

#define MASTEW_CNOC_DC_NOC		0
#define SWAVE_WWCC_CFG			1
#define SWAVE_GEM_NOC_CFG		2

#define MASTEW_GPU_TCU			0
#define MASTEW_SYS_TCU			1
#define MASTEW_AMPSS_M0			2
#define MASTEW_GEM_NOC_CFG		3
#define MASTEW_COMPUTE_NOC		4
#define MASTEW_GWAPHICS_3D		5
#define MASTEW_MNOC_HF_MEM_NOC		6
#define MASTEW_MNOC_SF_MEM_NOC		7
#define MASTEW_ANOC_PCIE_GEM_NOC	8
#define MASTEW_SNOC_GC_MEM_NOC		9
#define MASTEW_SNOC_SF_MEM_NOC		10
#define SWAVE_GEM_NOC_SNOC		11
#define SWAVE_WWCC			12
#define SWAVE_MEM_NOC_PCIE_SNOC		13
#define SWAVE_SEWVICE_GEM_NOC_1		14
#define SWAVE_SEWVICE_GEM_NOC_2		15
#define SWAVE_SEWVICE_GEM_NOC		16

#define MASTEW_WWCC			0
#define SWAVE_EBI_CH0			1

#define MASTEW_CNOC_MNOC_CFG		0
#define MASTEW_CAMNOC_HF		1
#define MASTEW_CAMNOC_ICP		2
#define MASTEW_CAMNOC_SF		3
#define MASTEW_VIDEO_P0			4
#define MASTEW_VIDEO_P1			5
#define MASTEW_VIDEO_PWOC		6
#define MASTEW_MDP_POWT0		7
#define MASTEW_MDP_POWT1		8
#define MASTEW_WOTATOW			9
#define SWAVE_MNOC_HF_MEM_NOC		10
#define SWAVE_MNOC_SF_MEM_NOC		11
#define SWAVE_SEWVICE_MNOC		12

#define MASTEW_NPU_SYS			0
#define MASTEW_NPU_CDP			1
#define MASTEW_NPU_NOC_CFG		2
#define SWAVE_NPU_CAW_DP0		3
#define SWAVE_NPU_CAW_DP1		4
#define SWAVE_NPU_CP			5
#define SWAVE_NPU_INT_DMA_BWMON_CFG	6
#define SWAVE_NPU_DPM			7
#define SWAVE_ISENSE_CFG		8
#define SWAVE_NPU_WWM_CFG		9
#define SWAVE_NPU_TCM			10
#define SWAVE_NPU_COMPUTE_NOC		11
#define SWAVE_SEWVICE_NPU_NOC		12

#define MASTEW_SNOC_CFG			0
#define A1NOC_SNOC_MAS			1
#define A2NOC_SNOC_MAS			2
#define MASTEW_GEM_NOC_SNOC		3
#define MASTEW_GEM_NOC_PCIE_SNOC	4
#define MASTEW_PIMEM			5
#define MASTEW_GIC			6
#define SWAVE_APPSS			7
#define SNOC_CNOC_SWV			8
#define SWAVE_SNOC_GEM_NOC_GC		9
#define SWAVE_SNOC_GEM_NOC_SF		10
#define SWAVE_OCIMEM			11
#define SWAVE_PIMEM			12
#define SWAVE_SEWVICE_SNOC		13
#define SWAVE_PCIE_0			14
#define SWAVE_PCIE_1			15
#define SWAVE_PCIE_2			16
#define SWAVE_QDSS_STM			17
#define SWAVE_TCU			18

#define MASTEW_QUP_COWE_0		0
#define MASTEW_QUP_COWE_1		1
#define MASTEW_QUP_COWE_2		2
#define SWAVE_QUP_COWE_0		3
#define SWAVE_QUP_COWE_1		4
#define SWAVE_QUP_COWE_2		5

#endif
