Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date             : Tue Sep 10 11:05:00 2024
| Host             : LAPTOOP-DREAM running 64-bit major release  (build 9200)
| Command          : report_power -file breakout_power_routed.rpt -pb breakout_power_summary_routed.pb -rpx breakout_power_routed.rpx
| Design           : breakout
| Device           : xc7a75tfgg484-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-----------------------------------+
| Total On-Chip Power (W)  | 106.505 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                      |
| Power Budget Margin (W)  | NA                                |
| Dynamic (W)              | 105.687                           |
| Device Static (W)        | 0.818                             |
| Effective TJA (C/W)      | 2.7                               |
| Max Ambient (C)          | 0.0                               |
| Junction Temperature (C) | 125.0                             |
| Confidence Level         | Low                               |
| Setting File             | ---                               |
| Simulation Activity File | ---                               |
| Design Nets Matched      | NA                                |
+--------------------------+-----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Slice Logic             |    45.738 |    19216 |       --- |             --- |
|   LUT as Logic          |    44.517 |    10460 |     47200 |           22.16 |
|   Register              |     0.641 |     6673 |     94400 |            7.07 |
|   CARRY4                |     0.346 |      147 |     15850 |            0.93 |
|   F7/F8 Muxes           |     0.146 |       74 |     63400 |            0.12 |
|   LUT as Shift Register |     0.065 |        9 |     19000 |            0.05 |
|   BUFG                  |     0.023 |        4 |        32 |           12.50 |
|   Others                |     0.000 |       88 |       --- |             --- |
| Signals                 |    40.511 |    12366 |       --- |             --- |
| Block RAM               |     0.017 |       24 |       105 |           22.86 |
| PLL                     |     6.588 |        1 |         6 |           16.67 |
| I/O                     |    12.833 |       34 |       285 |           11.93 |
| Static Power            |     0.818 |          |           |                 |
| Total                   |   106.505 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |    88.207 |      87.631 |      0.576 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     3.693 |       3.600 |      0.093 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     3.511 |       3.507 |      0.004 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.027 |       0.002 |      0.025 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.7                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------+-----------+
| Name                   | Power (W) |
+------------------------+-----------+
| breakout               |   105.687 |
|   U1                   |     0.097 |
|   U2                   |     0.106 |
|   myVideoGen           |    93.431 |
|     B                  |     0.419 |
|     U3                 |     1.536 |
|       encode_inst0     |     0.081 |
|       encode_inst1     |     0.060 |
|       encode_inst2     |     0.058 |
|       par_to_ser_inst0 |     0.331 |
|       par_to_ser_inst1 |     0.330 |
|       par_to_ser_inst2 |     0.331 |
|       par_to_ser_inst3 |     0.346 |
|     U4                 |     0.208 |
|     U5                 |     0.272 |
|     bram               |     0.006 |
|       U0               |     0.006 |
|     four               |    13.351 |
|     game               |    12.477 |
|     game1              |    13.173 |
|     game2              |    12.632 |
|     mygate             |     7.050 |
|       inst             |     7.050 |
|     three              |     8.366 |
|     two                |    21.552 |
+------------------------+-----------+


