Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/programs/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 647deeb4f4c942b2a0f68dee26ccc34c --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot dff_tb_behav xil_defaultlib.dff_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] dff remains a black-box since it has no binding entity [C:/Users/vlad/Desktop/lab2/lab2/Lab2.srcs/sim_1/new/dff_tb.vhd:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavior of entity xil_defaultlib.dff_tb
Built simulation snapshot dff_tb_behav
