// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _weights_reloading_HH_
#define _weights_reloading_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct weights_reloading : public sc_module {
    // Port declarations 410
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<16> > in_V_V_dout;
    sc_in< sc_logic > in_V_V_empty_n;
    sc_out< sc_logic > in_V_V_read;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_0_24_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_0_24_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_0_24_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_0_24_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_0_23_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_0_23_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_0_23_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_0_23_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_0_22_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_0_22_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_0_22_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_0_22_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_0_21_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_0_21_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_0_21_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_0_21_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_0_20_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_0_20_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_0_20_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_0_20_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_0_19_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_0_19_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_0_19_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_0_19_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_0_18_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_0_18_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_0_18_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_0_18_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_0_17_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_0_17_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_0_17_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_0_17_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_0_16_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_0_16_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_0_16_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_0_16_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_0_15_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_0_15_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_0_15_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_0_15_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_0_14_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_0_14_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_0_14_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_0_14_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_0_13_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_0_13_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_0_13_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_0_13_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_0_12_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_0_12_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_0_12_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_0_12_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_0_11_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_0_11_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_0_11_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_0_11_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_0_10_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_0_10_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_0_10_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_0_10_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_0_9_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_0_9_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_0_9_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_0_9_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_0_8_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_0_8_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_0_8_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_0_8_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_0_7_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_0_7_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_0_7_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_0_7_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_0_6_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_0_6_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_0_6_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_0_6_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_0_5_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_0_5_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_0_5_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_0_5_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_0_4_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_0_4_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_0_4_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_0_4_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_0_3_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_0_3_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_0_3_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_0_3_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_0_2_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_0_2_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_0_2_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_0_2_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_0_1_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_0_1_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_0_1_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_0_1_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_0_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_0_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_0_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_0_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_1_24_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_1_24_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_1_24_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_1_24_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_1_23_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_1_23_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_1_23_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_1_23_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_1_22_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_1_22_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_1_22_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_1_22_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_1_21_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_1_21_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_1_21_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_1_21_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_1_20_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_1_20_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_1_20_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_1_20_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_1_19_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_1_19_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_1_19_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_1_19_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_1_18_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_1_18_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_1_18_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_1_18_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_1_17_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_1_17_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_1_17_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_1_17_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_1_16_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_1_16_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_1_16_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_1_16_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_1_15_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_1_15_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_1_15_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_1_15_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_1_14_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_1_14_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_1_14_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_1_14_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_1_13_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_1_13_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_1_13_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_1_13_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_1_12_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_1_12_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_1_12_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_1_12_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_1_11_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_1_11_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_1_11_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_1_11_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_1_10_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_1_10_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_1_10_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_1_10_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_1_9_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_1_9_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_1_9_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_1_9_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_1_8_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_1_8_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_1_8_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_1_8_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_1_7_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_1_7_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_1_7_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_1_7_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_1_6_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_1_6_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_1_6_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_1_6_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_1_5_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_1_5_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_1_5_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_1_5_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_1_4_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_1_4_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_1_4_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_1_4_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_1_3_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_1_3_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_1_3_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_1_3_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_1_2_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_1_2_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_1_2_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_1_2_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_1_1_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_1_1_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_1_1_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_1_1_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_1_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_1_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_1_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_1_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_2_24_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_2_24_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_2_24_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_2_24_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_2_23_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_2_23_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_2_23_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_2_23_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_2_22_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_2_22_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_2_22_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_2_22_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_2_21_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_2_21_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_2_21_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_2_21_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_2_20_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_2_20_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_2_20_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_2_20_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_2_19_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_2_19_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_2_19_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_2_19_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_2_18_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_2_18_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_2_18_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_2_18_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_2_17_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_2_17_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_2_17_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_2_17_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_2_16_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_2_16_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_2_16_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_2_16_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_2_15_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_2_15_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_2_15_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_2_15_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_2_14_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_2_14_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_2_14_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_2_14_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_2_13_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_2_13_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_2_13_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_2_13_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_2_12_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_2_12_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_2_12_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_2_12_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_2_11_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_2_11_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_2_11_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_2_11_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_2_10_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_2_10_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_2_10_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_2_10_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_2_9_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_2_9_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_2_9_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_2_9_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_2_8_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_2_8_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_2_8_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_2_8_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_2_7_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_2_7_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_2_7_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_2_7_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_2_6_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_2_6_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_2_6_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_2_6_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_2_5_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_2_5_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_2_5_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_2_5_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_2_4_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_2_4_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_2_4_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_2_4_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_2_3_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_2_3_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_2_3_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_2_3_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_2_2_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_2_2_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_2_2_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_2_2_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_2_1_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_2_1_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_2_1_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_2_1_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_2_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_2_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_2_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_2_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_3_24_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_3_24_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_3_24_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_3_24_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_3_23_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_3_23_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_3_23_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_3_23_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_3_22_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_3_22_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_3_22_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_3_22_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_3_21_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_3_21_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_3_21_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_3_21_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_3_20_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_3_20_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_3_20_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_3_20_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_3_19_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_3_19_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_3_19_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_3_19_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_3_18_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_3_18_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_3_18_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_3_18_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_3_17_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_3_17_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_3_17_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_3_17_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_3_16_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_3_16_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_3_16_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_3_16_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_3_15_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_3_15_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_3_15_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_3_15_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_3_14_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_3_14_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_3_14_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_3_14_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_3_13_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_3_13_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_3_13_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_3_13_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_3_12_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_3_12_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_3_12_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_3_12_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_3_11_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_3_11_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_3_11_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_3_11_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_3_10_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_3_10_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_3_10_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_3_10_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_3_9_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_3_9_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_3_9_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_3_9_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_3_8_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_3_8_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_3_8_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_3_8_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_3_7_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_3_7_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_3_7_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_3_7_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_3_6_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_3_6_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_3_6_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_3_6_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_3_5_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_3_5_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_3_5_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_3_5_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_3_4_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_3_4_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_3_4_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_3_4_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_3_3_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_3_3_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_3_3_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_3_3_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_3_2_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_3_2_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_3_2_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_3_2_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_3_1_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_3_1_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_3_1_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_3_1_d0;
    sc_out< sc_lv<2> > Conv_0_weights_V_0_3_address0;
    sc_out< sc_logic > Conv_0_weights_V_0_3_ce0;
    sc_out< sc_logic > Conv_0_weights_V_0_3_we0;
    sc_out< sc_lv<16> > Conv_0_weights_V_0_3_d0;


    // Module declarations
    weights_reloading(sc_module_name name);
    SC_HAS_PROCESS(weights_reloading);

    ~weights_reloading();

    sc_trace_file* mVcdFile;

    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > in_V_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > icmp_ln61_reg_1924;
    sc_signal< sc_lv<3> > loops_0_1_0_i_reg_1574;
    sc_signal< sc_lv<3> > loops_0_0_1_0_i_reg_1585;
    sc_signal< sc_lv<3> > loops_0_0_1_0_i_reg_1585_pp0_iter1_reg;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<3> > loops_0_0_0_1_0_i_reg_1597;
    sc_signal< sc_lv<3> > loops_0_0_0_1_0_i_reg_1597_pp0_iter1_reg;
    sc_signal< sc_lv<3> > loops_0_0_0_0_0_i_reg_1609;
    sc_signal< sc_lv<3> > loops_0_0_0_0_0_i_reg_1609_pp0_iter1_reg;
    sc_signal< sc_lv<9> > i_0_i_reg_1621;
    sc_signal< sc_lv<1> > icmp_ln61_fu_1632_p2;
    sc_signal< sc_lv<9> > i_fu_1638_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<2> > trunc_ln203_fu_1644_p1;
    sc_signal< sc_lv<2> > trunc_ln203_reg_1933;
    sc_signal< sc_lv<2> > trunc_ln203_reg_1933_pp0_iter1_reg;
    sc_signal< sc_lv<3> > select_ln891_fu_1724_p3;
    sc_signal< sc_lv<3> > loops_impl_next_ne_3_fu_1774_p3;
    sc_signal< sc_lv<3> > loops_impl_next_ne_3_reg_1942;
    sc_signal< sc_lv<3> > loops_impl_next_ne_4_fu_1798_p3;
    sc_signal< sc_lv<3> > loops_impl_next_ne_4_reg_1947;
    sc_signal< sc_lv<3> > select_ln891_7_fu_1812_p3;
    sc_signal< sc_lv<3> > select_ln891_7_reg_1952;
    sc_signal< sc_lv<16> > tmp_V_reg_1957;
    sc_signal< bool > ap_block_state1;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<3> > ap_phi_mux_loops_0_0_1_0_i_phi_fu_1589_p4;
    sc_signal< sc_lv<3> > ap_phi_mux_loops_0_0_0_1_0_i_phi_fu_1601_p4;
    sc_signal< sc_lv<3> > ap_phi_mux_loops_0_0_0_0_0_i_phi_fu_1613_p4;
    sc_signal< sc_lv<64> > zext_ln75_fu_1820_p1;
    sc_signal< sc_lv<1> > icmp_ln891_1_fu_1674_p2;
    sc_signal< sc_lv<2> > add_ln700_fu_1680_p2;
    sc_signal< sc_lv<2> > select_ln206_fu_1686_p3;
    sc_signal< sc_lv<3> > and_ln891_fu_1704_p2;
    sc_signal< sc_lv<1> > tmp_1_fu_1710_p3;
    sc_signal< sc_lv<1> > icmp_ln891_fu_1662_p2;
    sc_signal< sc_lv<1> > and_ln891_1_fu_1718_p2;
    sc_signal< sc_lv<3> > zext_ln206_fu_1694_p1;
    sc_signal< sc_lv<1> > tmp_2_fu_1732_p3;
    sc_signal< sc_lv<1> > tmp_fu_1648_p3;
    sc_signal< sc_lv<1> > xor_ln891_fu_1740_p2;
    sc_signal< sc_lv<1> > and_ln891_2_fu_1746_p2;
    sc_signal< sc_lv<3> > loops_impl_next_ne_2_fu_1698_p2;
    sc_signal< sc_lv<1> > or_ln891_fu_1760_p2;
    sc_signal< sc_lv<3> > select_ln891_1_fu_1752_p3;
    sc_signal< sc_lv<3> > select_ln891_2_fu_1766_p3;
    sc_signal< sc_lv<3> > loops_impl_next_ne_1_fu_1668_p2;
    sc_signal< sc_lv<3> > select_ln891_4_fu_1782_p3;
    sc_signal< sc_lv<3> > select_ln891_5_fu_1790_p3;
    sc_signal< sc_lv<1> > or_ln891_1_fu_1806_p2;
    sc_signal< sc_lv<3> > loops_impl_next_ne_fu_1656_p2;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_state5;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<3> ap_const_lv3_3;
    static const sc_lv<3> ap_const_lv3_2;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<9> ap_const_lv9_190;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<32> ap_const_lv32_2;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_Conv_0_weights_V_0_0_10_address0();
    void thread_Conv_0_weights_V_0_0_10_ce0();
    void thread_Conv_0_weights_V_0_0_10_d0();
    void thread_Conv_0_weights_V_0_0_10_we0();
    void thread_Conv_0_weights_V_0_0_11_address0();
    void thread_Conv_0_weights_V_0_0_11_ce0();
    void thread_Conv_0_weights_V_0_0_11_d0();
    void thread_Conv_0_weights_V_0_0_11_we0();
    void thread_Conv_0_weights_V_0_0_12_address0();
    void thread_Conv_0_weights_V_0_0_12_ce0();
    void thread_Conv_0_weights_V_0_0_12_d0();
    void thread_Conv_0_weights_V_0_0_12_we0();
    void thread_Conv_0_weights_V_0_0_13_address0();
    void thread_Conv_0_weights_V_0_0_13_ce0();
    void thread_Conv_0_weights_V_0_0_13_d0();
    void thread_Conv_0_weights_V_0_0_13_we0();
    void thread_Conv_0_weights_V_0_0_14_address0();
    void thread_Conv_0_weights_V_0_0_14_ce0();
    void thread_Conv_0_weights_V_0_0_14_d0();
    void thread_Conv_0_weights_V_0_0_14_we0();
    void thread_Conv_0_weights_V_0_0_15_address0();
    void thread_Conv_0_weights_V_0_0_15_ce0();
    void thread_Conv_0_weights_V_0_0_15_d0();
    void thread_Conv_0_weights_V_0_0_15_we0();
    void thread_Conv_0_weights_V_0_0_16_address0();
    void thread_Conv_0_weights_V_0_0_16_ce0();
    void thread_Conv_0_weights_V_0_0_16_d0();
    void thread_Conv_0_weights_V_0_0_16_we0();
    void thread_Conv_0_weights_V_0_0_17_address0();
    void thread_Conv_0_weights_V_0_0_17_ce0();
    void thread_Conv_0_weights_V_0_0_17_d0();
    void thread_Conv_0_weights_V_0_0_17_we0();
    void thread_Conv_0_weights_V_0_0_18_address0();
    void thread_Conv_0_weights_V_0_0_18_ce0();
    void thread_Conv_0_weights_V_0_0_18_d0();
    void thread_Conv_0_weights_V_0_0_18_we0();
    void thread_Conv_0_weights_V_0_0_19_address0();
    void thread_Conv_0_weights_V_0_0_19_ce0();
    void thread_Conv_0_weights_V_0_0_19_d0();
    void thread_Conv_0_weights_V_0_0_19_we0();
    void thread_Conv_0_weights_V_0_0_1_address0();
    void thread_Conv_0_weights_V_0_0_1_ce0();
    void thread_Conv_0_weights_V_0_0_1_d0();
    void thread_Conv_0_weights_V_0_0_1_we0();
    void thread_Conv_0_weights_V_0_0_20_address0();
    void thread_Conv_0_weights_V_0_0_20_ce0();
    void thread_Conv_0_weights_V_0_0_20_d0();
    void thread_Conv_0_weights_V_0_0_20_we0();
    void thread_Conv_0_weights_V_0_0_21_address0();
    void thread_Conv_0_weights_V_0_0_21_ce0();
    void thread_Conv_0_weights_V_0_0_21_d0();
    void thread_Conv_0_weights_V_0_0_21_we0();
    void thread_Conv_0_weights_V_0_0_22_address0();
    void thread_Conv_0_weights_V_0_0_22_ce0();
    void thread_Conv_0_weights_V_0_0_22_d0();
    void thread_Conv_0_weights_V_0_0_22_we0();
    void thread_Conv_0_weights_V_0_0_23_address0();
    void thread_Conv_0_weights_V_0_0_23_ce0();
    void thread_Conv_0_weights_V_0_0_23_d0();
    void thread_Conv_0_weights_V_0_0_23_we0();
    void thread_Conv_0_weights_V_0_0_24_address0();
    void thread_Conv_0_weights_V_0_0_24_ce0();
    void thread_Conv_0_weights_V_0_0_24_d0();
    void thread_Conv_0_weights_V_0_0_24_we0();
    void thread_Conv_0_weights_V_0_0_2_address0();
    void thread_Conv_0_weights_V_0_0_2_ce0();
    void thread_Conv_0_weights_V_0_0_2_d0();
    void thread_Conv_0_weights_V_0_0_2_we0();
    void thread_Conv_0_weights_V_0_0_3_address0();
    void thread_Conv_0_weights_V_0_0_3_ce0();
    void thread_Conv_0_weights_V_0_0_3_d0();
    void thread_Conv_0_weights_V_0_0_3_we0();
    void thread_Conv_0_weights_V_0_0_4_address0();
    void thread_Conv_0_weights_V_0_0_4_ce0();
    void thread_Conv_0_weights_V_0_0_4_d0();
    void thread_Conv_0_weights_V_0_0_4_we0();
    void thread_Conv_0_weights_V_0_0_5_address0();
    void thread_Conv_0_weights_V_0_0_5_ce0();
    void thread_Conv_0_weights_V_0_0_5_d0();
    void thread_Conv_0_weights_V_0_0_5_we0();
    void thread_Conv_0_weights_V_0_0_6_address0();
    void thread_Conv_0_weights_V_0_0_6_ce0();
    void thread_Conv_0_weights_V_0_0_6_d0();
    void thread_Conv_0_weights_V_0_0_6_we0();
    void thread_Conv_0_weights_V_0_0_7_address0();
    void thread_Conv_0_weights_V_0_0_7_ce0();
    void thread_Conv_0_weights_V_0_0_7_d0();
    void thread_Conv_0_weights_V_0_0_7_we0();
    void thread_Conv_0_weights_V_0_0_8_address0();
    void thread_Conv_0_weights_V_0_0_8_ce0();
    void thread_Conv_0_weights_V_0_0_8_d0();
    void thread_Conv_0_weights_V_0_0_8_we0();
    void thread_Conv_0_weights_V_0_0_9_address0();
    void thread_Conv_0_weights_V_0_0_9_ce0();
    void thread_Conv_0_weights_V_0_0_9_d0();
    void thread_Conv_0_weights_V_0_0_9_we0();
    void thread_Conv_0_weights_V_0_0_address0();
    void thread_Conv_0_weights_V_0_0_ce0();
    void thread_Conv_0_weights_V_0_0_d0();
    void thread_Conv_0_weights_V_0_0_we0();
    void thread_Conv_0_weights_V_0_1_10_address0();
    void thread_Conv_0_weights_V_0_1_10_ce0();
    void thread_Conv_0_weights_V_0_1_10_d0();
    void thread_Conv_0_weights_V_0_1_10_we0();
    void thread_Conv_0_weights_V_0_1_11_address0();
    void thread_Conv_0_weights_V_0_1_11_ce0();
    void thread_Conv_0_weights_V_0_1_11_d0();
    void thread_Conv_0_weights_V_0_1_11_we0();
    void thread_Conv_0_weights_V_0_1_12_address0();
    void thread_Conv_0_weights_V_0_1_12_ce0();
    void thread_Conv_0_weights_V_0_1_12_d0();
    void thread_Conv_0_weights_V_0_1_12_we0();
    void thread_Conv_0_weights_V_0_1_13_address0();
    void thread_Conv_0_weights_V_0_1_13_ce0();
    void thread_Conv_0_weights_V_0_1_13_d0();
    void thread_Conv_0_weights_V_0_1_13_we0();
    void thread_Conv_0_weights_V_0_1_14_address0();
    void thread_Conv_0_weights_V_0_1_14_ce0();
    void thread_Conv_0_weights_V_0_1_14_d0();
    void thread_Conv_0_weights_V_0_1_14_we0();
    void thread_Conv_0_weights_V_0_1_15_address0();
    void thread_Conv_0_weights_V_0_1_15_ce0();
    void thread_Conv_0_weights_V_0_1_15_d0();
    void thread_Conv_0_weights_V_0_1_15_we0();
    void thread_Conv_0_weights_V_0_1_16_address0();
    void thread_Conv_0_weights_V_0_1_16_ce0();
    void thread_Conv_0_weights_V_0_1_16_d0();
    void thread_Conv_0_weights_V_0_1_16_we0();
    void thread_Conv_0_weights_V_0_1_17_address0();
    void thread_Conv_0_weights_V_0_1_17_ce0();
    void thread_Conv_0_weights_V_0_1_17_d0();
    void thread_Conv_0_weights_V_0_1_17_we0();
    void thread_Conv_0_weights_V_0_1_18_address0();
    void thread_Conv_0_weights_V_0_1_18_ce0();
    void thread_Conv_0_weights_V_0_1_18_d0();
    void thread_Conv_0_weights_V_0_1_18_we0();
    void thread_Conv_0_weights_V_0_1_19_address0();
    void thread_Conv_0_weights_V_0_1_19_ce0();
    void thread_Conv_0_weights_V_0_1_19_d0();
    void thread_Conv_0_weights_V_0_1_19_we0();
    void thread_Conv_0_weights_V_0_1_1_address0();
    void thread_Conv_0_weights_V_0_1_1_ce0();
    void thread_Conv_0_weights_V_0_1_1_d0();
    void thread_Conv_0_weights_V_0_1_1_we0();
    void thread_Conv_0_weights_V_0_1_20_address0();
    void thread_Conv_0_weights_V_0_1_20_ce0();
    void thread_Conv_0_weights_V_0_1_20_d0();
    void thread_Conv_0_weights_V_0_1_20_we0();
    void thread_Conv_0_weights_V_0_1_21_address0();
    void thread_Conv_0_weights_V_0_1_21_ce0();
    void thread_Conv_0_weights_V_0_1_21_d0();
    void thread_Conv_0_weights_V_0_1_21_we0();
    void thread_Conv_0_weights_V_0_1_22_address0();
    void thread_Conv_0_weights_V_0_1_22_ce0();
    void thread_Conv_0_weights_V_0_1_22_d0();
    void thread_Conv_0_weights_V_0_1_22_we0();
    void thread_Conv_0_weights_V_0_1_23_address0();
    void thread_Conv_0_weights_V_0_1_23_ce0();
    void thread_Conv_0_weights_V_0_1_23_d0();
    void thread_Conv_0_weights_V_0_1_23_we0();
    void thread_Conv_0_weights_V_0_1_24_address0();
    void thread_Conv_0_weights_V_0_1_24_ce0();
    void thread_Conv_0_weights_V_0_1_24_d0();
    void thread_Conv_0_weights_V_0_1_24_we0();
    void thread_Conv_0_weights_V_0_1_2_address0();
    void thread_Conv_0_weights_V_0_1_2_ce0();
    void thread_Conv_0_weights_V_0_1_2_d0();
    void thread_Conv_0_weights_V_0_1_2_we0();
    void thread_Conv_0_weights_V_0_1_3_address0();
    void thread_Conv_0_weights_V_0_1_3_ce0();
    void thread_Conv_0_weights_V_0_1_3_d0();
    void thread_Conv_0_weights_V_0_1_3_we0();
    void thread_Conv_0_weights_V_0_1_4_address0();
    void thread_Conv_0_weights_V_0_1_4_ce0();
    void thread_Conv_0_weights_V_0_1_4_d0();
    void thread_Conv_0_weights_V_0_1_4_we0();
    void thread_Conv_0_weights_V_0_1_5_address0();
    void thread_Conv_0_weights_V_0_1_5_ce0();
    void thread_Conv_0_weights_V_0_1_5_d0();
    void thread_Conv_0_weights_V_0_1_5_we0();
    void thread_Conv_0_weights_V_0_1_6_address0();
    void thread_Conv_0_weights_V_0_1_6_ce0();
    void thread_Conv_0_weights_V_0_1_6_d0();
    void thread_Conv_0_weights_V_0_1_6_we0();
    void thread_Conv_0_weights_V_0_1_7_address0();
    void thread_Conv_0_weights_V_0_1_7_ce0();
    void thread_Conv_0_weights_V_0_1_7_d0();
    void thread_Conv_0_weights_V_0_1_7_we0();
    void thread_Conv_0_weights_V_0_1_8_address0();
    void thread_Conv_0_weights_V_0_1_8_ce0();
    void thread_Conv_0_weights_V_0_1_8_d0();
    void thread_Conv_0_weights_V_0_1_8_we0();
    void thread_Conv_0_weights_V_0_1_9_address0();
    void thread_Conv_0_weights_V_0_1_9_ce0();
    void thread_Conv_0_weights_V_0_1_9_d0();
    void thread_Conv_0_weights_V_0_1_9_we0();
    void thread_Conv_0_weights_V_0_1_address0();
    void thread_Conv_0_weights_V_0_1_ce0();
    void thread_Conv_0_weights_V_0_1_d0();
    void thread_Conv_0_weights_V_0_1_we0();
    void thread_Conv_0_weights_V_0_2_10_address0();
    void thread_Conv_0_weights_V_0_2_10_ce0();
    void thread_Conv_0_weights_V_0_2_10_d0();
    void thread_Conv_0_weights_V_0_2_10_we0();
    void thread_Conv_0_weights_V_0_2_11_address0();
    void thread_Conv_0_weights_V_0_2_11_ce0();
    void thread_Conv_0_weights_V_0_2_11_d0();
    void thread_Conv_0_weights_V_0_2_11_we0();
    void thread_Conv_0_weights_V_0_2_12_address0();
    void thread_Conv_0_weights_V_0_2_12_ce0();
    void thread_Conv_0_weights_V_0_2_12_d0();
    void thread_Conv_0_weights_V_0_2_12_we0();
    void thread_Conv_0_weights_V_0_2_13_address0();
    void thread_Conv_0_weights_V_0_2_13_ce0();
    void thread_Conv_0_weights_V_0_2_13_d0();
    void thread_Conv_0_weights_V_0_2_13_we0();
    void thread_Conv_0_weights_V_0_2_14_address0();
    void thread_Conv_0_weights_V_0_2_14_ce0();
    void thread_Conv_0_weights_V_0_2_14_d0();
    void thread_Conv_0_weights_V_0_2_14_we0();
    void thread_Conv_0_weights_V_0_2_15_address0();
    void thread_Conv_0_weights_V_0_2_15_ce0();
    void thread_Conv_0_weights_V_0_2_15_d0();
    void thread_Conv_0_weights_V_0_2_15_we0();
    void thread_Conv_0_weights_V_0_2_16_address0();
    void thread_Conv_0_weights_V_0_2_16_ce0();
    void thread_Conv_0_weights_V_0_2_16_d0();
    void thread_Conv_0_weights_V_0_2_16_we0();
    void thread_Conv_0_weights_V_0_2_17_address0();
    void thread_Conv_0_weights_V_0_2_17_ce0();
    void thread_Conv_0_weights_V_0_2_17_d0();
    void thread_Conv_0_weights_V_0_2_17_we0();
    void thread_Conv_0_weights_V_0_2_18_address0();
    void thread_Conv_0_weights_V_0_2_18_ce0();
    void thread_Conv_0_weights_V_0_2_18_d0();
    void thread_Conv_0_weights_V_0_2_18_we0();
    void thread_Conv_0_weights_V_0_2_19_address0();
    void thread_Conv_0_weights_V_0_2_19_ce0();
    void thread_Conv_0_weights_V_0_2_19_d0();
    void thread_Conv_0_weights_V_0_2_19_we0();
    void thread_Conv_0_weights_V_0_2_1_address0();
    void thread_Conv_0_weights_V_0_2_1_ce0();
    void thread_Conv_0_weights_V_0_2_1_d0();
    void thread_Conv_0_weights_V_0_2_1_we0();
    void thread_Conv_0_weights_V_0_2_20_address0();
    void thread_Conv_0_weights_V_0_2_20_ce0();
    void thread_Conv_0_weights_V_0_2_20_d0();
    void thread_Conv_0_weights_V_0_2_20_we0();
    void thread_Conv_0_weights_V_0_2_21_address0();
    void thread_Conv_0_weights_V_0_2_21_ce0();
    void thread_Conv_0_weights_V_0_2_21_d0();
    void thread_Conv_0_weights_V_0_2_21_we0();
    void thread_Conv_0_weights_V_0_2_22_address0();
    void thread_Conv_0_weights_V_0_2_22_ce0();
    void thread_Conv_0_weights_V_0_2_22_d0();
    void thread_Conv_0_weights_V_0_2_22_we0();
    void thread_Conv_0_weights_V_0_2_23_address0();
    void thread_Conv_0_weights_V_0_2_23_ce0();
    void thread_Conv_0_weights_V_0_2_23_d0();
    void thread_Conv_0_weights_V_0_2_23_we0();
    void thread_Conv_0_weights_V_0_2_24_address0();
    void thread_Conv_0_weights_V_0_2_24_ce0();
    void thread_Conv_0_weights_V_0_2_24_d0();
    void thread_Conv_0_weights_V_0_2_24_we0();
    void thread_Conv_0_weights_V_0_2_2_address0();
    void thread_Conv_0_weights_V_0_2_2_ce0();
    void thread_Conv_0_weights_V_0_2_2_d0();
    void thread_Conv_0_weights_V_0_2_2_we0();
    void thread_Conv_0_weights_V_0_2_3_address0();
    void thread_Conv_0_weights_V_0_2_3_ce0();
    void thread_Conv_0_weights_V_0_2_3_d0();
    void thread_Conv_0_weights_V_0_2_3_we0();
    void thread_Conv_0_weights_V_0_2_4_address0();
    void thread_Conv_0_weights_V_0_2_4_ce0();
    void thread_Conv_0_weights_V_0_2_4_d0();
    void thread_Conv_0_weights_V_0_2_4_we0();
    void thread_Conv_0_weights_V_0_2_5_address0();
    void thread_Conv_0_weights_V_0_2_5_ce0();
    void thread_Conv_0_weights_V_0_2_5_d0();
    void thread_Conv_0_weights_V_0_2_5_we0();
    void thread_Conv_0_weights_V_0_2_6_address0();
    void thread_Conv_0_weights_V_0_2_6_ce0();
    void thread_Conv_0_weights_V_0_2_6_d0();
    void thread_Conv_0_weights_V_0_2_6_we0();
    void thread_Conv_0_weights_V_0_2_7_address0();
    void thread_Conv_0_weights_V_0_2_7_ce0();
    void thread_Conv_0_weights_V_0_2_7_d0();
    void thread_Conv_0_weights_V_0_2_7_we0();
    void thread_Conv_0_weights_V_0_2_8_address0();
    void thread_Conv_0_weights_V_0_2_8_ce0();
    void thread_Conv_0_weights_V_0_2_8_d0();
    void thread_Conv_0_weights_V_0_2_8_we0();
    void thread_Conv_0_weights_V_0_2_9_address0();
    void thread_Conv_0_weights_V_0_2_9_ce0();
    void thread_Conv_0_weights_V_0_2_9_d0();
    void thread_Conv_0_weights_V_0_2_9_we0();
    void thread_Conv_0_weights_V_0_2_address0();
    void thread_Conv_0_weights_V_0_2_ce0();
    void thread_Conv_0_weights_V_0_2_d0();
    void thread_Conv_0_weights_V_0_2_we0();
    void thread_Conv_0_weights_V_0_3_10_address0();
    void thread_Conv_0_weights_V_0_3_10_ce0();
    void thread_Conv_0_weights_V_0_3_10_d0();
    void thread_Conv_0_weights_V_0_3_10_we0();
    void thread_Conv_0_weights_V_0_3_11_address0();
    void thread_Conv_0_weights_V_0_3_11_ce0();
    void thread_Conv_0_weights_V_0_3_11_d0();
    void thread_Conv_0_weights_V_0_3_11_we0();
    void thread_Conv_0_weights_V_0_3_12_address0();
    void thread_Conv_0_weights_V_0_3_12_ce0();
    void thread_Conv_0_weights_V_0_3_12_d0();
    void thread_Conv_0_weights_V_0_3_12_we0();
    void thread_Conv_0_weights_V_0_3_13_address0();
    void thread_Conv_0_weights_V_0_3_13_ce0();
    void thread_Conv_0_weights_V_0_3_13_d0();
    void thread_Conv_0_weights_V_0_3_13_we0();
    void thread_Conv_0_weights_V_0_3_14_address0();
    void thread_Conv_0_weights_V_0_3_14_ce0();
    void thread_Conv_0_weights_V_0_3_14_d0();
    void thread_Conv_0_weights_V_0_3_14_we0();
    void thread_Conv_0_weights_V_0_3_15_address0();
    void thread_Conv_0_weights_V_0_3_15_ce0();
    void thread_Conv_0_weights_V_0_3_15_d0();
    void thread_Conv_0_weights_V_0_3_15_we0();
    void thread_Conv_0_weights_V_0_3_16_address0();
    void thread_Conv_0_weights_V_0_3_16_ce0();
    void thread_Conv_0_weights_V_0_3_16_d0();
    void thread_Conv_0_weights_V_0_3_16_we0();
    void thread_Conv_0_weights_V_0_3_17_address0();
    void thread_Conv_0_weights_V_0_3_17_ce0();
    void thread_Conv_0_weights_V_0_3_17_d0();
    void thread_Conv_0_weights_V_0_3_17_we0();
    void thread_Conv_0_weights_V_0_3_18_address0();
    void thread_Conv_0_weights_V_0_3_18_ce0();
    void thread_Conv_0_weights_V_0_3_18_d0();
    void thread_Conv_0_weights_V_0_3_18_we0();
    void thread_Conv_0_weights_V_0_3_19_address0();
    void thread_Conv_0_weights_V_0_3_19_ce0();
    void thread_Conv_0_weights_V_0_3_19_d0();
    void thread_Conv_0_weights_V_0_3_19_we0();
    void thread_Conv_0_weights_V_0_3_1_address0();
    void thread_Conv_0_weights_V_0_3_1_ce0();
    void thread_Conv_0_weights_V_0_3_1_d0();
    void thread_Conv_0_weights_V_0_3_1_we0();
    void thread_Conv_0_weights_V_0_3_20_address0();
    void thread_Conv_0_weights_V_0_3_20_ce0();
    void thread_Conv_0_weights_V_0_3_20_d0();
    void thread_Conv_0_weights_V_0_3_20_we0();
    void thread_Conv_0_weights_V_0_3_21_address0();
    void thread_Conv_0_weights_V_0_3_21_ce0();
    void thread_Conv_0_weights_V_0_3_21_d0();
    void thread_Conv_0_weights_V_0_3_21_we0();
    void thread_Conv_0_weights_V_0_3_22_address0();
    void thread_Conv_0_weights_V_0_3_22_ce0();
    void thread_Conv_0_weights_V_0_3_22_d0();
    void thread_Conv_0_weights_V_0_3_22_we0();
    void thread_Conv_0_weights_V_0_3_23_address0();
    void thread_Conv_0_weights_V_0_3_23_ce0();
    void thread_Conv_0_weights_V_0_3_23_d0();
    void thread_Conv_0_weights_V_0_3_23_we0();
    void thread_Conv_0_weights_V_0_3_24_address0();
    void thread_Conv_0_weights_V_0_3_24_ce0();
    void thread_Conv_0_weights_V_0_3_24_d0();
    void thread_Conv_0_weights_V_0_3_24_we0();
    void thread_Conv_0_weights_V_0_3_2_address0();
    void thread_Conv_0_weights_V_0_3_2_ce0();
    void thread_Conv_0_weights_V_0_3_2_d0();
    void thread_Conv_0_weights_V_0_3_2_we0();
    void thread_Conv_0_weights_V_0_3_3_address0();
    void thread_Conv_0_weights_V_0_3_3_ce0();
    void thread_Conv_0_weights_V_0_3_3_d0();
    void thread_Conv_0_weights_V_0_3_3_we0();
    void thread_Conv_0_weights_V_0_3_4_address0();
    void thread_Conv_0_weights_V_0_3_4_ce0();
    void thread_Conv_0_weights_V_0_3_4_d0();
    void thread_Conv_0_weights_V_0_3_4_we0();
    void thread_Conv_0_weights_V_0_3_5_address0();
    void thread_Conv_0_weights_V_0_3_5_ce0();
    void thread_Conv_0_weights_V_0_3_5_d0();
    void thread_Conv_0_weights_V_0_3_5_we0();
    void thread_Conv_0_weights_V_0_3_6_address0();
    void thread_Conv_0_weights_V_0_3_6_ce0();
    void thread_Conv_0_weights_V_0_3_6_d0();
    void thread_Conv_0_weights_V_0_3_6_we0();
    void thread_Conv_0_weights_V_0_3_7_address0();
    void thread_Conv_0_weights_V_0_3_7_ce0();
    void thread_Conv_0_weights_V_0_3_7_d0();
    void thread_Conv_0_weights_V_0_3_7_we0();
    void thread_Conv_0_weights_V_0_3_8_address0();
    void thread_Conv_0_weights_V_0_3_8_ce0();
    void thread_Conv_0_weights_V_0_3_8_d0();
    void thread_Conv_0_weights_V_0_3_8_we0();
    void thread_Conv_0_weights_V_0_3_9_address0();
    void thread_Conv_0_weights_V_0_3_9_ce0();
    void thread_Conv_0_weights_V_0_3_9_d0();
    void thread_Conv_0_weights_V_0_3_9_we0();
    void thread_Conv_0_weights_V_0_3_address0();
    void thread_Conv_0_weights_V_0_3_ce0();
    void thread_Conv_0_weights_V_0_3_d0();
    void thread_Conv_0_weights_V_0_3_we0();
    void thread_add_ln700_fu_1680_p2();
    void thread_and_ln891_1_fu_1718_p2();
    void thread_and_ln891_2_fu_1746_p2();
    void thread_and_ln891_fu_1704_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state5();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_loops_0_0_0_0_0_i_phi_fu_1613_p4();
    void thread_ap_phi_mux_loops_0_0_0_1_0_i_phi_fu_1601_p4();
    void thread_ap_phi_mux_loops_0_0_1_0_i_phi_fu_1589_p4();
    void thread_ap_ready();
    void thread_i_fu_1638_p2();
    void thread_icmp_ln61_fu_1632_p2();
    void thread_icmp_ln891_1_fu_1674_p2();
    void thread_icmp_ln891_fu_1662_p2();
    void thread_in_V_V_blk_n();
    void thread_in_V_V_read();
    void thread_loops_impl_next_ne_1_fu_1668_p2();
    void thread_loops_impl_next_ne_2_fu_1698_p2();
    void thread_loops_impl_next_ne_3_fu_1774_p3();
    void thread_loops_impl_next_ne_4_fu_1798_p3();
    void thread_loops_impl_next_ne_fu_1656_p2();
    void thread_or_ln891_1_fu_1806_p2();
    void thread_or_ln891_fu_1760_p2();
    void thread_select_ln206_fu_1686_p3();
    void thread_select_ln891_1_fu_1752_p3();
    void thread_select_ln891_2_fu_1766_p3();
    void thread_select_ln891_4_fu_1782_p3();
    void thread_select_ln891_5_fu_1790_p3();
    void thread_select_ln891_7_fu_1812_p3();
    void thread_select_ln891_fu_1724_p3();
    void thread_tmp_1_fu_1710_p3();
    void thread_tmp_2_fu_1732_p3();
    void thread_tmp_fu_1648_p3();
    void thread_trunc_ln203_fu_1644_p1();
    void thread_xor_ln891_fu_1740_p2();
    void thread_zext_ln206_fu_1694_p1();
    void thread_zext_ln75_fu_1820_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
