#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* ISR_1 */
ISR_1__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ISR_1__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ISR_1__INTC_MASK EQU 0x20000
ISR_1__INTC_NUMBER EQU 17
ISR_1__INTC_PRIOR_MASK EQU 0xC000
ISR_1__INTC_PRIOR_NUM EQU 3
ISR_1__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
ISR_1__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ISR_1__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* PWM_1_cy_m0s8_tcpwm_1 */
PWM_1_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
PWM_1_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
PWM_1_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
PWM_1_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
PWM_1_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
PWM_1_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
PWM_1_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
PWM_1_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
PWM_1_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
PWM_1_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
PWM_1_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
PWM_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
PWM_1_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
PWM_1_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
PWM_1_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

/* Clock_1 */
Clock_1__DIVIDER_MASK EQU 0x0000FFFF
Clock_1__ENABLE EQU CYREG_CLK_DIVIDER_C00
Clock_1__ENABLE_MASK EQU 0x80000000
Clock_1__MASK EQU 0x80000000
Clock_1__REGISTER EQU CYREG_CLK_DIVIDER_C00

/* Clock_2 */
Clock_2__DIVIDER_MASK EQU 0x0000FFFF
Clock_2__ENABLE EQU CYREG_CLK_DIVIDER_A01
Clock_2__ENABLE_MASK EQU 0x80000000
Clock_2__MASK EQU 0x80000000
Clock_2__REGISTER EQU CYREG_CLK_DIVIDER_A01

/* Timer_1_cy_m0s8_tcpwm_1 */
Timer_1_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT1_CC
Timer_1_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT1_CC_BUFF
Timer_1_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT1_COUNTER
Timer_1_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT1_CTRL
Timer_1_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT1_INTR
Timer_1_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT1_INTR_MASK
Timer_1_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT1_INTR_MASKED
Timer_1_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT1_INTR_SET
Timer_1_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT1_PERIOD
Timer_1_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT1_PERIOD_BUFF
Timer_1_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT1_STATUS
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x02
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 1
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x200
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 9
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x2000000
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 25
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x20000
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 17
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x02
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 1
Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x02
Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 1
Timer_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 1
Timer_1_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT1_TR_CTRL0
Timer_1_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT1_TR_CTRL1
Timer_1_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT1_TR_CTRL2

/* CapSense_Cmod */
CapSense_Cmod__0__DM__MASK EQU 0x1C0
CapSense_Cmod__0__DM__SHIFT EQU 6
CapSense_Cmod__0__DR EQU CYREG_PRT4_DR
CapSense_Cmod__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
CapSense_Cmod__0__HSIOM_MASK EQU 0x00000F00
CapSense_Cmod__0__HSIOM_SHIFT EQU 8
CapSense_Cmod__0__INTCFG EQU CYREG_PRT4_INTCFG
CapSense_Cmod__0__INTSTAT EQU CYREG_PRT4_INTSTAT
CapSense_Cmod__0__MASK EQU 0x04
CapSense_Cmod__0__PC EQU CYREG_PRT4_PC
CapSense_Cmod__0__PC2 EQU CYREG_PRT4_PC2
CapSense_Cmod__0__PORT EQU 4
CapSense_Cmod__0__PS EQU CYREG_PRT4_PS
CapSense_Cmod__0__SHIFT EQU 2
CapSense_Cmod__Cmod__DM__MASK EQU 0x1C0
CapSense_Cmod__Cmod__DM__SHIFT EQU 6
CapSense_Cmod__Cmod__DR EQU CYREG_PRT4_DR
CapSense_Cmod__Cmod__INTCFG EQU CYREG_PRT4_INTCFG
CapSense_Cmod__Cmod__INTSTAT EQU CYREG_PRT4_INTSTAT
CapSense_Cmod__Cmod__MASK EQU 0x04
CapSense_Cmod__Cmod__PC EQU CYREG_PRT4_PC
CapSense_Cmod__Cmod__PC2 EQU CYREG_PRT4_PC2
CapSense_Cmod__Cmod__PORT EQU 4
CapSense_Cmod__Cmod__PS EQU CYREG_PRT4_PS
CapSense_Cmod__Cmod__SHIFT EQU 2
CapSense_Cmod__DR EQU CYREG_PRT4_DR
CapSense_Cmod__INTCFG EQU CYREG_PRT4_INTCFG
CapSense_Cmod__INTSTAT EQU CYREG_PRT4_INTSTAT
CapSense_Cmod__MASK EQU 0x04
CapSense_Cmod__PC EQU CYREG_PRT4_PC
CapSense_Cmod__PC2 EQU CYREG_PRT4_PC2
CapSense_Cmod__PORT EQU 4
CapSense_Cmod__PS EQU CYREG_PRT4_PS
CapSense_Cmod__SHIFT EQU 2

/* CapSense_CSD_FFB */
CapSense_CSD_FFB__CSD_CONFIG EQU CYREG_CSD_CONFIG
CapSense_CSD_FFB__CSD_COUNTER EQU CYREG_CSD_COUNTER
CapSense_CSD_FFB__CSD_ID EQU CYREG_CSD_ID
CapSense_CSD_FFB__CSD_INTR EQU CYREG_CSD_INTR
CapSense_CSD_FFB__CSD_INTR_SET EQU CYREG_CSD_INTR_SET
CapSense_CSD_FFB__CSD_NUMBER EQU 0
CapSense_CSD_FFB__CSD_STATUS EQU CYREG_CSD_STATUS

/* CapSense_IDAC1_cy_psoc4_idac */
CapSense_IDAC1_cy_psoc4_idac__CONTROL EQU CYREG_CSD_CONFIG
CapSense_IDAC1_cy_psoc4_idac__CSD_IDAC EQU CYREG_CSD_IDAC
CapSense_IDAC1_cy_psoc4_idac__CSD_IDAC_SHIFT EQU 0
CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM1 EQU CYREG_CSD_TRIM1
CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM1_SHIFT EQU 0
CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM2 EQU CYREG_CSD_TRIM2
CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM2_SHIFT EQU 0
CapSense_IDAC1_cy_psoc4_idac__IDAC_NUMBER EQU 1
CapSense_IDAC1_cy_psoc4_idac__POLARITY EQU CYREG_CSD_CONFIG
CapSense_IDAC1_cy_psoc4_idac__POLARITY_SHIFT EQU 16

/* CapSense_IDAC2_cy_psoc4_idac */
CapSense_IDAC2_cy_psoc4_idac__CONTROL EQU CYREG_CSD_CONFIG
CapSense_IDAC2_cy_psoc4_idac__CSD_IDAC EQU CYREG_CSD_IDAC
CapSense_IDAC2_cy_psoc4_idac__CSD_IDAC_SHIFT EQU 16
CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM1 EQU CYREG_CSD_TRIM1
CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM1_SHIFT EQU 4
CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM2 EQU CYREG_CSD_TRIM2
CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM2_SHIFT EQU 4
CapSense_IDAC2_cy_psoc4_idac__IDAC_NUMBER EQU 2
CapSense_IDAC2_cy_psoc4_idac__POLARITY EQU CYREG_CSD_CONFIG
CapSense_IDAC2_cy_psoc4_idac__POLARITY_SHIFT EQU 17

/* CapSense_ISR */
CapSense_ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
CapSense_ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
CapSense_ISR__INTC_MASK EQU 0x8000
CapSense_ISR__INTC_NUMBER EQU 15
CapSense_ISR__INTC_PRIOR_MASK EQU 0xC0000000
CapSense_ISR__INTC_PRIOR_NUM EQU 3
CapSense_ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
CapSense_ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
CapSense_ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* CapSense_SampleClk */
CapSense_SampleClk__DIVIDER_MASK EQU 0x0000FFFF
CapSense_SampleClk__ENABLE EQU CYREG_CLK_DIVIDER_A00
CapSense_SampleClk__ENABLE_MASK EQU 0x80000000
CapSense_SampleClk__MASK EQU 0x80000000
CapSense_SampleClk__REGISTER EQU CYREG_CLK_DIVIDER_A00

/* CapSense_SenseClk */
CapSense_SenseClk__DIVIDER_MASK EQU 0x0000FFFF
CapSense_SenseClk__ENABLE EQU CYREG_CLK_DIVIDER_B00
CapSense_SenseClk__ENABLE_MASK EQU 0x80000000
CapSense_SenseClk__MASK EQU 0x80000000
CapSense_SenseClk__REGISTER EQU CYREG_CLK_DIVIDER_B00

/* CapSense_Sns */
CapSense_Sns__0__DM__MASK EQU 0xE00000
CapSense_Sns__0__DM__SHIFT EQU 21
CapSense_Sns__0__DR EQU CYREG_PRT3_DR
CapSense_Sns__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
CapSense_Sns__0__HSIOM_MASK EQU 0xF0000000
CapSense_Sns__0__HSIOM_SHIFT EQU 28
CapSense_Sns__0__INTCFG EQU CYREG_PRT3_INTCFG
CapSense_Sns__0__INTSTAT EQU CYREG_PRT3_INTSTAT
CapSense_Sns__0__MASK EQU 0x80
CapSense_Sns__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
CapSense_Sns__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
CapSense_Sns__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
CapSense_Sns__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
CapSense_Sns__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
CapSense_Sns__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
CapSense_Sns__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
CapSense_Sns__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
CapSense_Sns__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
CapSense_Sns__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
CapSense_Sns__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
CapSense_Sns__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
CapSense_Sns__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
CapSense_Sns__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
CapSense_Sns__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
CapSense_Sns__0__PC EQU CYREG_PRT3_PC
CapSense_Sns__0__PC2 EQU CYREG_PRT3_PC2
CapSense_Sns__0__PORT EQU 3
CapSense_Sns__0__PS EQU CYREG_PRT3_PS
CapSense_Sns__0__SHIFT EQU 7
CapSense_Sns__1__DM__MASK EQU 0x7000
CapSense_Sns__1__DM__SHIFT EQU 12
CapSense_Sns__1__DR EQU CYREG_PRT2_DR
CapSense_Sns__1__HSIOM EQU CYREG_HSIOM_PORT_SEL2
CapSense_Sns__1__HSIOM_MASK EQU 0x000F0000
CapSense_Sns__1__HSIOM_SHIFT EQU 16
CapSense_Sns__1__INTCFG EQU CYREG_PRT2_INTCFG
CapSense_Sns__1__INTSTAT EQU CYREG_PRT2_INTSTAT
CapSense_Sns__1__MASK EQU 0x10
CapSense_Sns__1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CapSense_Sns__1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CapSense_Sns__1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CapSense_Sns__1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CapSense_Sns__1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CapSense_Sns__1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CapSense_Sns__1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CapSense_Sns__1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CapSense_Sns__1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CapSense_Sns__1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CapSense_Sns__1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CapSense_Sns__1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CapSense_Sns__1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CapSense_Sns__1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CapSense_Sns__1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CapSense_Sns__1__PC EQU CYREG_PRT2_PC
CapSense_Sns__1__PC2 EQU CYREG_PRT2_PC2
CapSense_Sns__1__PORT EQU 2
CapSense_Sns__1__PS EQU CYREG_PRT2_PS
CapSense_Sns__1__SHIFT EQU 4
CapSense_Sns__2__DM__MASK EQU 0xE00000
CapSense_Sns__2__DM__SHIFT EQU 21
CapSense_Sns__2__DR EQU CYREG_PRT2_DR
CapSense_Sns__2__HSIOM EQU CYREG_HSIOM_PORT_SEL2
CapSense_Sns__2__HSIOM_MASK EQU 0xF0000000
CapSense_Sns__2__HSIOM_SHIFT EQU 28
CapSense_Sns__2__INTCFG EQU CYREG_PRT2_INTCFG
CapSense_Sns__2__INTSTAT EQU CYREG_PRT2_INTSTAT
CapSense_Sns__2__MASK EQU 0x80
CapSense_Sns__2__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CapSense_Sns__2__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CapSense_Sns__2__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CapSense_Sns__2__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CapSense_Sns__2__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CapSense_Sns__2__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CapSense_Sns__2__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CapSense_Sns__2__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CapSense_Sns__2__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CapSense_Sns__2__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CapSense_Sns__2__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CapSense_Sns__2__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CapSense_Sns__2__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CapSense_Sns__2__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CapSense_Sns__2__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CapSense_Sns__2__PC EQU CYREG_PRT2_PC
CapSense_Sns__2__PC2 EQU CYREG_PRT2_PC2
CapSense_Sns__2__PORT EQU 2
CapSense_Sns__2__PS EQU CYREG_PRT2_PS
CapSense_Sns__2__SHIFT EQU 7
CapSense_Sns__3__DM__MASK EQU 0x1C0
CapSense_Sns__3__DM__SHIFT EQU 6
CapSense_Sns__3__DR EQU CYREG_PRT2_DR
CapSense_Sns__3__HSIOM EQU CYREG_HSIOM_PORT_SEL2
CapSense_Sns__3__HSIOM_MASK EQU 0x00000F00
CapSense_Sns__3__HSIOM_SHIFT EQU 8
CapSense_Sns__3__INTCFG EQU CYREG_PRT2_INTCFG
CapSense_Sns__3__INTSTAT EQU CYREG_PRT2_INTSTAT
CapSense_Sns__3__MASK EQU 0x04
CapSense_Sns__3__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CapSense_Sns__3__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CapSense_Sns__3__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CapSense_Sns__3__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CapSense_Sns__3__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CapSense_Sns__3__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CapSense_Sns__3__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CapSense_Sns__3__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CapSense_Sns__3__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CapSense_Sns__3__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CapSense_Sns__3__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CapSense_Sns__3__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CapSense_Sns__3__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CapSense_Sns__3__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CapSense_Sns__3__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CapSense_Sns__3__PC EQU CYREG_PRT2_PC
CapSense_Sns__3__PC2 EQU CYREG_PRT2_PC2
CapSense_Sns__3__PORT EQU 2
CapSense_Sns__3__PS EQU CYREG_PRT2_PS
CapSense_Sns__3__SHIFT EQU 2
CapSense_Sns__4__DM__MASK EQU 0x7000
CapSense_Sns__4__DM__SHIFT EQU 12
CapSense_Sns__4__DR EQU CYREG_PRT1_DR
CapSense_Sns__4__HSIOM EQU CYREG_HSIOM_PORT_SEL1
CapSense_Sns__4__HSIOM_MASK EQU 0x000F0000
CapSense_Sns__4__HSIOM_SHIFT EQU 16
CapSense_Sns__4__INTCFG EQU CYREG_PRT1_INTCFG
CapSense_Sns__4__INTSTAT EQU CYREG_PRT1_INTSTAT
CapSense_Sns__4__MASK EQU 0x10
CapSense_Sns__4__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CapSense_Sns__4__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CapSense_Sns__4__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CapSense_Sns__4__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CapSense_Sns__4__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CapSense_Sns__4__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CapSense_Sns__4__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CapSense_Sns__4__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CapSense_Sns__4__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CapSense_Sns__4__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CapSense_Sns__4__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CapSense_Sns__4__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CapSense_Sns__4__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CapSense_Sns__4__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CapSense_Sns__4__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CapSense_Sns__4__PC EQU CYREG_PRT1_PC
CapSense_Sns__4__PC2 EQU CYREG_PRT1_PC2
CapSense_Sns__4__PORT EQU 1
CapSense_Sns__4__PS EQU CYREG_PRT1_PS
CapSense_Sns__4__SHIFT EQU 4
CapSense_Sns__LinearSlider0_e0__LS__DM__MASK EQU 0xE00000
CapSense_Sns__LinearSlider0_e0__LS__DM__SHIFT EQU 21
CapSense_Sns__LinearSlider0_e0__LS__DR EQU CYREG_PRT3_DR
CapSense_Sns__LinearSlider0_e0__LS__INTCFG EQU CYREG_PRT3_INTCFG
CapSense_Sns__LinearSlider0_e0__LS__INTSTAT EQU CYREG_PRT3_INTSTAT
CapSense_Sns__LinearSlider0_e0__LS__MASK EQU 0x80
CapSense_Sns__LinearSlider0_e0__LS__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
CapSense_Sns__LinearSlider0_e0__LS__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
CapSense_Sns__LinearSlider0_e0__LS__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
CapSense_Sns__LinearSlider0_e0__LS__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
CapSense_Sns__LinearSlider0_e0__LS__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
CapSense_Sns__LinearSlider0_e0__LS__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
CapSense_Sns__LinearSlider0_e0__LS__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
CapSense_Sns__LinearSlider0_e0__LS__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
CapSense_Sns__LinearSlider0_e0__LS__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
CapSense_Sns__LinearSlider0_e0__LS__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
CapSense_Sns__LinearSlider0_e0__LS__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
CapSense_Sns__LinearSlider0_e0__LS__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
CapSense_Sns__LinearSlider0_e0__LS__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
CapSense_Sns__LinearSlider0_e0__LS__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
CapSense_Sns__LinearSlider0_e0__LS__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
CapSense_Sns__LinearSlider0_e0__LS__PC EQU CYREG_PRT3_PC
CapSense_Sns__LinearSlider0_e0__LS__PC2 EQU CYREG_PRT3_PC2
CapSense_Sns__LinearSlider0_e0__LS__PORT EQU 3
CapSense_Sns__LinearSlider0_e0__LS__PS EQU CYREG_PRT3_PS
CapSense_Sns__LinearSlider0_e0__LS__SHIFT EQU 7
CapSense_Sns__LinearSlider0_e1__LS__DM__MASK EQU 0x7000
CapSense_Sns__LinearSlider0_e1__LS__DM__SHIFT EQU 12
CapSense_Sns__LinearSlider0_e1__LS__DR EQU CYREG_PRT2_DR
CapSense_Sns__LinearSlider0_e1__LS__INTCFG EQU CYREG_PRT2_INTCFG
CapSense_Sns__LinearSlider0_e1__LS__INTSTAT EQU CYREG_PRT2_INTSTAT
CapSense_Sns__LinearSlider0_e1__LS__MASK EQU 0x10
CapSense_Sns__LinearSlider0_e1__LS__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CapSense_Sns__LinearSlider0_e1__LS__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CapSense_Sns__LinearSlider0_e1__LS__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CapSense_Sns__LinearSlider0_e1__LS__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CapSense_Sns__LinearSlider0_e1__LS__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CapSense_Sns__LinearSlider0_e1__LS__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CapSense_Sns__LinearSlider0_e1__LS__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CapSense_Sns__LinearSlider0_e1__LS__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CapSense_Sns__LinearSlider0_e1__LS__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CapSense_Sns__LinearSlider0_e1__LS__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CapSense_Sns__LinearSlider0_e1__LS__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CapSense_Sns__LinearSlider0_e1__LS__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CapSense_Sns__LinearSlider0_e1__LS__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CapSense_Sns__LinearSlider0_e1__LS__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CapSense_Sns__LinearSlider0_e1__LS__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CapSense_Sns__LinearSlider0_e1__LS__PC EQU CYREG_PRT2_PC
CapSense_Sns__LinearSlider0_e1__LS__PC2 EQU CYREG_PRT2_PC2
CapSense_Sns__LinearSlider0_e1__LS__PORT EQU 2
CapSense_Sns__LinearSlider0_e1__LS__PS EQU CYREG_PRT2_PS
CapSense_Sns__LinearSlider0_e1__LS__SHIFT EQU 4
CapSense_Sns__LinearSlider0_e2__LS__DM__MASK EQU 0xE00000
CapSense_Sns__LinearSlider0_e2__LS__DM__SHIFT EQU 21
CapSense_Sns__LinearSlider0_e2__LS__DR EQU CYREG_PRT2_DR
CapSense_Sns__LinearSlider0_e2__LS__INTCFG EQU CYREG_PRT2_INTCFG
CapSense_Sns__LinearSlider0_e2__LS__INTSTAT EQU CYREG_PRT2_INTSTAT
CapSense_Sns__LinearSlider0_e2__LS__MASK EQU 0x80
CapSense_Sns__LinearSlider0_e2__LS__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CapSense_Sns__LinearSlider0_e2__LS__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CapSense_Sns__LinearSlider0_e2__LS__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CapSense_Sns__LinearSlider0_e2__LS__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CapSense_Sns__LinearSlider0_e2__LS__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CapSense_Sns__LinearSlider0_e2__LS__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CapSense_Sns__LinearSlider0_e2__LS__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CapSense_Sns__LinearSlider0_e2__LS__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CapSense_Sns__LinearSlider0_e2__LS__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CapSense_Sns__LinearSlider0_e2__LS__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CapSense_Sns__LinearSlider0_e2__LS__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CapSense_Sns__LinearSlider0_e2__LS__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CapSense_Sns__LinearSlider0_e2__LS__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CapSense_Sns__LinearSlider0_e2__LS__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CapSense_Sns__LinearSlider0_e2__LS__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CapSense_Sns__LinearSlider0_e2__LS__PC EQU CYREG_PRT2_PC
CapSense_Sns__LinearSlider0_e2__LS__PC2 EQU CYREG_PRT2_PC2
CapSense_Sns__LinearSlider0_e2__LS__PORT EQU 2
CapSense_Sns__LinearSlider0_e2__LS__PS EQU CYREG_PRT2_PS
CapSense_Sns__LinearSlider0_e2__LS__SHIFT EQU 7
CapSense_Sns__LinearSlider0_e3__LS__DM__MASK EQU 0x1C0
CapSense_Sns__LinearSlider0_e3__LS__DM__SHIFT EQU 6
CapSense_Sns__LinearSlider0_e3__LS__DR EQU CYREG_PRT2_DR
CapSense_Sns__LinearSlider0_e3__LS__INTCFG EQU CYREG_PRT2_INTCFG
CapSense_Sns__LinearSlider0_e3__LS__INTSTAT EQU CYREG_PRT2_INTSTAT
CapSense_Sns__LinearSlider0_e3__LS__MASK EQU 0x04
CapSense_Sns__LinearSlider0_e3__LS__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
CapSense_Sns__LinearSlider0_e3__LS__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
CapSense_Sns__LinearSlider0_e3__LS__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
CapSense_Sns__LinearSlider0_e3__LS__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
CapSense_Sns__LinearSlider0_e3__LS__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
CapSense_Sns__LinearSlider0_e3__LS__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
CapSense_Sns__LinearSlider0_e3__LS__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
CapSense_Sns__LinearSlider0_e3__LS__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
CapSense_Sns__LinearSlider0_e3__LS__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
CapSense_Sns__LinearSlider0_e3__LS__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
CapSense_Sns__LinearSlider0_e3__LS__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
CapSense_Sns__LinearSlider0_e3__LS__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
CapSense_Sns__LinearSlider0_e3__LS__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
CapSense_Sns__LinearSlider0_e3__LS__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
CapSense_Sns__LinearSlider0_e3__LS__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
CapSense_Sns__LinearSlider0_e3__LS__PC EQU CYREG_PRT2_PC
CapSense_Sns__LinearSlider0_e3__LS__PC2 EQU CYREG_PRT2_PC2
CapSense_Sns__LinearSlider0_e3__LS__PORT EQU 2
CapSense_Sns__LinearSlider0_e3__LS__PS EQU CYREG_PRT2_PS
CapSense_Sns__LinearSlider0_e3__LS__SHIFT EQU 2
CapSense_Sns__LinearSlider0_e4__LS__DM__MASK EQU 0x7000
CapSense_Sns__LinearSlider0_e4__LS__DM__SHIFT EQU 12
CapSense_Sns__LinearSlider0_e4__LS__DR EQU CYREG_PRT1_DR
CapSense_Sns__LinearSlider0_e4__LS__INTCFG EQU CYREG_PRT1_INTCFG
CapSense_Sns__LinearSlider0_e4__LS__INTSTAT EQU CYREG_PRT1_INTSTAT
CapSense_Sns__LinearSlider0_e4__LS__MASK EQU 0x10
CapSense_Sns__LinearSlider0_e4__LS__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CapSense_Sns__LinearSlider0_e4__LS__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CapSense_Sns__LinearSlider0_e4__LS__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CapSense_Sns__LinearSlider0_e4__LS__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CapSense_Sns__LinearSlider0_e4__LS__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CapSense_Sns__LinearSlider0_e4__LS__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CapSense_Sns__LinearSlider0_e4__LS__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CapSense_Sns__LinearSlider0_e4__LS__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CapSense_Sns__LinearSlider0_e4__LS__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CapSense_Sns__LinearSlider0_e4__LS__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CapSense_Sns__LinearSlider0_e4__LS__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CapSense_Sns__LinearSlider0_e4__LS__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CapSense_Sns__LinearSlider0_e4__LS__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CapSense_Sns__LinearSlider0_e4__LS__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CapSense_Sns__LinearSlider0_e4__LS__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CapSense_Sns__LinearSlider0_e4__LS__PC EQU CYREG_PRT1_PC
CapSense_Sns__LinearSlider0_e4__LS__PC2 EQU CYREG_PRT1_PC2
CapSense_Sns__LinearSlider0_e4__LS__PORT EQU 1
CapSense_Sns__LinearSlider0_e4__LS__PS EQU CYREG_PRT1_PS
CapSense_Sns__LinearSlider0_e4__LS__SHIFT EQU 4

/* PIEZO_PIN */
PIEZO_PIN__0__DM__MASK EQU 0x7000
PIEZO_PIN__0__DM__SHIFT EQU 12
PIEZO_PIN__0__DR EQU CYREG_PRT0_DR
PIEZO_PIN__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
PIEZO_PIN__0__HSIOM_MASK EQU 0x000F0000
PIEZO_PIN__0__HSIOM_SHIFT EQU 16
PIEZO_PIN__0__INTCFG EQU CYREG_PRT0_INTCFG
PIEZO_PIN__0__INTSTAT EQU CYREG_PRT0_INTSTAT
PIEZO_PIN__0__MASK EQU 0x10
PIEZO_PIN__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
PIEZO_PIN__0__OUT_SEL_SHIFT EQU 8
PIEZO_PIN__0__OUT_SEL_VAL EQU 1
PIEZO_PIN__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
PIEZO_PIN__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
PIEZO_PIN__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
PIEZO_PIN__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
PIEZO_PIN__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
PIEZO_PIN__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
PIEZO_PIN__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
PIEZO_PIN__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
PIEZO_PIN__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
PIEZO_PIN__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
PIEZO_PIN__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
PIEZO_PIN__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
PIEZO_PIN__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
PIEZO_PIN__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
PIEZO_PIN__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
PIEZO_PIN__0__PC EQU CYREG_PRT0_PC
PIEZO_PIN__0__PC2 EQU CYREG_PRT0_PC2
PIEZO_PIN__0__PORT EQU 0
PIEZO_PIN__0__PS EQU CYREG_PRT0_PS
PIEZO_PIN__0__SHIFT EQU 4
PIEZO_PIN__DR EQU CYREG_PRT0_DR
PIEZO_PIN__INTCFG EQU CYREG_PRT0_INTCFG
PIEZO_PIN__INTSTAT EQU CYREG_PRT0_INTSTAT
PIEZO_PIN__MASK EQU 0x10
PIEZO_PIN__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
PIEZO_PIN__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
PIEZO_PIN__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
PIEZO_PIN__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
PIEZO_PIN__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
PIEZO_PIN__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
PIEZO_PIN__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
PIEZO_PIN__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
PIEZO_PIN__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
PIEZO_PIN__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
PIEZO_PIN__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
PIEZO_PIN__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
PIEZO_PIN__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
PIEZO_PIN__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
PIEZO_PIN__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
PIEZO_PIN__PC EQU CYREG_PRT0_PC
PIEZO_PIN__PC2 EQU CYREG_PRT0_PC2
PIEZO_PIN__PORT EQU 0
PIEZO_PIN__PS EQU CYREG_PRT0_PS
PIEZO_PIN__SHIFT EQU 4

/* TRIGGER_TIMER */
TRIGGER_TIMER__0__DM__MASK EQU 0x07
TRIGGER_TIMER__0__DM__SHIFT EQU 0
TRIGGER_TIMER__0__DR EQU CYREG_PRT0_DR
TRIGGER_TIMER__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
TRIGGER_TIMER__0__HSIOM_MASK EQU 0x0000000F
TRIGGER_TIMER__0__HSIOM_SHIFT EQU 0
TRIGGER_TIMER__0__INTCFG EQU CYREG_PRT0_INTCFG
TRIGGER_TIMER__0__INTSTAT EQU CYREG_PRT0_INTSTAT
TRIGGER_TIMER__0__MASK EQU 0x01
TRIGGER_TIMER__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
TRIGGER_TIMER__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
TRIGGER_TIMER__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
TRIGGER_TIMER__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
TRIGGER_TIMER__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
TRIGGER_TIMER__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
TRIGGER_TIMER__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
TRIGGER_TIMER__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
TRIGGER_TIMER__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
TRIGGER_TIMER__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
TRIGGER_TIMER__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
TRIGGER_TIMER__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
TRIGGER_TIMER__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
TRIGGER_TIMER__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
TRIGGER_TIMER__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
TRIGGER_TIMER__0__PC EQU CYREG_PRT0_PC
TRIGGER_TIMER__0__PC2 EQU CYREG_PRT0_PC2
TRIGGER_TIMER__0__PORT EQU 0
TRIGGER_TIMER__0__PS EQU CYREG_PRT0_PS
TRIGGER_TIMER__0__SHIFT EQU 0
TRIGGER_TIMER__DR EQU CYREG_PRT0_DR
TRIGGER_TIMER__INTCFG EQU CYREG_PRT0_INTCFG
TRIGGER_TIMER__INTSTAT EQU CYREG_PRT0_INTSTAT
TRIGGER_TIMER__MASK EQU 0x01
TRIGGER_TIMER__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
TRIGGER_TIMER__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
TRIGGER_TIMER__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
TRIGGER_TIMER__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
TRIGGER_TIMER__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
TRIGGER_TIMER__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
TRIGGER_TIMER__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
TRIGGER_TIMER__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
TRIGGER_TIMER__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
TRIGGER_TIMER__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
TRIGGER_TIMER__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
TRIGGER_TIMER__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
TRIGGER_TIMER__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
TRIGGER_TIMER__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
TRIGGER_TIMER__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
TRIGGER_TIMER__PC EQU CYREG_PRT0_PC
TRIGGER_TIMER__PC2 EQU CYREG_PRT0_PC2
TRIGGER_TIMER__PORT EQU 0
TRIGGER_TIMER__PS EQU CYREG_PRT0_PS
TRIGGER_TIMER__SHIFT EQU 0

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_GEN4 EQU 2
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 12
CYDEV_CHIP_DIE_PSOC4A EQU 5
CYDEV_CHIP_DIE_PSOC5LP EQU 11
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 5
CYDEV_CHIP_MEMBER_4C EQU 9
CYDEV_CHIP_MEMBER_4D EQU 3
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 6
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4L EQU 8
CYDEV_CHIP_MEMBER_4M EQU 7
CYDEV_CHIP_MEMBER_5A EQU 11
CYDEV_CHIP_MEMBER_5B EQU 10
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_GEN4_ES EQU 17
CYDEV_CHIP_REV_GEN4_ES2 EQU 33
CYDEV_CHIP_REV_GEN4_PRODUCTION EQU 17
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 1
CYDEV_DFT_SELECT_CLK1 EQU 2
CYDEV_HEAP_SIZE EQU 0x0100
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 0
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
