{
 "Device" : "GW1NR-9C",
 "Files" : [
  {
   "Path" : "C:/ImpledanzeAnalyzer/Src/ImpedanceAnalyzer/src/gowin_rpll/pll_module.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/ImpledanzeAnalyzer/Src/ImpedanceAnalyzer/src/ImzTop.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/ImpledanzeAnalyzer/Src/ImpedanceAnalyzer/src/ResetGen.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/ImpledanzeAnalyzer/Src/ImpedanceAnalyzer/src/ClkDivider.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/ImpledanzeAnalyzer/Src/ImpedanceAnalyzer/src/SamplingControl.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/ImpledanzeAnalyzer/Src/ImpedanceAnalyzer/src/Interpolator.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/ImpledanzeAnalyzer/Src/ImpedanceAnalyzer/src/Oscillator.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/ImpledanzeAnalyzer/Src/ImpedanceAnalyzer/src/ReadPhase.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/ImpledanzeAnalyzer/Src/ImpedanceAnalyzer/src/RxData.v",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "C:/ImpledanzeAnalyzer/Src/ImpedanceAnalyzer/impl/temp/rtl_parser.result",
 "Top" : "",
 "VerilogStd" : "verilog_2001",
 "VhdlStd" : "vhdl_93"
}