{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556791224322 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556791224330 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May  2 19:00:24 2019 " "Processing started: Thu May  2 19:00:24 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556791224330 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556791224330 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off controller -c controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off controller -c controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556791224330 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1556791224597 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1556791224597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "/export/home/016/a0163072/CPU/git/controller/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556791232169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556791232169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maindec.v 1 1 " "Found 1 design units, including 1 entities, in source file maindec.v" { { "Info" "ISGN_ENTITY_NAME" "1 maindec " "Found entity 1: maindec" {  } { { "maindec.v" "" { Text "/export/home/016/a0163072/CPU/git/controller/maindec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556791232179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556791232179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aludec.v 1 1 " "Found 1 design units, including 1 entities, in source file aludec.v" { { "Info" "ISGN_ENTITY_NAME" "1 aludec " "Found entity 1: aludec" {  } { { "aludec.v" "" { Text "/export/home/016/a0163072/CPU/git/controller/aludec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556791232189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556791232189 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "controller " "Elaborating entity \"controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1556791232241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maindec maindec:md " "Elaborating entity \"maindec\" for hierarchy \"maindec:md\"" {  } { { "controller.v" "md" { Text "/export/home/016/a0163072/CPU/git/controller/controller.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556791232260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aludec aludec:ad " "Elaborating entity \"aludec\" for hierarchy \"aludec:ad\"" {  } { { "controller.v" "ad" { Text "/export/home/016/a0163072/CPU/git/controller/controller.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556791232278 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alucontrol aludec.v(7) " "Verilog HDL Always Construct warning at aludec.v(7): inferring latch(es) for variable \"alucontrol\", which holds its previous value in one or more paths through the always construct" {  } { { "aludec.v" "" { Text "/export/home/016/a0163072/CPU/git/controller/aludec.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1556791232279 "|controller|aludec:ad"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alucontrol\[0\] aludec.v(7) " "Inferred latch for \"alucontrol\[0\]\" at aludec.v(7)" {  } { { "aludec.v" "" { Text "/export/home/016/a0163072/CPU/git/controller/aludec.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556791232279 "|controller|aludec:ad"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alucontrol\[1\] aludec.v(7) " "Inferred latch for \"alucontrol\[1\]\" at aludec.v(7)" {  } { { "aludec.v" "" { Text "/export/home/016/a0163072/CPU/git/controller/aludec.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556791232279 "|controller|aludec:ad"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alucontrol\[2\] aludec.v(7) " "Inferred latch for \"alucontrol\[2\]\" at aludec.v(7)" {  } { { "aludec.v" "" { Text "/export/home/016/a0163072/CPU/git/controller/aludec.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556791232279 "|controller|aludec:ad"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alucontrol\[3\] aludec.v(7) " "Inferred latch for \"alucontrol\[3\]\" at aludec.v(7)" {  } { { "aludec.v" "" { Text "/export/home/016/a0163072/CPU/git/controller/aludec.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1556791232279 "|controller|aludec:ad"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1556791232725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aludec:ad\|alucontrol\[0\] " "Latch aludec:ad\|alucontrol\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op3\[0\] " "Ports D and ENA on the latch are fed by the same signal op3\[0\]" {  } { { "controller.v" "" { Text "/export/home/016/a0163072/CPU/git/controller/controller.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556791232741 ""}  } { { "aludec.v" "" { Text "/export/home/016/a0163072/CPU/git/controller/aludec.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556791232741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aludec:ad\|alucontrol\[1\] " "Latch aludec:ad\|alucontrol\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op3\[1\] " "Ports D and ENA on the latch are fed by the same signal op3\[1\]" {  } { { "controller.v" "" { Text "/export/home/016/a0163072/CPU/git/controller/controller.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556791232741 ""}  } { { "aludec.v" "" { Text "/export/home/016/a0163072/CPU/git/controller/aludec.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556791232741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aludec:ad\|alucontrol\[2\] " "Latch aludec:ad\|alucontrol\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op3\[2\] " "Ports D and ENA on the latch are fed by the same signal op3\[2\]" {  } { { "controller.v" "" { Text "/export/home/016/a0163072/CPU/git/controller/controller.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556791232741 ""}  } { { "aludec.v" "" { Text "/export/home/016/a0163072/CPU/git/controller/aludec.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556791232741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aludec:ad\|alucontrol\[3\] " "Latch aludec:ad\|alucontrol\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op3\[3\] " "Ports D and ENA on the latch are fed by the same signal op3\[3\]" {  } { { "controller.v" "" { Text "/export/home/016/a0163072/CPU/git/controller/controller.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1556791232741 ""}  } { { "aludec.v" "" { Text "/export/home/016/a0163072/CPU/git/controller/aludec.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1556791232741 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "jumpD GND " "Pin \"jumpD\" is stuck at GND" {  } { { "controller.v" "" { Text "/export/home/016/a0163072/CPU/git/controller/controller.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556791232748 "|controller|jumpD"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1556791232748 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1556791232814 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1556791233434 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556791233434 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "op2\[0\] " "No output dependent on input pin \"op2\[0\]\"" {  } { { "controller.v" "" { Text "/export/home/016/a0163072/CPU/git/controller/controller.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556791233525 "|controller|op2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cond\[2\] " "No output dependent on input pin \"cond\[2\]\"" {  } { { "controller.v" "" { Text "/export/home/016/a0163072/CPU/git/controller/controller.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556791233525 "|controller|cond[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1556791233525 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "47 " "Implemented 47 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1556791233525 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1556791233525 ""} { "Info" "ICUT_CUT_TM_LCELLS" "19 " "Implemented 19 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1556791233525 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1556791233525 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "980 " "Peak virtual memory: 980 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556791233556 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May  2 19:00:33 2019 " "Processing ended: Thu May  2 19:00:33 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556791233556 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556791233556 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556791233556 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556791233556 ""}
