INPUT  clock 	 location (0, 30, 0) 	 B2 	 
OUTPUT start0 	 location (24, 33, 0) 	 B6 	 
OUTPUT s0 	 location (3, 0, 0) 	 H1 	 
OUTPUT dout1 	 location (6, 33, 0) 	 A3 	 
OUTPUT csb1 	 location (0, 3, 0) 	 H2 	 
INPUT  sync_50hz 	 location (9, 33, 0) 	 B4 	 
INPUT  sdin1 	 location (21, 33, 1) 	 B5 	 
INOUT sda 	 location (0, 28, 0) 	 C1 	 SB_LVCMOS
OUTPUT s1 	 location (0, 17, 1) 	 E2 	 
OUTPUT dout0 	 location (0, 17, 0) 	 D3 	 
OUTPUT csb0 	 location (2, 33, 1) 	 A1 	 
OUTPUT serial_out_testing 	 location (33, 4, 1) 	 A9 	 
INPUT  sdin0 	 location (16, 33, 1) 	 C4 	 
INPUT  scl 	 location (7, 33, 1) 	 E5 	 
OUTPUT s2 	 location (0, 23, 1) 	 D2 	 
OUTPUT mcu_sclk 	 location (0, 7, 0) 	 F3 	 
OUTPUT frame_sync 	 location (23, 33, 0) 	 A6 	 
OUTPUT enable_config 	 location (28, 33, 1) 	 A8 	 
OUTPUT elec_config_out 	 location (5, 33, 1) 	 B3 	 
OUTPUT stop1 	 location (33, 21, 1) 	 C9 	 
OUTPUT s3 	 location (0, 30, 1) 	 C2 	 
INPUT  rst_n 	 location (27, 33, 0) 	 A7 	 
OUTPUT stop0 	 location (30, 33, 1) 	 B8 	 
OUTPUT stop_fpga2 	 location (0, 23, 0) 	 C3 	 
OUTPUT sclk0 	 location (4, 33, 0) 	 A2 	 
OUTPUT next_sequence 	 location (0, 20, 0) 	 E1 	 
OUTPUT start1 	 location (25, 33, 1) 	 B7 	 
OUTPUT sclk1 	 location (0, 16, 0) 	 E4 	 
OUTPUT mcu_data 	 location (0, 5, 0) 	 G1 	 
