Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Projects/Lemmings_game/src/counter.sv" Line 1. Module counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Projects/Lemmings_game/src/counter.sv" Line 1. Module counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Projects/Lemmings_game/src/counter.sv" Line 1. Module counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Projects/Lemmings_game/src/counter.sv" Line 1. Module counter doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb2_behav
