$date
	Thu Jun  5 01:24:30 2014
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module rrab_t $end
$var wire 2 ! grant [1:0] $end
$var reg 1 " clk $end
$var reg 2 # request [1:0] $end
$var reg 1 $ reset_n $end
$scope module rrab_instance $end
$var wire 1 % clk $end
$var wire 2 & request [1:0] $end
$var wire 1 ' reset_n $end
$var reg 2 ( grant [1:0] $end
$var reg 2 ) grant_i [1:0] $end
$var reg 1 * last_winner $end
$var reg 1 + winner $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x+
0*
bx )
b0 (
0'
bx &
0%
0$
bx #
0"
b0 !
$end
#10
1"
1%
#20
0"
0%
#30
1"
1%
#40
0"
0%
#45
0+
b0 )
b0 #
b0 &
1$
1'
#50
1"
1%
#60
0"
0%
#70
1"
1%
#80
0"
0%
#90
1"
1%
#95
b1 )
b1 #
b1 &
#100
0"
0%
#110
b1 (
b1 !
1"
1%
#120
1+
b10 )
0"
0%
b10 #
b10 &
#130
b10 (
b10 !
1*
1"
1%
#140
0"
0%
#145
0+
b1 )
b11 #
b11 &
#150
1+
b10 )
b1 (
b1 !
0*
1"
1%
#160
0"
0%
#170
0+
b1 )
b10 (
b10 !
1*
1"
1%
#180
0"
0%
#190
b0 (
b0 !
0*
0+
b0 )
1"
1%
b0 #
b0 &
#200
0"
0%
#210
1"
1%
#220
0"
0%
#230
1"
1%
#240
0"
0%
#245
b1 )
b1 #
b1 &
#250
b1 (
b1 !
1"
1%
#260
0"
0%
#270
1"
1%
#280
0"
0%
#290
1"
1%
#300
0"
0%
#310
b10 (
b10 !
1+
b10 )
1"
1%
b10 #
b10 &
#320
0"
0%
#330
1*
1"
1%
#340
0"
0%
#350
1"
1%
#360
0"
0%
#370
1"
1%
#380
0"
0%
#385
0+
b1 )
b11 #
b11 &
#390
1+
b10 )
b1 (
b1 !
0*
1"
1%
#400
0"
0%
#410
b0 (
b0 !
1*
1+
b0 )
1"
1%
b0 #
b0 &
#420
0"
0%
#430
1"
1%
#440
0"
0%
#445
0+
b1 )
b1 #
b1 &
#450
b1 (
b1 !
0*
1"
1%
#460
0"
0%
#470
1"
1%
#480
0"
0%
#490
b10 (
b10 !
1+
b10 )
1"
1%
b10 #
b10 &
#500
0"
0%
#510
1*
1"
1%
#520
0"
0%
#530
1"
1%
#540
0"
0%
#545
0+
b1 )
b11 #
b11 &
#550
1+
b10 )
b1 (
b1 !
0*
1"
1%
#560
0"
0%
#570
0+
b1 )
b10 (
b10 !
1*
1"
1%
#580
0"
0%
#590
1+
b10 )
b1 (
b1 !
0*
1"
1%
#600
0"
0%
#610
0+
b1 )
b10 (
b10 !
1*
1"
1%
#620
1+
b0 )
0"
0%
b0 #
b0 &
#630
b0 (
b0 !
1"
1%
#640
0"
0%
#650
1"
1%
#660
0"
0%
#670
1"
1%
#680
0"
0%
#685
0+
b1 )
b1 #
b1 &
#690
b1 (
b1 !
0*
1"
1%
#700
0"
0%
#710
1"
1%
#720
0"
0%
#730
1"
1%
#740
1+
b10 )
0"
0%
b10 #
b10 &
#750
b10 (
b10 !
1*
1"
1%
#760
0"
0%
#770
1"
1%
#780
0"
0%
#785
0+
b1 )
b11 #
b11 &
#790
1+
b10 )
b1 (
b1 !
0*
1"
1%
#800
0"
0%
#810
0+
b1 )
b10 (
b10 !
1*
1"
1%
#820
0"
0%
#830
1+
b10 )
b1 (
b1 !
0*
1"
1%
#840
0+
b0 )
0"
0%
b0 #
b0 &
#850
b0 (
b0 !
1"
1%
#860
0"
0%
#870
1"
1%
#880
0"
0%
#885
b1 )
b1 #
b1 &
#890
b1 (
b1 !
1"
1%
#900
0"
0%
#910
1"
1%
#920
1+
b10 )
0"
0%
b10 #
b10 &
#930
b10 (
b10 !
1*
1"
1%
#940
0"
0%
#945
0+
b1 )
b11 #
b11 &
#950
1+
b10 )
b1 (
b1 !
0*
1"
1%
#960
0"
0%
#970
0+
b1 )
b10 (
b10 !
1*
1"
1%
#980
0"
0%
#990
1+
b10 )
b1 (
b1 !
0*
1"
1%
#1000
0"
0%
#1010
0+
b1 )
b10 (
b10 !
1*
1"
1%
#1020
0"
0%
#1030
1+
b10 )
b1 (
b1 !
0*
1"
1%
#1040
0"
0%
#1045
