Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 37fd109b609d49cfb97f45bdce1df4bf --incr --debug typical --relax --mt 2 -L lib_VHDL -L xbip_utils_v3_0_9 -L xbip_pipe_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L xil_defaultlib -L dist_mem_gen_v8_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot UART_EQ_tb_behav xil_defaultlib.UART_EQ_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package lib_vhdl.type_pkg
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_14.dsp_pkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture rtl of entity xil_defaultlib.EQ_volume_RAM [\EQ_volume_RAM(g_left_channel=fa...]
Compiling architecture rtl of entity xil_defaultlib.EQ_FSM [eq_fsm_default]
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="s...
Compiling module xil_defaultlib.ROM_32_16bit
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="spa...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.op_resize [\op_resize(bi_width=19,ai_type=1...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.dsp [\dsp(c_xdevicefamily="spartan7",...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14_viv [\mult_gen_v12_0_14_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14 [\mult_gen_v12_0_14(c_xdevicefami...]
Compiling architecture multiplier_u16_s19_arch of entity xil_defaultlib.Multiplier_u16_s19 [multiplier_u16_s19_default]
Compiling architecture rtl of entity xil_defaultlib.EQ_UAL [eq_ual_default]
Compiling architecture rtl of entity xil_defaultlib.EQ_Wrapper [\EQ_Wrapper(g_left_channel=false...]
Compiling architecture rtl of entity lib_vhdl.UART_Rx [uart_rx_default]
Compiling architecture rtl of entity lib_vhdl.UART_Tx [uart_tx_default]
Compiling architecture rtl of entity lib_vhdl.UART_Wrapper [uart_wrapper_default]
Compiling architecture a of entity xil_defaultlib.uart_eq_tb
Built simulation snapshot UART_EQ_tb_behav
