module top_module(
	output reg zero);
	
	// Output assignment
	always @ (*) begin
		zero = 0;
	end
	
endmodule
