[INF:CM0023] Creating log file ../../build/regression/InterfHierPath/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<80> s<79> l<1:1> el<1:0>
n<> u<1> t<Interface> p<4> s<3> l<1:1> el<1:10>
n<logic_gate_if> u<2> t<StringConst> p<3> l<1:11> el<1:24>
n<> u<3> t<Interface_identifier> p<4> c<2> l<1:11> el<1:24>
n<> u<4> t<Interface_ansi_header> p<28> c<1> s<26> l<1:1> el<1:25>
n<> u<5> t<IntVec_TypeLogic> p<16> s<15> l<3:1> el<3:6>
n<3> u<6> t<IntConst> p<7> l<3:7> el<3:8>
n<> u<7> t<Primary_literal> p<8> c<6> l<3:7> el<3:8>
n<> u<8> t<Constant_primary> p<9> c<7> l<3:7> el<3:8>
n<> u<9> t<Constant_expression> p<14> c<8> s<13> l<3:7> el<3:8>
n<0> u<10> t<IntConst> p<11> l<3:9> el<3:10>
n<> u<11> t<Primary_literal> p<12> c<10> l<3:9> el<3:10>
n<> u<12> t<Constant_primary> p<13> c<11> l<3:9> el<3:10>
n<> u<13> t<Constant_expression> p<14> c<12> l<3:9> el<3:10>
n<> u<14> t<Constant_range> p<15> c<9> l<3:7> el<3:10>
n<> u<15> t<Packed_dimension> p<16> c<14> l<3:6> el<3:11>
n<> u<16> t<Data_type> p<20> c<5> s<19> l<3:1> el<3:11>
n<a> u<17> t<StringConst> p<18> l<3:12> el<3:13>
n<> u<18> t<Variable_decl_assignment> p<19> c<17> l<3:12> el<3:13>
n<> u<19> t<List_of_variable_decl_assignments> p<20> c<18> l<3:12> el<3:13>
n<> u<20> t<Variable_declaration> p<21> c<16> l<3:1> el<3:14>
n<> u<21> t<Data_declaration> p<22> c<20> l<3:1> el<3:14>
n<> u<22> t<Package_or_generate_item_declaration> p<23> c<21> l<3:1> el<3:14>
n<> u<23> t<Module_or_generate_item_declaration> p<24> c<22> l<3:1> el<3:14>
n<> u<24> t<Module_common_item> p<25> c<23> l<3:1> el<3:14>
n<> u<25> t<Interface_or_generate_item> p<26> c<24> l<3:1> el<3:14>
n<> u<26> t<Non_port_interface_item> p<28> c<25> s<27> l<3:1> el<3:14>
n<> u<27> t<Endinterface> p<28> l<5:1> el<5:13>
n<> u<28> t<Interface_declaration> p<29> c<4> l<1:1> el<5:13>
n<> u<29> t<Description> p<79> c<28> s<78> l<1:1> el<5:13>
n<> u<30> t<Module_keyword> p<51> s<31> l<8:1> el<8:7>
n<or_ex> u<31> t<StringConst> p<51> s<50> l<8:8> el<8:13>
n<> u<32> t<PortDir_Inp> p<47> s<46> l<9:5> el<9:10>
n<> u<33> t<IntVec_TypeLogic> p<44> s<43> l<9:11> el<9:16>
n<3> u<34> t<IntConst> p<35> l<9:17> el<9:18>
n<> u<35> t<Primary_literal> p<36> c<34> l<9:17> el<9:18>
n<> u<36> t<Constant_primary> p<37> c<35> l<9:17> el<9:18>
n<> u<37> t<Constant_expression> p<42> c<36> s<41> l<9:17> el<9:18>
n<0> u<38> t<IntConst> p<39> l<9:19> el<9:20>
n<> u<39> t<Primary_literal> p<40> c<38> l<9:19> el<9:20>
n<> u<40> t<Constant_primary> p<41> c<39> l<9:19> el<9:20>
n<> u<41> t<Constant_expression> p<42> c<40> l<9:19> el<9:20>
n<> u<42> t<Constant_range> p<43> c<37> l<9:17> el<9:20>
n<> u<43> t<Packed_dimension> p<44> c<42> l<9:16> el<9:21>
n<> u<44> t<Data_type> p<45> c<33> l<9:11> el<9:21>
n<> u<45> t<Data_type_or_implicit> p<46> c<44> l<9:11> el<9:21>
n<> u<46> t<Net_port_type> p<47> c<45> l<9:11> el<9:21>
n<> u<47> t<Net_port_header> p<49> c<32> s<48> l<9:5> el<9:21>
n<a> u<48> t<StringConst> p<49> l<9:22> el<9:23>
n<> u<49> t<Ansi_port_declaration> p<50> c<47> l<9:5> el<9:23>
n<> u<50> t<List_of_port_declarations> p<51> c<49> l<8:13> el<10:2>
n<> u<51> t<Module_ansi_header> p<77> c<30> s<60> l<8:1> el<10:3>
n<logic_gate_if> u<52> t<StringConst> p<58> s<57> l<12:3> el<12:16>
n<lg> u<53> t<StringConst> p<54> l<12:17> el<12:19>
n<> u<54> t<Name_of_instance> p<57> c<53> s<56> l<12:17> el<12:19>
n<> u<55> t<Ordered_port_connection> p<56> l<12:21> el<12:21>
n<> u<56> t<List_of_port_connections> p<57> c<55> l<12:21> el<12:21>
n<> u<57> t<Hierarchical_instance> p<58> c<54> l<12:17> el<12:22>
n<> u<58> t<Module_instantiation> p<59> c<52> l<12:3> el<12:23>
n<> u<59> t<Module_or_generate_item> p<60> c<58> l<12:3> el<12:23>
n<> u<60> t<Non_port_module_item> p<77> c<59> s<76> l<12:3> el<12:23>
n<lg> u<61> t<StringConst> p<62> l<14:10> el<14:12>
n<> u<62> t<Ps_or_hierarchical_identifier> p<66> c<61> s<65> l<14:10> el<14:12>
n<a> u<63> t<StringConst> p<65> s<64> l<14:13> el<14:14>
n<> u<64> t<Constant_bit_select> p<65> l<14:15> el<14:15>
n<> u<65> t<Constant_select> p<66> c<63> l<14:12> el<14:14>
n<> u<66> t<Net_lvalue> p<71> c<62> s<70> l<14:10> el<14:14>
n<a> u<67> t<StringConst> p<68> l<14:17> el<14:18>
n<> u<68> t<Primary_literal> p<69> c<67> l<14:17> el<14:18>
n<> u<69> t<Primary> p<70> c<68> l<14:17> el<14:18>
n<> u<70> t<Expression> p<71> c<69> l<14:17> el<14:18>
n<> u<71> t<Net_assignment> p<72> c<66> l<14:10> el<14:18>
n<> u<72> t<List_of_net_assignments> p<73> c<71> l<14:10> el<14:18>
n<> u<73> t<Continuous_assign> p<74> c<72> l<14:3> el<14:19>
n<> u<74> t<Module_common_item> p<75> c<73> l<14:3> el<14:19>
n<> u<75> t<Module_or_generate_item> p<76> c<74> l<14:3> el<14:19>
n<> u<76> t<Non_port_module_item> p<77> c<75> l<14:3> el<14:19>
n<> u<77> t<Module_declaration> p<78> c<51> l<8:1> el<16:10>
n<> u<78> t<Description> p<79> c<77> l<8:1> el<16:10>
n<> u<79> t<Source_text> p<80> c<29> l<1:1> el<16:10>
n<> u<80> t<Top_level_rule> l<1:1> el<17:1>
[WRN:PA0205] dut.sv:1: No timescale set for "logic_gate_if".

[WRN:PA0205] dut.sv:8: No timescale set for "or_ex".

[INF:CP0300] Compilation...

[INF:CP0304] dut.sv:1: Compile interface "work@logic_gate_if".

[INF:CP0303] dut.sv:8: Compile module "work@or_ex".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:8: Top level module "work@or_ex".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/InterfHierPath/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/InterfHierPath/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/InterfHierPath/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@or_ex)
|vpiElaborated:1
|vpiName:work@or_ex
|uhdmallInterfaces:
\_interface: work@logic_gate_if (work@logic_gate_if) dut.sv:1:1: , endln:5:13, parent:work@or_ex
  |vpiFullName:work@logic_gate_if
  |vpiDefName:work@logic_gate_if
  |vpiNet:
  \_logic_net: (work@logic_gate_if.a), line:3:12, endln:3:13, parent:work@logic_gate_if
    |vpiName:a
    |vpiFullName:work@logic_gate_if.a
    |vpiNetType:36
|uhdmallModules:
\_module: work@or_ex (work@or_ex) dut.sv:8:1: , endln:16:10, parent:work@or_ex
  |vpiFullName:work@or_ex
  |vpiDefName:work@or_ex
  |vpiNet:
  \_logic_net: (work@or_ex.a), line:9:22, endln:9:23, parent:work@or_ex
    |vpiName:a
    |vpiFullName:work@or_ex.a
    |vpiNetType:36
  |vpiPort:
  \_port: (a), line:9:22, endln:9:23, parent:work@or_ex
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@or_ex.a), line:9:22, endln:9:23, parent:work@or_ex
  |vpiContAssign:
  \_cont_assign: , line:14:10, endln:14:18, parent:work@or_ex
    |vpiRhs:
    \_ref_obj: (work@or_ex.a), line:14:17, endln:14:18
      |vpiName:a
      |vpiFullName:work@or_ex.a
      |vpiActual:
      \_logic_net: (work@or_ex.a), line:9:22, endln:9:23, parent:work@or_ex
        |vpiTypespec:
        \_logic_typespec: , line:9:11, endln:9:16
          |vpiRange:
          \_range: , line:9:17, endln:9:20
            |vpiLeftRange:
            \_constant: , line:9:17, endln:9:18
              |vpiDecompile:3
              |vpiSize:64
              |UINT:3
              |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:9:19, endln:9:20
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
        |vpiName:a
        |vpiFullName:work@or_ex.a
        |vpiNetType:36
    |vpiLhs:
    \_hier_path: (lg.a), line:14:10, endln:14:14
      |vpiName:lg.a
      |vpiActual:
      \_ref_obj: (lg), parent:lg.a
        |vpiName:lg
      |vpiActual:
      \_ref_obj: (a)
        |vpiName:a
|uhdmtopModules:
\_module: work@or_ex (work@or_ex) dut.sv:8:1: , endln:16:10
  |vpiName:work@or_ex
  |vpiDefName:work@or_ex
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@or_ex.a), line:9:22, endln:9:23, parent:work@or_ex
  |vpiTopModule:1
  |vpiPort:
  \_port: (a), line:9:22, endln:9:23, parent:work@or_ex
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@or_ex.a), line:9:22, endln:9:23, parent:a
      |vpiName:a
      |vpiFullName:work@or_ex.a
      |vpiActual:
      \_logic_net: (work@or_ex.a), line:9:22, endln:9:23, parent:work@or_ex
    |vpiTypedef:
    \_logic_typespec: , line:9:11, endln:9:16
      |vpiRange:
      \_range: , line:9:17, endln:9:20, parent:a
        |vpiLeftRange:
        \_constant: , line:9:17, endln:9:18
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:9:19, endln:9:20
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiInstance:
    \_module: work@or_ex (work@or_ex) dut.sv:8:1: , endln:16:10
  |vpiInterface:
  \_interface: work@logic_gate_if (work@or_ex.lg) dut.sv:12:3: , endln:12:23, parent:work@or_ex
    |vpiName:lg
    |vpiFullName:work@or_ex.lg
    |vpiVariables:
    \_logic_var: (work@or_ex.lg.a), line:3:12, endln:3:13, parent:work@or_ex.lg
      |vpiTypespec:
      \_logic_typespec: , line:3:1, endln:3:6
        |vpiRange:
        \_range: , line:3:7, endln:3:10
          |vpiLeftRange:
          \_constant: , line:3:7, endln:3:8
            |vpiDecompile:3
            |vpiSize:64
            |UINT:3
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:3:9, endln:3:10
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiName:a
      |vpiFullName:work@or_ex.lg.a
      |vpiVisibility:1
      |vpiRange:
      \_range: , line:3:7, endln:3:10
        |vpiLeftRange:
        \_constant: , line:3:7, endln:3:8
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:3:9, endln:3:10
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiDefName:work@logic_gate_if
    |vpiDefFile:dut.sv
    |vpiDefLineNo:1
    |vpiInstance:
    \_module: work@or_ex (work@or_ex) dut.sv:8:1: , endln:16:10
  |vpiContAssign:
  \_cont_assign: , line:14:10, endln:14:18, parent:work@or_ex
    |vpiRhs:
    \_ref_obj: (work@or_ex.a), line:14:17, endln:14:18
      |vpiName:a
      |vpiFullName:work@or_ex.a
      |vpiActual:
      \_logic_net: (work@or_ex.a), line:9:22, endln:9:23, parent:work@or_ex
    |vpiLhs:
    \_hier_path: (lg.a), line:14:10, endln:14:14
      |vpiName:lg.a
      |vpiActual:
      \_ref_obj: (lg), parent:lg.a
        |vpiName:lg
        |vpiActual:
        \_interface: work@logic_gate_if (work@or_ex.lg) dut.sv:12:3: , endln:12:23, parent:work@or_ex
      |vpiActual:
      \_ref_obj: (a), parent:lg.a
        |vpiName:a
        |vpiActual:
        \_logic_var: (work@or_ex.lg.a), line:3:12, endln:3:13, parent:work@or_ex.lg
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/InterfHierPath/dut.sv | ${SURELOG_DIR}/build/regression/InterfHierPath/roundtrip/dut_000.sv | 4 | 16 | 

