Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon May 19 11:11:08 2025
| Host         : LAPTOP-82VPUES0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file image_top_timing_summary_routed.rpt -pb image_top_timing_summary_routed.pb -rpx image_top_timing_summary_routed.rpx -warn_on_violation
| Design       : image_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  27          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (27)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (62)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (27)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: div_inst/count_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (62)
-------------------------------------------------
 There are 62 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   76          inf        0.000                      0                   76           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            76 Endpoints
Min Delay            76 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_ctrl/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            GREEN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.059ns  (logic 4.547ns (50.197%)  route 4.512ns (49.803%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE                         0.000     0.000 r  vga_ctrl/hcounter_reg[3]/C
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.594     0.594 f  vga_ctrl/hcounter_reg[3]/Q
                         net (fo=9, routed)           1.336     1.930    vga_ctrl/hc[3]
    SLICE_X1Y33          LUT6 (Prop_lut6_I0_O)        0.299     2.229 r  vga_ctrl/GREEN_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.664     2.892    vga_ctrl/GREEN_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y33          LUT6 (Prop_lut6_I0_O)        0.124     3.016 r  vga_ctrl/GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.512     5.529    GREEN_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         3.530     9.059 r  GREEN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.059    GREEN[3]
    D17                                                               r  GREEN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_ctrl/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.851ns  (logic 4.536ns (51.252%)  route 4.315ns (48.748%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE                         0.000     0.000 r  vga_ctrl/hcounter_reg[3]/C
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.594     0.594 r  vga_ctrl/hcounter_reg[3]/Q
                         net (fo=9, routed)           1.341     1.935    vga_ctrl/hc[3]
    SLICE_X1Y33          LUT6 (Prop_lut6_I2_O)        0.299     2.234 r  vga_ctrl/RED_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.506     2.740    vga_ctrl/RED_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y33          LUT6 (Prop_lut6_I0_O)        0.124     2.864 r  vga_ctrl/RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.468     5.332    RED_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519     8.851 r  RED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.851    RED[1]
    H19                                                               r  RED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_ctrl/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.714ns  (logic 4.541ns (52.106%)  route 4.174ns (47.894%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE                         0.000     0.000 r  vga_ctrl/hcounter_reg[3]/C
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.594     0.594 r  vga_ctrl/hcounter_reg[3]/Q
                         net (fo=9, routed)           1.341     1.935    vga_ctrl/hc[3]
    SLICE_X1Y33          LUT6 (Prop_lut6_I2_O)        0.299     2.234 r  vga_ctrl/RED_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.506     2.740    vga_ctrl/RED_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y33          LUT6 (Prop_lut6_I0_O)        0.124     2.864 r  vga_ctrl/RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.327     5.191    RED_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524     8.714 r  RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.714    RED[0]
    G19                                                               r  RED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_ctrl/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            BLUE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.595ns  (logic 4.542ns (52.844%)  route 4.053ns (47.156%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE                         0.000     0.000 r  vga_ctrl/hcounter_reg[3]/C
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.594     0.594 f  vga_ctrl/hcounter_reg[3]/Q
                         net (fo=9, routed)           1.336     1.930    vga_ctrl/hc[3]
    SLICE_X1Y33          LUT6 (Prop_lut6_I0_O)        0.299     2.229 r  vga_ctrl/GREEN_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.718     2.946    vga_ctrl/GREEN_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y33          LUT6 (Prop_lut6_I0_O)        0.124     3.070 r  vga_ctrl/BLUE_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.000     5.070    BLUE_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525     8.595 r  BLUE_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.595    BLUE[3]
    J18                                                               r  BLUE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_ctrl/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            GREEN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.556ns  (logic 4.522ns (52.858%)  route 4.033ns (47.142%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE                         0.000     0.000 r  vga_ctrl/hcounter_reg[3]/C
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.594     0.594 f  vga_ctrl/hcounter_reg[3]/Q
                         net (fo=9, routed)           1.336     1.930    vga_ctrl/hc[3]
    SLICE_X1Y33          LUT6 (Prop_lut6_I0_O)        0.299     2.229 r  vga_ctrl/GREEN_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.664     2.892    vga_ctrl/GREEN_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y33          LUT6 (Prop_lut6_I0_O)        0.124     3.016 r  vga_ctrl/GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.034     5.050    GREEN_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.505     8.556 r  GREEN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.556    GREEN[1]
    H17                                                               r  GREEN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_ctrl/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.432ns  (logic 4.520ns (53.609%)  route 3.912ns (46.391%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE                         0.000     0.000 r  vga_ctrl/hcounter_reg[3]/C
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.594     0.594 f  vga_ctrl/hcounter_reg[3]/Q
                         net (fo=9, routed)           1.336     1.930    vga_ctrl/hc[3]
    SLICE_X1Y33          LUT6 (Prop_lut6_I0_O)        0.299     2.229 r  vga_ctrl/GREEN_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.718     2.946    vga_ctrl/GREEN_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y33          LUT6 (Prop_lut6_I0_O)        0.124     3.070 r  vga_ctrl/BLUE_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.859     4.929    BLUE_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503     8.432 r  BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.432    BLUE[1]
    L18                                                               r  BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_ctrl/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.428ns  (logic 4.546ns (53.937%)  route 3.882ns (46.063%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE                         0.000     0.000 r  vga_ctrl/hcounter_reg[3]/C
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.594     0.594 f  vga_ctrl/hcounter_reg[3]/Q
                         net (fo=9, routed)           1.336     1.930    vga_ctrl/hc[3]
    SLICE_X1Y33          LUT6 (Prop_lut6_I0_O)        0.299     2.229 r  vga_ctrl/GREEN_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.664     2.892    vga_ctrl/GREEN_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y33          LUT6 (Prop_lut6_I0_O)        0.124     3.016 r  vga_ctrl/GREEN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.883     4.899    GREEN_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529     8.428 r  GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.428    GREEN[2]
    G17                                                               r  GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_ctrl/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.423ns  (logic 4.541ns (53.913%)  route 3.882ns (46.087%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE                         0.000     0.000 r  vga_ctrl/hcounter_reg[3]/C
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.594     0.594 r  vga_ctrl/hcounter_reg[3]/Q
                         net (fo=9, routed)           1.341     1.935    vga_ctrl/hc[3]
    SLICE_X1Y33          LUT6 (Prop_lut6_I2_O)        0.299     2.234 r  vga_ctrl/RED_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.506     2.740    vga_ctrl/RED_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y33          LUT6 (Prop_lut6_I0_O)        0.124     2.864 r  vga_ctrl/RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.035     4.899    RED_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524     8.423 r  RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.423    RED[2]
    J19                                                               r  RED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_ctrl/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            BLUE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.413ns  (logic 4.512ns (53.634%)  route 3.901ns (46.366%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE                         0.000     0.000 r  vga_ctrl/hcounter_reg[3]/C
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.594     0.594 f  vga_ctrl/hcounter_reg[3]/Q
                         net (fo=9, routed)           1.336     1.930    vga_ctrl/hc[3]
    SLICE_X1Y33          LUT6 (Prop_lut6_I0_O)        0.299     2.229 r  vga_ctrl/GREEN_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.718     2.946    vga_ctrl/GREEN_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y33          LUT6 (Prop_lut6_I0_O)        0.124     3.070 r  vga_ctrl/BLUE_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.848     4.918    BLUE_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495     8.413 r  BLUE_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.413    BLUE[0]
    N18                                                               r  BLUE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_ctrl/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            BLUE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.297ns  (logic 4.536ns (54.670%)  route 3.761ns (45.330%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE                         0.000     0.000 r  vga_ctrl/hcounter_reg[3]/C
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.594     0.594 f  vga_ctrl/hcounter_reg[3]/Q
                         net (fo=9, routed)           1.336     1.930    vga_ctrl/hc[3]
    SLICE_X1Y33          LUT6 (Prop_lut6_I0_O)        0.299     2.229 r  vga_ctrl/GREEN_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.718     2.946    vga_ctrl/GREEN_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y33          LUT6 (Prop_lut6_I0_O)        0.124     3.070 r  vga_ctrl/BLUE_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.708     4.778    BLUE_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.519     8.297 r  BLUE_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.297    BLUE[2]
    K18                                                               r  BLUE[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_ctrl/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_ctrl/hcounter_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.240ns (70.468%)  route 0.101ns (29.532%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE                         0.000     0.000 r  vga_ctrl/hcounter_reg[7]/C
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  vga_ctrl/hcounter_reg[7]/Q
                         net (fo=12, routed)          0.101     0.296    vga_ctrl/hc[7]
    SLICE_X2Y33          LUT6 (Prop_lut6_I4_O)        0.045     0.341 r  vga_ctrl/hcounter[10]_i_2/O
                         net (fo=1, routed)           0.000     0.341    vga_ctrl/plusOp__0[10]
    SLICE_X2Y33          FDRE                                         r  vga_ctrl/hcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 div_inst/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            div_inst/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.183ns (51.463%)  route 0.173ns (48.537%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDCE                         0.000     0.000 r  div_inst/count_reg[0]/C
    SLICE_X0Y30          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  div_inst/count_reg[0]/Q
                         net (fo=2, routed)           0.173     0.314    div_inst/count_reg_n_0_[0]
    SLICE_X0Y30          LUT2 (Prop_lut2_I0_O)        0.042     0.356 r  div_inst/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.356    div_inst/plusOp[1]
    SLICE_X0Y30          FDCE                                         r  div_inst/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 div_inst/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            div_inst/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.186ns (51.869%)  route 0.173ns (48.131%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDCE                         0.000     0.000 r  div_inst/count_reg[0]/C
    SLICE_X0Y30          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  div_inst/count_reg[0]/Q
                         net (fo=2, routed)           0.173     0.314    div_inst/count_reg_n_0_[0]
    SLICE_X0Y30          LUT1 (Prop_lut1_I0_O)        0.045     0.359 r  div_inst/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.359    div_inst/plusOp[0]
    SLICE_X0Y30          FDCE                                         r  div_inst/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_ctrl/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_ctrl/hcounter_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.240ns (66.211%)  route 0.122ns (33.789%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE                         0.000     0.000 r  vga_ctrl/hcounter_reg[2]/C
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  vga_ctrl/hcounter_reg[2]/Q
                         net (fo=10, routed)          0.122     0.317    vga_ctrl/hc[2]
    SLICE_X2Y33          LUT6 (Prop_lut6_I1_O)        0.045     0.362 r  vga_ctrl/hcounter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.362    vga_ctrl/plusOp__0[5]
    SLICE_X2Y33          FDRE                                         r  vga_ctrl/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_ctrl/vcounter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_ctrl/vcounter_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.240ns (64.455%)  route 0.132ns (35.545%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE                         0.000     0.000 r  vga_ctrl/vcounter_reg[4]/C
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  vga_ctrl/vcounter_reg[4]/Q
                         net (fo=5, routed)           0.132     0.327    vga_ctrl/vc[4]
    SLICE_X3Y31          LUT6 (Prop_lut6_I0_O)        0.045     0.372 r  vga_ctrl/vcounter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.372    vga_ctrl/plusOp__1[5]
    SLICE_X3Y31          FDRE                                         r  vga_ctrl/vcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_ctrl/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_ctrl/hcounter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.263ns (63.083%)  route 0.154ns (36.917%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE                         0.000     0.000 r  vga_ctrl/hcounter_reg[5]/C
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.218     0.218 r  vga_ctrl/hcounter_reg[5]/Q
                         net (fo=13, routed)          0.154     0.372    vga_ctrl/hc[5]
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.045     0.417 r  vga_ctrl/hcounter[7]_i_1/O
                         net (fo=1, routed)           0.000     0.417    vga_ctrl/plusOp__0[7]
    SLICE_X3Y33          FDRE                                         r  vga_ctrl/hcounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_ctrl/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_ctrl/vcounter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.237ns (56.775%)  route 0.180ns (43.225%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE                         0.000     0.000 r  vga_ctrl/vcounter_reg[1]/C
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  vga_ctrl/vcounter_reg[1]/Q
                         net (fo=8, routed)           0.180     0.375    vga_ctrl/vc[1]
    SLICE_X3Y30          LUT4 (Prop_lut4_I2_O)        0.042     0.417 r  vga_ctrl/vcounter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.417    vga_ctrl/plusOp__1[3]
    SLICE_X3Y30          FDRE                                         r  vga_ctrl/vcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_ctrl/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_ctrl/vcounter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.420ns  (logic 0.240ns (57.083%)  route 0.180ns (42.917%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE                         0.000     0.000 r  vga_ctrl/vcounter_reg[1]/C
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  vga_ctrl/vcounter_reg[1]/Q
                         net (fo=8, routed)           0.180     0.375    vga_ctrl/vc[1]
    SLICE_X3Y30          LUT2 (Prop_lut2_I1_O)        0.045     0.420 r  vga_ctrl/vcounter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.420    vga_ctrl/plusOp__1[1]
    SLICE_X3Y30          FDRE                                         r  vga_ctrl/vcounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_ctrl/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_ctrl/hcounter_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.267ns (63.433%)  route 0.154ns (36.567%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE                         0.000     0.000 r  vga_ctrl/hcounter_reg[5]/C
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.218     0.218 r  vga_ctrl/hcounter_reg[5]/Q
                         net (fo=13, routed)          0.154     0.372    vga_ctrl/hc[5]
    SLICE_X3Y33          LUT5 (Prop_lut5_I3_O)        0.049     0.421 r  vga_ctrl/hcounter[8]_i_1/O
                         net (fo=1, routed)           0.000     0.421    vga_ctrl/plusOp__0[8]
    SLICE_X3Y33          FDRE                                         r  vga_ctrl/hcounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_ctrl/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_ctrl/vcounter_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.425ns  (logic 0.240ns (56.517%)  route 0.185ns (43.483%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE                         0.000     0.000 r  vga_ctrl/vcounter_reg[6]/C
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  vga_ctrl/vcounter_reg[6]/Q
                         net (fo=8, routed)           0.185     0.380    vga_ctrl/vc[6]
    SLICE_X3Y32          LUT6 (Prop_lut6_I3_O)        0.045     0.425 r  vga_ctrl/vcounter[9]_i_1/O
                         net (fo=1, routed)           0.000     0.425    vga_ctrl/plusOp__1[9]
    SLICE_X3Y32          FDRE                                         r  vga_ctrl/vcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------





