INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tijmen/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tijmen/project_1/project_1.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tijmen/project_1/project_1.srcs/sources_1/new/Instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tijmen/project_1/project_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tijmen/project_1/project_1.srcs/sources_1/new/Reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tijmen/project_1/project_1.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tijmen/project_1/project_1.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tijmen/project_1/project_1.srcs/sources_1/new/pc_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tijmen/project_1/project_1.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tijmen/project_1/project_1.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
