{
  "design": {
    "design_info": {
      "boundary_crc": "0x5BC9A76A74B2A5F5",
      "design_src": "Vitis",
      "device": "xcu250-figd2104-2L-e",
      "gen_directory": "../../../../prj.gen/my_rm/bd/ulp",
      "name": "ulp",
      "pfm_name": "xilinx.com:xd:xilinx_u250_gen3x16_xdma_4_1_202210_1:202210.1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.2",
      "validated": "true"
    },
    "design_tree": {
      "ii_level1_wire": "",
      "ss_ucs": "",
      "shell_cmp_subsystem_0": "",
      "ip_inv_aresetn_ctrl_00": "",
      "ip_psr_aresetn_ctrl_slr0": "",
      "ip_psr_aresetn_ctrl_slr1": "",
      "ip_psr_aresetn_ctrl_slr2": "",
      "ip_psr_aresetn_ctrl_slr3": "",
      "ip_psr_aresetn_kernel_00_slr0": "",
      "ip_psr_aresetn_kernel_00_slr1": "",
      "ip_psr_aresetn_kernel_00_slr2": "",
      "ip_psr_aresetn_kernel_00_slr3": "",
      "ip_psr_aresetn_kernel_01_slr0": "",
      "ip_psr_aresetn_kernel_01_slr1": "",
      "ip_psr_aresetn_kernel_01_slr2": "",
      "ip_psr_aresetn_kernel_01_slr3": "",
      "ip_psr_aresetn_pcie_slr0": "",
      "ip_psr_aresetn_pcie_slr1": "",
      "ip_psr_aresetn_pcie_slr2": "",
      "ip_psr_aresetn_pcie_slr3": "",
      "ip_psr_aresetn_freerun_slr0": "",
      "ip_psr_aresetn_freerun_slr1": "",
      "ip_psr_aresetn_freerun_slr2": "",
      "ip_psr_aresetn_freerun_slr3": "",
      "satellite_gpio_slice_1": "",
      "ict_axi_ctrl_mgmt_00": {
        "s00_couplers": {
          "s00_regslice": ""
        }
      },
      "ict_axi_ctrl_mgmt_01": {
        "xbar": "",
        "s00_couplers": {
          "s00_regslice": ""
        },
        "m00_couplers": {
          "m00_regslice": ""
        },
        "m01_couplers": {
          "m01_regslice": ""
        },
        "m02_couplers": {
          "m02_regslice": ""
        },
        "m03_couplers": {
          "m03_regslice": ""
        }
      },
      "ict_axi_ctrl_user_00": {
        "s00_couplers": {
          "s00_regslice": ""
        }
      },
      "ict_axi_ctrl_user_01": {
        "xbar": "",
        "s00_couplers": {
          "s00_regslice": ""
        },
        "m00_couplers": {
          "m00_regslice": ""
        },
        "m01_couplers": {
          "m01_regslice": "",
          "auto_cc": ""
        }
      },
      "ict_axi_ctrl_user_02": {
        "s00_couplers": {
          "s00_regslice": ""
        }
      },
      "ict_axi_ctrl_user_03": {
        "s00_couplers": {
          "s00_regslice": ""
        }
      },
      "ict_axi_ctrl_user_debug_00": {
        "s00_couplers": {
          "s00_regslice": ""
        }
      },
      "ict_axi_data_h2c_01": {
        "xbar": "",
        "s00_couplers": {
          "s00_regslice": ""
        },
        "m00_couplers": {},
        "m01_couplers": {
          "auto_ds": "",
          "auto_pc": ""
        }
      },
      "memory_subsystem": "",
      "ip_cc_axi_data_h2c_00": "",
      "ip_cc_axi_data_h2c_01": "",
      "ip_cc_axi_data_h2c_02": "",
      "ip_cc_axi_data_h2c_03": "",
      "ip_rs_axi_data_h2c_03": "",
      "ip_rs_axi_ctrl_user_03": "",
      "ip_rs_axi_data_c2h_00": "",
      "ip_gpio_debug_axi_ctrl_mgmt_00": "",
      "ip_gpio_debug_axi_ctrl_mgmt_01": "",
      "ip_gpio_debug_axi_ctrl_user_00": "",
      "ip_gpio_debug_axi_ctrl_user_01": "",
      "ip_gpio_debug_axi_ctrl_user_02": "",
      "ip_gpio_debug_axi_ctrl_user_03": "",
      "ip_gpio_debug_axi_ctrl_user_debug_00": "",
      "ip_gpio_debug_axi_data_h2c_01": "",
      "topKQueryScores_1": "",
      "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat": "",
      "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_0": "",
      "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_1": "",
      "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_2": "",
      "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_3": "",
      "irq_const_tieoff": ""
    },
    "interface_ports": {
      "io_ddr4_00": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddr4:1.0",
        "vlnv": "xilinx.com:interface:ddr4_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default_prop"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default_prop"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default_prop"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default_prop"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default_prop"
          },
          "CUSTOM_PARTS": {
            "value": "no_file_loaded",
            "value_src": "default_prop"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default_prop"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default_prop"
          },
          "MEMORY_PART": {
            "value": "MTA18ASF2G72PZ-2G3",
            "value_src": "default_prop"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default_prop"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default_prop"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default_prop"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default_prop"
          }
        },
        "hdl_attributes": {
          "BOARD_INTERFACE": {
            "value": "ddr4_sdram_c0"
          },
          "LOCKED": {
            "value": "true"
          }
        },
        "port_maps": {
          "act_n": {
            "physical_name": "io_ddr4_00_act_n",
            "direction": "O"
          },
          "par": {
            "physical_name": "io_ddr4_00_par",
            "direction": "O"
          },
          "adr": {
            "physical_name": "io_ddr4_00_adr",
            "direction": "O",
            "left": "16",
            "right": "0"
          },
          "ba": {
            "physical_name": "io_ddr4_00_ba",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "bg": {
            "physical_name": "io_ddr4_00_bg",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "ck_c": {
            "physical_name": "io_ddr4_00_ck_c",
            "direction": "O"
          },
          "ck_t": {
            "physical_name": "io_ddr4_00_ck_t",
            "direction": "O"
          },
          "cke": {
            "physical_name": "io_ddr4_00_cke",
            "direction": "O"
          },
          "cs_n": {
            "physical_name": "io_ddr4_00_cs_n",
            "direction": "O"
          },
          "dq": {
            "physical_name": "io_ddr4_00_dq",
            "direction": "IO",
            "left": "71",
            "right": "0"
          },
          "dqs_c": {
            "physical_name": "io_ddr4_00_dqs_c",
            "direction": "IO",
            "left": "17",
            "right": "0"
          },
          "dqs_t": {
            "physical_name": "io_ddr4_00_dqs_t",
            "direction": "IO",
            "left": "17",
            "right": "0"
          },
          "odt": {
            "physical_name": "io_ddr4_00_odt",
            "direction": "O"
          },
          "reset_n": {
            "physical_name": "io_ddr4_00_reset_n",
            "direction": "O"
          }
        }
      },
      "io_ddr4_02": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddr4:1.0",
        "vlnv": "xilinx.com:interface:ddr4_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default_prop"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default_prop"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default_prop"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default_prop"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default_prop"
          },
          "CUSTOM_PARTS": {
            "value": "no_file_loaded",
            "value_src": "default_prop"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default_prop"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default_prop"
          },
          "MEMORY_PART": {
            "value": "MTA18ASF2G72PZ-2G3",
            "value_src": "default_prop"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default_prop"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default_prop"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default_prop"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default_prop"
          }
        },
        "hdl_attributes": {
          "BOARD_INTERFACE": {
            "value": "ddr4_sdram_c2"
          },
          "LOCKED": {
            "value": "true"
          }
        },
        "port_maps": {
          "act_n": {
            "physical_name": "io_ddr4_02_act_n",
            "direction": "O"
          },
          "par": {
            "physical_name": "io_ddr4_02_par",
            "direction": "O"
          },
          "adr": {
            "physical_name": "io_ddr4_02_adr",
            "direction": "O",
            "left": "16",
            "right": "0"
          },
          "ba": {
            "physical_name": "io_ddr4_02_ba",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "bg": {
            "physical_name": "io_ddr4_02_bg",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "ck_c": {
            "physical_name": "io_ddr4_02_ck_c",
            "direction": "O"
          },
          "ck_t": {
            "physical_name": "io_ddr4_02_ck_t",
            "direction": "O"
          },
          "cke": {
            "physical_name": "io_ddr4_02_cke",
            "direction": "O"
          },
          "cs_n": {
            "physical_name": "io_ddr4_02_cs_n",
            "direction": "O"
          },
          "dq": {
            "physical_name": "io_ddr4_02_dq",
            "direction": "IO",
            "left": "71",
            "right": "0"
          },
          "dqs_c": {
            "physical_name": "io_ddr4_02_dqs_c",
            "direction": "IO",
            "left": "17",
            "right": "0"
          },
          "dqs_t": {
            "physical_name": "io_ddr4_02_dqs_t",
            "direction": "IO",
            "left": "17",
            "right": "0"
          },
          "odt": {
            "physical_name": "io_ddr4_02_odt",
            "direction": "O"
          },
          "reset_n": {
            "physical_name": "io_ddr4_02_reset_n",
            "direction": "O"
          }
        }
      },
      "io_ddr4_03": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddr4:1.0",
        "vlnv": "xilinx.com:interface:ddr4_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default_prop"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default_prop"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default_prop"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default_prop"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default_prop"
          },
          "CUSTOM_PARTS": {
            "value": "no_file_loaded",
            "value_src": "default_prop"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default_prop"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default_prop"
          },
          "MEMORY_PART": {
            "value": "MTA18ASF2G72PZ-2G3",
            "value_src": "default_prop"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default_prop"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default_prop"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default_prop"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default_prop"
          }
        },
        "hdl_attributes": {
          "BOARD_INTERFACE": {
            "value": "ddr4_sdram_c3"
          },
          "LOCKED": {
            "value": "true"
          }
        },
        "port_maps": {
          "act_n": {
            "physical_name": "io_ddr4_03_act_n",
            "direction": "O"
          },
          "par": {
            "physical_name": "io_ddr4_03_par",
            "direction": "O"
          },
          "adr": {
            "physical_name": "io_ddr4_03_adr",
            "direction": "O",
            "left": "16",
            "right": "0"
          },
          "ba": {
            "physical_name": "io_ddr4_03_ba",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "bg": {
            "physical_name": "io_ddr4_03_bg",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "ck_c": {
            "physical_name": "io_ddr4_03_ck_c",
            "direction": "O"
          },
          "ck_t": {
            "physical_name": "io_ddr4_03_ck_t",
            "direction": "O"
          },
          "cke": {
            "physical_name": "io_ddr4_03_cke",
            "direction": "O"
          },
          "cs_n": {
            "physical_name": "io_ddr4_03_cs_n",
            "direction": "O"
          },
          "dq": {
            "physical_name": "io_ddr4_03_dq",
            "direction": "IO",
            "left": "71",
            "right": "0"
          },
          "dqs_c": {
            "physical_name": "io_ddr4_03_dqs_c",
            "direction": "IO",
            "left": "17",
            "right": "0"
          },
          "dqs_t": {
            "physical_name": "io_ddr4_03_dqs_t",
            "direction": "IO",
            "left": "17",
            "right": "0"
          },
          "odt": {
            "physical_name": "io_ddr4_03_odt",
            "direction": "O"
          },
          "reset_n": {
            "physical_name": "io_ddr4_03_reset_n",
            "direction": "O"
          }
        }
      },
      "io_clk_ddr4_00": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "300000000"
          }
        },
        "hdl_attributes": {
          "BOARD_INTERFACE": {
            "value": "default_300mhz_clk0"
          },
          "LOCKED": {
            "value": "true"
          }
        },
        "port_maps": {
          "clk_p": {
            "physical_name": "io_clk_ddr4_00_clk_p",
            "direction": "I"
          },
          "clk_n": {
            "physical_name": "io_clk_ddr4_00_clk_n",
            "direction": "I"
          }
        }
      },
      "io_clk_ddr4_02": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "300000000"
          }
        },
        "hdl_attributes": {
          "BOARD_INTERFACE": {
            "value": "default_300mhz_clk2"
          },
          "LOCKED": {
            "value": "true"
          }
        },
        "port_maps": {
          "clk_p": {
            "physical_name": "io_clk_ddr4_02_clk_p",
            "direction": "I"
          },
          "clk_n": {
            "physical_name": "io_clk_ddr4_02_clk_n",
            "direction": "I"
          }
        }
      },
      "io_clk_ddr4_03": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "300000000"
          }
        },
        "hdl_attributes": {
          "BOARD_INTERFACE": {
            "value": "default_300mhz_clk3"
          },
          "LOCKED": {
            "value": "true"
          }
        },
        "port_maps": {
          "clk_p": {
            "physical_name": "io_clk_ddr4_03_clk_p",
            "direction": "I"
          },
          "clk_n": {
            "physical_name": "io_clk_ddr4_03_clk_n",
            "direction": "I"
          }
        }
      },
      "io_gt_qsfp_00": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gt:1.0",
        "vlnv": "xilinx.com:interface:gt_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        },
        "hdl_attributes": {
          "BOARD_INTERFACE": {
            "value": "qsfp0_4x"
          },
          "LOCKED": {
            "value": "true"
          }
        },
        "port_maps": {
          "gtx_n": {
            "physical_name": "io_gt_qsfp_00_gtx_n",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "gtx_p": {
            "physical_name": "io_gt_qsfp_00_gtx_p",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "grx_n": {
            "physical_name": "io_gt_qsfp_00_grx_n",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "grx_p": {
            "physical_name": "io_gt_qsfp_00_grx_p",
            "direction": "I",
            "left": "3",
            "right": "0"
          }
        }
      },
      "io_gt_qsfp_01": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gt:1.0",
        "vlnv": "xilinx.com:interface:gt_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        },
        "hdl_attributes": {
          "BOARD_INTERFACE": {
            "value": "qsfp1_4x"
          },
          "LOCKED": {
            "value": "true"
          }
        },
        "port_maps": {
          "gtx_n": {
            "physical_name": "io_gt_qsfp_01_gtx_n",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "gtx_p": {
            "physical_name": "io_gt_qsfp_01_gtx_p",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "grx_n": {
            "physical_name": "io_gt_qsfp_01_grx_n",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "grx_p": {
            "physical_name": "io_gt_qsfp_01_grx_p",
            "direction": "I",
            "left": "3",
            "right": "0"
          }
        }
      },
      "io_clk_qsfp_refclka_00": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        },
        "hdl_attributes": {
          "BOARD_INTERFACE": {
            "value": "qsfp0_156mhz"
          },
          "LOCKED": {
            "value": "true"
          }
        },
        "port_maps": {
          "clk_p": {
            "physical_name": "io_clk_qsfp_refclka_00_clk_p",
            "direction": "I"
          },
          "clk_n": {
            "physical_name": "io_clk_qsfp_refclka_00_clk_n",
            "direction": "I"
          }
        }
      },
      "io_clk_qsfp_refclka_01": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        },
        "hdl_attributes": {
          "BOARD_INTERFACE": {
            "value": "qsfp1_156mhz"
          },
          "LOCKED": {
            "value": "true"
          }
        },
        "port_maps": {
          "clk_p": {
            "physical_name": "io_clk_qsfp_refclka_01_clk_p",
            "direction": "I"
          },
          "clk_n": {
            "physical_name": "io_clk_qsfp_refclka_01_clk_n",
            "direction": "I"
          }
        }
      },
      "io_clk_qsfp_refclkb_00": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        },
        "hdl_attributes": {
          "BOARD_INTERFACE": {
            "value": "qsfp0_161mhz"
          },
          "LOCKED": {
            "value": "true"
          }
        },
        "port_maps": {
          "clk_p": {
            "physical_name": "io_clk_qsfp_refclkb_00_clk_p",
            "direction": "I"
          },
          "clk_n": {
            "physical_name": "io_clk_qsfp_refclkb_00_clk_n",
            "direction": "I"
          }
        }
      },
      "io_clk_qsfp_refclkb_01": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        },
        "hdl_attributes": {
          "BOARD_INTERFACE": {
            "value": "qsfp1_161mhz"
          },
          "LOCKED": {
            "value": "true"
          }
        },
        "port_maps": {
          "clk_p": {
            "physical_name": "io_clk_qsfp_refclkb_01_clk_p",
            "direction": "I"
          },
          "clk_n": {
            "physical_name": "io_clk_qsfp_refclkb_01_clk_n",
            "direction": "I"
          }
        }
      },
      "PLP_M_AXI_DATA_C2H_00": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "39"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "CLK_DOMAIN": {
            "value": "cd_pcie_user_00"
          },
          "DATA_WIDTH": {
            "value": "512"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "1"
          },
          "HAS_LOCK": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "4",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0"
          },
          "MAX_BURST_LENGTH": {
            "value": "256",
            "value_src": "const_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "64"
          },
          "NUM_READ_THREADS": {
            "value": "2",
            "value_src": "const_prop"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "32"
          },
          "NUM_WRITE_THREADS": {
            "value": "2",
            "value_src": "const_prop"
          },
          "PHASE": {
            "value": "0"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "const_prop"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "SLR_ASSIGNMENT": {
            "value": "SLR2"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "const_prop"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "const_prop"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          }
        },
        "memory_map_ref": "PLP_M_AXI_DATA_C2H_00",
        "hdl_attributes": {
          "LOCKED": {
            "value": "true"
          }
        },
        "port_maps": {
          "ARADDR": {
            "physical_name": "PLP_M_AXI_DATA_C2H_00_araddr",
            "direction": "O",
            "left": "38",
            "right": "0"
          },
          "ARBURST": {
            "physical_name": "PLP_M_AXI_DATA_C2H_00_arburst",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "ARCACHE": {
            "physical_name": "PLP_M_AXI_DATA_C2H_00_arcache",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "ARID": {
            "physical_name": "PLP_M_AXI_DATA_C2H_00_arid",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "ARLEN": {
            "physical_name": "PLP_M_AXI_DATA_C2H_00_arlen",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "ARLOCK": {
            "physical_name": "PLP_M_AXI_DATA_C2H_00_arlock",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "PLP_M_AXI_DATA_C2H_00_arprot",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "ARREADY": {
            "physical_name": "PLP_M_AXI_DATA_C2H_00_arready",
            "direction": "I"
          },
          "ARVALID": {
            "physical_name": "PLP_M_AXI_DATA_C2H_00_arvalid",
            "direction": "O"
          },
          "AWADDR": {
            "physical_name": "PLP_M_AXI_DATA_C2H_00_awaddr",
            "direction": "O",
            "left": "38",
            "right": "0"
          },
          "AWBURST": {
            "physical_name": "PLP_M_AXI_DATA_C2H_00_awburst",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "AWCACHE": {
            "physical_name": "PLP_M_AXI_DATA_C2H_00_awcache",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "AWID": {
            "physical_name": "PLP_M_AXI_DATA_C2H_00_awid",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "AWLEN": {
            "physical_name": "PLP_M_AXI_DATA_C2H_00_awlen",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "AWLOCK": {
            "physical_name": "PLP_M_AXI_DATA_C2H_00_awlock",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "PLP_M_AXI_DATA_C2H_00_awprot",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "AWREADY": {
            "physical_name": "PLP_M_AXI_DATA_C2H_00_awready",
            "direction": "I"
          },
          "AWVALID": {
            "physical_name": "PLP_M_AXI_DATA_C2H_00_awvalid",
            "direction": "O"
          },
          "BID": {
            "physical_name": "PLP_M_AXI_DATA_C2H_00_bid",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "BREADY": {
            "physical_name": "PLP_M_AXI_DATA_C2H_00_bready",
            "direction": "O"
          },
          "BRESP": {
            "physical_name": "PLP_M_AXI_DATA_C2H_00_bresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "PLP_M_AXI_DATA_C2H_00_bvalid",
            "direction": "I"
          },
          "RDATA": {
            "physical_name": "PLP_M_AXI_DATA_C2H_00_rdata",
            "direction": "I",
            "left": "511",
            "right": "0"
          },
          "RID": {
            "physical_name": "PLP_M_AXI_DATA_C2H_00_rid",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "RLAST": {
            "physical_name": "PLP_M_AXI_DATA_C2H_00_rlast",
            "direction": "I"
          },
          "RREADY": {
            "physical_name": "PLP_M_AXI_DATA_C2H_00_rready",
            "direction": "O"
          },
          "RRESP": {
            "physical_name": "PLP_M_AXI_DATA_C2H_00_rresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "PLP_M_AXI_DATA_C2H_00_rvalid",
            "direction": "I"
          },
          "WDATA": {
            "physical_name": "PLP_M_AXI_DATA_C2H_00_wdata",
            "direction": "O",
            "left": "511",
            "right": "0"
          },
          "WLAST": {
            "physical_name": "PLP_M_AXI_DATA_C2H_00_wlast",
            "direction": "O"
          },
          "WREADY": {
            "physical_name": "PLP_M_AXI_DATA_C2H_00_wready",
            "direction": "I"
          },
          "WSTRB": {
            "physical_name": "PLP_M_AXI_DATA_C2H_00_wstrb",
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "WVALID": {
            "physical_name": "PLP_M_AXI_DATA_C2H_00_wvalid",
            "direction": "O"
          }
        }
      },
      "PLP_M_AXI_DATA_U2S_00": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "39"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "CLK_DOMAIN": {
            "value": "cd_data_u2s_00"
          },
          "DATA_WIDTH": {
            "value": "512"
          },
          "FREQ_HZ": {
            "value": "300000000"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "1"
          },
          "HAS_LOCK": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "4",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0"
          },
          "MAX_BURST_LENGTH": {
            "value": "256",
            "value_src": "const_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "16"
          },
          "NUM_READ_THREADS": {
            "value": "2",
            "value_src": "const_prop"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "32"
          },
          "NUM_WRITE_THREADS": {
            "value": "2",
            "value_src": "const_prop"
          },
          "PHASE": {
            "value": "0"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "const_prop"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "SLR_ASSIGNMENT": {
            "value": "SLR1"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "const_prop"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "const_prop"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          }
        },
        "memory_map_ref": "PLP_M_AXI_DATA_U2S_00",
        "hdl_attributes": {
          "LOCKED": {
            "value": "true"
          }
        },
        "port_maps": {
          "ARADDR": {
            "physical_name": "PLP_M_AXI_DATA_U2S_00_araddr",
            "direction": "O",
            "left": "38",
            "right": "0"
          },
          "ARBURST": {
            "physical_name": "PLP_M_AXI_DATA_U2S_00_arburst",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "ARCACHE": {
            "physical_name": "PLP_M_AXI_DATA_U2S_00_arcache",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "ARID": {
            "physical_name": "PLP_M_AXI_DATA_U2S_00_arid",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "ARLEN": {
            "physical_name": "PLP_M_AXI_DATA_U2S_00_arlen",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "ARLOCK": {
            "physical_name": "PLP_M_AXI_DATA_U2S_00_arlock",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "PLP_M_AXI_DATA_U2S_00_arprot",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "ARREADY": {
            "physical_name": "PLP_M_AXI_DATA_U2S_00_arready",
            "direction": "I"
          },
          "ARVALID": {
            "physical_name": "PLP_M_AXI_DATA_U2S_00_arvalid",
            "direction": "O"
          },
          "AWADDR": {
            "physical_name": "PLP_M_AXI_DATA_U2S_00_awaddr",
            "direction": "O",
            "left": "38",
            "right": "0"
          },
          "AWBURST": {
            "physical_name": "PLP_M_AXI_DATA_U2S_00_awburst",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "AWCACHE": {
            "physical_name": "PLP_M_AXI_DATA_U2S_00_awcache",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "AWID": {
            "physical_name": "PLP_M_AXI_DATA_U2S_00_awid",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "AWLEN": {
            "physical_name": "PLP_M_AXI_DATA_U2S_00_awlen",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "AWLOCK": {
            "physical_name": "PLP_M_AXI_DATA_U2S_00_awlock",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "PLP_M_AXI_DATA_U2S_00_awprot",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "AWREADY": {
            "physical_name": "PLP_M_AXI_DATA_U2S_00_awready",
            "direction": "I"
          },
          "AWVALID": {
            "physical_name": "PLP_M_AXI_DATA_U2S_00_awvalid",
            "direction": "O"
          },
          "BID": {
            "physical_name": "PLP_M_AXI_DATA_U2S_00_bid",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "BREADY": {
            "physical_name": "PLP_M_AXI_DATA_U2S_00_bready",
            "direction": "O"
          },
          "BRESP": {
            "physical_name": "PLP_M_AXI_DATA_U2S_00_bresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "PLP_M_AXI_DATA_U2S_00_bvalid",
            "direction": "I"
          },
          "RDATA": {
            "physical_name": "PLP_M_AXI_DATA_U2S_00_rdata",
            "direction": "I",
            "left": "511",
            "right": "0"
          },
          "RID": {
            "physical_name": "PLP_M_AXI_DATA_U2S_00_rid",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "RLAST": {
            "physical_name": "PLP_M_AXI_DATA_U2S_00_rlast",
            "direction": "I"
          },
          "RREADY": {
            "physical_name": "PLP_M_AXI_DATA_U2S_00_rready",
            "direction": "O"
          },
          "RRESP": {
            "physical_name": "PLP_M_AXI_DATA_U2S_00_rresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "PLP_M_AXI_DATA_U2S_00_rvalid",
            "direction": "I"
          },
          "WDATA": {
            "physical_name": "PLP_M_AXI_DATA_U2S_00_wdata",
            "direction": "O",
            "left": "511",
            "right": "0"
          },
          "WLAST": {
            "physical_name": "PLP_M_AXI_DATA_U2S_00_wlast",
            "direction": "O"
          },
          "WREADY": {
            "physical_name": "PLP_M_AXI_DATA_U2S_00_wready",
            "direction": "I"
          },
          "WSTRB": {
            "physical_name": "PLP_M_AXI_DATA_U2S_00_wstrb",
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "WVALID": {
            "physical_name": "PLP_M_AXI_DATA_U2S_00_wvalid",
            "direction": "O"
          }
        }
      },
      "PLP_S_AXI_CTRL_MGMT_00": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "24"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "cd_ctrl_00"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "50000000"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "0"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0"
          },
          "MAX_BURST_LENGTH": {
            "value": "1"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "PHASE": {
            "value": "0"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SLR_ASSIGNMENT": {
            "value": "SLR0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "address_space_ref": "PLP_S_AXI_CTRL_MGMT_00",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x00FFFFFF",
          "width": "24"
        },
        "hdl_attributes": {
          "LOCKED": {
            "value": "true"
          }
        },
        "port_maps": {
          "ARADDR": {
            "physical_name": "PLP_S_AXI_CTRL_MGMT_00_araddr",
            "direction": "I",
            "left": "23",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "PLP_S_AXI_CTRL_MGMT_00_arprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARREADY": {
            "physical_name": "PLP_S_AXI_CTRL_MGMT_00_arready",
            "direction": "O"
          },
          "ARVALID": {
            "physical_name": "PLP_S_AXI_CTRL_MGMT_00_arvalid",
            "direction": "I"
          },
          "AWADDR": {
            "physical_name": "PLP_S_AXI_CTRL_MGMT_00_awaddr",
            "direction": "I",
            "left": "23",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "PLP_S_AXI_CTRL_MGMT_00_awprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "AWREADY": {
            "physical_name": "PLP_S_AXI_CTRL_MGMT_00_awready",
            "direction": "O"
          },
          "AWVALID": {
            "physical_name": "PLP_S_AXI_CTRL_MGMT_00_awvalid",
            "direction": "I"
          },
          "BREADY": {
            "physical_name": "PLP_S_AXI_CTRL_MGMT_00_bready",
            "direction": "I"
          },
          "BRESP": {
            "physical_name": "PLP_S_AXI_CTRL_MGMT_00_bresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "PLP_S_AXI_CTRL_MGMT_00_bvalid",
            "direction": "O"
          },
          "RDATA": {
            "physical_name": "PLP_S_AXI_CTRL_MGMT_00_rdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "RREADY": {
            "physical_name": "PLP_S_AXI_CTRL_MGMT_00_rready",
            "direction": "I"
          },
          "RRESP": {
            "physical_name": "PLP_S_AXI_CTRL_MGMT_00_rresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "PLP_S_AXI_CTRL_MGMT_00_rvalid",
            "direction": "O"
          },
          "WDATA": {
            "physical_name": "PLP_S_AXI_CTRL_MGMT_00_wdata",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "WREADY": {
            "physical_name": "PLP_S_AXI_CTRL_MGMT_00_wready",
            "direction": "O"
          },
          "WSTRB": {
            "physical_name": "PLP_S_AXI_CTRL_MGMT_00_wstrb",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "WVALID": {
            "physical_name": "PLP_S_AXI_CTRL_MGMT_00_wvalid",
            "direction": "I"
          }
        }
      },
      "PLP_S_AXI_CTRL_MGMT_01": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "24"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "cd_ctrl_00"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "50000000"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "0"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0"
          },
          "MAX_BURST_LENGTH": {
            "value": "1"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "PHASE": {
            "value": "0"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SLR_ASSIGNMENT": {
            "value": "SLR2"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "address_space_ref": "PLP_S_AXI_CTRL_MGMT_01",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x00FFFFFF",
          "width": "24"
        },
        "hdl_attributes": {
          "LOCKED": {
            "value": "true"
          }
        },
        "port_maps": {
          "ARADDR": {
            "physical_name": "PLP_S_AXI_CTRL_MGMT_01_araddr",
            "direction": "I",
            "left": "23",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "PLP_S_AXI_CTRL_MGMT_01_arprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARREADY": {
            "physical_name": "PLP_S_AXI_CTRL_MGMT_01_arready",
            "direction": "O"
          },
          "ARVALID": {
            "physical_name": "PLP_S_AXI_CTRL_MGMT_01_arvalid",
            "direction": "I"
          },
          "AWADDR": {
            "physical_name": "PLP_S_AXI_CTRL_MGMT_01_awaddr",
            "direction": "I",
            "left": "23",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "PLP_S_AXI_CTRL_MGMT_01_awprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "AWREADY": {
            "physical_name": "PLP_S_AXI_CTRL_MGMT_01_awready",
            "direction": "O"
          },
          "AWVALID": {
            "physical_name": "PLP_S_AXI_CTRL_MGMT_01_awvalid",
            "direction": "I"
          },
          "BREADY": {
            "physical_name": "PLP_S_AXI_CTRL_MGMT_01_bready",
            "direction": "I"
          },
          "BRESP": {
            "physical_name": "PLP_S_AXI_CTRL_MGMT_01_bresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "PLP_S_AXI_CTRL_MGMT_01_bvalid",
            "direction": "O"
          },
          "RDATA": {
            "physical_name": "PLP_S_AXI_CTRL_MGMT_01_rdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "RREADY": {
            "physical_name": "PLP_S_AXI_CTRL_MGMT_01_rready",
            "direction": "I"
          },
          "RRESP": {
            "physical_name": "PLP_S_AXI_CTRL_MGMT_01_rresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "PLP_S_AXI_CTRL_MGMT_01_rvalid",
            "direction": "O"
          },
          "WDATA": {
            "physical_name": "PLP_S_AXI_CTRL_MGMT_01_wdata",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "WREADY": {
            "physical_name": "PLP_S_AXI_CTRL_MGMT_01_wready",
            "direction": "O"
          },
          "WSTRB": {
            "physical_name": "PLP_S_AXI_CTRL_MGMT_01_wstrb",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "WVALID": {
            "physical_name": "PLP_S_AXI_CTRL_MGMT_01_wvalid",
            "direction": "I"
          }
        }
      },
      "PLP_S_AXI_CTRL_USER_00": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "25"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "cd_pcie_user_00"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "0"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0"
          },
          "MAX_BURST_LENGTH": {
            "value": "1"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "PHASE": {
            "value": "0"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SLR_ASSIGNMENT": {
            "value": "SLR0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "address_space_ref": "PLP_S_AXI_CTRL_USER_00",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x01FFFFFF",
          "width": "25"
        },
        "hdl_attributes": {
          "LOCKED": {
            "value": "true"
          }
        },
        "port_maps": {
          "ARADDR": {
            "physical_name": "PLP_S_AXI_CTRL_USER_00_araddr",
            "direction": "I",
            "left": "24",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "PLP_S_AXI_CTRL_USER_00_arprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARREADY": {
            "physical_name": "PLP_S_AXI_CTRL_USER_00_arready",
            "direction": "O"
          },
          "ARVALID": {
            "physical_name": "PLP_S_AXI_CTRL_USER_00_arvalid",
            "direction": "I"
          },
          "AWADDR": {
            "physical_name": "PLP_S_AXI_CTRL_USER_00_awaddr",
            "direction": "I",
            "left": "24",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "PLP_S_AXI_CTRL_USER_00_awprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "AWREADY": {
            "physical_name": "PLP_S_AXI_CTRL_USER_00_awready",
            "direction": "O"
          },
          "AWVALID": {
            "physical_name": "PLP_S_AXI_CTRL_USER_00_awvalid",
            "direction": "I"
          },
          "BREADY": {
            "physical_name": "PLP_S_AXI_CTRL_USER_00_bready",
            "direction": "I"
          },
          "BRESP": {
            "physical_name": "PLP_S_AXI_CTRL_USER_00_bresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "PLP_S_AXI_CTRL_USER_00_bvalid",
            "direction": "O"
          },
          "RDATA": {
            "physical_name": "PLP_S_AXI_CTRL_USER_00_rdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "RREADY": {
            "physical_name": "PLP_S_AXI_CTRL_USER_00_rready",
            "direction": "I"
          },
          "RRESP": {
            "physical_name": "PLP_S_AXI_CTRL_USER_00_rresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "PLP_S_AXI_CTRL_USER_00_rvalid",
            "direction": "O"
          },
          "WDATA": {
            "physical_name": "PLP_S_AXI_CTRL_USER_00_wdata",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "WREADY": {
            "physical_name": "PLP_S_AXI_CTRL_USER_00_wready",
            "direction": "O"
          },
          "WSTRB": {
            "physical_name": "PLP_S_AXI_CTRL_USER_00_wstrb",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "WVALID": {
            "physical_name": "PLP_S_AXI_CTRL_USER_00_wvalid",
            "direction": "I"
          }
        }
      },
      "PLP_S_AXI_CTRL_USER_01": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "25"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "cd_pcie_user_00"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "0"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0"
          },
          "MAX_BURST_LENGTH": {
            "value": "1"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "PHASE": {
            "value": "0"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SLR_ASSIGNMENT": {
            "value": "SLR1"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "address_space_ref": "PLP_S_AXI_CTRL_USER_01",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x01FFFFFF",
          "width": "25"
        },
        "hdl_attributes": {
          "LOCKED": {
            "value": "true"
          }
        },
        "port_maps": {
          "ARADDR": {
            "physical_name": "PLP_S_AXI_CTRL_USER_01_araddr",
            "direction": "I",
            "left": "24",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "PLP_S_AXI_CTRL_USER_01_arprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARREADY": {
            "physical_name": "PLP_S_AXI_CTRL_USER_01_arready",
            "direction": "O"
          },
          "ARVALID": {
            "physical_name": "PLP_S_AXI_CTRL_USER_01_arvalid",
            "direction": "I"
          },
          "AWADDR": {
            "physical_name": "PLP_S_AXI_CTRL_USER_01_awaddr",
            "direction": "I",
            "left": "24",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "PLP_S_AXI_CTRL_USER_01_awprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "AWREADY": {
            "physical_name": "PLP_S_AXI_CTRL_USER_01_awready",
            "direction": "O"
          },
          "AWVALID": {
            "physical_name": "PLP_S_AXI_CTRL_USER_01_awvalid",
            "direction": "I"
          },
          "BREADY": {
            "physical_name": "PLP_S_AXI_CTRL_USER_01_bready",
            "direction": "I"
          },
          "BRESP": {
            "physical_name": "PLP_S_AXI_CTRL_USER_01_bresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "PLP_S_AXI_CTRL_USER_01_bvalid",
            "direction": "O"
          },
          "RDATA": {
            "physical_name": "PLP_S_AXI_CTRL_USER_01_rdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "RREADY": {
            "physical_name": "PLP_S_AXI_CTRL_USER_01_rready",
            "direction": "I"
          },
          "RRESP": {
            "physical_name": "PLP_S_AXI_CTRL_USER_01_rresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "PLP_S_AXI_CTRL_USER_01_rvalid",
            "direction": "O"
          },
          "WDATA": {
            "physical_name": "PLP_S_AXI_CTRL_USER_01_wdata",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "WREADY": {
            "physical_name": "PLP_S_AXI_CTRL_USER_01_wready",
            "direction": "O"
          },
          "WSTRB": {
            "physical_name": "PLP_S_AXI_CTRL_USER_01_wstrb",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "WVALID": {
            "physical_name": "PLP_S_AXI_CTRL_USER_01_wvalid",
            "direction": "I"
          }
        }
      },
      "PLP_S_AXI_CTRL_USER_02": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "25"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "cd_pcie_user_00"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "0"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0"
          },
          "MAX_BURST_LENGTH": {
            "value": "1"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "PHASE": {
            "value": "0"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SLR_ASSIGNMENT": {
            "value": "SLR2"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "address_space_ref": "PLP_S_AXI_CTRL_USER_02",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x01FFFFFF",
          "width": "25"
        },
        "hdl_attributes": {
          "LOCKED": {
            "value": "true"
          }
        },
        "port_maps": {
          "ARADDR": {
            "physical_name": "PLP_S_AXI_CTRL_USER_02_araddr",
            "direction": "I",
            "left": "24",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "PLP_S_AXI_CTRL_USER_02_arprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARREADY": {
            "physical_name": "PLP_S_AXI_CTRL_USER_02_arready",
            "direction": "O"
          },
          "ARVALID": {
            "physical_name": "PLP_S_AXI_CTRL_USER_02_arvalid",
            "direction": "I"
          },
          "AWADDR": {
            "physical_name": "PLP_S_AXI_CTRL_USER_02_awaddr",
            "direction": "I",
            "left": "24",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "PLP_S_AXI_CTRL_USER_02_awprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "AWREADY": {
            "physical_name": "PLP_S_AXI_CTRL_USER_02_awready",
            "direction": "O"
          },
          "AWVALID": {
            "physical_name": "PLP_S_AXI_CTRL_USER_02_awvalid",
            "direction": "I"
          },
          "BREADY": {
            "physical_name": "PLP_S_AXI_CTRL_USER_02_bready",
            "direction": "I"
          },
          "BRESP": {
            "physical_name": "PLP_S_AXI_CTRL_USER_02_bresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "PLP_S_AXI_CTRL_USER_02_bvalid",
            "direction": "O"
          },
          "RDATA": {
            "physical_name": "PLP_S_AXI_CTRL_USER_02_rdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "RREADY": {
            "physical_name": "PLP_S_AXI_CTRL_USER_02_rready",
            "direction": "I"
          },
          "RRESP": {
            "physical_name": "PLP_S_AXI_CTRL_USER_02_rresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "PLP_S_AXI_CTRL_USER_02_rvalid",
            "direction": "O"
          },
          "WDATA": {
            "physical_name": "PLP_S_AXI_CTRL_USER_02_wdata",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "WREADY": {
            "physical_name": "PLP_S_AXI_CTRL_USER_02_wready",
            "direction": "O"
          },
          "WSTRB": {
            "physical_name": "PLP_S_AXI_CTRL_USER_02_wstrb",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "WVALID": {
            "physical_name": "PLP_S_AXI_CTRL_USER_02_wvalid",
            "direction": "I"
          }
        }
      },
      "PLP_S_AXI_CTRL_USER_03": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "25"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "cd_pcie_user_00"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "0"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0"
          },
          "MAX_BURST_LENGTH": {
            "value": "1"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "PHASE": {
            "value": "0"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SLR_ASSIGNMENT": {
            "value": "SLR2"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "address_space_ref": "PLP_S_AXI_CTRL_USER_03",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x01FFFFFF",
          "width": "25"
        },
        "hdl_attributes": {
          "LOCKED": {
            "value": "true"
          }
        },
        "port_maps": {
          "ARADDR": {
            "physical_name": "PLP_S_AXI_CTRL_USER_03_araddr",
            "direction": "I",
            "left": "24",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "PLP_S_AXI_CTRL_USER_03_arprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARREADY": {
            "physical_name": "PLP_S_AXI_CTRL_USER_03_arready",
            "direction": "O"
          },
          "ARVALID": {
            "physical_name": "PLP_S_AXI_CTRL_USER_03_arvalid",
            "direction": "I"
          },
          "AWADDR": {
            "physical_name": "PLP_S_AXI_CTRL_USER_03_awaddr",
            "direction": "I",
            "left": "24",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "PLP_S_AXI_CTRL_USER_03_awprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "AWREADY": {
            "physical_name": "PLP_S_AXI_CTRL_USER_03_awready",
            "direction": "O"
          },
          "AWVALID": {
            "physical_name": "PLP_S_AXI_CTRL_USER_03_awvalid",
            "direction": "I"
          },
          "BREADY": {
            "physical_name": "PLP_S_AXI_CTRL_USER_03_bready",
            "direction": "I"
          },
          "BRESP": {
            "physical_name": "PLP_S_AXI_CTRL_USER_03_bresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "PLP_S_AXI_CTRL_USER_03_bvalid",
            "direction": "O"
          },
          "RDATA": {
            "physical_name": "PLP_S_AXI_CTRL_USER_03_rdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "RREADY": {
            "physical_name": "PLP_S_AXI_CTRL_USER_03_rready",
            "direction": "I"
          },
          "RRESP": {
            "physical_name": "PLP_S_AXI_CTRL_USER_03_rresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "PLP_S_AXI_CTRL_USER_03_rvalid",
            "direction": "O"
          },
          "WDATA": {
            "physical_name": "PLP_S_AXI_CTRL_USER_03_wdata",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "WREADY": {
            "physical_name": "PLP_S_AXI_CTRL_USER_03_wready",
            "direction": "O"
          },
          "WSTRB": {
            "physical_name": "PLP_S_AXI_CTRL_USER_03_wstrb",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "WVALID": {
            "physical_name": "PLP_S_AXI_CTRL_USER_03_wvalid",
            "direction": "I"
          }
        }
      },
      "PLP_S_AXI_CTRL_USER_DEBUG_00": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "25"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "cd_ctrl_00"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "50000000"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "0"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "1"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0"
          },
          "MAX_BURST_LENGTH": {
            "value": "1"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "PHASE": {
            "value": "0"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "address_space_ref": "PLP_S_AXI_CTRL_USER_DEBUG_00",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x01FFFFFF",
          "width": "25"
        },
        "hdl_attributes": {
          "LOCKED": {
            "value": "true"
          }
        },
        "port_maps": {
          "ARADDR": {
            "physical_name": "PLP_S_AXI_CTRL_USER_DEBUG_00_araddr",
            "direction": "I",
            "left": "24",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "PLP_S_AXI_CTRL_USER_DEBUG_00_arprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARREADY": {
            "physical_name": "PLP_S_AXI_CTRL_USER_DEBUG_00_arready",
            "direction": "O"
          },
          "ARVALID": {
            "physical_name": "PLP_S_AXI_CTRL_USER_DEBUG_00_arvalid",
            "direction": "I"
          },
          "AWADDR": {
            "physical_name": "PLP_S_AXI_CTRL_USER_DEBUG_00_awaddr",
            "direction": "I",
            "left": "24",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "PLP_S_AXI_CTRL_USER_DEBUG_00_awprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "AWREADY": {
            "physical_name": "PLP_S_AXI_CTRL_USER_DEBUG_00_awready",
            "direction": "O"
          },
          "AWVALID": {
            "physical_name": "PLP_S_AXI_CTRL_USER_DEBUG_00_awvalid",
            "direction": "I"
          },
          "BREADY": {
            "physical_name": "PLP_S_AXI_CTRL_USER_DEBUG_00_bready",
            "direction": "I"
          },
          "BRESP": {
            "physical_name": "PLP_S_AXI_CTRL_USER_DEBUG_00_bresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "PLP_S_AXI_CTRL_USER_DEBUG_00_bvalid",
            "direction": "O"
          },
          "RDATA": {
            "physical_name": "PLP_S_AXI_CTRL_USER_DEBUG_00_rdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "RREADY": {
            "physical_name": "PLP_S_AXI_CTRL_USER_DEBUG_00_rready",
            "direction": "I"
          },
          "RRESP": {
            "physical_name": "PLP_S_AXI_CTRL_USER_DEBUG_00_rresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "PLP_S_AXI_CTRL_USER_DEBUG_00_rvalid",
            "direction": "O"
          },
          "WDATA": {
            "physical_name": "PLP_S_AXI_CTRL_USER_DEBUG_00_wdata",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "WREADY": {
            "physical_name": "PLP_S_AXI_CTRL_USER_DEBUG_00_wready",
            "direction": "O"
          },
          "WSTRB": {
            "physical_name": "PLP_S_AXI_CTRL_USER_DEBUG_00_wstrb",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "WVALID": {
            "physical_name": "PLP_S_AXI_CTRL_USER_DEBUG_00_wvalid",
            "direction": "I"
          }
        }
      },
      "PLP_S_AXI_DATA_H2C_00": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "39"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "cd_pcie_user_00"
          },
          "DATA_WIDTH": {
            "value": "512"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "1"
          },
          "HAS_LOCK": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "4"
          },
          "INSERT_VIP": {
            "value": "0"
          },
          "MAX_BURST_LENGTH": {
            "value": "256"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "16"
          },
          "NUM_READ_THREADS": {
            "value": "2"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "32"
          },
          "NUM_WRITE_THREADS": {
            "value": "2"
          },
          "PHASE": {
            "value": "0"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SLR_ASSIGNMENT": {
            "value": "SLR0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "address_space_ref": "PLP_S_AXI_DATA_H2C_00",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x007FFFFFFFFF",
          "width": "39"
        },
        "hdl_attributes": {
          "LOCKED": {
            "value": "true"
          }
        },
        "port_maps": {
          "ARADDR": {
            "physical_name": "PLP_S_AXI_DATA_H2C_00_araddr",
            "direction": "I",
            "left": "38",
            "right": "0"
          },
          "ARBURST": {
            "physical_name": "PLP_S_AXI_DATA_H2C_00_arburst",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "ARCACHE": {
            "physical_name": "PLP_S_AXI_DATA_H2C_00_arcache",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "ARLEN": {
            "physical_name": "PLP_S_AXI_DATA_H2C_00_arlen",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "ARLOCK": {
            "physical_name": "PLP_S_AXI_DATA_H2C_00_arlock",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "PLP_S_AXI_DATA_H2C_00_arprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARREADY": {
            "physical_name": "PLP_S_AXI_DATA_H2C_00_arready",
            "direction": "O"
          },
          "ARVALID": {
            "physical_name": "PLP_S_AXI_DATA_H2C_00_arvalid",
            "direction": "I"
          },
          "AWADDR": {
            "physical_name": "PLP_S_AXI_DATA_H2C_00_awaddr",
            "direction": "I",
            "left": "38",
            "right": "0"
          },
          "AWBURST": {
            "physical_name": "PLP_S_AXI_DATA_H2C_00_awburst",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "AWCACHE": {
            "physical_name": "PLP_S_AXI_DATA_H2C_00_awcache",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "AWLEN": {
            "physical_name": "PLP_S_AXI_DATA_H2C_00_awlen",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "AWLOCK": {
            "physical_name": "PLP_S_AXI_DATA_H2C_00_awlock",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "PLP_S_AXI_DATA_H2C_00_awprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "AWREADY": {
            "physical_name": "PLP_S_AXI_DATA_H2C_00_awready",
            "direction": "O"
          },
          "AWVALID": {
            "physical_name": "PLP_S_AXI_DATA_H2C_00_awvalid",
            "direction": "I"
          },
          "BREADY": {
            "physical_name": "PLP_S_AXI_DATA_H2C_00_bready",
            "direction": "I"
          },
          "BRESP": {
            "physical_name": "PLP_S_AXI_DATA_H2C_00_bresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "PLP_S_AXI_DATA_H2C_00_bvalid",
            "direction": "O"
          },
          "RDATA": {
            "physical_name": "PLP_S_AXI_DATA_H2C_00_rdata",
            "direction": "O",
            "left": "511",
            "right": "0"
          },
          "RLAST": {
            "physical_name": "PLP_S_AXI_DATA_H2C_00_rlast",
            "direction": "O"
          },
          "RREADY": {
            "physical_name": "PLP_S_AXI_DATA_H2C_00_rready",
            "direction": "I"
          },
          "RRESP": {
            "physical_name": "PLP_S_AXI_DATA_H2C_00_rresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "PLP_S_AXI_DATA_H2C_00_rvalid",
            "direction": "O"
          },
          "WDATA": {
            "physical_name": "PLP_S_AXI_DATA_H2C_00_wdata",
            "direction": "I",
            "left": "511",
            "right": "0"
          },
          "WLAST": {
            "physical_name": "PLP_S_AXI_DATA_H2C_00_wlast",
            "direction": "I"
          },
          "WREADY": {
            "physical_name": "PLP_S_AXI_DATA_H2C_00_wready",
            "direction": "O"
          },
          "WSTRB": {
            "physical_name": "PLP_S_AXI_DATA_H2C_00_wstrb",
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "WVALID": {
            "physical_name": "PLP_S_AXI_DATA_H2C_00_wvalid",
            "direction": "I"
          },
          "ARID": {
            "physical_name": "PLP_S_AXI_DATA_H2C_00_arid",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "AWID": {
            "physical_name": "PLP_S_AXI_DATA_H2C_00_awid",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "BID": {
            "physical_name": "PLP_S_AXI_DATA_H2C_00_bid",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "RID": {
            "physical_name": "PLP_S_AXI_DATA_H2C_00_rid",
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "PLP_S_AXI_DATA_H2C_01": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "39"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "cd_pcie_user_00"
          },
          "DATA_WIDTH": {
            "value": "512"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "1"
          },
          "HAS_LOCK": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "4"
          },
          "INSERT_VIP": {
            "value": "0"
          },
          "MAX_BURST_LENGTH": {
            "value": "256"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "16"
          },
          "NUM_READ_THREADS": {
            "value": "2"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "32"
          },
          "NUM_WRITE_THREADS": {
            "value": "2"
          },
          "PHASE": {
            "value": "0"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SLR_ASSIGNMENT": {
            "value": "SLR1"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "address_space_ref": "PLP_S_AXI_DATA_H2C_01",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x007FFFFFFFFF",
          "width": "39"
        },
        "hdl_attributes": {
          "LOCKED": {
            "value": "true"
          }
        },
        "port_maps": {
          "ARADDR": {
            "physical_name": "PLP_S_AXI_DATA_H2C_01_araddr",
            "direction": "I",
            "left": "38",
            "right": "0"
          },
          "ARBURST": {
            "physical_name": "PLP_S_AXI_DATA_H2C_01_arburst",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "ARCACHE": {
            "physical_name": "PLP_S_AXI_DATA_H2C_01_arcache",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "ARLEN": {
            "physical_name": "PLP_S_AXI_DATA_H2C_01_arlen",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "ARLOCK": {
            "physical_name": "PLP_S_AXI_DATA_H2C_01_arlock",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "PLP_S_AXI_DATA_H2C_01_arprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARREADY": {
            "physical_name": "PLP_S_AXI_DATA_H2C_01_arready",
            "direction": "O"
          },
          "ARVALID": {
            "physical_name": "PLP_S_AXI_DATA_H2C_01_arvalid",
            "direction": "I"
          },
          "AWADDR": {
            "physical_name": "PLP_S_AXI_DATA_H2C_01_awaddr",
            "direction": "I",
            "left": "38",
            "right": "0"
          },
          "AWBURST": {
            "physical_name": "PLP_S_AXI_DATA_H2C_01_awburst",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "AWCACHE": {
            "physical_name": "PLP_S_AXI_DATA_H2C_01_awcache",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "AWLEN": {
            "physical_name": "PLP_S_AXI_DATA_H2C_01_awlen",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "AWLOCK": {
            "physical_name": "PLP_S_AXI_DATA_H2C_01_awlock",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "PLP_S_AXI_DATA_H2C_01_awprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "AWREADY": {
            "physical_name": "PLP_S_AXI_DATA_H2C_01_awready",
            "direction": "O"
          },
          "AWVALID": {
            "physical_name": "PLP_S_AXI_DATA_H2C_01_awvalid",
            "direction": "I"
          },
          "BREADY": {
            "physical_name": "PLP_S_AXI_DATA_H2C_01_bready",
            "direction": "I"
          },
          "BRESP": {
            "physical_name": "PLP_S_AXI_DATA_H2C_01_bresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "PLP_S_AXI_DATA_H2C_01_bvalid",
            "direction": "O"
          },
          "RDATA": {
            "physical_name": "PLP_S_AXI_DATA_H2C_01_rdata",
            "direction": "O",
            "left": "511",
            "right": "0"
          },
          "RLAST": {
            "physical_name": "PLP_S_AXI_DATA_H2C_01_rlast",
            "direction": "O"
          },
          "RREADY": {
            "physical_name": "PLP_S_AXI_DATA_H2C_01_rready",
            "direction": "I"
          },
          "RRESP": {
            "physical_name": "PLP_S_AXI_DATA_H2C_01_rresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "PLP_S_AXI_DATA_H2C_01_rvalid",
            "direction": "O"
          },
          "WDATA": {
            "physical_name": "PLP_S_AXI_DATA_H2C_01_wdata",
            "direction": "I",
            "left": "511",
            "right": "0"
          },
          "WLAST": {
            "physical_name": "PLP_S_AXI_DATA_H2C_01_wlast",
            "direction": "I"
          },
          "WREADY": {
            "physical_name": "PLP_S_AXI_DATA_H2C_01_wready",
            "direction": "O"
          },
          "WSTRB": {
            "physical_name": "PLP_S_AXI_DATA_H2C_01_wstrb",
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "WVALID": {
            "physical_name": "PLP_S_AXI_DATA_H2C_01_wvalid",
            "direction": "I"
          },
          "ARID": {
            "physical_name": "PLP_S_AXI_DATA_H2C_01_arid",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "AWID": {
            "physical_name": "PLP_S_AXI_DATA_H2C_01_awid",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "BID": {
            "physical_name": "PLP_S_AXI_DATA_H2C_01_bid",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "RID": {
            "physical_name": "PLP_S_AXI_DATA_H2C_01_rid",
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "PLP_S_AXI_DATA_H2C_02": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "39"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "cd_pcie_user_00"
          },
          "DATA_WIDTH": {
            "value": "512"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "1"
          },
          "HAS_LOCK": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "4"
          },
          "INSERT_VIP": {
            "value": "0"
          },
          "MAX_BURST_LENGTH": {
            "value": "256"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "16"
          },
          "NUM_READ_THREADS": {
            "value": "2"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "32"
          },
          "NUM_WRITE_THREADS": {
            "value": "2"
          },
          "PHASE": {
            "value": "0"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SLR_ASSIGNMENT": {
            "value": "SLR2"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "address_space_ref": "PLP_S_AXI_DATA_H2C_02",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x007FFFFFFFFF",
          "width": "39"
        },
        "hdl_attributes": {
          "LOCKED": {
            "value": "true"
          }
        },
        "port_maps": {
          "ARADDR": {
            "physical_name": "PLP_S_AXI_DATA_H2C_02_araddr",
            "direction": "I",
            "left": "38",
            "right": "0"
          },
          "ARBURST": {
            "physical_name": "PLP_S_AXI_DATA_H2C_02_arburst",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "ARCACHE": {
            "physical_name": "PLP_S_AXI_DATA_H2C_02_arcache",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "ARLEN": {
            "physical_name": "PLP_S_AXI_DATA_H2C_02_arlen",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "ARLOCK": {
            "physical_name": "PLP_S_AXI_DATA_H2C_02_arlock",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "PLP_S_AXI_DATA_H2C_02_arprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARREADY": {
            "physical_name": "PLP_S_AXI_DATA_H2C_02_arready",
            "direction": "O"
          },
          "ARVALID": {
            "physical_name": "PLP_S_AXI_DATA_H2C_02_arvalid",
            "direction": "I"
          },
          "AWADDR": {
            "physical_name": "PLP_S_AXI_DATA_H2C_02_awaddr",
            "direction": "I",
            "left": "38",
            "right": "0"
          },
          "AWBURST": {
            "physical_name": "PLP_S_AXI_DATA_H2C_02_awburst",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "AWCACHE": {
            "physical_name": "PLP_S_AXI_DATA_H2C_02_awcache",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "AWLEN": {
            "physical_name": "PLP_S_AXI_DATA_H2C_02_awlen",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "AWLOCK": {
            "physical_name": "PLP_S_AXI_DATA_H2C_02_awlock",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "PLP_S_AXI_DATA_H2C_02_awprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "AWREADY": {
            "physical_name": "PLP_S_AXI_DATA_H2C_02_awready",
            "direction": "O"
          },
          "AWVALID": {
            "physical_name": "PLP_S_AXI_DATA_H2C_02_awvalid",
            "direction": "I"
          },
          "BREADY": {
            "physical_name": "PLP_S_AXI_DATA_H2C_02_bready",
            "direction": "I"
          },
          "BRESP": {
            "physical_name": "PLP_S_AXI_DATA_H2C_02_bresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "PLP_S_AXI_DATA_H2C_02_bvalid",
            "direction": "O"
          },
          "RDATA": {
            "physical_name": "PLP_S_AXI_DATA_H2C_02_rdata",
            "direction": "O",
            "left": "511",
            "right": "0"
          },
          "RLAST": {
            "physical_name": "PLP_S_AXI_DATA_H2C_02_rlast",
            "direction": "O"
          },
          "RREADY": {
            "physical_name": "PLP_S_AXI_DATA_H2C_02_rready",
            "direction": "I"
          },
          "RRESP": {
            "physical_name": "PLP_S_AXI_DATA_H2C_02_rresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "PLP_S_AXI_DATA_H2C_02_rvalid",
            "direction": "O"
          },
          "WDATA": {
            "physical_name": "PLP_S_AXI_DATA_H2C_02_wdata",
            "direction": "I",
            "left": "511",
            "right": "0"
          },
          "WLAST": {
            "physical_name": "PLP_S_AXI_DATA_H2C_02_wlast",
            "direction": "I"
          },
          "WREADY": {
            "physical_name": "PLP_S_AXI_DATA_H2C_02_wready",
            "direction": "O"
          },
          "WSTRB": {
            "physical_name": "PLP_S_AXI_DATA_H2C_02_wstrb",
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "WVALID": {
            "physical_name": "PLP_S_AXI_DATA_H2C_02_wvalid",
            "direction": "I"
          },
          "ARID": {
            "physical_name": "PLP_S_AXI_DATA_H2C_02_arid",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "AWID": {
            "physical_name": "PLP_S_AXI_DATA_H2C_02_awid",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "BID": {
            "physical_name": "PLP_S_AXI_DATA_H2C_02_bid",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "RID": {
            "physical_name": "PLP_S_AXI_DATA_H2C_02_rid",
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "PLP_S_AXI_DATA_H2C_03": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "39"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "cd_pcie_user_00"
          },
          "DATA_WIDTH": {
            "value": "512"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "1"
          },
          "HAS_LOCK": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "4"
          },
          "INSERT_VIP": {
            "value": "0"
          },
          "MAX_BURST_LENGTH": {
            "value": "256"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "16"
          },
          "NUM_READ_THREADS": {
            "value": "2"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "32"
          },
          "NUM_WRITE_THREADS": {
            "value": "2"
          },
          "PHASE": {
            "value": "0"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SLR_ASSIGNMENT": {
            "value": "SLR2"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "address_space_ref": "PLP_S_AXI_DATA_H2C_03",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x007FFFFFFFFF",
          "width": "39"
        },
        "hdl_attributes": {
          "LOCKED": {
            "value": "true"
          }
        },
        "port_maps": {
          "ARADDR": {
            "physical_name": "PLP_S_AXI_DATA_H2C_03_araddr",
            "direction": "I",
            "left": "38",
            "right": "0"
          },
          "ARBURST": {
            "physical_name": "PLP_S_AXI_DATA_H2C_03_arburst",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "ARCACHE": {
            "physical_name": "PLP_S_AXI_DATA_H2C_03_arcache",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "ARLEN": {
            "physical_name": "PLP_S_AXI_DATA_H2C_03_arlen",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "ARLOCK": {
            "physical_name": "PLP_S_AXI_DATA_H2C_03_arlock",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "PLP_S_AXI_DATA_H2C_03_arprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARREADY": {
            "physical_name": "PLP_S_AXI_DATA_H2C_03_arready",
            "direction": "O"
          },
          "ARVALID": {
            "physical_name": "PLP_S_AXI_DATA_H2C_03_arvalid",
            "direction": "I"
          },
          "AWADDR": {
            "physical_name": "PLP_S_AXI_DATA_H2C_03_awaddr",
            "direction": "I",
            "left": "38",
            "right": "0"
          },
          "AWBURST": {
            "physical_name": "PLP_S_AXI_DATA_H2C_03_awburst",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "AWCACHE": {
            "physical_name": "PLP_S_AXI_DATA_H2C_03_awcache",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "AWLEN": {
            "physical_name": "PLP_S_AXI_DATA_H2C_03_awlen",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "AWLOCK": {
            "physical_name": "PLP_S_AXI_DATA_H2C_03_awlock",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "PLP_S_AXI_DATA_H2C_03_awprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "AWREADY": {
            "physical_name": "PLP_S_AXI_DATA_H2C_03_awready",
            "direction": "O"
          },
          "AWVALID": {
            "physical_name": "PLP_S_AXI_DATA_H2C_03_awvalid",
            "direction": "I"
          },
          "BREADY": {
            "physical_name": "PLP_S_AXI_DATA_H2C_03_bready",
            "direction": "I"
          },
          "BRESP": {
            "physical_name": "PLP_S_AXI_DATA_H2C_03_bresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "PLP_S_AXI_DATA_H2C_03_bvalid",
            "direction": "O"
          },
          "RDATA": {
            "physical_name": "PLP_S_AXI_DATA_H2C_03_rdata",
            "direction": "O",
            "left": "511",
            "right": "0"
          },
          "RLAST": {
            "physical_name": "PLP_S_AXI_DATA_H2C_03_rlast",
            "direction": "O"
          },
          "RREADY": {
            "physical_name": "PLP_S_AXI_DATA_H2C_03_rready",
            "direction": "I"
          },
          "RRESP": {
            "physical_name": "PLP_S_AXI_DATA_H2C_03_rresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "PLP_S_AXI_DATA_H2C_03_rvalid",
            "direction": "O"
          },
          "WDATA": {
            "physical_name": "PLP_S_AXI_DATA_H2C_03_wdata",
            "direction": "I",
            "left": "511",
            "right": "0"
          },
          "WLAST": {
            "physical_name": "PLP_S_AXI_DATA_H2C_03_wlast",
            "direction": "I"
          },
          "WREADY": {
            "physical_name": "PLP_S_AXI_DATA_H2C_03_wready",
            "direction": "O"
          },
          "WSTRB": {
            "physical_name": "PLP_S_AXI_DATA_H2C_03_wstrb",
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "WVALID": {
            "physical_name": "PLP_S_AXI_DATA_H2C_03_wvalid",
            "direction": "I"
          },
          "ARID": {
            "physical_name": "PLP_S_AXI_DATA_H2C_03_arid",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "AWID": {
            "physical_name": "PLP_S_AXI_DATA_H2C_03_awid",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "BID": {
            "physical_name": "PLP_S_AXI_DATA_H2C_03_bid",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "RID": {
            "physical_name": "PLP_S_AXI_DATA_H2C_03_rid",
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      }
    },
    "ports": {
      "io_ddr4_00_act_n": {
        "direction": "O"
      },
      "io_ddr4_00_par": {
        "direction": "O"
      },
      "io_ddr4_00_adr": {
        "direction": "O",
        "left": "16",
        "right": "0"
      },
      "io_ddr4_00_ba": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "io_ddr4_00_bg": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "io_ddr4_00_ck_c": {
        "direction": "O"
      },
      "io_ddr4_00_ck_t": {
        "direction": "O"
      },
      "io_ddr4_00_cke": {
        "direction": "O"
      },
      "io_ddr4_00_cs_n": {
        "direction": "O"
      },
      "io_ddr4_00_dq": {
        "direction": "IO",
        "left": "71",
        "right": "0"
      },
      "io_ddr4_00_dqs_c": {
        "direction": "IO",
        "left": "17",
        "right": "0"
      },
      "io_ddr4_00_dqs_t": {
        "direction": "IO",
        "left": "17",
        "right": "0"
      },
      "io_ddr4_00_odt": {
        "direction": "O"
      },
      "io_ddr4_00_reset_n": {
        "direction": "O"
      },
      "io_ddr4_02_act_n": {
        "direction": "O"
      },
      "io_ddr4_02_par": {
        "direction": "O"
      },
      "io_ddr4_02_adr": {
        "direction": "O",
        "left": "16",
        "right": "0"
      },
      "io_ddr4_02_ba": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "io_ddr4_02_bg": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "io_ddr4_02_ck_c": {
        "direction": "O"
      },
      "io_ddr4_02_ck_t": {
        "direction": "O"
      },
      "io_ddr4_02_cke": {
        "direction": "O"
      },
      "io_ddr4_02_cs_n": {
        "direction": "O"
      },
      "io_ddr4_02_dq": {
        "direction": "IO",
        "left": "71",
        "right": "0"
      },
      "io_ddr4_02_dqs_c": {
        "direction": "IO",
        "left": "17",
        "right": "0"
      },
      "io_ddr4_02_dqs_t": {
        "direction": "IO",
        "left": "17",
        "right": "0"
      },
      "io_ddr4_02_odt": {
        "direction": "O"
      },
      "io_ddr4_02_reset_n": {
        "direction": "O"
      },
      "io_ddr4_03_act_n": {
        "direction": "O"
      },
      "io_ddr4_03_par": {
        "direction": "O"
      },
      "io_ddr4_03_adr": {
        "direction": "O",
        "left": "16",
        "right": "0"
      },
      "io_ddr4_03_ba": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "io_ddr4_03_bg": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "io_ddr4_03_ck_c": {
        "direction": "O"
      },
      "io_ddr4_03_ck_t": {
        "direction": "O"
      },
      "io_ddr4_03_cke": {
        "direction": "O"
      },
      "io_ddr4_03_cs_n": {
        "direction": "O"
      },
      "io_ddr4_03_dq": {
        "direction": "IO",
        "left": "71",
        "right": "0"
      },
      "io_ddr4_03_dqs_c": {
        "direction": "IO",
        "left": "17",
        "right": "0"
      },
      "io_ddr4_03_dqs_t": {
        "direction": "IO",
        "left": "17",
        "right": "0"
      },
      "io_ddr4_03_odt": {
        "direction": "O"
      },
      "io_ddr4_03_reset_n": {
        "direction": "O"
      },
      "io_clk_ddr4_00_clk_p": {
        "direction": "I"
      },
      "io_clk_ddr4_00_clk_n": {
        "direction": "I"
      },
      "io_clk_ddr4_02_clk_p": {
        "direction": "I"
      },
      "io_clk_ddr4_02_clk_n": {
        "direction": "I"
      },
      "io_clk_ddr4_03_clk_p": {
        "direction": "I"
      },
      "io_clk_ddr4_03_clk_n": {
        "direction": "I"
      },
      "io_gt_qsfp_00_gtx_n": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "io_gt_qsfp_00_gtx_p": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "io_gt_qsfp_00_grx_n": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "io_gt_qsfp_00_grx_p": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "io_gt_qsfp_01_gtx_n": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "io_gt_qsfp_01_gtx_p": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "io_gt_qsfp_01_grx_n": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "io_gt_qsfp_01_grx_p": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "io_clk_qsfp_refclka_00_clk_p": {
        "direction": "I"
      },
      "io_clk_qsfp_refclka_00_clk_n": {
        "direction": "I"
      },
      "io_clk_qsfp_refclka_01_clk_p": {
        "direction": "I"
      },
      "io_clk_qsfp_refclka_01_clk_n": {
        "direction": "I"
      },
      "io_clk_qsfp_refclkb_00_clk_p": {
        "direction": "I"
      },
      "io_clk_qsfp_refclkb_00_clk_n": {
        "direction": "I"
      },
      "io_clk_qsfp_refclkb_01_clk_p": {
        "direction": "I"
      },
      "io_clk_qsfp_refclkb_01_clk_n": {
        "direction": "I"
      },
      "PLP_M_AXI_DATA_C2H_00_araddr": {
        "direction": "O",
        "left": "38",
        "right": "0"
      },
      "PLP_M_AXI_DATA_C2H_00_arburst": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "PLP_M_AXI_DATA_C2H_00_arcache": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "PLP_M_AXI_DATA_C2H_00_arid": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "PLP_M_AXI_DATA_C2H_00_arlen": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "PLP_M_AXI_DATA_C2H_00_arlock": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "PLP_M_AXI_DATA_C2H_00_arprot": {
        "direction": "O",
        "left": "2",
        "right": "0"
      },
      "PLP_M_AXI_DATA_C2H_00_arready": {
        "direction": "I"
      },
      "PLP_M_AXI_DATA_C2H_00_arvalid": {
        "direction": "O"
      },
      "PLP_M_AXI_DATA_C2H_00_awaddr": {
        "direction": "O",
        "left": "38",
        "right": "0"
      },
      "PLP_M_AXI_DATA_C2H_00_awburst": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "PLP_M_AXI_DATA_C2H_00_awcache": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "PLP_M_AXI_DATA_C2H_00_awid": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "PLP_M_AXI_DATA_C2H_00_awlen": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "PLP_M_AXI_DATA_C2H_00_awlock": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "PLP_M_AXI_DATA_C2H_00_awprot": {
        "direction": "O",
        "left": "2",
        "right": "0"
      },
      "PLP_M_AXI_DATA_C2H_00_awready": {
        "direction": "I"
      },
      "PLP_M_AXI_DATA_C2H_00_awvalid": {
        "direction": "O"
      },
      "PLP_M_AXI_DATA_C2H_00_bid": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "PLP_M_AXI_DATA_C2H_00_bready": {
        "direction": "O"
      },
      "PLP_M_AXI_DATA_C2H_00_bresp": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "PLP_M_AXI_DATA_C2H_00_bvalid": {
        "direction": "I"
      },
      "PLP_M_AXI_DATA_C2H_00_rdata": {
        "direction": "I",
        "left": "511",
        "right": "0"
      },
      "PLP_M_AXI_DATA_C2H_00_rid": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "PLP_M_AXI_DATA_C2H_00_rlast": {
        "direction": "I"
      },
      "PLP_M_AXI_DATA_C2H_00_rready": {
        "direction": "O"
      },
      "PLP_M_AXI_DATA_C2H_00_rresp": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "PLP_M_AXI_DATA_C2H_00_rvalid": {
        "direction": "I"
      },
      "PLP_M_AXI_DATA_C2H_00_wdata": {
        "direction": "O",
        "left": "511",
        "right": "0"
      },
      "PLP_M_AXI_DATA_C2H_00_wlast": {
        "direction": "O"
      },
      "PLP_M_AXI_DATA_C2H_00_wready": {
        "direction": "I"
      },
      "PLP_M_AXI_DATA_C2H_00_wstrb": {
        "direction": "O",
        "left": "63",
        "right": "0"
      },
      "PLP_M_AXI_DATA_C2H_00_wvalid": {
        "direction": "O"
      },
      "PLP_M_AXI_DATA_U2S_00_araddr": {
        "direction": "O",
        "left": "38",
        "right": "0"
      },
      "PLP_M_AXI_DATA_U2S_00_arburst": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "PLP_M_AXI_DATA_U2S_00_arcache": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "PLP_M_AXI_DATA_U2S_00_arid": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "PLP_M_AXI_DATA_U2S_00_arlen": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "PLP_M_AXI_DATA_U2S_00_arlock": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "PLP_M_AXI_DATA_U2S_00_arprot": {
        "direction": "O",
        "left": "2",
        "right": "0"
      },
      "PLP_M_AXI_DATA_U2S_00_arready": {
        "direction": "I"
      },
      "PLP_M_AXI_DATA_U2S_00_arvalid": {
        "direction": "O"
      },
      "PLP_M_AXI_DATA_U2S_00_awaddr": {
        "direction": "O",
        "left": "38",
        "right": "0"
      },
      "PLP_M_AXI_DATA_U2S_00_awburst": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "PLP_M_AXI_DATA_U2S_00_awcache": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "PLP_M_AXI_DATA_U2S_00_awid": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "PLP_M_AXI_DATA_U2S_00_awlen": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "PLP_M_AXI_DATA_U2S_00_awlock": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "PLP_M_AXI_DATA_U2S_00_awprot": {
        "direction": "O",
        "left": "2",
        "right": "0"
      },
      "PLP_M_AXI_DATA_U2S_00_awready": {
        "direction": "I"
      },
      "PLP_M_AXI_DATA_U2S_00_awvalid": {
        "direction": "O"
      },
      "PLP_M_AXI_DATA_U2S_00_bid": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "PLP_M_AXI_DATA_U2S_00_bready": {
        "direction": "O"
      },
      "PLP_M_AXI_DATA_U2S_00_bresp": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "PLP_M_AXI_DATA_U2S_00_bvalid": {
        "direction": "I"
      },
      "PLP_M_AXI_DATA_U2S_00_rdata": {
        "direction": "I",
        "left": "511",
        "right": "0"
      },
      "PLP_M_AXI_DATA_U2S_00_rid": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "PLP_M_AXI_DATA_U2S_00_rlast": {
        "direction": "I"
      },
      "PLP_M_AXI_DATA_U2S_00_rready": {
        "direction": "O"
      },
      "PLP_M_AXI_DATA_U2S_00_rresp": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "PLP_M_AXI_DATA_U2S_00_rvalid": {
        "direction": "I"
      },
      "PLP_M_AXI_DATA_U2S_00_wdata": {
        "direction": "O",
        "left": "511",
        "right": "0"
      },
      "PLP_M_AXI_DATA_U2S_00_wlast": {
        "direction": "O"
      },
      "PLP_M_AXI_DATA_U2S_00_wready": {
        "direction": "I"
      },
      "PLP_M_AXI_DATA_U2S_00_wstrb": {
        "direction": "O",
        "left": "63",
        "right": "0"
      },
      "PLP_M_AXI_DATA_U2S_00_wvalid": {
        "direction": "O"
      },
      "PLP_S_AXI_CTRL_MGMT_00_araddr": {
        "direction": "I",
        "left": "23",
        "right": "0"
      },
      "PLP_S_AXI_CTRL_MGMT_00_arprot": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "PLP_S_AXI_CTRL_MGMT_00_arready": {
        "direction": "O"
      },
      "PLP_S_AXI_CTRL_MGMT_00_arvalid": {
        "direction": "I"
      },
      "PLP_S_AXI_CTRL_MGMT_00_awaddr": {
        "direction": "I",
        "left": "23",
        "right": "0"
      },
      "PLP_S_AXI_CTRL_MGMT_00_awprot": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "PLP_S_AXI_CTRL_MGMT_00_awready": {
        "direction": "O"
      },
      "PLP_S_AXI_CTRL_MGMT_00_awvalid": {
        "direction": "I"
      },
      "PLP_S_AXI_CTRL_MGMT_00_bready": {
        "direction": "I"
      },
      "PLP_S_AXI_CTRL_MGMT_00_bresp": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "PLP_S_AXI_CTRL_MGMT_00_bvalid": {
        "direction": "O"
      },
      "PLP_S_AXI_CTRL_MGMT_00_rdata": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "PLP_S_AXI_CTRL_MGMT_00_rready": {
        "direction": "I"
      },
      "PLP_S_AXI_CTRL_MGMT_00_rresp": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "PLP_S_AXI_CTRL_MGMT_00_rvalid": {
        "direction": "O"
      },
      "PLP_S_AXI_CTRL_MGMT_00_wdata": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "PLP_S_AXI_CTRL_MGMT_00_wready": {
        "direction": "O"
      },
      "PLP_S_AXI_CTRL_MGMT_00_wstrb": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "PLP_S_AXI_CTRL_MGMT_00_wvalid": {
        "direction": "I"
      },
      "PLP_S_AXI_CTRL_MGMT_01_araddr": {
        "direction": "I",
        "left": "23",
        "right": "0"
      },
      "PLP_S_AXI_CTRL_MGMT_01_arprot": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "PLP_S_AXI_CTRL_MGMT_01_arready": {
        "direction": "O"
      },
      "PLP_S_AXI_CTRL_MGMT_01_arvalid": {
        "direction": "I"
      },
      "PLP_S_AXI_CTRL_MGMT_01_awaddr": {
        "direction": "I",
        "left": "23",
        "right": "0"
      },
      "PLP_S_AXI_CTRL_MGMT_01_awprot": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "PLP_S_AXI_CTRL_MGMT_01_awready": {
        "direction": "O"
      },
      "PLP_S_AXI_CTRL_MGMT_01_awvalid": {
        "direction": "I"
      },
      "PLP_S_AXI_CTRL_MGMT_01_bready": {
        "direction": "I"
      },
      "PLP_S_AXI_CTRL_MGMT_01_bresp": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "PLP_S_AXI_CTRL_MGMT_01_bvalid": {
        "direction": "O"
      },
      "PLP_S_AXI_CTRL_MGMT_01_rdata": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "PLP_S_AXI_CTRL_MGMT_01_rready": {
        "direction": "I"
      },
      "PLP_S_AXI_CTRL_MGMT_01_rresp": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "PLP_S_AXI_CTRL_MGMT_01_rvalid": {
        "direction": "O"
      },
      "PLP_S_AXI_CTRL_MGMT_01_wdata": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "PLP_S_AXI_CTRL_MGMT_01_wready": {
        "direction": "O"
      },
      "PLP_S_AXI_CTRL_MGMT_01_wstrb": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "PLP_S_AXI_CTRL_MGMT_01_wvalid": {
        "direction": "I"
      },
      "PLP_S_AXI_CTRL_USER_00_araddr": {
        "direction": "I",
        "left": "24",
        "right": "0"
      },
      "PLP_S_AXI_CTRL_USER_00_arprot": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "PLP_S_AXI_CTRL_USER_00_arready": {
        "direction": "O"
      },
      "PLP_S_AXI_CTRL_USER_00_arvalid": {
        "direction": "I"
      },
      "PLP_S_AXI_CTRL_USER_00_awaddr": {
        "direction": "I",
        "left": "24",
        "right": "0"
      },
      "PLP_S_AXI_CTRL_USER_00_awprot": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "PLP_S_AXI_CTRL_USER_00_awready": {
        "direction": "O"
      },
      "PLP_S_AXI_CTRL_USER_00_awvalid": {
        "direction": "I"
      },
      "PLP_S_AXI_CTRL_USER_00_bready": {
        "direction": "I"
      },
      "PLP_S_AXI_CTRL_USER_00_bresp": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "PLP_S_AXI_CTRL_USER_00_bvalid": {
        "direction": "O"
      },
      "PLP_S_AXI_CTRL_USER_00_rdata": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "PLP_S_AXI_CTRL_USER_00_rready": {
        "direction": "I"
      },
      "PLP_S_AXI_CTRL_USER_00_rresp": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "PLP_S_AXI_CTRL_USER_00_rvalid": {
        "direction": "O"
      },
      "PLP_S_AXI_CTRL_USER_00_wdata": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "PLP_S_AXI_CTRL_USER_00_wready": {
        "direction": "O"
      },
      "PLP_S_AXI_CTRL_USER_00_wstrb": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "PLP_S_AXI_CTRL_USER_00_wvalid": {
        "direction": "I"
      },
      "PLP_S_AXI_CTRL_USER_01_araddr": {
        "direction": "I",
        "left": "24",
        "right": "0"
      },
      "PLP_S_AXI_CTRL_USER_01_arprot": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "PLP_S_AXI_CTRL_USER_01_arready": {
        "direction": "O"
      },
      "PLP_S_AXI_CTRL_USER_01_arvalid": {
        "direction": "I"
      },
      "PLP_S_AXI_CTRL_USER_01_awaddr": {
        "direction": "I",
        "left": "24",
        "right": "0"
      },
      "PLP_S_AXI_CTRL_USER_01_awprot": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "PLP_S_AXI_CTRL_USER_01_awready": {
        "direction": "O"
      },
      "PLP_S_AXI_CTRL_USER_01_awvalid": {
        "direction": "I"
      },
      "PLP_S_AXI_CTRL_USER_01_bready": {
        "direction": "I"
      },
      "PLP_S_AXI_CTRL_USER_01_bresp": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "PLP_S_AXI_CTRL_USER_01_bvalid": {
        "direction": "O"
      },
      "PLP_S_AXI_CTRL_USER_01_rdata": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "PLP_S_AXI_CTRL_USER_01_rready": {
        "direction": "I"
      },
      "PLP_S_AXI_CTRL_USER_01_rresp": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "PLP_S_AXI_CTRL_USER_01_rvalid": {
        "direction": "O"
      },
      "PLP_S_AXI_CTRL_USER_01_wdata": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "PLP_S_AXI_CTRL_USER_01_wready": {
        "direction": "O"
      },
      "PLP_S_AXI_CTRL_USER_01_wstrb": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "PLP_S_AXI_CTRL_USER_01_wvalid": {
        "direction": "I"
      },
      "PLP_S_AXI_CTRL_USER_02_araddr": {
        "direction": "I",
        "left": "24",
        "right": "0"
      },
      "PLP_S_AXI_CTRL_USER_02_arprot": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "PLP_S_AXI_CTRL_USER_02_arready": {
        "direction": "O"
      },
      "PLP_S_AXI_CTRL_USER_02_arvalid": {
        "direction": "I"
      },
      "PLP_S_AXI_CTRL_USER_02_awaddr": {
        "direction": "I",
        "left": "24",
        "right": "0"
      },
      "PLP_S_AXI_CTRL_USER_02_awprot": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "PLP_S_AXI_CTRL_USER_02_awready": {
        "direction": "O"
      },
      "PLP_S_AXI_CTRL_USER_02_awvalid": {
        "direction": "I"
      },
      "PLP_S_AXI_CTRL_USER_02_bready": {
        "direction": "I"
      },
      "PLP_S_AXI_CTRL_USER_02_bresp": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "PLP_S_AXI_CTRL_USER_02_bvalid": {
        "direction": "O"
      },
      "PLP_S_AXI_CTRL_USER_02_rdata": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "PLP_S_AXI_CTRL_USER_02_rready": {
        "direction": "I"
      },
      "PLP_S_AXI_CTRL_USER_02_rresp": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "PLP_S_AXI_CTRL_USER_02_rvalid": {
        "direction": "O"
      },
      "PLP_S_AXI_CTRL_USER_02_wdata": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "PLP_S_AXI_CTRL_USER_02_wready": {
        "direction": "O"
      },
      "PLP_S_AXI_CTRL_USER_02_wstrb": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "PLP_S_AXI_CTRL_USER_02_wvalid": {
        "direction": "I"
      },
      "PLP_S_AXI_CTRL_USER_03_araddr": {
        "direction": "I",
        "left": "24",
        "right": "0"
      },
      "PLP_S_AXI_CTRL_USER_03_arprot": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "PLP_S_AXI_CTRL_USER_03_arready": {
        "direction": "O"
      },
      "PLP_S_AXI_CTRL_USER_03_arvalid": {
        "direction": "I"
      },
      "PLP_S_AXI_CTRL_USER_03_awaddr": {
        "direction": "I",
        "left": "24",
        "right": "0"
      },
      "PLP_S_AXI_CTRL_USER_03_awprot": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "PLP_S_AXI_CTRL_USER_03_awready": {
        "direction": "O"
      },
      "PLP_S_AXI_CTRL_USER_03_awvalid": {
        "direction": "I"
      },
      "PLP_S_AXI_CTRL_USER_03_bready": {
        "direction": "I"
      },
      "PLP_S_AXI_CTRL_USER_03_bresp": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "PLP_S_AXI_CTRL_USER_03_bvalid": {
        "direction": "O"
      },
      "PLP_S_AXI_CTRL_USER_03_rdata": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "PLP_S_AXI_CTRL_USER_03_rready": {
        "direction": "I"
      },
      "PLP_S_AXI_CTRL_USER_03_rresp": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "PLP_S_AXI_CTRL_USER_03_rvalid": {
        "direction": "O"
      },
      "PLP_S_AXI_CTRL_USER_03_wdata": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "PLP_S_AXI_CTRL_USER_03_wready": {
        "direction": "O"
      },
      "PLP_S_AXI_CTRL_USER_03_wstrb": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "PLP_S_AXI_CTRL_USER_03_wvalid": {
        "direction": "I"
      },
      "PLP_S_AXI_CTRL_USER_DEBUG_00_araddr": {
        "direction": "I",
        "left": "24",
        "right": "0"
      },
      "PLP_S_AXI_CTRL_USER_DEBUG_00_arprot": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "PLP_S_AXI_CTRL_USER_DEBUG_00_arready": {
        "direction": "O"
      },
      "PLP_S_AXI_CTRL_USER_DEBUG_00_arvalid": {
        "direction": "I"
      },
      "PLP_S_AXI_CTRL_USER_DEBUG_00_awaddr": {
        "direction": "I",
        "left": "24",
        "right": "0"
      },
      "PLP_S_AXI_CTRL_USER_DEBUG_00_awprot": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "PLP_S_AXI_CTRL_USER_DEBUG_00_awready": {
        "direction": "O"
      },
      "PLP_S_AXI_CTRL_USER_DEBUG_00_awvalid": {
        "direction": "I"
      },
      "PLP_S_AXI_CTRL_USER_DEBUG_00_bready": {
        "direction": "I"
      },
      "PLP_S_AXI_CTRL_USER_DEBUG_00_bresp": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "PLP_S_AXI_CTRL_USER_DEBUG_00_bvalid": {
        "direction": "O"
      },
      "PLP_S_AXI_CTRL_USER_DEBUG_00_rdata": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "PLP_S_AXI_CTRL_USER_DEBUG_00_rready": {
        "direction": "I"
      },
      "PLP_S_AXI_CTRL_USER_DEBUG_00_rresp": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "PLP_S_AXI_CTRL_USER_DEBUG_00_rvalid": {
        "direction": "O"
      },
      "PLP_S_AXI_CTRL_USER_DEBUG_00_wdata": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "PLP_S_AXI_CTRL_USER_DEBUG_00_wready": {
        "direction": "O"
      },
      "PLP_S_AXI_CTRL_USER_DEBUG_00_wstrb": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "PLP_S_AXI_CTRL_USER_DEBUG_00_wvalid": {
        "direction": "I"
      },
      "PLP_S_AXI_DATA_H2C_00_araddr": {
        "direction": "I",
        "left": "38",
        "right": "0"
      },
      "PLP_S_AXI_DATA_H2C_00_arburst": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "PLP_S_AXI_DATA_H2C_00_arcache": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "PLP_S_AXI_DATA_H2C_00_arlen": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "PLP_S_AXI_DATA_H2C_00_arlock": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "PLP_S_AXI_DATA_H2C_00_arprot": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "PLP_S_AXI_DATA_H2C_00_arready": {
        "direction": "O"
      },
      "PLP_S_AXI_DATA_H2C_00_arvalid": {
        "direction": "I"
      },
      "PLP_S_AXI_DATA_H2C_00_awaddr": {
        "direction": "I",
        "left": "38",
        "right": "0"
      },
      "PLP_S_AXI_DATA_H2C_00_awburst": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "PLP_S_AXI_DATA_H2C_00_awcache": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "PLP_S_AXI_DATA_H2C_00_awlen": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "PLP_S_AXI_DATA_H2C_00_awlock": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "PLP_S_AXI_DATA_H2C_00_awprot": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "PLP_S_AXI_DATA_H2C_00_awready": {
        "direction": "O"
      },
      "PLP_S_AXI_DATA_H2C_00_awvalid": {
        "direction": "I"
      },
      "PLP_S_AXI_DATA_H2C_00_bready": {
        "direction": "I"
      },
      "PLP_S_AXI_DATA_H2C_00_bresp": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "PLP_S_AXI_DATA_H2C_00_bvalid": {
        "direction": "O"
      },
      "PLP_S_AXI_DATA_H2C_00_rdata": {
        "direction": "O",
        "left": "511",
        "right": "0"
      },
      "PLP_S_AXI_DATA_H2C_00_rlast": {
        "direction": "O"
      },
      "PLP_S_AXI_DATA_H2C_00_rready": {
        "direction": "I"
      },
      "PLP_S_AXI_DATA_H2C_00_rresp": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "PLP_S_AXI_DATA_H2C_00_rvalid": {
        "direction": "O"
      },
      "PLP_S_AXI_DATA_H2C_00_wdata": {
        "direction": "I",
        "left": "511",
        "right": "0"
      },
      "PLP_S_AXI_DATA_H2C_00_wlast": {
        "direction": "I"
      },
      "PLP_S_AXI_DATA_H2C_00_wready": {
        "direction": "O"
      },
      "PLP_S_AXI_DATA_H2C_00_wstrb": {
        "direction": "I",
        "left": "63",
        "right": "0"
      },
      "PLP_S_AXI_DATA_H2C_00_wvalid": {
        "direction": "I"
      },
      "PLP_S_AXI_DATA_H2C_00_arid": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "PLP_S_AXI_DATA_H2C_00_awid": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "PLP_S_AXI_DATA_H2C_00_bid": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "PLP_S_AXI_DATA_H2C_00_rid": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "PLP_S_AXI_DATA_H2C_01_araddr": {
        "direction": "I",
        "left": "38",
        "right": "0"
      },
      "PLP_S_AXI_DATA_H2C_01_arburst": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "PLP_S_AXI_DATA_H2C_01_arcache": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "PLP_S_AXI_DATA_H2C_01_arlen": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "PLP_S_AXI_DATA_H2C_01_arlock": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "PLP_S_AXI_DATA_H2C_01_arprot": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "PLP_S_AXI_DATA_H2C_01_arready": {
        "direction": "O"
      },
      "PLP_S_AXI_DATA_H2C_01_arvalid": {
        "direction": "I"
      },
      "PLP_S_AXI_DATA_H2C_01_awaddr": {
        "direction": "I",
        "left": "38",
        "right": "0"
      },
      "PLP_S_AXI_DATA_H2C_01_awburst": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "PLP_S_AXI_DATA_H2C_01_awcache": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "PLP_S_AXI_DATA_H2C_01_awlen": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "PLP_S_AXI_DATA_H2C_01_awlock": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "PLP_S_AXI_DATA_H2C_01_awprot": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "PLP_S_AXI_DATA_H2C_01_awready": {
        "direction": "O"
      },
      "PLP_S_AXI_DATA_H2C_01_awvalid": {
        "direction": "I"
      },
      "PLP_S_AXI_DATA_H2C_01_bready": {
        "direction": "I"
      },
      "PLP_S_AXI_DATA_H2C_01_bresp": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "PLP_S_AXI_DATA_H2C_01_bvalid": {
        "direction": "O"
      },
      "PLP_S_AXI_DATA_H2C_01_rdata": {
        "direction": "O",
        "left": "511",
        "right": "0"
      },
      "PLP_S_AXI_DATA_H2C_01_rlast": {
        "direction": "O"
      },
      "PLP_S_AXI_DATA_H2C_01_rready": {
        "direction": "I"
      },
      "PLP_S_AXI_DATA_H2C_01_rresp": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "PLP_S_AXI_DATA_H2C_01_rvalid": {
        "direction": "O"
      },
      "PLP_S_AXI_DATA_H2C_01_wdata": {
        "direction": "I",
        "left": "511",
        "right": "0"
      },
      "PLP_S_AXI_DATA_H2C_01_wlast": {
        "direction": "I"
      },
      "PLP_S_AXI_DATA_H2C_01_wready": {
        "direction": "O"
      },
      "PLP_S_AXI_DATA_H2C_01_wstrb": {
        "direction": "I",
        "left": "63",
        "right": "0"
      },
      "PLP_S_AXI_DATA_H2C_01_wvalid": {
        "direction": "I"
      },
      "PLP_S_AXI_DATA_H2C_01_arid": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "PLP_S_AXI_DATA_H2C_01_awid": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "PLP_S_AXI_DATA_H2C_01_bid": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "PLP_S_AXI_DATA_H2C_01_rid": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "PLP_S_AXI_DATA_H2C_02_araddr": {
        "direction": "I",
        "left": "38",
        "right": "0"
      },
      "PLP_S_AXI_DATA_H2C_02_arburst": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "PLP_S_AXI_DATA_H2C_02_arcache": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "PLP_S_AXI_DATA_H2C_02_arlen": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "PLP_S_AXI_DATA_H2C_02_arlock": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "PLP_S_AXI_DATA_H2C_02_arprot": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "PLP_S_AXI_DATA_H2C_02_arready": {
        "direction": "O"
      },
      "PLP_S_AXI_DATA_H2C_02_arvalid": {
        "direction": "I"
      },
      "PLP_S_AXI_DATA_H2C_02_awaddr": {
        "direction": "I",
        "left": "38",
        "right": "0"
      },
      "PLP_S_AXI_DATA_H2C_02_awburst": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "PLP_S_AXI_DATA_H2C_02_awcache": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "PLP_S_AXI_DATA_H2C_02_awlen": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "PLP_S_AXI_DATA_H2C_02_awlock": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "PLP_S_AXI_DATA_H2C_02_awprot": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "PLP_S_AXI_DATA_H2C_02_awready": {
        "direction": "O"
      },
      "PLP_S_AXI_DATA_H2C_02_awvalid": {
        "direction": "I"
      },
      "PLP_S_AXI_DATA_H2C_02_bready": {
        "direction": "I"
      },
      "PLP_S_AXI_DATA_H2C_02_bresp": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "PLP_S_AXI_DATA_H2C_02_bvalid": {
        "direction": "O"
      },
      "PLP_S_AXI_DATA_H2C_02_rdata": {
        "direction": "O",
        "left": "511",
        "right": "0"
      },
      "PLP_S_AXI_DATA_H2C_02_rlast": {
        "direction": "O"
      },
      "PLP_S_AXI_DATA_H2C_02_rready": {
        "direction": "I"
      },
      "PLP_S_AXI_DATA_H2C_02_rresp": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "PLP_S_AXI_DATA_H2C_02_rvalid": {
        "direction": "O"
      },
      "PLP_S_AXI_DATA_H2C_02_wdata": {
        "direction": "I",
        "left": "511",
        "right": "0"
      },
      "PLP_S_AXI_DATA_H2C_02_wlast": {
        "direction": "I"
      },
      "PLP_S_AXI_DATA_H2C_02_wready": {
        "direction": "O"
      },
      "PLP_S_AXI_DATA_H2C_02_wstrb": {
        "direction": "I",
        "left": "63",
        "right": "0"
      },
      "PLP_S_AXI_DATA_H2C_02_wvalid": {
        "direction": "I"
      },
      "PLP_S_AXI_DATA_H2C_02_arid": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "PLP_S_AXI_DATA_H2C_02_awid": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "PLP_S_AXI_DATA_H2C_02_bid": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "PLP_S_AXI_DATA_H2C_02_rid": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "PLP_S_AXI_DATA_H2C_03_araddr": {
        "direction": "I",
        "left": "38",
        "right": "0"
      },
      "PLP_S_AXI_DATA_H2C_03_arburst": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "PLP_S_AXI_DATA_H2C_03_arcache": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "PLP_S_AXI_DATA_H2C_03_arlen": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "PLP_S_AXI_DATA_H2C_03_arlock": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "PLP_S_AXI_DATA_H2C_03_arprot": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "PLP_S_AXI_DATA_H2C_03_arready": {
        "direction": "O"
      },
      "PLP_S_AXI_DATA_H2C_03_arvalid": {
        "direction": "I"
      },
      "PLP_S_AXI_DATA_H2C_03_awaddr": {
        "direction": "I",
        "left": "38",
        "right": "0"
      },
      "PLP_S_AXI_DATA_H2C_03_awburst": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "PLP_S_AXI_DATA_H2C_03_awcache": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "PLP_S_AXI_DATA_H2C_03_awlen": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "PLP_S_AXI_DATA_H2C_03_awlock": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "PLP_S_AXI_DATA_H2C_03_awprot": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "PLP_S_AXI_DATA_H2C_03_awready": {
        "direction": "O"
      },
      "PLP_S_AXI_DATA_H2C_03_awvalid": {
        "direction": "I"
      },
      "PLP_S_AXI_DATA_H2C_03_bready": {
        "direction": "I"
      },
      "PLP_S_AXI_DATA_H2C_03_bresp": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "PLP_S_AXI_DATA_H2C_03_bvalid": {
        "direction": "O"
      },
      "PLP_S_AXI_DATA_H2C_03_rdata": {
        "direction": "O",
        "left": "511",
        "right": "0"
      },
      "PLP_S_AXI_DATA_H2C_03_rlast": {
        "direction": "O"
      },
      "PLP_S_AXI_DATA_H2C_03_rready": {
        "direction": "I"
      },
      "PLP_S_AXI_DATA_H2C_03_rresp": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "PLP_S_AXI_DATA_H2C_03_rvalid": {
        "direction": "O"
      },
      "PLP_S_AXI_DATA_H2C_03_wdata": {
        "direction": "I",
        "left": "511",
        "right": "0"
      },
      "PLP_S_AXI_DATA_H2C_03_wlast": {
        "direction": "I"
      },
      "PLP_S_AXI_DATA_H2C_03_wready": {
        "direction": "O"
      },
      "PLP_S_AXI_DATA_H2C_03_wstrb": {
        "direction": "I",
        "left": "63",
        "right": "0"
      },
      "PLP_S_AXI_DATA_H2C_03_wvalid": {
        "direction": "I"
      },
      "PLP_S_AXI_DATA_H2C_03_arid": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "PLP_S_AXI_DATA_H2C_03_awid": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "PLP_S_AXI_DATA_H2C_03_bid": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "PLP_S_AXI_DATA_H2C_03_rid": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "plp_m_data_ddr4_calib_complete_00": {
        "type": "data",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "plp_m_irq_kernel_00": {
        "type": "intr",
        "direction": "O",
        "left": "127",
        "right": "0",
        "parameters": {
          "PortWidth": {
            "value": "128",
            "value_src": "const_prop"
          },
          "SENSITIVITY": {
            "value": "LEVEL_HIGH",
            "value_src": "const_prop"
          }
        }
      },
      "plp_s_aclk_ctrl_00": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "PLP_S_AXI_CTRL_MGMT_00:PLP_S_AXI_CTRL_MGMT_01:PLP_S_AXI_CTRL_USER_DEBUG_00:PLP_M_DATA_DDR4_CALIB_COMPLETE_00:PLP_S_DATA_SATELLITE_CTRL_DATA_00:PLP_M_IRQ_KERNEL_00"
          },
          "ASSOCIATED_RESET": {
            "value": "plp_s_aresetn_ctrl_00"
          },
          "CLK_DOMAIN": {
            "value": "cd_ctrl_00"
          },
          "FREQ_HZ": {
            "value": "50000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0"
          },
          "PHASE": {
            "value": "0"
          }
        }
      },
      "plp_s_aclk_data_u2s_00": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "PLP_M_AXI_DATA_U2S_00"
          },
          "ASSOCIATED_RESET": {
            "value": "plp_s_aresetn_data_u2s_00"
          },
          "CLK_DOMAIN": {
            "value": "cd_data_u2s_00"
          },
          "FREQ_HZ": {
            "value": "300000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0"
          },
          "PHASE": {
            "value": "0"
          }
        }
      },
      "plp_s_aclk_freerun_ref_00": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "cd_freerun_ref_00"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0"
          },
          "PHASE": {
            "value": "0"
          }
        }
      },
      "plp_s_aclk_pcie_user_00": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "PLP_S_AXI_CTRL_USER_00:PLP_S_AXI_CTRL_USER_01:PLP_S_AXI_CTRL_USER_02:PLP_S_AXI_CTRL_USER_03:PLP_M_AXI_DATA_C2H_00:PLP_S_AXI_DATA_H2C_00:PLP_S_AXI_DATA_H2C_01:PLP_S_AXI_DATA_H2C_02:PLP_S_AXI_DATA_H2C_03"
          },
          "ASSOCIATED_RESET": {
            "value": "plp_s_aresetn_pcie_user_00"
          },
          "CLK_DOMAIN": {
            "value": "cd_pcie_user_00"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0"
          },
          "PHASE": {
            "value": "0"
          }
        }
      },
      "plp_s_aresetn_ctrl_00": {
        "type": "rst",
        "direction": "I",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "plp_s_aresetn_data_u2s_00": {
        "type": "rst",
        "direction": "I",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "plp_s_aresetn_pcie_user_00": {
        "type": "rst",
        "direction": "I",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "plp_s_data_satellite_ctrl_data_00": {
        "type": "data",
        "direction": "I",
        "left": "3",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef"
          }
        }
      }
    },
    "components": {
      "ii_level1_wire": {
        "vlnv": "xilinx.com:ip:ii_level1_wire:1.0",
        "xci_name": "ulp_ii_level1_wire_0",
        "xci_path": "ip/ulp_ii_level1_wire_0/ulp_ii_level1_wire_0.xci",
        "inst_hier_path": "ii_level1_wire",
        "interface_ports": {
          "PLP_M_AXI_DATA_C2H_00": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "plp_m_axi_data_c2h_00",
            "base_address": {
              "minimum": "0x002000000000",
              "maximum": "0x007FFFFFFFFF",
              "width": "39"
            }
          },
          "PLP_M_AXI_DATA_U2S_00": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "plp_m_axi_data_u2s_00",
            "base_address": {
              "minimum": "0x005000000000",
              "maximum": "0x007FFFFFFFFF",
              "width": "39"
            }
          },
          "PLP_S_AXI_CTRL_MGMT_00": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "plp_s_axi_ctrl_mgmt_00"
          },
          "PLP_S_AXI_CTRL_MGMT_01": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "plp_s_axi_ctrl_mgmt_01"
          },
          "PLP_S_AXI_CTRL_USER_00": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "plp_s_axi_ctrl_user_00"
          },
          "PLP_S_AXI_CTRL_USER_01": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "plp_s_axi_ctrl_user_01"
          },
          "PLP_S_AXI_CTRL_USER_02": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "plp_s_axi_ctrl_user_02"
          },
          "PLP_S_AXI_CTRL_USER_03": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "plp_s_axi_ctrl_user_03"
          },
          "PLP_S_AXI_CTRL_USER_DEBUG_00": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "plp_s_axi_ctrl_user_debug_00"
          },
          "PLP_S_AXI_DATA_H2C_00": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "plp_s_axi_data_h2c_00"
          },
          "PLP_S_AXI_DATA_H2C_01": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "plp_s_axi_data_h2c_01"
          },
          "PLP_S_AXI_DATA_H2C_02": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "plp_s_axi_data_h2c_02"
          },
          "PLP_S_AXI_DATA_H2C_03": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "plp_s_axi_data_h2c_03"
          },
          "ULP_M_AXI_CTRL_MGMT_00": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "ulp_m_axi_ctrl_mgmt_00",
            "base_address": {
              "minimum": "0x00800000",
              "maximum": "0x00FFFFFF",
              "width": "24"
            }
          },
          "ULP_M_AXI_CTRL_MGMT_01": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "ulp_m_axi_ctrl_mgmt_01",
            "base_address": {
              "minimum": "0x00900000",
              "maximum": "0x00FFFFFF",
              "width": "24"
            }
          },
          "ULP_M_AXI_CTRL_USER_00": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "ulp_m_axi_ctrl_user_00",
            "base_address": {
              "minimum": "0x00C00000",
              "maximum": "0x01FFFFFF",
              "width": "25"
            }
          },
          "ULP_M_AXI_CTRL_USER_01": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "ulp_m_axi_ctrl_user_01",
            "base_address": {
              "minimum": "0x01000000",
              "maximum": "0x01FFFFFF",
              "width": "25"
            }
          },
          "ULP_M_AXI_CTRL_USER_02": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "ulp_m_axi_ctrl_user_02",
            "base_address": {
              "minimum": "0x01400000",
              "maximum": "0x01FFFFFF",
              "width": "25"
            }
          },
          "ULP_M_AXI_CTRL_USER_03": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "ulp_m_axi_ctrl_user_03",
            "base_address": {
              "minimum": "0x01800000",
              "maximum": "0x01FFFFFF",
              "width": "25"
            }
          },
          "ULP_M_AXI_CTRL_USER_DEBUG_00": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "ulp_m_axi_ctrl_user_debug_00",
            "base_address": {
              "minimum": "0x01C00000",
              "maximum": "0x01FFFFFF",
              "width": "25"
            }
          },
          "ULP_M_AXI_DATA_H2C_00": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "ulp_m_axi_data_h2c_00",
            "base_address": {
              "minimum": "0x003000000000",
              "maximum": "0x007FFFFFFFFF",
              "width": "39"
            }
          },
          "ULP_M_AXI_DATA_H2C_01": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "ulp_m_axi_data_h2c_01",
            "base_address": {
              "minimum": "0x002000000000",
              "maximum": "0x007FFFFFFFFF",
              "width": "39"
            }
          },
          "ULP_M_AXI_DATA_H2C_02": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "ulp_m_axi_data_h2c_02",
            "base_address": {
              "minimum": "0x003000400000",
              "maximum": "0x007FFFFFFFFF",
              "width": "39"
            }
          },
          "ULP_M_AXI_DATA_H2C_03": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "ulp_m_axi_data_h2c_03",
            "base_address": {
              "minimum": "0x003000600000",
              "maximum": "0x007FFFFFFFFF",
              "width": "39"
            }
          },
          "ULP_S_AXI_DATA_C2H_00": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "ulp_s_axi_data_c2h_00"
          },
          "ULP_S_AXI_DATA_U2S_00": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "ulp_s_axi_data_u2s_00"
          }
        },
        "addressing": {
          "address_spaces": {
            "plp_m_axi_data_c2h_00": {
              "range": "512G",
              "width": "39",
              "local_memory_map": {
                "name": "plp_m_axi_data_c2h_00",
                "description": "Address Space Segments",
                "address_blocks": {
                  "HOST_MEM_00": {
                    "name": "HOST_MEM_00",
                    "display_name": "host_mem_00",
                    "base_address": "0x002000000000",
                    "range": "16G",
                    "width": "38",
                    "usage": "register"
                  }
                }
              }
            },
            "plp_m_axi_data_u2s_00": {
              "range": "512G",
              "width": "39",
              "local_memory_map": {
                "name": "plp_m_axi_data_u2s_00",
                "description": "Address Space Segments",
                "address_blocks": {
                  "SHELL_MEM_00": {
                    "name": "SHELL_MEM_00",
                    "display_name": "shell_mem_00",
                    "base_address": "0x005000000000",
                    "range": "16G",
                    "width": "39",
                    "usage": "register"
                  }
                }
              }
            },
            "ulp_m_axi_ctrl_mgmt_00": {
              "range": "16M",
              "width": "24",
              "local_memory_map": {
                "name": "ulp_m_axi_ctrl_mgmt_00",
                "description": "Address Space Segments",
                "address_blocks": {
                  "CTRL_MGMT_00": {
                    "name": "CTRL_MGMT_00",
                    "display_name": "ctrl_mgmt_00",
                    "base_address": "0x00800000",
                    "range": "1M",
                    "width": "24",
                    "usage": "register"
                  }
                }
              }
            },
            "ulp_m_axi_ctrl_mgmt_01": {
              "range": "16M",
              "width": "24",
              "local_memory_map": {
                "name": "ulp_m_axi_ctrl_mgmt_01",
                "description": "Address Space Segments",
                "address_blocks": {
                  "CTRL_MGMT_01": {
                    "name": "CTRL_MGMT_01",
                    "display_name": "ctrl_mgmt_01",
                    "base_address": "0x00900000",
                    "range": "1M",
                    "width": "24",
                    "usage": "register"
                  }
                }
              }
            },
            "ulp_m_axi_ctrl_user_00": {
              "range": "32M",
              "width": "25",
              "local_memory_map": {
                "name": "ulp_m_axi_ctrl_user_00",
                "description": "Address Space Segments",
                "address_blocks": {
                  "CTRL_USER_00": {
                    "name": "CTRL_USER_00",
                    "display_name": "ctrl_user_00",
                    "base_address": "0x00C00000",
                    "range": "4M",
                    "width": "24",
                    "usage": "register"
                  }
                }
              }
            },
            "ulp_m_axi_ctrl_user_01": {
              "range": "32M",
              "width": "25",
              "local_memory_map": {
                "name": "ulp_m_axi_ctrl_user_01",
                "description": "Address Space Segments",
                "address_blocks": {
                  "CTRL_USER_01": {
                    "name": "CTRL_USER_01",
                    "display_name": "ctrl_user_01",
                    "base_address": "0x01000000",
                    "range": "4M",
                    "width": "25",
                    "usage": "register"
                  }
                }
              }
            },
            "ulp_m_axi_ctrl_user_02": {
              "range": "32M",
              "width": "25",
              "local_memory_map": {
                "name": "ulp_m_axi_ctrl_user_02",
                "description": "Address Space Segments",
                "address_blocks": {
                  "CTRL_USER_02": {
                    "name": "CTRL_USER_02",
                    "display_name": "ctrl_user_02",
                    "base_address": "0x01400000",
                    "range": "4M",
                    "width": "25",
                    "usage": "register"
                  }
                }
              }
            },
            "ulp_m_axi_ctrl_user_03": {
              "range": "32M",
              "width": "25",
              "local_memory_map": {
                "name": "ulp_m_axi_ctrl_user_03",
                "description": "Address Space Segments",
                "address_blocks": {
                  "CTRL_USER_03": {
                    "name": "CTRL_USER_03",
                    "display_name": "ctrl_user_03",
                    "base_address": "0x01800000",
                    "range": "4M",
                    "width": "25",
                    "usage": "register"
                  }
                }
              }
            },
            "ulp_m_axi_ctrl_user_debug_00": {
              "range": "32M",
              "width": "25",
              "local_memory_map": {
                "name": "ulp_m_axi_ctrl_user_debug_00",
                "description": "Address Space Segments",
                "address_blocks": {
                  "CTRL_USER_DEBUG_00": {
                    "name": "CTRL_USER_DEBUG_00",
                    "display_name": "CTRL_USER_DEBUG_00",
                    "base_address": "0x01C00000",
                    "range": "2M",
                    "width": "25",
                    "usage": "register"
                  }
                }
              }
            },
            "ulp_m_axi_data_h2c_00": {
              "range": "512G",
              "width": "39",
              "local_memory_map": {
                "name": "ulp_m_axi_data_h2c_00",
                "description": "Address Space Segments",
                "address_blocks": {
                  "DDR4_MEM_00": {
                    "name": "DDR4_MEM_00",
                    "display_name": "ddr4_mem_00",
                    "base_address": "0x004000000000",
                    "range": "64G",
                    "width": "39",
                    "usage": "register"
                  },
                  "PLRAM_MEM_00": {
                    "name": "PLRAM_MEM_00",
                    "display_name": "plram_mem_00",
                    "base_address": "0x003000000000",
                    "range": "2M",
                    "width": "38",
                    "usage": "register"
                  }
                }
              }
            },
            "ulp_m_axi_data_h2c_01": {
              "range": "512G",
              "width": "39",
              "local_memory_map": {
                "name": "ulp_m_axi_data_h2c_01",
                "description": "Address Space Segments",
                "address_blocks": {
                  "HOST_MEM_00": {
                    "name": "HOST_MEM_00",
                    "display_name": "HOST_MEM_00",
                    "base_address": "0x002000000000",
                    "range": "16G",
                    "width": "38",
                    "usage": "register"
                  },
                  "DDR4_MEM_01": {
                    "name": "DDR4_MEM_01",
                    "display_name": "ddr4_mem_01",
                    "base_address": "0x005000000000",
                    "range": "64G",
                    "width": "39",
                    "usage": "register"
                  },
                  "PLRAM_MEM_01": {
                    "name": "PLRAM_MEM_01",
                    "display_name": "plram_mem_01",
                    "base_address": "0x003000200000",
                    "range": "2M",
                    "width": "38",
                    "usage": "register"
                  },
                  "PROFILE_MEM_00": {
                    "name": "PROFILE_MEM_00",
                    "display_name": "profile_mem_00",
                    "base_address": "0x003001000000",
                    "range": "1M",
                    "width": "38",
                    "usage": "register"
                  }
                }
              }
            },
            "ulp_m_axi_data_h2c_02": {
              "range": "512G",
              "width": "39",
              "local_memory_map": {
                "name": "ulp_m_axi_data_h2c_02",
                "description": "Address Space Segments",
                "address_blocks": {
                  "DDR4_MEM_02": {
                    "name": "DDR4_MEM_02",
                    "display_name": "ddr4_mem_02",
                    "base_address": "0x006000000000",
                    "range": "64G",
                    "width": "39",
                    "usage": "register"
                  },
                  "PLRAM_MEM_02": {
                    "name": "PLRAM_MEM_02",
                    "display_name": "plram_mem_02",
                    "base_address": "0x003000400000",
                    "range": "2M",
                    "width": "38",
                    "usage": "register"
                  }
                }
              }
            },
            "ulp_m_axi_data_h2c_03": {
              "range": "512G",
              "width": "39",
              "local_memory_map": {
                "name": "ulp_m_axi_data_h2c_03",
                "description": "Address Space Segments",
                "address_blocks": {
                  "DDR4_MEM_03": {
                    "name": "DDR4_MEM_03",
                    "display_name": "ddr4_mem_03",
                    "base_address": "0x007000000000",
                    "range": "64G",
                    "width": "39",
                    "usage": "register"
                  },
                  "PLRAM_MEM_03": {
                    "name": "PLRAM_MEM_03",
                    "display_name": "plram_mem_03",
                    "base_address": "0x003000600000",
                    "range": "2M",
                    "width": "38",
                    "usage": "register"
                  }
                }
              }
            }
          }
        },
        "pfm_attributes": {
          "CLOCK": " \n  ulp_m_aclk_ctrl_00 {id \"2\" is_default \"false\" proc_sys_reset \"ip_psr_aresetn_ctrl_slr0\" status \"fixed\"}\n  ulp_m_aclk_ctrl_00 {id \"2\" is_default \"false\" proc_sys_reset \"ip_psr_aresetn_ctrl_slr1\" status \"fixed\"}\n  ulp_m_aclk_ctrl_00 {id \"2\" is_default \"false\" proc_sys_reset \"ip_psr_aresetn_ctrl_slr2\" status \"fixed\"}\n  ulp_m_aclk_ctrl_00 {id \"2\" is_default \"false\" proc_sys_reset \"ip_psr_aresetn_ctrl_slr3\" status \"fixed\"}\n  ulp_m_aclk_pcie_user_00 {id \"3\" is_default \"false\" proc_sys_reset \"ip_psr_aresetn_pcie_slr0\" status \"fixed\"}\n  ulp_m_aclk_pcie_user_00 {id \"3\" is_default \"false\" proc_sys_reset \"ip_psr_aresetn_pcie_slr1\" status \"fixed\"}\n  ulp_m_aclk_pcie_user_00 {id \"3\" is_default \"false\" proc_sys_reset \"ip_psr_aresetn_pcie_slr2\" status \"fixed\"}\n  ulp_m_aclk_pcie_user_00 {id \"3\" is_default \"false\" proc_sys_reset \"ip_psr_aresetn_pcie_slr3\" status \"fixed\"}\n  ulp_m_aclk_freerun_ref_00 {id \"4\" is_default \"false\" proc_sys_reset \"ip_psr_aresetn_freerun_slr0\" status \"fixed\"}\n  ulp_m_aclk_freerun_ref_00 {id \"4\" is_default \"false\" proc_sys_reset \"ip_psr_aresetn_freerun_slr1\" status \"fixed\"}\n  ulp_m_aclk_freerun_ref_00 {id \"4\" is_default \"false\" proc_sys_reset \"ip_psr_aresetn_freerun_slr2\" status \"fixed\"}\n  ulp_m_aclk_freerun_ref_00 {id \"4\" is_default \"false\" proc_sys_reset \"ip_psr_aresetn_freerun_slr3\" status \"fixed\"}  \n"
        }
      },
      "ss_ucs": {
        "vlnv": "xilinx.com:ip:shell_ucs_subsystem:3.0",
        "xci_name": "ulp_ss_ucs_0",
        "xci_path": "ip/ulp_ss_ucs_0/ulp_ss_ucs_0.xci",
        "inst_hier_path": "ss_ucs",
        "parameters": {
          "MGMT_PF_BASE_ADDRESS": {
            "value": "0x00980000"
          },
          "NUM_RESET_FANOUT_FLOPS_SLR3": {
            "value": "6"
          },
          "NUM_SLR": {
            "value": "4"
          }
        },
        "interface_ports": {
          "s_axi_ctrl_mgmt": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "24"
              },
              "DATA_WIDTH": {
                "value": "32"
              },
              "INSERT_VIP": {
                "value": "1"
              },
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "PROTOCOL": {
                "value": "AXI4LITE"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              }
            },
            "memory_map_ref": "s_axi_ctrl_mgmt"
          }
        },
        "addressing": {
          "memory_maps": {
            "s_axi_ctrl_mgmt": {
              "address_blocks": {
                "Reg": {
                  "base_address": "0x980000",
                  "range": "128K",
                  "width": "24",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_build_info_reg0;/build_info/S_AXI/reg0;xilinx.com:ip:shell_utils_build_info:1.0;/build_info;S_AXI;NONE;NONE": {
                      "base_address": "0x980000",
                      "range": "4K",
                      "width": "12",
                      "usage": "register"
                    },
                    "SEG_gpio_gapping_demand_Reg;/gapping_demand/gpio_gapping_demand/S_AXI/Reg;xilinx.com:ip:axi_gpio:2.0;/gapping_demand/gpio_gapping_demand;S_AXI;NONE;NONE": {
                      "base_address": "0x981000",
                      "range": "4K",
                      "width": "12",
                      "usage": "register"
                    },
                    "SEG_gpio_ucs_control_status_Reg;/ucs_control_status/gpio_ucs_control_status/S_AXI/Reg;xilinx.com:ip:axi_gpio:2.0;/ucs_control_status/gpio_ucs_control_status;S_AXI;NONE;NONE": {
                      "base_address": "0x982000",
                      "range": "4K",
                      "width": "12",
                      "usage": "register"
                    },
                    "SEG_clkwiz_aclk_kernel_00_Reg;/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00/s_axi_lite/Reg;xilinx.com:ip:clk_wiz:6.0;/aclk_kernel_00_hierarchy/clkwiz_aclk_kernel_00;s_axi_lite;NONE;NONE": {
                      "base_address": "0x983000",
                      "range": "4K",
                      "width": "12",
                      "usage": "register"
                    },
                    "SEG_clkwiz_aclk_kernel_01_Reg;/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01/s_axi_lite/Reg;xilinx.com:ip:clk_wiz:6.0;/aclk_kernel_01_hierarchy/clkwiz_aclk_kernel_01;s_axi_lite;NONE;NONE": {
                      "base_address": "0x984000",
                      "range": "4K",
                      "width": "12",
                      "usage": "register"
                    },
                    "SEG_frequency_counter_aclk_kernel_00_reg0;/frequency_counters/frequency_counter_aclk_kernel_00/S_AXI/reg0;xilinx.com:ip:shell_utils_frequency_counter:1.0;/frequency_counters/frequency_counter_aclk_kernel_00;S_AXI;NONE;NONE": {
                      "base_address": "0x989000",
                      "range": "4K",
                      "width": "12",
                      "usage": "register"
                    },
                    "SEG_frequency_counter_aclk_kernel_01_reg0;/frequency_counters/frequency_counter_aclk_kernel_01/S_AXI/reg0;xilinx.com:ip:shell_utils_frequency_counter:1.0;/frequency_counters/frequency_counter_aclk_kernel_01;S_AXI;NONE;NONE": {
                      "base_address": "0x98A000",
                      "range": "4K",
                      "width": "12",
                      "usage": "register"
                    },
                    "SEG_frequency_counter_aclk_reg0;/frequency_counters/frequency_counter_aclk/S_AXI/reg0;xilinx.com:ip:shell_utils_frequency_counter:1.0;/frequency_counters/frequency_counter_aclk;S_AXI;NONE;NONE": {
                      "base_address": "0x991000",
                      "range": "4K",
                      "width": "12",
                      "usage": "register"
                    }
                  }
                }
              }
            }
          }
        },
        "pfm_attributes": {
          "CLOCK": "\n  aclk_kernel_00 {id \"0\" is_default \"true\"   proc_sys_reset \"ip_psr_aresetn_kernel_00_slr0\"  status \"scalable\"}\n  aclk_kernel_00 {id \"0\" is_default \"true\"   proc_sys_reset \"ip_psr_aresetn_kernel_00_slr1\" status \"scalable\"}\n  aclk_kernel_00 {id \"0\" is_default \"true\"   proc_sys_reset \"ip_psr_aresetn_kernel_00_slr2\" status \"scalable\"}\n  aclk_kernel_00 {id \"0\" is_default \"true\"   proc_sys_reset \"ip_psr_aresetn_kernel_00_slr3\" status \"scalable\"}\n  aclk_kernel_01 {id \"1\" is_default \"false\" proc_sys_reset \"ip_psr_aresetn_kernel_01_slr0\" status \"scalable\"}\n  aclk_kernel_01 {id \"1\" is_default \"false\" proc_sys_reset \"ip_psr_aresetn_kernel_01_slr1\" status \"scalable\"}\n  aclk_kernel_01 {id \"1\" is_default \"false\" proc_sys_reset \"ip_psr_aresetn_kernel_01_slr2\" status \"scalable\"}\n  aclk_kernel_01 {id \"1\" is_default \"false\" proc_sys_reset \"ip_psr_aresetn_kernel_01_slr3\" status \"scalable\"}\n"
        }
      },
      "shell_cmp_subsystem_0": {
        "vlnv": "xilinx.com:ip:shell_cmp_subsystem:3.0",
        "xci_name": "ulp_shell_cmp_subsystem_0_0",
        "xci_path": "ip/ulp_shell_cmp_subsystem_0_0/ulp_shell_cmp_subsystem_0_0.xci",
        "inst_hier_path": "shell_cmp_subsystem_0",
        "parameters": {
          "PARTITION_NAME": {
            "value": "ULP"
          },
          "USER_PF_BASE_ADDRESS_ULP": {
            "value": "0x01C00000"
          }
        },
        "interface_ports": {
          "s_axi_ctrl_mgmt": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "25"
              },
              "DATA_WIDTH": {
                "value": "32"
              },
              "HAS_BURST": {
                "value": "0"
              },
              "HAS_CACHE": {
                "value": "0"
              },
              "HAS_LOCK": {
                "value": "0"
              },
              "HAS_QOS": {
                "value": "0"
              },
              "INSERT_VIP": {
                "value": "1"
              },
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "PROTOCOL": {
                "value": "AXI4LITE"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              }
            },
            "memory_map_ref": "s_axi_ctrl_mgmt"
          },
          "s_axi_ctrl_user_debug": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "25"
              },
              "ASSOCIATED_BUSIF": {
                "value": "S_AXI"
              },
              "DATA_WIDTH": {
                "value": "32"
              },
              "HAS_BURST": {
                "value": "0"
              },
              "HAS_CACHE": {
                "value": "0"
              },
              "HAS_LOCK": {
                "value": "0"
              },
              "HAS_QOS": {
                "value": "0"
              },
              "INSERT_VIP": {
                "value": "1"
              },
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "PROTOCOL": {
                "value": "AXI4LITE"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              }
            },
            "memory_map_ref": "s_axi_ctrl_user_debug"
          }
        },
        "addressing": {
          "memory_maps": {
            "s_axi_ctrl_mgmt": {
              "address_blocks": {
                "Reg": {
                  "base_address": "0x1020000",
                  "range": "4K",
                  "width": "25",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_build_info_reg0;/build_info/S_AXI/reg0;xilinx.com:ip:shell_utils_build_info:1.0;/build_info;S_AXI;NONE;NONE": {
                      "base_address": "0x1020000",
                      "range": "4K",
                      "width": "12",
                      "usage": "register"
                    }
                  }
                }
              }
            },
            "s_axi_ctrl_user_debug": {
              "address_blocks": {
                "Reg": {
                  "base_address": "0x1C00000",
                  "range": "64K",
                  "width": "25",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_user_debug_bridge_Reg0;/user_debug_bridge/S_AXI/Reg0;xilinx.com:ip:debug_bridge:3.0;/user_debug_bridge;S_AXI;NONE;NONE": {
                      "base_address": "0x1C00000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                }
              }
            }
          }
        }
      },
      "ip_inv_aresetn_ctrl_00": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "ulp_ip_inv_aresetn_ctrl_00_0",
        "xci_path": "ip/ulp_ip_inv_aresetn_ctrl_00_0/ulp_ip_inv_aresetn_ctrl_00_0.xci",
        "inst_hier_path": "ip_inv_aresetn_ctrl_00",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "ip_psr_aresetn_ctrl_slr0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "ulp_ip_psr_aresetn_ctrl_slr0_0",
        "xci_path": "ip/ulp_ip_psr_aresetn_ctrl_slr0_0/ulp_ip_psr_aresetn_ctrl_slr0_0.xci",
        "inst_hier_path": "ip_psr_aresetn_ctrl_slr0",
        "parameters": {
          "SLR_ASSIGNMENTS": {
            "value": "SLR0"
          }
        }
      },
      "ip_psr_aresetn_ctrl_slr1": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "ulp_ip_psr_aresetn_ctrl_slr1_0",
        "xci_path": "ip/ulp_ip_psr_aresetn_ctrl_slr1_0/ulp_ip_psr_aresetn_ctrl_slr1_0.xci",
        "inst_hier_path": "ip_psr_aresetn_ctrl_slr1",
        "parameters": {
          "SLR_ASSIGNMENTS": {
            "value": "SLR1"
          }
        }
      },
      "ip_psr_aresetn_ctrl_slr2": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "ulp_ip_psr_aresetn_ctrl_slr2_0",
        "xci_path": "ip/ulp_ip_psr_aresetn_ctrl_slr2_0/ulp_ip_psr_aresetn_ctrl_slr2_0.xci",
        "inst_hier_path": "ip_psr_aresetn_ctrl_slr2",
        "parameters": {
          "SLR_ASSIGNMENTS": {
            "value": "SLR2"
          }
        }
      },
      "ip_psr_aresetn_ctrl_slr3": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "ulp_ip_psr_aresetn_ctrl_slr3_0",
        "xci_path": "ip/ulp_ip_psr_aresetn_ctrl_slr3_0/ulp_ip_psr_aresetn_ctrl_slr3_0.xci",
        "inst_hier_path": "ip_psr_aresetn_ctrl_slr3",
        "parameters": {
          "SLR_ASSIGNMENTS": {
            "value": "SLR3"
          }
        }
      },
      "ip_psr_aresetn_kernel_00_slr0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "ulp_ip_psr_aresetn_kernel_00_slr0_0",
        "xci_path": "ip/ulp_ip_psr_aresetn_kernel_00_slr0_0/ulp_ip_psr_aresetn_kernel_00_slr0_0.xci",
        "inst_hier_path": "ip_psr_aresetn_kernel_00_slr0",
        "parameters": {
          "SLR_ASSIGNMENTS": {
            "value": "SLR0"
          }
        }
      },
      "ip_psr_aresetn_kernel_00_slr1": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "ulp_ip_psr_aresetn_kernel_00_slr1_0",
        "xci_path": "ip/ulp_ip_psr_aresetn_kernel_00_slr1_0/ulp_ip_psr_aresetn_kernel_00_slr1_0.xci",
        "inst_hier_path": "ip_psr_aresetn_kernel_00_slr1",
        "parameters": {
          "SLR_ASSIGNMENTS": {
            "value": "SLR1"
          }
        }
      },
      "ip_psr_aresetn_kernel_00_slr2": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "ulp_ip_psr_aresetn_kernel_00_slr2_0",
        "xci_path": "ip/ulp_ip_psr_aresetn_kernel_00_slr2_0/ulp_ip_psr_aresetn_kernel_00_slr2_0.xci",
        "inst_hier_path": "ip_psr_aresetn_kernel_00_slr2",
        "parameters": {
          "SLR_ASSIGNMENTS": {
            "value": "SLR2"
          }
        }
      },
      "ip_psr_aresetn_kernel_00_slr3": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "ulp_ip_psr_aresetn_kernel_00_slr3_0",
        "xci_path": "ip/ulp_ip_psr_aresetn_kernel_00_slr3_0/ulp_ip_psr_aresetn_kernel_00_slr3_0.xci",
        "inst_hier_path": "ip_psr_aresetn_kernel_00_slr3",
        "parameters": {
          "SLR_ASSIGNMENTS": {
            "value": "SLR3"
          }
        }
      },
      "ip_psr_aresetn_kernel_01_slr0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "ulp_ip_psr_aresetn_kernel_01_slr0_0",
        "xci_path": "ip/ulp_ip_psr_aresetn_kernel_01_slr0_0/ulp_ip_psr_aresetn_kernel_01_slr0_0.xci",
        "inst_hier_path": "ip_psr_aresetn_kernel_01_slr0",
        "parameters": {
          "SLR_ASSIGNMENTS": {
            "value": "SLR0"
          }
        }
      },
      "ip_psr_aresetn_kernel_01_slr1": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "ulp_ip_psr_aresetn_kernel_01_slr1_0",
        "xci_path": "ip/ulp_ip_psr_aresetn_kernel_01_slr1_0/ulp_ip_psr_aresetn_kernel_01_slr1_0.xci",
        "inst_hier_path": "ip_psr_aresetn_kernel_01_slr1",
        "parameters": {
          "SLR_ASSIGNMENTS": {
            "value": "SLR1"
          }
        }
      },
      "ip_psr_aresetn_kernel_01_slr2": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "ulp_ip_psr_aresetn_kernel_01_slr2_0",
        "xci_path": "ip/ulp_ip_psr_aresetn_kernel_01_slr2_0/ulp_ip_psr_aresetn_kernel_01_slr2_0.xci",
        "inst_hier_path": "ip_psr_aresetn_kernel_01_slr2",
        "parameters": {
          "SLR_ASSIGNMENTS": {
            "value": "SLR2"
          }
        }
      },
      "ip_psr_aresetn_kernel_01_slr3": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "ulp_ip_psr_aresetn_kernel_01_slr3_0",
        "xci_path": "ip/ulp_ip_psr_aresetn_kernel_01_slr3_0/ulp_ip_psr_aresetn_kernel_01_slr3_0.xci",
        "inst_hier_path": "ip_psr_aresetn_kernel_01_slr3",
        "parameters": {
          "SLR_ASSIGNMENTS": {
            "value": "SLR3"
          }
        }
      },
      "ip_psr_aresetn_pcie_slr0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "ulp_ip_psr_aresetn_pcie_slr0_0",
        "xci_path": "ip/ulp_ip_psr_aresetn_pcie_slr0_0/ulp_ip_psr_aresetn_pcie_slr0_0.xci",
        "inst_hier_path": "ip_psr_aresetn_pcie_slr0",
        "parameters": {
          "SLR_ASSIGNMENTS": {
            "value": "SLR0"
          }
        }
      },
      "ip_psr_aresetn_pcie_slr1": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "ulp_ip_psr_aresetn_pcie_slr1_0",
        "xci_path": "ip/ulp_ip_psr_aresetn_pcie_slr1_0/ulp_ip_psr_aresetn_pcie_slr1_0.xci",
        "inst_hier_path": "ip_psr_aresetn_pcie_slr1",
        "parameters": {
          "SLR_ASSIGNMENTS": {
            "value": "SLR1"
          }
        }
      },
      "ip_psr_aresetn_pcie_slr2": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "ulp_ip_psr_aresetn_pcie_slr2_0",
        "xci_path": "ip/ulp_ip_psr_aresetn_pcie_slr2_0/ulp_ip_psr_aresetn_pcie_slr2_0.xci",
        "inst_hier_path": "ip_psr_aresetn_pcie_slr2",
        "parameters": {
          "SLR_ASSIGNMENTS": {
            "value": "SLR2"
          }
        }
      },
      "ip_psr_aresetn_pcie_slr3": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "ulp_ip_psr_aresetn_pcie_slr3_0",
        "xci_path": "ip/ulp_ip_psr_aresetn_pcie_slr3_0/ulp_ip_psr_aresetn_pcie_slr3_0.xci",
        "inst_hier_path": "ip_psr_aresetn_pcie_slr3",
        "parameters": {
          "SLR_ASSIGNMENTS": {
            "value": "SLR3"
          }
        }
      },
      "ip_psr_aresetn_freerun_slr0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "ulp_ip_psr_aresetn_freerun_slr0_0",
        "xci_path": "ip/ulp_ip_psr_aresetn_freerun_slr0_0/ulp_ip_psr_aresetn_freerun_slr0_0.xci",
        "inst_hier_path": "ip_psr_aresetn_freerun_slr0",
        "parameters": {
          "SLR_ASSIGNMENTS": {
            "value": "SLR0"
          }
        }
      },
      "ip_psr_aresetn_freerun_slr1": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "ulp_ip_psr_aresetn_freerun_slr1_0",
        "xci_path": "ip/ulp_ip_psr_aresetn_freerun_slr1_0/ulp_ip_psr_aresetn_freerun_slr1_0.xci",
        "inst_hier_path": "ip_psr_aresetn_freerun_slr1",
        "parameters": {
          "SLR_ASSIGNMENTS": {
            "value": "SLR1"
          }
        }
      },
      "ip_psr_aresetn_freerun_slr2": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "ulp_ip_psr_aresetn_freerun_slr2_0",
        "xci_path": "ip/ulp_ip_psr_aresetn_freerun_slr2_0/ulp_ip_psr_aresetn_freerun_slr2_0.xci",
        "inst_hier_path": "ip_psr_aresetn_freerun_slr2",
        "parameters": {
          "SLR_ASSIGNMENTS": {
            "value": "SLR2"
          }
        }
      },
      "ip_psr_aresetn_freerun_slr3": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "ulp_ip_psr_aresetn_freerun_slr3_0",
        "xci_path": "ip/ulp_ip_psr_aresetn_freerun_slr3_0/ulp_ip_psr_aresetn_freerun_slr3_0.xci",
        "inst_hier_path": "ip_psr_aresetn_freerun_slr3",
        "parameters": {
          "SLR_ASSIGNMENTS": {
            "value": "SLR3"
          }
        }
      },
      "satellite_gpio_slice_1": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "ulp_satellite_gpio_slice_1_0",
        "xci_path": "ip/ulp_satellite_gpio_slice_1_0/ulp_satellite_gpio_slice_1_0.xci",
        "inst_hier_path": "satellite_gpio_slice_1",
        "parameters": {
          "DIN_FROM": {
            "value": "1"
          },
          "DIN_TO": {
            "value": "1"
          },
          "DIN_WIDTH": {
            "value": "4"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "ict_axi_ctrl_mgmt_00": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/ulp_ict_axi_ctrl_mgmt_00_0/ulp_ict_axi_ctrl_mgmt_00_0.xci",
        "inst_hier_path": "ict_axi_ctrl_mgmt_00",
        "xci_name": "ulp_ict_axi_ctrl_mgmt_00_0",
        "parameters": {
          "M00_HAS_REGSLICE": {
            "value": "4"
          },
          "M01_HAS_REGSLICE": {
            "value": "4"
          },
          "M02_HAS_REGSLICE": {
            "value": "4"
          },
          "M03_HAS_REGSLICE": {
            "value": "4"
          },
          "M04_HAS_REGSLICE": {
            "value": "4"
          },
          "M05_HAS_REGSLICE": {
            "value": "4"
          },
          "M06_HAS_REGSLICE": {
            "value": "4"
          },
          "M07_HAS_REGSLICE": {
            "value": "4"
          },
          "M08_HAS_REGSLICE": {
            "value": "4"
          },
          "M09_HAS_REGSLICE": {
            "value": "4"
          },
          "M10_HAS_REGSLICE": {
            "value": "4"
          },
          "M11_HAS_REGSLICE": {
            "value": "4"
          },
          "M12_HAS_REGSLICE": {
            "value": "4"
          },
          "M13_HAS_REGSLICE": {
            "value": "4"
          },
          "M14_HAS_REGSLICE": {
            "value": "4"
          },
          "M15_HAS_REGSLICE": {
            "value": "4"
          },
          "M16_HAS_REGSLICE": {
            "value": "4"
          },
          "M17_HAS_REGSLICE": {
            "value": "4"
          },
          "M18_HAS_REGSLICE": {
            "value": "4"
          },
          "M19_HAS_REGSLICE": {
            "value": "4"
          },
          "M20_HAS_REGSLICE": {
            "value": "4"
          },
          "M21_HAS_REGSLICE": {
            "value": "4"
          },
          "M22_HAS_REGSLICE": {
            "value": "4"
          },
          "M23_HAS_REGSLICE": {
            "value": "4"
          },
          "M24_HAS_REGSLICE": {
            "value": "4"
          },
          "M25_HAS_REGSLICE": {
            "value": "4"
          },
          "M26_HAS_REGSLICE": {
            "value": "4"
          },
          "M27_HAS_REGSLICE": {
            "value": "4"
          },
          "M28_HAS_REGSLICE": {
            "value": "4"
          },
          "M29_HAS_REGSLICE": {
            "value": "4"
          },
          "M30_HAS_REGSLICE": {
            "value": "4"
          },
          "M31_HAS_REGSLICE": {
            "value": "4"
          },
          "M32_HAS_REGSLICE": {
            "value": "4"
          },
          "M33_HAS_REGSLICE": {
            "value": "4"
          },
          "M34_HAS_REGSLICE": {
            "value": "4"
          },
          "M35_HAS_REGSLICE": {
            "value": "4"
          },
          "M36_HAS_REGSLICE": {
            "value": "4"
          },
          "M37_HAS_REGSLICE": {
            "value": "4"
          },
          "M38_HAS_REGSLICE": {
            "value": "4"
          },
          "M39_HAS_REGSLICE": {
            "value": "4"
          },
          "M40_HAS_REGSLICE": {
            "value": "4"
          },
          "M41_HAS_REGSLICE": {
            "value": "4"
          },
          "M42_HAS_REGSLICE": {
            "value": "4"
          },
          "M43_HAS_REGSLICE": {
            "value": "4"
          },
          "M44_HAS_REGSLICE": {
            "value": "4"
          },
          "M45_HAS_REGSLICE": {
            "value": "4"
          },
          "M46_HAS_REGSLICE": {
            "value": "4"
          },
          "M47_HAS_REGSLICE": {
            "value": "4"
          },
          "M48_HAS_REGSLICE": {
            "value": "4"
          },
          "M49_HAS_REGSLICE": {
            "value": "4"
          },
          "M50_HAS_REGSLICE": {
            "value": "4"
          },
          "M51_HAS_REGSLICE": {
            "value": "4"
          },
          "M52_HAS_REGSLICE": {
            "value": "4"
          },
          "M53_HAS_REGSLICE": {
            "value": "4"
          },
          "M54_HAS_REGSLICE": {
            "value": "4"
          },
          "M55_HAS_REGSLICE": {
            "value": "4"
          },
          "M56_HAS_REGSLICE": {
            "value": "4"
          },
          "M57_HAS_REGSLICE": {
            "value": "4"
          },
          "M58_HAS_REGSLICE": {
            "value": "4"
          },
          "M59_HAS_REGSLICE": {
            "value": "4"
          },
          "M60_HAS_REGSLICE": {
            "value": "4"
          },
          "M61_HAS_REGSLICE": {
            "value": "4"
          },
          "M62_HAS_REGSLICE": {
            "value": "4"
          },
          "M63_HAS_REGSLICE": {
            "value": "4"
          },
          "NUM_MI": {
            "value": "1"
          },
          "S00_HAS_REGSLICE": {
            "value": "4"
          },
          "S01_HAS_REGSLICE": {
            "value": "4"
          },
          "S02_HAS_REGSLICE": {
            "value": "4"
          },
          "S03_HAS_REGSLICE": {
            "value": "4"
          },
          "S04_HAS_REGSLICE": {
            "value": "4"
          },
          "S05_HAS_REGSLICE": {
            "value": "4"
          },
          "S06_HAS_REGSLICE": {
            "value": "4"
          },
          "S07_HAS_REGSLICE": {
            "value": "4"
          },
          "S08_HAS_REGSLICE": {
            "value": "4"
          },
          "S09_HAS_REGSLICE": {
            "value": "4"
          },
          "S10_HAS_REGSLICE": {
            "value": "4"
          },
          "S11_HAS_REGSLICE": {
            "value": "4"
          },
          "S12_HAS_REGSLICE": {
            "value": "4"
          },
          "S13_HAS_REGSLICE": {
            "value": "4"
          },
          "S14_HAS_REGSLICE": {
            "value": "4"
          },
          "S15_HAS_REGSLICE": {
            "value": "4"
          },
          "SLR_ASSIGNMENTS": {
            "value": "SLR0"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "ulp_s00_regslice_38",
                "xci_path": "ip/ulp_s00_regslice_38/ulp_s00_regslice_38.xci",
                "inst_hier_path": "ict_axi_ctrl_mgmt_00/s00_couplers/s00_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s00_regslice/S_AXI"
                ]
              },
              "s00_regslice_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "s00_regslice/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s00_regslice/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s00_regslice/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "ict_axi_ctrl_mgmt_00_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_ict_axi_ctrl_mgmt_00": {
            "interface_ports": [
              "M00_AXI",
              "s00_couplers/M_AXI"
            ]
          }
        },
        "nets": {
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "ict_axi_ctrl_mgmt_00_ACLK_net": {
            "ports": [
              "M00_ACLK",
              "s00_couplers/M_ACLK"
            ]
          },
          "ict_axi_ctrl_mgmt_00_ARESETN_net": {
            "ports": [
              "M00_ARESETN",
              "s00_couplers/M_ARESETN"
            ]
          }
        }
      },
      "ict_axi_ctrl_mgmt_01": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/ulp_ict_axi_ctrl_mgmt_01_0/ulp_ict_axi_ctrl_mgmt_01_0.xci",
        "inst_hier_path": "ict_axi_ctrl_mgmt_01",
        "xci_name": "ulp_ict_axi_ctrl_mgmt_01_0",
        "parameters": {
          "M00_HAS_REGSLICE": {
            "value": "4"
          },
          "M01_HAS_REGSLICE": {
            "value": "4"
          },
          "M02_HAS_REGSLICE": {
            "value": "4"
          },
          "M03_HAS_REGSLICE": {
            "value": "4"
          },
          "M04_HAS_REGSLICE": {
            "value": "4"
          },
          "M05_HAS_REGSLICE": {
            "value": "4"
          },
          "M06_HAS_REGSLICE": {
            "value": "4"
          },
          "M07_HAS_REGSLICE": {
            "value": "4"
          },
          "M08_HAS_REGSLICE": {
            "value": "4"
          },
          "M09_HAS_REGSLICE": {
            "value": "4"
          },
          "M10_HAS_REGSLICE": {
            "value": "4"
          },
          "M11_HAS_REGSLICE": {
            "value": "4"
          },
          "M12_HAS_REGSLICE": {
            "value": "4"
          },
          "M13_HAS_REGSLICE": {
            "value": "4"
          },
          "M14_HAS_REGSLICE": {
            "value": "4"
          },
          "M15_HAS_REGSLICE": {
            "value": "4"
          },
          "M16_HAS_REGSLICE": {
            "value": "4"
          },
          "M17_HAS_REGSLICE": {
            "value": "4"
          },
          "M18_HAS_REGSLICE": {
            "value": "4"
          },
          "M19_HAS_REGSLICE": {
            "value": "4"
          },
          "M20_HAS_REGSLICE": {
            "value": "4"
          },
          "M21_HAS_REGSLICE": {
            "value": "4"
          },
          "M22_HAS_REGSLICE": {
            "value": "4"
          },
          "M23_HAS_REGSLICE": {
            "value": "4"
          },
          "M24_HAS_REGSLICE": {
            "value": "4"
          },
          "M25_HAS_REGSLICE": {
            "value": "4"
          },
          "M26_HAS_REGSLICE": {
            "value": "4"
          },
          "M27_HAS_REGSLICE": {
            "value": "4"
          },
          "M28_HAS_REGSLICE": {
            "value": "4"
          },
          "M29_HAS_REGSLICE": {
            "value": "4"
          },
          "M30_HAS_REGSLICE": {
            "value": "4"
          },
          "M31_HAS_REGSLICE": {
            "value": "4"
          },
          "M32_HAS_REGSLICE": {
            "value": "4"
          },
          "M33_HAS_REGSLICE": {
            "value": "4"
          },
          "M34_HAS_REGSLICE": {
            "value": "4"
          },
          "M35_HAS_REGSLICE": {
            "value": "4"
          },
          "M36_HAS_REGSLICE": {
            "value": "4"
          },
          "M37_HAS_REGSLICE": {
            "value": "4"
          },
          "M38_HAS_REGSLICE": {
            "value": "4"
          },
          "M39_HAS_REGSLICE": {
            "value": "4"
          },
          "M40_HAS_REGSLICE": {
            "value": "4"
          },
          "M41_HAS_REGSLICE": {
            "value": "4"
          },
          "M42_HAS_REGSLICE": {
            "value": "4"
          },
          "M43_HAS_REGSLICE": {
            "value": "4"
          },
          "M44_HAS_REGSLICE": {
            "value": "4"
          },
          "M45_HAS_REGSLICE": {
            "value": "4"
          },
          "M46_HAS_REGSLICE": {
            "value": "4"
          },
          "M47_HAS_REGSLICE": {
            "value": "4"
          },
          "M48_HAS_REGSLICE": {
            "value": "4"
          },
          "M49_HAS_REGSLICE": {
            "value": "4"
          },
          "M50_HAS_REGSLICE": {
            "value": "4"
          },
          "M51_HAS_REGSLICE": {
            "value": "4"
          },
          "M52_HAS_REGSLICE": {
            "value": "4"
          },
          "M53_HAS_REGSLICE": {
            "value": "4"
          },
          "M54_HAS_REGSLICE": {
            "value": "4"
          },
          "M55_HAS_REGSLICE": {
            "value": "4"
          },
          "M56_HAS_REGSLICE": {
            "value": "4"
          },
          "M57_HAS_REGSLICE": {
            "value": "4"
          },
          "M58_HAS_REGSLICE": {
            "value": "4"
          },
          "M59_HAS_REGSLICE": {
            "value": "4"
          },
          "M60_HAS_REGSLICE": {
            "value": "4"
          },
          "M61_HAS_REGSLICE": {
            "value": "4"
          },
          "M62_HAS_REGSLICE": {
            "value": "4"
          },
          "M63_HAS_REGSLICE": {
            "value": "4"
          },
          "NUM_MI": {
            "value": "4"
          },
          "S00_HAS_REGSLICE": {
            "value": "4"
          },
          "S01_HAS_REGSLICE": {
            "value": "4"
          },
          "S02_HAS_REGSLICE": {
            "value": "4"
          },
          "S03_HAS_REGSLICE": {
            "value": "4"
          },
          "S04_HAS_REGSLICE": {
            "value": "4"
          },
          "S05_HAS_REGSLICE": {
            "value": "4"
          },
          "S06_HAS_REGSLICE": {
            "value": "4"
          },
          "S07_HAS_REGSLICE": {
            "value": "4"
          },
          "S08_HAS_REGSLICE": {
            "value": "4"
          },
          "S09_HAS_REGSLICE": {
            "value": "4"
          },
          "S10_HAS_REGSLICE": {
            "value": "4"
          },
          "S11_HAS_REGSLICE": {
            "value": "4"
          },
          "S12_HAS_REGSLICE": {
            "value": "4"
          },
          "S13_HAS_REGSLICE": {
            "value": "4"
          },
          "S14_HAS_REGSLICE": {
            "value": "4"
          },
          "S15_HAS_REGSLICE": {
            "value": "4"
          },
          "SLR_ASSIGNMENTS": {
            "value": "SLR2"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "ulp_xbar_2",
            "xci_path": "ip/ulp_xbar_2/ulp_xbar_2.xci",
            "inst_hier_path": "ict_axi_ctrl_mgmt_01/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "4"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "ulp_s00_regslice_39",
                "xci_path": "ip/ulp_s00_regslice_39/ulp_s00_regslice_39.xci",
                "inst_hier_path": "ict_axi_ctrl_mgmt_01/s00_couplers/s00_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s00_regslice/S_AXI"
                ]
              },
              "s00_regslice_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "s00_regslice/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s00_regslice/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s00_regslice/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m00_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "ulp_m00_regslice_2",
                "xci_path": "ip/ulp_m00_regslice_2/ulp_m00_regslice_2.xci",
                "inst_hier_path": "ict_axi_ctrl_mgmt_01/m00_couplers/m00_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "m00_regslice/S_AXI"
                ]
              },
              "m00_regslice_to_m00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m00_regslice/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m00_regslice/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m00_regslice/aresetn"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m01_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "ulp_m01_regslice_2",
                "xci_path": "ip/ulp_m01_regslice_2/ulp_m01_regslice_2.xci",
                "inst_hier_path": "ict_axi_ctrl_mgmt_01/m01_couplers/m01_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "m01_regslice/S_AXI"
                ]
              },
              "m01_regslice_to_m01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m01_regslice/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m01_regslice/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m01_regslice/aresetn"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m02_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "ulp_m02_regslice_0",
                "xci_path": "ip/ulp_m02_regslice_0/ulp_m02_regslice_0.xci",
                "inst_hier_path": "ict_axi_ctrl_mgmt_01/m02_couplers/m02_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "m02_regslice/S_AXI"
                ]
              },
              "m02_regslice_to_m02_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m02_regslice/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m02_regslice/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m02_regslice/aresetn"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m03_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "ulp_m03_regslice_0",
                "xci_path": "ip/ulp_m03_regslice_0/ulp_m03_regslice_0.xci",
                "inst_hier_path": "ict_axi_ctrl_mgmt_01/m03_couplers/m03_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "m03_couplers_to_m03_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "m03_regslice/S_AXI"
                ]
              },
              "m03_regslice_to_m03_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m03_regslice/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m03_regslice/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m03_regslice/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "ict_axi_ctrl_mgmt_01_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_ict_axi_ctrl_mgmt_01": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "m01_couplers_to_ict_axi_ctrl_mgmt_01": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "m02_couplers_to_ict_axi_ctrl_mgmt_01": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "m03_couplers_to_ict_axi_ctrl_mgmt_01": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "ict_axi_ctrl_mgmt_01_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m02_couplers/M_ACLK",
              "m03_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK"
            ]
          },
          "ict_axi_ctrl_mgmt_01_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m02_couplers/M_ARESETN",
              "m03_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN"
            ]
          }
        }
      },
      "ict_axi_ctrl_user_00": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/ulp_ict_axi_ctrl_user_00_0/ulp_ict_axi_ctrl_user_00_0.xci",
        "inst_hier_path": "ict_axi_ctrl_user_00",
        "xci_name": "ulp_ict_axi_ctrl_user_00_0",
        "parameters": {
          "M00_HAS_REGSLICE": {
            "value": "4"
          },
          "M01_HAS_REGSLICE": {
            "value": "4"
          },
          "M02_HAS_REGSLICE": {
            "value": "4"
          },
          "M03_HAS_REGSLICE": {
            "value": "4"
          },
          "M04_HAS_REGSLICE": {
            "value": "4"
          },
          "M05_HAS_REGSLICE": {
            "value": "4"
          },
          "M06_HAS_REGSLICE": {
            "value": "4"
          },
          "M07_HAS_REGSLICE": {
            "value": "4"
          },
          "M08_HAS_REGSLICE": {
            "value": "4"
          },
          "M09_HAS_REGSLICE": {
            "value": "4"
          },
          "M10_HAS_REGSLICE": {
            "value": "4"
          },
          "M11_HAS_REGSLICE": {
            "value": "4"
          },
          "M12_HAS_REGSLICE": {
            "value": "4"
          },
          "M13_HAS_REGSLICE": {
            "value": "4"
          },
          "M14_HAS_REGSLICE": {
            "value": "4"
          },
          "M15_HAS_REGSLICE": {
            "value": "4"
          },
          "M16_HAS_REGSLICE": {
            "value": "4"
          },
          "M17_HAS_REGSLICE": {
            "value": "4"
          },
          "M18_HAS_REGSLICE": {
            "value": "4"
          },
          "M19_HAS_REGSLICE": {
            "value": "4"
          },
          "M20_HAS_REGSLICE": {
            "value": "4"
          },
          "M21_HAS_REGSLICE": {
            "value": "4"
          },
          "M22_HAS_REGSLICE": {
            "value": "4"
          },
          "M23_HAS_REGSLICE": {
            "value": "4"
          },
          "M24_HAS_REGSLICE": {
            "value": "4"
          },
          "M25_HAS_REGSLICE": {
            "value": "4"
          },
          "M26_HAS_REGSLICE": {
            "value": "4"
          },
          "M27_HAS_REGSLICE": {
            "value": "4"
          },
          "M28_HAS_REGSLICE": {
            "value": "4"
          },
          "M29_HAS_REGSLICE": {
            "value": "4"
          },
          "M30_HAS_REGSLICE": {
            "value": "4"
          },
          "M31_HAS_REGSLICE": {
            "value": "4"
          },
          "M32_HAS_REGSLICE": {
            "value": "4"
          },
          "M33_HAS_REGSLICE": {
            "value": "4"
          },
          "M34_HAS_REGSLICE": {
            "value": "4"
          },
          "M35_HAS_REGSLICE": {
            "value": "4"
          },
          "M36_HAS_REGSLICE": {
            "value": "4"
          },
          "M37_HAS_REGSLICE": {
            "value": "4"
          },
          "M38_HAS_REGSLICE": {
            "value": "4"
          },
          "M39_HAS_REGSLICE": {
            "value": "4"
          },
          "M40_HAS_REGSLICE": {
            "value": "4"
          },
          "M41_HAS_REGSLICE": {
            "value": "4"
          },
          "M42_HAS_REGSLICE": {
            "value": "4"
          },
          "M43_HAS_REGSLICE": {
            "value": "4"
          },
          "M44_HAS_REGSLICE": {
            "value": "4"
          },
          "M45_HAS_REGSLICE": {
            "value": "4"
          },
          "M46_HAS_REGSLICE": {
            "value": "4"
          },
          "M47_HAS_REGSLICE": {
            "value": "4"
          },
          "M48_HAS_REGSLICE": {
            "value": "4"
          },
          "M49_HAS_REGSLICE": {
            "value": "4"
          },
          "M50_HAS_REGSLICE": {
            "value": "4"
          },
          "M51_HAS_REGSLICE": {
            "value": "4"
          },
          "M52_HAS_REGSLICE": {
            "value": "4"
          },
          "M53_HAS_REGSLICE": {
            "value": "4"
          },
          "M54_HAS_REGSLICE": {
            "value": "4"
          },
          "M55_HAS_REGSLICE": {
            "value": "4"
          },
          "M56_HAS_REGSLICE": {
            "value": "4"
          },
          "M57_HAS_REGSLICE": {
            "value": "4"
          },
          "M58_HAS_REGSLICE": {
            "value": "4"
          },
          "M59_HAS_REGSLICE": {
            "value": "4"
          },
          "M60_HAS_REGSLICE": {
            "value": "4"
          },
          "M61_HAS_REGSLICE": {
            "value": "4"
          },
          "M62_HAS_REGSLICE": {
            "value": "4"
          },
          "M63_HAS_REGSLICE": {
            "value": "4"
          },
          "NUM_MI": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "1"
          },
          "S00_HAS_REGSLICE": {
            "value": "4"
          },
          "S01_HAS_REGSLICE": {
            "value": "4"
          },
          "S02_HAS_REGSLICE": {
            "value": "4"
          },
          "S03_HAS_REGSLICE": {
            "value": "4"
          },
          "S04_HAS_REGSLICE": {
            "value": "4"
          },
          "S05_HAS_REGSLICE": {
            "value": "4"
          },
          "S06_HAS_REGSLICE": {
            "value": "4"
          },
          "S07_HAS_REGSLICE": {
            "value": "4"
          },
          "S08_HAS_REGSLICE": {
            "value": "4"
          },
          "S09_HAS_REGSLICE": {
            "value": "4"
          },
          "S10_HAS_REGSLICE": {
            "value": "4"
          },
          "S11_HAS_REGSLICE": {
            "value": "4"
          },
          "S12_HAS_REGSLICE": {
            "value": "4"
          },
          "S13_HAS_REGSLICE": {
            "value": "4"
          },
          "S14_HAS_REGSLICE": {
            "value": "4"
          },
          "S15_HAS_REGSLICE": {
            "value": "4"
          },
          "SLR_ASSIGNMENTS": {
            "value": "SLR0"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "ulp_s00_regslice_40",
                "xci_path": "ip/ulp_s00_regslice_40/ulp_s00_regslice_40.xci",
                "inst_hier_path": "ict_axi_ctrl_user_00/s00_couplers/s00_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s00_regslice/S_AXI"
                ]
              },
              "s00_regslice_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "s00_regslice/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s00_regslice/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s00_regslice/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "ict_axi_ctrl_user_00_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_ict_axi_ctrl_user_00": {
            "interface_ports": [
              "M00_AXI",
              "s00_couplers/M_AXI"
            ]
          }
        },
        "nets": {
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "ict_axi_ctrl_user_00_ACLK_net": {
            "ports": [
              "M00_ACLK",
              "s00_couplers/M_ACLK"
            ]
          },
          "ict_axi_ctrl_user_00_ARESETN_net": {
            "ports": [
              "M00_ARESETN",
              "s00_couplers/M_ARESETN"
            ]
          }
        },
        "pfm_attributes": {
          "AXI_PORT": "M01_AXI {memport \"M_AXI_GP\"} M02_AXI {memport \"M_AXI_GP\"} M03_AXI {memport \"M_AXI_GP\"} M04_AXI {memport \"M_AXI_GP\"} M05_AXI {memport \"M_AXI_GP\"} M06_AXI {memport \"M_AXI_GP\"} M07_AXI {memport \"M_AXI_GP\"} M08_AXI {memport \"M_AXI_GP\"} M09_AXI {memport \"M_AXI_GP\"} M10_AXI {memport \"M_AXI_GP\"} M11_AXI {memport \"M_AXI_GP\"} M12_AXI {memport \"M_AXI_GP\"} M13_AXI {memport \"M_AXI_GP\"} M14_AXI {memport \"M_AXI_GP\"} M15_AXI {memport \"M_AXI_GP\"} M16_AXI {memport \"M_AXI_GP\"} M17_AXI {memport \"M_AXI_GP\"} M18_AXI {memport \"M_AXI_GP\"} M19_AXI {memport \"M_AXI_GP\"} M20_AXI {memport \"M_AXI_GP\"} M21_AXI {memport \"M_AXI_GP\"} M22_AXI {memport \"M_AXI_GP\"} M23_AXI {memport \"M_AXI_GP\"} M24_AXI {memport \"M_AXI_GP\"} M25_AXI {memport \"M_AXI_GP\"} M26_AXI {memport \"M_AXI_GP\"} M27_AXI {memport \"M_AXI_GP\"} M28_AXI {memport \"M_AXI_GP\"} M29_AXI {memport \"M_AXI_GP\"} M30_AXI {memport \"M_AXI_GP\"}"
        }
      },
      "ict_axi_ctrl_user_01": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/ulp_ict_axi_ctrl_user_01_0/ulp_ict_axi_ctrl_user_01_0.xci",
        "inst_hier_path": "ict_axi_ctrl_user_01",
        "xci_name": "ulp_ict_axi_ctrl_user_01_0",
        "parameters": {
          "M00_HAS_REGSLICE": {
            "value": "4"
          },
          "M01_HAS_REGSLICE": {
            "value": "1"
          },
          "M02_HAS_REGSLICE": {
            "value": "4"
          },
          "M03_HAS_REGSLICE": {
            "value": "4"
          },
          "M04_HAS_REGSLICE": {
            "value": "4"
          },
          "M05_HAS_REGSLICE": {
            "value": "4"
          },
          "M06_HAS_REGSLICE": {
            "value": "4"
          },
          "M07_HAS_REGSLICE": {
            "value": "4"
          },
          "M08_HAS_REGSLICE": {
            "value": "4"
          },
          "M09_HAS_REGSLICE": {
            "value": "4"
          },
          "M10_HAS_REGSLICE": {
            "value": "4"
          },
          "M11_HAS_REGSLICE": {
            "value": "4"
          },
          "M12_HAS_REGSLICE": {
            "value": "4"
          },
          "M13_HAS_REGSLICE": {
            "value": "4"
          },
          "M14_HAS_REGSLICE": {
            "value": "4"
          },
          "M15_HAS_REGSLICE": {
            "value": "4"
          },
          "M16_HAS_REGSLICE": {
            "value": "4"
          },
          "M17_HAS_REGSLICE": {
            "value": "4"
          },
          "M18_HAS_REGSLICE": {
            "value": "4"
          },
          "M19_HAS_REGSLICE": {
            "value": "4"
          },
          "M20_HAS_REGSLICE": {
            "value": "4"
          },
          "M21_HAS_REGSLICE": {
            "value": "4"
          },
          "M22_HAS_REGSLICE": {
            "value": "4"
          },
          "M23_HAS_REGSLICE": {
            "value": "4"
          },
          "M24_HAS_REGSLICE": {
            "value": "4"
          },
          "M25_HAS_REGSLICE": {
            "value": "4"
          },
          "M26_HAS_REGSLICE": {
            "value": "4"
          },
          "M27_HAS_REGSLICE": {
            "value": "4"
          },
          "M28_HAS_REGSLICE": {
            "value": "4"
          },
          "M29_HAS_REGSLICE": {
            "value": "4"
          },
          "M30_HAS_REGSLICE": {
            "value": "4"
          },
          "M31_HAS_REGSLICE": {
            "value": "4"
          },
          "M32_HAS_REGSLICE": {
            "value": "4"
          },
          "M33_HAS_REGSLICE": {
            "value": "4"
          },
          "M34_HAS_REGSLICE": {
            "value": "4"
          },
          "M35_HAS_REGSLICE": {
            "value": "4"
          },
          "M36_HAS_REGSLICE": {
            "value": "4"
          },
          "M37_HAS_REGSLICE": {
            "value": "4"
          },
          "M38_HAS_REGSLICE": {
            "value": "4"
          },
          "M39_HAS_REGSLICE": {
            "value": "4"
          },
          "M40_HAS_REGSLICE": {
            "value": "4"
          },
          "M41_HAS_REGSLICE": {
            "value": "4"
          },
          "M42_HAS_REGSLICE": {
            "value": "4"
          },
          "M43_HAS_REGSLICE": {
            "value": "4"
          },
          "M44_HAS_REGSLICE": {
            "value": "4"
          },
          "M45_HAS_REGSLICE": {
            "value": "4"
          },
          "M46_HAS_REGSLICE": {
            "value": "4"
          },
          "M47_HAS_REGSLICE": {
            "value": "4"
          },
          "M48_HAS_REGSLICE": {
            "value": "4"
          },
          "M49_HAS_REGSLICE": {
            "value": "4"
          },
          "M50_HAS_REGSLICE": {
            "value": "4"
          },
          "M51_HAS_REGSLICE": {
            "value": "4"
          },
          "M52_HAS_REGSLICE": {
            "value": "4"
          },
          "M53_HAS_REGSLICE": {
            "value": "4"
          },
          "M54_HAS_REGSLICE": {
            "value": "4"
          },
          "M55_HAS_REGSLICE": {
            "value": "4"
          },
          "M56_HAS_REGSLICE": {
            "value": "4"
          },
          "M57_HAS_REGSLICE": {
            "value": "4"
          },
          "M58_HAS_REGSLICE": {
            "value": "4"
          },
          "M59_HAS_REGSLICE": {
            "value": "4"
          },
          "M60_HAS_REGSLICE": {
            "value": "4"
          },
          "M61_HAS_REGSLICE": {
            "value": "4"
          },
          "M62_HAS_REGSLICE": {
            "value": "4"
          },
          "M63_HAS_REGSLICE": {
            "value": "4"
          },
          "NUM_MI": {
            "value": "2"
          },
          "NUM_SI": {
            "value": "1"
          },
          "S00_HAS_REGSLICE": {
            "value": "4"
          },
          "S01_HAS_REGSLICE": {
            "value": "4"
          },
          "S02_HAS_REGSLICE": {
            "value": "4"
          },
          "S03_HAS_REGSLICE": {
            "value": "4"
          },
          "S04_HAS_REGSLICE": {
            "value": "4"
          },
          "S05_HAS_REGSLICE": {
            "value": "4"
          },
          "S06_HAS_REGSLICE": {
            "value": "4"
          },
          "S07_HAS_REGSLICE": {
            "value": "4"
          },
          "S08_HAS_REGSLICE": {
            "value": "4"
          },
          "S09_HAS_REGSLICE": {
            "value": "4"
          },
          "S10_HAS_REGSLICE": {
            "value": "4"
          },
          "S11_HAS_REGSLICE": {
            "value": "4"
          },
          "S12_HAS_REGSLICE": {
            "value": "4"
          },
          "S13_HAS_REGSLICE": {
            "value": "4"
          },
          "S14_HAS_REGSLICE": {
            "value": "4"
          },
          "S15_HAS_REGSLICE": {
            "value": "4"
          },
          "SLR_ASSIGNMENTS": {
            "value": "SLR1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "ulp_xbar_4",
            "xci_path": "ip/ulp_xbar_4/ulp_xbar_4.xci",
            "inst_hier_path": "ict_axi_ctrl_user_01/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "2"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "ulp_s00_regslice_41",
                "xci_path": "ip/ulp_s00_regslice_41/ulp_s00_regslice_41.xci",
                "inst_hier_path": "ict_axi_ctrl_user_01/s00_couplers/s00_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s00_regslice/S_AXI"
                ]
              },
              "s00_regslice_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "s00_regslice/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s00_regslice/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s00_regslice/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m00_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "ulp_m00_regslice_3",
                "xci_path": "ip/ulp_m00_regslice_3/ulp_m00_regslice_3.xci",
                "inst_hier_path": "ict_axi_ctrl_user_01/m00_couplers/m00_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "m00_regslice/S_AXI"
                ]
              },
              "m00_regslice_to_m00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m00_regslice/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m00_regslice/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m00_regslice/aresetn"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m01_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "ulp_m01_regslice_3",
                "xci_path": "ip/ulp_m01_regslice_3/ulp_m01_regslice_3.xci",
                "inst_hier_path": "ict_axi_ctrl_user_01/m01_couplers/m01_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "ulp_auto_cc_0",
                "xci_path": "ip/ulp_auto_cc_0/ulp_auto_cc_0.xci",
                "inst_hier_path": "ict_axi_ctrl_user_01/m01_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_m01_regslice": {
                "interface_ports": [
                  "m01_regslice/S_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "m01_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              },
              "m01_regslice_to_m01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m01_regslice/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m01_regslice/aclk",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m01_regslice/aresetn",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "ict_axi_ctrl_user_01_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_ict_axi_ctrl_user_01": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "m01_couplers_to_ict_axi_ctrl_user_01": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "ict_axi_ctrl_user_01_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK"
            ]
          },
          "ict_axi_ctrl_user_01_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN"
            ]
          }
        },
        "pfm_attributes": {
          "AXI_PORT": "M02_AXI { memport \"M_AXI_GP\" } M03_AXI { memport \"M_AXI_GP\" } M04_AXI { memport \"M_AXI_GP\" } M05_AXI { memport \"M_AXI_GP\" } M06_AXI { memport \"M_AXI_GP\" } M07_AXI { memport \"M_AXI_GP\" } M08_AXI { memport \"M_AXI_GP\" } M09_AXI { memport \"M_AXI_GP\" } M10_AXI { memport \"M_AXI_GP\" } M11_AXI { memport \"M_AXI_GP\" } M12_AXI { memport \"M_AXI_GP\" } M13_AXI { memport \"M_AXI_GP\" } M14_AXI { memport \"M_AXI_GP\" } M15_AXI { memport \"M_AXI_GP\" } M16_AXI { memport \"M_AXI_GP\" } M17_AXI { memport \"M_AXI_GP\" } M18_AXI { memport \"M_AXI_GP\" } M19_AXI { memport \"M_AXI_GP\" } M20_AXI { memport \"M_AXI_GP\" } M21_AXI { memport \"M_AXI_GP\" } M22_AXI { memport \"M_AXI_GP\" } M23_AXI { memport \"M_AXI_GP\" } M24_AXI { memport \"M_AXI_GP\" } M25_AXI { memport \"M_AXI_GP\" } M26_AXI { memport \"M_AXI_GP\" } M27_AXI { memport \"M_AXI_GP\" } M28_AXI { memport \"M_AXI_GP\" } M29_AXI { memport \"M_AXI_GP\" } M30_AXI { memport \"M_AXI_GP\" } "
        }
      },
      "ict_axi_ctrl_user_02": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/ulp_ict_axi_ctrl_user_02_0/ulp_ict_axi_ctrl_user_02_0.xci",
        "inst_hier_path": "ict_axi_ctrl_user_02",
        "xci_name": "ulp_ict_axi_ctrl_user_02_0",
        "parameters": {
          "M00_HAS_REGSLICE": {
            "value": "4"
          },
          "M01_HAS_REGSLICE": {
            "value": "4"
          },
          "M02_HAS_REGSLICE": {
            "value": "4"
          },
          "M03_HAS_REGSLICE": {
            "value": "4"
          },
          "M04_HAS_REGSLICE": {
            "value": "4"
          },
          "M05_HAS_REGSLICE": {
            "value": "4"
          },
          "M06_HAS_REGSLICE": {
            "value": "4"
          },
          "M07_HAS_REGSLICE": {
            "value": "4"
          },
          "M08_HAS_REGSLICE": {
            "value": "4"
          },
          "M09_HAS_REGSLICE": {
            "value": "4"
          },
          "M10_HAS_REGSLICE": {
            "value": "4"
          },
          "M11_HAS_REGSLICE": {
            "value": "4"
          },
          "M12_HAS_REGSLICE": {
            "value": "4"
          },
          "M13_HAS_REGSLICE": {
            "value": "4"
          },
          "M14_HAS_REGSLICE": {
            "value": "4"
          },
          "M15_HAS_REGSLICE": {
            "value": "4"
          },
          "M16_HAS_REGSLICE": {
            "value": "4"
          },
          "M17_HAS_REGSLICE": {
            "value": "4"
          },
          "M18_HAS_REGSLICE": {
            "value": "4"
          },
          "M19_HAS_REGSLICE": {
            "value": "4"
          },
          "M20_HAS_REGSLICE": {
            "value": "4"
          },
          "M21_HAS_REGSLICE": {
            "value": "4"
          },
          "M22_HAS_REGSLICE": {
            "value": "4"
          },
          "M23_HAS_REGSLICE": {
            "value": "4"
          },
          "M24_HAS_REGSLICE": {
            "value": "4"
          },
          "M25_HAS_REGSLICE": {
            "value": "4"
          },
          "M26_HAS_REGSLICE": {
            "value": "4"
          },
          "M27_HAS_REGSLICE": {
            "value": "4"
          },
          "M28_HAS_REGSLICE": {
            "value": "4"
          },
          "M29_HAS_REGSLICE": {
            "value": "4"
          },
          "M30_HAS_REGSLICE": {
            "value": "4"
          },
          "M31_HAS_REGSLICE": {
            "value": "4"
          },
          "M32_HAS_REGSLICE": {
            "value": "4"
          },
          "M33_HAS_REGSLICE": {
            "value": "4"
          },
          "M34_HAS_REGSLICE": {
            "value": "4"
          },
          "M35_HAS_REGSLICE": {
            "value": "4"
          },
          "M36_HAS_REGSLICE": {
            "value": "4"
          },
          "M37_HAS_REGSLICE": {
            "value": "4"
          },
          "M38_HAS_REGSLICE": {
            "value": "4"
          },
          "M39_HAS_REGSLICE": {
            "value": "4"
          },
          "M40_HAS_REGSLICE": {
            "value": "4"
          },
          "M41_HAS_REGSLICE": {
            "value": "4"
          },
          "M42_HAS_REGSLICE": {
            "value": "4"
          },
          "M43_HAS_REGSLICE": {
            "value": "4"
          },
          "M44_HAS_REGSLICE": {
            "value": "4"
          },
          "M45_HAS_REGSLICE": {
            "value": "4"
          },
          "M46_HAS_REGSLICE": {
            "value": "4"
          },
          "M47_HAS_REGSLICE": {
            "value": "4"
          },
          "M48_HAS_REGSLICE": {
            "value": "4"
          },
          "M49_HAS_REGSLICE": {
            "value": "4"
          },
          "M50_HAS_REGSLICE": {
            "value": "4"
          },
          "M51_HAS_REGSLICE": {
            "value": "4"
          },
          "M52_HAS_REGSLICE": {
            "value": "4"
          },
          "M53_HAS_REGSLICE": {
            "value": "4"
          },
          "M54_HAS_REGSLICE": {
            "value": "4"
          },
          "M55_HAS_REGSLICE": {
            "value": "4"
          },
          "M56_HAS_REGSLICE": {
            "value": "4"
          },
          "M57_HAS_REGSLICE": {
            "value": "4"
          },
          "M58_HAS_REGSLICE": {
            "value": "4"
          },
          "M59_HAS_REGSLICE": {
            "value": "4"
          },
          "M60_HAS_REGSLICE": {
            "value": "4"
          },
          "M61_HAS_REGSLICE": {
            "value": "4"
          },
          "M62_HAS_REGSLICE": {
            "value": "4"
          },
          "M63_HAS_REGSLICE": {
            "value": "4"
          },
          "NUM_MI": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "1"
          },
          "S00_HAS_REGSLICE": {
            "value": "4"
          },
          "S01_HAS_REGSLICE": {
            "value": "4"
          },
          "S02_HAS_REGSLICE": {
            "value": "4"
          },
          "S03_HAS_REGSLICE": {
            "value": "4"
          },
          "S04_HAS_REGSLICE": {
            "value": "4"
          },
          "S05_HAS_REGSLICE": {
            "value": "4"
          },
          "S06_HAS_REGSLICE": {
            "value": "4"
          },
          "S07_HAS_REGSLICE": {
            "value": "4"
          },
          "S08_HAS_REGSLICE": {
            "value": "4"
          },
          "S09_HAS_REGSLICE": {
            "value": "4"
          },
          "S10_HAS_REGSLICE": {
            "value": "4"
          },
          "S11_HAS_REGSLICE": {
            "value": "4"
          },
          "S12_HAS_REGSLICE": {
            "value": "4"
          },
          "S13_HAS_REGSLICE": {
            "value": "4"
          },
          "S14_HAS_REGSLICE": {
            "value": "4"
          },
          "S15_HAS_REGSLICE": {
            "value": "4"
          },
          "SLR_ASSIGNMENTS": {
            "value": "SLR2"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "ulp_s00_regslice_42",
                "xci_path": "ip/ulp_s00_regslice_42/ulp_s00_regslice_42.xci",
                "inst_hier_path": "ict_axi_ctrl_user_02/s00_couplers/s00_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s00_regslice/S_AXI"
                ]
              },
              "s00_regslice_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "s00_regslice/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s00_regslice/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s00_regslice/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "ict_axi_ctrl_user_02_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_ict_axi_ctrl_user_02": {
            "interface_ports": [
              "M00_AXI",
              "s00_couplers/M_AXI"
            ]
          }
        },
        "nets": {
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "ict_axi_ctrl_user_02_ACLK_net": {
            "ports": [
              "M00_ACLK",
              "s00_couplers/M_ACLK"
            ]
          },
          "ict_axi_ctrl_user_02_ARESETN_net": {
            "ports": [
              "M00_ARESETN",
              "s00_couplers/M_ARESETN"
            ]
          }
        },
        "pfm_attributes": {
          "AXI_PORT": "M01_AXI {memport \"M_AXI_GP\"} M02_AXI {memport \"M_AXI_GP\"} M03_AXI {memport \"M_AXI_GP\"} M04_AXI {memport \"M_AXI_GP\"} M05_AXI {memport \"M_AXI_GP\"} M06_AXI {memport \"M_AXI_GP\"} M07_AXI {memport \"M_AXI_GP\"} M08_AXI {memport \"M_AXI_GP\"} M09_AXI {memport \"M_AXI_GP\"} M10_AXI {memport \"M_AXI_GP\"} M11_AXI {memport \"M_AXI_GP\"} M12_AXI {memport \"M_AXI_GP\"} M13_AXI {memport \"M_AXI_GP\"} M14_AXI {memport \"M_AXI_GP\"} M15_AXI {memport \"M_AXI_GP\"} M16_AXI {memport \"M_AXI_GP\"} M17_AXI {memport \"M_AXI_GP\"} M18_AXI {memport \"M_AXI_GP\"} M19_AXI {memport \"M_AXI_GP\"} M20_AXI {memport \"M_AXI_GP\"} M21_AXI {memport \"M_AXI_GP\"} M22_AXI {memport \"M_AXI_GP\"} M23_AXI {memport \"M_AXI_GP\"} M24_AXI {memport \"M_AXI_GP\"} M25_AXI {memport \"M_AXI_GP\"} M26_AXI {memport \"M_AXI_GP\"} M27_AXI {memport \"M_AXI_GP\"} M28_AXI {memport \"M_AXI_GP\"} M29_AXI {memport \"M_AXI_GP\"} M30_AXI {memport \"M_AXI_GP\"}"
        }
      },
      "ict_axi_ctrl_user_03": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/ulp_ict_axi_ctrl_user_03_0/ulp_ict_axi_ctrl_user_03_0.xci",
        "inst_hier_path": "ict_axi_ctrl_user_03",
        "xci_name": "ulp_ict_axi_ctrl_user_03_0",
        "parameters": {
          "M00_HAS_REGSLICE": {
            "value": "4"
          },
          "M01_HAS_REGSLICE": {
            "value": "4"
          },
          "M02_HAS_REGSLICE": {
            "value": "4"
          },
          "M03_HAS_REGSLICE": {
            "value": "4"
          },
          "M04_HAS_REGSLICE": {
            "value": "4"
          },
          "M05_HAS_REGSLICE": {
            "value": "4"
          },
          "M06_HAS_REGSLICE": {
            "value": "4"
          },
          "M07_HAS_REGSLICE": {
            "value": "4"
          },
          "M08_HAS_REGSLICE": {
            "value": "4"
          },
          "M09_HAS_REGSLICE": {
            "value": "4"
          },
          "M10_HAS_REGSLICE": {
            "value": "4"
          },
          "M11_HAS_REGSLICE": {
            "value": "4"
          },
          "M12_HAS_REGSLICE": {
            "value": "4"
          },
          "M13_HAS_REGSLICE": {
            "value": "4"
          },
          "M14_HAS_REGSLICE": {
            "value": "4"
          },
          "M15_HAS_REGSLICE": {
            "value": "4"
          },
          "M16_HAS_REGSLICE": {
            "value": "4"
          },
          "M17_HAS_REGSLICE": {
            "value": "4"
          },
          "M18_HAS_REGSLICE": {
            "value": "4"
          },
          "M19_HAS_REGSLICE": {
            "value": "4"
          },
          "M20_HAS_REGSLICE": {
            "value": "4"
          },
          "M21_HAS_REGSLICE": {
            "value": "4"
          },
          "M22_HAS_REGSLICE": {
            "value": "4"
          },
          "M23_HAS_REGSLICE": {
            "value": "4"
          },
          "M24_HAS_REGSLICE": {
            "value": "4"
          },
          "M25_HAS_REGSLICE": {
            "value": "4"
          },
          "M26_HAS_REGSLICE": {
            "value": "4"
          },
          "M27_HAS_REGSLICE": {
            "value": "4"
          },
          "M28_HAS_REGSLICE": {
            "value": "4"
          },
          "M29_HAS_REGSLICE": {
            "value": "4"
          },
          "M30_HAS_REGSLICE": {
            "value": "4"
          },
          "M31_HAS_REGSLICE": {
            "value": "4"
          },
          "M32_HAS_REGSLICE": {
            "value": "4"
          },
          "M33_HAS_REGSLICE": {
            "value": "4"
          },
          "M34_HAS_REGSLICE": {
            "value": "4"
          },
          "M35_HAS_REGSLICE": {
            "value": "4"
          },
          "M36_HAS_REGSLICE": {
            "value": "4"
          },
          "M37_HAS_REGSLICE": {
            "value": "4"
          },
          "M38_HAS_REGSLICE": {
            "value": "4"
          },
          "M39_HAS_REGSLICE": {
            "value": "4"
          },
          "M40_HAS_REGSLICE": {
            "value": "4"
          },
          "M41_HAS_REGSLICE": {
            "value": "4"
          },
          "M42_HAS_REGSLICE": {
            "value": "4"
          },
          "M43_HAS_REGSLICE": {
            "value": "4"
          },
          "M44_HAS_REGSLICE": {
            "value": "4"
          },
          "M45_HAS_REGSLICE": {
            "value": "4"
          },
          "M46_HAS_REGSLICE": {
            "value": "4"
          },
          "M47_HAS_REGSLICE": {
            "value": "4"
          },
          "M48_HAS_REGSLICE": {
            "value": "4"
          },
          "M49_HAS_REGSLICE": {
            "value": "4"
          },
          "M50_HAS_REGSLICE": {
            "value": "4"
          },
          "M51_HAS_REGSLICE": {
            "value": "4"
          },
          "M52_HAS_REGSLICE": {
            "value": "4"
          },
          "M53_HAS_REGSLICE": {
            "value": "4"
          },
          "M54_HAS_REGSLICE": {
            "value": "4"
          },
          "M55_HAS_REGSLICE": {
            "value": "4"
          },
          "M56_HAS_REGSLICE": {
            "value": "4"
          },
          "M57_HAS_REGSLICE": {
            "value": "4"
          },
          "M58_HAS_REGSLICE": {
            "value": "4"
          },
          "M59_HAS_REGSLICE": {
            "value": "4"
          },
          "M60_HAS_REGSLICE": {
            "value": "4"
          },
          "M61_HAS_REGSLICE": {
            "value": "4"
          },
          "M62_HAS_REGSLICE": {
            "value": "4"
          },
          "M63_HAS_REGSLICE": {
            "value": "4"
          },
          "NUM_MI": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "1"
          },
          "S00_HAS_REGSLICE": {
            "value": "4"
          },
          "S01_HAS_REGSLICE": {
            "value": "4"
          },
          "S02_HAS_REGSLICE": {
            "value": "4"
          },
          "S03_HAS_REGSLICE": {
            "value": "4"
          },
          "S04_HAS_REGSLICE": {
            "value": "4"
          },
          "S05_HAS_REGSLICE": {
            "value": "4"
          },
          "S06_HAS_REGSLICE": {
            "value": "4"
          },
          "S07_HAS_REGSLICE": {
            "value": "4"
          },
          "S08_HAS_REGSLICE": {
            "value": "4"
          },
          "S09_HAS_REGSLICE": {
            "value": "4"
          },
          "S10_HAS_REGSLICE": {
            "value": "4"
          },
          "S11_HAS_REGSLICE": {
            "value": "4"
          },
          "S12_HAS_REGSLICE": {
            "value": "4"
          },
          "S13_HAS_REGSLICE": {
            "value": "4"
          },
          "S14_HAS_REGSLICE": {
            "value": "4"
          },
          "S15_HAS_REGSLICE": {
            "value": "4"
          },
          "SLR_ASSIGNMENTS": {
            "value": "SLR3"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "ulp_s00_regslice_43",
                "xci_path": "ip/ulp_s00_regslice_43/ulp_s00_regslice_43.xci",
                "inst_hier_path": "ict_axi_ctrl_user_03/s00_couplers/s00_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s00_regslice/S_AXI"
                ]
              },
              "s00_regslice_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "s00_regslice/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s00_regslice/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s00_regslice/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "ict_axi_ctrl_user_03_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_ict_axi_ctrl_user_03": {
            "interface_ports": [
              "M00_AXI",
              "s00_couplers/M_AXI"
            ]
          }
        },
        "nets": {
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "ict_axi_ctrl_user_03_ACLK_net": {
            "ports": [
              "M00_ACLK",
              "s00_couplers/M_ACLK"
            ]
          },
          "ict_axi_ctrl_user_03_ARESETN_net": {
            "ports": [
              "M00_ARESETN",
              "s00_couplers/M_ARESETN"
            ]
          }
        },
        "pfm_attributes": {
          "AXI_PORT": "M01_AXI {memport \"M_AXI_GP\"} M02_AXI {memport \"M_AXI_GP\"} M03_AXI {memport \"M_AXI_GP\"} M04_AXI {memport \"M_AXI_GP\"} M05_AXI {memport \"M_AXI_GP\"} M06_AXI {memport \"M_AXI_GP\"} M07_AXI {memport \"M_AXI_GP\"} M08_AXI {memport \"M_AXI_GP\"} M09_AXI {memport \"M_AXI_GP\"} M10_AXI {memport \"M_AXI_GP\"} M11_AXI {memport \"M_AXI_GP\"} M12_AXI {memport \"M_AXI_GP\"} M13_AXI {memport \"M_AXI_GP\"} M14_AXI {memport \"M_AXI_GP\"} M15_AXI {memport \"M_AXI_GP\"} M16_AXI {memport \"M_AXI_GP\"} M17_AXI {memport \"M_AXI_GP\"} M18_AXI {memport \"M_AXI_GP\"} M19_AXI {memport \"M_AXI_GP\"} M20_AXI {memport \"M_AXI_GP\"} M21_AXI {memport \"M_AXI_GP\"} M22_AXI {memport \"M_AXI_GP\"} M23_AXI {memport \"M_AXI_GP\"} M24_AXI {memport \"M_AXI_GP\"} M25_AXI {memport \"M_AXI_GP\"} M26_AXI {memport \"M_AXI_GP\"} M27_AXI {memport \"M_AXI_GP\"} M28_AXI {memport \"M_AXI_GP\"} M29_AXI {memport \"M_AXI_GP\"} M30_AXI {memport \"M_AXI_GP\"}"
        }
      },
      "ict_axi_ctrl_user_debug_00": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/ulp_ict_axi_ctrl_user_debug_00_0/ulp_ict_axi_ctrl_user_debug_00_0.xci",
        "inst_hier_path": "ict_axi_ctrl_user_debug_00",
        "xci_name": "ulp_ict_axi_ctrl_user_debug_00_0",
        "parameters": {
          "M00_HAS_REGSLICE": {
            "value": "4"
          },
          "M01_HAS_REGSLICE": {
            "value": "4"
          },
          "M02_HAS_REGSLICE": {
            "value": "4"
          },
          "M03_HAS_REGSLICE": {
            "value": "4"
          },
          "M04_HAS_REGSLICE": {
            "value": "4"
          },
          "M05_HAS_REGSLICE": {
            "value": "4"
          },
          "M06_HAS_REGSLICE": {
            "value": "4"
          },
          "M07_HAS_REGSLICE": {
            "value": "4"
          },
          "M08_HAS_REGSLICE": {
            "value": "4"
          },
          "M09_HAS_REGSLICE": {
            "value": "4"
          },
          "M10_HAS_REGSLICE": {
            "value": "4"
          },
          "M11_HAS_REGSLICE": {
            "value": "4"
          },
          "M12_HAS_REGSLICE": {
            "value": "4"
          },
          "M13_HAS_REGSLICE": {
            "value": "4"
          },
          "M14_HAS_REGSLICE": {
            "value": "4"
          },
          "M15_HAS_REGSLICE": {
            "value": "4"
          },
          "M16_HAS_REGSLICE": {
            "value": "4"
          },
          "M17_HAS_REGSLICE": {
            "value": "4"
          },
          "M18_HAS_REGSLICE": {
            "value": "4"
          },
          "M19_HAS_REGSLICE": {
            "value": "4"
          },
          "M20_HAS_REGSLICE": {
            "value": "4"
          },
          "M21_HAS_REGSLICE": {
            "value": "4"
          },
          "M22_HAS_REGSLICE": {
            "value": "4"
          },
          "M23_HAS_REGSLICE": {
            "value": "4"
          },
          "M24_HAS_REGSLICE": {
            "value": "4"
          },
          "M25_HAS_REGSLICE": {
            "value": "4"
          },
          "M26_HAS_REGSLICE": {
            "value": "4"
          },
          "M27_HAS_REGSLICE": {
            "value": "4"
          },
          "M28_HAS_REGSLICE": {
            "value": "4"
          },
          "M29_HAS_REGSLICE": {
            "value": "4"
          },
          "M30_HAS_REGSLICE": {
            "value": "4"
          },
          "M31_HAS_REGSLICE": {
            "value": "4"
          },
          "M32_HAS_REGSLICE": {
            "value": "4"
          },
          "M33_HAS_REGSLICE": {
            "value": "4"
          },
          "M34_HAS_REGSLICE": {
            "value": "4"
          },
          "M35_HAS_REGSLICE": {
            "value": "4"
          },
          "M36_HAS_REGSLICE": {
            "value": "4"
          },
          "M37_HAS_REGSLICE": {
            "value": "4"
          },
          "M38_HAS_REGSLICE": {
            "value": "4"
          },
          "M39_HAS_REGSLICE": {
            "value": "4"
          },
          "M40_HAS_REGSLICE": {
            "value": "4"
          },
          "M41_HAS_REGSLICE": {
            "value": "4"
          },
          "M42_HAS_REGSLICE": {
            "value": "4"
          },
          "M43_HAS_REGSLICE": {
            "value": "4"
          },
          "M44_HAS_REGSLICE": {
            "value": "4"
          },
          "M45_HAS_REGSLICE": {
            "value": "4"
          },
          "M46_HAS_REGSLICE": {
            "value": "4"
          },
          "M47_HAS_REGSLICE": {
            "value": "4"
          },
          "M48_HAS_REGSLICE": {
            "value": "4"
          },
          "M49_HAS_REGSLICE": {
            "value": "4"
          },
          "M50_HAS_REGSLICE": {
            "value": "4"
          },
          "M51_HAS_REGSLICE": {
            "value": "4"
          },
          "M52_HAS_REGSLICE": {
            "value": "4"
          },
          "M53_HAS_REGSLICE": {
            "value": "4"
          },
          "M54_HAS_REGSLICE": {
            "value": "4"
          },
          "M55_HAS_REGSLICE": {
            "value": "4"
          },
          "M56_HAS_REGSLICE": {
            "value": "4"
          },
          "M57_HAS_REGSLICE": {
            "value": "4"
          },
          "M58_HAS_REGSLICE": {
            "value": "4"
          },
          "M59_HAS_REGSLICE": {
            "value": "4"
          },
          "M60_HAS_REGSLICE": {
            "value": "4"
          },
          "M61_HAS_REGSLICE": {
            "value": "4"
          },
          "M62_HAS_REGSLICE": {
            "value": "4"
          },
          "M63_HAS_REGSLICE": {
            "value": "4"
          },
          "NUM_MI": {
            "value": "1"
          },
          "S00_HAS_REGSLICE": {
            "value": "4"
          },
          "S01_HAS_REGSLICE": {
            "value": "4"
          },
          "S02_HAS_REGSLICE": {
            "value": "4"
          },
          "S03_HAS_REGSLICE": {
            "value": "4"
          },
          "S04_HAS_REGSLICE": {
            "value": "4"
          },
          "S05_HAS_REGSLICE": {
            "value": "4"
          },
          "S06_HAS_REGSLICE": {
            "value": "4"
          },
          "S07_HAS_REGSLICE": {
            "value": "4"
          },
          "S08_HAS_REGSLICE": {
            "value": "4"
          },
          "S09_HAS_REGSLICE": {
            "value": "4"
          },
          "S10_HAS_REGSLICE": {
            "value": "4"
          },
          "S11_HAS_REGSLICE": {
            "value": "4"
          },
          "S12_HAS_REGSLICE": {
            "value": "4"
          },
          "S13_HAS_REGSLICE": {
            "value": "4"
          },
          "S14_HAS_REGSLICE": {
            "value": "4"
          },
          "S15_HAS_REGSLICE": {
            "value": "4"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "ulp_s00_regslice_44",
                "xci_path": "ip/ulp_s00_regslice_44/ulp_s00_regslice_44.xci",
                "inst_hier_path": "ict_axi_ctrl_user_debug_00/s00_couplers/s00_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s00_regslice/S_AXI"
                ]
              },
              "s00_regslice_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "s00_regslice/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s00_regslice/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s00_regslice/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "ict_axi_ctrl_user_debug_00_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_ict_axi_ctrl_user_debug_00": {
            "interface_ports": [
              "M00_AXI",
              "s00_couplers/M_AXI"
            ]
          }
        },
        "nets": {
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "ict_axi_ctrl_user_debug_00_ACLK_net": {
            "ports": [
              "M00_ACLK",
              "s00_couplers/M_ACLK"
            ]
          },
          "ict_axi_ctrl_user_debug_00_ARESETN_net": {
            "ports": [
              "M00_ARESETN",
              "s00_couplers/M_ARESETN"
            ]
          }
        }
      },
      "ict_axi_data_h2c_01": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/ulp_ict_axi_data_h2c_01_0/ulp_ict_axi_data_h2c_01_0.xci",
        "inst_hier_path": "ict_axi_data_h2c_01",
        "xci_name": "ulp_ict_axi_data_h2c_01_0",
        "parameters": {
          "S00_HAS_REGSLICE": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "ulp_xbar_3",
            "xci_path": "ip/ulp_xbar_3/ulp_xbar_3.xci",
            "inst_hier_path": "ict_axi_data_h2c_01/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "2"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "ulp_s00_regslice_45",
                "xci_path": "ip/ulp_s00_regslice_45/ulp_s00_regslice_45.xci",
                "inst_hier_path": "ict_axi_data_h2c_01/s00_couplers/s00_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s00_regslice/S_AXI"
                ]
              },
              "s00_regslice_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "s00_regslice/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s00_regslice/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s00_regslice/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "ulp_auto_ds_0",
                "xci_path": "ip/ulp_auto_ds_0/ulp_auto_ds_0.xci",
                "inst_hier_path": "ict_axi_data_h2c_01/m01_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "512"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "ulp_auto_pc_0",
                "xci_path": "ip/ulp_auto_pc_0/ulp_auto_pc_0.xci",
                "inst_hier_path": "ict_axi_data_h2c_01/m01_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m01_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "ict_axi_data_h2c_01_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_ict_axi_data_h2c_01": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "m01_couplers_to_ict_axi_data_h2c_01": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "ict_axi_data_h2c_01_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK"
            ]
          },
          "ict_axi_data_h2c_01_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN"
            ]
          }
        }
      },
      "memory_subsystem": {
        "vlnv": "xilinx.com:ip:sdx_memory_subsystem:1.0",
        "xci_name": "ulp_memory_subsystem_0",
        "xci_path": "ip/ulp_memory_subsystem_0/ulp_memory_subsystem_0.xci",
        "inst_hier_path": "memory_subsystem",
        "parameters": {
          "ADVANCED_PROPERTIES": {
            "value": [
              "resource_access_constraints {S00_AXI {DDR4_MEM00 PLRAM_MEM00}         S01_AXI {M00_AXI_MEM00 M01_AXI_MEM00 PLRAM_MEM01}         S02_AXI {DDR4_MEM01 PLRAM_MEM02}         S03_AXI {DDR4_MEM02 PLRAM_MEM03}}",
              "resource_map_replication {S00_AXI {} S01_AXI {} S02_AXI {} S03_AXI {}}",
              "plram_specifications {",
              "{ SIZE 128K AXI_DATA_WIDTH 512 SLR_ASSIGNMENT SLR0 }                                       { SIZE 128K AXI_DATA_WIDTH 512 SLR_ASSIGNMENT SLR1 }                                       { SIZE 128K",
              "AXI_DATA_WIDTH 512 SLR_ASSIGNMENT SLR2 }                                       { SIZE 128K AXI_DATA_WIDTH 512 SLR_ASSIGNMENT SLR3 }",
              "}",
              "__temp_dsa_info {",
              "excluded_board_components {xilinx.com:au250:ddr4_sdram_c1:1.4}       axi_passthrough {           M00_AXI_AXI {            offset 0x5000000000           range 16G           slr SLR1          }        ",
              "M01_AXI {            offset 0x2000000000             range 16G           slr SLR2          }       }",
              "}"
            ]
          },
          "NUM_CLKS": {
            "value": "4"
          },
          "NUM_SI": {
            "value": "5"
          }
        },
        "interface_ports": {
          "S_AXI_CTRL": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "24"
              },
              "PROTOCOL": {
                "value": "AXI4LITE"
              }
            },
            "memory_map_ref": "S_AXI_CTRL"
          },
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "39"
              }
            },
            "memory_map_ref": "S00_AXI"
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "39"
              }
            },
            "memory_map_ref": "S01_AXI"
          },
          "S02_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "39"
              }
            },
            "memory_map_ref": "S02_AXI"
          },
          "S03_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "39"
              }
            },
            "memory_map_ref": "S03_AXI"
          },
          "S04_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "39"
              }
            },
            "memory_map_ref": "S04_AXI"
          },
          "DDR4_MEM00": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:ddr4:1.0",
            "vlnv": "xilinx.com:interface:ddr4_rtl:1.0"
          },
          "DDR4_MEM01": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:ddr4:1.0",
            "vlnv": "xilinx.com:interface:ddr4_rtl:1.0"
          },
          "DDR4_MEM02": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:ddr4:1.0",
            "vlnv": "xilinx.com:interface:ddr4_rtl:1.0"
          },
          "DDR4_MEM00_DIFF_CLK": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
            "parameters": {
              "FREQ_HZ": {
                "value": "300000000"
              }
            }
          },
          "DDR4_MEM01_DIFF_CLK": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
            "parameters": {
              "FREQ_HZ": {
                "value": "300000000"
              }
            }
          },
          "DDR4_MEM02_DIFF_CLK": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
            "parameters": {
              "FREQ_HZ": {
                "value": "300000000"
              }
            }
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "39"
              }
            },
            "address_space_ref": "M00_AXI",
            "base_address": {
              "minimum": "0x005000000000",
              "maximum": "0x0053FFFFFFFF",
              "width": "39"
            }
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "38"
              }
            },
            "address_space_ref": "M01_AXI",
            "base_address": {
              "minimum": "0x002000000000",
              "maximum": "0x0023FFFFFFFF",
              "width": "38"
            }
          }
        },
        "addressing": {
          "memory_maps": {
            "S00_AXI": {
              "address_blocks": {
                "DDR4_MEM00": {
                  "base_address": "0",
                  "range": "16G",
                  "width": "34",
                  "usage": "memory",
                  "bank_blocks": {
                    "/S00_AXI;DDR4_MEM00;xilinx.com:boundary:axi_slave:1.0;/;/S00_AXI;NONE;NONE": {
                      "base_address": "0",
                      "range": "16G",
                      "width": "34",
                      "usage": "memory"
                    }
                  }
                },
                "PLRAM_MEM00": {
                  "base_address": "0",
                  "range": "128K",
                  "width": "17",
                  "usage": "memory",
                  "bank_blocks": {
                    "/S00_AXI;PLRAM_MEM00;xilinx.com:boundary:axi_slave:1.0;/;/S00_AXI;NONE;NONE": {
                      "base_address": "0",
                      "range": "128K",
                      "width": "17",
                      "usage": "memory"
                    }
                  }
                }
              }
            },
            "S01_AXI": {
              "address_blocks": {
                "PLRAM_MEM01": {
                  "base_address": "0",
                  "range": "128K",
                  "width": "17",
                  "usage": "memory"
                },
                "M00_AXI_MEM00": {
                  "base_address": "0x5000000000",
                  "range": "16G",
                  "width": "39",
                  "usage": "memory",
                  "bank_blocks": {
                    "sdx_memory_subsystem::M00_AXI_MEM00;/M00_AXI/Reg;xilinx.com:sdx_mem_ss:passthru:1.0;/;M00_AXI;NONE;NONE": {
                      "base_address": "0x5000000000",
                      "range": "16G",
                      "width": "34",
                      "usage": "memory"
                    }
                  }
                },
                "M01_AXI_MEM00": {
                  "base_address": "0x2000000000",
                  "range": "16G",
                  "width": "38",
                  "usage": "memory"
                }
              }
            },
            "S02_AXI": {
              "address_blocks": {
                "DDR4_MEM01": {
                  "base_address": "0",
                  "range": "16G",
                  "width": "34",
                  "usage": "memory",
                  "bank_blocks": {
                    "/S02_AXI;DDR4_MEM01;xilinx.com:boundary:axi_slave:1.0;/;/S02_AXI;NONE;NONE": {
                      "base_address": "0",
                      "range": "16G",
                      "width": "34",
                      "usage": "memory"
                    }
                  }
                },
                "PLRAM_MEM02": {
                  "base_address": "0",
                  "range": "128K",
                  "width": "17",
                  "usage": "memory",
                  "bank_blocks": {
                    "/S02_AXI;PLRAM_MEM02;xilinx.com:boundary:axi_slave:1.0;/;/S02_AXI;NONE;NONE": {
                      "base_address": "0",
                      "range": "128K",
                      "width": "17",
                      "usage": "memory"
                    }
                  }
                }
              }
            },
            "S03_AXI": {
              "address_blocks": {
                "DDR4_MEM02": {
                  "base_address": "0",
                  "range": "16G",
                  "width": "34",
                  "usage": "memory",
                  "bank_blocks": {
                    "/S03_AXI;DDR4_MEM02;xilinx.com:boundary:axi_slave:1.0;/;/S03_AXI;NONE;NONE": {
                      "base_address": "0",
                      "range": "16G",
                      "width": "34",
                      "usage": "memory"
                    }
                  }
                },
                "PLRAM_MEM03": {
                  "base_address": "0",
                  "range": "128K",
                  "width": "17",
                  "usage": "memory",
                  "bank_blocks": {
                    "/S03_AXI;PLRAM_MEM03;xilinx.com:boundary:axi_slave:1.0;/;/S03_AXI;NONE;NONE": {
                      "base_address": "0",
                      "range": "128K",
                      "width": "17",
                      "usage": "memory"
                    }
                  }
                }
              }
            },
            "S04_AXI": {
              "address_blocks": {
                "DDR4_MEM00": {
                  "base_address": "0",
                  "range": "16G",
                  "width": "34",
                  "usage": "memory"
                },
                "DDR4_MEM01": {
                  "base_address": "0",
                  "range": "16G",
                  "width": "34",
                  "usage": "memory"
                },
                "DDR4_MEM02": {
                  "base_address": "0",
                  "range": "16G",
                  "width": "34",
                  "usage": "memory"
                },
                "PLRAM_MEM00": {
                  "base_address": "0",
                  "range": "128K",
                  "width": "17",
                  "usage": "memory"
                },
                "PLRAM_MEM01": {
                  "base_address": "0",
                  "range": "128K",
                  "width": "17",
                  "usage": "memory"
                },
                "PLRAM_MEM02": {
                  "base_address": "0",
                  "range": "128K",
                  "width": "17",
                  "usage": "memory"
                },
                "PLRAM_MEM03": {
                  "base_address": "0",
                  "range": "128K",
                  "width": "17",
                  "usage": "memory"
                },
                "M00_AXI_MEM00": {
                  "base_address": "0x5000000000",
                  "range": "16G",
                  "width": "39",
                  "usage": "memory",
                  "bank_blocks": {
                    "sdx_memory_subsystem::M00_AXI_MEM00;/M00_AXI/Reg;xilinx.com:sdx_mem_ss:passthru:1.0;/;M00_AXI;NONE;NONE": {
                      "base_address": "0x5000000000",
                      "range": "16G",
                      "width": "34",
                      "usage": "memory"
                    }
                  }
                },
                "M01_AXI_MEM00": {
                  "base_address": "0x2000000000",
                  "range": "16G",
                  "width": "38",
                  "usage": "memory"
                }
              }
            },
            "S_AXI_CTRL": {
              "address_blocks": {
                "DDR4_MEM00_CTRL": {
                  "base_address": "0",
                  "range": "64K",
                  "width": "16",
                  "usage": "register",
                  "bank_blocks": {
                    "/S_AXI_CTRL;DDR4_MEM00_CTRL;xilinx.com:boundary:axi_slave:1.0;/;/S_AXI_CTRL;NONE;NONE": {
                      "base_address": "0",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "DDR4_MEM01_CTRL": {
                  "base_address": "0",
                  "range": "64K",
                  "width": "16",
                  "usage": "register",
                  "bank_blocks": {
                    "/S_AXI_CTRL;DDR4_MEM01_CTRL;xilinx.com:boundary:axi_slave:1.0;/;/S_AXI_CTRL;NONE;NONE": {
                      "base_address": "0",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                },
                "DDR4_MEM02_CTRL": {
                  "base_address": "0",
                  "range": "64K",
                  "width": "16",
                  "usage": "register",
                  "bank_blocks": {
                    "/S_AXI_CTRL;DDR4_MEM02_CTRL;xilinx.com:boundary:axi_slave:1.0;/;/S_AXI_CTRL;NONE;NONE": {
                      "base_address": "0",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                }
              }
            }
          },
          "address_spaces": {
            "M00_AXI": {
              "range": "512G",
              "width": "39",
              "local_memory_map": {
                "name": "M00_AXI",
                "description": "Address Space Segments",
                "address_blocks": {
                  "M00_AXI:APERTURE_0": {
                    "name": "M00_AXI:APERTURE_0",
                    "display_name": "APERTURE_0",
                    "base_address": "0x005000000000",
                    "range": "16G",
                    "width": "39",
                    "usage": "register"
                  }
                }
              }
            },
            "M01_AXI": {
              "range": "256G",
              "width": "38",
              "local_memory_map": {
                "name": "M01_AXI",
                "description": "Address Space Segments",
                "address_blocks": {
                  "M01_AXI:APERTURE_0": {
                    "name": "M01_AXI:APERTURE_0",
                    "display_name": "APERTURE_0",
                    "base_address": "0x002000000000",
                    "range": "16G",
                    "width": "38",
                    "usage": "register"
                  }
                }
              }
            }
          }
        },
        "pfm_attributes": {
          "MEMSS": "                       \n  DDR {                                        \n    DDR4_MEM00    \"auto true sptag bank0\"       \n    M00_AXI_MEM00 \"auto preferred sptag bank1\"  \n    DDR4_MEM01    \"auto true sptag bank2\"       \n    DDR4_MEM02    \"auto true sptag bank3\"       \n  }                                            \n  PLRAM {                                      \n    PLRAM_MEM00 \"\"                           \n    PLRAM_MEM01 \"\"                           \n    PLRAM_MEM02 \"\"                           \n    PLRAM_MEM03 \"\"                           \n  }  \n  HOST {\n    M01_AXI_MEM00 \"\"\n  }                                          \n"
        }
      },
      "ip_cc_axi_data_h2c_00": {
        "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
        "xci_name": "ulp_ip_cc_axi_data_h2c_00_0",
        "xci_path": "ip/ulp_ip_cc_axi_data_h2c_00_0/ulp_ip_cc_axi_data_h2c_00_0.xci",
        "inst_hier_path": "ip_cc_axi_data_h2c_00",
        "parameters": {
          "SLR_ASSIGNMENTS": {
            "value": "SLR0"
          }
        },
        "interface_ports": {
          "S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXI"
            ]
          }
        }
      },
      "ip_cc_axi_data_h2c_01": {
        "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
        "xci_name": "ulp_ip_cc_axi_data_h2c_01_0",
        "xci_path": "ip/ulp_ip_cc_axi_data_h2c_01_0/ulp_ip_cc_axi_data_h2c_01_0.xci",
        "inst_hier_path": "ip_cc_axi_data_h2c_01",
        "parameters": {
          "SLR_ASSIGNMENTS": {
            "value": "SLR1"
          }
        },
        "interface_ports": {
          "S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXI"
            ]
          }
        }
      },
      "ip_cc_axi_data_h2c_02": {
        "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
        "xci_name": "ulp_ip_cc_axi_data_h2c_02_0",
        "xci_path": "ip/ulp_ip_cc_axi_data_h2c_02_0/ulp_ip_cc_axi_data_h2c_02_0.xci",
        "inst_hier_path": "ip_cc_axi_data_h2c_02",
        "parameters": {
          "SLR_ASSIGNMENTS": {
            "value": "SLR2"
          }
        },
        "interface_ports": {
          "S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXI"
            ]
          }
        }
      },
      "ip_cc_axi_data_h2c_03": {
        "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
        "xci_name": "ulp_ip_cc_axi_data_h2c_03_0",
        "xci_path": "ip/ulp_ip_cc_axi_data_h2c_03_0/ulp_ip_cc_axi_data_h2c_03_0.xci",
        "inst_hier_path": "ip_cc_axi_data_h2c_03",
        "parameters": {
          "SLR_ASSIGNMENTS": {
            "value": "SLR3"
          }
        },
        "interface_ports": {
          "S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXI"
            ]
          }
        }
      },
      "ip_rs_axi_data_h2c_03": {
        "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
        "xci_name": "ulp_ip_rs_axi_data_h2c_03_0",
        "xci_path": "ip/ulp_ip_rs_axi_data_h2c_03_0/ulp_ip_rs_axi_data_h2c_03_0.xci",
        "inst_hier_path": "ip_rs_axi_data_h2c_03",
        "parameters": {
          "NUM_SLR_CROSSINGS": {
            "value": "1"
          },
          "PIPELINES_MASTER_AR": {
            "value": "0"
          },
          "PIPELINES_MASTER_AW": {
            "value": "0"
          },
          "PIPELINES_MASTER_B": {
            "value": "0"
          },
          "PIPELINES_MASTER_R": {
            "value": "0"
          },
          "PIPELINES_MASTER_W": {
            "value": "0"
          },
          "PIPELINES_SLAVE_AR": {
            "value": "0"
          },
          "PIPELINES_SLAVE_AW": {
            "value": "0"
          },
          "PIPELINES_SLAVE_B": {
            "value": "0"
          },
          "PIPELINES_SLAVE_R": {
            "value": "0"
          },
          "PIPELINES_SLAVE_W": {
            "value": "0"
          },
          "REG_AR": {
            "value": "15"
          },
          "REG_AW": {
            "value": "15"
          },
          "REG_B": {
            "value": "15"
          },
          "REG_R": {
            "value": "15"
          },
          "REG_W": {
            "value": "15"
          },
          "USE_AUTOPIPELINING": {
            "value": "0"
          }
        },
        "interface_ports": {
          "S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXI"
            ]
          }
        }
      },
      "ip_rs_axi_ctrl_user_03": {
        "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
        "xci_name": "ulp_ip_rs_axi_ctrl_user_03_0",
        "xci_path": "ip/ulp_ip_rs_axi_ctrl_user_03_0/ulp_ip_rs_axi_ctrl_user_03_0.xci",
        "inst_hier_path": "ip_rs_axi_ctrl_user_03",
        "parameters": {
          "NUM_SLR_CROSSINGS": {
            "value": "1"
          },
          "PIPELINES_MASTER_AR": {
            "value": "0"
          },
          "PIPELINES_MASTER_AW": {
            "value": "0"
          },
          "PIPELINES_MASTER_B": {
            "value": "0"
          },
          "PIPELINES_MASTER_R": {
            "value": "0"
          },
          "PIPELINES_MASTER_W": {
            "value": "0"
          },
          "PIPELINES_SLAVE_AR": {
            "value": "0"
          },
          "PIPELINES_SLAVE_AW": {
            "value": "0"
          },
          "PIPELINES_SLAVE_B": {
            "value": "0"
          },
          "PIPELINES_SLAVE_R": {
            "value": "0"
          },
          "PIPELINES_SLAVE_W": {
            "value": "0"
          },
          "REG_AR": {
            "value": "15"
          },
          "REG_AW": {
            "value": "15"
          },
          "REG_B": {
            "value": "15"
          },
          "REG_R": {
            "value": "15"
          },
          "REG_W": {
            "value": "15"
          },
          "USE_AUTOPIPELINING": {
            "value": "0"
          }
        },
        "interface_ports": {
          "S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXI"
            ]
          }
        }
      },
      "ip_rs_axi_data_c2h_00": {
        "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
        "xci_name": "ulp_ip_rs_axi_data_c2h_00_0",
        "xci_path": "ip/ulp_ip_rs_axi_data_c2h_00_0/ulp_ip_rs_axi_data_c2h_00_0.xci",
        "inst_hier_path": "ip_rs_axi_data_c2h_00",
        "parameters": {
          "NUM_SLR_CROSSINGS": {
            "value": "0"
          },
          "PIPELINES_MASTER_AR": {
            "value": "0"
          },
          "PIPELINES_MASTER_AW": {
            "value": "0"
          },
          "PIPELINES_MASTER_B": {
            "value": "0"
          },
          "PIPELINES_MASTER_R": {
            "value": "0"
          },
          "PIPELINES_MASTER_W": {
            "value": "0"
          },
          "REG_AR": {
            "value": "15"
          },
          "REG_AW": {
            "value": "15"
          },
          "REG_B": {
            "value": "15"
          },
          "REG_R": {
            "value": "15"
          },
          "REG_W": {
            "value": "15"
          },
          "USE_AUTOPIPELINING": {
            "value": "0"
          }
        },
        "interface_ports": {
          "S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXI"
            ]
          }
        }
      },
      "ip_gpio_debug_axi_ctrl_mgmt_00": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "ulp_ip_gpio_debug_axi_ctrl_mgmt_00_0",
        "xci_path": "ip/ulp_ip_gpio_debug_axi_ctrl_mgmt_00_0/ulp_ip_gpio_debug_axi_ctrl_mgmt_00_0.xci",
        "inst_hier_path": "ip_gpio_debug_axi_ctrl_mgmt_00",
        "parameters": {
          "SLR_ASSIGNMENTS": {
            "value": "SLR0"
          }
        }
      },
      "ip_gpio_debug_axi_ctrl_mgmt_01": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "ulp_ip_gpio_debug_axi_ctrl_mgmt_01_0",
        "xci_path": "ip/ulp_ip_gpio_debug_axi_ctrl_mgmt_01_0/ulp_ip_gpio_debug_axi_ctrl_mgmt_01_0.xci",
        "inst_hier_path": "ip_gpio_debug_axi_ctrl_mgmt_01",
        "parameters": {
          "SLR_ASSIGNMENTS": {
            "value": "SLR2"
          }
        }
      },
      "ip_gpio_debug_axi_ctrl_user_00": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "ulp_ip_gpio_debug_axi_ctrl_user_00_0",
        "xci_path": "ip/ulp_ip_gpio_debug_axi_ctrl_user_00_0/ulp_ip_gpio_debug_axi_ctrl_user_00_0.xci",
        "inst_hier_path": "ip_gpio_debug_axi_ctrl_user_00",
        "parameters": {
          "SLR_ASSIGNMENTS": {
            "value": "SLR0"
          }
        }
      },
      "ip_gpio_debug_axi_ctrl_user_01": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "ulp_ip_gpio_debug_axi_ctrl_user_01_0",
        "xci_path": "ip/ulp_ip_gpio_debug_axi_ctrl_user_01_0/ulp_ip_gpio_debug_axi_ctrl_user_01_0.xci",
        "inst_hier_path": "ip_gpio_debug_axi_ctrl_user_01",
        "parameters": {
          "SLR_ASSIGNMENTS": {
            "value": "SLR1"
          }
        }
      },
      "ip_gpio_debug_axi_ctrl_user_02": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "ulp_ip_gpio_debug_axi_ctrl_user_02_0",
        "xci_path": "ip/ulp_ip_gpio_debug_axi_ctrl_user_02_0/ulp_ip_gpio_debug_axi_ctrl_user_02_0.xci",
        "inst_hier_path": "ip_gpio_debug_axi_ctrl_user_02",
        "parameters": {
          "SLR_ASSIGNMENTS": {
            "value": "SLR2"
          }
        }
      },
      "ip_gpio_debug_axi_ctrl_user_03": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "ulp_ip_gpio_debug_axi_ctrl_user_03_0",
        "xci_path": "ip/ulp_ip_gpio_debug_axi_ctrl_user_03_0/ulp_ip_gpio_debug_axi_ctrl_user_03_0.xci",
        "inst_hier_path": "ip_gpio_debug_axi_ctrl_user_03",
        "parameters": {
          "SLR_ASSIGNMENTS": {
            "value": "SLR3"
          }
        }
      },
      "ip_gpio_debug_axi_ctrl_user_debug_00": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "ulp_ip_gpio_debug_axi_ctrl_user_debug_00_0",
        "xci_path": "ip/ulp_ip_gpio_debug_axi_ctrl_user_debug_00_0/ulp_ip_gpio_debug_axi_ctrl_user_debug_00_0.xci",
        "inst_hier_path": "ip_gpio_debug_axi_ctrl_user_debug_00"
      },
      "ip_gpio_debug_axi_data_h2c_01": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "ulp_ip_gpio_debug_axi_data_h2c_01_0",
        "xci_path": "ip/ulp_ip_gpio_debug_axi_data_h2c_01_0/ulp_ip_gpio_debug_axi_data_h2c_01_0.xci",
        "inst_hier_path": "ip_gpio_debug_axi_data_h2c_01",
        "parameters": {
          "SLR_ASSIGNMENTS": {
            "value": "SLR1"
          }
        }
      },
      "topKQueryScores_1": {
        "vlnv": "xilinx.com:hls:topKQueryScores:1.0",
        "xci_name": "ulp_topKQueryScores_1_0",
        "xci_path": "ip/ulp_topKQueryScores_1_0/ulp_topKQueryScores_1_0.xci",
        "inst_hier_path": "topKQueryScores_1",
        "interface_ports": {
          "m_axi_gmem": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_m_axi_gmem",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFFFFFFFFFF",
              "width": "64"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data_m_axi_gmem": {
              "range": "16E",
              "width": "64"
            }
          }
        }
      },
      "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "ulp_ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_0",
        "xci_path": "ip/ulp_ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_0/ulp_ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_0.xci",
        "inst_hier_path": "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat",
        "parameters": {
          "NUM_PORTS": {
            "value": "4"
          }
        }
      },
      "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "ulp_ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_0_0",
        "xci_path": "ip/ulp_ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_0_0/ulp_ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_0_0.xci",
        "inst_hier_path": "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_0",
        "parameters": {
          "NUM_PORTS": {
            "value": "32"
          }
        }
      },
      "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_1": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "ulp_ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_1_0",
        "xci_path": "ip/ulp_ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_1_0/ulp_ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_1_0.xci",
        "inst_hier_path": "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_1",
        "parameters": {
          "NUM_PORTS": {
            "value": "32"
          }
        }
      },
      "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_2": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "ulp_ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_2_0",
        "xci_path": "ip/ulp_ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_2_0/ulp_ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_2_0.xci",
        "inst_hier_path": "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_2",
        "parameters": {
          "NUM_PORTS": {
            "value": "32"
          }
        }
      },
      "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_3": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "ulp_ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_3_0",
        "xci_path": "ip/ulp_ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_3_0/ulp_ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_3_0.xci",
        "inst_hier_path": "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_3",
        "parameters": {
          "NUM_PORTS": {
            "value": "32"
          }
        }
      },
      "irq_const_tieoff": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "ulp_irq_const_tieoff_0",
        "xci_path": "ip/ulp_irq_const_tieoff_0/ulp_irq_const_tieoff_0.xci",
        "inst_hier_path": "irq_const_tieoff",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "1"
          }
        }
      }
    },
    "interface_nets": {
      "PLP_S_AXI_CTRL_MGMT_00_1": {
        "interface_ports": [
          "PLP_S_AXI_CTRL_MGMT_00",
          "ii_level1_wire/PLP_S_AXI_CTRL_MGMT_00"
        ]
      },
      "PLP_S_AXI_CTRL_MGMT_01_1": {
        "interface_ports": [
          "PLP_S_AXI_CTRL_MGMT_01",
          "ii_level1_wire/PLP_S_AXI_CTRL_MGMT_01"
        ]
      },
      "PLP_S_AXI_CTRL_USER_00_1": {
        "interface_ports": [
          "PLP_S_AXI_CTRL_USER_00",
          "ii_level1_wire/PLP_S_AXI_CTRL_USER_00"
        ]
      },
      "PLP_S_AXI_CTRL_USER_01_1": {
        "interface_ports": [
          "PLP_S_AXI_CTRL_USER_01",
          "ii_level1_wire/PLP_S_AXI_CTRL_USER_01"
        ]
      },
      "PLP_S_AXI_CTRL_USER_02_1": {
        "interface_ports": [
          "PLP_S_AXI_CTRL_USER_02",
          "ii_level1_wire/PLP_S_AXI_CTRL_USER_02"
        ]
      },
      "PLP_S_AXI_CTRL_USER_03_1": {
        "interface_ports": [
          "PLP_S_AXI_CTRL_USER_03",
          "ii_level1_wire/PLP_S_AXI_CTRL_USER_03"
        ]
      },
      "PLP_S_AXI_CTRL_USER_DEBUG_00_1": {
        "interface_ports": [
          "PLP_S_AXI_CTRL_USER_DEBUG_00",
          "ii_level1_wire/PLP_S_AXI_CTRL_USER_DEBUG_00"
        ]
      },
      "PLP_S_AXI_DATA_H2C_00_1": {
        "interface_ports": [
          "PLP_S_AXI_DATA_H2C_00",
          "ii_level1_wire/PLP_S_AXI_DATA_H2C_00"
        ]
      },
      "PLP_S_AXI_DATA_H2C_01_1": {
        "interface_ports": [
          "PLP_S_AXI_DATA_H2C_01",
          "ii_level1_wire/PLP_S_AXI_DATA_H2C_01"
        ]
      },
      "PLP_S_AXI_DATA_H2C_02_1": {
        "interface_ports": [
          "PLP_S_AXI_DATA_H2C_02",
          "ii_level1_wire/PLP_S_AXI_DATA_H2C_02"
        ]
      },
      "PLP_S_AXI_DATA_H2C_03_1": {
        "interface_ports": [
          "PLP_S_AXI_DATA_H2C_03",
          "ii_level1_wire/PLP_S_AXI_DATA_H2C_03"
        ]
      },
      "ict_axi_ctrl_mgmt_00_M00_AXI": {
        "interface_ports": [
          "ict_axi_ctrl_mgmt_00/M00_AXI",
          "ip_gpio_debug_axi_ctrl_mgmt_00/S_AXI"
        ]
      },
      "ict_axi_ctrl_mgmt_01_M00_AXI": {
        "interface_ports": [
          "ict_axi_ctrl_mgmt_01/M00_AXI",
          "ip_gpio_debug_axi_ctrl_mgmt_01/S_AXI"
        ]
      },
      "ict_axi_ctrl_mgmt_01_M01_AXI": {
        "interface_ports": [
          "ict_axi_ctrl_mgmt_01/M01_AXI",
          "memory_subsystem/S_AXI_CTRL"
        ]
      },
      "ict_axi_ctrl_mgmt_01_M02_AXI": {
        "interface_ports": [
          "ict_axi_ctrl_mgmt_01/M02_AXI",
          "ss_ucs/s_axi_ctrl_mgmt"
        ]
      },
      "ict_axi_ctrl_mgmt_01_M03_AXI": {
        "interface_ports": [
          "ict_axi_ctrl_mgmt_01/M03_AXI",
          "shell_cmp_subsystem_0/s_axi_ctrl_mgmt"
        ]
      },
      "ict_axi_ctrl_user_00_M00_AXI": {
        "interface_ports": [
          "ict_axi_ctrl_user_00/M00_AXI",
          "ip_gpio_debug_axi_ctrl_user_00/S_AXI"
        ]
      },
      "ict_axi_ctrl_user_01_M00_AXI": {
        "interface_ports": [
          "ict_axi_ctrl_user_01/M00_AXI",
          "ip_gpio_debug_axi_ctrl_user_01/S_AXI"
        ]
      },
      "ict_axi_ctrl_user_01_M01_AXI": {
        "interface_ports": [
          "ict_axi_ctrl_user_01/M01_AXI",
          "topKQueryScores_1/s_axi_control"
        ]
      },
      "ict_axi_ctrl_user_02_M00_AXI": {
        "interface_ports": [
          "ict_axi_ctrl_user_02/M00_AXI",
          "ip_gpio_debug_axi_ctrl_user_02/S_AXI"
        ]
      },
      "ict_axi_ctrl_user_03_M00_AXI": {
        "interface_ports": [
          "ict_axi_ctrl_user_03/M00_AXI",
          "ip_gpio_debug_axi_ctrl_user_03/S_AXI"
        ]
      },
      "ict_axi_data_h2c_01_M00_AXI": {
        "interface_ports": [
          "ict_axi_data_h2c_01/M00_AXI",
          "ip_cc_axi_data_h2c_01/S_AXI"
        ]
      },
      "ict_axi_data_h2c_01_M01_AXI": {
        "interface_ports": [
          "ict_axi_data_h2c_01/M01_AXI",
          "ip_gpio_debug_axi_data_h2c_01/S_AXI"
        ]
      },
      "ii_level1_wire_PLP_M_AXI_DATA_C2H_00": {
        "interface_ports": [
          "PLP_M_AXI_DATA_C2H_00",
          "ii_level1_wire/PLP_M_AXI_DATA_C2H_00"
        ]
      },
      "ii_level1_wire_PLP_M_AXI_DATA_U2S_00": {
        "interface_ports": [
          "PLP_M_AXI_DATA_U2S_00",
          "ii_level1_wire/PLP_M_AXI_DATA_U2S_00"
        ]
      },
      "ii_level1_wire_ULP_M_AXI_CTRL_MGMT_00": {
        "interface_ports": [
          "ii_level1_wire/ULP_M_AXI_CTRL_MGMT_00",
          "ict_axi_ctrl_mgmt_00/S00_AXI"
        ]
      },
      "ii_level1_wire_ULP_M_AXI_CTRL_MGMT_01": {
        "interface_ports": [
          "ii_level1_wire/ULP_M_AXI_CTRL_MGMT_01",
          "ict_axi_ctrl_mgmt_01/S00_AXI"
        ]
      },
      "ii_level1_wire_ULP_M_AXI_CTRL_USER_00": {
        "interface_ports": [
          "ii_level1_wire/ULP_M_AXI_CTRL_USER_00",
          "ict_axi_ctrl_user_00/S00_AXI"
        ]
      },
      "ii_level1_wire_ULP_M_AXI_CTRL_USER_01": {
        "interface_ports": [
          "ii_level1_wire/ULP_M_AXI_CTRL_USER_01",
          "ict_axi_ctrl_user_01/S00_AXI"
        ]
      },
      "ii_level1_wire_ULP_M_AXI_CTRL_USER_02": {
        "interface_ports": [
          "ii_level1_wire/ULP_M_AXI_CTRL_USER_02",
          "ict_axi_ctrl_user_02/S00_AXI"
        ]
      },
      "ii_level1_wire_ULP_M_AXI_CTRL_USER_03": {
        "interface_ports": [
          "ii_level1_wire/ULP_M_AXI_CTRL_USER_03",
          "ip_rs_axi_ctrl_user_03/S_AXI"
        ]
      },
      "ii_level1_wire_ULP_M_AXI_CTRL_USER_DEBUG_00": {
        "interface_ports": [
          "ii_level1_wire/ULP_M_AXI_CTRL_USER_DEBUG_00",
          "shell_cmp_subsystem_0/s_axi_ctrl_user_debug"
        ]
      },
      "ii_level1_wire_ULP_M_AXI_DATA_H2C_00": {
        "interface_ports": [
          "ii_level1_wire/ULP_M_AXI_DATA_H2C_00",
          "ip_cc_axi_data_h2c_00/S_AXI"
        ]
      },
      "ii_level1_wire_ULP_M_AXI_DATA_H2C_01": {
        "interface_ports": [
          "ii_level1_wire/ULP_M_AXI_DATA_H2C_01",
          "ict_axi_data_h2c_01/S00_AXI"
        ]
      },
      "ii_level1_wire_ULP_M_AXI_DATA_H2C_02": {
        "interface_ports": [
          "ii_level1_wire/ULP_M_AXI_DATA_H2C_02",
          "ip_cc_axi_data_h2c_02/S_AXI"
        ]
      },
      "ii_level1_wire_ULP_M_AXI_DATA_H2C_03": {
        "interface_ports": [
          "ii_level1_wire/ULP_M_AXI_DATA_H2C_03",
          "ip_rs_axi_data_h2c_03/S_AXI"
        ]
      },
      "io_clk_ddr4_00_1": {
        "interface_ports": [
          "io_clk_ddr4_00",
          "memory_subsystem/DDR4_MEM00_DIFF_CLK"
        ]
      },
      "io_clk_ddr4_02_1": {
        "interface_ports": [
          "io_clk_ddr4_02",
          "memory_subsystem/DDR4_MEM01_DIFF_CLK"
        ]
      },
      "io_clk_ddr4_03_1": {
        "interface_ports": [
          "io_clk_ddr4_03",
          "memory_subsystem/DDR4_MEM02_DIFF_CLK"
        ]
      },
      "ip_cc_axi_data_h2c_00_M_AXI": {
        "interface_ports": [
          "ip_cc_axi_data_h2c_00/M_AXI",
          "memory_subsystem/S00_AXI"
        ]
      },
      "ip_cc_axi_data_h2c_01_M_AXI": {
        "interface_ports": [
          "ip_cc_axi_data_h2c_01/M_AXI",
          "memory_subsystem/S01_AXI"
        ]
      },
      "ip_cc_axi_data_h2c_02_M_AXI": {
        "interface_ports": [
          "ip_cc_axi_data_h2c_02/M_AXI",
          "memory_subsystem/S02_AXI"
        ]
      },
      "ip_cc_axi_data_h2c_03_M_AXI": {
        "interface_ports": [
          "ip_cc_axi_data_h2c_03/M_AXI",
          "memory_subsystem/S03_AXI"
        ]
      },
      "ip_rs_axi_ctrl_user_03_M_AXI": {
        "interface_ports": [
          "ip_rs_axi_ctrl_user_03/M_AXI",
          "ict_axi_ctrl_user_03/S00_AXI"
        ]
      },
      "ip_rs_axi_data_c2h_00_M_AXI": {
        "interface_ports": [
          "ip_rs_axi_data_c2h_00/M_AXI",
          "ii_level1_wire/ULP_S_AXI_DATA_C2H_00"
        ]
      },
      "ip_rs_axi_data_h2c_03_M_AXI": {
        "interface_ports": [
          "ip_rs_axi_data_h2c_03/M_AXI",
          "ip_cc_axi_data_h2c_03/S_AXI"
        ]
      },
      "memory_subsystem_DDR4_MEM00": {
        "interface_ports": [
          "io_ddr4_00",
          "memory_subsystem/DDR4_MEM00"
        ]
      },
      "memory_subsystem_DDR4_MEM01": {
        "interface_ports": [
          "io_ddr4_02",
          "memory_subsystem/DDR4_MEM01"
        ]
      },
      "memory_subsystem_DDR4_MEM02": {
        "interface_ports": [
          "io_ddr4_03",
          "memory_subsystem/DDR4_MEM02"
        ]
      },
      "memory_subsystem_M00_AXI": {
        "interface_ports": [
          "memory_subsystem/M00_AXI",
          "ii_level1_wire/ULP_S_AXI_DATA_U2S_00"
        ]
      },
      "memory_subsystem_M01_AXI": {
        "interface_ports": [
          "memory_subsystem/M01_AXI",
          "ip_rs_axi_data_c2h_00/S_AXI"
        ]
      },
      "topKQueryScores_1_m_axi_gmem": {
        "interface_ports": [
          "topKQueryScores_1/m_axi_gmem",
          "memory_subsystem/S04_AXI"
        ]
      }
    },
    "nets": {
      "ii_level1_wire_plp_m_data_ddr4_calib_complete_00": {
        "ports": [
          "ii_level1_wire/plp_m_data_ddr4_calib_complete_00",
          "plp_m_data_ddr4_calib_complete_00"
        ]
      },
      "ii_level1_wire_plp_m_irq_kernel_00": {
        "ports": [
          "ii_level1_wire/plp_m_irq_kernel_00",
          "plp_m_irq_kernel_00"
        ]
      },
      "ii_level1_wire_ulp_m_aclk_ctrl_00": {
        "ports": [
          "ii_level1_wire/ulp_m_aclk_ctrl_00",
          "ip_psr_aresetn_ctrl_slr0/slowest_sync_clk",
          "ip_psr_aresetn_ctrl_slr1/slowest_sync_clk",
          "ip_psr_aresetn_ctrl_slr2/slowest_sync_clk",
          "ip_psr_aresetn_ctrl_slr3/slowest_sync_clk",
          "shell_cmp_subsystem_0/aclk_ctrl",
          "ss_ucs/aclk_ctrl",
          "ict_axi_ctrl_mgmt_00/ACLK",
          "ict_axi_ctrl_mgmt_00/S00_ACLK",
          "ict_axi_ctrl_mgmt_00/M00_ACLK",
          "ict_axi_ctrl_mgmt_01/ACLK",
          "ict_axi_ctrl_mgmt_01/S00_ACLK",
          "ict_axi_ctrl_mgmt_01/M00_ACLK",
          "ict_axi_ctrl_mgmt_01/M01_ACLK",
          "ict_axi_ctrl_mgmt_01/M02_ACLK",
          "ict_axi_ctrl_mgmt_01/M03_ACLK",
          "ict_axi_ctrl_user_debug_00/ACLK",
          "ict_axi_ctrl_user_debug_00/S00_ACLK",
          "ict_axi_ctrl_user_debug_00/M00_ACLK",
          "memory_subsystem/aclk",
          "ip_gpio_debug_axi_ctrl_mgmt_00/s_axi_aclk",
          "ip_gpio_debug_axi_ctrl_mgmt_01/s_axi_aclk",
          "ip_gpio_debug_axi_ctrl_user_debug_00/s_axi_aclk"
        ]
      },
      "ii_level1_wire_ulp_m_aclk_data_u2s_00": {
        "ports": [
          "ii_level1_wire/ulp_m_aclk_data_u2s_00",
          "memory_subsystem/aclk3"
        ]
      },
      "ii_level1_wire_ulp_m_aclk_freerun_ref_00": {
        "ports": [
          "ii_level1_wire/ulp_m_aclk_freerun_ref_00",
          "ss_ucs/aclk_freerun",
          "ip_psr_aresetn_freerun_slr0/slowest_sync_clk",
          "ip_psr_aresetn_freerun_slr1/slowest_sync_clk",
          "ip_psr_aresetn_freerun_slr2/slowest_sync_clk",
          "ip_psr_aresetn_freerun_slr3/slowest_sync_clk"
        ]
      },
      "ii_level1_wire_ulp_m_aclk_pcie_user_00": {
        "ports": [
          "ii_level1_wire/ulp_m_aclk_pcie_user_00",
          "ip_psr_aresetn_pcie_slr0/slowest_sync_clk",
          "ip_psr_aresetn_pcie_slr1/slowest_sync_clk",
          "ip_psr_aresetn_pcie_slr2/slowest_sync_clk",
          "ip_psr_aresetn_pcie_slr3/slowest_sync_clk",
          "ss_ucs/aclk_pcie",
          "ict_axi_ctrl_user_00/ACLK",
          "ict_axi_ctrl_user_00/S00_ACLK",
          "ict_axi_ctrl_user_00/M00_ACLK",
          "ict_axi_ctrl_user_01/ACLK",
          "ict_axi_ctrl_user_01/S00_ACLK",
          "ict_axi_ctrl_user_01/M00_ACLK",
          "ict_axi_ctrl_user_02/ACLK",
          "ict_axi_ctrl_user_02/S00_ACLK",
          "ict_axi_ctrl_user_02/M00_ACLK",
          "ict_axi_ctrl_user_03/ACLK",
          "ict_axi_ctrl_user_03/S00_ACLK",
          "ict_axi_ctrl_user_03/M00_ACLK",
          "ict_axi_data_h2c_01/ACLK",
          "ict_axi_data_h2c_01/S00_ACLK",
          "ict_axi_data_h2c_01/M00_ACLK",
          "ict_axi_data_h2c_01/M01_ACLK",
          "memory_subsystem/aclk2",
          "ip_cc_axi_data_h2c_00/s_axi_aclk",
          "ip_cc_axi_data_h2c_01/s_axi_aclk",
          "ip_cc_axi_data_h2c_02/s_axi_aclk",
          "ip_cc_axi_data_h2c_03/s_axi_aclk",
          "ip_rs_axi_data_h2c_03/aclk",
          "ip_rs_axi_ctrl_user_03/aclk",
          "ip_rs_axi_data_c2h_00/aclk",
          "ip_gpio_debug_axi_ctrl_user_00/s_axi_aclk",
          "ip_gpio_debug_axi_ctrl_user_01/s_axi_aclk",
          "ip_gpio_debug_axi_ctrl_user_02/s_axi_aclk",
          "ip_gpio_debug_axi_ctrl_user_03/s_axi_aclk",
          "ip_gpio_debug_axi_data_h2c_01/s_axi_aclk"
        ]
      },
      "ii_level1_wire_ulp_m_aresetn_ctrl_00": {
        "ports": [
          "ii_level1_wire/ulp_m_aresetn_ctrl_00",
          "ip_inv_aresetn_ctrl_00/Op1",
          "ss_ucs/aresetn_ctrl",
          "ip_psr_aresetn_freerun_slr0/ext_reset_in",
          "ip_psr_aresetn_freerun_slr1/ext_reset_in",
          "ip_psr_aresetn_freerun_slr2/ext_reset_in",
          "ip_psr_aresetn_freerun_slr3/ext_reset_in"
        ]
      },
      "ii_level1_wire_ulp_m_aresetn_pcie_user_00": {
        "ports": [
          "ii_level1_wire/ulp_m_aresetn_pcie_user_00",
          "ss_ucs/aresetn_pcie"
        ]
      },
      "ii_level1_wire_ulp_m_data_satellite_ctrl_data_00": {
        "ports": [
          "ii_level1_wire/ulp_m_data_satellite_ctrl_data_00",
          "satellite_gpio_slice_1/Din"
        ]
      },
      "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_0_dout": {
        "ports": [
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_0/dout",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat/In0"
        ]
      },
      "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_1_dout": {
        "ports": [
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_1/dout",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat/In1"
        ]
      },
      "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_2_dout": {
        "ports": [
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_2/dout",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat/In2"
        ]
      },
      "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_3_dout": {
        "ports": [
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_3/dout",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat/In3"
        ]
      },
      "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_dout": {
        "ports": [
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat/dout",
          "ii_level1_wire/ulp_s_irq_kernel_00"
        ]
      },
      "ip_gpio_debug_axi_ctrl_mgmt_00_gpio_io_o": {
        "ports": [
          "ip_gpio_debug_axi_ctrl_mgmt_00/gpio_io_o",
          "ip_gpio_debug_axi_ctrl_mgmt_00/gpio_io_i"
        ]
      },
      "ip_gpio_debug_axi_ctrl_mgmt_01_gpio_io_o": {
        "ports": [
          "ip_gpio_debug_axi_ctrl_mgmt_01/gpio_io_o",
          "ip_gpio_debug_axi_ctrl_mgmt_01/gpio_io_i"
        ]
      },
      "ip_gpio_debug_axi_ctrl_user_00_gpio_io_o": {
        "ports": [
          "ip_gpio_debug_axi_ctrl_user_00/gpio_io_o",
          "ip_gpio_debug_axi_ctrl_user_00/gpio_io_i"
        ]
      },
      "ip_gpio_debug_axi_ctrl_user_01_gpio_io_o": {
        "ports": [
          "ip_gpio_debug_axi_ctrl_user_01/gpio_io_o",
          "ip_gpio_debug_axi_ctrl_user_01/gpio_io_i"
        ]
      },
      "ip_gpio_debug_axi_ctrl_user_02_gpio_io_o": {
        "ports": [
          "ip_gpio_debug_axi_ctrl_user_02/gpio_io_o",
          "ip_gpio_debug_axi_ctrl_user_02/gpio_io_i"
        ]
      },
      "ip_gpio_debug_axi_ctrl_user_03_gpio_io_o": {
        "ports": [
          "ip_gpio_debug_axi_ctrl_user_03/gpio_io_o",
          "ip_gpio_debug_axi_ctrl_user_03/gpio_io_i"
        ]
      },
      "ip_gpio_debug_axi_ctrl_user_debug_00_gpio_io_o": {
        "ports": [
          "ip_gpio_debug_axi_ctrl_user_debug_00/gpio_io_o",
          "ip_gpio_debug_axi_ctrl_user_debug_00/gpio_io_i"
        ]
      },
      "ip_gpio_debug_axi_data_h2c_01_gpio_io_o": {
        "ports": [
          "ip_gpio_debug_axi_data_h2c_01/gpio_io_o",
          "ip_gpio_debug_axi_data_h2c_01/gpio_io_i"
        ]
      },
      "ip_inv_aresetn_ctrl_00_Res": {
        "ports": [
          "ip_inv_aresetn_ctrl_00/Res",
          "memory_subsystem/ddr4_mem00_sys_rst",
          "memory_subsystem/ddr4_mem01_sys_rst",
          "memory_subsystem/ddr4_mem02_sys_rst"
        ]
      },
      "ip_psr_aresetn_kernel_00_slr1_interconnect_aresetn": {
        "ports": [
          "ip_psr_aresetn_kernel_00_slr1/interconnect_aresetn",
          "ict_axi_ctrl_user_01/M01_ARESETN"
        ]
      },
      "ip_psr_aresetn_kernel_00_slr1_peripheral_aresetn": {
        "ports": [
          "ip_psr_aresetn_kernel_00_slr1/peripheral_aresetn",
          "topKQueryScores_1/ap_rst_n"
        ]
      },
      "ip_psr_aresetn_pcie_slr2_interconnect_aresetn": {
        "ports": [
          "ip_psr_aresetn_pcie_slr2/interconnect_aresetn",
          "ip_rs_axi_data_c2h_00/aresetn"
        ]
      },
      "irq_const_tieoff_dout": {
        "ports": [
          "irq_const_tieoff/dout",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_0/In0",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_0/In2",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_0/In3",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_0/In4",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_0/In5",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_0/In6",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_0/In7",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_0/In8",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_0/In9",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_0/In10",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_0/In11",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_0/In12",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_0/In13",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_0/In14",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_0/In15",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_0/In16",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_0/In17",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_0/In18",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_0/In19",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_0/In20",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_0/In21",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_0/In22",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_0/In23",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_0/In24",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_0/In25",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_0/In26",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_0/In27",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_0/In28",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_0/In29",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_0/In30",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_0/In31",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_1/In0",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_1/In1",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_1/In2",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_1/In3",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_1/In4",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_1/In5",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_1/In6",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_1/In7",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_1/In8",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_1/In9",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_1/In10",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_1/In11",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_1/In12",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_1/In13",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_1/In14",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_1/In15",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_1/In16",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_1/In17",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_1/In18",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_1/In19",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_1/In20",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_1/In21",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_1/In22",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_1/In23",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_1/In24",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_1/In25",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_1/In26",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_1/In27",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_1/In28",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_1/In29",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_1/In30",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_1/In31",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_2/In0",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_2/In1",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_2/In2",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_2/In3",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_2/In4",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_2/In5",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_2/In6",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_2/In7",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_2/In8",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_2/In9",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_2/In10",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_2/In11",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_2/In12",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_2/In13",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_2/In14",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_2/In15",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_2/In16",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_2/In17",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_2/In18",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_2/In19",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_2/In20",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_2/In21",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_2/In22",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_2/In23",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_2/In24",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_2/In25",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_2/In26",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_2/In27",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_2/In28",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_2/In29",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_2/In30",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_2/In31",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_3/In0",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_3/In1",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_3/In2",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_3/In3",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_3/In4",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_3/In5",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_3/In6",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_3/In7",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_3/In8",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_3/In9",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_3/In10",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_3/In11",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_3/In12",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_3/In13",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_3/In14",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_3/In15",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_3/In16",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_3/In17",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_3/In18",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_3/In19",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_3/In20",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_3/In21",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_3/In22",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_3/In23",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_3/In24",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_3/In25",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_3/In26",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_3/In27",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_3/In28",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_3/In29",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_3/In30",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_3/In31"
        ]
      },
      "memory_subsystem_ddr4_mem_calib_complete": {
        "ports": [
          "memory_subsystem/ddr4_mem_calib_complete",
          "ii_level1_wire/ulp_s_data_ddr4_calib_complete_00"
        ]
      },
      "plp_s_aclk_ctrl_00_1": {
        "ports": [
          "plp_s_aclk_ctrl_00",
          "ii_level1_wire/plp_s_aclk_ctrl_00"
        ]
      },
      "plp_s_aclk_data_u2s_00_1": {
        "ports": [
          "plp_s_aclk_data_u2s_00",
          "ii_level1_wire/plp_s_aclk_data_u2s_00"
        ]
      },
      "plp_s_aclk_freerun_ref_00_1": {
        "ports": [
          "plp_s_aclk_freerun_ref_00",
          "ii_level1_wire/plp_s_aclk_freerun_ref_00"
        ]
      },
      "plp_s_aclk_pcie_user_00_1": {
        "ports": [
          "plp_s_aclk_pcie_user_00",
          "ii_level1_wire/plp_s_aclk_pcie_user_00"
        ]
      },
      "plp_s_aresetn_ctrl_00_1": {
        "ports": [
          "plp_s_aresetn_ctrl_00",
          "ii_level1_wire/plp_s_aresetn_ctrl_00"
        ]
      },
      "plp_s_aresetn_data_u2s_00_1": {
        "ports": [
          "plp_s_aresetn_data_u2s_00",
          "ii_level1_wire/plp_s_aresetn_data_u2s_00"
        ]
      },
      "plp_s_aresetn_pcie_user_00_1": {
        "ports": [
          "plp_s_aresetn_pcie_user_00",
          "ii_level1_wire/plp_s_aresetn_pcie_user_00"
        ]
      },
      "plp_s_data_satellite_ctrl_data_00_1": {
        "ports": [
          "plp_s_data_satellite_ctrl_data_00",
          "ii_level1_wire/plp_s_data_satellite_ctrl_data_00"
        ]
      },
      "satellite_gpio_slice_1_Dout": {
        "ports": [
          "satellite_gpio_slice_1/Dout",
          "ss_ucs/shutdown_clocks"
        ]
      },
      "ss_ucs_aclk_kernel_00": {
        "ports": [
          "ss_ucs/aclk_kernel_00",
          "ip_psr_aresetn_kernel_00_slr0/slowest_sync_clk",
          "ip_psr_aresetn_kernel_00_slr1/slowest_sync_clk",
          "ip_psr_aresetn_kernel_00_slr2/slowest_sync_clk",
          "ip_psr_aresetn_kernel_00_slr3/slowest_sync_clk",
          "memory_subsystem/aclk1",
          "ip_cc_axi_data_h2c_00/m_axi_aclk",
          "ip_cc_axi_data_h2c_01/m_axi_aclk",
          "ip_cc_axi_data_h2c_02/m_axi_aclk",
          "ip_cc_axi_data_h2c_03/m_axi_aclk",
          "topKQueryScores_1/ap_clk",
          "ict_axi_ctrl_user_01/M01_ACLK"
        ]
      },
      "ss_ucs_aclk_kernel_01": {
        "ports": [
          "ss_ucs/aclk_kernel_01",
          "ip_psr_aresetn_kernel_01_slr0/slowest_sync_clk",
          "ip_psr_aresetn_kernel_01_slr1/slowest_sync_clk",
          "ip_psr_aresetn_kernel_01_slr2/slowest_sync_clk",
          "ip_psr_aresetn_kernel_01_slr3/slowest_sync_clk"
        ]
      },
      "ss_ucs_aresetn_ctrl_slr0": {
        "ports": [
          "ss_ucs/aresetn_ctrl_slr0",
          "ip_psr_aresetn_ctrl_slr0/ext_reset_in",
          "ict_axi_ctrl_mgmt_00/ARESETN",
          "ict_axi_ctrl_mgmt_00/S00_ARESETN",
          "ict_axi_ctrl_mgmt_00/M00_ARESETN",
          "ict_axi_ctrl_user_debug_00/ARESETN",
          "ict_axi_ctrl_user_debug_00/S00_ARESETN",
          "ict_axi_ctrl_user_debug_00/M00_ARESETN",
          "ip_gpio_debug_axi_ctrl_mgmt_00/s_axi_aresetn",
          "ip_gpio_debug_axi_ctrl_user_debug_00/s_axi_aresetn"
        ]
      },
      "ss_ucs_aresetn_ctrl_slr1": {
        "ports": [
          "ss_ucs/aresetn_ctrl_slr1",
          "ip_psr_aresetn_ctrl_slr1/ext_reset_in",
          "shell_cmp_subsystem_0/aresetn_ctrl",
          "ict_axi_ctrl_mgmt_01/ARESETN",
          "ict_axi_ctrl_mgmt_01/S00_ARESETN",
          "ict_axi_ctrl_mgmt_01/M00_ARESETN",
          "ict_axi_ctrl_mgmt_01/M01_ARESETN",
          "ict_axi_ctrl_mgmt_01/M02_ARESETN",
          "ict_axi_ctrl_mgmt_01/M03_ARESETN",
          "ip_gpio_debug_axi_ctrl_mgmt_01/s_axi_aresetn"
        ]
      },
      "ss_ucs_aresetn_ctrl_slr2": {
        "ports": [
          "ss_ucs/aresetn_ctrl_slr2",
          "ip_psr_aresetn_ctrl_slr2/ext_reset_in"
        ]
      },
      "ss_ucs_aresetn_ctrl_slr3": {
        "ports": [
          "ss_ucs/aresetn_ctrl_slr3",
          "ip_psr_aresetn_ctrl_slr3/ext_reset_in"
        ]
      },
      "ss_ucs_aresetn_kernel_00_slr0": {
        "ports": [
          "ss_ucs/aresetn_kernel_00_slr0",
          "ip_psr_aresetn_kernel_00_slr0/ext_reset_in",
          "memory_subsystem/aresetn",
          "ip_cc_axi_data_h2c_00/m_axi_aresetn"
        ]
      },
      "ss_ucs_aresetn_kernel_00_slr1": {
        "ports": [
          "ss_ucs/aresetn_kernel_00_slr1",
          "ip_psr_aresetn_kernel_00_slr1/ext_reset_in",
          "ip_cc_axi_data_h2c_01/m_axi_aresetn"
        ]
      },
      "ss_ucs_aresetn_kernel_00_slr2": {
        "ports": [
          "ss_ucs/aresetn_kernel_00_slr2",
          "ip_psr_aresetn_kernel_00_slr2/ext_reset_in",
          "ip_cc_axi_data_h2c_02/m_axi_aresetn"
        ]
      },
      "ss_ucs_aresetn_kernel_00_slr3": {
        "ports": [
          "ss_ucs/aresetn_kernel_00_slr3",
          "ip_psr_aresetn_kernel_00_slr3/ext_reset_in",
          "ip_cc_axi_data_h2c_03/m_axi_aresetn"
        ]
      },
      "ss_ucs_aresetn_kernel_01_slr0": {
        "ports": [
          "ss_ucs/aresetn_kernel_01_slr0",
          "ip_psr_aresetn_kernel_01_slr0/ext_reset_in"
        ]
      },
      "ss_ucs_aresetn_kernel_01_slr1": {
        "ports": [
          "ss_ucs/aresetn_kernel_01_slr1",
          "ip_psr_aresetn_kernel_01_slr1/ext_reset_in"
        ]
      },
      "ss_ucs_aresetn_kernel_01_slr2": {
        "ports": [
          "ss_ucs/aresetn_kernel_01_slr2",
          "ip_psr_aresetn_kernel_01_slr2/ext_reset_in"
        ]
      },
      "ss_ucs_aresetn_kernel_01_slr3": {
        "ports": [
          "ss_ucs/aresetn_kernel_01_slr3",
          "ip_psr_aresetn_kernel_01_slr3/ext_reset_in"
        ]
      },
      "ss_ucs_aresetn_pcie_slr0": {
        "ports": [
          "ss_ucs/aresetn_pcie_slr0",
          "ip_psr_aresetn_pcie_slr0/ext_reset_in",
          "ict_axi_ctrl_user_00/ARESETN",
          "ict_axi_ctrl_user_00/S00_ARESETN",
          "ict_axi_ctrl_user_00/M00_ARESETN",
          "ip_cc_axi_data_h2c_00/s_axi_aresetn",
          "ip_gpio_debug_axi_ctrl_user_00/s_axi_aresetn"
        ]
      },
      "ss_ucs_aresetn_pcie_slr1": {
        "ports": [
          "ss_ucs/aresetn_pcie_slr1",
          "ip_psr_aresetn_pcie_slr1/ext_reset_in",
          "ict_axi_ctrl_user_01/ARESETN",
          "ict_axi_ctrl_user_01/S00_ARESETN",
          "ict_axi_ctrl_user_01/M00_ARESETN",
          "ict_axi_data_h2c_01/ARESETN",
          "ict_axi_data_h2c_01/S00_ARESETN",
          "ict_axi_data_h2c_01/M00_ARESETN",
          "ict_axi_data_h2c_01/M01_ARESETN",
          "ip_cc_axi_data_h2c_01/s_axi_aresetn",
          "ip_gpio_debug_axi_ctrl_user_01/s_axi_aresetn",
          "ip_gpio_debug_axi_data_h2c_01/s_axi_aresetn"
        ]
      },
      "ss_ucs_aresetn_pcie_slr2": {
        "ports": [
          "ss_ucs/aresetn_pcie_slr2",
          "ip_psr_aresetn_pcie_slr2/ext_reset_in",
          "ict_axi_ctrl_user_02/ARESETN",
          "ict_axi_ctrl_user_02/S00_ARESETN",
          "ict_axi_ctrl_user_02/M00_ARESETN",
          "ip_cc_axi_data_h2c_02/s_axi_aresetn",
          "ip_rs_axi_data_h2c_03/aresetn",
          "ip_rs_axi_ctrl_user_03/aresetn",
          "ip_gpio_debug_axi_ctrl_user_02/s_axi_aresetn"
        ]
      },
      "ss_ucs_aresetn_pcie_slr3": {
        "ports": [
          "ss_ucs/aresetn_pcie_slr3",
          "ip_psr_aresetn_pcie_slr3/ext_reset_in",
          "ict_axi_ctrl_user_03/ARESETN",
          "ict_axi_ctrl_user_03/S00_ARESETN",
          "ict_axi_ctrl_user_03/M00_ARESETN",
          "ip_cc_axi_data_h2c_03/s_axi_aresetn",
          "ip_gpio_debug_axi_ctrl_user_03/s_axi_aresetn"
        ]
      },
      "topKQueryScores_1_interrupt": {
        "ports": [
          "topKQueryScores_1/interrupt",
          "ii_level1_wire_ulp_s_irq_kernel_00_1_interrupt_concat_0/In1"
        ]
      }
    },
    "addressing": {
      "/": {
        "address_spaces": {
          "PLP_S_AXI_CTRL_MGMT_00": {
            "range": "16M",
            "width": "24",
            "segments": {
              "SEG_ii_level1_wire_CTRL_MGMT_00": {
                "address_block": "/ii_level1_wire/plp_s_axi_ctrl_mgmt_00/CTRL_MGMT_00",
                "offset": "0x800000",
                "range": "1M"
              }
            }
          },
          "PLP_S_AXI_CTRL_MGMT_01": {
            "range": "16M",
            "width": "24",
            "segments": {
              "SEG_ii_level1_wire_CTRL_MGMT_01": {
                "address_block": "/ii_level1_wire/plp_s_axi_ctrl_mgmt_01/CTRL_MGMT_01",
                "offset": "0x900000",
                "range": "1M"
              }
            }
          },
          "PLP_S_AXI_CTRL_USER_00": {
            "range": "32M",
            "width": "25",
            "segments": {
              "SEG_ii_level1_wire_CTRL_USER_00": {
                "address_block": "/ii_level1_wire/plp_s_axi_ctrl_user_00/CTRL_USER_00",
                "offset": "0x0C00000",
                "range": "4M"
              }
            }
          },
          "PLP_S_AXI_CTRL_USER_01": {
            "range": "32M",
            "width": "25",
            "segments": {
              "SEG_ii_level1_wire_CTRL_USER_01": {
                "address_block": "/ii_level1_wire/plp_s_axi_ctrl_user_01/CTRL_USER_01",
                "offset": "0x1000000",
                "range": "4M"
              }
            }
          },
          "PLP_S_AXI_CTRL_USER_02": {
            "range": "32M",
            "width": "25",
            "segments": {
              "SEG_ii_level1_wire_CTRL_USER_02": {
                "address_block": "/ii_level1_wire/plp_s_axi_ctrl_user_02/CTRL_USER_02",
                "offset": "0x1400000",
                "range": "4M"
              }
            }
          },
          "PLP_S_AXI_CTRL_USER_03": {
            "range": "32M",
            "width": "25",
            "segments": {
              "SEG_ii_level1_wire_CTRL_USER_03": {
                "address_block": "/ii_level1_wire/plp_s_axi_ctrl_user_03/CTRL_USER_03",
                "offset": "0x1800000",
                "range": "4M"
              }
            }
          },
          "PLP_S_AXI_CTRL_USER_DEBUG_00": {
            "range": "32M",
            "width": "25",
            "segments": {
              "SEG_ii_level1_wire_CTRL_USER_DEBUG_00": {
                "address_block": "/ii_level1_wire/plp_s_axi_ctrl_user_debug_00/CTRL_USER_DEBUG_00",
                "offset": "0x1C00000",
                "range": "2M"
              }
            }
          },
          "PLP_S_AXI_DATA_H2C_00": {
            "range": "512G",
            "width": "39",
            "segments": {
              "SEG_ii_level1_wire_DDR4_MEM_00": {
                "address_block": "/ii_level1_wire/plp_s_axi_data_h2c_00/DDR4_MEM_00",
                "offset": "0x4000000000",
                "range": "64G"
              },
              "SEG_ii_level1_wire_PLRAM_MEM_00": {
                "address_block": "/ii_level1_wire/plp_s_axi_data_h2c_00/PLRAM_MEM_00",
                "offset": "0x3000000000",
                "range": "2M"
              }
            }
          },
          "PLP_S_AXI_DATA_H2C_01": {
            "range": "512G",
            "width": "39",
            "segments": {
              "SEG_ii_level1_wire_DDR4_MEM_01": {
                "address_block": "/ii_level1_wire/plp_s_axi_data_h2c_01/DDR4_MEM_01",
                "offset": "0x5000000000",
                "range": "64G"
              },
              "SEG_ii_level1_wire_HOST_MEM_00": {
                "address_block": "/ii_level1_wire/plp_s_axi_data_h2c_01/HOST_MEM_00",
                "offset": "0x2000000000",
                "range": "16G"
              },
              "SEG_ii_level1_wire_PLRAM_MEM_01": {
                "address_block": "/ii_level1_wire/plp_s_axi_data_h2c_01/PLRAM_MEM_01",
                "offset": "0x3000200000",
                "range": "2M"
              },
              "SEG_ii_level1_wire_PROFILE_MEM_00": {
                "address_block": "/ii_level1_wire/plp_s_axi_data_h2c_01/PROFILE_MEM_00",
                "offset": "0x3001000000",
                "range": "1M"
              }
            }
          },
          "PLP_S_AXI_DATA_H2C_02": {
            "range": "512G",
            "width": "39",
            "segments": {
              "SEG_ii_level1_wire_DDR4_MEM_02": {
                "address_block": "/ii_level1_wire/plp_s_axi_data_h2c_02/DDR4_MEM_02",
                "offset": "0x6000000000",
                "range": "64G"
              },
              "SEG_ii_level1_wire_PLRAM_MEM_02": {
                "address_block": "/ii_level1_wire/plp_s_axi_data_h2c_02/PLRAM_MEM_02",
                "offset": "0x3000400000",
                "range": "2M"
              }
            }
          },
          "PLP_S_AXI_DATA_H2C_03": {
            "range": "512G",
            "width": "39",
            "segments": {
              "SEG_ii_level1_wire_DDR4_MEM_03": {
                "address_block": "/ii_level1_wire/plp_s_axi_data_h2c_03/DDR4_MEM_03",
                "offset": "0x7000000000",
                "range": "64G"
              },
              "SEG_ii_level1_wire_PLRAM_MEM_03": {
                "address_block": "/ii_level1_wire/plp_s_axi_data_h2c_03/PLRAM_MEM_03",
                "offset": "0x3000600000",
                "range": "2M"
              }
            }
          }
        },
        "memory_maps": {
          "PLP_M_AXI_DATA_C2H_00": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "16",
                "usage": "register"
              }
            }
          },
          "PLP_M_AXI_DATA_U2S_00": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "16",
                "usage": "register"
              }
            }
          }
        }
      },
      "/ii_level1_wire": {
        "address_spaces": {
          "plp_m_axi_data_c2h_00": {
            "segments": {
              "SEG_PLP_M_AXI_DATA_C2H_00_Reg": {
                "address_block": "/PLP_M_AXI_DATA_C2H_00/Reg",
                "offset": "0x2000000000",
                "range": "16G"
              }
            }
          },
          "plp_m_axi_data_u2s_00": {
            "segments": {
              "SEG_PLP_M_AXI_DATA_U2S_00_Reg": {
                "address_block": "/PLP_M_AXI_DATA_U2S_00/Reg",
                "offset": "0x5000000000",
                "range": "16G"
              }
            }
          },
          "ulp_m_axi_ctrl_mgmt_00": {
            "segments": {
              "SEG_ip_gpio_debug_axi_ctrl_mgmt_00_Reg": {
                "address_block": "/ip_gpio_debug_axi_ctrl_mgmt_00/S_AXI/Reg",
                "offset": "0x800000",
                "range": "64K"
              }
            }
          },
          "ulp_m_axi_ctrl_mgmt_01": {
            "segments": {
              "SEG_ip_gpio_debug_axi_ctrl_mgmt_01_Reg": {
                "address_block": "/ip_gpio_debug_axi_ctrl_mgmt_01/S_AXI/Reg",
                "offset": "0x930000",
                "range": "64K"
              },
              "SEG_memory_subsystem_DDR4_MEM00_CTRL": {
                "address_block": "/memory_subsystem/S_AXI_CTRL/DDR4_MEM00_CTRL",
                "offset": "0x900000",
                "range": "64K"
              },
              "SEG_memory_subsystem_DDR4_MEM01_CTRL": {
                "address_block": "/memory_subsystem/S_AXI_CTRL/DDR4_MEM01_CTRL",
                "offset": "0x910000",
                "range": "64K"
              },
              "SEG_memory_subsystem_DDR4_MEM02_CTRL": {
                "address_block": "/memory_subsystem/S_AXI_CTRL/DDR4_MEM02_CTRL",
                "offset": "0x920000",
                "range": "64K"
              },
              "SEG_shell_cmp_subsystem_0_Reg": {
                "address_block": "/shell_cmp_subsystem_0/s_axi_ctrl_mgmt/Reg",
                "offset": "0x900000",
                "range": "1",
                "is_excluded": "TRUE"
              },
              "SEG_ss_ucs_Reg": {
                "address_block": "/ss_ucs/s_axi_ctrl_mgmt/Reg",
                "offset": "0x980000",
                "range": "128K"
              }
            }
          },
          "ulp_m_axi_ctrl_user_00": {
            "segments": {
              "SEG_ip_gpio_debug_axi_ctrl_user_00_Reg": {
                "address_block": "/ip_gpio_debug_axi_ctrl_user_00/S_AXI/Reg",
                "offset": "0x0C00000",
                "range": "64K"
              }
            }
          },
          "ulp_m_axi_ctrl_user_01": {
            "segments": {
              "SEG_ip_gpio_debug_axi_ctrl_user_01_Reg": {
                "address_block": "/ip_gpio_debug_axi_ctrl_user_01/S_AXI/Reg",
                "offset": "0x1000000",
                "range": "64K"
              },
              "SEG_topKQueryScores_1_Reg": {
                "address_block": "/topKQueryScores_1/s_axi_control/Reg",
                "offset": "0x1010000",
                "range": "64K",
                "offset_base_param": "C_S_AXI_CONTROL_BASEADDR",
                "offset_high_param": "C_S_AXI_CONTROL_HIGHADDR"
              }
            }
          },
          "ulp_m_axi_ctrl_user_02": {
            "segments": {
              "SEG_ip_gpio_debug_axi_ctrl_user_02_Reg": {
                "address_block": "/ip_gpio_debug_axi_ctrl_user_02/S_AXI/Reg",
                "offset": "0x1400000",
                "range": "64K"
              }
            }
          },
          "ulp_m_axi_ctrl_user_03": {
            "segments": {
              "SEG_ip_gpio_debug_axi_ctrl_user_03_Reg": {
                "address_block": "/ip_gpio_debug_axi_ctrl_user_03/S_AXI/Reg",
                "offset": "0x1800000",
                "range": "64K"
              }
            }
          },
          "ulp_m_axi_ctrl_user_debug_00": {
            "segments": {
              "SEG_shell_cmp_subsystem_0_Reg": {
                "address_block": "/shell_cmp_subsystem_0/s_axi_ctrl_user_debug/Reg",
                "offset": "0x1C00000",
                "range": "64K"
              }
            }
          },
          "ulp_m_axi_data_h2c_00": {
            "segments": {
              "SEG_memory_subsystem_DDR4_MEM00": {
                "address_block": "/memory_subsystem/S00_AXI/DDR4_MEM00",
                "offset": "0x4000000000",
                "range": "16G"
              },
              "SEG_memory_subsystem_PLRAM_MEM00": {
                "address_block": "/memory_subsystem/S00_AXI/PLRAM_MEM00",
                "offset": "0x3000000000",
                "range": "128K"
              }
            }
          },
          "ulp_m_axi_data_h2c_01": {
            "segments": {
              "SEG_ip_gpio_debug_axi_data_h2c_01_Reg": {
                "address_block": "/ip_gpio_debug_axi_data_h2c_01/S_AXI/Reg",
                "offset": "0x2400000000",
                "range": "64K"
              },
              "SEG_memory_subsystem_M00_AXI_MEM00": {
                "address_block": "/memory_subsystem/S01_AXI/M00_AXI_MEM00",
                "offset": "0x5000000000",
                "range": "16G"
              },
              "SEG_memory_subsystem_M01_AXI_MEM00": {
                "address_block": "/memory_subsystem/S01_AXI/M01_AXI_MEM00",
                "offset": "0x2000000000",
                "range": "16G"
              },
              "SEG_memory_subsystem_PLRAM_MEM01": {
                "address_block": "/memory_subsystem/S01_AXI/PLRAM_MEM01",
                "offset": "0x3000200000",
                "range": "128K"
              }
            }
          },
          "ulp_m_axi_data_h2c_02": {
            "segments": {
              "SEG_memory_subsystem_DDR4_MEM01": {
                "address_block": "/memory_subsystem/S02_AXI/DDR4_MEM01",
                "offset": "0x6000000000",
                "range": "16G"
              },
              "SEG_memory_subsystem_PLRAM_MEM02": {
                "address_block": "/memory_subsystem/S02_AXI/PLRAM_MEM02",
                "offset": "0x3000400000",
                "range": "128K"
              }
            }
          },
          "ulp_m_axi_data_h2c_03": {
            "segments": {
              "SEG_memory_subsystem_DDR4_MEM02": {
                "address_block": "/memory_subsystem/S03_AXI/DDR4_MEM02",
                "offset": "0x7000000000",
                "range": "16G"
              },
              "SEG_memory_subsystem_PLRAM_MEM03": {
                "address_block": "/memory_subsystem/S03_AXI/PLRAM_MEM03",
                "offset": "0x3000600000",
                "range": "128K"
              }
            }
          }
        }
      },
      "/memory_subsystem": {
        "address_spaces": {
          "M00_AXI": {
            "segments": {
              "SEG_ii_level1_wire_SHELL_MEM_00": {
                "address_block": "/ii_level1_wire/ulp_s_axi_data_u2s_00/SHELL_MEM_00",
                "offset": "0x5000000000",
                "range": "16G"
              }
            }
          },
          "M01_AXI": {
            "segments": {
              "SEG_ii_level1_wire_HOST_MEM_00": {
                "address_block": "/ii_level1_wire/ulp_s_axi_data_c2h_00/HOST_MEM_00",
                "offset": "0x2000000000",
                "range": "16G"
              }
            }
          }
        }
      },
      "/topKQueryScores_1": {
        "address_spaces": {
          "Data_m_axi_gmem": {
            "segments": {
              "SEG_memory_subsystem_DDR4_MEM00": {
                "address_block": "/memory_subsystem/S04_AXI/DDR4_MEM00",
                "offset": "0x0000004000000000",
                "range": "16G",
                "is_excluded": "TRUE"
              },
              "SEG_memory_subsystem_DDR4_MEM01": {
                "address_block": "/memory_subsystem/S04_AXI/DDR4_MEM01",
                "offset": "0x0000006000000000",
                "range": "16G",
                "is_excluded": "TRUE"
              },
              "SEG_memory_subsystem_DDR4_MEM02": {
                "address_block": "/memory_subsystem/S04_AXI/DDR4_MEM02",
                "offset": "0x0000007000000000",
                "range": "16G",
                "is_excluded": "TRUE"
              },
              "SEG_memory_subsystem_M00_AXI_MEM00": {
                "address_block": "/memory_subsystem/S04_AXI/M00_AXI_MEM00",
                "offset": "0x0000005000000000",
                "range": "16G"
              },
              "SEG_memory_subsystem_M01_AXI_MEM00": {
                "address_block": "/memory_subsystem/S04_AXI/M01_AXI_MEM00",
                "offset": "0x0000002000000000",
                "range": "16G",
                "is_excluded": "TRUE"
              },
              "SEG_memory_subsystem_PLRAM_MEM00": {
                "address_block": "/memory_subsystem/S04_AXI/PLRAM_MEM00",
                "offset": "0x0000003000000000",
                "range": "128K",
                "is_excluded": "TRUE"
              },
              "SEG_memory_subsystem_PLRAM_MEM01": {
                "address_block": "/memory_subsystem/S04_AXI/PLRAM_MEM01",
                "offset": "0x0000003000200000",
                "range": "128K",
                "is_excluded": "TRUE"
              },
              "SEG_memory_subsystem_PLRAM_MEM02": {
                "address_block": "/memory_subsystem/S04_AXI/PLRAM_MEM02",
                "offset": "0x0000003000400000",
                "range": "128K",
                "is_excluded": "TRUE"
              },
              "SEG_memory_subsystem_PLRAM_MEM03": {
                "address_block": "/memory_subsystem/S04_AXI/PLRAM_MEM03",
                "offset": "0x0000003000600000",
                "range": "128K",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      }
    }
  }
}