// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module unet_pvm_top_forward_23 (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        s_main_dout,
        s_main_empty_n,
        s_main_read,
        s_main_num_data_valid,
        s_main_fifo_cap,
        s_conv_out_din,
        s_conv_out_full_n,
        s_conv_out_write,
        s_conv_out_num_data_valid,
        s_conv_out_fifo_cap,
        start_out,
        start_write,
        p_read,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        p_read19,
        p_read20,
        p_read21,
        p_read22,
        p_read23
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [575:0] s_main_dout;
input   s_main_empty_n;
output   s_main_read;
input  [4:0] s_main_num_data_valid;
input  [4:0] s_main_fifo_cap;
output  [575:0] s_conv_out_din;
input   s_conv_out_full_n;
output   s_conv_out_write;
input  [31:0] s_conv_out_num_data_valid;
input  [31:0] s_conv_out_fifo_cap;
output   start_out;
output   start_write;
input  [17:0] p_read;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
input  [17:0] p_read15;
input  [17:0] p_read16;
input  [17:0] p_read17;
input  [17:0] p_read18;
input  [17:0] p_read19;
input  [17:0] p_read20;
input  [17:0] p_read21;
input  [17:0] p_read22;
input  [17:0] p_read23;

reg ap_idle;
reg s_main_read;
reg s_conv_out_write;
reg start_write;

reg    real_start;
reg    start_once_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_idle_pp0;
wire    internal_ap_ready;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] first_iter_0_reg_2301;
reg    ap_block_state2_pp0_stage0_iter1_grp1;
reg   [0:0] icmp_ln101_3_reg_2321;
reg   [0:0] icmp_ln101_3_reg_2321_pp0_iter8_reg;
reg    ap_block_state10_pp0_stage0_iter9_grp1;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln96_fu_618_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg;
reg    ap_block_pp0_stage0_11001;
reg    ap_loop_exit_ready_delayed;
reg    s_main_blk_n;
wire    ap_block_pp0_stage0_grp1;
reg    s_conv_out_blk_n;
reg    ap_block_pp0_stage0_11001_grp0;
reg    ap_block_pp0_stage0_subdone_grp0;
reg   [17:0] p_read_37_reg_2177;
reg    ap_block_pp0_stage0_11001_grp1;
reg   [17:0] p_read_37_reg_2177_pp0_iter1_reg;
reg   [17:0] p_read_37_reg_2177_pp0_iter2_reg;
reg   [17:0] p_read_37_reg_2177_pp0_iter3_reg;
reg   [17:0] p_read_38_reg_2182;
reg   [17:0] p_read_38_reg_2182_pp0_iter1_reg;
reg   [17:0] p_read_38_reg_2182_pp0_iter2_reg;
reg   [17:0] p_read_38_reg_2182_pp0_iter3_reg;
reg   [17:0] p_read_39_reg_2187;
reg   [17:0] p_read_39_reg_2187_pp0_iter1_reg;
reg   [17:0] p_read_39_reg_2187_pp0_iter2_reg;
reg   [17:0] p_read_39_reg_2187_pp0_iter3_reg;
reg   [17:0] p_read_40_reg_2192;
reg   [17:0] p_read_40_reg_2192_pp0_iter1_reg;
reg   [17:0] p_read_40_reg_2192_pp0_iter2_reg;
reg   [17:0] p_read_40_reg_2192_pp0_iter3_reg;
reg   [17:0] p_read_41_reg_2197;
reg   [17:0] p_read_41_reg_2197_pp0_iter1_reg;
reg   [17:0] p_read_41_reg_2197_pp0_iter2_reg;
reg   [17:0] p_read_41_reg_2197_pp0_iter3_reg;
reg   [17:0] p_read_42_reg_2202;
reg   [17:0] p_read_42_reg_2202_pp0_iter1_reg;
reg   [17:0] p_read_42_reg_2202_pp0_iter2_reg;
reg   [17:0] p_read_42_reg_2202_pp0_iter3_reg;
reg   [17:0] p_read_43_reg_2207;
reg   [17:0] p_read_43_reg_2207_pp0_iter1_reg;
reg   [17:0] p_read_43_reg_2207_pp0_iter2_reg;
reg   [17:0] p_read_43_reg_2207_pp0_iter3_reg;
reg   [17:0] p_read_44_reg_2212;
reg   [17:0] p_read_44_reg_2212_pp0_iter1_reg;
reg   [17:0] p_read_44_reg_2212_pp0_iter2_reg;
reg   [17:0] p_read_44_reg_2212_pp0_iter3_reg;
reg   [17:0] p_read_45_reg_2217;
reg   [17:0] p_read_45_reg_2217_pp0_iter1_reg;
reg   [17:0] p_read_45_reg_2217_pp0_iter2_reg;
reg   [17:0] p_read_46_reg_2222;
reg   [17:0] p_read_46_reg_2222_pp0_iter1_reg;
reg   [17:0] p_read_46_reg_2222_pp0_iter2_reg;
reg   [17:0] p_read_47_reg_2227;
reg   [17:0] p_read_47_reg_2227_pp0_iter1_reg;
reg   [17:0] p_read_47_reg_2227_pp0_iter2_reg;
reg   [17:0] p_read_48_reg_2232;
reg   [17:0] p_read_48_reg_2232_pp0_iter1_reg;
reg   [17:0] p_read_48_reg_2232_pp0_iter2_reg;
reg   [17:0] p_read_49_reg_2237;
reg   [17:0] p_read_49_reg_2237_pp0_iter1_reg;
reg   [17:0] p_read_49_reg_2237_pp0_iter2_reg;
reg   [17:0] p_read1034_reg_2242;
reg   [17:0] p_read1034_reg_2242_pp0_iter1_reg;
reg   [17:0] p_read1034_reg_2242_pp0_iter2_reg;
reg   [17:0] p_read933_reg_2247;
reg   [17:0] p_read933_reg_2247_pp0_iter1_reg;
reg   [17:0] p_read933_reg_2247_pp0_iter2_reg;
reg   [17:0] p_read832_reg_2252;
reg   [17:0] p_read832_reg_2252_pp0_iter1_reg;
reg   [17:0] p_read832_reg_2252_pp0_iter2_reg;
reg   [17:0] p_read731_reg_2257;
reg   [17:0] p_read731_reg_2257_pp0_iter1_reg;
reg   [17:0] p_read630_reg_2262;
reg   [17:0] p_read630_reg_2262_pp0_iter1_reg;
reg   [17:0] p_read529_reg_2267;
reg   [17:0] p_read529_reg_2267_pp0_iter1_reg;
reg   [17:0] p_read428_reg_2272;
reg   [17:0] p_read428_reg_2272_pp0_iter1_reg;
reg   [17:0] p_read327_reg_2277;
reg   [17:0] p_read327_reg_2277_pp0_iter1_reg;
reg   [17:0] p_read226_reg_2282;
reg   [17:0] p_read226_reg_2282_pp0_iter1_reg;
reg   [17:0] p_read125_reg_2287;
reg   [17:0] p_read125_reg_2287_pp0_iter1_reg;
reg   [17:0] p_read24_reg_2292;
reg   [17:0] p_read24_reg_2292_pp0_iter1_reg;
wire   [0:0] first_iter_0_fu_647_p2;
wire   [2:0] trunc_ln101_fu_653_p1;
reg   [2:0] trunc_ln101_reg_2305;
reg   [2:0] trunc_ln101_reg_2305_pp0_iter1_reg;
reg   [2:0] trunc_ln101_reg_2305_pp0_iter2_reg;
reg   [2:0] trunc_ln101_reg_2305_pp0_iter3_reg;
reg   [2:0] trunc_ln101_reg_2305_pp0_iter4_reg;
reg   [2:0] trunc_ln101_reg_2305_pp0_iter5_reg;
reg   [2:0] trunc_ln101_reg_2305_pp0_iter6_reg;
reg   [2:0] trunc_ln101_reg_2305_pp0_iter7_reg;
wire   [0:0] icmp_ln103_fu_667_p2;
reg   [0:0] icmp_ln103_reg_2317;
reg   [0:0] icmp_ln103_reg_2317_pp0_iter1_reg;
reg   [0:0] icmp_ln103_reg_2317_pp0_iter2_reg;
reg   [0:0] icmp_ln103_reg_2317_pp0_iter3_reg;
reg   [0:0] icmp_ln103_reg_2317_pp0_iter4_reg;
reg   [0:0] icmp_ln103_reg_2317_pp0_iter5_reg;
reg   [0:0] icmp_ln103_reg_2317_pp0_iter6_reg;
reg   [0:0] icmp_ln103_reg_2317_pp0_iter7_reg;
wire   [0:0] icmp_ln101_3_fu_679_p2;
reg   [0:0] icmp_ln101_3_reg_2321_pp0_iter1_reg;
reg   [0:0] icmp_ln101_3_reg_2321_pp0_iter2_reg;
reg   [0:0] icmp_ln101_3_reg_2321_pp0_iter3_reg;
reg   [0:0] icmp_ln101_3_reg_2321_pp0_iter4_reg;
reg   [0:0] icmp_ln101_3_reg_2321_pp0_iter5_reg;
reg   [0:0] icmp_ln101_3_reg_2321_pp0_iter6_reg;
reg   [0:0] icmp_ln101_3_reg_2321_pp0_iter7_reg;
wire  signed [17:0] tmp_s_fu_833_p19;
reg  signed [17:0] tmp_s_reg_2325;
wire   [17:0] tmp_316_fu_1054_p19;
reg  signed [17:0] tmp_316_reg_2357;
wire  signed [36:0] grp_fu_1932_p3;
wire  signed [17:0] conv_val_9_fu_1429_p3;
reg  signed [17:0] conv_val_9_reg_2372;
reg   [0:0] tmp_428_reg_2379;
reg   [11:0] trunc_ln_reg_2385;
reg   [0:0] tmp_429_reg_2390;
wire   [35:0] mul_ln53_fu_1632_p2;
reg   [35:0] mul_ln53_reg_2395;
reg   [0:0] tmp_431_reg_2401;
reg   [17:0] trunc_ln7_reg_2407;
reg   [0:0] tmp_432_reg_2412;
reg   [6:0] tmp_319_reg_2417;
reg   [7:0] tmp_320_reg_2422;
reg   [5:0] d_fu_232;
wire   [5:0] add_ln101_fu_673_p2;
wire    ap_loop_init;
reg   [5:0] ap_sig_allocacmp_d_load;
wire    ap_block_pp0_stage0;
reg   [9:0] indvar_flatten_fu_236;
wire   [9:0] add_ln96_fu_624_p2;
reg   [9:0] ap_sig_allocacmp_indvar_flatten_load;
reg   [17:0] this_line_buffer_30_0_fu_240;
wire  signed [17:0] tmp_314_fu_976_p19;
reg   [17:0] this_line_buffer_29_0_fu_244;
reg   [17:0] this_line_buffer_28_0_fu_248;
reg   [17:0] this_line_buffer_27_0_fu_252;
reg   [17:0] this_line_buffer_26_0_fu_256;
reg   [17:0] this_line_buffer_25_0_fu_260;
reg   [17:0] this_line_buffer_24_0_fu_264;
reg   [17:0] this_line_buffer_23_0_fu_268;
reg   [17:0] this_line_buffer_22_0_fu_272;
reg   [17:0] this_line_buffer_21_0_fu_276;
reg   [17:0] this_line_buffer_20_0_fu_280;
reg   [17:0] this_line_buffer_19_0_fu_284;
reg   [17:0] this_line_buffer_18_0_fu_288;
reg   [17:0] this_line_buffer_17_0_fu_292;
reg   [17:0] this_line_buffer_16_0_fu_296;
reg   [17:0] this_line_buffer_0_fu_300;
reg   [17:0] out_vec_018_fu_304;
wire   [17:0] out_vec_fu_1831_p3;
reg   [17:0] out_vec_266_019_fu_308;
reg   [17:0] out_vec_267_020_fu_312;
reg   [17:0] out_vec_268_021_fu_316;
reg   [17:0] out_vec_269_022_fu_320;
reg   [17:0] out_vec_270_023_fu_324;
reg   [17:0] out_vec_271_024_fu_328;
reg   [17:0] out_vec_272_025_fu_332;
reg   [17:0] in_vec_1021_fu_336;
reg   [17:0] in_vec_1013_fu_340;
reg   [17:0] in_vec_1005_fu_344;
reg   [17:0] in_vec_997_fu_348;
reg   [17:0] in_vec_989_fu_352;
reg   [17:0] in_vec_9711_fu_356;
reg   [17:0] in_vec_9613_fu_360;
reg   [17:0] in_vec_9515_fu_364;
wire   [17:0] in_vec_fu_695_p1;
reg    ap_block_pp0_stage0_01001_grp1;
wire   [0:0] icmp_ln101_fu_633_p2;
wire   [5:0] select_ln96_fu_639_p3;
wire   [2:0] tmp_422_fu_657_p4;
wire   [17:0] tmp_s_fu_833_p17;
wire   [17:0] tmp_313_fu_876_p17;
wire  signed [17:0] tmp_313_fu_876_p19;
wire   [17:0] tmp_314_fu_976_p17;
wire   [17:0] tmp_315_fu_1019_p17;
wire  signed [17:0] tmp_315_fu_1019_p19;
wire   [17:0] tmp_316_fu_1054_p17;
wire   [17:0] tmp_317_fu_1168_p17;
wire  signed [17:0] tmp_317_fu_1168_p19;
wire  signed [35:0] mul_ln106_fu_1203_p2;
wire  signed [36:0] grp_fu_1940_p3;
wire   [0:0] tmp_424_fu_1246_p3;
wire   [17:0] conv_val_fu_1237_p4;
wire   [17:0] zext_ln104_fu_1260_p1;
wire   [17:0] conv_val_7_fu_1264_p2;
wire   [0:0] tmp_426_fu_1270_p3;
wire   [0:0] tmp_425_fu_1253_p3;
wire   [0:0] xor_ln104_fu_1278_p2;
wire   [7:0] tmp_fu_1297_p4;
wire   [8:0] tmp_318_fu_1312_p4;
wire   [0:0] and_ln104_fu_1284_p2;
wire   [0:0] icmp_ln104_3_fu_1321_p2;
wire   [0:0] icmp_ln104_4_fu_1327_p2;
wire   [0:0] tmp_427_fu_1290_p3;
wire   [0:0] icmp_ln104_fu_1306_p2;
wire   [0:0] xor_ln104_5_fu_1341_p2;
wire   [0:0] and_ln104_6_fu_1347_p2;
wire   [0:0] select_ln104_fu_1333_p3;
wire   [0:0] xor_ln104_6_fu_1367_p2;
wire   [0:0] tmp_423_fu_1230_p3;
wire   [0:0] or_ln104_fu_1373_p2;
wire   [0:0] xor_ln104_7_fu_1379_p2;
wire   [0:0] select_ln104_4_fu_1353_p3;
wire   [0:0] and_ln104_7_fu_1361_p2;
wire   [0:0] and_ln104_9_fu_1391_p2;
wire   [0:0] or_ln104_3_fu_1397_p2;
wire   [0:0] xor_ln104_8_fu_1403_p2;
wire   [0:0] and_ln104_8_fu_1385_p2;
wire   [0:0] and_ln104_10_fu_1409_p2;
wire   [0:0] or_ln104_2_fu_1423_p2;
wire   [17:0] select_ln104_5_fu_1415_p3;
wire   [13:0] trunc_ln51_fu_1437_p1;
wire   [30:0] shl_ln51_6_fu_1441_p3;
wire  signed [31:0] sext_ln51_fu_1449_p1;
wire   [31:0] add_ln51_fu_1453_p2;
wire  signed [12:0] sext_ln51_9_fu_1495_p1;
wire   [12:0] zext_ln51_fu_1498_p1;
wire  signed [12:0] add_ln51_5_fu_1501_p2;
wire   [0:0] tmp_430_fu_1511_p3;
wire   [0:0] xor_ln51_fu_1519_p2;
wire   [0:0] xor_ln51_9_fu_1530_p2;
wire   [0:0] or_ln51_5_fu_1524_p2;
wire   [0:0] xor_ln51_10_fu_1535_p2;
wire   [0:0] or_ln51_fu_1541_p2;
wire   [0:0] and_ln51_fu_1547_p2;
wire   [0:0] icmp_ln49_fu_1485_p2;
wire   [0:0] icmp_ln50_fu_1490_p2;
wire   [0:0] xor_ln49_fu_1561_p2;
wire   [0:0] or_ln50_fu_1573_p2;
wire   [0:0] xor_ln50_fu_1579_p2;
wire   [0:0] and_ln50_fu_1567_p2;
wire   [0:0] and_ln51_5_fu_1585_p2;
wire   [17:0] sig_fu_1601_p6;
wire  signed [17:0] sig_fu_1601_p8;
wire   [17:0] sig_fu_1601_p9;
wire   [2:0] sig_fu_1601_p10;
wire  signed [17:0] sig_fu_1601_p11;
wire   [17:0] zext_ln53_fu_1687_p1;
wire   [17:0] add_ln53_fu_1690_p2;
wire   [0:0] tmp_434_fu_1695_p3;
wire   [0:0] tmp_433_fu_1680_p3;
wire   [0:0] xor_ln53_fu_1703_p2;
wire   [0:0] and_ln53_fu_1709_p2;
wire   [0:0] icmp_ln53_9_fu_1727_p2;
wire   [0:0] icmp_ln53_10_fu_1732_p2;
wire   [0:0] tmp_435_fu_1715_p3;
wire   [0:0] icmp_ln53_fu_1722_p2;
wire   [0:0] xor_ln53_17_fu_1745_p2;
wire   [0:0] and_ln53_21_fu_1751_p2;
wire   [0:0] select_ln53_fu_1737_p3;
wire   [0:0] xor_ln53_18_fu_1771_p2;
wire   [0:0] or_ln53_fu_1777_p2;
wire   [0:0] xor_ln53_19_fu_1783_p2;
wire   [0:0] select_ln53_13_fu_1757_p3;
wire   [0:0] and_ln53_22_fu_1765_p2;
wire   [0:0] and_ln53_24_fu_1794_p2;
wire   [0:0] or_ln53_7_fu_1800_p2;
wire   [0:0] xor_ln53_20_fu_1806_p2;
wire   [0:0] and_ln53_23_fu_1788_p2;
wire   [0:0] and_ln53_25_fu_1812_p2;
wire   [0:0] or_ln53_6_fu_1825_p2;
wire   [17:0] select_ln53_14_fu_1817_p3;
wire   [0:0] or_ln114_s_fu_1903_p1;
wire   [558:0] or_ln114_s_fu_1903_p11;
reg    grp_fu_1932_ce;
reg    grp_fu_1940_ce;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_done_sig;
reg    ap_condition_556;
reg    ap_condition_1513;
reg    ap_condition_554;
reg    ap_condition_1519;
reg    ap_condition_1522;
reg    ap_condition_1525;
reg    ap_condition_1528;
reg    ap_condition_1531;
reg    ap_condition_1534;
reg    ap_condition_1537;
wire   [2:0] tmp_s_fu_833_p1;
wire   [2:0] tmp_s_fu_833_p3;
wire   [2:0] tmp_s_fu_833_p5;
wire   [2:0] tmp_s_fu_833_p7;
wire  signed [2:0] tmp_s_fu_833_p9;
wire  signed [2:0] tmp_s_fu_833_p11;
wire  signed [2:0] tmp_s_fu_833_p13;
wire  signed [2:0] tmp_s_fu_833_p15;
wire   [2:0] tmp_313_fu_876_p1;
wire   [2:0] tmp_313_fu_876_p3;
wire   [2:0] tmp_313_fu_876_p5;
wire   [2:0] tmp_313_fu_876_p7;
wire  signed [2:0] tmp_313_fu_876_p9;
wire  signed [2:0] tmp_313_fu_876_p11;
wire  signed [2:0] tmp_313_fu_876_p13;
wire  signed [2:0] tmp_313_fu_876_p15;
wire   [2:0] tmp_314_fu_976_p1;
wire   [2:0] tmp_314_fu_976_p3;
wire   [2:0] tmp_314_fu_976_p5;
wire   [2:0] tmp_314_fu_976_p7;
wire  signed [2:0] tmp_314_fu_976_p9;
wire  signed [2:0] tmp_314_fu_976_p11;
wire  signed [2:0] tmp_314_fu_976_p13;
wire  signed [2:0] tmp_314_fu_976_p15;
wire   [2:0] tmp_315_fu_1019_p1;
wire   [2:0] tmp_315_fu_1019_p3;
wire   [2:0] tmp_315_fu_1019_p5;
wire   [2:0] tmp_315_fu_1019_p7;
wire  signed [2:0] tmp_315_fu_1019_p9;
wire  signed [2:0] tmp_315_fu_1019_p11;
wire  signed [2:0] tmp_315_fu_1019_p13;
wire  signed [2:0] tmp_315_fu_1019_p15;
wire   [2:0] tmp_316_fu_1054_p1;
wire   [2:0] tmp_316_fu_1054_p3;
wire   [2:0] tmp_316_fu_1054_p5;
wire   [2:0] tmp_316_fu_1054_p7;
wire  signed [2:0] tmp_316_fu_1054_p9;
wire  signed [2:0] tmp_316_fu_1054_p11;
wire  signed [2:0] tmp_316_fu_1054_p13;
wire  signed [2:0] tmp_316_fu_1054_p15;
wire   [2:0] tmp_317_fu_1168_p1;
wire   [2:0] tmp_317_fu_1168_p3;
wire   [2:0] tmp_317_fu_1168_p5;
wire   [2:0] tmp_317_fu_1168_p7;
wire  signed [2:0] tmp_317_fu_1168_p9;
wire  signed [2:0] tmp_317_fu_1168_p11;
wire  signed [2:0] tmp_317_fu_1168_p13;
wire  signed [2:0] tmp_317_fu_1168_p15;
wire  signed [2:0] sig_fu_1601_p1;
wire   [2:0] sig_fu_1601_p3;
wire   [2:0] sig_fu_1601_p5;
wire   [2:0] sig_fu_1601_p7;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 d_fu_232 = 6'd0;
#0 indvar_flatten_fu_236 = 10'd0;
#0 this_line_buffer_30_0_fu_240 = 18'd0;
#0 this_line_buffer_29_0_fu_244 = 18'd0;
#0 this_line_buffer_28_0_fu_248 = 18'd0;
#0 this_line_buffer_27_0_fu_252 = 18'd0;
#0 this_line_buffer_26_0_fu_256 = 18'd0;
#0 this_line_buffer_25_0_fu_260 = 18'd0;
#0 this_line_buffer_24_0_fu_264 = 18'd0;
#0 this_line_buffer_23_0_fu_268 = 18'd0;
#0 this_line_buffer_22_0_fu_272 = 18'd0;
#0 this_line_buffer_21_0_fu_276 = 18'd0;
#0 this_line_buffer_20_0_fu_280 = 18'd0;
#0 this_line_buffer_19_0_fu_284 = 18'd0;
#0 this_line_buffer_18_0_fu_288 = 18'd0;
#0 this_line_buffer_17_0_fu_292 = 18'd0;
#0 this_line_buffer_16_0_fu_296 = 18'd0;
#0 this_line_buffer_0_fu_300 = 18'd0;
#0 out_vec_018_fu_304 = 18'd0;
#0 out_vec_266_019_fu_308 = 18'd0;
#0 out_vec_267_020_fu_312 = 18'd0;
#0 out_vec_268_021_fu_316 = 18'd0;
#0 out_vec_269_022_fu_320 = 18'd0;
#0 out_vec_270_023_fu_324 = 18'd0;
#0 out_vec_271_024_fu_328 = 18'd0;
#0 out_vec_272_025_fu_332 = 18'd0;
#0 in_vec_1021_fu_336 = 18'd0;
#0 in_vec_1013_fu_340 = 18'd0;
#0 in_vec_1005_fu_344 = 18'd0;
#0 in_vec_997_fu_348 = 18'd0;
#0 in_vec_989_fu_352 = 18'd0;
#0 in_vec_9711_fu_356 = 18'd0;
#0 in_vec_9613_fu_360 = 18'd0;
#0 in_vec_9515_fu_364 = 18'd0;
end

(* dissolve_hierarchy = "yes" *) unet_pvm_top_sparsemux_17_3_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 18 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 18 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 18 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 18 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 18 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 18 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 18 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 18 ),
    .def_WIDTH( 18 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 18 ))
sparsemux_17_3_18_1_1_U360(
    .din0(in_vec_9515_fu_364),
    .din1(in_vec_9613_fu_360),
    .din2(in_vec_9711_fu_356),
    .din3(in_vec_989_fu_352),
    .din4(in_vec_997_fu_348),
    .din5(in_vec_1005_fu_344),
    .din6(in_vec_1013_fu_340),
    .din7(in_vec_1021_fu_336),
    .def(tmp_s_fu_833_p17),
    .sel(trunc_ln101_reg_2305_pp0_iter1_reg),
    .dout(tmp_s_fu_833_p19)
);

(* dissolve_hierarchy = "yes" *) unet_pvm_top_sparsemux_17_3_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 18 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 18 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 18 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 18 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 18 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 18 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 18 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 18 ),
    .def_WIDTH( 18 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 18 ))
sparsemux_17_3_18_1_1_U361(
    .din0(p_read24_reg_2292_pp0_iter1_reg),
    .din1(p_read125_reg_2287_pp0_iter1_reg),
    .din2(p_read226_reg_2282_pp0_iter1_reg),
    .din3(p_read327_reg_2277_pp0_iter1_reg),
    .din4(p_read428_reg_2272_pp0_iter1_reg),
    .din5(p_read529_reg_2267_pp0_iter1_reg),
    .din6(p_read630_reg_2262_pp0_iter1_reg),
    .din7(p_read731_reg_2257_pp0_iter1_reg),
    .def(tmp_313_fu_876_p17),
    .sel(trunc_ln101_reg_2305_pp0_iter1_reg),
    .dout(tmp_313_fu_876_p19)
);

(* dissolve_hierarchy = "yes" *) unet_pvm_top_sparsemux_17_3_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 18 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 18 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 18 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 18 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 18 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 18 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 18 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 18 ),
    .def_WIDTH( 18 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 18 ))
sparsemux_17_3_18_1_1_U362(
    .din0(this_line_buffer_0_fu_300),
    .din1(this_line_buffer_16_0_fu_296),
    .din2(this_line_buffer_17_0_fu_292),
    .din3(this_line_buffer_18_0_fu_288),
    .din4(this_line_buffer_19_0_fu_284),
    .din5(this_line_buffer_20_0_fu_280),
    .din6(this_line_buffer_21_0_fu_276),
    .din7(this_line_buffer_22_0_fu_272),
    .def(tmp_314_fu_976_p17),
    .sel(trunc_ln101_reg_2305_pp0_iter2_reg),
    .dout(tmp_314_fu_976_p19)
);

(* dissolve_hierarchy = "yes" *) unet_pvm_top_sparsemux_17_3_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 18 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 18 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 18 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 18 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 18 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 18 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 18 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 18 ),
    .def_WIDTH( 18 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 18 ))
sparsemux_17_3_18_1_1_U363(
    .din0(p_read832_reg_2252_pp0_iter2_reg),
    .din1(p_read933_reg_2247_pp0_iter2_reg),
    .din2(p_read1034_reg_2242_pp0_iter2_reg),
    .din3(p_read_49_reg_2237_pp0_iter2_reg),
    .din4(p_read_48_reg_2232_pp0_iter2_reg),
    .din5(p_read_47_reg_2227_pp0_iter2_reg),
    .din6(p_read_46_reg_2222_pp0_iter2_reg),
    .din7(p_read_45_reg_2217_pp0_iter2_reg),
    .def(tmp_315_fu_1019_p17),
    .sel(trunc_ln101_reg_2305_pp0_iter2_reg),
    .dout(tmp_315_fu_1019_p19)
);

(* dissolve_hierarchy = "yes" *) unet_pvm_top_sparsemux_17_3_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 18 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 18 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 18 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 18 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 18 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 18 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 18 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 18 ),
    .def_WIDTH( 18 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 18 ))
sparsemux_17_3_18_1_1_U364(
    .din0(this_line_buffer_23_0_fu_268),
    .din1(this_line_buffer_24_0_fu_264),
    .din2(this_line_buffer_25_0_fu_260),
    .din3(this_line_buffer_26_0_fu_256),
    .din4(this_line_buffer_27_0_fu_252),
    .din5(this_line_buffer_28_0_fu_248),
    .din6(this_line_buffer_29_0_fu_244),
    .din7(this_line_buffer_30_0_fu_240),
    .def(tmp_316_fu_1054_p17),
    .sel(trunc_ln101_reg_2305_pp0_iter2_reg),
    .dout(tmp_316_fu_1054_p19)
);

(* dissolve_hierarchy = "yes" *) unet_pvm_top_sparsemux_17_3_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 18 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 18 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 18 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 18 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 18 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 18 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 18 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 18 ),
    .def_WIDTH( 18 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 18 ))
sparsemux_17_3_18_1_1_U365(
    .din0(p_read_44_reg_2212_pp0_iter3_reg),
    .din1(p_read_43_reg_2207_pp0_iter3_reg),
    .din2(p_read_42_reg_2202_pp0_iter3_reg),
    .din3(p_read_41_reg_2197_pp0_iter3_reg),
    .din4(p_read_40_reg_2192_pp0_iter3_reg),
    .din5(p_read_39_reg_2187_pp0_iter3_reg),
    .din6(p_read_38_reg_2182_pp0_iter3_reg),
    .din7(p_read_37_reg_2177_pp0_iter3_reg),
    .def(tmp_317_fu_1168_p17),
    .sel(trunc_ln101_reg_2305_pp0_iter3_reg),
    .dout(tmp_317_fu_1168_p19)
);

unet_pvm_top_mul_18s_18s_36_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mul_18s_18s_36_1_1_U366(
    .din0(tmp_317_fu_1168_p19),
    .din1(tmp_316_reg_2357),
    .dout(mul_ln106_fu_1203_p2)
);

(* dissolve_hierarchy = "yes" *) unet_pvm_top_sparsemux_9_3_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h4 ),
    .din0_WIDTH( 18 ),
    .CASE1( 3'h2 ),
    .din1_WIDTH( 18 ),
    .CASE2( 3'h1 ),
    .din2_WIDTH( 18 ),
    .CASE3( 3'h0 ),
    .din3_WIDTH( 18 ),
    .def_WIDTH( 18 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 18 ))
sparsemux_9_3_18_1_1_U367(
    .din0(18'd1024),
    .din1(18'd0),
    .din2(sig_fu_1601_p6),
    .din3(sig_fu_1601_p8),
    .def(sig_fu_1601_p9),
    .sel(sig_fu_1601_p10),
    .dout(sig_fu_1601_p11)
);

unet_pvm_top_mul_18s_18s_36_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
mul_18s_18s_36_1_1_U368(
    .din0(sig_fu_1601_p11),
    .din1(conv_val_9_reg_2372),
    .dout(mul_ln53_fu_1632_p2)
);

unet_pvm_top_mac_muladd_18s_18s_36s_37_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 36 ),
    .dout_WIDTH( 37 ))
mac_muladd_18s_18s_36s_37_4_1_U369(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_313_fu_876_p19),
    .din1(tmp_s_fu_833_p19),
    .din2(mul_ln106_fu_1203_p2),
    .ce(grp_fu_1932_ce),
    .dout(grp_fu_1932_p3)
);

unet_pvm_top_mac_muladd_18s_18s_37s_37_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 37 ),
    .dout_WIDTH( 37 ))
mac_muladd_18s_18s_37s_37_4_1_U370(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_315_fu_1019_p19),
    .din1(tmp_314_fu_976_p19),
    .din2(grp_fu_1932_p3),
    .ce(grp_fu_1940_ce),
    .dout(grp_fu_1940_p3)
);

unet_pvm_top_flow_control_loop_delay_pipe flow_control_loop_delay_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(real_start),
    .ap_ready(internal_ap_ready),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(ap_continue),
    .ap_loop_exit_ready_delayed(ap_loop_exit_ready_delayed)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter8_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_556)) begin
        if ((icmp_ln96_fu_618_p2 == 1'd0)) begin
            d_fu_232 <= add_ln101_fu_673_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            d_fu_232 <= 6'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_556)) begin
        if ((icmp_ln96_fu_618_p2 == 1'd0)) begin
            indvar_flatten_fu_236 <= add_ln96_fu_624_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_236 <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if ((1'b1 == ap_condition_554)) begin
            this_line_buffer_0_fu_300 <= 18'd0;
        end else if ((1'b1 == ap_condition_1513)) begin
            this_line_buffer_0_fu_300 <= tmp_s_reg_2325;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if ((1'b1 == ap_condition_554)) begin
            this_line_buffer_16_0_fu_296 <= 18'd0;
        end else if ((1'b1 == ap_condition_1519)) begin
            this_line_buffer_16_0_fu_296 <= tmp_s_reg_2325;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if ((1'b1 == ap_condition_554)) begin
            this_line_buffer_17_0_fu_292 <= 18'd0;
        end else if ((1'b1 == ap_condition_1522)) begin
            this_line_buffer_17_0_fu_292 <= tmp_s_reg_2325;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if ((1'b1 == ap_condition_554)) begin
            this_line_buffer_18_0_fu_288 <= 18'd0;
        end else if ((1'b1 == ap_condition_1525)) begin
            this_line_buffer_18_0_fu_288 <= tmp_s_reg_2325;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if ((1'b1 == ap_condition_554)) begin
            this_line_buffer_19_0_fu_284 <= 18'd0;
        end else if ((1'b1 == ap_condition_1528)) begin
            this_line_buffer_19_0_fu_284 <= tmp_s_reg_2325;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if ((1'b1 == ap_condition_554)) begin
            this_line_buffer_20_0_fu_280 <= 18'd0;
        end else if ((1'b1 == ap_condition_1531)) begin
            this_line_buffer_20_0_fu_280 <= tmp_s_reg_2325;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if ((1'b1 == ap_condition_554)) begin
            this_line_buffer_21_0_fu_276 <= 18'd0;
        end else if ((1'b1 == ap_condition_1534)) begin
            this_line_buffer_21_0_fu_276 <= tmp_s_reg_2325;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if ((1'b1 == ap_condition_554)) begin
            this_line_buffer_22_0_fu_272 <= 18'd0;
        end else if ((1'b1 == ap_condition_1537)) begin
            this_line_buffer_22_0_fu_272 <= tmp_s_reg_2325;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if ((1'b1 == ap_condition_554)) begin
            this_line_buffer_23_0_fu_268 <= 18'd0;
        end else if ((1'b1 == ap_condition_1513)) begin
            this_line_buffer_23_0_fu_268 <= tmp_314_fu_976_p19;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if ((1'b1 == ap_condition_554)) begin
            this_line_buffer_24_0_fu_264 <= 18'd0;
        end else if ((1'b1 == ap_condition_1519)) begin
            this_line_buffer_24_0_fu_264 <= tmp_314_fu_976_p19;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if ((1'b1 == ap_condition_554)) begin
            this_line_buffer_25_0_fu_260 <= 18'd0;
        end else if ((1'b1 == ap_condition_1522)) begin
            this_line_buffer_25_0_fu_260 <= tmp_314_fu_976_p19;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if ((1'b1 == ap_condition_554)) begin
            this_line_buffer_26_0_fu_256 <= 18'd0;
        end else if ((1'b1 == ap_condition_1525)) begin
            this_line_buffer_26_0_fu_256 <= tmp_314_fu_976_p19;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if ((1'b1 == ap_condition_554)) begin
            this_line_buffer_27_0_fu_252 <= 18'd0;
        end else if ((1'b1 == ap_condition_1528)) begin
            this_line_buffer_27_0_fu_252 <= tmp_314_fu_976_p19;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if ((1'b1 == ap_condition_554)) begin
            this_line_buffer_28_0_fu_248 <= 18'd0;
        end else if ((1'b1 == ap_condition_1531)) begin
            this_line_buffer_28_0_fu_248 <= tmp_314_fu_976_p19;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if ((1'b1 == ap_condition_554)) begin
            this_line_buffer_29_0_fu_244 <= 18'd0;
        end else if ((1'b1 == ap_condition_1534)) begin
            this_line_buffer_29_0_fu_244 <= tmp_314_fu_976_p19;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if ((1'b1 == ap_condition_554)) begin
            this_line_buffer_30_0_fu_240 <= 18'd0;
        end else if ((1'b1 == ap_condition_1537)) begin
            this_line_buffer_30_0_fu_240 <= tmp_314_fu_976_p19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg <= ap_condition_exit_pp0_iter0_stage0;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        first_iter_0_reg_2301 <= first_iter_0_fu_647_p2;
        icmp_ln101_3_reg_2321 <= icmp_ln101_3_fu_679_p2;
        icmp_ln101_3_reg_2321_pp0_iter1_reg <= icmp_ln101_3_reg_2321;
        icmp_ln103_reg_2317 <= icmp_ln103_fu_667_p2;
        icmp_ln103_reg_2317_pp0_iter1_reg <= icmp_ln103_reg_2317;
        trunc_ln101_reg_2305 <= trunc_ln101_fu_653_p1;
        trunc_ln101_reg_2305_pp0_iter1_reg <= trunc_ln101_reg_2305;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        icmp_ln101_3_reg_2321_pp0_iter2_reg <= icmp_ln101_3_reg_2321_pp0_iter1_reg;
        icmp_ln101_3_reg_2321_pp0_iter3_reg <= icmp_ln101_3_reg_2321_pp0_iter2_reg;
        icmp_ln101_3_reg_2321_pp0_iter4_reg <= icmp_ln101_3_reg_2321_pp0_iter3_reg;
        icmp_ln101_3_reg_2321_pp0_iter5_reg <= icmp_ln101_3_reg_2321_pp0_iter4_reg;
        icmp_ln101_3_reg_2321_pp0_iter6_reg <= icmp_ln101_3_reg_2321_pp0_iter5_reg;
        icmp_ln101_3_reg_2321_pp0_iter7_reg <= icmp_ln101_3_reg_2321_pp0_iter6_reg;
        icmp_ln101_3_reg_2321_pp0_iter8_reg <= icmp_ln101_3_reg_2321_pp0_iter7_reg;
        icmp_ln103_reg_2317_pp0_iter2_reg <= icmp_ln103_reg_2317_pp0_iter1_reg;
        icmp_ln103_reg_2317_pp0_iter3_reg <= icmp_ln103_reg_2317_pp0_iter2_reg;
        icmp_ln103_reg_2317_pp0_iter4_reg <= icmp_ln103_reg_2317_pp0_iter3_reg;
        icmp_ln103_reg_2317_pp0_iter5_reg <= icmp_ln103_reg_2317_pp0_iter4_reg;
        icmp_ln103_reg_2317_pp0_iter6_reg <= icmp_ln103_reg_2317_pp0_iter5_reg;
        icmp_ln103_reg_2317_pp0_iter7_reg <= icmp_ln103_reg_2317_pp0_iter6_reg;
        trunc_ln101_reg_2305_pp0_iter2_reg <= trunc_ln101_reg_2305_pp0_iter1_reg;
        trunc_ln101_reg_2305_pp0_iter3_reg <= trunc_ln101_reg_2305_pp0_iter2_reg;
        trunc_ln101_reg_2305_pp0_iter4_reg <= trunc_ln101_reg_2305_pp0_iter3_reg;
        trunc_ln101_reg_2305_pp0_iter5_reg <= trunc_ln101_reg_2305_pp0_iter4_reg;
        trunc_ln101_reg_2305_pp0_iter6_reg <= trunc_ln101_reg_2305_pp0_iter5_reg;
        trunc_ln101_reg_2305_pp0_iter7_reg <= trunc_ln101_reg_2305_pp0_iter6_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        conv_val_9_reg_2372 <= conv_val_9_fu_1429_p3;
        mul_ln53_reg_2395 <= mul_ln53_fu_1632_p2;
        p_read1034_reg_2242_pp0_iter2_reg <= p_read1034_reg_2242_pp0_iter1_reg;
        p_read832_reg_2252_pp0_iter2_reg <= p_read832_reg_2252_pp0_iter1_reg;
        p_read933_reg_2247_pp0_iter2_reg <= p_read933_reg_2247_pp0_iter1_reg;
        p_read_37_reg_2177_pp0_iter2_reg <= p_read_37_reg_2177_pp0_iter1_reg;
        p_read_37_reg_2177_pp0_iter3_reg <= p_read_37_reg_2177_pp0_iter2_reg;
        p_read_38_reg_2182_pp0_iter2_reg <= p_read_38_reg_2182_pp0_iter1_reg;
        p_read_38_reg_2182_pp0_iter3_reg <= p_read_38_reg_2182_pp0_iter2_reg;
        p_read_39_reg_2187_pp0_iter2_reg <= p_read_39_reg_2187_pp0_iter1_reg;
        p_read_39_reg_2187_pp0_iter3_reg <= p_read_39_reg_2187_pp0_iter2_reg;
        p_read_40_reg_2192_pp0_iter2_reg <= p_read_40_reg_2192_pp0_iter1_reg;
        p_read_40_reg_2192_pp0_iter3_reg <= p_read_40_reg_2192_pp0_iter2_reg;
        p_read_41_reg_2197_pp0_iter2_reg <= p_read_41_reg_2197_pp0_iter1_reg;
        p_read_41_reg_2197_pp0_iter3_reg <= p_read_41_reg_2197_pp0_iter2_reg;
        p_read_42_reg_2202_pp0_iter2_reg <= p_read_42_reg_2202_pp0_iter1_reg;
        p_read_42_reg_2202_pp0_iter3_reg <= p_read_42_reg_2202_pp0_iter2_reg;
        p_read_43_reg_2207_pp0_iter2_reg <= p_read_43_reg_2207_pp0_iter1_reg;
        p_read_43_reg_2207_pp0_iter3_reg <= p_read_43_reg_2207_pp0_iter2_reg;
        p_read_44_reg_2212_pp0_iter2_reg <= p_read_44_reg_2212_pp0_iter1_reg;
        p_read_44_reg_2212_pp0_iter3_reg <= p_read_44_reg_2212_pp0_iter2_reg;
        p_read_45_reg_2217_pp0_iter2_reg <= p_read_45_reg_2217_pp0_iter1_reg;
        p_read_46_reg_2222_pp0_iter2_reg <= p_read_46_reg_2222_pp0_iter1_reg;
        p_read_47_reg_2227_pp0_iter2_reg <= p_read_47_reg_2227_pp0_iter1_reg;
        p_read_48_reg_2232_pp0_iter2_reg <= p_read_48_reg_2232_pp0_iter1_reg;
        p_read_49_reg_2237_pp0_iter2_reg <= p_read_49_reg_2237_pp0_iter1_reg;
        tmp_316_reg_2357 <= tmp_316_fu_1054_p19;
        tmp_319_reg_2417 <= {{mul_ln53_fu_1632_p2[35:29]}};
        tmp_320_reg_2422 <= {{mul_ln53_fu_1632_p2[35:28]}};
        tmp_428_reg_2379 <= add_ln51_fu_1453_p2[32'd31];
        tmp_429_reg_2390 <= add_ln51_fu_1453_p2[32'd19];
        tmp_431_reg_2401 <= mul_ln53_fu_1632_p2[32'd35];
        tmp_432_reg_2412 <= mul_ln53_fu_1632_p2[32'd9];
        tmp_s_reg_2325 <= tmp_s_fu_833_p19;
        trunc_ln7_reg_2407 <= {{mul_ln53_fu_1632_p2[27:10]}};
        trunc_ln_reg_2385 <= {{add_ln51_fu_1453_p2[31:20]}};
    end
end

always @ (posedge ap_clk) begin
    if (((first_iter_0_reg_2301 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_grp1))) begin
        in_vec_1005_fu_344 <= {{s_main_dout[107:90]}};
        in_vec_1013_fu_340 <= {{s_main_dout[125:108]}};
        in_vec_1021_fu_336 <= {{s_main_dout[143:126]}};
        in_vec_9515_fu_364 <= in_vec_fu_695_p1;
        in_vec_9613_fu_360 <= {{s_main_dout[35:18]}};
        in_vec_9711_fu_356 <= {{s_main_dout[53:36]}};
        in_vec_989_fu_352 <= {{s_main_dout[71:54]}};
        in_vec_997_fu_348 <= {{s_main_dout[89:72]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln103_reg_2317_pp0_iter7_reg == 1'd1) & (trunc_ln101_reg_2305_pp0_iter7_reg == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001_grp1))) begin
        out_vec_018_fu_304 <= out_vec_fu_1831_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln103_reg_2317_pp0_iter7_reg == 1'd1) & (trunc_ln101_reg_2305_pp0_iter7_reg == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001_grp1))) begin
        out_vec_266_019_fu_308 <= out_vec_fu_1831_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln103_reg_2317_pp0_iter7_reg == 1'd1) & (trunc_ln101_reg_2305_pp0_iter7_reg == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001_grp1))) begin
        out_vec_267_020_fu_312 <= out_vec_fu_1831_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln103_reg_2317_pp0_iter7_reg == 1'd1) & (trunc_ln101_reg_2305_pp0_iter7_reg == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001_grp1))) begin
        out_vec_268_021_fu_316 <= out_vec_fu_1831_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln103_reg_2317_pp0_iter7_reg == 1'd1) & (trunc_ln101_reg_2305_pp0_iter7_reg == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001_grp1))) begin
        out_vec_269_022_fu_320 <= out_vec_fu_1831_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln103_reg_2317_pp0_iter7_reg == 1'd1) & (trunc_ln101_reg_2305_pp0_iter7_reg == 3'd5) & (1'b0 == ap_block_pp0_stage0_11001_grp1))) begin
        out_vec_270_023_fu_324 <= out_vec_fu_1831_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln103_reg_2317_pp0_iter7_reg == 1'd1) & (trunc_ln101_reg_2305_pp0_iter7_reg == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001_grp1))) begin
        out_vec_271_024_fu_328 <= out_vec_fu_1831_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln103_reg_2317_pp0_iter7_reg == 1'd1) & (trunc_ln101_reg_2305_pp0_iter7_reg == 3'd7) & (1'b0 == ap_block_pp0_stage0_11001_grp1))) begin
        out_vec_272_025_fu_332 <= out_vec_fu_1831_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_grp1))) begin
        p_read1034_reg_2242 <= p_read10;
        p_read1034_reg_2242_pp0_iter1_reg <= p_read1034_reg_2242;
        p_read125_reg_2287 <= p_read1;
        p_read125_reg_2287_pp0_iter1_reg <= p_read125_reg_2287;
        p_read226_reg_2282 <= p_read2;
        p_read226_reg_2282_pp0_iter1_reg <= p_read226_reg_2282;
        p_read24_reg_2292 <= p_read;
        p_read24_reg_2292_pp0_iter1_reg <= p_read24_reg_2292;
        p_read327_reg_2277 <= p_read3;
        p_read327_reg_2277_pp0_iter1_reg <= p_read327_reg_2277;
        p_read428_reg_2272 <= p_read4;
        p_read428_reg_2272_pp0_iter1_reg <= p_read428_reg_2272;
        p_read529_reg_2267 <= p_read5;
        p_read529_reg_2267_pp0_iter1_reg <= p_read529_reg_2267;
        p_read630_reg_2262 <= p_read6;
        p_read630_reg_2262_pp0_iter1_reg <= p_read630_reg_2262;
        p_read731_reg_2257 <= p_read7;
        p_read731_reg_2257_pp0_iter1_reg <= p_read731_reg_2257;
        p_read832_reg_2252 <= p_read8;
        p_read832_reg_2252_pp0_iter1_reg <= p_read832_reg_2252;
        p_read933_reg_2247 <= p_read9;
        p_read933_reg_2247_pp0_iter1_reg <= p_read933_reg_2247;
        p_read_37_reg_2177 <= p_read23;
        p_read_37_reg_2177_pp0_iter1_reg <= p_read_37_reg_2177;
        p_read_38_reg_2182 <= p_read22;
        p_read_38_reg_2182_pp0_iter1_reg <= p_read_38_reg_2182;
        p_read_39_reg_2187 <= p_read21;
        p_read_39_reg_2187_pp0_iter1_reg <= p_read_39_reg_2187;
        p_read_40_reg_2192 <= p_read20;
        p_read_40_reg_2192_pp0_iter1_reg <= p_read_40_reg_2192;
        p_read_41_reg_2197 <= p_read19;
        p_read_41_reg_2197_pp0_iter1_reg <= p_read_41_reg_2197;
        p_read_42_reg_2202 <= p_read18;
        p_read_42_reg_2202_pp0_iter1_reg <= p_read_42_reg_2202;
        p_read_43_reg_2207 <= p_read17;
        p_read_43_reg_2207_pp0_iter1_reg <= p_read_43_reg_2207;
        p_read_44_reg_2212 <= p_read16;
        p_read_44_reg_2212_pp0_iter1_reg <= p_read_44_reg_2212;
        p_read_45_reg_2217 <= p_read15;
        p_read_45_reg_2217_pp0_iter1_reg <= p_read_45_reg_2217;
        p_read_46_reg_2222 <= p_read14;
        p_read_46_reg_2222_pp0_iter1_reg <= p_read_46_reg_2222;
        p_read_47_reg_2227 <= p_read13;
        p_read_47_reg_2227_pp0_iter1_reg <= p_read_47_reg_2227;
        p_read_48_reg_2232 <= p_read12;
        p_read_48_reg_2232_pp0_iter1_reg <= p_read_48_reg_2232;
        p_read_49_reg_2237 <= p_read11;
        p_read_49_reg_2237_pp0_iter1_reg <= p_read_49_reg_2237;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln96_fu_618_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter8_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_loop_exit_ready_delayed = 1'b1;
    end else begin
        ap_loop_exit_ready_delayed = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_d_load = 6'd0;
    end else begin
        ap_sig_allocacmp_d_load = d_fu_232;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten_load = 10'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_236;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_1932_ce = 1'b1;
    end else begin
        grp_fu_1932_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_1940_ce = 1'b1;
    end else begin
        grp_fu_1940_ce = 1'b0;
    end
end

always @ (*) begin
    if (((start_full_n == 1'b0) & (start_once_reg == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((icmp_ln101_3_reg_2321_pp0_iter8_reg == 1'd1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_grp1))) begin
        s_conv_out_blk_n = s_conv_out_full_n;
    end else begin
        s_conv_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln101_3_reg_2321_pp0_iter8_reg == 1'd1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1))) begin
        s_conv_out_write = 1'b1;
    end else begin
        s_conv_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((first_iter_0_reg_2301 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_grp1))) begin
        s_main_blk_n = s_main_empty_n;
    end else begin
        s_main_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((first_iter_0_reg_2301 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_grp1))) begin
        s_main_read = 1'b1;
    end else begin
        s_main_read = 1'b0;
    end
end

always @ (*) begin
    if (((real_start == 1'b1) & (start_once_reg == 1'b0))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln101_fu_673_p2 = (select_ln96_fu_639_p3 + 6'd1);

assign add_ln51_5_fu_1501_p2 = ($signed(sext_ln51_9_fu_1495_p1) + $signed(zext_ln51_fu_1498_p1));

assign add_ln51_fu_1453_p2 = ($signed(sext_ln51_fu_1449_p1) + $signed(32'd536870912));

assign add_ln53_fu_1690_p2 = (trunc_ln7_reg_2407 + zext_ln53_fu_1687_p1);

assign add_ln96_fu_624_p2 = (ap_sig_allocacmp_indvar_flatten_load + 10'd1);

assign and_ln104_10_fu_1409_p2 = (xor_ln104_8_fu_1403_p2 & tmp_423_fu_1230_p3);

assign and_ln104_6_fu_1347_p2 = (xor_ln104_5_fu_1341_p2 & icmp_ln104_fu_1306_p2);

assign and_ln104_7_fu_1361_p2 = (icmp_ln104_3_fu_1321_p2 & and_ln104_fu_1284_p2);

assign and_ln104_8_fu_1385_p2 = (xor_ln104_7_fu_1379_p2 & or_ln104_fu_1373_p2);

assign and_ln104_9_fu_1391_p2 = (tmp_426_fu_1270_p3 & select_ln104_4_fu_1353_p3);

assign and_ln104_fu_1284_p2 = (xor_ln104_fu_1278_p2 & tmp_425_fu_1253_p3);

assign and_ln50_fu_1567_p2 = (xor_ln49_fu_1561_p2 & icmp_ln50_fu_1490_p2);

assign and_ln51_5_fu_1585_p2 = (xor_ln50_fu_1579_p2 & and_ln51_fu_1547_p2);

assign and_ln51_fu_1547_p2 = (xor_ln51_fu_1519_p2 & or_ln51_fu_1541_p2);

assign and_ln53_21_fu_1751_p2 = (xor_ln53_17_fu_1745_p2 & icmp_ln53_fu_1722_p2);

assign and_ln53_22_fu_1765_p2 = (icmp_ln53_9_fu_1727_p2 & and_ln53_fu_1709_p2);

assign and_ln53_23_fu_1788_p2 = (xor_ln53_19_fu_1783_p2 & or_ln53_fu_1777_p2);

assign and_ln53_24_fu_1794_p2 = (tmp_434_fu_1695_p3 & select_ln53_13_fu_1757_p3);

assign and_ln53_25_fu_1812_p2 = (xor_ln53_20_fu_1806_p2 & tmp_431_reg_2401);

assign and_ln53_fu_1709_p2 = (xor_ln53_fu_1703_p2 & tmp_433_fu_1680_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001_grp1 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1_grp1)) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_block_state10_pp0_stage0_iter9_grp1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1_grp1)) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_block_state10_pp0_stage0_iter9_grp1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp0 = ((ap_done_reg == 1'b1) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp1 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1_grp1)) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_block_state10_pp0_stage0_iter9_grp1)));
end

assign ap_block_pp0_stage0_grp1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1_grp1)) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_block_state10_pp0_stage0_iter9_grp1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp0 = ((ap_done_reg == 1'b1) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_state10_pp0_stage0_iter9_grp1 = ((icmp_ln101_3_reg_2321_pp0_iter8_reg == 1'd1) & (s_conv_out_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1_grp1 = ((first_iter_0_reg_2301 == 1'd1) & (s_main_empty_n == 1'b0));
end

always @ (*) begin
    ap_condition_1513 = ((icmp_ln103_reg_2317_pp0_iter2_reg == 1'd1) & (trunc_ln101_reg_2305_pp0_iter2_reg == 3'd0) & (ap_enable_reg_pp0_iter3 == 1'b1));
end

always @ (*) begin
    ap_condition_1519 = ((icmp_ln103_reg_2317_pp0_iter2_reg == 1'd1) & (trunc_ln101_reg_2305_pp0_iter2_reg == 3'd1) & (ap_enable_reg_pp0_iter3 == 1'b1));
end

always @ (*) begin
    ap_condition_1522 = ((icmp_ln103_reg_2317_pp0_iter2_reg == 1'd1) & (trunc_ln101_reg_2305_pp0_iter2_reg == 3'd2) & (ap_enable_reg_pp0_iter3 == 1'b1));
end

always @ (*) begin
    ap_condition_1525 = ((icmp_ln103_reg_2317_pp0_iter2_reg == 1'd1) & (trunc_ln101_reg_2305_pp0_iter2_reg == 3'd3) & (ap_enable_reg_pp0_iter3 == 1'b1));
end

always @ (*) begin
    ap_condition_1528 = ((icmp_ln103_reg_2317_pp0_iter2_reg == 1'd1) & (trunc_ln101_reg_2305_pp0_iter2_reg == 3'd4) & (ap_enable_reg_pp0_iter3 == 1'b1));
end

always @ (*) begin
    ap_condition_1531 = ((icmp_ln103_reg_2317_pp0_iter2_reg == 1'd1) & (trunc_ln101_reg_2305_pp0_iter2_reg == 3'd5) & (ap_enable_reg_pp0_iter3 == 1'b1));
end

always @ (*) begin
    ap_condition_1534 = ((icmp_ln103_reg_2317_pp0_iter2_reg == 1'd1) & (trunc_ln101_reg_2305_pp0_iter2_reg == 3'd6) & (ap_enable_reg_pp0_iter3 == 1'b1));
end

always @ (*) begin
    ap_condition_1537 = ((icmp_ln103_reg_2317_pp0_iter2_reg == 1'd1) & (trunc_ln101_reg_2305_pp0_iter2_reg == 3'd7) & (ap_enable_reg_pp0_iter3 == 1'b1));
end

always @ (*) begin
    ap_condition_554 = ((ap_loop_init == 1'b1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_556 = ((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = internal_ap_ready;

assign conv_val_7_fu_1264_p2 = (conv_val_fu_1237_p4 + zext_ln104_fu_1260_p1);

assign conv_val_9_fu_1429_p3 = ((or_ln104_2_fu_1423_p2[0:0] == 1'b1) ? select_ln104_5_fu_1415_p3 : conv_val_7_fu_1264_p2);

assign conv_val_fu_1237_p4 = {{grp_fu_1940_p3[27:10]}};

assign first_iter_0_fu_647_p2 = ((select_ln96_fu_639_p3 == 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln101_3_fu_679_p2 = ((add_ln101_fu_673_p2 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln101_fu_633_p2 = ((ap_sig_allocacmp_d_load == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln103_fu_667_p2 = ((tmp_422_fu_657_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln104_3_fu_1321_p2 = ((tmp_318_fu_1312_p4 == 9'd511) ? 1'b1 : 1'b0);

assign icmp_ln104_4_fu_1327_p2 = ((tmp_318_fu_1312_p4 == 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln104_fu_1306_p2 = ((tmp_fu_1297_p4 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln49_fu_1485_p2 = (($signed(conv_val_9_reg_2372) > $signed(18'd4096)) ? 1'b1 : 1'b0);

assign icmp_ln50_fu_1490_p2 = (($signed(conv_val_9_reg_2372) < $signed(18'd258048)) ? 1'b1 : 1'b0);

assign icmp_ln53_10_fu_1732_p2 = ((tmp_320_reg_2422 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln53_9_fu_1727_p2 = ((tmp_320_reg_2422 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln53_fu_1722_p2 = ((tmp_319_reg_2417 == 7'd127) ? 1'b1 : 1'b0);

assign icmp_ln96_fu_618_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 10'd512) ? 1'b1 : 1'b0);

assign in_vec_fu_695_p1 = s_main_dout[17:0];

assign or_ln104_2_fu_1423_p2 = (and_ln104_8_fu_1385_p2 | and_ln104_10_fu_1409_p2);

assign or_ln104_3_fu_1397_p2 = (and_ln104_9_fu_1391_p2 | and_ln104_7_fu_1361_p2);

assign or_ln104_fu_1373_p2 = (xor_ln104_6_fu_1367_p2 | tmp_426_fu_1270_p3);

assign or_ln114_s_fu_1903_p1 = 'bx;

assign or_ln114_s_fu_1903_p11 = {{{{{{{{{{or_ln114_s_fu_1903_p1}, {414'd0}}, {out_vec_272_025_fu_332}}, {out_vec_271_024_fu_328}}, {out_vec_270_023_fu_324}}, {out_vec_269_022_fu_320}}, {out_vec_268_021_fu_316}}, {out_vec_267_020_fu_312}}, {out_vec_266_019_fu_308}}, {out_vec_018_fu_304}};

assign or_ln50_fu_1573_p2 = (icmp_ln50_fu_1490_p2 | icmp_ln49_fu_1485_p2);

assign or_ln51_5_fu_1524_p2 = (xor_ln51_fu_1519_p2 | tmp_430_fu_1511_p3);

assign or_ln51_fu_1541_p2 = (xor_ln51_10_fu_1535_p2 | tmp_430_fu_1511_p3);

assign or_ln53_6_fu_1825_p2 = (and_ln53_25_fu_1812_p2 | and_ln53_23_fu_1788_p2);

assign or_ln53_7_fu_1800_p2 = (and_ln53_24_fu_1794_p2 | and_ln53_22_fu_1765_p2);

assign or_ln53_fu_1777_p2 = (xor_ln53_18_fu_1771_p2 | tmp_434_fu_1695_p3);

assign out_vec_fu_1831_p3 = ((or_ln53_6_fu_1825_p2[0:0] == 1'b1) ? select_ln53_14_fu_1817_p3 : add_ln53_fu_1690_p2);

assign s_conv_out_din = or_ln114_s_fu_1903_p11;

assign select_ln104_4_fu_1353_p3 = ((and_ln104_fu_1284_p2[0:0] == 1'b1) ? and_ln104_6_fu_1347_p2 : icmp_ln104_3_fu_1321_p2);

assign select_ln104_5_fu_1415_p3 = ((and_ln104_8_fu_1385_p2[0:0] == 1'b1) ? 18'd131071 : 18'd131072);

assign select_ln104_fu_1333_p3 = ((and_ln104_fu_1284_p2[0:0] == 1'b1) ? icmp_ln104_3_fu_1321_p2 : icmp_ln104_4_fu_1327_p2);

assign select_ln53_13_fu_1757_p3 = ((and_ln53_fu_1709_p2[0:0] == 1'b1) ? and_ln53_21_fu_1751_p2 : icmp_ln53_9_fu_1727_p2);

assign select_ln53_14_fu_1817_p3 = ((and_ln53_23_fu_1788_p2[0:0] == 1'b1) ? 18'd131071 : 18'd131072);

assign select_ln53_fu_1737_p3 = ((and_ln53_fu_1709_p2[0:0] == 1'b1) ? icmp_ln53_9_fu_1727_p2 : icmp_ln53_10_fu_1732_p2);

assign select_ln96_fu_639_p3 = ((icmp_ln101_fu_633_p2[0:0] == 1'b1) ? 6'd0 : ap_sig_allocacmp_d_load);

assign sext_ln51_9_fu_1495_p1 = $signed(trunc_ln_reg_2385);

assign sext_ln51_fu_1449_p1 = $signed(shl_ln51_6_fu_1441_p3);

assign shl_ln51_6_fu_1441_p3 = {{trunc_ln51_fu_1437_p1}, {17'd0}};

assign sig_fu_1601_p10 = {{{icmp_ln49_fu_1485_p2}, {and_ln50_fu_1567_p2}}, {and_ln51_5_fu_1585_p2}};

assign sig_fu_1601_p6 = ((and_ln51_fu_1547_p2[0:0] == 1'b1) ? 18'd131071 : 18'd131072);

assign sig_fu_1601_p8 = add_ln51_5_fu_1501_p2;

assign sig_fu_1601_p9 = 'bx;

assign start_out = real_start;

assign tmp_313_fu_876_p17 = 'bx;

assign tmp_314_fu_976_p17 = 'bx;

assign tmp_315_fu_1019_p17 = 'bx;

assign tmp_316_fu_1054_p17 = 'bx;

assign tmp_317_fu_1168_p17 = 'bx;

assign tmp_318_fu_1312_p4 = {{grp_fu_1940_p3[36:28]}};

assign tmp_422_fu_657_p4 = {{select_ln96_fu_639_p3[5:3]}};

assign tmp_423_fu_1230_p3 = grp_fu_1940_p3[32'd36];

assign tmp_424_fu_1246_p3 = grp_fu_1940_p3[32'd9];

assign tmp_425_fu_1253_p3 = grp_fu_1940_p3[32'd27];

assign tmp_426_fu_1270_p3 = conv_val_7_fu_1264_p2[32'd17];

assign tmp_427_fu_1290_p3 = grp_fu_1940_p3[32'd28];

assign tmp_430_fu_1511_p3 = add_ln51_5_fu_1501_p2[32'd12];

assign tmp_433_fu_1680_p3 = mul_ln53_reg_2395[32'd27];

assign tmp_434_fu_1695_p3 = add_ln53_fu_1690_p2[32'd17];

assign tmp_435_fu_1715_p3 = mul_ln53_reg_2395[32'd28];

assign tmp_fu_1297_p4 = {{grp_fu_1940_p3[36:29]}};

assign tmp_s_fu_833_p17 = 'bx;

assign trunc_ln101_fu_653_p1 = select_ln96_fu_639_p3[2:0];

assign trunc_ln51_fu_1437_p1 = conv_val_9_fu_1429_p3[13:0];

assign xor_ln104_5_fu_1341_p2 = (tmp_427_fu_1290_p3 ^ 1'd1);

assign xor_ln104_6_fu_1367_p2 = (select_ln104_fu_1333_p3 ^ 1'd1);

assign xor_ln104_7_fu_1379_p2 = (tmp_423_fu_1230_p3 ^ 1'd1);

assign xor_ln104_8_fu_1403_p2 = (or_ln104_3_fu_1397_p2 ^ 1'd1);

assign xor_ln104_fu_1278_p2 = (tmp_426_fu_1270_p3 ^ 1'd1);

assign xor_ln49_fu_1561_p2 = (icmp_ln49_fu_1485_p2 ^ 1'd1);

assign xor_ln50_fu_1579_p2 = (or_ln50_fu_1573_p2 ^ 1'd1);

assign xor_ln51_10_fu_1535_p2 = (xor_ln51_9_fu_1530_p2 ^ or_ln51_5_fu_1524_p2);

assign xor_ln51_9_fu_1530_p2 = (tmp_428_reg_2379 ^ 1'd1);

assign xor_ln51_fu_1519_p2 = (tmp_428_reg_2379 ^ 1'd1);

assign xor_ln53_17_fu_1745_p2 = (tmp_435_fu_1715_p3 ^ 1'd1);

assign xor_ln53_18_fu_1771_p2 = (select_ln53_fu_1737_p3 ^ 1'd1);

assign xor_ln53_19_fu_1783_p2 = (tmp_431_reg_2401 ^ 1'd1);

assign xor_ln53_20_fu_1806_p2 = (or_ln53_7_fu_1800_p2 ^ 1'd1);

assign xor_ln53_fu_1703_p2 = (tmp_434_fu_1695_p3 ^ 1'd1);

assign zext_ln104_fu_1260_p1 = tmp_424_fu_1246_p3;

assign zext_ln51_fu_1498_p1 = tmp_429_reg_2390;

assign zext_ln53_fu_1687_p1 = tmp_432_reg_2412;

endmodule //unet_pvm_top_forward_23
