Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Mar 26 17:34:14 2020
| Host         : SHIELD running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file wujian100_open_top_control_sets_placed.rpt
| Design       : wujian100_open_top
| Device       : xc7a200t
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   439 |
| Unused register locations in slices containing registers |   946 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            4 |
|      4 |            1 |
|      6 |            3 |
|      8 |           34 |
|     10 |           53 |
|     12 |           30 |
|     14 |            1 |
|    16+ |          313 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            2 |
| No           | No                    | Yes                    |           10208 |         2562 |
| No           | Yes                   | No                     |               8 |            2 |
| Yes          | No                    | No                     |            1872 |          536 |
| Yes          | No                    | Yes                    |           14686 |         3083 |
| Yes          | Yes                   | No                     |              50 |           14 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|        Clock Signal       |                                            Enable Signal                                            |                                                       Set/Reset Signal                                                       | Slice Load Count | Bel Load Count |
+---------------------------+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  padmux_cpu_jtg_tclk_BUFG | x_cpu_top/CPU/x_cr_had_top/A15d/A59                                                                 | x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg_n_0_[2]                                                                |                1 |              2 |
|  padmux_cpu_jtg_tclk_BUFG |                                                                                                     | x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg_n_0_[2]                                                                |                1 |              2 |
|  padmux_cpu_jtg_tclk_BUFG | x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg_n_0_[2]                                       |                                                                                                                              |                1 |              2 |
| ~padmux_cpu_jtg_tclk_BUFG |                                                                                                     | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                1 |              2 |
|  padmux_cpu_jtg_tclk_BUFG | x_cpu_top/CPU/x_cr_had_top/A15d/A59                                                                 |                                                                                                                              |                1 |              4 |
|  padmux_cpu_jtg_tclk_BUFG |                                                                                                     | x_cpu_top/CPU/x_cr_had_top/A15d/FSM_onehot_A1864b_reg_n_0_[4]                                                                |                1 |              6 |
|  padmux_cpu_jtg_tclk_BUFG |                                                                                                     |                                                                                                                              |                2 |              6 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/prdata_reg[0]_5[0]                        | x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clr_reg_reg[0]                                            |                3 |              6 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_apb_if/wr_ptr_reg[3]_0[0]                          | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                1 |              8 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_apb_if/rd_ptr_reg[0]                               | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                2 |              8 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_apb_if/rd_ptr_reg[0]                               | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                1 |              8 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_uart/rxcnt_1bit[3]_i_1_n_0                         | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                3 |              8 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_uart/rxcnt_bits[3]_i_1_n_0                         | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                3 |              8 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_uart/txcnt_1bit[3]_i_1_n_0                         | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                1 |              8 |
|  POUT_EHS_OBUF_BUFG       | x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/wb_idx_buf_update          | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                1 |              8 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_sdata_if/i2cs_bycnt_reg[3][0]                      | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                2 |              8 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_apb_if/rd_ptr_reg[0]_0                             | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                1 |              8 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_uart/txcnt_1bit[3]_i_1__1_n_0                      | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                1 |              8 |
|  POUT_EHS_OBUF_BUFG       | x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/nt_base_reg[4][0]          | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                1 |              8 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_uart/rxcnt_bits[3]_i_1__1_n_0                      | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                2 |              8 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_uart/rxcnt_1bit[3]_i_1__1_n_0                      | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                1 |              8 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/div_reg_reg[0][0]                         | x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clr_reg_reg[0]                                            |                1 |              8 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/cr_reg_reg[2][0]                          | x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clr_reg_reg[0]                                            |                1 |              8 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/usi_ctrl_reg[3][0]                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                1 |              8 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_sdata_if/i2cs_bycnt_reg[3][0]                      | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                2 |              8 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_apb_if/wr_ptr_reg[3][0]                            | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                1 |              8 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_apb_if/wr_ptr_reg[3]_0[0]                          | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                2 |              8 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/usi_ctrl_reg[3][0]                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                2 |              8 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_apb_if/cnt_bits_reg[0]_1[0]                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                2 |              8 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_apb_if/cnt_bits_reg[0]_1[0]                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                2 |              8 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_apb_if/rd_ptr_reg[0]_0                             | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                1 |              8 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_apb_if/wr_ptr_reg[3][0]                            | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                1 |              8 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_uart/txcnt_1bit[3]_i_1__0_n_0                      | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                2 |              8 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_uart/rxcnt_bits[3]_i_1__0_n_0                      | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                2 |              8 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_uart/rxcnt_1bit[3]_i_1__0_n_0                      | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                3 |              8 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_sdata_if/i2cs_bycnt_reg[3][0]                      | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                2 |              8 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_apb_if/cnt_bits_reg[0]_1[0]                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                1 |              8 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_apb_if/rd_ptr_reg[0]_0                             | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                1 |              8 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_apb_if/rd_ptr_reg[0]                               | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                1 |              8 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_apb_if/wr_ptr_reg[3][0]                            | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                1 |              8 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_apb_if/wr_ptr_reg[3]_0[0]                          | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                1 |              8 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/usi_ctrl_reg[3]_0[0]                      | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                1 |              8 |
|  POUT_EHS_OBUF_BUFG       | x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/ldst_size_buffer_reg[0][0]             |                                                                                                                              |                5 |             10 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc13/chn_int_mask_we                           | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                2 |             10 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/tx_fifo_th_reg[1][0]                      | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                2 |             10 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/timer1controlreg_reg[0]_3[0]              | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                3 |             10 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/timer1controlreg_reg[0]_2[0]              | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                1 |             10 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc14/chn_int_mask_we                           | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                2 |             10 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/timer2controlreg_reg[0]_3[0]              | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                1 |             10 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/timer2controlreg_reg[0]_2[0]              | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                1 |             10 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/timer2controlreg_reg[0]_1[0]              | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                3 |             10 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/timer1controlreg_reg[0]_1[0]              | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                2 |             10 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc4/chn_int_mask_we                            | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                1 |             10 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/timer1controlreg_reg[0]_4[0]              | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                1 |             10 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/timer2controlreg_reg[0]_2[0]              | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                2 |             10 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/chn_int_mask_we                            | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                1 |             10 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/gpio_int_mask_reg[31][0]                  | x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/SUPPORT_INT_LEVEL_SYNC_PROC.int_level_sync_in_ff1_reg[31] |                3 |             10 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/timer1controlreg_reg[0]_1[0]              | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                3 |             10 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/timer1controlreg_reg[0]_2[0]              | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                2 |             10 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc10/chn_int_mask_we                           | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                3 |             10 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/gpio_int_pol_reg[31][0]                   | x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/SUPPORT_INT_LEVEL_SYNC_PROC.int_level_sync_in_ff1_reg[31] |                2 |             10 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/i2cm_ctrl_reg[4][0]                       | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                1 |             10 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/gpio_sw_data_reg[31][0]                   | x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/SUPPORT_INT_LEVEL_SYNC_PROC.int_level_sync_in_ff1_reg[31] |                4 |             10 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc9/chn_int_mask_we                            | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                2 |             10 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/timer1controlreg_reg[0]_4[0]              | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                1 |             10 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/gpio_sw_dir_wen10_out                     | x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/SUPPORT_INT_LEVEL_SYNC_PROC.int_level_sync_in_ff1_reg[31] |                2 |             10 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/timer1controlreg_reg[0]_3[0]              | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                2 |             10 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/chn_int_mask_we                            | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                1 |             10 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/i2cm_ctrl_reg[4]_0[0]                     | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                2 |             10 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_spi/txcnt_bits[4]_i_1_n_0                          | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                2 |             10 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc6/chn_int_mask_we                            | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                2 |             10 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_apb_if/flag_counter_reg[0][0]                      | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                2 |             10 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc3/chn_int_mask_we                            | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                2 |             10 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_apb_if/flag_counter_reg[4]_0[0]                    | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                2 |             10 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc0/chn_int_mask_we                            | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                2 |             10 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/timer2controlreg_reg[0]_1[0]              | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                3 |             10 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/timer2controlreg_reg[0]_0[0]              | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                3 |             10 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc15/chn_int_mask_we                           | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                2 |             10 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/timer2controlreg_reg[0][0]                | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                3 |             10 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc1/chn_int_mask_we                            | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                2 |             10 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc12/chn_int_mask_we                           | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                1 |             10 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_spi/txcnt_bits[4]_i_1__0_n_0                       | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                2 |             10 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_spi/txcnt_bits[4]_i_1__1_n_0                       | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                2 |             10 |
|  POUT_EHS_OBUF_BUFG       | x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/split_cnt[4]_i_1_n_0                  | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                4 |             10 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_apb_if/flag_counter_reg[0][0]                      | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                2 |             10 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc8/chn_int_mask_we                            | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                2 |             10 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_apb_if/flag_counter_reg[4]_0[0]                    | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                2 |             10 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc11/chn_int_mask_we                           | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                2 |             10 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_apb_if/flag_counter_reg[0][0]                      | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                2 |             10 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_apb_if/flag_counter_reg[4]_0[0]                    | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                2 |             10 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc7/chn_int_mask_we                            | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                1 |             10 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/timer2controlreg_reg[0]_0[0]              | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                1 |             10 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/i2cm_ctrl_reg[4][0]                       | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                1 |             10 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/tx_fifo_th_reg[1][0]                      | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                2 |             10 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/tx_fifo_th_reg[1]_0[0]                    | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                2 |             10 |
|  POUT_EHS_OBUF_BUFG       | x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/E[0]                       | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                2 |             12 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/wdt_cr_ir_reg[5][0]                       | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                4 |             12 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc12/p_1_out[5]                                | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                3 |             12 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/cstate[6]_i_1_n_0                         | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                2 |             12 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc13/p_1_out[5]                                | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                3 |             12 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/uart_ctrl_reg[5][0]                       | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                1 |             12 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/gpio_int_en_reg[0][0]                     | x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/SUPPORT_INT_LEVEL_SYNC_PROC.int_level_sync_in_ff1_reg[31] |                4 |             12 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/uart_ctrl_reg[5]_0[0]                     | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                2 |             12 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/int_timinten_reg[5][0]                    | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                3 |             12 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc14/p_1_out[5]                                | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                3 |             12 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc15/p_1_out[5]                                | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                3 |             12 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc2/p_1_out[5]                                 | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                2 |             12 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_apb_if/i2c_en                                      | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                5 |             12 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/gpio_int_type_reg[31][0]                  | x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/SUPPORT_INT_LEVEL_SYNC_PROC.int_level_sync_in_ff1_reg[31] |                4 |             12 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc11/p_1_out[5]                                | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                3 |             12 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_apb_if/i2c_en                                      | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                3 |             12 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/p_1_out[5]                                 | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                4 |             12 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc5/p_1_out[5]                                 | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                3 |             12 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc7/p_1_out[5]                                 | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                3 |             12 |
|  POUT_EHS_OBUF_BUFG       | x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/push0_reg[0]_0[0]                  | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                2 |             12 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc6/p_1_out[5]                                 | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                4 |             12 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_apb_if/i2c_en                                      | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                4 |             12 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/uart_ctrl_reg[5]_0[0]                     | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                2 |             12 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc8/p_1_out[5]                                 | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                3 |             12 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/cstate[6]_i_1__0_n_0                      | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                3 |             12 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc1/p_1_out[5]                                 | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                4 |             12 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc10/p_1_out[5]                                | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                3 |             12 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc9/p_1_out[5]                                 | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                3 |             12 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc0/p_1_out[5]                                 | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                3 |             12 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc3/p_1_out[5]                                 | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                3 |             12 |
|  POUT_EHS_OBUF_BUFG       | x_cpu_top/CPU/x_cr_had_top/A15d/A74/E[0]                                                            | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                3 |             14 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_i2c_top/x_i2cm/hold_cnt[7]_i_1_n_0                 | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                3 |             16 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/i2c_fs_div_reg[7][0]                      | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                2 |             16 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/i2c_hold_reg[0][0]                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                1 |             16 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_apb_if/i2c_fscnt_reg[5][0]                         | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                4 |             16 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_i2c_top/x_i2cm/hold_cnt[7]_i_1__1_n_0              | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                3 |             16 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_i2c_top/x_i2cs/s_hold_cnt[7]_i_1__1_n_0            | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                3 |             16 |
|  POUT_EHS_OBUF_BUFG       | x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_cp0_top/x_cr_cp0_oreg/E[0]                               | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                3 |             16 |
|  POUT_EHS_OBUF_BUFG       | x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_cp0_top/x_cr_cp0_status/m_th_reg[7]_0[0]                 | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                2 |             16 |
|  POUT_EHS_OBUF_BUFG       | x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/mpil_reg[7][0]                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                5 |             16 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/i2c_fs_div_reg[7][0]                      | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                3 |             16 |
|  POUT_EHS_OBUF_BUFG       | x_cpu_top/CPU/x_cr_had_top/A18545/A95                                                               | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                2 |             16 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/i2c_fs_div_reg[7]_0[0]                    | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                2 |             16 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/i2c_hold_reg[0]_0[0]                      | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                2 |             16 |
|  POUT_EHS_OBUF_BUFG       | x_cpu_top/CPU/x_cr_had_top/A18545/A1860d                                                            | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                2 |             16 |
|  POUT_EHS_OBUF_BUFG       | x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/m_thcfg_reg[0][0]                                    | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                3 |             16 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/i2c_hold_reg[0][0]                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                3 |             16 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_apb_if/i2c_fscnt_reg[5][0]                         | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                3 |             16 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/wdt_torr_ir_reg[7]_0[0]                   | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                2 |             16 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_i2c_top/x_i2cm/hold_cnt[7]_i_1__0_n_0              | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                4 |             16 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_i2c_top/x_i2cs/s_hold_cnt[7]_i_1__0_n_0            | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                3 |             16 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_i2c_top/x_i2cs/s_hold_cnt[7]_i_1_n_0               | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                2 |             16 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_apb_if/i2c_fscnt_reg[5][0]                         | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                3 |             16 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc8/chn_ctrl_b_we                              | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                3 |             18 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc13/chn_ctrl_b_we                             | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                4 |             18 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/spi_ctrl_reg[8][0]                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                5 |             18 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc4/chn_ctrl_b_we                              | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                4 |             18 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc6/chn_ctrl_b_we                              | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                5 |             18 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc9/chn_ctrl_b_we                              | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                3 |             18 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc11/chn_ctrl_b_we                             | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                5 |             18 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/spi_ctrl_reg[8][0]                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                4 |             18 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/chn_ctrl_b_we                              | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                3 |             18 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc0/chn_ctrl_b_we                              | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                6 |             18 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc10/chn_ctrl_b_we                             | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                4 |             18 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc1/chn_ctrl_b_we                              | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                4 |             18 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc12/chn_ctrl_b_we                             | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                4 |             18 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc7/chn_ctrl_b_we                              | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                3 |             18 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/spi_ctrl_reg[8]_0[0]                      | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                6 |             18 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc15/chn_ctrl_b_we                             | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                5 |             18 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc14/chn_ctrl_b_we                             | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                3 |             18 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc3/chn_ctrl_b_we                              | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                6 |             18 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/chn_ctrl_b_we                              | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                6 |             18 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/i2c_addr_reg[9]_0[0]                      | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                3 |             20 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/tx_dma_th_reg[4][0]                       | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                4 |             20 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/i2c_addr_reg[9][0]                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                4 |             20 |
|  POUT_EHS_OBUF_BUFG       | x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/addr_cnt_reg[0][0]                 | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                3 |             20 |
|  POUT_EHS_OBUF_BUFG       | x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/vector_reg[0][0]           | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                5 |             20 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/tx_dma_th_reg[4]_0[0]                     | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                7 |             20 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/tx_dma_th_reg[4][0]                       | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                5 |             20 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/i2c_addr_reg[9][0]                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                5 |             20 |
|  POUT_EHS_OBUF_BUFG       | x_cpu_top/CPU/x_cr_had_top/A18545/p_0_in13_out                                                      |                                                                                                                              |                6 |             24 |
|  POUT_EHS_OBUF_BUFG       | x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/x_cr_clic_arb/clic_pad_int_hv_i_1_n_0                   | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                7 |             24 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/int_capinten_reg[11][0]                   | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                4 |             24 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/gpio_int_type_reg[31][0]                  | x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/gpio_int_status_edge_reg[18]                              |                5 |             26 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc13/cntr_blk[12]_i_1__9_n_0                   | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                4 |             26 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc12/cntr_blk[12]_i_1__10_n_0                  | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                4 |             26 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc11/cntr_blk[12]_i_1__11_n_0                  | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                4 |             26 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc1/cntr_blk[12]_i_1__0_n_0                    | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                4 |             26 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/gpio_int_mask_reg[31][0]                  | x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/gpio_int_status_edge_reg[18]                              |                3 |             26 |
|  POUT_EHS_OBUF_BUFG       | x_cpu_top/CPU/x_cr_core_top/x_cr_bmu_top/x_cr_bmu_dbus_if/tcipif_xx_dbus_addr_reg[0]                |                                                                                                                              |                6 |             26 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc10/cntr_blk[12]_i_1__12_n_0                  | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                4 |             26 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc0/cntr_blk[12]_i_1__13_n_0                   | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                4 |             26 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/gpio_int_type_reg[31][0]                  | x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/gpio_int_status_edge_reg[5]                               |                5 |             26 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc5/cntr_blk[12]_i_1__4_n_0                    | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                4 |             26 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc9/cntr_blk[12]_i_1_n_0                       | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                4 |             26 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc8/cntr_blk[12]_i_1__7_n_0                    | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                4 |             26 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc7/cntr_blk[12]_i_1__6_n_0                    | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                4 |             26 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc6/cntr_blk[12]_i_1__5_n_0                    | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                4 |             26 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/gpio_sw_dir_wen10_out                     | x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/gpio_int_status_edge_reg[18]                              |                7 |             26 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc4/cntr_blk[12]_i_1__3_n_0                    | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                4 |             26 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc15/cntr_blk[12]_i_1__14_n_0                  | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                4 |             26 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc3/cntr_blk[12]_i_1__2_n_0                    | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                4 |             26 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/gpio_int_en_reg[0][0]                     | x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/gpio_int_status_edge_reg[18]                              |                4 |             26 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/gpio_int_en_reg[0][0]                     | x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/gpio_int_status_edge_reg[5]                               |                6 |             26 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc2/cntr_blk[12]_i_1__1_n_0                    | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                4 |             26 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/gpio_sw_data_reg[31][0]                   | x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/gpio_int_status_edge_reg[18]                              |                5 |             26 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_chfsm_ctrl/x_fsmc14/cntr_blk[12]_i_1__8_n_0                   | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                4 |             26 |
|  POUT_EHS_OBUF_BUFG       | x_cpu_top/CPU/x_cr_had_top/A18545/A185bc                                                            | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                5 |             26 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/gpio_int_pol_reg[31][0]                   | x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/gpio_int_status_edge_reg[5]                               |                6 |             26 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/gpio_int_pol_reg[31][0]                   | x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/gpio_int_status_edge_reg[18]                              |                6 |             28 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/gpio_sw_dir_wen10_out                     | x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/gpio_int_status_edge_reg[5]                               |                9 |             28 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/gpio_int_mask_reg[31][0]                  | x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/gpio_int_status_edge_reg[5]                               |                8 |             28 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/gpio_sw_data_reg[31][0]                   | x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/gpio_int_status_edge_reg[5]                               |                5 |             28 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/div_reg_reg[0][0]                         | x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/div_reg_reg[19]                                           |                6 |             32 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/tx_fifo_latch_en                                            |                                                                                                                              |                3 |             32 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_arb_ctrl/U_CH5TRGLATCH/busy_chn_cod_reg[0]_0[0]               | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               12 |             32 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/tx_fifo_latch_en                                            |                                                                                                                              |                3 |             32 |
|  POUT_EHS_OBUF_BUFG       | x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/entry_inst_reg[9]_8[0]             |                                                                                                                              |               11 |             32 |
|  POUT_EHS_OBUF_BUFG       | x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/entry_inst_reg[9]_6[0]             |                                                                                                                              |               11 |             32 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/tx_fifo_latch_en                                            |                                                                                                                              |                3 |             32 |
|  POUT_EHS_OBUF_BUFG       | x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/entry_inst_reg[9]_7[0]             |                                                                                                                              |               11 |             32 |
|  POUT_EHS_OBUF_BUFG       | x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/entry_inst_reg[9]_4[0]             |                                                                                                                              |               13 |             32 |
|  POUT_EHS_OBUF_BUFG       | x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/entry_inst_reg[1]_0[0]             |                                                                                                                              |               12 |             32 |
|  POUT_EHS_OBUF_BUFG       | x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/entry_inst_reg[9]_5[0]             |                                                                                                                              |               12 |             32 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/intr_mask_reg[17]_0[0]                    | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                5 |             36 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/int_pwminten2_reg[5][0]                   | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                6 |             36 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/int_capctl_reg[17][0]                     | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                6 |             36 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/intr_en_reg[17][0]                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               11 |             36 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/intr_en_reg[17]_0[0]                      | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                5 |             36 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/intr_mask_reg[17][0]                      | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                6 |             36 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/intr_en_reg[17][0]                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                8 |             36 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/intr_mask_reg[17]_1[0]                    | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                7 |             36 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/int_pwmctl_reg[17]_0[0]                   | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                9 |             36 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/int_pwminten1_reg[0][0]                   | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                7 |             38 |
|  POUT_EHS_OBUF_BUFG       | x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_pcgen/addr_cnt_reg[10]_0[0]               | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                6 |             40 |
|  padmux_cpu_jtg_tclk_BUFG |                                                                                                     | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                9 |             40 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d[41]_i_1_n_0                       | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                6 |             46 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_uart/p_0_in__0[23]                                 | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                4 |             48 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_apb_if/prdata_reg[13]_1                            |                                                                                                                              |                3 |             48 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/clk_div1_reg[23][0]                       | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                8 |             48 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_apb_if/p_1_in12_out                                |                                                                                                                              |                3 |             48 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_apb_if/prdata_reg[13]_1                            |                                                                                                                              |                3 |             48 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/clk_div0_reg[23][0]                       | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                8 |             48 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_uart/p_0_in__0[23]                                 | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                6 |             48 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_apb_if/p_1_in12_out                                |                                                                                                                              |                3 |             48 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/clk_div1_reg[23][0]                       | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                9 |             48 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_apb_if/prdata_reg[13]_1                            |                                                                                                                              |                3 |             48 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/prdata_reg[23]_0[0]                       | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               14 |             48 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_i2c_top/x_i2cs/p_0_in[23]                          | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                6 |             48 |
|  POUT_EHS_OBUF_BUFG       | x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/E[0]                                                 |                                                                                                                              |                8 |             48 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_i2c_top/x_i2cs/p_0_in[23]                          | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                5 |             48 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_usi2_sec_top/x_usi2/x_apb_if/p_1_in12_out                                |                                                                                                                              |                3 |             48 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_i2c_top/x_i2cs/p_0_in[23]                          | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                6 |             48 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_uart/p_0_in__0[23]                                 | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                4 |             48 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/clk_div1_reg[23]_0[0]                     | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                9 |             48 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/prdata_reg[23][0]                         | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               18 |             48 |
|  POUT_EHS_OBUF_BUFG       | x_cpu_top/CPU/x_cr_tcipif_top/x_cr_coretim_top/cnt[23]_i_2__0_n_0                                   | x_cpu_top/CPU/x_cr_tcipif_top/x_cr_tcipif_dbus/SR[0]                                                                         |               13 |             48 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/prdata_reg[23][0]                         | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               15 |             48 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/clk_div0_reg[23][0]                       | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                6 |             48 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/clk_div0_reg[23]_0[0]                     | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                7 |             48 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/int_pwminverttrig_reg[24][0]              | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               15 |             50 |
|  POUT_EHS_OBUF_BUFG       |                                                                                                     | x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/gpio_int_status_edge_reg[5]                               |               12 |             52 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/int_pwm45db_reg[25][0]                    | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                8 |             52 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/int_pwm01db_reg[25][0]                    | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               11 |             52 |
|  POUT_EHS_OBUF_BUFG       | x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/nt_mtvt_reg[0][0]          | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               10 |             52 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/int_pwm23db_reg[25][0]                    | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               10 |             52 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/int_pwmcfg_reg[27][0]                     | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               22 |             56 |
|  POUT_EHS_OBUF_BUFG       | x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/nt_base_reg[4][1]          | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               15 |             56 |
|  POUT_EHS_OBUF_BUFG       |                                                                                                     | x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/gpio_int_status_edge_reg[18]                              |               12 |             56 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_pwrite_reg_0                       | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               11 |             58 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/prdata_reg[0]_5[0]                        | x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/div_reg_reg[19]                                           |               29 |             58 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc11/chn_ctrl_a_we                             | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               11 |             60 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc0/chn_ctrl_a_we                              | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               13 |             60 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc8/chn_ctrl_a_we                              | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               12 |             60 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc1/chn_ctrl_a_we                              | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               19 |             60 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc4/chn_ctrl_a_we                              | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               14 |             60 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc6/chn_ctrl_a_we                              | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               12 |             60 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc3/chn_ctrl_a_we                              | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               13 |             60 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc13/chn_ctrl_a_we                             | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               12 |             60 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc14/chn_ctrl_a_we                             | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               11 |             60 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/chn_ctrl_a_we                              | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               12 |             60 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc7/chn_ctrl_a_we                              | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               12 |             60 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc9/chn_ctrl_a_we                              | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                9 |             60 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc10/chn_ctrl_a_we                             | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               11 |             60 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc12/chn_ctrl_a_we                             | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               14 |             60 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/chn_ctrl_a_we                              | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               18 |             60 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc15/chn_ctrl_a_we                             | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               16 |             60 |
|  POUT_EHS_OBUF_BUFG       | x_cpu_top/CPU/x_cr_had_top/A18545/p_2_out[30]                                                       |                                                                                                                              |               11 |             62 |
|  POUT_EHS_OBUF_BUFG       | x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_vector/nt_mepc_reg[0][0]                  | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               21 |             62 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_0_inst/p_0_in[31]                       | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                9 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_1_inst/p_0_in[31]                       | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               11 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_3_inst/p_0_in[31]                       | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                9 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_2_inst/p_0_in[31]                       | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               11 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_4_inst/p_0_in[31]                       | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               10 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_5_inst/p_0_in[31]                       | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               10 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_cpu_top/CPU/x_cr_had_top/A18545/A18610                                                            |                                                                                                                              |                9 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_cpu_top/CPU/x_cr_had_top/A18545/A18611                                                            |                                                                                                                              |                8 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc15/darn_we                                   | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               13 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc15/sarn_we                                   | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               16 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc3/darn_we                                    | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               13 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc3/sarn_we                                    | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               16 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/darn_we                                    | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               14 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc2/sarn_we                                    | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               13 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc6/darn_we                                    | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               19 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc6/sarn_we                                    | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               14 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc9/darn_we                                    | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               13 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc9/sarn_we                                    | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               16 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc10/sarn_we                                   | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               18 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc10/darn_we                                   | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               15 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc0/darn_we                                    | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               21 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc0/sarn_we                                    | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               19 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc1/darn_we                                    | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               17 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc1/sarn_we                                    | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               12 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc13/sarn_we                                   | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               15 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc11/sarn_we                                   | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               14 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc11/darn_we                                   | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               14 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc12/darn_we                                   | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               13 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc12/sarn_we                                   | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               11 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc13/darn_we                                   | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               20 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc14/darn_we                                   | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               16 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc14/sarn_we                                   | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               14 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc4/darn_we                                    | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               13 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc4/sarn_we                                    | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               15 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/darn_we                                    | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               12 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc5/sarn_we                                    | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               15 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc7/darn_we                                    | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               15 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc7/sarn_we                                    | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               17 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc8/darn_we                                    | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               16 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_dmac_top/x_reg_ctrl/x_chregc8/sarn_we                                    | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               16 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/hwdata_vld                                | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               14 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_slave_hrdata0                           | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               15 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/int_cap45match_reg[31][0]                 | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                7 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/int_cap01match_reg[31][0]                 | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                8 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/int_pwm01load_h_reg[31][0]                | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               12 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/int_pwm01load_reg[31][0]                  | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               11 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/int_cap23match_reg[31][0]                 | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                8 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/int_cap01match_h_reg[31][0]               | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                9 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_REGFILE/E[0]                                     | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                9 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/int_pwm01trig_h_reg[31][0]                | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               14 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/hwdata_vld                                | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                7 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/int_pwm01trig_reg[31][0]                  | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               18 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/int_cap23match_h_reg[31]_0[0]             | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                8 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/int_pwm0cmp_h_reg[31][0]                  | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               16 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_slave_hrdata0                           | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                9 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/int_pwm0cmp_reg[31][0]                    | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               12 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/int_pwm1cmp_h_reg[31][0]                  | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                8 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/int_cap45match_h_reg[31][0]               | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               10 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/int_pwm45load_h_reg[31][0]                | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               11 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/int_pwm4cmp_reg[31][0]                    | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               11 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_cpu_top/CPU/x_cr_had_top/A18545/A91                                                               |                                                                                                                              |               10 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/int_pwm45load_reg[31][0]                  | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               14 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/int_pwm5cmp_h_reg[31][0]                  | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               12 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/int_pwm5cmp_reg[31][0]                    | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               13 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/int_pwm3cmp_h_reg[31][0]                  | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               15 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/int_pwm23trig_h_reg[31][0]                | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               22 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/int_pwm45trig_reg[31][0]                  | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               18 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/int_pwm23trig_reg[31][0]                  | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               19 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/int_pwm4cmp_h_reg[31][0]                  | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               11 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/int_pwm3cmp_reg[31][0]                    | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                9 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/int_pwm1cmp_reg[31][0]                    | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                9 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/int_pwm45trig_h_reg[31][0]                | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               20 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/int_pwm23load_h_reg[31][0]                | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               11 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/int_pwm23load_reg[31][0]                  | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               14 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/int_pwm2cmp_reg[31][0]                    | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               11 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/int_tim45load_reg[31][0]                  | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                9 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/int_tim01load_reg[31][0]                  | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               10 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/int_tim45load_h_reg[31][0]                | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               11 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/int_tim23load_reg[31][0]                  | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               11 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/int_tim01load_h_reg[31]_0[0]              | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                7 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/int_tim23load_h_reg[31]_0[0]              | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                9 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_aou_top/x_rtc0_sec_top/x_rtc_aou_top/x_rtc_aou_apbif/E[0]                                         | x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clr_reg_reg[0]                                            |               13 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/mr_reg_reg[0][0]                          | x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clr_reg_reg[0]                                            |               10 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/prdata_reg[0]_9[0]                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               19 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/prdata_reg[0]_8[0]                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               17 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/int_pwm2cmp_h_reg[31][0]                  | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               12 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mcycle_reg[0]              | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                5 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mad_internal_reg[15]_8[0]  | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               26 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/prdata_reg[0]_7[0]                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               17 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/prdata_reg[0]_0[0]                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               13 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/prdata_reg[0]_3[0]                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               17 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/timer1loadcount_reg[0]_0[0]               | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               13 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mcycle_reg[32][0]          | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                7 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/timer1loadcount_reg[0]_2[0]               | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               11 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mscratch_value_reg[0]_1[0] | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               23 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/prdata_reg[0]_1[0]                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               15 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/prdata_reg[0]_2[0]                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               15 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/prdata_reg[31]_3[0]                       | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               14 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/timer1loadcount_reg[0][0]                 | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               13 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/mtval_value_reg[0]_2[0]    | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               19 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/timer1loadcount_reg[0]_1[0]               | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               13 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibuf/x_ibuf_entry_2/wb_data_buffer_reg[0]_7[0] | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               26 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_retire/E[0]                               |                                                                                                                              |                9 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/timer2loadcount_reg[0]_0[0]               | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               11 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/timer2loadcount_reg[0][0]                 | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               10 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/timer2loadcount_reg[0]_1[0]               | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               10 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/timer2loadcount_reg[0]_2[0]               | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                8 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/E[0]                                   |                                                                                                                              |               31 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/user_write_en[11]                      |                                                                                                                              |               22 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/user_write_en[1]                       |                                                                                                                              |               22 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/timer1loadcount_reg[0][0]                 | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               11 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/timer1loadcount_reg[0]_2[0]               | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               12 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/timer1loadcount_reg[0]_1[0]               | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               11 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/timer2loadcount_reg[0]_0[0]               | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               11 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/timer2loadcount_reg[0]_1[0]               | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               13 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/timer1loadcount_reg[0]_0[0]               | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               10 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/user_write_en[3]                       |                                                                                                                              |               23 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/user_write_en[5]                       |                                                                                                                              |               23 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/timer2loadcount_reg[0][0]                 | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |                9 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/user_write_en[4]                       |                                                                                                                              |               21 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/timer2loadcount_reg[0]_2[0]               | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               11 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/user_write_en[0]                       |                                                                                                                              |               26 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/user_write_en[12]                      |                                                                                                                              |               22 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/user_write_en[2]                       |                                                                                                                              |               20 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/user_write_en[6]                       |                                                                                                                              |               23 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/user_write_en[10]                      |                                                                                                                              |               23 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/user_write_en[9]                       |                                                                                                                              |               22 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/user_write_en[8]                       |                                                                                                                              |               26 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/user_write_en[7]                       |                                                                                                                              |               21 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/x_reg_dout_reg[31]_1[0]                |                                                                                                                              |               23 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_cpu_top/CPU/x_cr_had_top/A18545/A80[31]_i_1_n_0                                                   |                                                                                                                              |                8 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_cpu_top/CPU/x_cr_had_top/A18545/A92                                                               |                                                                                                                              |               11 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/cap_edge_1                                 | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               19 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/cap_edge_2                                 | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               16 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/cap_edge_4                                 | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               19 |             64 |
|  padmux_cpu_jtg_tclk_BUFG | x_cpu_top/CPU/x_cr_had_top/A15d/A1864c[31]_i_1_n_0                                                  |                                                                                                                              |               16 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/cap_edge_0                                 | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               17 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/cap_edge_3                                 | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               20 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/cap_edge                                   | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               21 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/prdata_reg[0]_6[0]                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               13 |             64 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m0_ctrl_bus_ff_reg[44][0]              | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               23 |             72 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/E[0]                                   | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               25 |             72 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_arb/m2_ctrl_bus_ff_reg[44][0]              | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               25 |             72 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_pwrite_reg_0                       | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               18 |             94 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/s_data_sel_reg[1]                      | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               33 |             96 |
|  POUT_EHS_OBUF_BUFG       |                                                                                                     | x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/clr_reg_reg[0]                                            |               21 |            144 |
|  POUT_EHS_OBUF_BUFG       |                                                                                                     | x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/SUPPORT_INT_LEVEL_SYNC_PROC.int_level_sync_in_ff1_reg[31] |               23 |            150 |
|  POUT_EHS_OBUF_BUFG       |                                                                                                     | x_pdu_top/x_sub_apb0_top/x_wdt_sec_top/x_wdt/U_WDT_ISRC/U_WDT_ISRG/mbk_cen_f_b_reg                                           |               56 |            176 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_1_inst/load_cnt0                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               33 |            192 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_2_inst/load_cnt0                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               29 |            192 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_0_inst/load_cnt0                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               40 |            192 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_3_inst/load_cnt0                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               38 |            192 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_4_inst/load_cnt0                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               36 |            192 |
|  POUT_EHS_OBUF_BUFG       | x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_ctrl/pwm_5_inst/load_cnt0                        | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |               31 |            192 |
|  POUT_EHS_OBUF_BUFG       |                                                                                                     | x_pdu_top/x_main_bus_top/x_ahb_matrix_7_12_main/x_matrix_dec/m0_ctrl_bus_ff_reg[0]_0                                         |             2428 |           9588 |
+---------------------------+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


