

================================================================
== Vivado HLS Report for 'load37'
================================================================
* Date:           Tue Jun 16 20:42:04 2020

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        jacobi2d_kernel
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.33|     2.431|        0.90|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |              |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |- load_epoch  |    ?|    ?|         3|          1|          1|     ?|    yes   |
        +--------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 131
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 128 129 130 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	94  / true
94 --> 
	95  / true
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	98  / true
98 --> 
	99  / true
99 --> 
	100  / true
100 --> 
	101  / true
101 --> 
	102  / true
102 --> 
	103  / true
103 --> 
	104  / true
104 --> 
	105  / true
105 --> 
	106  / true
106 --> 
	107  / true
107 --> 
	108  / true
108 --> 
	109  / true
109 --> 
	110  / true
110 --> 
	111  / true
111 --> 
	112  / true
112 --> 
	113  / true
113 --> 
	114  / true
114 --> 
	115  / true
115 --> 
	116  / true
116 --> 
	117  / true
117 --> 
	118  / true
118 --> 
	119  / true
119 --> 
	120  / true
120 --> 
	121  / true
121 --> 
	122  / true
122 --> 
	123  / true
123 --> 
	124  / true
124 --> 
	125  / true
125 --> 
	126  / true
126 --> 
	127  / true
127 --> 
	128  / true
128 --> 
	131  / (!tmp_i_i_i)
	129  / (tmp_i_i_i)
129 --> 
	130  / true
130 --> 
	128  / true
131 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.21>
ST_1 : Operation 132 [1/1] (1.21ns)   --->   "%var_input_0_2_V_offset_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %var_input_0_2_V_offset)"   --->   Operation 132 'read' 'var_input_0_2_V_offset_read' <Predicate = true> <Delay = 1.21> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%var_input_0_2_V_offset1_i = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %var_input_0_2_V_offset_read, i32 6, i32 31)"   --->   Operation 133 'partselect' 'var_input_0_2_V_offset1_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (1.21ns)   --->   "%coalesced_data_num_read = call i64 @_ssdm_op_Read.ap_fifo.i64P(i64* %coalesced_data_num)"   --->   Operation 134 'read' 'coalesced_data_num_read' <Predicate = true> <Delay = 1.21> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%tmp = trunc i64 %coalesced_data_num_read to i32" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9718]   --->   Operation 135 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.43>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_i = zext i26 %var_input_0_2_V_offset1_i to i64"   --->   Operation 136 'zext' 'tmp_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%var_input_0_2_V_addr = getelementptr i512* %var_input_0_2_V, i64 %tmp_i"   --->   Operation 137 'getelementptr' 'var_input_0_2_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [126/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 138 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 2.43>
ST_3 : Operation 139 [125/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 139 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.43>
ST_4 : Operation 140 [124/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 140 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.43>
ST_5 : Operation 141 [123/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 141 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.43>
ST_6 : Operation 142 [122/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 142 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.43>
ST_7 : Operation 143 [121/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 143 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.43>
ST_8 : Operation 144 [120/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 144 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.43>
ST_9 : Operation 145 [119/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 145 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.43>
ST_10 : Operation 146 [118/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 146 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.43>
ST_11 : Operation 147 [117/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 147 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 2.43>
ST_12 : Operation 148 [116/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 148 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 2.43>
ST_13 : Operation 149 [115/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 149 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 2.43>
ST_14 : Operation 150 [114/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 150 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 2.43>
ST_15 : Operation 151 [113/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 151 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 2.43>
ST_16 : Operation 152 [112/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 152 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 2.43>
ST_17 : Operation 153 [111/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 153 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 2.43>
ST_18 : Operation 154 [110/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 154 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 2.43>
ST_19 : Operation 155 [109/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 155 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 2.43>
ST_20 : Operation 156 [108/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 156 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 2.43>
ST_21 : Operation 157 [107/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 157 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 2.43>
ST_22 : Operation 158 [106/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 158 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 2.43>
ST_23 : Operation 159 [105/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 159 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 2.43>
ST_24 : Operation 160 [104/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 160 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 2.43>
ST_25 : Operation 161 [103/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 161 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 2.43>
ST_26 : Operation 162 [102/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 162 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 2.43>
ST_27 : Operation 163 [101/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 163 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 2.43>
ST_28 : Operation 164 [100/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 164 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 2.43>
ST_29 : Operation 165 [99/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 165 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 2.43>
ST_30 : Operation 166 [98/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 166 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 2.43>
ST_31 : Operation 167 [97/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 167 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 2.43>
ST_32 : Operation 168 [96/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 168 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 2.43>
ST_33 : Operation 169 [95/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 169 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 2.43>
ST_34 : Operation 170 [94/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 170 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 2.43>
ST_35 : Operation 171 [93/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 171 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 2.43>
ST_36 : Operation 172 [92/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 172 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 2.43>
ST_37 : Operation 173 [91/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 173 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 2.43>
ST_38 : Operation 174 [90/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 174 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 2.43>
ST_39 : Operation 175 [89/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 175 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 2.43>
ST_40 : Operation 176 [88/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 176 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 2.43>
ST_41 : Operation 177 [87/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 177 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 2.43>
ST_42 : Operation 178 [86/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 178 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 2.43>
ST_43 : Operation 179 [85/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 179 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 2.43>
ST_44 : Operation 180 [84/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 180 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 2.43>
ST_45 : Operation 181 [83/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 181 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 2.43>
ST_46 : Operation 182 [82/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 182 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 2.43>
ST_47 : Operation 183 [81/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 183 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 2.43>
ST_48 : Operation 184 [80/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 184 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 2.43>
ST_49 : Operation 185 [79/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 185 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 2.43>
ST_50 : Operation 186 [78/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 186 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 2.43>
ST_51 : Operation 187 [77/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 187 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 2.43>
ST_52 : Operation 188 [76/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 188 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 2.43>
ST_53 : Operation 189 [75/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 189 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 2.43>
ST_54 : Operation 190 [74/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 190 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 2.43>
ST_55 : Operation 191 [73/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 191 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 2.43>
ST_56 : Operation 192 [72/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 192 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 2.43>
ST_57 : Operation 193 [71/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 193 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 2.43>
ST_58 : Operation 194 [70/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 194 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 2.43>
ST_59 : Operation 195 [69/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 195 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 2.43>
ST_60 : Operation 196 [68/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 196 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 2.43>
ST_61 : Operation 197 [67/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 197 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 2.43>
ST_62 : Operation 198 [66/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 198 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 2.43>
ST_63 : Operation 199 [65/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 199 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 2.43>
ST_64 : Operation 200 [64/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 200 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 2.43>
ST_65 : Operation 201 [63/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 201 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 2.43>
ST_66 : Operation 202 [62/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 202 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 2.43>
ST_67 : Operation 203 [61/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 203 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 2.43>
ST_68 : Operation 204 [60/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 204 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 2.43>
ST_69 : Operation 205 [59/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 205 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 2.43>
ST_70 : Operation 206 [58/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 206 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 2.43>
ST_71 : Operation 207 [57/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 207 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 71> <Delay = 2.43>
ST_72 : Operation 208 [56/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 208 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 72> <Delay = 2.43>
ST_73 : Operation 209 [55/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 209 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 73> <Delay = 2.43>
ST_74 : Operation 210 [54/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 210 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 75 <SV = 74> <Delay = 2.43>
ST_75 : Operation 211 [53/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 211 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 76 <SV = 75> <Delay = 2.43>
ST_76 : Operation 212 [52/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 212 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 77 <SV = 76> <Delay = 2.43>
ST_77 : Operation 213 [51/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 213 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 78 <SV = 77> <Delay = 2.43>
ST_78 : Operation 214 [50/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 214 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 79 <SV = 78> <Delay = 2.43>
ST_79 : Operation 215 [49/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 215 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 80 <SV = 79> <Delay = 2.43>
ST_80 : Operation 216 [48/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 216 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 81 <SV = 80> <Delay = 2.43>
ST_81 : Operation 217 [47/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 217 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 82 <SV = 81> <Delay = 2.43>
ST_82 : Operation 218 [46/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 218 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 83 <SV = 82> <Delay = 2.43>
ST_83 : Operation 219 [45/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 219 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 84 <SV = 83> <Delay = 2.43>
ST_84 : Operation 220 [44/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 220 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 85 <SV = 84> <Delay = 2.43>
ST_85 : Operation 221 [43/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 221 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 86 <SV = 85> <Delay = 2.43>
ST_86 : Operation 222 [42/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 222 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 87 <SV = 86> <Delay = 2.43>
ST_87 : Operation 223 [41/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 223 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 88 <SV = 87> <Delay = 2.43>
ST_88 : Operation 224 [40/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 224 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 89 <SV = 88> <Delay = 2.43>
ST_89 : Operation 225 [39/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 225 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 90 <SV = 89> <Delay = 2.43>
ST_90 : Operation 226 [38/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 226 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 91 <SV = 90> <Delay = 2.43>
ST_91 : Operation 227 [37/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 227 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 92 <SV = 91> <Delay = 2.43>
ST_92 : Operation 228 [36/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 228 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 93 <SV = 92> <Delay = 2.43>
ST_93 : Operation 229 [35/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 229 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 94 <SV = 93> <Delay = 2.43>
ST_94 : Operation 230 [34/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 230 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 95 <SV = 94> <Delay = 2.43>
ST_95 : Operation 231 [33/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 231 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 96 <SV = 95> <Delay = 2.43>
ST_96 : Operation 232 [32/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 232 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 97 <SV = 96> <Delay = 2.43>
ST_97 : Operation 233 [31/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 233 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 98 <SV = 97> <Delay = 2.43>
ST_98 : Operation 234 [30/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 234 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 99 <SV = 98> <Delay = 2.43>
ST_99 : Operation 235 [29/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 235 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 100 <SV = 99> <Delay = 2.43>
ST_100 : Operation 236 [28/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 236 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 101 <SV = 100> <Delay = 2.43>
ST_101 : Operation 237 [27/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 237 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 102 <SV = 101> <Delay = 2.43>
ST_102 : Operation 238 [26/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 238 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 103 <SV = 102> <Delay = 2.43>
ST_103 : Operation 239 [25/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 239 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 104 <SV = 103> <Delay = 2.43>
ST_104 : Operation 240 [24/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 240 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 105 <SV = 104> <Delay = 2.43>
ST_105 : Operation 241 [23/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 241 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 106 <SV = 105> <Delay = 2.43>
ST_106 : Operation 242 [22/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 242 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 107 <SV = 106> <Delay = 2.43>
ST_107 : Operation 243 [21/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 243 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 108 <SV = 107> <Delay = 2.43>
ST_108 : Operation 244 [20/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 244 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 109 <SV = 108> <Delay = 2.43>
ST_109 : Operation 245 [19/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 245 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 110 <SV = 109> <Delay = 2.43>
ST_110 : Operation 246 [18/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 246 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 111 <SV = 110> <Delay = 2.43>
ST_111 : Operation 247 [17/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 247 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 112 <SV = 111> <Delay = 2.43>
ST_112 : Operation 248 [16/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 248 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 113 <SV = 112> <Delay = 2.43>
ST_113 : Operation 249 [15/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 249 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 114 <SV = 113> <Delay = 2.43>
ST_114 : Operation 250 [14/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 250 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 115 <SV = 114> <Delay = 2.43>
ST_115 : Operation 251 [13/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 251 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 116 <SV = 115> <Delay = 2.43>
ST_116 : Operation 252 [12/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 252 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 117 <SV = 116> <Delay = 2.43>
ST_117 : Operation 253 [11/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 253 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 118 <SV = 117> <Delay = 2.43>
ST_118 : Operation 254 [10/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 254 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 119 <SV = 118> <Delay = 2.43>
ST_119 : Operation 255 [9/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 255 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 120 <SV = 119> <Delay = 2.43>
ST_120 : Operation 256 [8/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 256 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 121 <SV = 120> <Delay = 2.43>
ST_121 : Operation 257 [7/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 257 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 122 <SV = 121> <Delay = 2.43>
ST_122 : Operation 258 [6/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 258 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 123 <SV = 122> <Delay = 2.43>
ST_123 : Operation 259 [5/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 259 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 124 <SV = 123> <Delay = 2.43>
ST_124 : Operation 260 [4/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 260 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 125 <SV = 124> <Delay = 2.43>
ST_125 : Operation 261 [3/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 261 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 126 <SV = 125> <Delay = 2.43>
ST_126 : Operation 262 [2/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 262 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 127 <SV = 126> <Delay = 2.43>
ST_127 : Operation 263 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %input_stream_0_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1134, i32 0, i32 0, [1 x i8]* @p_str1135, [1 x i8]* @p_str1136, [1 x i8]* @p_str1137, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1138, [1 x i8]* @p_str1139)"   --->   Operation 263 'specinterface' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 264 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %var_input_0_2_V, [6 x i8]* @p_str1112, i32 0, i32 0, [1 x i8]* @p_str1, i32 120, i32 65536, [11 x i8]* @p_str1113, [6 x i8]* @p_str1114, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 264 'specinterface' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 265 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %var_input_0_2_V, [6 x i8]* @p_str1112, i32 0, i32 0, [1 x i8]* @p_str1, i32 120, i32 65536, [11 x i8]* @p_str1113, [6 x i8]* @p_str1114, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 265 'specinterface' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 266 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %coalesced_data_num, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1265, i32 0, i32 0, [1 x i8]* @p_str1266, [1 x i8]* @p_str1267, [1 x i8]* @p_str1268, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1269, [1 x i8]* @p_str1270)"   --->   Operation 266 'specinterface' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 267 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %var_input_0_2_V_offset, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1465, i32 0, i32 0, [1 x i8]* @p_str1466, [1 x i8]* @p_str1467, [1 x i8]* @p_str1468, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1469, [1 x i8]* @p_str1470)"   --->   Operation 267 'specinterface' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 268 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %input_stream_0_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1134, i32 0, i32 0, [1 x i8]* @p_str1135, [1 x i8]* @p_str1136, [1 x i8]* @p_str1137, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1138, [1 x i8]* @p_str1139)"   --->   Operation 268 'specinterface' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 269 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %var_input_0_2_V, [6 x i8]* @p_str1112, i32 0, i32 0, [1 x i8]* @p_str1, i32 120, i32 65536, [11 x i8]* @p_str1113, [6 x i8]* @p_str1114, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 269 'specinterface' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 270 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %coalesced_data_num, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1265, i32 0, i32 0, [1 x i8]* @p_str1266, [1 x i8]* @p_str1267, [1 x i8]* @p_str1268, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1269, [1 x i8]* @p_str1270)"   --->   Operation 270 'specinterface' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 271 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %var_input_0_2_V, [6 x i8]* @p_str1112, i32 0, i32 0, [1 x i8]* @p_str1, i32 120, i32 65536, [11 x i8]* @p_str1113, [6 x i8]* @p_str1114, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 271 'specinterface' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 272 [1/126] (2.43ns)   --->   "%var_input_0_2_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %var_input_0_2_V_addr, i32 %tmp)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 272 'readreq' 'var_input_0_2_V_addr_i_rd_req' <Predicate = true> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_127 : Operation 273 [1/1] (0.60ns)   --->   "br label %0" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:32->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 273 'br' <Predicate = true> <Delay = 0.60>

State 128 <SV = 127> <Delay = 0.87>
ST_128 : Operation 274 [1/1] (0.00ns)   --->   "%i_i_i_i = phi i31 [ 0, %entry ], [ %i, %1 ]"   --->   Operation 274 'phi' 'i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 275 [1/1] (0.00ns)   --->   "%i_cast_i_i_i = zext i31 %i_i_i_i to i32" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:32->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 275 'zext' 'i_cast_i_i_i' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 276 [1/1] (0.85ns)   --->   "%tmp_i_i_i = icmp slt i32 %i_cast_i_i_i, %tmp" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:32->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 276 'icmp' 'tmp_i_i_i' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 277 [1/1] (0.87ns)   --->   "%i = add i31 %i_i_i_i, 1" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:32->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 277 'add' 'i' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 278 [1/1] (0.00ns)   --->   "br i1 %tmp_i_i_i, label %1, label %.exit" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:32->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 278 'br' <Predicate = true> <Delay = 0.00>

State 129 <SV = 128> <Delay = 2.43>
ST_129 : Operation 279 [1/1] (2.43ns)   --->   "%tmp_V = call i512 @_ssdm_op_Read.m_axi.i512P(i512* %var_input_0_2_V_addr)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 279 'read' 'tmp_V' <Predicate = (tmp_i_i_i)> <Delay = 2.43> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 130 <SV = 129> <Delay = 1.21>
ST_130 : Operation 280 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str) nounwind" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:33->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 280 'specloopname' <Predicate = (tmp_i_i_i)> <Delay = 0.00>
ST_130 : Operation 281 [1/1] (0.00ns)   --->   "%tmp_7_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:33->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 281 'specregionbegin' 'tmp_7_i_i_i' <Predicate = (tmp_i_i_i)> <Delay = 0.00>
ST_130 : Operation 282 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:34->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 282 'specpipeline' <Predicate = (tmp_i_i_i)> <Delay = 0.00>
ST_130 : Operation 283 [1/1] (1.21ns)   --->   "%empty = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i512P(i512* %input_stream_0_2_V_V, i512 %tmp_V)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:35->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 283 'nbwrite' 'empty' <Predicate = (tmp_i_i_i)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_130 : Operation 284 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str, i32 %tmp_7_i_i_i)" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:36->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 284 'specregionend' 'empty_11' <Predicate = (tmp_i_i_i)> <Delay = 0.00>
ST_130 : Operation 285 [1/1] (0.00ns)   --->   "br label %0" [non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:32->non_blocking_jacobi2d_kernel-tile8000-unroll64-4ddr-iterate8.cpp:9720]   --->   Operation 285 'br' <Predicate = (tmp_i_i_i)> <Delay = 0.00>

State 131 <SV = 128> <Delay = 0.00>
ST_131 : Operation 286 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 286 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_stream_0_2_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ var_input_0_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ var_input_0_2_V_offset]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ coalesced_data_num]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
var_input_0_2_V_offset_read   (read           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
var_input_0_2_V_offset1_i     (partselect     ) [ 001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
coalesced_data_num_read       (read           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                           (trunc          ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
tmp_i                         (zext           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
var_input_0_2_V_addr          (getelementptr  ) [ 000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
StgValue_263                  (specinterface  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_264                  (specinterface  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_265                  (specinterface  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_266                  (specinterface  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_267                  (specinterface  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_268                  (specinterface  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_269                  (specinterface  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_270                  (specinterface  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_271                  (specinterface  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
var_input_0_2_V_addr_i_rd_req (readreq        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_273                  (br             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110]
i_i_i_i                       (phi            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000]
i_cast_i_i_i                  (zext           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_i_i                     (icmp           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001110]
i                             (add            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110]
StgValue_278                  (br             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_V                         (read           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010]
StgValue_280                  (specloopname   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_7_i_i_i                   (specregionbegin) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_282                  (specpipeline   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty                         (nbwrite        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_11                      (specregionend  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_285                  (br             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110]
StgValue_286                  (ret            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_stream_0_2_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_0_2_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="var_input_0_2_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="var_input_0_2_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="var_input_0_2_V_offset">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="var_input_0_2_V_offset"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="coalesced_data_num">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coalesced_data_num"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i26.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i64P"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i512P"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1134"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1135"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1136"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1137"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1138"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1139"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1112"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1113"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1114"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1265"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1266"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1267"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1268"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1269"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1270"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1465"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1466"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1467"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1468"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1469"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1470"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i512P"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbWrite.ap_fifo.volatile.i512P"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="var_input_0_2_V_offset_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="var_input_0_2_V_offset_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="coalesced_data_num_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="64" slack="0"/>
<pin id="106" dir="0" index="1" bw="64" slack="0"/>
<pin id="107" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="coalesced_data_num_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_readreq_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="512" slack="0"/>
<pin id="113" dir="0" index="2" bw="32" slack="1"/>
<pin id="114" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="var_input_0_2_V_addr_i_rd_req/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="tmp_V_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="512" slack="0"/>
<pin id="118" dir="0" index="1" bw="512" slack="127"/>
<pin id="119" dir="1" index="2" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/129 "/>
</bind>
</comp>

<comp id="121" class="1004" name="empty_nbwrite_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="0"/>
<pin id="123" dir="0" index="1" bw="512" slack="0"/>
<pin id="124" dir="0" index="2" bw="512" slack="1"/>
<pin id="125" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbwrite(1153) " fcode="nbwrite"/>
<opset="empty/130 "/>
</bind>
</comp>

<comp id="128" class="1005" name="i_i_i_i_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="31" slack="1"/>
<pin id="130" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_i_i_i (phireg) "/>
</bind>
</comp>

<comp id="132" class="1004" name="i_i_i_i_phi_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="1"/>
<pin id="134" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="31" slack="0"/>
<pin id="136" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i_i_i/128 "/>
</bind>
</comp>

<comp id="139" class="1004" name="var_input_0_2_V_offset1_i_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="26" slack="0"/>
<pin id="141" dir="0" index="1" bw="32" slack="0"/>
<pin id="142" dir="0" index="2" bw="4" slack="0"/>
<pin id="143" dir="0" index="3" bw="6" slack="0"/>
<pin id="144" dir="1" index="4" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="var_input_0_2_V_offset1_i/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="tmp_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="64" slack="0"/>
<pin id="151" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="tmp_i_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="26" slack="1"/>
<pin id="155" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="var_input_0_2_V_addr_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="512" slack="0"/>
<pin id="158" dir="0" index="1" bw="26" slack="0"/>
<pin id="159" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="var_input_0_2_V_addr/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="i_cast_i_i_i_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="31" slack="0"/>
<pin id="165" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast_i_i_i/128 "/>
</bind>
</comp>

<comp id="167" class="1004" name="tmp_i_i_i_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="31" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="127"/>
<pin id="170" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_i_i/128 "/>
</bind>
</comp>

<comp id="172" class="1004" name="i_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="31" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/128 "/>
</bind>
</comp>

<comp id="178" class="1005" name="var_input_0_2_V_offset1_i_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="26" slack="1"/>
<pin id="180" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="var_input_0_2_V_offset1_i "/>
</bind>
</comp>

<comp id="183" class="1005" name="tmp_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="1"/>
<pin id="185" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="189" class="1005" name="var_input_0_2_V_addr_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="512" slack="1"/>
<pin id="191" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="var_input_0_2_V_addr "/>
</bind>
</comp>

<comp id="195" class="1005" name="tmp_i_i_i_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="1"/>
<pin id="197" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i_i_i "/>
</bind>
</comp>

<comp id="199" class="1005" name="i_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="31" slack="0"/>
<pin id="201" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="204" class="1005" name="tmp_V_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="512" slack="1"/>
<pin id="206" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="102"><net_src comp="8" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="16" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="18" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="82" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="94" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="0" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="131"><net_src comp="78" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="138"><net_src comp="128" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="145"><net_src comp="10" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="146"><net_src comp="98" pin="2"/><net_sink comp="139" pin=1"/></net>

<net id="147"><net_src comp="12" pin="0"/><net_sink comp="139" pin=2"/></net>

<net id="148"><net_src comp="14" pin="0"/><net_sink comp="139" pin=3"/></net>

<net id="152"><net_src comp="104" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="160"><net_src comp="2" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="153" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="162"><net_src comp="156" pin="2"/><net_sink comp="110" pin=1"/></net>

<net id="166"><net_src comp="132" pin="4"/><net_sink comp="163" pin=0"/></net>

<net id="171"><net_src comp="163" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="176"><net_src comp="132" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="80" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="181"><net_src comp="139" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="186"><net_src comp="149" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="188"><net_src comp="183" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="192"><net_src comp="156" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="194"><net_src comp="189" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="198"><net_src comp="167" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="202"><net_src comp="172" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="207"><net_src comp="116" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="121" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_stream_0_2_V_V | {130 }
 - Input state : 
	Port: load37 : var_input_0_2_V | {2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 129 }
	Port: load37 : var_input_0_2_V_offset | {1 }
	Port: load37 : coalesced_data_num | {1 }
  - Chain level:
	State 1
	State 2
		var_input_0_2_V_addr : 1
		var_input_0_2_V_addr_i_rd_req : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
		i_cast_i_i_i : 1
		tmp_i_i_i : 2
		i : 1
		StgValue_278 : 3
	State 129
	State 130
		empty_11 : 1
	State 131


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|
| Operation|             Functional Unit            |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|
|    add   |                i_fu_172                |    0    |    38   |
|----------|----------------------------------------|---------|---------|
|   icmp   |            tmp_i_i_i_fu_167            |    0    |    20   |
|----------|----------------------------------------|---------|---------|
|          | var_input_0_2_V_offset_read_read_fu_98 |    0    |    0    |
|   read   |   coalesced_data_num_read_read_fu_104  |    0    |    0    |
|          |            tmp_V_read_fu_116           |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|  readreq |           grp_readreq_fu_110           |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|  nbwrite |          empty_nbwrite_fu_121          |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|partselect|    var_input_0_2_V_offset1_i_fu_139    |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|   trunc  |               tmp_fu_149               |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|   zext   |              tmp_i_fu_153              |    0    |    0    |
|          |           i_cast_i_i_i_fu_163          |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|   Total  |                                        |    0    |    58   |
|----------|----------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
|         i_i_i_i_reg_128         |   31   |
|            i_reg_199            |   31   |
|          tmp_V_reg_204          |   512  |
|        tmp_i_i_i_reg_195        |    1   |
|           tmp_reg_183           |   32   |
|   var_input_0_2_V_addr_reg_189  |   512  |
|var_input_0_2_V_offset1_i_reg_178|   26   |
+---------------------------------+--------+
|              Total              |  1145  |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_110 |  p1  |   2  |  512 |  1024  ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |  1024  ||  0.603  ||    9    |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   58   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |  1145  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |  1145  |   67   |
+-----------+--------+--------+--------+
