// Seed: 1454708210
module module_0 (
    input  tri   id_0,
    input  wire  id_1,
    input  uwire id_2,
    input  wand  id_3,
    output wire  id_4,
    input  tri1  id_5,
    output tri0  id_6,
    output wire  id_7,
    output tri   id_8,
    output wor   id_9,
    input  wor   id_10
    , id_13,
    input  tri   id_11
);
endmodule
module module_1 (
    input  supply1 id_0,
    input  supply1 id_1
    , id_4,
    output supply1 id_2
);
  assign id_2 = (id_1);
  module_0(
      id_1, id_0, id_0, id_1, id_2, id_1, id_2, id_2, id_2, id_2, id_1, id_1
  );
  assign id_4 = 1'b0 == 1 | id_0;
endmodule
