
---------- Begin Simulation Statistics ----------
final_tick                               369010000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  12509                       # Simulator instruction rate (inst/s)
host_mem_usage                                 676692                       # Number of bytes of host memory used
host_op_rate                                    14390                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.95                       # Real time elapsed on the host
host_tick_rate                           389651116394                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       11844                       # Number of instructions simulated
sim_ops                                         13627                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.369010                       # Number of seconds simulated
sim_ticks                                369010000000                       # Number of ticks simulated
system.cpu.Branches                              2405                       # Number of branches fetched
system.cpu.committedInsts                       11844                       # Number of instructions committed
system.cpu.committedOps                         13627                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                            36901                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               36901.000000                       # Number of busy cycles
system.cpu.num_cc_register_reads                46808                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                7831                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts         1688                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                         476                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.000000                       # Number of idle cycles
system.cpu.num_int_alu_accesses                 11856                       # Number of integer alu accesses
system.cpu.num_int_insts                        11856                       # number of integer instructions
system.cpu.num_int_register_reads               19187                       # number of times the integer registers were read
system.cpu.num_int_register_writes               8059                       # number of times the integer registers were written
system.cpu.num_load_insts                        2040                       # Number of load instructions
system.cpu.num_mem_refs                          4159                       # number of memory refs
system.cpu.num_store_insts                       2119                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                  28                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                 12                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                      9561     69.40%     69.40% # Class of executed instruction
system.cpu.op_class::IntMult                       57      0.41%     69.81% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     69.81% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     69.81% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     69.81% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     69.81% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     69.81% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     69.81% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     69.81% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     69.81% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     69.81% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     69.81% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     69.81% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     69.81% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     69.81% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     69.81% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     69.81% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     69.81% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     69.81% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     69.81% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     69.81% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     69.81% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     69.81% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     69.81% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     69.81% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     69.81% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     69.81% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     69.81% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     69.81% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     69.81% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     69.81% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     69.81% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     69.81% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     69.81% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     69.81% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     69.81% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     69.81% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     69.81% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     69.81% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     69.81% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     69.81% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     69.81% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     69.81% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     69.81% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     69.81% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     69.81% # Class of executed instruction
system.cpu.op_class::MemRead                     2040     14.81%     84.62% # Class of executed instruction
system.cpu.op_class::MemWrite                    2119     15.38%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                      13777                       # Class of executed instruction
system.cpu.workload.numSyscalls                    15                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           36                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           470                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 369010000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                381                       # Transaction distribution
system.membus.trans_dist::WritebackClean           25                       # Transaction distribution
system.membus.trans_dist::ReadExReq                64                       # Transaction distribution
system.membus.trans_dist::ReadExResp               64                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            293                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            88                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port          611                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          304                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    915                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        20352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port         9728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   30080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               445                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.026966                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.162167                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     433     97.30%     97.30% # Request fanout histogram
system.membus.snoop_fanout::1                      12      2.70%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                 445                       # Request fanout histogram
system.membus.reqLayer0.occupancy              570000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1609000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy             834000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 369010000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          18752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           9728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              28480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        18752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         18752                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             293                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             152                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 445                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             50817                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             26362                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                 77179                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        50817                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            50817                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            50817                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            26362                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total                77179                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        24.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       290.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       152.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000032500                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000545000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               95692                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         445                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         24                       # Number of write requests accepted
system.mem_ctrls.readBursts                       445                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       24                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      3                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 6                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                36                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                22                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                95                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                43                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                57                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               11                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               16                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       8.79                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      8695500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    2210000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                16983000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     19673.08                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38423.08                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        2                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  0.45                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   445                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   24                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     440                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          440                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     64.290909                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    64.201961                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev     4.309962                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-79          438     99.55%     99.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-143            2      0.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          440                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  28288                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   28480                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 1536                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  368810000000                       # Total gap between requests
system.mem_ctrls.avgGap                  786375266.52                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        18560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         9728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 50296.739925747272                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 26362.429202460637                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          293                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          152                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           24                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     10755000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      6228000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     36706.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40973.68                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     0.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              1135260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               603405                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             1142400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     29129018880.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5623076790                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     136964617440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       171719594175                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        465.352143                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 356024865000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  12321920000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    663215000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              2006340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1066395                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             2013480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     29129018880.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5815350330                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     136802702880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       171752158305                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        465.440390                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 355601535000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  12321920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1086545000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                  10000000                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    369010000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 369010000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        13460                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            13460                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        13460                       # number of overall hits
system.cpu.icache.overall_hits::total           13460                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          293                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            293                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          293                       # number of overall misses
system.cpu.icache.overall_misses::total           293                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  14790000000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  14790000000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  14790000000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  14790000000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        13753                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        13753                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        13753                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        13753                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.021304                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.021304                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.021304                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.021304                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 50477815.699659                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 50477815.699659                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 50477815.699659                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 50477815.699659                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           25                       # number of writebacks
system.cpu.icache.writebacks::total                25                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          293                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          293                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          293                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          293                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   6019659000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   6019659000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   6019659000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   6019659000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.021304                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.021304                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.021304                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.021304                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 20544911.262799                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 20544911.262799                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 20544911.262799                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 20544911.262799                       # average overall mshr miss latency
system.cpu.icache.replacements                     25                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        13460                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           13460                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          293                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           293                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  14790000000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  14790000000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        13753                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        13753                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.021304                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.021304                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 50477815.699659                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 50477815.699659                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          293                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          293                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   6019659000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   6019659000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.021304                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.021304                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 20544911.262799                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 20544911.262799                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 369010000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           160.324197                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               13753                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               293                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             46.938567                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle          20063000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   160.324197                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.313133                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.313133                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          268                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          250                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.523438                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             27799                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            27799                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 369010000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 369010000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 369010000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 369010000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 369010000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         3833                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             3833                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         3856                       # number of overall hits
system.cpu.dcache.overall_hits::total            3856                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          143                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            143                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          151                       # number of overall misses
system.cpu.dcache.overall_misses::total           151                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   7250000000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7250000000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   7250000000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7250000000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         3976                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         3976                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         4007                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         4007                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.035966                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.035966                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.037684                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.037684                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 50699300.699301                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 50699300.699301                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48013245.033113                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48013245.033113                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_misses::.cpu.data          143                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          143                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          151                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          151                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2970071000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2970071000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3130802000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3130802000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.035966                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.035966                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.037684                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.037684                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 20769727.272727                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 20769727.272727                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 20733788.079470                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 20733788.079470                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         1857                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            1857                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           79                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            79                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   4050000000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4050000000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         1936                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         1936                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.040806                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.040806                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 51265822.784810                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 51265822.784810                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           79                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           79                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1685367000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1685367000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.040806                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.040806                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 21333759.493671                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 21333759.493671                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         1976                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1976                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           64                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           64                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3200000000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3200000000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         2040                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         2040                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031373                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031373                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data     50000000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total     50000000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           64                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           64                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1284704000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1284704000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.031373                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031373                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data     20073500                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total     20073500                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           23                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            23                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            8                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            8                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           31                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           31                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.258065                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.258065                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    160731000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    160731000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.258065                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.258065                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data     20091375                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total     20091375                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           25                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           25                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     50000000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     50000000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           26                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           26                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.038462                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.038462                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data     50000000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total     50000000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     20063000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     20063000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.038462                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.038462                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data     20063000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total     20063000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           26                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           26                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           26                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           26                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 369010000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           105.591310                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                4059                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               152                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             26.703947                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         110063000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   105.591310                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.103117                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.103117                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          152                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          145                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.148438                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              8270                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             8270                       # Number of data accesses

---------- End Simulation Statistics   ----------
