// Seed: 1761952393
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_5;
endmodule
module module_1 (
    input wor id_0,
    output wor id_1,
    input supply0 id_2,
    input supply1 id_3
);
  wire id_5;
  wire id_6;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_6,
      id_6
  );
endmodule
module module_2 (
    input wire id_0,
    input supply1 id_1,
    output wor id_2,
    input supply1 id_3,
    input wand id_4,
    output wire id_5,
    input uwire id_6,
    input supply1 id_7
);
  always @(posedge id_1) id_5 = id_3 == id_6;
  wire id_9;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9
  );
  wire id_10;
  assign id_5 = 1;
endmodule
