// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module matmul_ap_fixed_ap_fixed_2ul_8ul_8ul_2ul_s (
        ap_clk,
        ap_rst,
        a_0_0_V_read,
        a_0_1_V_read,
        a_1_0_V_read,
        a_1_1_V_read,
        a_2_0_V_read,
        a_2_1_V_read,
        a_3_0_V_read,
        a_3_1_V_read,
        a_4_0_V_read,
        a_4_1_V_read,
        a_5_0_V_read,
        a_5_1_V_read,
        a_6_0_V_read,
        a_6_1_V_read,
        a_7_0_V_read,
        a_7_1_V_read,
        a_8_0_V_read,
        a_8_1_V_read,
        a_9_0_V_read,
        a_9_1_V_read,
        a_10_0_V_read,
        a_10_1_V_read,
        a_11_0_V_read,
        a_11_1_V_read,
        a_12_0_V_read,
        a_12_1_V_read,
        a_13_0_V_read,
        a_13_1_V_read,
        a_14_0_V_read,
        a_14_1_V_read,
        a_15_0_V_read,
        a_15_1_V_read,
        a_V_offset,
        b_0_0_V_read,
        b_0_1_V_read,
        b_1_0_V_read,
        b_1_1_V_read,
        b_2_0_V_read,
        b_2_1_V_read,
        b_3_0_V_read,
        b_3_1_V_read,
        b_4_0_V_read,
        b_4_1_V_read,
        b_5_0_V_read,
        b_5_1_V_read,
        b_6_0_V_read,
        b_6_1_V_read,
        b_7_0_V_read,
        b_7_1_V_read,
        b_8_0_V_read,
        b_8_1_V_read,
        b_9_0_V_read,
        b_9_1_V_read,
        b_10_0_V_read,
        b_10_1_V_read,
        b_11_0_V_read,
        b_11_1_V_read,
        b_12_0_V_read,
        b_12_1_V_read,
        b_13_0_V_read,
        b_13_1_V_read,
        b_14_0_V_read,
        b_14_1_V_read,
        b_15_0_V_read,
        b_15_1_V_read,
        b_V_offset,
        res_0_0_V_read_2,
        res_0_0_V_read,
        res_0_1_V_read_2,
        res_0_1_V_read,
        res_1_0_V_read_2,
        res_1_0_V_read,
        res_1_1_V_read_2,
        res_1_1_V_read,
        res_2_0_V_read_2,
        res_2_0_V_read,
        res_2_1_V_read_2,
        res_2_1_V_read,
        res_3_0_V_read_2,
        res_3_0_V_read,
        res_3_1_V_read_2,
        res_3_1_V_read,
        res_V_offset,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [34:0] a_0_0_V_read;
input  [34:0] a_0_1_V_read;
input  [34:0] a_1_0_V_read;
input  [34:0] a_1_1_V_read;
input  [34:0] a_2_0_V_read;
input  [34:0] a_2_1_V_read;
input  [34:0] a_3_0_V_read;
input  [34:0] a_3_1_V_read;
input  [34:0] a_4_0_V_read;
input  [34:0] a_4_1_V_read;
input  [34:0] a_5_0_V_read;
input  [34:0] a_5_1_V_read;
input  [34:0] a_6_0_V_read;
input  [34:0] a_6_1_V_read;
input  [34:0] a_7_0_V_read;
input  [34:0] a_7_1_V_read;
input  [34:0] a_8_0_V_read;
input  [34:0] a_8_1_V_read;
input  [34:0] a_9_0_V_read;
input  [34:0] a_9_1_V_read;
input  [34:0] a_10_0_V_read;
input  [34:0] a_10_1_V_read;
input  [34:0] a_11_0_V_read;
input  [34:0] a_11_1_V_read;
input  [34:0] a_12_0_V_read;
input  [34:0] a_12_1_V_read;
input  [34:0] a_13_0_V_read;
input  [34:0] a_13_1_V_read;
input  [34:0] a_14_0_V_read;
input  [34:0] a_14_1_V_read;
input  [34:0] a_15_0_V_read;
input  [34:0] a_15_1_V_read;
input  [0:0] a_V_offset;
input  [34:0] b_0_0_V_read;
input  [34:0] b_0_1_V_read;
input  [34:0] b_1_0_V_read;
input  [34:0] b_1_1_V_read;
input  [34:0] b_2_0_V_read;
input  [34:0] b_2_1_V_read;
input  [34:0] b_3_0_V_read;
input  [34:0] b_3_1_V_read;
input  [34:0] b_4_0_V_read;
input  [34:0] b_4_1_V_read;
input  [34:0] b_5_0_V_read;
input  [34:0] b_5_1_V_read;
input  [34:0] b_6_0_V_read;
input  [34:0] b_6_1_V_read;
input  [34:0] b_7_0_V_read;
input  [34:0] b_7_1_V_read;
input  [34:0] b_8_0_V_read;
input  [34:0] b_8_1_V_read;
input  [34:0] b_9_0_V_read;
input  [34:0] b_9_1_V_read;
input  [34:0] b_10_0_V_read;
input  [34:0] b_10_1_V_read;
input  [34:0] b_11_0_V_read;
input  [34:0] b_11_1_V_read;
input  [34:0] b_12_0_V_read;
input  [34:0] b_12_1_V_read;
input  [34:0] b_13_0_V_read;
input  [34:0] b_13_1_V_read;
input  [34:0] b_14_0_V_read;
input  [34:0] b_14_1_V_read;
input  [34:0] b_15_0_V_read;
input  [34:0] b_15_1_V_read;
input  [0:0] b_V_offset;
input  [34:0] res_0_0_V_read_2;
input  [34:0] res_0_0_V_read;
input  [34:0] res_0_1_V_read_2;
input  [34:0] res_0_1_V_read;
input  [34:0] res_1_0_V_read_2;
input  [34:0] res_1_0_V_read;
input  [34:0] res_1_1_V_read_2;
input  [34:0] res_1_1_V_read;
input  [34:0] res_2_0_V_read_2;
input  [34:0] res_2_0_V_read;
input  [34:0] res_2_1_V_read_2;
input  [34:0] res_2_1_V_read;
input  [34:0] res_3_0_V_read_2;
input  [34:0] res_3_0_V_read;
input  [34:0] res_3_1_V_read_2;
input  [34:0] res_3_1_V_read;
input  [0:0] res_V_offset;
output  [34:0] ap_return_0;
output  [34:0] ap_return_1;
output  [34:0] ap_return_2;
output  [34:0] ap_return_3;
output  [34:0] ap_return_4;
output  [34:0] ap_return_5;
output  [34:0] ap_return_6;
output  [34:0] ap_return_7;
input   ap_ce;

reg[34:0] ap_return_0;
reg[34:0] ap_return_1;
reg[34:0] ap_return_2;
reg[34:0] ap_return_3;
reg[34:0] ap_return_4;
reg[34:0] ap_return_5;
reg[34:0] ap_return_6;
reg[34:0] ap_return_7;

reg   [0:0] res_V_offset_read_reg_2364;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] res_V_offset_read_reg_2364_pp0_iter1_reg;
reg   [34:0] res_3_1_V_read_4_reg_2376;
reg   [34:0] res_3_1_V_read_4_reg_2376_pp0_iter1_reg;
reg   [34:0] res_3_0_V_read_4_reg_2381;
reg   [34:0] res_3_0_V_read_4_reg_2381_pp0_iter1_reg;
reg   [34:0] res_2_1_V_read_4_reg_2386;
reg   [34:0] res_2_1_V_read_4_reg_2386_pp0_iter1_reg;
reg   [34:0] res_2_0_V_read_4_reg_2391;
reg   [34:0] res_2_0_V_read_4_reg_2391_pp0_iter1_reg;
reg   [34:0] res_1_1_V_read_4_reg_2396;
reg   [34:0] res_1_1_V_read_4_reg_2396_pp0_iter1_reg;
reg   [34:0] res_1_0_V_read_3_reg_2401;
reg   [34:0] res_1_0_V_read_3_reg_2401_pp0_iter1_reg;
reg   [34:0] res_0_1_V_read_4_reg_2406;
reg   [34:0] res_0_1_V_read_4_reg_2406_pp0_iter1_reg;
reg   [34:0] res_0_0_V_read_4_reg_2411;
reg   [34:0] res_0_0_V_read_4_reg_2411_pp0_iter1_reg;
wire   [69:0] mul_ln1118_7_fu_898_p2;
reg   [69:0] mul_ln1118_7_reg_2416;
reg   [34:0] tmp_reg_2421;
wire   [69:0] mul_ln1118_8_fu_926_p2;
reg   [69:0] mul_ln1118_8_reg_2426;
reg   [34:0] tmp_4_reg_2431;
wire   [69:0] mul_ln1118_9_fu_954_p2;
reg   [69:0] mul_ln1118_9_reg_2436;
reg   [34:0] tmp_5_reg_2441;
reg   [34:0] tmp_6_reg_2446;
wire   [54:0] mul_ln1192_1_fu_988_p2;
reg   [54:0] mul_ln1192_1_reg_2451;
wire   [69:0] mul_ln1118_10_fu_1018_p2;
reg   [69:0] mul_ln1118_10_reg_2456;
wire   [69:0] mul_ln1118_11_fu_1036_p2;
reg   [69:0] mul_ln1118_11_reg_2461;
wire   [69:0] mul_ln1118_12_fu_1054_p2;
reg   [69:0] mul_ln1118_12_reg_2466;
wire   [54:0] mul_ln1192_2_fu_1068_p2;
reg   [54:0] mul_ln1192_2_reg_2471;
wire   [69:0] mul_ln1118_13_fu_1098_p2;
reg   [69:0] mul_ln1118_13_reg_2476;
wire   [69:0] mul_ln1118_14_fu_1116_p2;
reg   [69:0] mul_ln1118_14_reg_2481;
wire   [69:0] mul_ln1118_15_fu_1134_p2;
reg   [69:0] mul_ln1118_15_reg_2486;
wire   [54:0] mul_ln1192_3_fu_1148_p2;
reg   [54:0] mul_ln1192_3_reg_2491;
wire   [69:0] mul_ln1118_16_fu_1178_p2;
reg   [69:0] mul_ln1118_16_reg_2496;
wire   [69:0] mul_ln1118_17_fu_1196_p2;
reg   [69:0] mul_ln1118_17_reg_2501;
wire   [69:0] mul_ln1118_18_fu_1214_p2;
reg   [69:0] mul_ln1118_18_reg_2506;
wire   [54:0] mul_ln1192_4_fu_1228_p2;
reg   [54:0] mul_ln1192_4_reg_2511;
wire   [34:0] select_ln1116_10_fu_1234_p3;
reg   [34:0] select_ln1116_10_reg_2516;
wire   [34:0] select_ln1117_10_fu_1242_p3;
reg   [34:0] select_ln1117_10_reg_2521;
wire  signed [34:0] select_ln1116_11_fu_1250_p3;
reg  signed [34:0] select_ln1116_11_reg_2526;
wire  signed [34:0] select_ln1117_11_fu_1258_p3;
reg  signed [34:0] select_ln1117_11_reg_2532;
wire   [34:0] select_ln1116_12_fu_1266_p3;
reg   [34:0] select_ln1116_12_reg_2538;
wire   [34:0] select_ln1117_12_fu_1274_p3;
reg   [34:0] select_ln1117_12_reg_2543;
wire  signed [34:0] select_ln1116_13_fu_1282_p3;
reg  signed [34:0] select_ln1116_13_reg_2548;
wire  signed [34:0] select_ln1117_13_fu_1290_p3;
reg  signed [34:0] select_ln1117_13_reg_2554;
wire   [34:0] select_ln1116_14_fu_1298_p3;
reg   [34:0] select_ln1116_14_reg_2560;
reg   [34:0] select_ln1116_14_reg_2560_pp0_iter1_reg;
wire   [34:0] select_ln1117_14_fu_1306_p3;
reg   [34:0] select_ln1117_14_reg_2565;
reg   [34:0] select_ln1117_14_reg_2565_pp0_iter1_reg;
wire  signed [34:0] select_ln1116_15_fu_1314_p3;
reg  signed [34:0] select_ln1116_15_reg_2570;
reg  signed [34:0] select_ln1116_15_reg_2570_pp0_iter1_reg;
wire  signed [34:0] select_ln1117_15_fu_1322_p3;
reg  signed [34:0] select_ln1117_15_reg_2576;
reg  signed [34:0] select_ln1117_15_reg_2576_pp0_iter1_reg;
wire   [69:0] mul_ln1118_22_fu_1918_p2;
reg   [69:0] mul_ln1118_22_reg_2582;
reg   [34:0] tmp_19_reg_2587;
wire   [69:0] mul_ln1118_23_fu_1937_p2;
reg   [69:0] mul_ln1118_23_reg_2592;
reg   [34:0] tmp_20_reg_2597;
wire   [69:0] mul_ln1118_24_fu_1956_p2;
reg   [69:0] mul_ln1118_24_reg_2602;
reg   [34:0] tmp_21_reg_2607;
reg   [34:0] tmp_22_reg_2612;
wire   [54:0] mul_ln1192_6_fu_1988_p2;
reg   [54:0] mul_ln1192_6_reg_2617;
wire    ap_block_pp0_stage0;
wire   [34:0] select_ln1116_fu_682_p3;
wire   [34:0] select_ln1117_fu_694_p3;
wire  signed [34:0] mul_ln1118_fu_706_p0;
wire  signed [69:0] sext_ln1116_fu_690_p1;
wire  signed [34:0] mul_ln1118_fu_706_p1;
wire  signed [69:0] sext_ln1118_fu_702_p1;
wire   [34:0] select_ln1265_fu_712_p3;
wire   [54:0] shl_ln_fu_720_p3;
wire   [69:0] mul_ln1118_fu_706_p2;
wire   [70:0] zext_ln728_fu_728_p1;
wire   [70:0] zext_ln703_fu_732_p1;
wire  signed [34:0] select_ln1116_1_fu_742_p3;
wire  signed [34:0] mul_ln1118_5_fu_754_p0;
wire  signed [34:0] mul_ln1118_5_fu_754_p1;
wire   [34:0] select_ln1265_1_fu_760_p3;
wire   [54:0] shl_ln728_1_fu_768_p3;
wire   [69:0] mul_ln1118_5_fu_754_p2;
wire   [70:0] zext_ln728_1_fu_776_p1;
wire   [70:0] zext_ln703_1_fu_780_p1;
wire  signed [34:0] select_ln1117_1_fu_790_p3;
wire  signed [34:0] mul_ln1118_6_fu_802_p0;
wire  signed [34:0] mul_ln1118_6_fu_802_p1;
wire   [34:0] select_ln1265_2_fu_808_p3;
wire   [54:0] shl_ln728_2_fu_816_p3;
wire   [69:0] mul_ln1118_6_fu_802_p2;
wire   [70:0] zext_ln728_2_fu_824_p1;
wire   [70:0] zext_ln703_2_fu_828_p1;
wire   [34:0] select_ln1265_3_fu_846_p3;
wire  signed [34:0] mul_ln1192_fu_862_p0;
wire  signed [34:0] mul_ln1192_fu_862_p1;
wire   [54:0] shl_ln728_3_fu_854_p3;
wire   [54:0] mul_ln1192_fu_862_p2;
wire   [34:0] select_ln1116_2_fu_874_p3;
wire   [34:0] select_ln1117_2_fu_886_p3;
wire  signed [34:0] mul_ln1118_7_fu_898_p0;
wire  signed [69:0] sext_ln1116_3_fu_882_p1;
wire  signed [34:0] mul_ln1118_7_fu_898_p1;
wire  signed [69:0] sext_ln1118_2_fu_894_p1;
wire   [70:0] add_ln1192_fu_736_p2;
wire  signed [34:0] select_ln1116_3_fu_914_p3;
wire  signed [34:0] mul_ln1118_8_fu_926_p0;
wire  signed [34:0] mul_ln1118_8_fu_926_p1;
wire   [70:0] add_ln1192_1_fu_784_p2;
wire  signed [34:0] select_ln1117_3_fu_942_p3;
wire  signed [34:0] mul_ln1118_9_fu_954_p0;
wire  signed [34:0] mul_ln1118_9_fu_954_p1;
wire   [70:0] add_ln1192_2_fu_832_p2;
wire   [54:0] add_ln1192_3_fu_868_p2;
wire  signed [34:0] mul_ln1192_1_fu_988_p0;
wire  signed [34:0] mul_ln1192_1_fu_988_p1;
wire   [34:0] select_ln1116_4_fu_994_p3;
wire   [34:0] select_ln1117_4_fu_1006_p3;
wire  signed [34:0] mul_ln1118_10_fu_1018_p0;
wire  signed [69:0] sext_ln1116_5_fu_1002_p1;
wire  signed [34:0] mul_ln1118_10_fu_1018_p1;
wire  signed [69:0] sext_ln1118_4_fu_1014_p1;
wire  signed [34:0] select_ln1116_5_fu_1024_p3;
wire  signed [34:0] mul_ln1118_11_fu_1036_p0;
wire  signed [34:0] mul_ln1118_11_fu_1036_p1;
wire  signed [34:0] select_ln1117_5_fu_1042_p3;
wire  signed [34:0] mul_ln1118_12_fu_1054_p0;
wire  signed [34:0] mul_ln1118_12_fu_1054_p1;
wire  signed [34:0] mul_ln1192_2_fu_1068_p0;
wire  signed [34:0] mul_ln1192_2_fu_1068_p1;
wire   [34:0] select_ln1116_6_fu_1074_p3;
wire   [34:0] select_ln1117_6_fu_1086_p3;
wire  signed [34:0] mul_ln1118_13_fu_1098_p0;
wire  signed [69:0] sext_ln1116_7_fu_1082_p1;
wire  signed [34:0] mul_ln1118_13_fu_1098_p1;
wire  signed [69:0] sext_ln1118_6_fu_1094_p1;
wire  signed [34:0] select_ln1116_7_fu_1104_p3;
wire  signed [34:0] mul_ln1118_14_fu_1116_p0;
wire  signed [34:0] mul_ln1118_14_fu_1116_p1;
wire  signed [34:0] select_ln1117_7_fu_1122_p3;
wire  signed [34:0] mul_ln1118_15_fu_1134_p0;
wire  signed [34:0] mul_ln1118_15_fu_1134_p1;
wire  signed [34:0] mul_ln1192_3_fu_1148_p0;
wire  signed [34:0] mul_ln1192_3_fu_1148_p1;
wire   [34:0] select_ln1116_8_fu_1154_p3;
wire   [34:0] select_ln1117_8_fu_1166_p3;
wire  signed [34:0] mul_ln1118_16_fu_1178_p0;
wire  signed [69:0] sext_ln1116_9_fu_1162_p1;
wire  signed [34:0] mul_ln1118_16_fu_1178_p1;
wire  signed [69:0] sext_ln1118_8_fu_1174_p1;
wire  signed [34:0] select_ln1116_9_fu_1184_p3;
wire  signed [34:0] mul_ln1118_17_fu_1196_p0;
wire  signed [34:0] mul_ln1118_17_fu_1196_p1;
wire  signed [34:0] select_ln1117_9_fu_1202_p3;
wire  signed [34:0] mul_ln1118_18_fu_1214_p0;
wire  signed [34:0] mul_ln1118_18_fu_1214_p1;
wire  signed [34:0] mul_ln1192_4_fu_1228_p0;
wire  signed [34:0] mul_ln1192_4_fu_1228_p1;
wire   [54:0] shl_ln728_4_fu_1330_p3;
wire   [70:0] zext_ln728_3_fu_1337_p1;
wire   [70:0] zext_ln703_3_fu_1341_p1;
wire   [54:0] shl_ln728_5_fu_1350_p3;
wire   [70:0] zext_ln728_4_fu_1357_p1;
wire   [70:0] zext_ln703_4_fu_1361_p1;
wire   [54:0] shl_ln728_6_fu_1370_p3;
wire   [70:0] zext_ln728_5_fu_1377_p1;
wire   [70:0] zext_ln703_5_fu_1381_p1;
wire   [54:0] shl_ln728_7_fu_1390_p3;
wire   [70:0] add_ln1192_4_fu_1344_p2;
wire   [34:0] tmp_7_fu_1402_p4;
wire   [54:0] shl_ln728_8_fu_1412_p3;
wire   [70:0] zext_ln728_6_fu_1420_p1;
wire   [70:0] zext_ln703_6_fu_1424_p1;
wire   [70:0] add_ln1192_5_fu_1364_p2;
wire   [34:0] tmp_8_fu_1433_p4;
wire   [54:0] shl_ln728_9_fu_1443_p3;
wire   [70:0] zext_ln728_7_fu_1451_p1;
wire   [70:0] zext_ln703_7_fu_1455_p1;
wire   [70:0] add_ln1192_6_fu_1384_p2;
wire   [34:0] tmp_9_fu_1464_p4;
wire   [54:0] shl_ln728_s_fu_1474_p3;
wire   [70:0] zext_ln728_8_fu_1482_p1;
wire   [70:0] zext_ln703_8_fu_1486_p1;
wire   [54:0] add_ln1192_7_fu_1397_p2;
wire   [34:0] tmp_s_fu_1495_p4;
wire   [54:0] shl_ln728_10_fu_1505_p3;
wire   [70:0] add_ln1192_8_fu_1427_p2;
wire   [34:0] tmp_1_fu_1518_p4;
wire   [54:0] shl_ln728_11_fu_1528_p3;
wire   [70:0] zext_ln728_9_fu_1536_p1;
wire   [70:0] zext_ln703_9_fu_1540_p1;
wire   [70:0] add_ln1192_9_fu_1458_p2;
wire   [34:0] tmp_2_fu_1549_p4;
wire   [54:0] shl_ln728_12_fu_1559_p3;
wire   [70:0] zext_ln728_10_fu_1567_p1;
wire   [70:0] zext_ln703_10_fu_1571_p1;
wire   [70:0] add_ln1192_10_fu_1489_p2;
wire   [34:0] tmp_3_fu_1580_p4;
wire   [54:0] shl_ln728_13_fu_1590_p3;
wire   [70:0] zext_ln728_11_fu_1598_p1;
wire   [70:0] zext_ln703_11_fu_1602_p1;
wire   [54:0] add_ln1192_11_fu_1513_p2;
wire   [34:0] tmp_10_fu_1611_p4;
wire   [54:0] shl_ln728_14_fu_1621_p3;
wire   [70:0] add_ln1192_12_fu_1543_p2;
wire   [34:0] tmp_11_fu_1634_p4;
wire   [54:0] shl_ln728_15_fu_1644_p3;
wire   [70:0] zext_ln728_12_fu_1652_p1;
wire   [70:0] zext_ln703_12_fu_1656_p1;
wire   [70:0] add_ln1192_13_fu_1574_p2;
wire   [34:0] tmp_12_fu_1665_p4;
wire   [54:0] shl_ln728_16_fu_1675_p3;
wire   [70:0] zext_ln728_13_fu_1683_p1;
wire   [70:0] zext_ln703_13_fu_1687_p1;
wire   [70:0] add_ln1192_14_fu_1605_p2;
wire   [34:0] tmp_13_fu_1696_p4;
wire   [54:0] shl_ln728_17_fu_1706_p3;
wire   [70:0] zext_ln728_14_fu_1714_p1;
wire   [70:0] zext_ln703_14_fu_1718_p1;
wire   [54:0] add_ln1192_15_fu_1629_p2;
wire   [34:0] tmp_14_fu_1727_p4;
wire   [54:0] shl_ln728_18_fu_1737_p3;
wire  signed [34:0] mul_ln1118_19_fu_1756_p0;
wire  signed [69:0] sext_ln1116_11_fu_1750_p1;
wire  signed [34:0] mul_ln1118_19_fu_1756_p1;
wire  signed [69:0] sext_ln1118_10_fu_1753_p1;
wire   [70:0] add_ln1192_16_fu_1659_p2;
wire   [34:0] tmp_15_fu_1762_p4;
wire   [54:0] shl_ln728_19_fu_1772_p3;
wire   [69:0] mul_ln1118_19_fu_1756_p2;
wire   [70:0] zext_ln728_15_fu_1780_p1;
wire   [70:0] zext_ln703_15_fu_1784_p1;
wire  signed [34:0] mul_ln1118_20_fu_1797_p0;
wire  signed [34:0] mul_ln1118_20_fu_1797_p1;
wire   [70:0] add_ln1192_17_fu_1690_p2;
wire   [34:0] tmp_16_fu_1803_p4;
wire   [54:0] shl_ln728_20_fu_1813_p3;
wire   [69:0] mul_ln1118_20_fu_1797_p2;
wire   [70:0] zext_ln728_16_fu_1821_p1;
wire   [70:0] zext_ln703_16_fu_1825_p1;
wire  signed [34:0] mul_ln1118_21_fu_1838_p0;
wire  signed [34:0] mul_ln1118_21_fu_1838_p1;
wire   [70:0] add_ln1192_18_fu_1721_p2;
wire   [34:0] tmp_17_fu_1844_p4;
wire   [54:0] shl_ln728_21_fu_1854_p3;
wire   [69:0] mul_ln1118_21_fu_1838_p2;
wire   [70:0] zext_ln728_17_fu_1862_p1;
wire   [70:0] zext_ln703_17_fu_1866_p1;
wire   [54:0] add_ln1192_19_fu_1745_p2;
wire   [34:0] tmp_18_fu_1882_p4;
wire  signed [34:0] mul_ln1192_5_fu_1900_p0;
wire  signed [34:0] mul_ln1192_5_fu_1900_p1;
wire   [54:0] shl_ln728_22_fu_1892_p3;
wire   [54:0] mul_ln1192_5_fu_1900_p2;
wire  signed [34:0] mul_ln1118_22_fu_1918_p0;
wire  signed [69:0] sext_ln1116_13_fu_1912_p1;
wire  signed [34:0] mul_ln1118_22_fu_1918_p1;
wire  signed [69:0] sext_ln1118_12_fu_1915_p1;
wire   [70:0] add_ln1192_20_fu_1788_p2;
wire  signed [34:0] mul_ln1118_23_fu_1937_p0;
wire  signed [34:0] mul_ln1118_23_fu_1937_p1;
wire   [70:0] add_ln1192_21_fu_1829_p2;
wire  signed [34:0] mul_ln1118_24_fu_1956_p0;
wire  signed [34:0] mul_ln1118_24_fu_1956_p1;
wire   [70:0] add_ln1192_22_fu_1870_p2;
wire   [54:0] add_ln1192_23_fu_1906_p2;
wire  signed [34:0] mul_ln1192_6_fu_1988_p0;
wire  signed [34:0] mul_ln1192_6_fu_1988_p1;
wire   [54:0] shl_ln728_23_fu_1994_p3;
wire   [70:0] zext_ln728_18_fu_2001_p1;
wire   [70:0] zext_ln703_18_fu_2005_p1;
wire   [54:0] shl_ln728_24_fu_2014_p3;
wire   [70:0] zext_ln728_19_fu_2021_p1;
wire   [70:0] zext_ln703_19_fu_2025_p1;
wire   [54:0] shl_ln728_25_fu_2034_p3;
wire   [70:0] zext_ln728_20_fu_2041_p1;
wire   [70:0] zext_ln703_20_fu_2045_p1;
wire   [54:0] shl_ln728_26_fu_2054_p3;
wire  signed [34:0] mul_ln1118_25_fu_2072_p0;
wire  signed [69:0] sext_ln1116_15_fu_2066_p1;
wire  signed [34:0] mul_ln1118_25_fu_2072_p1;
wire  signed [69:0] sext_ln1118_14_fu_2069_p1;
wire   [70:0] add_ln1192_24_fu_2008_p2;
wire   [34:0] tmp_23_fu_2078_p4;
wire   [54:0] shl_ln728_27_fu_2088_p3;
wire   [69:0] mul_ln1118_25_fu_2072_p2;
wire   [70:0] zext_ln728_21_fu_2096_p1;
wire   [70:0] zext_ln703_21_fu_2100_p1;
wire   [70:0] add_ln1192_28_fu_2104_p2;
wire  signed [34:0] mul_ln1118_26_fu_2123_p0;
wire  signed [34:0] mul_ln1118_26_fu_2123_p1;
wire   [70:0] add_ln1192_25_fu_2028_p2;
wire   [34:0] tmp_24_fu_2129_p4;
wire   [54:0] shl_ln728_28_fu_2139_p3;
wire   [69:0] mul_ln1118_26_fu_2123_p2;
wire   [70:0] zext_ln728_22_fu_2147_p1;
wire   [70:0] zext_ln703_22_fu_2151_p1;
wire   [70:0] add_ln1192_29_fu_2155_p2;
wire  signed [34:0] mul_ln1118_27_fu_2174_p0;
wire  signed [34:0] mul_ln1118_27_fu_2174_p1;
wire   [70:0] add_ln1192_26_fu_2048_p2;
wire   [34:0] tmp_25_fu_2180_p4;
wire   [54:0] shl_ln728_29_fu_2190_p3;
wire   [69:0] mul_ln1118_27_fu_2174_p2;
wire   [70:0] zext_ln728_23_fu_2198_p1;
wire   [70:0] zext_ln703_23_fu_2202_p1;
wire   [70:0] add_ln1192_30_fu_2206_p2;
wire   [54:0] add_ln1192_27_fu_2061_p2;
wire   [34:0] tmp_26_fu_2228_p4;
wire  signed [34:0] mul_ln1192_7_fu_2246_p0;
wire  signed [34:0] mul_ln1192_7_fu_2246_p1;
wire   [54:0] shl_ln728_30_fu_2238_p3;
wire   [54:0] mul_ln1192_7_fu_2246_p2;
wire   [54:0] add_ln1192_31_fu_2252_p2;
wire   [34:0] trunc_ln708_4_fu_2258_p4;
wire   [34:0] trunc_ln708_s_fu_2110_p4;
wire   [34:0] trunc_ln708_2_fu_2161_p4;
wire   [34:0] trunc_ln708_3_fu_2212_p4;
wire   [34:0] select_ln338_fu_2280_p3;
wire   [34:0] select_ln338_1_fu_2286_p3;
wire   [34:0] select_ln338_2_fu_2292_p3;
wire   [34:0] select_ln338_3_fu_2298_p3;
wire   [34:0] select_ln338_4_fu_2304_p3;
wire   [34:0] select_ln338_5_fu_2310_p3;
wire   [34:0] select_ln708_fu_2268_p3;
wire   [34:0] select_ln708_1_fu_2274_p3;
reg    ap_ce_reg;
reg   [34:0] a_0_0_V_read_int_reg;
reg   [34:0] a_0_1_V_read_int_reg;
reg   [34:0] a_1_0_V_read_int_reg;
reg   [34:0] a_1_1_V_read_int_reg;
reg   [34:0] a_2_0_V_read_int_reg;
reg   [34:0] a_2_1_V_read_int_reg;
reg   [34:0] a_3_0_V_read_int_reg;
reg   [34:0] a_3_1_V_read_int_reg;
reg   [34:0] a_4_0_V_read_int_reg;
reg   [34:0] a_4_1_V_read_int_reg;
reg   [34:0] a_5_0_V_read_int_reg;
reg   [34:0] a_5_1_V_read_int_reg;
reg   [34:0] a_6_0_V_read_int_reg;
reg   [34:0] a_6_1_V_read_int_reg;
reg   [34:0] a_7_0_V_read_int_reg;
reg   [34:0] a_7_1_V_read_int_reg;
reg   [34:0] a_8_0_V_read_int_reg;
reg   [34:0] a_8_1_V_read_int_reg;
reg   [34:0] a_9_0_V_read_int_reg;
reg   [34:0] a_9_1_V_read_int_reg;
reg   [34:0] a_10_0_V_read_int_reg;
reg   [34:0] a_10_1_V_read_int_reg;
reg   [34:0] a_11_0_V_read_int_reg;
reg   [34:0] a_11_1_V_read_int_reg;
reg   [34:0] a_12_0_V_read_int_reg;
reg   [34:0] a_12_1_V_read_int_reg;
reg   [34:0] a_13_0_V_read_int_reg;
reg   [34:0] a_13_1_V_read_int_reg;
reg   [34:0] a_14_0_V_read_int_reg;
reg   [34:0] a_14_1_V_read_int_reg;
reg   [34:0] a_15_0_V_read_int_reg;
reg   [34:0] a_15_1_V_read_int_reg;
reg   [0:0] a_V_offset_int_reg;
reg   [34:0] b_0_0_V_read_int_reg;
reg   [34:0] b_0_1_V_read_int_reg;
reg   [34:0] b_1_0_V_read_int_reg;
reg   [34:0] b_1_1_V_read_int_reg;
reg   [34:0] b_2_0_V_read_int_reg;
reg   [34:0] b_2_1_V_read_int_reg;
reg   [34:0] b_3_0_V_read_int_reg;
reg   [34:0] b_3_1_V_read_int_reg;
reg   [34:0] b_4_0_V_read_int_reg;
reg   [34:0] b_4_1_V_read_int_reg;
reg   [34:0] b_5_0_V_read_int_reg;
reg   [34:0] b_5_1_V_read_int_reg;
reg   [34:0] b_6_0_V_read_int_reg;
reg   [34:0] b_6_1_V_read_int_reg;
reg   [34:0] b_7_0_V_read_int_reg;
reg   [34:0] b_7_1_V_read_int_reg;
reg   [34:0] b_8_0_V_read_int_reg;
reg   [34:0] b_8_1_V_read_int_reg;
reg   [34:0] b_9_0_V_read_int_reg;
reg   [34:0] b_9_1_V_read_int_reg;
reg   [34:0] b_10_0_V_read_int_reg;
reg   [34:0] b_10_1_V_read_int_reg;
reg   [34:0] b_11_0_V_read_int_reg;
reg   [34:0] b_11_1_V_read_int_reg;
reg   [34:0] b_12_0_V_read_int_reg;
reg   [34:0] b_12_1_V_read_int_reg;
reg   [34:0] b_13_0_V_read_int_reg;
reg   [34:0] b_13_1_V_read_int_reg;
reg   [34:0] b_14_0_V_read_int_reg;
reg   [34:0] b_14_1_V_read_int_reg;
reg   [34:0] b_15_0_V_read_int_reg;
reg   [34:0] b_15_1_V_read_int_reg;
reg   [0:0] b_V_offset_int_reg;
reg   [34:0] res_0_0_V_read_2_int_reg;
reg   [34:0] res_0_0_V_read_int_reg;
reg   [34:0] res_0_1_V_read_2_int_reg;
reg   [34:0] res_0_1_V_read_int_reg;
reg   [34:0] res_1_0_V_read_2_int_reg;
reg   [34:0] res_1_0_V_read_int_reg;
reg   [34:0] res_1_1_V_read_2_int_reg;
reg   [34:0] res_1_1_V_read_int_reg;
reg   [34:0] res_2_0_V_read_2_int_reg;
reg   [34:0] res_2_0_V_read_int_reg;
reg   [34:0] res_2_1_V_read_2_int_reg;
reg   [34:0] res_2_1_V_read_int_reg;
reg   [34:0] res_3_0_V_read_2_int_reg;
reg   [34:0] res_3_0_V_read_int_reg;
reg   [34:0] res_3_1_V_read_2_int_reg;
reg   [34:0] res_3_1_V_read_int_reg;
reg   [0:0] res_V_offset_int_reg;
reg   [34:0] ap_return_0_int_reg;
reg   [34:0] ap_return_1_int_reg;
reg   [34:0] ap_return_2_int_reg;
reg   [34:0] ap_return_3_int_reg;
reg   [34:0] ap_return_4_int_reg;
reg   [34:0] ap_return_5_int_reg;
reg   [34:0] ap_return_6_int_reg;
reg   [34:0] ap_return_7_int_reg;

always @ (posedge ap_clk) begin
    ap_ce_reg <= ap_ce;
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        a_0_0_V_read_int_reg <= a_0_0_V_read;
        a_0_1_V_read_int_reg <= a_0_1_V_read;
        a_10_0_V_read_int_reg <= a_10_0_V_read;
        a_10_1_V_read_int_reg <= a_10_1_V_read;
        a_11_0_V_read_int_reg <= a_11_0_V_read;
        a_11_1_V_read_int_reg <= a_11_1_V_read;
        a_12_0_V_read_int_reg <= a_12_0_V_read;
        a_12_1_V_read_int_reg <= a_12_1_V_read;
        a_13_0_V_read_int_reg <= a_13_0_V_read;
        a_13_1_V_read_int_reg <= a_13_1_V_read;
        a_14_0_V_read_int_reg <= a_14_0_V_read;
        a_14_1_V_read_int_reg <= a_14_1_V_read;
        a_15_0_V_read_int_reg <= a_15_0_V_read;
        a_15_1_V_read_int_reg <= a_15_1_V_read;
        a_1_0_V_read_int_reg <= a_1_0_V_read;
        a_1_1_V_read_int_reg <= a_1_1_V_read;
        a_2_0_V_read_int_reg <= a_2_0_V_read;
        a_2_1_V_read_int_reg <= a_2_1_V_read;
        a_3_0_V_read_int_reg <= a_3_0_V_read;
        a_3_1_V_read_int_reg <= a_3_1_V_read;
        a_4_0_V_read_int_reg <= a_4_0_V_read;
        a_4_1_V_read_int_reg <= a_4_1_V_read;
        a_5_0_V_read_int_reg <= a_5_0_V_read;
        a_5_1_V_read_int_reg <= a_5_1_V_read;
        a_6_0_V_read_int_reg <= a_6_0_V_read;
        a_6_1_V_read_int_reg <= a_6_1_V_read;
        a_7_0_V_read_int_reg <= a_7_0_V_read;
        a_7_1_V_read_int_reg <= a_7_1_V_read;
        a_8_0_V_read_int_reg <= a_8_0_V_read;
        a_8_1_V_read_int_reg <= a_8_1_V_read;
        a_9_0_V_read_int_reg <= a_9_0_V_read;
        a_9_1_V_read_int_reg <= a_9_1_V_read;
        a_V_offset_int_reg <= a_V_offset;
        b_0_0_V_read_int_reg <= b_0_0_V_read;
        b_0_1_V_read_int_reg <= b_0_1_V_read;
        b_10_0_V_read_int_reg <= b_10_0_V_read;
        b_10_1_V_read_int_reg <= b_10_1_V_read;
        b_11_0_V_read_int_reg <= b_11_0_V_read;
        b_11_1_V_read_int_reg <= b_11_1_V_read;
        b_12_0_V_read_int_reg <= b_12_0_V_read;
        b_12_1_V_read_int_reg <= b_12_1_V_read;
        b_13_0_V_read_int_reg <= b_13_0_V_read;
        b_13_1_V_read_int_reg <= b_13_1_V_read;
        b_14_0_V_read_int_reg <= b_14_0_V_read;
        b_14_1_V_read_int_reg <= b_14_1_V_read;
        b_15_0_V_read_int_reg <= b_15_0_V_read;
        b_15_1_V_read_int_reg <= b_15_1_V_read;
        b_1_0_V_read_int_reg <= b_1_0_V_read;
        b_1_1_V_read_int_reg <= b_1_1_V_read;
        b_2_0_V_read_int_reg <= b_2_0_V_read;
        b_2_1_V_read_int_reg <= b_2_1_V_read;
        b_3_0_V_read_int_reg <= b_3_0_V_read;
        b_3_1_V_read_int_reg <= b_3_1_V_read;
        b_4_0_V_read_int_reg <= b_4_0_V_read;
        b_4_1_V_read_int_reg <= b_4_1_V_read;
        b_5_0_V_read_int_reg <= b_5_0_V_read;
        b_5_1_V_read_int_reg <= b_5_1_V_read;
        b_6_0_V_read_int_reg <= b_6_0_V_read;
        b_6_1_V_read_int_reg <= b_6_1_V_read;
        b_7_0_V_read_int_reg <= b_7_0_V_read;
        b_7_1_V_read_int_reg <= b_7_1_V_read;
        b_8_0_V_read_int_reg <= b_8_0_V_read;
        b_8_1_V_read_int_reg <= b_8_1_V_read;
        b_9_0_V_read_int_reg <= b_9_0_V_read;
        b_9_1_V_read_int_reg <= b_9_1_V_read;
        b_V_offset_int_reg <= b_V_offset;
        res_0_0_V_read_2_int_reg <= res_0_0_V_read_2;
        res_0_0_V_read_int_reg <= res_0_0_V_read;
        res_0_1_V_read_2_int_reg <= res_0_1_V_read_2;
        res_0_1_V_read_int_reg <= res_0_1_V_read;
        res_1_0_V_read_2_int_reg <= res_1_0_V_read_2;
        res_1_0_V_read_int_reg <= res_1_0_V_read;
        res_1_1_V_read_2_int_reg <= res_1_1_V_read_2;
        res_1_1_V_read_int_reg <= res_1_1_V_read;
        res_2_0_V_read_2_int_reg <= res_2_0_V_read_2;
        res_2_0_V_read_int_reg <= res_2_0_V_read;
        res_2_1_V_read_2_int_reg <= res_2_1_V_read_2;
        res_2_1_V_read_int_reg <= res_2_1_V_read;
        res_3_0_V_read_2_int_reg <= res_3_0_V_read_2;
        res_3_0_V_read_int_reg <= res_3_0_V_read;
        res_3_1_V_read_2_int_reg <= res_3_1_V_read_2;
        res_3_1_V_read_int_reg <= res_3_1_V_read;
        res_V_offset_int_reg <= res_V_offset;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce_reg)) begin
        ap_return_0_int_reg <= select_ln338_fu_2280_p3;
        ap_return_1_int_reg <= select_ln338_1_fu_2286_p3;
        ap_return_2_int_reg <= select_ln338_2_fu_2292_p3;
        ap_return_3_int_reg <= select_ln338_3_fu_2298_p3;
        ap_return_4_int_reg <= select_ln338_4_fu_2304_p3;
        ap_return_5_int_reg <= select_ln338_5_fu_2310_p3;
        ap_return_6_int_reg <= select_ln708_fu_2268_p3;
        ap_return_7_int_reg <= select_ln708_1_fu_2274_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        mul_ln1118_10_reg_2456 <= mul_ln1118_10_fu_1018_p2;
        mul_ln1118_11_reg_2461 <= mul_ln1118_11_fu_1036_p2;
        mul_ln1118_12_reg_2466 <= mul_ln1118_12_fu_1054_p2;
        mul_ln1118_13_reg_2476 <= mul_ln1118_13_fu_1098_p2;
        mul_ln1118_14_reg_2481 <= mul_ln1118_14_fu_1116_p2;
        mul_ln1118_15_reg_2486 <= mul_ln1118_15_fu_1134_p2;
        mul_ln1118_16_reg_2496 <= mul_ln1118_16_fu_1178_p2;
        mul_ln1118_17_reg_2501 <= mul_ln1118_17_fu_1196_p2;
        mul_ln1118_18_reg_2506 <= mul_ln1118_18_fu_1214_p2;
        mul_ln1118_22_reg_2582 <= mul_ln1118_22_fu_1918_p2;
        mul_ln1118_23_reg_2592 <= mul_ln1118_23_fu_1937_p2;
        mul_ln1118_24_reg_2602 <= mul_ln1118_24_fu_1956_p2;
        mul_ln1118_7_reg_2416 <= mul_ln1118_7_fu_898_p2;
        mul_ln1118_8_reg_2426 <= mul_ln1118_8_fu_926_p2;
        mul_ln1118_9_reg_2436 <= mul_ln1118_9_fu_954_p2;
        mul_ln1192_1_reg_2451 <= mul_ln1192_1_fu_988_p2;
        mul_ln1192_2_reg_2471 <= mul_ln1192_2_fu_1068_p2;
        mul_ln1192_3_reg_2491 <= mul_ln1192_3_fu_1148_p2;
        mul_ln1192_4_reg_2511 <= mul_ln1192_4_fu_1228_p2;
        mul_ln1192_6_reg_2617 <= mul_ln1192_6_fu_1988_p2;
        res_0_0_V_read_4_reg_2411 <= res_0_0_V_read_2_int_reg;
        res_0_0_V_read_4_reg_2411_pp0_iter1_reg <= res_0_0_V_read_4_reg_2411;
        res_0_1_V_read_4_reg_2406 <= res_0_1_V_read_2_int_reg;
        res_0_1_V_read_4_reg_2406_pp0_iter1_reg <= res_0_1_V_read_4_reg_2406;
        res_1_0_V_read_3_reg_2401 <= res_1_0_V_read_2_int_reg;
        res_1_0_V_read_3_reg_2401_pp0_iter1_reg <= res_1_0_V_read_3_reg_2401;
        res_1_1_V_read_4_reg_2396 <= res_1_1_V_read_2_int_reg;
        res_1_1_V_read_4_reg_2396_pp0_iter1_reg <= res_1_1_V_read_4_reg_2396;
        res_2_0_V_read_4_reg_2391 <= res_2_0_V_read_2_int_reg;
        res_2_0_V_read_4_reg_2391_pp0_iter1_reg <= res_2_0_V_read_4_reg_2391;
        res_2_1_V_read_4_reg_2386 <= res_2_1_V_read_2_int_reg;
        res_2_1_V_read_4_reg_2386_pp0_iter1_reg <= res_2_1_V_read_4_reg_2386;
        res_3_0_V_read_4_reg_2381 <= res_3_0_V_read_2_int_reg;
        res_3_0_V_read_4_reg_2381_pp0_iter1_reg <= res_3_0_V_read_4_reg_2381;
        res_3_1_V_read_4_reg_2376 <= res_3_1_V_read_2_int_reg;
        res_3_1_V_read_4_reg_2376_pp0_iter1_reg <= res_3_1_V_read_4_reg_2376;
        res_V_offset_read_reg_2364 <= res_V_offset_int_reg;
        res_V_offset_read_reg_2364_pp0_iter1_reg <= res_V_offset_read_reg_2364;
        select_ln1116_10_reg_2516 <= select_ln1116_10_fu_1234_p3;
        select_ln1116_11_reg_2526 <= select_ln1116_11_fu_1250_p3;
        select_ln1116_12_reg_2538 <= select_ln1116_12_fu_1266_p3;
        select_ln1116_13_reg_2548 <= select_ln1116_13_fu_1282_p3;
        select_ln1116_14_reg_2560 <= select_ln1116_14_fu_1298_p3;
        select_ln1116_14_reg_2560_pp0_iter1_reg <= select_ln1116_14_reg_2560;
        select_ln1116_15_reg_2570 <= select_ln1116_15_fu_1314_p3;
        select_ln1116_15_reg_2570_pp0_iter1_reg <= select_ln1116_15_reg_2570;
        select_ln1117_10_reg_2521 <= select_ln1117_10_fu_1242_p3;
        select_ln1117_11_reg_2532 <= select_ln1117_11_fu_1258_p3;
        select_ln1117_12_reg_2543 <= select_ln1117_12_fu_1274_p3;
        select_ln1117_13_reg_2554 <= select_ln1117_13_fu_1290_p3;
        select_ln1117_14_reg_2565 <= select_ln1117_14_fu_1306_p3;
        select_ln1117_14_reg_2565_pp0_iter1_reg <= select_ln1117_14_reg_2565;
        select_ln1117_15_reg_2576 <= select_ln1117_15_fu_1322_p3;
        select_ln1117_15_reg_2576_pp0_iter1_reg <= select_ln1117_15_reg_2576;
        tmp_19_reg_2587 <= {{add_ln1192_20_fu_1788_p2[54:20]}};
        tmp_20_reg_2597 <= {{add_ln1192_21_fu_1829_p2[54:20]}};
        tmp_21_reg_2607 <= {{add_ln1192_22_fu_1870_p2[54:20]}};
        tmp_22_reg_2612 <= {{add_ln1192_23_fu_1906_p2[54:20]}};
        tmp_4_reg_2431 <= {{add_ln1192_1_fu_784_p2[54:20]}};
        tmp_5_reg_2441 <= {{add_ln1192_2_fu_832_p2[54:20]}};
        tmp_6_reg_2446 <= {{add_ln1192_3_fu_868_p2[54:20]}};
        tmp_reg_2421 <= {{add_ln1192_fu_736_p2[54:20]}};
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_0 = ap_return_0_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_0 = select_ln338_fu_2280_p3;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_1 = ap_return_1_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_1 = select_ln338_1_fu_2286_p3;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_2 = ap_return_2_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_2 = select_ln338_2_fu_2292_p3;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_3 = ap_return_3_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_3 = select_ln338_3_fu_2298_p3;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_4 = ap_return_4_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_4 = select_ln338_4_fu_2304_p3;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_5 = ap_return_5_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_5 = select_ln338_5_fu_2310_p3;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_6 = ap_return_6_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_6 = select_ln708_fu_2268_p3;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_7 = ap_return_7_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_7 = select_ln708_1_fu_2274_p3;
    end
end

assign add_ln1192_10_fu_1489_p2 = (zext_ln728_8_fu_1482_p1 + zext_ln703_8_fu_1486_p1);

assign add_ln1192_11_fu_1513_p2 = (shl_ln728_10_fu_1505_p3 + mul_ln1192_2_reg_2471);

assign add_ln1192_12_fu_1543_p2 = (zext_ln728_9_fu_1536_p1 + zext_ln703_9_fu_1540_p1);

assign add_ln1192_13_fu_1574_p2 = (zext_ln728_10_fu_1567_p1 + zext_ln703_10_fu_1571_p1);

assign add_ln1192_14_fu_1605_p2 = (zext_ln728_11_fu_1598_p1 + zext_ln703_11_fu_1602_p1);

assign add_ln1192_15_fu_1629_p2 = (shl_ln728_14_fu_1621_p3 + mul_ln1192_3_reg_2491);

assign add_ln1192_16_fu_1659_p2 = (zext_ln728_12_fu_1652_p1 + zext_ln703_12_fu_1656_p1);

assign add_ln1192_17_fu_1690_p2 = (zext_ln728_13_fu_1683_p1 + zext_ln703_13_fu_1687_p1);

assign add_ln1192_18_fu_1721_p2 = (zext_ln728_14_fu_1714_p1 + zext_ln703_14_fu_1718_p1);

assign add_ln1192_19_fu_1745_p2 = (shl_ln728_18_fu_1737_p3 + mul_ln1192_4_reg_2511);

assign add_ln1192_1_fu_784_p2 = (zext_ln728_1_fu_776_p1 + zext_ln703_1_fu_780_p1);

assign add_ln1192_20_fu_1788_p2 = (zext_ln728_15_fu_1780_p1 + zext_ln703_15_fu_1784_p1);

assign add_ln1192_21_fu_1829_p2 = (zext_ln728_16_fu_1821_p1 + zext_ln703_16_fu_1825_p1);

assign add_ln1192_22_fu_1870_p2 = (zext_ln728_17_fu_1862_p1 + zext_ln703_17_fu_1866_p1);

assign add_ln1192_23_fu_1906_p2 = (shl_ln728_22_fu_1892_p3 + mul_ln1192_5_fu_1900_p2);

assign add_ln1192_24_fu_2008_p2 = (zext_ln728_18_fu_2001_p1 + zext_ln703_18_fu_2005_p1);

assign add_ln1192_25_fu_2028_p2 = (zext_ln728_19_fu_2021_p1 + zext_ln703_19_fu_2025_p1);

assign add_ln1192_26_fu_2048_p2 = (zext_ln728_20_fu_2041_p1 + zext_ln703_20_fu_2045_p1);

assign add_ln1192_27_fu_2061_p2 = (shl_ln728_26_fu_2054_p3 + mul_ln1192_6_reg_2617);

assign add_ln1192_28_fu_2104_p2 = (zext_ln728_21_fu_2096_p1 + zext_ln703_21_fu_2100_p1);

assign add_ln1192_29_fu_2155_p2 = (zext_ln728_22_fu_2147_p1 + zext_ln703_22_fu_2151_p1);

assign add_ln1192_2_fu_832_p2 = (zext_ln728_2_fu_824_p1 + zext_ln703_2_fu_828_p1);

assign add_ln1192_30_fu_2206_p2 = (zext_ln728_23_fu_2198_p1 + zext_ln703_23_fu_2202_p1);

assign add_ln1192_31_fu_2252_p2 = (shl_ln728_30_fu_2238_p3 + mul_ln1192_7_fu_2246_p2);

assign add_ln1192_3_fu_868_p2 = (shl_ln728_3_fu_854_p3 + mul_ln1192_fu_862_p2);

assign add_ln1192_4_fu_1344_p2 = (zext_ln728_3_fu_1337_p1 + zext_ln703_3_fu_1341_p1);

assign add_ln1192_5_fu_1364_p2 = (zext_ln728_4_fu_1357_p1 + zext_ln703_4_fu_1361_p1);

assign add_ln1192_6_fu_1384_p2 = (zext_ln728_5_fu_1377_p1 + zext_ln703_5_fu_1381_p1);

assign add_ln1192_7_fu_1397_p2 = (shl_ln728_7_fu_1390_p3 + mul_ln1192_1_reg_2451);

assign add_ln1192_8_fu_1427_p2 = (zext_ln728_6_fu_1420_p1 + zext_ln703_6_fu_1424_p1);

assign add_ln1192_9_fu_1458_p2 = (zext_ln728_7_fu_1451_p1 + zext_ln703_7_fu_1455_p1);

assign add_ln1192_fu_736_p2 = (zext_ln728_fu_728_p1 + zext_ln703_fu_732_p1);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign mul_ln1118_10_fu_1018_p0 = sext_ln1116_5_fu_1002_p1;

assign mul_ln1118_10_fu_1018_p1 = sext_ln1118_4_fu_1014_p1;

assign mul_ln1118_10_fu_1018_p2 = ($signed(mul_ln1118_10_fu_1018_p0) * $signed(mul_ln1118_10_fu_1018_p1));

assign mul_ln1118_11_fu_1036_p0 = select_ln1116_5_fu_1024_p3;

assign mul_ln1118_11_fu_1036_p1 = sext_ln1118_4_fu_1014_p1;

assign mul_ln1118_11_fu_1036_p2 = ($signed(mul_ln1118_11_fu_1036_p0) * $signed(mul_ln1118_11_fu_1036_p1));

assign mul_ln1118_12_fu_1054_p0 = sext_ln1116_5_fu_1002_p1;

assign mul_ln1118_12_fu_1054_p1 = select_ln1117_5_fu_1042_p3;

assign mul_ln1118_12_fu_1054_p2 = ($signed(mul_ln1118_12_fu_1054_p0) * $signed(mul_ln1118_12_fu_1054_p1));

assign mul_ln1118_13_fu_1098_p0 = sext_ln1116_7_fu_1082_p1;

assign mul_ln1118_13_fu_1098_p1 = sext_ln1118_6_fu_1094_p1;

assign mul_ln1118_13_fu_1098_p2 = ($signed(mul_ln1118_13_fu_1098_p0) * $signed(mul_ln1118_13_fu_1098_p1));

assign mul_ln1118_14_fu_1116_p0 = select_ln1116_7_fu_1104_p3;

assign mul_ln1118_14_fu_1116_p1 = sext_ln1118_6_fu_1094_p1;

assign mul_ln1118_14_fu_1116_p2 = ($signed(mul_ln1118_14_fu_1116_p0) * $signed(mul_ln1118_14_fu_1116_p1));

assign mul_ln1118_15_fu_1134_p0 = sext_ln1116_7_fu_1082_p1;

assign mul_ln1118_15_fu_1134_p1 = select_ln1117_7_fu_1122_p3;

assign mul_ln1118_15_fu_1134_p2 = ($signed(mul_ln1118_15_fu_1134_p0) * $signed(mul_ln1118_15_fu_1134_p1));

assign mul_ln1118_16_fu_1178_p0 = sext_ln1116_9_fu_1162_p1;

assign mul_ln1118_16_fu_1178_p1 = sext_ln1118_8_fu_1174_p1;

assign mul_ln1118_16_fu_1178_p2 = ($signed(mul_ln1118_16_fu_1178_p0) * $signed(mul_ln1118_16_fu_1178_p1));

assign mul_ln1118_17_fu_1196_p0 = select_ln1116_9_fu_1184_p3;

assign mul_ln1118_17_fu_1196_p1 = sext_ln1118_8_fu_1174_p1;

assign mul_ln1118_17_fu_1196_p2 = ($signed(mul_ln1118_17_fu_1196_p0) * $signed(mul_ln1118_17_fu_1196_p1));

assign mul_ln1118_18_fu_1214_p0 = sext_ln1116_9_fu_1162_p1;

assign mul_ln1118_18_fu_1214_p1 = select_ln1117_9_fu_1202_p3;

assign mul_ln1118_18_fu_1214_p2 = ($signed(mul_ln1118_18_fu_1214_p0) * $signed(mul_ln1118_18_fu_1214_p1));

assign mul_ln1118_19_fu_1756_p0 = sext_ln1116_11_fu_1750_p1;

assign mul_ln1118_19_fu_1756_p1 = sext_ln1118_10_fu_1753_p1;

assign mul_ln1118_19_fu_1756_p2 = ($signed(mul_ln1118_19_fu_1756_p0) * $signed(mul_ln1118_19_fu_1756_p1));

assign mul_ln1118_20_fu_1797_p0 = select_ln1116_11_reg_2526;

assign mul_ln1118_20_fu_1797_p1 = sext_ln1118_10_fu_1753_p1;

assign mul_ln1118_20_fu_1797_p2 = ($signed(mul_ln1118_20_fu_1797_p0) * $signed(mul_ln1118_20_fu_1797_p1));

assign mul_ln1118_21_fu_1838_p0 = sext_ln1116_11_fu_1750_p1;

assign mul_ln1118_21_fu_1838_p1 = select_ln1117_11_reg_2532;

assign mul_ln1118_21_fu_1838_p2 = ($signed(mul_ln1118_21_fu_1838_p0) * $signed(mul_ln1118_21_fu_1838_p1));

assign mul_ln1118_22_fu_1918_p0 = sext_ln1116_13_fu_1912_p1;

assign mul_ln1118_22_fu_1918_p1 = sext_ln1118_12_fu_1915_p1;

assign mul_ln1118_22_fu_1918_p2 = ($signed(mul_ln1118_22_fu_1918_p0) * $signed(mul_ln1118_22_fu_1918_p1));

assign mul_ln1118_23_fu_1937_p0 = select_ln1116_13_reg_2548;

assign mul_ln1118_23_fu_1937_p1 = sext_ln1118_12_fu_1915_p1;

assign mul_ln1118_23_fu_1937_p2 = ($signed(mul_ln1118_23_fu_1937_p0) * $signed(mul_ln1118_23_fu_1937_p1));

assign mul_ln1118_24_fu_1956_p0 = sext_ln1116_13_fu_1912_p1;

assign mul_ln1118_24_fu_1956_p1 = select_ln1117_13_reg_2554;

assign mul_ln1118_24_fu_1956_p2 = ($signed(mul_ln1118_24_fu_1956_p0) * $signed(mul_ln1118_24_fu_1956_p1));

assign mul_ln1118_25_fu_2072_p0 = sext_ln1116_15_fu_2066_p1;

assign mul_ln1118_25_fu_2072_p1 = sext_ln1118_14_fu_2069_p1;

assign mul_ln1118_25_fu_2072_p2 = ($signed(mul_ln1118_25_fu_2072_p0) * $signed(mul_ln1118_25_fu_2072_p1));

assign mul_ln1118_26_fu_2123_p0 = select_ln1116_15_reg_2570_pp0_iter1_reg;

assign mul_ln1118_26_fu_2123_p1 = sext_ln1118_14_fu_2069_p1;

assign mul_ln1118_26_fu_2123_p2 = ($signed(mul_ln1118_26_fu_2123_p0) * $signed(mul_ln1118_26_fu_2123_p1));

assign mul_ln1118_27_fu_2174_p0 = sext_ln1116_15_fu_2066_p1;

assign mul_ln1118_27_fu_2174_p1 = select_ln1117_15_reg_2576_pp0_iter1_reg;

assign mul_ln1118_27_fu_2174_p2 = ($signed(mul_ln1118_27_fu_2174_p0) * $signed(mul_ln1118_27_fu_2174_p1));

assign mul_ln1118_5_fu_754_p0 = select_ln1116_1_fu_742_p3;

assign mul_ln1118_5_fu_754_p1 = sext_ln1118_fu_702_p1;

assign mul_ln1118_5_fu_754_p2 = ($signed(mul_ln1118_5_fu_754_p0) * $signed(mul_ln1118_5_fu_754_p1));

assign mul_ln1118_6_fu_802_p0 = sext_ln1116_fu_690_p1;

assign mul_ln1118_6_fu_802_p1 = select_ln1117_1_fu_790_p3;

assign mul_ln1118_6_fu_802_p2 = ($signed(mul_ln1118_6_fu_802_p0) * $signed(mul_ln1118_6_fu_802_p1));

assign mul_ln1118_7_fu_898_p0 = sext_ln1116_3_fu_882_p1;

assign mul_ln1118_7_fu_898_p1 = sext_ln1118_2_fu_894_p1;

assign mul_ln1118_7_fu_898_p2 = ($signed(mul_ln1118_7_fu_898_p0) * $signed(mul_ln1118_7_fu_898_p1));

assign mul_ln1118_8_fu_926_p0 = select_ln1116_3_fu_914_p3;

assign mul_ln1118_8_fu_926_p1 = sext_ln1118_2_fu_894_p1;

assign mul_ln1118_8_fu_926_p2 = ($signed(mul_ln1118_8_fu_926_p0) * $signed(mul_ln1118_8_fu_926_p1));

assign mul_ln1118_9_fu_954_p0 = sext_ln1116_3_fu_882_p1;

assign mul_ln1118_9_fu_954_p1 = select_ln1117_3_fu_942_p3;

assign mul_ln1118_9_fu_954_p2 = ($signed(mul_ln1118_9_fu_954_p0) * $signed(mul_ln1118_9_fu_954_p1));

assign mul_ln1118_fu_706_p0 = sext_ln1116_fu_690_p1;

assign mul_ln1118_fu_706_p1 = sext_ln1118_fu_702_p1;

assign mul_ln1118_fu_706_p2 = ($signed(mul_ln1118_fu_706_p0) * $signed(mul_ln1118_fu_706_p1));

assign mul_ln1192_1_fu_988_p0 = select_ln1116_3_fu_914_p3;

assign mul_ln1192_1_fu_988_p1 = select_ln1117_3_fu_942_p3;

assign mul_ln1192_1_fu_988_p2 = ($signed(mul_ln1192_1_fu_988_p0) * $signed(mul_ln1192_1_fu_988_p1));

assign mul_ln1192_2_fu_1068_p0 = select_ln1116_5_fu_1024_p3;

assign mul_ln1192_2_fu_1068_p1 = select_ln1117_5_fu_1042_p3;

assign mul_ln1192_2_fu_1068_p2 = ($signed(mul_ln1192_2_fu_1068_p0) * $signed(mul_ln1192_2_fu_1068_p1));

assign mul_ln1192_3_fu_1148_p0 = select_ln1116_7_fu_1104_p3;

assign mul_ln1192_3_fu_1148_p1 = select_ln1117_7_fu_1122_p3;

assign mul_ln1192_3_fu_1148_p2 = ($signed(mul_ln1192_3_fu_1148_p0) * $signed(mul_ln1192_3_fu_1148_p1));

assign mul_ln1192_4_fu_1228_p0 = select_ln1116_9_fu_1184_p3;

assign mul_ln1192_4_fu_1228_p1 = select_ln1117_9_fu_1202_p3;

assign mul_ln1192_4_fu_1228_p2 = ($signed(mul_ln1192_4_fu_1228_p0) * $signed(mul_ln1192_4_fu_1228_p1));

assign mul_ln1192_5_fu_1900_p0 = select_ln1116_11_reg_2526;

assign mul_ln1192_5_fu_1900_p1 = select_ln1117_11_reg_2532;

assign mul_ln1192_5_fu_1900_p2 = ($signed(mul_ln1192_5_fu_1900_p0) * $signed(mul_ln1192_5_fu_1900_p1));

assign mul_ln1192_6_fu_1988_p0 = select_ln1116_13_reg_2548;

assign mul_ln1192_6_fu_1988_p1 = select_ln1117_13_reg_2554;

assign mul_ln1192_6_fu_1988_p2 = ($signed(mul_ln1192_6_fu_1988_p0) * $signed(mul_ln1192_6_fu_1988_p1));

assign mul_ln1192_7_fu_2246_p0 = select_ln1116_15_reg_2570_pp0_iter1_reg;

assign mul_ln1192_7_fu_2246_p1 = select_ln1117_15_reg_2576_pp0_iter1_reg;

assign mul_ln1192_7_fu_2246_p2 = ($signed(mul_ln1192_7_fu_2246_p0) * $signed(mul_ln1192_7_fu_2246_p1));

assign mul_ln1192_fu_862_p0 = select_ln1116_1_fu_742_p3;

assign mul_ln1192_fu_862_p1 = select_ln1117_1_fu_790_p3;

assign mul_ln1192_fu_862_p2 = ($signed(mul_ln1192_fu_862_p0) * $signed(mul_ln1192_fu_862_p1));

assign select_ln1116_10_fu_1234_p3 = ((a_V_offset_int_reg[0:0] === 1'b1) ? a_10_1_V_read_int_reg : a_10_0_V_read_int_reg);

assign select_ln1116_11_fu_1250_p3 = ((a_V_offset_int_reg[0:0] === 1'b1) ? a_11_1_V_read_int_reg : a_11_0_V_read_int_reg);

assign select_ln1116_12_fu_1266_p3 = ((a_V_offset_int_reg[0:0] === 1'b1) ? a_12_1_V_read_int_reg : a_12_0_V_read_int_reg);

assign select_ln1116_13_fu_1282_p3 = ((a_V_offset_int_reg[0:0] === 1'b1) ? a_13_1_V_read_int_reg : a_13_0_V_read_int_reg);

assign select_ln1116_14_fu_1298_p3 = ((a_V_offset_int_reg[0:0] === 1'b1) ? a_14_1_V_read_int_reg : a_14_0_V_read_int_reg);

assign select_ln1116_15_fu_1314_p3 = ((a_V_offset_int_reg[0:0] === 1'b1) ? a_15_1_V_read_int_reg : a_15_0_V_read_int_reg);

assign select_ln1116_1_fu_742_p3 = ((a_V_offset_int_reg[0:0] === 1'b1) ? a_1_1_V_read_int_reg : a_1_0_V_read_int_reg);

assign select_ln1116_2_fu_874_p3 = ((a_V_offset_int_reg[0:0] === 1'b1) ? a_2_1_V_read_int_reg : a_2_0_V_read_int_reg);

assign select_ln1116_3_fu_914_p3 = ((a_V_offset_int_reg[0:0] === 1'b1) ? a_3_1_V_read_int_reg : a_3_0_V_read_int_reg);

assign select_ln1116_4_fu_994_p3 = ((a_V_offset_int_reg[0:0] === 1'b1) ? a_4_1_V_read_int_reg : a_4_0_V_read_int_reg);

assign select_ln1116_5_fu_1024_p3 = ((a_V_offset_int_reg[0:0] === 1'b1) ? a_5_1_V_read_int_reg : a_5_0_V_read_int_reg);

assign select_ln1116_6_fu_1074_p3 = ((a_V_offset_int_reg[0:0] === 1'b1) ? a_6_1_V_read_int_reg : a_6_0_V_read_int_reg);

assign select_ln1116_7_fu_1104_p3 = ((a_V_offset_int_reg[0:0] === 1'b1) ? a_7_1_V_read_int_reg : a_7_0_V_read_int_reg);

assign select_ln1116_8_fu_1154_p3 = ((a_V_offset_int_reg[0:0] === 1'b1) ? a_8_1_V_read_int_reg : a_8_0_V_read_int_reg);

assign select_ln1116_9_fu_1184_p3 = ((a_V_offset_int_reg[0:0] === 1'b1) ? a_9_1_V_read_int_reg : a_9_0_V_read_int_reg);

assign select_ln1116_fu_682_p3 = ((a_V_offset_int_reg[0:0] === 1'b1) ? a_0_1_V_read_int_reg : a_0_0_V_read_int_reg);

assign select_ln1117_10_fu_1242_p3 = ((b_V_offset_int_reg[0:0] === 1'b1) ? b_5_1_V_read_int_reg : b_5_0_V_read_int_reg);

assign select_ln1117_11_fu_1258_p3 = ((b_V_offset_int_reg[0:0] === 1'b1) ? b_13_1_V_read_int_reg : b_13_0_V_read_int_reg);

assign select_ln1117_12_fu_1274_p3 = ((b_V_offset_int_reg[0:0] === 1'b1) ? b_6_1_V_read_int_reg : b_6_0_V_read_int_reg);

assign select_ln1117_13_fu_1290_p3 = ((b_V_offset_int_reg[0:0] === 1'b1) ? b_14_1_V_read_int_reg : b_14_0_V_read_int_reg);

assign select_ln1117_14_fu_1306_p3 = ((b_V_offset_int_reg[0:0] === 1'b1) ? b_7_1_V_read_int_reg : b_7_0_V_read_int_reg);

assign select_ln1117_15_fu_1322_p3 = ((b_V_offset_int_reg[0:0] === 1'b1) ? b_15_1_V_read_int_reg : b_15_0_V_read_int_reg);

assign select_ln1117_1_fu_790_p3 = ((b_V_offset_int_reg[0:0] === 1'b1) ? b_8_1_V_read_int_reg : b_8_0_V_read_int_reg);

assign select_ln1117_2_fu_886_p3 = ((b_V_offset_int_reg[0:0] === 1'b1) ? b_1_1_V_read_int_reg : b_1_0_V_read_int_reg);

assign select_ln1117_3_fu_942_p3 = ((b_V_offset_int_reg[0:0] === 1'b1) ? b_9_1_V_read_int_reg : b_9_0_V_read_int_reg);

assign select_ln1117_4_fu_1006_p3 = ((b_V_offset_int_reg[0:0] === 1'b1) ? b_2_1_V_read_int_reg : b_2_0_V_read_int_reg);

assign select_ln1117_5_fu_1042_p3 = ((b_V_offset_int_reg[0:0] === 1'b1) ? b_10_1_V_read_int_reg : b_10_0_V_read_int_reg);

assign select_ln1117_6_fu_1086_p3 = ((b_V_offset_int_reg[0:0] === 1'b1) ? b_3_1_V_read_int_reg : b_3_0_V_read_int_reg);

assign select_ln1117_7_fu_1122_p3 = ((b_V_offset_int_reg[0:0] === 1'b1) ? b_11_1_V_read_int_reg : b_11_0_V_read_int_reg);

assign select_ln1117_8_fu_1166_p3 = ((b_V_offset_int_reg[0:0] === 1'b1) ? b_4_1_V_read_int_reg : b_4_0_V_read_int_reg);

assign select_ln1117_9_fu_1202_p3 = ((b_V_offset_int_reg[0:0] === 1'b1) ? b_12_1_V_read_int_reg : b_12_0_V_read_int_reg);

assign select_ln1117_fu_694_p3 = ((b_V_offset_int_reg[0:0] === 1'b1) ? b_0_1_V_read_int_reg : b_0_0_V_read_int_reg);

assign select_ln1265_1_fu_760_p3 = ((res_V_offset_int_reg[0:0] === 1'b1) ? res_1_1_V_read_int_reg : res_1_0_V_read_int_reg);

assign select_ln1265_2_fu_808_p3 = ((res_V_offset_int_reg[0:0] === 1'b1) ? res_2_1_V_read_int_reg : res_2_0_V_read_int_reg);

assign select_ln1265_3_fu_846_p3 = ((res_V_offset_int_reg[0:0] === 1'b1) ? res_3_1_V_read_int_reg : res_3_0_V_read_int_reg);

assign select_ln1265_fu_712_p3 = ((res_V_offset_int_reg[0:0] === 1'b1) ? res_0_1_V_read_int_reg : res_0_0_V_read_int_reg);

assign select_ln338_1_fu_2286_p3 = ((res_V_offset_read_reg_2364_pp0_iter1_reg[0:0] === 1'b1) ? trunc_ln708_s_fu_2110_p4 : res_0_1_V_read_4_reg_2406_pp0_iter1_reg);

assign select_ln338_2_fu_2292_p3 = ((res_V_offset_read_reg_2364_pp0_iter1_reg[0:0] === 1'b1) ? res_1_0_V_read_3_reg_2401_pp0_iter1_reg : trunc_ln708_2_fu_2161_p4);

assign select_ln338_3_fu_2298_p3 = ((res_V_offset_read_reg_2364_pp0_iter1_reg[0:0] === 1'b1) ? trunc_ln708_2_fu_2161_p4 : res_1_1_V_read_4_reg_2396_pp0_iter1_reg);

assign select_ln338_4_fu_2304_p3 = ((res_V_offset_read_reg_2364_pp0_iter1_reg[0:0] === 1'b1) ? res_2_0_V_read_4_reg_2391_pp0_iter1_reg : trunc_ln708_3_fu_2212_p4);

assign select_ln338_5_fu_2310_p3 = ((res_V_offset_read_reg_2364_pp0_iter1_reg[0:0] === 1'b1) ? trunc_ln708_3_fu_2212_p4 : res_2_1_V_read_4_reg_2386_pp0_iter1_reg);

assign select_ln338_fu_2280_p3 = ((res_V_offset_read_reg_2364_pp0_iter1_reg[0:0] === 1'b1) ? res_0_0_V_read_4_reg_2411_pp0_iter1_reg : trunc_ln708_s_fu_2110_p4);

assign select_ln708_1_fu_2274_p3 = ((res_V_offset_read_reg_2364_pp0_iter1_reg[0:0] === 1'b1) ? trunc_ln708_4_fu_2258_p4 : res_3_1_V_read_4_reg_2376_pp0_iter1_reg);

assign select_ln708_fu_2268_p3 = ((res_V_offset_read_reg_2364_pp0_iter1_reg[0:0] === 1'b1) ? res_3_0_V_read_4_reg_2381_pp0_iter1_reg : trunc_ln708_4_fu_2258_p4);

assign sext_ln1116_11_fu_1750_p1 = $signed(select_ln1116_10_reg_2516);

assign sext_ln1116_13_fu_1912_p1 = $signed(select_ln1116_12_reg_2538);

assign sext_ln1116_15_fu_2066_p1 = $signed(select_ln1116_14_reg_2560_pp0_iter1_reg);

assign sext_ln1116_3_fu_882_p1 = $signed(select_ln1116_2_fu_874_p3);

assign sext_ln1116_5_fu_1002_p1 = $signed(select_ln1116_4_fu_994_p3);

assign sext_ln1116_7_fu_1082_p1 = $signed(select_ln1116_6_fu_1074_p3);

assign sext_ln1116_9_fu_1162_p1 = $signed(select_ln1116_8_fu_1154_p3);

assign sext_ln1116_fu_690_p1 = $signed(select_ln1116_fu_682_p3);

assign sext_ln1118_10_fu_1753_p1 = $signed(select_ln1117_10_reg_2521);

assign sext_ln1118_12_fu_1915_p1 = $signed(select_ln1117_12_reg_2543);

assign sext_ln1118_14_fu_2069_p1 = $signed(select_ln1117_14_reg_2565_pp0_iter1_reg);

assign sext_ln1118_2_fu_894_p1 = $signed(select_ln1117_2_fu_886_p3);

assign sext_ln1118_4_fu_1014_p1 = $signed(select_ln1117_4_fu_1006_p3);

assign sext_ln1118_6_fu_1094_p1 = $signed(select_ln1117_6_fu_1086_p3);

assign sext_ln1118_8_fu_1174_p1 = $signed(select_ln1117_8_fu_1166_p3);

assign sext_ln1118_fu_702_p1 = $signed(select_ln1117_fu_694_p3);

assign shl_ln728_10_fu_1505_p3 = {{tmp_s_fu_1495_p4}, {20'd0}};

assign shl_ln728_11_fu_1528_p3 = {{tmp_1_fu_1518_p4}, {20'd0}};

assign shl_ln728_12_fu_1559_p3 = {{tmp_2_fu_1549_p4}, {20'd0}};

assign shl_ln728_13_fu_1590_p3 = {{tmp_3_fu_1580_p4}, {20'd0}};

assign shl_ln728_14_fu_1621_p3 = {{tmp_10_fu_1611_p4}, {20'd0}};

assign shl_ln728_15_fu_1644_p3 = {{tmp_11_fu_1634_p4}, {20'd0}};

assign shl_ln728_16_fu_1675_p3 = {{tmp_12_fu_1665_p4}, {20'd0}};

assign shl_ln728_17_fu_1706_p3 = {{tmp_13_fu_1696_p4}, {20'd0}};

assign shl_ln728_18_fu_1737_p3 = {{tmp_14_fu_1727_p4}, {20'd0}};

assign shl_ln728_19_fu_1772_p3 = {{tmp_15_fu_1762_p4}, {20'd0}};

assign shl_ln728_1_fu_768_p3 = {{select_ln1265_1_fu_760_p3}, {20'd0}};

assign shl_ln728_20_fu_1813_p3 = {{tmp_16_fu_1803_p4}, {20'd0}};

assign shl_ln728_21_fu_1854_p3 = {{tmp_17_fu_1844_p4}, {20'd0}};

assign shl_ln728_22_fu_1892_p3 = {{tmp_18_fu_1882_p4}, {20'd0}};

assign shl_ln728_23_fu_1994_p3 = {{tmp_19_reg_2587}, {20'd0}};

assign shl_ln728_24_fu_2014_p3 = {{tmp_20_reg_2597}, {20'd0}};

assign shl_ln728_25_fu_2034_p3 = {{tmp_21_reg_2607}, {20'd0}};

assign shl_ln728_26_fu_2054_p3 = {{tmp_22_reg_2612}, {20'd0}};

assign shl_ln728_27_fu_2088_p3 = {{tmp_23_fu_2078_p4}, {20'd0}};

assign shl_ln728_28_fu_2139_p3 = {{tmp_24_fu_2129_p4}, {20'd0}};

assign shl_ln728_29_fu_2190_p3 = {{tmp_25_fu_2180_p4}, {20'd0}};

assign shl_ln728_2_fu_816_p3 = {{select_ln1265_2_fu_808_p3}, {20'd0}};

assign shl_ln728_30_fu_2238_p3 = {{tmp_26_fu_2228_p4}, {20'd0}};

assign shl_ln728_3_fu_854_p3 = {{select_ln1265_3_fu_846_p3}, {20'd0}};

assign shl_ln728_4_fu_1330_p3 = {{tmp_reg_2421}, {20'd0}};

assign shl_ln728_5_fu_1350_p3 = {{tmp_4_reg_2431}, {20'd0}};

assign shl_ln728_6_fu_1370_p3 = {{tmp_5_reg_2441}, {20'd0}};

assign shl_ln728_7_fu_1390_p3 = {{tmp_6_reg_2446}, {20'd0}};

assign shl_ln728_8_fu_1412_p3 = {{tmp_7_fu_1402_p4}, {20'd0}};

assign shl_ln728_9_fu_1443_p3 = {{tmp_8_fu_1433_p4}, {20'd0}};

assign shl_ln728_s_fu_1474_p3 = {{tmp_9_fu_1464_p4}, {20'd0}};

assign shl_ln_fu_720_p3 = {{select_ln1265_fu_712_p3}, {20'd0}};

assign tmp_10_fu_1611_p4 = {{add_ln1192_11_fu_1513_p2[54:20]}};

assign tmp_11_fu_1634_p4 = {{add_ln1192_12_fu_1543_p2[54:20]}};

assign tmp_12_fu_1665_p4 = {{add_ln1192_13_fu_1574_p2[54:20]}};

assign tmp_13_fu_1696_p4 = {{add_ln1192_14_fu_1605_p2[54:20]}};

assign tmp_14_fu_1727_p4 = {{add_ln1192_15_fu_1629_p2[54:20]}};

assign tmp_15_fu_1762_p4 = {{add_ln1192_16_fu_1659_p2[54:20]}};

assign tmp_16_fu_1803_p4 = {{add_ln1192_17_fu_1690_p2[54:20]}};

assign tmp_17_fu_1844_p4 = {{add_ln1192_18_fu_1721_p2[54:20]}};

assign tmp_18_fu_1882_p4 = {{add_ln1192_19_fu_1745_p2[54:20]}};

assign tmp_1_fu_1518_p4 = {{add_ln1192_8_fu_1427_p2[54:20]}};

assign tmp_23_fu_2078_p4 = {{add_ln1192_24_fu_2008_p2[54:20]}};

assign tmp_24_fu_2129_p4 = {{add_ln1192_25_fu_2028_p2[54:20]}};

assign tmp_25_fu_2180_p4 = {{add_ln1192_26_fu_2048_p2[54:20]}};

assign tmp_26_fu_2228_p4 = {{add_ln1192_27_fu_2061_p2[54:20]}};

assign tmp_2_fu_1549_p4 = {{add_ln1192_9_fu_1458_p2[54:20]}};

assign tmp_3_fu_1580_p4 = {{add_ln1192_10_fu_1489_p2[54:20]}};

assign tmp_7_fu_1402_p4 = {{add_ln1192_4_fu_1344_p2[54:20]}};

assign tmp_8_fu_1433_p4 = {{add_ln1192_5_fu_1364_p2[54:20]}};

assign tmp_9_fu_1464_p4 = {{add_ln1192_6_fu_1384_p2[54:20]}};

assign tmp_s_fu_1495_p4 = {{add_ln1192_7_fu_1397_p2[54:20]}};

assign trunc_ln708_2_fu_2161_p4 = {{add_ln1192_29_fu_2155_p2[54:20]}};

assign trunc_ln708_3_fu_2212_p4 = {{add_ln1192_30_fu_2206_p2[54:20]}};

assign trunc_ln708_4_fu_2258_p4 = {{add_ln1192_31_fu_2252_p2[54:20]}};

assign trunc_ln708_s_fu_2110_p4 = {{add_ln1192_28_fu_2104_p2[54:20]}};

assign zext_ln703_10_fu_1571_p1 = mul_ln1118_14_reg_2481;

assign zext_ln703_11_fu_1602_p1 = mul_ln1118_15_reg_2486;

assign zext_ln703_12_fu_1656_p1 = mul_ln1118_16_reg_2496;

assign zext_ln703_13_fu_1687_p1 = mul_ln1118_17_reg_2501;

assign zext_ln703_14_fu_1718_p1 = mul_ln1118_18_reg_2506;

assign zext_ln703_15_fu_1784_p1 = mul_ln1118_19_fu_1756_p2;

assign zext_ln703_16_fu_1825_p1 = mul_ln1118_20_fu_1797_p2;

assign zext_ln703_17_fu_1866_p1 = mul_ln1118_21_fu_1838_p2;

assign zext_ln703_18_fu_2005_p1 = mul_ln1118_22_reg_2582;

assign zext_ln703_19_fu_2025_p1 = mul_ln1118_23_reg_2592;

assign zext_ln703_1_fu_780_p1 = mul_ln1118_5_fu_754_p2;

assign zext_ln703_20_fu_2045_p1 = mul_ln1118_24_reg_2602;

assign zext_ln703_21_fu_2100_p1 = mul_ln1118_25_fu_2072_p2;

assign zext_ln703_22_fu_2151_p1 = mul_ln1118_26_fu_2123_p2;

assign zext_ln703_23_fu_2202_p1 = mul_ln1118_27_fu_2174_p2;

assign zext_ln703_2_fu_828_p1 = mul_ln1118_6_fu_802_p2;

assign zext_ln703_3_fu_1341_p1 = mul_ln1118_7_reg_2416;

assign zext_ln703_4_fu_1361_p1 = mul_ln1118_8_reg_2426;

assign zext_ln703_5_fu_1381_p1 = mul_ln1118_9_reg_2436;

assign zext_ln703_6_fu_1424_p1 = mul_ln1118_10_reg_2456;

assign zext_ln703_7_fu_1455_p1 = mul_ln1118_11_reg_2461;

assign zext_ln703_8_fu_1486_p1 = mul_ln1118_12_reg_2466;

assign zext_ln703_9_fu_1540_p1 = mul_ln1118_13_reg_2476;

assign zext_ln703_fu_732_p1 = mul_ln1118_fu_706_p2;

assign zext_ln728_10_fu_1567_p1 = shl_ln728_12_fu_1559_p3;

assign zext_ln728_11_fu_1598_p1 = shl_ln728_13_fu_1590_p3;

assign zext_ln728_12_fu_1652_p1 = shl_ln728_15_fu_1644_p3;

assign zext_ln728_13_fu_1683_p1 = shl_ln728_16_fu_1675_p3;

assign zext_ln728_14_fu_1714_p1 = shl_ln728_17_fu_1706_p3;

assign zext_ln728_15_fu_1780_p1 = shl_ln728_19_fu_1772_p3;

assign zext_ln728_16_fu_1821_p1 = shl_ln728_20_fu_1813_p3;

assign zext_ln728_17_fu_1862_p1 = shl_ln728_21_fu_1854_p3;

assign zext_ln728_18_fu_2001_p1 = shl_ln728_23_fu_1994_p3;

assign zext_ln728_19_fu_2021_p1 = shl_ln728_24_fu_2014_p3;

assign zext_ln728_1_fu_776_p1 = shl_ln728_1_fu_768_p3;

assign zext_ln728_20_fu_2041_p1 = shl_ln728_25_fu_2034_p3;

assign zext_ln728_21_fu_2096_p1 = shl_ln728_27_fu_2088_p3;

assign zext_ln728_22_fu_2147_p1 = shl_ln728_28_fu_2139_p3;

assign zext_ln728_23_fu_2198_p1 = shl_ln728_29_fu_2190_p3;

assign zext_ln728_2_fu_824_p1 = shl_ln728_2_fu_816_p3;

assign zext_ln728_3_fu_1337_p1 = shl_ln728_4_fu_1330_p3;

assign zext_ln728_4_fu_1357_p1 = shl_ln728_5_fu_1350_p3;

assign zext_ln728_5_fu_1377_p1 = shl_ln728_6_fu_1370_p3;

assign zext_ln728_6_fu_1420_p1 = shl_ln728_8_fu_1412_p3;

assign zext_ln728_7_fu_1451_p1 = shl_ln728_9_fu_1443_p3;

assign zext_ln728_8_fu_1482_p1 = shl_ln728_s_fu_1474_p3;

assign zext_ln728_9_fu_1536_p1 = shl_ln728_11_fu_1528_p3;

assign zext_ln728_fu_728_p1 = shl_ln_fu_720_p3;

endmodule //matmul_ap_fixed_ap_fixed_2ul_8ul_8ul_2ul_s
