// Seed: 1672927951
module module_0 (
    input uwire   id_0,
    input supply0 id_1
);
  wor id_3;
  supply0 id_4 = 1'b0;
  always @(posedge 1'd0 or posedge id_3) begin : LABEL_0
    disable id_5;
  end
endmodule
module module_1 (
    input wor id_0,
    input tri0 id_1,
    input tri id_2,
    output tri0 id_3,
    output tri0 id_4,
    output wand id_5,
    input uwire id_6,
    input supply1 id_7,
    input supply0 id_8,
    input supply1 id_9,
    output tri0 id_10,
    input wor id_11
    , id_17,
    input tri1 id_12,
    input supply0 id_13,
    output tri0 id_14
    , id_18,
    input wand id_15
);
  wire id_19, id_20;
  module_0 modCall_1 (
      id_15,
      id_1
  );
  assign modCall_1.id_4 = 0;
endmodule
