#include "hls_design_meta.h"
const Port_Property HLS_Design_Meta::port_props[]={
	Port_Property("ap_clk", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_rst_n", 1, hls_in, -1, "", "", 1),
	Port_Property("node_attr_mat_s_V_V_address0", 4, hls_out, 0, "ap_memory", "mem_address", 1),
	Port_Property("node_attr_mat_s_V_V_ce0", 1, hls_out, 0, "ap_memory", "mem_ce", 1),
	Port_Property("node_attr_mat_s_V_V_d0", 14, hls_out, 0, "ap_memory", "mem_din", 1),
	Port_Property("node_attr_mat_s_V_V_q0", 14, hls_in, 0, "ap_memory", "mem_dout", 1),
	Port_Property("node_attr_mat_s_V_V_we0", 1, hls_out, 0, "ap_memory", "mem_we", 1),
	Port_Property("edge_attr_mat_s_0_V_V_dout", 14, hls_in, 1, "ap_fifo", "fifo_data", 1),
	Port_Property("edge_attr_mat_s_0_V_V_empty_n", 1, hls_in, 1, "ap_fifo", "fifo_status", 1),
	Port_Property("edge_attr_mat_s_0_V_V_read", 1, hls_out, 1, "ap_fifo", "fifo_update", 1),
	Port_Property("edge_attr_mat_s_1_V_V_dout", 14, hls_in, 2, "ap_fifo", "fifo_data", 1),
	Port_Property("edge_attr_mat_s_1_V_V_empty_n", 1, hls_in, 2, "ap_fifo", "fifo_status", 1),
	Port_Property("edge_attr_mat_s_1_V_V_read", 1, hls_out, 2, "ap_fifo", "fifo_update", 1),
	Port_Property("edge_attr_mat_s_2_V_V_dout", 14, hls_in, 3, "ap_fifo", "fifo_data", 1),
	Port_Property("edge_attr_mat_s_2_V_V_empty_n", 1, hls_in, 3, "ap_fifo", "fifo_status", 1),
	Port_Property("edge_attr_mat_s_2_V_V_read", 1, hls_out, 3, "ap_fifo", "fifo_update", 1),
	Port_Property("edge_attr_mat_s_3_V_V_dout", 14, hls_in, 4, "ap_fifo", "fifo_data", 1),
	Port_Property("edge_attr_mat_s_3_V_V_empty_n", 1, hls_in, 4, "ap_fifo", "fifo_status", 1),
	Port_Property("edge_attr_mat_s_3_V_V_read", 1, hls_out, 4, "ap_fifo", "fifo_update", 1),
	Port_Property("edge_attr_mat_s_4_V_V_dout", 14, hls_in, 5, "ap_fifo", "fifo_data", 1),
	Port_Property("edge_attr_mat_s_4_V_V_empty_n", 1, hls_in, 5, "ap_fifo", "fifo_status", 1),
	Port_Property("edge_attr_mat_s_4_V_V_read", 1, hls_out, 5, "ap_fifo", "fifo_update", 1),
	Port_Property("edge_attr_mat_s_5_V_V_dout", 14, hls_in, 6, "ap_fifo", "fifo_data", 1),
	Port_Property("edge_attr_mat_s_5_V_V_empty_n", 1, hls_in, 6, "ap_fifo", "fifo_status", 1),
	Port_Property("edge_attr_mat_s_5_V_V_read", 1, hls_out, 6, "ap_fifo", "fifo_update", 1),
	Port_Property("edge_attr_mat_s_6_V_V_dout", 14, hls_in, 7, "ap_fifo", "fifo_data", 1),
	Port_Property("edge_attr_mat_s_6_V_V_empty_n", 1, hls_in, 7, "ap_fifo", "fifo_status", 1),
	Port_Property("edge_attr_mat_s_6_V_V_read", 1, hls_out, 7, "ap_fifo", "fifo_update", 1),
	Port_Property("edge_attr_mat_s_7_V_V_dout", 14, hls_in, 8, "ap_fifo", "fifo_data", 1),
	Port_Property("edge_attr_mat_s_7_V_V_empty_n", 1, hls_in, 8, "ap_fifo", "fifo_status", 1),
	Port_Property("edge_attr_mat_s_7_V_V_read", 1, hls_out, 8, "ap_fifo", "fifo_update", 1),
	Port_Property("edge_attr_mat_s_8_V_V_dout", 14, hls_in, 9, "ap_fifo", "fifo_data", 1),
	Port_Property("edge_attr_mat_s_8_V_V_empty_n", 1, hls_in, 9, "ap_fifo", "fifo_status", 1),
	Port_Property("edge_attr_mat_s_8_V_V_read", 1, hls_out, 9, "ap_fifo", "fifo_update", 1),
	Port_Property("edge_attr_mat_s_9_V_V_dout", 14, hls_in, 10, "ap_fifo", "fifo_data", 1),
	Port_Property("edge_attr_mat_s_9_V_V_empty_n", 1, hls_in, 10, "ap_fifo", "fifo_status", 1),
	Port_Property("edge_attr_mat_s_9_V_V_read", 1, hls_out, 10, "ap_fifo", "fifo_update", 1),
	Port_Property("edge_attr_mat_s_10_V_V_dout", 14, hls_in, 11, "ap_fifo", "fifo_data", 1),
	Port_Property("edge_attr_mat_s_10_V_V_empty_n", 1, hls_in, 11, "ap_fifo", "fifo_status", 1),
	Port_Property("edge_attr_mat_s_10_V_V_read", 1, hls_out, 11, "ap_fifo", "fifo_update", 1),
	Port_Property("edge_attr_mat_s_11_V_V_dout", 14, hls_in, 12, "ap_fifo", "fifo_data", 1),
	Port_Property("edge_attr_mat_s_11_V_V_empty_n", 1, hls_in, 12, "ap_fifo", "fifo_status", 1),
	Port_Property("edge_attr_mat_s_11_V_V_read", 1, hls_out, 12, "ap_fifo", "fifo_update", 1),
	Port_Property("edge_attr_mat_s_12_V_V_dout", 14, hls_in, 13, "ap_fifo", "fifo_data", 1),
	Port_Property("edge_attr_mat_s_12_V_V_empty_n", 1, hls_in, 13, "ap_fifo", "fifo_status", 1),
	Port_Property("edge_attr_mat_s_12_V_V_read", 1, hls_out, 13, "ap_fifo", "fifo_update", 1),
	Port_Property("edge_attr_mat_s_13_V_V_dout", 14, hls_in, 14, "ap_fifo", "fifo_data", 1),
	Port_Property("edge_attr_mat_s_13_V_V_empty_n", 1, hls_in, 14, "ap_fifo", "fifo_status", 1),
	Port_Property("edge_attr_mat_s_13_V_V_read", 1, hls_out, 14, "ap_fifo", "fifo_update", 1),
	Port_Property("edge_attr_mat_s_14_V_V_dout", 14, hls_in, 15, "ap_fifo", "fifo_data", 1),
	Port_Property("edge_attr_mat_s_14_V_V_empty_n", 1, hls_in, 15, "ap_fifo", "fifo_status", 1),
	Port_Property("edge_attr_mat_s_14_V_V_read", 1, hls_out, 15, "ap_fifo", "fifo_update", 1),
	Port_Property("edge_attr_mat_s_15_V_V_dout", 14, hls_in, 16, "ap_fifo", "fifo_data", 1),
	Port_Property("edge_attr_mat_s_15_V_V_empty_n", 1, hls_in, 16, "ap_fifo", "fifo_status", 1),
	Port_Property("edge_attr_mat_s_15_V_V_read", 1, hls_out, 16, "ap_fifo", "fifo_update", 1),
	Port_Property("edge_attr_mat_s_16_V_V_dout", 14, hls_in, 17, "ap_fifo", "fifo_data", 1),
	Port_Property("edge_attr_mat_s_16_V_V_empty_n", 1, hls_in, 17, "ap_fifo", "fifo_status", 1),
	Port_Property("edge_attr_mat_s_16_V_V_read", 1, hls_out, 17, "ap_fifo", "fifo_update", 1),
	Port_Property("edge_attr_mat_s_17_V_V_dout", 14, hls_in, 18, "ap_fifo", "fifo_data", 1),
	Port_Property("edge_attr_mat_s_17_V_V_empty_n", 1, hls_in, 18, "ap_fifo", "fifo_status", 1),
	Port_Property("edge_attr_mat_s_17_V_V_read", 1, hls_out, 18, "ap_fifo", "fifo_update", 1),
	Port_Property("edge_attr_mat_s_18_V_V_dout", 14, hls_in, 19, "ap_fifo", "fifo_data", 1),
	Port_Property("edge_attr_mat_s_18_V_V_empty_n", 1, hls_in, 19, "ap_fifo", "fifo_status", 1),
	Port_Property("edge_attr_mat_s_18_V_V_read", 1, hls_out, 19, "ap_fifo", "fifo_update", 1),
	Port_Property("edge_attr_mat_s_19_V_V_dout", 14, hls_in, 20, "ap_fifo", "fifo_data", 1),
	Port_Property("edge_attr_mat_s_19_V_V_empty_n", 1, hls_in, 20, "ap_fifo", "fifo_status", 1),
	Port_Property("edge_attr_mat_s_19_V_V_read", 1, hls_out, 20, "ap_fifo", "fifo_update", 1),
	Port_Property("edge_attr_mat_s_20_V_V_dout", 14, hls_in, 21, "ap_fifo", "fifo_data", 1),
	Port_Property("edge_attr_mat_s_20_V_V_empty_n", 1, hls_in, 21, "ap_fifo", "fifo_status", 1),
	Port_Property("edge_attr_mat_s_20_V_V_read", 1, hls_out, 21, "ap_fifo", "fifo_update", 1),
	Port_Property("edge_attr_mat_s_21_V_V_dout", 14, hls_in, 22, "ap_fifo", "fifo_data", 1),
	Port_Property("edge_attr_mat_s_21_V_V_empty_n", 1, hls_in, 22, "ap_fifo", "fifo_status", 1),
	Port_Property("edge_attr_mat_s_21_V_V_read", 1, hls_out, 22, "ap_fifo", "fifo_update", 1),
	Port_Property("edge_attr_mat_s_22_V_V_dout", 14, hls_in, 23, "ap_fifo", "fifo_data", 1),
	Port_Property("edge_attr_mat_s_22_V_V_empty_n", 1, hls_in, 23, "ap_fifo", "fifo_status", 1),
	Port_Property("edge_attr_mat_s_22_V_V_read", 1, hls_out, 23, "ap_fifo", "fifo_update", 1),
	Port_Property("edge_attr_mat_s_23_V_V_dout", 14, hls_in, 24, "ap_fifo", "fifo_data", 1),
	Port_Property("edge_attr_mat_s_23_V_V_empty_n", 1, hls_in, 24, "ap_fifo", "fifo_status", 1),
	Port_Property("edge_attr_mat_s_23_V_V_read", 1, hls_out, 24, "ap_fifo", "fifo_update", 1),
	Port_Property("edge_attr_mat_s_24_V_V_dout", 14, hls_in, 25, "ap_fifo", "fifo_data", 1),
	Port_Property("edge_attr_mat_s_24_V_V_empty_n", 1, hls_in, 25, "ap_fifo", "fifo_status", 1),
	Port_Property("edge_attr_mat_s_24_V_V_read", 1, hls_out, 25, "ap_fifo", "fifo_update", 1),
	Port_Property("edge_attr_mat_s_25_V_V_dout", 14, hls_in, 26, "ap_fifo", "fifo_data", 1),
	Port_Property("edge_attr_mat_s_25_V_V_empty_n", 1, hls_in, 26, "ap_fifo", "fifo_status", 1),
	Port_Property("edge_attr_mat_s_25_V_V_read", 1, hls_out, 26, "ap_fifo", "fifo_update", 1),
	Port_Property("edge_attr_mat_s_26_V_V_dout", 14, hls_in, 27, "ap_fifo", "fifo_data", 1),
	Port_Property("edge_attr_mat_s_26_V_V_empty_n", 1, hls_in, 27, "ap_fifo", "fifo_status", 1),
	Port_Property("edge_attr_mat_s_26_V_V_read", 1, hls_out, 27, "ap_fifo", "fifo_update", 1),
	Port_Property("edge_attr_mat_s_27_V_V_dout", 14, hls_in, 28, "ap_fifo", "fifo_data", 1),
	Port_Property("edge_attr_mat_s_27_V_V_empty_n", 1, hls_in, 28, "ap_fifo", "fifo_status", 1),
	Port_Property("edge_attr_mat_s_27_V_V_read", 1, hls_out, 28, "ap_fifo", "fifo_update", 1),
	Port_Property("edge_attr_mat_s_28_V_V_dout", 14, hls_in, 29, "ap_fifo", "fifo_data", 1),
	Port_Property("edge_attr_mat_s_28_V_V_empty_n", 1, hls_in, 29, "ap_fifo", "fifo_status", 1),
	Port_Property("edge_attr_mat_s_28_V_V_read", 1, hls_out, 29, "ap_fifo", "fifo_update", 1),
	Port_Property("edge_attr_mat_s_29_V_V_dout", 14, hls_in, 30, "ap_fifo", "fifo_data", 1),
	Port_Property("edge_attr_mat_s_29_V_V_empty_n", 1, hls_in, 30, "ap_fifo", "fifo_status", 1),
	Port_Property("edge_attr_mat_s_29_V_V_read", 1, hls_out, 30, "ap_fifo", "fifo_update", 1),
	Port_Property("edge_attr_mat_s_30_V_V_dout", 14, hls_in, 31, "ap_fifo", "fifo_data", 1),
	Port_Property("edge_attr_mat_s_30_V_V_empty_n", 1, hls_in, 31, "ap_fifo", "fifo_status", 1),
	Port_Property("edge_attr_mat_s_30_V_V_read", 1, hls_out, 31, "ap_fifo", "fifo_update", 1),
	Port_Property("edge_attr_mat_s_31_V_V_dout", 14, hls_in, 32, "ap_fifo", "fifo_data", 1),
	Port_Property("edge_attr_mat_s_31_V_V_empty_n", 1, hls_in, 32, "ap_fifo", "fifo_status", 1),
	Port_Property("edge_attr_mat_s_31_V_V_read", 1, hls_out, 32, "ap_fifo", "fifo_update", 1),
	Port_Property("edge_attr_mat_s_32_V_V_dout", 14, hls_in, 33, "ap_fifo", "fifo_data", 1),
	Port_Property("edge_attr_mat_s_32_V_V_empty_n", 1, hls_in, 33, "ap_fifo", "fifo_status", 1),
	Port_Property("edge_attr_mat_s_32_V_V_read", 1, hls_out, 33, "ap_fifo", "fifo_update", 1),
	Port_Property("edge_attr_mat_s_33_V_V_dout", 14, hls_in, 34, "ap_fifo", "fifo_data", 1),
	Port_Property("edge_attr_mat_s_33_V_V_empty_n", 1, hls_in, 34, "ap_fifo", "fifo_status", 1),
	Port_Property("edge_attr_mat_s_33_V_V_read", 1, hls_out, 34, "ap_fifo", "fifo_update", 1),
	Port_Property("edge_attr_mat_s_34_V_V_dout", 14, hls_in, 35, "ap_fifo", "fifo_data", 1),
	Port_Property("edge_attr_mat_s_34_V_V_empty_n", 1, hls_in, 35, "ap_fifo", "fifo_status", 1),
	Port_Property("edge_attr_mat_s_34_V_V_read", 1, hls_out, 35, "ap_fifo", "fifo_update", 1),
	Port_Property("edge_attr_mat_s_35_V_V_dout", 14, hls_in, 36, "ap_fifo", "fifo_data", 1),
	Port_Property("edge_attr_mat_s_35_V_V_empty_n", 1, hls_in, 36, "ap_fifo", "fifo_status", 1),
	Port_Property("edge_attr_mat_s_35_V_V_read", 1, hls_out, 36, "ap_fifo", "fifo_update", 1),
	Port_Property("edge_attr_mat_s_36_V_V_dout", 14, hls_in, 37, "ap_fifo", "fifo_data", 1),
	Port_Property("edge_attr_mat_s_36_V_V_empty_n", 1, hls_in, 37, "ap_fifo", "fifo_status", 1),
	Port_Property("edge_attr_mat_s_36_V_V_read", 1, hls_out, 37, "ap_fifo", "fifo_update", 1),
	Port_Property("edge_attr_mat_s_37_V_V_dout", 14, hls_in, 38, "ap_fifo", "fifo_data", 1),
	Port_Property("edge_attr_mat_s_37_V_V_empty_n", 1, hls_in, 38, "ap_fifo", "fifo_status", 1),
	Port_Property("edge_attr_mat_s_37_V_V_read", 1, hls_out, 38, "ap_fifo", "fifo_update", 1),
	Port_Property("edge_attr_mat_s_38_V_V_dout", 14, hls_in, 39, "ap_fifo", "fifo_data", 1),
	Port_Property("edge_attr_mat_s_38_V_V_empty_n", 1, hls_in, 39, "ap_fifo", "fifo_status", 1),
	Port_Property("edge_attr_mat_s_38_V_V_read", 1, hls_out, 39, "ap_fifo", "fifo_update", 1),
	Port_Property("edge_attr_mat_s_39_V_V_dout", 14, hls_in, 40, "ap_fifo", "fifo_data", 1),
	Port_Property("edge_attr_mat_s_39_V_V_empty_n", 1, hls_in, 40, "ap_fifo", "fifo_status", 1),
	Port_Property("edge_attr_mat_s_39_V_V_read", 1, hls_out, 40, "ap_fifo", "fifo_update", 1),
	Port_Property("edge_attr_mat_s_40_V_V_dout", 14, hls_in, 41, "ap_fifo", "fifo_data", 1),
	Port_Property("edge_attr_mat_s_40_V_V_empty_n", 1, hls_in, 41, "ap_fifo", "fifo_status", 1),
	Port_Property("edge_attr_mat_s_40_V_V_read", 1, hls_out, 41, "ap_fifo", "fifo_update", 1),
	Port_Property("edge_attr_mat_s_41_V_V_dout", 14, hls_in, 42, "ap_fifo", "fifo_data", 1),
	Port_Property("edge_attr_mat_s_41_V_V_empty_n", 1, hls_in, 42, "ap_fifo", "fifo_status", 1),
	Port_Property("edge_attr_mat_s_41_V_V_read", 1, hls_out, 42, "ap_fifo", "fifo_update", 1),
	Port_Property("edge_attr_mat_s_42_V_V_dout", 14, hls_in, 43, "ap_fifo", "fifo_data", 1),
	Port_Property("edge_attr_mat_s_42_V_V_empty_n", 1, hls_in, 43, "ap_fifo", "fifo_status", 1),
	Port_Property("edge_attr_mat_s_42_V_V_read", 1, hls_out, 43, "ap_fifo", "fifo_update", 1),
	Port_Property("edge_attr_mat_s_43_V_V_dout", 14, hls_in, 44, "ap_fifo", "fifo_data", 1),
	Port_Property("edge_attr_mat_s_43_V_V_empty_n", 1, hls_in, 44, "ap_fifo", "fifo_status", 1),
	Port_Property("edge_attr_mat_s_43_V_V_read", 1, hls_out, 44, "ap_fifo", "fifo_update", 1),
	Port_Property("edge_attr_mat_s_44_V_V_dout", 14, hls_in, 45, "ap_fifo", "fifo_data", 1),
	Port_Property("edge_attr_mat_s_44_V_V_empty_n", 1, hls_in, 45, "ap_fifo", "fifo_status", 1),
	Port_Property("edge_attr_mat_s_44_V_V_read", 1, hls_out, 45, "ap_fifo", "fifo_update", 1),
	Port_Property("edge_attr_mat_s_45_V_V_dout", 14, hls_in, 46, "ap_fifo", "fifo_data", 1),
	Port_Property("edge_attr_mat_s_45_V_V_empty_n", 1, hls_in, 46, "ap_fifo", "fifo_status", 1),
	Port_Property("edge_attr_mat_s_45_V_V_read", 1, hls_out, 46, "ap_fifo", "fifo_update", 1),
	Port_Property("edge_attr_mat_s_46_V_V_dout", 14, hls_in, 47, "ap_fifo", "fifo_data", 1),
	Port_Property("edge_attr_mat_s_46_V_V_empty_n", 1, hls_in, 47, "ap_fifo", "fifo_status", 1),
	Port_Property("edge_attr_mat_s_46_V_V_read", 1, hls_out, 47, "ap_fifo", "fifo_update", 1),
	Port_Property("edge_attr_mat_s_47_V_V_dout", 14, hls_in, 48, "ap_fifo", "fifo_data", 1),
	Port_Property("edge_attr_mat_s_47_V_V_empty_n", 1, hls_in, 48, "ap_fifo", "fifo_status", 1),
	Port_Property("edge_attr_mat_s_47_V_V_read", 1, hls_out, 48, "ap_fifo", "fifo_update", 1),
	Port_Property("edge_attr_mat_s_48_V_V_dout", 14, hls_in, 49, "ap_fifo", "fifo_data", 1),
	Port_Property("edge_attr_mat_s_48_V_V_empty_n", 1, hls_in, 49, "ap_fifo", "fifo_status", 1),
	Port_Property("edge_attr_mat_s_48_V_V_read", 1, hls_out, 49, "ap_fifo", "fifo_update", 1),
	Port_Property("edge_attr_mat_s_49_V_V_dout", 14, hls_in, 50, "ap_fifo", "fifo_data", 1),
	Port_Property("edge_attr_mat_s_49_V_V_empty_n", 1, hls_in, 50, "ap_fifo", "fifo_status", 1),
	Port_Property("edge_attr_mat_s_49_V_V_read", 1, hls_out, 50, "ap_fifo", "fifo_update", 1),
	Port_Property("edge_attr_mat_s_50_V_V_dout", 14, hls_in, 51, "ap_fifo", "fifo_data", 1),
	Port_Property("edge_attr_mat_s_50_V_V_empty_n", 1, hls_in, 51, "ap_fifo", "fifo_status", 1),
	Port_Property("edge_attr_mat_s_50_V_V_read", 1, hls_out, 51, "ap_fifo", "fifo_update", 1),
	Port_Property("edge_attr_mat_s_51_V_V_dout", 14, hls_in, 52, "ap_fifo", "fifo_data", 1),
	Port_Property("edge_attr_mat_s_51_V_V_empty_n", 1, hls_in, 52, "ap_fifo", "fifo_status", 1),
	Port_Property("edge_attr_mat_s_51_V_V_read", 1, hls_out, 52, "ap_fifo", "fifo_update", 1),
	Port_Property("edge_index_mat_s_0_V_V_dout", 14, hls_in, 53, "ap_fifo", "fifo_data", 1),
	Port_Property("edge_index_mat_s_0_V_V_empty_n", 1, hls_in, 53, "ap_fifo", "fifo_status", 1),
	Port_Property("edge_index_mat_s_0_V_V_read", 1, hls_out, 53, "ap_fifo", "fifo_update", 1),
	Port_Property("edge_index_mat_s_1_V_V_dout", 14, hls_in, 54, "ap_fifo", "fifo_data", 1),
	Port_Property("edge_index_mat_s_1_V_V_empty_n", 1, hls_in, 54, "ap_fifo", "fifo_status", 1),
	Port_Property("edge_index_mat_s_1_V_V_read", 1, hls_out, 54, "ap_fifo", "fifo_update", 1),
	Port_Property("edge_index_mat_s_2_V_V_dout", 14, hls_in, 55, "ap_fifo", "fifo_data", 1),
	Port_Property("edge_index_mat_s_2_V_V_empty_n", 1, hls_in, 55, "ap_fifo", "fifo_status", 1),
	Port_Property("edge_index_mat_s_2_V_V_read", 1, hls_out, 55, "ap_fifo", "fifo_update", 1),
	Port_Property("edge_index_mat_s_3_V_V_dout", 14, hls_in, 56, "ap_fifo", "fifo_data", 1),
	Port_Property("edge_index_mat_s_3_V_V_empty_n", 1, hls_in, 56, "ap_fifo", "fifo_status", 1),
	Port_Property("edge_index_mat_s_3_V_V_read", 1, hls_out, 56, "ap_fifo", "fifo_update", 1),
	Port_Property("edge_index_mat_s_4_V_V_dout", 14, hls_in, 57, "ap_fifo", "fifo_data", 1),
	Port_Property("edge_index_mat_s_4_V_V_empty_n", 1, hls_in, 57, "ap_fifo", "fifo_status", 1),
	Port_Property("edge_index_mat_s_4_V_V_read", 1, hls_out, 57, "ap_fifo", "fifo_update", 1),
	Port_Property("edge_index_mat_s_5_V_V_dout", 14, hls_in, 58, "ap_fifo", "fifo_data", 1),
	Port_Property("edge_index_mat_s_5_V_V_empty_n", 1, hls_in, 58, "ap_fifo", "fifo_status", 1),
	Port_Property("edge_index_mat_s_5_V_V_read", 1, hls_out, 58, "ap_fifo", "fifo_update", 1),
	Port_Property("edge_index_mat_s_6_V_V_dout", 14, hls_in, 59, "ap_fifo", "fifo_data", 1),
	Port_Property("edge_index_mat_s_6_V_V_empty_n", 1, hls_in, 59, "ap_fifo", "fifo_status", 1),
	Port_Property("edge_index_mat_s_6_V_V_read", 1, hls_out, 59, "ap_fifo", "fifo_update", 1),
	Port_Property("edge_index_mat_s_7_V_V_dout", 14, hls_in, 60, "ap_fifo", "fifo_data", 1),
	Port_Property("edge_index_mat_s_7_V_V_empty_n", 1, hls_in, 60, "ap_fifo", "fifo_status", 1),
	Port_Property("edge_index_mat_s_7_V_V_read", 1, hls_out, 60, "ap_fifo", "fifo_update", 1),
	Port_Property("edge_index_mat_s_8_V_V_dout", 14, hls_in, 61, "ap_fifo", "fifo_data", 1),
	Port_Property("edge_index_mat_s_8_V_V_empty_n", 1, hls_in, 61, "ap_fifo", "fifo_status", 1),
	Port_Property("edge_index_mat_s_8_V_V_read", 1, hls_out, 61, "ap_fifo", "fifo_update", 1),
	Port_Property("edge_index_mat_s_9_V_V_dout", 14, hls_in, 62, "ap_fifo", "fifo_data", 1),
	Port_Property("edge_index_mat_s_9_V_V_empty_n", 1, hls_in, 62, "ap_fifo", "fifo_status", 1),
	Port_Property("edge_index_mat_s_9_V_V_read", 1, hls_out, 62, "ap_fifo", "fifo_update", 1),
	Port_Property("edge_index_mat_s_10_V_V_dout", 14, hls_in, 63, "ap_fifo", "fifo_data", 1),
	Port_Property("edge_index_mat_s_10_V_V_empty_n", 1, hls_in, 63, "ap_fifo", "fifo_status", 1),
	Port_Property("edge_index_mat_s_10_V_V_read", 1, hls_out, 63, "ap_fifo", "fifo_update", 1),
	Port_Property("edge_index_mat_s_11_V_V_dout", 14, hls_in, 64, "ap_fifo", "fifo_data", 1),
	Port_Property("edge_index_mat_s_11_V_V_empty_n", 1, hls_in, 64, "ap_fifo", "fifo_status", 1),
	Port_Property("edge_index_mat_s_11_V_V_read", 1, hls_out, 64, "ap_fifo", "fifo_update", 1),
	Port_Property("edge_index_mat_s_12_V_V_dout", 14, hls_in, 65, "ap_fifo", "fifo_data", 1),
	Port_Property("edge_index_mat_s_12_V_V_empty_n", 1, hls_in, 65, "ap_fifo", "fifo_status", 1),
	Port_Property("edge_index_mat_s_12_V_V_read", 1, hls_out, 65, "ap_fifo", "fifo_update", 1),
	Port_Property("edge_index_mat_s_13_V_V_dout", 14, hls_in, 66, "ap_fifo", "fifo_data", 1),
	Port_Property("edge_index_mat_s_13_V_V_empty_n", 1, hls_in, 66, "ap_fifo", "fifo_status", 1),
	Port_Property("edge_index_mat_s_13_V_V_read", 1, hls_out, 66, "ap_fifo", "fifo_update", 1),
	Port_Property("edge_index_mat_s_14_V_V_dout", 14, hls_in, 67, "ap_fifo", "fifo_data", 1),
	Port_Property("edge_index_mat_s_14_V_V_empty_n", 1, hls_in, 67, "ap_fifo", "fifo_status", 1),
	Port_Property("edge_index_mat_s_14_V_V_read", 1, hls_out, 67, "ap_fifo", "fifo_update", 1),
	Port_Property("edge_index_mat_s_15_V_V_dout", 14, hls_in, 68, "ap_fifo", "fifo_data", 1),
	Port_Property("edge_index_mat_s_15_V_V_empty_n", 1, hls_in, 68, "ap_fifo", "fifo_status", 1),
	Port_Property("edge_index_mat_s_15_V_V_read", 1, hls_out, 68, "ap_fifo", "fifo_update", 1),
	Port_Property("edge_index_mat_s_16_V_V_dout", 14, hls_in, 69, "ap_fifo", "fifo_data", 1),
	Port_Property("edge_index_mat_s_16_V_V_empty_n", 1, hls_in, 69, "ap_fifo", "fifo_status", 1),
	Port_Property("edge_index_mat_s_16_V_V_read", 1, hls_out, 69, "ap_fifo", "fifo_update", 1),
	Port_Property("edge_index_mat_s_17_V_V_dout", 14, hls_in, 70, "ap_fifo", "fifo_data", 1),
	Port_Property("edge_index_mat_s_17_V_V_empty_n", 1, hls_in, 70, "ap_fifo", "fifo_status", 1),
	Port_Property("edge_index_mat_s_17_V_V_read", 1, hls_out, 70, "ap_fifo", "fifo_update", 1),
	Port_Property("edge_index_mat_s_18_V_V_dout", 14, hls_in, 71, "ap_fifo", "fifo_data", 1),
	Port_Property("edge_index_mat_s_18_V_V_empty_n", 1, hls_in, 71, "ap_fifo", "fifo_status", 1),
	Port_Property("edge_index_mat_s_18_V_V_read", 1, hls_out, 71, "ap_fifo", "fifo_update", 1),
	Port_Property("edge_index_mat_s_19_V_V_dout", 14, hls_in, 72, "ap_fifo", "fifo_data", 1),
	Port_Property("edge_index_mat_s_19_V_V_empty_n", 1, hls_in, 72, "ap_fifo", "fifo_status", 1),
	Port_Property("edge_index_mat_s_19_V_V_read", 1, hls_out, 72, "ap_fifo", "fifo_update", 1),
	Port_Property("edge_index_mat_s_20_V_V_dout", 14, hls_in, 73, "ap_fifo", "fifo_data", 1),
	Port_Property("edge_index_mat_s_20_V_V_empty_n", 1, hls_in, 73, "ap_fifo", "fifo_status", 1),
	Port_Property("edge_index_mat_s_20_V_V_read", 1, hls_out, 73, "ap_fifo", "fifo_update", 1),
	Port_Property("edge_index_mat_s_21_V_V_dout", 14, hls_in, 74, "ap_fifo", "fifo_data", 1),
	Port_Property("edge_index_mat_s_21_V_V_empty_n", 1, hls_in, 74, "ap_fifo", "fifo_status", 1),
	Port_Property("edge_index_mat_s_21_V_V_read", 1, hls_out, 74, "ap_fifo", "fifo_update", 1),
	Port_Property("edge_index_mat_s_22_V_V_dout", 14, hls_in, 75, "ap_fifo", "fifo_data", 1),
	Port_Property("edge_index_mat_s_22_V_V_empty_n", 1, hls_in, 75, "ap_fifo", "fifo_status", 1),
	Port_Property("edge_index_mat_s_22_V_V_read", 1, hls_out, 75, "ap_fifo", "fifo_update", 1),
	Port_Property("edge_index_mat_s_23_V_V_dout", 14, hls_in, 76, "ap_fifo", "fifo_data", 1),
	Port_Property("edge_index_mat_s_23_V_V_empty_n", 1, hls_in, 76, "ap_fifo", "fifo_status", 1),
	Port_Property("edge_index_mat_s_23_V_V_read", 1, hls_out, 76, "ap_fifo", "fifo_update", 1),
	Port_Property("edge_index_mat_s_24_V_V_dout", 14, hls_in, 77, "ap_fifo", "fifo_data", 1),
	Port_Property("edge_index_mat_s_24_V_V_empty_n", 1, hls_in, 77, "ap_fifo", "fifo_status", 1),
	Port_Property("edge_index_mat_s_24_V_V_read", 1, hls_out, 77, "ap_fifo", "fifo_update", 1),
	Port_Property("edge_index_mat_s_25_V_V_dout", 14, hls_in, 78, "ap_fifo", "fifo_data", 1),
	Port_Property("edge_index_mat_s_25_V_V_empty_n", 1, hls_in, 78, "ap_fifo", "fifo_status", 1),
	Port_Property("edge_index_mat_s_25_V_V_read", 1, hls_out, 78, "ap_fifo", "fifo_update", 1),
	Port_Property("layer11_out_s_0_V_V_TDATA", 16, hls_out, 79, "axis", "out_data", 1),
	Port_Property("layer11_out_s_1_V_V_TDATA", 16, hls_out, 80, "axis", "out_data", 1),
	Port_Property("layer11_out_s_2_V_V_TDATA", 16, hls_out, 81, "axis", "out_data", 1),
	Port_Property("layer11_out_s_3_V_V_TDATA", 16, hls_out, 82, "axis", "out_data", 1),
	Port_Property("layer11_out_s_4_V_V_TDATA", 16, hls_out, 83, "axis", "out_data", 1),
	Port_Property("layer11_out_s_5_V_V_TDATA", 16, hls_out, 84, "axis", "out_data", 1),
	Port_Property("layer11_out_s_6_V_V_TDATA", 16, hls_out, 85, "axis", "out_data", 1),
	Port_Property("layer11_out_s_7_V_V_TDATA", 16, hls_out, 86, "axis", "out_data", 1),
	Port_Property("layer11_out_s_8_V_V_TDATA", 16, hls_out, 87, "axis", "out_data", 1),
	Port_Property("layer11_out_s_9_V_V_TDATA", 16, hls_out, 88, "axis", "out_data", 1),
	Port_Property("layer11_out_s_10_V_V_TDATA", 16, hls_out, 89, "axis", "out_data", 1),
	Port_Property("layer11_out_s_11_V_V_TDATA", 16, hls_out, 90, "axis", "out_data", 1),
	Port_Property("layer11_out_s_12_V_V_TDATA", 16, hls_out, 91, "axis", "out_data", 1),
	Port_Property("const_size_in_1", 16, hls_out, 92, "ap_vld", "out_data", 1),
	Port_Property("const_size_in_2", 16, hls_out, 93, "ap_vld", "out_data", 1),
	Port_Property("const_size_in_3", 16, hls_out, 94, "ap_vld", "out_data", 1),
	Port_Property("const_size_out_1", 16, hls_out, 95, "ap_vld", "out_data", 1),
	Port_Property("const_size_in_1_ap_vld", 1, hls_out, 92, "ap_vld", "out_vld", 1),
	Port_Property("const_size_in_2_ap_vld", 1, hls_out, 93, "ap_vld", "out_vld", 1),
	Port_Property("const_size_in_3_ap_vld", 1, hls_out, 94, "ap_vld", "out_vld", 1),
	Port_Property("const_size_out_1_ap_vld", 1, hls_out, 95, "ap_vld", "out_vld", 1),
	Port_Property("ap_start", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_done", 1, hls_out, -1, "", "", 1),
	Port_Property("layer11_out_s_0_V_V_TVALID", 1, hls_out, 79, "axis", "out_vld", 1),
	Port_Property("layer11_out_s_0_V_V_TREADY", 1, hls_in, 79, "axis", "out_acc", 1),
	Port_Property("layer11_out_s_1_V_V_TVALID", 1, hls_out, 80, "axis", "out_vld", 1),
	Port_Property("layer11_out_s_1_V_V_TREADY", 1, hls_in, 80, "axis", "out_acc", 1),
	Port_Property("layer11_out_s_2_V_V_TVALID", 1, hls_out, 81, "axis", "out_vld", 1),
	Port_Property("layer11_out_s_2_V_V_TREADY", 1, hls_in, 81, "axis", "out_acc", 1),
	Port_Property("layer11_out_s_3_V_V_TVALID", 1, hls_out, 82, "axis", "out_vld", 1),
	Port_Property("layer11_out_s_3_V_V_TREADY", 1, hls_in, 82, "axis", "out_acc", 1),
	Port_Property("layer11_out_s_4_V_V_TVALID", 1, hls_out, 83, "axis", "out_vld", 1),
	Port_Property("layer11_out_s_4_V_V_TREADY", 1, hls_in, 83, "axis", "out_acc", 1),
	Port_Property("layer11_out_s_5_V_V_TVALID", 1, hls_out, 84, "axis", "out_vld", 1),
	Port_Property("layer11_out_s_5_V_V_TREADY", 1, hls_in, 84, "axis", "out_acc", 1),
	Port_Property("layer11_out_s_6_V_V_TVALID", 1, hls_out, 85, "axis", "out_vld", 1),
	Port_Property("layer11_out_s_6_V_V_TREADY", 1, hls_in, 85, "axis", "out_acc", 1),
	Port_Property("layer11_out_s_7_V_V_TVALID", 1, hls_out, 86, "axis", "out_vld", 1),
	Port_Property("layer11_out_s_7_V_V_TREADY", 1, hls_in, 86, "axis", "out_acc", 1),
	Port_Property("layer11_out_s_8_V_V_TVALID", 1, hls_out, 87, "axis", "out_vld", 1),
	Port_Property("layer11_out_s_8_V_V_TREADY", 1, hls_in, 87, "axis", "out_acc", 1),
	Port_Property("layer11_out_s_9_V_V_TVALID", 1, hls_out, 88, "axis", "out_vld", 1),
	Port_Property("layer11_out_s_9_V_V_TREADY", 1, hls_in, 88, "axis", "out_acc", 1),
	Port_Property("layer11_out_s_10_V_V_TVALID", 1, hls_out, 89, "axis", "out_vld", 1),
	Port_Property("layer11_out_s_10_V_V_TREADY", 1, hls_in, 89, "axis", "out_acc", 1),
	Port_Property("layer11_out_s_11_V_V_TVALID", 1, hls_out, 90, "axis", "out_vld", 1),
	Port_Property("layer11_out_s_11_V_V_TREADY", 1, hls_in, 90, "axis", "out_acc", 1),
	Port_Property("layer11_out_s_12_V_V_TVALID", 1, hls_out, 91, "axis", "out_vld", 1),
	Port_Property("layer11_out_s_12_V_V_TREADY", 1, hls_in, 91, "axis", "out_acc", 1),
	Port_Property("ap_ready", 1, hls_out, -1, "", "", 1),
	Port_Property("ap_idle", 1, hls_out, -1, "", "", 1),
};
const char* HLS_Design_Meta::dut_name = "example";
