simSeconds 0.100069516186
simTicks 100069512881.40097
finalTick 274555618081648.38
simFreq 1000000000000.0
hostSeconds 276.37686370000006
hostTickRate 349987922.225894
hostMemory 52690570.75108001
simInsts 110000018.49576199
simOps 122168347.22691399
hostInstRate 409549.31648700003
hostOpRate 452065.466654
system.clk_domain.clock 1000.0000000000001
system.cpu_clk_domain.clock 500.00000000000006
system.cpu_voltage_domain.voltage 1.0000000000000002
system.l2.demandHits::switch_cpus.inst 658613.6477689999
system.l2.demandHits::switch_cpus.data 4680467.646190001
system.l2.demandHits::total 5339081.293958999
system.l2.overallHits::switch_cpus.inst 658613.6477689999
system.l2.overallHits::switch_cpus.data 4680467.646190001
system.l2.overallHits::total 5339081.293958999
system.l2.demandMisses::cpu.inst 2.7790679999999996
system.l2.demandMisses::cpu.data 2.9157239999999995
system.l2.demandMisses::switch_cpus.inst 4950.284268000001
system.l2.demandMisses::switch_cpus.data 826903.624674
system.l2.demandMisses::total 831853.278006
system.l2.overallMisses::cpu.inst 2.7790679999999996
system.l2.overallMisses::cpu.data 2.9157239999999995
system.l2.overallMisses::switch_cpus.inst 4950.284268000001
system.l2.overallMisses::switch_cpus.data 826903.624674
system.l2.overallMisses::total 831853.278006
system.l2.demandMissLatency::switch_cpus.inst 424541669.3585
system.l2.demandMissLatency::switch_cpus.data 66955811853.853004
system.l2.demandMissLatency::total 67380301057.79699
system.l2.overallMissLatency::switch_cpus.inst 424541669.3585
system.l2.overallMissLatency::switch_cpus.data 66955811853.853004
system.l2.overallMissLatency::total 67380301057.79699
system.l2.demandAccesses::cpu.inst 2.7790679999999996
system.l2.demandAccesses::cpu.data 2.9157239999999995
system.l2.demandAccesses::switch_cpus.inst 663563.301101
system.l2.demandAccesses::switch_cpus.data 5507371.270864001
system.l2.demandAccesses::total 6170934.571965
system.l2.overallAccesses::cpu.inst 2.7790679999999996
system.l2.overallAccesses::cpu.data 2.9157239999999995
system.l2.overallAccesses::switch_cpus.inst 663563.301101
system.l2.overallAccesses::switch_cpus.data 5507371.270864001
system.l2.overallAccesses::total 6170934.571965
system.l2.demandMissRate::cpu.inst 1.0000000000000002
system.l2.demandMissRate::cpu.data 1.0000000000000002
system.l2.demandMissRate::switch_cpus.inst 0.036221507027000006
system.l2.demandMissRate::switch_cpus.data 0.19237638258799994
system.l2.demandMissRate::total 0.185892184917
system.l2.overallMissRate::cpu.inst 1.0000000000000002
system.l2.overallMissRate::cpu.data 1.0000000000000002
system.l2.overallMissRate::switch_cpus.inst 0.036221507027000006
system.l2.overallMissRate::switch_cpus.data 0.19237638258799994
system.l2.overallMissRate::total 0.185892184917
system.l2.demandAvgMissLatency::switch_cpus.inst 90218.53008647486
system.l2.demandAvgMissLatency::switch_cpus.data 88619.67306468564
system.l2.demandAvgMissLatency::total 88630.3179690682
system.l2.overallAvgMissLatency::switch_cpus.inst 90218.53008647486
system.l2.overallAvgMissLatency::switch_cpus.data 88619.67306468564
system.l2.overallAvgMissLatency::total 88630.3179690682
system.l2.blockedCycles::no_mshrs 0.0
system.l2.blockedCycles::no_targets 0.0
system.l2.blockedCauses::no_mshrs 0.0
system.l2.blockedCauses::no_targets 0.0
system.l2.avgBlocked::no_mshrs 0.0
system.l2.avgBlocked::no_targets 0.0
system.l2.writebacks::writebacks 107277.615447
system.l2.writebacks::total 107277.615447
system.l2.demandMshrMisses::switch_cpus.inst 4950.284268000001
system.l2.demandMshrMisses::switch_cpus.data 826903.624674
system.l2.demandMshrMisses::total 831853.278006
system.l2.overallMshrMisses::switch_cpus.inst 4950.284268000001
system.l2.overallMshrMisses::switch_cpus.data 826903.624674
system.l2.overallMshrMisses::total 831853.278006
system.l2.demandMshrMissLatency::switch_cpus.inst 375038826.6785
system.l2.demandMshrMissLatency::switch_cpus.data 58686775736.623
system.l2.demandMshrMissLatency::total 59061768407.24702
system.l2.overallMshrMissLatency::switch_cpus.inst 375038826.6785
system.l2.overallMshrMissLatency::switch_cpus.data 58686775736.623
system.l2.overallMshrMissLatency::total 59061768407.24702
system.l2.demandMshrMissRate::switch_cpus.inst 0.036221507027000006
system.l2.demandMshrMissRate::switch_cpus.data 0.19237638258799994
system.l2.demandMshrMissRate::total 0.185892184917
system.l2.overallMshrMissRate::switch_cpus.inst 0.036221507027000006
system.l2.overallMshrMissRate::switch_cpus.data 0.19237638258799994
system.l2.overallMshrMissRate::total 0.185892184917
system.l2.demandAvgMshrMissLatency::switch_cpus.inst 80218.53008647489
system.l2.demandAvgMshrMissLatency::switch_cpus.data 78619.67925910135
system.l2.demandAvgMshrMissLatency::total 78630.32398527178
system.l2.overallAvgMshrMissLatency::switch_cpus.inst 80218.53008647489
system.l2.overallAvgMshrMissLatency::switch_cpus.data 78619.67925910135
system.l2.overallAvgMshrMissLatency::total 78630.32398527178
system.l2.replacements 825740.280872
system.l2.CleanEvict.mshrMisses::writebacks 41.646682999999996
system.l2.CleanEvict.mshrMisses::total 41.646682999999996
system.l2.CleanEvict.mshrMissRate::writebacks inf
system.l2.CleanEvict.mshrMissRate::total inf
system.l2.InvalidateReq.hits::switch_cpus.data 0.283881
system.l2.InvalidateReq.hits::total 0.283881
system.l2.InvalidateReq.accesses::switch_cpus.data 1.495221
system.l2.InvalidateReq.accesses::total 1.495221
system.l2.ReadCleanReq.hits::switch_cpus.inst 658613.6477689999
system.l2.ReadCleanReq.hits::total 658613.6477689999
system.l2.ReadCleanReq.misses::cpu.inst 2.7790679999999996
system.l2.ReadCleanReq.misses::switch_cpus.inst 4950.284268000001
system.l2.ReadCleanReq.misses::total 4950.286554000002
system.l2.ReadCleanReq.missLatency::switch_cpus.inst 424541669.3585
system.l2.ReadCleanReq.missLatency::total 424541669.3585
system.l2.ReadCleanReq.accesses::cpu.inst 2.7790679999999996
system.l2.ReadCleanReq.accesses::switch_cpus.inst 663563.301101
system.l2.ReadCleanReq.accesses::total 663563.301101
system.l2.ReadCleanReq.missRate::cpu.inst 1.0000000000000002
system.l2.ReadCleanReq.missRate::switch_cpus.inst 0.036221507027000006
system.l2.ReadCleanReq.missRate::total 0.036221541317000006
system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst 90218.53008647486
system.l2.ReadCleanReq.avgMissLatency::total 90218.18695997456
system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst 4950.284268000001
system.l2.ReadCleanReq.mshrMisses::total 4950.284268000001
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst 375038826.6785
system.l2.ReadCleanReq.mshrMissLatency::total 375038826.6785
system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst 0.036221507027000006
system.l2.ReadCleanReq.mshrMissRate::total 0.036221507027000006
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 80218.53008647489
system.l2.ReadCleanReq.avgMshrMissLatency::total 80218.53008647489
system.l2.ReadExReq.hits::switch_cpus.data 86003.961788
system.l2.ReadExReq.hits::total 86003.961788
system.l2.ReadExReq.misses::switch_cpus.data 102955.90947099996
system.l2.ReadExReq.misses::total 102955.90947099996
system.l2.ReadExReq.missLatency::switch_cpus.data 9394648411.254
system.l2.ReadExReq.missLatency::total 9394648411.254
system.l2.ReadExReq.accesses::switch_cpus.data 188959.87125900004
system.l2.ReadExReq.accesses::total 188959.87125900004
system.l2.ReadExReq.missRate::switch_cpus.data 0.49633539824100004
system.l2.ReadExReq.missRate::total 0.49633539824100004
system.l2.ReadExReq.avgMissLatency::switch_cpus.data 88941.04707894656
system.l2.ReadExReq.avgMissLatency::total 88941.04707894656
system.l2.ReadExReq.mshrMisses::switch_cpus.data 102955.90947099996
system.l2.ReadExReq.mshrMisses::total 102955.90947099996
system.l2.ReadExReq.mshrMissLatency::switch_cpus.data 8365089446.053999
system.l2.ReadExReq.mshrMissLatency::total 8365089446.053999
system.l2.ReadExReq.mshrMissRate::switch_cpus.data 0.49633539824100004
system.l2.ReadExReq.mshrMissRate::total 0.49633539824100004
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 78941.05611960702
system.l2.ReadExReq.avgMshrMissLatency::total 78941.05611960702
system.l2.ReadSharedReq.hits::switch_cpus.data 4594463.684402
system.l2.ReadSharedReq.hits::total 4594463.684402
system.l2.ReadSharedReq.misses::cpu.data 2.8044
system.l2.ReadSharedReq.misses::switch_cpus.data 723947.715203
system.l2.ReadSharedReq.misses::total 723947.715203
system.l2.ReadSharedReq.missLatency::switch_cpus.data 57561163442.599
system.l2.ReadSharedReq.missLatency::total 57561163442.599
system.l2.ReadSharedReq.accesses::cpu.data 2.8044
system.l2.ReadSharedReq.accesses::switch_cpus.data 5318411.399604999
system.l2.ReadSharedReq.accesses::total 5318411.399604999
system.l2.ReadSharedReq.missRate::cpu.data 1.0000000000000002
system.l2.ReadSharedReq.missRate::switch_cpus.data 0.17478054552599998
system.l2.ReadSharedReq.missRate::total 0.17478054552599998
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 89930.13677955439
system.l2.ReadSharedReq.avgMissLatency::total 89930.13677955439
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data 723947.715203
system.l2.ReadSharedReq.mshrMisses::total 723947.715203
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data 50321686290.569
system.l2.ReadSharedReq.mshrMissLatency::total 50321686290.569
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data 0.17478054552599998
system.l2.ReadSharedReq.mshrMissRate::total 0.17478054552599998
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 79930.1367795544
system.l2.ReadSharedReq.avgMshrMissLatency::total 79930.1367795544
system.l2.WritebackClean.hits::writebacks 661391.76337
system.l2.WritebackClean.hits::total 661391.76337
system.l2.WritebackClean.accesses::writebacks 661391.76337
system.l2.WritebackClean.accesses::total 661391.76337
system.l2.WritebackDirty.hits::writebacks 1731214.8939679998
system.l2.WritebackDirty.hits::total 1731214.8939679998
system.l2.WritebackDirty.accesses::writebacks 1731214.8939679998
system.l2.WritebackDirty.accesses::total 1731214.8939679998
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 100069512881.40097
system.l2.tags.tagsInUse 31492.119359794604
system.l2.tags.totalRefs 13464028.524738
system.l2.tags.sampledRefs 858459.5591740003
system.l2.tags.avgRefs 81.05458948404402
system.l2.tags.warmupTick 0.0
system.l2.tags.occupancies::writebacks 106.088805658095
system.l2.tags.occupancies::cpu.inst 1.5254818982260003
system.l2.tags.occupancies::cpu.data 2.254969035915
system.l2.tags.occupancies::switch_cpus.inst 516.73756793302
system.l2.tags.occupancies::switch_cpus.data 30865.755593951395
system.l2.tags.avgOccs::writebacks 0.0032376745629999993
system.l2.tags.avgOccs::cpu.inst 4.650438399999999e-05
system.l2.tags.avgOccs::cpu.data 6.895633999999999e-05
system.l2.tags.avgOccs::switch_cpus.inst 0.015769584381999997
system.l2.tags.avgOccs::switch_cpus.data 0.941948250319
system.l2.tags.avgOccs::total 0.961063069798
system.l2.tags.occupanciesTaskId::1024 32718.994421000007
system.l2.tags.ageTaskId_1024::0 44.73460600000001
system.l2.tags.ageTaskId_1024::1 460.367766
system.l2.tags.ageTaskId_1024::2 4583.132473999998
system.l2.tags.ageTaskId_1024::3 12403.739232999997
system.l2.tags.ageTaskId_1024::4 15232.348382000002
system.l2.tags.ratioOccsTaskId::1024 0.9985044387590001
system.l2.tags.tagAccesses 99541001.513437
system.l2.tags.dataAccesses 99541001.513437
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 100069512881.40097
system.mem_ctrls.avgPriority_writebacks::samples 107267.06698
system.mem_ctrls.avgPriority_switch_cpus.inst::samples 4950.284268000001
system.mem_ctrls.avgPriority_switch_cpus.data::samples 826631.4432599999
system.mem_ctrls.priorityMinLatency 1.8749999999999996e-08
system.mem_ctrls.priorityMaxLatency 0.00632092678547525
system.mem_ctrls.numReadWriteTurnArounds 6553.405879999998
system.mem_ctrls.numWriteReadTurnArounds 6553.515488999999
system.mem_ctrls.numStayReadState 1762818.5145230002
system.mem_ctrls.numStayWriteState 100942.906029
system.mem_ctrls.readReqs 831853.35038
system.mem_ctrls.writeReqs 107277.615447
system.mem_ctrls.readBursts 831853.35038
system.mem_ctrls.writeBursts 107277.615447
system.mem_ctrls.servicedByWrQ 272.25378800000004
system.mem_ctrls.mergedWrBursts 10.548467
system.mem_ctrls.neitherReadNorWriteReqs 0.0
system.mem_ctrls.avgRdQLen 1.31476959
system.mem_ctrls.avgWrQLen 25.052732409999997
system.mem_ctrls.numRdRetry 0.0
system.mem_ctrls.numWrRetry 0.0
system.mem_ctrls.readPktSize::0 0.0
system.mem_ctrls.readPktSize::1 0.0
system.mem_ctrls.readPktSize::2 0.0
system.mem_ctrls.readPktSize::3 0.0
system.mem_ctrls.readPktSize::4 0.0
system.mem_ctrls.readPktSize::5 0.0
system.mem_ctrls.readPktSize::6 831853.35038
system.mem_ctrls.writePktSize::0 0.0
system.mem_ctrls.writePktSize::1 0.0
system.mem_ctrls.writePktSize::2 0.0
system.mem_ctrls.writePktSize::3 0.0
system.mem_ctrls.writePktSize::4 0.0
system.mem_ctrls.writePktSize::5 0.0
system.mem_ctrls.writePktSize::6 107277.615447
system.mem_ctrls.rdQLenPdf::0 499384.32660400006
system.mem_ctrls.rdQLenPdf::1 200088.95907200006
system.mem_ctrls.rdQLenPdf::2 96557.893669
system.mem_ctrls.rdQLenPdf::3 35517.774353999994
system.mem_ctrls.rdQLenPdf::4 29.282898999999997
system.mem_ctrls.rdQLenPdf::5 2.0267479999999995
system.mem_ctrls.rdQLenPdf::6 0.611174
system.mem_ctrls.rdQLenPdf::7 0.222072
system.mem_ctrls.rdQLenPdf::8 0.0
system.mem_ctrls.rdQLenPdf::9 0.0
system.mem_ctrls.rdQLenPdf::10 0.0
system.mem_ctrls.rdQLenPdf::11 0.0
system.mem_ctrls.rdQLenPdf::12 0.0
system.mem_ctrls.rdQLenPdf::13 0.0
system.mem_ctrls.rdQLenPdf::14 0.0
system.mem_ctrls.rdQLenPdf::15 0.0
system.mem_ctrls.rdQLenPdf::16 0.0
system.mem_ctrls.rdQLenPdf::17 0.0
system.mem_ctrls.rdQLenPdf::18 0.0
system.mem_ctrls.rdQLenPdf::19 0.0
system.mem_ctrls.rdQLenPdf::20 0.0
system.mem_ctrls.rdQLenPdf::21 0.0
system.mem_ctrls.rdQLenPdf::22 0.0
system.mem_ctrls.rdQLenPdf::23 0.0
system.mem_ctrls.rdQLenPdf::24 0.0
system.mem_ctrls.rdQLenPdf::25 0.0
system.mem_ctrls.rdQLenPdf::26 0.0
system.mem_ctrls.rdQLenPdf::27 0.0
system.mem_ctrls.rdQLenPdf::28 0.0
system.mem_ctrls.rdQLenPdf::29 0.0
system.mem_ctrls.rdQLenPdf::30 0.0
system.mem_ctrls.rdQLenPdf::31 0.0
system.mem_ctrls.wrQLenPdf::0 0.159128
system.mem_ctrls.wrQLenPdf::1 0.159128
system.mem_ctrls.wrQLenPdf::2 0.159128
system.mem_ctrls.wrQLenPdf::3 0.159128
system.mem_ctrls.wrQLenPdf::4 0.159128
system.mem_ctrls.wrQLenPdf::5 0.159128
system.mem_ctrls.wrQLenPdf::6 0.159128
system.mem_ctrls.wrQLenPdf::7 0.159128
system.mem_ctrls.wrQLenPdf::8 0.159128
system.mem_ctrls.wrQLenPdf::9 0.159128
system.mem_ctrls.wrQLenPdf::10 0.159128
system.mem_ctrls.wrQLenPdf::11 0.159128
system.mem_ctrls.wrQLenPdf::12 0.159128
system.mem_ctrls.wrQLenPdf::13 0.159128
system.mem_ctrls.wrQLenPdf::14 0.159128
system.mem_ctrls.wrQLenPdf::15 1050.580177
system.mem_ctrls.wrQLenPdf::16 1090.4179199999999
system.mem_ctrls.wrQLenPdf::17 2728.69635
system.mem_ctrls.wrQLenPdf::18 6493.924544
system.mem_ctrls.wrQLenPdf::19 6618.990009000001
system.mem_ctrls.wrQLenPdf::20 6647.4023529999995
system.mem_ctrls.wrQLenPdf::21 6661.162551000001
system.mem_ctrls.wrQLenPdf::22 6742.597857999999
system.mem_ctrls.wrQLenPdf::23 6794.440715999997
system.mem_ctrls.wrQLenPdf::24 6743.074352
system.mem_ctrls.wrQLenPdf::25 7250.005112
system.mem_ctrls.wrQLenPdf::26 7254.774106000001
system.mem_ctrls.wrQLenPdf::27 6998.606070999998
system.mem_ctrls.wrQLenPdf::28 7091.5840100000005
system.mem_ctrls.wrQLenPdf::29 7049.896795999999
system.mem_ctrls.wrQLenPdf::30 6775.531876
system.mem_ctrls.wrQLenPdf::31 6698.419982
system.mem_ctrls.wrQLenPdf::32 6556.057243000001
system.mem_ctrls.wrQLenPdf::33 18.01913
system.mem_ctrls.wrQLenPdf::34 0.436148
system.mem_ctrls.wrQLenPdf::35 0.062756
system.mem_ctrls.wrQLenPdf::36 0.0
system.mem_ctrls.wrQLenPdf::37 0.0
system.mem_ctrls.wrQLenPdf::38 0.0
system.mem_ctrls.wrQLenPdf::39 0.0
system.mem_ctrls.wrQLenPdf::40 0.0
system.mem_ctrls.wrQLenPdf::41 0.0
system.mem_ctrls.wrQLenPdf::42 0.0
system.mem_ctrls.wrQLenPdf::43 0.0
system.mem_ctrls.wrQLenPdf::44 0.0
system.mem_ctrls.wrQLenPdf::45 0.0
system.mem_ctrls.wrQLenPdf::46 0.0
system.mem_ctrls.wrQLenPdf::47 0.0
system.mem_ctrls.wrQLenPdf::48 0.0
system.mem_ctrls.wrQLenPdf::49 0.0
system.mem_ctrls.wrQLenPdf::50 0.0
system.mem_ctrls.wrQLenPdf::51 0.0
system.mem_ctrls.wrQLenPdf::52 0.0
system.mem_ctrls.wrQLenPdf::53 0.0
system.mem_ctrls.wrQLenPdf::54 0.0
system.mem_ctrls.wrQLenPdf::55 0.0
system.mem_ctrls.wrQLenPdf::56 0.0
system.mem_ctrls.wrQLenPdf::57 0.0
system.mem_ctrls.wrQLenPdf::58 0.0
system.mem_ctrls.wrQLenPdf::59 0.0
system.mem_ctrls.wrQLenPdf::60 0.0
system.mem_ctrls.wrQLenPdf::61 0.0
system.mem_ctrls.wrQLenPdf::62 0.0
system.mem_ctrls.wrQLenPdf::63 0.0
system.mem_ctrls.rdPerTurnAround::samples 6553.515488999999
system.mem_ctrls.rdPerTurnAround::mean 836.4025530472039
system.mem_ctrls.rdPerTurnAround::gmean 353.306373782357
system.mem_ctrls.rdPerTurnAround::stdev 2618.8532462143385
system.mem_ctrls.rdPerTurnAround::0-2047 35.031858
system.mem_ctrls.rdPerTurnAround::2048-4095 12.547068
system.mem_ctrls.rdPerTurnAround::4096-6143 1.6100219999999998
system.mem_ctrls.rdPerTurnAround::6144-8191 0.7772519999999999
system.mem_ctrls.rdPerTurnAround::14336-16383 0.499662
system.mem_ctrls.rdPerTurnAround::16384-18431 0.610698
system.mem_ctrls.rdPerTurnAround::40960-43007 0.16655399999999998
system.mem_ctrls.rdPerTurnAround::total 6553.515488999999
system.mem_ctrls.wrPerTurnAround::samples 6553.405879999998
system.mem_ctrls.wrPerTurnAround::mean 16.372031684793996
system.mem_ctrls.wrPerTurnAround::gmean 16.351875308708
system.mem_ctrls.wrPerTurnAround::stdev 0.8206694585119998
system.mem_ctrls.wrPerTurnAround::16 5443.937772
system.mem_ctrls.wrPerTurnAround::17 41.804981
system.mem_ctrls.wrPerTurnAround::18 852.780643
system.mem_ctrls.wrPerTurnAround::total 6553.405879999998
system.mem_ctrls.bytesReadWrQ 17424.242432000003
system.mem_ctrls.bytesReadSys 53238614.42432
system.mem_ctrls.bytesWrittenSys 6865767.388608
system.mem_ctrls.avgRdBWSys 333378661.6572932
system.mem_ctrls.avgWrBWSys 89826292.33140156
system.mem_ctrls.totGap 100079276239.27802
system.mem_ctrls.avgGap 286366.71637541
system.mem_ctrls.requestorReadBytes::switch_cpus.inst 316818.1931520001
system.mem_ctrls.requestorReadBytes::switch_cpus.data 52904412.36863999
system.mem_ctrls.requestorWriteBytes::writebacks 6864846.831552
system.mem_ctrls.requestorReadRate::switch_cpus.inst 2239470.4145513354
system.mem_ctrls.requestorReadRate::switch_cpus.data 331040040.86281526
system.mem_ctrls.requestorWriteRate::writebacks 89820180.91662711
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst 4950.284268000001
system.mem_ctrls.requestorReadAccesses::switch_cpus.data 826903.697048
system.mem_ctrls.requestorWriteAccesses::writebacks 107277.615447
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst 171007635.60924992
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data 24446244157.4675
system.mem_ctrls.requestorWriteTotalLat::writebacks 2398449641774.6035
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst 38969.35213534001
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data 37492.76851322
system.mem_ctrls.requestorWriteAvgLat::writebacks 81110579.18886779
system.mem_ctrls.dram.bytesRead::cpu.inst 177.86035199999998
system.mem_ctrls.dram.bytesRead::cpu.data 186.60633599999997
system.mem_ctrls.dram.bytesRead::switch_cpus.inst 316818.1931520001
system.mem_ctrls.dram.bytesRead::switch_cpus.data 52921831.150272
system.mem_ctrls.dram.bytesRead::total 53238608.96352
system.mem_ctrls.dram.bytesInstRead::cpu.inst 177.86035199999998
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst 316818.1931520001
system.mem_ctrls.dram.bytesInstRead::total 316818.33945600013
system.mem_ctrls.dram.bytesWritten::writebacks 6865767.388608
system.mem_ctrls.dram.bytesWritten::total 6865767.388608
system.mem_ctrls.dram.numReads::cpu.inst 2.7790679999999996
system.mem_ctrls.dram.numReads::cpu.data 2.9157239999999995
system.mem_ctrls.dram.numReads::switch_cpus.inst 4950.284268000001
system.mem_ctrls.dram.numReads::switch_cpus.data 826903.611723
system.mem_ctrls.dram.numReads::total 831853.265055
system.mem_ctrls.dram.numWrites::writebacks 107277.615447
system.mem_ctrls.dram.numWrites::total 107277.615447
system.mem_ctrls.dram.bwRead::cpu.inst 20811.630027000003
system.mem_ctrls.dram.bwRead::cpu.data 20798.118962000004
system.mem_ctrls.dram.bwRead::switch_cpus.inst 2239470.36868
system.mem_ctrls.dram.bwRead::switch_cpus.data 331146701.39673305
system.mem_ctrls.dram.bwRead::total 333378594.464086
system.mem_ctrls.dram.bwInstRead::cpu.inst 20811.630027000003
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst 2239470.36868
system.mem_ctrls.dram.bwInstRead::total 2239497.822397
system.mem_ctrls.dram.bwWrite::writebacks 89826292.38350198
system.mem_ctrls.dram.bwWrite::total 89826292.38350198
system.mem_ctrls.dram.bwTotal::writebacks 89826292.38350198
system.mem_ctrls.dram.bwTotal::cpu.inst 20811.630027000003
system.mem_ctrls.dram.bwTotal::cpu.data 20798.118962000004
system.mem_ctrls.dram.bwTotal::switch_cpus.inst 2239470.36868
system.mem_ctrls.dram.bwTotal::switch_cpus.data 331146701.39673305
system.mem_ctrls.dram.bwTotal::total 423204886.97614795
system.mem_ctrls.dram.readBursts 831581.096592
system.mem_ctrls.dram.writeBursts 107263.231743
system.mem_ctrls.dram.perBankRdBursts::0 50992.967916
system.mem_ctrls.dram.perBankRdBursts::1 49100.27002400001
system.mem_ctrls.dram.perBankRdBursts::2 54867.517002
system.mem_ctrls.dram.perBankRdBursts::3 54616.30137799999
system.mem_ctrls.dram.perBankRdBursts::4 49915.128479
system.mem_ctrls.dram.perBankRdBursts::5 51115.052357
system.mem_ctrls.dram.perBankRdBursts::6 52426.22067799999
system.mem_ctrls.dram.perBankRdBursts::7 52637.385996000005
system.mem_ctrls.dram.perBankRdBursts::8 50652.137220000004
system.mem_ctrls.dram.perBankRdBursts::9 51319.637845
system.mem_ctrls.dram.perBankRdBursts::10 50298.465508999994
system.mem_ctrls.dram.perBankRdBursts::11 52596.37628800001
system.mem_ctrls.dram.perBankRdBursts::12 51331.68004399999
system.mem_ctrls.dram.perBankRdBursts::13 54757.12635599999
system.mem_ctrls.dram.perBankRdBursts::14 53029.81803
system.mem_ctrls.dram.perBankRdBursts::15 51925.01147
system.mem_ctrls.dram.perBankWrBursts::0 6734.1146100000005
system.mem_ctrls.dram.perBankWrBursts::1 6612.065415000002
system.mem_ctrls.dram.perBankWrBursts::2 7012.735625
system.mem_ctrls.dram.perBankWrBursts::3 6610.638102
system.mem_ctrls.dram.perBankWrBursts::4 6412.243368
system.mem_ctrls.dram.perBankWrBursts::5 6806.7072849999995
system.mem_ctrls.dram.perBankWrBursts::6 6488.967947
system.mem_ctrls.dram.perBankWrBursts::7 6773.033048999999
system.mem_ctrls.dram.perBankWrBursts::8 6415.1078130000005
system.mem_ctrls.dram.perBankWrBursts::9 6304.794137000001
system.mem_ctrls.dram.perBankWrBursts::10 6814.549205
system.mem_ctrls.dram.perBankWrBursts::11 6905.234819000001
system.mem_ctrls.dram.perBankWrBursts::12 6600.927490000001
system.mem_ctrls.dram.perBankWrBursts::13 7027.741801999999
system.mem_ctrls.dram.perBankWrBursts::14 6911.6310189999995
system.mem_ctrls.dram.perBankWrBursts::15 6832.740057000001
system.mem_ctrls.dram.totQLat 9025086061.170002
system.mem_ctrls.dram.totBusLat 4157905482.9599996
system.mem_ctrls.dram.totMemAccLat 24617231622.269993
system.mem_ctrls.dram.avgQLat 18763.87488292
system.mem_ctrls.dram.avgBusLat 5000.000000000001
system.mem_ctrls.dram.avgMemAccLat 37513.87488292
system.mem_ctrls.dram.readRowHits 708516.354295
system.mem_ctrls.dram.writeRowHits 65851.419162
system.mem_ctrls.dram.readRowHitRate 76.68683639999999
system.mem_ctrls.dram.writeRowHitRate 54.652018119999994
system.mem_ctrls.dram.bytesPerActivate::samples 164475.273568
system.mem_ctrls.dram.bytesPerActivate::mean 256.49259192623003
system.mem_ctrls.dram.bytesPerActivate::gmean 167.69102571899597
system.mem_ctrls.dram.bytesPerActivate::stdev 253.854119177983
system.mem_ctrls.dram.bytesPerActivate::0-127 51070.234581
system.mem_ctrls.dram.bytesPerActivate::128-255 37567.558519
system.mem_ctrls.dram.bytesPerActivate::256-383 15656.207834999997
system.mem_ctrls.dram.bytesPerActivate::384-511 11728.579255999997
system.mem_ctrls.dram.bytesPerActivate::512-639 8084.7539019999995
system.mem_ctrls.dram.bytesPerActivate::640-767 6218.0866879999985
system.mem_ctrls.dram.bytesPerActivate::768-895 5397.325992
system.mem_ctrls.dram.bytesPerActivate::896-1023 4417.935366999999
system.mem_ctrls.dram.bytesPerActivate::1024-1151 24326.367542999997
system.mem_ctrls.dram.bytesPerActivate::total 164475.273568
system.mem_ctrls.dram.dramBytesRead 53221190.181888
system.mem_ctrls.dram.dramBytesWritten 6864846.831552
system.mem_ctrls.dram.avgRdBW 333.27193393029194
system.mem_ctrls.dram.avgWrBW 89.82018091313101
system.mem_ctrls.dram.peakBW 12799.999999999998
system.mem_ctrls.dram.busUtil 3.30498615
system.mem_ctrls.dram.busUtilRead 2.6031875400000004
system.mem_ctrls.dram.busUtilWrite 0.7017062199999999
system.mem_ctrls.dram.pageHitRate 70.12773635999999
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 100069512881.40097
system.mem_ctrls.dram.rank0.actEnergy 590930245.1295599
system.mem_ctrls.dram.rank0.preEnergy 314085429.84142494
system.mem_ctrls.dram.rank0.readEnergy 2967889824.946199
system.mem_ctrls.dram.rank0.writeEnergy 279010493.87526006
system.mem_ctrls.dram.rank0.refreshEnergy 7899292833.843842
system.mem_ctrls.dram.rank0.actBackEnergy 27145570977.35001
system.mem_ctrls.dram.rank0.preBackEnergy 15567264819.593283
system.mem_ctrls.dram.rank0.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank0.totalEnergy 54764044624.579575
system.mem_ctrls.dram.rank0.averagePower 529.322802060927
system.mem_ctrls.dram.rank0.totalIdleTime 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 40176875672.4865
system.mem_ctrls.dram.rank0.pwrStateTime::REF 3341494430.5599995
system.mem_ctrls.dram.rank0.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 56551142778.3545
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.dram.rank1.actEnergy 583431574.0911
system.mem_ctrls.dram.rank1.preEnergy 310096569.484515
system.mem_ctrls.dram.rank1.readEnergy 2969599204.72068
system.mem_ctrls.dram.rank1.writeEnergy 280901859.34626
system.mem_ctrls.dram.rank1.refreshEnergy 7899292833.843842
system.mem_ctrls.dram.rank1.actBackEnergy 26745309254.633762
system.mem_ctrls.dram.rank1.preBackEnergy 15904327322.933277
system.mem_ctrls.dram.rank1.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank1.totalEnergy 54692958619.053444
system.mem_ctrls.dram.rank1.averagePower 528.7102270340081
system.mem_ctrls.dram.rank1.totalIdleTime 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 41053123475.042496
system.mem_ctrls.dram.rank1.pwrStateTime::REF 3341494430.5599995
system.mem_ctrls.dram.rank1.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 55674894975.79849
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 100069512881.40097
system.membus.transDist::ReadResp 728897.368535
system.membus.transDist::WritebackDirty 107277.615447
system.membus.transDist::CleanEvict 714991.5771460001
system.membus.transDist::ReadExReq 102955.98184499996
system.membus.transDist::ReadExResp 102955.89651999997
system.membus.transDist::ReadSharedReq 728897.368535
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port 2485977.0193680003
system.membus.pktCount::total 2485977.0193680003
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port 60104376.35212801
system.membus.pktSize::total 60104376.35212801
system.membus.snoops 0.0
system.membus.snoopTraffic 0.0
system.membus.snoopFanout::samples 831854.5617199999
system.membus.snoopFanout::mean 0.0
system.membus.snoopFanout::stdev 0.0
system.membus.snoopFanout::underflows 0.0
system.membus.snoopFanout::0 831854.5617199999
system.membus.snoopFanout::1 0.0
system.membus.snoopFanout::overflows 0.0
system.membus.snoopFanout::min_value 0.0
system.membus.snoopFanout::max_value 0.0
system.membus.snoopFanout::total 831854.5617199999
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 100069512881.40097
system.membus.reqLayer0.occupancy 2308521904.4849997
system.membus.reqLayer0.utilization 0.0
system.membus.respLayer1.occupancy 4339451456.02125
system.membus.respLayer1.utilization 0.019931400000000002
system.membus.snoop_filter.totRequests 1654123.7543129998
system.membus.snoop_filter.hitSingleRequests 822270.1370770001
system.membus.snoop_filter.hitMultiRequests 0.0
system.membus.snoop_filter.totSnoops 0.0
system.membus.snoop_filter.hitSingleSnoops 0.0
system.membus.snoop_filter.hitMultiSnoops 0.0
system.switch_cpus.numCycles 200139045.80436406
system.switch_cpus.cpi 2.0013604069229998
system.switch_cpus.ipc 0.578311643845
system.switch_cpus.numWorkItemsStarted 0.0
system.switch_cpus.numWorkItemsCompleted 0.0
system.switch_cpus.instsAdded 118525030.529484
system.switch_cpus.nonSpecInstsAdded 1556.9166850000001
system.switch_cpus.instsIssued 116851479.952019
system.switch_cpus.squashedInstsIssued 3536.275665
system.switch_cpus.squashedInstsExamined 7463410.961212001
system.switch_cpus.squashedOperandsExamined 4452082.746211
system.switch_cpus.squashedNonSpecRemoved 338.90455299999996
system.switch_cpus.numIssuedDist::samples 197156020.981988
system.switch_cpus.numIssuedDist::mean 0.6716946222739999
system.switch_cpus.numIssuedDist::stdev 1.1826027377080002
system.switch_cpus.numIssuedDist::underflows 0.0
system.switch_cpus.numIssuedDist::0 137993312.95453998
system.switch_cpus.numIssuedDist::1 27899749.307795998
system.switch_cpus.numIssuedDist::2 16338455.700457998
system.switch_cpus.numIssuedDist::3 9582343.340478996
system.switch_cpus.numIssuedDist::4 2211998.5187150002
system.switch_cpus.numIssuedDist::5 1631179.7742120002
system.switch_cpus.numIssuedDist::6 389996.31681199995
system.switch_cpus.numIssuedDist::7 687962.17673
system.switch_cpus.numIssuedDist::8 421022.892246
system.switch_cpus.numIssuedDist::overflows 0.0
system.switch_cpus.numIssuedDist::min_value 0.0
system.switch_cpus.numIssuedDist::max_value 8.000000000000002
system.switch_cpus.numIssuedDist::total 197156020.981988
system.switch_cpus.statFuBusy::No_OpClass 0.0
system.switch_cpus.statFuBusy::IntAlu 0.0
system.switch_cpus.statFuBusy::IntMult 0.0
system.switch_cpus.statFuBusy::IntDiv 0.7545000000000001
system.switch_cpus.statFuBusy::FloatAdd 0.0
system.switch_cpus.statFuBusy::FloatCmp 0.0
system.switch_cpus.statFuBusy::FloatCvt 0.0
system.switch_cpus.statFuBusy::FloatMult 0.0
system.switch_cpus.statFuBusy::FloatMultAcc 0.0
system.switch_cpus.statFuBusy::FloatDiv 0.0
system.switch_cpus.statFuBusy::FloatMisc 0.0
system.switch_cpus.statFuBusy::FloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdAdd 0.0
system.switch_cpus.statFuBusy::SimdAddAcc 0.0
system.switch_cpus.statFuBusy::SimdAlu 0.0
system.switch_cpus.statFuBusy::SimdCmp 0.0
system.switch_cpus.statFuBusy::SimdCvt 0.0
system.switch_cpus.statFuBusy::SimdMisc 0.0
system.switch_cpus.statFuBusy::SimdMult 0.0
system.switch_cpus.statFuBusy::SimdMultAcc 0.0
system.switch_cpus.statFuBusy::SimdMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdShift 0.0
system.switch_cpus.statFuBusy::SimdShiftAcc 0.0
system.switch_cpus.statFuBusy::SimdDiv 0.0
system.switch_cpus.statFuBusy::SimdSqrt 0.0
system.switch_cpus.statFuBusy::SimdFloatAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatAlu 0.0
system.switch_cpus.statFuBusy::SimdFloatCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatCvt 0.0
system.switch_cpus.statFuBusy::SimdFloatDiv 0.0
system.switch_cpus.statFuBusy::SimdFloatMisc 0.0
system.switch_cpus.statFuBusy::SimdFloatMult 0.0
system.switch_cpus.statFuBusy::SimdFloatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdReduceAlu 0.0
system.switch_cpus.statFuBusy::SimdReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdAes 0.0
system.switch_cpus.statFuBusy::SimdAesMix 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash2 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma3 0.0
system.switch_cpus.statFuBusy::SimdPredAlu 0.0
system.switch_cpus.statFuBusy::Matrix 0.0
system.switch_cpus.statFuBusy::MatrixMov 0.0
system.switch_cpus.statFuBusy::MatrixOP 0.0
system.switch_cpus.statFuBusy::MemRead 5092.468171999998
system.switch_cpus.statFuBusy::MemWrite 984.2374269999999
system.switch_cpus.statFuBusy::FloatMemRead 0.0
system.switch_cpus.statFuBusy::FloatMemWrite 0.0
system.switch_cpus.statFuBusy::IprAccess 0.0
system.switch_cpus.statFuBusy::InstPrefetch 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statFuBusy::SimdStridedLoad 0.0
system.switch_cpus.statFuBusy::SimdStridedStore 0.0
system.switch_cpus.statFuBusy::SimdIndexedLoad 0.0
system.switch_cpus.statFuBusy::SimdIndexedStore 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterLoad 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statFuBusy::SimdExt 0.0
system.switch_cpus.statFuBusy::SimdFloatExt 0.0
system.switch_cpus.statFuBusy::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::No_OpClass 641.339678
system.switch_cpus.statIssuedInstType_0::IntAlu 74239813.68374202
system.switch_cpus.statIssuedInstType_0::IntMult 560991.819663
system.switch_cpus.statIssuedInstType_0::IntDiv 2651.2551240000003
system.switch_cpus.statIssuedInstType_0::FloatAdd 23407.311302
system.switch_cpus.statIssuedInstType_0::FloatCmp 39771.677594
system.switch_cpus.statIssuedInstType_0::FloatCvt 36352.842219
system.switch_cpus.statIssuedInstType_0::FloatMult 37.827298
system.switch_cpus.statIssuedInstType_0::FloatMultAcc 4450.460209
system.switch_cpus.statIssuedInstType_0::FloatDiv 5.803592000000001
system.switch_cpus.statIssuedInstType_0::FloatMisc 129659.56879599999
system.switch_cpus.statIssuedInstType_0::FloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdAdd 1652368.3598489997
system.switch_cpus.statIssuedInstType_0::SimdAddAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdAlu 813.2146280000001
system.switch_cpus.statIssuedInstType_0::SimdCmp 1498.6753079999999
system.switch_cpus.statIssuedInstType_0::SimdCvt 26739.887084
system.switch_cpus.statIssuedInstType_0::SimdMisc 71587.77673600001
system.switch_cpus.statIssuedInstType_0::SimdMult 0.0
system.switch_cpus.statIssuedInstType_0::SimdMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdShift 5.9662
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMult 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc 0.010951
system.switch_cpus.statIssuedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdAes 0.0
system.switch_cpus.statIssuedInstType_0::SimdAesMix 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.statIssuedInstType_0::SimdPredAlu 0.0
system.switch_cpus.statIssuedInstType_0::Matrix 0.0
system.switch_cpus.statIssuedInstType_0::MatrixMov 0.0
system.switch_cpus.statIssuedInstType_0::MatrixOP 0.0
system.switch_cpus.statIssuedInstType_0::MemRead 34143786.59457
system.switch_cpus.statIssuedInstType_0::MemWrite 5916895.877475999
system.switch_cpus.statIssuedInstType_0::FloatMemRead 0.0
system.switch_cpus.statIssuedInstType_0::FloatMemWrite 0.0
system.switch_cpus.statIssuedInstType_0::IprAccess 0.0
system.switch_cpus.statIssuedInstType_0::InstPrefetch 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::total 116851479.952019
system.switch_cpus.issueRate 0.6595953188520001
system.switch_cpus.fuBusy 6077.460098999998
system.switch_cpus.fuBusyRate 5.055421499999999e-05
system.switch_cpus.intInstQueueReads 423633607.72327596
system.switch_cpus.intInstQueueWrites 122307902.77730104
system.switch_cpus.intInstQueueWakeupAccesses 111978342.369265
system.switch_cpus.fpInstQueueReads 0.0
system.switch_cpus.fpInstQueueWrites 0.0
system.switch_cpus.fpInstQueueWakeupAccesses 0.0
system.switch_cpus.vecInstQueueReads 7234986.700531
system.switch_cpus.vecInstQueueWrites 3685271.970246
system.switch_cpus.vecInstQueueWakeupAccesses 3586040.8450990003
system.switch_cpus.intAluAccesses 113239366.29031
system.switch_cpus.fpAluAccesses 0.0
system.switch_cpus.vecAluAccesses 3617549.78213
system.switch_cpus.numSquashedInsts 409509.31232099986
system.switch_cpus.numSwp 0.0
system.switch_cpus.timesIdled 496267.441895
system.switch_cpus.idleCycles 2983024.822376
system.switch_cpus.MemDepUnit__0.insertedLoads 34404782.163183995
system.switch_cpus.MemDepUnit__0.insertedStores 5971280.633899999
system.switch_cpus.MemDepUnit__0.conflictingLoads 364196.810317
system.switch_cpus.MemDepUnit__0.conflictingStores 246.40632599999998
system.switch_cpus.MemDepUnit__0.MDPLookups 9293326.414007
system.switch_cpus.MemDepUnit__0.bypassedMDPLookups 25111455.749176998
system.switch_cpus.MemDepUnit__0.LFSTReads 0.0
system.switch_cpus.MemDepUnit__0.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__0.PHASTMispredictions 253876.37470000001
system.switch_cpus.MemDepUnit__0.PHASTCorrectPredictions 49721.51282700001
system.switch_cpus.MemDepUnit__0.readsPath1 0.0
system.switch_cpus.MemDepUnit__0.readsPath2 0.0
system.switch_cpus.MemDepUnit__0.readsPath3 0.0
system.switch_cpus.MemDepUnit__0.readsPath4 0.0
system.switch_cpus.MemDepUnit__0.readsPath5 0.0
system.switch_cpus.MemDepUnit__0.readsPath6 0.0
system.switch_cpus.MemDepUnit__0.readsPath7 0.0
system.switch_cpus.MemDepUnit__0.readsPath8 0.0
system.switch_cpus.MemDepUnit__0.writesPath1 0.0
system.switch_cpus.MemDepUnit__0.writesPath2 0.0
system.switch_cpus.MemDepUnit__0.writesPath3 0.0
system.switch_cpus.MemDepUnit__0.writesPath4 0.0
system.switch_cpus.MemDepUnit__0.writesPath5 0.0
system.switch_cpus.MemDepUnit__0.writesPath6 0.0
system.switch_cpus.MemDepUnit__0.writesPath7 0.0
system.switch_cpus.MemDepUnit__0.writesPath8 0.0
system.switch_cpus.MemDepUnit__1.insertedLoads 0.0
system.switch_cpus.MemDepUnit__1.insertedStores 0.0
system.switch_cpus.MemDepUnit__1.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__1.conflictingStores 0.0
system.switch_cpus.MemDepUnit__1.MDPLookups 0.0
system.switch_cpus.MemDepUnit__1.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__1.LFSTReads 0.0
system.switch_cpus.MemDepUnit__1.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__1.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__1.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__1.readsPath1 0.0
system.switch_cpus.MemDepUnit__1.readsPath2 0.0
system.switch_cpus.MemDepUnit__1.readsPath3 0.0
system.switch_cpus.MemDepUnit__1.readsPath4 0.0
system.switch_cpus.MemDepUnit__1.readsPath5 0.0
system.switch_cpus.MemDepUnit__1.readsPath6 0.0
system.switch_cpus.MemDepUnit__1.readsPath7 0.0
system.switch_cpus.MemDepUnit__1.readsPath8 0.0
system.switch_cpus.MemDepUnit__1.writesPath1 0.0
system.switch_cpus.MemDepUnit__1.writesPath2 0.0
system.switch_cpus.MemDepUnit__1.writesPath3 0.0
system.switch_cpus.MemDepUnit__1.writesPath4 0.0
system.switch_cpus.MemDepUnit__1.writesPath5 0.0
system.switch_cpus.MemDepUnit__1.writesPath6 0.0
system.switch_cpus.MemDepUnit__1.writesPath7 0.0
system.switch_cpus.MemDepUnit__1.writesPath8 0.0
system.switch_cpus.MemDepUnit__2.insertedLoads 0.0
system.switch_cpus.MemDepUnit__2.insertedStores 0.0
system.switch_cpus.MemDepUnit__2.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__2.conflictingStores 0.0
system.switch_cpus.MemDepUnit__2.MDPLookups 0.0
system.switch_cpus.MemDepUnit__2.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__2.LFSTReads 0.0
system.switch_cpus.MemDepUnit__2.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__2.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__2.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__2.readsPath1 0.0
system.switch_cpus.MemDepUnit__2.readsPath2 0.0
system.switch_cpus.MemDepUnit__2.readsPath3 0.0
system.switch_cpus.MemDepUnit__2.readsPath4 0.0
system.switch_cpus.MemDepUnit__2.readsPath5 0.0
system.switch_cpus.MemDepUnit__2.readsPath6 0.0
system.switch_cpus.MemDepUnit__2.readsPath7 0.0
system.switch_cpus.MemDepUnit__2.readsPath8 0.0
system.switch_cpus.MemDepUnit__2.writesPath1 0.0
system.switch_cpus.MemDepUnit__2.writesPath2 0.0
system.switch_cpus.MemDepUnit__2.writesPath3 0.0
system.switch_cpus.MemDepUnit__2.writesPath4 0.0
system.switch_cpus.MemDepUnit__2.writesPath5 0.0
system.switch_cpus.MemDepUnit__2.writesPath6 0.0
system.switch_cpus.MemDepUnit__2.writesPath7 0.0
system.switch_cpus.MemDepUnit__2.writesPath8 0.0
system.switch_cpus.MemDepUnit__3.insertedLoads 0.0
system.switch_cpus.MemDepUnit__3.insertedStores 0.0
system.switch_cpus.MemDepUnit__3.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__3.conflictingStores 0.0
system.switch_cpus.MemDepUnit__3.MDPLookups 0.0
system.switch_cpus.MemDepUnit__3.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__3.LFSTReads 0.0
system.switch_cpus.MemDepUnit__3.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__3.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__3.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__3.readsPath1 0.0
system.switch_cpus.MemDepUnit__3.readsPath2 0.0
system.switch_cpus.MemDepUnit__3.readsPath3 0.0
system.switch_cpus.MemDepUnit__3.readsPath4 0.0
system.switch_cpus.MemDepUnit__3.readsPath5 0.0
system.switch_cpus.MemDepUnit__3.readsPath6 0.0
system.switch_cpus.MemDepUnit__3.readsPath7 0.0
system.switch_cpus.MemDepUnit__3.readsPath8 0.0
system.switch_cpus.MemDepUnit__3.writesPath1 0.0
system.switch_cpus.MemDepUnit__3.writesPath2 0.0
system.switch_cpus.MemDepUnit__3.writesPath3 0.0
system.switch_cpus.MemDepUnit__3.writesPath4 0.0
system.switch_cpus.MemDepUnit__3.writesPath5 0.0
system.switch_cpus.MemDepUnit__3.writesPath6 0.0
system.switch_cpus.MemDepUnit__3.writesPath7 0.0
system.switch_cpus.MemDepUnit__3.writesPath8 0.0
system.switch_cpus.branchPred.lookups_0::NoBranch 0.0
system.switch_cpus.branchPred.lookups_0::Return 1001855.389317
system.switch_cpus.branchPred.lookups_0::CallDirect 300174.99073799996
system.switch_cpus.branchPred.lookups_0::CallIndirect 768638.686295
system.switch_cpus.branchPred.lookups_0::DirectCond 29407057.781322
system.switch_cpus.branchPred.lookups_0::DirectUncond 700689.3295169999
system.switch_cpus.branchPred.lookups_0::IndirectCond 0.0
system.switch_cpus.branchPred.lookups_0::IndirectUncond 235373.836585
system.switch_cpus.branchPred.lookups_0::total 32413790.013774
system.switch_cpus.branchPred.squashes_0::NoBranch 0.0
system.switch_cpus.branchPred.squashes_0::Return 113057.97736499998
system.switch_cpus.branchPred.squashes_0::CallDirect 39978.374481000006
system.switch_cpus.branchPred.squashes_0::CallIndirect 140038.06448999996
system.switch_cpus.branchPred.squashes_0::DirectCond 2878047.314333
system.switch_cpus.branchPred.squashes_0::DirectUncond 78898.66010800001
system.switch_cpus.branchPred.squashes_0::IndirectCond 0.0
system.switch_cpus.branchPred.squashes_0::IndirectUncond 44975.029725
system.switch_cpus.branchPred.squashes_0::total 3294995.4205019996
system.switch_cpus.branchPred.corrected_0::NoBranch 0.0
system.switch_cpus.branchPred.corrected_0::Return 2304.3771439999996
system.switch_cpus.branchPred.corrected_0::CallDirect 5751.710328
system.switch_cpus.branchPred.corrected_0::CallIndirect 76277.14370199999
system.switch_cpus.branchPred.corrected_0::DirectCond 286607.67453099997
system.switch_cpus.branchPred.corrected_0::DirectUncond 3433.114108
system.switch_cpus.branchPred.corrected_0::IndirectCond 0.0
system.switch_cpus.branchPred.corrected_0::IndirectUncond 29060.43421
system.switch_cpus.branchPred.corrected_0::total 403434.454023
system.switch_cpus.branchPred.earlyResteers_0::NoBranch 0.0
system.switch_cpus.branchPred.earlyResteers_0::Return 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallDirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallIndirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::total 0.0
system.switch_cpus.branchPred.committed_0::NoBranch 0.0
system.switch_cpus.branchPred.committed_0::Return 888797.4119520001
system.switch_cpus.branchPred.committed_0::CallDirect 260196.677586
system.switch_cpus.branchPred.committed_0::CallIndirect 628600.5811429999
system.switch_cpus.branchPred.committed_0::DirectCond 26529007.099199
system.switch_cpus.branchPred.committed_0::DirectUncond 621790.6895980001
system.switch_cpus.branchPred.committed_0::IndirectCond 0.0
system.switch_cpus.branchPred.committed_0::IndirectUncond 190398.80686000004
system.switch_cpus.branchPred.committed_0::total 29118791.266338
system.switch_cpus.branchPred.mispredicted_0::NoBranch 0.0
system.switch_cpus.branchPred.mispredicted_0::Return 146.58526700000002
system.switch_cpus.branchPred.mispredicted_0::CallDirect 5528.721581999999
system.switch_cpus.branchPred.mispredicted_0::CallIndirect 73003.79767999999
system.switch_cpus.branchPred.mispredicted_0::DirectCond 265108.621471
system.switch_cpus.branchPred.mispredicted_0::DirectUncond 1645.884084
system.switch_cpus.branchPred.mispredicted_0::IndirectCond 0.0
system.switch_cpus.branchPred.mispredicted_0::IndirectUncond 28582.636067
system.switch_cpus.branchPred.mispredicted_0::total 374016.2461509999
system.switch_cpus.branchPred.targetProvider_0::NoTarget 19190920.472647
system.switch_cpus.branchPred.targetProvider_0::BTB 11358722.696480997
system.switch_cpus.branchPred.targetProvider_0::RAS 1001855.389317
system.switch_cpus.branchPred.targetProvider_0::Indirect 862291.4553289998
system.switch_cpus.branchPred.targetProvider_0::total 32413790.013774
system.switch_cpus.branchPred.targetWrong_0::NoBranch 219547.25001999998
system.switch_cpus.branchPred.targetWrong_0::Return 152386.18846600005
system.switch_cpus.branchPred.targetWrong_0::CallDirect 2304.3771439999996
system.switch_cpus.branchPred.targetWrong_0::CallIndirect 29196.638392999997
system.switch_cpus.branchPred.targetWrong_0::DirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::DirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::total 403434.454023
system.switch_cpus.branchPred.condPredicted 29407057.781322
system.switch_cpus.branchPred.condPredictedTaken 10439226.939093998
system.switch_cpus.branchPred.condIncorrect 403434.454023
system.switch_cpus.branchPred.predTakenBTBMiss 54790.636334999996
system.switch_cpus.branchPred.NotTakenMispredicted 251048.265557
system.switch_cpus.branchPred.TakenMispredicted 152386.18846600005
system.switch_cpus.branchPred.BTBLookups 32413790.013774
system.switch_cpus.branchPred.BTBUpdates 143406.31050099997
system.switch_cpus.branchPred.BTBHits 19642571.732250005
system.switch_cpus.branchPred.BTBHitRatio 0.5921228768360001
system.switch_cpus.branchPred.BTBMispredicted 60013.921556
system.switch_cpus.branchPred.indirectLookups 1004012.52288
system.switch_cpus.branchPred.indirectHits 862291.4553289998
system.switch_cpus.branchPred.indirectMisses 141721.06755100004
system.switch_cpus.branchPred.indirectMispredicted 0.0
system.switch_cpus.branchPred.btb.lookups::NoBranch 0.0
system.switch_cpus.branchPred.btb.lookups::Return 1001855.389317
system.switch_cpus.branchPred.btb.lookups::CallDirect 300174.99073799996
system.switch_cpus.branchPred.btb.lookups::CallIndirect 768638.686295
system.switch_cpus.branchPred.btb.lookups::DirectCond 29407057.781322
system.switch_cpus.branchPred.btb.lookups::DirectUncond 700689.3295169999
system.switch_cpus.branchPred.btb.lookups::IndirectCond 0.0
system.switch_cpus.branchPred.btb.lookups::IndirectUncond 235373.836585
system.switch_cpus.branchPred.btb.lookups::total 32413790.013774
system.switch_cpus.branchPred.btb.misses::NoBranch 0.0
system.switch_cpus.branchPred.btb.misses::Return 1001855.389317
system.switch_cpus.branchPred.btb.misses::CallDirect 6263.693123000001
system.switch_cpus.branchPred.btb.misses::CallIndirect 768638.686295
system.switch_cpus.branchPred.btb.misses::DirectCond 10755220.140835
system.switch_cpus.branchPred.btb.misses::DirectUncond 3866.5353690000006
system.switch_cpus.branchPred.btb.misses::IndirectCond 0.0
system.switch_cpus.branchPred.btb.misses::IndirectUncond 235373.836585
system.switch_cpus.branchPred.btb.misses::total 12771218.281524003
system.switch_cpus.branchPred.btb.updates::NoBranch 0.0
system.switch_cpus.branchPred.btb.updates::Return 0.0
system.switch_cpus.branchPred.btb.updates::CallDirect 5751.710328
system.switch_cpus.branchPred.btb.updates::CallIndirect 0.0
system.switch_cpus.branchPred.btb.updates::DirectCond 134221.486065
system.switch_cpus.branchPred.btb.updates::DirectUncond 3433.114108
system.switch_cpus.branchPred.btb.updates::IndirectCond 0.0
system.switch_cpus.branchPred.btb.updates::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.updates::total 143406.31050099997
system.switch_cpus.branchPred.btb.mispredict::NoBranch 0.0
system.switch_cpus.branchPred.btb.mispredict::Return 0.0
system.switch_cpus.branchPred.btb.mispredict::CallDirect 5751.710328
system.switch_cpus.branchPred.btb.mispredict::CallIndirect 0.0
system.switch_cpus.branchPred.btb.mispredict::DirectCond 134221.486065
system.switch_cpus.branchPred.btb.mispredict::DirectUncond 3433.114108
system.switch_cpus.branchPred.btb.mispredict::IndirectCond 0.0
system.switch_cpus.branchPred.btb.mispredict::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.mispredict::total 143406.31050099997
system.switch_cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 100069512881.40097
system.switch_cpus.branchPred.indirectBranchPred.lookups 1004012.52288
system.switch_cpus.branchPred.indirectBranchPred.hits 862291.4553289998
system.switch_cpus.branchPred.indirectBranchPred.misses 141721.06755100004
system.switch_cpus.branchPred.indirectBranchPred.targetRecords 105337.57791200001
system.switch_cpus.branchPred.indirectBranchPred.indirectRecords 1109350.1007919996
system.switch_cpus.branchPred.indirectBranchPred.speculativeOverflows 0.0
system.switch_cpus.branchPred.ras.pushes 1181871.6543979999
system.switch_cpus.branchPred.ras.pops 1181871.8282879996
system.switch_cpus.branchPred.ras.squashes 293074.41633599997
system.switch_cpus.branchPred.ras.used 888797.4119520001
system.switch_cpus.branchPred.ras.correct 888650.826685
system.switch_cpus.branchPred.ras.incorrect 146.58526700000002
system.switch_cpus.commit.commitSquashedInsts 7476013.025419
system.switch_cpus.commit.branchMispredicts 394273.3080139999
system.switch_cpus.commit.numCommittedDist::samples 194451274.70226204
system.switch_cpus.commit.numCommittedDist::mean 0.6532253385629998
system.switch_cpus.commit.numCommittedDist::stdev 1.0510303536520003
system.switch_cpus.commit.numCommittedDist::underflows 0.0
system.switch_cpus.commit.numCommittedDist::0 139286398.1227
system.switch_cpus.commit.numCommittedDist::1 22840304.974116996
system.switch_cpus.commit.numCommittedDist::2 8749945.566865
system.switch_cpus.commit.numCommittedDist::3 23574626.038580004
system.switch_cpus.commit.numCommittedDist::overflows 0.0
system.switch_cpus.commit.numCommittedDist::min_value 0.0
system.switch_cpus.commit.numCommittedDist::max_value 3.0
system.switch_cpus.commit.numCommittedDist::total 194451274.70226204
system.switch_cpus.commit.amos 0.0
system.switch_cpus.commit.membars 609.0100600000001
system.switch_cpus.commit.functionCalls 888797.2514910001
system.switch_cpus.commit.committedInstType_0::No_OpClass 614.750852
system.switch_cpus.commit.committedInstType_0::IntAlu 70959011.97396198
system.switch_cpus.commit.committedInstType_0::IntMult 542490.80098
system.switch_cpus.commit.committedInstType_0::IntDiv 2493.5958599999994
system.switch_cpus.commit.committedInstType_0::FloatAdd 22244.193188999998
system.switch_cpus.commit.committedInstType_0::FloatCmp 37841.436826
system.switch_cpus.commit.committedInstType_0::FloatCvt 35617.193859
system.switch_cpus.commit.committedInstType_0::FloatMult 5.775121
system.switch_cpus.commit.committedInstType_0::FloatMultAcc 4448.886834
system.switch_cpus.commit.committedInstType_0::FloatDiv 5.674176
system.switch_cpus.commit.committedInstType_0::FloatMisc 121649.578825
system.switch_cpus.commit.committedInstType_0::FloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdAdd 1636608.1915069995
system.switch_cpus.commit.committedInstType_0::SimdAddAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdAlu 753.0379609999999
system.switch_cpus.commit.committedInstType_0::SimdCmp 1259.412218
system.switch_cpus.commit.committedInstType_0::SimdCvt 26718.082280000006
system.switch_cpus.commit.committedInstType_0::SimdMisc 70737.93493599999
system.switch_cpus.commit.committedInstType_0::SimdMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdShift 5.740792
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdAes 0.0
system.switch_cpus.commit.committedInstType_0::SimdAesMix 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.commit.committedInstType_0::SimdPredAlu 0.0
system.switch_cpus.commit.committedInstType_0::Matrix 0.0
system.switch_cpus.commit.committedInstType_0::MatrixMov 0.0
system.switch_cpus.commit.committedInstType_0::MatrixOP 0.0
system.switch_cpus.commit.committedInstType_0::MemRead 32096263.041618
system.switch_cpus.commit.committedInstType_0::MemWrite 5505304.921791001
system.switch_cpus.commit.committedInstType_0::FloatMemRead 0.0
system.switch_cpus.commit.committedInstType_0::FloatMemWrite 0.0
system.switch_cpus.commit.committedInstType_0::IprAccess 0.0
system.switch_cpus.commit.committedInstType_0::InstPrefetch 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdConfig 0.0
system.switch_cpus.commit.committedInstType_0::total 111064074.22358702
system.switch_cpus.commit.commitEligibleSamples 23574626.038580004
system.switch_cpus.commit.memOrderViolationEvents 3176.3765439999997
system.switch_cpus.commit.PNDLoadViolations 12334.500163
system.switch_cpus.commitStats0.numInsts 100000905.13212599
system.switch_cpus.commitStats0.numOps 111064074.22358702
system.switch_cpus.commitStats0.numInstsNotNOP 100000000.047807
system.switch_cpus.commitStats0.numOpsNotNOP 111063169.13926804
system.switch_cpus.commitStats0.cpi 2.0013604069229998
system.switch_cpus.commitStats0.ipc 0.578311643845
system.switch_cpus.commitStats0.numMemRefs 37601567.96340901
system.switch_cpus.commitStats0.numFpInsts 0.0
system.switch_cpus.commitStats0.numIntInsts 88804493.53484902
system.switch_cpus.commitStats0.numLoadInsts 32096263.041618
system.switch_cpus.commitStats0.numRMWLoadInsts 0.0
system.switch_cpus.commitStats0.numRMWALoadInsts 0.0
system.switch_cpus.commitStats0.numStoreInsts 5504695.911730999
system.switch_cpus.commitStats0.numRMWStoreInsts 0.0
system.switch_cpus.commitStats0.numRMWAStoreInsts 0.0
system.switch_cpus.commitStats0.numVecInsts 3551809.0034979996
system.switch_cpus.commitStats0.committedInstType::No_OpClass 614.750852
system.switch_cpus.commitStats0.committedInstType::IntAlu 70959011.97396198
system.switch_cpus.commitStats0.committedInstType::IntMult 542490.80098
system.switch_cpus.commitStats0.committedInstType::IntDiv 2493.5958599999994
system.switch_cpus.commitStats0.committedInstType::FloatAdd 22244.193188999998
system.switch_cpus.commitStats0.committedInstType::FloatCmp 37841.436826
system.switch_cpus.commitStats0.committedInstType::FloatCvt 35617.193859
system.switch_cpus.commitStats0.committedInstType::FloatMult 5.775121
system.switch_cpus.commitStats0.committedInstType::FloatMultAcc 4448.886834
system.switch_cpus.commitStats0.committedInstType::FloatDiv 5.674176
system.switch_cpus.commitStats0.committedInstType::FloatMisc 121649.578825
system.switch_cpus.commitStats0.committedInstType::FloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAdd 1636608.1915069995
system.switch_cpus.commitStats0.committedInstType::SimdAddAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAlu 753.0379609999999
system.switch_cpus.commitStats0.committedInstType::SimdCmp 1259.412218
system.switch_cpus.commitStats0.committedInstType::SimdCvt 26718.082280000006
system.switch_cpus.commitStats0.committedInstType::SimdMisc 70737.93493599999
system.switch_cpus.commitStats0.committedInstType::SimdMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShift 5.740792
system.switch_cpus.commitStats0.committedInstType::SimdShiftAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCvt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMisc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAes 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAesMix 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma3 0.0
system.switch_cpus.commitStats0.committedInstType::SimdPredAlu 0.0
system.switch_cpus.commitStats0.committedInstType::Matrix 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixMov 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixOP 0.0
system.switch_cpus.commitStats0.committedInstType::MemRead 32096263.041618
system.switch_cpus.commitStats0.committedInstType::MemWrite 5505304.921791001
system.switch_cpus.commitStats0.committedInstType::FloatMemRead 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMemWrite 0.0
system.switch_cpus.commitStats0.committedInstType::IprAccess 0.0
system.switch_cpus.commitStats0.committedInstType::InstPrefetch 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdConfig 0.0
system.switch_cpus.commitStats0.committedInstType::total 111064074.22358702
system.switch_cpus.commitStats0.committedControl::IsControl 29118791.231009997
system.switch_cpus.commitStats0.committedControl::IsDirectControl 27410994.473621998
system.switch_cpus.commitStats0.committedControl::IsIndirectControl 1707796.757388
system.switch_cpus.commitStats0.committedControl::IsCondControl 26529007.154337995
system.switch_cpus.commitStats0.committedControl::IsUncondControl 2589784.076672
system.switch_cpus.commitStats0.committedControl::IsCall 888797.2514910001
system.switch_cpus.commitStats0.committedControl::IsReturn 888797.4321410002
system.switch_cpus.decode.idleCycles 37076979.574169
system.switch_cpus.decode.blockedCycles 108181240.31326601
system.switch_cpus.decode.runCycles 46915332.116509005
system.switch_cpus.decode.unblockCycles 4571589.229145
system.switch_cpus.decode.squashCycles 410879.748899
system.switch_cpus.decode.branchResolved 10736022.388646
system.switch_cpus.decode.branchMispred 9232.287410999998
system.switch_cpus.decode.decodedInsts 120147195.385746
system.switch_cpus.decode.squashedInsts 7887.905686000001
system.switch_cpus.executeStats0.numInsts 116441970.44285803
system.switch_cpus.executeStats0.numNop 943.3917190000001
system.switch_cpus.executeStats0.numBranches 30191078.692977995
system.switch_cpus.executeStats0.numLoadInsts 33956618.465228
system.switch_cpus.executeStats0.numStoreInsts 5889921.001158001
system.switch_cpus.executeStats0.instRate 0.6573959244679999
system.switch_cpus.executeStats0.numCCRegReads 60867196.239654
system.switch_cpus.executeStats0.numCCRegWrites 61052654.896496
system.switch_cpus.executeStats0.numFpRegWrites 0.0
system.switch_cpus.executeStats0.numIntRegReads 116975559.792047
system.switch_cpus.executeStats0.numIntRegWrites 59838011.18719199
system.switch_cpus.executeStats0.numMemRefs 39846539.466386
system.switch_cpus.executeStats0.numMiscRegReads 19320454.952213995
system.switch_cpus.executeStats0.numMiscRegWrites 116983.16608299999
system.switch_cpus.executeStats0.numVecAluAccesses 0.0
system.switch_cpus.executeStats0.numVecPredRegReads 3866.88098
system.switch_cpus.executeStats0.numVecPredRegWrites 1465.47892
system.switch_cpus.executeStats0.numVecRegReads 4627189.646459
system.switch_cpus.executeStats0.numVecRegWrites 2468471.294496
system.switch_cpus.executeStats0.numDiscardedOps 0.0
system.switch_cpus.fetch.predictedBranches 13222869.541127
system.switch_cpus.fetch.cycles 148617763.259309
system.switch_cpus.fetch.squashCycles 840129.1466700002
system.switch_cpus.fetch.miscStallCycles 30.522246
system.switch_cpus.fetch.icacheWaitRetryStallCycles 3.185015
system.switch_cpus.fetch.cacheLines 35285726.38237901
system.switch_cpus.fetch.icacheSquashes 156986.53308400002
system.switch_cpus.fetch.nisnDist::samples 197156020.981988
system.switch_cpus.fetch.nisnDist::mean 0.7060248126809999
system.switch_cpus.fetch.nisnDist::stdev 1.1074529861410003
system.switch_cpus.fetch.nisnDist::underflows 0.0
system.switch_cpus.fetch.nisnDist::0 137872809.002833
system.switch_cpus.fetch.nisnDist::1 24012560.222227998
system.switch_cpus.fetch.nisnDist::2 5980466.866494
system.switch_cpus.fetch.nisnDist::3 29290184.890433
system.switch_cpus.fetch.nisnDist::overflows 0.0
system.switch_cpus.fetch.nisnDist::min_value 0.0
system.switch_cpus.fetch.nisnDist::max_value 3.0
system.switch_cpus.fetch.nisnDist::total 197156020.981988
system.switch_cpus.fetchStats0.numInsts 110427549.787587
system.switch_cpus.fetchStats0.numOps 0.0
system.switch_cpus.fetchStats0.fetchRate 0.6297081096199999
system.switch_cpus.fetchStats0.numBranches 32413790.013774
system.switch_cpus.fetchStats0.branchRate 0.17394280526900002
system.switch_cpus.fetchStats0.icacheStallCycles 48117975.372585
system.switch_cpus.fetchStats0.numFetchSuspends 0.0
system.switch_cpus.iew.idleCycles 0.0
system.switch_cpus.iew.squashCycles 410879.748899
system.switch_cpus.iew.blockCycles 4486937.124339
system.switch_cpus.iew.unblockCycles 63100641.04845999
system.switch_cpus.iew.dispatchedInsts 118527530.80151
system.switch_cpus.iew.dispSquashedInsts 36636.330361
system.switch_cpus.iew.dispLoadInsts 34404782.163183995
system.switch_cpus.iew.dispStoreInsts 5971280.633899999
system.switch_cpus.iew.dispNonSpecInsts 1556.8803070000001
system.switch_cpus.iew.iqFullEvents 39421.18784900001
system.switch_cpus.iew.lsqFullEvents 62670110.896125
system.switch_cpus.iew.predictedTakenIncorrect 240930.33184899998
system.switch_cpus.iew.predictedNotTakenIncorrect 224969.73514499998
system.switch_cpus.iew.branchMispredicts 465900.0669939998
system.switch_cpus.iew.instsToCommit 115763523.703525
system.switch_cpus.iew.writebackCount 115564383.21436399
system.switch_cpus.iew.producerInst 62201207.020224996
system.switch_cpus.iew.consumerInst 119732433.195816
system.switch_cpus.iew.wbRate 0.6528164420029999
system.switch_cpus.iew.wbFanout 0.5202766678619999
system.switch_cpus.lsq0.forwLoads 66785.446734
system.switch_cpus.lsq0.squashedLoads 2308516.460191
system.switch_cpus.lsq0.ignoredResponses 752.386535
system.switch_cpus.lsq0.memOrderViolation 16773.530255
system.switch_cpus.lsq0.squashedStores 465976.7874420001
system.switch_cpus.lsq0.rescheduledLoads 55414.969615999995
system.switch_cpus.lsq0.blockedByCache 143714.960218
system.switch_cpus.lsq0.loadToUse::samples 32096262.845445994
system.switch_cpus.lsq0.loadToUse::mean 20.212360985217003
system.switch_cpus.lsq0.loadToUse::stdev 25.089712775772
system.switch_cpus.lsq0.loadToUse::0-9 18138270.048879996
system.switch_cpus.lsq0.loadToUse::10-19 1987479.428139
system.switch_cpus.lsq0.loadToUse::20-29 7291701.974963001
system.switch_cpus.lsq0.loadToUse::30-39 2584506.567721
system.switch_cpus.lsq0.loadToUse::40-49 36642.417328999996
system.switch_cpus.lsq0.loadToUse::50-59 7703.110481
system.switch_cpus.lsq0.loadToUse::60-69 2526.7008420000006
system.switch_cpus.lsq0.loadToUse::70-79 1585.6811839999998
system.switch_cpus.lsq0.loadToUse::80-89 911.8326389999997
system.switch_cpus.lsq0.loadToUse::90-99 986.1516980000001
system.switch_cpus.lsq0.loadToUse::100-109 753.8268939999998
system.switch_cpus.lsq0.loadToUse::110-119 1452.542914
system.switch_cpus.lsq0.loadToUse::120-129 5096.3114559999985
system.switch_cpus.lsq0.loadToUse::130-139 101037.01411599999
system.switch_cpus.lsq0.loadToUse::140-149 1345375.116489
system.switch_cpus.lsq0.loadToUse::150-159 143649.094062
system.switch_cpus.lsq0.loadToUse::160-169 93365.34715899997
system.switch_cpus.lsq0.loadToUse::170-179 155550.79414699995
system.switch_cpus.lsq0.loadToUse::180-189 49654.036293
system.switch_cpus.lsq0.loadToUse::190-199 36630.803684
system.switch_cpus.lsq0.loadToUse::200-209 51435.225368
system.switch_cpus.lsq0.loadToUse::210-219 18264.208517
system.switch_cpus.lsq0.loadToUse::220-229 10347.147175999997
system.switch_cpus.lsq0.loadToUse::230-239 2894.2597199999996
system.switch_cpus.lsq0.loadToUse::240-249 88.35706100000002
system.switch_cpus.lsq0.loadToUse::250-259 114.64990100000001
system.switch_cpus.lsq0.loadToUse::260-269 203.549798
system.switch_cpus.lsq0.loadToUse::270-279 168.80018200000004
system.switch_cpus.lsq0.loadToUse::280-289 1544.3742630000002
system.switch_cpus.lsq0.loadToUse::290-299 376.6394070000001
system.switch_cpus.lsq0.loadToUse::overflows 25946.832962999993
system.switch_cpus.lsq0.loadToUse::min_value 1.647748
system.switch_cpus.lsq0.loadToUse::max_value 1167.297069
system.switch_cpus.lsq0.loadToUse::total 32096262.845445994
system.switch_cpus.mmu.alignFaults 0.0
system.switch_cpus.mmu.prefetchFaults 0.0
system.switch_cpus.mmu.domainFaults 0.0
system.switch_cpus.mmu.permsFaults 0.0
system.switch_cpus.mmu.dtb.readHits 0.0
system.switch_cpus.mmu.dtb.readMisses 0.0
system.switch_cpus.mmu.dtb.writeHits 0.0
system.switch_cpus.mmu.dtb.writeMisses 0.0
system.switch_cpus.mmu.dtb.inserts 0.0
system.switch_cpus.mmu.dtb.flushTlb 0.0
system.switch_cpus.mmu.dtb.flushedEntries 0.0
system.switch_cpus.mmu.dtb.readAccesses 0.0
system.switch_cpus.mmu.dtb.writeAccesses 0.0
system.switch_cpus.mmu.dtb.hits 0.0
system.switch_cpus.mmu.dtb.misses 0.0
system.switch_cpus.mmu.dtb.accesses 0.0
system.switch_cpus.mmu.dtb_walker.walks 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 100069512881.40097
system.switch_cpus.mmu.itb.instHits 0.0
system.switch_cpus.mmu.itb.instMisses 0.0
system.switch_cpus.mmu.itb.inserts 0.0
system.switch_cpus.mmu.itb.flushTlb 0.0
system.switch_cpus.mmu.itb.flushedEntries 0.0
system.switch_cpus.mmu.itb.instAccesses 0.0
system.switch_cpus.mmu.itb.hits 0.0
system.switch_cpus.mmu.itb.misses 0.0
system.switch_cpus.mmu.itb.accesses 0.0
system.switch_cpus.mmu.itb_walker.walks 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 100069512881.40097
system.switch_cpus.mmu.l2_shared.instHits 0.0
system.switch_cpus.mmu.l2_shared.instMisses 0.0
system.switch_cpus.mmu.l2_shared.inserts 0.0
system.switch_cpus.mmu.l2_shared.flushTlb 0.0
system.switch_cpus.mmu.l2_shared.flushedEntries 0.0
system.switch_cpus.mmu.l2_shared.instAccesses 0.0
system.switch_cpus.mmu.l2_shared.hits 0.0
system.switch_cpus.mmu.l2_shared.misses 0.0
system.switch_cpus.mmu.l2_shared.accesses 0.0
system.switch_cpus.mmu.stage2_dtb.readHits 0.0
system.switch_cpus.mmu.stage2_dtb.readMisses 0.0
system.switch_cpus.mmu.stage2_dtb.writeHits 0.0
system.switch_cpus.mmu.stage2_dtb.writeMisses 0.0
system.switch_cpus.mmu.stage2_dtb.inserts 0.0
system.switch_cpus.mmu.stage2_dtb.flushTlb 0.0
system.switch_cpus.mmu.stage2_dtb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_dtb.readAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.writeAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.hits 0.0
system.switch_cpus.mmu.stage2_dtb.misses 0.0
system.switch_cpus.mmu.stage2_dtb.accesses 0.0
system.switch_cpus.mmu.stage2_dtb_walker.walks 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 100069512881.40097
system.switch_cpus.mmu.stage2_itb.instHits 0.0
system.switch_cpus.mmu.stage2_itb.instMisses 0.0
system.switch_cpus.mmu.stage2_itb.inserts 0.0
system.switch_cpus.mmu.stage2_itb.flushTlb 0.0
system.switch_cpus.mmu.stage2_itb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_itb.instAccesses 0.0
system.switch_cpus.mmu.stage2_itb.hits 0.0
system.switch_cpus.mmu.stage2_itb.misses 0.0
system.switch_cpus.mmu.stage2_itb.accesses 0.0
system.switch_cpus.mmu.stage2_itb_walker.walks 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 100069512881.40097
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 100069512881.40097
system.switch_cpus.rename.squashCycles 410879.748899
system.switch_cpus.rename.idleCycles 39006519.925882004
system.switch_cpus.rename.blockCycles 68936768.978309
system.switch_cpus.rename.serializeStallCycles 1467527.6354150001
system.switch_cpus.rename.runCycles 48836559.543111995
system.switch_cpus.rename.unblockCycles 38497765.15037099
system.switch_cpus.rename.renamedInsts 119565694.51893099
system.switch_cpus.rename.ROBFullEvents 230272.24191500005
system.switch_cpus.rename.IQFullEvents 250693.68153599996
system.switch_cpus.rename.LQFullEvents 25857160.602751996
system.switch_cpus.rename.SQFullEvents 10189768.156167
system.switch_cpus.rename.fullRegistersEvents 11829.199163999998
system.switch_cpus.rename.renamedOperands 147663499.95680198
system.switch_cpus.rename.lookups 198963150.91341102
system.switch_cpus.rename.intLookups 120244859.65252802
system.switch_cpus.rename.vecLookups 4686822.055974999
system.switch_cpus.rename.vecPredLookups 2936.6949159999995
system.switch_cpus.rename.committedMaps 139093081.85809398
system.switch_cpus.rename.undoneMaps 8570407.702136999
system.switch_cpus.rename.serializing 43395.999554
system.switch_cpus.rename.tempSerializing 1.2053230000000001
system.switch_cpus.rename.skidInsts 10755058.547263999
system.switch_cpus.rob.reads 289416588.93857497
system.switch_cpus.rob.writes 239788208.18379802
system.switch_cpus.rob.squashedLoads 2378993.85335
system.switch_cpus.rob.squashedRMWLoads 0.0
system.switch_cpus.rob.squashedRMWALoads 0.0
system.switch_cpus.rob.squashedStores 487740.0915219999
system.switch_cpus.rob.squashedRMWStores 0.0
system.switch_cpus.rob.squashedRMWAStores 0.0
system.switch_cpus.thread_0.numInsts 100000000.047807
system.switch_cpus.thread_0.numOps 111063169.13926804
system.switch_cpus.thread_0.numMemRefs 0.0
system.tol2bus.transDist::ReadResp 5981976.069623
system.tol2bus.transDist::WritebackDirty 1838492.5094150002
system.tol2bus.transDist::WritebackClean 663483.308068
system.tol2bus.transDist::CleanEvict 4494620.310416999
system.tol2bus.transDist::ReadExReq 188959.87125900004
system.tol2bus.transDist::ReadExResp 188959.858308
system.tol2bus.transDist::ReadCleanReq 663564.839244
system.tol2bus.transDist::ReadSharedReq 5318411.399604999
system.tol2bus.transDist::InvalidateReq 1.495221
system.tol2bus.transDist::InvalidateResp 1.495221
system.tol2bus.pktCount::total 18512732.069686003
system.tol2bus.pktSize::total 548200485.876736
system.tol2bus.snoops 825741.8190149999
system.tol2bus.snoopTraffic 6865865.829759999
system.tol2bus.snoopFanout::samples 6996679.252361
system.tol2bus.snoopFanout::mean 0.0010680073579999996
system.tol2bus.snoopFanout::stdev 0.031155799505999993
system.tol2bus.snoopFanout::underflows 0.0
system.tol2bus.snoopFanout::0 6989013.556431
system.tol2bus.snoopFanout::1 7665.69593
system.tol2bus.snoopFanout::2 0.0
system.tol2bus.snoopFanout::overflows 0.0
system.tol2bus.snoopFanout::min_value 0.0
system.tol2bus.snoopFanout::max_value 1.0000000000000002
system.tol2bus.snoopFanout::total 6996679.252361
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 100069512881.40097
system.tol2bus.reqLayer0.occupancy 8565595611.2945
system.tol2bus.reqLayer0.utilization 0.0801162
system.tol2bus.respLayer0.occupancy 996841434.224281
system.tol2bus.respLayer0.utilization 0.0
system.tol2bus.respLayer1.occupancy 8261074463.220096
system.tol2bus.respLayer1.utilization 0.0801162
system.tol2bus.snoop_filter.totRequests 12341794.818516998
system.tol2bus.snoop_filter.hitSingleRequests 6170856.408404
system.tol2bus.snoop_filter.hitMultiRequests 4152.527009
system.tol2bus.snoop_filter.totSnoops 3512.9687499999995
system.tol2bus.snoop_filter.hitSingleSnoops 3512.9687499999995
system.tol2bus.snoop_filter.hitMultiSnoops 0.0
system.voltage_domain.voltage 1.0000000000000002
system.workload.inst.arm 0.0
system.workload.inst.quiesce 0.0
system.mem_ctrls.rdPerTurnAround::8192-10239 0.610698
system.mem_ctrls.rdPerTurnAround::10240-12287 0.222072
system.mem_ctrls.rdPerTurnAround::12288-14335 0.55518
system.mem_ctrls.rdPerTurnAround::18432-20479 0.111036
system.mem_ctrls.rdPerTurnAround::20480-22527 0.16655399999999998
system.mem_ctrls.rdPerTurnAround::22528-24575 0.055518
system.mem_ctrls.rdPerTurnAround::24576-26623 0.111036
system.mem_ctrls.rdPerTurnAround::26624-28671 0.055518
system.mem_ctrls.rdPerTurnAround::28672-30719 0.055518
system.mem_ctrls.rdPerTurnAround::30720-32767 0.111036
system.mem_ctrls.rdPerTurnAround::32768-34815 0.111036
system.mem_ctrls.rdPerTurnAround::36864-38911 0.055518
system.mem_ctrls.rdPerTurnAround::38912-40959 0.055518
system.mem_ctrls.rdPerTurnAround::43008-45055 0.111036
system.mem_ctrls.rdPerTurnAround::45056-47103 0.055518
system.mem_ctrls.rdPerTurnAround::47104-49151 0.055518
system.mem_ctrls.wrPerTurnAround::19 202.28644099999997
system.switch_cpus.commit.commitNonSpecStalls 1219.00556
system.switch_cpus.fetch.pendingTrapStallCycles 191.66338000000005
system.l2.UpgradeReq.hits::switch_cpus.data 1.42025
system.l2.UpgradeReq.hits::total 1.42025
system.l2.UpgradeReq.accesses::switch_cpus.data 1.42025
system.l2.UpgradeReq.accesses::total 1.42025
system.mem_ctrls.rdPerTurnAround::0-511 946.7049909999998
system.mem_ctrls.rdPerTurnAround::512-1023 2.826586
system.mem_ctrls.rdPerTurnAround::1024-1535 0.666033
system.mem_ctrls.rdPerTurnAround::14848-15359 0.175698
system.mem_ctrls.wrPerTurnAround::20 10.431675
system.mem_ctrls.wrPerTurnAround::21 1.625752
system.mem_ctrls.wrPerTurnAround::22 0.538616
system.tol2bus.transDist::UpgradeReq 1.42025
system.tol2bus.transDist::UpgradeResp 1.42025
system.l2.ReadExReq.misses::cpu.data 0.111324
system.l2.ReadExReq.accesses::cpu.data 0.111324
system.l2.ReadExReq.missRate::cpu.data 0.07380300000000001
system.mem_ctrls.rdPerTurnAround::11264-11775 0.018189
system.mem_ctrls.rdPerTurnAround::12-13 0.477771
system.mem_ctrls.rdPerTurnAround::14-15 65.901249
system.mem_ctrls.rdPerTurnAround::16-17 484.36388
system.mem_ctrls.rdPerTurnAround::18-19 58.429477
system.mem_ctrls.rdPerTurnAround::20-21 2.316004
system.mem_ctrls.rdPerTurnAround::22-23 0.239695
system.mem_ctrls.rdPerTurnAround::24-25 0.226458
system.mem_ctrls.rdPerTurnAround::26-27 0.105801
system.mem_ctrls.rdPerTurnAround::28-29 0.180176
system.mem_ctrls.rdPerTurnAround::30-31 0.08266
system.mem_ctrls.rdPerTurnAround::32-33 0.11075299999999999
system.mem_ctrls.rdPerTurnAround::36-37 0.04133
system.mem_ctrls.rdPerTurnAround::44-45 0.018189
system.mem_ctrls.rdPerTurnAround::8-15 148.813715
system.mem_ctrls.rdPerTurnAround::16-23 936.0369010000001
system.mem_ctrls.rdPerTurnAround::24-31 58.24621
system.mem_ctrls.rdPerTurnAround::32-39 14.0593
system.mem_ctrls.rdPerTurnAround::40-47 7.44118
system.mem_ctrls.rdPerTurnAround::48-55 4.481089
system.mem_ctrls.rdPerTurnAround::56-63 2.789061
system.mem_ctrls.rdPerTurnAround::64-71 1.960475
system.mem_ctrls.rdPerTurnAround::72-79 1.347107
system.mem_ctrls.rdPerTurnAround::80-87 0.913908
system.mem_ctrls.rdPerTurnAround::88-95 0.658792
system.mem_ctrls.rdPerTurnAround::96-103 0.670887
system.mem_ctrls.rdPerTurnAround::120-127 0.054756
system.mem_ctrls.rdPerTurnAround::152-159 0.167031
system.mem_ctrls.rdPerTurnAround::12800-13311 0.171412
system.mem_ctrls.rdPerTurnAround::8-11 1.2911110000000001
system.mem_ctrls.rdPerTurnAround::12-15 286.00761500000004
system.mem_ctrls.rdPerTurnAround::16-19 1753.009173
system.mem_ctrls.rdPerTurnAround::20-23 30.586486999999998
system.mem_ctrls.rdPerTurnAround::24-27 9.216018
system.mem_ctrls.rdPerTurnAround::28-31 3.989444
system.mem_ctrls.rdPerTurnAround::32-35 2.028052
system.mem_ctrls.rdPerTurnAround::36-39 1.5569680000000001
system.mem_ctrls.rdPerTurnAround::40-43 0.9672210000000001
system.mem_ctrls.rdPerTurnAround::44-47 0.6051690000000001
system.mem_ctrls.rdPerTurnAround::48-51 0.43728500000000003
system.mem_ctrls.rdPerTurnAround::52-55 0.363578
system.mem_ctrls.rdPerTurnAround::60-63 0.247402
system.mem_ctrls.rdPerTurnAround::64-67 0.337963
system.mem_ctrls.rdPerTurnAround::13312-13823 0.102752
system.mem_ctrls.rdPerTurnAround::0-31 1112.242062
system.mem_ctrls.rdPerTurnAround::32-63 46.328777
system.mem_ctrls.rdPerTurnAround::64-95 10.782412
system.mem_ctrls.rdPerTurnAround::96-127 5.384349
system.mem_ctrls.rdPerTurnAround::128-159 2.3291139999999997
system.mem_ctrls.rdPerTurnAround::160-191 2.0961819999999998
system.mem_ctrls.rdPerTurnAround::192-223 0.64394
system.mem_ctrls.rdPerTurnAround::224-255 0.315113
system.mem_ctrls.rdPerTurnAround::288-319 0.212361
system.mem_ctrls.rdPerTurnAround::544-575 0.212361
system.mem_ctrls.rdPerTurnAround::0-1023 21.413117
system.mem_ctrls.rdPerTurnAround::1024-2047 0.386543
system.mem_ctrls.rdPerTurnAround::2048-3071 0.040378
system.mem_ctrls.rdPerTurnAround::3072-4095 0.020189
system.mem_ctrls.rdPerTurnAround::4096-5119 0.040378
system.mem_ctrls.rdPerTurnAround::5120-6143 0.060566999999999996
system.mem_ctrls.rdPerTurnAround::6144-7167 0.060566999999999996
system.mem_ctrls.rdPerTurnAround::16384-17407 0.020189
system.l2.InvalidateReq.misses::switch_cpus.data 1.2113399999999999
system.l2.InvalidateReq.misses::total 1.2113399999999999
system.l2.InvalidateReq.missRate::switch_cpus.data 0.018079693658
system.l2.InvalidateReq.missRate::total 0.018079693658
system.l2.InvalidateReq.mshrMisses::switch_cpus.data 1.2113399999999999
system.l2.InvalidateReq.mshrMisses::total 1.2113399999999999
system.l2.InvalidateReq.mshrMissLatency::switch_cpus.data 23055.838
system.l2.InvalidateReq.mshrMissLatency::total 23055.838
system.l2.InvalidateReq.mshrMissRate::switch_cpus.data 0.018079693658
system.l2.InvalidateReq.mshrMissRate::total 0.018079693658
system.l2.InvalidateReq.avgMshrMissLatency::switch_cpus.data 384.26396665993695
system.l2.InvalidateReq.avgMshrMissLatency::total 384.26396665993695
system.mem_ctrls.rdPerTurnAround::0-255 16.413657
system.mem_ctrls.rdPerTurnAround::256-511 18.412367999999997
system.mem_ctrls.rdPerTurnAround::512-767 8.782214999999999
system.mem_ctrls.rdPerTurnAround::768-1023 3.2504289999999996
system.mem_ctrls.rdPerTurnAround::1024-1279 1.756443
system.mem_ctrls.rdPerTurnAround::1280-1535 1.372852
system.mem_ctrls.rdPerTurnAround::1536-1791 0.706615
system.mem_ctrls.rdPerTurnAround::1792-2047 0.524914
system.mem_ctrls.rdPerTurnAround::2048-2303 0.44415799999999994
system.mem_ctrls.rdPerTurnAround::2304-2559 0.22207899999999997
system.mem_ctrls.rdPerTurnAround::2560-2815 0.28264599999999995
system.mem_ctrls.rdPerTurnAround::2816-3071 0.24226799999999998
system.mem_ctrls.rdPerTurnAround::3072-3327 0.22207899999999997
system.mem_ctrls.rdPerTurnAround::3328-3583 0.060566999999999996
system.mem_ctrls.rdPerTurnAround::3584-3839 0.040378
system.mem_ctrls.rdPerTurnAround::3840-4095 0.12113399999999999
system.mem_ctrls.rdPerTurnAround::4096-4351 0.100945
system.mem_ctrls.rdPerTurnAround::4352-4607 0.020189
system.mem_ctrls.rdPerTurnAround::4608-4863 0.080756
system.mem_ctrls.rdPerTurnAround::4864-5119 0.080756
system.mem_ctrls.rdPerTurnAround::5120-5375 0.100945
system.mem_ctrls.rdPerTurnAround::5376-5631 0.060566999999999996
system.mem_ctrls.rdPerTurnAround::5632-5887 0.12113399999999999
system.mem_ctrls.rdPerTurnAround::5888-6143 0.100945
system.mem_ctrls.rdPerTurnAround::6144-6399 0.14132299999999998
system.mem_ctrls.rdPerTurnAround::6400-6655 0.20189
system.mem_ctrls.rdPerTurnAround::6656-6911 0.080756
system.mem_ctrls.rdPerTurnAround::6912-7167 0.040378
system.mem_ctrls.rdPerTurnAround::7168-7423 0.080756
system.mem_ctrls.rdPerTurnAround::7424-7679 0.020189
system.membus.transDist::InvalidateReq 1.2113399999999999
system.mem_ctrls.rdPerTurnAround::18432-19455 0.023141
system.mem_ctrls.rdPerTurnAround::10-11 0.023141
system.mem_ctrls.rdPerTurnAround::34-35 0.046282
system.mem_ctrls.rdPerTurnAround::40-41 0.046282
system.mem_ctrls.rdPerTurnAround::42-43 0.023141
system.mem_ctrls.rdPerTurnAround::46-47 0.023141
system.mem_ctrls.rdPerTurnAround::50-51 0.023141
system.mem_ctrls.rdPerTurnAround::52-53 0.023141
system.mem_ctrls.rdPerTurnAround::54-55 0.023141
system.mem_ctrls.rdPerTurnAround::62-63 0.023141
system.mem_ctrls.rdPerTurnAround::0-8191 93.076071
system.mem_ctrls.rdPerTurnAround::8192-16383 2.595747
system.mem_ctrls.rdPerTurnAround::40960-49151 0.123607
system.mem_ctrls.rdPerTurnAround::147456-155647 0.7416419999999999
system.mem_ctrls.rdPerTurnAround::16384-24575 0.618035
system.mem_ctrls.rdPerTurnAround::24576-32767 0.123607
system.mem_ctrls.rdPerTurnAround::32768-40959 0.37082099999999996
system.mem_ctrls.rdPerTurnAround::57344-65535 0.247214
system.mem_ctrls.rdPerTurnAround::65536-73727 0.123607
system.mem_ctrls.rdPerTurnAround::73728-81919 0.123607
system.mem_ctrls.rdPerTurnAround::81920-90111 0.123607
system.mem_ctrls.rdPerTurnAround::90112-98303 0.494428
system.mem_ctrls.rdPerTurnAround::114688-122879 0.123607
system.mem_ctrls.rdPerTurnAround::122880-131071 0.123607
system.mem_ctrls.rdPerTurnAround::131072-139263 0.123607
system.mem_ctrls.rdPerTurnAround::139264-147455 0.123607
system.mem_ctrls.rdPerTurnAround::104-111 0.458432
system.mem_ctrls.rdPerTurnAround::112-119 0.233882
system.mem_ctrls.rdPerTurnAround::128-135 0.12160699999999999
system.mem_ctrls.rdPerTurnAround::136-143 0.12160699999999999
system.mem_ctrls.rdPerTurnAround::17408-18431 0.009332
system.mem_ctrls.rdPerTurnAround::184-191 0.009332
system.mem_ctrls.rdPerTurnAround::200-207 0.009332
system.mem_ctrls.rdPerTurnAround::14336-14847 0.165889
system.mem_ctrls.rdPerTurnAround::1536-2047 0.038472
system.mem_ctrls.rdPerTurnAround::10752-11263 0.010951
system.mem_ctrls.rdPerTurnAround::56-59 0.186167
system.mem_ctrls.rdPerTurnAround::68-71 0.16931300000000002
system.mem_ctrls.rdPerTurnAround::72-75 0.131412
system.mem_ctrls.rdPerTurnAround::76-79 0.054755000000000005
system.mem_ctrls.rdPerTurnAround::80-83 0.021902
system.mem_ctrls.rdPerTurnAround::88-91 0.010951
system.mem_ctrls.rdPerTurnAround::96-99 0.054755000000000005
system.mem_ctrls.rdPerTurnAround::100-103 0.021902
system.mem_ctrls.rdPerTurnAround::108-111 0.010951
system.mem_ctrls.rdPerTurnAround::112-115 0.010951
system.mem_ctrls.rdPerTurnAround::15360-15871 0.062756
system.mem_ctrls.rdPerTurnAround::0-127 8.958796000000001
system.mem_ctrls.rdPerTurnAround::128-255 0.022848
system.mem_ctrls.rdPerTurnAround::256-383 0.005712
system.mem_ctrls.rdPerTurnAround::384-511 0.0042840000000000005
system.mem_ctrls.rdPerTurnAround::512-639 0.003808
system.mem_ctrls.rdPerTurnAround::640-767 0.002856
system.mem_ctrls.rdPerTurnAround::768-895 0.001428
system.mem_ctrls.rdPerTurnAround::896-1023 0.000476
system.mem_ctrls.rdPerTurnAround::2176-2303 0.000476
system.mem_ctrls.rdPerTurnAround::2560-3071 0.032378
system.mem_ctrls.rdPerTurnAround::12288-12799 0.059423
system.mem_ctrls.rdPerTurnAround::0-15 54.937239
system.mem_ctrls.rdPerTurnAround::16-31 410.99047499999995
system.mem_ctrls.rdPerTurnAround::32-47 11.111341
system.mem_ctrls.rdPerTurnAround::48-63 3.560047
system.mem_ctrls.rdPerTurnAround::64-79 1.7346929999999998
system.mem_ctrls.rdPerTurnAround::80-95 1.221598
system.mem_ctrls.rdPerTurnAround::96-111 0.961814
system.mem_ctrls.rdPerTurnAround::112-127 0.36758399999999997
system.mem_ctrls.rdPerTurnAround::128-143 0.221693
system.mem_ctrls.rdPerTurnAround::144-159 0.151224
system.mem_ctrls.rdPerTurnAround::160-175 0.113513
system.mem_ctrls.rdPerTurnAround::176-191 0.21064699999999997
system.mem_ctrls.rdPerTurnAround::192-207 0.091801
system.mem_ctrls.rdPerTurnAround::208-223 0.032378
system.mem_ctrls.rdPerTurnAround::256-271 0.032378
system.mem_ctrls.rdPerTurnAround::272-287 0.032378
system.mem_ctrls.rdPerTurnAround::288-303 0.059423
system.mem_ctrls.rdPerTurnAround::304-319 0.091801
system.mem_ctrls.rdPerTurnAround::256-287 0.219218
system.mem_ctrls.rdPerTurnAround::320-351 0.109609
system.mem_ctrls.rdPerTurnAround::352-383 0.109609
system.mem_ctrls.rdPerTurnAround::384-415 0.109609
system.mem_ctrls.rdPerTurnAround::480-511 0.109609
system.mem_ctrls.rdPerTurnAround::640-671 0.109609
system.mem_ctrls.dram.bytesPerActivate::64-95 5.472683999999999
system.mem_ctrls.dram.bytesPerActivate::128-159 3.9239189999999997
system.mem_ctrls.dram.bytesPerActivate::192-223 0.7463789999999999
system.mem_ctrls.dram.bytesPerActivate::256-287 0.029717999999999998
system.mem_ctrls.dram.bytesPerActivate::320-351 0.004572
system.mem_ctrls.rdPerTurnAround::224-239 0.027045
system.mem_ctrls.rdPerTurnAround::240-255 0.027045
system.mem_ctrls.rdPerTurnAround::320-335 0.027045
system.mem_ctrls.rdPerTurnAround::352-367 0.05409
system.mem_ctrls.rdPerTurnAround::384-399 0.027045
system.mem_ctrls.rdPerTurnAround::400-415 0.027045
CPI 2.001390457086836

Per-Address PND Load Violations:
