{"Source Block": ["hdl/projects/fmcjesdadc1/vc707/system_top.v@231:272@HdlStmProcess", "        dma_0_data[15: 0] <= 16'd0;\n      end\n    endcase\n  end\n\n  always @(posedge adc_clk) begin\n    case ({adc_1_enable_b, adc_1_enable_a})\n      2'b11: begin\n        dma_1_wr <= 1'b1;\n        dma_1_data[63:48] <= adc_1_data_b[31:16];\n        dma_1_data[47:32] <= adc_1_data_a[31:16];\n        dma_1_data[31:16] <= adc_1_data_b[15: 0];\n        dma_1_data[15: 0] <= adc_1_data_a[15: 0];\n      end\n      2'b10: begin\n        dma_1_wr <= ~dma_1_wr;\n        dma_1_data[63:48] <= adc_1_data_b[31:16];\n        dma_1_data[47:32] <= adc_1_data_b[15: 0];\n        dma_1_data[31:16] <= dma_1_data[63:48];\n        dma_1_data[15: 0] <= dma_1_data[47:32];\n      end\n      2'b01: begin\n        dma_1_wr <= ~dma_1_wr;\n        dma_1_data[63:48] <= adc_1_data_a[31:16];\n        dma_1_data[47:32] <= adc_1_data_a[15: 0];\n        dma_1_data[31:16] <= dma_1_data[63:48];\n        dma_1_data[15: 0] <= dma_1_data[47:32];\n      end\n      default: begin\n        dma_1_wr <= 1'b0;\n        dma_1_data[63:48] <= 16'd0;\n        dma_1_data[47:32] <= 16'd0;\n        dma_1_data[31:16] <= 16'd0;\n        dma_1_data[15: 0] <= 16'd0;\n      end\n    endcase\n  end\n\n  // instantiations\n\n  IBUFDS_GTE2 i_ibufds_rx_ref_clk (\n    .CEB (1'd0),\n"], "Clone Blocks": [["hdl/projects/fmcjesdadc1/kc705/system_top.v@237:278", "        dma_0_data[15: 0] <= 16'd0;\n      end\n    endcase\n  end\n\n  always @(posedge adc_clk) begin\n    case ({adc_1_enable_b, adc_1_enable_a})\n      2'b11: begin\n        dma_1_wr <= 1'b1;\n        dma_1_data[63:48] <= adc_1_data_b[31:16];\n        dma_1_data[47:32] <= adc_1_data_a[31:16];\n        dma_1_data[31:16] <= adc_1_data_b[15: 0];\n        dma_1_data[15: 0] <= adc_1_data_a[15: 0];\n      end\n      2'b10: begin\n        dma_1_wr <= ~dma_1_wr;\n        dma_1_data[63:48] <= adc_1_data_b[31:16];\n        dma_1_data[47:32] <= adc_1_data_b[15: 0];\n        dma_1_data[31:16] <= dma_1_data[63:48];\n        dma_1_data[15: 0] <= dma_1_data[47:32];\n      end\n      2'b01: begin\n        dma_1_wr <= ~dma_1_wr;\n        dma_1_data[63:48] <= adc_1_data_a[31:16];\n        dma_1_data[47:32] <= adc_1_data_a[15: 0];\n        dma_1_data[31:16] <= dma_1_data[63:48];\n        dma_1_data[15: 0] <= dma_1_data[47:32];\n      end\n      default: begin\n        dma_1_wr <= 1'b0;\n        dma_1_data[63:48] <= 16'd0;\n        dma_1_data[47:32] <= 16'd0;\n        dma_1_data[31:16] <= 16'd0;\n        dma_1_data[15: 0] <= 16'd0;\n      end\n    endcase\n  end\n\n  // instantiations\n\n  IBUFDS_GTE2 i_ibufds_rx_ref_clk (\n    .CEB (1'd0),\n"], ["hdl/projects/fmcjesdadc1/zc706/system_top.v@205:246", "        dma_0_data[15: 0] <= 16'd0;\n      end\n    endcase\n  end\n\n  always @(posedge adc_clk) begin\n    case ({adc_1_enable_b, adc_1_enable_a})\n      2'b11: begin\n        dma_1_wr <= 1'b1;\n        dma_1_data[63:48] <= adc_1_data_b[31:16];\n        dma_1_data[47:32] <= adc_1_data_a[31:16];\n        dma_1_data[31:16] <= adc_1_data_b[15: 0];\n        dma_1_data[15: 0] <= adc_1_data_a[15: 0];\n      end\n      2'b10: begin\n        dma_1_wr <= ~dma_1_wr;\n        dma_1_data[63:48] <= adc_1_data_b[31:16];\n        dma_1_data[47:32] <= adc_1_data_b[15: 0];\n        dma_1_data[31:16] <= dma_1_data[63:48];\n        dma_1_data[15: 0] <= dma_1_data[47:32];\n      end\n      2'b01: begin\n        dma_1_wr <= ~dma_1_wr;\n        dma_1_data[63:48] <= adc_1_data_a[31:16];\n        dma_1_data[47:32] <= adc_1_data_a[15: 0];\n        dma_1_data[31:16] <= dma_1_data[63:48];\n        dma_1_data[15: 0] <= dma_1_data[47:32];\n      end\n      default: begin\n        dma_1_wr <= 1'b0;\n        dma_1_data[63:48] <= 16'd0;\n        dma_1_data[47:32] <= 16'd0;\n        dma_1_data[31:16] <= 16'd0;\n        dma_1_data[15: 0] <= 16'd0;\n      end\n    endcase\n  end\n\n  // instantiations\n\n  IBUFDS_GTE2 i_ibufds_rx_ref_clk (\n    .CEB (1'd0),\n"]], "Diff Content": {"Delete": [[236, "  always @(posedge adc_clk) begin\n"], [237, "    case ({adc_1_enable_b, adc_1_enable_a})\n"], [238, "      2'b11: begin\n"], [239, "        dma_1_wr <= 1'b1;\n"], [240, "        dma_1_data[63:48] <= adc_1_data_b[31:16];\n"], [241, "        dma_1_data[47:32] <= adc_1_data_a[31:16];\n"], [242, "        dma_1_data[31:16] <= adc_1_data_b[15: 0];\n"], [243, "        dma_1_data[15: 0] <= adc_1_data_a[15: 0];\n"], [244, "      end\n"], [245, "      2'b10: begin\n"], [246, "        dma_1_wr <= ~dma_1_wr;\n"], [247, "        dma_1_data[63:48] <= adc_1_data_b[31:16];\n"], [248, "        dma_1_data[47:32] <= adc_1_data_b[15: 0];\n"], [249, "        dma_1_data[31:16] <= dma_1_data[63:48];\n"], [250, "        dma_1_data[15: 0] <= dma_1_data[47:32];\n"], [251, "      end\n"], [252, "      2'b01: begin\n"], [253, "        dma_1_wr <= ~dma_1_wr;\n"], [254, "        dma_1_data[63:48] <= adc_1_data_a[31:16];\n"], [255, "        dma_1_data[47:32] <= adc_1_data_a[15: 0];\n"], [256, "        dma_1_data[31:16] <= dma_1_data[63:48];\n"], [257, "        dma_1_data[15: 0] <= dma_1_data[47:32];\n"], [258, "      end\n"], [259, "      default: begin\n"], [260, "        dma_1_wr <= 1'b0;\n"], [261, "        dma_1_data[63:48] <= 16'd0;\n"], [262, "        dma_1_data[47:32] <= 16'd0;\n"], [263, "        dma_1_data[31:16] <= 16'd0;\n"], [264, "        dma_1_data[15: 0] <= 16'd0;\n"], [265, "      end\n"], [266, "    endcase\n"], [267, "  end\n"]], "Add": []}}