# ğŸ—ï¸ FPGA Vending Machine Controller - Digital IP Core

![System Architecture Diagram](/Assets/architecture_diagram.png)  
*High-performance digital IP for automated retail systems*

**Domain**: ğŸ–¥ï¸ VLSI Design / ğŸ§® FPGA Development  
**Technology**: ğŸ”Œ Verilog HDL (IEEE 1364-2005)  
**Compliance**: ğŸ“œ AMBA APB Protocol (ARM IHI 0024B)  

## ğŸ“‹ Table of Contents
1. [ğŸš€ Introduction](#introduction)
2. [âœ¨ Key Features](#key-features)
3. [ğŸ“Š Visual Documentation](#visual-documentation)
4. [ğŸ›ï¸ System Architecture](#system-architecture)
5. [ğŸ”Œ Interface Specifications](#interface-specifications)
6. [âš™ï¸ Configuration Protocol](#configuration-protocol)
7. [â±ï¸ Performance Metrics](#performance-metrics)
8. [ğŸ“ˆ Results & Validation](#results)
9. [ğŸ”® Future Scope](#future-scope)
10. [ğŸ§‘ğŸ’» Getting Started](#getting-started)

## ğŸš€ Introduction
This repository contains a production-grade ğŸ›ï¸ Verilog implementation of a vending machine controller IP core with:

- â±ï¸ Multi-clock domain operation:
  - 100MHz system clock (Â±50ppm stability)
  - 50MHz APB configuration interface
  - 10KHz-50MHz asynchronous currency input
- ğŸ“¦ 1024-item inventory management
- ğŸ’° Six currency denomination support with smart change calculation
- ğŸ”’ Built-in error handling mechanisms

## âœ¨ Key Features

### ğŸ¯ Core Specifications
| Feature | Specification | Notes |
|---------|--------------|-------|
| ğŸ“¶ Max Items | 1024 | Parameterized via `MAX_ITEMS` |
| ğŸ’µ Max Currency | 100 units | Configurable with `MAX_CURRENCY` |
| âš¡ Transaction Latency | <10 clock cycles | Worst-case scenario |
| ğŸ”¢ Supported Denominations | 5, 10, 15, 20, 50, 100 | Hard-coded in FSM |

### ğŸ›¡ï¸ Reliability Features
- ğŸ§Š Metastability-protected inputs (2-stage synchronizers)
- ğŸ”„ Automatic inventory reconciliation
- ğŸš¨ Immediate refund for:
  - Invalid currency (non-standard denominations)
  - Out-of-stock items
  - Configuration errors

## ğŸ“Š Visual Documentation

### ğŸ—ï¸ Block Diagram
![System Block Diagram](/Assets/block_diagram.png)  
*Complete data path with clock domain crossings*

### â±ï¸ Timing Diagrams
#### âœ… Successful Transaction
![Happy Path Timing](/Assets/timing_normal.png)  
*1. Item selection â†’ 2. Currency insertion â†’ 3. Product dispense*

#### âŒ Error Cases
![Error Handling](/Assets/timing_error.png)  
*Left: Invalid currency | Right: Out-of-stock item*

### ğŸ“Š Simulation Outputs
#### ğŸ“¦ Inventory Management
![Inventory Console](/Assets/inventory_console.png)  
*Real-time stock monitoring output*

#### ğŸ’° Change Calculation
![Change Simulation](/Assets/change_simulation.png)  
*Exact change computation waveform*

## ğŸ›ï¸ System Architecture

### Finite State Machine
| State Code | Mode | Description |
|------------|------|-------------|
| 00 | RESET | Initialization state, all registers cleared |
| 01 | CONFIG | APB interface active for inventory setup |
| 10 | OPERATION | Normal vending machine operation |

### ğŸ“¦ Memory Organization
| Memory Block | Size | Function |
|--------------|------|----------|
| Item Config | 1024Ã—32b | Price + stock tracking |
| Transaction Log | 256Ã—64b | Audit trail buffer |
| Currency Buffer | 8Ã—16b | Temporary change storage |

## ğŸ”Œ Interface Specifications

### ğŸ›ï¸ Control Ports
| Signal | Type | Width | Description |
|--------|------|-------|-------------|
| `clk` | Input | 1b | 100MHz Â±50ppm |
| `rstn` | Input | 1b | Async active-low reset |
| `cfg_mode` | Input | 1b | Config/operation mode select |

### ğŸ’° Currency Interface
| Signal | Direction | Timing | Description |
|--------|-----------|--------|-------------|
| `currency_valid` | Input | 10KHz-50MHz | Single-cycle pulse |
| `currency_value` | Input | 7b | Encoded denomination |

### ğŸ›’ Item Interface
| Signal | Direction | Condition | Description |
|--------|-----------|-----------|-------------|
| `item_select` | Input | Operation mode | 10-bit encoded product ID |
| `item_select_valid` | Input | Operation mode | Selection validation pulse |

### ğŸ“ APB Configuration
| Signal | Width | Direction | Description |
|--------|-------|-----------|-------------|
| `paddr` | 15b | Input | Register address |
| `pwdata` | 32b | Input | Write data |
| `prdata` | 32b | Output | Read data |
| `pready` | 1b | Output | Transfer ready |

## âš™ï¸ Configuration Protocol

### Memory Map
| Address Range | Register | Access | Description |
|--------------|----------|--------|-------------|
| 0x4000_0000 | CFG_CTRL | RW | Global control |
| 0x4000_0004 | ITEM_0 | RW | First item config |
| ... | ... | ... | ... |
| 0x4000_0FFC | ITEM_1023 | RW | Last item config |

### Register Format
| Bits | Field | Type | Description |
|------|-------|------|-------------|
| 31-24 | DISPENSED | RO | Items sold count |
| 23-16 | AVAILABLE | RW | Current stock |
| 15-0 | PRICE | RW | Item value |

## â±ï¸ Performance Metrics

### ğŸ”§ Resource Utilization (Xilinx Artix-7)
| Resource | Used | Available | Utilization |
|----------|------|-----------|-------------|
| LUTs | 1,243 | 63,400 | 2% |
| FFs | 897 | 126,800 | <1% |
| BRAM | 4 | 135 | 3% |

### â²ï¸ Timing Performance
| Path | Slack | Clock Cycles |
|------|-------|--------------|
| Currency to Output | 2.1ns | 3 |
| Config Write | 1.8ns | 2 |
| Item Selection | 3.2ns | 4 |

## ğŸ“ˆ Results & Validation

### âœ… Test Cases
| Scenario | Input | Expected Output | Results |
|----------|-------|-----------------|----------|
| Exact Payment | Item5 (20) + 20 | Dispense5 + 0 | âœ”ï¸ |
| Overpayment | Item3 (15) + 20 | Dispense3 + 5 | âœ”ï¸ |
| Out-of-Stock | Item10 (0) + 50 | Empty(1023) + 50 | âŒ |
| Invalid Currency | Item2 + 13 | Empty(1023) + 13 | âŒ |

## ğŸ”® Future Scope
1. **Payment Expansion**
   - ğŸ§ NFC/RFID interface
   - â‚¿ Cryptocurrency support
   - ğŸ‘† Biometric authentication

2. **Smart Features**
   - ğŸ¤– ML demand prediction
   - ğŸ“± Remote inventory monitoring
   - ğŸ’¹ Dynamic pricing engine


