--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 25 project_r.ncd
project.pcf

Design file:              project_r.ncd
Physical constraint file: project.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report, limited to 25 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 58 paths analyzed, 28 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.690ns.
--------------------------------------------------------------------------------
Slack:                  5.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_0 (FF)
  Destination:          df/clkout_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.621ns (Levels of Logic = 1)
  Clock Path Skew:      -0.034ns (1.429 - 1.463)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_0 to df/clkout_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y104.AQ     Tcko                  0.456   df/count<3>
                                                       df/count_0
    SLICE_X52Y105.D1     net (fanout=4)        0.846   df/count<0>
    SLICE_X52Y105.D      Tilo                  0.124   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X0Y146.D1     net (fanout=2)        2.361   df/clkout_rstpot
    OLOGIC_X0Y146.CLK    Todck                 0.834   df/clkout_2
                                                       df/clkout_2
    -------------------------------------------------  ---------------------------
    Total                                      4.621ns (1.414ns logic, 3.207ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack:                  5.322ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_2 (FF)
  Destination:          df/clkout_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.609ns (Levels of Logic = 1)
  Clock Path Skew:      -0.034ns (1.429 - 1.463)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_2 to df/clkout_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y104.CQ     Tcko                  0.456   df/count<3>
                                                       df/count_2
    SLICE_X52Y105.D2     net (fanout=4)        0.834   df/count<2>
    SLICE_X52Y105.D      Tilo                  0.124   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X0Y146.D1     net (fanout=2)        2.361   df/clkout_rstpot
    OLOGIC_X0Y146.CLK    Todck                 0.834   df/clkout_2
                                                       df/clkout_2
    -------------------------------------------------  ---------------------------
    Total                                      4.609ns (1.414ns logic, 3.195ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack:                  5.500ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_4 (FF)
  Destination:          df/clkout_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.431ns (Levels of Logic = 1)
  Clock Path Skew:      -0.034ns (1.429 - 1.463)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_4 to df/clkout_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y105.AQ     Tcko                  0.456   df/count<4>
                                                       df/count_4
    SLICE_X52Y105.D4     net (fanout=4)        0.656   df/count<4>
    SLICE_X52Y105.D      Tilo                  0.124   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X0Y146.D1     net (fanout=2)        2.361   df/clkout_rstpot
    OLOGIC_X0Y146.CLK    Todck                 0.834   df/clkout_2
                                                       df/clkout_2
    -------------------------------------------------  ---------------------------
    Total                                      4.431ns (1.414ns logic, 3.017ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack:                  5.644ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/clkout (FF)
  Destination:          df/clkout_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.287ns (Levels of Logic = 1)
  Clock Path Skew:      -0.034ns (1.429 - 1.463)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/clkout to df/clkout_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y105.DQ     Tcko                  0.456   df/clkout
                                                       df/clkout
    SLICE_X52Y105.D3     net (fanout=2)        0.512   df/clkout
    SLICE_X52Y105.D      Tilo                  0.124   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X0Y146.D1     net (fanout=2)        2.361   df/clkout_rstpot
    OLOGIC_X0Y146.CLK    Todck                 0.834   df/clkout_2
                                                       df/clkout_2
    -------------------------------------------------  ---------------------------
    Total                                      4.287ns (1.414ns logic, 2.873ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack:                  5.708ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_3 (FF)
  Destination:          df/clkout_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.223ns (Levels of Logic = 1)
  Clock Path Skew:      -0.034ns (1.429 - 1.463)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_3 to df/clkout_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y104.DQ     Tcko                  0.456   df/count<3>
                                                       df/count_3
    SLICE_X52Y105.D5     net (fanout=4)        0.448   df/count<3>
    SLICE_X52Y105.D      Tilo                  0.124   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X0Y146.D1     net (fanout=2)        2.361   df/clkout_rstpot
    OLOGIC_X0Y146.CLK    Todck                 0.834   df/clkout_2
                                                       df/clkout_2
    -------------------------------------------------  ---------------------------
    Total                                      4.223ns (1.414ns logic, 2.809ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack:                  5.821ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_1 (FF)
  Destination:          df/clkout_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.110ns (Levels of Logic = 1)
  Clock Path Skew:      -0.034ns (1.429 - 1.463)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_1 to df/clkout_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y104.BQ     Tcko                  0.456   df/count<3>
                                                       df/count_1
    SLICE_X52Y105.D6     net (fanout=4)        0.335   df/count<1>
    SLICE_X52Y105.D      Tilo                  0.124   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X0Y146.D1     net (fanout=2)        2.361   df/clkout_rstpot
    OLOGIC_X0Y146.CLK    Todck                 0.834   df/clkout_2
                                                       df/clkout_2
    -------------------------------------------------  ---------------------------
    Total                                      4.110ns (1.414ns logic, 2.696ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack:                  6.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_0 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.003ns (Levels of Logic = 1)
  Clock Path Skew:      0.045ns (0.867 - 0.822)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_0 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y104.AQ     Tcko                  0.456   df/count<3>
                                                       df/count_0
    SLICE_X52Y105.D1     net (fanout=4)        0.846   df/count<0>
    SLICE_X52Y105.D      Tilo                  0.124   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=2)        1.743   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.003ns (1.414ns logic, 2.589ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack:                  6.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_2 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.991ns (Levels of Logic = 1)
  Clock Path Skew:      0.045ns (0.867 - 0.822)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_2 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y104.CQ     Tcko                  0.456   df/count<3>
                                                       df/count_2
    SLICE_X52Y105.D2     net (fanout=4)        0.834   df/count<2>
    SLICE_X52Y105.D      Tilo                  0.124   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=2)        1.743   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      3.991ns (1.414ns logic, 2.577ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack:                  6.197ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_4 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.813ns (Levels of Logic = 1)
  Clock Path Skew:      0.045ns (0.867 - 0.822)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_4 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y105.AQ     Tcko                  0.456   df/count<4>
                                                       df/count_4
    SLICE_X52Y105.D4     net (fanout=4)        0.656   df/count<4>
    SLICE_X52Y105.D      Tilo                  0.124   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=2)        1.743   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      3.813ns (1.414ns logic, 2.399ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack:                  6.341ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/clkout (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.669ns (Levels of Logic = 1)
  Clock Path Skew:      0.045ns (0.867 - 0.822)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/clkout to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y105.DQ     Tcko                  0.456   df/clkout
                                                       df/clkout
    SLICE_X52Y105.D3     net (fanout=2)        0.512   df/clkout
    SLICE_X52Y105.D      Tilo                  0.124   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=2)        1.743   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      3.669ns (1.414ns logic, 2.255ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack:                  6.405ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_3 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.605ns (Levels of Logic = 1)
  Clock Path Skew:      0.045ns (0.867 - 0.822)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_3 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y104.DQ     Tcko                  0.456   df/count<3>
                                                       df/count_3
    SLICE_X52Y105.D5     net (fanout=4)        0.448   df/count<3>
    SLICE_X52Y105.D      Tilo                  0.124   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=2)        1.743   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      3.605ns (1.414ns logic, 2.191ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack:                  6.518ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_1 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.492ns (Levels of Logic = 1)
  Clock Path Skew:      0.045ns (0.867 - 0.822)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_1 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y104.BQ     Tcko                  0.456   df/count<3>
                                                       df/count_1
    SLICE_X52Y105.D6     net (fanout=4)        0.335   df/count<1>
    SLICE_X52Y105.D      Tilo                  0.124   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=2)        1.743   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      3.492ns (1.414ns logic, 2.078ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack:                  6.998ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_1 (FF)
  Destination:          df/count_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.942ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.170 - 0.195)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_1 to df/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y104.BQ     Tcko                  0.456   df/count<3>
                                                       df/count_1
    SLICE_X52Y104.B2     net (fanout=4)        0.673   df/count<1>
    SLICE_X52Y104.COUT   Topcyb                0.674   df/count<3>
                                                       df/Mcount_count_lut<1>_INV_0
                                                       df/Mcount_count_cy<3>
    SLICE_X52Y105.CIN    net (fanout=1)        0.000   df/Mcount_count_cy<3>
    SLICE_X52Y105.AMUX   Tcina                 0.397   df/clkout
                                                       df/Mcount_count_xor<4>
    SLICE_X53Y105.A3     net (fanout=1)        0.647   Result<4>
    SLICE_X53Y105.CLK    Tas                   0.095   df/count<4>
                                                       df/Mcount_count_eqn_41
                                                       df/count_4
    -------------------------------------------------  ---------------------------
    Total                                      2.942ns (1.622ns logic, 1.320ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------
Slack:                  7.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_2 (FF)
  Destination:          df/count_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.808ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.170 - 0.195)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_2 to df/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y104.CQ     Tcko                  0.456   df/count<3>
                                                       df/count_2
    SLICE_X52Y104.C2     net (fanout=4)        0.691   df/count<2>
    SLICE_X52Y104.COUT   Topcyc                0.522   df/count<3>
                                                       df/Mcount_count_lut<2>_INV_0
                                                       df/Mcount_count_cy<3>
    SLICE_X52Y105.CIN    net (fanout=1)        0.000   df/Mcount_count_cy<3>
    SLICE_X52Y105.AMUX   Tcina                 0.397   df/clkout
                                                       df/Mcount_count_xor<4>
    SLICE_X53Y105.A3     net (fanout=1)        0.647   Result<4>
    SLICE_X53Y105.CLK    Tas                   0.095   df/count<4>
                                                       df/Mcount_count_eqn_41
                                                       df/count_4
    -------------------------------------------------  ---------------------------
    Total                                      2.808ns (1.470ns logic, 1.338ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------
Slack:                  7.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_0 (FF)
  Destination:          df/count_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.773ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.170 - 0.195)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_0 to df/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y104.AQ     Tcko                  0.456   df/count<3>
                                                       df/count_0
    SLICE_X52Y104.A3     net (fanout=4)        0.522   df/count<0>
    SLICE_X52Y104.COUT   Topcya                0.656   df/count<3>
                                                       df/count<0>_rt
                                                       df/Mcount_count_cy<3>
    SLICE_X52Y105.CIN    net (fanout=1)        0.000   df/Mcount_count_cy<3>
    SLICE_X52Y105.AMUX   Tcina                 0.397   df/clkout
                                                       df/Mcount_count_xor<4>
    SLICE_X53Y105.A3     net (fanout=1)        0.647   Result<4>
    SLICE_X53Y105.CLK    Tas                   0.095   df/count<4>
                                                       df/Mcount_count_eqn_41
                                                       df/count_4
    -------------------------------------------------  ---------------------------
    Total                                      2.773ns (1.604ns logic, 1.169ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------
Slack:                  7.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_3 (FF)
  Destination:          df/count_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.630ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.170 - 0.195)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_3 to df/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y104.DQ     Tcko                  0.456   df/count<3>
                                                       df/count_3
    SLICE_X52Y104.D3     net (fanout=4)        0.510   df/count<3>
    SLICE_X52Y104.COUT   Topcyd                0.525   df/count<3>
                                                       df/Mcount_count_lut<3>_INV_0
                                                       df/Mcount_count_cy<3>
    SLICE_X52Y105.CIN    net (fanout=1)        0.000   df/Mcount_count_cy<3>
    SLICE_X52Y105.AMUX   Tcina                 0.397   df/clkout
                                                       df/Mcount_count_xor<4>
    SLICE_X53Y105.A3     net (fanout=1)        0.647   Result<4>
    SLICE_X53Y105.CLK    Tas                   0.095   df/count<4>
                                                       df/Mcount_count_eqn_41
                                                       df/count_4
    -------------------------------------------------  ---------------------------
    Total                                      2.630ns (1.473ns logic, 1.157ns route)
                                                       (56.0% logic, 44.0% route)

--------------------------------------------------------------------------------
Slack:                  7.763ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_3 (FF)
  Destination:          df/count_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.202ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_3 to df/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y104.DQ     Tcko                  0.456   df/count<3>
                                                       df/count_3
    SLICE_X53Y105.B1     net (fanout=4)        0.840   df/count<3>
    SLICE_X53Y105.B      Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_4_o_equal_2_o_01
    SLICE_X52Y104.SR     net (fanout=1)        0.353   df/count[31]_GND_4_o_equal_2_o_0
    SLICE_X52Y104.CLK    Tsrck                 0.429   df/count<3>
                                                       df/count_0
    -------------------------------------------------  ---------------------------
    Total                                      2.202ns (1.009ns logic, 1.193ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack:                  7.763ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_3 (FF)
  Destination:          df/count_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.202ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_3 to df/count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y104.DQ     Tcko                  0.456   df/count<3>
                                                       df/count_3
    SLICE_X53Y105.B1     net (fanout=4)        0.840   df/count<3>
    SLICE_X53Y105.B      Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_4_o_equal_2_o_01
    SLICE_X52Y104.SR     net (fanout=1)        0.353   df/count[31]_GND_4_o_equal_2_o_0
    SLICE_X52Y104.CLK    Tsrck                 0.429   df/count<3>
                                                       df/count_3
    -------------------------------------------------  ---------------------------
    Total                                      2.202ns (1.009ns logic, 1.193ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack:                  7.763ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_3 (FF)
  Destination:          df/count_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.202ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_3 to df/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y104.DQ     Tcko                  0.456   df/count<3>
                                                       df/count_3
    SLICE_X53Y105.B1     net (fanout=4)        0.840   df/count<3>
    SLICE_X53Y105.B      Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_4_o_equal_2_o_01
    SLICE_X52Y104.SR     net (fanout=1)        0.353   df/count[31]_GND_4_o_equal_2_o_0
    SLICE_X52Y104.CLK    Tsrck                 0.429   df/count<3>
                                                       df/count_2
    -------------------------------------------------  ---------------------------
    Total                                      2.202ns (1.009ns logic, 1.193ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack:                  7.763ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_3 (FF)
  Destination:          df/count_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.202ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_3 to df/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y104.DQ     Tcko                  0.456   df/count<3>
                                                       df/count_3
    SLICE_X53Y105.B1     net (fanout=4)        0.840   df/count<3>
    SLICE_X53Y105.B      Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_4_o_equal_2_o_01
    SLICE_X52Y104.SR     net (fanout=1)        0.353   df/count[31]_GND_4_o_equal_2_o_0
    SLICE_X52Y104.CLK    Tsrck                 0.429   df/count<3>
                                                       df/count_1
    -------------------------------------------------  ---------------------------
    Total                                      2.202ns (1.009ns logic, 1.193ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack:                  7.775ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_1 (FF)
  Destination:          df/count_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.190ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_1 to df/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y104.BQ     Tcko                  0.456   df/count<3>
                                                       df/count_1
    SLICE_X53Y105.B2     net (fanout=4)        0.828   df/count<1>
    SLICE_X53Y105.B      Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_4_o_equal_2_o_01
    SLICE_X52Y104.SR     net (fanout=1)        0.353   df/count[31]_GND_4_o_equal_2_o_0
    SLICE_X52Y104.CLK    Tsrck                 0.429   df/count<3>
                                                       df/count_1
    -------------------------------------------------  ---------------------------
    Total                                      2.190ns (1.009ns logic, 1.181ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack:                  7.775ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_1 (FF)
  Destination:          df/count_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.190ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_1 to df/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y104.BQ     Tcko                  0.456   df/count<3>
                                                       df/count_1
    SLICE_X53Y105.B2     net (fanout=4)        0.828   df/count<1>
    SLICE_X53Y105.B      Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_4_o_equal_2_o_01
    SLICE_X52Y104.SR     net (fanout=1)        0.353   df/count[31]_GND_4_o_equal_2_o_0
    SLICE_X52Y104.CLK    Tsrck                 0.429   df/count<3>
                                                       df/count_2
    -------------------------------------------------  ---------------------------
    Total                                      2.190ns (1.009ns logic, 1.181ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack:                  7.775ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_1 (FF)
  Destination:          df/count_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.190ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_1 to df/count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y104.BQ     Tcko                  0.456   df/count<3>
                                                       df/count_1
    SLICE_X53Y105.B2     net (fanout=4)        0.828   df/count<1>
    SLICE_X53Y105.B      Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_4_o_equal_2_o_01
    SLICE_X52Y104.SR     net (fanout=1)        0.353   df/count[31]_GND_4_o_equal_2_o_0
    SLICE_X52Y104.CLK    Tsrck                 0.429   df/count<3>
                                                       df/count_3
    -------------------------------------------------  ---------------------------
    Total                                      2.190ns (1.009ns logic, 1.181ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack:                  7.775ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_1 (FF)
  Destination:          df/count_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.190ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_1 to df/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y104.BQ     Tcko                  0.456   df/count<3>
                                                       df/count_1
    SLICE_X53Y105.B2     net (fanout=4)        0.828   df/count<1>
    SLICE_X53Y105.B      Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_4_o_equal_2_o_01
    SLICE_X52Y104.SR     net (fanout=1)        0.353   df/count[31]_GND_4_o_equal_2_o_0
    SLICE_X52Y104.CLK    Tsrck                 0.429   df/count<3>
                                                       df/count_0
    -------------------------------------------------  ---------------------------
    Total                                      2.190ns (1.009ns logic, 1.181ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack:                  7.923ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_4 (FF)
  Destination:          df/count_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.042ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_4 to df/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y105.AQ     Tcko                  0.456   df/count<4>
                                                       df/count_4
    SLICE_X52Y105.A5     net (fanout=4)        0.298   df/count<4>
    SLICE_X52Y105.AMUX   Topaa                 0.546   df/clkout
                                                       df/Mcount_count_lut<4>_INV_0
                                                       df/Mcount_count_xor<4>
    SLICE_X53Y105.A3     net (fanout=1)        0.647   Result<4>
    SLICE_X53Y105.CLK    Tas                   0.095   df/count<4>
                                                       df/Mcount_count_eqn_41
                                                       df/count_4
    -------------------------------------------------  ---------------------------
    Total                                      2.042ns (1.097ns logic, 0.945ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.845ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 8.526ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.474ns (678.426MHz) (Tockper)
  Physical resource: df/clkout_2/CLK
  Logical resource: df/clkout_2/CK
  Location pin: OLOGIC_X0Y146.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.526ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.737ns (Tospwh)
  Physical resource: df/clkout_2/SR
  Logical resource: df/clkout_2/SR
  Location pin: OLOGIC_X0Y146.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------
Slack: 8.526ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.474ns (678.426MHz) (Tockper)
  Physical resource: df/clkout_1/CLK
  Logical resource: df/clkout_1/CK
  Location pin: OLOGIC_X1Y100.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.526ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.737ns (Tospwh)
  Physical resource: df/clkout_1/SR
  Logical resource: df/clkout_1/SR
  Location pin: OLOGIC_X1Y100.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------
Slack: 8.526ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.474ns (678.426MHz) (Tockper)
  Physical resource: df/led/CLK
  Logical resource: df/led/CK
  Location pin: OLOGIC_X1Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_0/CK
  Location pin: SLICE_X52Y104.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_0/CK
  Location pin: SLICE_X52Y104.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_0/CK
  Location pin: SLICE_X52Y104.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_1/CK
  Location pin: SLICE_X52Y104.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_1/CK
  Location pin: SLICE_X52Y104.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_1/CK
  Location pin: SLICE_X52Y104.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_2/CK
  Location pin: SLICE_X52Y104.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_2/CK
  Location pin: SLICE_X52Y104.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_2/CK
  Location pin: SLICE_X52Y104.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_3/CK
  Location pin: SLICE_X52Y104.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_3/CK
  Location pin: SLICE_X52Y104.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_3/CK
  Location pin: SLICE_X52Y104.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<4>/CLK
  Logical resource: df/count_4/CK
  Location pin: SLICE_X53Y105.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<4>/CLK
  Logical resource: df/count_4/CK
  Location pin: SLICE_X53Y105.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<4>/CLK
  Logical resource: df/count_4/CK
  Location pin: SLICE_X53Y105.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/clkout/CLK
  Logical resource: df/clkout/CK
  Location pin: SLICE_X52Y105.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/clkout/CLK
  Logical resource: df/clkout/CK
  Location pin: SLICE_X52Y105.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/clkout/CLK
  Logical resource: df/clkout/CK
  Location pin: SLICE_X52Y105.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.690|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 58 paths, 0 nets, and 32 connections

Design statistics:
   Minimum period:   4.690ns{1}   (Maximum frequency: 213.220MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Nov 20 19:44:55 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 773 MB



