 2 
      
	  7   Â¯ Ã’    |I J    Ã³ Ã´ Â£ ;  xÂ‰ A Ã° 9   T j k l Â­ Â®  
k l Â­ Â®Â… k l Â­ Â®  g xÂ‰ A Ã° 9  ÃT  Ã¡ x ! " & Ã° 9 r } ~  Â­ Â®Â—Ã°
9 T  Ã¡ x ! " Â r } ~  Âš . Â¹ Âº Ã° 9 $ 6ÂÂ‘ Â Â‚ r } ~    ÃÃ§ Ã¨ Ã— g # Â‡ $
Â­ Â®6Â§ 7 * + ,- . T j k l Â­ Â®  Â”; Â¿  % & Â’ vw  ' Â­ Â®& ' Â‚ vw  # Â­
Â®' Â­ Â® (   Ã™ / & Âš . 7 Â’  "Â—Â­ Â®ÃŒ ) & * Ã— g Âš . 7 Â‚ v# Â­ Â®Ã˜ Ã™ / &  
Âš . + ,"  Â­ Â®+ ,  Ã… Ã“ Â­ Â® Â‘ ÂŸ Â› $ 6/ Âš . Ã…   ÂÂ‘ Â Â‚ Ã‹ Ã Â
Â‘ ÂŸ Â› + , Â¡ Â¢ & '  w Â¤ Â¥        (  / Âš . + ,$ 6Ãœ ÂƒÃª @  Ã– l Â« Â§
>Â¬ . g xÂ‰ A - N . Ã¸    Ã° 9 T j k l Â­ Â®  Â‡ $ 	

 

 6  g Â‰ A - N . Ã¸   
Ã° 9 T j k l Â­ Â®   #  7 Â’ v- . ÂÂ­ Â®  . Ã¸ ÂƒP ' Â­ Â®7 Â‚ v- .  . Ã¸ ÂƒP #
Â­ Â®6Â¬  g  Ã™ / & Ã’ Ã¾ k l Â­ Â®   # ' "Â”; ÂŸ Â› / 0 T D  1 2 3 ) Â­ Â®+
,$ 6 4 }  5 6 xÂ”; A 7 Â§ 8 9 Â  - N k l T D Ã‹ Ã Â”; ÂT j Â­ Â®  . Â / & - N
. Ã¸ :   Ã  & ' ; < Ã u  ÂÂŸ Â› T D  (  =  7 J >      Â¯ Ã‹ ? Ã’ T D / &
Â¦ Ã @ A |Â™ Â­ Â®+ ,Ã‹ Â¦ Ã . Ã¸ Âƒ 3 ) Â­ Â®+ ,  g Â—Â­ Â®|Â”; + ,>? B xr
s vw >Â¨ Â¹ Âº Ã¯ / & ÂT j k l Â­ Â®  Â­ Â®+ ,r s vw C D E F 4 ; Ã   G ÂŒÂ­
Â®+ ,ÂÂ‘ Â¦ Ã % & ÃŒ Â”; 7 Â§  1 H & ' k l T D I  J 	 Â• xÂ‰ A 6Â¬ Ã¹ Ãº | ( 
< Â q\
 
K Ã³ Ã´  g ' Â L  
\ \ I   Â£ ; x M A Â­ Â®B 4 C D  N F I J    A V Ãƒ p  =  Ã‰ Ã» I J Ã“ Â¡ Â¢ 
Â‚  w       %A 7 Â’  Ã’  Ã¡ Ã—   ~   3 )   ( ) A Ã‹ 	 6  
 Â»
 O '  ) ~   Â¢  T D     4  Ã³ Ã´      O P Q Â€ R S T Â M N F  (  
Â… U T D Ã° V W X Y 3 q 
\   Â­ Â®Â¼ Â½ Â—k l  ÃT  & ' r } Z Ã¦ Âœ Â r } i ] e Âµ \Â± Âµ Â± d [ 9 [  Â… Ã— g  \ P
# Â‡ $ Ã‹ Ã Â­ Â®Â¼ Â½ r } Â­ Â®r s ~  Ã—  |& Ã¯ ; * + ,- . ÂŒÂ”; Âo V RGÂ­ Â® (
 Ãª @  & ] ^ ( Â¨ Âš . + ,# M _ ` a Â¨ Ã£ Ã¤ / & Â‰ A Ã±   g Y b>| c Â‰ A i ] e Âµ \
Â± Âµ Â± d [ 9 Ã½    Â­ Â®r s ~  Â€  d 4 Â~  d 4 C Â¶ Â„ Â± b Â´ e Y b d \Â° e XZ [     Ã° 9
i ] e Âµ \Â± Âµ Â± d [ & Â– ÂƒÂ­ Â®Ã¾ L Â‰ A i ] e Âµ \Â± Âµ Â± d [ Ã° 9 |  Â­ Â®Âr s ~  vw 4  |
& 7 * + ,- .  e f 3 Ã˜ Ã™ vw Ã° 9 "RGG|Â”; Â­ Â® g Ã™ # r s ~  >Â¨ Â¹ Âº Â ~ 
 4 
 
bÃ± Ã¼ Â­ Â®Â¼ Â½ \i ] e Âµ \Â± Âµ Â± d [ \e b \_ W XÂ° [ \i [ d XÂµ \Â± [ d d Ãµ  Âˆ Â‰ Ã¶\
 
 
bÃ± Ã¼ Â­ Â®Â¼ Â½  b\
 
Â‰ A 6Â¬ Ã± Ã¼ Â­ Â®Â¼ Â½ / & . # * + ,- .     Y bK| c RGG|r } Ã‚ 4 N Â„ 4
N Ã‡ ) Â• / Â– ÂƒÂ’  & ' * + ,- . "Â—k l i ] e Âµ \Â± Âµ Â± d [ 9 Ã½ / &   ÂŠ  + ,Â­
Â®Â o V RG Â‹ w 1  " ÂŒ   Â‹ w ÂÂ‘  RGGr } ~    P  Ã Ã# M Â… 
 6 
I   o & 3 Â Â¨ Â Â‘  Ã³ Ã´ Â’ 
A. Â“ > Â o Â” Â• ÂŠ C D N F I J   i Â– Â Â— o Â˜ MATLABÂ– # : Â™ q 
B. Â“  Â o Ã‰ Âš : Â™ Â›  Â­ Â®Â¼ Â½ & ' Ã± Ã¼ Â­ Â®Â¼ Â½ 4 Âœ . O P Â… Â¡ Â¢  w & ' - . + ,
O P Ã‹ Ã o Â˜ Â… / Ã§ Âœ Â Ã£ Ã¤  _ `  g q 
C. Â Â­ Â®Â¼ Â½ (  T Â Â¶ /  Â i Â–  ) Â  R S  : Â™ Ã‹ Ã O P Â… MATLABÂ– # : Â™
Â† [ Ã‹ Ã Â ÂŸ Â… x Â  Â¡ ) Â Â Â¢ Â³ C Â¶ Ã‰ Âš i Â– * + ,- .  : Â™ Â ÂŸ Â… x Â  Ã’ Â…
U Ã£ Ã¤ Ã‹ _ ` Ã¡ Ã° V Âˆ Â‚ Â• ÂŠ Â… Â ~ o Â˜ Â… T D Ã€ Ã & Âº Â– ÂƒÃ… Â£ T D Ã€ Ã q 
D. Â“ KÂ Â‘ Â• ÂŠ C D Â¤ v o Â˜ Â—   Â­ Â®B 4 C D Â… B Â+ ,Ãœ Ã– Â—4 N O P Âº O P
+ ,Â¥ # t u vw Â¦ Â” Ã¡ Â§ Â¶ >Â¨ Â¹ Âº Â vw 9 Ã Â¨ ÂŒ 6+ ,Â} J B ÂÃ Ã Ã˜ Ã™ O P
| }   N F 9 Ã+ ,Ãª @  "Â— O P Ã±  } Â­ Â®Â¼ Â½ xÂ‰ A r s ~  duty 
cycle Ã· Ã¸ Â 4 N Â­ Â®|& Â vw 9 Ã ÂŠ   Â© Â… 9 ÃÂ­ Â®Ã‹ ÃŒ Â‘ 9 Ã½ ÂŠ  & 6 Âª
 (  < |A Â­ Â®Â¼ Â½ # KÂ… Â« > Â… 9 Ã½ + , Â¥ 7 50% duty cycleÂ»|& ( 9
Ã Â¥ # r s ~   Â¶ p Â¨ Â¹ Âº  Â—4 N O P O P + ,/ & Â‰ A Â› s f g    Â› &
Ã° V Y bÂ¬| c  
E. Ã… Â¶ Â o ÂŒx ( 1 Â­ Â› Â®  g  Â¯  Â° } Ã… Â£  Â„ ) & Âº  Â±      Âš . +
,q 
 
bÂ¬* + ,O P 4 N O P  
6 J A TSMC 0.18um CMOS =   T Â bÂ² ~Â³ # + , post-simulation Â´ L bÂ² Âµ
c Â C D B Â7 800MHz r s ~  Ckin r } ~  CK1~8 a Â¶ bÂ· Âµ c Â C D B Â7
800MHz Ckinr } ~  r } ~  CK1~8a Â¶  Â´ L / Â¸ } Ã± Ã¼ Â­ Â®Â¼ Â½ / & 7 Ãª @
* Âš . vw 3   Â· 4 N r } bÂ³ Âµ c Â… Â¹ ÂŠ Â¹ Âº Âš . 7 k l Ãƒ Â» Â¼  Â½ l l Ãƒ Â» Â¼  o Â¾ # Â¿ l _ Â°
 Ã€ _ Â° 7 Ã %T j # v Ã‚ Â½ o  + , Â¤ Â¥  w Â¥ o Â¾ # k Ã‚ k ^ Ãƒ  v k ^ Ãƒ q\
 8 
Â Â´ L   Â—  
      Â¯ + , A TSMC 0.18 UM CMOS =   I J * + ,- . C    / %A Â—  \ Ã‡
Ã‡  + , Â¡ Â¢ Â¥ # 900mmx900mmÂ… Â¹ ÂŠ Â¹ Âº Âš . 7 k l Ãƒ Â» Â¼  Â½ l l Ãƒ Â» Â¼  o Â¾ # Â¿ l _ Â°  Ã€ _ Â° 
7 Ã %T j # v Ã‚ Â½ o  + , Â¤ Â¥  w Â¥ o Â¾ # k Ã‚ k ^ Ãƒ  v k ^ Ãƒ q 
I   ÂŠ Â—* + ,- . T j k l Â­ Â®Â¼ Â½ Â¸ > Ãˆ Â¡ Ã  Ã‰ s Ã³ Ã´ Â• ÂŠ Â… - . + ,Ã– l Â² $
.  ÃŠ Ã Ã° V  ( Â¨ C D / Âš . + , Â±    Ã‹ Ã Â‰ A CMOS   Â› & (  I J 
T Â + , = . & Ã‹  Â ÂŸ q7 ÃŒ  1 ÃŒ Ã /   Â Â— o Â˜  (  Ã§ Ã¨ Ã‹ /   
 Â»  )  Ã 
T D (  ' Â’   O T D (  4     7  Ã  Â¡ 2 Ã§   4     Ã‰ Ã» Ã Âª ÂŸ i  Ã
 Ã‘ Ã’ Ã¨ q 
 
Â¬ Ã“ u    
[1] M.Keaveney et al., â€œA 10us fast switching PLL synthesizer for GSM/EDGE base-stations,â€ 
in IEEE ISSCC Dig, Tech. Papers, 2004, pp, 192-193. 
[2] S. T. Lee et al., â€œA 1.5v 28mA fully-integrated fast-locking quad-band Gsm-GPRS 
transmitter with digital auto-Calibration in 130um CMOS,â€ in IEEE ISSCC Dig, Tech. 
Papers, 2004, pp. 188-189. 
[3] A.Maxim et al., â€A low jitter 125-1250MHz process independent 0.18um CMOS PLL based 
on a sample-reset loop filter,â€ in IEEE ISSCC Dig. Tech. Papers, 2001, pp. 394-395. 
[4] L. Lin, L. Tee, and P. R. Gray, â€œA 1.4GHz differential low-noise CMOS frequency 
synthesizer using a wideband PLL architecture,â€ in IEEE ISSCC Dig, Tech, Papers, 2000, 
pp. 204-205. 
[5] M. Marutani et al., â€œA 18mW 90 to 770MHz synthesizer with agile auto-tuning for digital 
TV-tuners,â€ in IEEE ISSCC Dig, Tech. Papers, 2006, pp. 681-690. 
[6] G. Chien and P. R. Gray, â€œA 900MHz local oscillator using a DLL-based frequency 
multiplier technique for PCS applicationsâ€, IEEE J. Solid-State Circuits, vol. 35, pp. 
1995-1996, Dec. 2000. 
[7] T. C. Lee and K. J. Hsiao, â€œThe design and analysis of a DLL-based frequency 
synthesizer for UWB applicationâ€, IEEE J. Solid-State Circuits, vol. 41, pp. 1245-1252, 
June 2006. 
[8] C. N. Chuang and S. I. Liu, â€œA 40GHz DLL-based clock generator in 90nm CMOS 
technologyâ€, in IEEE ISSCC Tech. Papers, pp. 178-179, Feb. 2007. 
[9] S. K. Kao, B. J. Chen and S. I. Liu, â€œ A 62.5-625-MHz anti-rest all-digital delay-locked 
loopâ€ IEEE Trans. Circuits Syst. II Papers, vol. 54, no. 7, July 2007.. 
[10] Chuan-Kang Liang, Rong-Jyi Yang, and Shen-Iuan Liu, "An all-digital fast-locking 
programmable DLL-based clock generator", IEEE Trans. Circuits and Systems-I: Regular 
Papers, vol. 55, pp. 361-369, Feb. 2008. 
[11] S. R. Han and S. I. Liu, â€œA 500-MHzâ€“1.25-GHz fast-locking pulsewidth control loop with 
 1 
åœ‹ç§‘æœƒè£œåŠ©å°ˆé¡Œç ”ç©¶è¨ˆç•«é …ä¸‹å‡ºå¸­åœ‹éš›å­¸è¡“æœƒè­°å¿ƒå¾—å ±å‘Š 
                                     æ—¥æœŸï¼š   å¹´   æœˆ   æ—¥ 
                                 
ä¸€ã€åƒåŠ æœƒè­°ç¶“é 
 æ­¤æ¬¡å‡ºåœ‹åˆ°æ—¥æœ¬åŒ—æµ·é“å¤§å­¸åƒèˆ‡ APSIPA 2009 åœ‹éš›ç ”è¨æœƒï¼Œèˆ‡æœƒäººå£«å¤šé”æ•¸ç™¾
äººï¼ŒåŒ—æµ·é“å¤§å­¸å…·æœ‰ç™¾å¹´æ­·å²ï¼Œå…¶ç’°å¢ƒå„ªç¾æ ¡èˆæ·³æ¨¸ï¼Œèˆ‡å°ç£å¤§å­¸æ ¡èˆå»ºç¯‰æ¦‚å¿µé —
ç‚ºç›¸ä¼¼ï¼Œ2009 å¹´åæœˆå…­æ—¥æ—©ä¸Šå ±åˆ°åƒèˆ‡ opening and plenary sessionï¼Œä¹‹å¾Œè½å– 3D å½±
åƒè™•ç†æŠ€è¡“è«–æ–‡ç™¼è¡¨æœƒï¼Œä¸­åˆå’Œèˆ‡æœƒå„åœ‹å­¸è€…é€²é¤ï¼Œä¸¦äº’ç›¸åˆ†äº«ç¶“é©—ï¼Œä¸‹åˆæ™‚é–“è½
å–é€²éš VLSI é›»è·¯æŠ€è¡“ä¹‹ç™¼å±•è«–æ–‡ç™¼è¡¨æœƒï¼Œäº†è§£ç•¶å‰ VLSI é›»è·¯æŠ€è¡“ä¹‹ç™¼å±•ç¾æ³ï¼Œä¸¦
ä¸”èˆ‡å…¶ä»–å„åœ‹å­¸è€…è¨è«–æœªä¾†ç™¼å±•å¯èƒ½ï¼Œæ¬¡æ—¥æ—©ä¸Šè½å–ç ”è¬›è€… Shun-ichi Amari çš„æ¼”è¬›
é¡Œç›®ç‚º Divergence,Signal Separation and information Geometry,ä¹‹å¾Œèˆ‡å…¶ä»–å­¸è€…äº’ç›¸è¨
è«–ç›®å‰å½±åƒè™•ç†çš„ç¾æ³ä»¥åŠå…¶ç¡¬é«”çš„å¯¦ç¾ã€‚ 
 
è¨ˆç•«ç·¨è™Ÿ NSC 98ï¼2221ï¼Eï¼211ï¼016ï¼ 
è¨ˆç•«åç¨± æ‡‰ç”¨æ–¼å¯¬ç¯„åœæ“ä½œå‚³é€æ¥æ”¶å™¨ä¹‹æ™‚è„ˆç”¢ç”Ÿå™¨è¨­è¨ˆ 
å‡ºåœ‹äººå“¡
å§“å 
èŠåŸºç”· 
æœå‹™æ©Ÿæ§‹
åŠè·ç¨± 
è¯æ¢µå¤§å­¸é›»å­å·¥ç¨‹å­¸ç³» åŠ©ç†æ•™æˆ 
æœƒè­°æ™‚é–“ 
 98 å¹´ 10 æœˆ 4 æ—¥
è‡³ 
 98 å¹´ 10 æœˆ 7 æ—¥ 
æœƒè­°åœ°é» 
æ—¥æœ¬åŒ—æµ·é“å¤§å­¸ 
æœƒè­°åç¨± 
(ä¸­æ–‡) 
(è‹±æ–‡) Asia Pacific Signal and Information Processing Association (APSIPA) 
ç™¼è¡¨è«–æ–‡
é¡Œç›® 
(ä¸­æ–‡) 
(è‹±æ–‡) 
åœ‹ç§‘æœƒè£œåŠ©è¨ˆç•«è¡ç”Ÿç ”ç™¼æˆæœæ¨å»£è³‡æ–™è¡¨
æ—¥æœŸ:2010/11/29
åœ‹ç§‘æœƒè£œåŠ©è¨ˆç•«
è¨ˆç•«åç¨±: æ‡‰ç”¨æ–¼å¯¬ç¯„åœæ“ä½œå‚³é€æ¥æ”¶å™¨ä¹‹æ™‚è„ˆç”¢ç”Ÿå™¨è¨­è¨ˆ
è¨ˆç•«ä¸»æŒäºº: èŠåŸºç”·
è¨ˆç•«ç·¨è™Ÿ: 98-2221-E-211-016- å­¸é–€é ˜åŸŸ: ç©é«”é›»è·¯åŠç³»çµ±è¨­è¨ˆ
ç„¡ç ”ç™¼æˆæœæ¨å»£è³‡æ–™
å…¶ä»–æˆæœ 
(ç„¡æ³•ä»¥ï¥¾åŒ–è¡¨é”ä¹‹æˆ
æœå¦‚è¾¦ï§¤å­¸è¡“æ´»å‹•ã€ç²
å¾—çé …ã€é‡è¦åœ‹éš›åˆ
ä½œã€ç ”ç©¶æˆæœåœ‹éš›å½±éŸ¿
ï¦ŠåŠå…¶ä»–å”åŠ©ç”¢æ¥­æŠ€
è¡“ç™¼å±•ä¹‹å…·é«”æ•ˆï¨—äº‹
é …ç­‰ï¼Œè«‹ä»¥æ–‡å­—æ•˜è¿°å¡«
ï¦œã€‚) 
ç„¡ 
 æˆæœé …ç›® ï¥¾åŒ– åç¨±æˆ–å…§å®¹æ€§è³ªç°¡è¿° 
æ¸¬é©—å·¥å…·(å«è³ªæ€§èˆ‡ï¥¾æ€§) 0  
èª²ç¨‹/æ¨¡çµ„ 0  
é›»è…¦åŠç¶²ï¤·ç³»çµ±æˆ–å·¥å…· 0  
æ•™æ 0  
èˆ‰è¾¦ä¹‹æ´»å‹•/ç«¶è³½ 0  
ç ”è¨æœƒ/å·¥ä½œåŠ 0  
é›»å­å ±ã€ç¶²ç«™ 0  
ç§‘ 
æ•™ 
è™• 
è¨ˆ 
ç•« 
åŠ  
å¡« 
é … 
ç›® è¨ˆç•«æˆæœæ¨å»£ä¹‹ï¥«èˆ‡ï¼ˆé–±è½ï¼‰äººï¥© 0  
