<stg><name>parallel_v2</name>


<trans_list>

<trans id="485" from="1" to="2">
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="486" from="2" to="3">
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="3" to="4">
<condition id="101">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="488" from="3" to="5">
<condition id="100">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="4" to="3">
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="492" from="5" to="6">
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="493" from="6" to="7">
<condition id="108">
<or_exp><and_exp><literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="6" to="17">
<condition id="107">
<or_exp><and_exp><literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="496" from="7" to="8">
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="497" from="8" to="9">
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="498" from="9" to="10">
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="499" from="10" to="11">
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="500" from="11" to="12">
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="501" from="12" to="13">
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="502" from="13" to="14">
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="548" from="14" to="17">
<condition id="166">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="549" from="14" to="15">
<condition id="169">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="546" from="15" to="16">
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="547" from="16" to="14">
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="507" from="17" to="18">
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="508" from="18" to="19">
<condition id="127">
<or_exp><and_exp><literal name="tmp_139" val="1"/>
<literal name="zero_load" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="509" from="18" to="44">
<condition id="126">
<or_exp><and_exp><literal name="tmp_139" val="1"/>
<literal name="zero_load" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="511" from="19" to="20">
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="512" from="20" to="21">
<condition id="130">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="demorgan" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="543" from="20" to="44">
<condition id="163">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp><and_exp><literal name="demorgan" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="514" from="21" to="22">
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="515" from="22" to="23">
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="516" from="23" to="24">
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="517" from="24" to="25">
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="518" from="25" to="26">
<condition id="137">
<or_exp><and_exp><literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="519" from="25" to="41">
<condition id="136">
<or_exp><and_exp><literal name="brmerge1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="521" from="26" to="27">
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="522" from="27" to="28">
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="523" from="28" to="29">
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="524" from="29" to="30">
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="525" from="30" to="31">
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="526" from="31" to="32">
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="527" from="32" to="33">
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="528" from="33" to="34">
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="529" from="34" to="35">
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="530" from="35" to="36">
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="531" from="36" to="37">
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="532" from="37" to="38">
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="533" from="38" to="39">
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="534" from="39" to="40">
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="535" from="40" to="41">
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="536" from="41" to="44">
<condition id="154">
<or_exp><and_exp><literal name="tmp_154" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="537" from="41" to="42">
<condition id="156">
<or_exp><and_exp><literal name="tmp_154" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="538" from="42" to="43">
<condition id="158">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="539" from="42" to="44">
<condition id="157">
<or_exp><and_exp><literal name="exitcond_i2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="541" from="43" to="42">
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="544" from="44" to="18">
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %P1End_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P1End_read)

]]></Node>
<StgValue><ssdm name="P1End_read_1"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="64">
<![CDATA[
:55  %search_new_0_i = alloca [31 x i8], align 1

]]></Node>
<StgValue><ssdm name="search_new_0_i"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="32">
<![CDATA[
:56  %tmp = sext i32 %P1End_read_1 to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="19" op_0_bw="32">
<![CDATA[
:57  %tmp_99 = trunc i32 %P1End_read_1 to i19

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="14" op_0_bw="32">
<![CDATA[
:58  %tmp_100 = trunc i32 %P1End_read_1 to i14

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
:59  %p_shl12_cast = call i19 @_ssdm_op_BitConcatenate.i19.i14.i5(i14 %tmp_100, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl12_cast"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:60  %tmp_119 = sub i19 %p_shl12_cast, %tmp_99

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:61  %P1Buffer_0_flip_add = getelementptr [8000 x i16]* %P1Buffer_0_flip, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="P1Buffer_0_flip_add"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:62  %P1Buffer_0_twist_ad = getelementptr [8000 x i16]* %P1Buffer_0_twist, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="P1Buffer_0_twist_ad"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:63  %P1Buffer_0_slice_ad = getelementptr [8000 x i16]* %P1Buffer_0_slice, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="P1Buffer_0_slice_ad"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:64  %P1Buffer_0_depthPha_1 = getelementptr [8000 x i8]* %P1Buffer_0_depthPha, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="P1Buffer_0_depthPha_1"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:65  %P1Buffer_0_n_addr = getelementptr [8000 x i8]* %P1Buffer_0_n, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="P1Buffer_0_n_addr"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="13">
<![CDATA[
:66  %b = load i16* %P1Buffer_0_flip_add, align 2

]]></Node>
<StgValue><ssdm name="b"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="13">
<![CDATA[
:67  %a_1 = load i16* %P1Buffer_0_twist_ad, align 2

]]></Node>
<StgValue><ssdm name="a_1"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="13">
<![CDATA[
:68  %c = load i16* %P1Buffer_0_slice_ad, align 2

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="13">
<![CDATA[
:69  %search_new_0_depthP = load i8* %P1Buffer_0_depthPha_1, align 1

]]></Node>
<StgValue><ssdm name="search_new_0_depthP"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="13">
<![CDATA[
:70  %n_2 = load i8* %P1Buffer_0_n_addr, align 1

]]></Node>
<StgValue><ssdm name="n_2"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:0  %Slice_Flip_Prun2_off = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %Slice_Flip_Prun2_offset)

]]></Node>
<StgValue><ssdm name="Slice_Flip_Prun2_off"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:1  %Slice_Twist_Prun2_of = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %Slice_Twist_Prun2_offset)

]]></Node>
<StgValue><ssdm name="Slice_Twist_Prun2_of"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:2  %FRtoBR_Move2_offset_s = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %FRtoBR_Move2_offset)

]]></Node>
<StgValue><ssdm name="FRtoBR_Move2_offset_s"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:3  %flipMove2_offset_rea = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %flipMove2_offset)

]]></Node>
<StgValue><ssdm name="flipMove2_offset_rea"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:4  %twistMove2_offset_re = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %twistMove2_offset)

]]></Node>
<StgValue><ssdm name="twistMove2_offset_re"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5  %depthPhase1_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %depthPhase1)

]]></Node>
<StgValue><ssdm name="depthPhase1_read"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6  %first_read_1 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %first_read)

]]></Node>
<StgValue><ssdm name="first_read_1"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %P1Start_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %P1Start_read)

]]></Node>
<StgValue><ssdm name="P1Start_read_1"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="5">
<![CDATA[
:9  %depthPhase1_cast = zext i5 %depthPhase1_read to i8

]]></Node>
<StgValue><ssdm name="depthPhase1_cast"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecInterface(i16* @P2Buffer_V_twist, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str186, i32 0, i32 0, [1 x i8]* @p_str187, [1 x i8]* @p_str188, [1 x i8]* @p_str189, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str190, [1 x i8]* @p_str191)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecInterface(i16* @P2Buffer_V_slice, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str193, i32 0, i32 0, [1 x i8]* @p_str194, [1 x i8]* @p_str195, [1 x i8]* @p_str196, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str197, [1 x i8]* @p_str198)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecInterface(i1* @P2Buffer_V_parity, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str200, i32 0, i32 0, [1 x i8]* @p_str201, [1 x i8]* @p_str202, [1 x i8]* @p_str203, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str204, [1 x i8]* @p_str205)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_n, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str207, i32 0, i32 0, [1 x i8]* @p_str208, [1 x i8]* @p_str209, [1 x i8]* @p_str210, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str211, [1 x i8]* @p_str212)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_i_9, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str214, i32 0, i32 0, [1 x i8]* @p_str215, [1 x i8]* @p_str216, [1 x i8]* @p_str217, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str218, [1 x i8]* @p_str219)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_i_8, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str221, i32 0, i32 0, [1 x i8]* @p_str222, [1 x i8]* @p_str223, [1 x i8]* @p_str224, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str225, [1 x i8]* @p_str226)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:16  call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_i_7, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str228, i32 0, i32 0, [1 x i8]* @p_str229, [1 x i8]* @p_str230, [1 x i8]* @p_str231, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str232, [1 x i8]* @p_str233)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:17  call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_i_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str235, i32 0, i32 0, [1 x i8]* @p_str236, [1 x i8]* @p_str237, [1 x i8]* @p_str238, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str239, [1 x i8]* @p_str240)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:18  call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_i_5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str242, i32 0, i32 0, [1 x i8]* @p_str243, [1 x i8]* @p_str244, [1 x i8]* @p_str245, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str246, [1 x i8]* @p_str247)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:19  call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_i_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str249, i32 0, i32 0, [1 x i8]* @p_str250, [1 x i8]* @p_str251, [1 x i8]* @p_str252, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str253, [1 x i8]* @p_str254)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:20  call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_i_30, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str256, i32 0, i32 0, [1 x i8]* @p_str257, [1 x i8]* @p_str258, [1 x i8]* @p_str259, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str260, [1 x i8]* @p_str261)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:21  call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_i_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str263, i32 0, i32 0, [1 x i8]* @p_str264, [1 x i8]* @p_str265, [1 x i8]* @p_str266, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str267, [1 x i8]* @p_str268)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:22  call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_i_29, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str270, i32 0, i32 0, [1 x i8]* @p_str271, [1 x i8]* @p_str272, [1 x i8]* @p_str273, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str274, [1 x i8]* @p_str275)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:23  call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_i_28, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str277, i32 0, i32 0, [1 x i8]* @p_str278, [1 x i8]* @p_str279, [1 x i8]* @p_str280, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str281, [1 x i8]* @p_str282)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:24  call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_i_27, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str284, i32 0, i32 0, [1 x i8]* @p_str285, [1 x i8]* @p_str286, [1 x i8]* @p_str287, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str288, [1 x i8]* @p_str289)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:25  call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_i_26, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str291, i32 0, i32 0, [1 x i8]* @p_str292, [1 x i8]* @p_str293, [1 x i8]* @p_str294, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str295, [1 x i8]* @p_str296)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:26  call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_i_25, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str298, i32 0, i32 0, [1 x i8]* @p_str299, [1 x i8]* @p_str300, [1 x i8]* @p_str301, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str302, [1 x i8]* @p_str303)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:27  call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_i_24, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str305, i32 0, i32 0, [1 x i8]* @p_str306, [1 x i8]* @p_str307, [1 x i8]* @p_str308, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str309, [1 x i8]* @p_str310)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:28  call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_i_23, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str312, i32 0, i32 0, [1 x i8]* @p_str313, [1 x i8]* @p_str314, [1 x i8]* @p_str315, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str316, [1 x i8]* @p_str317)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:29  call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_i_22, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str319, i32 0, i32 0, [1 x i8]* @p_str320, [1 x i8]* @p_str321, [1 x i8]* @p_str322, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str323, [1 x i8]* @p_str324)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:30  call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_i_21, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str326, i32 0, i32 0, [1 x i8]* @p_str327, [1 x i8]* @p_str328, [1 x i8]* @p_str329, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str330, [1 x i8]* @p_str331)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:31  call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_i_20, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str333, i32 0, i32 0, [1 x i8]* @p_str334, [1 x i8]* @p_str335, [1 x i8]* @p_str336, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str337, [1 x i8]* @p_str338)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:32  call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_i_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str340, i32 0, i32 0, [1 x i8]* @p_str341, [1 x i8]* @p_str342, [1 x i8]* @p_str343, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str344, [1 x i8]* @p_str345)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:33  call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_i_19, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str347, i32 0, i32 0, [1 x i8]* @p_str348, [1 x i8]* @p_str349, [1 x i8]* @p_str350, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str351, [1 x i8]* @p_str352)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:34  call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_i_18, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str354, i32 0, i32 0, [1 x i8]* @p_str355, [1 x i8]* @p_str356, [1 x i8]* @p_str357, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str358, [1 x i8]* @p_str359)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:35  call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_i_17, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str361, i32 0, i32 0, [1 x i8]* @p_str362, [1 x i8]* @p_str363, [1 x i8]* @p_str364, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str365, [1 x i8]* @p_str366)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:36  call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_i_16, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str368, i32 0, i32 0, [1 x i8]* @p_str369, [1 x i8]* @p_str370, [1 x i8]* @p_str371, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str372, [1 x i8]* @p_str373)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:37  call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_i_15, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str375, i32 0, i32 0, [1 x i8]* @p_str376, [1 x i8]* @p_str377, [1 x i8]* @p_str378, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str379, [1 x i8]* @p_str380)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:38  call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_i_14, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str382, i32 0, i32 0, [1 x i8]* @p_str383, [1 x i8]* @p_str384, [1 x i8]* @p_str385, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str386, [1 x i8]* @p_str387)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:39  call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_i_13, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str389, i32 0, i32 0, [1 x i8]* @p_str390, [1 x i8]* @p_str391, [1 x i8]* @p_str392, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str393, [1 x i8]* @p_str394)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:40  call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_i_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str396, i32 0, i32 0, [1 x i8]* @p_str397, [1 x i8]* @p_str398, [1 x i8]* @p_str399, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str400, [1 x i8]* @p_str401)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:41  call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_i_11, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str403, i32 0, i32 0, [1 x i8]* @p_str404, [1 x i8]* @p_str405, [1 x i8]* @p_str406, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str407, [1 x i8]* @p_str408)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:42  call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_i_10, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str410, i32 0, i32 0, [1 x i8]* @p_str411, [1 x i8]* @p_str412, [1 x i8]* @p_str413, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str414, [1 x i8]* @p_str415)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:43  call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_i_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str417, i32 0, i32 0, [1 x i8]* @p_str418, [1 x i8]* @p_str419, [1 x i8]* @p_str420, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str421, [1 x i8]* @p_str422)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:44  call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_i_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str424, i32 0, i32 0, [1 x i8]* @p_str425, [1 x i8]* @p_str426, [1 x i8]* @p_str427, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str428, [1 x i8]* @p_str429)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:45  call void (...)* @_ssdm_op_SpecInterface(i16* @P2Buffer_V_flip, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str431, i32 0, i32 0, [1 x i8]* @p_str432, [1 x i8]* @p_str433, [1 x i8]* @p_str435, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str436, [1 x i8]* @p_str437)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:46  call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_depthPhas, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str439, i32 0, i32 0, [1 x i8]* @p_str440, [1 x i8]* @p_str441, [1 x i8]* @p_str442, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str443, [1 x i8]* @p_str444)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:47  call void (...)* @_ssdm_op_SpecInterface(i16* @P2Buffer_V_URtoDF, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str446, i32 0, i32 0, [1 x i8]* @p_str447, [1 x i8]* @p_str448, [1 x i8]* @p_str449, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str450, [1 x i8]* @p_str451)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:48  call void (...)* @_ssdm_op_SpecInterface(i16* @P2Buffer_V_URFtoDLF, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str453, i32 0, i32 0, [1 x i8]* @p_str454, [1 x i8]* @p_str455, [1 x i8]* @p_str456, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str457, [1 x i8]* @p_str458)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:49  call void (...)* @_ssdm_op_SpecInterface(i16* @P2Buffer_V_FRtoBR, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str460, i32 0, i32 0, [1 x i8]* @p_str461, [1 x i8]* @p_str462, [1 x i8]* @p_str463, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str464, [1 x i8]* @p_str465)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:50  call void (...)* @_ssdm_op_SpecInterface(i16* %twistMove2, [6 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 39366, [10 x i8]* @p_str15, [6 x i8]* @p_str16, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:51  call void (...)* @_ssdm_op_SpecInterface(i16* %flipMove2, [6 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 36864, [10 x i8]* @p_str17, [6 x i8]* @p_str16, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:52  call void (...)* @_ssdm_op_SpecInterface(i16* %FRtoBR_Move2, [6 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 213840, [10 x i8]* @p_str18, [6 x i8]* @p_str16, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:53  call void (...)* @_ssdm_op_SpecInterface(i16* %twistMove2, [6 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 541283, [10 x i8]* @p_str15, [6 x i8]* @p_str16, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:54  call void (...)* @_ssdm_op_SpecInterface(i16* %flipMove2, [6 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 506880, [10 x i8]* @p_str17, [6 x i8]* @p_str16, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="13">
<![CDATA[
:66  %b = load i16* %P1Buffer_0_flip_add, align 2

]]></Node>
<StgValue><ssdm name="b"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="13">
<![CDATA[
:67  %a_1 = load i16* %P1Buffer_0_twist_ad, align 2

]]></Node>
<StgValue><ssdm name="a_1"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="13">
<![CDATA[
:68  %c = load i16* %P1Buffer_0_slice_ad, align 2

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="13">
<![CDATA[
:69  %search_new_0_depthP = load i8* %P1Buffer_0_depthPha_1, align 1

]]></Node>
<StgValue><ssdm name="search_new_0_depthP"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="13">
<![CDATA[
:70  %n_2 = load i8* %P1Buffer_0_n_addr, align 1

]]></Node>
<StgValue><ssdm name="n_2"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
:71  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %i_i = phi i5 [ 0, %0 ], [ %i_16, %2 ]

]]></Node>
<StgValue><ssdm name="i_i"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %exitcond_i = icmp eq i5 %i_i, -1

]]></Node>
<StgValue><ssdm name="exitcond_i"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 31, i64 31, i64 31)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %i_16 = add i5 %i_i, 1

]]></Node>
<StgValue><ssdm name="i_16"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_i, label %storeP1.1.exit, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="19" op_0_bw="5">
<![CDATA[
:1  %tmp_i_cast = zext i5 %i_i to i19

]]></Node>
<StgValue><ssdm name="tmp_i_cast"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:2  %tmp_127 = add i19 %tmp_119, %tmp_i_cast

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="19">
<![CDATA[
:3  %tmp_168_cast = sext i19 %tmp_127 to i64

]]></Node>
<StgValue><ssdm name="tmp_168_cast"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %P1Buffer_0_i_addr = getelementptr [248000 x i8]* %P1Buffer_0_i, i64 0, i64 %tmp_168_cast

]]></Node>
<StgValue><ssdm name="P1Buffer_0_i_addr"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="18">
<![CDATA[
:5  %P1Buffer_0_i_load = load i8* %P1Buffer_0_i_addr, align 1

]]></Node>
<StgValue><ssdm name="P1Buffer_0_i_load"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="8">
<![CDATA[
storeP1.1.exit:0  %tmp_s = sext i8 %n_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
storeP1.1.exit:1  %search_new_0_i_addr = getelementptr [31 x i8]* %search_new_0_i, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="search_new_0_i_addr"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="5">
<![CDATA[
storeP1.1.exit:2  %i = load i8* %search_new_0_i_addr, align 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="5">
<![CDATA[
:0  %tmp_i = zext i5 %i_i to i64

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="18">
<![CDATA[
:5  %P1Buffer_0_i_load = load i8* %P1Buffer_0_i_addr, align 1

]]></Node>
<StgValue><ssdm name="P1Buffer_0_i_load"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %search_new_0_i_addr_1 = getelementptr [31 x i8]* %search_new_0_i, i64 0, i64 %tmp_i

]]></Node>
<StgValue><ssdm name="search_new_0_i_addr_1"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:7  store i8 %P1Buffer_0_i_load, i8* %search_new_0_i_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="140" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="5">
<![CDATA[
storeP1.1.exit:2  %i = load i8* %search_new_0_i_addr, align 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="18" op_0_bw="8">
<![CDATA[
storeP1.1.exit:3  %sext2_cast = sext i8 %i to i18

]]></Node>
<StgValue><ssdm name="sext2_cast"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
storeP1.1.exit:4  %mul = mul i18 342, %sext2_cast

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="17" op_0_bw="18">
<![CDATA[
storeP1.1.exit:5  %tmp_101 = trunc i18 %mul to i17

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
storeP1.1.exit:7  %tmp_102 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %i, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="8" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
storeP1.1.exit:10  %tmp_104 = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %mul, i32 10, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="146" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp><literal name="tmp_102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
storeP1.1.exit:6  %neg_mul = sub i17 0, %tmp_101

]]></Node>
<StgValue><ssdm name="neg_mul"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp><literal name="tmp_102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="7" op_0_bw="7" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
storeP1.1.exit:8  %tmp_103 = call i7 @_ssdm_op_PartSelect.i7.i17.i32.i32(i17 %neg_mul, i32 10, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp><literal name="tmp_102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="9" op_0_bw="7">
<![CDATA[
storeP1.1.exit:9  %tmp_120 = sext i7 %tmp_103 to i9

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="tmp_102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="9" op_0_bw="8">
<![CDATA[
storeP1.1.exit:11  %tmp_121 = sext i8 %tmp_104 to i9

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
storeP1.1.exit:12  %p_v = select i1 %tmp_102, i9 %tmp_120, i9 %tmp_121

]]></Node>
<StgValue><ssdm name="p_v"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="tmp_102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="7" op_0_bw="9">
<![CDATA[
storeP1.1.exit:13  %tmp_105 = trunc i9 %p_v to i7

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp><literal name="tmp_102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
storeP1.1.exit:14  %neg_ti = sub i7 0, %tmp_105

]]></Node>
<StgValue><ssdm name="neg_ti"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp><literal name="tmp_102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="7" op_0_bw="9">
<![CDATA[
storeP1.1.exit:15  %tmp_106 = trunc i9 %p_v to i7

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
storeP1.1.exit:16  %tmp_126 = select i1 %tmp_102, i7 %neg_ti, i7 %tmp_106

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="16">
<![CDATA[
storeP1.1.exit:17  %twistOld_load = load i16* @twistOld, align 2

]]></Node>
<StgValue><ssdm name="twistOld_load"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
storeP1.1.exit:18  %tmp_122 = icmp eq i16 %twistOld_load, %a_1

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="16">
<![CDATA[
storeP1.1.exit:19  %flipOld_load = load i16* @flipOld, align 2

]]></Node>
<StgValue><ssdm name="flipOld_load"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
storeP1.1.exit:20  %tmp_123 = icmp eq i16 %flipOld_load, %b

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="16">
<![CDATA[
storeP1.1.exit:21  %sliceOld_load = load i16* @sliceOld, align 2

]]></Node>
<StgValue><ssdm name="sliceOld_load"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
storeP1.1.exit:22  %tmp_124 = icmp eq i16 %sliceOld_load, %c

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
storeP1.1.exit:23  %tmp1 = and i1 %tmp_123, %tmp_124

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
storeP1.1.exit:24  %or_cond2 = and i1 %tmp1, %tmp_122

]]></Node>
<StgValue><ssdm name="or_cond2"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
storeP1.1.exit:25  br i1 %or_cond2, label %._crit_edge2, label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="164" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
._crit_edge:0  %p_shl2 = call i20 @_ssdm_op_BitConcatenate.i20.i16.i4(i16 %a_1, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="21" op_0_bw="20">
<![CDATA[
._crit_edge:1  %p_shl2_cast = sext i20 %p_shl2 to i21

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
._crit_edge:2  %p_shl3 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %a_1, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
._crit_edge:3  %p_shl = call i20 @_ssdm_op_BitConcatenate.i20.i16.i4(i16 %b, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="21" op_0_bw="20">
<![CDATA[
._crit_edge:4  %p_shl_cast = sext i20 %p_shl to i21

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
._crit_edge:5  %p_shl1 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %b, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="25" op_0_bw="16">
<![CDATA[
._crit_edge:6  %tmp_151_cast = sext i16 %c to i25

]]></Node>
<StgValue><ssdm name="tmp_151_cast"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
._crit_edge:7  %tmp_125 = mul i25 %tmp_151_cast, 432

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="21" op_0_bw="17">
<![CDATA[
._crit_edge:8  %tmp_26 = sext i17 %p_shl3 to i21

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
._crit_edge:9  %tmp_27 = add i21 %tmp_26, %p_shl2_cast

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="33" op_0_bw="21">
<![CDATA[
._crit_edge:10  %tmp_28_cast = sext i21 %tmp_27 to i33

]]></Node>
<StgValue><ssdm name="tmp_28_cast"/></StgValue>
</operation>

<operation id="175" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="21" op_0_bw="17">
<![CDATA[
._crit_edge:11  %tmp_31 = sext i17 %p_shl1 to i21

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="176" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
._crit_edge:12  %tmp_32 = add i21 %tmp_31, %p_shl_cast

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="33" op_0_bw="21">
<![CDATA[
._crit_edge:13  %tmp_33_cast = sext i21 %tmp_32 to i33

]]></Node>
<StgValue><ssdm name="tmp_33_cast"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="33" op_0_bw="25">
<![CDATA[
._crit_edge:14  %tmp_36_cast = sext i25 %tmp_125 to i33

]]></Node>
<StgValue><ssdm name="tmp_36_cast"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="33" op_0_bw="31">
<![CDATA[
._crit_edge:15  %sext_cast = zext i31 %twistMove2_offset_re to i33

]]></Node>
<StgValue><ssdm name="sext_cast"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
._crit_edge:16  %sum = add i33 %tmp_28_cast, %sext_cast

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="33">
<![CDATA[
._crit_edge:17  %sum_cast = sext i33 %sum to i64

]]></Node>
<StgValue><ssdm name="sum_cast"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
._crit_edge:18  %Slice_Twist_Prun2_ad = getelementptr i16* %twistMove2, i64 %sum_cast

]]></Node>
<StgValue><ssdm name="Slice_Twist_Prun2_ad"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="33" op_0_bw="31">
<![CDATA[
._crit_edge:19  %sext4_cast = zext i31 %flipMove2_offset_rea to i33

]]></Node>
<StgValue><ssdm name="sext4_cast"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
._crit_edge:20  %sum5 = add i33 %tmp_33_cast, %sext4_cast

]]></Node>
<StgValue><ssdm name="sum5"/></StgValue>
</operation>

<operation id="185" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="33">
<![CDATA[
._crit_edge:21  %sum5_cast = sext i33 %sum5 to i64

]]></Node>
<StgValue><ssdm name="sum5_cast"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
._crit_edge:22  %Slice_Flip_Prun2_add = getelementptr i16* %flipMove2, i64 %sum5_cast

]]></Node>
<StgValue><ssdm name="Slice_Flip_Prun2_add"/></StgValue>
</operation>

<operation id="187" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="33" op_0_bw="31">
<![CDATA[
._crit_edge:23  %sext9_cast = zext i31 %FRtoBR_Move2_offset_s to i33

]]></Node>
<StgValue><ssdm name="sext9_cast"/></StgValue>
</operation>

<operation id="188" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
._crit_edge:24  %sum6 = add i33 %tmp_36_cast, %sext9_cast

]]></Node>
<StgValue><ssdm name="sum6"/></StgValue>
</operation>

<operation id="189" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="33">
<![CDATA[
._crit_edge:25  %sum6_cast = sext i33 %sum6 to i64

]]></Node>
<StgValue><ssdm name="sum6_cast"/></StgValue>
</operation>

<operation id="190" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
._crit_edge:26  %FRtoBR_Move2_addr = getelementptr i16* %FRtoBR_Move2, i64 %sum6_cast

]]></Node>
<StgValue><ssdm name="FRtoBR_Move2_addr"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="191" st_id="7" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
._crit_edge:27  %Slice_Twist_Prun2_ad_1 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %Slice_Twist_Prun2_ad, i32 18)

]]></Node>
<StgValue><ssdm name="Slice_Twist_Prun2_ad_1"/></StgValue>
</operation>

<operation id="192" st_id="7" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
._crit_edge:28  %Slice_Flip_Prun2_add_1 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %Slice_Flip_Prun2_add, i32 18)

]]></Node>
<StgValue><ssdm name="Slice_Flip_Prun2_add_1"/></StgValue>
</operation>

<operation id="193" st_id="7" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
._crit_edge:29  %FRtoBR_Move2_addr_rd = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %FRtoBR_Move2_addr, i32 18)

]]></Node>
<StgValue><ssdm name="FRtoBR_Move2_addr_rd"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="194" st_id="8" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
._crit_edge:27  %Slice_Twist_Prun2_ad_1 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %Slice_Twist_Prun2_ad, i32 18)

]]></Node>
<StgValue><ssdm name="Slice_Twist_Prun2_ad_1"/></StgValue>
</operation>

<operation id="195" st_id="8" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
._crit_edge:28  %Slice_Flip_Prun2_add_1 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %Slice_Flip_Prun2_add, i32 18)

]]></Node>
<StgValue><ssdm name="Slice_Flip_Prun2_add_1"/></StgValue>
</operation>

<operation id="196" st_id="8" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
._crit_edge:29  %FRtoBR_Move2_addr_rd = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %FRtoBR_Move2_addr, i32 18)

]]></Node>
<StgValue><ssdm name="FRtoBR_Move2_addr_rd"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="197" st_id="9" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
._crit_edge:27  %Slice_Twist_Prun2_ad_1 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %Slice_Twist_Prun2_ad, i32 18)

]]></Node>
<StgValue><ssdm name="Slice_Twist_Prun2_ad_1"/></StgValue>
</operation>

<operation id="198" st_id="9" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
._crit_edge:28  %Slice_Flip_Prun2_add_1 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %Slice_Flip_Prun2_add, i32 18)

]]></Node>
<StgValue><ssdm name="Slice_Flip_Prun2_add_1"/></StgValue>
</operation>

<operation id="199" st_id="9" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
._crit_edge:29  %FRtoBR_Move2_addr_rd = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %FRtoBR_Move2_addr, i32 18)

]]></Node>
<StgValue><ssdm name="FRtoBR_Move2_addr_rd"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="200" st_id="10" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
._crit_edge:27  %Slice_Twist_Prun2_ad_1 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %Slice_Twist_Prun2_ad, i32 18)

]]></Node>
<StgValue><ssdm name="Slice_Twist_Prun2_ad_1"/></StgValue>
</operation>

<operation id="201" st_id="10" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
._crit_edge:28  %Slice_Flip_Prun2_add_1 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %Slice_Flip_Prun2_add, i32 18)

]]></Node>
<StgValue><ssdm name="Slice_Flip_Prun2_add_1"/></StgValue>
</operation>

<operation id="202" st_id="10" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
._crit_edge:29  %FRtoBR_Move2_addr_rd = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %FRtoBR_Move2_addr, i32 18)

]]></Node>
<StgValue><ssdm name="FRtoBR_Move2_addr_rd"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="203" st_id="11" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
._crit_edge:27  %Slice_Twist_Prun2_ad_1 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %Slice_Twist_Prun2_ad, i32 18)

]]></Node>
<StgValue><ssdm name="Slice_Twist_Prun2_ad_1"/></StgValue>
</operation>

<operation id="204" st_id="11" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
._crit_edge:28  %Slice_Flip_Prun2_add_1 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %Slice_Flip_Prun2_add, i32 18)

]]></Node>
<StgValue><ssdm name="Slice_Flip_Prun2_add_1"/></StgValue>
</operation>

<operation id="205" st_id="11" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
._crit_edge:29  %FRtoBR_Move2_addr_rd = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %FRtoBR_Move2_addr, i32 18)

]]></Node>
<StgValue><ssdm name="FRtoBR_Move2_addr_rd"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="206" st_id="12" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
._crit_edge:27  %Slice_Twist_Prun2_ad_1 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %Slice_Twist_Prun2_ad, i32 18)

]]></Node>
<StgValue><ssdm name="Slice_Twist_Prun2_ad_1"/></StgValue>
</operation>

<operation id="207" st_id="12" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
._crit_edge:28  %Slice_Flip_Prun2_add_1 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %Slice_Flip_Prun2_add, i32 18)

]]></Node>
<StgValue><ssdm name="Slice_Flip_Prun2_add_1"/></StgValue>
</operation>

<operation id="208" st_id="12" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
._crit_edge:29  %FRtoBR_Move2_addr_rd = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %FRtoBR_Move2_addr, i32 18)

]]></Node>
<StgValue><ssdm name="FRtoBR_Move2_addr_rd"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="209" st_id="13" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
._crit_edge:27  %Slice_Twist_Prun2_ad_1 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %Slice_Twist_Prun2_ad, i32 18)

]]></Node>
<StgValue><ssdm name="Slice_Twist_Prun2_ad_1"/></StgValue>
</operation>

<operation id="210" st_id="13" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
._crit_edge:28  %Slice_Flip_Prun2_add_1 = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %Slice_Flip_Prun2_add, i32 18)

]]></Node>
<StgValue><ssdm name="Slice_Flip_Prun2_add_1"/></StgValue>
</operation>

<operation id="211" st_id="13" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
._crit_edge:29  %FRtoBR_Move2_addr_rd = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %FRtoBR_Move2_addr, i32 18)

]]></Node>
<StgValue><ssdm name="FRtoBR_Move2_addr_rd"/></StgValue>
</operation>

<operation id="212" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:30  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="213" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %i17 = phi i5 [ 0, %._crit_edge ], [ %i_18, %4 ]

]]></Node>
<StgValue><ssdm name="i17"/></StgValue>
</operation>

<operation id="214" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %exitcond = icmp eq i5 %i17, -14

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="215" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 18, i64 18, i64 18)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="216" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %i_18 = add i5 %i17, 1

]]></Node>
<StgValue><ssdm name="i_18"/></StgValue>
</operation>

<operation id="217" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond, label %5, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="218" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %Slice_Twist_Prun2_ad_2 = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %Slice_Twist_Prun2_ad)

]]></Node>
<StgValue><ssdm name="Slice_Twist_Prun2_ad_2"/></StgValue>
</operation>

<operation id="219" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %Slice_Flip_Prun2_add_2 = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %Slice_Flip_Prun2_add)

]]></Node>
<StgValue><ssdm name="Slice_Flip_Prun2_add_2"/></StgValue>
</operation>

<operation id="220" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:9  %FRtoBR_Move2_addr_re = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %FRtoBR_Move2_addr)

]]></Node>
<StgValue><ssdm name="FRtoBR_Move2_addr_re"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="221" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_45 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="222" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="223" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="5">
<![CDATA[
:3  %tmp_128 = zext i5 %i17 to i64

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="224" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %twistMove3_addr = getelementptr inbounds [18 x i16]* @twistMove3, i64 0, i64 %tmp_128

]]></Node>
<StgValue><ssdm name="twistMove3_addr"/></StgValue>
</operation>

<operation id="225" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
:5  store i16 %Slice_Twist_Prun2_ad_2, i16* %twistMove3_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="226" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %flipMove3_addr = getelementptr inbounds [18 x i16]* @flipMove3, i64 0, i64 %tmp_128

]]></Node>
<StgValue><ssdm name="flipMove3_addr"/></StgValue>
</operation>

<operation id="227" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
:8  store i16 %Slice_Flip_Prun2_add_2, i16* %flipMove3_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="228" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %FRtoBR_Move3_addr = getelementptr inbounds [18 x i16]* @FRtoBR_Move3, i64 0, i64 %tmp_128

]]></Node>
<StgValue><ssdm name="FRtoBR_Move3_addr"/></StgValue>
</operation>

<operation id="229" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
:11  store i16 %FRtoBR_Move2_addr_re, i16* %FRtoBR_Move3_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="230" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:12  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_45)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="231" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="232" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  store i16 %c, i16* @sliceOld, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="233" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  store i16 %b, i16* @flipOld, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="234" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store i16 %a_1, i16* @twistOld, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="235" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="or_cond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="236" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge2:0  %P1Start = alloca i32

]]></Node>
<StgValue><ssdm name="P1Start"/></StgValue>
</operation>

<operation id="237" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge2:1  %search_new_0_depthP_1 = alloca i8

]]></Node>
<StgValue><ssdm name="search_new_0_depthP_1"/></StgValue>
</operation>

<operation id="238" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="32">
<![CDATA[
._crit_edge2:2  %zero = alloca i1

]]></Node>
<StgValue><ssdm name="zero"/></StgValue>
</operation>

<operation id="239" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="first_read_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge2:3  %n_1 = add i8 %n_2, -1

]]></Node>
<StgValue><ssdm name="n_1"/></StgValue>
</operation>

<operation id="240" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge2:4  %n_1_n = select i1 %first_read_1, i8 %n_1, i8 %n_2

]]></Node>
<StgValue><ssdm name="n_1_n"/></StgValue>
</operation>

<operation id="241" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge2:5  %n = add i8 %n_1_n, 1

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="242" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge2:6  %tmp_129 = icmp eq i8 %n, 0

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="243" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge2:7  %tmp_130 = sext i8 %n to i64

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="244" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:8  %search_new_0_i_addr_2 = getelementptr [31 x i8]* %search_new_0_i, i64 0, i64 %tmp_130

]]></Node>
<StgValue><ssdm name="search_new_0_i_addr_2"/></StgValue>
</operation>

<operation id="245" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge2:9  %tmp_131 = icmp ne i8 %n, 0

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="246" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge2:10  %tmp_163_cast = sext i8 %n to i9

]]></Node>
<StgValue><ssdm name="tmp_163_cast"/></StgValue>
</operation>

<operation id="247" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="9" op_0_bw="5">
<![CDATA[
._crit_edge2:11  %tmp_164_cast = zext i5 %depthPhase1_read to i9

]]></Node>
<StgValue><ssdm name="tmp_164_cast"/></StgValue>
</operation>

<operation id="248" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge2:12  %tmp_132 = add i5 %depthPhase1_read, -5

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="249" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="8" op_0_bw="5">
<![CDATA[
._crit_edge2:13  %tmp_165_cast = sext i5 %tmp_132 to i8

]]></Node>
<StgValue><ssdm name="tmp_165_cast"/></StgValue>
</operation>

<operation id="250" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge2:14  %tmp_133 = icmp slt i8 %n, %tmp_165_cast

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="251" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge2:15  %tmp_134 = add i5 %depthPhase1_read, -1

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="252" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="8" op_0_bw="5">
<![CDATA[
._crit_edge2:16  %tmp_167_cast = zext i5 %tmp_134 to i8

]]></Node>
<StgValue><ssdm name="tmp_167_cast"/></StgValue>
</operation>

<operation id="253" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:17  %search_new_0_i_addr_3 = getelementptr [31 x i8]* %search_new_0_i, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="search_new_0_i_addr_3"/></StgValue>
</operation>

<operation id="254" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:18  %search_new_0_i_addr_4 = getelementptr [31 x i8]* %search_new_0_i, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="search_new_0_i_addr_4"/></StgValue>
</operation>

<operation id="255" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:19  %search_new_0_i_addr_5 = getelementptr [31 x i8]* %search_new_0_i, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="search_new_0_i_addr_5"/></StgValue>
</operation>

<operation id="256" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:20  %search_new_0_i_addr_6 = getelementptr [31 x i8]* %search_new_0_i, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="search_new_0_i_addr_6"/></StgValue>
</operation>

<operation id="257" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:21  %search_new_0_i_addr_7 = getelementptr [31 x i8]* %search_new_0_i, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="search_new_0_i_addr_7"/></StgValue>
</operation>

<operation id="258" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:22  %search_new_0_i_addr_8 = getelementptr [31 x i8]* %search_new_0_i, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="search_new_0_i_addr_8"/></StgValue>
</operation>

<operation id="259" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:23  %search_new_0_i_addr_9 = getelementptr [31 x i8]* %search_new_0_i, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="search_new_0_i_addr_9"/></StgValue>
</operation>

<operation id="260" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:24  %search_new_0_i_addr_10 = getelementptr [31 x i8]* %search_new_0_i, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="search_new_0_i_addr_10"/></StgValue>
</operation>

<operation id="261" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:25  %search_new_0_i_addr_11 = getelementptr [31 x i8]* %search_new_0_i, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="search_new_0_i_addr_11"/></StgValue>
</operation>

<operation id="262" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:26  %search_new_0_i_addr_12 = getelementptr [31 x i8]* %search_new_0_i, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="search_new_0_i_addr_12"/></StgValue>
</operation>

<operation id="263" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:27  %search_new_0_i_addr_13 = getelementptr [31 x i8]* %search_new_0_i, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="search_new_0_i_addr_13"/></StgValue>
</operation>

<operation id="264" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:28  %search_new_0_i_addr_14 = getelementptr [31 x i8]* %search_new_0_i, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="search_new_0_i_addr_14"/></StgValue>
</operation>

<operation id="265" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:29  %search_new_0_i_addr_15 = getelementptr [31 x i8]* %search_new_0_i, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="search_new_0_i_addr_15"/></StgValue>
</operation>

<operation id="266" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:30  %search_new_0_i_addr_16 = getelementptr [31 x i8]* %search_new_0_i, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="search_new_0_i_addr_16"/></StgValue>
</operation>

<operation id="267" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:31  %search_new_0_i_addr_17 = getelementptr [31 x i8]* %search_new_0_i, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="search_new_0_i_addr_17"/></StgValue>
</operation>

<operation id="268" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:32  %search_new_0_i_addr_18 = getelementptr [31 x i8]* %search_new_0_i, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="search_new_0_i_addr_18"/></StgValue>
</operation>

<operation id="269" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:33  %search_new_0_i_addr_19 = getelementptr [31 x i8]* %search_new_0_i, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="search_new_0_i_addr_19"/></StgValue>
</operation>

<operation id="270" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:34  %search_new_0_i_addr_20 = getelementptr [31 x i8]* %search_new_0_i, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="search_new_0_i_addr_20"/></StgValue>
</operation>

<operation id="271" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:35  %search_new_0_i_addr_21 = getelementptr [31 x i8]* %search_new_0_i, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="search_new_0_i_addr_21"/></StgValue>
</operation>

<operation id="272" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:36  %search_new_0_i_addr_22 = getelementptr [31 x i8]* %search_new_0_i, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="search_new_0_i_addr_22"/></StgValue>
</operation>

<operation id="273" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:37  %search_new_0_i_addr_23 = getelementptr [31 x i8]* %search_new_0_i, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="search_new_0_i_addr_23"/></StgValue>
</operation>

<operation id="274" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:38  %search_new_0_i_addr_24 = getelementptr [31 x i8]* %search_new_0_i, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="search_new_0_i_addr_24"/></StgValue>
</operation>

<operation id="275" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:39  %search_new_0_i_addr_25 = getelementptr [31 x i8]* %search_new_0_i, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="search_new_0_i_addr_25"/></StgValue>
</operation>

<operation id="276" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:40  %search_new_0_i_addr_26 = getelementptr [31 x i8]* %search_new_0_i, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="search_new_0_i_addr_26"/></StgValue>
</operation>

<operation id="277" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:41  %search_new_0_i_addr_27 = getelementptr [31 x i8]* %search_new_0_i, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="search_new_0_i_addr_27"/></StgValue>
</operation>

<operation id="278" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:42  %search_new_0_i_addr_28 = getelementptr [31 x i8]* %search_new_0_i, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="search_new_0_i_addr_28"/></StgValue>
</operation>

<operation id="279" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:43  %search_new_0_i_addr_29 = getelementptr [31 x i8]* %search_new_0_i, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="search_new_0_i_addr_29"/></StgValue>
</operation>

<operation id="280" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:44  %search_new_0_i_addr_30 = getelementptr [31 x i8]* %search_new_0_i, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="search_new_0_i_addr_30"/></StgValue>
</operation>

<operation id="281" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:45  %search_new_0_i_addr_31 = getelementptr [31 x i8]* %search_new_0_i, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="search_new_0_i_addr_31"/></StgValue>
</operation>

<operation id="282" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:46  %search_new_0_i_addr_32 = getelementptr [31 x i8]* %search_new_0_i, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="search_new_0_i_addr_32"/></StgValue>
</operation>

<operation id="283" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:47  %search_new_0_i_addr_33 = getelementptr [31 x i8]* %search_new_0_i, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="search_new_0_i_addr_33"/></StgValue>
</operation>

<operation id="284" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge2:48  %tmp_135 = sub i9 %tmp_164_cast, %tmp_163_cast

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="285" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge2:49  %tmp_136 = add i7 %tmp_126, -3

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="286" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge2:50  %tmp_199_not = icmp ne i8 %n, %tmp_167_cast

]]></Node>
<StgValue><ssdm name="tmp_199_not"/></StgValue>
</operation>

<operation id="287" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge2:51  %tmp_137 = icmp eq i32 %P1End_read_1, 0

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="288" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge2:52  %p_op = add i32 %P1End_read_1, -1

]]></Node>
<StgValue><ssdm name="p_op"/></StgValue>
</operation>

<operation id="289" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge2:53  %tmp_138 = select i1 %tmp_137, i32 7999, i32 %p_op

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="290" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge2:54  store i1 false, i1* %zero

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="291" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge2:55  store i8 %search_new_0_depthP, i8* %search_new_0_depthP_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="292" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge2:56  store i32 %P1Start_read_1, i32* %P1Start

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="293" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge2:57  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="294" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:0  %i1 = phi i8 [ 0, %._crit_edge2 ], [ %i_20, %._crit_edge5 ]

]]></Node>
<StgValue><ssdm name="i1"/></StgValue>
</operation>

<operation id="295" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %tmp_139 = icmp slt i8 %i1, 18

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="296" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_139, label %7, label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="297" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="tmp_139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1">
<![CDATA[
:0  %zero_load = load i1* %zero

]]></Node>
<StgValue><ssdm name="zero_load"/></StgValue>
</operation>

<operation id="298" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="tmp_139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_46 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="299" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="tmp_139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 18, i32 9, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="300" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="tmp_139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %zero_load, label %._crit_edge5, label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="301" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="tmp_139" val="1"/>
<literal name="zero_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:0  %p_i1 = select i1 %tmp_129, i8 %i, i8 %i1

]]></Node>
<StgValue><ssdm name="p_i1"/></StgValue>
</operation>

<operation id="302" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="tmp_139" val="1"/>
<literal name="zero_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="8">
<![CDATA[
:1  %tmp_140 = sext i8 %p_i1 to i64

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="303" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="tmp_139" val="1"/>
<literal name="zero_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %label_0_addr = getelementptr [18 x i3]* @label_0, i64 0, i64 %tmp_140

]]></Node>
<StgValue><ssdm name="label_0_addr"/></StgValue>
</operation>

<operation id="304" st_id="18" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="tmp_139" val="1"/>
<literal name="zero_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="3" op_0_bw="5">
<![CDATA[
:3  %ax = load i3* %label_0_addr, align 1

]]></Node>
<StgValue><ssdm name="ax"/></StgValue>
</operation>

<operation id="305" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="tmp_139" val="1"/>
<literal name="zero_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="5" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %label_1_addr = getelementptr [18 x i2]* @label_1, i64 0, i64 %tmp_140

]]></Node>
<StgValue><ssdm name="label_1_addr"/></StgValue>
</operation>

<operation id="306" st_id="18" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="tmp_139" val="1"/>
<literal name="zero_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="2" op_0_bw="5">
<![CDATA[
:7  %po = load i2* %label_1_addr, align 1

]]></Node>
<StgValue><ssdm name="po"/></StgValue>
</operation>

<operation id="307" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="tmp_139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32">
<![CDATA[
:0  %P1Start_load_1 = load i32* %P1Start

]]></Node>
<StgValue><ssdm name="P1Start_load_1"/></StgValue>
</operation>

<operation id="308" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="tmp_139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="32">
<![CDATA[
:1  ret i32 %P1Start_load_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="309" st_id="19" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="3" op_0_bw="5">
<![CDATA[
:3  %ax = load i3* %label_0_addr, align 1

]]></Node>
<StgValue><ssdm name="ax"/></StgValue>
</operation>

<operation id="310" st_id="19" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="2" op_0_bw="5">
<![CDATA[
:7  %po = load i2* %label_1_addr, align 1

]]></Node>
<StgValue><ssdm name="po"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="311" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="7" op_0_bw="3">
<![CDATA[
:4  %ax_cast7 = zext i3 %ax to i7

]]></Node>
<StgValue><ssdm name="ax_cast7"/></StgValue>
</operation>

<operation id="312" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="6" op_0_bw="3">
<![CDATA[
:5  %ax_cast6 = zext i3 %ax to i6

]]></Node>
<StgValue><ssdm name="ax_cast6"/></StgValue>
</operation>

<operation id="313" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="6" op_0_bw="2">
<![CDATA[
:8  %po_cast = zext i2 %po to i6

]]></Node>
<StgValue><ssdm name="po_cast"/></StgValue>
</operation>

<operation id="314" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
:9  %p_shl4 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %ax, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl4"/></StgValue>
</operation>

<operation id="315" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="6" op_0_bw="5">
<![CDATA[
:10  %p_shl4_cast = zext i5 %p_shl4 to i6

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="316" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:11  %tmp_141 = sub i6 %p_shl4_cast, %ax_cast6

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="317" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:12  %tmp4 = add i6 %tmp_141, -1

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="318" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:13  %mv = add i6 %po_cast, %tmp4

]]></Node>
<StgValue><ssdm name="mv"/></StgValue>
</operation>

<operation id="319" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="8" op_0_bw="6">
<![CDATA[
:14  %mv_cast = sext i6 %mv to i8

]]></Node>
<StgValue><ssdm name="mv_cast"/></StgValue>
</operation>

<operation id="320" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:15  store i8 %mv_cast, i8* %search_new_0_i_addr_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="321" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:16  %tmp_142 = icmp eq i7 %tmp_126, %ax_cast7

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="322" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:17  %or_cond = and i1 %tmp_131, %tmp_142

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="323" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:18  br i1 %or_cond, label %._crit_edge6, label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="324" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:0  %tmp_143 = icmp ne i7 %tmp_136, %ax_cast7

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="325" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %demorgan = or i1 %tmp_129, %tmp_143

]]></Node>
<StgValue><ssdm name="demorgan"/></StgValue>
</operation>

<operation id="326" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %demorgan, label %._crit_edge7, label %._crit_edge6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="327" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="6">
<![CDATA[
._crit_edge7:0  %tmp_144 = sext i6 %mv to i64

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="328" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge7:1  %twistMove3_addr_1 = getelementptr inbounds [18 x i16]* @twistMove3, i64 0, i64 %tmp_144

]]></Node>
<StgValue><ssdm name="twistMove3_addr_1"/></StgValue>
</operation>

<operation id="329" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge7:2  %search_new_0_twist = load i16* %twistMove3_addr_1, align 2

]]></Node>
<StgValue><ssdm name="search_new_0_twist"/></StgValue>
</operation>

<operation id="330" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge7:3  %FRtoBR_Move3_addr_1 = getelementptr inbounds [18 x i16]* @FRtoBR_Move3, i64 0, i64 %tmp_144

]]></Node>
<StgValue><ssdm name="FRtoBR_Move3_addr_1"/></StgValue>
</operation>

<operation id="331" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge7:4  %FRtoBR_Move3_load = load i16* %FRtoBR_Move3_addr_1, align 2

]]></Node>
<StgValue><ssdm name="FRtoBR_Move3_load"/></StgValue>
</operation>

<operation id="332" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge7:17  %flipMove3_addr_1 = getelementptr inbounds [18 x i16]* @flipMove3, i64 0, i64 %tmp_144

]]></Node>
<StgValue><ssdm name="flipMove3_addr_1"/></StgValue>
</operation>

<operation id="333" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge7:18  %search_new_0_flip = load i16* %flipMove3_addr_1, align 2

]]></Node>
<StgValue><ssdm name="search_new_0_flip"/></StgValue>
</operation>

<operation id="334" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp><and_exp><literal name="demorgan" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge6:0  store i1 %tmp_129, i1* %zero

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="335" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp><and_exp><literal name="demorgan" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge6:1  br label %._crit_edge5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="336" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge7:2  %search_new_0_twist = load i16* %twistMove3_addr_1, align 2

]]></Node>
<StgValue><ssdm name="search_new_0_twist"/></StgValue>
</operation>

<operation id="337" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge7:4  %FRtoBR_Move3_load = load i16* %FRtoBR_Move3_addr_1, align 2

]]></Node>
<StgValue><ssdm name="FRtoBR_Move3_load"/></StgValue>
</operation>

<operation id="338" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="34" op_0_bw="16">
<![CDATA[
._crit_edge7:5  %sext3_cast = sext i16 %FRtoBR_Move3_load to i34

]]></Node>
<StgValue><ssdm name="sext3_cast"/></StgValue>
</operation>

<operation id="339" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
._crit_edge7:6  %mul1 = mul i34 87382, %sext3_cast

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="340" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="33" op_0_bw="34">
<![CDATA[
._crit_edge7:7  %tmp_107 = trunc i34 %mul1 to i33

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="341" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
._crit_edge7:9  %tmp_108 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %FRtoBR_Move3_load, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="342" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="13" op_0_bw="13" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge7:12  %tmp_110 = call i13 @_ssdm_op_PartSelect.i13.i34.i32.i32(i34 %mul1, i32 21, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="343" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge7:18  %search_new_0_flip = load i16* %flipMove3_addr_1, align 2

]]></Node>
<StgValue><ssdm name="search_new_0_flip"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="344" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="tmp_108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
._crit_edge7:8  %neg_mul1 = sub i33 0, %tmp_107

]]></Node>
<StgValue><ssdm name="neg_mul1"/></StgValue>
</operation>

<operation id="345" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="tmp_108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="12" op_0_bw="12" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge7:10  %tmp_109 = call i12 @_ssdm_op_PartSelect.i12.i33.i32.i32(i33 %neg_mul1, i32 21, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="346" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="tmp_108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="16" op_0_bw="12">
<![CDATA[
._crit_edge7:11  %tmp_145 = sext i12 %tmp_109 to i16

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="347" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="16" op_0_bw="13">
<![CDATA[
._crit_edge7:13  %tmp_146 = sext i13 %tmp_110 to i16

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="348" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge7:14  %tmp_147 = select i1 %tmp_108, i16 %tmp_145, i16 %tmp_146

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="349" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="tmp_108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge7:15  %neg_ti1 = sub i16 0, %tmp_147

]]></Node>
<StgValue><ssdm name="neg_ti1"/></StgValue>
</operation>

<operation id="350" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge7:16  %search_new_0_slice = select i1 %tmp_108, i16 %neg_ti1, i16 %tmp_146

]]></Node>
<StgValue><ssdm name="search_new_0_slice"/></StgValue>
</operation>

<operation id="351" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="25" op_0_bw="16">
<![CDATA[
._crit_edge7:19  %tmp_181_cast = sext i16 %search_new_0_flip to i25

]]></Node>
<StgValue><ssdm name="tmp_181_cast"/></StgValue>
</operation>

<operation id="352" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
._crit_edge7:20  %tmp_148 = mul i25 495, %tmp_181_cast

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="353" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="25" op_0_bw="16">
<![CDATA[
._crit_edge7:21  %tmp_183_cast = sext i16 %search_new_0_slice to i25

]]></Node>
<StgValue><ssdm name="tmp_183_cast"/></StgValue>
</operation>

<operation id="354" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
._crit_edge7:22  %tmp_149 = add i25 %tmp_183_cast, %tmp_148

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="355" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="25" op_0_bw="16">
<![CDATA[
._crit_edge7:24  %tmp_185_cast = sext i16 %search_new_0_twist to i25

]]></Node>
<StgValue><ssdm name="tmp_185_cast"/></StgValue>
</operation>

<operation id="356" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
._crit_edge7:25  %tmp_151 = mul i25 495, %tmp_185_cast

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="357" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
._crit_edge7:26  %tmp_152 = add i25 %tmp_183_cast, %tmp_151

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="358" st_id="23" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="31" op_3_bw="25">
<![CDATA[
._crit_edge7:23  %tmp_150 = call fastcc i4 @getPruning.1(i16* %flipMove2, i31 %Slice_Flip_Prun2_off, i25 %tmp_149)

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="359" st_id="23" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="31" op_3_bw="25">
<![CDATA[
._crit_edge7:27  %tmp_159 = call fastcc i4 @getPruning(i16* %twistMove2, i31 %Slice_Twist_Prun2_of, i25 %tmp_152)

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="360" st_id="24" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="31" op_3_bw="25">
<![CDATA[
._crit_edge7:23  %tmp_150 = call fastcc i4 @getPruning.1(i16* %flipMove2, i31 %Slice_Flip_Prun2_off, i25 %tmp_149)

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="361" st_id="24" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="31" op_3_bw="25">
<![CDATA[
._crit_edge7:27  %tmp_159 = call fastcc i4 @getPruning(i16* %twistMove2, i31 %Slice_Twist_Prun2_of, i25 %tmp_152)

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="362" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge7:28  %tmp_153 = icmp ugt i4 %tmp_150, %tmp_159

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="363" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
._crit_edge7:29  %minDistPhase1 = select i1 %tmp_153, i4 %tmp_150, i4 %tmp_159

]]></Node>
<StgValue><ssdm name="minDistPhase1"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="364" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge7:30  %p_not = icmp ne i4 %minDistPhase1, 0

]]></Node>
<StgValue><ssdm name="p_not"/></StgValue>
</operation>

<operation id="365" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge7:31  %brmerge = or i1 %p_not, %tmp_133

]]></Node>
<StgValue><ssdm name="brmerge"/></StgValue>
</operation>

<operation id="366" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge7:32  %brmerge1 = or i1 %brmerge, %tmp_199_not

]]></Node>
<StgValue><ssdm name="brmerge1"/></StgValue>
</operation>

<operation id="367" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
._crit_edge7:33  %minDistPhase1_mux = select i1 %brmerge, i4 %minDistPhase1, i4 -6

]]></Node>
<StgValue><ssdm name="minDistPhase1_mux"/></StgValue>
</operation>

<operation id="368" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge7:34  br i1 %brmerge1, label %._crit_edge10, label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="369" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="8" op_0_bw="5">
<![CDATA[
:0  %tmp_i_0 = load i8* %search_new_0_i_addr_3, align 16

]]></Node>
<StgValue><ssdm name="tmp_i_0"/></StgValue>
</operation>

<operation id="370" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:32  store i8 %depthPhase1_cast, i8* %search_new_0_depthP_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="371" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="8" op_0_bw="5">
<![CDATA[
:0  %tmp_i_0 = load i8* %search_new_0_i_addr_3, align 16

]]></Node>
<StgValue><ssdm name="tmp_i_0"/></StgValue>
</operation>

<operation id="372" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="8" op_0_bw="5">
<![CDATA[
:1  %tmp_i_1 = load i8* %search_new_0_i_addr_4, align 1

]]></Node>
<StgValue><ssdm name="tmp_i_1"/></StgValue>
</operation>

<operation id="373" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="8" op_0_bw="5">
<![CDATA[
:2  %tmp_i_2 = load i8* %search_new_0_i_addr_5, align 2

]]></Node>
<StgValue><ssdm name="tmp_i_2"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="374" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="8" op_0_bw="5">
<![CDATA[
:1  %tmp_i_1 = load i8* %search_new_0_i_addr_4, align 1

]]></Node>
<StgValue><ssdm name="tmp_i_1"/></StgValue>
</operation>

<operation id="375" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="8" op_0_bw="5">
<![CDATA[
:2  %tmp_i_2 = load i8* %search_new_0_i_addr_5, align 2

]]></Node>
<StgValue><ssdm name="tmp_i_2"/></StgValue>
</operation>

<operation id="376" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="8" op_0_bw="5">
<![CDATA[
:3  %tmp_i_3 = load i8* %search_new_0_i_addr_6, align 1

]]></Node>
<StgValue><ssdm name="tmp_i_3"/></StgValue>
</operation>

<operation id="377" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="8" op_0_bw="5">
<![CDATA[
:4  %tmp_i_4 = load i8* %search_new_0_i_addr_7, align 4

]]></Node>
<StgValue><ssdm name="tmp_i_4"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="378" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="8" op_0_bw="5">
<![CDATA[
:3  %tmp_i_3 = load i8* %search_new_0_i_addr_6, align 1

]]></Node>
<StgValue><ssdm name="tmp_i_3"/></StgValue>
</operation>

<operation id="379" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="8" op_0_bw="5">
<![CDATA[
:4  %tmp_i_4 = load i8* %search_new_0_i_addr_7, align 4

]]></Node>
<StgValue><ssdm name="tmp_i_4"/></StgValue>
</operation>

<operation id="380" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="8" op_0_bw="5">
<![CDATA[
:5  %tmp_i_5 = load i8* %search_new_0_i_addr_8, align 1

]]></Node>
<StgValue><ssdm name="tmp_i_5"/></StgValue>
</operation>

<operation id="381" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="8" op_0_bw="5">
<![CDATA[
:6  %tmp_i_6 = load i8* %search_new_0_i_addr_9, align 2

]]></Node>
<StgValue><ssdm name="tmp_i_6"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="382" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="8" op_0_bw="5">
<![CDATA[
:5  %tmp_i_5 = load i8* %search_new_0_i_addr_8, align 1

]]></Node>
<StgValue><ssdm name="tmp_i_5"/></StgValue>
</operation>

<operation id="383" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="8" op_0_bw="5">
<![CDATA[
:6  %tmp_i_6 = load i8* %search_new_0_i_addr_9, align 2

]]></Node>
<StgValue><ssdm name="tmp_i_6"/></StgValue>
</operation>

<operation id="384" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="8" op_0_bw="5">
<![CDATA[
:7  %tmp_i_7 = load i8* %search_new_0_i_addr_10, align 1

]]></Node>
<StgValue><ssdm name="tmp_i_7"/></StgValue>
</operation>

<operation id="385" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="8" op_0_bw="5">
<![CDATA[
:8  %tmp_i_8 = load i8* %search_new_0_i_addr_11, align 8

]]></Node>
<StgValue><ssdm name="tmp_i_8"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="386" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="8" op_0_bw="5">
<![CDATA[
:7  %tmp_i_7 = load i8* %search_new_0_i_addr_10, align 1

]]></Node>
<StgValue><ssdm name="tmp_i_7"/></StgValue>
</operation>

<operation id="387" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="8" op_0_bw="5">
<![CDATA[
:8  %tmp_i_8 = load i8* %search_new_0_i_addr_11, align 8

]]></Node>
<StgValue><ssdm name="tmp_i_8"/></StgValue>
</operation>

<operation id="388" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="8" op_0_bw="5">
<![CDATA[
:9  %tmp_i_9 = load i8* %search_new_0_i_addr_12, align 1

]]></Node>
<StgValue><ssdm name="tmp_i_9"/></StgValue>
</operation>

<operation id="389" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="8" op_0_bw="5">
<![CDATA[
:10  %tmp_i_10 = load i8* %search_new_0_i_addr_13, align 2

]]></Node>
<StgValue><ssdm name="tmp_i_10"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="390" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="8" op_0_bw="5">
<![CDATA[
:9  %tmp_i_9 = load i8* %search_new_0_i_addr_12, align 1

]]></Node>
<StgValue><ssdm name="tmp_i_9"/></StgValue>
</operation>

<operation id="391" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="8" op_0_bw="5">
<![CDATA[
:10  %tmp_i_10 = load i8* %search_new_0_i_addr_13, align 2

]]></Node>
<StgValue><ssdm name="tmp_i_10"/></StgValue>
</operation>

<operation id="392" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="8" op_0_bw="5">
<![CDATA[
:11  %tmp_i_11 = load i8* %search_new_0_i_addr_14, align 1

]]></Node>
<StgValue><ssdm name="tmp_i_11"/></StgValue>
</operation>

<operation id="393" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="8" op_0_bw="5">
<![CDATA[
:12  %tmp_i_12 = load i8* %search_new_0_i_addr_15, align 4

]]></Node>
<StgValue><ssdm name="tmp_i_12"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="394" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="8" op_0_bw="5">
<![CDATA[
:11  %tmp_i_11 = load i8* %search_new_0_i_addr_14, align 1

]]></Node>
<StgValue><ssdm name="tmp_i_11"/></StgValue>
</operation>

<operation id="395" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="8" op_0_bw="5">
<![CDATA[
:12  %tmp_i_12 = load i8* %search_new_0_i_addr_15, align 4

]]></Node>
<StgValue><ssdm name="tmp_i_12"/></StgValue>
</operation>

<operation id="396" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="8" op_0_bw="5">
<![CDATA[
:13  %tmp_i_13 = load i8* %search_new_0_i_addr_16, align 1

]]></Node>
<StgValue><ssdm name="tmp_i_13"/></StgValue>
</operation>

<operation id="397" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="8" op_0_bw="5">
<![CDATA[
:14  %tmp_i_14 = load i8* %search_new_0_i_addr_17, align 2

]]></Node>
<StgValue><ssdm name="tmp_i_14"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="398" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="8" op_0_bw="5">
<![CDATA[
:13  %tmp_i_13 = load i8* %search_new_0_i_addr_16, align 1

]]></Node>
<StgValue><ssdm name="tmp_i_13"/></StgValue>
</operation>

<operation id="399" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="8" op_0_bw="5">
<![CDATA[
:14  %tmp_i_14 = load i8* %search_new_0_i_addr_17, align 2

]]></Node>
<StgValue><ssdm name="tmp_i_14"/></StgValue>
</operation>

<operation id="400" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="8" op_0_bw="5">
<![CDATA[
:15  %tmp_i_15 = load i8* %search_new_0_i_addr_18, align 1

]]></Node>
<StgValue><ssdm name="tmp_i_15"/></StgValue>
</operation>

<operation id="401" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="8" op_0_bw="5">
<![CDATA[
:16  %tmp_i_16 = load i8* %search_new_0_i_addr_19, align 16

]]></Node>
<StgValue><ssdm name="tmp_i_16"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="402" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="8" op_0_bw="5">
<![CDATA[
:15  %tmp_i_15 = load i8* %search_new_0_i_addr_18, align 1

]]></Node>
<StgValue><ssdm name="tmp_i_15"/></StgValue>
</operation>

<operation id="403" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="8" op_0_bw="5">
<![CDATA[
:16  %tmp_i_16 = load i8* %search_new_0_i_addr_19, align 16

]]></Node>
<StgValue><ssdm name="tmp_i_16"/></StgValue>
</operation>

<operation id="404" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="8" op_0_bw="5">
<![CDATA[
:17  %tmp_i_17 = load i8* %search_new_0_i_addr_20, align 1

]]></Node>
<StgValue><ssdm name="tmp_i_17"/></StgValue>
</operation>

<operation id="405" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="8" op_0_bw="5">
<![CDATA[
:18  %tmp_i_18 = load i8* %search_new_0_i_addr_21, align 2

]]></Node>
<StgValue><ssdm name="tmp_i_18"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="406" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="8" op_0_bw="5">
<![CDATA[
:17  %tmp_i_17 = load i8* %search_new_0_i_addr_20, align 1

]]></Node>
<StgValue><ssdm name="tmp_i_17"/></StgValue>
</operation>

<operation id="407" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="8" op_0_bw="5">
<![CDATA[
:18  %tmp_i_18 = load i8* %search_new_0_i_addr_21, align 2

]]></Node>
<StgValue><ssdm name="tmp_i_18"/></StgValue>
</operation>

<operation id="408" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="8" op_0_bw="5">
<![CDATA[
:19  %tmp_i_19 = load i8* %search_new_0_i_addr_22, align 1

]]></Node>
<StgValue><ssdm name="tmp_i_19"/></StgValue>
</operation>

<operation id="409" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="8" op_0_bw="5">
<![CDATA[
:20  %tmp_i_20 = load i8* %search_new_0_i_addr_23, align 4

]]></Node>
<StgValue><ssdm name="tmp_i_20"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="410" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="8" op_0_bw="5">
<![CDATA[
:19  %tmp_i_19 = load i8* %search_new_0_i_addr_22, align 1

]]></Node>
<StgValue><ssdm name="tmp_i_19"/></StgValue>
</operation>

<operation id="411" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="8" op_0_bw="5">
<![CDATA[
:20  %tmp_i_20 = load i8* %search_new_0_i_addr_23, align 4

]]></Node>
<StgValue><ssdm name="tmp_i_20"/></StgValue>
</operation>

<operation id="412" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="8" op_0_bw="5">
<![CDATA[
:21  %tmp_i_21 = load i8* %search_new_0_i_addr_24, align 1

]]></Node>
<StgValue><ssdm name="tmp_i_21"/></StgValue>
</operation>

<operation id="413" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="8" op_0_bw="5">
<![CDATA[
:22  %tmp_i_22 = load i8* %search_new_0_i_addr_25, align 2

]]></Node>
<StgValue><ssdm name="tmp_i_22"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="414" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="8" op_0_bw="5">
<![CDATA[
:21  %tmp_i_21 = load i8* %search_new_0_i_addr_24, align 1

]]></Node>
<StgValue><ssdm name="tmp_i_21"/></StgValue>
</operation>

<operation id="415" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="8" op_0_bw="5">
<![CDATA[
:22  %tmp_i_22 = load i8* %search_new_0_i_addr_25, align 2

]]></Node>
<StgValue><ssdm name="tmp_i_22"/></StgValue>
</operation>

<operation id="416" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="8" op_0_bw="5">
<![CDATA[
:23  %tmp_i_23 = load i8* %search_new_0_i_addr_26, align 1

]]></Node>
<StgValue><ssdm name="tmp_i_23"/></StgValue>
</operation>

<operation id="417" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="8" op_0_bw="5">
<![CDATA[
:24  %tmp_i_24 = load i8* %search_new_0_i_addr_27, align 8

]]></Node>
<StgValue><ssdm name="tmp_i_24"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="418" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="8" op_0_bw="5">
<![CDATA[
:23  %tmp_i_23 = load i8* %search_new_0_i_addr_26, align 1

]]></Node>
<StgValue><ssdm name="tmp_i_23"/></StgValue>
</operation>

<operation id="419" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="8" op_0_bw="5">
<![CDATA[
:24  %tmp_i_24 = load i8* %search_new_0_i_addr_27, align 8

]]></Node>
<StgValue><ssdm name="tmp_i_24"/></StgValue>
</operation>

<operation id="420" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="8" op_0_bw="5">
<![CDATA[
:25  %tmp_i_25 = load i8* %search_new_0_i_addr_28, align 1

]]></Node>
<StgValue><ssdm name="tmp_i_25"/></StgValue>
</operation>

<operation id="421" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="8" op_0_bw="5">
<![CDATA[
:26  %tmp_i_26 = load i8* %search_new_0_i_addr_29, align 2

]]></Node>
<StgValue><ssdm name="tmp_i_26"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="422" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="8" op_0_bw="5">
<![CDATA[
:25  %tmp_i_25 = load i8* %search_new_0_i_addr_28, align 1

]]></Node>
<StgValue><ssdm name="tmp_i_25"/></StgValue>
</operation>

<operation id="423" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="8" op_0_bw="5">
<![CDATA[
:26  %tmp_i_26 = load i8* %search_new_0_i_addr_29, align 2

]]></Node>
<StgValue><ssdm name="tmp_i_26"/></StgValue>
</operation>

<operation id="424" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="8" op_0_bw="5">
<![CDATA[
:27  %tmp_i_27 = load i8* %search_new_0_i_addr_30, align 1

]]></Node>
<StgValue><ssdm name="tmp_i_27"/></StgValue>
</operation>

<operation id="425" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="8" op_0_bw="5">
<![CDATA[
:28  %tmp_i_28 = load i8* %search_new_0_i_addr_31, align 4

]]></Node>
<StgValue><ssdm name="tmp_i_28"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="426" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="8" op_0_bw="5">
<![CDATA[
:27  %tmp_i_27 = load i8* %search_new_0_i_addr_30, align 1

]]></Node>
<StgValue><ssdm name="tmp_i_27"/></StgValue>
</operation>

<operation id="427" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="8" op_0_bw="5">
<![CDATA[
:28  %tmp_i_28 = load i8* %search_new_0_i_addr_31, align 4

]]></Node>
<StgValue><ssdm name="tmp_i_28"/></StgValue>
</operation>

<operation id="428" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="8" op_0_bw="5">
<![CDATA[
:29  %tmp_i_29 = load i8* %search_new_0_i_addr_32, align 1

]]></Node>
<StgValue><ssdm name="tmp_i_29"/></StgValue>
</operation>

<operation id="429" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="8" op_0_bw="5">
<![CDATA[
:30  %tmp_i_30 = load i8* %search_new_0_i_addr_33, align 2

]]></Node>
<StgValue><ssdm name="tmp_i_30"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="430" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="8" op_0_bw="5">
<![CDATA[
:29  %tmp_i_29 = load i8* %search_new_0_i_addr_32, align 1

]]></Node>
<StgValue><ssdm name="tmp_i_29"/></StgValue>
</operation>

<operation id="431" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="8" op_0_bw="5">
<![CDATA[
:30  %tmp_i_30 = load i8* %search_new_0_i_addr_33, align 2

]]></Node>
<StgValue><ssdm name="tmp_i_30"/></StgValue>
</operation>

<operation id="432" st_id="41" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="1" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="1" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="8" op_69_bw="8" op_70_bw="8" op_71_bw="8" op_72_bw="8" op_73_bw="8" op_74_bw="8" op_75_bw="8" op_76_bw="8" op_77_bw="8" op_78_bw="8" op_79_bw="8" op_80_bw="8">
<![CDATA[
:31  call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i1P.i16P.i16P.i16P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P(i16* @P2Buffer_V_flip, i16* @P2Buffer_V_twist, i16* @P2Buffer_V_slice, i1* @P2Buffer_V_parity, i16* @P2Buffer_V_URFtoDLF, i16* @P2Buffer_V_FRtoBR, i16* @P2Buffer_V_URtoDF, i8* @P2Buffer_V_depthPhas, i8* @P2Buffer_V_n, i8* @P2Buffer_V_i_0, i8* @P2Buffer_V_i_1, i8* @P2Buffer_V_i_2, i8* @P2Buffer_V_i_3, i8* @P2Buffer_V_i_4, i8* @P2Buffer_V_i_5, i8* @P2Buffer_V_i_6, i8* @P2Buffer_V_i_7, i8* @P2Buffer_V_i_8, i8* @P2Buffer_V_i_9, i8* @P2Buffer_V_i_10, i8* @P2Buffer_V_i_11, i8* @P2Buffer_V_i_12, i8* @P2Buffer_V_i_13, i8* @P2Buffer_V_i_14, i8* @P2Buffer_V_i_15, i8* @P2Buffer_V_i_16, i8* @P2Buffer_V_i_17, i8* @P2Buffer_V_i_18, i8* @P2Buffer_V_i_19, i8* @P2Buffer_V_i_20, i8* @P2Buffer_V_i_21, i8* @P2Buffer_V_i_22, i8* @P2Buffer_V_i_23, i8* @P2Buffer_V_i_24, i8* @P2Buffer_V_i_25, i8* @P2Buffer_V_i_26, i8* @P2Buffer_V_i_27, i8* @P2Buffer_V_i_28, i8* @P2Buffer_V_i_29, i8* @P2Buffer_V_i_30, i16 %search_new_0_flip, i16 %search_new_0_twist, i16 %search_new_0_slice, i1 undef, i16 undef, i16 undef, i16 undef, i8 %depthPhase1_cast, i8 %n, i8 %tmp_i_0, i8 %tmp_i_1, i8 %tmp_i_2, i8 %tmp_i_3, i8 %tmp_i_4, i8 %tmp_i_5, i8 %tmp_i_6, i8 %tmp_i_7, i8 %tmp_i_8, i8 %tmp_i_9, i8 %tmp_i_10, i8 %tmp_i_11, i8 %tmp_i_12, i8 %tmp_i_13, i8 %tmp_i_14, i8 %tmp_i_15, i8 %tmp_i_16, i8 %tmp_i_17, i8 %tmp_i_18, i8 %tmp_i_19, i8 %tmp_i_20, i8 %tmp_i_21, i8 %tmp_i_22, i8 %tmp_i_23, i8 %tmp_i_24, i8 %tmp_i_25, i8 %tmp_i_26, i8 %tmp_i_27, i8 %tmp_i_28, i8 %tmp_i_29, i8 %tmp_i_30)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="433" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="0">
<![CDATA[
:33  br label %._crit_edge10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="434" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
._crit_edge10:0  %minDistPhase = phi i4 [ %minDistPhase1_mux, %._crit_edge7 ], [ -6, %10 ]

]]></Node>
<StgValue><ssdm name="minDistPhase"/></StgValue>
</operation>

<operation id="435" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="9" op_0_bw="4">
<![CDATA[
._crit_edge10:1  %tmp_189_cast = zext i4 %minDistPhase to i9

]]></Node>
<StgValue><ssdm name="tmp_189_cast"/></StgValue>
</operation>

<operation id="436" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge10:2  %tmp_154 = icmp sgt i9 %tmp_135, %tmp_189_cast

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="437" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge10:3  br i1 %tmp_154, label %11, label %._crit_edge12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="438" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="tmp_154" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32">
<![CDATA[
:0  %P1Start_load_2 = load i32* %P1Start

]]></Node>
<StgValue><ssdm name="P1Start_load_2"/></StgValue>
</operation>

<operation id="439" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="tmp_154" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_155 = sext i32 %P1Start_load_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="440" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="tmp_154" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="19" op_0_bw="32">
<![CDATA[
:2  %tmp_111 = trunc i32 %P1Start_load_2 to i19

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="441" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="tmp_154" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="14" op_0_bw="32">
<![CDATA[
:3  %tmp_112 = trunc i32 %P1Start_load_2 to i14

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="442" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="tmp_154" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
:4  %p_shl13_cast = call i19 @_ssdm_op_BitConcatenate.i19.i14.i5(i14 %tmp_112, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl13_cast"/></StgValue>
</operation>

<operation id="443" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="tmp_154" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:5  %tmp_160 = sub i19 %p_shl13_cast, %tmp_111

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="444" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="tmp_154" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %P1Buffer_0_flip_add_1 = getelementptr [8000 x i16]* %P1Buffer_0_flip, i64 0, i64 %tmp_155

]]></Node>
<StgValue><ssdm name="P1Buffer_0_flip_add_1"/></StgValue>
</operation>

<operation id="445" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="tmp_154" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %P1Buffer_0_twist_ad_1 = getelementptr [8000 x i16]* %P1Buffer_0_twist, i64 0, i64 %tmp_155

]]></Node>
<StgValue><ssdm name="P1Buffer_0_twist_ad_1"/></StgValue>
</operation>

<operation id="446" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="tmp_154" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %P1Buffer_0_slice_ad_1 = getelementptr [8000 x i16]* %P1Buffer_0_slice, i64 0, i64 %tmp_155

]]></Node>
<StgValue><ssdm name="P1Buffer_0_slice_ad_1"/></StgValue>
</operation>

<operation id="447" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="tmp_154" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %P1Buffer_0_depthPha_2 = getelementptr [8000 x i8]* %P1Buffer_0_depthPha, i64 0, i64 %tmp_155

]]></Node>
<StgValue><ssdm name="P1Buffer_0_depthPha_2"/></StgValue>
</operation>

<operation id="448" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="tmp_154" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %P1Buffer_0_n_addr_1 = getelementptr [8000 x i8]* %P1Buffer_0_n, i64 0, i64 %tmp_155

]]></Node>
<StgValue><ssdm name="P1Buffer_0_n_addr_1"/></StgValue>
</operation>

<operation id="449" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="tmp_154" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="450" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %i_i1 = phi i5 [ 0, %11 ], [ %i_19, %13 ]

]]></Node>
<StgValue><ssdm name="i_i1"/></StgValue>
</operation>

<operation id="451" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %exitcond_i2 = icmp eq i5 %i_i1, -1

]]></Node>
<StgValue><ssdm name="exitcond_i2"/></StgValue>
</operation>

<operation id="452" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 31, i64 31, i64 31)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="453" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %i_19 = add i5 %i_i1, 1

]]></Node>
<StgValue><ssdm name="i_19"/></StgValue>
</operation>

<operation id="454" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_i2, label %storeP1.exit, label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="455" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="64" op_0_bw="5">
<![CDATA[
:0  %tmp_i3 = zext i5 %i_i1 to i64

]]></Node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>

<operation id="456" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="19" op_0_bw="5">
<![CDATA[
:1  %tmp_i3_cast = zext i5 %i_i1 to i19

]]></Node>
<StgValue><ssdm name="tmp_i3_cast"/></StgValue>
</operation>

<operation id="457" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:2  %tmp_161 = add i19 %tmp_160, %tmp_i3_cast

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="458" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %search_new_0_i_addr_34 = getelementptr [31 x i8]* %search_new_0_i, i64 0, i64 %tmp_i3

]]></Node>
<StgValue><ssdm name="search_new_0_i_addr_34"/></StgValue>
</operation>

<operation id="459" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="8" op_0_bw="5">
<![CDATA[
:6  %search_new_0_i_load = load i8* %search_new_0_i_addr_34, align 1

]]></Node>
<StgValue><ssdm name="search_new_0_i_load"/></StgValue>
</operation>

<operation id="460" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_i2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32">
<![CDATA[
storeP1.exit:0  %P1Start_load = load i32* %P1Start

]]></Node>
<StgValue><ssdm name="P1Start_load"/></StgValue>
</operation>

<operation id="461" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_i2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="8" op_0_bw="8">
<![CDATA[
storeP1.exit:1  %search_new_0_depthP_2 = load i8* %search_new_0_depthP_1

]]></Node>
<StgValue><ssdm name="search_new_0_depthP_2"/></StgValue>
</operation>

<operation id="462" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_i2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
storeP1.exit:2  store i16 %search_new_0_flip, i16* %P1Buffer_0_flip_add_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="463" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_i2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
storeP1.exit:3  store i16 %search_new_0_twist, i16* %P1Buffer_0_twist_ad_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="464" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_i2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
storeP1.exit:4  store i16 %search_new_0_slice, i16* %P1Buffer_0_slice_ad_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="465" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_i2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="8" op_1_bw="13">
<![CDATA[
storeP1.exit:5  store i8 %search_new_0_depthP_2, i8* %P1Buffer_0_depthPha_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="466" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_i2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="8" op_1_bw="13">
<![CDATA[
storeP1.exit:6  store i8 %n, i8* %P1Buffer_0_n_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="467" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_i2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
storeP1.exit:7  %tmp_156 = add nsw i32 %P1Start_load, 1

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="468" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_i2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
storeP1.exit:8  %tmp_157 = icmp eq i32 %tmp_156, 8000

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="469" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_i2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
storeP1.exit:9  %p_s = select i1 %tmp_157, i32 0, i32 %tmp_156

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="470" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond_i2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
storeP1.exit:10  %tmp_158 = icmp eq i32 %p_s, %P1End_read_1

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="471" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="64" op_0_bw="19">
<![CDATA[
:3  %tmp_176_cast = sext i19 %tmp_161 to i64

]]></Node>
<StgValue><ssdm name="tmp_176_cast"/></StgValue>
</operation>

<operation id="472" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %P1Buffer_0_i_addr_1 = getelementptr [248000 x i8]* %P1Buffer_0_i, i64 0, i64 %tmp_176_cast

]]></Node>
<StgValue><ssdm name="P1Buffer_0_i_addr_1"/></StgValue>
</operation>

<operation id="473" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="8" op_0_bw="5">
<![CDATA[
:6  %search_new_0_i_load = load i8* %search_new_0_i_addr_34, align 1

]]></Node>
<StgValue><ssdm name="search_new_0_i_load"/></StgValue>
</operation>

<operation id="474" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="8" op_1_bw="18">
<![CDATA[
:7  store i8 %search_new_0_i_load, i8* %P1Buffer_0_i_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="475" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="476" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="zero_load" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="demorgan" val="1"/>
<literal name="tmp_154" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
storeP1.exit:11  %tmp_213_s = select i1 %tmp_158, i32 %tmp_138, i32 %p_s

]]></Node>
<StgValue><ssdm name="tmp_213_s"/></StgValue>
</operation>

<operation id="477" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="zero_load" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="demorgan" val="1"/>
<literal name="tmp_154" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
storeP1.exit:12  store i32 %tmp_213_s, i32* %P1Start

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="478" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="zero_load" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="demorgan" val="1"/>
<literal name="tmp_154" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="0">
<![CDATA[
storeP1.exit:13  br label %._crit_edge12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="479" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="zero_load" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge12:0  %empty_35 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_46)

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="480" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="zero_load" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge12:1  store i1 %tmp_129, i1* %zero

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="481" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="zero_load" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="demorgan" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge12:2  br label %._crit_edge5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="482" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8">
<![CDATA[
._crit_edge5:0  %i1_2 = phi i8 [ 18, %7 ], [ %p_i1, %._crit_edge6 ], [ %p_i1, %._crit_edge12 ]

]]></Node>
<StgValue><ssdm name="i1_2"/></StgValue>
</operation>

<operation id="483" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge5:1  %i_20 = add i8 %i1_2, 1

]]></Node>
<StgValue><ssdm name="i_20"/></StgValue>
</operation>

<operation id="484" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge5:2  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
