|top_de2
vga_sync <= pre_vga_dac:inst.vga_sync
clock_50mhz => gen6mhz:inst1.clk50mhz
rst => vga:inst3.rst
rst => sr_if:inst2.rst
rst => draw_score:inst13.ds_rst
rst => controller:inst4.rst
rst => check_mask:inst5.rst
rst => piece_lut:inst7.rst
rst => de_piece:inst6.rst
rst => timer:inst9.rst
rst => npg:inst10.rst
rst => log_score:inst12.rst
timer_2_debug => controller:inst4.clear_shift_ready
dbg_inputs[0] => controller:inst4.inputs[0]
dbg_inputs[1] => controller:inst4.inputs[1]
dbg_inputs[2] => controller:inst4.inputs[2]
dbg_inputs[3] => controller:inst4.inputs[3]
dbg_inputs[4] => controller:inst4.inputs[4]
dbg_inputs[5] => controller:inst4.inputs[5]
dbg_inputs[6] => controller:inst4.inputs[6]
dbg_inputs[7] => controller:inst4.inputs[7]
vga_clk <= pre_vga_dac:inst.vga_clk
vga_blank <= pre_vga_dac:inst.vga_blank
vga_hsync <= vga:inst3.h_sync
vga_vsync <= vga:inst3.v_sync
6mhz_clk <= gen6mhz:inst1.clk6mhz
led1 <= <GND>
led2 <= <GND>
led3 <= <GND>
vga_b[0] <= pre_vga_dac:inst.vga_b[0]
vga_b[1] <= pre_vga_dac:inst.vga_b[1]
vga_b[2] <= pre_vga_dac:inst.vga_b[2]
vga_b[3] <= pre_vga_dac:inst.vga_b[3]
vga_b[4] <= pre_vga_dac:inst.vga_b[4]
vga_b[5] <= pre_vga_dac:inst.vga_b[5]
vga_b[6] <= pre_vga_dac:inst.vga_b[6]
vga_b[7] <= pre_vga_dac:inst.vga_b[7]
vga_b[8] <= pre_vga_dac:inst.vga_b[8]
vga_b[9] <= pre_vga_dac:inst.vga_b[9]
vga_g[0] <= pre_vga_dac:inst.vga_g[0]
vga_g[1] <= pre_vga_dac:inst.vga_g[1]
vga_g[2] <= pre_vga_dac:inst.vga_g[2]
vga_g[3] <= pre_vga_dac:inst.vga_g[3]
vga_g[4] <= pre_vga_dac:inst.vga_g[4]
vga_g[5] <= pre_vga_dac:inst.vga_g[5]
vga_g[6] <= pre_vga_dac:inst.vga_g[6]
vga_g[7] <= pre_vga_dac:inst.vga_g[7]
vga_g[8] <= pre_vga_dac:inst.vga_g[8]
vga_g[9] <= pre_vga_dac:inst.vga_g[9]
vga_r[0] <= pre_vga_dac:inst.vga_r[0]
vga_r[1] <= pre_vga_dac:inst.vga_r[1]
vga_r[2] <= pre_vga_dac:inst.vga_r[2]
vga_r[3] <= pre_vga_dac:inst.vga_r[3]
vga_r[4] <= pre_vga_dac:inst.vga_r[4]
vga_r[5] <= pre_vga_dac:inst.vga_r[5]
vga_r[6] <= pre_vga_dac:inst.vga_r[6]
vga_r[7] <= pre_vga_dac:inst.vga_r[7]
vga_r[8] <= pre_vga_dac:inst.vga_r[8]
vga_r[9] <= pre_vga_dac:inst.vga_r[9]


|top_de2|pre_vga_dac:inst
clk => vga_clk.DATAIN
r => vga_r[9].DATAIN
r => vga_r[0].DATAIN
r => vga_r[1].DATAIN
r => vga_r[2].DATAIN
r => vga_r[3].DATAIN
r => vga_r[4].DATAIN
r => vga_r[5].DATAIN
r => vga_r[6].DATAIN
r => vga_r[7].DATAIN
r => vga_r[8].DATAIN
g => vga_g[9].DATAIN
g => vga_g[0].DATAIN
g => vga_g[1].DATAIN
g => vga_g[2].DATAIN
g => vga_g[3].DATAIN
g => vga_g[4].DATAIN
g => vga_g[5].DATAIN
g => vga_g[6].DATAIN
g => vga_g[7].DATAIN
g => vga_g[8].DATAIN
b => vga_b[9].DATAIN
b => vga_b[0].DATAIN
b => vga_b[1].DATAIN
b => vga_b[2].DATAIN
b => vga_b[3].DATAIN
b => vga_b[4].DATAIN
b => vga_b[5].DATAIN
b => vga_b[6].DATAIN
b => vga_b[7].DATAIN
b => vga_b[8].DATAIN
vga_sync <= <GND>
vga_clk <= clk.DB_MAX_OUTPUT_PORT_TYPE
vga_blank <= <VCC>
vga_r[0] <= r.DB_MAX_OUTPUT_PORT_TYPE
vga_r[1] <= r.DB_MAX_OUTPUT_PORT_TYPE
vga_r[2] <= r.DB_MAX_OUTPUT_PORT_TYPE
vga_r[3] <= r.DB_MAX_OUTPUT_PORT_TYPE
vga_r[4] <= r.DB_MAX_OUTPUT_PORT_TYPE
vga_r[5] <= r.DB_MAX_OUTPUT_PORT_TYPE
vga_r[6] <= r.DB_MAX_OUTPUT_PORT_TYPE
vga_r[7] <= r.DB_MAX_OUTPUT_PORT_TYPE
vga_r[8] <= r.DB_MAX_OUTPUT_PORT_TYPE
vga_r[9] <= r.DB_MAX_OUTPUT_PORT_TYPE
vga_g[0] <= g.DB_MAX_OUTPUT_PORT_TYPE
vga_g[1] <= g.DB_MAX_OUTPUT_PORT_TYPE
vga_g[2] <= g.DB_MAX_OUTPUT_PORT_TYPE
vga_g[3] <= g.DB_MAX_OUTPUT_PORT_TYPE
vga_g[4] <= g.DB_MAX_OUTPUT_PORT_TYPE
vga_g[5] <= g.DB_MAX_OUTPUT_PORT_TYPE
vga_g[6] <= g.DB_MAX_OUTPUT_PORT_TYPE
vga_g[7] <= g.DB_MAX_OUTPUT_PORT_TYPE
vga_g[8] <= g.DB_MAX_OUTPUT_PORT_TYPE
vga_g[9] <= g.DB_MAX_OUTPUT_PORT_TYPE
vga_b[0] <= b.DB_MAX_OUTPUT_PORT_TYPE
vga_b[1] <= b.DB_MAX_OUTPUT_PORT_TYPE
vga_b[2] <= b.DB_MAX_OUTPUT_PORT_TYPE
vga_b[3] <= b.DB_MAX_OUTPUT_PORT_TYPE
vga_b[4] <= b.DB_MAX_OUTPUT_PORT_TYPE
vga_b[5] <= b.DB_MAX_OUTPUT_PORT_TYPE
vga_b[6] <= b.DB_MAX_OUTPUT_PORT_TYPE
vga_b[7] <= b.DB_MAX_OUTPUT_PORT_TYPE
vga_b[8] <= b.DB_MAX_OUTPUT_PORT_TYPE
vga_b[9] <= b.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|gen6mhz:inst1
clk50mhz => count[0].CLK
clk50mhz => count[1].CLK
clk50mhz => count[2].CLK
clk6mhz <= count[2].DB_MAX_OUTPUT_PORT_TYPE


|top_de2|vga:inst3
clk => vga_counter:counter.clk
clk => vga_sync:sync.clk
clk => vga_triggers:triggers.clk
clk => vga_read:read_and_output.clk
clk => vga_field_trans:field_translation.clk
clk => vga_field_trans_reset:field_translation_reset.clk
clk => vga_field_check:field_check.clk
clk => vga_np_trans:np_translation.clk
clk => vga_np_trans_reset:np_translation_reset.clk
clk => vga_np_check:np_check.clk
clk => vga_score_trans:score_translation.clk
clk => vga_score_check:score_check.clk
rst => vga_counter:counter.rst
rst => vga_sync:sync.rst
rst => vga_triggers:triggers.rst
rst => vga_read:read_and_output.rst
rst => vga_field_trans:field_translation.rst
rst => vga_field_trans_reset:field_translation_reset.rst
rst => vga_field_check:field_check.rst
rst => vga_np_trans:np_translation.rst
rst => vga_np_trans_reset:np_translation_reset.rst
rst => vga_np_check:np_check.rst
rst => vga_score_trans:score_translation.rst
rst => vga_score_check:score_check.rst
mem_addr[0] <= vga_demux:mem_addr_demux.do[0]
mem_addr[1] <= vga_demux:mem_addr_demux.do[1]
mem_addr[2] <= vga_demux:mem_addr_demux.do[2]
mem_addr[3] <= vga_demux:mem_addr_demux.do[3]
mem_addr[4] <= vga_demux:mem_addr_demux.do[4]
mem_addr[5] <= vga_demux:mem_addr_demux.do[5]
mem_addr[6] <= vga_demux:mem_addr_demux.do[6]
mem_addr[7] <= vga_demux:mem_addr_demux.do[7]
data => vga_read:read_and_output.data_in
h_sync <= vga_read:read_and_output.h_sync_out
v_sync <= vga_read:read_and_output.v_sync_out
red <= vga_read:read_and_output.red_out
green <= vga_read:read_and_output.green_out
blue <= vga_read:read_and_output.blue_out


|top_de2|vga:inst3|vga_counter:counter
clk => vga_counter_8bit:pos_x_counter.clk
clk => vga_counter_10bit:pos_y_counter.clk
rst => vga_counter_8bit:pos_x_counter.rst
rst => vga_counter_10bit:pos_y_counter.rst
pos_x_out[0] <= vga_counter_8bit:pos_x_counter.val[0]
pos_x_out[1] <= vga_counter_8bit:pos_x_counter.val[1]
pos_x_out[2] <= vga_counter_8bit:pos_x_counter.val[2]
pos_x_out[3] <= vga_counter_8bit:pos_x_counter.val[3]
pos_x_out[4] <= vga_counter_8bit:pos_x_counter.val[4]
pos_x_out[5] <= vga_counter_8bit:pos_x_counter.val[5]
pos_x_out[6] <= vga_counter_8bit:pos_x_counter.val[6]
pos_x_out[7] <= vga_counter_8bit:pos_x_counter.val[7]
pos_y_out[0] <= vga_counter_10bit:pos_y_counter.val[0]
pos_y_out[1] <= vga_counter_10bit:pos_y_counter.val[1]
pos_y_out[2] <= vga_counter_10bit:pos_y_counter.val[2]
pos_y_out[3] <= vga_counter_10bit:pos_y_counter.val[3]
pos_y_out[4] <= vga_counter_10bit:pos_y_counter.val[4]
pos_y_out[5] <= vga_counter_10bit:pos_y_counter.val[5]
pos_y_out[6] <= vga_counter_10bit:pos_y_counter.val[6]
pos_y_out[7] <= vga_counter_10bit:pos_y_counter.val[7]
pos_y_out[8] <= vga_counter_10bit:pos_y_counter.val[8]
pos_y_out[9] <= vga_counter_10bit:pos_y_counter.val[9]


|top_de2|vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => state[5].CLK
clk => state[6].CLK
clk => state[7].CLK
rst => process_0.IN0
rst_ext => process_0.IN1
en => state.OUTPUTSELECT
en => state.OUTPUTSELECT
en => state.OUTPUTSELECT
en => state.OUTPUTSELECT
en => state.OUTPUTSELECT
en => state.OUTPUTSELECT
en => state.OUTPUTSELECT
en => state.OUTPUTSELECT
val[0] <= state[0].DB_MAX_OUTPUT_PORT_TYPE
val[1] <= state[1].DB_MAX_OUTPUT_PORT_TYPE
val[2] <= state[2].DB_MAX_OUTPUT_PORT_TYPE
val[3] <= state[3].DB_MAX_OUTPUT_PORT_TYPE
val[4] <= state[4].DB_MAX_OUTPUT_PORT_TYPE
val[5] <= state[5].DB_MAX_OUTPUT_PORT_TYPE
val[6] <= state[6].DB_MAX_OUTPUT_PORT_TYPE
val[7] <= state[7].DB_MAX_OUTPUT_PORT_TYPE


|top_de2|vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => state[5].CLK
clk => state[6].CLK
clk => state[7].CLK
clk => state[8].CLK
clk => state[9].CLK
rst => process_0.IN0
rst_ext => process_0.IN1
en => state.OUTPUTSELECT
en => state.OUTPUTSELECT
en => state.OUTPUTSELECT
en => state.OUTPUTSELECT
en => state.OUTPUTSELECT
en => state.OUTPUTSELECT
en => state.OUTPUTSELECT
en => state.OUTPUTSELECT
en => state.OUTPUTSELECT
en => state.OUTPUTSELECT
val[0] <= state[0].DB_MAX_OUTPUT_PORT_TYPE
val[1] <= state[1].DB_MAX_OUTPUT_PORT_TYPE
val[2] <= state[2].DB_MAX_OUTPUT_PORT_TYPE
val[3] <= state[3].DB_MAX_OUTPUT_PORT_TYPE
val[4] <= state[4].DB_MAX_OUTPUT_PORT_TYPE
val[5] <= state[5].DB_MAX_OUTPUT_PORT_TYPE
val[6] <= state[6].DB_MAX_OUTPUT_PORT_TYPE
val[7] <= state[7].DB_MAX_OUTPUT_PORT_TYPE
val[8] <= state[8].DB_MAX_OUTPUT_PORT_TYPE
val[9] <= state[9].DB_MAX_OUTPUT_PORT_TYPE


|top_de2|vga:inst3|vga_counter:counter|vga_counter_resets:resets
pos_x_reset <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
pos_y_reset <= pos_y_reset.DB_MAX_OUTPUT_PORT_TYPE
pos_y_enable <= pos_y_enable.DB_MAX_OUTPUT_PORT_TYPE
pos_x[0] => Equal0.IN15
pos_x[1] => Equal0.IN14
pos_x[2] => Equal0.IN13
pos_x[3] => Equal0.IN12
pos_x[4] => Equal0.IN11
pos_x[5] => Equal0.IN10
pos_x[6] => Equal0.IN9
pos_x[7] => Equal0.IN8
pos_y[0] => Equal1.IN19
pos_y[1] => Equal1.IN18
pos_y[2] => Equal1.IN17
pos_y[3] => Equal1.IN16
pos_y[4] => Equal1.IN15
pos_y[5] => Equal1.IN14
pos_y[6] => Equal1.IN13
pos_y[7] => Equal1.IN12
pos_y[8] => Equal1.IN11
pos_y[9] => Equal1.IN10


|top_de2|vga:inst3|vga_sync:sync
clk => v_sync_state.CLK
clk => h_sync_state.CLK
rst => h_sync_state.OUTPUTSELECT
rst => v_sync_state.OUTPUTSELECT
pos_x_in[0] => LessThan0.IN16
pos_x_in[0] => LessThan1.IN16
pos_x_in[1] => LessThan0.IN15
pos_x_in[1] => LessThan1.IN15
pos_x_in[2] => LessThan0.IN14
pos_x_in[2] => LessThan1.IN14
pos_x_in[3] => LessThan0.IN13
pos_x_in[3] => LessThan1.IN13
pos_x_in[4] => LessThan0.IN12
pos_x_in[4] => LessThan1.IN12
pos_x_in[5] => LessThan0.IN11
pos_x_in[5] => LessThan1.IN11
pos_x_in[6] => LessThan0.IN10
pos_x_in[6] => LessThan1.IN10
pos_x_in[7] => LessThan0.IN9
pos_x_in[7] => LessThan1.IN9
pos_y_in[0] => LessThan2.IN20
pos_y_in[0] => LessThan3.IN20
pos_y_in[1] => LessThan2.IN19
pos_y_in[1] => LessThan3.IN19
pos_y_in[2] => LessThan2.IN18
pos_y_in[2] => LessThan3.IN18
pos_y_in[3] => LessThan2.IN17
pos_y_in[3] => LessThan3.IN17
pos_y_in[4] => LessThan2.IN16
pos_y_in[4] => LessThan3.IN16
pos_y_in[5] => LessThan2.IN15
pos_y_in[5] => LessThan3.IN15
pos_y_in[6] => LessThan2.IN14
pos_y_in[6] => LessThan3.IN14
pos_y_in[7] => LessThan2.IN13
pos_y_in[7] => LessThan3.IN13
pos_y_in[8] => LessThan2.IN12
pos_y_in[8] => LessThan3.IN12
pos_y_in[9] => LessThan2.IN11
pos_y_in[9] => LessThan3.IN11
h_sync_out <= h_sync_state.DB_MAX_OUTPUT_PORT_TYPE
v_sync_out <= v_sync_state.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|vga:inst3|vga_triggers:triggers
clk => end_frame_state.CLK
clk => new_frame_state.CLK
clk => new_line_state.CLK
rst => end_frame_state.ACLR
rst => new_frame_state.ACLR
rst => new_line_state.ACLR
pos_x_in[0] => Equal0.IN15
pos_x_in[0] => Equal2.IN15
pos_x_in[1] => Equal0.IN14
pos_x_in[1] => Equal2.IN14
pos_x_in[2] => Equal0.IN13
pos_x_in[2] => Equal2.IN13
pos_x_in[3] => Equal0.IN12
pos_x_in[3] => Equal2.IN12
pos_x_in[4] => Equal0.IN11
pos_x_in[4] => Equal2.IN11
pos_x_in[5] => Equal0.IN10
pos_x_in[5] => Equal2.IN10
pos_x_in[6] => Equal0.IN9
pos_x_in[6] => Equal2.IN9
pos_x_in[7] => Equal0.IN8
pos_x_in[7] => Equal2.IN8
pos_y_in[0] => Equal1.IN19
pos_y_in[0] => Equal3.IN19
pos_y_in[1] => Equal1.IN18
pos_y_in[1] => Equal3.IN18
pos_y_in[2] => Equal1.IN17
pos_y_in[2] => Equal3.IN17
pos_y_in[3] => Equal1.IN16
pos_y_in[3] => Equal3.IN16
pos_y_in[4] => Equal1.IN15
pos_y_in[4] => Equal3.IN15
pos_y_in[5] => Equal1.IN14
pos_y_in[5] => Equal3.IN14
pos_y_in[6] => Equal1.IN13
pos_y_in[6] => Equal3.IN13
pos_y_in[7] => Equal1.IN12
pos_y_in[7] => Equal3.IN12
pos_y_in[8] => Equal1.IN11
pos_y_in[8] => Equal3.IN11
pos_y_in[9] => Equal1.IN10
pos_y_in[9] => Equal3.IN10
new_line_out <= new_line_state.DB_MAX_OUTPUT_PORT_TYPE
new_frame_out <= new_frame_state.DB_MAX_OUTPUT_PORT_TYPE
end_frame_out <= end_frame_state.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|vga:inst3|vga_read:read_and_output
clk => v_sync_out~reg0.CLK
clk => h_sync_out~reg0.CLK
clk => blue_out~reg0.CLK
clk => green_out~reg0.CLK
clk => red_out~reg0.CLK
clk => in_score_buf.CLK
clk => in_np_buf.CLK
clk => in_field_buf.CLK
clk => v_sync_buf.CLK
clk => h_sync_buf.CLK
rst => v_sync_out~reg0.ACLR
rst => h_sync_out~reg0.ACLR
rst => blue_out~reg0.ACLR
rst => green_out~reg0.ACLR
rst => red_out~reg0.ACLR
rst => in_score_buf.ACLR
rst => in_np_buf.ACLR
rst => in_field_buf.ACLR
rst => v_sync_buf.ACLR
rst => h_sync_buf.ACLR
in_field_in => in_field_buf.DATAIN
in_np_in => in_np_buf.DATAIN
in_score_in => in_score_buf.DATAIN
data_in => red_next.DATAB
data_in => green_next.DATAB
h_sync_in => h_sync_buf.DATAIN
v_sync_in => v_sync_buf.DATAIN
h_sync_out <= h_sync_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
v_sync_out <= v_sync_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_out <= red_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out <= green_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out <= blue_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|vga:inst3|vga_field_trans:field_translation
clk => vga_counter_8bitset:mem_addr_counter.clk
clk => counter_state[0].CLK
clk => counter_state[1].CLK
clk => counter_state[2].CLK
rst => vga_counter_8bitset:mem_addr_counter.rst
rst => counter_state[0].ACLR
rst => counter_state[1].ACLR
rst => counter_state[2].ACLR
mem_addr_reset_in[0] => vga_counter_8bitset:mem_addr_counter.di[3]
mem_addr_reset_in[1] => vga_counter_8bitset:mem_addr_counter.di[4]
mem_addr_reset_in[2] => vga_counter_8bitset:mem_addr_counter.di[5]
mem_addr_reset_in[3] => vga_counter_8bitset:mem_addr_counter.di[6]
mem_addr_out[0] <= vga_counter_8bitset:mem_addr_counter.val[0]
mem_addr_out[1] <= vga_counter_8bitset:mem_addr_counter.val[1]
mem_addr_out[2] <= vga_counter_8bitset:mem_addr_counter.val[2]
mem_addr_out[3] <= vga_counter_8bitset:mem_addr_counter.val[3]
mem_addr_out[4] <= vga_counter_8bitset:mem_addr_counter.val[4]
mem_addr_out[5] <= vga_counter_8bitset:mem_addr_counter.val[5]
mem_addr_out[6] <= vga_counter_8bitset:mem_addr_counter.val[6]
mem_addr_out[7] <= vga_counter_8bitset:mem_addr_counter.val[7]
in_field_in => counter_new.OUTPUTSELECT
in_field_in => counter_new.OUTPUTSELECT
in_field_in => counter_new.OUTPUTSELECT
in_field_in => mem_addr_enable.OUTPUTSELECT
new_line_in => mem_addr_reset.IN0
new_frame_in => mem_addr_reset.IN1


|top_de2|vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => state[5].CLK
clk => state[6].CLK
clk => state[7].CLK
rst => process_0.IN0
rst_ext => process_0.IN1
en => state.OUTPUTSELECT
en => state.OUTPUTSELECT
en => state.OUTPUTSELECT
en => state.OUTPUTSELECT
en => state.OUTPUTSELECT
en => state.OUTPUTSELECT
en => state.OUTPUTSELECT
en => state.OUTPUTSELECT
set => state.OUTPUTSELECT
set => state.OUTPUTSELECT
set => state.OUTPUTSELECT
set => state.OUTPUTSELECT
set => state.OUTPUTSELECT
set => state.OUTPUTSELECT
set => state.OUTPUTSELECT
set => state.OUTPUTSELECT
di[0] => state.DATAB
di[1] => state.DATAB
di[2] => state.DATAB
di[3] => state.DATAB
di[4] => state.DATAB
di[5] => state.DATAB
di[6] => state.DATAB
di[7] => state.DATAB
val[0] <= state[0].DB_MAX_OUTPUT_PORT_TYPE
val[1] <= state[1].DB_MAX_OUTPUT_PORT_TYPE
val[2] <= state[2].DB_MAX_OUTPUT_PORT_TYPE
val[3] <= state[3].DB_MAX_OUTPUT_PORT_TYPE
val[4] <= state[4].DB_MAX_OUTPUT_PORT_TYPE
val[5] <= state[5].DB_MAX_OUTPUT_PORT_TYPE
val[6] <= state[6].DB_MAX_OUTPUT_PORT_TYPE
val[7] <= state[7].DB_MAX_OUTPUT_PORT_TYPE


|top_de2|vga:inst3|vga_field_trans_reset:field_translation_reset
clk => vga_counter_4bit:mem_addr_counter.clk
clk => counter_state[0].CLK
clk => counter_state[1].CLK
clk => counter_state[2].CLK
clk => counter_state[3].CLK
clk => counter_state[4].CLK
rst => vga_counter_4bit:mem_addr_counter.rst
rst => counter_state[0].ACLR
rst => counter_state[1].ACLR
rst => counter_state[2].ACLR
rst => counter_state[3].ACLR
rst => counter_state[4].ACLR
mem_addr_reset_out[0] <= vga_counter_4bit:mem_addr_counter.val[0]
mem_addr_reset_out[1] <= vga_counter_4bit:mem_addr_counter.val[1]
mem_addr_reset_out[2] <= vga_counter_4bit:mem_addr_counter.val[2]
mem_addr_reset_out[3] <= vga_counter_4bit:mem_addr_counter.val[3]
end_field_line_in => counter_new.OUTPUTSELECT
end_field_line_in => counter_new.OUTPUTSELECT
end_field_line_in => counter_new.OUTPUTSELECT
end_field_line_in => counter_new.OUTPUTSELECT
end_field_line_in => counter_new.OUTPUTSELECT
end_field_line_in => mem_addr_enable.OUTPUTSELECT
end_frame_in => counter_new[4].OUTPUTSELECT
end_frame_in => counter_new[3].OUTPUTSELECT
end_frame_in => counter_new[2].OUTPUTSELECT
end_frame_in => counter_new[1].OUTPUTSELECT
end_frame_in => counter_new[0].OUTPUTSELECT
end_frame_in => vga_counter_4bit:mem_addr_counter.rst_ext


|top_de2|vga:inst3|vga_field_trans_reset:field_translation_reset|vga_counter_4bit:mem_addr_counter
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
rst => process_0.IN0
rst_ext => process_0.IN1
en => state.OUTPUTSELECT
en => state.OUTPUTSELECT
en => state.OUTPUTSELECT
en => state.OUTPUTSELECT
val[0] <= state[0].DB_MAX_OUTPUT_PORT_TYPE
val[1] <= state[1].DB_MAX_OUTPUT_PORT_TYPE
val[2] <= state[2].DB_MAX_OUTPUT_PORT_TYPE
val[3] <= state[3].DB_MAX_OUTPUT_PORT_TYPE


|top_de2|vga:inst3|vga_field_check:field_check
clk => end_field_line_state.CLK
clk => in_field_state.CLK
rst => in_field_state.OUTPUTSELECT
rst => end_field_line_state.OUTPUTSELECT
pos_x_in[0] => Equal0.IN15
pos_x_in[0] => LessThan0.IN16
pos_x_in[0] => LessThan1.IN16
pos_x_in[1] => Equal0.IN14
pos_x_in[1] => LessThan0.IN15
pos_x_in[1] => LessThan1.IN15
pos_x_in[2] => Equal0.IN13
pos_x_in[2] => LessThan0.IN14
pos_x_in[2] => LessThan1.IN14
pos_x_in[3] => Equal0.IN12
pos_x_in[3] => LessThan0.IN13
pos_x_in[3] => LessThan1.IN13
pos_x_in[4] => Equal0.IN11
pos_x_in[4] => LessThan0.IN12
pos_x_in[4] => LessThan1.IN12
pos_x_in[5] => Equal0.IN10
pos_x_in[5] => LessThan0.IN11
pos_x_in[5] => LessThan1.IN11
pos_x_in[6] => Equal0.IN9
pos_x_in[6] => LessThan0.IN10
pos_x_in[6] => LessThan1.IN10
pos_x_in[7] => Equal0.IN8
pos_x_in[7] => LessThan0.IN9
pos_x_in[7] => LessThan1.IN9
pos_y_in[0] => LessThan2.IN20
pos_y_in[0] => LessThan3.IN20
pos_y_in[1] => LessThan2.IN19
pos_y_in[1] => LessThan3.IN19
pos_y_in[2] => LessThan2.IN18
pos_y_in[2] => LessThan3.IN18
pos_y_in[3] => LessThan2.IN17
pos_y_in[3] => LessThan3.IN17
pos_y_in[4] => LessThan2.IN16
pos_y_in[4] => LessThan3.IN16
pos_y_in[5] => LessThan2.IN15
pos_y_in[5] => LessThan3.IN15
pos_y_in[6] => LessThan2.IN14
pos_y_in[6] => LessThan3.IN14
pos_y_in[7] => LessThan2.IN13
pos_y_in[7] => LessThan3.IN13
pos_y_in[8] => LessThan2.IN12
pos_y_in[8] => LessThan3.IN12
pos_y_in[9] => LessThan2.IN11
pos_y_in[9] => LessThan3.IN11
in_field_out <= in_field_state.DB_MAX_OUTPUT_PORT_TYPE
end_field_line_out <= end_field_line_state.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|vga:inst3|vga_np_trans:np_translation
clk => vga_counter_8bitset:mem_addr_counter.clk
clk => counter_state[0].CLK
clk => counter_state[1].CLK
clk => counter_state[2].CLK
rst => vga_counter_8bitset:mem_addr_counter.rst
rst => counter_state[0].ACLR
rst => counter_state[1].ACLR
rst => counter_state[2].ACLR
mem_addr_reset_in[0] => vga_counter_8bitset:mem_addr_counter.di[2]
mem_addr_reset_in[1] => vga_counter_8bitset:mem_addr_counter.di[3]
mem_addr_out[0] <= vga_counter_8bitset:mem_addr_counter.val[0]
mem_addr_out[1] <= vga_counter_8bitset:mem_addr_counter.val[1]
mem_addr_out[2] <= vga_counter_8bitset:mem_addr_counter.val[2]
mem_addr_out[3] <= vga_counter_8bitset:mem_addr_counter.val[3]
mem_addr_out[4] <= vga_counter_8bitset:mem_addr_counter.val[4]
mem_addr_out[5] <= vga_counter_8bitset:mem_addr_counter.val[5]
mem_addr_out[6] <= vga_counter_8bitset:mem_addr_counter.val[6]
mem_addr_out[7] <= vga_counter_8bitset:mem_addr_counter.val[7]
in_np_in => counter_new.OUTPUTSELECT
in_np_in => counter_new.OUTPUTSELECT
in_np_in => counter_new.OUTPUTSELECT
in_np_in => mem_addr_enable.OUTPUTSELECT
new_line_in => mem_addr_reset.IN0
new_frame_in => mem_addr_reset.IN1


|top_de2|vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => state[5].CLK
clk => state[6].CLK
clk => state[7].CLK
rst => process_0.IN0
rst_ext => process_0.IN1
en => state.OUTPUTSELECT
en => state.OUTPUTSELECT
en => state.OUTPUTSELECT
en => state.OUTPUTSELECT
en => state.OUTPUTSELECT
en => state.OUTPUTSELECT
en => state.OUTPUTSELECT
en => state.OUTPUTSELECT
set => state.OUTPUTSELECT
set => state.OUTPUTSELECT
set => state.OUTPUTSELECT
set => state.OUTPUTSELECT
set => state.OUTPUTSELECT
set => state.OUTPUTSELECT
set => state.OUTPUTSELECT
set => state.OUTPUTSELECT
di[0] => state.DATAB
di[1] => state.DATAB
di[2] => state.DATAB
di[3] => state.DATAB
di[4] => state.DATAB
di[5] => state.DATAB
di[6] => state.DATAB
di[7] => state.DATAB
val[0] <= state[0].DB_MAX_OUTPUT_PORT_TYPE
val[1] <= state[1].DB_MAX_OUTPUT_PORT_TYPE
val[2] <= state[2].DB_MAX_OUTPUT_PORT_TYPE
val[3] <= state[3].DB_MAX_OUTPUT_PORT_TYPE
val[4] <= state[4].DB_MAX_OUTPUT_PORT_TYPE
val[5] <= state[5].DB_MAX_OUTPUT_PORT_TYPE
val[6] <= state[6].DB_MAX_OUTPUT_PORT_TYPE
val[7] <= state[7].DB_MAX_OUTPUT_PORT_TYPE


|top_de2|vga:inst3|vga_np_trans_reset:np_translation_reset
clk => vga_counter_2bit:mem_addr_counter.clk
clk => counter_state[0].CLK
clk => counter_state[1].CLK
clk => counter_state[2].CLK
clk => counter_state[3].CLK
clk => counter_state[4].CLK
rst => vga_counter_2bit:mem_addr_counter.rst
rst => counter_state[0].ACLR
rst => counter_state[1].ACLR
rst => counter_state[2].ACLR
rst => counter_state[3].ACLR
rst => counter_state[4].ACLR
mem_addr_reset_out[0] <= vga_counter_2bit:mem_addr_counter.val[0]
mem_addr_reset_out[1] <= vga_counter_2bit:mem_addr_counter.val[1]
end_np_line_in => counter_new.OUTPUTSELECT
end_np_line_in => counter_new.OUTPUTSELECT
end_np_line_in => counter_new.OUTPUTSELECT
end_np_line_in => counter_new.OUTPUTSELECT
end_np_line_in => counter_new.OUTPUTSELECT
end_np_line_in => mem_addr_enable.OUTPUTSELECT
end_frame_in => counter_new[4].OUTPUTSELECT
end_frame_in => counter_new[3].OUTPUTSELECT
end_frame_in => counter_new[2].OUTPUTSELECT
end_frame_in => counter_new[1].OUTPUTSELECT
end_frame_in => counter_new[0].OUTPUTSELECT
end_frame_in => vga_counter_2bit:mem_addr_counter.rst_ext


|top_de2|vga:inst3|vga_np_trans_reset:np_translation_reset|vga_counter_2bit:mem_addr_counter
clk => state[0].CLK
clk => state[1].CLK
rst => process_0.IN0
rst_ext => process_0.IN1
en => state.OUTPUTSELECT
en => state.OUTPUTSELECT
val[0] <= state[0].DB_MAX_OUTPUT_PORT_TYPE
val[1] <= state[1].DB_MAX_OUTPUT_PORT_TYPE


|top_de2|vga:inst3|vga_np_check:np_check
clk => end_np_line_state.CLK
clk => in_np_state.CLK
rst => end_np_line_state.ACLR
rst => in_np_state.ACLR
pos_x_in[0] => Equal0.IN15
pos_x_in[0] => LessThan0.IN16
pos_x_in[0] => LessThan1.IN16
pos_x_in[1] => Equal0.IN14
pos_x_in[1] => LessThan0.IN15
pos_x_in[1] => LessThan1.IN15
pos_x_in[2] => Equal0.IN13
pos_x_in[2] => LessThan0.IN14
pos_x_in[2] => LessThan1.IN14
pos_x_in[3] => Equal0.IN12
pos_x_in[3] => LessThan0.IN13
pos_x_in[3] => LessThan1.IN13
pos_x_in[4] => Equal0.IN11
pos_x_in[4] => LessThan0.IN12
pos_x_in[4] => LessThan1.IN12
pos_x_in[5] => Equal0.IN10
pos_x_in[5] => LessThan0.IN11
pos_x_in[5] => LessThan1.IN11
pos_x_in[6] => Equal0.IN9
pos_x_in[6] => LessThan0.IN10
pos_x_in[6] => LessThan1.IN10
pos_x_in[7] => Equal0.IN8
pos_x_in[7] => LessThan0.IN9
pos_x_in[7] => LessThan1.IN9
pos_y_in[0] => LessThan2.IN20
pos_y_in[0] => LessThan3.IN20
pos_y_in[1] => LessThan2.IN19
pos_y_in[1] => LessThan3.IN19
pos_y_in[2] => LessThan2.IN18
pos_y_in[2] => LessThan3.IN18
pos_y_in[3] => LessThan2.IN17
pos_y_in[3] => LessThan3.IN17
pos_y_in[4] => LessThan2.IN16
pos_y_in[4] => LessThan3.IN16
pos_y_in[5] => LessThan2.IN15
pos_y_in[5] => LessThan3.IN15
pos_y_in[6] => LessThan2.IN14
pos_y_in[6] => LessThan3.IN14
pos_y_in[7] => LessThan2.IN13
pos_y_in[7] => LessThan3.IN13
pos_y_in[8] => LessThan2.IN12
pos_y_in[8] => LessThan3.IN12
pos_y_in[9] => LessThan2.IN11
pos_y_in[9] => LessThan3.IN11
in_np_out <= in_np_state.DB_MAX_OUTPUT_PORT_TYPE
end_np_line_out <= end_np_line_state.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|vga:inst3|vga_score_trans:score_translation
clk => vga_counter_3bit:mem_addr_counter.clk
clk => counter_state[0].CLK
clk => counter_state[1].CLK
clk => counter_state[2].CLK
clk => counter_state[3].CLK
clk => counter_state[4].CLK
rst => vga_counter_3bit:mem_addr_counter.rst
rst => counter_state[0].ACLR
rst => counter_state[1].ACLR
rst => counter_state[2].ACLR
rst => counter_state[3].ACLR
rst => counter_state[4].ACLR
mem_addr_out[0] <= vga_counter_3bit:mem_addr_counter.val[0]
mem_addr_out[1] <= vga_counter_3bit:mem_addr_counter.val[1]
mem_addr_out[2] <= vga_counter_3bit:mem_addr_counter.val[2]
mem_addr_out[3] <= <GND>
mem_addr_out[4] <= <VCC>
mem_addr_out[5] <= <GND>
mem_addr_out[6] <= <GND>
mem_addr_out[7] <= <VCC>
end_score_line_in => counter_new.OUTPUTSELECT
end_score_line_in => counter_new.OUTPUTSELECT
end_score_line_in => counter_new.OUTPUTSELECT
end_score_line_in => counter_new.OUTPUTSELECT
end_score_line_in => counter_new.OUTPUTSELECT
end_score_line_in => mem_addr_enable.OUTPUTSELECT
end_frame_in => counter_new[4].OUTPUTSELECT
end_frame_in => counter_new[3].OUTPUTSELECT
end_frame_in => counter_new[2].OUTPUTSELECT
end_frame_in => counter_new[1].OUTPUTSELECT
end_frame_in => counter_new[0].OUTPUTSELECT
end_frame_in => vga_counter_3bit:mem_addr_counter.rst_ext


|top_de2|vga:inst3|vga_score_trans:score_translation|vga_counter_3bit:mem_addr_counter
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
rst => process_0.IN0
rst_ext => process_0.IN1
en => state.OUTPUTSELECT
en => state.OUTPUTSELECT
en => state.OUTPUTSELECT
val[0] <= state[0].DB_MAX_OUTPUT_PORT_TYPE
val[1] <= state[1].DB_MAX_OUTPUT_PORT_TYPE
val[2] <= state[2].DB_MAX_OUTPUT_PORT_TYPE


|top_de2|vga:inst3|vga_score_check:score_check
clk => end_score_line_state.CLK
clk => in_score_state.CLK
rst => end_score_line_state.ACLR
rst => in_score_state.ACLR
pos_x_in[0] => Equal0.IN15
pos_x_in[0] => LessThan0.IN16
pos_x_in[0] => LessThan1.IN16
pos_x_in[1] => Equal0.IN14
pos_x_in[1] => LessThan0.IN15
pos_x_in[1] => LessThan1.IN15
pos_x_in[2] => Equal0.IN13
pos_x_in[2] => LessThan0.IN14
pos_x_in[2] => LessThan1.IN14
pos_x_in[3] => Equal0.IN12
pos_x_in[3] => LessThan0.IN13
pos_x_in[3] => LessThan1.IN13
pos_x_in[4] => Equal0.IN11
pos_x_in[4] => LessThan0.IN12
pos_x_in[4] => LessThan1.IN12
pos_x_in[5] => Equal0.IN10
pos_x_in[5] => LessThan0.IN11
pos_x_in[5] => LessThan1.IN11
pos_x_in[6] => Equal0.IN9
pos_x_in[6] => LessThan0.IN10
pos_x_in[6] => LessThan1.IN10
pos_x_in[7] => Equal0.IN8
pos_x_in[7] => LessThan0.IN9
pos_x_in[7] => LessThan1.IN9
pos_y_in[0] => LessThan2.IN20
pos_y_in[0] => LessThan3.IN20
pos_y_in[1] => LessThan2.IN19
pos_y_in[1] => LessThan3.IN19
pos_y_in[2] => LessThan2.IN18
pos_y_in[2] => LessThan3.IN18
pos_y_in[3] => LessThan2.IN17
pos_y_in[3] => LessThan3.IN17
pos_y_in[4] => LessThan2.IN16
pos_y_in[4] => LessThan3.IN16
pos_y_in[5] => LessThan2.IN15
pos_y_in[5] => LessThan3.IN15
pos_y_in[6] => LessThan2.IN14
pos_y_in[6] => LessThan3.IN14
pos_y_in[7] => LessThan2.IN13
pos_y_in[7] => LessThan3.IN13
pos_y_in[8] => LessThan2.IN12
pos_y_in[8] => LessThan3.IN12
pos_y_in[9] => LessThan2.IN11
pos_y_in[9] => LessThan3.IN11
in_score_out <= in_score_state.DB_MAX_OUTPUT_PORT_TYPE
end_score_line_out <= end_score_line_state.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|vga:inst3|vga_demux:mem_addr_demux
def[0] => do.DATAA
def[1] => do.DATAA
def[2] => do.DATAA
def[3] => do.DATAA
def[4] => do.DATAA
def[5] => do.DATAA
def[6] => do.DATAA
def[7] => do.DATAA
s1 => do.OUTPUTSELECT
s1 => do.OUTPUTSELECT
s1 => do.OUTPUTSELECT
s1 => do.OUTPUTSELECT
s1 => do.OUTPUTSELECT
s1 => do.OUTPUTSELECT
s1 => do.OUTPUTSELECT
s1 => do.OUTPUTSELECT
di1[0] => do.DATAB
di1[1] => do.DATAB
di1[2] => do.DATAB
di1[3] => do.DATAB
di1[4] => do.DATAB
di1[5] => do.DATAB
di1[6] => do.DATAB
di1[7] => do.DATAB
s2 => do.OUTPUTSELECT
s2 => do.OUTPUTSELECT
s2 => do.OUTPUTSELECT
s2 => do.OUTPUTSELECT
s2 => do.OUTPUTSELECT
s2 => do.OUTPUTSELECT
s2 => do.OUTPUTSELECT
s2 => do.OUTPUTSELECT
di2[0] => do.DATAB
di2[1] => do.DATAB
di2[2] => do.DATAB
di2[3] => do.DATAB
di2[4] => do.DATAB
di2[5] => do.DATAB
di2[6] => do.DATAB
di2[7] => do.DATAB
do[0] <= do.DB_MAX_OUTPUT_PORT_TYPE
do[1] <= do.DB_MAX_OUTPUT_PORT_TYPE
do[2] <= do.DB_MAX_OUTPUT_PORT_TYPE
do[3] <= do.DB_MAX_OUTPUT_PORT_TYPE
do[4] <= do.DB_MAX_OUTPUT_PORT_TYPE
do[5] <= do.DB_MAX_OUTPUT_PORT_TYPE
do[6] <= do.DB_MAX_OUTPUT_PORT_TYPE
do[7] <= do.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2
clk => sr_tower:generate_tower:0:tower_mod.clk
clk => do2~reg0.CLK
clk => do1~reg0.CLK
clk => sr_tower:generate_tower:1:tower_mod.clk
clk => sr_tower:generate_tower:2:tower_mod.clk
clk => sr_tower:generate_tower:3:tower_mod.clk
clk => sr_tower:generate_tower:4:tower_mod.clk
rst => sr_tower:generate_tower:0:tower_mod.rst
rst => do2~reg0.ACLR
rst => do1~reg0.ACLR
rst => sr_tower:generate_tower:1:tower_mod.rst
rst => sr_tower:generate_tower:2:tower_mod.rst
rst => sr_tower:generate_tower:3:tower_mod.rst
rst => sr_tower:generate_tower:4:tower_mod.rst
di => sr_tower:generate_tower:0:tower_mod.di
di => sr_tower:generate_tower:1:tower_mod.di
di => sr_tower:generate_tower:2:tower_mod.di
di => sr_tower:generate_tower:3:tower_mod.di
di => sr_tower:generate_tower:4:tower_mod.di
do1 <= do1~reg0.DB_MAX_OUTPUT_PORT_TYPE
do2 <= do2~reg0.DB_MAX_OUTPUT_PORT_TYPE
we => demux5:demux5_we.di
addr1[0] => sr_tower:generate_tower:0:tower_mod.addr1[0]
addr1[0] => sr_tower:generate_tower:1:tower_mod.addr1[0]
addr1[0] => sr_tower:generate_tower:2:tower_mod.addr1[0]
addr1[0] => sr_tower:generate_tower:3:tower_mod.addr1[0]
addr1[0] => sr_tower:generate_tower:4:tower_mod.addr1[0]
addr1[1] => sr_tower:generate_tower:0:tower_mod.addr1[1]
addr1[1] => sr_tower:generate_tower:1:tower_mod.addr1[1]
addr1[1] => sr_tower:generate_tower:2:tower_mod.addr1[1]
addr1[1] => sr_tower:generate_tower:3:tower_mod.addr1[1]
addr1[1] => sr_tower:generate_tower:4:tower_mod.addr1[1]
addr1[2] => sr_tower:generate_tower:0:tower_mod.addr1[2]
addr1[2] => sr_tower:generate_tower:1:tower_mod.addr1[2]
addr1[2] => sr_tower:generate_tower:2:tower_mod.addr1[2]
addr1[2] => sr_tower:generate_tower:3:tower_mod.addr1[2]
addr1[2] => sr_tower:generate_tower:4:tower_mod.addr1[2]
addr1[3] => sr_tower:generate_tower:0:tower_mod.addr1[3]
addr1[3] => sr_tower:generate_tower:1:tower_mod.addr1[3]
addr1[3] => sr_tower:generate_tower:2:tower_mod.addr1[3]
addr1[3] => sr_tower:generate_tower:3:tower_mod.addr1[3]
addr1[3] => sr_tower:generate_tower:4:tower_mod.addr1[3]
addr1[4] => sr_tower:generate_tower:0:tower_mod.addr1[4]
addr1[4] => sr_tower:generate_tower:1:tower_mod.addr1[4]
addr1[4] => sr_tower:generate_tower:2:tower_mod.addr1[4]
addr1[4] => sr_tower:generate_tower:3:tower_mod.addr1[4]
addr1[4] => sr_tower:generate_tower:4:tower_mod.addr1[4]
addr1[5] => mux5:mux5_do1.s[0]
addr1[5] => demux5:demux5_we.s[0]
addr1[6] => mux5:mux5_do1.s[1]
addr1[6] => demux5:demux5_we.s[1]
addr1[7] => mux5:mux5_do1.s[2]
addr1[7] => demux5:demux5_we.s[2]
addr2[0] => sr_tower:generate_tower:0:tower_mod.addr2[0]
addr2[0] => sr_tower:generate_tower:1:tower_mod.addr2[0]
addr2[0] => sr_tower:generate_tower:2:tower_mod.addr2[0]
addr2[0] => sr_tower:generate_tower:3:tower_mod.addr2[0]
addr2[0] => sr_tower:generate_tower:4:tower_mod.addr2[0]
addr2[1] => sr_tower:generate_tower:0:tower_mod.addr2[1]
addr2[1] => sr_tower:generate_tower:1:tower_mod.addr2[1]
addr2[1] => sr_tower:generate_tower:2:tower_mod.addr2[1]
addr2[1] => sr_tower:generate_tower:3:tower_mod.addr2[1]
addr2[1] => sr_tower:generate_tower:4:tower_mod.addr2[1]
addr2[2] => sr_tower:generate_tower:0:tower_mod.addr2[2]
addr2[2] => sr_tower:generate_tower:1:tower_mod.addr2[2]
addr2[2] => sr_tower:generate_tower:2:tower_mod.addr2[2]
addr2[2] => sr_tower:generate_tower:3:tower_mod.addr2[2]
addr2[2] => sr_tower:generate_tower:4:tower_mod.addr2[2]
addr2[3] => sr_tower:generate_tower:0:tower_mod.addr2[3]
addr2[3] => sr_tower:generate_tower:1:tower_mod.addr2[3]
addr2[3] => sr_tower:generate_tower:2:tower_mod.addr2[3]
addr2[3] => sr_tower:generate_tower:3:tower_mod.addr2[3]
addr2[3] => sr_tower:generate_tower:4:tower_mod.addr2[3]
addr2[4] => sr_tower:generate_tower:0:tower_mod.addr2[4]
addr2[4] => sr_tower:generate_tower:1:tower_mod.addr2[4]
addr2[4] => sr_tower:generate_tower:2:tower_mod.addr2[4]
addr2[4] => sr_tower:generate_tower:3:tower_mod.addr2[4]
addr2[4] => sr_tower:generate_tower:4:tower_mod.addr2[4]
addr2[5] => mux5:mux5_do2.s[0]
addr2[6] => mux5:mux5_do2.s[1]
addr2[7] => mux5:mux5_do2.s[2]


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod
clk => bit4:generate_bit4:0:bit4_mod.clk
clk => bit4:generate_bit4:1:bit4_mod.clk
clk => bit4:generate_bit4:2:bit4_mod.clk
clk => bit4:generate_bit4:3:bit4_mod.clk
clk => bit4:generate_bit4:4:bit4_mod.clk
clk => bit4:generate_bit4:5:bit4_mod.clk
clk => bit4:generate_bit4:6:bit4_mod.clk
clk => bit4:generate_bit4:7:bit4_mod.clk
rst => bit4:generate_bit4:0:bit4_mod.rst
rst => bit4:generate_bit4:1:bit4_mod.rst
rst => bit4:generate_bit4:2:bit4_mod.rst
rst => bit4:generate_bit4:3:bit4_mod.rst
rst => bit4:generate_bit4:4:bit4_mod.rst
rst => bit4:generate_bit4:5:bit4_mod.rst
rst => bit4:generate_bit4:6:bit4_mod.rst
rst => bit4:generate_bit4:7:bit4_mod.rst
di => bit4:generate_bit4:0:bit4_mod.di
di => bit4:generate_bit4:1:bit4_mod.di
di => bit4:generate_bit4:2:bit4_mod.di
di => bit4:generate_bit4:3:bit4_mod.di
di => bit4:generate_bit4:4:bit4_mod.di
di => bit4:generate_bit4:5:bit4_mod.di
di => bit4:generate_bit4:6:bit4_mod.di
di => bit4:generate_bit4:7:bit4_mod.di
do1 <= do1.DB_MAX_OUTPUT_PORT_TYPE
do2 <= do2.DB_MAX_OUTPUT_PORT_TYPE
we => demux8_inv:demux8_inv_we_com.di
we => demux4_inv:demux4_inv_we_i.di
addr1[0] => bit4:generate_bit4:0:bit4_mod.addr1_1
addr1[0] => bit4:generate_bit4:1:bit4_mod.addr1_1
addr1[0] => bit4:generate_bit4:2:bit4_mod.addr1_1
addr1[0] => bit4:generate_bit4:3:bit4_mod.addr1_1
addr1[0] => bit4:generate_bit4:4:bit4_mod.addr1_1
addr1[0] => bit4:generate_bit4:5:bit4_mod.addr1_1
addr1[0] => bit4:generate_bit4:6:bit4_mod.addr1_1
addr1[0] => bit4:generate_bit4:7:bit4_mod.addr1_1
addr1[0] => demux4_inv:demux4_inv_we_i.s[0]
addr1[1] => bit4:generate_bit4:0:bit4_mod.addr1_2
addr1[1] => bit4:generate_bit4:1:bit4_mod.addr1_2
addr1[1] => bit4:generate_bit4:2:bit4_mod.addr1_2
addr1[1] => bit4:generate_bit4:3:bit4_mod.addr1_2
addr1[1] => bit4:generate_bit4:4:bit4_mod.addr1_2
addr1[1] => bit4:generate_bit4:5:bit4_mod.addr1_2
addr1[1] => bit4:generate_bit4:6:bit4_mod.addr1_2
addr1[1] => bit4:generate_bit4:7:bit4_mod.addr1_2
addr1[1] => demux4_inv:demux4_inv_we_i.s[1]
addr1[2] => demux8_inv:demux8_inv_we_com.s[0]
addr1[2] => dec8:dec8_re_1.s[0]
addr1[3] => demux8_inv:demux8_inv_we_com.s[1]
addr1[3] => dec8:dec8_re_1.s[1]
addr1[4] => demux8_inv:demux8_inv_we_com.s[2]
addr1[4] => dec8:dec8_re_1.s[2]
addr2[0] => bit4:generate_bit4:0:bit4_mod.addr2_1
addr2[0] => bit4:generate_bit4:1:bit4_mod.addr2_1
addr2[0] => bit4:generate_bit4:2:bit4_mod.addr2_1
addr2[0] => bit4:generate_bit4:3:bit4_mod.addr2_1
addr2[0] => bit4:generate_bit4:4:bit4_mod.addr2_1
addr2[0] => bit4:generate_bit4:5:bit4_mod.addr2_1
addr2[0] => bit4:generate_bit4:6:bit4_mod.addr2_1
addr2[0] => bit4:generate_bit4:7:bit4_mod.addr2_1
addr2[1] => bit4:generate_bit4:0:bit4_mod.addr2_2
addr2[1] => bit4:generate_bit4:1:bit4_mod.addr2_2
addr2[1] => bit4:generate_bit4:2:bit4_mod.addr2_2
addr2[1] => bit4:generate_bit4:3:bit4_mod.addr2_2
addr2[1] => bit4:generate_bit4:4:bit4_mod.addr2_2
addr2[1] => bit4:generate_bit4:5:bit4_mod.addr2_2
addr2[1] => bit4:generate_bit4:6:bit4_mod.addr2_2
addr2[1] => bit4:generate_bit4:7:bit4_mod.addr2_2
addr2[2] => dec8:dec8_re_2.s[0]
addr2[3] => dec8:dec8_re_2.s[1]
addr2[4] => dec8:dec8_re_2.s[2]


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod
do_2 <= tbuf10:tbuf10_15.Y
addr1_1 => mu210:mu210_12.S1
addr1_2 => mu210:mu210_12.S2
addr2_1 => mu210:mu210_13.S1
addr2_2 => mu210:mu210_13.S2
we1 => no210:no210_2.A
we2 => no210:no210_4.A
we3 => no210:no210_3.A
we4 => no210:no210_5.A
we_com => no210:no210_2.B
we_com => no210:no210_3.B
we_com => no210:no210_4.B
we_com => no210:no210_5.B
re_1 => tbuf10:tbuf10_14.E
re_2 => tbuf10:tbuf10_15.E
clk => dfr11:dfr11_0.CK
clk => dfr11:dfr11_6.CK
clk => dfr11:dfr11_7.CK
clk => dfr11:dfr11_8.CK
rst => dfr11:dfr11_0.R
rst => dfr11:dfr11_6.R
rst => dfr11:dfr11_7.R
rst => dfr11:dfr11_8.R
di => mu111:mu111_1.B
di => mu111:mu111_9.B
di => mu111:mu111_10.B
di => mu111:mu111_11.B
do_1 <= tbuf10:tbuf10_14.Y


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu111:mu111_1
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|no210:no210_2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|no210:no210_3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|no210:no210_4
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|no210:no210_5
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu111:mu111_9
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu111:mu111_10
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu111:mu111_11
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu210:mu210_12
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu210:mu210_13
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|tbuf10:tbuf10_14
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|tbuf10:tbuf10_15
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod
do_2 <= tbuf10:tbuf10_15.Y
addr1_1 => mu210:mu210_12.S1
addr1_2 => mu210:mu210_12.S2
addr2_1 => mu210:mu210_13.S1
addr2_2 => mu210:mu210_13.S2
we1 => no210:no210_2.A
we2 => no210:no210_4.A
we3 => no210:no210_3.A
we4 => no210:no210_5.A
we_com => no210:no210_2.B
we_com => no210:no210_3.B
we_com => no210:no210_4.B
we_com => no210:no210_5.B
re_1 => tbuf10:tbuf10_14.E
re_2 => tbuf10:tbuf10_15.E
clk => dfr11:dfr11_0.CK
clk => dfr11:dfr11_6.CK
clk => dfr11:dfr11_7.CK
clk => dfr11:dfr11_8.CK
rst => dfr11:dfr11_0.R
rst => dfr11:dfr11_6.R
rst => dfr11:dfr11_7.R
rst => dfr11:dfr11_8.R
di => mu111:mu111_1.B
di => mu111:mu111_9.B
di => mu111:mu111_10.B
di => mu111:mu111_11.B
do_1 <= tbuf10:tbuf10_14.Y


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu111:mu111_1
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|no210:no210_2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|no210:no210_3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|no210:no210_4
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|no210:no210_5
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu111:mu111_9
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu111:mu111_10
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu111:mu111_11
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu210:mu210_12
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu210:mu210_13
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|tbuf10:tbuf10_14
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|tbuf10:tbuf10_15
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod
do_2 <= tbuf10:tbuf10_15.Y
addr1_1 => mu210:mu210_12.S1
addr1_2 => mu210:mu210_12.S2
addr2_1 => mu210:mu210_13.S1
addr2_2 => mu210:mu210_13.S2
we1 => no210:no210_2.A
we2 => no210:no210_4.A
we3 => no210:no210_3.A
we4 => no210:no210_5.A
we_com => no210:no210_2.B
we_com => no210:no210_3.B
we_com => no210:no210_4.B
we_com => no210:no210_5.B
re_1 => tbuf10:tbuf10_14.E
re_2 => tbuf10:tbuf10_15.E
clk => dfr11:dfr11_0.CK
clk => dfr11:dfr11_6.CK
clk => dfr11:dfr11_7.CK
clk => dfr11:dfr11_8.CK
rst => dfr11:dfr11_0.R
rst => dfr11:dfr11_6.R
rst => dfr11:dfr11_7.R
rst => dfr11:dfr11_8.R
di => mu111:mu111_1.B
di => mu111:mu111_9.B
di => mu111:mu111_10.B
di => mu111:mu111_11.B
do_1 <= tbuf10:tbuf10_14.Y


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu111:mu111_1
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|no210:no210_2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|no210:no210_3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|no210:no210_4
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|no210:no210_5
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu111:mu111_9
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu111:mu111_10
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu111:mu111_11
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu210:mu210_12
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu210:mu210_13
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|tbuf10:tbuf10_14
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|tbuf10:tbuf10_15
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod
do_2 <= tbuf10:tbuf10_15.Y
addr1_1 => mu210:mu210_12.S1
addr1_2 => mu210:mu210_12.S2
addr2_1 => mu210:mu210_13.S1
addr2_2 => mu210:mu210_13.S2
we1 => no210:no210_2.A
we2 => no210:no210_4.A
we3 => no210:no210_3.A
we4 => no210:no210_5.A
we_com => no210:no210_2.B
we_com => no210:no210_3.B
we_com => no210:no210_4.B
we_com => no210:no210_5.B
re_1 => tbuf10:tbuf10_14.E
re_2 => tbuf10:tbuf10_15.E
clk => dfr11:dfr11_0.CK
clk => dfr11:dfr11_6.CK
clk => dfr11:dfr11_7.CK
clk => dfr11:dfr11_8.CK
rst => dfr11:dfr11_0.R
rst => dfr11:dfr11_6.R
rst => dfr11:dfr11_7.R
rst => dfr11:dfr11_8.R
di => mu111:mu111_1.B
di => mu111:mu111_9.B
di => mu111:mu111_10.B
di => mu111:mu111_11.B
do_1 <= tbuf10:tbuf10_14.Y


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu111:mu111_1
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|no210:no210_2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|no210:no210_3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|no210:no210_4
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|no210:no210_5
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu111:mu111_9
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu111:mu111_10
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu111:mu111_11
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu210:mu210_12
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu210:mu210_13
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|tbuf10:tbuf10_14
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|tbuf10:tbuf10_15
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod
do_2 <= tbuf10:tbuf10_15.Y
addr1_1 => mu210:mu210_12.S1
addr1_2 => mu210:mu210_12.S2
addr2_1 => mu210:mu210_13.S1
addr2_2 => mu210:mu210_13.S2
we1 => no210:no210_2.A
we2 => no210:no210_4.A
we3 => no210:no210_3.A
we4 => no210:no210_5.A
we_com => no210:no210_2.B
we_com => no210:no210_3.B
we_com => no210:no210_4.B
we_com => no210:no210_5.B
re_1 => tbuf10:tbuf10_14.E
re_2 => tbuf10:tbuf10_15.E
clk => dfr11:dfr11_0.CK
clk => dfr11:dfr11_6.CK
clk => dfr11:dfr11_7.CK
clk => dfr11:dfr11_8.CK
rst => dfr11:dfr11_0.R
rst => dfr11:dfr11_6.R
rst => dfr11:dfr11_7.R
rst => dfr11:dfr11_8.R
di => mu111:mu111_1.B
di => mu111:mu111_9.B
di => mu111:mu111_10.B
di => mu111:mu111_11.B
do_1 <= tbuf10:tbuf10_14.Y


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|mu111:mu111_1
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|no210:no210_2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|no210:no210_3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|no210:no210_4
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|no210:no210_5
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|mu111:mu111_9
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|mu111:mu111_10
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|mu111:mu111_11
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|mu210:mu210_12
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|mu210:mu210_13
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|tbuf10:tbuf10_14
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|tbuf10:tbuf10_15
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod
do_2 <= tbuf10:tbuf10_15.Y
addr1_1 => mu210:mu210_12.S1
addr1_2 => mu210:mu210_12.S2
addr2_1 => mu210:mu210_13.S1
addr2_2 => mu210:mu210_13.S2
we1 => no210:no210_2.A
we2 => no210:no210_4.A
we3 => no210:no210_3.A
we4 => no210:no210_5.A
we_com => no210:no210_2.B
we_com => no210:no210_3.B
we_com => no210:no210_4.B
we_com => no210:no210_5.B
re_1 => tbuf10:tbuf10_14.E
re_2 => tbuf10:tbuf10_15.E
clk => dfr11:dfr11_0.CK
clk => dfr11:dfr11_6.CK
clk => dfr11:dfr11_7.CK
clk => dfr11:dfr11_8.CK
rst => dfr11:dfr11_0.R
rst => dfr11:dfr11_6.R
rst => dfr11:dfr11_7.R
rst => dfr11:dfr11_8.R
di => mu111:mu111_1.B
di => mu111:mu111_9.B
di => mu111:mu111_10.B
di => mu111:mu111_11.B
do_1 <= tbuf10:tbuf10_14.Y


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|mu111:mu111_1
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|no210:no210_2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|no210:no210_3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|no210:no210_4
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|no210:no210_5
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|mu111:mu111_9
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|mu111:mu111_10
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|mu111:mu111_11
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|mu210:mu210_12
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|mu210:mu210_13
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|tbuf10:tbuf10_14
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|tbuf10:tbuf10_15
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod
do_2 <= tbuf10:tbuf10_15.Y
addr1_1 => mu210:mu210_12.S1
addr1_2 => mu210:mu210_12.S2
addr2_1 => mu210:mu210_13.S1
addr2_2 => mu210:mu210_13.S2
we1 => no210:no210_2.A
we2 => no210:no210_4.A
we3 => no210:no210_3.A
we4 => no210:no210_5.A
we_com => no210:no210_2.B
we_com => no210:no210_3.B
we_com => no210:no210_4.B
we_com => no210:no210_5.B
re_1 => tbuf10:tbuf10_14.E
re_2 => tbuf10:tbuf10_15.E
clk => dfr11:dfr11_0.CK
clk => dfr11:dfr11_6.CK
clk => dfr11:dfr11_7.CK
clk => dfr11:dfr11_8.CK
rst => dfr11:dfr11_0.R
rst => dfr11:dfr11_6.R
rst => dfr11:dfr11_7.R
rst => dfr11:dfr11_8.R
di => mu111:mu111_1.B
di => mu111:mu111_9.B
di => mu111:mu111_10.B
di => mu111:mu111_11.B
do_1 <= tbuf10:tbuf10_14.Y


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|mu111:mu111_1
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|no210:no210_2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|no210:no210_3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|no210:no210_4
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|no210:no210_5
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|mu111:mu111_9
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|mu111:mu111_10
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|mu111:mu111_11
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|mu210:mu210_12
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|mu210:mu210_13
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|tbuf10:tbuf10_14
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|tbuf10:tbuf10_15
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod
do_2 <= tbuf10:tbuf10_15.Y
addr1_1 => mu210:mu210_12.S1
addr1_2 => mu210:mu210_12.S2
addr2_1 => mu210:mu210_13.S1
addr2_2 => mu210:mu210_13.S2
we1 => no210:no210_2.A
we2 => no210:no210_4.A
we3 => no210:no210_3.A
we4 => no210:no210_5.A
we_com => no210:no210_2.B
we_com => no210:no210_3.B
we_com => no210:no210_4.B
we_com => no210:no210_5.B
re_1 => tbuf10:tbuf10_14.E
re_2 => tbuf10:tbuf10_15.E
clk => dfr11:dfr11_0.CK
clk => dfr11:dfr11_6.CK
clk => dfr11:dfr11_7.CK
clk => dfr11:dfr11_8.CK
rst => dfr11:dfr11_0.R
rst => dfr11:dfr11_6.R
rst => dfr11:dfr11_7.R
rst => dfr11:dfr11_8.R
di => mu111:mu111_1.B
di => mu111:mu111_9.B
di => mu111:mu111_10.B
di => mu111:mu111_11.B
do_1 <= tbuf10:tbuf10_14.Y


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu111:mu111_1
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|no210:no210_2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|no210:no210_3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|no210:no210_4
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|no210:no210_5
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu111:mu111_9
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu111:mu111_10
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu111:mu111_11
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu210:mu210_12
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu210:mu210_13
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|tbuf10:tbuf10_14
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|tbuf10:tbuf10_15
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|demux8_inv:demux8_inv_we_com
di => Mux0.IN7
di => Mux1.IN7
di => Mux2.IN7
di => Mux3.IN7
di => Mux4.IN7
di => Mux5.IN7
di => Mux6.IN7
di => Mux7.IN7
do[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
do[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
do[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
do[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
do[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
do[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
do[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
do[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
s[0] => Mux0.IN10
s[0] => Mux1.IN10
s[0] => Mux2.IN10
s[0] => Mux3.IN10
s[0] => Mux4.IN10
s[0] => Mux5.IN10
s[0] => Mux6.IN10
s[0] => Mux7.IN10
s[1] => Mux0.IN9
s[1] => Mux1.IN9
s[1] => Mux2.IN9
s[1] => Mux3.IN9
s[1] => Mux4.IN9
s[1] => Mux5.IN9
s[1] => Mux6.IN9
s[1] => Mux7.IN9
s[2] => Mux0.IN8
s[2] => Mux1.IN8
s[2] => Mux2.IN8
s[2] => Mux3.IN8
s[2] => Mux4.IN8
s[2] => Mux5.IN8
s[2] => Mux6.IN8
s[2] => Mux7.IN8


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|dec8:dec8_re_1
do[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
do[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
do[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
do[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
do[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
do[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
do[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
do[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
s[0] => Mux0.IN10
s[0] => Mux1.IN10
s[0] => Mux2.IN10
s[0] => Mux3.IN10
s[0] => Mux4.IN10
s[0] => Mux5.IN10
s[0] => Mux6.IN10
s[0] => Mux7.IN10
s[1] => Mux0.IN9
s[1] => Mux1.IN9
s[1] => Mux2.IN9
s[1] => Mux3.IN9
s[1] => Mux4.IN9
s[1] => Mux5.IN9
s[1] => Mux6.IN9
s[1] => Mux7.IN9
s[2] => Mux0.IN8
s[2] => Mux1.IN8
s[2] => Mux2.IN8
s[2] => Mux3.IN8
s[2] => Mux4.IN8
s[2] => Mux5.IN8
s[2] => Mux6.IN8
s[2] => Mux7.IN8


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|dec8:dec8_re_2
do[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
do[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
do[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
do[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
do[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
do[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
do[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
do[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
s[0] => Mux0.IN10
s[0] => Mux1.IN10
s[0] => Mux2.IN10
s[0] => Mux3.IN10
s[0] => Mux4.IN10
s[0] => Mux5.IN10
s[0] => Mux6.IN10
s[0] => Mux7.IN10
s[1] => Mux0.IN9
s[1] => Mux1.IN9
s[1] => Mux2.IN9
s[1] => Mux3.IN9
s[1] => Mux4.IN9
s[1] => Mux5.IN9
s[1] => Mux6.IN9
s[1] => Mux7.IN9
s[2] => Mux0.IN8
s[2] => Mux1.IN8
s[2] => Mux2.IN8
s[2] => Mux3.IN8
s[2] => Mux4.IN8
s[2] => Mux5.IN8
s[2] => Mux6.IN8
s[2] => Mux7.IN8


|top_de2|sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|demux4_inv:demux4_inv_we_i
di => Mux0.IN3
di => Mux1.IN3
di => Mux2.IN3
di => Mux3.IN3
do[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
do[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
do[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
do[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
s[0] => Mux0.IN5
s[0] => Mux1.IN5
s[0] => Mux2.IN5
s[0] => Mux3.IN5
s[1] => Mux0.IN4
s[1] => Mux1.IN4
s[1] => Mux2.IN4
s[1] => Mux3.IN4


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod
clk => bit4:generate_bit4:0:bit4_mod.clk
clk => bit4:generate_bit4:1:bit4_mod.clk
clk => bit4:generate_bit4:2:bit4_mod.clk
clk => bit4:generate_bit4:3:bit4_mod.clk
clk => bit4:generate_bit4:4:bit4_mod.clk
clk => bit4:generate_bit4:5:bit4_mod.clk
clk => bit4:generate_bit4:6:bit4_mod.clk
clk => bit4:generate_bit4:7:bit4_mod.clk
rst => bit4:generate_bit4:0:bit4_mod.rst
rst => bit4:generate_bit4:1:bit4_mod.rst
rst => bit4:generate_bit4:2:bit4_mod.rst
rst => bit4:generate_bit4:3:bit4_mod.rst
rst => bit4:generate_bit4:4:bit4_mod.rst
rst => bit4:generate_bit4:5:bit4_mod.rst
rst => bit4:generate_bit4:6:bit4_mod.rst
rst => bit4:generate_bit4:7:bit4_mod.rst
di => bit4:generate_bit4:0:bit4_mod.di
di => bit4:generate_bit4:1:bit4_mod.di
di => bit4:generate_bit4:2:bit4_mod.di
di => bit4:generate_bit4:3:bit4_mod.di
di => bit4:generate_bit4:4:bit4_mod.di
di => bit4:generate_bit4:5:bit4_mod.di
di => bit4:generate_bit4:6:bit4_mod.di
di => bit4:generate_bit4:7:bit4_mod.di
do1 <= do1.DB_MAX_OUTPUT_PORT_TYPE
do2 <= do2.DB_MAX_OUTPUT_PORT_TYPE
we => demux8_inv:demux8_inv_we_com.di
we => demux4_inv:demux4_inv_we_i.di
addr1[0] => bit4:generate_bit4:0:bit4_mod.addr1_1
addr1[0] => bit4:generate_bit4:1:bit4_mod.addr1_1
addr1[0] => bit4:generate_bit4:2:bit4_mod.addr1_1
addr1[0] => bit4:generate_bit4:3:bit4_mod.addr1_1
addr1[0] => bit4:generate_bit4:4:bit4_mod.addr1_1
addr1[0] => bit4:generate_bit4:5:bit4_mod.addr1_1
addr1[0] => bit4:generate_bit4:6:bit4_mod.addr1_1
addr1[0] => bit4:generate_bit4:7:bit4_mod.addr1_1
addr1[0] => demux4_inv:demux4_inv_we_i.s[0]
addr1[1] => bit4:generate_bit4:0:bit4_mod.addr1_2
addr1[1] => bit4:generate_bit4:1:bit4_mod.addr1_2
addr1[1] => bit4:generate_bit4:2:bit4_mod.addr1_2
addr1[1] => bit4:generate_bit4:3:bit4_mod.addr1_2
addr1[1] => bit4:generate_bit4:4:bit4_mod.addr1_2
addr1[1] => bit4:generate_bit4:5:bit4_mod.addr1_2
addr1[1] => bit4:generate_bit4:6:bit4_mod.addr1_2
addr1[1] => bit4:generate_bit4:7:bit4_mod.addr1_2
addr1[1] => demux4_inv:demux4_inv_we_i.s[1]
addr1[2] => demux8_inv:demux8_inv_we_com.s[0]
addr1[2] => dec8:dec8_re_1.s[0]
addr1[3] => demux8_inv:demux8_inv_we_com.s[1]
addr1[3] => dec8:dec8_re_1.s[1]
addr1[4] => demux8_inv:demux8_inv_we_com.s[2]
addr1[4] => dec8:dec8_re_1.s[2]
addr2[0] => bit4:generate_bit4:0:bit4_mod.addr2_1
addr2[0] => bit4:generate_bit4:1:bit4_mod.addr2_1
addr2[0] => bit4:generate_bit4:2:bit4_mod.addr2_1
addr2[0] => bit4:generate_bit4:3:bit4_mod.addr2_1
addr2[0] => bit4:generate_bit4:4:bit4_mod.addr2_1
addr2[0] => bit4:generate_bit4:5:bit4_mod.addr2_1
addr2[0] => bit4:generate_bit4:6:bit4_mod.addr2_1
addr2[0] => bit4:generate_bit4:7:bit4_mod.addr2_1
addr2[1] => bit4:generate_bit4:0:bit4_mod.addr2_2
addr2[1] => bit4:generate_bit4:1:bit4_mod.addr2_2
addr2[1] => bit4:generate_bit4:2:bit4_mod.addr2_2
addr2[1] => bit4:generate_bit4:3:bit4_mod.addr2_2
addr2[1] => bit4:generate_bit4:4:bit4_mod.addr2_2
addr2[1] => bit4:generate_bit4:5:bit4_mod.addr2_2
addr2[1] => bit4:generate_bit4:6:bit4_mod.addr2_2
addr2[1] => bit4:generate_bit4:7:bit4_mod.addr2_2
addr2[2] => dec8:dec8_re_2.s[0]
addr2[3] => dec8:dec8_re_2.s[1]
addr2[4] => dec8:dec8_re_2.s[2]


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod
do_2 <= tbuf10:tbuf10_15.Y
addr1_1 => mu210:mu210_12.S1
addr1_2 => mu210:mu210_12.S2
addr2_1 => mu210:mu210_13.S1
addr2_2 => mu210:mu210_13.S2
we1 => no210:no210_2.A
we2 => no210:no210_4.A
we3 => no210:no210_3.A
we4 => no210:no210_5.A
we_com => no210:no210_2.B
we_com => no210:no210_3.B
we_com => no210:no210_4.B
we_com => no210:no210_5.B
re_1 => tbuf10:tbuf10_14.E
re_2 => tbuf10:tbuf10_15.E
clk => dfr11:dfr11_0.CK
clk => dfr11:dfr11_6.CK
clk => dfr11:dfr11_7.CK
clk => dfr11:dfr11_8.CK
rst => dfr11:dfr11_0.R
rst => dfr11:dfr11_6.R
rst => dfr11:dfr11_7.R
rst => dfr11:dfr11_8.R
di => mu111:mu111_1.B
di => mu111:mu111_9.B
di => mu111:mu111_10.B
di => mu111:mu111_11.B
do_1 <= tbuf10:tbuf10_14.Y


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu111:mu111_1
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|no210:no210_2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|no210:no210_3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|no210:no210_4
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|no210:no210_5
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu111:mu111_9
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu111:mu111_10
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu111:mu111_11
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu210:mu210_12
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu210:mu210_13
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|tbuf10:tbuf10_14
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|tbuf10:tbuf10_15
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod
do_2 <= tbuf10:tbuf10_15.Y
addr1_1 => mu210:mu210_12.S1
addr1_2 => mu210:mu210_12.S2
addr2_1 => mu210:mu210_13.S1
addr2_2 => mu210:mu210_13.S2
we1 => no210:no210_2.A
we2 => no210:no210_4.A
we3 => no210:no210_3.A
we4 => no210:no210_5.A
we_com => no210:no210_2.B
we_com => no210:no210_3.B
we_com => no210:no210_4.B
we_com => no210:no210_5.B
re_1 => tbuf10:tbuf10_14.E
re_2 => tbuf10:tbuf10_15.E
clk => dfr11:dfr11_0.CK
clk => dfr11:dfr11_6.CK
clk => dfr11:dfr11_7.CK
clk => dfr11:dfr11_8.CK
rst => dfr11:dfr11_0.R
rst => dfr11:dfr11_6.R
rst => dfr11:dfr11_7.R
rst => dfr11:dfr11_8.R
di => mu111:mu111_1.B
di => mu111:mu111_9.B
di => mu111:mu111_10.B
di => mu111:mu111_11.B
do_1 <= tbuf10:tbuf10_14.Y


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu111:mu111_1
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|no210:no210_2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|no210:no210_3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|no210:no210_4
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|no210:no210_5
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu111:mu111_9
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu111:mu111_10
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu111:mu111_11
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu210:mu210_12
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu210:mu210_13
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|tbuf10:tbuf10_14
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|tbuf10:tbuf10_15
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod
do_2 <= tbuf10:tbuf10_15.Y
addr1_1 => mu210:mu210_12.S1
addr1_2 => mu210:mu210_12.S2
addr2_1 => mu210:mu210_13.S1
addr2_2 => mu210:mu210_13.S2
we1 => no210:no210_2.A
we2 => no210:no210_4.A
we3 => no210:no210_3.A
we4 => no210:no210_5.A
we_com => no210:no210_2.B
we_com => no210:no210_3.B
we_com => no210:no210_4.B
we_com => no210:no210_5.B
re_1 => tbuf10:tbuf10_14.E
re_2 => tbuf10:tbuf10_15.E
clk => dfr11:dfr11_0.CK
clk => dfr11:dfr11_6.CK
clk => dfr11:dfr11_7.CK
clk => dfr11:dfr11_8.CK
rst => dfr11:dfr11_0.R
rst => dfr11:dfr11_6.R
rst => dfr11:dfr11_7.R
rst => dfr11:dfr11_8.R
di => mu111:mu111_1.B
di => mu111:mu111_9.B
di => mu111:mu111_10.B
di => mu111:mu111_11.B
do_1 <= tbuf10:tbuf10_14.Y


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu111:mu111_1
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|no210:no210_2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|no210:no210_3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|no210:no210_4
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|no210:no210_5
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu111:mu111_9
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu111:mu111_10
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu111:mu111_11
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu210:mu210_12
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu210:mu210_13
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|tbuf10:tbuf10_14
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|tbuf10:tbuf10_15
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod
do_2 <= tbuf10:tbuf10_15.Y
addr1_1 => mu210:mu210_12.S1
addr1_2 => mu210:mu210_12.S2
addr2_1 => mu210:mu210_13.S1
addr2_2 => mu210:mu210_13.S2
we1 => no210:no210_2.A
we2 => no210:no210_4.A
we3 => no210:no210_3.A
we4 => no210:no210_5.A
we_com => no210:no210_2.B
we_com => no210:no210_3.B
we_com => no210:no210_4.B
we_com => no210:no210_5.B
re_1 => tbuf10:tbuf10_14.E
re_2 => tbuf10:tbuf10_15.E
clk => dfr11:dfr11_0.CK
clk => dfr11:dfr11_6.CK
clk => dfr11:dfr11_7.CK
clk => dfr11:dfr11_8.CK
rst => dfr11:dfr11_0.R
rst => dfr11:dfr11_6.R
rst => dfr11:dfr11_7.R
rst => dfr11:dfr11_8.R
di => mu111:mu111_1.B
di => mu111:mu111_9.B
di => mu111:mu111_10.B
di => mu111:mu111_11.B
do_1 <= tbuf10:tbuf10_14.Y


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu111:mu111_1
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|no210:no210_2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|no210:no210_3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|no210:no210_4
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|no210:no210_5
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu111:mu111_9
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu111:mu111_10
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu111:mu111_11
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu210:mu210_12
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu210:mu210_13
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|tbuf10:tbuf10_14
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|tbuf10:tbuf10_15
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod
do_2 <= tbuf10:tbuf10_15.Y
addr1_1 => mu210:mu210_12.S1
addr1_2 => mu210:mu210_12.S2
addr2_1 => mu210:mu210_13.S1
addr2_2 => mu210:mu210_13.S2
we1 => no210:no210_2.A
we2 => no210:no210_4.A
we3 => no210:no210_3.A
we4 => no210:no210_5.A
we_com => no210:no210_2.B
we_com => no210:no210_3.B
we_com => no210:no210_4.B
we_com => no210:no210_5.B
re_1 => tbuf10:tbuf10_14.E
re_2 => tbuf10:tbuf10_15.E
clk => dfr11:dfr11_0.CK
clk => dfr11:dfr11_6.CK
clk => dfr11:dfr11_7.CK
clk => dfr11:dfr11_8.CK
rst => dfr11:dfr11_0.R
rst => dfr11:dfr11_6.R
rst => dfr11:dfr11_7.R
rst => dfr11:dfr11_8.R
di => mu111:mu111_1.B
di => mu111:mu111_9.B
di => mu111:mu111_10.B
di => mu111:mu111_11.B
do_1 <= tbuf10:tbuf10_14.Y


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|mu111:mu111_1
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|no210:no210_2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|no210:no210_3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|no210:no210_4
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|no210:no210_5
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|mu111:mu111_9
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|mu111:mu111_10
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|mu111:mu111_11
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|mu210:mu210_12
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|mu210:mu210_13
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|tbuf10:tbuf10_14
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|tbuf10:tbuf10_15
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod
do_2 <= tbuf10:tbuf10_15.Y
addr1_1 => mu210:mu210_12.S1
addr1_2 => mu210:mu210_12.S2
addr2_1 => mu210:mu210_13.S1
addr2_2 => mu210:mu210_13.S2
we1 => no210:no210_2.A
we2 => no210:no210_4.A
we3 => no210:no210_3.A
we4 => no210:no210_5.A
we_com => no210:no210_2.B
we_com => no210:no210_3.B
we_com => no210:no210_4.B
we_com => no210:no210_5.B
re_1 => tbuf10:tbuf10_14.E
re_2 => tbuf10:tbuf10_15.E
clk => dfr11:dfr11_0.CK
clk => dfr11:dfr11_6.CK
clk => dfr11:dfr11_7.CK
clk => dfr11:dfr11_8.CK
rst => dfr11:dfr11_0.R
rst => dfr11:dfr11_6.R
rst => dfr11:dfr11_7.R
rst => dfr11:dfr11_8.R
di => mu111:mu111_1.B
di => mu111:mu111_9.B
di => mu111:mu111_10.B
di => mu111:mu111_11.B
do_1 <= tbuf10:tbuf10_14.Y


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|mu111:mu111_1
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|no210:no210_2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|no210:no210_3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|no210:no210_4
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|no210:no210_5
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|mu111:mu111_9
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|mu111:mu111_10
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|mu111:mu111_11
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|mu210:mu210_12
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|mu210:mu210_13
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|tbuf10:tbuf10_14
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|tbuf10:tbuf10_15
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod
do_2 <= tbuf10:tbuf10_15.Y
addr1_1 => mu210:mu210_12.S1
addr1_2 => mu210:mu210_12.S2
addr2_1 => mu210:mu210_13.S1
addr2_2 => mu210:mu210_13.S2
we1 => no210:no210_2.A
we2 => no210:no210_4.A
we3 => no210:no210_3.A
we4 => no210:no210_5.A
we_com => no210:no210_2.B
we_com => no210:no210_3.B
we_com => no210:no210_4.B
we_com => no210:no210_5.B
re_1 => tbuf10:tbuf10_14.E
re_2 => tbuf10:tbuf10_15.E
clk => dfr11:dfr11_0.CK
clk => dfr11:dfr11_6.CK
clk => dfr11:dfr11_7.CK
clk => dfr11:dfr11_8.CK
rst => dfr11:dfr11_0.R
rst => dfr11:dfr11_6.R
rst => dfr11:dfr11_7.R
rst => dfr11:dfr11_8.R
di => mu111:mu111_1.B
di => mu111:mu111_9.B
di => mu111:mu111_10.B
di => mu111:mu111_11.B
do_1 <= tbuf10:tbuf10_14.Y


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|mu111:mu111_1
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|no210:no210_2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|no210:no210_3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|no210:no210_4
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|no210:no210_5
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|mu111:mu111_9
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|mu111:mu111_10
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|mu111:mu111_11
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|mu210:mu210_12
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|mu210:mu210_13
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|tbuf10:tbuf10_14
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|tbuf10:tbuf10_15
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod
do_2 <= tbuf10:tbuf10_15.Y
addr1_1 => mu210:mu210_12.S1
addr1_2 => mu210:mu210_12.S2
addr2_1 => mu210:mu210_13.S1
addr2_2 => mu210:mu210_13.S2
we1 => no210:no210_2.A
we2 => no210:no210_4.A
we3 => no210:no210_3.A
we4 => no210:no210_5.A
we_com => no210:no210_2.B
we_com => no210:no210_3.B
we_com => no210:no210_4.B
we_com => no210:no210_5.B
re_1 => tbuf10:tbuf10_14.E
re_2 => tbuf10:tbuf10_15.E
clk => dfr11:dfr11_0.CK
clk => dfr11:dfr11_6.CK
clk => dfr11:dfr11_7.CK
clk => dfr11:dfr11_8.CK
rst => dfr11:dfr11_0.R
rst => dfr11:dfr11_6.R
rst => dfr11:dfr11_7.R
rst => dfr11:dfr11_8.R
di => mu111:mu111_1.B
di => mu111:mu111_9.B
di => mu111:mu111_10.B
di => mu111:mu111_11.B
do_1 <= tbuf10:tbuf10_14.Y


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu111:mu111_1
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|no210:no210_2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|no210:no210_3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|no210:no210_4
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|no210:no210_5
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu111:mu111_9
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu111:mu111_10
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu111:mu111_11
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu210:mu210_12
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu210:mu210_13
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|tbuf10:tbuf10_14
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|tbuf10:tbuf10_15
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|demux8_inv:demux8_inv_we_com
di => Mux0.IN7
di => Mux1.IN7
di => Mux2.IN7
di => Mux3.IN7
di => Mux4.IN7
di => Mux5.IN7
di => Mux6.IN7
di => Mux7.IN7
do[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
do[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
do[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
do[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
do[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
do[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
do[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
do[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
s[0] => Mux0.IN10
s[0] => Mux1.IN10
s[0] => Mux2.IN10
s[0] => Mux3.IN10
s[0] => Mux4.IN10
s[0] => Mux5.IN10
s[0] => Mux6.IN10
s[0] => Mux7.IN10
s[1] => Mux0.IN9
s[1] => Mux1.IN9
s[1] => Mux2.IN9
s[1] => Mux3.IN9
s[1] => Mux4.IN9
s[1] => Mux5.IN9
s[1] => Mux6.IN9
s[1] => Mux7.IN9
s[2] => Mux0.IN8
s[2] => Mux1.IN8
s[2] => Mux2.IN8
s[2] => Mux3.IN8
s[2] => Mux4.IN8
s[2] => Mux5.IN8
s[2] => Mux6.IN8
s[2] => Mux7.IN8


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|dec8:dec8_re_1
do[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
do[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
do[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
do[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
do[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
do[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
do[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
do[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
s[0] => Mux0.IN10
s[0] => Mux1.IN10
s[0] => Mux2.IN10
s[0] => Mux3.IN10
s[0] => Mux4.IN10
s[0] => Mux5.IN10
s[0] => Mux6.IN10
s[0] => Mux7.IN10
s[1] => Mux0.IN9
s[1] => Mux1.IN9
s[1] => Mux2.IN9
s[1] => Mux3.IN9
s[1] => Mux4.IN9
s[1] => Mux5.IN9
s[1] => Mux6.IN9
s[1] => Mux7.IN9
s[2] => Mux0.IN8
s[2] => Mux1.IN8
s[2] => Mux2.IN8
s[2] => Mux3.IN8
s[2] => Mux4.IN8
s[2] => Mux5.IN8
s[2] => Mux6.IN8
s[2] => Mux7.IN8


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|dec8:dec8_re_2
do[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
do[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
do[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
do[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
do[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
do[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
do[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
do[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
s[0] => Mux0.IN10
s[0] => Mux1.IN10
s[0] => Mux2.IN10
s[0] => Mux3.IN10
s[0] => Mux4.IN10
s[0] => Mux5.IN10
s[0] => Mux6.IN10
s[0] => Mux7.IN10
s[1] => Mux0.IN9
s[1] => Mux1.IN9
s[1] => Mux2.IN9
s[1] => Mux3.IN9
s[1] => Mux4.IN9
s[1] => Mux5.IN9
s[1] => Mux6.IN9
s[1] => Mux7.IN9
s[2] => Mux0.IN8
s[2] => Mux1.IN8
s[2] => Mux2.IN8
s[2] => Mux3.IN8
s[2] => Mux4.IN8
s[2] => Mux5.IN8
s[2] => Mux6.IN8
s[2] => Mux7.IN8


|top_de2|sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|demux4_inv:demux4_inv_we_i
di => Mux0.IN3
di => Mux1.IN3
di => Mux2.IN3
di => Mux3.IN3
do[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
do[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
do[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
do[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
s[0] => Mux0.IN5
s[0] => Mux1.IN5
s[0] => Mux2.IN5
s[0] => Mux3.IN5
s[1] => Mux0.IN4
s[1] => Mux1.IN4
s[1] => Mux2.IN4
s[1] => Mux3.IN4


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod
clk => bit4:generate_bit4:0:bit4_mod.clk
clk => bit4:generate_bit4:1:bit4_mod.clk
clk => bit4:generate_bit4:2:bit4_mod.clk
clk => bit4:generate_bit4:3:bit4_mod.clk
clk => bit4:generate_bit4:4:bit4_mod.clk
clk => bit4:generate_bit4:5:bit4_mod.clk
clk => bit4:generate_bit4:6:bit4_mod.clk
clk => bit4:generate_bit4:7:bit4_mod.clk
rst => bit4:generate_bit4:0:bit4_mod.rst
rst => bit4:generate_bit4:1:bit4_mod.rst
rst => bit4:generate_bit4:2:bit4_mod.rst
rst => bit4:generate_bit4:3:bit4_mod.rst
rst => bit4:generate_bit4:4:bit4_mod.rst
rst => bit4:generate_bit4:5:bit4_mod.rst
rst => bit4:generate_bit4:6:bit4_mod.rst
rst => bit4:generate_bit4:7:bit4_mod.rst
di => bit4:generate_bit4:0:bit4_mod.di
di => bit4:generate_bit4:1:bit4_mod.di
di => bit4:generate_bit4:2:bit4_mod.di
di => bit4:generate_bit4:3:bit4_mod.di
di => bit4:generate_bit4:4:bit4_mod.di
di => bit4:generate_bit4:5:bit4_mod.di
di => bit4:generate_bit4:6:bit4_mod.di
di => bit4:generate_bit4:7:bit4_mod.di
do1 <= do1.DB_MAX_OUTPUT_PORT_TYPE
do2 <= do2.DB_MAX_OUTPUT_PORT_TYPE
we => demux8_inv:demux8_inv_we_com.di
we => demux4_inv:demux4_inv_we_i.di
addr1[0] => bit4:generate_bit4:0:bit4_mod.addr1_1
addr1[0] => bit4:generate_bit4:1:bit4_mod.addr1_1
addr1[0] => bit4:generate_bit4:2:bit4_mod.addr1_1
addr1[0] => bit4:generate_bit4:3:bit4_mod.addr1_1
addr1[0] => bit4:generate_bit4:4:bit4_mod.addr1_1
addr1[0] => bit4:generate_bit4:5:bit4_mod.addr1_1
addr1[0] => bit4:generate_bit4:6:bit4_mod.addr1_1
addr1[0] => bit4:generate_bit4:7:bit4_mod.addr1_1
addr1[0] => demux4_inv:demux4_inv_we_i.s[0]
addr1[1] => bit4:generate_bit4:0:bit4_mod.addr1_2
addr1[1] => bit4:generate_bit4:1:bit4_mod.addr1_2
addr1[1] => bit4:generate_bit4:2:bit4_mod.addr1_2
addr1[1] => bit4:generate_bit4:3:bit4_mod.addr1_2
addr1[1] => bit4:generate_bit4:4:bit4_mod.addr1_2
addr1[1] => bit4:generate_bit4:5:bit4_mod.addr1_2
addr1[1] => bit4:generate_bit4:6:bit4_mod.addr1_2
addr1[1] => bit4:generate_bit4:7:bit4_mod.addr1_2
addr1[1] => demux4_inv:demux4_inv_we_i.s[1]
addr1[2] => demux8_inv:demux8_inv_we_com.s[0]
addr1[2] => dec8:dec8_re_1.s[0]
addr1[3] => demux8_inv:demux8_inv_we_com.s[1]
addr1[3] => dec8:dec8_re_1.s[1]
addr1[4] => demux8_inv:demux8_inv_we_com.s[2]
addr1[4] => dec8:dec8_re_1.s[2]
addr2[0] => bit4:generate_bit4:0:bit4_mod.addr2_1
addr2[0] => bit4:generate_bit4:1:bit4_mod.addr2_1
addr2[0] => bit4:generate_bit4:2:bit4_mod.addr2_1
addr2[0] => bit4:generate_bit4:3:bit4_mod.addr2_1
addr2[0] => bit4:generate_bit4:4:bit4_mod.addr2_1
addr2[0] => bit4:generate_bit4:5:bit4_mod.addr2_1
addr2[0] => bit4:generate_bit4:6:bit4_mod.addr2_1
addr2[0] => bit4:generate_bit4:7:bit4_mod.addr2_1
addr2[1] => bit4:generate_bit4:0:bit4_mod.addr2_2
addr2[1] => bit4:generate_bit4:1:bit4_mod.addr2_2
addr2[1] => bit4:generate_bit4:2:bit4_mod.addr2_2
addr2[1] => bit4:generate_bit4:3:bit4_mod.addr2_2
addr2[1] => bit4:generate_bit4:4:bit4_mod.addr2_2
addr2[1] => bit4:generate_bit4:5:bit4_mod.addr2_2
addr2[1] => bit4:generate_bit4:6:bit4_mod.addr2_2
addr2[1] => bit4:generate_bit4:7:bit4_mod.addr2_2
addr2[2] => dec8:dec8_re_2.s[0]
addr2[3] => dec8:dec8_re_2.s[1]
addr2[4] => dec8:dec8_re_2.s[2]


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod
do_2 <= tbuf10:tbuf10_15.Y
addr1_1 => mu210:mu210_12.S1
addr1_2 => mu210:mu210_12.S2
addr2_1 => mu210:mu210_13.S1
addr2_2 => mu210:mu210_13.S2
we1 => no210:no210_2.A
we2 => no210:no210_4.A
we3 => no210:no210_3.A
we4 => no210:no210_5.A
we_com => no210:no210_2.B
we_com => no210:no210_3.B
we_com => no210:no210_4.B
we_com => no210:no210_5.B
re_1 => tbuf10:tbuf10_14.E
re_2 => tbuf10:tbuf10_15.E
clk => dfr11:dfr11_0.CK
clk => dfr11:dfr11_6.CK
clk => dfr11:dfr11_7.CK
clk => dfr11:dfr11_8.CK
rst => dfr11:dfr11_0.R
rst => dfr11:dfr11_6.R
rst => dfr11:dfr11_7.R
rst => dfr11:dfr11_8.R
di => mu111:mu111_1.B
di => mu111:mu111_9.B
di => mu111:mu111_10.B
di => mu111:mu111_11.B
do_1 <= tbuf10:tbuf10_14.Y


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu111:mu111_1
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|no210:no210_2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|no210:no210_3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|no210:no210_4
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|no210:no210_5
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu111:mu111_9
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu111:mu111_10
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu111:mu111_11
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu210:mu210_12
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu210:mu210_13
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|tbuf10:tbuf10_14
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|tbuf10:tbuf10_15
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod
do_2 <= tbuf10:tbuf10_15.Y
addr1_1 => mu210:mu210_12.S1
addr1_2 => mu210:mu210_12.S2
addr2_1 => mu210:mu210_13.S1
addr2_2 => mu210:mu210_13.S2
we1 => no210:no210_2.A
we2 => no210:no210_4.A
we3 => no210:no210_3.A
we4 => no210:no210_5.A
we_com => no210:no210_2.B
we_com => no210:no210_3.B
we_com => no210:no210_4.B
we_com => no210:no210_5.B
re_1 => tbuf10:tbuf10_14.E
re_2 => tbuf10:tbuf10_15.E
clk => dfr11:dfr11_0.CK
clk => dfr11:dfr11_6.CK
clk => dfr11:dfr11_7.CK
clk => dfr11:dfr11_8.CK
rst => dfr11:dfr11_0.R
rst => dfr11:dfr11_6.R
rst => dfr11:dfr11_7.R
rst => dfr11:dfr11_8.R
di => mu111:mu111_1.B
di => mu111:mu111_9.B
di => mu111:mu111_10.B
di => mu111:mu111_11.B
do_1 <= tbuf10:tbuf10_14.Y


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu111:mu111_1
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|no210:no210_2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|no210:no210_3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|no210:no210_4
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|no210:no210_5
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu111:mu111_9
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu111:mu111_10
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu111:mu111_11
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu210:mu210_12
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu210:mu210_13
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|tbuf10:tbuf10_14
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|tbuf10:tbuf10_15
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod
do_2 <= tbuf10:tbuf10_15.Y
addr1_1 => mu210:mu210_12.S1
addr1_2 => mu210:mu210_12.S2
addr2_1 => mu210:mu210_13.S1
addr2_2 => mu210:mu210_13.S2
we1 => no210:no210_2.A
we2 => no210:no210_4.A
we3 => no210:no210_3.A
we4 => no210:no210_5.A
we_com => no210:no210_2.B
we_com => no210:no210_3.B
we_com => no210:no210_4.B
we_com => no210:no210_5.B
re_1 => tbuf10:tbuf10_14.E
re_2 => tbuf10:tbuf10_15.E
clk => dfr11:dfr11_0.CK
clk => dfr11:dfr11_6.CK
clk => dfr11:dfr11_7.CK
clk => dfr11:dfr11_8.CK
rst => dfr11:dfr11_0.R
rst => dfr11:dfr11_6.R
rst => dfr11:dfr11_7.R
rst => dfr11:dfr11_8.R
di => mu111:mu111_1.B
di => mu111:mu111_9.B
di => mu111:mu111_10.B
di => mu111:mu111_11.B
do_1 <= tbuf10:tbuf10_14.Y


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu111:mu111_1
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|no210:no210_2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|no210:no210_3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|no210:no210_4
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|no210:no210_5
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu111:mu111_9
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu111:mu111_10
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu111:mu111_11
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu210:mu210_12
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu210:mu210_13
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|tbuf10:tbuf10_14
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|tbuf10:tbuf10_15
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod
do_2 <= tbuf10:tbuf10_15.Y
addr1_1 => mu210:mu210_12.S1
addr1_2 => mu210:mu210_12.S2
addr2_1 => mu210:mu210_13.S1
addr2_2 => mu210:mu210_13.S2
we1 => no210:no210_2.A
we2 => no210:no210_4.A
we3 => no210:no210_3.A
we4 => no210:no210_5.A
we_com => no210:no210_2.B
we_com => no210:no210_3.B
we_com => no210:no210_4.B
we_com => no210:no210_5.B
re_1 => tbuf10:tbuf10_14.E
re_2 => tbuf10:tbuf10_15.E
clk => dfr11:dfr11_0.CK
clk => dfr11:dfr11_6.CK
clk => dfr11:dfr11_7.CK
clk => dfr11:dfr11_8.CK
rst => dfr11:dfr11_0.R
rst => dfr11:dfr11_6.R
rst => dfr11:dfr11_7.R
rst => dfr11:dfr11_8.R
di => mu111:mu111_1.B
di => mu111:mu111_9.B
di => mu111:mu111_10.B
di => mu111:mu111_11.B
do_1 <= tbuf10:tbuf10_14.Y


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu111:mu111_1
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|no210:no210_2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|no210:no210_3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|no210:no210_4
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|no210:no210_5
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu111:mu111_9
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu111:mu111_10
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu111:mu111_11
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu210:mu210_12
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu210:mu210_13
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|tbuf10:tbuf10_14
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|tbuf10:tbuf10_15
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod
do_2 <= tbuf10:tbuf10_15.Y
addr1_1 => mu210:mu210_12.S1
addr1_2 => mu210:mu210_12.S2
addr2_1 => mu210:mu210_13.S1
addr2_2 => mu210:mu210_13.S2
we1 => no210:no210_2.A
we2 => no210:no210_4.A
we3 => no210:no210_3.A
we4 => no210:no210_5.A
we_com => no210:no210_2.B
we_com => no210:no210_3.B
we_com => no210:no210_4.B
we_com => no210:no210_5.B
re_1 => tbuf10:tbuf10_14.E
re_2 => tbuf10:tbuf10_15.E
clk => dfr11:dfr11_0.CK
clk => dfr11:dfr11_6.CK
clk => dfr11:dfr11_7.CK
clk => dfr11:dfr11_8.CK
rst => dfr11:dfr11_0.R
rst => dfr11:dfr11_6.R
rst => dfr11:dfr11_7.R
rst => dfr11:dfr11_8.R
di => mu111:mu111_1.B
di => mu111:mu111_9.B
di => mu111:mu111_10.B
di => mu111:mu111_11.B
do_1 <= tbuf10:tbuf10_14.Y


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|mu111:mu111_1
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|no210:no210_2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|no210:no210_3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|no210:no210_4
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|no210:no210_5
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|mu111:mu111_9
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|mu111:mu111_10
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|mu111:mu111_11
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|mu210:mu210_12
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|mu210:mu210_13
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|tbuf10:tbuf10_14
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|tbuf10:tbuf10_15
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod
do_2 <= tbuf10:tbuf10_15.Y
addr1_1 => mu210:mu210_12.S1
addr1_2 => mu210:mu210_12.S2
addr2_1 => mu210:mu210_13.S1
addr2_2 => mu210:mu210_13.S2
we1 => no210:no210_2.A
we2 => no210:no210_4.A
we3 => no210:no210_3.A
we4 => no210:no210_5.A
we_com => no210:no210_2.B
we_com => no210:no210_3.B
we_com => no210:no210_4.B
we_com => no210:no210_5.B
re_1 => tbuf10:tbuf10_14.E
re_2 => tbuf10:tbuf10_15.E
clk => dfr11:dfr11_0.CK
clk => dfr11:dfr11_6.CK
clk => dfr11:dfr11_7.CK
clk => dfr11:dfr11_8.CK
rst => dfr11:dfr11_0.R
rst => dfr11:dfr11_6.R
rst => dfr11:dfr11_7.R
rst => dfr11:dfr11_8.R
di => mu111:mu111_1.B
di => mu111:mu111_9.B
di => mu111:mu111_10.B
di => mu111:mu111_11.B
do_1 <= tbuf10:tbuf10_14.Y


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|mu111:mu111_1
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|no210:no210_2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|no210:no210_3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|no210:no210_4
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|no210:no210_5
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|mu111:mu111_9
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|mu111:mu111_10
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|mu111:mu111_11
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|mu210:mu210_12
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|mu210:mu210_13
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|tbuf10:tbuf10_14
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|tbuf10:tbuf10_15
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod
do_2 <= tbuf10:tbuf10_15.Y
addr1_1 => mu210:mu210_12.S1
addr1_2 => mu210:mu210_12.S2
addr2_1 => mu210:mu210_13.S1
addr2_2 => mu210:mu210_13.S2
we1 => no210:no210_2.A
we2 => no210:no210_4.A
we3 => no210:no210_3.A
we4 => no210:no210_5.A
we_com => no210:no210_2.B
we_com => no210:no210_3.B
we_com => no210:no210_4.B
we_com => no210:no210_5.B
re_1 => tbuf10:tbuf10_14.E
re_2 => tbuf10:tbuf10_15.E
clk => dfr11:dfr11_0.CK
clk => dfr11:dfr11_6.CK
clk => dfr11:dfr11_7.CK
clk => dfr11:dfr11_8.CK
rst => dfr11:dfr11_0.R
rst => dfr11:dfr11_6.R
rst => dfr11:dfr11_7.R
rst => dfr11:dfr11_8.R
di => mu111:mu111_1.B
di => mu111:mu111_9.B
di => mu111:mu111_10.B
di => mu111:mu111_11.B
do_1 <= tbuf10:tbuf10_14.Y


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|mu111:mu111_1
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|no210:no210_2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|no210:no210_3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|no210:no210_4
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|no210:no210_5
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|mu111:mu111_9
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|mu111:mu111_10
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|mu111:mu111_11
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|mu210:mu210_12
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|mu210:mu210_13
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|tbuf10:tbuf10_14
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|tbuf10:tbuf10_15
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod
do_2 <= tbuf10:tbuf10_15.Y
addr1_1 => mu210:mu210_12.S1
addr1_2 => mu210:mu210_12.S2
addr2_1 => mu210:mu210_13.S1
addr2_2 => mu210:mu210_13.S2
we1 => no210:no210_2.A
we2 => no210:no210_4.A
we3 => no210:no210_3.A
we4 => no210:no210_5.A
we_com => no210:no210_2.B
we_com => no210:no210_3.B
we_com => no210:no210_4.B
we_com => no210:no210_5.B
re_1 => tbuf10:tbuf10_14.E
re_2 => tbuf10:tbuf10_15.E
clk => dfr11:dfr11_0.CK
clk => dfr11:dfr11_6.CK
clk => dfr11:dfr11_7.CK
clk => dfr11:dfr11_8.CK
rst => dfr11:dfr11_0.R
rst => dfr11:dfr11_6.R
rst => dfr11:dfr11_7.R
rst => dfr11:dfr11_8.R
di => mu111:mu111_1.B
di => mu111:mu111_9.B
di => mu111:mu111_10.B
di => mu111:mu111_11.B
do_1 <= tbuf10:tbuf10_14.Y


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu111:mu111_1
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|no210:no210_2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|no210:no210_3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|no210:no210_4
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|no210:no210_5
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu111:mu111_9
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu111:mu111_10
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu111:mu111_11
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu210:mu210_12
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu210:mu210_13
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|tbuf10:tbuf10_14
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:7:bit4_mod|tbuf10:tbuf10_15
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|demux8_inv:demux8_inv_we_com
di => Mux0.IN7
di => Mux1.IN7
di => Mux2.IN7
di => Mux3.IN7
di => Mux4.IN7
di => Mux5.IN7
di => Mux6.IN7
di => Mux7.IN7
do[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
do[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
do[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
do[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
do[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
do[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
do[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
do[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
s[0] => Mux0.IN10
s[0] => Mux1.IN10
s[0] => Mux2.IN10
s[0] => Mux3.IN10
s[0] => Mux4.IN10
s[0] => Mux5.IN10
s[0] => Mux6.IN10
s[0] => Mux7.IN10
s[1] => Mux0.IN9
s[1] => Mux1.IN9
s[1] => Mux2.IN9
s[1] => Mux3.IN9
s[1] => Mux4.IN9
s[1] => Mux5.IN9
s[1] => Mux6.IN9
s[1] => Mux7.IN9
s[2] => Mux0.IN8
s[2] => Mux1.IN8
s[2] => Mux2.IN8
s[2] => Mux3.IN8
s[2] => Mux4.IN8
s[2] => Mux5.IN8
s[2] => Mux6.IN8
s[2] => Mux7.IN8


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|dec8:dec8_re_1
do[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
do[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
do[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
do[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
do[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
do[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
do[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
do[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
s[0] => Mux0.IN10
s[0] => Mux1.IN10
s[0] => Mux2.IN10
s[0] => Mux3.IN10
s[0] => Mux4.IN10
s[0] => Mux5.IN10
s[0] => Mux6.IN10
s[0] => Mux7.IN10
s[1] => Mux0.IN9
s[1] => Mux1.IN9
s[1] => Mux2.IN9
s[1] => Mux3.IN9
s[1] => Mux4.IN9
s[1] => Mux5.IN9
s[1] => Mux6.IN9
s[1] => Mux7.IN9
s[2] => Mux0.IN8
s[2] => Mux1.IN8
s[2] => Mux2.IN8
s[2] => Mux3.IN8
s[2] => Mux4.IN8
s[2] => Mux5.IN8
s[2] => Mux6.IN8
s[2] => Mux7.IN8


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|dec8:dec8_re_2
do[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
do[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
do[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
do[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
do[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
do[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
do[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
do[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
s[0] => Mux0.IN10
s[0] => Mux1.IN10
s[0] => Mux2.IN10
s[0] => Mux3.IN10
s[0] => Mux4.IN10
s[0] => Mux5.IN10
s[0] => Mux6.IN10
s[0] => Mux7.IN10
s[1] => Mux0.IN9
s[1] => Mux1.IN9
s[1] => Mux2.IN9
s[1] => Mux3.IN9
s[1] => Mux4.IN9
s[1] => Mux5.IN9
s[1] => Mux6.IN9
s[1] => Mux7.IN9
s[2] => Mux0.IN8
s[2] => Mux1.IN8
s[2] => Mux2.IN8
s[2] => Mux3.IN8
s[2] => Mux4.IN8
s[2] => Mux5.IN8
s[2] => Mux6.IN8
s[2] => Mux7.IN8


|top_de2|sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|demux4_inv:demux4_inv_we_i
di => Mux0.IN3
di => Mux1.IN3
di => Mux2.IN3
di => Mux3.IN3
do[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
do[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
do[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
do[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
s[0] => Mux0.IN5
s[0] => Mux1.IN5
s[0] => Mux2.IN5
s[0] => Mux3.IN5
s[1] => Mux0.IN4
s[1] => Mux1.IN4
s[1] => Mux2.IN4
s[1] => Mux3.IN4


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod
clk => bit4:generate_bit4:0:bit4_mod.clk
clk => bit4:generate_bit4:1:bit4_mod.clk
clk => bit4:generate_bit4:2:bit4_mod.clk
clk => bit4:generate_bit4:3:bit4_mod.clk
clk => bit4:generate_bit4:4:bit4_mod.clk
clk => bit4:generate_bit4:5:bit4_mod.clk
clk => bit4:generate_bit4:6:bit4_mod.clk
clk => bit4:generate_bit4:7:bit4_mod.clk
rst => bit4:generate_bit4:0:bit4_mod.rst
rst => bit4:generate_bit4:1:bit4_mod.rst
rst => bit4:generate_bit4:2:bit4_mod.rst
rst => bit4:generate_bit4:3:bit4_mod.rst
rst => bit4:generate_bit4:4:bit4_mod.rst
rst => bit4:generate_bit4:5:bit4_mod.rst
rst => bit4:generate_bit4:6:bit4_mod.rst
rst => bit4:generate_bit4:7:bit4_mod.rst
di => bit4:generate_bit4:0:bit4_mod.di
di => bit4:generate_bit4:1:bit4_mod.di
di => bit4:generate_bit4:2:bit4_mod.di
di => bit4:generate_bit4:3:bit4_mod.di
di => bit4:generate_bit4:4:bit4_mod.di
di => bit4:generate_bit4:5:bit4_mod.di
di => bit4:generate_bit4:6:bit4_mod.di
di => bit4:generate_bit4:7:bit4_mod.di
do1 <= do1.DB_MAX_OUTPUT_PORT_TYPE
do2 <= do2.DB_MAX_OUTPUT_PORT_TYPE
we => demux8_inv:demux8_inv_we_com.di
we => demux4_inv:demux4_inv_we_i.di
addr1[0] => bit4:generate_bit4:0:bit4_mod.addr1_1
addr1[0] => bit4:generate_bit4:1:bit4_mod.addr1_1
addr1[0] => bit4:generate_bit4:2:bit4_mod.addr1_1
addr1[0] => bit4:generate_bit4:3:bit4_mod.addr1_1
addr1[0] => bit4:generate_bit4:4:bit4_mod.addr1_1
addr1[0] => bit4:generate_bit4:5:bit4_mod.addr1_1
addr1[0] => bit4:generate_bit4:6:bit4_mod.addr1_1
addr1[0] => bit4:generate_bit4:7:bit4_mod.addr1_1
addr1[0] => demux4_inv:demux4_inv_we_i.s[0]
addr1[1] => bit4:generate_bit4:0:bit4_mod.addr1_2
addr1[1] => bit4:generate_bit4:1:bit4_mod.addr1_2
addr1[1] => bit4:generate_bit4:2:bit4_mod.addr1_2
addr1[1] => bit4:generate_bit4:3:bit4_mod.addr1_2
addr1[1] => bit4:generate_bit4:4:bit4_mod.addr1_2
addr1[1] => bit4:generate_bit4:5:bit4_mod.addr1_2
addr1[1] => bit4:generate_bit4:6:bit4_mod.addr1_2
addr1[1] => bit4:generate_bit4:7:bit4_mod.addr1_2
addr1[1] => demux4_inv:demux4_inv_we_i.s[1]
addr1[2] => demux8_inv:demux8_inv_we_com.s[0]
addr1[2] => dec8:dec8_re_1.s[0]
addr1[3] => demux8_inv:demux8_inv_we_com.s[1]
addr1[3] => dec8:dec8_re_1.s[1]
addr1[4] => demux8_inv:demux8_inv_we_com.s[2]
addr1[4] => dec8:dec8_re_1.s[2]
addr2[0] => bit4:generate_bit4:0:bit4_mod.addr2_1
addr2[0] => bit4:generate_bit4:1:bit4_mod.addr2_1
addr2[0] => bit4:generate_bit4:2:bit4_mod.addr2_1
addr2[0] => bit4:generate_bit4:3:bit4_mod.addr2_1
addr2[0] => bit4:generate_bit4:4:bit4_mod.addr2_1
addr2[0] => bit4:generate_bit4:5:bit4_mod.addr2_1
addr2[0] => bit4:generate_bit4:6:bit4_mod.addr2_1
addr2[0] => bit4:generate_bit4:7:bit4_mod.addr2_1
addr2[1] => bit4:generate_bit4:0:bit4_mod.addr2_2
addr2[1] => bit4:generate_bit4:1:bit4_mod.addr2_2
addr2[1] => bit4:generate_bit4:2:bit4_mod.addr2_2
addr2[1] => bit4:generate_bit4:3:bit4_mod.addr2_2
addr2[1] => bit4:generate_bit4:4:bit4_mod.addr2_2
addr2[1] => bit4:generate_bit4:5:bit4_mod.addr2_2
addr2[1] => bit4:generate_bit4:6:bit4_mod.addr2_2
addr2[1] => bit4:generate_bit4:7:bit4_mod.addr2_2
addr2[2] => dec8:dec8_re_2.s[0]
addr2[3] => dec8:dec8_re_2.s[1]
addr2[4] => dec8:dec8_re_2.s[2]


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod
do_2 <= tbuf10:tbuf10_15.Y
addr1_1 => mu210:mu210_12.S1
addr1_2 => mu210:mu210_12.S2
addr2_1 => mu210:mu210_13.S1
addr2_2 => mu210:mu210_13.S2
we1 => no210:no210_2.A
we2 => no210:no210_4.A
we3 => no210:no210_3.A
we4 => no210:no210_5.A
we_com => no210:no210_2.B
we_com => no210:no210_3.B
we_com => no210:no210_4.B
we_com => no210:no210_5.B
re_1 => tbuf10:tbuf10_14.E
re_2 => tbuf10:tbuf10_15.E
clk => dfr11:dfr11_0.CK
clk => dfr11:dfr11_6.CK
clk => dfr11:dfr11_7.CK
clk => dfr11:dfr11_8.CK
rst => dfr11:dfr11_0.R
rst => dfr11:dfr11_6.R
rst => dfr11:dfr11_7.R
rst => dfr11:dfr11_8.R
di => mu111:mu111_1.B
di => mu111:mu111_9.B
di => mu111:mu111_10.B
di => mu111:mu111_11.B
do_1 <= tbuf10:tbuf10_14.Y


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu111:mu111_1
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|no210:no210_2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|no210:no210_3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|no210:no210_4
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|no210:no210_5
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu111:mu111_9
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu111:mu111_10
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu111:mu111_11
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu210:mu210_12
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu210:mu210_13
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|tbuf10:tbuf10_14
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|tbuf10:tbuf10_15
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod
do_2 <= tbuf10:tbuf10_15.Y
addr1_1 => mu210:mu210_12.S1
addr1_2 => mu210:mu210_12.S2
addr2_1 => mu210:mu210_13.S1
addr2_2 => mu210:mu210_13.S2
we1 => no210:no210_2.A
we2 => no210:no210_4.A
we3 => no210:no210_3.A
we4 => no210:no210_5.A
we_com => no210:no210_2.B
we_com => no210:no210_3.B
we_com => no210:no210_4.B
we_com => no210:no210_5.B
re_1 => tbuf10:tbuf10_14.E
re_2 => tbuf10:tbuf10_15.E
clk => dfr11:dfr11_0.CK
clk => dfr11:dfr11_6.CK
clk => dfr11:dfr11_7.CK
clk => dfr11:dfr11_8.CK
rst => dfr11:dfr11_0.R
rst => dfr11:dfr11_6.R
rst => dfr11:dfr11_7.R
rst => dfr11:dfr11_8.R
di => mu111:mu111_1.B
di => mu111:mu111_9.B
di => mu111:mu111_10.B
di => mu111:mu111_11.B
do_1 <= tbuf10:tbuf10_14.Y


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu111:mu111_1
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|no210:no210_2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|no210:no210_3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|no210:no210_4
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|no210:no210_5
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu111:mu111_9
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu111:mu111_10
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu111:mu111_11
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu210:mu210_12
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu210:mu210_13
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|tbuf10:tbuf10_14
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|tbuf10:tbuf10_15
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod
do_2 <= tbuf10:tbuf10_15.Y
addr1_1 => mu210:mu210_12.S1
addr1_2 => mu210:mu210_12.S2
addr2_1 => mu210:mu210_13.S1
addr2_2 => mu210:mu210_13.S2
we1 => no210:no210_2.A
we2 => no210:no210_4.A
we3 => no210:no210_3.A
we4 => no210:no210_5.A
we_com => no210:no210_2.B
we_com => no210:no210_3.B
we_com => no210:no210_4.B
we_com => no210:no210_5.B
re_1 => tbuf10:tbuf10_14.E
re_2 => tbuf10:tbuf10_15.E
clk => dfr11:dfr11_0.CK
clk => dfr11:dfr11_6.CK
clk => dfr11:dfr11_7.CK
clk => dfr11:dfr11_8.CK
rst => dfr11:dfr11_0.R
rst => dfr11:dfr11_6.R
rst => dfr11:dfr11_7.R
rst => dfr11:dfr11_8.R
di => mu111:mu111_1.B
di => mu111:mu111_9.B
di => mu111:mu111_10.B
di => mu111:mu111_11.B
do_1 <= tbuf10:tbuf10_14.Y


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu111:mu111_1
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|no210:no210_2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|no210:no210_3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|no210:no210_4
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|no210:no210_5
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu111:mu111_9
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu111:mu111_10
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu111:mu111_11
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu210:mu210_12
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu210:mu210_13
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|tbuf10:tbuf10_14
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|tbuf10:tbuf10_15
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod
do_2 <= tbuf10:tbuf10_15.Y
addr1_1 => mu210:mu210_12.S1
addr1_2 => mu210:mu210_12.S2
addr2_1 => mu210:mu210_13.S1
addr2_2 => mu210:mu210_13.S2
we1 => no210:no210_2.A
we2 => no210:no210_4.A
we3 => no210:no210_3.A
we4 => no210:no210_5.A
we_com => no210:no210_2.B
we_com => no210:no210_3.B
we_com => no210:no210_4.B
we_com => no210:no210_5.B
re_1 => tbuf10:tbuf10_14.E
re_2 => tbuf10:tbuf10_15.E
clk => dfr11:dfr11_0.CK
clk => dfr11:dfr11_6.CK
clk => dfr11:dfr11_7.CK
clk => dfr11:dfr11_8.CK
rst => dfr11:dfr11_0.R
rst => dfr11:dfr11_6.R
rst => dfr11:dfr11_7.R
rst => dfr11:dfr11_8.R
di => mu111:mu111_1.B
di => mu111:mu111_9.B
di => mu111:mu111_10.B
di => mu111:mu111_11.B
do_1 <= tbuf10:tbuf10_14.Y


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu111:mu111_1
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|no210:no210_2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|no210:no210_3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|no210:no210_4
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|no210:no210_5
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu111:mu111_9
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu111:mu111_10
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu111:mu111_11
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu210:mu210_12
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu210:mu210_13
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|tbuf10:tbuf10_14
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|tbuf10:tbuf10_15
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod
do_2 <= tbuf10:tbuf10_15.Y
addr1_1 => mu210:mu210_12.S1
addr1_2 => mu210:mu210_12.S2
addr2_1 => mu210:mu210_13.S1
addr2_2 => mu210:mu210_13.S2
we1 => no210:no210_2.A
we2 => no210:no210_4.A
we3 => no210:no210_3.A
we4 => no210:no210_5.A
we_com => no210:no210_2.B
we_com => no210:no210_3.B
we_com => no210:no210_4.B
we_com => no210:no210_5.B
re_1 => tbuf10:tbuf10_14.E
re_2 => tbuf10:tbuf10_15.E
clk => dfr11:dfr11_0.CK
clk => dfr11:dfr11_6.CK
clk => dfr11:dfr11_7.CK
clk => dfr11:dfr11_8.CK
rst => dfr11:dfr11_0.R
rst => dfr11:dfr11_6.R
rst => dfr11:dfr11_7.R
rst => dfr11:dfr11_8.R
di => mu111:mu111_1.B
di => mu111:mu111_9.B
di => mu111:mu111_10.B
di => mu111:mu111_11.B
do_1 <= tbuf10:tbuf10_14.Y


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|mu111:mu111_1
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|no210:no210_2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|no210:no210_3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|no210:no210_4
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|no210:no210_5
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|mu111:mu111_9
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|mu111:mu111_10
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|mu111:mu111_11
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|mu210:mu210_12
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|mu210:mu210_13
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|tbuf10:tbuf10_14
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|tbuf10:tbuf10_15
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod
do_2 <= tbuf10:tbuf10_15.Y
addr1_1 => mu210:mu210_12.S1
addr1_2 => mu210:mu210_12.S2
addr2_1 => mu210:mu210_13.S1
addr2_2 => mu210:mu210_13.S2
we1 => no210:no210_2.A
we2 => no210:no210_4.A
we3 => no210:no210_3.A
we4 => no210:no210_5.A
we_com => no210:no210_2.B
we_com => no210:no210_3.B
we_com => no210:no210_4.B
we_com => no210:no210_5.B
re_1 => tbuf10:tbuf10_14.E
re_2 => tbuf10:tbuf10_15.E
clk => dfr11:dfr11_0.CK
clk => dfr11:dfr11_6.CK
clk => dfr11:dfr11_7.CK
clk => dfr11:dfr11_8.CK
rst => dfr11:dfr11_0.R
rst => dfr11:dfr11_6.R
rst => dfr11:dfr11_7.R
rst => dfr11:dfr11_8.R
di => mu111:mu111_1.B
di => mu111:mu111_9.B
di => mu111:mu111_10.B
di => mu111:mu111_11.B
do_1 <= tbuf10:tbuf10_14.Y


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|mu111:mu111_1
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|no210:no210_2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|no210:no210_3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|no210:no210_4
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|no210:no210_5
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|mu111:mu111_9
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|mu111:mu111_10
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|mu111:mu111_11
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|mu210:mu210_12
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|mu210:mu210_13
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|tbuf10:tbuf10_14
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|tbuf10:tbuf10_15
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod
do_2 <= tbuf10:tbuf10_15.Y
addr1_1 => mu210:mu210_12.S1
addr1_2 => mu210:mu210_12.S2
addr2_1 => mu210:mu210_13.S1
addr2_2 => mu210:mu210_13.S2
we1 => no210:no210_2.A
we2 => no210:no210_4.A
we3 => no210:no210_3.A
we4 => no210:no210_5.A
we_com => no210:no210_2.B
we_com => no210:no210_3.B
we_com => no210:no210_4.B
we_com => no210:no210_5.B
re_1 => tbuf10:tbuf10_14.E
re_2 => tbuf10:tbuf10_15.E
clk => dfr11:dfr11_0.CK
clk => dfr11:dfr11_6.CK
clk => dfr11:dfr11_7.CK
clk => dfr11:dfr11_8.CK
rst => dfr11:dfr11_0.R
rst => dfr11:dfr11_6.R
rst => dfr11:dfr11_7.R
rst => dfr11:dfr11_8.R
di => mu111:mu111_1.B
di => mu111:mu111_9.B
di => mu111:mu111_10.B
di => mu111:mu111_11.B
do_1 <= tbuf10:tbuf10_14.Y


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|mu111:mu111_1
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|no210:no210_2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|no210:no210_3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|no210:no210_4
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|no210:no210_5
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|mu111:mu111_9
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|mu111:mu111_10
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|mu111:mu111_11
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|mu210:mu210_12
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|mu210:mu210_13
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|tbuf10:tbuf10_14
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|tbuf10:tbuf10_15
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod
do_2 <= tbuf10:tbuf10_15.Y
addr1_1 => mu210:mu210_12.S1
addr1_2 => mu210:mu210_12.S2
addr2_1 => mu210:mu210_13.S1
addr2_2 => mu210:mu210_13.S2
we1 => no210:no210_2.A
we2 => no210:no210_4.A
we3 => no210:no210_3.A
we4 => no210:no210_5.A
we_com => no210:no210_2.B
we_com => no210:no210_3.B
we_com => no210:no210_4.B
we_com => no210:no210_5.B
re_1 => tbuf10:tbuf10_14.E
re_2 => tbuf10:tbuf10_15.E
clk => dfr11:dfr11_0.CK
clk => dfr11:dfr11_6.CK
clk => dfr11:dfr11_7.CK
clk => dfr11:dfr11_8.CK
rst => dfr11:dfr11_0.R
rst => dfr11:dfr11_6.R
rst => dfr11:dfr11_7.R
rst => dfr11:dfr11_8.R
di => mu111:mu111_1.B
di => mu111:mu111_9.B
di => mu111:mu111_10.B
di => mu111:mu111_11.B
do_1 <= tbuf10:tbuf10_14.Y


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu111:mu111_1
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|no210:no210_2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|no210:no210_3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|no210:no210_4
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|no210:no210_5
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu111:mu111_9
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu111:mu111_10
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu111:mu111_11
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu210:mu210_12
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu210:mu210_13
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|tbuf10:tbuf10_14
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|tbuf10:tbuf10_15
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|demux8_inv:demux8_inv_we_com
di => Mux0.IN7
di => Mux1.IN7
di => Mux2.IN7
di => Mux3.IN7
di => Mux4.IN7
di => Mux5.IN7
di => Mux6.IN7
di => Mux7.IN7
do[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
do[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
do[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
do[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
do[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
do[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
do[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
do[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
s[0] => Mux0.IN10
s[0] => Mux1.IN10
s[0] => Mux2.IN10
s[0] => Mux3.IN10
s[0] => Mux4.IN10
s[0] => Mux5.IN10
s[0] => Mux6.IN10
s[0] => Mux7.IN10
s[1] => Mux0.IN9
s[1] => Mux1.IN9
s[1] => Mux2.IN9
s[1] => Mux3.IN9
s[1] => Mux4.IN9
s[1] => Mux5.IN9
s[1] => Mux6.IN9
s[1] => Mux7.IN9
s[2] => Mux0.IN8
s[2] => Mux1.IN8
s[2] => Mux2.IN8
s[2] => Mux3.IN8
s[2] => Mux4.IN8
s[2] => Mux5.IN8
s[2] => Mux6.IN8
s[2] => Mux7.IN8


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|dec8:dec8_re_1
do[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
do[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
do[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
do[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
do[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
do[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
do[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
do[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
s[0] => Mux0.IN10
s[0] => Mux1.IN10
s[0] => Mux2.IN10
s[0] => Mux3.IN10
s[0] => Mux4.IN10
s[0] => Mux5.IN10
s[0] => Mux6.IN10
s[0] => Mux7.IN10
s[1] => Mux0.IN9
s[1] => Mux1.IN9
s[1] => Mux2.IN9
s[1] => Mux3.IN9
s[1] => Mux4.IN9
s[1] => Mux5.IN9
s[1] => Mux6.IN9
s[1] => Mux7.IN9
s[2] => Mux0.IN8
s[2] => Mux1.IN8
s[2] => Mux2.IN8
s[2] => Mux3.IN8
s[2] => Mux4.IN8
s[2] => Mux5.IN8
s[2] => Mux6.IN8
s[2] => Mux7.IN8


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|dec8:dec8_re_2
do[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
do[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
do[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
do[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
do[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
do[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
do[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
do[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
s[0] => Mux0.IN10
s[0] => Mux1.IN10
s[0] => Mux2.IN10
s[0] => Mux3.IN10
s[0] => Mux4.IN10
s[0] => Mux5.IN10
s[0] => Mux6.IN10
s[0] => Mux7.IN10
s[1] => Mux0.IN9
s[1] => Mux1.IN9
s[1] => Mux2.IN9
s[1] => Mux3.IN9
s[1] => Mux4.IN9
s[1] => Mux5.IN9
s[1] => Mux6.IN9
s[1] => Mux7.IN9
s[2] => Mux0.IN8
s[2] => Mux1.IN8
s[2] => Mux2.IN8
s[2] => Mux3.IN8
s[2] => Mux4.IN8
s[2] => Mux5.IN8
s[2] => Mux6.IN8
s[2] => Mux7.IN8


|top_de2|sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|demux4_inv:demux4_inv_we_i
di => Mux0.IN3
di => Mux1.IN3
di => Mux2.IN3
di => Mux3.IN3
do[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
do[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
do[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
do[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
s[0] => Mux0.IN5
s[0] => Mux1.IN5
s[0] => Mux2.IN5
s[0] => Mux3.IN5
s[1] => Mux0.IN4
s[1] => Mux1.IN4
s[1] => Mux2.IN4
s[1] => Mux3.IN4


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod
clk => bit4:generate_bit4:0:bit4_mod.clk
clk => bit4:generate_bit4:1:bit4_mod.clk
clk => bit4:generate_bit4:2:bit4_mod.clk
clk => bit4:generate_bit4:3:bit4_mod.clk
clk => bit4:generate_bit4:4:bit4_mod.clk
clk => bit4:generate_bit4:5:bit4_mod.clk
clk => bit4:generate_bit4:6:bit4_mod.clk
clk => bit4:generate_bit4:7:bit4_mod.clk
rst => bit4:generate_bit4:0:bit4_mod.rst
rst => bit4:generate_bit4:1:bit4_mod.rst
rst => bit4:generate_bit4:2:bit4_mod.rst
rst => bit4:generate_bit4:3:bit4_mod.rst
rst => bit4:generate_bit4:4:bit4_mod.rst
rst => bit4:generate_bit4:5:bit4_mod.rst
rst => bit4:generate_bit4:6:bit4_mod.rst
rst => bit4:generate_bit4:7:bit4_mod.rst
di => bit4:generate_bit4:0:bit4_mod.di
di => bit4:generate_bit4:1:bit4_mod.di
di => bit4:generate_bit4:2:bit4_mod.di
di => bit4:generate_bit4:3:bit4_mod.di
di => bit4:generate_bit4:4:bit4_mod.di
di => bit4:generate_bit4:5:bit4_mod.di
di => bit4:generate_bit4:6:bit4_mod.di
di => bit4:generate_bit4:7:bit4_mod.di
do1 <= do1.DB_MAX_OUTPUT_PORT_TYPE
do2 <= do2.DB_MAX_OUTPUT_PORT_TYPE
we => demux8_inv:demux8_inv_we_com.di
we => demux4_inv:demux4_inv_we_i.di
addr1[0] => bit4:generate_bit4:0:bit4_mod.addr1_1
addr1[0] => bit4:generate_bit4:1:bit4_mod.addr1_1
addr1[0] => bit4:generate_bit4:2:bit4_mod.addr1_1
addr1[0] => bit4:generate_bit4:3:bit4_mod.addr1_1
addr1[0] => bit4:generate_bit4:4:bit4_mod.addr1_1
addr1[0] => bit4:generate_bit4:5:bit4_mod.addr1_1
addr1[0] => bit4:generate_bit4:6:bit4_mod.addr1_1
addr1[0] => bit4:generate_bit4:7:bit4_mod.addr1_1
addr1[0] => demux4_inv:demux4_inv_we_i.s[0]
addr1[1] => bit4:generate_bit4:0:bit4_mod.addr1_2
addr1[1] => bit4:generate_bit4:1:bit4_mod.addr1_2
addr1[1] => bit4:generate_bit4:2:bit4_mod.addr1_2
addr1[1] => bit4:generate_bit4:3:bit4_mod.addr1_2
addr1[1] => bit4:generate_bit4:4:bit4_mod.addr1_2
addr1[1] => bit4:generate_bit4:5:bit4_mod.addr1_2
addr1[1] => bit4:generate_bit4:6:bit4_mod.addr1_2
addr1[1] => bit4:generate_bit4:7:bit4_mod.addr1_2
addr1[1] => demux4_inv:demux4_inv_we_i.s[1]
addr1[2] => demux8_inv:demux8_inv_we_com.s[0]
addr1[2] => dec8:dec8_re_1.s[0]
addr1[3] => demux8_inv:demux8_inv_we_com.s[1]
addr1[3] => dec8:dec8_re_1.s[1]
addr1[4] => demux8_inv:demux8_inv_we_com.s[2]
addr1[4] => dec8:dec8_re_1.s[2]
addr2[0] => bit4:generate_bit4:0:bit4_mod.addr2_1
addr2[0] => bit4:generate_bit4:1:bit4_mod.addr2_1
addr2[0] => bit4:generate_bit4:2:bit4_mod.addr2_1
addr2[0] => bit4:generate_bit4:3:bit4_mod.addr2_1
addr2[0] => bit4:generate_bit4:4:bit4_mod.addr2_1
addr2[0] => bit4:generate_bit4:5:bit4_mod.addr2_1
addr2[0] => bit4:generate_bit4:6:bit4_mod.addr2_1
addr2[0] => bit4:generate_bit4:7:bit4_mod.addr2_1
addr2[1] => bit4:generate_bit4:0:bit4_mod.addr2_2
addr2[1] => bit4:generate_bit4:1:bit4_mod.addr2_2
addr2[1] => bit4:generate_bit4:2:bit4_mod.addr2_2
addr2[1] => bit4:generate_bit4:3:bit4_mod.addr2_2
addr2[1] => bit4:generate_bit4:4:bit4_mod.addr2_2
addr2[1] => bit4:generate_bit4:5:bit4_mod.addr2_2
addr2[1] => bit4:generate_bit4:6:bit4_mod.addr2_2
addr2[1] => bit4:generate_bit4:7:bit4_mod.addr2_2
addr2[2] => dec8:dec8_re_2.s[0]
addr2[3] => dec8:dec8_re_2.s[1]
addr2[4] => dec8:dec8_re_2.s[2]


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod
do_2 <= tbuf10:tbuf10_15.Y
addr1_1 => mu210:mu210_12.S1
addr1_2 => mu210:mu210_12.S2
addr2_1 => mu210:mu210_13.S1
addr2_2 => mu210:mu210_13.S2
we1 => no210:no210_2.A
we2 => no210:no210_4.A
we3 => no210:no210_3.A
we4 => no210:no210_5.A
we_com => no210:no210_2.B
we_com => no210:no210_3.B
we_com => no210:no210_4.B
we_com => no210:no210_5.B
re_1 => tbuf10:tbuf10_14.E
re_2 => tbuf10:tbuf10_15.E
clk => dfr11:dfr11_0.CK
clk => dfr11:dfr11_6.CK
clk => dfr11:dfr11_7.CK
clk => dfr11:dfr11_8.CK
rst => dfr11:dfr11_0.R
rst => dfr11:dfr11_6.R
rst => dfr11:dfr11_7.R
rst => dfr11:dfr11_8.R
di => mu111:mu111_1.B
di => mu111:mu111_9.B
di => mu111:mu111_10.B
di => mu111:mu111_11.B
do_1 <= tbuf10:tbuf10_14.Y


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu111:mu111_1
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|no210:no210_2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|no210:no210_3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|no210:no210_4
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|no210:no210_5
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu111:mu111_9
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu111:mu111_10
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu111:mu111_11
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu210:mu210_12
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|mu210:mu210_13
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|tbuf10:tbuf10_14
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|tbuf10:tbuf10_15
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod
do_2 <= tbuf10:tbuf10_15.Y
addr1_1 => mu210:mu210_12.S1
addr1_2 => mu210:mu210_12.S2
addr2_1 => mu210:mu210_13.S1
addr2_2 => mu210:mu210_13.S2
we1 => no210:no210_2.A
we2 => no210:no210_4.A
we3 => no210:no210_3.A
we4 => no210:no210_5.A
we_com => no210:no210_2.B
we_com => no210:no210_3.B
we_com => no210:no210_4.B
we_com => no210:no210_5.B
re_1 => tbuf10:tbuf10_14.E
re_2 => tbuf10:tbuf10_15.E
clk => dfr11:dfr11_0.CK
clk => dfr11:dfr11_6.CK
clk => dfr11:dfr11_7.CK
clk => dfr11:dfr11_8.CK
rst => dfr11:dfr11_0.R
rst => dfr11:dfr11_6.R
rst => dfr11:dfr11_7.R
rst => dfr11:dfr11_8.R
di => mu111:mu111_1.B
di => mu111:mu111_9.B
di => mu111:mu111_10.B
di => mu111:mu111_11.B
do_1 <= tbuf10:tbuf10_14.Y


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu111:mu111_1
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|no210:no210_2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|no210:no210_3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|no210:no210_4
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|no210:no210_5
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu111:mu111_9
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu111:mu111_10
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu111:mu111_11
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu210:mu210_12
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu210:mu210_13
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|tbuf10:tbuf10_14
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|tbuf10:tbuf10_15
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod
do_2 <= tbuf10:tbuf10_15.Y
addr1_1 => mu210:mu210_12.S1
addr1_2 => mu210:mu210_12.S2
addr2_1 => mu210:mu210_13.S1
addr2_2 => mu210:mu210_13.S2
we1 => no210:no210_2.A
we2 => no210:no210_4.A
we3 => no210:no210_3.A
we4 => no210:no210_5.A
we_com => no210:no210_2.B
we_com => no210:no210_3.B
we_com => no210:no210_4.B
we_com => no210:no210_5.B
re_1 => tbuf10:tbuf10_14.E
re_2 => tbuf10:tbuf10_15.E
clk => dfr11:dfr11_0.CK
clk => dfr11:dfr11_6.CK
clk => dfr11:dfr11_7.CK
clk => dfr11:dfr11_8.CK
rst => dfr11:dfr11_0.R
rst => dfr11:dfr11_6.R
rst => dfr11:dfr11_7.R
rst => dfr11:dfr11_8.R
di => mu111:mu111_1.B
di => mu111:mu111_9.B
di => mu111:mu111_10.B
di => mu111:mu111_11.B
do_1 <= tbuf10:tbuf10_14.Y


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu111:mu111_1
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|no210:no210_2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|no210:no210_3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|no210:no210_4
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|no210:no210_5
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu111:mu111_9
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu111:mu111_10
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu111:mu111_11
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu210:mu210_12
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|mu210:mu210_13
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|tbuf10:tbuf10_14
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|tbuf10:tbuf10_15
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod
do_2 <= tbuf10:tbuf10_15.Y
addr1_1 => mu210:mu210_12.S1
addr1_2 => mu210:mu210_12.S2
addr2_1 => mu210:mu210_13.S1
addr2_2 => mu210:mu210_13.S2
we1 => no210:no210_2.A
we2 => no210:no210_4.A
we3 => no210:no210_3.A
we4 => no210:no210_5.A
we_com => no210:no210_2.B
we_com => no210:no210_3.B
we_com => no210:no210_4.B
we_com => no210:no210_5.B
re_1 => tbuf10:tbuf10_14.E
re_2 => tbuf10:tbuf10_15.E
clk => dfr11:dfr11_0.CK
clk => dfr11:dfr11_6.CK
clk => dfr11:dfr11_7.CK
clk => dfr11:dfr11_8.CK
rst => dfr11:dfr11_0.R
rst => dfr11:dfr11_6.R
rst => dfr11:dfr11_7.R
rst => dfr11:dfr11_8.R
di => mu111:mu111_1.B
di => mu111:mu111_9.B
di => mu111:mu111_10.B
di => mu111:mu111_11.B
do_1 <= tbuf10:tbuf10_14.Y


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu111:mu111_1
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|no210:no210_2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|no210:no210_3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|no210:no210_4
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|no210:no210_5
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu111:mu111_9
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu111:mu111_10
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu111:mu111_11
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu210:mu210_12
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|mu210:mu210_13
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|tbuf10:tbuf10_14
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|tbuf10:tbuf10_15
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod
do_2 <= tbuf10:tbuf10_15.Y
addr1_1 => mu210:mu210_12.S1
addr1_2 => mu210:mu210_12.S2
addr2_1 => mu210:mu210_13.S1
addr2_2 => mu210:mu210_13.S2
we1 => no210:no210_2.A
we2 => no210:no210_4.A
we3 => no210:no210_3.A
we4 => no210:no210_5.A
we_com => no210:no210_2.B
we_com => no210:no210_3.B
we_com => no210:no210_4.B
we_com => no210:no210_5.B
re_1 => tbuf10:tbuf10_14.E
re_2 => tbuf10:tbuf10_15.E
clk => dfr11:dfr11_0.CK
clk => dfr11:dfr11_6.CK
clk => dfr11:dfr11_7.CK
clk => dfr11:dfr11_8.CK
rst => dfr11:dfr11_0.R
rst => dfr11:dfr11_6.R
rst => dfr11:dfr11_7.R
rst => dfr11:dfr11_8.R
di => mu111:mu111_1.B
di => mu111:mu111_9.B
di => mu111:mu111_10.B
di => mu111:mu111_11.B
do_1 <= tbuf10:tbuf10_14.Y


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|mu111:mu111_1
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|no210:no210_2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|no210:no210_3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|no210:no210_4
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|no210:no210_5
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|mu111:mu111_9
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|mu111:mu111_10
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|mu111:mu111_11
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|mu210:mu210_12
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|mu210:mu210_13
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|tbuf10:tbuf10_14
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|tbuf10:tbuf10_15
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod
do_2 <= tbuf10:tbuf10_15.Y
addr1_1 => mu210:mu210_12.S1
addr1_2 => mu210:mu210_12.S2
addr2_1 => mu210:mu210_13.S1
addr2_2 => mu210:mu210_13.S2
we1 => no210:no210_2.A
we2 => no210:no210_4.A
we3 => no210:no210_3.A
we4 => no210:no210_5.A
we_com => no210:no210_2.B
we_com => no210:no210_3.B
we_com => no210:no210_4.B
we_com => no210:no210_5.B
re_1 => tbuf10:tbuf10_14.E
re_2 => tbuf10:tbuf10_15.E
clk => dfr11:dfr11_0.CK
clk => dfr11:dfr11_6.CK
clk => dfr11:dfr11_7.CK
clk => dfr11:dfr11_8.CK
rst => dfr11:dfr11_0.R
rst => dfr11:dfr11_6.R
rst => dfr11:dfr11_7.R
rst => dfr11:dfr11_8.R
di => mu111:mu111_1.B
di => mu111:mu111_9.B
di => mu111:mu111_10.B
di => mu111:mu111_11.B
do_1 <= tbuf10:tbuf10_14.Y


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|mu111:mu111_1
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|no210:no210_2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|no210:no210_3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|no210:no210_4
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|no210:no210_5
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|mu111:mu111_9
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|mu111:mu111_10
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|mu111:mu111_11
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|mu210:mu210_12
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|mu210:mu210_13
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|tbuf10:tbuf10_14
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|tbuf10:tbuf10_15
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod
do_2 <= tbuf10:tbuf10_15.Y
addr1_1 => mu210:mu210_12.S1
addr1_2 => mu210:mu210_12.S2
addr2_1 => mu210:mu210_13.S1
addr2_2 => mu210:mu210_13.S2
we1 => no210:no210_2.A
we2 => no210:no210_4.A
we3 => no210:no210_3.A
we4 => no210:no210_5.A
we_com => no210:no210_2.B
we_com => no210:no210_3.B
we_com => no210:no210_4.B
we_com => no210:no210_5.B
re_1 => tbuf10:tbuf10_14.E
re_2 => tbuf10:tbuf10_15.E
clk => dfr11:dfr11_0.CK
clk => dfr11:dfr11_6.CK
clk => dfr11:dfr11_7.CK
clk => dfr11:dfr11_8.CK
rst => dfr11:dfr11_0.R
rst => dfr11:dfr11_6.R
rst => dfr11:dfr11_7.R
rst => dfr11:dfr11_8.R
di => mu111:mu111_1.B
di => mu111:mu111_9.B
di => mu111:mu111_10.B
di => mu111:mu111_11.B
do_1 <= tbuf10:tbuf10_14.Y


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|mu111:mu111_1
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|no210:no210_2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|no210:no210_3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|no210:no210_4
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|no210:no210_5
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|mu111:mu111_9
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|mu111:mu111_10
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|mu111:mu111_11
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|mu210:mu210_12
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|mu210:mu210_13
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|tbuf10:tbuf10_14
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|tbuf10:tbuf10_15
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod
do_2 <= tbuf10:tbuf10_15.Y
addr1_1 => mu210:mu210_12.S1
addr1_2 => mu210:mu210_12.S2
addr2_1 => mu210:mu210_13.S1
addr2_2 => mu210:mu210_13.S2
we1 => no210:no210_2.A
we2 => no210:no210_4.A
we3 => no210:no210_3.A
we4 => no210:no210_5.A
we_com => no210:no210_2.B
we_com => no210:no210_3.B
we_com => no210:no210_4.B
we_com => no210:no210_5.B
re_1 => tbuf10:tbuf10_14.E
re_2 => tbuf10:tbuf10_15.E
clk => dfr11:dfr11_0.CK
clk => dfr11:dfr11_6.CK
clk => dfr11:dfr11_7.CK
clk => dfr11:dfr11_8.CK
rst => dfr11:dfr11_0.R
rst => dfr11:dfr11_6.R
rst => dfr11:dfr11_7.R
rst => dfr11:dfr11_8.R
di => mu111:mu111_1.B
di => mu111:mu111_9.B
di => mu111:mu111_10.B
di => mu111:mu111_11.B
do_1 <= tbuf10:tbuf10_14.Y


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu111:mu111_1
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|no210:no210_2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|no210:no210_3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|no210:no210_4
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|no210:no210_5
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8
D => Q_INT.DATAA
R => Q_INT.OUTPUTSELECT
CK => Q_INT.CLK
Q <= Q_INT.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu111:mu111_9
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu111:mu111_10
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu111:mu111_11
A => Y.IN0
B => Y.IN0
S => Y.IN1
S => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu210:mu210_12
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|mu210:mu210_13
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S1 => Y.IN0
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
S2 => Y.IN1
A => Y.IN1
B => Y.IN1
C => Y.IN1
D => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|tbuf10:tbuf10_14
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|tbuf10:tbuf10_15
A => Y.DATAIN
E => Y.OE
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|demux8_inv:demux8_inv_we_com
di => Mux0.IN7
di => Mux1.IN7
di => Mux2.IN7
di => Mux3.IN7
di => Mux4.IN7
di => Mux5.IN7
di => Mux6.IN7
di => Mux7.IN7
do[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
do[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
do[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
do[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
do[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
do[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
do[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
do[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
s[0] => Mux0.IN10
s[0] => Mux1.IN10
s[0] => Mux2.IN10
s[0] => Mux3.IN10
s[0] => Mux4.IN10
s[0] => Mux5.IN10
s[0] => Mux6.IN10
s[0] => Mux7.IN10
s[1] => Mux0.IN9
s[1] => Mux1.IN9
s[1] => Mux2.IN9
s[1] => Mux3.IN9
s[1] => Mux4.IN9
s[1] => Mux5.IN9
s[1] => Mux6.IN9
s[1] => Mux7.IN9
s[2] => Mux0.IN8
s[2] => Mux1.IN8
s[2] => Mux2.IN8
s[2] => Mux3.IN8
s[2] => Mux4.IN8
s[2] => Mux5.IN8
s[2] => Mux6.IN8
s[2] => Mux7.IN8


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|dec8:dec8_re_1
do[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
do[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
do[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
do[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
do[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
do[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
do[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
do[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
s[0] => Mux0.IN10
s[0] => Mux1.IN10
s[0] => Mux2.IN10
s[0] => Mux3.IN10
s[0] => Mux4.IN10
s[0] => Mux5.IN10
s[0] => Mux6.IN10
s[0] => Mux7.IN10
s[1] => Mux0.IN9
s[1] => Mux1.IN9
s[1] => Mux2.IN9
s[1] => Mux3.IN9
s[1] => Mux4.IN9
s[1] => Mux5.IN9
s[1] => Mux6.IN9
s[1] => Mux7.IN9
s[2] => Mux0.IN8
s[2] => Mux1.IN8
s[2] => Mux2.IN8
s[2] => Mux3.IN8
s[2] => Mux4.IN8
s[2] => Mux5.IN8
s[2] => Mux6.IN8
s[2] => Mux7.IN8


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|dec8:dec8_re_2
do[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
do[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
do[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
do[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
do[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
do[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
do[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
do[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
s[0] => Mux0.IN10
s[0] => Mux1.IN10
s[0] => Mux2.IN10
s[0] => Mux3.IN10
s[0] => Mux4.IN10
s[0] => Mux5.IN10
s[0] => Mux6.IN10
s[0] => Mux7.IN10
s[1] => Mux0.IN9
s[1] => Mux1.IN9
s[1] => Mux2.IN9
s[1] => Mux3.IN9
s[1] => Mux4.IN9
s[1] => Mux5.IN9
s[1] => Mux6.IN9
s[1] => Mux7.IN9
s[2] => Mux0.IN8
s[2] => Mux1.IN8
s[2] => Mux2.IN8
s[2] => Mux3.IN8
s[2] => Mux4.IN8
s[2] => Mux5.IN8
s[2] => Mux6.IN8
s[2] => Mux7.IN8


|top_de2|sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|demux4_inv:demux4_inv_we_i
di => Mux0.IN3
di => Mux1.IN3
di => Mux2.IN3
di => Mux3.IN3
do[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
do[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
do[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
do[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
s[0] => Mux0.IN5
s[0] => Mux1.IN5
s[0] => Mux2.IN5
s[0] => Mux3.IN5
s[1] => Mux0.IN4
s[1] => Mux1.IN4
s[1] => Mux2.IN4
s[1] => Mux3.IN4


|top_de2|sr_if:inst2|mux5:mux5_do1
di[0] => Mux0.IN7
di[1] => Mux0.IN6
di[2] => Mux0.IN5
di[3] => Mux0.IN4
di[4] => Mux0.IN0
di[4] => Mux0.IN1
di[4] => Mux0.IN2
di[4] => Mux0.IN3
do <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
s[0] => Mux0.IN10
s[1] => Mux0.IN9
s[2] => Mux0.IN8


|top_de2|sr_if:inst2|mux5:mux5_do2
di[0] => Mux0.IN7
di[1] => Mux0.IN6
di[2] => Mux0.IN5
di[3] => Mux0.IN4
di[4] => Mux0.IN0
di[4] => Mux0.IN1
di[4] => Mux0.IN2
di[4] => Mux0.IN3
do <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
s[0] => Mux0.IN10
s[1] => Mux0.IN9
s[2] => Mux0.IN8


|top_de2|sr_if:inst2|demux5:demux5_we
di => do.DATAB
di => Mux0.IN7
di => Mux1.IN7
di => Mux2.IN7
di => Mux3.IN7
do[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
do[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
do[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
do[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
do[4] <= do.DB_MAX_OUTPUT_PORT_TYPE
s[0] => Mux0.IN10
s[0] => Mux1.IN10
s[0] => Mux2.IN10
s[0] => Mux3.IN10
s[1] => Mux0.IN9
s[1] => Mux1.IN9
s[1] => Mux2.IN9
s[1] => Mux3.IN9
s[2] => do.OUTPUTSELECT
s[2] => Mux0.IN8
s[2] => Mux1.IN8
s[2] => Mux2.IN8
s[2] => Mux3.IN8


|top_de2|draw_score:inst13
ds_clk => i[0].CLK
ds_clk => i[1].CLK
ds_clk => i[2].CLK
ds_clk => state~1.DATAIN
ds_rst => state.OUTPUTSELECT
ds_rst => state.OUTPUTSELECT
ds_rst => state.OUTPUTSELECT
ds_rst => i.OUTPUTSELECT
ds_rst => i.OUTPUTSELECT
ds_rst => i.OUTPUTSELECT
ds_draw => Selector1.IN2
ds_draw => Selector2.IN2
ds_draw => Selector0.IN1
ds_ready <= ds_ready.DB_MAX_OUTPUT_PORT_TYPE
ds_input[0] => Mux0.IN7
ds_input[1] => Mux0.IN6
ds_input[2] => Mux0.IN5
ds_input[3] => Mux0.IN4
ds_input[4] => Mux0.IN3
ds_input[5] => Mux0.IN2
ds_input[6] => Mux0.IN1
ds_input[7] => Mux0.IN0
ds_write <= ds_write.DB_MAX_OUTPUT_PORT_TYPE
ds_addr[0] <= ds_addr[0].DB_MAX_OUTPUT_PORT_TYPE
ds_addr[1] <= ds_addr[1].DB_MAX_OUTPUT_PORT_TYPE
ds_addr[2] <= ds_addr[2].DB_MAX_OUTPUT_PORT_TYPE
ds_addr[3] <= ds_addr[3].DB_MAX_OUTPUT_PORT_TYPE
ds_addr[4] <= ds_addr[4].DB_MAX_OUTPUT_PORT_TYPE
ds_addr[5] <= ds_addr[5].DB_MAX_OUTPUT_PORT_TYPE
ds_addr[6] <= ds_addr[6].DB_MAX_OUTPUT_PORT_TYPE
ds_addr[7] <= ds_addr[7].DB_MAX_OUTPUT_PORT_TYPE
ds_data_out <= ds_data_out.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|controller:inst4
clk => inv_inputs[0].CLK
clk => inv_inputs[1].CLK
clk => inv_inputs[2].CLK
clk => inv_inputs[3].CLK
clk => inv_inputs[4].CLK
clk => inv_inputs[5].CLK
clk => inv_inputs[6].CLK
clk => inv_inputs[7].CLK
clk => cur_timer_1_reset.CLK
clk => cur_timer_1_start.CLK
clk => cur_timer_1_time[0].CLK
clk => cur_timer_1_time[1].CLK
clk => cur_timer_1_time[2].CLK
clk => cur_timer_1_time[3].CLK
clk => cur_timer_1_time[4].CLK
clk => cur_timer_1_time[5].CLK
clk => cur_timer_1_time[6].CLK
clk => cur_timer_1_time[7].CLK
clk => cur_draw_score_draw.CLK
clk => cur_clear_shift_start.CLK
clk => cur_draw_erase_start.CLK
clk => cur_draw_erase_draw.CLK
clk => cur_check_start.CLK
clk => cur_new_piece.CLK
clk => cur_lut_piece_type[0].CLK
clk => cur_lut_piece_type[1].CLK
clk => cur_lut_piece_type[2].CLK
clk => cur_lut_rot[0].CLK
clk => cur_lut_rot[1].CLK
clk => cur_lut_y[0].CLK
clk => cur_lut_y[1].CLK
clk => cur_lut_y[2].CLK
clk => cur_lut_y[3].CLK
clk => cur_lut_x[0].CLK
clk => cur_lut_x[1].CLK
clk => cur_lut_x[2].CLK
clk => cur_lut_next_piece.CLK
clk => cur_rot_new[0].CLK
clk => cur_rot_new[1].CLK
clk => cur_rot[0].CLK
clk => cur_rot[1].CLK
clk => cur_y_new[0].CLK
clk => cur_y_new[1].CLK
clk => cur_y_new[2].CLK
clk => cur_y_new[3].CLK
clk => cur_y[0].CLK
clk => cur_y[1].CLK
clk => cur_y[2].CLK
clk => cur_y[3].CLK
clk => cur_x_new[0].CLK
clk => cur_x_new[1].CLK
clk => cur_x_new[2].CLK
clk => cur_x[0].CLK
clk => cur_x[1].CLK
clk => cur_x[2].CLK
clk => cur_piece[0].CLK
clk => cur_piece[1].CLK
clk => cur_piece[2].CLK
clk => cur_future_piece[0].CLK
clk => cur_future_piece[1].CLK
clk => cur_future_piece[2].CLK
clk => cur_state~1.DATAIN
rst => cur_state.OUTPUTSELECT
rst => cur_state.OUTPUTSELECT
rst => cur_state.OUTPUTSELECT
rst => cur_state.OUTPUTSELECT
rst => cur_state.OUTPUTSELECT
rst => cur_state.OUTPUTSELECT
rst => cur_state.OUTPUTSELECT
rst => cur_state.OUTPUTSELECT
rst => cur_state.OUTPUTSELECT
rst => cur_state.OUTPUTSELECT
rst => cur_state.OUTPUTSELECT
rst => cur_state.OUTPUTSELECT
rst => cur_state.OUTPUTSELECT
rst => cur_state.OUTPUTSELECT
rst => cur_state.OUTPUTSELECT
rst => cur_state.OUTPUTSELECT
rst => cur_state.OUTPUTSELECT
rst => cur_state.OUTPUTSELECT
rst => cur_state.OUTPUTSELECT
rst => cur_state.OUTPUTSELECT
rst => cur_state.OUTPUTSELECT
rst => cur_state.OUTPUTSELECT
rst => cur_state.OUTPUTSELECT
rst => cur_state.OUTPUTSELECT
rst => cur_state.OUTPUTSELECT
rst => cur_state.OUTPUTSELECT
rst => cur_state.OUTPUTSELECT
rst => cur_state.OUTPUTSELECT
rst => cur_state.OUTPUTSELECT
rst => cur_state.OUTPUTSELECT
rst => cur_state.OUTPUTSELECT
rst => cur_state.OUTPUTSELECT
rst => cur_state.OUTPUTSELECT
rst => cur_state.OUTPUTSELECT
rst => cur_state.OUTPUTSELECT
rst => cur_state.OUTPUTSELECT
rst => cur_state.OUTPUTSELECT
rst => cur_state.OUTPUTSELECT
rst => cur_state.OUTPUTSELECT
rst => cur_state.OUTPUTSELECT
rst => cur_state.OUTPUTSELECT
rst => cur_state.OUTPUTSELECT
rst => cur_state.OUTPUTSELECT
rst => cur_state.OUTPUTSELECT
rst => cur_state.OUTPUTSELECT
rst => cur_state.OUTPUTSELECT
rst => cur_state.OUTPUTSELECT
rst => cur_state.OUTPUTSELECT
rst => cur_state.OUTPUTSELECT
rst => cur_state.OUTPUTSELECT
rst => cur_state.OUTPUTSELECT
rst => cur_state.OUTPUTSELECT
rst => cur_state.OUTPUTSELECT
rst => cur_state.OUTPUTSELECT
rst => cur_state.OUTPUTSELECT
rst => cur_state.OUTPUTSELECT
rst => cur_state.OUTPUTSELECT
rst => cur_state.OUTPUTSELECT
rst => cur_state.OUTPUTSELECT
rst => cur_state.OUTPUTSELECT
rst => cur_state.OUTPUTSELECT
rst => cur_state.OUTPUTSELECT
rst => cur_state.OUTPUTSELECT
rst => cur_state.OUTPUTSELECT
rst => cur_state.OUTPUTSELECT
rst => cur_state.OUTPUTSELECT
rst => cur_state.OUTPUTSELECT
rst => cur_state.OUTPUTSELECT
rst => cur_lut_piece_type[1].ENA
rst => cur_lut_piece_type[0].ENA
rst => cur_new_piece.ENA
rst => cur_check_start.ENA
rst => cur_draw_erase_draw.ENA
rst => cur_draw_erase_start.ENA
rst => cur_clear_shift_start.ENA
rst => cur_draw_score_draw.ENA
rst => cur_timer_1_time[7].ENA
rst => cur_timer_1_time[6].ENA
rst => cur_timer_1_time[5].ENA
rst => cur_timer_1_time[4].ENA
rst => cur_timer_1_time[3].ENA
rst => cur_timer_1_time[2].ENA
rst => cur_timer_1_time[1].ENA
rst => cur_timer_1_time[0].ENA
rst => cur_timer_1_start.ENA
rst => cur_timer_1_reset.ENA
rst => inv_inputs[7].ENA
rst => inv_inputs[6].ENA
rst => inv_inputs[5].ENA
rst => inv_inputs[4].ENA
rst => inv_inputs[3].ENA
rst => inv_inputs[2].ENA
rst => inv_inputs[1].ENA
rst => inv_inputs[0].ENA
rst => cur_lut_piece_type[2].ENA
rst => cur_lut_rot[0].ENA
rst => cur_lut_rot[1].ENA
rst => cur_lut_y[0].ENA
rst => cur_lut_y[1].ENA
rst => cur_lut_y[2].ENA
rst => cur_lut_y[3].ENA
rst => cur_lut_x[0].ENA
rst => cur_lut_x[1].ENA
rst => cur_lut_x[2].ENA
rst => cur_lut_next_piece.ENA
rst => cur_rot_new[0].ENA
rst => cur_rot_new[1].ENA
rst => cur_rot[0].ENA
rst => cur_rot[1].ENA
rst => cur_y_new[0].ENA
rst => cur_y_new[1].ENA
rst => cur_y_new[2].ENA
rst => cur_y_new[3].ENA
rst => cur_y[0].ENA
rst => cur_y[1].ENA
rst => cur_y[2].ENA
rst => cur_y[3].ENA
rst => cur_x_new[0].ENA
rst => cur_x_new[1].ENA
rst => cur_x_new[2].ENA
rst => cur_x[0].ENA
rst => cur_x[1].ENA
rst => cur_x[2].ENA
rst => cur_piece[0].ENA
rst => cur_piece[1].ENA
rst => cur_piece[2].ENA
rst => cur_future_piece[0].ENA
rst => cur_future_piece[1].ENA
rst => cur_future_piece[2].ENA
lut_x[0] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
lut_x[1] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
lut_x[2] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
lut_y[0] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
lut_y[1] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
lut_y[2] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
lut_y[3] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
lut_rot[0] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
lut_rot[1] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
lut_piece_type[0] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
lut_piece_type[1] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
lut_piece_type[2] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
lut_next_piece <= cur_lut_next_piece.DB_MAX_OUTPUT_PORT_TYPE
new_piece <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
next_piece[0] => Selector14.IN3
next_piece[1] => Selector13.IN3
next_piece[2] => Selector12.IN3
check_empty => new_cur_y.OUTPUTSELECT
check_empty => new_cur_y.OUTPUTSELECT
check_empty => new_cur_y.OUTPUTSELECT
check_empty => new_cur_y.OUTPUTSELECT
check_empty => next_state.move_left_8.DATAB
check_empty => next_state.first_draw_1.DATAB
check_empty => next_state.move_down_1.DATAB
check_empty => Selector72.IN2
check_empty => next_state.put_back_1.DATAB
check_empty => Selector57.IN2
check_start <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
check_ready => next_state.move_left_7.DATAB
check_ready => next_state.collision_5.DATAB
check_ready => next_state.space_6.DATAB
check_ready => Selector69.IN2
check_ready => Selector63.IN2
check_ready => Selector56.IN2
draw_erase_draw <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
draw_erase_start <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
draw_erase_ready => next_state.draw_next_piece_3.DATAB
draw_erase_ready => next_state.rotate_cw_4.DATAB
draw_erase_ready => next_state.rotate_ccw_4.DATAB
draw_erase_ready => next_state.move_left_4.DATAB
draw_erase_ready => Selector59.IN3
draw_erase_ready => next_state.move_right_4.DATAB
draw_erase_ready => next_state.first_draw_3.DATAB
draw_erase_ready => next_state.collision_1.DATAB
draw_erase_ready => next_state.reset_timers_a_1.DATAB
draw_erase_ready => next_state.space_3.DATAB
draw_erase_ready => next_state.reset_timers_b_1.DATAB
draw_erase_ready => Selector15.IN2
draw_erase_ready => Selector19.IN2
draw_erase_ready => Selector19.IN3
draw_erase_ready => Selector19.IN4
draw_erase_ready => Selector19.IN5
draw_erase_ready => Selector71.IN2
draw_erase_ready => Selector70.IN2
draw_erase_ready => Selector68.IN2
draw_erase_ready => Selector61.IN2
draw_erase_ready => Selector60.IN2
draw_erase_ready => Selector58.IN2
draw_erase_ready => Selector55.IN2
draw_erase_ready => Selector54.IN2
draw_erase_ready => Selector53.IN2
draw_erase_ready => Selector52.IN2
draw_erase_ready => Selector51.IN2
clear_shift_start <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
clear_shift_ready => Selector21.IN3
clear_shift_ready => Selector50.IN3
clear_shift_ready => Selector20.IN2
clear_shift_ready => Selector66.IN2
draw_score_draw <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
draw_score_ready => Selector62.IN3
draw_score_ready => Selector21.IN1
draw_score_ready => Selector50.IN1
timer_1_time[0] <= Selector26.DB_MAX_OUTPUT_PORT_TYPE
timer_1_time[1] <= Selector25.DB_MAX_OUTPUT_PORT_TYPE
timer_1_time[2] <= Selector24.DB_MAX_OUTPUT_PORT_TYPE
timer_1_time[3] <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
timer_1_time[4] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
timer_1_time[5] <= new_timer_1_time.DB_MAX_OUTPUT_PORT_TYPE
timer_1_time[6] <= new_timer_1_time.DB_MAX_OUTPUT_PORT_TYPE
timer_1_time[7] <= new_timer_1_time.DB_MAX_OUTPUT_PORT_TYPE
timer_1_start <= Selector27.DB_MAX_OUTPUT_PORT_TYPE
timer_1_done => Selector67.IN3
timer_1_done => next_state.key.DATAB
timer_1_reset <= Selector28.DB_MAX_OUTPUT_PORT_TYPE
inputs[0] => inv_inputs[0].DATAIN
inputs[1] => inv_inputs[1].DATAIN
inputs[2] => inv_inputs[2].DATAIN
inputs[3] => inv_inputs[3].DATAIN
inputs[4] => inv_inputs[4].DATAIN
inputs[5] => inv_inputs[5].DATAIN
inputs[6] => inv_inputs[6].DATAIN
inputs[7] => inv_inputs[7].DATAIN


|top_de2|check_mask:inst5
clk => empty_s.CLK
clk => pixel[0].CLK
clk => pixel[1].CLK
clk => state~1.DATAIN
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => empty_s.ENA
rst => pixel[0].ENA
rst => pixel[1].ENA
mask[0] => addr[0].DATAIN
mask[1] => addr[1].DATAIN
mask[2] => addr[2].DATAIN
mask[3] => addr[3].DATAIN
mask[4] => addr[4].DATAIN
mask[5] => addr[5].DATAIN
mask[6] => addr[6].DATAIN
mask[7] => addr[7].DATAIN
mask_select[0] <= mask_select[0].DB_MAX_OUTPUT_PORT_TYPE
mask_select[1] <= mask_select[1].DB_MAX_OUTPUT_PORT_TYPE
ready <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
empty <= empty_s.DB_MAX_OUTPUT_PORT_TYPE
start => Selector5.IN3
start => Selector7.IN4
start => Selector4.IN1
lut_start <= lut_start.DB_MAX_OUTPUT_PORT_TYPE
lut_ready => next_state.OUTPUTSELECT
lut_ready => next_state.OUTPUTSELECT
lut_ready => Selector6.IN2
lut_error => next_state.DATAB
lut_error => next_state.DATAB
write <= write.DB_MAX_OUTPUT_PORT_TYPE
addr[0] <= addr[0].DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= addr[1].DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= addr[2].DB_MAX_OUTPUT_PORT_TYPE
addr[3] <= addr[3].DB_MAX_OUTPUT_PORT_TYPE
addr[4] <= addr[4].DB_MAX_OUTPUT_PORT_TYPE
addr[5] <= addr[5].DB_MAX_OUTPUT_PORT_TYPE
addr[6] <= addr[6].DB_MAX_OUTPUT_PORT_TYPE
addr[7] <= addr[7].DB_MAX_OUTPUT_PORT_TYPE
data_in => next_state.OUTPUTSELECT
data_in => next_state.OUTPUTSELECT
data_in => next_empty.OUTPUTSELECT
data_in => next_pixel.OUTPUTSELECT
data_in => next_pixel.OUTPUTSELECT
data_in => Selector1.IN3


|top_de2|piece_lut:inst7
clk => rom_addr[0]~reg0.CLK
clk => rom_addr[1]~reg0.CLK
clk => rom_addr[2]~reg0.CLK
clk => rom_addr[3]~reg0.CLK
clk => rom_addr[4]~reg0.CLK
clk => rom_addr[5]~reg0.CLK
clk => rom_addr[6]~reg0.CLK
clk => ready~reg0.CLK
clk => mask[0]~reg0.CLK
clk => mask[1]~reg0.CLK
clk => mask[2]~reg0.CLK
clk => mask[3]~reg0.CLK
clk => mask[4]~reg0.CLK
clk => mask[5]~reg0.CLK
clk => mask[6]~reg0.CLK
clk => mask[7]~reg0.CLK
clk => overflow~reg0.CLK
clk => new_change.CLK
clk => cur_rom_addr[0].CLK
clk => cur_rom_addr[1].CLK
clk => cur_rom_addr[2].CLK
clk => cur_rom_addr[3].CLK
clk => cur_rom_addr[4].CLK
clk => cur_rom_addr[5].CLK
clk => cur_rom_addr[6].CLK
clk => cur_change.CLK
clk => cur_mask[0].CLK
clk => cur_mask[1].CLK
clk => cur_mask[2].CLK
clk => cur_mask[3].CLK
clk => cur_mask[4].CLK
clk => cur_mask[5].CLK
clk => cur_mask[6].CLK
clk => cur_mask[7].CLK
clk => cur_overflow.CLK
clk => cur_ready.CLK
clk => cur_y_out[0].CLK
clk => cur_y_out[1].CLK
clk => cur_y_out[2].CLK
clk => cur_y_out[3].CLK
clk => cur_y_out[4].CLK
clk => cur_x_out[0].CLK
clk => cur_x_out[1].CLK
clk => cur_x_out[2].CLK
clk => cur_x_out[3].CLK
clk => state~1.DATAIN
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => new_change.ENA
rst => cur_rom_addr[0].ENA
rst => cur_rom_addr[1].ENA
rst => cur_rom_addr[2].ENA
rst => cur_rom_addr[3].ENA
rst => cur_rom_addr[4].ENA
rst => cur_rom_addr[5].ENA
rst => cur_rom_addr[6].ENA
rst => cur_change.ENA
rst => cur_mask[0].ENA
rst => cur_mask[1].ENA
rst => cur_mask[2].ENA
rst => cur_mask[3].ENA
rst => cur_mask[4].ENA
rst => cur_mask[5].ENA
rst => cur_mask[6].ENA
rst => cur_mask[7].ENA
rst => cur_overflow.ENA
rst => cur_ready.ENA
rst => cur_y_out[0].ENA
rst => cur_y_out[1].ENA
rst => cur_y_out[2].ENA
rst => cur_y_out[3].ENA
rst => cur_y_out[4].ENA
rst => cur_x_out[0].ENA
rst => cur_x_out[1].ENA
rst => cur_x_out[2].ENA
rst => cur_x_out[3].ENA
mask[0] <= mask[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mask[1] <= mask[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mask[2] <= mask[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mask[3] <= mask[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mask[4] <= mask[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mask[5] <= mask[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mask[6] <= mask[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mask[7] <= mask[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mask_select[0] => Selector19.IN2
mask_select[1] => Selector18.IN2
x[0] => Add2.IN4
x[1] => Add2.IN3
x[2] => Add2.IN2
y[0] => Add3.IN6
y[1] => Add3.IN5
y[2] => Add3.IN4
y[3] => Add3.IN3
rot[0] => Selector17.IN2
rot[1] => Selector16.IN2
piece_type[0] => Selector15.IN2
piece_type[1] => Selector14.IN2
piece_type[2] => Selector13.IN2
next_piece => process_1.IN1
next_piece => Selector20.IN2
ready <= ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= overflow~reg0.DB_MAX_OUTPUT_PORT_TYPE
check_start => new_change.IN0
draw_start => new_change.IN1
rom_addr[0] <= rom_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[1] <= rom_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[2] <= rom_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[3] <= rom_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[4] <= rom_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[5] <= rom_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[6] <= rom_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[0] => Add2.IN6
rom_data[1] => Add2.IN5
rom_data[2] => Add3.IN8
rom_data[2] => Equal0.IN1
rom_data[3] => Add3.IN7
rom_data[3] => Equal0.IN0


|top_de2|de_piece:inst6
clk => cur_write.CLK
clk => cur_data.CLK
clk => cur_lut_start.CLK
clk => cur_mask_select[0].CLK
clk => cur_mask_select[1].CLK
clk => cur_addr[0].CLK
clk => cur_addr[1].CLK
clk => cur_addr[2].CLK
clk => cur_addr[3].CLK
clk => cur_addr[4].CLK
clk => cur_addr[5].CLK
clk => cur_addr[6].CLK
clk => cur_addr[7].CLK
clk => cur_ready.CLK
clk => cur_block[0].CLK
clk => cur_block[1].CLK
clk => state~1.DATAIN
rst => ~NO_FANOUT~
mask[0] => Selector3.IN1
mask[1] => Selector2.IN1
mask[2] => Selector1.IN1
mask[3] => Selector0.IN1
mask[4] => Selector18.IN1
mask[5] => Selector19.IN1
mask[6] => Selector20.IN1
mask[7] => Selector21.IN1
draw_erase => Selector8.IN1
ready <= cur_ready.DB_MAX_OUTPUT_PORT_TYPE
start => Selector9.IN2
start => Selector16.IN3
start => Selector17.IN3
start => Selector13.IN1
mask_select[0] <= mask_select[0].DB_MAX_OUTPUT_PORT_TYPE
mask_select[1] <= mask_select[1].DB_MAX_OUTPUT_PORT_TYPE
lut_start <= cur_lut_start.DB_MAX_OUTPUT_PORT_TYPE
lut_ready => new_state.writing.DATAB
lut_ready => Selector15.IN3
lut_ready => Selector17.IN1
lut_ready => Selector14.IN2
write <= write.DB_MAX_OUTPUT_PORT_TYPE
addr[0] <= addr[0].DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= addr[1].DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= addr[2].DB_MAX_OUTPUT_PORT_TYPE
addr[3] <= addr[3].DB_MAX_OUTPUT_PORT_TYPE
addr[4] <= addr[4].DB_MAX_OUTPUT_PORT_TYPE
addr[5] <= addr[5].DB_MAX_OUTPUT_PORT_TYPE
addr[6] <= addr[6].DB_MAX_OUTPUT_PORT_TYPE
addr[7] <= addr[7].DB_MAX_OUTPUT_PORT_TYPE
data <= data.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8
addr[0] => rom_mux44:ptype2northsouth.selector[0]
addr[0] => rom_mux44:ptype2eastwest.selector[0]
addr[0] => rom_mux44:ptype3north.selector[0]
addr[0] => rom_mux44:ptype3east.selector[0]
addr[0] => rom_mux44:ptype3south.selector[0]
addr[0] => rom_mux44:ptype3west.selector[0]
addr[0] => rom_mux44:ptype4north.selector[0]
addr[0] => rom_mux44:ptype4east.selector[0]
addr[0] => rom_mux44:ptype4south.selector[0]
addr[0] => rom_mux44:ptype4west.selector[0]
addr[0] => rom_mux44:ptype5north.selector[0]
addr[0] => rom_mux44:ptype5east.selector[0]
addr[0] => rom_mux44:ptype5south.selector[0]
addr[0] => rom_mux44:ptype5west.selector[0]
addr[0] => rom_mux44:ptype6north.selector[0]
addr[0] => rom_mux44:ptype6east.selector[0]
addr[0] => rom_mux44:ptype6south.selector[0]
addr[0] => rom_mux44:ptype6west.selector[0]
addr[0] => rom_mux44:ptype7north.selector[0]
addr[0] => rom_mux44:ptype7east.selector[0]
addr[0] => rom_mux44:ptype7south.selector[0]
addr[0] => rom_mux44:ptype7west.selector[0]
addr[0] => rom_mux44:ptype1.selector[0]
addr[1] => rom_mux44:ptype2northsouth.selector[1]
addr[1] => rom_mux44:ptype2eastwest.selector[1]
addr[1] => rom_mux44:ptype3north.selector[1]
addr[1] => rom_mux44:ptype3east.selector[1]
addr[1] => rom_mux44:ptype3south.selector[1]
addr[1] => rom_mux44:ptype3west.selector[1]
addr[1] => rom_mux44:ptype4north.selector[1]
addr[1] => rom_mux44:ptype4east.selector[1]
addr[1] => rom_mux44:ptype4south.selector[1]
addr[1] => rom_mux44:ptype4west.selector[1]
addr[1] => rom_mux44:ptype5north.selector[1]
addr[1] => rom_mux44:ptype5east.selector[1]
addr[1] => rom_mux44:ptype5south.selector[1]
addr[1] => rom_mux44:ptype5west.selector[1]
addr[1] => rom_mux44:ptype6north.selector[1]
addr[1] => rom_mux44:ptype6east.selector[1]
addr[1] => rom_mux44:ptype6south.selector[1]
addr[1] => rom_mux44:ptype6west.selector[1]
addr[1] => rom_mux44:ptype7north.selector[1]
addr[1] => rom_mux44:ptype7east.selector[1]
addr[1] => rom_mux44:ptype7south.selector[1]
addr[1] => rom_mux44:ptype7west.selector[1]
addr[1] => rom_mux44:ptype1.selector[1]
addr[2] => rom_mux24:ptype2.selector
addr[2] => rom_mux44:ptype3.selector[0]
addr[2] => rom_mux44:ptype4.selector[0]
addr[2] => rom_mux44:ptype5.selector[0]
addr[2] => rom_mux44:ptype6.selector[0]
addr[2] => rom_mux44:ptype7.selector[0]
addr[3] => rom_mux44:ptype3.selector[1]
addr[3] => rom_mux44:ptype4.selector[1]
addr[3] => rom_mux44:ptype5.selector[1]
addr[3] => rom_mux44:ptype6.selector[1]
addr[3] => rom_mux44:ptype7.selector[1]
addr[4] => rom_mux44:subresult1.selector[0]
addr[4] => rom_mux44:subresult2.selector[0]
addr[5] => rom_mux44:subresult1.selector[1]
addr[5] => rom_mux44:subresult2.selector[1]
addr[6] => rom_mux24:result.selector
data[0] <= rom_mux24:result.output[0]
data[1] <= rom_mux24:result.output[1]
data[2] <= rom_mux24:result.output[2]
data[3] <= rom_mux24:result.output[3]


|top_de2|rom:inst8|rom_mux44:ptype2northsouth
data_1[0] => rom_mux4:bit1.input_1
data_1[1] => rom_mux4:bit2.input_1
data_1[2] => rom_mux4:bit3.input_1
data_1[3] => rom_mux4:bit4.input_1
data_2[0] => rom_mux4:bit1.input_2
data_2[1] => rom_mux4:bit2.input_2
data_2[2] => rom_mux4:bit3.input_2
data_2[3] => rom_mux4:bit4.input_2
data_3[0] => rom_mux4:bit1.input_3
data_3[1] => rom_mux4:bit2.input_3
data_3[2] => rom_mux4:bit3.input_3
data_3[3] => rom_mux4:bit4.input_3
data_4[0] => rom_mux4:bit1.input_4
data_4[1] => rom_mux4:bit2.input_4
data_4[2] => rom_mux4:bit3.input_4
data_4[3] => rom_mux4:bit4.input_4
selector[0] => rom_mux4:bit1.selector[0]
selector[0] => rom_mux4:bit2.selector[0]
selector[0] => rom_mux4:bit3.selector[0]
selector[0] => rom_mux4:bit4.selector[0]
selector[1] => rom_mux4:bit1.selector[1]
selector[1] => rom_mux4:bit2.selector[1]
selector[1] => rom_mux4:bit3.selector[1]
selector[1] => rom_mux4:bit4.selector[1]
output[0] <= rom_mux4:bit1.output
output[1] <= rom_mux4:bit2.output
output[2] <= rom_mux4:bit3.output
output[3] <= rom_mux4:bit4.output


|top_de2|rom:inst8|rom_mux44:ptype2northsouth|rom_mux4:bit1
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype2northsouth|rom_mux4:bit2
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype2northsouth|rom_mux4:bit3
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype2northsouth|rom_mux4:bit4
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype2eastwest
data_1[0] => rom_mux4:bit1.input_1
data_1[1] => rom_mux4:bit2.input_1
data_1[2] => rom_mux4:bit3.input_1
data_1[3] => rom_mux4:bit4.input_1
data_2[0] => rom_mux4:bit1.input_2
data_2[1] => rom_mux4:bit2.input_2
data_2[2] => rom_mux4:bit3.input_2
data_2[3] => rom_mux4:bit4.input_2
data_3[0] => rom_mux4:bit1.input_3
data_3[1] => rom_mux4:bit2.input_3
data_3[2] => rom_mux4:bit3.input_3
data_3[3] => rom_mux4:bit4.input_3
data_4[0] => rom_mux4:bit1.input_4
data_4[1] => rom_mux4:bit2.input_4
data_4[2] => rom_mux4:bit3.input_4
data_4[3] => rom_mux4:bit4.input_4
selector[0] => rom_mux4:bit1.selector[0]
selector[0] => rom_mux4:bit2.selector[0]
selector[0] => rom_mux4:bit3.selector[0]
selector[0] => rom_mux4:bit4.selector[0]
selector[1] => rom_mux4:bit1.selector[1]
selector[1] => rom_mux4:bit2.selector[1]
selector[1] => rom_mux4:bit3.selector[1]
selector[1] => rom_mux4:bit4.selector[1]
output[0] <= rom_mux4:bit1.output
output[1] <= rom_mux4:bit2.output
output[2] <= rom_mux4:bit3.output
output[3] <= rom_mux4:bit4.output


|top_de2|rom:inst8|rom_mux44:ptype2eastwest|rom_mux4:bit1
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype2eastwest|rom_mux4:bit2
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype2eastwest|rom_mux4:bit3
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype2eastwest|rom_mux4:bit4
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype3north
data_1[0] => rom_mux4:bit1.input_1
data_1[1] => rom_mux4:bit2.input_1
data_1[2] => rom_mux4:bit3.input_1
data_1[3] => rom_mux4:bit4.input_1
data_2[0] => rom_mux4:bit1.input_2
data_2[1] => rom_mux4:bit2.input_2
data_2[2] => rom_mux4:bit3.input_2
data_2[3] => rom_mux4:bit4.input_2
data_3[0] => rom_mux4:bit1.input_3
data_3[1] => rom_mux4:bit2.input_3
data_3[2] => rom_mux4:bit3.input_3
data_3[3] => rom_mux4:bit4.input_3
data_4[0] => rom_mux4:bit1.input_4
data_4[1] => rom_mux4:bit2.input_4
data_4[2] => rom_mux4:bit3.input_4
data_4[3] => rom_mux4:bit4.input_4
selector[0] => rom_mux4:bit1.selector[0]
selector[0] => rom_mux4:bit2.selector[0]
selector[0] => rom_mux4:bit3.selector[0]
selector[0] => rom_mux4:bit4.selector[0]
selector[1] => rom_mux4:bit1.selector[1]
selector[1] => rom_mux4:bit2.selector[1]
selector[1] => rom_mux4:bit3.selector[1]
selector[1] => rom_mux4:bit4.selector[1]
output[0] <= rom_mux4:bit1.output
output[1] <= rom_mux4:bit2.output
output[2] <= rom_mux4:bit3.output
output[3] <= rom_mux4:bit4.output


|top_de2|rom:inst8|rom_mux44:ptype3north|rom_mux4:bit1
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype3north|rom_mux4:bit2
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype3north|rom_mux4:bit3
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype3north|rom_mux4:bit4
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype3east
data_1[0] => rom_mux4:bit1.input_1
data_1[1] => rom_mux4:bit2.input_1
data_1[2] => rom_mux4:bit3.input_1
data_1[3] => rom_mux4:bit4.input_1
data_2[0] => rom_mux4:bit1.input_2
data_2[1] => rom_mux4:bit2.input_2
data_2[2] => rom_mux4:bit3.input_2
data_2[3] => rom_mux4:bit4.input_2
data_3[0] => rom_mux4:bit1.input_3
data_3[1] => rom_mux4:bit2.input_3
data_3[2] => rom_mux4:bit3.input_3
data_3[3] => rom_mux4:bit4.input_3
data_4[0] => rom_mux4:bit1.input_4
data_4[1] => rom_mux4:bit2.input_4
data_4[2] => rom_mux4:bit3.input_4
data_4[3] => rom_mux4:bit4.input_4
selector[0] => rom_mux4:bit1.selector[0]
selector[0] => rom_mux4:bit2.selector[0]
selector[0] => rom_mux4:bit3.selector[0]
selector[0] => rom_mux4:bit4.selector[0]
selector[1] => rom_mux4:bit1.selector[1]
selector[1] => rom_mux4:bit2.selector[1]
selector[1] => rom_mux4:bit3.selector[1]
selector[1] => rom_mux4:bit4.selector[1]
output[0] <= rom_mux4:bit1.output
output[1] <= rom_mux4:bit2.output
output[2] <= rom_mux4:bit3.output
output[3] <= rom_mux4:bit4.output


|top_de2|rom:inst8|rom_mux44:ptype3east|rom_mux4:bit1
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype3east|rom_mux4:bit2
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype3east|rom_mux4:bit3
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype3east|rom_mux4:bit4
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype3south
data_1[0] => rom_mux4:bit1.input_1
data_1[1] => rom_mux4:bit2.input_1
data_1[2] => rom_mux4:bit3.input_1
data_1[3] => rom_mux4:bit4.input_1
data_2[0] => rom_mux4:bit1.input_2
data_2[1] => rom_mux4:bit2.input_2
data_2[2] => rom_mux4:bit3.input_2
data_2[3] => rom_mux4:bit4.input_2
data_3[0] => rom_mux4:bit1.input_3
data_3[1] => rom_mux4:bit2.input_3
data_3[2] => rom_mux4:bit3.input_3
data_3[3] => rom_mux4:bit4.input_3
data_4[0] => rom_mux4:bit1.input_4
data_4[1] => rom_mux4:bit2.input_4
data_4[2] => rom_mux4:bit3.input_4
data_4[3] => rom_mux4:bit4.input_4
selector[0] => rom_mux4:bit1.selector[0]
selector[0] => rom_mux4:bit2.selector[0]
selector[0] => rom_mux4:bit3.selector[0]
selector[0] => rom_mux4:bit4.selector[0]
selector[1] => rom_mux4:bit1.selector[1]
selector[1] => rom_mux4:bit2.selector[1]
selector[1] => rom_mux4:bit3.selector[1]
selector[1] => rom_mux4:bit4.selector[1]
output[0] <= rom_mux4:bit1.output
output[1] <= rom_mux4:bit2.output
output[2] <= rom_mux4:bit3.output
output[3] <= rom_mux4:bit4.output


|top_de2|rom:inst8|rom_mux44:ptype3south|rom_mux4:bit1
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype3south|rom_mux4:bit2
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype3south|rom_mux4:bit3
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype3south|rom_mux4:bit4
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype3west
data_1[0] => rom_mux4:bit1.input_1
data_1[1] => rom_mux4:bit2.input_1
data_1[2] => rom_mux4:bit3.input_1
data_1[3] => rom_mux4:bit4.input_1
data_2[0] => rom_mux4:bit1.input_2
data_2[1] => rom_mux4:bit2.input_2
data_2[2] => rom_mux4:bit3.input_2
data_2[3] => rom_mux4:bit4.input_2
data_3[0] => rom_mux4:bit1.input_3
data_3[1] => rom_mux4:bit2.input_3
data_3[2] => rom_mux4:bit3.input_3
data_3[3] => rom_mux4:bit4.input_3
data_4[0] => rom_mux4:bit1.input_4
data_4[1] => rom_mux4:bit2.input_4
data_4[2] => rom_mux4:bit3.input_4
data_4[3] => rom_mux4:bit4.input_4
selector[0] => rom_mux4:bit1.selector[0]
selector[0] => rom_mux4:bit2.selector[0]
selector[0] => rom_mux4:bit3.selector[0]
selector[0] => rom_mux4:bit4.selector[0]
selector[1] => rom_mux4:bit1.selector[1]
selector[1] => rom_mux4:bit2.selector[1]
selector[1] => rom_mux4:bit3.selector[1]
selector[1] => rom_mux4:bit4.selector[1]
output[0] <= rom_mux4:bit1.output
output[1] <= rom_mux4:bit2.output
output[2] <= rom_mux4:bit3.output
output[3] <= rom_mux4:bit4.output


|top_de2|rom:inst8|rom_mux44:ptype3west|rom_mux4:bit1
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype3west|rom_mux4:bit2
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype3west|rom_mux4:bit3
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype3west|rom_mux4:bit4
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype4north
data_1[0] => rom_mux4:bit1.input_1
data_1[1] => rom_mux4:bit2.input_1
data_1[2] => rom_mux4:bit3.input_1
data_1[3] => rom_mux4:bit4.input_1
data_2[0] => rom_mux4:bit1.input_2
data_2[1] => rom_mux4:bit2.input_2
data_2[2] => rom_mux4:bit3.input_2
data_2[3] => rom_mux4:bit4.input_2
data_3[0] => rom_mux4:bit1.input_3
data_3[1] => rom_mux4:bit2.input_3
data_3[2] => rom_mux4:bit3.input_3
data_3[3] => rom_mux4:bit4.input_3
data_4[0] => rom_mux4:bit1.input_4
data_4[1] => rom_mux4:bit2.input_4
data_4[2] => rom_mux4:bit3.input_4
data_4[3] => rom_mux4:bit4.input_4
selector[0] => rom_mux4:bit1.selector[0]
selector[0] => rom_mux4:bit2.selector[0]
selector[0] => rom_mux4:bit3.selector[0]
selector[0] => rom_mux4:bit4.selector[0]
selector[1] => rom_mux4:bit1.selector[1]
selector[1] => rom_mux4:bit2.selector[1]
selector[1] => rom_mux4:bit3.selector[1]
selector[1] => rom_mux4:bit4.selector[1]
output[0] <= rom_mux4:bit1.output
output[1] <= rom_mux4:bit2.output
output[2] <= rom_mux4:bit3.output
output[3] <= rom_mux4:bit4.output


|top_de2|rom:inst8|rom_mux44:ptype4north|rom_mux4:bit1
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype4north|rom_mux4:bit2
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype4north|rom_mux4:bit3
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype4north|rom_mux4:bit4
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype4east
data_1[0] => rom_mux4:bit1.input_1
data_1[1] => rom_mux4:bit2.input_1
data_1[2] => rom_mux4:bit3.input_1
data_1[3] => rom_mux4:bit4.input_1
data_2[0] => rom_mux4:bit1.input_2
data_2[1] => rom_mux4:bit2.input_2
data_2[2] => rom_mux4:bit3.input_2
data_2[3] => rom_mux4:bit4.input_2
data_3[0] => rom_mux4:bit1.input_3
data_3[1] => rom_mux4:bit2.input_3
data_3[2] => rom_mux4:bit3.input_3
data_3[3] => rom_mux4:bit4.input_3
data_4[0] => rom_mux4:bit1.input_4
data_4[1] => rom_mux4:bit2.input_4
data_4[2] => rom_mux4:bit3.input_4
data_4[3] => rom_mux4:bit4.input_4
selector[0] => rom_mux4:bit1.selector[0]
selector[0] => rom_mux4:bit2.selector[0]
selector[0] => rom_mux4:bit3.selector[0]
selector[0] => rom_mux4:bit4.selector[0]
selector[1] => rom_mux4:bit1.selector[1]
selector[1] => rom_mux4:bit2.selector[1]
selector[1] => rom_mux4:bit3.selector[1]
selector[1] => rom_mux4:bit4.selector[1]
output[0] <= rom_mux4:bit1.output
output[1] <= rom_mux4:bit2.output
output[2] <= rom_mux4:bit3.output
output[3] <= rom_mux4:bit4.output


|top_de2|rom:inst8|rom_mux44:ptype4east|rom_mux4:bit1
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype4east|rom_mux4:bit2
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype4east|rom_mux4:bit3
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype4east|rom_mux4:bit4
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype4south
data_1[0] => rom_mux4:bit1.input_1
data_1[1] => rom_mux4:bit2.input_1
data_1[2] => rom_mux4:bit3.input_1
data_1[3] => rom_mux4:bit4.input_1
data_2[0] => rom_mux4:bit1.input_2
data_2[1] => rom_mux4:bit2.input_2
data_2[2] => rom_mux4:bit3.input_2
data_2[3] => rom_mux4:bit4.input_2
data_3[0] => rom_mux4:bit1.input_3
data_3[1] => rom_mux4:bit2.input_3
data_3[2] => rom_mux4:bit3.input_3
data_3[3] => rom_mux4:bit4.input_3
data_4[0] => rom_mux4:bit1.input_4
data_4[1] => rom_mux4:bit2.input_4
data_4[2] => rom_mux4:bit3.input_4
data_4[3] => rom_mux4:bit4.input_4
selector[0] => rom_mux4:bit1.selector[0]
selector[0] => rom_mux4:bit2.selector[0]
selector[0] => rom_mux4:bit3.selector[0]
selector[0] => rom_mux4:bit4.selector[0]
selector[1] => rom_mux4:bit1.selector[1]
selector[1] => rom_mux4:bit2.selector[1]
selector[1] => rom_mux4:bit3.selector[1]
selector[1] => rom_mux4:bit4.selector[1]
output[0] <= rom_mux4:bit1.output
output[1] <= rom_mux4:bit2.output
output[2] <= rom_mux4:bit3.output
output[3] <= rom_mux4:bit4.output


|top_de2|rom:inst8|rom_mux44:ptype4south|rom_mux4:bit1
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype4south|rom_mux4:bit2
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype4south|rom_mux4:bit3
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype4south|rom_mux4:bit4
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype4west
data_1[0] => rom_mux4:bit1.input_1
data_1[1] => rom_mux4:bit2.input_1
data_1[2] => rom_mux4:bit3.input_1
data_1[3] => rom_mux4:bit4.input_1
data_2[0] => rom_mux4:bit1.input_2
data_2[1] => rom_mux4:bit2.input_2
data_2[2] => rom_mux4:bit3.input_2
data_2[3] => rom_mux4:bit4.input_2
data_3[0] => rom_mux4:bit1.input_3
data_3[1] => rom_mux4:bit2.input_3
data_3[2] => rom_mux4:bit3.input_3
data_3[3] => rom_mux4:bit4.input_3
data_4[0] => rom_mux4:bit1.input_4
data_4[1] => rom_mux4:bit2.input_4
data_4[2] => rom_mux4:bit3.input_4
data_4[3] => rom_mux4:bit4.input_4
selector[0] => rom_mux4:bit1.selector[0]
selector[0] => rom_mux4:bit2.selector[0]
selector[0] => rom_mux4:bit3.selector[0]
selector[0] => rom_mux4:bit4.selector[0]
selector[1] => rom_mux4:bit1.selector[1]
selector[1] => rom_mux4:bit2.selector[1]
selector[1] => rom_mux4:bit3.selector[1]
selector[1] => rom_mux4:bit4.selector[1]
output[0] <= rom_mux4:bit1.output
output[1] <= rom_mux4:bit2.output
output[2] <= rom_mux4:bit3.output
output[3] <= rom_mux4:bit4.output


|top_de2|rom:inst8|rom_mux44:ptype4west|rom_mux4:bit1
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype4west|rom_mux4:bit2
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype4west|rom_mux4:bit3
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype4west|rom_mux4:bit4
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype5north
data_1[0] => rom_mux4:bit1.input_1
data_1[1] => rom_mux4:bit2.input_1
data_1[2] => rom_mux4:bit3.input_1
data_1[3] => rom_mux4:bit4.input_1
data_2[0] => rom_mux4:bit1.input_2
data_2[1] => rom_mux4:bit2.input_2
data_2[2] => rom_mux4:bit3.input_2
data_2[3] => rom_mux4:bit4.input_2
data_3[0] => rom_mux4:bit1.input_3
data_3[1] => rom_mux4:bit2.input_3
data_3[2] => rom_mux4:bit3.input_3
data_3[3] => rom_mux4:bit4.input_3
data_4[0] => rom_mux4:bit1.input_4
data_4[1] => rom_mux4:bit2.input_4
data_4[2] => rom_mux4:bit3.input_4
data_4[3] => rom_mux4:bit4.input_4
selector[0] => rom_mux4:bit1.selector[0]
selector[0] => rom_mux4:bit2.selector[0]
selector[0] => rom_mux4:bit3.selector[0]
selector[0] => rom_mux4:bit4.selector[0]
selector[1] => rom_mux4:bit1.selector[1]
selector[1] => rom_mux4:bit2.selector[1]
selector[1] => rom_mux4:bit3.selector[1]
selector[1] => rom_mux4:bit4.selector[1]
output[0] <= rom_mux4:bit1.output
output[1] <= rom_mux4:bit2.output
output[2] <= rom_mux4:bit3.output
output[3] <= rom_mux4:bit4.output


|top_de2|rom:inst8|rom_mux44:ptype5north|rom_mux4:bit1
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype5north|rom_mux4:bit2
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype5north|rom_mux4:bit3
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype5north|rom_mux4:bit4
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype5east
data_1[0] => rom_mux4:bit1.input_1
data_1[1] => rom_mux4:bit2.input_1
data_1[2] => rom_mux4:bit3.input_1
data_1[3] => rom_mux4:bit4.input_1
data_2[0] => rom_mux4:bit1.input_2
data_2[1] => rom_mux4:bit2.input_2
data_2[2] => rom_mux4:bit3.input_2
data_2[3] => rom_mux4:bit4.input_2
data_3[0] => rom_mux4:bit1.input_3
data_3[1] => rom_mux4:bit2.input_3
data_3[2] => rom_mux4:bit3.input_3
data_3[3] => rom_mux4:bit4.input_3
data_4[0] => rom_mux4:bit1.input_4
data_4[1] => rom_mux4:bit2.input_4
data_4[2] => rom_mux4:bit3.input_4
data_4[3] => rom_mux4:bit4.input_4
selector[0] => rom_mux4:bit1.selector[0]
selector[0] => rom_mux4:bit2.selector[0]
selector[0] => rom_mux4:bit3.selector[0]
selector[0] => rom_mux4:bit4.selector[0]
selector[1] => rom_mux4:bit1.selector[1]
selector[1] => rom_mux4:bit2.selector[1]
selector[1] => rom_mux4:bit3.selector[1]
selector[1] => rom_mux4:bit4.selector[1]
output[0] <= rom_mux4:bit1.output
output[1] <= rom_mux4:bit2.output
output[2] <= rom_mux4:bit3.output
output[3] <= rom_mux4:bit4.output


|top_de2|rom:inst8|rom_mux44:ptype5east|rom_mux4:bit1
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype5east|rom_mux4:bit2
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype5east|rom_mux4:bit3
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype5east|rom_mux4:bit4
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype5south
data_1[0] => rom_mux4:bit1.input_1
data_1[1] => rom_mux4:bit2.input_1
data_1[2] => rom_mux4:bit3.input_1
data_1[3] => rom_mux4:bit4.input_1
data_2[0] => rom_mux4:bit1.input_2
data_2[1] => rom_mux4:bit2.input_2
data_2[2] => rom_mux4:bit3.input_2
data_2[3] => rom_mux4:bit4.input_2
data_3[0] => rom_mux4:bit1.input_3
data_3[1] => rom_mux4:bit2.input_3
data_3[2] => rom_mux4:bit3.input_3
data_3[3] => rom_mux4:bit4.input_3
data_4[0] => rom_mux4:bit1.input_4
data_4[1] => rom_mux4:bit2.input_4
data_4[2] => rom_mux4:bit3.input_4
data_4[3] => rom_mux4:bit4.input_4
selector[0] => rom_mux4:bit1.selector[0]
selector[0] => rom_mux4:bit2.selector[0]
selector[0] => rom_mux4:bit3.selector[0]
selector[0] => rom_mux4:bit4.selector[0]
selector[1] => rom_mux4:bit1.selector[1]
selector[1] => rom_mux4:bit2.selector[1]
selector[1] => rom_mux4:bit3.selector[1]
selector[1] => rom_mux4:bit4.selector[1]
output[0] <= rom_mux4:bit1.output
output[1] <= rom_mux4:bit2.output
output[2] <= rom_mux4:bit3.output
output[3] <= rom_mux4:bit4.output


|top_de2|rom:inst8|rom_mux44:ptype5south|rom_mux4:bit1
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype5south|rom_mux4:bit2
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype5south|rom_mux4:bit3
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype5south|rom_mux4:bit4
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype5west
data_1[0] => rom_mux4:bit1.input_1
data_1[1] => rom_mux4:bit2.input_1
data_1[2] => rom_mux4:bit3.input_1
data_1[3] => rom_mux4:bit4.input_1
data_2[0] => rom_mux4:bit1.input_2
data_2[1] => rom_mux4:bit2.input_2
data_2[2] => rom_mux4:bit3.input_2
data_2[3] => rom_mux4:bit4.input_2
data_3[0] => rom_mux4:bit1.input_3
data_3[1] => rom_mux4:bit2.input_3
data_3[2] => rom_mux4:bit3.input_3
data_3[3] => rom_mux4:bit4.input_3
data_4[0] => rom_mux4:bit1.input_4
data_4[1] => rom_mux4:bit2.input_4
data_4[2] => rom_mux4:bit3.input_4
data_4[3] => rom_mux4:bit4.input_4
selector[0] => rom_mux4:bit1.selector[0]
selector[0] => rom_mux4:bit2.selector[0]
selector[0] => rom_mux4:bit3.selector[0]
selector[0] => rom_mux4:bit4.selector[0]
selector[1] => rom_mux4:bit1.selector[1]
selector[1] => rom_mux4:bit2.selector[1]
selector[1] => rom_mux4:bit3.selector[1]
selector[1] => rom_mux4:bit4.selector[1]
output[0] <= rom_mux4:bit1.output
output[1] <= rom_mux4:bit2.output
output[2] <= rom_mux4:bit3.output
output[3] <= rom_mux4:bit4.output


|top_de2|rom:inst8|rom_mux44:ptype5west|rom_mux4:bit1
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype5west|rom_mux4:bit2
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype5west|rom_mux4:bit3
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype5west|rom_mux4:bit4
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype6north
data_1[0] => rom_mux4:bit1.input_1
data_1[1] => rom_mux4:bit2.input_1
data_1[2] => rom_mux4:bit3.input_1
data_1[3] => rom_mux4:bit4.input_1
data_2[0] => rom_mux4:bit1.input_2
data_2[1] => rom_mux4:bit2.input_2
data_2[2] => rom_mux4:bit3.input_2
data_2[3] => rom_mux4:bit4.input_2
data_3[0] => rom_mux4:bit1.input_3
data_3[1] => rom_mux4:bit2.input_3
data_3[2] => rom_mux4:bit3.input_3
data_3[3] => rom_mux4:bit4.input_3
data_4[0] => rom_mux4:bit1.input_4
data_4[1] => rom_mux4:bit2.input_4
data_4[2] => rom_mux4:bit3.input_4
data_4[3] => rom_mux4:bit4.input_4
selector[0] => rom_mux4:bit1.selector[0]
selector[0] => rom_mux4:bit2.selector[0]
selector[0] => rom_mux4:bit3.selector[0]
selector[0] => rom_mux4:bit4.selector[0]
selector[1] => rom_mux4:bit1.selector[1]
selector[1] => rom_mux4:bit2.selector[1]
selector[1] => rom_mux4:bit3.selector[1]
selector[1] => rom_mux4:bit4.selector[1]
output[0] <= rom_mux4:bit1.output
output[1] <= rom_mux4:bit2.output
output[2] <= rom_mux4:bit3.output
output[3] <= rom_mux4:bit4.output


|top_de2|rom:inst8|rom_mux44:ptype6north|rom_mux4:bit1
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype6north|rom_mux4:bit2
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype6north|rom_mux4:bit3
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype6north|rom_mux4:bit4
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype6east
data_1[0] => rom_mux4:bit1.input_1
data_1[1] => rom_mux4:bit2.input_1
data_1[2] => rom_mux4:bit3.input_1
data_1[3] => rom_mux4:bit4.input_1
data_2[0] => rom_mux4:bit1.input_2
data_2[1] => rom_mux4:bit2.input_2
data_2[2] => rom_mux4:bit3.input_2
data_2[3] => rom_mux4:bit4.input_2
data_3[0] => rom_mux4:bit1.input_3
data_3[1] => rom_mux4:bit2.input_3
data_3[2] => rom_mux4:bit3.input_3
data_3[3] => rom_mux4:bit4.input_3
data_4[0] => rom_mux4:bit1.input_4
data_4[1] => rom_mux4:bit2.input_4
data_4[2] => rom_mux4:bit3.input_4
data_4[3] => rom_mux4:bit4.input_4
selector[0] => rom_mux4:bit1.selector[0]
selector[0] => rom_mux4:bit2.selector[0]
selector[0] => rom_mux4:bit3.selector[0]
selector[0] => rom_mux4:bit4.selector[0]
selector[1] => rom_mux4:bit1.selector[1]
selector[1] => rom_mux4:bit2.selector[1]
selector[1] => rom_mux4:bit3.selector[1]
selector[1] => rom_mux4:bit4.selector[1]
output[0] <= rom_mux4:bit1.output
output[1] <= rom_mux4:bit2.output
output[2] <= rom_mux4:bit3.output
output[3] <= rom_mux4:bit4.output


|top_de2|rom:inst8|rom_mux44:ptype6east|rom_mux4:bit1
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype6east|rom_mux4:bit2
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype6east|rom_mux4:bit3
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype6east|rom_mux4:bit4
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype6south
data_1[0] => rom_mux4:bit1.input_1
data_1[1] => rom_mux4:bit2.input_1
data_1[2] => rom_mux4:bit3.input_1
data_1[3] => rom_mux4:bit4.input_1
data_2[0] => rom_mux4:bit1.input_2
data_2[1] => rom_mux4:bit2.input_2
data_2[2] => rom_mux4:bit3.input_2
data_2[3] => rom_mux4:bit4.input_2
data_3[0] => rom_mux4:bit1.input_3
data_3[1] => rom_mux4:bit2.input_3
data_3[2] => rom_mux4:bit3.input_3
data_3[3] => rom_mux4:bit4.input_3
data_4[0] => rom_mux4:bit1.input_4
data_4[1] => rom_mux4:bit2.input_4
data_4[2] => rom_mux4:bit3.input_4
data_4[3] => rom_mux4:bit4.input_4
selector[0] => rom_mux4:bit1.selector[0]
selector[0] => rom_mux4:bit2.selector[0]
selector[0] => rom_mux4:bit3.selector[0]
selector[0] => rom_mux4:bit4.selector[0]
selector[1] => rom_mux4:bit1.selector[1]
selector[1] => rom_mux4:bit2.selector[1]
selector[1] => rom_mux4:bit3.selector[1]
selector[1] => rom_mux4:bit4.selector[1]
output[0] <= rom_mux4:bit1.output
output[1] <= rom_mux4:bit2.output
output[2] <= rom_mux4:bit3.output
output[3] <= rom_mux4:bit4.output


|top_de2|rom:inst8|rom_mux44:ptype6south|rom_mux4:bit1
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype6south|rom_mux4:bit2
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype6south|rom_mux4:bit3
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype6south|rom_mux4:bit4
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype6west
data_1[0] => rom_mux4:bit1.input_1
data_1[1] => rom_mux4:bit2.input_1
data_1[2] => rom_mux4:bit3.input_1
data_1[3] => rom_mux4:bit4.input_1
data_2[0] => rom_mux4:bit1.input_2
data_2[1] => rom_mux4:bit2.input_2
data_2[2] => rom_mux4:bit3.input_2
data_2[3] => rom_mux4:bit4.input_2
data_3[0] => rom_mux4:bit1.input_3
data_3[1] => rom_mux4:bit2.input_3
data_3[2] => rom_mux4:bit3.input_3
data_3[3] => rom_mux4:bit4.input_3
data_4[0] => rom_mux4:bit1.input_4
data_4[1] => rom_mux4:bit2.input_4
data_4[2] => rom_mux4:bit3.input_4
data_4[3] => rom_mux4:bit4.input_4
selector[0] => rom_mux4:bit1.selector[0]
selector[0] => rom_mux4:bit2.selector[0]
selector[0] => rom_mux4:bit3.selector[0]
selector[0] => rom_mux4:bit4.selector[0]
selector[1] => rom_mux4:bit1.selector[1]
selector[1] => rom_mux4:bit2.selector[1]
selector[1] => rom_mux4:bit3.selector[1]
selector[1] => rom_mux4:bit4.selector[1]
output[0] <= rom_mux4:bit1.output
output[1] <= rom_mux4:bit2.output
output[2] <= rom_mux4:bit3.output
output[3] <= rom_mux4:bit4.output


|top_de2|rom:inst8|rom_mux44:ptype6west|rom_mux4:bit1
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype6west|rom_mux4:bit2
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype6west|rom_mux4:bit3
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype6west|rom_mux4:bit4
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype7north
data_1[0] => rom_mux4:bit1.input_1
data_1[1] => rom_mux4:bit2.input_1
data_1[2] => rom_mux4:bit3.input_1
data_1[3] => rom_mux4:bit4.input_1
data_2[0] => rom_mux4:bit1.input_2
data_2[1] => rom_mux4:bit2.input_2
data_2[2] => rom_mux4:bit3.input_2
data_2[3] => rom_mux4:bit4.input_2
data_3[0] => rom_mux4:bit1.input_3
data_3[1] => rom_mux4:bit2.input_3
data_3[2] => rom_mux4:bit3.input_3
data_3[3] => rom_mux4:bit4.input_3
data_4[0] => rom_mux4:bit1.input_4
data_4[1] => rom_mux4:bit2.input_4
data_4[2] => rom_mux4:bit3.input_4
data_4[3] => rom_mux4:bit4.input_4
selector[0] => rom_mux4:bit1.selector[0]
selector[0] => rom_mux4:bit2.selector[0]
selector[0] => rom_mux4:bit3.selector[0]
selector[0] => rom_mux4:bit4.selector[0]
selector[1] => rom_mux4:bit1.selector[1]
selector[1] => rom_mux4:bit2.selector[1]
selector[1] => rom_mux4:bit3.selector[1]
selector[1] => rom_mux4:bit4.selector[1]
output[0] <= rom_mux4:bit1.output
output[1] <= rom_mux4:bit2.output
output[2] <= rom_mux4:bit3.output
output[3] <= rom_mux4:bit4.output


|top_de2|rom:inst8|rom_mux44:ptype7north|rom_mux4:bit1
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype7north|rom_mux4:bit2
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype7north|rom_mux4:bit3
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype7north|rom_mux4:bit4
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype7east
data_1[0] => rom_mux4:bit1.input_1
data_1[1] => rom_mux4:bit2.input_1
data_1[2] => rom_mux4:bit3.input_1
data_1[3] => rom_mux4:bit4.input_1
data_2[0] => rom_mux4:bit1.input_2
data_2[1] => rom_mux4:bit2.input_2
data_2[2] => rom_mux4:bit3.input_2
data_2[3] => rom_mux4:bit4.input_2
data_3[0] => rom_mux4:bit1.input_3
data_3[1] => rom_mux4:bit2.input_3
data_3[2] => rom_mux4:bit3.input_3
data_3[3] => rom_mux4:bit4.input_3
data_4[0] => rom_mux4:bit1.input_4
data_4[1] => rom_mux4:bit2.input_4
data_4[2] => rom_mux4:bit3.input_4
data_4[3] => rom_mux4:bit4.input_4
selector[0] => rom_mux4:bit1.selector[0]
selector[0] => rom_mux4:bit2.selector[0]
selector[0] => rom_mux4:bit3.selector[0]
selector[0] => rom_mux4:bit4.selector[0]
selector[1] => rom_mux4:bit1.selector[1]
selector[1] => rom_mux4:bit2.selector[1]
selector[1] => rom_mux4:bit3.selector[1]
selector[1] => rom_mux4:bit4.selector[1]
output[0] <= rom_mux4:bit1.output
output[1] <= rom_mux4:bit2.output
output[2] <= rom_mux4:bit3.output
output[3] <= rom_mux4:bit4.output


|top_de2|rom:inst8|rom_mux44:ptype7east|rom_mux4:bit1
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype7east|rom_mux4:bit2
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype7east|rom_mux4:bit3
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype7east|rom_mux4:bit4
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype7south
data_1[0] => rom_mux4:bit1.input_1
data_1[1] => rom_mux4:bit2.input_1
data_1[2] => rom_mux4:bit3.input_1
data_1[3] => rom_mux4:bit4.input_1
data_2[0] => rom_mux4:bit1.input_2
data_2[1] => rom_mux4:bit2.input_2
data_2[2] => rom_mux4:bit3.input_2
data_2[3] => rom_mux4:bit4.input_2
data_3[0] => rom_mux4:bit1.input_3
data_3[1] => rom_mux4:bit2.input_3
data_3[2] => rom_mux4:bit3.input_3
data_3[3] => rom_mux4:bit4.input_3
data_4[0] => rom_mux4:bit1.input_4
data_4[1] => rom_mux4:bit2.input_4
data_4[2] => rom_mux4:bit3.input_4
data_4[3] => rom_mux4:bit4.input_4
selector[0] => rom_mux4:bit1.selector[0]
selector[0] => rom_mux4:bit2.selector[0]
selector[0] => rom_mux4:bit3.selector[0]
selector[0] => rom_mux4:bit4.selector[0]
selector[1] => rom_mux4:bit1.selector[1]
selector[1] => rom_mux4:bit2.selector[1]
selector[1] => rom_mux4:bit3.selector[1]
selector[1] => rom_mux4:bit4.selector[1]
output[0] <= rom_mux4:bit1.output
output[1] <= rom_mux4:bit2.output
output[2] <= rom_mux4:bit3.output
output[3] <= rom_mux4:bit4.output


|top_de2|rom:inst8|rom_mux44:ptype7south|rom_mux4:bit1
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype7south|rom_mux4:bit2
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype7south|rom_mux4:bit3
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype7south|rom_mux4:bit4
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype7west
data_1[0] => rom_mux4:bit1.input_1
data_1[1] => rom_mux4:bit2.input_1
data_1[2] => rom_mux4:bit3.input_1
data_1[3] => rom_mux4:bit4.input_1
data_2[0] => rom_mux4:bit1.input_2
data_2[1] => rom_mux4:bit2.input_2
data_2[2] => rom_mux4:bit3.input_2
data_2[3] => rom_mux4:bit4.input_2
data_3[0] => rom_mux4:bit1.input_3
data_3[1] => rom_mux4:bit2.input_3
data_3[2] => rom_mux4:bit3.input_3
data_3[3] => rom_mux4:bit4.input_3
data_4[0] => rom_mux4:bit1.input_4
data_4[1] => rom_mux4:bit2.input_4
data_4[2] => rom_mux4:bit3.input_4
data_4[3] => rom_mux4:bit4.input_4
selector[0] => rom_mux4:bit1.selector[0]
selector[0] => rom_mux4:bit2.selector[0]
selector[0] => rom_mux4:bit3.selector[0]
selector[0] => rom_mux4:bit4.selector[0]
selector[1] => rom_mux4:bit1.selector[1]
selector[1] => rom_mux4:bit2.selector[1]
selector[1] => rom_mux4:bit3.selector[1]
selector[1] => rom_mux4:bit4.selector[1]
output[0] <= rom_mux4:bit1.output
output[1] <= rom_mux4:bit2.output
output[2] <= rom_mux4:bit3.output
output[3] <= rom_mux4:bit4.output


|top_de2|rom:inst8|rom_mux44:ptype7west|rom_mux4:bit1
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype7west|rom_mux4:bit2
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype7west|rom_mux4:bit3
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype7west|rom_mux4:bit4
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype1
data_1[0] => rom_mux4:bit1.input_1
data_1[1] => rom_mux4:bit2.input_1
data_1[2] => rom_mux4:bit3.input_1
data_1[3] => rom_mux4:bit4.input_1
data_2[0] => rom_mux4:bit1.input_2
data_2[1] => rom_mux4:bit2.input_2
data_2[2] => rom_mux4:bit3.input_2
data_2[3] => rom_mux4:bit4.input_2
data_3[0] => rom_mux4:bit1.input_3
data_3[1] => rom_mux4:bit2.input_3
data_3[2] => rom_mux4:bit3.input_3
data_3[3] => rom_mux4:bit4.input_3
data_4[0] => rom_mux4:bit1.input_4
data_4[1] => rom_mux4:bit2.input_4
data_4[2] => rom_mux4:bit3.input_4
data_4[3] => rom_mux4:bit4.input_4
selector[0] => rom_mux4:bit1.selector[0]
selector[0] => rom_mux4:bit2.selector[0]
selector[0] => rom_mux4:bit3.selector[0]
selector[0] => rom_mux4:bit4.selector[0]
selector[1] => rom_mux4:bit1.selector[1]
selector[1] => rom_mux4:bit2.selector[1]
selector[1] => rom_mux4:bit3.selector[1]
selector[1] => rom_mux4:bit4.selector[1]
output[0] <= rom_mux4:bit1.output
output[1] <= rom_mux4:bit2.output
output[2] <= rom_mux4:bit3.output
output[3] <= rom_mux4:bit4.output


|top_de2|rom:inst8|rom_mux44:ptype1|rom_mux4:bit1
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype1|rom_mux4:bit2
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype1|rom_mux4:bit3
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype1|rom_mux4:bit4
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux24:ptype2
data_1[0] => rom_mux2:bit1.data_1
data_1[1] => rom_mux2:bit2.data_1
data_1[2] => rom_mux2:bit3.data_1
data_1[3] => rom_mux2:bit4.data_1
data_2[0] => rom_mux2:bit1.data_2
data_2[1] => rom_mux2:bit2.data_2
data_2[2] => rom_mux2:bit3.data_2
data_2[3] => rom_mux2:bit4.data_2
selector => rom_mux2:bit1.selector
selector => rom_mux2:bit2.selector
selector => rom_mux2:bit3.selector
selector => rom_mux2:bit4.selector
output[0] <= rom_mux2:bit1.output
output[1] <= rom_mux2:bit2.output
output[2] <= rom_mux2:bit3.output
output[3] <= rom_mux2:bit4.output


|top_de2|rom:inst8|rom_mux24:ptype2|rom_mux2:bit1
data_1 => output.DATAB
data_2 => output.DATAA
selector => output.OUTPUTSELECT
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux24:ptype2|rom_mux2:bit2
data_1 => output.DATAB
data_2 => output.DATAA
selector => output.OUTPUTSELECT
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux24:ptype2|rom_mux2:bit3
data_1 => output.DATAB
data_2 => output.DATAA
selector => output.OUTPUTSELECT
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux24:ptype2|rom_mux2:bit4
data_1 => output.DATAB
data_2 => output.DATAA
selector => output.OUTPUTSELECT
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype3
data_1[0] => rom_mux4:bit1.input_1
data_1[1] => rom_mux4:bit2.input_1
data_1[2] => rom_mux4:bit3.input_1
data_1[3] => rom_mux4:bit4.input_1
data_2[0] => rom_mux4:bit1.input_2
data_2[1] => rom_mux4:bit2.input_2
data_2[2] => rom_mux4:bit3.input_2
data_2[3] => rom_mux4:bit4.input_2
data_3[0] => rom_mux4:bit1.input_3
data_3[1] => rom_mux4:bit2.input_3
data_3[2] => rom_mux4:bit3.input_3
data_3[3] => rom_mux4:bit4.input_3
data_4[0] => rom_mux4:bit1.input_4
data_4[1] => rom_mux4:bit2.input_4
data_4[2] => rom_mux4:bit3.input_4
data_4[3] => rom_mux4:bit4.input_4
selector[0] => rom_mux4:bit1.selector[0]
selector[0] => rom_mux4:bit2.selector[0]
selector[0] => rom_mux4:bit3.selector[0]
selector[0] => rom_mux4:bit4.selector[0]
selector[1] => rom_mux4:bit1.selector[1]
selector[1] => rom_mux4:bit2.selector[1]
selector[1] => rom_mux4:bit3.selector[1]
selector[1] => rom_mux4:bit4.selector[1]
output[0] <= rom_mux4:bit1.output
output[1] <= rom_mux4:bit2.output
output[2] <= rom_mux4:bit3.output
output[3] <= rom_mux4:bit4.output


|top_de2|rom:inst8|rom_mux44:ptype3|rom_mux4:bit1
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype3|rom_mux4:bit2
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype3|rom_mux4:bit3
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype3|rom_mux4:bit4
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype4
data_1[0] => rom_mux4:bit1.input_1
data_1[1] => rom_mux4:bit2.input_1
data_1[2] => rom_mux4:bit3.input_1
data_1[3] => rom_mux4:bit4.input_1
data_2[0] => rom_mux4:bit1.input_2
data_2[1] => rom_mux4:bit2.input_2
data_2[2] => rom_mux4:bit3.input_2
data_2[3] => rom_mux4:bit4.input_2
data_3[0] => rom_mux4:bit1.input_3
data_3[1] => rom_mux4:bit2.input_3
data_3[2] => rom_mux4:bit3.input_3
data_3[3] => rom_mux4:bit4.input_3
data_4[0] => rom_mux4:bit1.input_4
data_4[1] => rom_mux4:bit2.input_4
data_4[2] => rom_mux4:bit3.input_4
data_4[3] => rom_mux4:bit4.input_4
selector[0] => rom_mux4:bit1.selector[0]
selector[0] => rom_mux4:bit2.selector[0]
selector[0] => rom_mux4:bit3.selector[0]
selector[0] => rom_mux4:bit4.selector[0]
selector[1] => rom_mux4:bit1.selector[1]
selector[1] => rom_mux4:bit2.selector[1]
selector[1] => rom_mux4:bit3.selector[1]
selector[1] => rom_mux4:bit4.selector[1]
output[0] <= rom_mux4:bit1.output
output[1] <= rom_mux4:bit2.output
output[2] <= rom_mux4:bit3.output
output[3] <= rom_mux4:bit4.output


|top_de2|rom:inst8|rom_mux44:ptype4|rom_mux4:bit1
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype4|rom_mux4:bit2
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype4|rom_mux4:bit3
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype4|rom_mux4:bit4
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype5
data_1[0] => rom_mux4:bit1.input_1
data_1[1] => rom_mux4:bit2.input_1
data_1[2] => rom_mux4:bit3.input_1
data_1[3] => rom_mux4:bit4.input_1
data_2[0] => rom_mux4:bit1.input_2
data_2[1] => rom_mux4:bit2.input_2
data_2[2] => rom_mux4:bit3.input_2
data_2[3] => rom_mux4:bit4.input_2
data_3[0] => rom_mux4:bit1.input_3
data_3[1] => rom_mux4:bit2.input_3
data_3[2] => rom_mux4:bit3.input_3
data_3[3] => rom_mux4:bit4.input_3
data_4[0] => rom_mux4:bit1.input_4
data_4[1] => rom_mux4:bit2.input_4
data_4[2] => rom_mux4:bit3.input_4
data_4[3] => rom_mux4:bit4.input_4
selector[0] => rom_mux4:bit1.selector[0]
selector[0] => rom_mux4:bit2.selector[0]
selector[0] => rom_mux4:bit3.selector[0]
selector[0] => rom_mux4:bit4.selector[0]
selector[1] => rom_mux4:bit1.selector[1]
selector[1] => rom_mux4:bit2.selector[1]
selector[1] => rom_mux4:bit3.selector[1]
selector[1] => rom_mux4:bit4.selector[1]
output[0] <= rom_mux4:bit1.output
output[1] <= rom_mux4:bit2.output
output[2] <= rom_mux4:bit3.output
output[3] <= rom_mux4:bit4.output


|top_de2|rom:inst8|rom_mux44:ptype5|rom_mux4:bit1
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype5|rom_mux4:bit2
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype5|rom_mux4:bit3
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype5|rom_mux4:bit4
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype6
data_1[0] => rom_mux4:bit1.input_1
data_1[1] => rom_mux4:bit2.input_1
data_1[2] => rom_mux4:bit3.input_1
data_1[3] => rom_mux4:bit4.input_1
data_2[0] => rom_mux4:bit1.input_2
data_2[1] => rom_mux4:bit2.input_2
data_2[2] => rom_mux4:bit3.input_2
data_2[3] => rom_mux4:bit4.input_2
data_3[0] => rom_mux4:bit1.input_3
data_3[1] => rom_mux4:bit2.input_3
data_3[2] => rom_mux4:bit3.input_3
data_3[3] => rom_mux4:bit4.input_3
data_4[0] => rom_mux4:bit1.input_4
data_4[1] => rom_mux4:bit2.input_4
data_4[2] => rom_mux4:bit3.input_4
data_4[3] => rom_mux4:bit4.input_4
selector[0] => rom_mux4:bit1.selector[0]
selector[0] => rom_mux4:bit2.selector[0]
selector[0] => rom_mux4:bit3.selector[0]
selector[0] => rom_mux4:bit4.selector[0]
selector[1] => rom_mux4:bit1.selector[1]
selector[1] => rom_mux4:bit2.selector[1]
selector[1] => rom_mux4:bit3.selector[1]
selector[1] => rom_mux4:bit4.selector[1]
output[0] <= rom_mux4:bit1.output
output[1] <= rom_mux4:bit2.output
output[2] <= rom_mux4:bit3.output
output[3] <= rom_mux4:bit4.output


|top_de2|rom:inst8|rom_mux44:ptype6|rom_mux4:bit1
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype6|rom_mux4:bit2
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype6|rom_mux4:bit3
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype6|rom_mux4:bit4
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype7
data_1[0] => rom_mux4:bit1.input_1
data_1[1] => rom_mux4:bit2.input_1
data_1[2] => rom_mux4:bit3.input_1
data_1[3] => rom_mux4:bit4.input_1
data_2[0] => rom_mux4:bit1.input_2
data_2[1] => rom_mux4:bit2.input_2
data_2[2] => rom_mux4:bit3.input_2
data_2[3] => rom_mux4:bit4.input_2
data_3[0] => rom_mux4:bit1.input_3
data_3[1] => rom_mux4:bit2.input_3
data_3[2] => rom_mux4:bit3.input_3
data_3[3] => rom_mux4:bit4.input_3
data_4[0] => rom_mux4:bit1.input_4
data_4[1] => rom_mux4:bit2.input_4
data_4[2] => rom_mux4:bit3.input_4
data_4[3] => rom_mux4:bit4.input_4
selector[0] => rom_mux4:bit1.selector[0]
selector[0] => rom_mux4:bit2.selector[0]
selector[0] => rom_mux4:bit3.selector[0]
selector[0] => rom_mux4:bit4.selector[0]
selector[1] => rom_mux4:bit1.selector[1]
selector[1] => rom_mux4:bit2.selector[1]
selector[1] => rom_mux4:bit3.selector[1]
selector[1] => rom_mux4:bit4.selector[1]
output[0] <= rom_mux4:bit1.output
output[1] <= rom_mux4:bit2.output
output[2] <= rom_mux4:bit3.output
output[3] <= rom_mux4:bit4.output


|top_de2|rom:inst8|rom_mux44:ptype7|rom_mux4:bit1
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype7|rom_mux4:bit2
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype7|rom_mux4:bit3
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:ptype7|rom_mux4:bit4
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:subresult1
data_1[0] => rom_mux4:bit1.input_1
data_1[1] => rom_mux4:bit2.input_1
data_1[2] => rom_mux4:bit3.input_1
data_1[3] => rom_mux4:bit4.input_1
data_2[0] => rom_mux4:bit1.input_2
data_2[1] => rom_mux4:bit2.input_2
data_2[2] => rom_mux4:bit3.input_2
data_2[3] => rom_mux4:bit4.input_2
data_3[0] => rom_mux4:bit1.input_3
data_3[1] => rom_mux4:bit2.input_3
data_3[2] => rom_mux4:bit3.input_3
data_3[3] => rom_mux4:bit4.input_3
data_4[0] => rom_mux4:bit1.input_4
data_4[1] => rom_mux4:bit2.input_4
data_4[2] => rom_mux4:bit3.input_4
data_4[3] => rom_mux4:bit4.input_4
selector[0] => rom_mux4:bit1.selector[0]
selector[0] => rom_mux4:bit2.selector[0]
selector[0] => rom_mux4:bit3.selector[0]
selector[0] => rom_mux4:bit4.selector[0]
selector[1] => rom_mux4:bit1.selector[1]
selector[1] => rom_mux4:bit2.selector[1]
selector[1] => rom_mux4:bit3.selector[1]
selector[1] => rom_mux4:bit4.selector[1]
output[0] <= rom_mux4:bit1.output
output[1] <= rom_mux4:bit2.output
output[2] <= rom_mux4:bit3.output
output[3] <= rom_mux4:bit4.output


|top_de2|rom:inst8|rom_mux44:subresult1|rom_mux4:bit1
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:subresult1|rom_mux4:bit2
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:subresult1|rom_mux4:bit3
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:subresult1|rom_mux4:bit4
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:subresult2
data_1[0] => rom_mux4:bit1.input_1
data_1[1] => rom_mux4:bit2.input_1
data_1[2] => rom_mux4:bit3.input_1
data_1[3] => rom_mux4:bit4.input_1
data_2[0] => rom_mux4:bit1.input_2
data_2[1] => rom_mux4:bit2.input_2
data_2[2] => rom_mux4:bit3.input_2
data_2[3] => rom_mux4:bit4.input_2
data_3[0] => rom_mux4:bit1.input_3
data_3[1] => rom_mux4:bit2.input_3
data_3[2] => rom_mux4:bit3.input_3
data_3[3] => rom_mux4:bit4.input_3
data_4[0] => rom_mux4:bit1.input_4
data_4[1] => rom_mux4:bit2.input_4
data_4[2] => rom_mux4:bit3.input_4
data_4[3] => rom_mux4:bit4.input_4
selector[0] => rom_mux4:bit1.selector[0]
selector[0] => rom_mux4:bit2.selector[0]
selector[0] => rom_mux4:bit3.selector[0]
selector[0] => rom_mux4:bit4.selector[0]
selector[1] => rom_mux4:bit1.selector[1]
selector[1] => rom_mux4:bit2.selector[1]
selector[1] => rom_mux4:bit3.selector[1]
selector[1] => rom_mux4:bit4.selector[1]
output[0] <= rom_mux4:bit1.output
output[1] <= rom_mux4:bit2.output
output[2] <= rom_mux4:bit3.output
output[3] <= rom_mux4:bit4.output


|top_de2|rom:inst8|rom_mux44:subresult2|rom_mux4:bit1
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:subresult2|rom_mux4:bit2
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:subresult2|rom_mux4:bit3
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux44:subresult2|rom_mux4:bit4
input_1 => Mux0.IN0
input_2 => Mux0.IN1
input_3 => Mux0.IN2
input_4 => Mux0.IN3
selector[0] => Mux0.IN5
selector[1] => Mux0.IN4
output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux24:result
data_1[0] => rom_mux2:bit1.data_1
data_1[1] => rom_mux2:bit2.data_1
data_1[2] => rom_mux2:bit3.data_1
data_1[3] => rom_mux2:bit4.data_1
data_2[0] => rom_mux2:bit1.data_2
data_2[1] => rom_mux2:bit2.data_2
data_2[2] => rom_mux2:bit3.data_2
data_2[3] => rom_mux2:bit4.data_2
selector => rom_mux2:bit1.selector
selector => rom_mux2:bit2.selector
selector => rom_mux2:bit3.selector
selector => rom_mux2:bit4.selector
output[0] <= rom_mux2:bit1.output
output[1] <= rom_mux2:bit2.output
output[2] <= rom_mux2:bit3.output
output[3] <= rom_mux2:bit4.output


|top_de2|rom:inst8|rom_mux24:result|rom_mux2:bit1
data_1 => output.DATAB
data_2 => output.DATAA
selector => output.OUTPUTSELECT
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux24:result|rom_mux2:bit2
data_1 => output.DATAB
data_2 => output.DATAA
selector => output.OUTPUTSELECT
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux24:result|rom_mux2:bit3
data_1 => output.DATAB
data_2 => output.DATAA
selector => output.OUTPUTSELECT
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|rom:inst8|rom_mux24:result|rom_mux2:bit4
data_1 => output.DATAB
data_2 => output.DATAA
selector => output.OUTPUTSELECT
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|timer:inst9
clk => cur_count[0].CLK
clk => cur_count[1].CLK
clk => cur_count[2].CLK
clk => cur_count[3].CLK
clk => cur_count[4].CLK
clk => cur_count[5].CLK
clk => cur_count[6].CLK
clk => cur_count[7].CLK
clk => cur_ready.CLK
clk => state~1.DATAIN
vga_clk => new_count.OUTPUTSELECT
vga_clk => new_count.OUTPUTSELECT
vga_clk => new_count.OUTPUTSELECT
vga_clk => new_count.OUTPUTSELECT
vga_clk => new_count.OUTPUTSELECT
vga_clk => new_count.OUTPUTSELECT
vga_clk => new_count.OUTPUTSELECT
vga_clk => new_count.OUTPUTSELECT
vga_clk => next_state.vga_high.DATAB
vga_clk => next_state.check.DATAB
vga_clk => Selector1.IN1
rst => lbl1.IN0
ctr_rst => lbl1.IN1
time[0] => Equal0.IN7
time[1] => Equal0.IN6
time[2] => Equal0.IN5
time[3] => Equal0.IN4
time[4] => Equal0.IN3
time[5] => Equal0.IN2
time[6] => Equal0.IN1
time[7] => Equal0.IN0
start => Selector1.IN4
start => Selector2.IN3
start => Selector0.IN1
ready <= cur_ready.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|npg:inst10
clk => npg_ff:Button.clk
clk => npg_ff:L1.clk
clk => npg_ff:L2.clk
clk => npg_ff:L3.clk
rst => reset_or_new.IN0
rst => npg_ff:L1.rst
rst => npg_ff:L2.rst
rst => npg_ff:L3.rst
button_seed => button_xor_self.IN1
new_number => reset_or_new.IN1
output[0] <= npg_ff:L3.q
output[1] <= npg_ff:L2.q
output[2] <= npg_ff:L1.q


|top_de2|npg:inst10|npg_ff:Button
clk => q~reg0.CLK
rst => q.OUTPUTSELECT
d => q.DATAA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|npg:inst10|npg_mux2_1:M1
out1 <= out1.DB_MAX_OUTPUT_PORT_TYPE
sel => out1.OUTPUTSELECT
in1 => out1.DATAB
in2 => out1.DATAA


|top_de2|npg:inst10|npg_ff:L1
clk => q~reg0.CLK
rst => q.OUTPUTSELECT
d => q.DATAA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|npg:inst10|npg_mux2_1:M2
out1 <= out1.DB_MAX_OUTPUT_PORT_TYPE
sel => out1.OUTPUTSELECT
in1 => out1.DATAB
in2 => out1.DATAA


|top_de2|npg:inst10|npg_ff:L2
clk => q~reg0.CLK
rst => q.OUTPUTSELECT
d => q.DATAA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|npg:inst10|npg_mux2_1:M3
out1 <= out1.DB_MAX_OUTPUT_PORT_TYPE
sel => out1.OUTPUTSELECT
in1 => out1.DATAB
in2 => out1.DATAA


|top_de2|npg:inst10|npg_ff:L3
clk => q~reg0.CLK
rst => q.OUTPUTSELECT
d => q.DATAA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_de2|log_score:inst12
clk => score:L1.clk
rst => score:L1.rst
increase => score:L1.increase
output[0] <= log:L2.log_out[0]
output[1] <= log:L2.log_out[1]
output[2] <= log:L2.log_out[2]
output[3] <= log:L2.log_out[3]
output[4] <= log:L2.log_out[4]
output[5] <= log:L2.log_out[5]
output[6] <= log:L2.log_out[6]
output[7] <= log:L2.log_out[7]


|top_de2|log_score:inst12|score:L1
clk => score[0].CLK
clk => score[1].CLK
clk => score[2].CLK
clk => score[3].CLK
clk => score[4].CLK
clk => score[5].CLK
clk => score[6].CLK
clk => score[7].CLK
rst => score.OUTPUTSELECT
rst => score.OUTPUTSELECT
rst => score.OUTPUTSELECT
rst => score.OUTPUTSELECT
rst => score.OUTPUTSELECT
rst => score.OUTPUTSELECT
rst => score.OUTPUTSELECT
rst => score.OUTPUTSELECT
increase => next_score[7].OUTPUTSELECT
increase => next_score[6].OUTPUTSELECT
increase => next_score[5].OUTPUTSELECT
increase => next_score[4].OUTPUTSELECT
increase => next_score[3].OUTPUTSELECT
increase => next_score[2].OUTPUTSELECT
increase => next_score[1].OUTPUTSELECT
increase => next_score[0].OUTPUTSELECT
output[0] <= score[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= score[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= score[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= score[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= score[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= score[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= score[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= score[7].DB_MAX_OUTPUT_PORT_TYPE


|top_de2|log_score:inst12|log:L2
log_in[0] => log_out.DATAA
log_in[1] => log_out.OUTPUTSELECT
log_in[1] => log_out.DATAA
log_in[2] => log_out.OUTPUTSELECT
log_in[2] => log_out.OUTPUTSELECT
log_in[2] => log_out.DATAA
log_in[3] => log_out.OUTPUTSELECT
log_in[3] => log_out.OUTPUTSELECT
log_in[3] => log_out.OUTPUTSELECT
log_in[3] => log_out.DATAA
log_in[4] => log_out.OUTPUTSELECT
log_in[4] => log_out.OUTPUTSELECT
log_in[4] => log_out.OUTPUTSELECT
log_in[4] => log_out.OUTPUTSELECT
log_in[4] => log_out.DATAA
log_in[5] => log_out.OUTPUTSELECT
log_in[5] => log_out.OUTPUTSELECT
log_in[5] => log_out.OUTPUTSELECT
log_in[5] => log_out.OUTPUTSELECT
log_in[5] => log_out.OUTPUTSELECT
log_in[5] => log_out.DATAA
log_in[6] => log_out.OUTPUTSELECT
log_in[6] => log_out.OUTPUTSELECT
log_in[6] => log_out.OUTPUTSELECT
log_in[6] => log_out.OUTPUTSELECT
log_in[6] => log_out.OUTPUTSELECT
log_in[6] => log_out.OUTPUTSELECT
log_in[6] => log_out.DATAA
log_in[7] => log_out.OUTPUTSELECT
log_in[7] => log_out.OUTPUTSELECT
log_in[7] => log_out.OUTPUTSELECT
log_in[7] => log_out.OUTPUTSELECT
log_in[7] => log_out.OUTPUTSELECT
log_in[7] => log_out.OUTPUTSELECT
log_in[7] => log_out.OUTPUTSELECT
log_in[7] => log_out[7].DATAIN
log_out[0] <= log_out.DB_MAX_OUTPUT_PORT_TYPE
log_out[1] <= log_out.DB_MAX_OUTPUT_PORT_TYPE
log_out[2] <= log_out.DB_MAX_OUTPUT_PORT_TYPE
log_out[3] <= log_out.DB_MAX_OUTPUT_PORT_TYPE
log_out[4] <= log_out.DB_MAX_OUTPUT_PORT_TYPE
log_out[5] <= log_out.DB_MAX_OUTPUT_PORT_TYPE
log_out[6] <= log_out.DB_MAX_OUTPUT_PORT_TYPE
log_out[7] <= log_in[7].DB_MAX_OUTPUT_PORT_TYPE


