# //  Questa Sim-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading project SystemVerilogLab2
# reading /apps/reconfig/tools/siemens/questasim/2023.3/linux_x86_64/../modelsim.ini
# Loading project SystemVerilogLab3
vopt +cover=bcesxf alucagcd_tb -o alucagcd_tb_opt
# QuestaSim-64 vopt 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:31:23 on Dec 01,2025
# vopt -reportprogress 300 "+cover=bcesxf" alucagcd_tb -o alucagcd_tb_opt 
# 
# Top level modules:
# 	alucagcd_tb
# 
# Analyzing design...
# ** Error: (vopt-13130) Failed to find design unit 'alucagcd_tb'.
#         Searched libraries:
#             work
# Optimization failed
# End time: 18:31:23 on Dec 01,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# /apps/reconfig/tools/siemens/questasim/2023.3/linux_x86_64/vopt failed.
# Compile of alucagcd.sv was successful.
# Compile of alucagcd_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
vopt +cover=bcesxf alucagcd_tb -o alucagcd_tb_opt
# QuestaSim-64 vopt 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:31:49 on Dec 01,2025
# vopt -reportprogress 300 "+cover=bcesxf" alucagcd_tb -o alucagcd_tb_opt 
# 
# Top level modules:
# 	alucagcd_tb
# 
# Analyzing design...
# -- Loading module alucagcd_tb
# -- Loading module alucagcd
# ** Warning: /ecel/UFAD/aluca/Digital_Design_System_Verilog/SysVerilogLab3/alucagcd_tb.sv(32): (vopt-2241) Connection width does not match width of port 'result'. The port definition is at: /ecel/UFAD/aluca/Digital_Design_System_Verilog/SysVerilogLab3/alucagcd.sv(10).
# Optimizing 2 design-units (inlining 1/2 module instances):
# -- Inlining module alucagcd(fast)
# -- Optimizing module alucagcd_tb(fast)
# ** Note: (vopt-143) Recognized 1 FSM in module "alucagcd(fast)".
# Optimized design name is alucagcd_tb_opt
# End time: 18:31:49 on Dec 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vsim -coverage alucagcd_tb_opt
# vsim -coverage alucagcd_tb_opt 
# Start time: 18:32:31 on Dec 01,2025
# Loading sv_std.std
# Loading work.alucagcd_tb(fast)
add wave *
run -all
# All tests completed.
# ** Note: $finish    : /ecel/UFAD/aluca/Digital_Design_System_Verilog/SysVerilogLab3/alucagcd_tb.sv(106)
#    Time: 59300 ns  Iteration: 1  Instance: /alucagcd_tb
# 1
# Break in Module alucagcd_tb at /ecel/UFAD/aluca/Digital_Design_System_Verilog/SysVerilogLab3/alucagcd_tb.sv line 106
# Compile of alucagcd.sv was successful.
# Compile of alucagcd_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
vopt +cover=sbf alucagcd_tb -o alucagcd_tb_opt
# QuestaSim-64 vopt 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 18:43:20 on Dec 01,2025
# vopt -reportprogress 300 "+cover=sbf" alucagcd_tb -o alucagcd_tb_opt 
# ** Warning: (vopt-31) Unable to unlink file "/ecel/UFAD/aluca/Digital_Design_System_Verilog/SysVerilogLab3/work/alucagcd_tb_opt/.nfs000000000dff5c3800007e66".
# Device or resource busy. (errno = EBUSY)
# 
# Top level modules:
# 	alucagcd_tb
# 
# Analyzing design...
# -- Loading module alucagcd_tb
# -- Loading module alucagcd
# ** Warning: /ecel/UFAD/aluca/Digital_Design_System_Verilog/SysVerilogLab3/alucagcd_tb.sv(32): (vopt-2241) Connection width does not match width of port 'result'. The port definition is at: /ecel/UFAD/aluca/Digital_Design_System_Verilog/SysVerilogLab3/alucagcd.sv(10).
# Optimizing 2 design-units (inlining 1/2 module instances):
# -- Inlining module alucagcd(fast)
# -- Optimizing module alucagcd_tb(fast)
# ** Note: (vopt-143) Recognized 1 FSM in module "alucagcd(fast)".
# Optimized design name is alucagcd_tb_opt
# End time: 18:43:20 on Dec 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
vsim -coverage alucagcd_tb_opt
# End time: 18:43:31 on Dec 01,2025, Elapsed time: 0:11:00
# Errors: 0, Warnings: 6
# vsim -coverage alucagcd_tb_opt 
# Start time: 18:43:31 on Dec 01,2025
# Loading sv_std.std
# Loading work.alucagcd_tb(fast)
add wave *
# ** UI-Msg (Warning): (vish-4014) No objects found matching '*'.
run -all
# All tests completed.
# ** Note: $finish    : /ecel/UFAD/aluca/Digital_Design_System_Verilog/SysVerilogLab3/alucagcd_tb.sv(106)
#    Time: 59300 ns  Iteration: 1  Instance: /alucagcd_tb
# 1
# Break in Module alucagcd_tb at /ecel/UFAD/aluca/Digital_Design_System_Verilog/SysVerilogLab3/alucagcd_tb.sv line 106
coverage report -summary
# Coverage Report Totals BY INSTANCES: Number of Instances 2
# 
#     Enabled Coverage              Bins      Hits    Misses    Weight  Coverage
#     ----------------              ----      ----    ------    ------  --------
#     Assertions                       2         2         0         1   100.00%
#     Branches                        20        16         4         1    80.00%
#     FSM States                       3         3         0         1   100.00%
#     FSM Transitions                  4         3         1         1    75.00%
#     Statements                      59        57         2         1    96.61%
# Total coverage (filtered view): 90.32%
# 
# 
