##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for SPIM_Audio_IntClock
		4.3::Critical Path Report for SPIM_TFT_IntClock
		4.4::Critical Path Report for emFile_Clock_1
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (emFile_Clock_1:R vs. emFile_Clock_1:R)
		5.3::Critical Path Report for (SPIM_TFT_IntClock:R vs. SPIM_TFT_IntClock:R)
		5.4::Critical Path Report for (SPIM_Audio_IntClock:R vs. SPIM_Audio_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 16
Clock: ADC_FlexSensor_L_theACLK                  | N/A                   | Target: 12.00 MHz   | 
Clock: ADC_FlexSensor_L_theACLK(routed)          | N/A                   | Target: 12.00 MHz   | 
Clock: ADC_FlexSensor_R_Ext_CP_Clk               | N/A                   | Target: 24.00 MHz   | 
Clock: ADC_FlexSensor_R_Ext_CP_Clk(routed)       | N/A                   | Target: 24.00 MHz   | 
Clock: ADC_FlexSensor_R_theACLK                  | N/A                   | Target: 0.63 MHz    | 
Clock: ADC_FlexSensor_R_theACLK(fixed-function)  | N/A                   | Target: 0.63 MHz    | 
Clock: CyBUS_CLK                                 | Frequency: 38.97 MHz  | Target: 24.00 MHz   | 
Clock: CyBUS_CLK(fixed-function)                 | N/A                   | Target: 24.00 MHz   | 
Clock: CyILO                                     | N/A                   | Target: 0.00 MHz    | 
Clock: CyIMO                                     | N/A                   | Target: 3.00 MHz    | 
Clock: CyMASTER_CLK                              | N/A                   | Target: 24.00 MHz   | 
Clock: CyPLL_OUT                                 | N/A                   | Target: 24.00 MHz   | 
Clock: SPIM_Audio_IntClock                       | Frequency: 62.32 MHz  | Target: 2.00 MHz    | 
Clock: SPIM_TFT_IntClock                         | Frequency: 45.59 MHz  | Target: 6.00 MHz    | 
Clock: \ADC_FlexSensor_R:DSM\/dec_clock          | N/A                   | Target: 100.00 MHz  | 
Clock: emFile_Clock_1                            | Frequency: 51.79 MHz  | Target: 24.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock         Capture Clock        Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------------  -------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK            CyBUS_CLK            41666.7          16005       N/A              N/A         N/A              N/A         N/A              N/A         
SPIM_Audio_IntClock  SPIM_Audio_IntClock  500000           483955      N/A              N/A         N/A              N/A         N/A              N/A         
SPIM_TFT_IntClock    SPIM_TFT_IntClock    166667           144730      N/A              N/A         N/A              N/A         N/A              N/A         
emFile_Clock_1       emFile_Clock_1       41666.7          22357       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name              Setup to Clk  Clock Name:Phase       
---------------------  ------------  ---------------------  
MISO_1(0)_PAD          18796         SPIM_Audio_IntClock:R  
MISO_TFT(0)_PAD        16346         SPIM_TFT_IntClock:R    
\emFile:miso0(0)_PAD\  16773         emFile_Clock_1:R       


                       3.2::Clock to Out
                       -----------------

Port Name              Clock to Out  Clock Name:Phase             
---------------------  ------------  ---------------------------  
CLK(0)_PAD             24078         SPIM_Audio_IntClock:R        
CSLD(0)_PAD            24274         SPIM_Audio_IntClock:R        
DIN(0)_PAD             23941         SPIM_Audio_IntClock:R        
MOSI_TFT(0)_PAD        24689         SPIM_TFT_IntClock:R          
SCLK_TFT(0)_PAD        23194         SPIM_TFT_IntClock:R          
SCL_1(0)_PAD:out       21217         CyBUS_CLK(fixed-function):R  
SDA_1(0)_PAD:out       20640         CyBUS_CLK(fixed-function):R  
SS_TFT(0)_PAD          22636         SPIM_TFT_IntClock:R          
\emFile:mosi0(0)_PAD\  36943         emFile_Clock_1:R             
\emFile:sclk0(0)_PAD\  22277         emFile_Clock_1:R             


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 38.97 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TimeStamp_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \TimeStamp_Timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \TimeStamp_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 16005p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21432
-------------------------------------   ----- 
End-of-path arrival time (ps)           21432
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u0\/clock            datapathcell9       0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell9     760    760  16005  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell10      0    760  16005  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell10   1210   1970  16005  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell11      0   1970  16005  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell11   1210   3180  16005  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell12      0   3180  16005  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell12   2740   5920  16005  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell9    3782   9702  16005  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell9    5130  14832  16005  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell10      0  14832  16005  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell10   3300  18132  16005  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell11      0  18132  16005  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell11   3300  21432  16005  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell12      0  21432  16005  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u3\/clock            datapathcell12      0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for SPIM_Audio_IntClock
*************************************************
Clock: SPIM_Audio_IntClock
Frequency: 62.32 MHz | Target: 2.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Audio:BSPIM:state_2\/q
Path End       : \SPIM_Audio:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPIM_Audio:BSPIM:TxStsReg\/clock
Path slack     : 483955p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (SPIM_Audio_IntClock:R#1 vs. SPIM_Audio_IntClock:R#2)   500000
- Setup time                                                             -500
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15545
-------------------------------------   ----- 
End-of-path arrival time (ps)           15545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:state_2\/clock_0                         macrocell20         0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_Audio:BSPIM:state_2\/q           macrocell20    1250   1250  483955  RISE       1
\SPIM_Audio:BSPIM:tx_status_0\/main_0  macrocell4     8694   9944  483955  RISE       1
\SPIM_Audio:BSPIM:tx_status_0\/q       macrocell4     3350  13294  483955  RISE       1
\SPIM_Audio:BSPIM:TxStsReg\/status_0   statusicell1   2251  15545  483955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:TxStsReg\/clock                          statusicell1        0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for SPIM_TFT_IntClock
***********************************************
Clock: SPIM_TFT_IntClock
Frequency: 45.59 MHz | Target: 6.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_TFT:BSPIM:BitCounter\/count_4
Path End       : \SPIM_TFT:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIM_TFT:BSPIM:sR8:Dp:u0\/clock
Path slack     : 144730p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_TFT_IntClock:R#1 vs. SPIM_TFT_IntClock:R#2)   166667
- Setup time                                                        -2850
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163817

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19087
-------------------------------------   ----- 
End-of-path arrival time (ps)           19087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_TFT:BSPIM:BitCounter\/count_4   count7cell      1940   1940  144730  RISE       1
\SPIM_TFT:BSPIM:load_rx_data\/main_0  macrocell12     9675  11615  144730  RISE       1
\SPIM_TFT:BSPIM:load_rx_data\/q       macrocell12     3350  14965  144730  RISE       1
\SPIM_TFT:BSPIM:sR8:Dp:u0\/f1_load    datapathcell4   4122  19087  144730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:sR8:Dp:u0\/clock                           datapathcell4       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for emFile_Clock_1
********************************************
Clock: emFile_Clock_1
Frequency: 51.79 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile:SPI0:BSPIM:mosi_pre_reg\/main_0
Capture Clock  : \emFile:SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 22357p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15800
-------------------------------------   ----- 
End-of-path arrival time (ps)           15800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:sR8:Dp:u0\/so_comb          datapathcell3   5360   5360  22357  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg_split\/main_3  macrocell1      4169   9529  22357  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg_split\/q       macrocell1      3350  12879  22357  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg\/main_0        macrocell33     2921  15800  22357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg\/clock_0                   macrocell33         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TimeStamp_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \TimeStamp_Timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \TimeStamp_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 16005p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21432
-------------------------------------   ----- 
End-of-path arrival time (ps)           21432
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u0\/clock            datapathcell9       0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell9     760    760  16005  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell10      0    760  16005  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell10   1210   1970  16005  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell11      0   1970  16005  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell11   1210   3180  16005  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell12      0   3180  16005  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell12   2740   5920  16005  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell9    3782   9702  16005  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell9    5130  14832  16005  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell10      0  14832  16005  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell10   3300  18132  16005  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell11      0  18132  16005  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell11   3300  21432  16005  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell12      0  21432  16005  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u3\/clock            datapathcell12      0      0  RISE       1


5.2::Critical Path Report for (emFile_Clock_1:R vs. emFile_Clock_1:R)
*********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile:SPI0:BSPIM:mosi_pre_reg\/main_0
Capture Clock  : \emFile:SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 22357p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15800
-------------------------------------   ----- 
End-of-path arrival time (ps)           15800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:sR8:Dp:u0\/so_comb          datapathcell3   5360   5360  22357  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg_split\/main_3  macrocell1      4169   9529  22357  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg_split\/q       macrocell1      3350  12879  22357  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg\/main_0        macrocell33     2921  15800  22357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg\/clock_0                   macrocell33         0      0  RISE       1


5.3::Critical Path Report for (SPIM_TFT_IntClock:R vs. SPIM_TFT_IntClock:R)
***************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_TFT:BSPIM:BitCounter\/count_4
Path End       : \SPIM_TFT:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIM_TFT:BSPIM:sR8:Dp:u0\/clock
Path slack     : 144730p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_TFT_IntClock:R#1 vs. SPIM_TFT_IntClock:R#2)   166667
- Setup time                                                        -2850
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163817

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19087
-------------------------------------   ----- 
End-of-path arrival time (ps)           19087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_TFT:BSPIM:BitCounter\/count_4   count7cell      1940   1940  144730  RISE       1
\SPIM_TFT:BSPIM:load_rx_data\/main_0  macrocell12     9675  11615  144730  RISE       1
\SPIM_TFT:BSPIM:load_rx_data\/q       macrocell12     3350  14965  144730  RISE       1
\SPIM_TFT:BSPIM:sR8:Dp:u0\/f1_load    datapathcell4   4122  19087  144730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:sR8:Dp:u0\/clock                           datapathcell4       0      0  RISE       1


5.4::Critical Path Report for (SPIM_Audio_IntClock:R vs. SPIM_Audio_IntClock:R)
*******************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Audio:BSPIM:state_2\/q
Path End       : \SPIM_Audio:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPIM_Audio:BSPIM:TxStsReg\/clock
Path slack     : 483955p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (SPIM_Audio_IntClock:R#1 vs. SPIM_Audio_IntClock:R#2)   500000
- Setup time                                                             -500
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15545
-------------------------------------   ----- 
End-of-path arrival time (ps)           15545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:state_2\/clock_0                         macrocell20         0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_Audio:BSPIM:state_2\/q           macrocell20    1250   1250  483955  RISE       1
\SPIM_Audio:BSPIM:tx_status_0\/main_0  macrocell4     8694   9944  483955  RISE       1
\SPIM_Audio:BSPIM:tx_status_0\/q       macrocell4     3350  13294  483955  RISE       1
\SPIM_Audio:BSPIM:TxStsReg\/status_0   statusicell1   2251  15545  483955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:TxStsReg\/clock                          statusicell1        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TimeStamp_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \TimeStamp_Timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \TimeStamp_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 16005p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21432
-------------------------------------   ----- 
End-of-path arrival time (ps)           21432
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u0\/clock            datapathcell9       0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell9     760    760  16005  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell10      0    760  16005  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell10   1210   1970  16005  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell11      0   1970  16005  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell11   1210   3180  16005  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell12      0   3180  16005  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell12   2740   5920  16005  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell9    3782   9702  16005  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell9    5130  14832  16005  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell10      0  14832  16005  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell10   3300  18132  16005  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell11      0  18132  16005  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell11   3300  21432  16005  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell12      0  21432  16005  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u3\/clock            datapathcell12      0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Get_ADCs_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Get_ADCs_Timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \Get_ADCs_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 16113p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21323
-------------------------------------   ----- 
End-of-path arrival time (ps)           21323
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u0\/clock             datapathcell5       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell5    760    760  16113  RISE       1
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell6      0    760  16113  RISE       1
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell6   1210   1970  16113  RISE       1
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell7      0   1970  16113  RISE       1
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell7   1210   3180  16113  RISE       1
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell8      0   3180  16113  RISE       1
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell8   2740   5920  16113  RISE       1
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell5   3673   9593  16113  RISE       1
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell5   5130  14723  16113  RISE       1
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell6      0  14723  16113  RISE       1
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell6   3300  18023  16113  RISE       1
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell7      0  18023  16113  RISE       1
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell7   3300  21323  16113  RISE       1
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell8      0  21323  16113  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u3\/clock             datapathcell8       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TimeStamp_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \TimeStamp_Timer:TimerUDB:sT32:timerdp:u2\/ci
Capture Clock  : \TimeStamp_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 19305p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18132
-------------------------------------   ----- 
End-of-path arrival time (ps)           18132
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u0\/clock            datapathcell9       0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell9     760    760  16005  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell10      0    760  16005  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell10   1210   1970  16005  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell11      0   1970  16005  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell11   1210   3180  16005  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell12      0   3180  16005  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell12   2740   5920  16005  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell9    3782   9702  16005  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell9    5130  14832  16005  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell10      0  14832  16005  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell10   3300  18132  16005  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell11      0  18132  19305  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u2\/clock            datapathcell11      0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Get_ADCs_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Get_ADCs_Timer:TimerUDB:sT32:timerdp:u2\/ci
Capture Clock  : \Get_ADCs_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 19413p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18023
-------------------------------------   ----- 
End-of-path arrival time (ps)           18023
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u0\/clock             datapathcell5       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell5    760    760  16113  RISE       1
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell6      0    760  16113  RISE       1
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell6   1210   1970  16113  RISE       1
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell7      0   1970  16113  RISE       1
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell7   1210   3180  16113  RISE       1
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell8      0   3180  16113  RISE       1
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell8   2740   5920  16113  RISE       1
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell5   3673   9593  16113  RISE       1
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell5   5130  14723  16113  RISE       1
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell6      0  14723  16113  RISE       1
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell6   3300  18023  16113  RISE       1
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell7      0  18023  19413  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u2\/clock             datapathcell7       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile:SPI0:BSPIM:mosi_pre_reg\/main_0
Capture Clock  : \emFile:SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 22357p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15800
-------------------------------------   ----- 
End-of-path arrival time (ps)           15800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:sR8:Dp:u0\/so_comb          datapathcell3   5360   5360  22357  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg_split\/main_3  macrocell1      4169   9529  22357  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg_split\/q       macrocell1      3350  12879  22357  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg\/main_0        macrocell33     2921  15800  22357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg\/clock_0                   macrocell33         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TimeStamp_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \TimeStamp_Timer:TimerUDB:sT32:timerdp:u1\/ci
Capture Clock  : \TimeStamp_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 22605p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14832
-------------------------------------   ----- 
End-of-path arrival time (ps)           14832
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u0\/clock            datapathcell9       0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell9     760    760  16005  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell10      0    760  16005  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell10   1210   1970  16005  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell11      0   1970  16005  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell11   1210   3180  16005  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell12      0   3180  16005  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell12   2740   5920  16005  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell9    3782   9702  16005  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell9    5130  14832  16005  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell10      0  14832  22605  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u1\/clock            datapathcell10      0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Get_ADCs_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Get_ADCs_Timer:TimerUDB:sT32:timerdp:u1\/ci
Capture Clock  : \Get_ADCs_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 22713p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14723
-------------------------------------   ----- 
End-of-path arrival time (ps)           14723
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u0\/clock             datapathcell5       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell5    760    760  16113  RISE       1
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell6      0    760  16113  RISE       1
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell6   1210   1970  16113  RISE       1
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell7      0   1970  16113  RISE       1
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell7   1210   3180  16113  RISE       1
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell8      0   3180  16113  RISE       1
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell8   2740   5920  16113  RISE       1
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell5   3673   9593  16113  RISE       1
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell5   5130  14723  16113  RISE       1
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell6      0  14723  22713  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u1\/clock             datapathcell6       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile:SPI0:BSPIM:mosi_pre_reg\/main_1
Capture Clock  : \emFile:SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 23039p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15118
-------------------------------------   ----- 
End-of-path arrival time (ps)           15118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:sR8:Dp:u0\/so_comb            datapathcell3   5360   5360  22357  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg_split_1\/main_3  macrocell18     4123   9483  23039  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg_split_1\/q       macrocell18     3350  12833  23039  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg\/main_1          macrocell33     2285  15118  23039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:mosi_pre_reg\/clock_0                   macrocell33         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Get_ADCs_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Get_ADCs_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Get_ADCs_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 25000p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16166
-------------------------------------   ----- 
End-of-path arrival time (ps)           16166
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u0\/clock             datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u0\/z0       datapathcell5    760    760  16113  RISE       1
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell6      0    760  16113  RISE       1
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u1\/z0       datapathcell6   1210   1970  16113  RISE       1
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell7      0   1970  16113  RISE       1
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u2\/z0       datapathcell7   1210   3180  16113  RISE       1
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell8      0   3180  16113  RISE       1
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell8   2740   5920  16113  RISE       1
\Get_ADCs_Timer:TimerUDB:status_tc\/main_1         macrocell16     4588  10508  25000  RISE       1
\Get_ADCs_Timer:TimerUDB:status_tc\/q              macrocell16     3350  13858  25000  RISE       1
\Get_ADCs_Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell7    2308  16166  25000  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Get_ADCs_Timer:TimerUDB:rstSts:stsreg\/clock               statusicell7        0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile:SPI0:BSPIM:mosi_hs_reg\/main_3
Capture Clock  : \emFile:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 25054p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13103
-------------------------------------   ----- 
End-of-path arrival time (ps)           13103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell3       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:sR8:Dp:u0\/so_comb   datapathcell3   5360   5360  22357  RISE       1
\emFile:SPI0:BSPIM:mosi_hs_reg\/main_3  macrocell32     7743  13103  25054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:mosi_hs_reg\/clock_0                    macrocell32         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TimeStamp_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \TimeStamp_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \TimeStamp_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 25469p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15698
-------------------------------------   ----- 
End-of-path arrival time (ps)           15698
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u0\/clock            datapathcell9       0      0  RISE       1

Data path
pin name                                            model name      delay     AT  slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -----  ----  ------
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u0\/z0       datapathcell9     760    760  16005  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell10      0    760  16005  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u1\/z0       datapathcell10   1210   1970  16005  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell11      0   1970  16005  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u2\/z0       datapathcell11   1210   3180  16005  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell12      0   3180  16005  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell12   2740   5920  16005  RISE       1
\TimeStamp_Timer:TimerUDB:status_tc\/main_1         macrocell17      3526   9446  25469  RISE       1
\TimeStamp_Timer:TimerUDB:status_tc\/q              macrocell17      3350  12796  25469  RISE       1
\TimeStamp_Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell8     2902  15698  25469  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TimeStamp_Timer:TimerUDB:rstSts:stsreg\/clock              statusicell8        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_2\/q
Path End       : \emFile:SPI0:BSPIM:TxStsReg\/status_0
Capture Clock  : \emFile:SPI0:BSPIM:TxStsReg\/clock
Path slack     : 25749p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                  -500
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15418
-------------------------------------   ----- 
End-of-path arrival time (ps)           15418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_2\/q           macrocell28    1250   1250  25749  RISE       1
\emFile:SPI0:BSPIM:tx_status_0\/main_0  macrocell9     6644   7894  25749  RISE       1
\emFile:SPI0:BSPIM:tx_status_0\/q       macrocell9     3350  11244  25749  RISE       1
\emFile:SPI0:BSPIM:TxStsReg\/status_0   statusicell3   4174  15418  25749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:TxStsReg\/clock                         statusicell3        0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TimeStamp_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \TimeStamp_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0
Capture Clock  : \TimeStamp_Timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 25905p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9702
-------------------------------------   ---- 
End-of-path arrival time (ps)           9702
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u0\/clock            datapathcell9       0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell9     760    760  16005  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell10      0    760  16005  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell10   1210   1970  16005  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell11      0   1970  16005  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell11   1210   3180  16005  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell12      0   3180  16005  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell12   2740   5920  16005  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell9    3782   9702  25905  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u0\/clock            datapathcell9       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile:SPI0:BSPIM:mosi_from_dp_reg\/main_0
Capture Clock  : \emFile:SPI0:BSPIM:mosi_from_dp_reg\/clock_0
Path slack     : 25930p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12227
-------------------------------------   ----- 
End-of-path arrival time (ps)           12227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:sR8:Dp:u0\/so_comb        datapathcell3   5360   5360  22357  RISE       1
\emFile:SPI0:BSPIM:mosi_from_dp_reg\/main_0  macrocell35     6867  12227  25930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:mosi_from_dp_reg\/clock_0               macrocell35         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Get_ADCs_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Get_ADCs_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_0
Capture Clock  : \Get_ADCs_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 26012p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9595
-------------------------------------   ---- 
End-of-path arrival time (ps)           9595
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u0\/clock             datapathcell5       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell5    760    760  16113  RISE       1
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell6      0    760  16113  RISE       1
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell6   1210   1970  16113  RISE       1
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell7      0   1970  16113  RISE       1
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell7   1210   3180  16113  RISE       1
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell8      0   3180  16113  RISE       1
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell8   2740   5920  16113  RISE       1
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_0  datapathcell6   3675   9595  26012  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u1\/clock             datapathcell6       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Get_ADCs_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Get_ADCs_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0
Capture Clock  : \Get_ADCs_Timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 26013p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9593
-------------------------------------   ---- 
End-of-path arrival time (ps)           9593
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u0\/clock             datapathcell5       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell5    760    760  16113  RISE       1
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell6      0    760  16113  RISE       1
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell6   1210   1970  16113  RISE       1
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell7      0   1970  16113  RISE       1
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell7   1210   3180  16113  RISE       1
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell8      0   3180  16113  RISE       1
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell8   2740   5920  16113  RISE       1
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell5   3673   9593  26013  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u0\/clock             datapathcell5       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TimeStamp_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \TimeStamp_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_0
Capture Clock  : \TimeStamp_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 26165p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9442
-------------------------------------   ---- 
End-of-path arrival time (ps)           9442
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u0\/clock            datapathcell9       0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell9     760    760  16005  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell10      0    760  16005  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell10   1210   1970  16005  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell11      0   1970  16005  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell11   1210   3180  16005  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell12      0   3180  16005  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell12   2740   5920  16005  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_0  datapathcell10   3522   9442  26165  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u1\/clock            datapathcell10      0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \emFile:SPI0:BSPIM:RxStsReg\/status_6
Capture Clock  : \emFile:SPI0:BSPIM:RxStsReg\/clock
Path slack     : 26422p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                  -500
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14745
-------------------------------------   ----- 
End-of-path arrival time (ps)           14745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell3   3580   3580  26422  RISE       1
\emFile:SPI0:BSPIM:rx_status_6\/main_5          macrocell11     3623   7203  26422  RISE       1
\emFile:SPI0:BSPIM:rx_status_6\/q               macrocell11     3350  10553  26422  RISE       1
\emFile:SPI0:BSPIM:RxStsReg\/status_6           statusicell4    4192  14745  26422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:RxStsReg\/clock                         statusicell4        0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_0\/q
Path End       : \emFile:SPI0:BSPIM:mosi_hs_reg\/main_2
Capture Clock  : \emFile:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 26596p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11561
-------------------------------------   ----- 
End-of-path arrival time (ps)           11561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell30         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_0\/q           macrocell30   1250   1250  25384  RISE       1
\emFile:SPI0:BSPIM:mosi_hs_reg\/main_2  macrocell32  10311  11561  26596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:mosi_hs_reg\/clock_0                    macrocell32         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TimeStamp_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \TimeStamp_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_0
Capture Clock  : \TimeStamp_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 26783p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8824
-------------------------------------   ---- 
End-of-path arrival time (ps)           8824
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u0\/clock            datapathcell9       0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell9     760    760  16005  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell10      0    760  16005  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell10   1210   1970  16005  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell11      0   1970  16005  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell11   1210   3180  16005  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell12      0   3180  16005  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell12   2740   5920  16005  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_0  datapathcell11   2904   8824  26783  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u2\/clock            datapathcell11      0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TimeStamp_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \TimeStamp_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_0
Capture Clock  : \TimeStamp_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 26786p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8820
-------------------------------------   ---- 
End-of-path arrival time (ps)           8820
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u0\/clock            datapathcell9       0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell9     760    760  16005  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell10      0    760  16005  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell10   1210   1970  16005  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell11      0   1970  16005  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell11   1210   3180  16005  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell12      0   3180  16005  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell12   2740   5920  16005  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_0  datapathcell12   2900   8820  26786  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u3\/clock            datapathcell12      0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Get_ADCs_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Get_ADCs_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_0
Capture Clock  : \Get_ADCs_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 27092p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8515
-------------------------------------   ---- 
End-of-path arrival time (ps)           8515
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u0\/clock             datapathcell5       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell5    760    760  16113  RISE       1
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell6      0    760  16113  RISE       1
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell6   1210   1970  16113  RISE       1
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell7      0   1970  16113  RISE       1
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell7   1210   3180  16113  RISE       1
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell8      0   3180  16113  RISE       1
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell8   2740   5920  16113  RISE       1
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_0  datapathcell7   2595   8515  27092  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u2\/clock             datapathcell7       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_1\/q
Path End       : \emFile:SPI0:BSPIM:mosi_hs_reg\/main_1
Capture Clock  : \emFile:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 27094p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11063
-------------------------------------   ----- 
End-of-path arrival time (ps)           11063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell29         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_1\/q           macrocell29   1250   1250  24654  RISE       1
\emFile:SPI0:BSPIM:mosi_hs_reg\/main_1  macrocell32   9813  11063  27094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:mosi_hs_reg\/clock_0                    macrocell32         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Get_ADCs_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Get_ADCs_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_0
Capture Clock  : \Get_ADCs_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 27094p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8513
-------------------------------------   ---- 
End-of-path arrival time (ps)           8513
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u0\/clock             datapathcell5       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell5    760    760  16113  RISE       1
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell6      0    760  16113  RISE       1
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell6   1210   1970  16113  RISE       1
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell7      0   1970  16113  RISE       1
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell7   1210   3180  16113  RISE       1
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell8      0   3180  16113  RISE       1
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell8   2740   5920  16113  RISE       1
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_0  datapathcell8   2593   8513  27094  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u3\/clock             datapathcell8       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_1\/q
Path End       : \emFile:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \emFile:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 27240p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -6010
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8416
-------------------------------------   ---- 
End-of-path arrival time (ps)           8416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell29         0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_1\/q            macrocell29     1250   1250  24654  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell3   7166   8416  27240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_0
Path End       : \emFile:SPI0:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \emFile:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 27317p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -2850
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38817

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11499
-------------------------------------   ----- 
End-of-path arrival time (ps)           11499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_0   count7cell      1940   1940  26368  RISE       1
\emFile:SPI0:BSPIM:load_rx_data\/main_4  macrocell7      3295   5235  27317  RISE       1
\emFile:SPI0:BSPIM:load_rx_data\/q       macrocell7      3350   8585  27317  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/f1_load    datapathcell3   2915  11499  27317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_2\/q
Path End       : \emFile:SPI0:BSPIM:mosi_hs_reg\/main_0
Capture Clock  : \emFile:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 27697p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10460
-------------------------------------   ----- 
End-of-path arrival time (ps)           10460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_2\/q           macrocell28   1250   1250  25749  RISE       1
\emFile:SPI0:BSPIM:mosi_hs_reg\/main_0  macrocell32   9210  10460  27697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:mosi_hs_reg\/clock_0                    macrocell32         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_2\/q
Path End       : \emFile:Net_1\/main_0
Capture Clock  : \emFile:Net_1\/clock_0
Path slack     : 27897p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10260
-------------------------------------   ----- 
End-of-path arrival time (ps)           10260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_2\/q  macrocell28   1250   1250  25749  RISE       1
\emFile:Net_1\/main_0          macrocell31   9010  10260  27897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:Net_1\/clock_0                                     macrocell31         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_1\/q
Path End       : \emFile:Net_22\/main_1
Capture Clock  : \emFile:Net_22\/clock_0
Path slack     : 28156p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10001
-------------------------------------   ----- 
End-of-path arrival time (ps)           10001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell29         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_1\/q  macrocell29   1250   1250  24654  RISE       1
\emFile:Net_22\/main_1         macrocell38   8751  10001  28156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:Net_22\/clock_0                                    macrocell38         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_0\/q
Path End       : \emFile:Net_22\/main_2
Capture Clock  : \emFile:Net_22\/clock_0
Path slack     : 28376p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9781
-------------------------------------   ---- 
End-of-path arrival time (ps)           9781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell30         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_0\/q  macrocell30   1250   1250  25384  RISE       1
\emFile:Net_22\/main_2         macrocell38   8531   9781  28376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:Net_22\/clock_0                                    macrocell38         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_2\/q
Path End       : \emFile:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \emFile:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 28627p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -6010
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7030
-------------------------------------   ---- 
End-of-path arrival time (ps)           7030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_2\/q            macrocell28     1250   1250  25749  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell3   5780   7030  28627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_2\/q
Path End       : \emFile:Net_22\/main_0
Capture Clock  : \emFile:Net_22\/clock_0
Path slack     : 28760p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9396
-------------------------------------   ---- 
End-of-path arrival time (ps)           9396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_2\/q  macrocell28   1250   1250  25749  RISE       1
\emFile:Net_22\/main_0         macrocell38   8146   9396  28760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:Net_22\/clock_0                                    macrocell38         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_1\/q
Path End       : \emFile:Net_1\/main_1
Capture Clock  : \emFile:Net_1\/clock_0
Path slack     : 29060p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9097
-------------------------------------   ---- 
End-of-path arrival time (ps)           9097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell29         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_1\/q  macrocell29   1250   1250  24654  RISE       1
\emFile:Net_1\/main_1          macrocell31   7847   9097  29060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:Net_1\/clock_0                                     macrocell31         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_0\/q
Path End       : \emFile:Net_1\/main_2
Capture Clock  : \emFile:Net_1\/clock_0
Path slack     : 29292p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8864
-------------------------------------   ---- 
End-of-path arrival time (ps)           8864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell30         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_0\/q  macrocell30   1250   1250  25384  RISE       1
\emFile:Net_1\/main_2          macrocell31   7614   8864  29292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:Net_1\/clock_0                                     macrocell31         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_0\/q
Path End       : \emFile:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \emFile:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 29542p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -6010
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6115
-------------------------------------   ---- 
End-of-path arrival time (ps)           6115
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell30         0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_0\/q            macrocell30     1250   1250  25384  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell3   4865   6115  29542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_0
Path End       : \emFile:SPI0:BSPIM:TxStsReg\/status_3
Capture Clock  : \emFile:SPI0:BSPIM:TxStsReg\/clock
Path slack     : 29651p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                  -500
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11515
-------------------------------------   ----- 
End-of-path arrival time (ps)           11515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_0   count7cell     1940   1940  26368  RISE       1
\emFile:SPI0:BSPIM:load_rx_data\/main_4  macrocell7     3295   5235  27317  RISE       1
\emFile:SPI0:BSPIM:load_rx_data\/q       macrocell7     3350   8585  27317  RISE       1
\emFile:SPI0:BSPIM:TxStsReg\/status_3    statusicell3   2930  11515  29651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:TxStsReg\/clock                         statusicell3        0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_2\/q
Path End       : \emFile:SPI0:BSPIM:ld_ident\/main_0
Capture Clock  : \emFile:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 29690p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8467
-------------------------------------   ---- 
End-of-path arrival time (ps)           8467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_2\/q        macrocell28   1250   1250  25749  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/main_0  macrocell36   7217   8467  29690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/clock_0                       macrocell36         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_2\/q
Path End       : \emFile:SPI0:BSPIM:load_cond\/main_0
Capture Clock  : \emFile:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 30263p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7894
-------------------------------------   ---- 
End-of-path arrival time (ps)           7894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_2\/q         macrocell28   1250   1250  25749  RISE       1
\emFile:SPI0:BSPIM:load_cond\/main_0  macrocell34   6644   7894  30263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:load_cond\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Get_ADCs_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Get_ADCs_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_1
Capture Clock  : \Get_ADCs_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 30348p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5259
-------------------------------------   ---- 
End-of-path arrival time (ps)           5259
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Get_ADCs_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock    controlcell1        0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Get_ADCs_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  21538  RISE       1
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_1           datapathcell7   4049   5259  30348  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u2\/clock             datapathcell7       0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Get_ADCs_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Get_ADCs_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_1
Capture Clock  : \Get_ADCs_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 30352p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5254
-------------------------------------   ---- 
End-of-path arrival time (ps)           5254
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Get_ADCs_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock    controlcell1        0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Get_ADCs_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  21538  RISE       1
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_1           datapathcell8   4044   5254  30352  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u3\/clock             datapathcell8       0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_2\/q
Path End       : \emFile:SPI0:BSPIM:cnt_enable\/main_0
Capture Clock  : \emFile:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 30418p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7739
-------------------------------------   ---- 
End-of-path arrival time (ps)           7739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_2\/q          macrocell28   1250   1250  25749  RISE       1
\emFile:SPI0:BSPIM:cnt_enable\/main_0  macrocell37   6489   7739  30418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:cnt_enable\/clock_0                     macrocell37         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_2\/q
Path End       : \emFile:SPI0:BSPIM:state_1\/main_0
Capture Clock  : \emFile:SPI0:BSPIM:state_1\/clock_0
Path slack     : 30432p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7724
-------------------------------------   ---- 
End-of-path arrival time (ps)           7724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_2\/q       macrocell28   1250   1250  25749  RISE       1
\emFile:SPI0:BSPIM:state_1\/main_0  macrocell29   6474   7724  30432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell29         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_2\/q
Path End       : \emFile:SPI0:BSPIM:state_0\/main_0
Capture Clock  : \emFile:SPI0:BSPIM:state_0\/clock_0
Path slack     : 30432p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7724
-------------------------------------   ---- 
End-of-path arrival time (ps)           7724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_2\/q       macrocell28   1250   1250  25749  RISE       1
\emFile:SPI0:BSPIM:state_0\/main_0  macrocell30   6474   7724  30432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell30         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \emFile:SPI0:BSPIM:state_1\/main_8
Capture Clock  : \emFile:SPI0:BSPIM:state_1\/clock_0
Path slack     : 30433p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7723
-------------------------------------   ---- 
End-of-path arrival time (ps)           7723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  30433  RISE       1
\emFile:SPI0:BSPIM:state_1\/main_8              macrocell29     4143   7723  30433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell29         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \emFile:SPI0:BSPIM:state_0\/main_8
Capture Clock  : \emFile:SPI0:BSPIM:state_0\/clock_0
Path slack     : 30433p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7723
-------------------------------------   ---- 
End-of-path arrival time (ps)           7723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  30433  RISE       1
\emFile:SPI0:BSPIM:state_0\/main_8              macrocell30     4143   7723  30433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell30         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TimeStamp_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \TimeStamp_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_1
Capture Clock  : \TimeStamp_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 30470p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5136
-------------------------------------   ---- 
End-of-path arrival time (ps)           5136
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TimeStamp_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell2        0      0  RISE       1

Data path
pin name                                                       model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\TimeStamp_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2     1210   1210  21482  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_1           datapathcell11   3926   5136  30470  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u2\/clock            datapathcell11      0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TimeStamp_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \TimeStamp_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_1
Capture Clock  : \TimeStamp_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 30473p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5134
-------------------------------------   ---- 
End-of-path arrival time (ps)           5134
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TimeStamp_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell2        0      0  RISE       1

Data path
pin name                                                       model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\TimeStamp_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2     1210   1210  21482  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_1           datapathcell12   3924   5134  30473  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u3\/clock            datapathcell12      0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_2\/q
Path End       : \emFile:SPI0:BSPIM:state_2\/main_0
Capture Clock  : \emFile:SPI0:BSPIM:state_2\/clock_0
Path slack     : 30556p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7601
-------------------------------------   ---- 
End-of-path arrival time (ps)           7601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_2\/q       macrocell28   1250   1250  25749  RISE       1
\emFile:SPI0:BSPIM:state_2\/main_0  macrocell28   6351   7601  30556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_1
Path End       : \emFile:SPI0:BSPIM:state_2\/main_6
Capture Clock  : \emFile:SPI0:BSPIM:state_2\/clock_0
Path slack     : 30670p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7486
-------------------------------------   ---- 
End-of-path arrival time (ps)           7486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_1  count7cell    1940   1940  26715  RISE       1
\emFile:SPI0:BSPIM:state_2\/main_6      macrocell28   5546   7486  30670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_1\/q
Path End       : \emFile:SPI0:BSPIM:state_2\/main_1
Capture Clock  : \emFile:SPI0:BSPIM:state_2\/clock_0
Path slack     : 30701p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7456
-------------------------------------   ---- 
End-of-path arrival time (ps)           7456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell29         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_1\/q       macrocell29   1250   1250  24654  RISE       1
\emFile:SPI0:BSPIM:state_2\/main_1  macrocell28   6206   7456  30701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_1\/q
Path End       : \emFile:SPI0:BSPIM:ld_ident\/main_1
Capture Clock  : \emFile:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 30721p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7436
-------------------------------------   ---- 
End-of-path arrival time (ps)           7436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell29         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_1\/q        macrocell29   1250   1250  24654  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/main_1  macrocell36   6186   7436  30721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/clock_0                       macrocell36         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_0\/q
Path End       : \emFile:SPI0:BSPIM:state_2\/main_2
Capture Clock  : \emFile:SPI0:BSPIM:state_2\/clock_0
Path slack     : 31005p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7152
-------------------------------------   ---- 
End-of-path arrival time (ps)           7152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell30         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_0\/q       macrocell30   1250   1250  25384  RISE       1
\emFile:SPI0:BSPIM:state_2\/main_2  macrocell28   5902   7152  31005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_1\/q
Path End       : \emFile:SPI0:BSPIM:load_cond\/main_1
Capture Clock  : \emFile:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 31273p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6884
-------------------------------------   ---- 
End-of-path arrival time (ps)           6884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_1\/q         macrocell29   1250   1250  24654  RISE       1
\emFile:SPI0:BSPIM:load_cond\/main_1  macrocell34   5634   6884  31273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:load_cond\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TimeStamp_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \TimeStamp_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_1
Capture Clock  : \TimeStamp_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 31379p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4228
-------------------------------------   ---- 
End-of-path arrival time (ps)           4228
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TimeStamp_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell2        0      0  RISE       1

Data path
pin name                                                       model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\TimeStamp_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2     1210   1210  21482  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_1           datapathcell10   3018   4228  31379  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u1\/clock            datapathcell10      0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TimeStamp_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \TimeStamp_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_1
Capture Clock  : \TimeStamp_Timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 31382p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4224
-------------------------------------   ---- 
End-of-path arrival time (ps)           4224
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TimeStamp_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell2        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TimeStamp_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  21482  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_1           datapathcell9   3014   4224  31382  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TimeStamp_Timer:TimerUDB:sT32:timerdp:u0\/clock            datapathcell9       0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Get_ADCs_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Get_ADCs_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_1
Capture Clock  : \Get_ADCs_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 31434p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4173
-------------------------------------   ---- 
End-of-path arrival time (ps)           4173
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Get_ADCs_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock    controlcell1        0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Get_ADCs_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  21538  RISE       1
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_1           datapathcell6   2963   4173  31434  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u1\/clock             datapathcell6       0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Get_ADCs_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Get_ADCs_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_1
Capture Clock  : \Get_ADCs_Timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 31438p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4169
-------------------------------------   ---- 
End-of-path arrival time (ps)           4169
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Get_ADCs_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock    controlcell1        0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Get_ADCs_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  21538  RISE       1
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_1           datapathcell5   2959   4169  31438  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Get_ADCs_Timer:TimerUDB:sT32:timerdp:u0\/clock             datapathcell5       0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_0\/q
Path End       : \emFile:SPI0:BSPIM:load_cond\/main_2
Capture Clock  : \emFile:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 31780p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6377
-------------------------------------   ---- 
End-of-path arrival time (ps)           6377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell30         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_0\/q         macrocell30   1250   1250  25384  RISE       1
\emFile:SPI0:BSPIM:load_cond\/main_2  macrocell34   5127   6377  31780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:load_cond\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_3
Path End       : \emFile:SPI0:BSPIM:state_2\/main_4
Capture Clock  : \emFile:SPI0:BSPIM:state_2\/clock_0
Path slack     : 31856p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6301
-------------------------------------   ---- 
End-of-path arrival time (ps)           6301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_3  count7cell    1940   1940  26230  RISE       1
\emFile:SPI0:BSPIM:state_2\/main_4      macrocell28   4361   6301  31856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_0
Path End       : \emFile:SPI0:BSPIM:load_cond\/main_7
Capture Clock  : \emFile:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 31868p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6289
-------------------------------------   ---- 
End-of-path arrival time (ps)           6289
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_0  count7cell    1940   1940  26368  RISE       1
\emFile:SPI0:BSPIM:load_cond\/main_7    macrocell34   4349   6289  31868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:load_cond\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_0
Path End       : \emFile:SPI0:BSPIM:ld_ident\/main_7
Capture Clock  : \emFile:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 31887p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6269
-------------------------------------   ---- 
End-of-path arrival time (ps)           6269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_0  count7cell    1940   1940  26368  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/main_7     macrocell36   4329   6269  31887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/clock_0                       macrocell36         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_0
Path End       : \emFile:SPI0:BSPIM:state_2\/main_7
Capture Clock  : \emFile:SPI0:BSPIM:state_2\/clock_0
Path slack     : 31983p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6174
-------------------------------------   ---- 
End-of-path arrival time (ps)           6174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_0  count7cell    1940   1940  26368  RISE       1
\emFile:SPI0:BSPIM:state_2\/main_7      macrocell28   4234   6174  31983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_2
Path End       : \emFile:SPI0:BSPIM:state_2\/main_5
Capture Clock  : \emFile:SPI0:BSPIM:state_2\/clock_0
Path slack     : 32002p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6155
-------------------------------------   ---- 
End-of-path arrival time (ps)           6155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_2  count7cell    1940   1940  26381  RISE       1
\emFile:SPI0:BSPIM:state_2\/main_5      macrocell28   4215   6155  32002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_0\/q
Path End       : \emFile:SPI0:BSPIM:ld_ident\/main_2
Capture Clock  : \emFile:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 32045p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6111
-------------------------------------   ---- 
End-of-path arrival time (ps)           6111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell30         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_0\/q        macrocell30   1250   1250  25384  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/main_2  macrocell36   4861   6111  32045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/clock_0                       macrocell36         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_1
Path End       : \emFile:SPI0:BSPIM:load_cond\/main_6
Capture Clock  : \emFile:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 32060p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6096
-------------------------------------   ---- 
End-of-path arrival time (ps)           6096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_1  count7cell    1940   1940  26715  RISE       1
\emFile:SPI0:BSPIM:load_cond\/main_6    macrocell34   4156   6096  32060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:load_cond\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_1
Path End       : \emFile:SPI0:BSPIM:ld_ident\/main_6
Capture Clock  : \emFile:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 32080p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6076
-------------------------------------   ---- 
End-of-path arrival time (ps)           6076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_1  count7cell    1940   1940  26715  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/main_6     macrocell36   4136   6076  32080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/clock_0                       macrocell36         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_0\/q
Path End       : \emFile:SPI0:BSPIM:state_1\/main_2
Capture Clock  : \emFile:SPI0:BSPIM:state_1\/clock_0
Path slack     : 32107p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6050
-------------------------------------   ---- 
End-of-path arrival time (ps)           6050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell30         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_0\/q       macrocell30   1250   1250  25384  RISE       1
\emFile:SPI0:BSPIM:state_1\/main_2  macrocell29   4800   6050  32107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell29         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_0\/q
Path End       : \emFile:SPI0:BSPIM:state_0\/main_2
Capture Clock  : \emFile:SPI0:BSPIM:state_0\/clock_0
Path slack     : 32107p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6050
-------------------------------------   ---- 
End-of-path arrival time (ps)           6050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell30         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_0\/q       macrocell30   1250   1250  25384  RISE       1
\emFile:SPI0:BSPIM:state_0\/main_2  macrocell30   4800   6050  32107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell30         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_2
Path End       : \emFile:SPI0:BSPIM:load_cond\/main_5
Capture Clock  : \emFile:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 32221p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5935
-------------------------------------   ---- 
End-of-path arrival time (ps)           5935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_2  count7cell    1940   1940  26381  RISE       1
\emFile:SPI0:BSPIM:load_cond\/main_5    macrocell34   3995   5935  32221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:load_cond\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile:SPI0:BSPIM:load_cond\/main_3
Capture Clock  : \emFile:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 32226p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5930
-------------------------------------   ---- 
End-of-path arrival time (ps)           5930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_4  count7cell    1940   1940  26543  RISE       1
\emFile:SPI0:BSPIM:load_cond\/main_3    macrocell34   3990   5930  32226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:load_cond\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_2
Path End       : \emFile:SPI0:BSPIM:ld_ident\/main_5
Capture Clock  : \emFile:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 32234p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5922
-------------------------------------   ---- 
End-of-path arrival time (ps)           5922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_2  count7cell    1940   1940  26381  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/main_5     macrocell36   3982   5922  32234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/clock_0                       macrocell36         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \emFile:SPI0:BSPIM:state_2\/main_8
Capture Clock  : \emFile:SPI0:BSPIM:state_2\/clock_0
Path slack     : 32268p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5889
-------------------------------------   ---- 
End-of-path arrival time (ps)           5889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:sR8:Dp:u0\/clock                        datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  30433  RISE       1
\emFile:SPI0:BSPIM:state_2\/main_8              macrocell28     2309   5889  32268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile:SPI0:BSPIM:state_2\/main_3
Capture Clock  : \emFile:SPI0:BSPIM:state_2\/clock_0
Path slack     : 32310p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5847
-------------------------------------   ---- 
End-of-path arrival time (ps)           5847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_4  count7cell    1940   1940  26543  RISE       1
\emFile:SPI0:BSPIM:state_2\/main_3      macrocell28   3907   5847  32310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_1\/q
Path End       : \emFile:SPI0:BSPIM:cnt_enable\/main_1
Capture Clock  : \emFile:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 32334p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5822
-------------------------------------   ---- 
End-of-path arrival time (ps)           5822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell29         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_1\/q          macrocell29   1250   1250  24654  RISE       1
\emFile:SPI0:BSPIM:cnt_enable\/main_1  macrocell37   4572   5822  32334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:cnt_enable\/clock_0                     macrocell37         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_3
Path End       : \emFile:SPI0:BSPIM:load_cond\/main_4
Capture Clock  : \emFile:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 32353p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5804
-------------------------------------   ---- 
End-of-path arrival time (ps)           5804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_3  count7cell    1940   1940  26230  RISE       1
\emFile:SPI0:BSPIM:load_cond\/main_4    macrocell34   3864   5804  32353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:load_cond\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_3
Path End       : \emFile:SPI0:BSPIM:ld_ident\/main_4
Capture Clock  : \emFile:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 32366p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5790
-------------------------------------   ---- 
End-of-path arrival time (ps)           5790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_3  count7cell    1940   1940  26230  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/main_4     macrocell36   3850   5790  32366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/clock_0                       macrocell36         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile:SPI0:BSPIM:ld_ident\/main_3
Capture Clock  : \emFile:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 32377p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5780
-------------------------------------   ---- 
End-of-path arrival time (ps)           5780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_4  count7cell    1940   1940  26543  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/main_3     macrocell36   3840   5780  32377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/clock_0                       macrocell36         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:ld_ident\/q
Path End       : \emFile:SPI0:BSPIM:state_2\/main_9
Capture Clock  : \emFile:SPI0:BSPIM:state_2\/clock_0
Path slack     : 32397p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5759
-------------------------------------   ---- 
End-of-path arrival time (ps)           5759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/clock_0                       macrocell36         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:ld_ident\/q      macrocell36   1250   1250  26777  RISE       1
\emFile:SPI0:BSPIM:state_2\/main_9  macrocell28   4509   5759  32397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_2\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_0\/q
Path End       : \emFile:SPI0:BSPIM:cnt_enable\/main_2
Capture Clock  : \emFile:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 32692p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5465
-------------------------------------   ---- 
End-of-path arrival time (ps)           5465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell30         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_0\/q          macrocell30   1250   1250  25384  RISE       1
\emFile:SPI0:BSPIM:cnt_enable\/main_2  macrocell37   4215   5465  32692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:cnt_enable\/clock_0                     macrocell37         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_0
Path End       : \emFile:SPI0:BSPIM:state_1\/main_7
Capture Clock  : \emFile:SPI0:BSPIM:state_1\/clock_0
Path slack     : 32953p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5204
-------------------------------------   ---- 
End-of-path arrival time (ps)           5204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_0  count7cell    1940   1940  26368  RISE       1
\emFile:SPI0:BSPIM:state_1\/main_7      macrocell29   3264   5204  32953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell29         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_0
Path End       : \emFile:SPI0:BSPIM:state_0\/main_7
Capture Clock  : \emFile:SPI0:BSPIM:state_0\/clock_0
Path slack     : 32953p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5204
-------------------------------------   ---- 
End-of-path arrival time (ps)           5204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_0  count7cell    1940   1940  26368  RISE       1
\emFile:SPI0:BSPIM:state_0\/main_7      macrocell30   3264   5204  32953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell30         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_3
Path End       : \emFile:SPI0:BSPIM:state_1\/main_4
Capture Clock  : \emFile:SPI0:BSPIM:state_1\/clock_0
Path slack     : 32958p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5199
-------------------------------------   ---- 
End-of-path arrival time (ps)           5199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_3  count7cell    1940   1940  26230  RISE       1
\emFile:SPI0:BSPIM:state_1\/main_4      macrocell29   3259   5199  32958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell29         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_3
Path End       : \emFile:SPI0:BSPIM:state_0\/main_4
Capture Clock  : \emFile:SPI0:BSPIM:state_0\/clock_0
Path slack     : 32958p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5199
-------------------------------------   ---- 
End-of-path arrival time (ps)           5199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_3  count7cell    1940   1940  26230  RISE       1
\emFile:SPI0:BSPIM:state_0\/main_4      macrocell30   3259   5199  32958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell30         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_1\/q
Path End       : \emFile:SPI0:BSPIM:state_1\/main_1
Capture Clock  : \emFile:SPI0:BSPIM:state_1\/clock_0
Path slack     : 32989p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5168
-------------------------------------   ---- 
End-of-path arrival time (ps)           5168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell29         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_1\/q       macrocell29   1250   1250  24654  RISE       1
\emFile:SPI0:BSPIM:state_1\/main_1  macrocell29   3918   5168  32989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell29         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:state_1\/q
Path End       : \emFile:SPI0:BSPIM:state_0\/main_1
Capture Clock  : \emFile:SPI0:BSPIM:state_0\/clock_0
Path slack     : 32989p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5168
-------------------------------------   ---- 
End-of-path arrival time (ps)           5168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell29         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:state_1\/q       macrocell29   1250   1250  24654  RISE       1
\emFile:SPI0:BSPIM:state_0\/main_1  macrocell30   3918   5168  32989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell30         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile:SPI0:BSPIM:state_1\/main_3
Capture Clock  : \emFile:SPI0:BSPIM:state_1\/clock_0
Path slack     : 33236p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4921
-------------------------------------   ---- 
End-of-path arrival time (ps)           4921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_4  count7cell    1940   1940  26543  RISE       1
\emFile:SPI0:BSPIM:state_1\/main_3      macrocell29   2981   4921  33236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell29         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile:SPI0:BSPIM:state_0\/main_3
Capture Clock  : \emFile:SPI0:BSPIM:state_0\/clock_0
Path slack     : 33236p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4921
-------------------------------------   ---- 
End-of-path arrival time (ps)           4921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_4  count7cell    1940   1940  26543  RISE       1
\emFile:SPI0:BSPIM:state_0\/main_3      macrocell30   2981   4921  33236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell30         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_2
Path End       : \emFile:SPI0:BSPIM:state_1\/main_5
Capture Clock  : \emFile:SPI0:BSPIM:state_1\/clock_0
Path slack     : 33261p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4895
-------------------------------------   ---- 
End-of-path arrival time (ps)           4895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_2  count7cell    1940   1940  26381  RISE       1
\emFile:SPI0:BSPIM:state_1\/main_5      macrocell29   2955   4895  33261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell29         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_2
Path End       : \emFile:SPI0:BSPIM:state_0\/main_5
Capture Clock  : \emFile:SPI0:BSPIM:state_0\/clock_0
Path slack     : 33261p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4895
-------------------------------------   ---- 
End-of-path arrival time (ps)           4895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_2  count7cell    1940   1940  26381  RISE       1
\emFile:SPI0:BSPIM:state_0\/main_5      macrocell30   2955   4895  33261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell30         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_1
Path End       : \emFile:SPI0:BSPIM:state_1\/main_6
Capture Clock  : \emFile:SPI0:BSPIM:state_1\/clock_0
Path slack     : 33267p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4889
-------------------------------------   ---- 
End-of-path arrival time (ps)           4889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_1  count7cell    1940   1940  26715  RISE       1
\emFile:SPI0:BSPIM:state_1\/main_6      macrocell29   2949   4889  33267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell29         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:BitCounter\/count_1
Path End       : \emFile:SPI0:BSPIM:state_0\/main_6
Capture Clock  : \emFile:SPI0:BSPIM:state_0\/clock_0
Path slack     : 33267p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4889
-------------------------------------   ---- 
End-of-path arrival time (ps)           4889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:BitCounter\/count_1  count7cell    1940   1940  26715  RISE       1
\emFile:SPI0:BSPIM:state_0\/main_6      macrocell30   2949   4889  33267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell30         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:Net_22\/q
Path End       : \emFile:Net_22\/main_3
Capture Clock  : \emFile:Net_22\/clock_0
Path slack     : 33355p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4802
-------------------------------------   ---- 
End-of-path arrival time (ps)           4802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:Net_22\/clock_0                                    macrocell38         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\emFile:Net_22\/q       macrocell38   1250   1250  33355  RISE       1
\emFile:Net_22\/main_3  macrocell38   3552   4802  33355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:Net_22\/clock_0                                    macrocell38         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:ld_ident\/q
Path End       : \emFile:SPI0:BSPIM:state_1\/main_9
Capture Clock  : \emFile:SPI0:BSPIM:state_1\/clock_0
Path slack     : 33496p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4661
-------------------------------------   ---- 
End-of-path arrival time (ps)           4661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/clock_0                       macrocell36         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:ld_ident\/q      macrocell36   1250   1250  26777  RISE       1
\emFile:SPI0:BSPIM:state_1\/main_9  macrocell29   3411   4661  33496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_1\/clock_0                        macrocell29         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:ld_ident\/q
Path End       : \emFile:SPI0:BSPIM:state_0\/main_9
Capture Clock  : \emFile:SPI0:BSPIM:state_0\/clock_0
Path slack     : 33496p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4661
-------------------------------------   ---- 
End-of-path arrival time (ps)           4661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/clock_0                       macrocell36         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:ld_ident\/q      macrocell36   1250   1250  26777  RISE       1
\emFile:SPI0:BSPIM:state_0\/main_9  macrocell30   3411   4661  33496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:state_0\/clock_0                        macrocell30         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:cnt_enable\/q
Path End       : \emFile:SPI0:BSPIM:BitCounter\/enable
Capture Clock  : \emFile:SPI0:BSPIM:BitCounter\/clock
Path slack     : 33758p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -4060
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               37607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3849
-------------------------------------   ---- 
End-of-path arrival time (ps)           3849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:cnt_enable\/clock_0                     macrocell37         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:cnt_enable\/q       macrocell37   1250   1250  33758  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/enable  count7cell    2599   3849  33758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:BitCounter\/clock                       count7cell          0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:mosi_from_dp_reg\/q
Path End       : \emFile:SPI0:BSPIM:mosi_hs_reg\/main_5
Capture Clock  : \emFile:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 34010p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4146
-------------------------------------   ---- 
End-of-path arrival time (ps)           4146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:mosi_from_dp_reg\/clock_0               macrocell35         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:mosi_from_dp_reg\/q  macrocell35   1250   1250  34010  RISE       1
\emFile:SPI0:BSPIM:mosi_hs_reg\/main_5  macrocell32   2896   4146  34010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:mosi_hs_reg\/clock_0                    macrocell32         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:Net_1\/q
Path End       : \emFile:Net_1\/main_3
Capture Clock  : \emFile:Net_1\/clock_0
Path slack     : 34286p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:Net_1\/clock_0                                     macrocell31         0      0  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\emFile:Net_1\/q       macrocell31   1250   1250  34286  RISE       1
\emFile:Net_1\/main_3  macrocell31   2620   3870  34286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:Net_1\/clock_0                                     macrocell31         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:cnt_enable\/q
Path End       : \emFile:SPI0:BSPIM:cnt_enable\/main_3
Capture Clock  : \emFile:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 34319p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3837
-------------------------------------   ---- 
End-of-path arrival time (ps)           3837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:cnt_enable\/clock_0                     macrocell37         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:cnt_enable\/q       macrocell37   1250   1250  33758  RISE       1
\emFile:SPI0:BSPIM:cnt_enable\/main_3  macrocell37   2587   3837  34319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:cnt_enable\/clock_0                     macrocell37         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:mosi_hs_reg\/q
Path End       : \emFile:SPI0:BSPIM:mosi_hs_reg\/main_4
Capture Clock  : \emFile:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 34370p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3787
-------------------------------------   ---- 
End-of-path arrival time (ps)           3787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:mosi_hs_reg\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:mosi_hs_reg\/q       macrocell32   1250   1250  34370  RISE       1
\emFile:SPI0:BSPIM:mosi_hs_reg\/main_4  macrocell32   2537   3787  34370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:mosi_hs_reg\/clock_0                    macrocell32         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:ld_ident\/q
Path End       : \emFile:SPI0:BSPIM:ld_ident\/main_8
Capture Clock  : \emFile:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 34602p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/clock_0                       macrocell36         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:ld_ident\/q       macrocell36   1250   1250  26777  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/main_8  macrocell36   2304   3554  34602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:ld_ident\/clock_0                       macrocell36         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile:SPI0:BSPIM:load_cond\/q
Path End       : \emFile:SPI0:BSPIM:load_cond\/main_8
Capture Clock  : \emFile:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 34617p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (emFile_Clock_1:R#1 vs. emFile_Clock_1:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:load_cond\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile:SPI0:BSPIM:load_cond\/q       macrocell34   1250   1250  34617  RISE       1
\emFile:SPI0:BSPIM:load_cond\/main_8  macrocell34   2290   3540  34617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile:SPI0:BSPIM:load_cond\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_TFT:BSPIM:BitCounter\/count_4
Path End       : \SPIM_TFT:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIM_TFT:BSPIM:sR8:Dp:u0\/clock
Path slack     : 144730p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_TFT_IntClock:R#1 vs. SPIM_TFT_IntClock:R#2)   166667
- Setup time                                                        -2850
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163817

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19087
-------------------------------------   ----- 
End-of-path arrival time (ps)           19087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_TFT:BSPIM:BitCounter\/count_4   count7cell      1940   1940  144730  RISE       1
\SPIM_TFT:BSPIM:load_rx_data\/main_0  macrocell12     9675  11615  144730  RISE       1
\SPIM_TFT:BSPIM:load_rx_data\/q       macrocell12     3350  14965  144730  RISE       1
\SPIM_TFT:BSPIM:sR8:Dp:u0\/f1_load    datapathcell4   4122  19087  144730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:sR8:Dp:u0\/clock                           datapathcell4       0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_TFT:BSPIM:BitCounter\/count_4
Path End       : \SPIM_TFT:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPIM_TFT:BSPIM:TxStsReg\/clock
Path slack     : 145590p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_TFT_IntClock:R#1 vs. SPIM_TFT_IntClock:R#2)   166667
- Setup time                                                         -500
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20577
-------------------------------------   ----- 
End-of-path arrival time (ps)           20577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_TFT:BSPIM:BitCounter\/count_4   count7cell     1940   1940  144730  RISE       1
\SPIM_TFT:BSPIM:load_rx_data\/main_0  macrocell12    9675  11615  144730  RISE       1
\SPIM_TFT:BSPIM:load_rx_data\/q       macrocell12    3350  14965  144730  RISE       1
\SPIM_TFT:BSPIM:TxStsReg\/status_3    statusicell5   5612  20577  145590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:TxStsReg\/clock                            statusicell5        0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_TFT:BSPIM:BitCounter\/count_4
Path End       : \SPIM_TFT:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPIM_TFT:BSPIM:RxStsReg\/clock
Path slack     : 148826p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_TFT_IntClock:R#1 vs. SPIM_TFT_IntClock:R#2)   166667
- Setup time                                                         -500
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17340
-------------------------------------   ----- 
End-of-path arrival time (ps)           17340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_TFT:BSPIM:BitCounter\/count_4  count7cell     1940   1940  144730  RISE       1
\SPIM_TFT:BSPIM:rx_status_6\/main_0  macrocell15    9725  11665  148826  RISE       1
\SPIM_TFT:BSPIM:rx_status_6\/q       macrocell15    3350  15015  148826  RISE       1
\SPIM_TFT:BSPIM:RxStsReg\/status_6   statusicell6   2326  17340  148826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:RxStsReg\/clock                            statusicell6        0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_TFT:BSPIM:state_1\/q
Path End       : \SPIM_TFT:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPIM_TFT:BSPIM:TxStsReg\/clock
Path slack     : 149425p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_TFT_IntClock:R#1 vs. SPIM_TFT_IntClock:R#2)   166667
- Setup time                                                         -500
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16741
-------------------------------------   ----- 
End-of-path arrival time (ps)           16741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:state_1\/clock_0                           macrocell41         0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_TFT:BSPIM:state_1\/q           macrocell41    1250   1250  149425  RISE       1
\SPIM_TFT:BSPIM:tx_status_0\/main_1  macrocell13    9830  11080  149425  RISE       1
\SPIM_TFT:BSPIM:tx_status_0\/q       macrocell13    3350  14430  149425  RISE       1
\SPIM_TFT:BSPIM:TxStsReg\/status_0   statusicell5   2311  16741  149425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:TxStsReg\/clock                            statusicell5        0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_TFT:BSPIM:state_1\/q
Path End       : \SPIM_TFT:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \SPIM_TFT:BSPIM:sR8:Dp:u0\/clock
Path slack     : 149610p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_TFT_IntClock:R#1 vs. SPIM_TFT_IntClock:R#2)   166667
- Setup time                                                        -6010
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     160657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11047
-------------------------------------   ----- 
End-of-path arrival time (ps)           11047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:state_1\/clock_0                           macrocell41         0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_TFT:BSPIM:state_1\/q            macrocell41     1250   1250  149425  RISE       1
\SPIM_TFT:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell4   9797  11047  149610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:sR8:Dp:u0\/clock                           datapathcell4       0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_TFT:BSPIM:state_2\/q
Path End       : \SPIM_TFT:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SPIM_TFT:BSPIM:sR8:Dp:u0\/clock
Path slack     : 150504p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_TFT_IntClock:R#1 vs. SPIM_TFT_IntClock:R#2)   166667
- Setup time                                                        -6010
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     160657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10153
-------------------------------------   ----- 
End-of-path arrival time (ps)           10153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:state_2\/clock_0                           macrocell40         0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_TFT:BSPIM:state_2\/q            macrocell40     1250   1250  150390  RISE       1
\SPIM_TFT:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell4   8903  10153  150504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:sR8:Dp:u0\/clock                           datapathcell4       0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_TFT:BSPIM:BitCounter\/count_4
Path End       : \SPIM_TFT:BSPIM:load_cond\/main_3
Capture Clock  : \SPIM_TFT:BSPIM:load_cond\/clock_0
Path slack     : 150564p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_TFT_IntClock:R#1 vs. SPIM_TFT_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12593
-------------------------------------   ----- 
End-of-path arrival time (ps)           12593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_TFT:BSPIM:BitCounter\/count_4  count7cell    1940   1940  144730  RISE       1
\SPIM_TFT:BSPIM:load_cond\/main_3    macrocell44  10653  12593  150564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:load_cond\/clock_0                         macrocell44         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_TFT:BSPIM:state_1\/q
Path End       : \SPIM_TFT:BSPIM:load_cond\/main_1
Capture Clock  : \SPIM_TFT:BSPIM:load_cond\/clock_0
Path slack     : 150977p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_TFT_IntClock:R#1 vs. SPIM_TFT_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12180
-------------------------------------   ----- 
End-of-path arrival time (ps)           12180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:state_1\/clock_0                           macrocell41         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_TFT:BSPIM:state_1\/q         macrocell41   1250   1250  149425  RISE       1
\SPIM_TFT:BSPIM:load_cond\/main_1  macrocell44  10930  12180  150977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:load_cond\/clock_0                         macrocell44         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_TFT:BSPIM:state_1\/q
Path End       : \SPIM_TFT:BSPIM:state_0\/main_1
Capture Clock  : \SPIM_TFT:BSPIM:state_0\/clock_0
Path slack     : 150985p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_TFT_IntClock:R#1 vs. SPIM_TFT_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12172
-------------------------------------   ----- 
End-of-path arrival time (ps)           12172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:state_1\/clock_0                           macrocell41         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_TFT:BSPIM:state_1\/q       macrocell41   1250   1250  149425  RISE       1
\SPIM_TFT:BSPIM:state_0\/main_1  macrocell42  10922  12172  150985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:state_0\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_TFT:BSPIM:state_0\/q
Path End       : Net_327/main_3
Capture Clock  : Net_327/clock_0
Path slack     : 151054p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_TFT_IntClock:R#1 vs. SPIM_TFT_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12103
-------------------------------------   ----- 
End-of-path arrival time (ps)           12103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:state_0\/clock_0                           macrocell42         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_TFT:BSPIM:state_0\/q  macrocell42   1250   1250  151054  RISE       1
Net_327/main_3              macrocell39  10853  12103  151054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_327/clock_0                                            macrocell39         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_TFT:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM_TFT:BSPIM:state_2\/main_8
Capture Clock  : \SPIM_TFT:BSPIM:state_2\/clock_0
Path slack     : 151070p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_TFT_IntClock:R#1 vs. SPIM_TFT_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12087
-------------------------------------   ----- 
End-of-path arrival time (ps)           12087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:sR8:Dp:u0\/clock                           datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_TFT:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  151070  RISE       1
\SPIM_TFT:BSPIM:state_2\/main_8              macrocell40     8507  12087  151070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:state_2\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_TFT:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM_TFT:BSPIM:state_1\/main_8
Capture Clock  : \SPIM_TFT:BSPIM:state_1\/clock_0
Path slack     : 151095p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_TFT_IntClock:R#1 vs. SPIM_TFT_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12061
-------------------------------------   ----- 
End-of-path arrival time (ps)           12061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:sR8:Dp:u0\/clock                           datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_TFT:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  151070  RISE       1
\SPIM_TFT:BSPIM:state_1\/main_8              macrocell41     8481  12061  151095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:state_1\/clock_0                           macrocell41         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_TFT:BSPIM:state_0\/q
Path End       : \SPIM_TFT:BSPIM:state_1\/main_2
Capture Clock  : \SPIM_TFT:BSPIM:state_1\/clock_0
Path slack     : 151126p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_TFT_IntClock:R#1 vs. SPIM_TFT_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12031
-------------------------------------   ----- 
End-of-path arrival time (ps)           12031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:state_0\/clock_0                           macrocell42         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_TFT:BSPIM:state_0\/q       macrocell42   1250   1250  151054  RISE       1
\SPIM_TFT:BSPIM:state_1\/main_2  macrocell41  10781  12031  151126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:state_1\/clock_0                           macrocell41         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_TFT:BSPIM:state_0\/q
Path End       : \SPIM_TFT:BSPIM:cnt_enable\/main_2
Capture Clock  : \SPIM_TFT:BSPIM:cnt_enable\/clock_0
Path slack     : 151139p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_TFT_IntClock:R#1 vs. SPIM_TFT_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12018
-------------------------------------   ----- 
End-of-path arrival time (ps)           12018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:state_0\/clock_0                           macrocell42         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_TFT:BSPIM:state_0\/q          macrocell42   1250   1250  151054  RISE       1
\SPIM_TFT:BSPIM:cnt_enable\/main_2  macrocell46  10768  12018  151139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:cnt_enable\/clock_0                        macrocell46         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_TFT:BSPIM:BitCounter\/count_1
Path End       : \SPIM_TFT:BSPIM:load_cond\/main_6
Capture Clock  : \SPIM_TFT:BSPIM:load_cond\/clock_0
Path slack     : 151361p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_TFT_IntClock:R#1 vs. SPIM_TFT_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11796
-------------------------------------   ----- 
End-of-path arrival time (ps)           11796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_TFT:BSPIM:BitCounter\/count_1  count7cell    1940   1940  145116  RISE       1
\SPIM_TFT:BSPIM:load_cond\/main_6    macrocell44   9856  11796  151361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:load_cond\/clock_0                         macrocell44         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_TFT:BSPIM:BitCounter\/count_2
Path End       : \SPIM_TFT:BSPIM:load_cond\/main_5
Capture Clock  : \SPIM_TFT:BSPIM:load_cond\/clock_0
Path slack     : 151382p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_TFT_IntClock:R#1 vs. SPIM_TFT_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11775
-------------------------------------   ----- 
End-of-path arrival time (ps)           11775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_TFT:BSPIM:BitCounter\/count_2  count7cell    1940   1940  145126  RISE       1
\SPIM_TFT:BSPIM:load_cond\/main_5    macrocell44   9835  11775  151382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:load_cond\/clock_0                         macrocell44         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_TFT:BSPIM:state_0\/q
Path End       : \SPIM_TFT:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPIM_TFT:BSPIM:sR8:Dp:u0\/clock
Path slack     : 151434p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_TFT_IntClock:R#1 vs. SPIM_TFT_IntClock:R#2)   166667
- Setup time                                                        -6010
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9222
-------------------------------------   ---- 
End-of-path arrival time (ps)           9222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:state_0\/clock_0                           macrocell42         0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_TFT:BSPIM:state_0\/q            macrocell42     1250   1250  151054  RISE       1
\SPIM_TFT:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell4   7972   9222  151434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:sR8:Dp:u0\/clock                           datapathcell4       0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_TFT:BSPIM:sR8:Dp:u0\/so_comb
Path End       : Net_327/main_4
Capture Clock  : Net_327/clock_0
Path slack     : 151518p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_TFT_IntClock:R#1 vs. SPIM_TFT_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11639
-------------------------------------   ----- 
End-of-path arrival time (ps)           11639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:sR8:Dp:u0\/clock                           datapathcell4       0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_TFT:BSPIM:sR8:Dp:u0\/so_comb  datapathcell4   5360   5360  151518  RISE       1
Net_327/main_4                      macrocell39     6279  11639  151518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_327/clock_0                                            macrocell39         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_TFT:BSPIM:BitCounter\/count_0
Path End       : \SPIM_TFT:BSPIM:load_cond\/main_7
Capture Clock  : \SPIM_TFT:BSPIM:load_cond\/clock_0
Path slack     : 151626p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_TFT_IntClock:R#1 vs. SPIM_TFT_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11531
-------------------------------------   ----- 
End-of-path arrival time (ps)           11531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_TFT:BSPIM:BitCounter\/count_0  count7cell    1940   1940  145376  RISE       1
\SPIM_TFT:BSPIM:load_cond\/main_7    macrocell44   9591  11531  151626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:load_cond\/clock_0                         macrocell44         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_TFT:BSPIM:BitCounter\/count_4
Path End       : \SPIM_TFT:BSPIM:state_2\/main_3
Capture Clock  : \SPIM_TFT:BSPIM:state_2\/clock_0
Path slack     : 151970p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_TFT_IntClock:R#1 vs. SPIM_TFT_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11187
-------------------------------------   ----- 
End-of-path arrival time (ps)           11187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_TFT:BSPIM:BitCounter\/count_4  count7cell    1940   1940  144730  RISE       1
\SPIM_TFT:BSPIM:state_2\/main_3      macrocell40   9247  11187  151970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:state_2\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_TFT:BSPIM:state_1\/q
Path End       : Net_330/main_1
Capture Clock  : Net_330/clock_0
Path slack     : 152078p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_TFT_IntClock:R#1 vs. SPIM_TFT_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11078
-------------------------------------   ----- 
End-of-path arrival time (ps)           11078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:state_1\/clock_0                           macrocell41         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_TFT:BSPIM:state_1\/q  macrocell41   1250   1250  149425  RISE       1
Net_330/main_1              macrocell43   9828  11078  152078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_330/clock_0                                            macrocell43         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_TFT:BSPIM:state_1\/q
Path End       : Net_328/main_1
Capture Clock  : Net_328/clock_0
Path slack     : 152092p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_TFT_IntClock:R#1 vs. SPIM_TFT_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11065
-------------------------------------   ----- 
End-of-path arrival time (ps)           11065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:state_1\/clock_0                           macrocell41         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_TFT:BSPIM:state_1\/q  macrocell41   1250   1250  149425  RISE       1
Net_328/main_1              macrocell47   9815  11065  152092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_328/clock_0                                            macrocell47         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_TFT:BSPIM:state_0\/q
Path End       : \SPIM_TFT:BSPIM:state_2\/main_2
Capture Clock  : \SPIM_TFT:BSPIM:state_2\/clock_0
Path slack     : 152365p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_TFT_IntClock:R#1 vs. SPIM_TFT_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10792
-------------------------------------   ----- 
End-of-path arrival time (ps)           10792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:state_0\/clock_0                           macrocell42         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_TFT:BSPIM:state_0\/q       macrocell42   1250   1250  151054  RISE       1
\SPIM_TFT:BSPIM:state_2\/main_2  macrocell40   9542  10792  152365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:state_2\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_TFT:BSPIM:BitCounter\/count_4
Path End       : \SPIM_TFT:BSPIM:ld_ident\/main_3
Capture Clock  : \SPIM_TFT:BSPIM:ld_ident\/clock_0
Path slack     : 152545p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_TFT_IntClock:R#1 vs. SPIM_TFT_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10612
-------------------------------------   ----- 
End-of-path arrival time (ps)           10612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_TFT:BSPIM:BitCounter\/count_4  count7cell    1940   1940  144730  RISE       1
\SPIM_TFT:BSPIM:ld_ident\/main_3     macrocell45   8672  10612  152545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:ld_ident\/clock_0                          macrocell45         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_TFT:BSPIM:state_1\/q
Path End       : \SPIM_TFT:BSPIM:state_2\/main_1
Capture Clock  : \SPIM_TFT:BSPIM:state_2\/clock_0
Path slack     : 152769p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_TFT_IntClock:R#1 vs. SPIM_TFT_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10387
-------------------------------------   ----- 
End-of-path arrival time (ps)           10387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:state_1\/clock_0                           macrocell41         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_TFT:BSPIM:state_1\/q       macrocell41   1250   1250  149425  RISE       1
\SPIM_TFT:BSPIM:state_2\/main_1  macrocell40   9137  10387  152769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:state_2\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_TFT:BSPIM:BitCounter\/count_3
Path End       : \SPIM_TFT:BSPIM:load_cond\/main_4
Capture Clock  : \SPIM_TFT:BSPIM:load_cond\/clock_0
Path slack     : 152921p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_TFT_IntClock:R#1 vs. SPIM_TFT_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10236
-------------------------------------   ----- 
End-of-path arrival time (ps)           10236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_TFT:BSPIM:BitCounter\/count_3  count7cell    1940   1940  146121  RISE       1
\SPIM_TFT:BSPIM:load_cond\/main_4    macrocell44   8296  10236  152921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:load_cond\/clock_0                         macrocell44         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_TFT:BSPIM:state_0\/q
Path End       : \SPIM_TFT:BSPIM:ld_ident\/main_2
Capture Clock  : \SPIM_TFT:BSPIM:ld_ident\/clock_0
Path slack     : 152957p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_TFT_IntClock:R#1 vs. SPIM_TFT_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10199
-------------------------------------   ----- 
End-of-path arrival time (ps)           10199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:state_0\/clock_0                           macrocell42         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_TFT:BSPIM:state_0\/q        macrocell42   1250   1250  151054  RISE       1
\SPIM_TFT:BSPIM:ld_ident\/main_2  macrocell45   8949  10199  152957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:ld_ident\/clock_0                          macrocell45         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_TFT:BSPIM:state_2\/q
Path End       : Net_328/main_0
Capture Clock  : Net_328/clock_0
Path slack     : 153006p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_TFT_IntClock:R#1 vs. SPIM_TFT_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10151
-------------------------------------   ----- 
End-of-path arrival time (ps)           10151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:state_2\/clock_0                           macrocell40         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_TFT:BSPIM:state_2\/q  macrocell40   1250   1250  150390  RISE       1
Net_328/main_0              macrocell47   8901  10151  153006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_328/clock_0                                            macrocell47         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_TFT:BSPIM:state_2\/q
Path End       : Net_330/main_0
Capture Clock  : Net_330/clock_0
Path slack     : 153028p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_TFT_IntClock:R#1 vs. SPIM_TFT_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10128
-------------------------------------   ----- 
End-of-path arrival time (ps)           10128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:state_2\/clock_0                           macrocell40         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_TFT:BSPIM:state_2\/q  macrocell40   1250   1250  150390  RISE       1
Net_330/main_0              macrocell43   8878  10128  153028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_330/clock_0                                            macrocell43         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_TFT:BSPIM:state_1\/q
Path End       : \SPIM_TFT:BSPIM:ld_ident\/main_1
Capture Clock  : \SPIM_TFT:BSPIM:ld_ident\/clock_0
Path slack     : 153320p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_TFT_IntClock:R#1 vs. SPIM_TFT_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9836
-------------------------------------   ---- 
End-of-path arrival time (ps)           9836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:state_1\/clock_0                           macrocell41         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_TFT:BSPIM:state_1\/q        macrocell41   1250   1250  149425  RISE       1
\SPIM_TFT:BSPIM:ld_ident\/main_1  macrocell45   8586   9836  153320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:ld_ident\/clock_0                          macrocell45         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_TFT:BSPIM:state_0\/q
Path End       : Net_328/main_2
Capture Clock  : Net_328/clock_0
Path slack     : 153950p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_TFT_IntClock:R#1 vs. SPIM_TFT_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9207
-------------------------------------   ---- 
End-of-path arrival time (ps)           9207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:state_0\/clock_0                           macrocell42         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_TFT:BSPIM:state_0\/q  macrocell42   1250   1250  151054  RISE       1
Net_328/main_2              macrocell47   7957   9207  153950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_328/clock_0                                            macrocell47         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_TFT:BSPIM:state_0\/q
Path End       : Net_330/main_2
Capture Clock  : Net_330/clock_0
Path slack     : 153977p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_TFT_IntClock:R#1 vs. SPIM_TFT_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9180
-------------------------------------   ---- 
End-of-path arrival time (ps)           9180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:state_0\/clock_0                           macrocell42         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_TFT:BSPIM:state_0\/q  macrocell42   1250   1250  151054  RISE       1
Net_330/main_2              macrocell43   7930   9180  153977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_330/clock_0                                            macrocell43         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_TFT:BSPIM:BitCounter\/count_0
Path End       : \SPIM_TFT:BSPIM:state_2\/main_7
Capture Clock  : \SPIM_TFT:BSPIM:state_2\/clock_0
Path slack     : 154138p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_TFT_IntClock:R#1 vs. SPIM_TFT_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9019
-------------------------------------   ---- 
End-of-path arrival time (ps)           9019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_TFT:BSPIM:BitCounter\/count_0  count7cell    1940   1940  145376  RISE       1
\SPIM_TFT:BSPIM:state_2\/main_7      macrocell40   7079   9019  154138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:state_2\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_TFT:BSPIM:state_1\/q
Path End       : Net_327/main_2
Capture Clock  : Net_327/clock_0
Path slack     : 154337p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_TFT_IntClock:R#1 vs. SPIM_TFT_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8819
-------------------------------------   ---- 
End-of-path arrival time (ps)           8819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:state_1\/clock_0                           macrocell41         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_TFT:BSPIM:state_1\/q  macrocell41   1250   1250  149425  RISE       1
Net_327/main_2              macrocell39   7569   8819  154337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_327/clock_0                                            macrocell39         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_TFT:BSPIM:state_2\/q
Path End       : \SPIM_TFT:BSPIM:load_cond\/main_0
Capture Clock  : \SPIM_TFT:BSPIM:load_cond\/clock_0
Path slack     : 154372p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_TFT_IntClock:R#1 vs. SPIM_TFT_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8784
-------------------------------------   ---- 
End-of-path arrival time (ps)           8784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:state_2\/clock_0                           macrocell40         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_TFT:BSPIM:state_2\/q         macrocell40   1250   1250  150390  RISE       1
\SPIM_TFT:BSPIM:load_cond\/main_0  macrocell44   7534   8784  154372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:load_cond\/clock_0                         macrocell44         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_TFT:BSPIM:state_2\/q
Path End       : \SPIM_TFT:BSPIM:state_0\/main_0
Capture Clock  : \SPIM_TFT:BSPIM:state_0\/clock_0
Path slack     : 154377p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_TFT_IntClock:R#1 vs. SPIM_TFT_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8780
-------------------------------------   ---- 
End-of-path arrival time (ps)           8780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:state_2\/clock_0                           macrocell40         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_TFT:BSPIM:state_2\/q       macrocell40   1250   1250  150390  RISE       1
\SPIM_TFT:BSPIM:state_0\/main_0  macrocell42   7530   8780  154377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:state_0\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_TFT:BSPIM:BitCounter\/count_4
Path End       : Net_327/main_5
Capture Clock  : Net_327/clock_0
Path slack     : 154428p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_TFT_IntClock:R#1 vs. SPIM_TFT_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8729
-------------------------------------   ---- 
End-of-path arrival time (ps)           8729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_TFT:BSPIM:BitCounter\/count_4  count7cell    1940   1940  144730  RISE       1
Net_327/main_5                       macrocell39   6789   8729  154428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_327/clock_0                                            macrocell39         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_TFT:BSPIM:BitCounter\/count_3
Path End       : \SPIM_TFT:BSPIM:state_2\/main_4
Capture Clock  : \SPIM_TFT:BSPIM:state_2\/clock_0
Path slack     : 154584p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_TFT_IntClock:R#1 vs. SPIM_TFT_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8573
-------------------------------------   ---- 
End-of-path arrival time (ps)           8573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_TFT:BSPIM:BitCounter\/count_3  count7cell    1940   1940  146121  RISE       1
\SPIM_TFT:BSPIM:state_2\/main_4      macrocell40   6633   8573  154584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:state_2\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_TFT:BSPIM:state_2\/q
Path End       : \SPIM_TFT:BSPIM:state_1\/main_0
Capture Clock  : \SPIM_TFT:BSPIM:state_1\/clock_0
Path slack     : 154674p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_TFT_IntClock:R#1 vs. SPIM_TFT_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8483
-------------------------------------   ---- 
End-of-path arrival time (ps)           8483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:state_2\/clock_0                           macrocell40         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_TFT:BSPIM:state_2\/q       macrocell40   1250   1250  150390  RISE       1
\SPIM_TFT:BSPIM:state_1\/main_0  macrocell41   7233   8483  154674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:state_1\/clock_0                           macrocell41         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_TFT:BSPIM:BitCounter\/count_0
Path End       : \SPIM_TFT:BSPIM:ld_ident\/main_7
Capture Clock  : \SPIM_TFT:BSPIM:ld_ident\/clock_0
Path slack     : 154699p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_TFT_IntClock:R#1 vs. SPIM_TFT_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8458
-------------------------------------   ---- 
End-of-path arrival time (ps)           8458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_TFT:BSPIM:BitCounter\/count_0  count7cell    1940   1940  145376  RISE       1
\SPIM_TFT:BSPIM:ld_ident\/main_7     macrocell45   6518   8458  154699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:ld_ident\/clock_0                          macrocell45         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_TFT:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM_TFT:BSPIM:state_0\/main_3
Capture Clock  : \SPIM_TFT:BSPIM:state_0\/clock_0
Path slack     : 155048p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_TFT_IntClock:R#1 vs. SPIM_TFT_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8109
-------------------------------------   ---- 
End-of-path arrival time (ps)           8109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:sR8:Dp:u0\/clock                           datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_TFT:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  151070  RISE       1
\SPIM_TFT:BSPIM:state_0\/main_3              macrocell42     4529   8109  155048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:state_0\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_TFT:BSPIM:BitCounter\/count_3
Path End       : \SPIM_TFT:BSPIM:ld_ident\/main_4
Capture Clock  : \SPIM_TFT:BSPIM:ld_ident\/clock_0
Path slack     : 155140p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_TFT_IntClock:R#1 vs. SPIM_TFT_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8017
-------------------------------------   ---- 
End-of-path arrival time (ps)           8017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_TFT:BSPIM:BitCounter\/count_3  count7cell    1940   1940  146121  RISE       1
\SPIM_TFT:BSPIM:ld_ident\/main_4     macrocell45   6077   8017  155140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:ld_ident\/clock_0                          macrocell45         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_TFT:BSPIM:state_2\/q
Path End       : \SPIM_TFT:BSPIM:cnt_enable\/main_0
Capture Clock  : \SPIM_TFT:BSPIM:cnt_enable\/clock_0
Path slack     : 155233p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_TFT_IntClock:R#1 vs. SPIM_TFT_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7923
-------------------------------------   ---- 
End-of-path arrival time (ps)           7923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:state_2\/clock_0                           macrocell40         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_TFT:BSPIM:state_2\/q          macrocell40   1250   1250  150390  RISE       1
\SPIM_TFT:BSPIM:cnt_enable\/main_0  macrocell46   6673   7923  155233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:cnt_enable\/clock_0                        macrocell46         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_TFT:BSPIM:state_1\/q
Path End       : \SPIM_TFT:BSPIM:state_1\/main_1
Capture Clock  : \SPIM_TFT:BSPIM:state_1\/clock_0
Path slack     : 155240p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_TFT_IntClock:R#1 vs. SPIM_TFT_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7917
-------------------------------------   ---- 
End-of-path arrival time (ps)           7917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:state_1\/clock_0                           macrocell41         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_TFT:BSPIM:state_1\/q       macrocell41   1250   1250  149425  RISE       1
\SPIM_TFT:BSPIM:state_1\/main_1  macrocell41   6667   7917  155240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:state_1\/clock_0                           macrocell41         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_TFT:BSPIM:ld_ident\/q
Path End       : Net_327/main_10
Capture Clock  : Net_327/clock_0
Path slack     : 155722p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_TFT_IntClock:R#1 vs. SPIM_TFT_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7434
-------------------------------------   ---- 
End-of-path arrival time (ps)           7434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:ld_ident\/clock_0                          macrocell45         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_TFT:BSPIM:ld_ident\/q  macrocell45   1250   1250  155722  RISE       1
Net_327/main_10              macrocell39   6184   7434  155722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_327/clock_0                                            macrocell39         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_TFT:BSPIM:BitCounter\/count_2
Path End       : \SPIM_TFT:BSPIM:ld_ident\/main_5
Capture Clock  : \SPIM_TFT:BSPIM:ld_ident\/clock_0
Path slack     : 155925p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_TFT_IntClock:R#1 vs. SPIM_TFT_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7232
-------------------------------------   ---- 
End-of-path arrival time (ps)           7232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_TFT:BSPIM:BitCounter\/count_2  count7cell    1940   1940  145126  RISE       1
\SPIM_TFT:BSPIM:ld_ident\/main_5     macrocell45   5292   7232  155925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:ld_ident\/clock_0                          macrocell45         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_TFT:BSPIM:BitCounter\/count_1
Path End       : \SPIM_TFT:BSPIM:ld_ident\/main_6
Capture Clock  : \SPIM_TFT:BSPIM:ld_ident\/clock_0
Path slack     : 155933p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_TFT_IntClock:R#1 vs. SPIM_TFT_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7224
-------------------------------------   ---- 
End-of-path arrival time (ps)           7224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_TFT:BSPIM:BitCounter\/count_1  count7cell    1940   1940  145116  RISE       1
\SPIM_TFT:BSPIM:ld_ident\/main_6     macrocell45   5284   7224  155933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:ld_ident\/clock_0                          macrocell45         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_TFT:BSPIM:BitCounter\/count_2
Path End       : \SPIM_TFT:BSPIM:state_2\/main_5
Capture Clock  : \SPIM_TFT:BSPIM:state_2\/clock_0
Path slack     : 155933p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_TFT_IntClock:R#1 vs. SPIM_TFT_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7223
-------------------------------------   ---- 
End-of-path arrival time (ps)           7223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_TFT:BSPIM:BitCounter\/count_2  count7cell    1940   1940  145126  RISE       1
\SPIM_TFT:BSPIM:state_2\/main_5      macrocell40   5283   7223  155933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:state_2\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_TFT:BSPIM:BitCounter\/count_1
Path End       : \SPIM_TFT:BSPIM:state_2\/main_6
Capture Clock  : \SPIM_TFT:BSPIM:state_2\/clock_0
Path slack     : 155942p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_TFT_IntClock:R#1 vs. SPIM_TFT_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7215
-------------------------------------   ---- 
End-of-path arrival time (ps)           7215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_TFT:BSPIM:BitCounter\/count_1  count7cell    1940   1940  145116  RISE       1
\SPIM_TFT:BSPIM:state_2\/main_6      macrocell40   5275   7215  155942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:state_2\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_TFT:BSPIM:state_2\/q
Path End       : Net_327/main_1
Capture Clock  : Net_327/clock_0
Path slack     : 156062p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_TFT_IntClock:R#1 vs. SPIM_TFT_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7095
-------------------------------------   ---- 
End-of-path arrival time (ps)           7095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:state_2\/clock_0                           macrocell40         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_TFT:BSPIM:state_2\/q  macrocell40   1250   1250  150390  RISE       1
Net_327/main_1              macrocell39   5845   7095  156062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_327/clock_0                                            macrocell39         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_TFT:BSPIM:ld_ident\/q
Path End       : \SPIM_TFT:BSPIM:state_1\/main_9
Capture Clock  : \SPIM_TFT:BSPIM:state_1\/clock_0
Path slack     : 156159p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_TFT_IntClock:R#1 vs. SPIM_TFT_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6998
-------------------------------------   ---- 
End-of-path arrival time (ps)           6998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:ld_ident\/clock_0                          macrocell45         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_TFT:BSPIM:ld_ident\/q      macrocell45   1250   1250  155722  RISE       1
\SPIM_TFT:BSPIM:state_1\/main_9  macrocell41   5748   6998  156159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:state_1\/clock_0                           macrocell41         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_TFT:BSPIM:BitCounter\/count_0
Path End       : Net_327/main_9
Capture Clock  : Net_327/clock_0
Path slack     : 156581p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_TFT_IntClock:R#1 vs. SPIM_TFT_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6576
-------------------------------------   ---- 
End-of-path arrival time (ps)           6576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_TFT:BSPIM:BitCounter\/count_0  count7cell    1940   1940  145376  RISE       1
Net_327/main_9                       macrocell39   4636   6576  156581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_327/clock_0                                            macrocell39         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_TFT:BSPIM:state_1\/q
Path End       : \SPIM_TFT:BSPIM:cnt_enable\/main_1
Capture Clock  : \SPIM_TFT:BSPIM:cnt_enable\/clock_0
Path slack     : 156640p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_TFT_IntClock:R#1 vs. SPIM_TFT_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6517
-------------------------------------   ---- 
End-of-path arrival time (ps)           6517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:state_1\/clock_0                           macrocell41         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_TFT:BSPIM:state_1\/q          macrocell41   1250   1250  149425  RISE       1
\SPIM_TFT:BSPIM:cnt_enable\/main_1  macrocell46   5267   6517  156640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:cnt_enable\/clock_0                        macrocell46         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_TFT:BSPIM:BitCounter\/count_3
Path End       : Net_327/main_6
Capture Clock  : Net_327/clock_0
Path slack     : 157017p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_TFT_IntClock:R#1 vs. SPIM_TFT_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6139
-------------------------------------   ---- 
End-of-path arrival time (ps)           6139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_TFT:BSPIM:BitCounter\/count_3  count7cell    1940   1940  146121  RISE       1
Net_327/main_6                       macrocell39   4199   6139  157017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_327/clock_0                                            macrocell39         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_TFT:BSPIM:BitCounter\/count_2
Path End       : Net_327/main_7
Capture Clock  : Net_327/clock_0
Path slack     : 157023p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_TFT_IntClock:R#1 vs. SPIM_TFT_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6133
-------------------------------------   ---- 
End-of-path arrival time (ps)           6133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_TFT:BSPIM:BitCounter\/count_2  count7cell    1940   1940  145126  RISE       1
Net_327/main_7                       macrocell39   4193   6133  157023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_327/clock_0                                            macrocell39         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_TFT:BSPIM:BitCounter\/count_1
Path End       : Net_327/main_8
Capture Clock  : Net_327/clock_0
Path slack     : 157031p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_TFT_IntClock:R#1 vs. SPIM_TFT_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6126
-------------------------------------   ---- 
End-of-path arrival time (ps)           6126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_TFT:BSPIM:BitCounter\/count_1  count7cell    1940   1940  145116  RISE       1
Net_327/main_8                       macrocell39   4186   6126  157031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_327/clock_0                                            macrocell39         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_TFT:BSPIM:ld_ident\/q
Path End       : \SPIM_TFT:BSPIM:ld_ident\/main_8
Capture Clock  : \SPIM_TFT:BSPIM:ld_ident\/clock_0
Path slack     : 157375p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_TFT_IntClock:R#1 vs. SPIM_TFT_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5782
-------------------------------------   ---- 
End-of-path arrival time (ps)           5782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:ld_ident\/clock_0                          macrocell45         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_TFT:BSPIM:ld_ident\/q       macrocell45   1250   1250  155722  RISE       1
\SPIM_TFT:BSPIM:ld_ident\/main_8  macrocell45   4532   5782  157375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:ld_ident\/clock_0                          macrocell45         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_TFT:BSPIM:BitCounter\/count_4
Path End       : \SPIM_TFT:BSPIM:state_1\/main_3
Capture Clock  : \SPIM_TFT:BSPIM:state_1\/clock_0
Path slack     : 157434p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_TFT_IntClock:R#1 vs. SPIM_TFT_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5723
-------------------------------------   ---- 
End-of-path arrival time (ps)           5723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_TFT:BSPIM:BitCounter\/count_4  count7cell    1940   1940  144730  RISE       1
\SPIM_TFT:BSPIM:state_1\/main_3      macrocell41   3783   5723  157434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:state_1\/clock_0                           macrocell41         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_TFT:BSPIM:state_0\/q
Path End       : \SPIM_TFT:BSPIM:load_cond\/main_2
Capture Clock  : \SPIM_TFT:BSPIM:load_cond\/clock_0
Path slack     : 157668p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_TFT_IntClock:R#1 vs. SPIM_TFT_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5489
-------------------------------------   ---- 
End-of-path arrival time (ps)           5489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:state_0\/clock_0                           macrocell42         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_TFT:BSPIM:state_0\/q         macrocell42   1250   1250  151054  RISE       1
\SPIM_TFT:BSPIM:load_cond\/main_2  macrocell44   4239   5489  157668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:load_cond\/clock_0                         macrocell44         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_TFT:BSPIM:state_0\/q
Path End       : \SPIM_TFT:BSPIM:state_0\/main_2
Capture Clock  : \SPIM_TFT:BSPIM:state_0\/clock_0
Path slack     : 157704p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_TFT_IntClock:R#1 vs. SPIM_TFT_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5452
-------------------------------------   ---- 
End-of-path arrival time (ps)           5452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:state_0\/clock_0                           macrocell42         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_TFT:BSPIM:state_0\/q       macrocell42   1250   1250  151054  RISE       1
\SPIM_TFT:BSPIM:state_0\/main_2  macrocell42   4202   5452  157704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:state_0\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_TFT:BSPIM:BitCounter\/count_0
Path End       : \SPIM_TFT:BSPIM:state_1\/main_7
Capture Clock  : \SPIM_TFT:BSPIM:state_1\/clock_0
Path slack     : 157906p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_TFT_IntClock:R#1 vs. SPIM_TFT_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5251
-------------------------------------   ---- 
End-of-path arrival time (ps)           5251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_TFT:BSPIM:BitCounter\/count_0  count7cell    1940   1940  145376  RISE       1
\SPIM_TFT:BSPIM:state_1\/main_7      macrocell41   3311   5251  157906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:state_1\/clock_0                           macrocell41         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_TFT:BSPIM:state_2\/q
Path End       : \SPIM_TFT:BSPIM:state_2\/main_0
Capture Clock  : \SPIM_TFT:BSPIM:state_2\/clock_0
Path slack     : 157910p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_TFT_IntClock:R#1 vs. SPIM_TFT_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5247
-------------------------------------   ---- 
End-of-path arrival time (ps)           5247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:state_2\/clock_0                           macrocell40         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_TFT:BSPIM:state_2\/q       macrocell40   1250   1250  150390  RISE       1
\SPIM_TFT:BSPIM:state_2\/main_0  macrocell40   3997   5247  157910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:state_2\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_TFT:BSPIM:ld_ident\/q
Path End       : \SPIM_TFT:BSPIM:state_2\/main_9
Capture Clock  : \SPIM_TFT:BSPIM:state_2\/clock_0
Path slack     : 157929p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_TFT_IntClock:R#1 vs. SPIM_TFT_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5228
-------------------------------------   ---- 
End-of-path arrival time (ps)           5228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:ld_ident\/clock_0                          macrocell45         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_TFT:BSPIM:ld_ident\/q      macrocell45   1250   1250  155722  RISE       1
\SPIM_TFT:BSPIM:state_2\/main_9  macrocell40   3978   5228  157929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:state_2\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_TFT:BSPIM:BitCounter\/count_3
Path End       : \SPIM_TFT:BSPIM:state_1\/main_4
Capture Clock  : \SPIM_TFT:BSPIM:state_1\/clock_0
Path slack     : 157948p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_TFT_IntClock:R#1 vs. SPIM_TFT_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5208
-------------------------------------   ---- 
End-of-path arrival time (ps)           5208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_TFT:BSPIM:BitCounter\/count_3  count7cell    1940   1940  146121  RISE       1
\SPIM_TFT:BSPIM:state_1\/main_4      macrocell41   3268   5208  157948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:state_1\/clock_0                           macrocell41         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_TFT:BSPIM:BitCounter\/count_2
Path End       : \SPIM_TFT:BSPIM:state_1\/main_5
Capture Clock  : \SPIM_TFT:BSPIM:state_1\/clock_0
Path slack     : 157952p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_TFT_IntClock:R#1 vs. SPIM_TFT_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5205
-------------------------------------   ---- 
End-of-path arrival time (ps)           5205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_TFT:BSPIM:BitCounter\/count_2  count7cell    1940   1940  145126  RISE       1
\SPIM_TFT:BSPIM:state_1\/main_5      macrocell41   3265   5205  157952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:state_1\/clock_0                           macrocell41         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_TFT:BSPIM:BitCounter\/count_1
Path End       : \SPIM_TFT:BSPIM:state_1\/main_6
Capture Clock  : \SPIM_TFT:BSPIM:state_1\/clock_0
Path slack     : 157959p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_TFT_IntClock:R#1 vs. SPIM_TFT_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5197
-------------------------------------   ---- 
End-of-path arrival time (ps)           5197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_TFT:BSPIM:BitCounter\/count_1  count7cell    1940   1940  145116  RISE       1
\SPIM_TFT:BSPIM:state_1\/main_6      macrocell41   3257   5197  157959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:state_1\/clock_0                           macrocell41         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_327/q
Path End       : Net_327/main_0
Capture Clock  : Net_327/clock_0
Path slack     : 158107p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_TFT_IntClock:R#1 vs. SPIM_TFT_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5050
-------------------------------------   ---- 
End-of-path arrival time (ps)           5050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_327/clock_0                                            macrocell39         0      0  RISE       1

Data path
pin name        model name   delay     AT   slack  edge  Fanout
--------------  -----------  -----  -----  ------  ----  ------
Net_327/q       macrocell39   1250   1250  158107  RISE       1
Net_327/main_0  macrocell39   3800   5050  158107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_327/clock_0                                            macrocell39         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_330/q
Path End       : Net_330/main_3
Capture Clock  : Net_330/clock_0
Path slack     : 158416p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_TFT_IntClock:R#1 vs. SPIM_TFT_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4741
-------------------------------------   ---- 
End-of-path arrival time (ps)           4741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_330/clock_0                                            macrocell43         0      0  RISE       1

Data path
pin name        model name   delay     AT   slack  edge  Fanout
--------------  -----------  -----  -----  ------  ----  ------
Net_330/q       macrocell43   1250   1250  158416  RISE       1
Net_330/main_3  macrocell43   3491   4741  158416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_330/clock_0                                            macrocell43         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_328/q
Path End       : Net_328/main_3
Capture Clock  : Net_328/clock_0
Path slack     : 158439p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_TFT_IntClock:R#1 vs. SPIM_TFT_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4718
-------------------------------------   ---- 
End-of-path arrival time (ps)           4718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_328/clock_0                                            macrocell47         0      0  RISE       1

Data path
pin name        model name   delay     AT   slack  edge  Fanout
--------------  -----------  -----  -----  ------  ----  ------
Net_328/q       macrocell47   1250   1250  158439  RISE       1
Net_328/main_3  macrocell47   3468   4718  158439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_328/clock_0                                            macrocell47         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_TFT:BSPIM:state_2\/q
Path End       : \SPIM_TFT:BSPIM:ld_ident\/main_0
Capture Clock  : \SPIM_TFT:BSPIM:ld_ident\/clock_0
Path slack     : 158458p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_TFT_IntClock:R#1 vs. SPIM_TFT_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4699
-------------------------------------   ---- 
End-of-path arrival time (ps)           4699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:state_2\/clock_0                           macrocell40         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_TFT:BSPIM:state_2\/q        macrocell40   1250   1250  150390  RISE       1
\SPIM_TFT:BSPIM:ld_ident\/main_0  macrocell45   3449   4699  158458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:ld_ident\/clock_0                          macrocell45         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_TFT:BSPIM:cnt_enable\/q
Path End       : \SPIM_TFT:BSPIM:BitCounter\/enable
Capture Clock  : \SPIM_TFT:BSPIM:BitCounter\/clock
Path slack     : 158760p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_TFT_IntClock:R#1 vs. SPIM_TFT_IntClock:R#2)   166667
- Setup time                                                        -4060
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     162607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3847
-------------------------------------   ---- 
End-of-path arrival time (ps)           3847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:cnt_enable\/clock_0                        macrocell46         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_TFT:BSPIM:cnt_enable\/q       macrocell46   1250   1250  158760  RISE       1
\SPIM_TFT:BSPIM:BitCounter\/enable  count7cell    2597   3847  158760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:BitCounter\/clock                          count7cell          0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_TFT:BSPIM:cnt_enable\/q
Path End       : \SPIM_TFT:BSPIM:cnt_enable\/main_3
Capture Clock  : \SPIM_TFT:BSPIM:cnt_enable\/clock_0
Path slack     : 159327p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_TFT_IntClock:R#1 vs. SPIM_TFT_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3829
-------------------------------------   ---- 
End-of-path arrival time (ps)           3829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:cnt_enable\/clock_0                        macrocell46         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_TFT:BSPIM:cnt_enable\/q       macrocell46   1250   1250  158760  RISE       1
\SPIM_TFT:BSPIM:cnt_enable\/main_3  macrocell46   2579   3829  159327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:cnt_enable\/clock_0                        macrocell46         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_TFT:BSPIM:load_cond\/q
Path End       : \SPIM_TFT:BSPIM:load_cond\/main_8
Capture Clock  : \SPIM_TFT:BSPIM:load_cond\/clock_0
Path slack     : 159614p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (SPIM_TFT_IntClock:R#1 vs. SPIM_TFT_IntClock:R#2)   166667
- Setup time                                                        -3510
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                     163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3542
-------------------------------------   ---- 
End-of-path arrival time (ps)           3542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:load_cond\/clock_0                         macrocell44         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_TFT:BSPIM:load_cond\/q       macrocell44   1250   1250  159614  RISE       1
\SPIM_TFT:BSPIM:load_cond\/main_8  macrocell44   2292   3542  159614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_TFT:BSPIM:load_cond\/clock_0                         macrocell44         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Audio:BSPIM:state_2\/q
Path End       : \SPIM_Audio:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPIM_Audio:BSPIM:TxStsReg\/clock
Path slack     : 483955p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (SPIM_Audio_IntClock:R#1 vs. SPIM_Audio_IntClock:R#2)   500000
- Setup time                                                             -500
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15545
-------------------------------------   ----- 
End-of-path arrival time (ps)           15545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:state_2\/clock_0                         macrocell20         0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_Audio:BSPIM:state_2\/q           macrocell20    1250   1250  483955  RISE       1
\SPIM_Audio:BSPIM:tx_status_0\/main_0  macrocell4     8694   9944  483955  RISE       1
\SPIM_Audio:BSPIM:tx_status_0\/q       macrocell4     3350  13294  483955  RISE       1
\SPIM_Audio:BSPIM:TxStsReg\/status_0   statusicell1   2251  15545  483955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:TxStsReg\/clock                          statusicell1        0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Audio:BSPIM:BitCounter\/count_3
Path End       : \SPIM_Audio:BSPIM:sR16:Dp:u0\/f1_load
Capture Clock  : \SPIM_Audio:BSPIM:sR16:Dp:u0\/clock
Path slack     : 484389p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (SPIM_Audio_IntClock:R#1 vs. SPIM_Audio_IntClock:R#2)   500000
- Setup time                                                            -2850
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         497150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12761
-------------------------------------   ----- 
End-of-path arrival time (ps)           12761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_Audio:BSPIM:BitCounter\/count_3   count7cell      1940   1940  484389  RISE       1
\SPIM_Audio:BSPIM:load_rx_data\/main_1  macrocell3      4372   6312  484389  RISE       1
\SPIM_Audio:BSPIM:load_rx_data\/q       macrocell3      3350   9662  484389  RISE       1
\SPIM_Audio:BSPIM:sR16:Dp:u0\/f1_load   datapathcell1   3099  12761  484389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:sR16:Dp:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Audio:BSPIM:BitCounter\/count_3
Path End       : \SPIM_Audio:BSPIM:sR16:Dp:u1\/f1_load
Capture Clock  : \SPIM_Audio:BSPIM:sR16:Dp:u1\/clock
Path slack     : 484391p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (SPIM_Audio_IntClock:R#1 vs. SPIM_Audio_IntClock:R#2)   500000
- Setup time                                                            -2850
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         497150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12759
-------------------------------------   ----- 
End-of-path arrival time (ps)           12759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_Audio:BSPIM:BitCounter\/count_3   count7cell      1940   1940  484389  RISE       1
\SPIM_Audio:BSPIM:load_rx_data\/main_1  macrocell3      4372   6312  484389  RISE       1
\SPIM_Audio:BSPIM:load_rx_data\/q       macrocell3      3350   9662  484389  RISE       1
\SPIM_Audio:BSPIM:sR16:Dp:u1\/f1_load   datapathcell2   3097  12759  484391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:sR16:Dp:u1\/clock                        datapathcell2       0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Audio:BSPIM:BitCounter\/count_3
Path End       : \SPIM_Audio:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPIM_Audio:BSPIM:TxStsReg\/clock
Path slack     : 484428p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (SPIM_Audio_IntClock:R#1 vs. SPIM_Audio_IntClock:R#2)   500000
- Setup time                                                             -500
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15072
-------------------------------------   ----- 
End-of-path arrival time (ps)           15072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_Audio:BSPIM:BitCounter\/count_3   count7cell     1940   1940  484389  RISE       1
\SPIM_Audio:BSPIM:load_rx_data\/main_1  macrocell3     4372   6312  484389  RISE       1
\SPIM_Audio:BSPIM:load_rx_data\/q       macrocell3     3350   9662  484389  RISE       1
\SPIM_Audio:BSPIM:TxStsReg\/status_3    statusicell1   5410  15072  484428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:TxStsReg\/clock                          statusicell1        0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Audio:BSPIM:state_0\/q
Path End       : \SPIM_Audio:BSPIM:ld_ident\/main_2
Capture Clock  : \SPIM_Audio:BSPIM:ld_ident\/clock_0
Path slack     : 484511p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (SPIM_Audio_IntClock:R#1 vs. SPIM_Audio_IntClock:R#2)   500000
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11979
-------------------------------------   ----- 
End-of-path arrival time (ps)           11979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:state_0\/clock_0                         macrocell22         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_Audio:BSPIM:state_0\/q        macrocell22   1250   1250  484511  RISE       1
\SPIM_Audio:BSPIM:ld_ident\/main_2  macrocell25  10729  11979  484511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:ld_ident\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Audio:BSPIM:state_0\/q
Path End       : Net_250/main_2
Capture Clock  : Net_250/clock_0
Path slack     : 484521p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (SPIM_Audio_IntClock:R#1 vs. SPIM_Audio_IntClock:R#2)   500000
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11969
-------------------------------------   ----- 
End-of-path arrival time (ps)           11969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:state_0\/clock_0                         macrocell22         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_Audio:BSPIM:state_0\/q  macrocell22   1250   1250  484511  RISE       1
Net_250/main_2                macrocell23  10719  11969  484521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_250/clock_0                                            macrocell23         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Audio:BSPIM:state_0\/q
Path End       : \SPIM_Audio:BSPIM:sR16:Dp:u0\/cs_addr_0
Capture Clock  : \SPIM_Audio:BSPIM:sR16:Dp:u0\/clock
Path slack     : 484796p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (SPIM_Audio_IntClock:R#1 vs. SPIM_Audio_IntClock:R#2)   500000
- Setup time                                                            -6010
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         493990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9194
-------------------------------------   ---- 
End-of-path arrival time (ps)           9194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:state_0\/clock_0                         macrocell22         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_Audio:BSPIM:state_0\/q             macrocell22     1250   1250  484511  RISE       1
\SPIM_Audio:BSPIM:sR16:Dp:u0\/cs_addr_0  datapathcell1   7944   9194  484796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:sR16:Dp:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Audio:BSPIM:state_0\/q
Path End       : \SPIM_Audio:BSPIM:sR16:Dp:u1\/cs_addr_0
Capture Clock  : \SPIM_Audio:BSPIM:sR16:Dp:u1\/clock
Path slack     : 485074p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (SPIM_Audio_IntClock:R#1 vs. SPIM_Audio_IntClock:R#2)   500000
- Setup time                                                            -6010
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         493990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8916
-------------------------------------   ---- 
End-of-path arrival time (ps)           8916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:state_0\/clock_0                         macrocell22         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_Audio:BSPIM:state_0\/q             macrocell22     1250   1250  484511  RISE       1
\SPIM_Audio:BSPIM:sR16:Dp:u1\/cs_addr_0  datapathcell2   7666   8916  485074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:sR16:Dp:u1\/clock                        datapathcell2       0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Audio:BSPIM:state_2\/q
Path End       : \SPIM_Audio:BSPIM:load_cond\/main_0
Capture Clock  : \SPIM_Audio:BSPIM:load_cond\/clock_0
Path slack     : 485104p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (SPIM_Audio_IntClock:R#1 vs. SPIM_Audio_IntClock:R#2)   500000
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11386
-------------------------------------   ----- 
End-of-path arrival time (ps)           11386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:state_2\/clock_0                         macrocell20         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_Audio:BSPIM:state_2\/q         macrocell20   1250   1250  483955  RISE       1
\SPIM_Audio:BSPIM:load_cond\/main_0  macrocell24  10136  11386  485104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:load_cond\/clock_0                       macrocell24         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Audio:BSPIM:BitCounter\/count_3
Path End       : \SPIM_Audio:BSPIM:state_2\/main_4
Capture Clock  : \SPIM_Audio:BSPIM:state_2\/clock_0
Path slack     : 485213p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (SPIM_Audio_IntClock:R#1 vs. SPIM_Audio_IntClock:R#2)   500000
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11277
-------------------------------------   ----- 
End-of-path arrival time (ps)           11277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_Audio:BSPIM:BitCounter\/count_3  count7cell    1940   1940  484389  RISE       1
\SPIM_Audio:BSPIM:state_2\/main_4      macrocell20   9337  11277  485213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:state_2\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Audio:BSPIM:BitCounter\/count_3
Path End       : \SPIM_Audio:BSPIM:ld_ident\/main_4
Capture Clock  : \SPIM_Audio:BSPIM:ld_ident\/clock_0
Path slack     : 485269p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (SPIM_Audio_IntClock:R#1 vs. SPIM_Audio_IntClock:R#2)   500000
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11221
-------------------------------------   ----- 
End-of-path arrival time (ps)           11221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_Audio:BSPIM:BitCounter\/count_3  count7cell    1940   1940  484389  RISE       1
\SPIM_Audio:BSPIM:ld_ident\/main_4     macrocell25   9281  11221  485269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:ld_ident\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Audio:BSPIM:state_0\/q
Path End       : Net_174/main_2
Capture Clock  : Net_174/clock_0
Path slack     : 485589p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (SPIM_Audio_IntClock:R#1 vs. SPIM_Audio_IntClock:R#2)   500000
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10901
-------------------------------------   ----- 
End-of-path arrival time (ps)           10901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:state_0\/clock_0                         macrocell22         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_Audio:BSPIM:state_0\/q  macrocell22   1250   1250  484511  RISE       1
Net_174/main_2                macrocell27   9651  10901  485589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_174/clock_0                                            macrocell27         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Audio:BSPIM:state_0\/q
Path End       : \SPIM_Audio:BSPIM:state_1\/main_2
Capture Clock  : \SPIM_Audio:BSPIM:state_1\/clock_0
Path slack     : 485589p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (SPIM_Audio_IntClock:R#1 vs. SPIM_Audio_IntClock:R#2)   500000
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10901
-------------------------------------   ----- 
End-of-path arrival time (ps)           10901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:state_0\/clock_0                         macrocell22         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_Audio:BSPIM:state_0\/q       macrocell22   1250   1250  484511  RISE       1
\SPIM_Audio:BSPIM:state_1\/main_2  macrocell21   9651  10901  485589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:state_1\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Audio:BSPIM:state_0\/q
Path End       : \SPIM_Audio:BSPIM:state_2\/main_2
Capture Clock  : \SPIM_Audio:BSPIM:state_2\/clock_0
Path slack     : 485613p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (SPIM_Audio_IntClock:R#1 vs. SPIM_Audio_IntClock:R#2)   500000
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10877
-------------------------------------   ----- 
End-of-path arrival time (ps)           10877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:state_0\/clock_0                         macrocell22         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_Audio:BSPIM:state_0\/q       macrocell22   1250   1250  484511  RISE       1
\SPIM_Audio:BSPIM:state_2\/main_2  macrocell20   9627  10877  485613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:state_2\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Audio:BSPIM:BitCounter\/count_3
Path End       : \SPIM_Audio:BSPIM:state_1\/main_4
Capture Clock  : \SPIM_Audio:BSPIM:state_1\/clock_0
Path slack     : 485769p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (SPIM_Audio_IntClock:R#1 vs. SPIM_Audio_IntClock:R#2)   500000
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10721
-------------------------------------   ----- 
End-of-path arrival time (ps)           10721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_Audio:BSPIM:BitCounter\/count_3  count7cell    1940   1940  484389  RISE       1
\SPIM_Audio:BSPIM:state_1\/main_4      macrocell21   8781  10721  485769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:state_1\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Audio:BSPIM:state_2\/q
Path End       : \SPIM_Audio:BSPIM:sR16:Dp:u0\/cs_addr_2
Capture Clock  : \SPIM_Audio:BSPIM:sR16:Dp:u0\/clock
Path slack     : 485797p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (SPIM_Audio_IntClock:R#1 vs. SPIM_Audio_IntClock:R#2)   500000
- Setup time                                                            -6010
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         493990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8193
-------------------------------------   ---- 
End-of-path arrival time (ps)           8193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:state_2\/clock_0                         macrocell20         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_Audio:BSPIM:state_2\/q             macrocell20     1250   1250  483955  RISE       1
\SPIM_Audio:BSPIM:sR16:Dp:u0\/cs_addr_2  datapathcell1   6943   8193  485797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:sR16:Dp:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Audio:BSPIM:state_0\/q
Path End       : Net_159/main_3
Capture Clock  : Net_159/clock_0
Path slack     : 485975p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (SPIM_Audio_IntClock:R#1 vs. SPIM_Audio_IntClock:R#2)   500000
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10515
-------------------------------------   ----- 
End-of-path arrival time (ps)           10515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:state_0\/clock_0                         macrocell22         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_Audio:BSPIM:state_0\/q  macrocell22   1250   1250  484511  RISE       1
Net_159/main_3                macrocell19   9265  10515  485975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_159/clock_0                                            macrocell19         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Audio:BSPIM:state_2\/q
Path End       : \SPIM_Audio:BSPIM:state_0\/main_0
Capture Clock  : \SPIM_Audio:BSPIM:state_0\/clock_0
Path slack     : 486009p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (SPIM_Audio_IntClock:R#1 vs. SPIM_Audio_IntClock:R#2)   500000
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10481
-------------------------------------   ----- 
End-of-path arrival time (ps)           10481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:state_2\/clock_0                         macrocell20         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_Audio:BSPIM:state_2\/q       macrocell20   1250   1250  483955  RISE       1
\SPIM_Audio:BSPIM:state_0\/main_0  macrocell22   9231  10481  486009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:state_0\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Audio:BSPIM:state_1\/q
Path End       : \SPIM_Audio:BSPIM:sR16:Dp:u0\/cs_addr_1
Capture Clock  : \SPIM_Audio:BSPIM:sR16:Dp:u0\/clock
Path slack     : 486180p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (SPIM_Audio_IntClock:R#1 vs. SPIM_Audio_IntClock:R#2)   500000
- Setup time                                                            -6010
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         493990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7810
-------------------------------------   ---- 
End-of-path arrival time (ps)           7810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:state_1\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_Audio:BSPIM:state_1\/q             macrocell21     1250   1250  484161  RISE       1
\SPIM_Audio:BSPIM:sR16:Dp:u0\/cs_addr_1  datapathcell1   6560   7810  486180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:sR16:Dp:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Audio:BSPIM:state_1\/q
Path End       : \SPIM_Audio:BSPIM:state_0\/main_1
Capture Clock  : \SPIM_Audio:BSPIM:state_0\/clock_0
Path slack     : 486210p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (SPIM_Audio_IntClock:R#1 vs. SPIM_Audio_IntClock:R#2)   500000
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10280
-------------------------------------   ----- 
End-of-path arrival time (ps)           10280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:state_1\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_Audio:BSPIM:state_1\/q       macrocell21   1250   1250  484161  RISE       1
\SPIM_Audio:BSPIM:state_0\/main_1  macrocell22   9030  10280  486210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:state_0\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Audio:BSPIM:sR16:Dp:u1\/f0_blk_stat_comb
Path End       : \SPIM_Audio:BSPIM:state_0\/main_3
Capture Clock  : \SPIM_Audio:BSPIM:state_0\/clock_0
Path slack     : 486267p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (SPIM_Audio_IntClock:R#1 vs. SPIM_Audio_IntClock:R#2)   500000
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10223
-------------------------------------   ----- 
End-of-path arrival time (ps)           10223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:sR16:Dp:u1\/clock                        datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_Audio:BSPIM:sR16:Dp:u1\/f0_blk_stat_comb  datapathcell2   3580   3580  486267  RISE       1
\SPIM_Audio:BSPIM:state_0\/main_3               macrocell22     6643  10223  486267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:state_0\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Audio:BSPIM:BitCounter\/count_3
Path End       : \SPIM_Audio:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPIM_Audio:BSPIM:RxStsReg\/clock
Path slack     : 486617p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (SPIM_Audio_IntClock:R#1 vs. SPIM_Audio_IntClock:R#2)   500000
- Setup time                                                             -500
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12883
-------------------------------------   ----- 
End-of-path arrival time (ps)           12883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM_Audio:BSPIM:BitCounter\/count_3  count7cell     1940   1940  484389  RISE       1
\SPIM_Audio:BSPIM:rx_status_6\/main_1  macrocell6     5266   7206  486617  RISE       1
\SPIM_Audio:BSPIM:rx_status_6\/q       macrocell6     3350  10556  486617  RISE       1
\SPIM_Audio:BSPIM:RxStsReg\/status_6   statusicell2   2327  12883  486617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:RxStsReg\/clock                          statusicell2        0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Audio:BSPIM:state_1\/q
Path End       : \SPIM_Audio:BSPIM:sR16:Dp:u1\/cs_addr_1
Capture Clock  : \SPIM_Audio:BSPIM:sR16:Dp:u1\/clock
Path slack     : 486731p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (SPIM_Audio_IntClock:R#1 vs. SPIM_Audio_IntClock:R#2)   500000
- Setup time                                                            -6010
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         493990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7259
-------------------------------------   ---- 
End-of-path arrival time (ps)           7259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:state_1\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_Audio:BSPIM:state_1\/q             macrocell21     1250   1250  484161  RISE       1
\SPIM_Audio:BSPIM:sR16:Dp:u1\/cs_addr_1  datapathcell2   6009   7259  486731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:sR16:Dp:u1\/clock                        datapathcell2       0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Audio:BSPIM:state_2\/q
Path End       : \SPIM_Audio:BSPIM:sR16:Dp:u1\/cs_addr_2
Capture Clock  : \SPIM_Audio:BSPIM:sR16:Dp:u1\/clock
Path slack     : 486749p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (SPIM_Audio_IntClock:R#1 vs. SPIM_Audio_IntClock:R#2)   500000
- Setup time                                                            -6010
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         493990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7241
-------------------------------------   ---- 
End-of-path arrival time (ps)           7241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:state_2\/clock_0                         macrocell20         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_Audio:BSPIM:state_2\/q             macrocell20     1250   1250  483955  RISE       1
\SPIM_Audio:BSPIM:sR16:Dp:u1\/cs_addr_2  datapathcell2   5991   7241  486749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:sR16:Dp:u1\/clock                        datapathcell2       0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Audio:BSPIM:BitCounter\/count_1
Path End       : \SPIM_Audio:BSPIM:state_2\/main_6
Capture Clock  : \SPIM_Audio:BSPIM:state_2\/clock_0
Path slack     : 487392p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (SPIM_Audio_IntClock:R#1 vs. SPIM_Audio_IntClock:R#2)   500000
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9098
-------------------------------------   ---- 
End-of-path arrival time (ps)           9098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_Audio:BSPIM:BitCounter\/count_1  count7cell    1940   1940  485640  RISE       1
\SPIM_Audio:BSPIM:state_2\/main_6      macrocell20   7158   9098  487392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:state_2\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Audio:BSPIM:state_2\/q
Path End       : Net_159/main_1
Capture Clock  : Net_159/clock_0
Path slack     : 487395p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (SPIM_Audio_IntClock:R#1 vs. SPIM_Audio_IntClock:R#2)   500000
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9095
-------------------------------------   ---- 
End-of-path arrival time (ps)           9095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:state_2\/clock_0                         macrocell20         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_Audio:BSPIM:state_2\/q  macrocell20   1250   1250  483955  RISE       1
Net_159/main_1                macrocell19   7845   9095  487395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_159/clock_0                                            macrocell19         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Audio:BSPIM:BitCounter\/count_1
Path End       : \SPIM_Audio:BSPIM:ld_ident\/main_6
Capture Clock  : \SPIM_Audio:BSPIM:ld_ident\/clock_0
Path slack     : 487447p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (SPIM_Audio_IntClock:R#1 vs. SPIM_Audio_IntClock:R#2)   500000
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9043
-------------------------------------   ---- 
End-of-path arrival time (ps)           9043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_Audio:BSPIM:BitCounter\/count_1  count7cell    1940   1940  485640  RISE       1
\SPIM_Audio:BSPIM:ld_ident\/main_6     macrocell25   7103   9043  487447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:ld_ident\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Audio:BSPIM:state_0\/q
Path End       : \SPIM_Audio:BSPIM:cnt_enable\/main_2
Capture Clock  : \SPIM_Audio:BSPIM:cnt_enable\/clock_0
Path slack     : 487580p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (SPIM_Audio_IntClock:R#1 vs. SPIM_Audio_IntClock:R#2)   500000
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8910
-------------------------------------   ---- 
End-of-path arrival time (ps)           8910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:state_0\/clock_0                         macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_Audio:BSPIM:state_0\/q          macrocell22   1250   1250  484511  RISE       1
\SPIM_Audio:BSPIM:cnt_enable\/main_2  macrocell26   7660   8910  487580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:cnt_enable\/clock_0                      macrocell26         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Audio:BSPIM:BitCounter\/count_0
Path End       : \SPIM_Audio:BSPIM:state_2\/main_7
Capture Clock  : \SPIM_Audio:BSPIM:state_2\/clock_0
Path slack     : 487677p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (SPIM_Audio_IntClock:R#1 vs. SPIM_Audio_IntClock:R#2)   500000
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8813
-------------------------------------   ---- 
End-of-path arrival time (ps)           8813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_Audio:BSPIM:BitCounter\/count_0  count7cell    1940   1940  485826  RISE       1
\SPIM_Audio:BSPIM:state_2\/main_7      macrocell20   6873   8813  487677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:state_2\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Audio:BSPIM:BitCounter\/count_0
Path End       : \SPIM_Audio:BSPIM:ld_ident\/main_7
Capture Clock  : \SPIM_Audio:BSPIM:ld_ident\/clock_0
Path slack     : 487731p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (SPIM_Audio_IntClock:R#1 vs. SPIM_Audio_IntClock:R#2)   500000
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8759
-------------------------------------   ---- 
End-of-path arrival time (ps)           8759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_Audio:BSPIM:BitCounter\/count_0  count7cell    1940   1940  485826  RISE       1
\SPIM_Audio:BSPIM:ld_ident\/main_7     macrocell25   6819   8759  487731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:ld_ident\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Audio:BSPIM:sR16:Dp:u1\/f0_blk_stat_comb
Path End       : \SPIM_Audio:BSPIM:state_2\/main_8
Capture Clock  : \SPIM_Audio:BSPIM:state_2\/clock_0
Path slack     : 487761p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (SPIM_Audio_IntClock:R#1 vs. SPIM_Audio_IntClock:R#2)   500000
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8729
-------------------------------------   ---- 
End-of-path arrival time (ps)           8729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:sR16:Dp:u1\/clock                        datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_Audio:BSPIM:sR16:Dp:u1\/f0_blk_stat_comb  datapathcell2   3580   3580  486267  RISE       1
\SPIM_Audio:BSPIM:state_2\/main_8               macrocell20     5149   8729  487761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:state_2\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Audio:BSPIM:state_1\/q
Path End       : Net_159/main_2
Capture Clock  : Net_159/clock_0
Path slack     : 487766p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (SPIM_Audio_IntClock:R#1 vs. SPIM_Audio_IntClock:R#2)   500000
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8724
-------------------------------------   ---- 
End-of-path arrival time (ps)           8724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:state_1\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_Audio:BSPIM:state_1\/q  macrocell21   1250   1250  484161  RISE       1
Net_159/main_2                macrocell19   7474   8724  487766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_159/clock_0                                            macrocell19         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Audio:BSPIM:BitCounter\/count_2
Path End       : \SPIM_Audio:BSPIM:ld_ident\/main_5
Capture Clock  : \SPIM_Audio:BSPIM:ld_ident\/clock_0
Path slack     : 487947p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (SPIM_Audio_IntClock:R#1 vs. SPIM_Audio_IntClock:R#2)   500000
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8543
-------------------------------------   ---- 
End-of-path arrival time (ps)           8543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_Audio:BSPIM:BitCounter\/count_2  count7cell    1940   1940  485960  RISE       1
\SPIM_Audio:BSPIM:ld_ident\/main_5     macrocell25   6603   8543  487947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:ld_ident\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Audio:BSPIM:BitCounter\/count_1
Path End       : \SPIM_Audio:BSPIM:state_1\/main_6
Capture Clock  : \SPIM_Audio:BSPIM:state_1\/clock_0
Path slack     : 487952p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (SPIM_Audio_IntClock:R#1 vs. SPIM_Audio_IntClock:R#2)   500000
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8538
-------------------------------------   ---- 
End-of-path arrival time (ps)           8538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_Audio:BSPIM:BitCounter\/count_1  count7cell    1940   1940  485640  RISE       1
\SPIM_Audio:BSPIM:state_1\/main_6      macrocell21   6598   8538  487952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:state_1\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Audio:BSPIM:BitCounter\/count_4
Path End       : \SPIM_Audio:BSPIM:ld_ident\/main_3
Capture Clock  : \SPIM_Audio:BSPIM:ld_ident\/clock_0
Path slack     : 487955p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (SPIM_Audio_IntClock:R#1 vs. SPIM_Audio_IntClock:R#2)   500000
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8535
-------------------------------------   ---- 
End-of-path arrival time (ps)           8535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_Audio:BSPIM:BitCounter\/count_4  count7cell    1940   1940  485940  RISE       1
\SPIM_Audio:BSPIM:ld_ident\/main_3     macrocell25   6595   8535  487955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:ld_ident\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Audio:BSPIM:sR16:Dp:u1\/so_comb
Path End       : Net_159/main_4
Capture Clock  : Net_159/clock_0
Path slack     : 488214p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (SPIM_Audio_IntClock:R#1 vs. SPIM_Audio_IntClock:R#2)   500000
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8276
-------------------------------------   ---- 
End-of-path arrival time (ps)           8276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:sR16:Dp:u1\/clock                        datapathcell2       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_Audio:BSPIM:sR16:Dp:u1\/so_comb  datapathcell2   5360   5360  488214  RISE       1
Net_159/main_4                         macrocell19     2916   8276  488214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_159/clock_0                                            macrocell19         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Audio:BSPIM:BitCounter\/count_0
Path End       : \SPIM_Audio:BSPIM:state_1\/main_7
Capture Clock  : \SPIM_Audio:BSPIM:state_1\/clock_0
Path slack     : 488232p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (SPIM_Audio_IntClock:R#1 vs. SPIM_Audio_IntClock:R#2)   500000
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8258
-------------------------------------   ---- 
End-of-path arrival time (ps)           8258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_Audio:BSPIM:BitCounter\/count_0  count7cell    1940   1940  485826  RISE       1
\SPIM_Audio:BSPIM:state_1\/main_7      macrocell21   6318   8258  488232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:state_1\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Audio:BSPIM:sR16:Dp:u1\/f0_blk_stat_comb
Path End       : \SPIM_Audio:BSPIM:state_1\/main_8
Capture Clock  : \SPIM_Audio:BSPIM:state_1\/clock_0
Path slack     : 488339p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (SPIM_Audio_IntClock:R#1 vs. SPIM_Audio_IntClock:R#2)   500000
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8151
-------------------------------------   ---- 
End-of-path arrival time (ps)           8151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:sR16:Dp:u1\/clock                        datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_Audio:BSPIM:sR16:Dp:u1\/f0_blk_stat_comb  datapathcell2   3580   3580  486267  RISE       1
\SPIM_Audio:BSPIM:state_1\/main_8               macrocell21     4571   8151  488339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:state_1\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Audio:BSPIM:BitCounter\/count_3
Path End       : Net_159/main_6
Capture Clock  : Net_159/clock_0
Path slack     : 488369p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (SPIM_Audio_IntClock:R#1 vs. SPIM_Audio_IntClock:R#2)   500000
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8121
-------------------------------------   ---- 
End-of-path arrival time (ps)           8121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_Audio:BSPIM:BitCounter\/count_3  count7cell    1940   1940  484389  RISE       1
Net_159/main_6                         macrocell19   6181   8121  488369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_159/clock_0                                            macrocell19         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Audio:BSPIM:state_1\/q
Path End       : \SPIM_Audio:BSPIM:load_cond\/main_1
Capture Clock  : \SPIM_Audio:BSPIM:load_cond\/clock_0
Path slack     : 488703p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (SPIM_Audio_IntClock:R#1 vs. SPIM_Audio_IntClock:R#2)   500000
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7787
-------------------------------------   ---- 
End-of-path arrival time (ps)           7787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:state_1\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_Audio:BSPIM:state_1\/q         macrocell21   1250   1250  484161  RISE       1
\SPIM_Audio:BSPIM:load_cond\/main_1  macrocell24   6537   7787  488703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:load_cond\/clock_0                       macrocell24         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Audio:BSPIM:BitCounter\/count_2
Path End       : \SPIM_Audio:BSPIM:state_1\/main_5
Capture Clock  : \SPIM_Audio:BSPIM:state_1\/clock_0
Path slack     : 488864p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (SPIM_Audio_IntClock:R#1 vs. SPIM_Audio_IntClock:R#2)   500000
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7626
-------------------------------------   ---- 
End-of-path arrival time (ps)           7626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_Audio:BSPIM:BitCounter\/count_2  count7cell    1940   1940  485960  RISE       1
\SPIM_Audio:BSPIM:state_1\/main_5      macrocell21   5686   7626  488864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:state_1\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Audio:BSPIM:BitCounter\/count_4
Path End       : \SPIM_Audio:BSPIM:state_1\/main_3
Capture Clock  : \SPIM_Audio:BSPIM:state_1\/clock_0
Path slack     : 488867p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (SPIM_Audio_IntClock:R#1 vs. SPIM_Audio_IntClock:R#2)   500000
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7623
-------------------------------------   ---- 
End-of-path arrival time (ps)           7623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_Audio:BSPIM:BitCounter\/count_4  count7cell    1940   1940  485940  RISE       1
\SPIM_Audio:BSPIM:state_1\/main_3      macrocell21   5683   7623  488867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:state_1\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Audio:BSPIM:BitCounter\/count_2
Path End       : \SPIM_Audio:BSPIM:state_2\/main_5
Capture Clock  : \SPIM_Audio:BSPIM:state_2\/clock_0
Path slack     : 488881p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (SPIM_Audio_IntClock:R#1 vs. SPIM_Audio_IntClock:R#2)   500000
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7609
-------------------------------------   ---- 
End-of-path arrival time (ps)           7609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_Audio:BSPIM:BitCounter\/count_2  count7cell    1940   1940  485960  RISE       1
\SPIM_Audio:BSPIM:state_2\/main_5      macrocell20   5669   7609  488881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:state_2\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Audio:BSPIM:BitCounter\/count_4
Path End       : \SPIM_Audio:BSPIM:state_2\/main_3
Capture Clock  : \SPIM_Audio:BSPIM:state_2\/clock_0
Path slack     : 488885p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (SPIM_Audio_IntClock:R#1 vs. SPIM_Audio_IntClock:R#2)   500000
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7605
-------------------------------------   ---- 
End-of-path arrival time (ps)           7605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_Audio:BSPIM:BitCounter\/count_4  count7cell    1940   1940  485940  RISE       1
\SPIM_Audio:BSPIM:state_2\/main_3      macrocell20   5665   7605  488885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:state_2\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Audio:BSPIM:state_0\/q
Path End       : \SPIM_Audio:BSPIM:load_cond\/main_2
Capture Clock  : \SPIM_Audio:BSPIM:load_cond\/clock_0
Path slack     : 489192p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (SPIM_Audio_IntClock:R#1 vs. SPIM_Audio_IntClock:R#2)   500000
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7298
-------------------------------------   ---- 
End-of-path arrival time (ps)           7298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:state_0\/clock_0                         macrocell22         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_Audio:BSPIM:state_0\/q         macrocell22   1250   1250  484511  RISE       1
\SPIM_Audio:BSPIM:load_cond\/main_2  macrocell24   6048   7298  489192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:load_cond\/clock_0                       macrocell24         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Audio:BSPIM:state_2\/q
Path End       : \SPIM_Audio:BSPIM:cnt_enable\/main_0
Capture Clock  : \SPIM_Audio:BSPIM:cnt_enable\/clock_0
Path slack     : 489244p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (SPIM_Audio_IntClock:R#1 vs. SPIM_Audio_IntClock:R#2)   500000
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7246
-------------------------------------   ---- 
End-of-path arrival time (ps)           7246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:state_2\/clock_0                         macrocell20         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_Audio:BSPIM:state_2\/q          macrocell20   1250   1250  483955  RISE       1
\SPIM_Audio:BSPIM:cnt_enable\/main_0  macrocell26   5996   7246  489244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:cnt_enable\/clock_0                      macrocell26         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Audio:BSPIM:state_1\/q
Path End       : \SPIM_Audio:BSPIM:cnt_enable\/main_1
Capture Clock  : \SPIM_Audio:BSPIM:cnt_enable\/clock_0
Path slack     : 489634p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (SPIM_Audio_IntClock:R#1 vs. SPIM_Audio_IntClock:R#2)   500000
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6856
-------------------------------------   ---- 
End-of-path arrival time (ps)           6856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:state_1\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_Audio:BSPIM:state_1\/q          macrocell21   1250   1250  484161  RISE       1
\SPIM_Audio:BSPIM:cnt_enable\/main_1  macrocell26   5606   6856  489634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:cnt_enable\/clock_0                      macrocell26         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Audio:BSPIM:cnt_enable\/q
Path End       : \SPIM_Audio:BSPIM:BitCounter\/enable
Capture Clock  : \SPIM_Audio:BSPIM:BitCounter\/clock
Path slack     : 489720p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (SPIM_Audio_IntClock:R#1 vs. SPIM_Audio_IntClock:R#2)   500000
- Setup time                                                            -4060
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         495940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6220
-------------------------------------   ---- 
End-of-path arrival time (ps)           6220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:cnt_enable\/clock_0                      macrocell26         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_Audio:BSPIM:cnt_enable\/q       macrocell26   1250   1250  489720  RISE       1
\SPIM_Audio:BSPIM:BitCounter\/enable  count7cell    4970   6220  489720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Audio:BSPIM:BitCounter\/count_1
Path End       : Net_159/main_8
Capture Clock  : Net_159/clock_0
Path slack     : 489782p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (SPIM_Audio_IntClock:R#1 vs. SPIM_Audio_IntClock:R#2)   500000
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6708
-------------------------------------   ---- 
End-of-path arrival time (ps)           6708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_Audio:BSPIM:BitCounter\/count_1  count7cell    1940   1940  485640  RISE       1
Net_159/main_8                         macrocell19   4768   6708  489782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_159/clock_0                                            macrocell19         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Audio:BSPIM:BitCounter\/count_4
Path End       : Net_159/main_5
Capture Clock  : Net_159/clock_0
Path slack     : 489945p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (SPIM_Audio_IntClock:R#1 vs. SPIM_Audio_IntClock:R#2)   500000
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6545
-------------------------------------   ---- 
End-of-path arrival time (ps)           6545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_Audio:BSPIM:BitCounter\/count_4  count7cell    1940   1940  485940  RISE       1
Net_159/main_5                         macrocell19   4605   6545  489945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_159/clock_0                                            macrocell19         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Audio:BSPIM:BitCounter\/count_2
Path End       : Net_159/main_7
Capture Clock  : Net_159/clock_0
Path slack     : 489948p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (SPIM_Audio_IntClock:R#1 vs. SPIM_Audio_IntClock:R#2)   500000
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6542
-------------------------------------   ---- 
End-of-path arrival time (ps)           6542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_Audio:BSPIM:BitCounter\/count_2  count7cell    1940   1940  485960  RISE       1
Net_159/main_7                         macrocell19   4602   6542  489948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_159/clock_0                                            macrocell19         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Audio:BSPIM:BitCounter\/count_0
Path End       : Net_159/main_9
Capture Clock  : Net_159/clock_0
Path slack     : 490078p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (SPIM_Audio_IntClock:R#1 vs. SPIM_Audio_IntClock:R#2)   500000
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6412
-------------------------------------   ---- 
End-of-path arrival time (ps)           6412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_Audio:BSPIM:BitCounter\/count_0  count7cell    1940   1940  485826  RISE       1
Net_159/main_9                         macrocell19   4472   6412  490078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_159/clock_0                                            macrocell19         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Audio:BSPIM:state_0\/q
Path End       : \SPIM_Audio:BSPIM:state_0\/main_2
Capture Clock  : \SPIM_Audio:BSPIM:state_0\/clock_0
Path slack     : 490087p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (SPIM_Audio_IntClock:R#1 vs. SPIM_Audio_IntClock:R#2)   500000
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6403
-------------------------------------   ---- 
End-of-path arrival time (ps)           6403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:state_0\/clock_0                         macrocell22         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_Audio:BSPIM:state_0\/q       macrocell22   1250   1250  484511  RISE       1
\SPIM_Audio:BSPIM:state_0\/main_2  macrocell22   5153   6403  490087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:state_0\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Audio:BSPIM:BitCounter\/count_3
Path End       : \SPIM_Audio:BSPIM:load_cond\/main_4
Capture Clock  : \SPIM_Audio:BSPIM:load_cond\/clock_0
Path slack     : 490166p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (SPIM_Audio_IntClock:R#1 vs. SPIM_Audio_IntClock:R#2)   500000
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6324
-------------------------------------   ---- 
End-of-path arrival time (ps)           6324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_Audio:BSPIM:BitCounter\/count_3  count7cell    1940   1940  484389  RISE       1
\SPIM_Audio:BSPIM:load_cond\/main_4    macrocell24   4384   6324  490166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:load_cond\/clock_0                       macrocell24         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Audio:BSPIM:state_2\/q
Path End       : \SPIM_Audio:BSPIM:state_2\/main_0
Capture Clock  : \SPIM_Audio:BSPIM:state_2\/clock_0
Path slack     : 490501p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (SPIM_Audio_IntClock:R#1 vs. SPIM_Audio_IntClock:R#2)   500000
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5989
-------------------------------------   ---- 
End-of-path arrival time (ps)           5989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:state_2\/clock_0                         macrocell20         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_Audio:BSPIM:state_2\/q       macrocell20   1250   1250  483955  RISE       1
\SPIM_Audio:BSPIM:state_2\/main_0  macrocell20   4739   5989  490501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:state_2\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Audio:BSPIM:state_2\/q
Path End       : Net_174/main_0
Capture Clock  : Net_174/clock_0
Path slack     : 490502p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (SPIM_Audio_IntClock:R#1 vs. SPIM_Audio_IntClock:R#2)   500000
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5988
-------------------------------------   ---- 
End-of-path arrival time (ps)           5988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:state_2\/clock_0                         macrocell20         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_Audio:BSPIM:state_2\/q  macrocell20   1250   1250  483955  RISE       1
Net_174/main_0                macrocell27   4738   5988  490502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_174/clock_0                                            macrocell27         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Audio:BSPIM:state_2\/q
Path End       : \SPIM_Audio:BSPIM:ld_ident\/main_0
Capture Clock  : \SPIM_Audio:BSPIM:ld_ident\/clock_0
Path slack     : 490654p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (SPIM_Audio_IntClock:R#1 vs. SPIM_Audio_IntClock:R#2)   500000
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5836
-------------------------------------   ---- 
End-of-path arrival time (ps)           5836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:state_2\/clock_0                         macrocell20         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_Audio:BSPIM:state_2\/q        macrocell20   1250   1250  483955  RISE       1
\SPIM_Audio:BSPIM:ld_ident\/main_0  macrocell25   4586   5836  490654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:ld_ident\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Audio:BSPIM:state_2\/q
Path End       : Net_250/main_0
Capture Clock  : Net_250/clock_0
Path slack     : 490667p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (SPIM_Audio_IntClock:R#1 vs. SPIM_Audio_IntClock:R#2)   500000
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5823
-------------------------------------   ---- 
End-of-path arrival time (ps)           5823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:state_2\/clock_0                         macrocell20         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_Audio:BSPIM:state_2\/q  macrocell20   1250   1250  483955  RISE       1
Net_250/main_0                macrocell23   4573   5823  490667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_250/clock_0                                            macrocell23         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Audio:BSPIM:state_1\/q
Path End       : \SPIM_Audio:BSPIM:ld_ident\/main_1
Capture Clock  : \SPIM_Audio:BSPIM:ld_ident\/clock_0
Path slack     : 490895p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (SPIM_Audio_IntClock:R#1 vs. SPIM_Audio_IntClock:R#2)   500000
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5595
-------------------------------------   ---- 
End-of-path arrival time (ps)           5595
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:state_1\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_Audio:BSPIM:state_1\/q        macrocell21   1250   1250  484161  RISE       1
\SPIM_Audio:BSPIM:ld_ident\/main_1  macrocell25   4345   5595  490895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:ld_ident\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Audio:BSPIM:state_1\/q
Path End       : Net_250/main_1
Capture Clock  : Net_250/clock_0
Path slack     : 490911p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (SPIM_Audio_IntClock:R#1 vs. SPIM_Audio_IntClock:R#2)   500000
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5579
-------------------------------------   ---- 
End-of-path arrival time (ps)           5579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:state_1\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_Audio:BSPIM:state_1\/q  macrocell21   1250   1250  484161  RISE       1
Net_250/main_1                macrocell23   4329   5579  490911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_250/clock_0                                            macrocell23         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Audio:BSPIM:ld_ident\/q
Path End       : Net_159/main_10
Capture Clock  : Net_159/clock_0
Path slack     : 490947p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (SPIM_Audio_IntClock:R#1 vs. SPIM_Audio_IntClock:R#2)   500000
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5543
-------------------------------------   ---- 
End-of-path arrival time (ps)           5543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:ld_ident\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_Audio:BSPIM:ld_ident\/q  macrocell25   1250   1250  490947  RISE       1
Net_159/main_10                macrocell19   4293   5543  490947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_159/clock_0                                            macrocell19         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Audio:BSPIM:state_2\/q
Path End       : \SPIM_Audio:BSPIM:state_1\/main_0
Capture Clock  : \SPIM_Audio:BSPIM:state_1\/clock_0
Path slack     : 491186p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (SPIM_Audio_IntClock:R#1 vs. SPIM_Audio_IntClock:R#2)   500000
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5304
-------------------------------------   ---- 
End-of-path arrival time (ps)           5304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:state_2\/clock_0                         macrocell20         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_Audio:BSPIM:state_2\/q       macrocell20   1250   1250  483955  RISE       1
\SPIM_Audio:BSPIM:state_1\/main_0  macrocell21   4054   5304  491186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:state_1\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_159/q
Path End       : Net_159/main_0
Capture Clock  : Net_159/clock_0
Path slack     : 491416p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (SPIM_Audio_IntClock:R#1 vs. SPIM_Audio_IntClock:R#2)   500000
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5074
-------------------------------------   ---- 
End-of-path arrival time (ps)           5074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_159/clock_0                                            macrocell19         0      0  RISE       1

Data path
pin name        model name   delay     AT   slack  edge  Fanout
--------------  -----------  -----  -----  ------  ----  ------
Net_159/q       macrocell19   1250   1250  491416  RISE       1
Net_159/main_0  macrocell19   3824   5074  491416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_159/clock_0                                            macrocell19         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Audio:BSPIM:BitCounter\/count_1
Path End       : \SPIM_Audio:BSPIM:load_cond\/main_6
Capture Clock  : \SPIM_Audio:BSPIM:load_cond\/clock_0
Path slack     : 491430p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (SPIM_Audio_IntClock:R#1 vs. SPIM_Audio_IntClock:R#2)   500000
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5060
-------------------------------------   ---- 
End-of-path arrival time (ps)           5060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_Audio:BSPIM:BitCounter\/count_1  count7cell    1940   1940  485640  RISE       1
\SPIM_Audio:BSPIM:load_cond\/main_6    macrocell24   3120   5060  491430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:load_cond\/clock_0                       macrocell24         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_174/q
Path End       : Net_174/main_3
Capture Clock  : Net_174/clock_0
Path slack     : 491463p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (SPIM_Audio_IntClock:R#1 vs. SPIM_Audio_IntClock:R#2)   500000
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5027
-------------------------------------   ---- 
End-of-path arrival time (ps)           5027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_174/clock_0                                            macrocell27         0      0  RISE       1

Data path
pin name        model name   delay     AT   slack  edge  Fanout
--------------  -----------  -----  -----  ------  ----  ------
Net_174/q       macrocell27   1250   1250  491463  RISE       1
Net_174/main_3  macrocell27   3777   5027  491463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_174/clock_0                                            macrocell27         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Audio:BSPIM:BitCounter\/count_0
Path End       : \SPIM_Audio:BSPIM:load_cond\/main_7
Capture Clock  : \SPIM_Audio:BSPIM:load_cond\/clock_0
Path slack     : 491601p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (SPIM_Audio_IntClock:R#1 vs. SPIM_Audio_IntClock:R#2)   500000
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4889
-------------------------------------   ---- 
End-of-path arrival time (ps)           4889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_Audio:BSPIM:BitCounter\/count_0  count7cell    1940   1940  485826  RISE       1
\SPIM_Audio:BSPIM:load_cond\/main_7    macrocell24   2949   4889  491601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:load_cond\/clock_0                       macrocell24         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Audio:BSPIM:ld_ident\/q
Path End       : \SPIM_Audio:BSPIM:state_2\/main_9
Capture Clock  : \SPIM_Audio:BSPIM:state_2\/clock_0
Path slack     : 491651p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (SPIM_Audio_IntClock:R#1 vs. SPIM_Audio_IntClock:R#2)   500000
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4839
-------------------------------------   ---- 
End-of-path arrival time (ps)           4839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:ld_ident\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_Audio:BSPIM:ld_ident\/q      macrocell25   1250   1250  490947  RISE       1
\SPIM_Audio:BSPIM:state_2\/main_9  macrocell20   3589   4839  491651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:state_2\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Audio:BSPIM:ld_ident\/q
Path End       : \SPIM_Audio:BSPIM:state_1\/main_9
Capture Clock  : \SPIM_Audio:BSPIM:state_1\/clock_0
Path slack     : 491662p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (SPIM_Audio_IntClock:R#1 vs. SPIM_Audio_IntClock:R#2)   500000
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4828
-------------------------------------   ---- 
End-of-path arrival time (ps)           4828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:ld_ident\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_Audio:BSPIM:ld_ident\/q      macrocell25   1250   1250  490947  RISE       1
\SPIM_Audio:BSPIM:state_1\/main_9  macrocell21   3578   4828  491662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:state_1\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Audio:BSPIM:BitCounter\/count_4
Path End       : \SPIM_Audio:BSPIM:load_cond\/main_3
Capture Clock  : \SPIM_Audio:BSPIM:load_cond\/clock_0
Path slack     : 491727p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (SPIM_Audio_IntClock:R#1 vs. SPIM_Audio_IntClock:R#2)   500000
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4763
-------------------------------------   ---- 
End-of-path arrival time (ps)           4763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_Audio:BSPIM:BitCounter\/count_4  count7cell    1940   1940  485940  RISE       1
\SPIM_Audio:BSPIM:load_cond\/main_3    macrocell24   2823   4763  491727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:load_cond\/clock_0                       macrocell24         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Audio:BSPIM:BitCounter\/count_2
Path End       : \SPIM_Audio:BSPIM:load_cond\/main_5
Capture Clock  : \SPIM_Audio:BSPIM:load_cond\/clock_0
Path slack     : 491754p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (SPIM_Audio_IntClock:R#1 vs. SPIM_Audio_IntClock:R#2)   500000
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4736
-------------------------------------   ---- 
End-of-path arrival time (ps)           4736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:BitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_Audio:BSPIM:BitCounter\/count_2  count7cell    1940   1940  485960  RISE       1
\SPIM_Audio:BSPIM:load_cond\/main_5    macrocell24   2796   4736  491754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:load_cond\/clock_0                       macrocell24         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Audio:BSPIM:state_1\/q
Path End       : Net_174/main_1
Capture Clock  : Net_174/clock_0
Path slack     : 491967p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (SPIM_Audio_IntClock:R#1 vs. SPIM_Audio_IntClock:R#2)   500000
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4523
-------------------------------------   ---- 
End-of-path arrival time (ps)           4523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:state_1\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_Audio:BSPIM:state_1\/q  macrocell21   1250   1250  484161  RISE       1
Net_174/main_1                macrocell27   3273   4523  491967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_174/clock_0                                            macrocell27         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Audio:BSPIM:state_1\/q
Path End       : \SPIM_Audio:BSPIM:state_1\/main_1
Capture Clock  : \SPIM_Audio:BSPIM:state_1\/clock_0
Path slack     : 491973p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (SPIM_Audio_IntClock:R#1 vs. SPIM_Audio_IntClock:R#2)   500000
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4517
-------------------------------------   ---- 
End-of-path arrival time (ps)           4517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:state_1\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_Audio:BSPIM:state_1\/q       macrocell21   1250   1250  484161  RISE       1
\SPIM_Audio:BSPIM:state_1\/main_1  macrocell21   3267   4517  491973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:state_1\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Audio:BSPIM:state_1\/q
Path End       : \SPIM_Audio:BSPIM:state_2\/main_1
Capture Clock  : \SPIM_Audio:BSPIM:state_2\/clock_0
Path slack     : 491994p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (SPIM_Audio_IntClock:R#1 vs. SPIM_Audio_IntClock:R#2)   500000
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4496
-------------------------------------   ---- 
End-of-path arrival time (ps)           4496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:state_1\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_Audio:BSPIM:state_1\/q       macrocell21   1250   1250  484161  RISE       1
\SPIM_Audio:BSPIM:state_2\/main_1  macrocell20   3246   4496  491994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:state_2\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Audio:BSPIM:cnt_enable\/q
Path End       : \SPIM_Audio:BSPIM:cnt_enable\/main_3
Capture Clock  : \SPIM_Audio:BSPIM:cnt_enable\/clock_0
Path slack     : 492107p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (SPIM_Audio_IntClock:R#1 vs. SPIM_Audio_IntClock:R#2)   500000
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4383
-------------------------------------   ---- 
End-of-path arrival time (ps)           4383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:cnt_enable\/clock_0                      macrocell26         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_Audio:BSPIM:cnt_enable\/q       macrocell26   1250   1250  489720  RISE       1
\SPIM_Audio:BSPIM:cnt_enable\/main_3  macrocell26   3133   4383  492107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:cnt_enable\/clock_0                      macrocell26         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Audio:BSPIM:ld_ident\/q
Path End       : \SPIM_Audio:BSPIM:ld_ident\/main_8
Capture Clock  : \SPIM_Audio:BSPIM:ld_ident\/clock_0
Path slack     : 492599p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (SPIM_Audio_IntClock:R#1 vs. SPIM_Audio_IntClock:R#2)   500000
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3891
-------------------------------------   ---- 
End-of-path arrival time (ps)           3891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:ld_ident\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_Audio:BSPIM:ld_ident\/q       macrocell25   1250   1250  490947  RISE       1
\SPIM_Audio:BSPIM:ld_ident\/main_8  macrocell25   2641   3891  492599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:ld_ident\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_250/q
Path End       : Net_250/main_3
Capture Clock  : Net_250/clock_0
Path slack     : 492945p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (SPIM_Audio_IntClock:R#1 vs. SPIM_Audio_IntClock:R#2)   500000
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_250/clock_0                                            macrocell23         0      0  RISE       1

Data path
pin name        model name   delay     AT   slack  edge  Fanout
--------------  -----------  -----  -----  ------  ----  ------
Net_250/q       macrocell23   1250   1250  492945  RISE       1
Net_250/main_3  macrocell23   2295   3545  492945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_250/clock_0                                            macrocell23         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Audio:BSPIM:load_cond\/q
Path End       : \SPIM_Audio:BSPIM:load_cond\/main_8
Capture Clock  : \SPIM_Audio:BSPIM:load_cond\/clock_0
Path slack     : 492945p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (SPIM_Audio_IntClock:R#1 vs. SPIM_Audio_IntClock:R#2)   500000
- Setup time                                                            -3510
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:load_cond\/clock_0                       macrocell24         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM_Audio:BSPIM:load_cond\/q       macrocell24   1250   1250  492945  RISE       1
\SPIM_Audio:BSPIM:load_cond\/main_8  macrocell24   2295   3545  492945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:load_cond\/clock_0                       macrocell24         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_Audio:BSPIM:sR16:Dp:u0\/sol_msb
Path End       : \SPIM_Audio:BSPIM:sR16:Dp:u1\/sir
Capture Clock  : \SPIM_Audio:BSPIM:sR16:Dp:u1\/clock
Path slack     : 496260p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (SPIM_Audio_IntClock:R#1 vs. SPIM_Audio_IntClock:R#2)   500000
- Setup time                                                            -3020
--------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                         496980

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       720
-------------------------------------   --- 
End-of-path arrival time (ps)           720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:sR16:Dp:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM_Audio:BSPIM:sR16:Dp:u0\/sol_msb  datapathcell1    720    720  496260  RISE       1
\SPIM_Audio:BSPIM:sR16:Dp:u1\/sir      datapathcell2      0    720  496260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\SPIM_Audio:BSPIM:sR16:Dp:u1\/clock                        datapathcell2       0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

