// Seed: 48474808
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  input id_2;
  inout id_1;
  logic id_3;
  logic id_4 = 1;
  assign id_1 = 1'd0 + id_3;
  assign id_4 = 1'b0;
  assign id_1 = 1;
endmodule
