\doxysection{fp\+\_\+sp\+\_\+adder\+\_\+dp Entity Reference}
\hypertarget{classfp__sp__adder__dp}{}\label{classfp__sp__adder__dp}\index{fp\_sp\_adder\_dp@{fp\_sp\_adder\_dp}}


Entity for FP\+\_\+\+SP\+\_\+\+ADDER\+\_\+\+DP.  


Inheritance diagram for fp\+\_\+sp\+\_\+adder\+\_\+dp\+:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=3.000000cm]{dc/d60/classfp__sp__adder__dp}
\end{center}
\end{figure}
\doxysubsubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classfp__sp__adder__dp_1_1structural}{fp\+\_\+sp\+\_\+adder\+\_\+dp.\+structural}} architecture
\begin{DoxyCompactList}\small\item\em Structural architecture of FP\+\_\+\+SP\+\_\+\+ADDER\+\_\+\+DP. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classfp__sp__adder__dp_a0a6af6eef40212dbaf130d57ce711256}{ieee}} 
\end{DoxyCompactItemize}
\doxysubsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classfp__sp__adder__dp_acd03516902501cd1c7296a98e22c6fcb}{std\+\_\+logic\+\_\+1164}}   
\item 
\mbox{\hyperlink{classfp__sp__adder__dp_a2edc34402b573437d5f25fa90ba4013e}{numeric\+\_\+std}}   
\item 
\mbox{\hyperlink{classfp__sp__adder__dp_acb415f2e3abd505b8338da5b5bf9e2fb}{math\+\_\+real}}   
\end{DoxyCompactItemize}
\doxysubsubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classfp__sp__adder__dp_a3ff855f44cc01ed7d8c0920b672708c5}{multiplicand}}  {\bfseries {\bfseries \textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}
\begin{DoxyCompactList}\small\item\em \texorpdfstring{$<$}{<} 32-\/bit multiplicand input \end{DoxyCompactList}\item 
\mbox{\hyperlink{classfp__sp__adder__dp_aee871c07f0fee1a163ff580423e34dfc}{multiplier}}  {\bfseries {\bfseries \textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}
\begin{DoxyCompactList}\small\item\em \texorpdfstring{$<$}{<} 32-\/bit multiplier input \end{DoxyCompactList}\item 
\mbox{\hyperlink{classfp__sp__adder__dp_ad08d6fa6ac67270cd3a903fddc5f1d6b}{result}}  {\bfseries {\bfseries \textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}
\begin{DoxyCompactList}\small\item\em \texorpdfstring{$<$}{<} 32-\/bit result output \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Entity for FP\+\_\+\+SP\+\_\+\+ADDER\+\_\+\+DP. 

This entity represents a floating point single precision adder with double precision support. It has two input operands (multiplicand and multiplier) and one output (result), all of which are 32-\/bit wide. 

\doxysubsection{Member Data Documentation}
\Hypertarget{classfp__sp__adder__dp_a0a6af6eef40212dbaf130d57ce711256}\label{classfp__sp__adder__dp_a0a6af6eef40212dbaf130d57ce711256} 
\index{fp\_sp\_adder\_dp@{fp\_sp\_adder\_dp}!ieee@{ieee}}
\index{ieee@{ieee}!fp\_sp\_adder\_dp@{fp\_sp\_adder\_dp}}
\doxysubsubsection{\texorpdfstring{ieee}{ieee}}
{\footnotesize\ttfamily \mbox{\hyperlink{classfp__sp__adder__dp_a0a6af6eef40212dbaf130d57ce711256}{ieee}}\hspace{0.3cm}{\ttfamily [Library]}}

\Hypertarget{classfp__sp__adder__dp_acb415f2e3abd505b8338da5b5bf9e2fb}\label{classfp__sp__adder__dp_acb415f2e3abd505b8338da5b5bf9e2fb} 
\index{fp\_sp\_adder\_dp@{fp\_sp\_adder\_dp}!math\_real@{math\_real}}
\index{math\_real@{math\_real}!fp\_sp\_adder\_dp@{fp\_sp\_adder\_dp}}
\doxysubsubsection{\texorpdfstring{math\_real}{math\_real}}
{\footnotesize\ttfamily \mbox{\hyperlink{classfp__sp__adder__dp_acb415f2e3abd505b8338da5b5bf9e2fb}{math\+\_\+real}}\hspace{0.3cm}{\ttfamily [use clause]}}

\Hypertarget{classfp__sp__adder__dp_a3ff855f44cc01ed7d8c0920b672708c5}\label{classfp__sp__adder__dp_a3ff855f44cc01ed7d8c0920b672708c5} 
\index{fp\_sp\_adder\_dp@{fp\_sp\_adder\_dp}!multiplicand@{multiplicand}}
\index{multiplicand@{multiplicand}!fp\_sp\_adder\_dp@{fp\_sp\_adder\_dp}}
\doxysubsubsection{\texorpdfstring{multiplicand}{multiplicand}}
{\footnotesize\ttfamily \mbox{\hyperlink{classfp__sp__adder__dp_a3ff855f44cc01ed7d8c0920b672708c5}{multiplicand}} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}



\texorpdfstring{$<$}{<} 32-\/bit multiplicand input 

\Hypertarget{classfp__sp__adder__dp_aee871c07f0fee1a163ff580423e34dfc}\label{classfp__sp__adder__dp_aee871c07f0fee1a163ff580423e34dfc} 
\index{fp\_sp\_adder\_dp@{fp\_sp\_adder\_dp}!multiplier@{multiplier}}
\index{multiplier@{multiplier}!fp\_sp\_adder\_dp@{fp\_sp\_adder\_dp}}
\doxysubsubsection{\texorpdfstring{multiplier}{multiplier}}
{\footnotesize\ttfamily \mbox{\hyperlink{classfp__sp__adder__dp_aee871c07f0fee1a163ff580423e34dfc}{multiplier}} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}



\texorpdfstring{$<$}{<} 32-\/bit multiplier input 

\Hypertarget{classfp__sp__adder__dp_a2edc34402b573437d5f25fa90ba4013e}\label{classfp__sp__adder__dp_a2edc34402b573437d5f25fa90ba4013e} 
\index{fp\_sp\_adder\_dp@{fp\_sp\_adder\_dp}!numeric\_std@{numeric\_std}}
\index{numeric\_std@{numeric\_std}!fp\_sp\_adder\_dp@{fp\_sp\_adder\_dp}}
\doxysubsubsection{\texorpdfstring{numeric\_std}{numeric\_std}}
{\footnotesize\ttfamily \mbox{\hyperlink{classfp__sp__adder__dp_a2edc34402b573437d5f25fa90ba4013e}{numeric\+\_\+std}}\hspace{0.3cm}{\ttfamily [use clause]}}

\Hypertarget{classfp__sp__adder__dp_ad08d6fa6ac67270cd3a903fddc5f1d6b}\label{classfp__sp__adder__dp_ad08d6fa6ac67270cd3a903fddc5f1d6b} 
\index{fp\_sp\_adder\_dp@{fp\_sp\_adder\_dp}!result@{result}}
\index{result@{result}!fp\_sp\_adder\_dp@{fp\_sp\_adder\_dp}}
\doxysubsubsection{\texorpdfstring{result}{result}}
{\footnotesize\ttfamily \mbox{\hyperlink{classfp__sp__adder__dp_ad08d6fa6ac67270cd3a903fddc5f1d6b}{result}} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}



\texorpdfstring{$<$}{<} 32-\/bit result output 

\Hypertarget{classfp__sp__adder__dp_acd03516902501cd1c7296a98e22c6fcb}\label{classfp__sp__adder__dp_acd03516902501cd1c7296a98e22c6fcb} 
\index{fp\_sp\_adder\_dp@{fp\_sp\_adder\_dp}!std\_logic\_1164@{std\_logic\_1164}}
\index{std\_logic\_1164@{std\_logic\_1164}!fp\_sp\_adder\_dp@{fp\_sp\_adder\_dp}}
\doxysubsubsection{\texorpdfstring{std\_logic\_1164}{std\_logic\_1164}}
{\footnotesize\ttfamily \mbox{\hyperlink{classfp__sp__adder__dp_acd03516902501cd1c7296a98e22c6fcb}{std\+\_\+logic\+\_\+1164}}\hspace{0.3cm}{\ttfamily [use clause]}}



The documentation for this design unit was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
components/fpu/adder/\mbox{\hyperlink{fp__sp__adder__dp_8vhdl}{fp\+\_\+sp\+\_\+adder\+\_\+dp.\+vhdl}}\end{DoxyCompactItemize}
