git clone --depth 1 --no-tags https://github.com/BobIllumine/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/296309432
git clone --depth 1 --no-tags https://github.com/pyhdl20/lattice-repo-2018-jul24.git f:/verilog_sva_gh_scraper/data/full_repos/296505035
git clone --depth 1 --no-tags https://github.com/mitulty/CISC.git f:/verilog_sva_gh_scraper/data/full_repos/292897029
git clone --depth 1 --no-tags https://github.com/Dynamitelaw/scratchComputer.git f:/verilog_sva_gh_scraper/data/full_repos/293161436
git clone --depth 1 --no-tags https://github.com/agunter7/PSX_DDR_Interface.git f:/verilog_sva_gh_scraper/data/full_repos/293702614
git clone --depth 1 --no-tags https://github.com/aanchalchobisa/Cache-Design.git f:/verilog_sva_gh_scraper/data/full_repos/293363218
git clone --depth 1 --no-tags https://github.com/antailbaxt3r/CompArch-Labs.git f:/verilog_sva_gh_scraper/data/full_repos/293421518
git clone --depth 1 --no-tags https://github.com/rksingh23/Delay_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/294299335
git clone --depth 1 --no-tags https://github.com/gar19421/digital1_lab06.git f:/verilog_sva_gh_scraper/data/full_repos/293104353
git clone --depth 1 --no-tags https://github.com/trevor1232/Verilog-Programs.git f:/verilog_sva_gh_scraper/data/full_repos/299905602
git clone --depth 1 --no-tags https://github.com/Jseok-Heo/RV32I.git f:/verilog_sva_gh_scraper/data/full_repos/301031136
git clone --depth 1 --no-tags https://github.com/ychuang0310/CVSD_HW1.git f:/verilog_sva_gh_scraper/data/full_repos/301307268
git clone --depth 1 --no-tags https://github.com/laurahomet/GuitarTuner_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/301933085
git clone --depth 1 --no-tags https://github.com/hxhue/colab.git f:/verilog_sva_gh_scraper/data/full_repos/299352105
git clone --depth 1 --no-tags https://github.com/victorleite06/AC1.git f:/verilog_sva_gh_scraper/data/full_repos/292847477
git clone --depth 1 --no-tags https://github.com/atangzer/multicycle-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/294835232
git clone --depth 1 --no-tags https://github.com/mohamed-elkhawas/UART.git f:/verilog_sva_gh_scraper/data/full_repos/293690038
git clone --depth 1 --no-tags https://github.com/Liraz-Benbenishti/Verilog-Codes-I-Wrote-For-School.git f:/verilog_sva_gh_scraper/data/full_repos/297446180
git clone --depth 1 --no-tags https://github.com/IshaniGowaikar/Blinkenlights.git f:/verilog_sva_gh_scraper/data/full_repos/297773915
git clone --depth 1 --no-tags https://github.com/sriyash421/COA-Lab-Assignments.git f:/verilog_sva_gh_scraper/data/full_repos/295138333
git clone --depth 1 --no-tags https://github.com/shresta-m/VLSI.git f:/verilog_sva_gh_scraper/data/full_repos/295349325
git clone --depth 1 --no-tags https://github.com/abdullah2808/ECEN_350.git f:/verilog_sva_gh_scraper/data/full_repos/295243111
git clone --depth 1 --no-tags https://github.com/Better-Idea/Mix-F.git f:/verilog_sva_gh_scraper/data/full_repos/296214045
git clone --depth 1 --no-tags https://github.com/khushpatel2002/Computer-Arch.git f:/verilog_sva_gh_scraper/data/full_repos/296397294
git clone --depth 1 --no-tags https://github.com/tanmayaeron/CS203_Labs.git f:/verilog_sva_gh_scraper/data/full_repos/301737559
git clone --depth 1 --no-tags https://github.com/epazoff/Verilog-SSD-practice.git f:/verilog_sva_gh_scraper/data/full_repos/301922076
git clone --depth 1 --no-tags https://github.com/BenAndrew310/nctu-digital-circuit-lab-3.git f:/verilog_sva_gh_scraper/data/full_repos/301480700
git clone --depth 1 --no-tags https://github.com/GeertArien/munkyCPU.git f:/verilog_sva_gh_scraper/data/full_repos/301318006
git clone --depth 1 --no-tags https://github.com/ee-FAN/hello_world.git f:/verilog_sva_gh_scraper/data/full_repos/299045387
git clone --depth 1 --no-tags https://github.com/yuva-kishore/Hazard-Detector.git f:/verilog_sva_gh_scraper/data/full_repos/296505448
git clone --depth 1 --no-tags https://github.com/Owenber123/Single-Cycle-Datapath.git f:/verilog_sva_gh_scraper/data/full_repos/296644518
git clone --depth 1 --no-tags https://github.com/chp327626/mips32-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/293978922
git clone --depth 1 --no-tags https://github.com/christianlanx/CSE371.git f:/verilog_sva_gh_scraper/data/full_repos/293994546
git clone --depth 1 --no-tags https://github.com/tyo3oyt/PrimaryMips-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/295744267
git clone --depth 1 --no-tags https://github.com/dhunt10/lab2.git f:/verilog_sva_gh_scraper/data/full_repos/299323877
git clone --depth 1 --no-tags https://github.com/Caoshizhuo/reconfig_multi_topology_b.git f:/verilog_sva_gh_scraper/data/full_repos/299990141
git clone --depth 1 --no-tags https://github.com/rebbyling/50.002-1D-MHP-.git f:/verilog_sva_gh_scraper/data/full_repos/299858906
git clone --depth 1 --no-tags https://github.com/afiklevi/MIPS-forwarding-unit---verilog.git f:/verilog_sva_gh_scraper/data/full_repos/300321298
git clone --depth 1 --no-tags https://github.com/eiclpy/digital-clock.git f:/verilog_sva_gh_scraper/data/full_repos/295131852
git clone --depth 1 --no-tags https://github.com/electricdream11/FPGA_RAM.git f:/verilog_sva_gh_scraper/data/full_repos/296291241
git clone --depth 1 --no-tags https://github.com/Z1K0-inno/B20-01-CAl-labs.git f:/verilog_sva_gh_scraper/data/full_repos/296595952
git clone --depth 1 --no-tags https://github.com/mariajesus1399/Microelectronica.git f:/verilog_sva_gh_scraper/data/full_repos/296472238
git clone --depth 1 --no-tags https://github.com/zhandand/pipeline_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/296529379
git clone --depth 1 --no-tags https://github.com/unal-edigital1-lab/lab00-josmorenosa.git f:/verilog_sva_gh_scraper/data/full_repos/294146389
git clone --depth 1 --no-tags https://github.com/dmcmanus173/calculator.git f:/verilog_sva_gh_scraper/data/full_repos/297605108
git clone --depth 1 --no-tags https://github.com/mwyzhao/Aqueduct.git f:/verilog_sva_gh_scraper/data/full_repos/296453926
git clone --depth 1 --no-tags https://github.com/tropssap/labWeek4.git f:/verilog_sva_gh_scraper/data/full_repos/298256770
git clone --depth 1 --no-tags https://github.com/elektro155/Projekt-SDUP-MinMax.git f:/verilog_sva_gh_scraper/data/full_repos/292516964
git clone --depth 1 --no-tags https://github.com/fue19389/LAB06D1.git f:/verilog_sva_gh_scraper/data/full_repos/293207480
git clone --depth 1 --no-tags https://github.com/quatrolavita/drift_score_device.git f:/verilog_sva_gh_scraper/data/full_repos/302088229
git clone --depth 1 --no-tags https://github.com/bryan-kenneth/audio-synthesizer.git f:/verilog_sva_gh_scraper/data/full_repos/298725198
git clone --depth 1 --no-tags https://github.com/nettok/tangprimer7segment.git f:/verilog_sva_gh_scraper/data/full_repos/301049594
git clone --depth 1 --no-tags https://github.com/Lingyiw/E402-Project2.git f:/verilog_sva_gh_scraper/data/full_repos/301089583
git clone --depth 1 --no-tags https://github.com/jyan0302/Poker_in_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/300995778
git clone --depth 1 --no-tags https://github.com/hugoecarl/FPGA-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/300046451
git clone --depth 1 --no-tags https://github.com/vyuansmu/DLC.git f:/verilog_sva_gh_scraper/data/full_repos/299141950
git clone --depth 1 --no-tags https://github.com/markusdd/verilator_coco_debug.git f:/verilog_sva_gh_scraper/data/full_repos/301438913
git clone --depth 1 --no-tags https://github.com/FIUSCIS-CDA/MUX4_32.git f:/verilog_sva_gh_scraper/data/full_repos/297282866
git clone --depth 1 --no-tags https://github.com/chgarrettv/verilog-24-hour-clock.git f:/verilog_sva_gh_scraper/data/full_repos/294430062
git clone --depth 1 --no-tags https://github.com/bm-jeong/jbm.git f:/verilog_sva_gh_scraper/data/full_repos/295451816
git clone --depth 1 --no-tags https://github.com/yuchun0524/traffic_light.git f:/verilog_sva_gh_scraper/data/full_repos/292451919
git clone --depth 1 --no-tags https://github.com/warleon/Arch-lab1.git f:/verilog_sva_gh_scraper/data/full_repos/297430737
git clone --depth 1 --no-tags https://github.com/SASWAT6768/ARM.git f:/verilog_sva_gh_scraper/data/full_repos/300229473
git clone --depth 1 --no-tags https://github.com/Jash-Khatri/Digitial_Adders.git f:/verilog_sva_gh_scraper/data/full_repos/300712724
git clone --depth 1 --no-tags https://github.com/komaljindal/Verilog-implementation-of-AES.git f:/verilog_sva_gh_scraper/data/full_repos/300892643
git clone --depth 1 --no-tags https://github.com/arachnojove/toyMax.git f:/verilog_sva_gh_scraper/data/full_repos/300963771
git clone --depth 1 --no-tags https://github.com/manesl/pong-game.git f:/verilog_sva_gh_scraper/data/full_repos/297781594
git clone --depth 1 --no-tags https://github.com/esa-tu-darmstadt/RT-LIFE.git f:/verilog_sva_gh_scraper/data/full_repos/297933126
git clone --depth 1 --no-tags https://github.com/samuelabc/BUAA_ComputerOrganizationLab.git f:/verilog_sva_gh_scraper/data/full_repos/296859937
git clone --depth 1 --no-tags https://github.com/lakshay1704/Communication-Protocols.git f:/verilog_sva_gh_scraper/data/full_repos/294674996
git clone --depth 1 --no-tags https://github.com/Pulkit-Verma/UART.git f:/verilog_sva_gh_scraper/data/full_repos/294741623
git clone --depth 1 --no-tags https://github.com/michaelmoy/Au_Io_7seg_sha256_xil.git f:/verilog_sva_gh_scraper/data/full_repos/298139434
git clone --depth 1 --no-tags https://github.com/colaalex/HLIMDS2020.git f:/verilog_sva_gh_scraper/data/full_repos/297624624
git clone --depth 1 --no-tags https://github.com/ReubenMathew/EECS3201.git f:/verilog_sva_gh_scraper/data/full_repos/294556909
git clone --depth 1 --no-tags https://github.com/PetrDYu/projecthex.git f:/verilog_sva_gh_scraper/data/full_repos/294830010
git clone --depth 1 --no-tags https://github.com/theRealNoah/safety-system.git f:/verilog_sva_gh_scraper/data/full_repos/294722449
git clone --depth 1 --no-tags https://github.com/aap/es24.git f:/verilog_sva_gh_scraper/data/full_repos/294884068
git clone --depth 1 --no-tags https://github.com/Aisinus/CompArch.git f:/verilog_sva_gh_scraper/data/full_repos/296309518
git clone --depth 1 --no-tags https://github.com/arindamkeswani/quartusdump.git f:/verilog_sva_gh_scraper/data/full_repos/296537482
git clone --depth 1 --no-tags https://github.com/zaznov/MKDS.git f:/verilog_sva_gh_scraper/data/full_repos/296249513
git clone --depth 1 --no-tags https://github.com/Dayeonshin/Digital-Logics.git f:/verilog_sva_gh_scraper/data/full_repos/296326935
git clone --depth 1 --no-tags https://github.com/bm-jeong/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/296285843
git clone --depth 1 --no-tags https://github.com/tkxkd0159/Digital-System.git f:/verilog_sva_gh_scraper/data/full_repos/295297999
git clone --depth 1 --no-tags https://github.com/unal-edigital1-lab/lab00-jlbegambrer.git f:/verilog_sva_gh_scraper/data/full_repos/294146827
git clone --depth 1 --no-tags https://github.com/AliAlroainy/password-by-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/295754731
git clone --depth 1 --no-tags https://github.com/rksingh23/Signed_ALU_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/294301570
git clone --depth 1 --no-tags https://github.com/strong-Ting/ICDC_2013_grad.git f:/verilog_sva_gh_scraper/data/full_repos/298973137
git clone --depth 1 --no-tags https://github.com/figcommon/simpleCPU-16-MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/298962250
git clone --depth 1 --no-tags https://github.com/Asfagus/EE272-Design_HW1.git f:/verilog_sva_gh_scraper/data/full_repos/299122229
git clone --depth 1 --no-tags https://github.com/tuoithin/SPI-master-slave.git f:/verilog_sva_gh_scraper/data/full_repos/299362683
git clone --depth 1 --no-tags https://github.com/Mohamed-Ammar/Summation_formula.git f:/verilog_sva_gh_scraper/data/full_repos/293135095
git clone --depth 1 --no-tags https://github.com/aleferri/qisp.git f:/verilog_sva_gh_scraper/data/full_repos/292518263
git clone --depth 1 --no-tags https://github.com/xinlnix/iverilog-test-case.git f:/verilog_sva_gh_scraper/data/full_repos/302082223
git clone --depth 1 --no-tags https://github.com/nipscernufjf/RedeNeuralPontoFlutuante.git f:/verilog_sva_gh_scraper/data/full_repos/294487880
git clone --depth 1 --no-tags https://github.com/Taster98/verilog_examples.git f:/verilog_sva_gh_scraper/data/full_repos/301737993
git clone --depth 1 --no-tags https://github.com/bassemhossam/MIPS-CPU-Pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/299384558
git clone --depth 1 --no-tags https://github.com/mitche61/Data_Logger_ECE_387.git f:/verilog_sva_gh_scraper/data/full_repos/300120763
git clone --depth 1 --no-tags https://github.com/jonadmark/intsight-netfpga.git f:/verilog_sva_gh_scraper/data/full_repos/300044973
git clone --depth 1 --no-tags https://github.com/madhur19171/SimpleRISC-Pipelining.git f:/verilog_sva_gh_scraper/data/full_repos/298598563
git clone --depth 1 --no-tags https://github.com/SanjayGorur/D_Latch-using-NOR-and-NAND-gates.git f:/verilog_sva_gh_scraper/data/full_repos/297683373
