//this module is a parallel load 8-bit shift register 

module reg_8(input logic Clk, Reset, LD,
				 input logic [7:0] Din,
				 output logic [7:0] Dout);
	
	always_ff @ (posedge Clk)
		begin
			if(Reset)
				Dout <= 16'h0;
			else if(Clr)
				Dout <= 16'h0;
			else if(LD)
				Dout <= Din;
		end
	
endmodule
