$date
	Sat Oct  4 22:53:38 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module xorn_tb $end
$var wire 8 ! y [7:0] $end
$var parameter 32 " N $end
$var reg 8 # a [7:0] $end
$var reg 8 $ b [7:0] $end
$scope module dut $end
$var wire 8 % a [7:0] $end
$var wire 8 & b [7:0] $end
$var wire 8 ' y [7:0] $end
$var parameter 32 ( N $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000 (
b1000 "
$end
#0
$dumpvars
b0 '
b0 &
b0 %
b0 $
b0 #
b0 !
$end
#2000
b11111111 !
b11111111 '
b11111111 $
b11111111 &
#4000
b0 !
b0 '
b11111111 #
b11111111 %
#6000
b11111111 !
b11111111 '
b1010101 $
b1010101 &
b10101010 #
b10101010 %
#8000
b11110000 $
b11110000 &
b1111 #
b1111 %
#10000
b1100110 !
b1100110 '
b111100 $
b111100 &
b1011010 #
b1011010 %
#12000
