<profile>

<section name = "Vitis HLS Report for 'Conv'" level="0">
<item name = "Date">Thu Jan 25 12:56:19 2024
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">conv</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_Conv_Pipeline_VITIS_LOOP_53_6_fu_386">Conv_Pipeline_VITIS_LOOP_53_6, 2, 327691, 20.000 ns, 3.277 ms, 2, 327691, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3">?, ?, ?, -, -, 0 ~ 4261413375, no</column>
<column name=" + VITIS_LOOP_46_4_VITIS_LOOP_47_5">?, ?, 9 ~ 327707, -, -, ?, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 11, -, -, -</column>
<column name="Expression">-, -, 0, 1556, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, 15, 3359, 3899, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 595, -</column>
<column name="Register">-, -, 2028, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 11, 5, 11, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_Conv_Pipeline_VITIS_LOOP_53_6_fu_386">Conv_Pipeline_VITIS_LOOP_53_6, 0, 3, 685, 837, 0</column>
<column name="control_s_axi_U">control_s_axi, 0, 0, 474, 748, 0</column>
<column name="fadd_32ns_32ns_32_5_full_dsp_1_U13">fadd_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 390, 0</column>
<column name="fcmp_32ns_32ns_1_2_no_dsp_1_U14">fcmp_32ns_32ns_1_2_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="gmem_m_axi_U">gmem_m_axi, 0, 0, 718, 1318, 0</column>
<column name="mul_16ns_32ns_48_2_1_U17">mul_16ns_32ns_48_2_1, 0, 2, 165, 50, 0</column>
<column name="mul_32ns_16ns_48_2_1_U19">mul_32ns_16ns_48_2_1, 0, 2, 165, 50, 0</column>
<column name="mul_32ns_16ns_48_2_1_U20">mul_32ns_16ns_48_2_1, 0, 2, 165, 50, 0</column>
<column name="mul_32ns_16ns_48_2_1_U23">mul_32ns_16ns_48_2_1, 0, 2, 165, 50, 0</column>
<column name="mul_32s_16ns_48_2_1_U22">mul_32s_16ns_48_2_1, 0, 2, 165, 50, 0</column>
<column name="mul_8ns_8ns_16_1_1_U18">mul_8ns_8ns_16_1_1, 0, 0, 0, 41, 0</column>
<column name="mul_8ns_8ns_16_1_1_U21">mul_8ns_8ns_16_1_1, 0, 0, 0, 41, 0</column>
<column name="sdiv_18ns_9ns_16_22_seq_1_U15">sdiv_18ns_9ns_16_22_seq_1, 0, 0, 226, 137, 0</column>
<column name="sdiv_18ns_9ns_16_22_seq_1_U16">sdiv_18ns_9ns_16_22_seq_1, 0, 0, 226, 137, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_mul_sub_16ns_8ns_8ns_16_4_1_U26">mac_mul_sub_16ns_8ns_8ns_16_4_1, i0 * i1 - i2</column>
<column name="mac_muladd_16ns_16ns_48ns_48_4_1_U31">mac_muladd_16ns_16ns_48ns_48_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_16s_16ns_48s_48_4_1_U33">mac_muladd_16s_16ns_48s_48_4_1, i0 + i1 * i2</column>
<column name="mul_mul_16ns_16ns_32_4_1_U24">mul_mul_16ns_16ns_32_4_1, i0 * i1</column>
<column name="mul_mul_16ns_16ns_32_4_1_U25">mul_mul_16ns_16ns_32_4_1, i0 * i1</column>
<column name="mul_mul_16ns_16ns_32_4_1_U29">mul_mul_16ns_16ns_32_4_1, i0 * i1</column>
<column name="mul_mul_16ns_16ns_32_4_1_U32">mul_mul_16ns_16ns_32_4_1, i0 * i1</column>
<column name="mul_mul_16ns_8ns_16_4_1_U27">mul_mul_16ns_8ns_16_4_1, i0 * i1</column>
<column name="mul_mul_16ns_8ns_16_4_1_U28">mul_mul_16ns_8ns_16_4_1, i0 * i1</column>
<column name="mul_mul_16s_16ns_32_4_1_U30">mul_mul_16s_16ns_32_4_1, i0 * i1</column>
<column name="mul_mul_8ns_16ns_24_4_1_U34">mul_mul_8ns_16ns_24_4_1, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="Hout_V_fu_664_p2">+, 0, 0, 23, 16, 1</column>
<column name="Wout_V_fu_655_p2">+, 0, 0, 23, 16, 1</column>
<column name="add_ln1027_1_fu_797_p2">+, 0, 0, 55, 48, 1</column>
<column name="add_ln1027_2_fu_993_p2">+, 0, 0, 23, 16, 1</column>
<column name="add_ln1027_fu_1064_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln1513_1_fu_499_p2">+, 0, 0, 14, 9, 2</column>
<column name="add_ln1513_2_fu_582_p2">+, 0, 0, 24, 17, 17</column>
<column name="add_ln1513_3_fu_603_p2">+, 0, 0, 24, 17, 17</column>
<column name="add_ln1513_fu_442_p2">+, 0, 0, 14, 9, 2</column>
<column name="add_ln186_2_fu_1185_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln41_fu_811_p2">+, 0, 0, 23, 16, 1</column>
<column name="add_ln46_fu_1012_p2">+, 0, 0, 15, 8, 1</column>
<column name="add_ln541_2_fu_954_p2">+, 0, 0, 55, 48, 48</column>
<column name="add_ln541_fu_787_p2">+, 0, 0, 55, 48, 48</column>
<column name="add_ln70_fu_1238_p2">+, 0, 0, 71, 64, 64</column>
<column name="empty_fu_772_p2">+, 0, 0, 71, 64, 64</column>
<column name="i_4_fu_894_p2">+, 0, 0, 23, 16, 1</column>
<column name="j_fu_1059_p2">+, 0, 0, 23, 16, 1</column>
<column name="jj_fu_1222_p2">+, 0, 0, 15, 8, 1</column>
<column name="p_mid138_fu_829_p2">+, 0, 0, 71, 64, 64</column>
<column name="p_mid1_fu_1022_p2">+, 0, 0, 23, 16, 16</column>
<column name="ret_V_6_fu_974_p2">+, 0, 0, 23, 16, 16</column>
<column name="ret_V_8_fu_1115_p2">+, 0, 0, 23, 16, 16</column>
<column name="tmp_fu_1205_p2">+, 0, 0, 39, 32, 32</column>
<column name="grp_fu_624_p0">-, 0, 0, 25, 18, 18</column>
<column name="grp_fu_645_p0">-, 0, 0, 25, 18, 18</column>
<column name="sub_ln1513_1_fu_472_p2">-, 0, 0, 15, 1, 8</column>
<column name="sub_ln1513_2_fu_513_p2">-, 0, 0, 14, 1, 9</column>
<column name="sub_ln1513_3_fu_529_p2">-, 0, 0, 15, 1, 8</column>
<column name="sub_ln1513_fu_456_p2">-, 0, 0, 14, 1, 9</column>
<column name="sub_ln42_fu_923_p2">-, 0, 0, 23, 16, 16</column>
<column name="and_ln51_1_fu_1154_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln51_fu_1148_p2">and, 0, 0, 2, 1, 1</column>
<column name="ret_V_fu_1304_p2">and, 0, 0, 2, 1, 1</column>
<column name="rhs_V_fu_1298_p2">and, 0, 0, 2, 1, 1</column>
<column name="cmp_i_i4032253_fu_716_p2">icmp, 0, 0, 13, 16, 1</column>
<column name="icmp_ln1027_1_fu_792_p2">icmp, 0, 0, 23, 48, 48</column>
<column name="icmp_ln1027_2_fu_806_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln1027_3_fu_862_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln1027_4_fu_988_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln1027_5_fu_1143_p2">icmp, 0, 0, 13, 17, 17</column>
<column name="icmp_ln1027_6_fu_999_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="icmp_ln1027_fu_730_p2">icmp, 0, 0, 13, 16, 1</column>
<column name="icmp_ln51_1_fu_1051_p2">icmp, 0, 0, 13, 17, 17</column>
<column name="icmp_ln51_fu_983_p2">icmp, 0, 0, 13, 17, 17</column>
<column name="icmp_ln67_1_fu_1286_p2">icmp, 0, 0, 15, 23, 1</column>
<column name="icmp_ln67_fu_1280_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="or_ln42_fu_874_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln51_fu_1120_p2">or, 0, 0, 16, 16, 16</column>
<column name="or_ln67_fu_1292_p2">or, 0, 0, 2, 1, 1</column>
<column name="grp_fu_1328_p0">select, 0, 0, 16, 1, 1</column>
<column name="pad_x_V_1_fu_553_p3">select, 0, 0, 8, 1, 8</column>
<column name="pad_x_V_fu_488_p3">select, 0, 0, 8, 1, 8</column>
<column name="pad_y_V_1_fu_560_p3">select, 0, 0, 8, 1, 8</column>
<column name="pad_y_V_fu_545_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln1027_1_fu_936_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln1027_2_fu_844_p3">select, 0, 0, 62, 1, 62</column>
<column name="select_ln1027_3_fu_911_p3">select, 0, 0, 16, 1, 1</column>
<column name="select_ln1027_4_fu_948_p3">select, 0, 0, 48, 1, 48</column>
<column name="select_ln1027_5_fu_867_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln1027_6_fu_904_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln1027_7_fu_1070_p3">select, 0, 0, 32, 1, 1</column>
<column name="select_ln1027_fu_888_p3">select, 0, 0, 16, 1, 1</column>
<column name="select_ln42_1_fu_917_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln42_2_fu_959_p3">select, 0, 0, 48, 1, 48</column>
<column name="select_ln45_1_fu_1027_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln45_2_fu_1043_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln45_3_fu_1107_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln45_fu_1004_p3">select, 0, 0, 8, 1, 1</column>
<column name="select_ln70_fu_1309_p3">select, 0, 0, 32, 1, 1</column>
<column name="xor_ln51_fu_1133_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">353, 74, 1, 74</column>
<column name="ap_phi_mux_sum_3_phi_fu_375_p6">9, 2, 32, 64</column>
<column name="cout_fu_202">9, 2, 16, 32</column>
<column name="gmem_ARADDR">14, 3, 64, 192</column>
<column name="gmem_ARLEN">14, 3, 32, 96</column>
<column name="gmem_ARVALID">14, 3, 1, 3</column>
<column name="gmem_RREADY">14, 3, 1, 3</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_blk_n_B">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="gmem_blk_n_W">9, 2, 1, 2</column>
<column name="grp_fu_401_ce">14, 3, 1, 3</column>
<column name="grp_fu_401_p0">14, 3, 32, 96</column>
<column name="grp_fu_401_p1">14, 3, 32, 96</column>
<column name="i_fu_194">9, 2, 16, 32</column>
<column name="ii_reg_337">9, 2, 8, 16</column>
<column name="indvar_flatten21_fu_198">9, 2, 32, 64</column>
<column name="indvar_flatten64_fu_206">9, 2, 48, 96</column>
<column name="indvar_flatten_reg_326">9, 2, 16, 32</column>
<column name="jj_2_reg_348">9, 2, 8, 16</column>
<column name="lhs_V_1_fu_190">9, 2, 16, 32</column>
<column name="sum_1_reg_359">9, 2, 32, 64</column>
<column name="sum_3_reg_371">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="CHin_cast18_reg_1638">16, 0, 24, 8</column>
<column name="CHin_read_reg_1492">16, 0, 16, 0</column>
<column name="CHout_cast12_reg_1643">16, 0, 32, 16</column>
<column name="CHout_cast_reg_1587">16, 0, 48, 32</column>
<column name="CHout_read_reg_1474">16, 0, 16, 0</column>
<column name="Hin_read_reg_1487">16, 0, 16, 0</column>
<column name="Kx_cast14_reg_1633">8, 0, 16, 8</column>
<column name="Kx_read_reg_1466">8, 0, 8, 0</column>
<column name="Ky_read_reg_1459">8, 0, 8, 0</column>
<column name="Sx_cast9_reg_1611">8, 0, 16, 8</column>
<column name="Sx_read_reg_1453">8, 0, 8, 0</column>
<column name="Sy_cast5_reg_1600">8, 0, 16, 8</column>
<column name="Sy_read_reg_1447">8, 0, 8, 0</column>
<column name="W_read_reg_1426">64, 0, 64, 0</column>
<column name="Win_read_reg_1481">16, 0, 16, 0</column>
<column name="Wout_V_cast_reg_1569">16, 0, 32, 16</column>
<column name="Wout_V_reg_1557">16, 0, 16, 0</column>
<column name="add_ln1027_1_reg_1701">48, 0, 48, 0</column>
<column name="add_ln1027_2_reg_1806">16, 0, 16, 0</column>
<column name="add_ln1513_2_reg_1521">17, 0, 17, 0</column>
<column name="add_ln1513_3_reg_1532">17, 0, 17, 0</column>
<column name="add_ln186_2_reg_1893">64, 0, 64, 0</column>
<column name="add_ln41_reg_1715">16, 0, 16, 0</column>
<column name="add_ln541_reg_1693">48, 0, 48, 0</column>
<column name="and_ln51_1_reg_1859">1, 0, 1, 0</column>
<column name="ap_CS_fsm">73, 0, 73, 0</column>
<column name="bias_read_reg_1420">64, 0, 64, 0</column>
<column name="bitcast_ln1027_reg_1793">32, 0, 32, 0</column>
<column name="cmp_i_i4032253_reg_1648">1, 0, 1, 0</column>
<column name="conv_i_i402_reg_1621">16, 0, 32, 16</column>
<column name="cout_fu_202">16, 0, 16, 0</column>
<column name="feature_in_read_reg_1431">64, 0, 64, 0</column>
<column name="feature_out_read_reg_1415">64, 0, 64, 0</column>
<column name="gmem_addr_1_reg_1928">64, 0, 64, 0</column>
<column name="gmem_addr_reg_1721">64, 0, 64, 0</column>
<column name="grp_Conv_Pipeline_VITIS_LOOP_53_6_fu_386_ap_start_reg">1, 0, 1, 0</column>
<column name="i_fu_194">16, 0, 16, 0</column>
<column name="icmp_ln1027_2_reg_1706">1, 0, 1, 0</column>
<column name="icmp_ln1027_6_reg_1811">1, 0, 1, 0</column>
<column name="icmp_ln1027_reg_1662">1, 0, 1, 0</column>
<column name="icmp_ln51_1_reg_1839">1, 0, 1, 0</column>
<column name="icmp_ln51_reg_1798">1, 0, 1, 0</column>
<column name="ii_reg_337">8, 0, 8, 0</column>
<column name="indvar_flatten21_fu_198">32, 0, 32, 0</column>
<column name="indvar_flatten64_fu_206">48, 0, 48, 0</column>
<column name="indvar_flatten_reg_326">16, 0, 16, 0</column>
<column name="jj_2_reg_348">8, 0, 8, 0</column>
<column name="lhs_V_1_fu_190">16, 0, 16, 0</column>
<column name="mode_read_reg_1441">1, 0, 1, 0</column>
<column name="mul_i_mid1_reg_1777">48, 0, 48, 0</column>
<column name="mul_i_reg_1685">48, 0, 48, 0</column>
<column name="mul_ln45_1_reg_1883">48, 0, 48, 0</column>
<column name="mul_ln45_2_reg_1849">16, 0, 16, 0</column>
<column name="mul_ln45_3_reg_1888">32, 0, 32, 0</column>
<column name="mul_ln45_reg_1863">32, 0, 32, 0</column>
<column name="mul_ln6_1_reg_1581">32, 0, 32, 0</column>
<column name="mul_ln6_2_reg_1657">48, 0, 48, 0</column>
<column name="mul_ln6_reg_1652">16, 0, 16, 0</column>
<column name="pad_x_V_1_cast10_reg_1616">8, 0, 16, 8</column>
<column name="pad_x_V_1_reg_1506">8, 0, 8, 0</column>
<column name="pad_y_V_1_cast6_reg_1606">8, 0, 16, 8</column>
<column name="pad_y_V_1_reg_1511">8, 0, 8, 0</column>
<column name="relu_en_read_reg_1436">1, 0, 1, 0</column>
<column name="ret_V_1_mid1_reg_1767">32, 0, 32, 0</column>
<column name="ret_V_1_reg_1675">32, 0, 32, 0</column>
<column name="ret_V_8_reg_1854">16, 0, 16, 0</column>
<column name="rhs_V_7_reg_1628">16, 0, 48, 32</column>
<column name="sdiv_ln1513_1_reg_1564">16, 0, 16, 0</column>
<column name="select_ln1027_1_reg_1782">16, 0, 16, 0</column>
<column name="select_ln1027_5_reg_1727">1, 0, 1, 0</column>
<column name="select_ln1027_6_reg_1751">16, 0, 16, 0</column>
<column name="select_ln42_2_reg_1788">48, 0, 48, 0</column>
<column name="select_ln42_reg_1734">16, 0, 16, 0</column>
<column name="select_ln45_1_reg_1823">16, 0, 16, 0</column>
<column name="select_ln45_2_reg_1833">8, 0, 8, 0</column>
<column name="select_ln45_reg_1816">8, 0, 8, 0</column>
<column name="select_ln70_reg_1940">32, 0, 32, 0</column>
<column name="sub_ln1495_reg_1756">16, 0, 16, 0</column>
<column name="sub_ln42_reg_1761">16, 0, 16, 0</column>
<column name="sum_1_reg_359">32, 0, 32, 0</column>
<column name="sum_3_reg_371">32, 0, 32, 0</column>
<column name="sum_reg_1934">32, 0, 32, 0</column>
<column name="tmp12_reg_1918">48, 0, 48, 0</column>
<column name="tmp_reg_1908">32, 0, 32, 0</column>
<column name="trunc_ln4_reg_1903">62, 0, 62, 0</column>
<column name="zext_ln1513_3_reg_1516">16, 0, 17, 1</column>
<column name="zext_ln1513_8_reg_1526">16, 0, 17, 1</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 8, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 8, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, Conv, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, Conv, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, Conv, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
</table>
</item>
</section>
</profile>
