<stg><name>A_IO_L2_in_0_x0</name>


<trans_list>

<trans id="426" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
<literal name="and_ln168" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="2" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
<literal name="and_ln168" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="2" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1644" val="0"/>
<literal name="icmp_ln870_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="3" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1644" val="0"/>
<literal name="icmp_ln870_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="3" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1644" val="1"/>
<literal name="or_ln168" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="3" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1644" val="1"/>
<literal name="or_ln168" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="4" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1650" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="483" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1650" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="481" from="5" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="6" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="486" from="7" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1649" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1649" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="485" from="8" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="493" from="9" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1648" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1648" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="492" from="13" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="14" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1643" val="0"/>
<literal name="icmp_ln870" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="15" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1643" val="0"/>
<literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="15" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln168" val="0"/>
<literal name="icmp_ln890_1643" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="15" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln168" val="1"/>
<literal name="icmp_ln890_1643" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="497" from="16" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1647" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="498" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1647" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="496" from="17" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="18" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="501" from="19" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1646" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="502" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1646" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="500" from="20" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="508" from="21" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1645" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="509" from="21" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1645" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="504" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="505" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="506" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="507" from="25" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="26" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1639" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="513" from="29" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="514" from="29" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="511" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="512" from="31" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="32" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:0 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_A_PE_0_0_x025, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_A_IO_L2_in_1_x06, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_A_IO_L2_in_0_x05, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_0_0_x025, void @empty_1279, i32 0, i32 0, void @empty_1431, i32 0, i32 0, void @empty_1431, void @empty_1431, void @empty_1431, i32 0, i32 0, i32 0, i32 0, void @empty_1431, void @empty_1431

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L2_in_1_x06, void @empty_1279, i32 0, i32 0, void @empty_1431, i32 0, i32 0, void @empty_1431, void @empty_1431, void @empty_1431, i32 0, i32 0, i32 0, i32 0, void @empty_1431, void @empty_1431

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L2_in_0_x05, void @empty_1279, i32 0, i32 0, void @empty_1431, i32 0, i32 0, void @empty_1431, void @empty_1431, void @empty_1431, i32 0, i32 0, i32 0, i32 0, void @empty_1431, void @empty_1431

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="512" op_0_bw="64">
<![CDATA[
:6 %local_A_ping_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_A_ping_V"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="512" op_0_bw="64">
<![CDATA[
:7 %local_A_pong_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_A_pong_V"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="256" op_0_bw="64">
<![CDATA[
:8 %data_split_V_50 = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_split_V_50"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="256" op_0_bw="64">
<![CDATA[
:9 %data_split_V_49 = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_split_V_49"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="256" op_0_bw="64">
<![CDATA[
:10 %data_split_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_split_V"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:11 %specmemcore_ln157 = specmemcore void @_ssdm_op_SpecMemCore, i512 %local_A_ping_V, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln157"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:12 %specmemcore_ln158 = specmemcore void @_ssdm_op_SpecMemCore, i512 %local_A_pong_V, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln158"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13 %data_split_V_49_addr = getelementptr i256 %data_split_V_49, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="data_split_V_49_addr"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14 %data_split_V_49_addr_1 = getelementptr i256 %data_split_V_49, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="data_split_V_49_addr_1"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15 %data_split_V_50_addr = getelementptr i256 %data_split_V_50, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="data_split_V_50_addr"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16 %data_split_V_50_addr_1 = getelementptr i256 %data_split_V_50, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="data_split_V_50_addr_1"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
:17 %br_ln167 = br void

]]></Node>
<StgValue><ssdm name="br_ln167"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten199 = phi i12 0, void, i12 %add_ln890_387, void %.loopexit1242

]]></Node>
<StgValue><ssdm name="indvar_flatten199"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
:1 %indvar_flatten185 = phi i11 0, void, i11 %select_ln890_522, void %.loopexit1242

]]></Node>
<StgValue><ssdm name="indvar_flatten185"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:2 %intra_trans_en = phi i1 0, void, i1 1, void %.loopexit1242

]]></Node>
<StgValue><ssdm name="intra_trans_en"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:3 %arb_40 = phi i1 0, void, i1 %arb, void %.loopexit1242

]]></Node>
<StgValue><ssdm name="arb_40"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:4 %c2_V = phi i8 0, void, i8 %c2_V_90, void %.loopexit1242

]]></Node>
<StgValue><ssdm name="c2_V"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:5 %add_ln890_387 = add i12 %indvar_flatten199, i12 1

]]></Node>
<StgValue><ssdm name="add_ln890_387"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:6 %icmp_ln890 = icmp_eq  i12 %indvar_flatten199, i12 3072

]]></Node>
<StgValue><ssdm name="icmp_ln890"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %br_ln890 = br i1 %icmp_ln890, void %.split80, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split80:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_0_x0_loop_1_A_IO_L2_in_0_x0_loop_2_A_IO_L2_in_0_x0_loop_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split80:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3072, i64 3072, i64 3072

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split80:2 %icmp_ln890380 = icmp_eq  i11 %indvar_flatten185, i11 768

]]></Node>
<StgValue><ssdm name="icmp_ln890380"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split80:3 %or_ln167 = or i1 %icmp_ln890380, i1 %intra_trans_en

]]></Node>
<StgValue><ssdm name="or_ln167"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split80:4 %xor_ln167 = xor i1 %icmp_ln890380, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln167"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split80:5 %and_ln167 = and i1 %arb_40, i1 %xor_ln167

]]></Node>
<StgValue><ssdm name="and_ln167"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split80:6 %icmp_ln169 = icmp_eq  i8 %c2_V, i8 128

]]></Node>
<StgValue><ssdm name="icmp_ln169"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split80:7 %and_ln167_1 = and i1 %icmp_ln169, i1 %xor_ln167

]]></Node>
<StgValue><ssdm name="and_ln167_1"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split80:8 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_0_x0_loop_2_A_IO_L2_in_0_x0_loop_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split80:9 %or_ln168 = or i1 %and_ln167_1, i1 %or_ln167

]]></Node>
<StgValue><ssdm name="or_ln168"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split80:10 %xor_ln168 = xor i1 %icmp_ln169, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln168"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split80:11 %or_ln168_1 = or i1 %icmp_ln890380, i1 %xor_ln168

]]></Node>
<StgValue><ssdm name="or_ln168_1"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split80:12 %and_ln168 = and i1 %and_ln167, i1 %or_ln168_1

]]></Node>
<StgValue><ssdm name="and_ln168"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split80:13 %specloopname_ln169 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1107

]]></Node>
<StgValue><ssdm name="specloopname_ln169"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split80:14 %br_ln173 = br i1 %and_ln168, void %.preheader15.preheader, void %.preheader9.preheader

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
<literal name="and_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
.preheader15.preheader:0 %br_ln890 = br void %.preheader15

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
<literal name="and_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0">
<![CDATA[
.preheader9.preheader:0 %br_ln890 = br void %.preheader9

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.preheader:0 %br_ln318 = br void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln318"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader15:0 %c3_V_6 = phi i3 %add_ln691_1635, void %.loopexit1238, i3 0, void %.preheader15.preheader

]]></Node>
<StgValue><ssdm name="c3_V_6"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader15:1 %add_ln691_1635 = add i3 %c3_V_6, i3 1

]]></Node>
<StgValue><ssdm name="add_ln691_1635"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader15:2 %icmp_ln890_1644 = icmp_eq  i3 %c3_V_6, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln890_1644"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader15:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader15:4 %br_ln175 = br i1 %icmp_ln890_1644, void %.split63, void

]]></Node>
<StgValue><ssdm name="br_ln175"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1644" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split63:0 %specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1105

]]></Node>
<StgValue><ssdm name="specloopname_ln1616"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1644" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split63:1 %icmp_ln870_6 = icmp_eq  i3 %c3_V_6, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln870_6"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1644" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split63:2 %br_ln178 = br i1 %icmp_ln870_6, void %.preheader12.preheader.preheader, void %.preheader13.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln178"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1644" val="0"/>
<literal name="icmp_ln870_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
.preheader12.preheader.preheader:0 %br_ln890 = br void %.preheader12.preheader

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1644" val="0"/>
<literal name="icmp_ln870_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
.preheader13.preheader.preheader:0 %br_ln179 = br void %.preheader13.preheader

]]></Node>
<StgValue><ssdm name="br_ln179"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1644" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %br_ln214 = br i1 %or_ln168, void %.loopexit1242, void %.preheader10.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln214"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1644" val="1"/>
<literal name="or_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
.preheader10.preheader.preheader:0 %br_ln215 = br void %.preheader10.preheader

]]></Node>
<StgValue><ssdm name="br_ln215"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader12.preheader:0 %indvar_flatten33 = phi i10 %add_ln890_385, void %.preheader12, i10 0, void %.preheader12.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten33"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader12.preheader:1 %add_ln890_385 = add i10 %indvar_flatten33, i10 1

]]></Node>
<StgValue><ssdm name="add_ln890_385"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader12.preheader:2 %icmp_ln890_1650 = icmp_eq  i10 %indvar_flatten33, i10 512

]]></Node>
<StgValue><ssdm name="icmp_ln890_1650"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader12.preheader:3 %br_ln890 = br i1 %icmp_ln890_1650, void %.preheader12, void %.loopexit1238.loopexit

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader12:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_0_x0_loop_8_A_IO_L2_in_0_x0_loop_9_A_IO_L2_in_0_x0_loop_10_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader12:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader12:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_0_x0_loop_9_A_IO_L2_in_0_x0_loop_10_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader12:3 %specpipeline_ln197 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_1431

]]></Node>
<StgValue><ssdm name="specpipeline_ln197"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader12:4 %specloopname_ln197 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1102

]]></Node>
<StgValue><ssdm name="specloopname_ln197"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.preheader12:5 %tmp_769 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_0_x05

]]></Node>
<StgValue><ssdm name="tmp_769"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
.preheader12:6 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_1_x06, i512 %tmp_769

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
.preheader12:7 %br_ln0 = br void %.preheader12.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="101" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1238.loopexit:0 %br_ln0 = br void %.loopexit1238

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1238.loopexit441:0 %br_ln0 = br void %.loopexit1238

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1238:0 %br_ln0 = br void %.preheader15

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="104" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader13.preheader:0 %indvar_flatten13 = phi i10 %add_ln890_384, void %.preheader13, i10 0, void %.preheader13.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten13"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader13.preheader:1 %c4_V_96 = phi i5 %select_ln890_518, void %.preheader13, i5 0, void %.preheader13.preheader.preheader

]]></Node>
<StgValue><ssdm name="c4_V_96"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader13.preheader:2 %indvar_flatten = phi i7 %select_ln890_521, void %.preheader13, i7 0, void %.preheader13.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader13.preheader:3 %c5_V_156 = phi i2 %select_ln890_520, void %.preheader13, i2 0, void %.preheader13.preheader.preheader

]]></Node>
<StgValue><ssdm name="c5_V_156"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader13.preheader:4 %c6_V_167 = phi i5 %add_ln691_1632, void %.preheader13, i5 0, void %.preheader13.preheader.preheader

]]></Node>
<StgValue><ssdm name="c6_V_167"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader13.preheader:5 %add_ln890_384 = add i10 %indvar_flatten13, i10 1

]]></Node>
<StgValue><ssdm name="add_ln890_384"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader13.preheader:6 %icmp_ln890_1649 = icmp_eq  i10 %indvar_flatten13, i10 512

]]></Node>
<StgValue><ssdm name="icmp_ln890_1649"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader13.preheader:7 %br_ln890 = br i1 %icmp_ln890_1649, void %.preheader13, void %.loopexit1238.loopexit441

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1649" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader13:0 %add_ln691_1630 = add i5 %c4_V_96, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1630"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1649" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader13:3 %icmp_ln890_1659 = icmp_eq  i7 %indvar_flatten, i7 32

]]></Node>
<StgValue><ssdm name="icmp_ln890_1659"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1649" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader13:4 %select_ln890_517 = select i1 %icmp_ln890_1659, i2 0, i2 %c5_V_156

]]></Node>
<StgValue><ssdm name="select_ln890_517"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1649" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader13:5 %select_ln890_518 = select i1 %icmp_ln890_1659, i5 %add_ln691_1630, i5 %c4_V_96

]]></Node>
<StgValue><ssdm name="select_ln890_518"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1649" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader13:6 %shl_ln189 = shl i5 %select_ln890_518, i5 1

]]></Node>
<StgValue><ssdm name="shl_ln189"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1649" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader13:7 %xor_ln890_30 = xor i1 %icmp_ln890_1659, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_30"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1649" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader13:8 %icmp_ln890_1660 = icmp_eq  i5 %c6_V_167, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_1660"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1649" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader13:9 %and_ln890_52 = and i1 %icmp_ln890_1660, i1 %xor_ln890_30

]]></Node>
<StgValue><ssdm name="and_ln890_52"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1649" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader13:10 %add_ln691_1631 = add i2 %select_ln890_517, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691_1631"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1649" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader13:12 %or_ln890_28 = or i1 %and_ln890_52, i1 %icmp_ln890_1659

]]></Node>
<StgValue><ssdm name="or_ln890_28"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1649" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader13:13 %select_ln890_519 = select i1 %or_ln890_28, i5 0, i5 %c6_V_167

]]></Node>
<StgValue><ssdm name="select_ln890_519"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1649" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader13:14 %select_ln890_520 = select i1 %and_ln890_52, i2 %add_ln691_1631, i2 %select_ln890_517

]]></Node>
<StgValue><ssdm name="select_ln890_520"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1649" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="5" op_0_bw="2">
<![CDATA[
.preheader13:15 %zext_ln189 = zext i2 %select_ln890_520

]]></Node>
<StgValue><ssdm name="zext_ln189"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1649" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader13:16 %add_ln189 = add i5 %shl_ln189, i5 %zext_ln189

]]></Node>
<StgValue><ssdm name="add_ln189"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1649" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader13:27 %add_ln890_383 = add i7 %indvar_flatten, i7 1

]]></Node>
<StgValue><ssdm name="add_ln890_383"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1649" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader13:28 %select_ln890_521 = select i1 %icmp_ln890_1659, i7 1, i7 %add_ln890_383

]]></Node>
<StgValue><ssdm name="select_ln890_521"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="128" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader13:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_0_x0_loop_5_A_IO_L2_in_0_x0_loop_6_A_IO_L2_in_0_x0_loop_7_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader13:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader13:11 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_0_x0_loop_6_A_IO_L2_in_0_x0_loop_7_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader13:17 %tmp_1033_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %add_ln189, i4 0

]]></Node>
<StgValue><ssdm name="tmp_1033_cast"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="9" op_0_bw="5">
<![CDATA[
.preheader13:18 %zext_ln189_1 = zext i5 %select_ln890_519

]]></Node>
<StgValue><ssdm name="zext_ln189_1"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader13:19 %add_ln189_1 = add i9 %tmp_1033_cast, i9 %zext_ln189_1

]]></Node>
<StgValue><ssdm name="add_ln189_1"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="9">
<![CDATA[
.preheader13:20 %zext_ln189_2 = zext i9 %add_ln189_1

]]></Node>
<StgValue><ssdm name="zext_ln189_2"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader13:21 %local_A_pong_V_addr = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln189_2

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader13:22 %specpipeline_ln182 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_1431

]]></Node>
<StgValue><ssdm name="specpipeline_ln182"/></StgValue>
</operation>

<operation id="137" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader13:23 %specloopname_ln182 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1319

]]></Node>
<StgValue><ssdm name="specloopname_ln182"/></StgValue>
</operation>

<operation id="138" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.preheader13:24 %tmp = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_0_x05

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="512" op_1_bw="9">
<![CDATA[
.preheader13:25 %store_ln189 = store i512 %tmp, i9 %local_A_pong_V_addr

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="140" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader13:26 %add_ln691_1632 = add i5 %select_ln890_519, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1632"/></StgValue>
</operation>

<operation id="141" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
.preheader13:29 %br_ln0 = br void %.preheader13.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="142" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
.preheader10.preheader:0 %indvar_flatten84 = phi i14 %add_ln890_382, void %.preheader10, i14 0, void %.preheader10.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten84"/></StgValue>
</operation>

<operation id="143" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader10.preheader:1 %c5_V_155 = phi i2 %select_ln890_512, void %.preheader10, i2 0, void %.preheader10.preheader.preheader

]]></Node>
<StgValue><ssdm name="c5_V_155"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
.preheader10.preheader:2 %indvar_flatten54 = phi i14 %select_ln890_516, void %.preheader10, i14 0, void %.preheader10.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten54"/></StgValue>
</operation>

<operation id="145" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader10.preheader:3 %c6_V_165 = phi i6 %select_ln890_514, void %.preheader10, i6 0, void %.preheader10.preheader.preheader

]]></Node>
<StgValue><ssdm name="c6_V_165"/></StgValue>
</operation>

<operation id="146" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader10.preheader:4 %indvar_flatten41 = phi i9 %select_ln890_515, void %.preheader10, i9 0, void %.preheader10.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten41"/></StgValue>
</operation>

<operation id="147" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader10.preheader:5 %c8_V_30 = phi i5 %add_ln691_1629, void %.preheader10, i5 0, void %.preheader10.preheader.preheader

]]></Node>
<StgValue><ssdm name="c8_V_30"/></StgValue>
</operation>

<operation id="148" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10.preheader:6 %add_ln890_382 = add i14 %indvar_flatten84, i14 1

]]></Node>
<StgValue><ssdm name="add_ln890_382"/></StgValue>
</operation>

<operation id="149" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader10.preheader:7 %div_i_i27 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V_165, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="div_i_i27"/></StgValue>
</operation>

<operation id="150" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="6">
<![CDATA[
.preheader10.preheader:8 %empty = trunc i6 %c6_V_165

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="151" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10.preheader:9 %icmp_ln890_1648 = icmp_eq  i14 %indvar_flatten84, i14 8192

]]></Node>
<StgValue><ssdm name="icmp_ln890_1648"/></StgValue>
</operation>

<operation id="152" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader10.preheader:10 %br_ln890 = br i1 %icmp_ln890_1648, void %.preheader10, void %.loopexit1242.loopexit440

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="153" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader10:0 %add_ln691_1627 = add i2 %c5_V_155, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691_1627"/></StgValue>
</operation>

<operation id="154" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:3 %icmp_ln890_1656 = icmp_eq  i14 %indvar_flatten54, i14 4096

]]></Node>
<StgValue><ssdm name="icmp_ln890_1656"/></StgValue>
</operation>

<operation id="155" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader10:4 %select_ln890_511 = select i1 %icmp_ln890_1656, i6 0, i6 %c6_V_165

]]></Node>
<StgValue><ssdm name="select_ln890_511"/></StgValue>
</operation>

<operation id="156" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader10:5 %select_ln890_512 = select i1 %icmp_ln890_1656, i2 %add_ln691_1627, i2 %c5_V_155

]]></Node>
<StgValue><ssdm name="select_ln890_512"/></StgValue>
</operation>

<operation id="157" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader10:7 %select_ln890_513 = select i1 %icmp_ln890_1656, i4 0, i4 %div_i_i27

]]></Node>
<StgValue><ssdm name="select_ln890_513"/></StgValue>
</operation>

<operation id="158" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader10:8 %xor_ln890_33 = xor i1 %icmp_ln890_1656, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_33"/></StgValue>
</operation>

<operation id="159" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader10:9 %and_ln890_55 = and i1 %empty, i1 %xor_ln890_33

]]></Node>
<StgValue><ssdm name="and_ln890_55"/></StgValue>
</operation>

<operation id="160" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader10:10 %xor_ln890_29 = xor i1 %icmp_ln890_1656, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_29"/></StgValue>
</operation>

<operation id="161" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10:11 %icmp_ln890_1657 = icmp_eq  i5 %c8_V_30, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_1657"/></StgValue>
</operation>

<operation id="162" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader10:12 %and_ln890_50 = and i1 %icmp_ln890_1657, i1 %xor_ln890_29

]]></Node>
<StgValue><ssdm name="and_ln890_50"/></StgValue>
</operation>

<operation id="163" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader10:13 %icmp_ln890_1658 = icmp_eq  i9 %indvar_flatten41, i9 128

]]></Node>
<StgValue><ssdm name="icmp_ln890_1658"/></StgValue>
</operation>

<operation id="164" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader10:14 %and_ln890_51 = and i1 %icmp_ln890_1658, i1 %xor_ln890_29

]]></Node>
<StgValue><ssdm name="and_ln890_51"/></StgValue>
</operation>

<operation id="165" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader10:15 %add_ln691_1628 = add i6 %select_ln890_511, i6 1

]]></Node>
<StgValue><ssdm name="add_ln691_1628"/></StgValue>
</operation>

<operation id="166" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader10:17 %div_i_i623_mid1 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln691_1628, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="div_i_i623_mid1"/></StgValue>
</operation>

<operation id="167" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader10:18 %select_ln216 = select i1 %and_ln890_51, i4 %div_i_i623_mid1, i4 %select_ln890_513

]]></Node>
<StgValue><ssdm name="select_ln216"/></StgValue>
</operation>

<operation id="168" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="6">
<![CDATA[
.preheader10:19 %empty_2709 = trunc i6 %add_ln691_1628

]]></Node>
<StgValue><ssdm name="empty_2709"/></StgValue>
</operation>

<operation id="169" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader10:20 %select_ln216_1 = select i1 %and_ln890_51, i1 %empty_2709, i1 %and_ln890_55

]]></Node>
<StgValue><ssdm name="select_ln216_1"/></StgValue>
</operation>

<operation id="170" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader10:22 %xor_ln216 = xor i1 %icmp_ln890_1658, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln216"/></StgValue>
</operation>

<operation id="171" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader10:23 %or_ln216 = or i1 %icmp_ln890_1656, i1 %xor_ln216

]]></Node>
<StgValue><ssdm name="or_ln216"/></StgValue>
</operation>

<operation id="172" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader10:24 %and_ln216 = and i1 %and_ln890_50, i1 %or_ln216

]]></Node>
<StgValue><ssdm name="and_ln216"/></StgValue>
</operation>

<operation id="173" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader10:25 %select_ln890_514 = select i1 %and_ln890_51, i6 %add_ln691_1628, i6 %select_ln890_511

]]></Node>
<StgValue><ssdm name="select_ln890_514"/></StgValue>
</operation>

<operation id="174" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader10:27 %or_ln218 = or i1 %and_ln216, i1 %and_ln890_51

]]></Node>
<StgValue><ssdm name="or_ln218"/></StgValue>
</operation>

<operation id="175" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader10:28 %or_ln218_1 = or i1 %or_ln218, i1 %icmp_ln890_1656

]]></Node>
<StgValue><ssdm name="or_ln218_1"/></StgValue>
</operation>

<operation id="176" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader10:29 %select_ln218 = select i1 %or_ln218_1, i5 0, i5 %c8_V_30

]]></Node>
<StgValue><ssdm name="select_ln218"/></StgValue>
</operation>

<operation id="177" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader10:46 %add_ln890_380 = add i9 %indvar_flatten41, i9 1

]]></Node>
<StgValue><ssdm name="add_ln890_380"/></StgValue>
</operation>

<operation id="178" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader10:47 %or_ln890_27 = or i1 %and_ln890_51, i1 %icmp_ln890_1656

]]></Node>
<StgValue><ssdm name="or_ln890_27"/></StgValue>
</operation>

<operation id="179" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.preheader10:48 %select_ln890_515 = select i1 %or_ln890_27, i9 1, i9 %add_ln890_380

]]></Node>
<StgValue><ssdm name="select_ln890_515"/></StgValue>
</operation>

<operation id="180" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader10:49 %add_ln890_381 = add i14 %indvar_flatten54, i14 1

]]></Node>
<StgValue><ssdm name="add_ln890_381"/></StgValue>
</operation>

<operation id="181" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
.preheader10:50 %select_ln890_516 = select i1 %icmp_ln890_1656, i14 1, i14 %add_ln890_381

]]></Node>
<StgValue><ssdm name="select_ln890_516"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="182" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="5" op_0_bw="2">
<![CDATA[
.preheader10:6 %zext_ln226 = zext i2 %select_ln890_512

]]></Node>
<StgValue><ssdm name="zext_ln226"/></StgValue>
</operation>

<operation id="183" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10:30 %shl_ln226 = shl i5 %select_ln218, i5 1

]]></Node>
<StgValue><ssdm name="shl_ln226"/></StgValue>
</operation>

<operation id="184" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10:31 %add_ln226 = add i5 %shl_ln226, i5 %zext_ln226

]]></Node>
<StgValue><ssdm name="add_ln226"/></StgValue>
</operation>

<operation id="185" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader10:32 %or_ln14 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %add_ln226, i4 %select_ln216

]]></Node>
<StgValue><ssdm name="or_ln14"/></StgValue>
</operation>

<operation id="186" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="9">
<![CDATA[
.preheader10:33 %zext_ln226_1 = zext i9 %or_ln14

]]></Node>
<StgValue><ssdm name="zext_ln226_1"/></StgValue>
</operation>

<operation id="187" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:34 %local_A_ping_V_addr_16 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln226_1

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr_16"/></StgValue>
</operation>

<operation id="188" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="512" op_0_bw="9">
<![CDATA[
.preheader10:37 %in_data_V_52 = load i9 %local_A_ping_V_addr_16

]]></Node>
<StgValue><ssdm name="in_data_V_52"/></StgValue>
</operation>

<operation id="189" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10:45 %add_ln691_1629 = add i5 %select_ln218, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1629"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="190" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="512" op_0_bw="9">
<![CDATA[
.preheader10:37 %in_data_V_52 = load i9 %local_A_ping_V_addr_16

]]></Node>
<StgValue><ssdm name="in_data_V_52"/></StgValue>
</operation>

<operation id="191" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="256" op_0_bw="512">
<![CDATA[
.preheader10:38 %trunc_ln674_131 = trunc i512 %in_data_V_52

]]></Node>
<StgValue><ssdm name="trunc_ln674_131"/></StgValue>
</operation>

<operation id="192" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="256" op_1_bw="1">
<![CDATA[
.preheader10:39 %store_ln228 = store i256 %trunc_ln674_131, i1 %data_split_V_50_addr

]]></Node>
<StgValue><ssdm name="store_ln228"/></StgValue>
</operation>

<operation id="193" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader10:40 %p_Result_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %in_data_V_52, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="194" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="256" op_1_bw="1">
<![CDATA[
.preheader10:41 %store_ln228 = store i256 %p_Result_1, i1 %data_split_V_50_addr_1

]]></Node>
<StgValue><ssdm name="store_ln228"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="195" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="1">
<![CDATA[
.preheader10:21 %zext_ln216 = zext i1 %select_ln216_1

]]></Node>
<StgValue><ssdm name="zext_ln216"/></StgValue>
</operation>

<operation id="196" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:42 %data_split_V_50_addr_2 = getelementptr i256 %data_split_V_50, i64 0, i64 %zext_ln216

]]></Node>
<StgValue><ssdm name="data_split_V_50_addr_2"/></StgValue>
</operation>

<operation id="197" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader10:43 %data_split_V_50_load = load i1 %data_split_V_50_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_50_load"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="198" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader10:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_0_x0_loop_11_A_IO_L2_in_0_x0_loop_13_A_IO_L2_in_0_x0_loop_14_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="199" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader10:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="200" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader10:16 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_0_x0_loop_12_A_IO_L2_in_0_x0_loop_13_A_IO_L2_in_0_x0_loop_14_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="201" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader10:26 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_0_x0_loop_13_A_IO_L2_in_0_x0_loop_14_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="202" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader10:35 %specpipeline_ln220 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_1431

]]></Node>
<StgValue><ssdm name="specpipeline_ln220"/></StgValue>
</operation>

<operation id="203" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader10:36 %specloopname_ln220 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1082

]]></Node>
<StgValue><ssdm name="specloopname_ln220"/></StgValue>
</operation>

<operation id="204" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader10:43 %data_split_V_50_load = load i1 %data_split_V_50_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_50_load"/></StgValue>
</operation>

<operation id="205" st_id="13" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
.preheader10:44 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_0_0_x025, i256 %data_split_V_50_load

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="206" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1648" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0">
<![CDATA[
.preheader10:51 %br_ln0 = br void %.preheader10.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="207" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln168" val="0"/>
<literal name="or_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1242.loopexit440:0 %br_ln0 = br void %.loopexit1242

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="208" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln168" val="1"/>
<literal name="or_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1242.loopexit:0 %br_ln0 = br void %.loopexit1242

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="209" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit1242:0 %arb = xor i1 %and_ln168, i1 1

]]></Node>
<StgValue><ssdm name="arb"/></StgValue>
</operation>

<operation id="210" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit1242:1 %add_ln691_1633 = add i8 %c2_V, i8 1

]]></Node>
<StgValue><ssdm name="add_ln691_1633"/></StgValue>
</operation>

<operation id="211" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit1242:2 %or_ln691 = or i1 %and_ln167_1, i1 %icmp_ln890380

]]></Node>
<StgValue><ssdm name="or_ln691"/></StgValue>
</operation>

<operation id="212" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.loopexit1242:3 %c2_V_90 = select i1 %or_ln691, i8 1, i8 %add_ln691_1633

]]></Node>
<StgValue><ssdm name="c2_V_90"/></StgValue>
</operation>

<operation id="213" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890380" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.loopexit1242:4 %add_ln890_386 = add i11 %indvar_flatten185, i11 1

]]></Node>
<StgValue><ssdm name="add_ln890_386"/></StgValue>
</operation>

<operation id="214" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
.loopexit1242:5 %select_ln890_522 = select i1 %icmp_ln890380, i11 1, i11 %add_ln890_386

]]></Node>
<StgValue><ssdm name="select_ln890_522"/></StgValue>
</operation>

<operation id="215" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1242:6 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="216" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader9:0 %c3_V = phi i3 %add_ln691_1634, void %.loopexit1240, i3 0, void %.preheader9.preheader

]]></Node>
<StgValue><ssdm name="c3_V"/></StgValue>
</operation>

<operation id="217" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader9:1 %add_ln691_1634 = add i3 %c3_V, i3 1

]]></Node>
<StgValue><ssdm name="add_ln691_1634"/></StgValue>
</operation>

<operation id="218" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader9:2 %icmp_ln890_1643 = icmp_eq  i3 %c3_V, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln890_1643"/></StgValue>
</operation>

<operation id="219" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader9:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="220" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9:4 %br_ln241 = br i1 %icmp_ln890_1643, void %.split39, void

]]></Node>
<StgValue><ssdm name="br_ln241"/></StgValue>
</operation>

<operation id="221" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1643" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split39:0 %specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1430

]]></Node>
<StgValue><ssdm name="specloopname_ln1616"/></StgValue>
</operation>

<operation id="222" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1643" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split39:1 %icmp_ln870 = icmp_eq  i3 %c3_V, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln870"/></StgValue>
</operation>

<operation id="223" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1643" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split39:2 %br_ln244 = br i1 %icmp_ln870, void %.preheader6.preheader.preheader, void %.preheader7.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>

<operation id="224" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1643" val="0"/>
<literal name="icmp_ln870" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.preheader.preheader:0 %br_ln890 = br void %.preheader6.preheader

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="225" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1643" val="0"/>
<literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.preheader.preheader:0 %br_ln245 = br void %.preheader7.preheader

]]></Node>
<StgValue><ssdm name="br_ln245"/></StgValue>
</operation>

<operation id="226" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1643" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %br_ln280 = br i1 %or_ln168, void %.loopexit1242, void %.preheader5.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln280"/></StgValue>
</operation>

<operation id="227" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln168" val="1"/>
<literal name="icmp_ln890_1643" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.preheader.preheader:0 %br_ln281 = br void %.preheader5.preheader

]]></Node>
<StgValue><ssdm name="br_ln281"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="228" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader6.preheader:0 %indvar_flatten126 = phi i10 %add_ln890_379, void %.preheader6, i10 0, void %.preheader6.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten126"/></StgValue>
</operation>

<operation id="229" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader6.preheader:1 %add_ln890_379 = add i10 %indvar_flatten126, i10 1

]]></Node>
<StgValue><ssdm name="add_ln890_379"/></StgValue>
</operation>

<operation id="230" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader6.preheader:2 %icmp_ln890_1647 = icmp_eq  i10 %indvar_flatten126, i10 512

]]></Node>
<StgValue><ssdm name="icmp_ln890_1647"/></StgValue>
</operation>

<operation id="231" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6.preheader:3 %br_ln890 = br i1 %icmp_ln890_1647, void %.preheader6, void %.loopexit1240.loopexit

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="232" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader6:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_0_x0_loop_20_A_IO_L2_in_0_x0_loop_21_A_IO_L2_in_0_x0_loop_22_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="233" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader6:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="234" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader6:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_0_x0_loop_21_A_IO_L2_in_0_x0_loop_22_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="235" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader6:3 %specpipeline_ln263 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_1431

]]></Node>
<StgValue><ssdm name="specpipeline_ln263"/></StgValue>
</operation>

<operation id="236" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader6:4 %specloopname_ln263 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1429

]]></Node>
<StgValue><ssdm name="specloopname_ln263"/></StgValue>
</operation>

<operation id="237" st_id="17" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.preheader6:5 %tmp_771 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_0_x05

]]></Node>
<StgValue><ssdm name="tmp_771"/></StgValue>
</operation>

<operation id="238" st_id="17" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
.preheader6:6 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_1_x06, i512 %tmp_771

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="239" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0">
<![CDATA[
.preheader6:7 %br_ln0 = br void %.preheader6.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="240" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1240.loopexit:0 %br_ln0 = br void %.loopexit1240

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="241" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1240.loopexit439:0 %br_ln0 = br void %.loopexit1240

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="242" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1240:0 %br_ln0 = br void %.preheader9

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="243" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader7.preheader:0 %indvar_flatten106 = phi i10 %add_ln890_378, void %.preheader7, i10 0, void %.preheader7.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten106"/></StgValue>
</operation>

<operation id="244" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader7.preheader:1 %c4_V = phi i5 %select_ln890_507, void %.preheader7, i5 0, void %.preheader7.preheader.preheader

]]></Node>
<StgValue><ssdm name="c4_V"/></StgValue>
</operation>

<operation id="245" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader7.preheader:2 %indvar_flatten92 = phi i7 %select_ln890_510, void %.preheader7, i7 0, void %.preheader7.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten92"/></StgValue>
</operation>

<operation id="246" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader7.preheader:3 %c5_V_154 = phi i2 %select_ln890_509, void %.preheader7, i2 0, void %.preheader7.preheader.preheader

]]></Node>
<StgValue><ssdm name="c5_V_154"/></StgValue>
</operation>

<operation id="247" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader7.preheader:4 %c6_V_166 = phi i5 %add_ln691_1626, void %.preheader7, i5 0, void %.preheader7.preheader.preheader

]]></Node>
<StgValue><ssdm name="c6_V_166"/></StgValue>
</operation>

<operation id="248" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:5 %add_ln890_378 = add i10 %indvar_flatten106, i10 1

]]></Node>
<StgValue><ssdm name="add_ln890_378"/></StgValue>
</operation>

<operation id="249" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader7.preheader:6 %icmp_ln890_1646 = icmp_eq  i10 %indvar_flatten106, i10 512

]]></Node>
<StgValue><ssdm name="icmp_ln890_1646"/></StgValue>
</operation>

<operation id="250" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7.preheader:7 %br_ln890 = br i1 %icmp_ln890_1646, void %.preheader7, void %.loopexit1240.loopexit439

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="251" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1646" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader7:0 %add_ln691_1624 = add i5 %c4_V, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1624"/></StgValue>
</operation>

<operation id="252" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1646" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader7:3 %icmp_ln890_1654 = icmp_eq  i7 %indvar_flatten92, i7 32

]]></Node>
<StgValue><ssdm name="icmp_ln890_1654"/></StgValue>
</operation>

<operation id="253" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1646" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader7:4 %select_ln890_506 = select i1 %icmp_ln890_1654, i2 0, i2 %c5_V_154

]]></Node>
<StgValue><ssdm name="select_ln890_506"/></StgValue>
</operation>

<operation id="254" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1646" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader7:5 %select_ln890_507 = select i1 %icmp_ln890_1654, i5 %add_ln691_1624, i5 %c4_V

]]></Node>
<StgValue><ssdm name="select_ln890_507"/></StgValue>
</operation>

<operation id="255" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1646" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader7:6 %shl_ln255 = shl i5 %select_ln890_507, i5 1

]]></Node>
<StgValue><ssdm name="shl_ln255"/></StgValue>
</operation>

<operation id="256" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1646" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader7:7 %xor_ln890_28 = xor i1 %icmp_ln890_1654, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_28"/></StgValue>
</operation>

<operation id="257" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1646" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader7:8 %icmp_ln890_1655 = icmp_eq  i5 %c6_V_166, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_1655"/></StgValue>
</operation>

<operation id="258" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1646" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader7:9 %and_ln890_49 = and i1 %icmp_ln890_1655, i1 %xor_ln890_28

]]></Node>
<StgValue><ssdm name="and_ln890_49"/></StgValue>
</operation>

<operation id="259" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1646" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader7:10 %add_ln691_1625 = add i2 %select_ln890_506, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691_1625"/></StgValue>
</operation>

<operation id="260" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1646" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader7:12 %or_ln890_26 = or i1 %and_ln890_49, i1 %icmp_ln890_1654

]]></Node>
<StgValue><ssdm name="or_ln890_26"/></StgValue>
</operation>

<operation id="261" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1646" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader7:13 %select_ln890_508 = select i1 %or_ln890_26, i5 0, i5 %c6_V_166

]]></Node>
<StgValue><ssdm name="select_ln890_508"/></StgValue>
</operation>

<operation id="262" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1646" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader7:14 %select_ln890_509 = select i1 %and_ln890_49, i2 %add_ln691_1625, i2 %select_ln890_506

]]></Node>
<StgValue><ssdm name="select_ln890_509"/></StgValue>
</operation>

<operation id="263" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1646" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="5" op_0_bw="2">
<![CDATA[
.preheader7:15 %zext_ln255 = zext i2 %select_ln890_509

]]></Node>
<StgValue><ssdm name="zext_ln255"/></StgValue>
</operation>

<operation id="264" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1646" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader7:16 %add_ln255 = add i5 %shl_ln255, i5 %zext_ln255

]]></Node>
<StgValue><ssdm name="add_ln255"/></StgValue>
</operation>

<operation id="265" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1646" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader7:27 %add_ln890_377 = add i7 %indvar_flatten92, i7 1

]]></Node>
<StgValue><ssdm name="add_ln890_377"/></StgValue>
</operation>

<operation id="266" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1646" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader7:28 %select_ln890_510 = select i1 %icmp_ln890_1654, i7 1, i7 %add_ln890_377

]]></Node>
<StgValue><ssdm name="select_ln890_510"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="267" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader7:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_0_x0_loop_17_A_IO_L2_in_0_x0_loop_18_A_IO_L2_in_0_x0_loop_19_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="268" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader7:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="269" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader7:11 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_0_x0_loop_18_A_IO_L2_in_0_x0_loop_19_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="270" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader7:17 %tmp_1027_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %add_ln255, i4 0

]]></Node>
<StgValue><ssdm name="tmp_1027_cast"/></StgValue>
</operation>

<operation id="271" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="9" op_0_bw="5">
<![CDATA[
.preheader7:18 %zext_ln255_1 = zext i5 %select_ln890_508

]]></Node>
<StgValue><ssdm name="zext_ln255_1"/></StgValue>
</operation>

<operation id="272" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader7:19 %add_ln255_1 = add i9 %tmp_1027_cast, i9 %zext_ln255_1

]]></Node>
<StgValue><ssdm name="add_ln255_1"/></StgValue>
</operation>

<operation id="273" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="9">
<![CDATA[
.preheader7:20 %zext_ln255_2 = zext i9 %add_ln255_1

]]></Node>
<StgValue><ssdm name="zext_ln255_2"/></StgValue>
</operation>

<operation id="274" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7:21 %local_A_ping_V_addr_15 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln255_2

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr_15"/></StgValue>
</operation>

<operation id="275" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader7:22 %specpipeline_ln248 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_1431

]]></Node>
<StgValue><ssdm name="specpipeline_ln248"/></StgValue>
</operation>

<operation id="276" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader7:23 %specloopname_ln248 = specloopname void @_ssdm_op_SpecLoopName, void @empty_622

]]></Node>
<StgValue><ssdm name="specloopname_ln248"/></StgValue>
</operation>

<operation id="277" st_id="20" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.preheader7:24 %tmp_770 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_0_x05

]]></Node>
<StgValue><ssdm name="tmp_770"/></StgValue>
</operation>

<operation id="278" st_id="20" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="512" op_1_bw="9">
<![CDATA[
.preheader7:25 %store_ln255 = store i512 %tmp_770, i9 %local_A_ping_V_addr_15

]]></Node>
<StgValue><ssdm name="store_ln255"/></StgValue>
</operation>

<operation id="279" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader7:26 %add_ln691_1626 = add i5 %select_ln890_508, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1626"/></StgValue>
</operation>

<operation id="280" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0">
<![CDATA[
.preheader7:29 %br_ln0 = br void %.preheader7.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="281" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
.preheader5.preheader:0 %indvar_flatten177 = phi i14 %add_ln890_376, void %.preheader5, i14 0, void %.preheader5.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten177"/></StgValue>
</operation>

<operation id="282" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader5.preheader:1 %c5_V_153 = phi i2 %select_ln890_501, void %.preheader5, i2 0, void %.preheader5.preheader.preheader

]]></Node>
<StgValue><ssdm name="c5_V_153"/></StgValue>
</operation>

<operation id="283" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
.preheader5.preheader:2 %indvar_flatten147 = phi i14 %select_ln890_505, void %.preheader5, i14 0, void %.preheader5.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten147"/></StgValue>
</operation>

<operation id="284" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader5.preheader:3 %c6_V_164 = phi i6 %select_ln890_503, void %.preheader5, i6 0, void %.preheader5.preheader.preheader

]]></Node>
<StgValue><ssdm name="c6_V_164"/></StgValue>
</operation>

<operation id="285" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader5.preheader:4 %indvar_flatten134 = phi i9 %select_ln890_504, void %.preheader5, i9 0, void %.preheader5.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten134"/></StgValue>
</operation>

<operation id="286" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader5.preheader:5 %c8_V_29 = phi i5 %add_ln691_1623, void %.preheader5, i5 0, void %.preheader5.preheader.preheader

]]></Node>
<StgValue><ssdm name="c8_V_29"/></StgValue>
</operation>

<operation id="287" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader5.preheader:6 %add_ln890_376 = add i14 %indvar_flatten177, i14 1

]]></Node>
<StgValue><ssdm name="add_ln890_376"/></StgValue>
</operation>

<operation id="288" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader5.preheader:7 %div_i_i26 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V_164, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="div_i_i26"/></StgValue>
</operation>

<operation id="289" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="6">
<![CDATA[
.preheader5.preheader:8 %empty_2710 = trunc i6 %c6_V_164

]]></Node>
<StgValue><ssdm name="empty_2710"/></StgValue>
</operation>

<operation id="290" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader5.preheader:9 %icmp_ln890_1645 = icmp_eq  i14 %indvar_flatten177, i14 8192

]]></Node>
<StgValue><ssdm name="icmp_ln890_1645"/></StgValue>
</operation>

<operation id="291" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5.preheader:10 %br_ln890 = br i1 %icmp_ln890_1645, void %.preheader5, void %.loopexit1242.loopexit

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="292" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1645" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader5:0 %add_ln691_1621 = add i2 %c5_V_153, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691_1621"/></StgValue>
</operation>

<operation id="293" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1645" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader5:3 %icmp_ln890_1651 = icmp_eq  i14 %indvar_flatten147, i14 4096

]]></Node>
<StgValue><ssdm name="icmp_ln890_1651"/></StgValue>
</operation>

<operation id="294" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1645" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader5:4 %select_ln890_500 = select i1 %icmp_ln890_1651, i6 0, i6 %c6_V_164

]]></Node>
<StgValue><ssdm name="select_ln890_500"/></StgValue>
</operation>

<operation id="295" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1645" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader5:5 %select_ln890_501 = select i1 %icmp_ln890_1651, i2 %add_ln691_1621, i2 %c5_V_153

]]></Node>
<StgValue><ssdm name="select_ln890_501"/></StgValue>
</operation>

<operation id="296" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1645" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader5:7 %select_ln890_502 = select i1 %icmp_ln890_1651, i4 0, i4 %div_i_i26

]]></Node>
<StgValue><ssdm name="select_ln890_502"/></StgValue>
</operation>

<operation id="297" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1645" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader5:8 %xor_ln890_32 = xor i1 %icmp_ln890_1651, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_32"/></StgValue>
</operation>

<operation id="298" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1645" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader5:9 %and_ln890_54 = and i1 %empty_2710, i1 %xor_ln890_32

]]></Node>
<StgValue><ssdm name="and_ln890_54"/></StgValue>
</operation>

<operation id="299" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1645" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader5:10 %xor_ln890_27 = xor i1 %icmp_ln890_1651, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_27"/></StgValue>
</operation>

<operation id="300" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1645" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader5:11 %icmp_ln890_1652 = icmp_eq  i5 %c8_V_29, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_1652"/></StgValue>
</operation>

<operation id="301" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1645" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader5:12 %and_ln890_47 = and i1 %icmp_ln890_1652, i1 %xor_ln890_27

]]></Node>
<StgValue><ssdm name="and_ln890_47"/></StgValue>
</operation>

<operation id="302" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1645" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader5:13 %icmp_ln890_1653 = icmp_eq  i9 %indvar_flatten134, i9 128

]]></Node>
<StgValue><ssdm name="icmp_ln890_1653"/></StgValue>
</operation>

<operation id="303" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1645" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader5:14 %and_ln890_48 = and i1 %icmp_ln890_1653, i1 %xor_ln890_27

]]></Node>
<StgValue><ssdm name="and_ln890_48"/></StgValue>
</operation>

<operation id="304" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1645" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader5:15 %add_ln691_1622 = add i6 %select_ln890_500, i6 1

]]></Node>
<StgValue><ssdm name="add_ln691_1622"/></StgValue>
</operation>

<operation id="305" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1645" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader5:17 %div_i_i367_mid1 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln691_1622, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="div_i_i367_mid1"/></StgValue>
</operation>

<operation id="306" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1645" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader5:18 %select_ln282 = select i1 %and_ln890_48, i4 %div_i_i367_mid1, i4 %select_ln890_502

]]></Node>
<StgValue><ssdm name="select_ln282"/></StgValue>
</operation>

<operation id="307" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1645" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="6">
<![CDATA[
.preheader5:19 %empty_2711 = trunc i6 %add_ln691_1622

]]></Node>
<StgValue><ssdm name="empty_2711"/></StgValue>
</operation>

<operation id="308" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1645" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader5:20 %select_ln282_1 = select i1 %and_ln890_48, i1 %empty_2711, i1 %and_ln890_54

]]></Node>
<StgValue><ssdm name="select_ln282_1"/></StgValue>
</operation>

<operation id="309" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1645" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader5:22 %xor_ln282 = xor i1 %icmp_ln890_1653, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln282"/></StgValue>
</operation>

<operation id="310" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1645" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader5:23 %or_ln282 = or i1 %icmp_ln890_1651, i1 %xor_ln282

]]></Node>
<StgValue><ssdm name="or_ln282"/></StgValue>
</operation>

<operation id="311" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1645" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader5:24 %and_ln282 = and i1 %and_ln890_47, i1 %or_ln282

]]></Node>
<StgValue><ssdm name="and_ln282"/></StgValue>
</operation>

<operation id="312" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1645" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader5:25 %select_ln890_503 = select i1 %and_ln890_48, i6 %add_ln691_1622, i6 %select_ln890_500

]]></Node>
<StgValue><ssdm name="select_ln890_503"/></StgValue>
</operation>

<operation id="313" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1645" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader5:27 %or_ln284 = or i1 %and_ln282, i1 %and_ln890_48

]]></Node>
<StgValue><ssdm name="or_ln284"/></StgValue>
</operation>

<operation id="314" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1645" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader5:28 %or_ln284_1 = or i1 %or_ln284, i1 %icmp_ln890_1651

]]></Node>
<StgValue><ssdm name="or_ln284_1"/></StgValue>
</operation>

<operation id="315" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1645" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader5:29 %select_ln284 = select i1 %or_ln284_1, i5 0, i5 %c8_V_29

]]></Node>
<StgValue><ssdm name="select_ln284"/></StgValue>
</operation>

<operation id="316" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1645" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader5:46 %add_ln890_374 = add i9 %indvar_flatten134, i9 1

]]></Node>
<StgValue><ssdm name="add_ln890_374"/></StgValue>
</operation>

<operation id="317" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1645" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader5:47 %or_ln890_25 = or i1 %and_ln890_48, i1 %icmp_ln890_1651

]]></Node>
<StgValue><ssdm name="or_ln890_25"/></StgValue>
</operation>

<operation id="318" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1645" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.preheader5:48 %select_ln890_504 = select i1 %or_ln890_25, i9 1, i9 %add_ln890_374

]]></Node>
<StgValue><ssdm name="select_ln890_504"/></StgValue>
</operation>

<operation id="319" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1645" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader5:49 %add_ln890_375 = add i14 %indvar_flatten147, i14 1

]]></Node>
<StgValue><ssdm name="add_ln890_375"/></StgValue>
</operation>

<operation id="320" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1645" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
.preheader5:50 %select_ln890_505 = select i1 %icmp_ln890_1651, i14 1, i14 %add_ln890_375

]]></Node>
<StgValue><ssdm name="select_ln890_505"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="321" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1645" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="5" op_0_bw="2">
<![CDATA[
.preheader5:6 %zext_ln292 = zext i2 %select_ln890_501

]]></Node>
<StgValue><ssdm name="zext_ln292"/></StgValue>
</operation>

<operation id="322" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1645" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader5:30 %shl_ln292 = shl i5 %select_ln284, i5 1

]]></Node>
<StgValue><ssdm name="shl_ln292"/></StgValue>
</operation>

<operation id="323" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1645" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader5:31 %add_ln292 = add i5 %shl_ln292, i5 %zext_ln292

]]></Node>
<StgValue><ssdm name="add_ln292"/></StgValue>
</operation>

<operation id="324" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1645" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader5:32 %or_ln13 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %add_ln292, i4 %select_ln282

]]></Node>
<StgValue><ssdm name="or_ln13"/></StgValue>
</operation>

<operation id="325" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1645" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="64" op_0_bw="9">
<![CDATA[
.preheader5:33 %zext_ln292_1 = zext i9 %or_ln13

]]></Node>
<StgValue><ssdm name="zext_ln292_1"/></StgValue>
</operation>

<operation id="326" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1645" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5:34 %local_A_pong_V_addr_8 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln292_1

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_8"/></StgValue>
</operation>

<operation id="327" st_id="22" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1645" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="512" op_0_bw="9">
<![CDATA[
.preheader5:37 %in_data_V_51 = load i9 %local_A_pong_V_addr_8

]]></Node>
<StgValue><ssdm name="in_data_V_51"/></StgValue>
</operation>

<operation id="328" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1645" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader5:45 %add_ln691_1623 = add i5 %select_ln284, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1623"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="329" st_id="23" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1645" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="512" op_0_bw="9">
<![CDATA[
.preheader5:37 %in_data_V_51 = load i9 %local_A_pong_V_addr_8

]]></Node>
<StgValue><ssdm name="in_data_V_51"/></StgValue>
</operation>

<operation id="330" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1645" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="256" op_0_bw="512">
<![CDATA[
.preheader5:38 %trunc_ln674_130 = trunc i512 %in_data_V_51

]]></Node>
<StgValue><ssdm name="trunc_ln674_130"/></StgValue>
</operation>

<operation id="331" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1645" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="256" op_1_bw="1">
<![CDATA[
.preheader5:39 %store_ln294 = store i256 %trunc_ln674_130, i1 %data_split_V_49_addr

]]></Node>
<StgValue><ssdm name="store_ln294"/></StgValue>
</operation>

<operation id="332" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1645" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader5:40 %p_Result_4624_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %in_data_V_51, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="p_Result_4624_1"/></StgValue>
</operation>

<operation id="333" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1645" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="256" op_1_bw="1">
<![CDATA[
.preheader5:41 %store_ln294 = store i256 %p_Result_4624_1, i1 %data_split_V_49_addr_1

]]></Node>
<StgValue><ssdm name="store_ln294"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="334" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1645" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="1">
<![CDATA[
.preheader5:21 %zext_ln282 = zext i1 %select_ln282_1

]]></Node>
<StgValue><ssdm name="zext_ln282"/></StgValue>
</operation>

<operation id="335" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1645" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5:42 %data_split_V_49_addr_2 = getelementptr i256 %data_split_V_49, i64 0, i64 %zext_ln282

]]></Node>
<StgValue><ssdm name="data_split_V_49_addr_2"/></StgValue>
</operation>

<operation id="336" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1645" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:43 %data_split_V_49_load = load i1 %data_split_V_49_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_49_load"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="337" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1645" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader5:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_0_x0_loop_23_A_IO_L2_in_0_x0_loop_25_A_IO_L2_in_0_x0_loop_26_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="338" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1645" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="339" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1645" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader5:16 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_0_x0_loop_24_A_IO_L2_in_0_x0_loop_25_A_IO_L2_in_0_x0_loop_26_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="340" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1645" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader5:26 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_0_x0_loop_25_A_IO_L2_in_0_x0_loop_26_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="341" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1645" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader5:35 %specpipeline_ln286 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_1431

]]></Node>
<StgValue><ssdm name="specpipeline_ln286"/></StgValue>
</operation>

<operation id="342" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1645" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader5:36 %specloopname_ln286 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1354

]]></Node>
<StgValue><ssdm name="specloopname_ln286"/></StgValue>
</operation>

<operation id="343" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1645" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:43 %data_split_V_49_load = load i1 %data_split_V_49_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_49_load"/></StgValue>
</operation>

<operation id="344" st_id="25" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1645" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
.preheader5:44 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_0_0_x025, i256 %data_split_V_49_load

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="345" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1645" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0">
<![CDATA[
.preheader5:51 %br_ln0 = br void %.preheader5.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="346" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
.preheader.preheader:0 %indvar_flatten250 = phi i14 %add_ln890_373, void, i14 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten250"/></StgValue>
</operation>

<operation id="347" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader.preheader:1 %c5_V = phi i2 %select_ln890_495, void, i2 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="c5_V"/></StgValue>
</operation>

<operation id="348" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
.preheader.preheader:2 %indvar_flatten220 = phi i14 %select_ln890_499, void, i14 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten220"/></StgValue>
</operation>

<operation id="349" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader.preheader:3 %c6_V = phi i6 %select_ln890_497, void, i6 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="c6_V"/></StgValue>
</operation>

<operation id="350" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader.preheader:4 %indvar_flatten207 = phi i9 %select_ln890_498, void, i9 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten207"/></StgValue>
</operation>

<operation id="351" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader.preheader:5 %c8_V = phi i5 %add_ln691_1619, void, i5 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="c8_V"/></StgValue>
</operation>

<operation id="352" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader:6 %add_ln890_373 = add i14 %indvar_flatten250, i14 1

]]></Node>
<StgValue><ssdm name="add_ln890_373"/></StgValue>
</operation>

<operation id="353" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:7 %div_i_i = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="div_i_i"/></StgValue>
</operation>

<operation id="354" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="6">
<![CDATA[
.preheader.preheader:8 %empty_2712 = trunc i6 %c6_V

]]></Node>
<StgValue><ssdm name="empty_2712"/></StgValue>
</operation>

<operation id="355" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader:9 %icmp_ln890_1639 = icmp_eq  i14 %indvar_flatten250, i14 8192

]]></Node>
<StgValue><ssdm name="icmp_ln890_1639"/></StgValue>
</operation>

<operation id="356" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader:10 %br_ln890 = br i1 %icmp_ln890_1639, void %.preheader, void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="357" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1639" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:0 %add_ln691 = add i2 %c5_V, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691"/></StgValue>
</operation>

<operation id="358" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1639" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:3 %icmp_ln890_1640 = icmp_eq  i14 %indvar_flatten220, i14 4096

]]></Node>
<StgValue><ssdm name="icmp_ln890_1640"/></StgValue>
</operation>

<operation id="359" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1639" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader:4 %select_ln890 = select i1 %icmp_ln890_1640, i6 0, i6 %c6_V

]]></Node>
<StgValue><ssdm name="select_ln890"/></StgValue>
</operation>

<operation id="360" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1639" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader:5 %select_ln890_495 = select i1 %icmp_ln890_1640, i2 %add_ln691, i2 %c5_V

]]></Node>
<StgValue><ssdm name="select_ln890_495"/></StgValue>
</operation>

<operation id="361" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1639" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader:7 %select_ln890_496 = select i1 %icmp_ln890_1640, i4 0, i4 %div_i_i

]]></Node>
<StgValue><ssdm name="select_ln890_496"/></StgValue>
</operation>

<operation id="362" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1639" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:8 %xor_ln890_31 = xor i1 %icmp_ln890_1640, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_31"/></StgValue>
</operation>

<operation id="363" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1639" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:9 %and_ln890_53 = and i1 %empty_2712, i1 %xor_ln890_31

]]></Node>
<StgValue><ssdm name="and_ln890_53"/></StgValue>
</operation>

<operation id="364" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1639" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:10 %xor_ln890 = xor i1 %icmp_ln890_1640, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890"/></StgValue>
</operation>

<operation id="365" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1639" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:11 %icmp_ln890_1641 = icmp_eq  i5 %c8_V, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_1641"/></StgValue>
</operation>

<operation id="366" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1639" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:12 %and_ln890 = and i1 %icmp_ln890_1641, i1 %xor_ln890

]]></Node>
<StgValue><ssdm name="and_ln890"/></StgValue>
</operation>

<operation id="367" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1639" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:13 %icmp_ln890_1642 = icmp_eq  i9 %indvar_flatten207, i9 128

]]></Node>
<StgValue><ssdm name="icmp_ln890_1642"/></StgValue>
</operation>

<operation id="368" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1639" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:14 %and_ln890_46 = and i1 %icmp_ln890_1642, i1 %xor_ln890

]]></Node>
<StgValue><ssdm name="and_ln890_46"/></StgValue>
</operation>

<operation id="369" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1639" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:15 %add_ln691_1618 = add i6 %select_ln890, i6 1

]]></Node>
<StgValue><ssdm name="add_ln691_1618"/></StgValue>
</operation>

<operation id="370" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1639" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:17 %div_i_i203_mid1 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln691_1618, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="div_i_i203_mid1"/></StgValue>
</operation>

<operation id="371" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1639" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader:18 %select_ln319 = select i1 %and_ln890_46, i4 %div_i_i203_mid1, i4 %select_ln890_496

]]></Node>
<StgValue><ssdm name="select_ln319"/></StgValue>
</operation>

<operation id="372" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1639" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="6">
<![CDATA[
.preheader:19 %empty_2713 = trunc i6 %add_ln691_1618

]]></Node>
<StgValue><ssdm name="empty_2713"/></StgValue>
</operation>

<operation id="373" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1639" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader:20 %select_ln319_1 = select i1 %and_ln890_46, i1 %empty_2713, i1 %and_ln890_53

]]></Node>
<StgValue><ssdm name="select_ln319_1"/></StgValue>
</operation>

<operation id="374" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1639" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:22 %xor_ln319 = xor i1 %icmp_ln890_1642, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln319"/></StgValue>
</operation>

<operation id="375" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1639" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:23 %or_ln319 = or i1 %icmp_ln890_1640, i1 %xor_ln319

]]></Node>
<StgValue><ssdm name="or_ln319"/></StgValue>
</operation>

<operation id="376" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1639" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:24 %and_ln319 = and i1 %and_ln890, i1 %or_ln319

]]></Node>
<StgValue><ssdm name="and_ln319"/></StgValue>
</operation>

<operation id="377" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1639" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader:25 %select_ln890_497 = select i1 %and_ln890_46, i6 %add_ln691_1618, i6 %select_ln890

]]></Node>
<StgValue><ssdm name="select_ln890_497"/></StgValue>
</operation>

<operation id="378" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1639" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:27 %or_ln321 = or i1 %and_ln319, i1 %and_ln890_46

]]></Node>
<StgValue><ssdm name="or_ln321"/></StgValue>
</operation>

<operation id="379" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1639" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:28 %or_ln321_1 = or i1 %or_ln321, i1 %icmp_ln890_1640

]]></Node>
<StgValue><ssdm name="or_ln321_1"/></StgValue>
</operation>

<operation id="380" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1639" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader:29 %select_ln321 = select i1 %or_ln321_1, i5 0, i5 %c8_V

]]></Node>
<StgValue><ssdm name="select_ln321"/></StgValue>
</operation>

<operation id="381" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1639" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="0">
<![CDATA[
.loopexit:0 %ret_ln372 = ret

]]></Node>
<StgValue><ssdm name="ret_ln372"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="382" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="5" op_0_bw="2">
<![CDATA[
.preheader:6 %zext_ln329 = zext i2 %select_ln890_495

]]></Node>
<StgValue><ssdm name="zext_ln329"/></StgValue>
</operation>

<operation id="383" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:30 %shl_ln329 = shl i5 %select_ln321, i5 1

]]></Node>
<StgValue><ssdm name="shl_ln329"/></StgValue>
</operation>

<operation id="384" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:31 %add_ln329 = add i5 %shl_ln329, i5 %zext_ln329

]]></Node>
<StgValue><ssdm name="add_ln329"/></StgValue>
</operation>

<operation id="385" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader:32 %or_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %add_ln329, i4 %select_ln319

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="386" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="64" op_0_bw="9">
<![CDATA[
.preheader:33 %zext_ln329_5 = zext i9 %or_ln

]]></Node>
<StgValue><ssdm name="zext_ln329_5"/></StgValue>
</operation>

<operation id="387" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:34 %local_A_ping_V_addr = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln329_5

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr"/></StgValue>
</operation>

<operation id="388" st_id="27" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="512" op_0_bw="9">
<![CDATA[
.preheader:36 %in_data_V = load i9 %local_A_ping_V_addr

]]></Node>
<StgValue><ssdm name="in_data_V"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="389" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_0_x0_loop_28_A_IO_L2_in_0_x0_loop_30_A_IO_L2_in_0_x0_loop_31_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="390" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="391" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:16 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_0_x0_loop_29_A_IO_L2_in_0_x0_loop_30_A_IO_L2_in_0_x0_loop_31_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="392" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="1">
<![CDATA[
.preheader:21 %zext_ln319 = zext i1 %select_ln319_1

]]></Node>
<StgValue><ssdm name="zext_ln319"/></StgValue>
</operation>

<operation id="393" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:26 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_0_x0_loop_30_A_IO_L2_in_0_x0_loop_31_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="394" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:35 %specloopname_ln323 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1398

]]></Node>
<StgValue><ssdm name="specloopname_ln323"/></StgValue>
</operation>

<operation id="395" st_id="28" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="512" op_0_bw="9">
<![CDATA[
.preheader:36 %in_data_V = load i9 %local_A_ping_V_addr

]]></Node>
<StgValue><ssdm name="in_data_V"/></StgValue>
</operation>

<operation id="396" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:37 %data_split_V_addr210 = getelementptr i256 %data_split_V, i64 0, i64 %zext_ln319

]]></Node>
<StgValue><ssdm name="data_split_V_addr210"/></StgValue>
</operation>

<operation id="397" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="0">
<![CDATA[
.preheader:38 %br_ln330 = br void

]]></Node>
<StgValue><ssdm name="br_ln330"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="398" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0 %n_V = phi i2 %add_ln691_1620, void %ifFalse, i2 0, void %.preheader

]]></Node>
<StgValue><ssdm name="n_V"/></StgValue>
</operation>

<operation id="399" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
:1 %p_Val2_s = phi i512 %zext_ln1497, void %ifFalse, i512 %in_data_V, void %.preheader

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="400" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2 %add_ln691_1620 = add i2 %n_V, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691_1620"/></StgValue>
</operation>

<operation id="401" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3 %icmp_ln878 = icmp_eq  i2 %n_V, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln878"/></StgValue>
</operation>

<operation id="402" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="403" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln330 = br i1 %icmp_ln878, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln330"/></StgValue>
</operation>

<operation id="404" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="64" op_0_bw="2">
<![CDATA[
.split:0 %zext_ln878 = zext i2 %n_V

]]></Node>
<StgValue><ssdm name="zext_ln878"/></StgValue>
</operation>

<operation id="405" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="256" op_0_bw="512">
<![CDATA[
.split:3 %trunc_ln674 = trunc i512 %p_Val2_s

]]></Node>
<StgValue><ssdm name="trunc_ln674"/></StgValue>
</operation>

<operation id="406" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:4 %data_split_V_addr_360 = getelementptr i256 %data_split_V, i64 0, i64 %zext_ln878

]]></Node>
<StgValue><ssdm name="data_split_V_addr_360"/></StgValue>
</operation>

<operation id="407" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="256" op_1_bw="1">
<![CDATA[
.split:5 %store_ln331 = store i256 %trunc_ln674, i1 %data_split_V_addr_360

]]></Node>
<StgValue><ssdm name="store_ln331"/></StgValue>
</operation>

<operation id="408" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:6 %r = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %p_Val2_s, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="409" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split:8 %icmp_ln878_75 = icmp_eq  i2 %add_ln691_1620, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln878_75"/></StgValue>
</operation>

<operation id="410" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split:9 %br_ln878 = br i1 %icmp_ln878_75, void %ifFalse, void %ifTrue

]]></Node>
<StgValue><ssdm name="br_ln878"/></StgValue>
</operation>

<operation id="411" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="0">
<![CDATA[
ifFalse:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="412" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split:1 %specpipeline_ln674 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_1431

]]></Node>
<StgValue><ssdm name="specpipeline_ln674"/></StgValue>
</operation>

<operation id="413" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:2 %specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1427

]]></Node>
<StgValue><ssdm name="specloopname_ln674"/></StgValue>
</operation>

<operation id="414" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="512" op_0_bw="256">
<![CDATA[
.split:7 %zext_ln1497 = zext i256 %r

]]></Node>
<StgValue><ssdm name="zext_ln1497"/></StgValue>
</operation>

<operation id="415" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
<literal name="icmp_ln878_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="256" op_0_bw="1" op_1_bw="0">
<![CDATA[
ifTrue:0 %data_split_V_load = load i1 %data_split_V_addr210

]]></Node>
<StgValue><ssdm name="data_split_V_load"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="416" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="256" op_0_bw="1" op_1_bw="0">
<![CDATA[
ifTrue:0 %data_split_V_load = load i1 %data_split_V_addr210

]]></Node>
<StgValue><ssdm name="data_split_V_load"/></StgValue>
</operation>

<operation id="417" st_id="31" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
ifTrue:1 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_0_0_x025, i256 %data_split_V_load

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="418" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="0">
<![CDATA[
ifTrue:2 %br_ln0 = br void %ifFalse

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="419" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0 %add_ln691_1619 = add i5 %select_ln321, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1619"/></StgValue>
</operation>

<operation id="420" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1 %add_ln890 = add i9 %indvar_flatten207, i9 1

]]></Node>
<StgValue><ssdm name="add_ln890"/></StgValue>
</operation>

<operation id="421" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2 %or_ln890 = or i1 %and_ln890_46, i1 %icmp_ln890_1640

]]></Node>
<StgValue><ssdm name="or_ln890"/></StgValue>
</operation>

<operation id="422" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:3 %select_ln890_498 = select i1 %or_ln890, i9 1, i9 %add_ln890

]]></Node>
<StgValue><ssdm name="select_ln890_498"/></StgValue>
</operation>

<operation id="423" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1640" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4 %add_ln890_372 = add i14 %indvar_flatten220, i14 1

]]></Node>
<StgValue><ssdm name="add_ln890_372"/></StgValue>
</operation>

<operation id="424" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
:5 %select_ln890_499 = select i1 %icmp_ln890_1640, i14 1, i14 %add_ln890_372

]]></Node>
<StgValue><ssdm name="select_ln890_499"/></StgValue>
</operation>

<operation id="425" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="0">
<![CDATA[
:6 %br_ln0 = br void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
