Implementation of 4-bit Binary up counter with a clock frequency of 1 Hz. 

- Language: Verilog.

- FPGA board: Basys 3.

- Date: MAR-2021.
