
*** Running vivado
    with args -log VGA_Wrapper2.vds -m64 -mode batch -messageDb vivado.pb -notrace -source VGA_Wrapper2.tcl


****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source VGA_Wrapper2.tcl -notrace
Command: synth_design -top VGA_Wrapper2 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-1223] The version limit for your license is '2015.12' and will expire in -3585 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 922.512 ; gain = 152.527 ; free physical = 25680 ; free virtual = 44515
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'VGA_Wrapper2' [/home/s2475012/Desktop/5-Colour-World/Week5.2.1.srcs/sources_1/imports/new/VGA_Wrapper2.v:3]
INFO: [Synth 8-638] synthesizing module 'Clock_Control' [/home/s2475012/Desktop/5-Colour-World/Week5.2.1.srcs/sources_1/imports/new/Clock_Control.v:3]
INFO: [Synth 8-256] done synthesizing module 'Clock_Control' (1#1) [/home/s2475012/Desktop/5-Colour-World/Week5.2.1.srcs/sources_1/imports/new/Clock_Control.v:3]
INFO: [Synth 8-638] synthesizing module 'Frame_gen' [/home/s2475012/Desktop/5-Colour-World/Week5.2.1.srcs/sources_1/new/Frame_gen.v:3]
WARNING: [Synth 8-567] referenced signal 'X' should be on the sensitivity list [/home/s2475012/Desktop/5-Colour-World/Week5.2.1.srcs/sources_1/new/Frame_gen.v:38]
WARNING: [Synth 8-567] referenced signal 'Y' should be on the sensitivity list [/home/s2475012/Desktop/5-Colour-World/Week5.2.1.srcs/sources_1/new/Frame_gen.v:38]
WARNING: [Synth 8-567] referenced signal 'Colour_In' should be on the sensitivity list [/home/s2475012/Desktop/5-Colour-World/Week5.2.1.srcs/sources_1/new/Frame_gen.v:38]
INFO: [Synth 8-256] done synthesizing module 'Frame_gen' (2#1) [/home/s2475012/Desktop/5-Colour-World/Week5.2.1.srcs/sources_1/new/Frame_gen.v:3]
INFO: [Synth 8-638] synthesizing module 'VGA_Display2' [/home/s2475012/Desktop/5-Colour-World/Week5.2.1.srcs/sources_1/imports/new/VGA_Display2.v:3]
	Parameter Verticle_PulseWidth bound to: 10'b0000000010 
	Parameter Verticle_BackPorch bound to: 10'b0000011111 
	Parameter Verticle_DisplayTime bound to: 10'b0111111111 
	Parameter Verticle_FrontPorch bound to: 10'b1000001001 
	Parameter Horizontal_PulseWidth bound to: 10'b0001100000 
	Parameter Horizontal_BackPorch bound to: 10'b0010010000 
	Parameter Horizontal_DisplayTime bound to: 10'b1100010000 
	Parameter Horizontal_FrontPorch bound to: 10'b1100100000 
	Parameter V_Max bound to: 10'b1000001001 
	Parameter H_Max bound to: 10'b1100100000 
INFO: [Synth 8-256] done synthesizing module 'VGA_Display2' (3#1) [/home/s2475012/Desktop/5-Colour-World/Week5.2.1.srcs/sources_1/imports/new/VGA_Display2.v:3]
INFO: [Synth 8-256] done synthesizing module 'VGA_Wrapper2' (4#1) [/home/s2475012/Desktop/5-Colour-World/Week5.2.1.srcs/sources_1/imports/new/VGA_Wrapper2.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 958.793 ; gain = 188.809 ; free physical = 25640 ; free virtual = 44476
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 958.793 ; gain = 188.809 ; free physical = 25640 ; free virtual = 44475
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/s2475012/Desktop/5-Colour-World/Week5.2.1.srcs/constrs_1/imports/new/VGAXDC.xdc]
Finished Parsing XDC File [/home/s2475012/Desktop/5-Colour-World/Week5.2.1.srcs/constrs_1/imports/new/VGAXDC.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1279.840 ; gain = 0.000 ; free physical = 25487 ; free virtual = 44322
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1279.840 ; gain = 509.855 ; free physical = 25488 ; free virtual = 44324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1279.840 ; gain = 509.855 ; free physical = 25488 ; free virtual = 44324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1279.840 ; gain = 509.855 ; free physical = 25488 ; free virtual = 44324
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "Trigger" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/s2475012/Desktop/5-Colour-World/Week5.2.1.srcs/sources_1/new/Frame_gen.v:39]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/s2475012/Desktop/5-Colour-World/Week5.2.1.srcs/sources_1/new/Frame_gen.v:39]
INFO: [Synth 8-5544] ROM "start_x" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "start_y" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "H" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'start_y_reg' [/home/s2475012/Desktop/5-Colour-World/Week5.2.1.srcs/sources_1/new/Frame_gen.v:42]
WARNING: [Synth 8-327] inferring latch for variable 'start_x_reg' [/home/s2475012/Desktop/5-Colour-World/Week5.2.1.srcs/sources_1/new/Frame_gen.v:40]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1279.840 ; gain = 509.855 ; free physical = 25481 ; free virtual = 44316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Clock_Control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module Frame_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
Module VGA_Display2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1279.840 ; gain = 509.855 ; free physical = 25481 ; free virtual = 44316
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1279.840 ; gain = 509.855 ; free physical = 25473 ; free virtual = 44308
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1279.840 ; gain = 509.855 ; free physical = 25473 ; free virtual = 44308

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1279.840 ; gain = 509.855 ; free physical = 25458 ; free virtual = 44294
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1279.840 ; gain = 509.855 ; free physical = 25458 ; free virtual = 44294

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1279.840 ; gain = 509.855 ; free physical = 25458 ; free virtual = 44294
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1279.840 ; gain = 509.855 ; free physical = 25413 ; free virtual = 44249
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1279.840 ; gain = 509.855 ; free physical = 25413 ; free virtual = 44249
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1279.840 ; gain = 509.855 ; free physical = 25398 ; free virtual = 44233
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1279.840 ; gain = 509.855 ; free physical = 25397 ; free virtual = 44233
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1279.840 ; gain = 509.855 ; free physical = 25397 ; free virtual = 44233
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1279.840 ; gain = 509.855 ; free physical = 25397 ; free virtual = 44233
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1279.840 ; gain = 509.855 ; free physical = 25397 ; free virtual = 44233
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1279.840 ; gain = 509.855 ; free physical = 25397 ; free virtual = 44233
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |     7|
|3     |LUT1   |     8|
|4     |LUT2   |    25|
|5     |LUT3   |    21|
|6     |LUT4   |    13|
|7     |LUT5   |    18|
|8     |LUT6   |    21|
|9     |FDCE   |    22|
|10    |FDRE   |    33|
|11    |LD     |    19|
|12    |IBUF   |    18|
|13    |OBUF   |    14|
+------+-------+------+

Report Instance Areas: 
+------+--------------+--------------+------+
|      |Instance      |Module        |Cells |
+------+--------------+--------------+------+
|1     |top           |              |   221|
|2     |  CLK_CNTRL   |Clock_Control |     5|
|3     |  FrGen       |Frame_gen     |    60|
|4     |  VGA_Control |VGA_Display2  |   122|
+------+--------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1279.840 ; gain = 509.855 ; free physical = 25397 ; free virtual = 44233
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1279.840 ; gain = 74.281 ; free physical = 25397 ; free virtual = 44233
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1279.840 ; gain = 509.855 ; free physical = 25397 ; free virtual = 44233
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 44 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 19 instances were transformed.
  LD => LDCE: 19 instances

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1279.840 ; gain = 401.355 ; free physical = 25397 ; free virtual = 44232
report_utilization: Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.53 . Memory (MB): peak = 1311.855 ; gain = 0.000 ; free physical = 25372 ; free virtual = 44207
INFO: [Common 17-206] Exiting Vivado at Fri Oct 24 14:48:58 2025...
