// Seed: 1976906597
module module_0 (
    output tri0 id_0,
    input supply1 id_1,
    output supply1 id_2,
    output wor id_3
    , id_8,
    output supply1 id_4,
    input supply1 id_5,
    output supply0 id_6
);
  logic id_9;
  wire [-1 : 1] id_10;
  logic id_11 = 1;
endmodule
module module_1 (
    output tri1 id_0,
    output supply1 id_1,
    output tri0 id_2,
    input uwire id_3,
    output tri id_4
);
  assign id_2 = id_3;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_4,
      id_4,
      id_0,
      id_3,
      id_0
  );
  assign modCall_1.id_4 = 0;
  tri0 id_6;
  assign id_4 = id_3;
  assign id_6 = -1;
endmodule
