/**********************************************************************************************************************
 * \file rtl8221b.c
 * \copyright Copyright (C) Infineon Technologies AG 2019
 *
 * Use of this file is subject to the terms of use agreed between (i) you or the company in which ordinary course of
 * business you are acting and (ii) Infineon Technologies AG or its licensees. If and as long as no such terms of use
 * are agreed, use of this file is subject to following:
 *
 * Boost Software License - Version 1.0 - August 17th, 2003
 *
 * Permission is hereby granted, free of charge, to any person or organization obtaining a copy of the software and
 * accompanying documentation covered by this license (the "Software") to use, reproduce, display, distribute, execute,
 * and transmit the Software, and to prepare derivative works of the Software, and to permit third-parties to whom the
 * Software is furnished to do so, all subject to the following:
 *
 * The copyright notices in the Software and this entire statement, including the above license grant, this restriction
 * and the following disclaimer, must be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are solely in the form of
 * machine-executable object code generated by a source language processor.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE
 * WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT SHALL THE
 * COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN
 * CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
 * IN THE SOFTWARE.
 *********************************************************************************************************************/

#include <stdint.h>
#include <string.h>

#include "Stm/Std/IfxStm.h"

#include "phy/rtl8221b.h"

#define PHY_ID              0x001cc840
#define PHY_ID_MSK          0xfffffff0

#define PHY_RTL8221B_RESET_HOLD_TIME_MS 10

#define FEDCR                   0xA400
#define FEDCR_DUPLEX            BIT(8)
#define GBCR                    0xA412
#define GBCR_1000BASE_T_FULL    BIT(9)
#define PHYSR                   0xA434
#define PHYSR_LINK              BIT(2)
#define PHYSR_SPEED_H           BITMASK(10, 9)
#define PHYSR_SPEED_L           BITMASK(5, 4)
#define FSS                     0xA5B4


/* Vendor Specific 1 register */
#define RTL822X_VND1_SERDES_OPTION              0x697a
#define RTL822X_VND1_SERDES_OPTION_MODE_MASK    BITMASK(5, 0)

/* Vendor Specific 2 register */
#define RTL822X_VEND2_FEDCR                     0xA400
#define RTL822X_VEND2_FESR                      0xA402
#define RTL822X_VEND2_PHYSR                     0xA434
#define RTL822X_VEND2_PHYSR_SPEED_MASK          0x0638


static int rtl8221b_set_serdes_option(const phy_t *phy)
{
    uint16 reg_val;

    /* the following sequence with magic numbers sets up the SerDes option mode */
    reg_val = phy->read(phy->addr, PHY_MMD_VEND1, 0x75f3);
    reg_val &= ~(uint16_t)0x1;
    phy->write(phy->addr, PHY_MMD_VEND1, 0x75f3, reg_val);

    reg_val = phy->read(phy->addr, PHY_MMD_VEND1, RTL822X_VND1_SERDES_OPTION);
    /* set mode to 2500BASEX_SGMII */
    reg_val &= (uint16)~RTL822X_VND1_SERDES_OPTION_MODE_MASK;
    phy->write(phy->addr, PHY_MMD_VEND1, RTL822X_VND1_SERDES_OPTION, reg_val);

    phy->write(phy->addr, PHY_MMD_VEND1, 0x6a04, 0x0503);
    phy->write(phy->addr, PHY_MMD_VEND1, 0x6f10, 0xd455);
    phy->write(phy->addr, PHY_MMD_VEND1, 0x6f11, 0x8020);

    /* generate a link change event */
    reg_val = phy->read(phy->addr, PHY_MMD_VEND2, RTL822X_VEND2_FEDCR);
    reg_val |= (uint16_t)0x4000;
    phy->write(phy->addr, PHY_MMD_VEND2, RTL822X_VEND2_FEDCR, reg_val);

    do
    {
        reg_val = phy->read(phy->addr, PHY_MMD_VEND2, RTL822X_VEND2_PHYSR);
    }
    while ((reg_val & 0x0004) == 0);

    reg_val = phy->read(phy->addr, PHY_MMD_VEND2, RTL822X_VEND2_FEDCR);
    reg_val &= (uint16_t)~0x4000;
    phy->write(phy->addr, PHY_MMD_VEND2, RTL822X_VEND2_FEDCR, reg_val);

	do
    {
        reg_val = phy->read(phy->addr, PHY_MMD_VEND1, 0x758D);
    }
    while ((reg_val & 0x0002) != 0);

    return 0;
}

static int rtl8221b_set_serdes_aneg(const phy_t *phy, bool enable)
{
    phy->write(phy->addr, PHY_MMD_VEND1, 0x7588, 0x0002);

    uint16_t reg_val = enable ? 0x70D0 : 0x71D0;
    phy->write(phy->addr, PHY_MMD_VEND1, 0x7589, reg_val);

    phy->write(phy->addr, PHY_MMD_VEND1, 0x7587, 0x0003);

    return 0;
}

static int rtl8221b_reset(const phy_t *phy)
{
    uint32_t phy_id;
    do
    {
        phy_get_id(phy, &phy_id);
    }
    while (phy_id == PHY_MII_INVALID_PHY_ID);

    if ((phy_id & PHY_ID_MSK) != PHY_ID)
    {
        return -1;
    }

    /* Reset PHY using register */
    phy->write(phy->addr, PHY_MMD_PMAPMD, PHY_MMD_PMAPMD_CONTROL1, PHY_MMD_PMAPMD_CONTROL1_RESET);

    /* Wait for the minimum reset time specified by datasheet */
    IfxStm_waitTicks(&MODULE_CPU0, IfxStm_getTicksFromMilliseconds(PHY_RTL8221B_RESET_HOLD_TIME_MS));

    /* Wait for the reset to be cleared */
    uint16_t reg_val;
    do
    {
        reg_val = phy->read(phy->addr, PHY_MMD_PMAPMD, PHY_MMD_PMAPMD_CONTROL1);
    }
    while (reg_val & PHY_MMD_PMAPMD_CONTROL1_RESET);

    return 0;
}

int rtl8221b_init(phy_t *phy, uint8 addr, phy_read_reg_t read, phy_write_reg_t write, uint32 init_flags)
{
    phy->addr = addr;
    phy->read = read;
    phy->write = write;

    phy->link_status.is_up = false;

    if (rtl8221b_reset(phy) != 0)
    {
        return -1;
    }

    rtl8221b_set_serdes_option(phy);
    rtl8221b_set_serdes_aneg(phy, false);

    return 0;
}

int rtl8221b_update_link(phy_t *phy)
{
    if (phy->link_status.is_up || phy_aneg_is_complete(phy))
    {
        phy_link_state_t new_state = {};
        uint16_t physr;

        /* Read Phy registers to determine speed and duplex state */
        physr = phy->read(phy->addr, PHY_MMD_VEND2, PHYSR);
        new_state.is_up = (physr & PHYSR_LINK) != 0;

        if (new_state.is_up == true)
        {
            bool full_duplex = (physr & 0x0008) != 0;
            uint32_t speed = (FIELD_GET(PHYSR_SPEED_H, physr) << 2) | FIELD_GET(PHYSR_SPEED_L, physr);
            switch (speed) {
            case 0:
                new_state.speed = full_duplex ? LINK_FULL_10BASE_T : LINK_HALF_10BASE_T;
                break;
            case 1:
                new_state.speed = full_duplex ? LINK_FULL_100BASE_T : LINK_HALF_100BASE_T;
                break;
            case 2:
                new_state.speed = LINK_FULL_1000BASE_T;
                break;
            case 5:
            case 7:
                new_state.speed = LINK_FULL_2500BASE_T;
                break;
            default:
                break;
            }
        }

        if (memcmp(&new_state, &phy->link_status, sizeof(phy_link_state_t)) != 0)
        {
            memcpy(&phy->link_status, &new_state, sizeof(phy_link_state_t));
            return 1;
        }
    }

    return 0;
}

int rtl8221b_cfg_link(const phy_t *phy, enum phy_link_speed speeds)
{
    uint16_t reg_val;

    /* Configure speed advertisement */
    reg_val = phy->read(phy->addr, PHY_MMD_AN, PHY_MMD_AN_ADVERTISEMENT);
    reg_val &= (uint16_t)~(PHY_MMD_AN_ADVERTISEMENT_10BASE_TE_FULL | PHY_MMD_AN_ADVERTISEMENT_10BASE_TE_HALF |
                           PHY_MMD_AN_ADVERTISEMENT_100BASE_TX_FULL | PHY_MMD_AN_ADVERTISEMENT_100BASE_TX_HALF |
                           PHY_MMD_AN_ADVERTISEMENT_100BASE_T4);
    reg_val |= (speeds & LINK_HALF_10BASE_T ? PHY_MMD_AN_ADVERTISEMENT_10BASE_TE_HALF : 0) |
           (speeds & LINK_FULL_10BASE_T ? PHY_MMD_AN_ADVERTISEMENT_10BASE_TE_FULL : 0) |
           (speeds & LINK_HALF_100BASE_T ? PHY_MMD_AN_ADVERTISEMENT_100BASE_TX_HALF : 0) |
           (speeds & LINK_FULL_100BASE_T ? PHY_MMD_AN_ADVERTISEMENT_100BASE_TX_FULL : 0);
    phy->write(phy->addr, PHY_MMD_AN, PHY_MMD_AN_ADVERTISEMENT, reg_val);

    reg_val = phy->read(phy->addr, PHY_MMD_AN, PHY_MMD_AN_MULTIG_CONTROL1);
    reg_val &= (uint16_t)~PHY_MMD_AN_MULTIG_CONTROL1_2_5GBASE_T;
    reg_val |= (speeds & LINK_FULL_2500BASE_T ? PHY_MMD_AN_MULTIG_CONTROL1_2_5GBASE_T : 0);
    phy->write(phy->addr, PHY_MMD_AN, PHY_MMD_AN_MULTIG_CONTROL1, reg_val);

    reg_val = phy->read(phy->addr, PHY_MMD_VEND2, GBCR);
    reg_val &= (uint16_t)~GBCR_1000BASE_T_FULL;
    reg_val |= (speeds & LINK_FULL_1000BASE_T ? GBCR_1000BASE_T_FULL : 0);
    phy->write(phy->addr, PHY_MMD_VEND2, GBCR, reg_val);

    /* Enable and restart auto-negotiation */
    reg_val = phy->read(phy->addr, PHY_MMD_AN, PHY_MMD_AN_CONTROL);
    reg_val |= PHY_MMD_AN_CONTROL_AN_ENABLE | PHY_MMD_AN_CONTROL_RESTART_AN;
    phy->write(phy->addr, PHY_MMD_AN, PHY_MMD_AN_CONTROL, reg_val);

    return 0;
}

int rtl8221b_force_speed(phy_t *phy, enum phy_link_speed speed)
{
    uint16_t reg_val;

    /* Force speed mode */
    phy->write(phy->addr, PHY_MMD_VEND2, FSS, 0x8000);

    /* Set PMA speed */
    reg_val = phy->read(phy->addr, PHY_MMD_PMAPMD, PHY_MMD_PMAPMD_CONTROL1);
    reg_val = (reg_val & (uint16_t)~PHY_MMD_PMAPMD_CONTROL1_SPEED_SELECT) | phy_get_speed_selection_bits(speed);
    phy->write(phy->addr, PHY_MMD_PMAPMD, PHY_MMD_PMAPMD_CONTROL1, reg_val);

    /* Disable auto-negotiation */
    reg_val = phy->read(phy->addr, PHY_MMD_AN, PHY_MMD_AN_CONTROL);
    reg_val &= (uint16_t)~PHY_MMD_AN_CONTROL_AN_ENABLE;
    phy->write(phy->addr, PHY_MMD_AN, PHY_MMD_AN_CONTROL, reg_val);

    phy->link_status.is_up = true;

    return 0;
}

