<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>softusbduino: SoftUsb/usbdrvasm18-crc.inc Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.7.4 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div id="top">
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">softusbduino</div>
  </td>
  <td>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">SoftUsb/usbdrvasm18-crc.inc</div>  </div>
</div>
<div class="contents">
<a href="usbdrvasm18-crc_8inc.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/* Name: usbdrvasm18.inc</span>
<a name="l00002"></a>00002 <span class="comment"> * Project: V-USB, virtual USB port for Atmel&#39;s(r) AVR(r) microcontrollers</span>
<a name="l00003"></a>00003 <span class="comment"> * Author: Lukas Schrittwieser (based on 20 MHz usbdrvasm20.inc by Jeroen Benschop)</span>
<a name="l00004"></a>00004 <span class="comment"> * Creation Date: 2009-01-20</span>
<a name="l00005"></a>00005 <span class="comment"> * Tabsize: 4</span>
<a name="l00006"></a>00006 <span class="comment"> * Copyright: (c) 2008 by Lukas Schrittwieser and OBJECTIVE DEVELOPMENT Software GmbH</span>
<a name="l00007"></a>00007 <span class="comment"> * License: GNU GPL v2 (see License.txt), GNU GPL v3 or proprietary (CommercialLicense.txt)</span>
<a name="l00008"></a>00008 <span class="comment"> * Revision: $Id: usbdrvasm18-crc.inc 740 2009-04-13 18:23:31Z cs $</span>
<a name="l00009"></a>00009 <span class="comment"> */</span>
<a name="l00010"></a>00010 
<a name="l00011"></a>00011 <span class="comment">/* Do not link this file! Link usbdrvasm.S instead, which includes the</span>
<a name="l00012"></a>00012 <span class="comment"> * appropriate implementation!</span>
<a name="l00013"></a>00013 <span class="comment"> */</span>
<a name="l00014"></a>00014 
<a name="l00015"></a>00015 <span class="comment">/*</span>
<a name="l00016"></a>00016 <span class="comment">General Description:</span>
<a name="l00017"></a>00017 <span class="comment">This file is the 18 MHz version of the asssembler part of the USB driver. It</span>
<a name="l00018"></a>00018 <span class="comment">requires a 18 MHz crystal (not a ceramic resonator and not a calibrated RC</span>
<a name="l00019"></a>00019 <span class="comment">oscillator).</span>
<a name="l00020"></a>00020 <span class="comment"></span>
<a name="l00021"></a>00021 <span class="comment">See usbdrv.h for a description of the entire driver.</span>
<a name="l00022"></a>00022 <span class="comment"></span>
<a name="l00023"></a>00023 <span class="comment">Since almost all of this code is timing critical, don&#39;t change unless you</span>
<a name="l00024"></a>00024 <span class="comment">really know what you are doing! Many parts require not only a maximum number</span>
<a name="l00025"></a>00025 <span class="comment">of CPU cycles, but even an exact number of cycles!</span>
<a name="l00026"></a>00026 <span class="comment">*/</span>
<a name="l00027"></a>00027 
<a name="l00028"></a>00028 
<a name="l00029"></a>00029 ;max stack usage: [ret(2), YL, SREG, YH, [sofError], bitcnt(x5), shift, x1, x2, x3, x4, cnt, ZL, ZH] = 14 bytes
<a name="l00030"></a>00030 ;nominal frequency: 18 MHz -&gt; 12 cycles per bit
<a name="l00031"></a>00031 ; Numbers in brackets are clocks counted from center of last sync bit
<a name="l00032"></a>00032 ; when instruction starts
<a name="l00033"></a>00033 ;<span class="keyword">register</span> use in receive loop to receive the data bytes:
<a name="l00034"></a>00034 ; shift assembles the byte currently being received
<a name="l00035"></a>00035 ; x1 holds the D+ and D- line state
<a name="l00036"></a>00036 ; x2 holds the previous line state
<a name="l00037"></a>00037 ; cnt holds the number of bytes left in the receive buffer
<a name="l00038"></a>00038 ; x3 holds the higher crc byte (see algorithm below)
<a name="l00039"></a>00039 ; x4 is used as temporary <span class="keyword">register</span> <span class="keywordflow">for</span> the crc algorithm
<a name="l00040"></a>00040 ; x5 is used <span class="keywordflow">for</span> unstuffing: when unstuffing the last received bit is inverted in shift (to prevent further
<a name="l00041"></a>00041 ;    unstuffing calls. In the same time the corresponding bit in x5 is cleared to mark the bit as beening iverted
<a name="l00042"></a>00042 ; zl lower crc value and crc table index
<a name="l00043"></a>00043 ; zh used <span class="keywordflow">for</span> crc table accesses
<a name="l00044"></a>00044 
<a name="l00045"></a>00045 ;--------------------------------------------------------------------------------------------------------------
<a name="l00046"></a>00046 ; CRC mods:
<a name="l00047"></a>00047 ;  table driven crc checker, Z points to table in prog space
<a name="l00048"></a>00048 ;   ZL is the lower crc byte, x3 is the higher crc byte
<a name="l00049"></a>00049 ;   x4 is used as temp <span class="keyword">register</span> to store different results
<a name="l00050"></a>00050 ;   the initialization of the crc <span class="keyword">register</span> is not 0xFFFF but 0xFE54. This is because during the receipt of the
<a name="l00051"></a>00051 ;   first data byte an <span class="keyword">virtual</span> zero data byte is added to the crc <span class="keyword">register</span>, <span class="keyword">this</span> results in the correct initial
<a name="l00052"></a>00052 ;   value of 0xFFFF at beginning of the second data byte before the first data byte is added to the crc.
<a name="l00053"></a>00053 ;   The magic number 0xFE54 results form the crc table: At tabH[0x54] = 0xFF = crcH (required) and
<a name="l00054"></a>00054 ;   tabL[0x54] = 0x01  -&gt;  crcL = 0x01 xor 0xFE = 0xFF
<a name="l00055"></a>00055 ;  bitcnt is renamed to x5 and is used for unstuffing purposes, the unstuffing works like in the 12MHz version
<a name="l00056"></a>00056 ;--------------------------------------------------------------------------------------------------------------
<a name="l00057"></a>00057 ; CRC algorithm:
<a name="l00058"></a>00058 ;   The crc register is formed by x3 (higher byte) and ZL (lower byte). The algorithm uses a &#39;reversed&#39; form
<a name="l00059"></a>00059 ;   i.e. that it takes the least significant bit first and shifts to the right. So in fact the highest order
<a name="l00060"></a>00060 ;   bit seen from the polynomial devision point of view is the lsb of ZL. (If this sounds strange to you i
<a name="l00061"></a>00061 ;   propose a research on CRC :-) )
<a name="l00062"></a>00062 ;   Each data byte received is xored to ZL, the lower crc byte. This byte now builds the crc
<a name="l00063"></a>00063 ;   table index. Next the new high byte is loaded from the table and stored in x4 until we have space in x3
<a name="l00064"></a>00064 ;   (its destination).
<a name="l00065"></a>00065 ;   Afterwards the lower table is loaded from the table and stored in ZL (the old index is overwritten as
<a name="l00066"></a>00066 ;   we don&#39;t need it anymore. In fact this is a right shift by 8 bits.) Now the old crc high value is xored
<a name="l00067"></a>00067 ;   to ZL, this is the second shift of the old crc value. Now x4 (the temp reg) is moved to x3 and the crc
<a name="l00068"></a>00068 ;   calculation is done.
<a name="l00069"></a>00069 ;   Prior to the first byte the two CRC register have to be initialized to 0xFFFF (as defined in usb spec)
<a name="l00070"></a>00070 ;   however the crc engine also runs during the receipt of the first byte, therefore x3 and zl are initialized
<a name="l00071"></a>00071 ;   to a magic number which results in a crc value of 0xFFFF after the first complete byte.
<a name="l00072"></a>00072 ;
<a name="l00073"></a>00073 ;   This algorithm is split into the extra cycles of the different bits:
<a name="l00074"></a>00074 ;   bit7:   XOR the received byte to ZL
<a name="l00075"></a>00075 ;   bit5:   load the new high byte to x4
<a name="l00076"></a>00076 ;   bit6:   load the lower xor byte from the table, xor zl and x3, store result in zl (=the new crc low value)
<a name="l00077"></a>00077 ;           move x4 (the new high byte) to x3, the crc value is ready
<a name="l00078"></a>00078 ;
<a name="l00079"></a>00079 
<a name="l00080"></a>00080 
<a name="l00081"></a>00081 <a class="code" href="usbportability_8h.html#a27188a3f4bdad4750865cc4b0d001559">macro</a> POP_STANDARD ; 18 cycles
<a name="l00082"></a>00082     pop     ZH
<a name="l00083"></a>00083     pop     ZL
<a name="l00084"></a>00084     pop     cnt
<a name="l00085"></a>00085     pop     x5
<a name="l00086"></a>00086     pop     x3
<a name="l00087"></a>00087     pop     x2
<a name="l00088"></a>00088     pop     x1
<a name="l00089"></a>00089     pop     shift
<a name="l00090"></a>00090     pop     x4
<a name="l00091"></a>00091     <a class="code" href="usbportability_8h.html#a42431a55be9ecfc03292cc1601e5c4d9">endm</a>
<a name="l00092"></a>00092 <a class="code" href="usbportability_8h.html#a27188a3f4bdad4750865cc4b0d001559">macro</a> POP_RETI     ; 7 cycles
<a name="l00093"></a>00093     pop     YH
<a name="l00094"></a>00094     pop     YL
<a name="l00095"></a>00095     out     SREG, YL
<a name="l00096"></a>00096     pop     YL
<a name="l00097"></a>00097     <a class="code" href="usbportability_8h.html#a42431a55be9ecfc03292cc1601e5c4d9">endm</a>
<a name="l00098"></a>00098 
<a name="l00099"></a>00099 <a class="code" href="usbportability_8h.html#a27188a3f4bdad4750865cc4b0d001559">macro</a> CRC_CLEANUP_AND_CHECK
<a name="l00100"></a>00100     ; the last byte has already been xored with the lower crc byte, we have to do the table lookup and xor
<a name="l00101"></a>00101     ; x3 is the higher crc byte, zl the lower one
<a name="l00102"></a>00102     ldi     ZH, hi8(usbCrcTableHigh);[+1] get the new high byte from the table
<a name="l00103"></a>00103     lpm     x2, Z               ;[+2][+3][+4]
<a name="l00104"></a>00104     ldi     ZH, hi8(usbCrcTableLow);[+5] get the new low xor byte from the table
<a name="l00105"></a>00105     lpm     ZL, Z               ;[+6][+7][+8]
<a name="l00106"></a>00106     eor     ZL, x3              ;[+7] xor the old high byte with the value from the table, x2:ZL now holds the crc value
<a name="l00107"></a>00107     cpi     ZL, 0x01            ;[+8] if the crc is ok we have a fixed remainder value of 0xb001 in x2:ZL (see usb spec)
<a name="l00108"></a>00108     brne    ignorePacket        ;[+9] detected a crc fault -&gt; paket is ignored and retransmitted by the host
<a name="l00109"></a>00109     cpi     x2, 0xb0            ;[+10]
<a name="l00110"></a>00110     brne    ignorePacket        ;[+11] detected a crc fault -&gt; paket is ignored and retransmitted by the host
<a name="l00111"></a>00111     <a class="code" href="usbportability_8h.html#a42431a55be9ecfc03292cc1601e5c4d9">endm</a>
<a name="l00112"></a>00112 
<a name="l00113"></a>00113 
<a name="l00114"></a>00114 USB_INTR_VECTOR:
<a name="l00115"></a>00115 ;order of registers pushed: YL, SREG, YH, [sofError], x4, shift, x1, x2, x3, x5, cnt, ZL, ZH
<a name="l00116"></a>00116     push    YL                  ;[-28] push only what is necessary to sync with edge ASAP
<a name="l00117"></a>00117     in      YL, SREG            ;[-26]
<a name="l00118"></a>00118     push    YL                  ;[-25]
<a name="l00119"></a>00119     push    YH                  ;[-23]
<a name="l00120"></a>00120 ;----------------------------------------------------------------------------
<a name="l00121"></a>00121 ; Synchronize with sync pattern:
<a name="l00122"></a>00122 ;----------------------------------------------------------------------------
<a name="l00123"></a>00123 ;sync byte (D-) pattern LSb to MSb: 01010100 [1 = idle = J, 0 = K]
<a name="l00124"></a>00124 ;sync up with J to K edge during sync pattern -- use fastest possible loops
<a name="l00125"></a>00125 ;The first part waits at most 1 bit <span class="keywordtype">long</span> since we must be in sync pattern.
<a name="l00126"></a>00126 ;YL is guarenteed to be &lt; 0x80 because I flag is clear. When we jump to
<a name="l00127"></a>00127 ;waitForJ, ensure that this prerequisite is met.
<a name="l00128"></a>00128 waitForJ:
<a name="l00129"></a>00129     inc     YL
<a name="l00130"></a>00130     sbis    <a class="code" href="usbdrv_8h.html#a85296740a603c928460d39ef9be869a4">USBIN</a>, <a class="code" href="usbdrv_8h.html#ad84a1c137f273772bcba266e0a671d33">USBMINUS</a>
<a name="l00131"></a>00131     brne    waitForJ        ; just make sure we have ANY timeout
<a name="l00132"></a>00132 waitForK:
<a name="l00133"></a>00133 ;The following code results in a sampling window of &lt; 1/4 bit which meets the spec.
<a name="l00134"></a>00134     sbis    USBIN, <a class="code" href="usbdrv_8h.html#ad84a1c137f273772bcba266e0a671d33">USBMINUS</a>     ;[-17]
<a name="l00135"></a>00135     rjmp    foundK              ;[-16]
<a name="l00136"></a>00136     sbis    USBIN, USBMINUS
<a name="l00137"></a>00137     rjmp    foundK
<a name="l00138"></a>00138     sbis    USBIN, USBMINUS
<a name="l00139"></a>00139     rjmp    foundK
<a name="l00140"></a>00140     sbis    USBIN, USBMINUS
<a name="l00141"></a>00141     rjmp    foundK
<a name="l00142"></a>00142     sbis    USBIN, USBMINUS
<a name="l00143"></a>00143     rjmp    foundK
<a name="l00144"></a>00144     sbis    USBIN, USBMINUS
<a name="l00145"></a>00145     rjmp    foundK
<a name="l00146"></a>00146     sbis    USBIN, USBMINUS
<a name="l00147"></a>00147     rjmp    foundK
<a name="l00148"></a>00148     sbis    USBIN, USBMINUS
<a name="l00149"></a>00149     rjmp    foundK
<a name="l00150"></a>00150     sbis    USBIN, USBMINUS
<a name="l00151"></a>00151     rjmp    foundK
<a name="l00152"></a>00152 <span class="preprocessor">#if USB_COUNT_SOF</span>
<a name="l00153"></a>00153 <span class="preprocessor"></span>    lds     YL, usbSofCount
<a name="l00154"></a>00154     inc     YL
<a name="l00155"></a>00155     sts     usbSofCount, YL
<a name="l00156"></a>00156 <span class="preprocessor">#endif  </span><span class="comment">/* USB_COUNT_SOF */</span>
<a name="l00157"></a>00157 <span class="preprocessor">#ifdef USB_SOF_HOOK</span>
<a name="l00158"></a>00158 <span class="preprocessor"></span>    USB_SOF_HOOK
<a name="l00159"></a>00159 <span class="preprocessor">#endif</span>
<a name="l00160"></a>00160 <span class="preprocessor"></span>    rjmp    sofError
<a name="l00161"></a>00161 foundK:                         ;[-15]
<a name="l00162"></a>00162 ;{3, 5} after falling D- edge, average delay: 4 cycles
<a name="l00163"></a>00163 ;bit0 should be at 30  (2.5 bits) <span class="keywordflow">for</span> center sampling. Currently at 4 so 26 cylces till bit 0 sample
<a name="l00164"></a>00164 ;use 1 bit time <span class="keywordflow">for</span> setup purposes, then sample again. Numbers in brackets
<a name="l00165"></a>00165 ;are cycles from center of first sync (<span class="keywordtype">double</span> K) bit after the instruction
<a name="l00166"></a>00166     push    x4                  ;[-14]
<a name="l00167"></a>00167 ;   [---]                       ;[-13]
<a name="l00168"></a>00168     lds     YL, <a class="code" href="usbdrv_8c.html#a6b0f7b83997deee705eb56462e3f1fce">usbInputBufOffset</a>;[-12] used to toggle the two usb receive buffers
<a name="l00169"></a>00169 ;   [---]                       ;[-11]
<a name="l00170"></a>00170     clr     YH                  ;[-10]
<a name="l00171"></a>00171     subi    YL, lo8(-(<a class="code" href="usbdrv_8c.html#a50d7f851abf281804143e797d0bfbf04">usbRxBuf</a>));[-9] [rx loop init]
<a name="l00172"></a>00172     sbci    YH, hi8(-(<a class="code" href="usbdrv_8c.html#a50d7f851abf281804143e797d0bfbf04">usbRxBuf</a>));[-8] [rx loop init]
<a name="l00173"></a>00173     push    shift               ;[-7]
<a name="l00174"></a>00174 ;   [---]                       ;[-6]
<a name="l00175"></a>00175     ldi     shift, 0x80         ;[-5] the last bit is the end of byte marker <span class="keywordflow">for</span> the pid receiver loop
<a name="l00176"></a>00176     clc                         ;[-4] the carry has to be clear <span class="keywordflow">for</span> receipt of pid bit 0
<a name="l00177"></a>00177     sbis    <a class="code" href="usbdrv_8h.html#a85296740a603c928460d39ef9be869a4">USBIN</a>, <a class="code" href="usbdrv_8h.html#ad84a1c137f273772bcba266e0a671d33">USBMINUS</a>     ;[-3] we want two bits K (sample 3 cycles too early)
<a name="l00178"></a>00178     rjmp    haveTwoBitsK        ;[-2]
<a name="l00179"></a>00179     pop     shift               ;[-1] undo the push from before
<a name="l00180"></a>00180     pop     x4                  ;[1]
<a name="l00181"></a>00181     rjmp    waitForK            ;[3] <span class="keyword">this</span> was not the end of sync, retry
<a name="l00182"></a>00182 ; The entire loop from waitForK until rjmp waitForK above must not exceed two
<a name="l00183"></a>00183 ; bit times (= 24 cycles).
<a name="l00184"></a>00184 
<a name="l00185"></a>00185 ;----------------------------------------------------------------------------
<a name="l00186"></a>00186 ; push more registers and initialize values <span class="keywordflow">while</span> we sample the first bits:
<a name="l00187"></a>00187 ;----------------------------------------------------------------------------
<a name="l00188"></a>00188 haveTwoBitsK:
<a name="l00189"></a>00189     push    x1                  ;[0]
<a name="l00190"></a>00190     push    x2                  ;[2]
<a name="l00191"></a>00191     push    x3                  ;[4] crc high byte
<a name="l00192"></a>00192     ldi     x2, 1&lt;&lt;<a class="code" href="usbdrv_8h.html#aead1b3d815aa9612adc498d5a4b7d6d4">USBPLUS</a>      ;[6] [rx loop init] current line state is K state. D+==<span class="stringliteral">&quot;1&quot;</span>, D-==<span class="stringliteral">&quot;0&quot;</span>
<a name="l00193"></a>00193     push    x5                  ;[7]
<a name="l00194"></a>00194     push    cnt                 ;[9]
<a name="l00195"></a>00195     ldi     cnt, <a class="code" href="usbdrv_8h.html#a1c541dbab181ea7bd3da61b892430988">USB_BUFSIZE</a>    ;[11]
<a name="l00196"></a>00196 
<a name="l00197"></a>00197 
<a name="l00198"></a>00198 ;--------------------------------------------------------------------------------------------------------------
<a name="l00199"></a>00199 ; receives the pid byte
<a name="l00200"></a>00200 ; there is no real unstuffing algorithm implemented here as a stuffing bit is impossible in the pid byte.
<a name="l00201"></a>00201 ; That<span class="stringliteral">&#39;s because the last four bits of the byte are the inverted of the first four bits. If we detect a</span>
<a name="l00202"></a>00202 <span class="stringliteral">; unstuffing condition something went wrong and abort</span>
<a name="l00203"></a>00203 <span class="stringliteral">; shift has to be initialized to 0x80</span>
<a name="l00204"></a>00204 <span class="stringliteral">;--------------------------------------------------------------------------------------------------------------</span>
<a name="l00205"></a>00205 <span class="stringliteral"></span>
<a name="l00206"></a>00206 <span class="stringliteral">; pid bit 0 - used for even more register saving (we need the z pointer)</span>
<a name="l00207"></a>00207 <span class="stringliteral">    in      x1, USBIN           ;[0] sample line state</span>
<a name="l00208"></a>00208 <span class="stringliteral">    andi    x1, USBMASK         ;[1] filter only D+ and D- bits</span>
<a name="l00209"></a>00209 <span class="stringliteral">    eor     x2, x1              ;[2] generate inverted of actual bit</span>
<a name="l00210"></a>00210 <span class="stringliteral">    sbrc    x2, USBMINUS        ;[3] if the bit is set we received a zero</span>
<a name="l00211"></a>00211 <span class="stringliteral">    sec                         ;[4]</span>
<a name="l00212"></a>00212 <span class="stringliteral">    ror     shift               ;[5] we perform no unstuffing check here as this is the first bit</span>
<a name="l00213"></a>00213 <span class="stringliteral">    mov     x2, x1              ;[6]</span>
<a name="l00214"></a>00214 <span class="stringliteral">    push    ZL                  ;[7]</span>
<a name="l00215"></a>00215 <span class="stringliteral">                                ;[8]</span>
<a name="l00216"></a>00216 <span class="stringliteral">    push    ZH                  ;[9]</span>
<a name="l00217"></a>00217 <span class="stringliteral">                                ;[10]</span>
<a name="l00218"></a>00218 <span class="stringliteral">    ldi     x3, 0xFE            ;[11] x3 is the high order crc value</span>
<a name="l00219"></a>00219 <span class="stringliteral"></span>
<a name="l00220"></a>00220 <span class="stringliteral"></span>
<a name="l00221"></a>00221 <span class="stringliteral">bitloopPid:                     </span>
<a name="l00222"></a>00222 <span class="stringliteral">    in      x1, USBIN           ;[0] sample line state</span>
<a name="l00223"></a>00223 <span class="stringliteral">    andi    x1, USBMASK         ;[1] filter only D+ and D- bits</span>
<a name="l00224"></a>00224 <span class="stringliteral">    breq    nse0                ;[2] both lines are low so handle se0   </span>
<a name="l00225"></a>00225 <span class="stringliteral">    eor     x2, x1              ;[3] generate inverted of actual bit</span>
<a name="l00226"></a>00226 <span class="stringliteral">    sbrc    x2, USBMINUS        ;[4] set the carry if we received a zero</span>
<a name="l00227"></a>00227 <span class="stringliteral">    sec                         ;[5]</span>
<a name="l00228"></a>00228 <span class="stringliteral">    ror     shift               ;[6]</span>
<a name="l00229"></a>00229 <span class="stringliteral">    ldi     ZL, 0x54            ;[7] ZL is the low order crc value</span>
<a name="l00230"></a>00230 <span class="stringliteral">    ser     x4                  ;[8] the is no bit stuffing check here as the pid bit can&#39;</span>t be stuffed. <span class="keywordflow">if</span> so
<a name="l00231"></a>00231                                 ; some error occured. In <span class="keyword">this</span> <span class="keywordflow">case</span> the paket is discarded later on anyway.
<a name="l00232"></a>00232     mov     x2, x1              ;[9] prepare <span class="keywordflow">for</span> the next cycle
<a name="l00233"></a>00233     brcc    bitloopPid          ;[10] <span class="keywordflow">while</span> 0s drop out of shift we <span class="keyword">get</span> the next bit
<a name="l00234"></a>00234     eor     x4, shift           ;[11] invert all bits in shift and store result in x4
<a name="l00235"></a>00235 
<a name="l00236"></a>00236 ;--------------------------------------------------------------------------------------------------------------
<a name="l00237"></a>00237 ; receives data bytes and calculates the crc
<a name="l00238"></a>00238 ; the last USBIN state has to be in x2
<a name="l00239"></a>00239 ; <span class="keyword">this</span> is only the first half, due to branch distanc limitations the second half of the loop is near the end
<a name="l00240"></a>00240 ; of <span class="keyword">this</span> <span class="keyword">asm</span> file
<a name="l00241"></a>00241 ;--------------------------------------------------------------------------------------------------------------
<a name="l00242"></a>00242 
<a name="l00243"></a>00243 rxDataStart:
<a name="l00244"></a>00244     in      x1, <a class="code" href="usbdrv_8h.html#a85296740a603c928460d39ef9be869a4">USBIN</a>           ;[0] sample line state (note: a se0 check is not useful due to bit dribbling)
<a name="l00245"></a>00245     ser     x5                  ;[1] prepare the unstuff marker <span class="keyword">register</span>
<a name="l00246"></a>00246     eor     x2, x1              ;[2] generates the inverted of the actual bit
<a name="l00247"></a>00247     bst     x2, <a class="code" href="usbdrv_8h.html#ad84a1c137f273772bcba266e0a671d33">USBMINUS</a>        ;[3] copy the bit from x2
<a name="l00248"></a>00248     bld     shift, 0            ;[4] and store it in shift
<a name="l00249"></a>00249     mov     x2, shift           ;[5] make a copy of shift <span class="keywordflow">for</span> unstuffing check
<a name="l00250"></a>00250     andi    x2, 0xF9            ;[6] mask the last six bits, <span class="keywordflow">if</span> we got six zeros (which are six ones in fact)
<a name="l00251"></a>00251     breq    unstuff0            ;[7] then Z is <span class="keyword">set</span> now and we branch to the unstuffing handler
<a name="l00252"></a>00252 didunstuff0:
<a name="l00253"></a>00253     subi    cnt, 1              ;[8] cannot use dec because it doesn<span class="stringliteral">&#39;t affect the carry flag</span>
<a name="l00254"></a>00254 <span class="stringliteral">    brcs    nOverflow           ;[9] Too many bytes received. Ignore packet                         </span>
<a name="l00255"></a>00255 <span class="stringliteral">    st      Y+, x4              ;[10] store the last received byte</span>
<a name="l00256"></a>00256 <span class="stringliteral">                                ;[11] st needs two cycles</span>
<a name="l00257"></a>00257 <span class="stringliteral"></span>
<a name="l00258"></a>00258 <span class="stringliteral">; bit1                          </span>
<a name="l00259"></a>00259 <span class="stringliteral">    in      x2, USBIN           ;[0] sample line state</span>
<a name="l00260"></a>00260 <span class="stringliteral">    andi    x1, USBMASK         ;[1] check for se0 during bit 0</span>
<a name="l00261"></a>00261 <span class="stringliteral">    breq    nse0                ;[2]</span>
<a name="l00262"></a>00262 <span class="stringliteral">    andi    x2, USBMASK         ;[3] check se0 during bit 1</span>
<a name="l00263"></a>00263 <span class="stringliteral">    breq    nse0                ;[4]</span>
<a name="l00264"></a>00264 <span class="stringliteral">    eor     x1, x2              ;[5]</span>
<a name="l00265"></a>00265 <span class="stringliteral">    bst     x1, USBMINUS        ;[6]</span>
<a name="l00266"></a>00266 <span class="stringliteral">    bld     shift, 1            ;[7]</span>
<a name="l00267"></a>00267 <span class="stringliteral">    mov     x1, shift           ;[8]</span>
<a name="l00268"></a>00268 <span class="stringliteral">    andi    x1, 0xF3            ;[9]</span>
<a name="l00269"></a>00269 <span class="stringliteral">    breq    unstuff1            ;[10]</span>
<a name="l00270"></a>00270 <span class="stringliteral">didunstuff1:</span>
<a name="l00271"></a>00271 <span class="stringliteral">    nop                         ;[11]   </span>
<a name="l00272"></a>00272 <span class="stringliteral"></span>
<a name="l00273"></a>00273 <span class="stringliteral">; bit2</span>
<a name="l00274"></a>00274 <span class="stringliteral">    in      x1, USBIN           ;[0] sample line state</span>
<a name="l00275"></a>00275 <span class="stringliteral">    andi    x1, USBMASK         ;[1] check for se0 (as there is nothing else to do here</span>
<a name="l00276"></a>00276 <span class="stringliteral">    breq    nOverflow           ;[2]</span>
<a name="l00277"></a>00277 <span class="stringliteral">    eor     x2, x1              ;[3] generates the inverted of the actual bit</span>
<a name="l00278"></a>00278 <span class="stringliteral">    bst     x2, USBMINUS        ;[4]</span>
<a name="l00279"></a>00279 <span class="stringliteral">    bld     shift, 2            ;[5] store the bit</span>
<a name="l00280"></a>00280 <span class="stringliteral">    mov     x2, shift           ;[6]</span>
<a name="l00281"></a>00281 <span class="stringliteral">    andi    x2, 0xE7            ;[7] if we have six zeros here (which means six 1 in the stream)</span>
<a name="l00282"></a>00282 <span class="stringliteral">    breq    unstuff2            ;[8] the next bit is a stuffing bit</span>
<a name="l00283"></a>00283 <span class="stringliteral">didunstuff2:</span>
<a name="l00284"></a>00284 <span class="stringliteral">    nop2                        ;[9]</span>
<a name="l00285"></a>00285 <span class="stringliteral">                                ;[10]</span>
<a name="l00286"></a>00286 <span class="stringliteral">    nop                         ;[11]                   </span>
<a name="l00287"></a>00287 <span class="stringliteral">                    </span>
<a name="l00288"></a>00288 <span class="stringliteral">; bit3                          </span>
<a name="l00289"></a>00289 <span class="stringliteral">    in      x2, USBIN           ;[0] sample line state</span>
<a name="l00290"></a>00290 <span class="stringliteral">    andi    x2, USBMASK         ;[1] check for se0</span>
<a name="l00291"></a>00291 <span class="stringliteral">    breq    nOverflow           ;[2]</span>
<a name="l00292"></a>00292 <span class="stringliteral">    eor     x1, x2              ;[3]</span>
<a name="l00293"></a>00293 <span class="stringliteral">    bst     x1, USBMINUS        ;[4]</span>
<a name="l00294"></a>00294 <span class="stringliteral">    bld     shift, 3            ;[5]</span>
<a name="l00295"></a>00295 <span class="stringliteral">    mov     x1, shift           ;[6]</span>
<a name="l00296"></a>00296 <span class="stringliteral">    andi    x1, 0xCF            ;[7]</span>
<a name="l00297"></a>00297 <span class="stringliteral">    breq    unstuff3            ;[8]</span>
<a name="l00298"></a>00298 <span class="stringliteral">didunstuff3:</span>
<a name="l00299"></a>00299 <span class="stringliteral">    nop                         ;[9]</span>
<a name="l00300"></a>00300 <span class="stringliteral">    rjmp    rxDataBit4          ;[10]</span>
<a name="l00301"></a>00301 <span class="stringliteral">                                ;[11]               </span>
<a name="l00302"></a>00302 <span class="stringliteral"></span>
<a name="l00303"></a>00303 <span class="stringliteral">; the avr branch instructions allow an offset of +63 insturction only, so we need this</span>
<a name="l00304"></a>00304 <span class="stringliteral">; &#39;</span>local copy<span class="stringliteral">&#39; of se0</span>
<a name="l00305"></a>00305 <span class="stringliteral">nse0:       </span>
<a name="l00306"></a>00306 <span class="stringliteral">    rjmp    se0                 ;[4]</span>
<a name="l00307"></a>00307 <span class="stringliteral">                                ;[5]</span>
<a name="l00308"></a>00308 <span class="stringliteral">; the same same as for se0 is needed for overflow and StuffErr</span>
<a name="l00309"></a>00309 <span class="stringliteral">nOverflow:</span>
<a name="l00310"></a>00310 <span class="stringliteral">stuffErr:</span>
<a name="l00311"></a>00311 <span class="stringliteral">    rjmp    overflow</span>
<a name="l00312"></a>00312 <span class="stringliteral"></span>
<a name="l00313"></a>00313 <span class="stringliteral"></span>
<a name="l00314"></a>00314 <span class="stringliteral">unstuff0:                       ;[8] this is the branch delay of breq unstuffX</span>
<a name="l00315"></a>00315 <span class="stringliteral">    andi    x1, USBMASK         ;[9] do an se0 check here (if the last crc byte ends with 5 one&#39;</span>s we might end up here
<a name="l00316"></a>00316     breq    didunstuff0         ;[10] <span class="keyword">event</span> tough the message is complete -&gt; jump back and store the byte
<a name="l00317"></a>00317     ori     shift, 0x01         ;[11] invert the last received bit to prevent furhter unstuffing
<a name="l00318"></a>00318     in      x2, <a class="code" href="usbdrv_8h.html#a85296740a603c928460d39ef9be869a4">USBIN</a>           ;[0] we have some free cycles so we could check <span class="keywordflow">for</span> bit stuffing errors
<a name="l00319"></a>00319     andi    x5, 0xFE            ;[1] mark <span class="keyword">this</span> bit as inverted (will be corrected before storing shift)
<a name="l00320"></a>00320     eor     x1, x2              ;[2] x1 and x2 have to be different because the stuff bit is always a zero
<a name="l00321"></a>00321     andi    x1, <a class="code" href="usbdrv_8h.html#a0140266b6db5af6ba9167f04a91ca076">USBMASK</a>         ;[3] mask the interesting bits
<a name="l00322"></a>00322     breq    stuffErr            ;[4] <span class="keywordflow">if</span> the stuff bit is a 1-bit something went wrong
<a name="l00323"></a>00323     mov     x1, x2              ;[5] the next bit expects the last state to be in x1
<a name="l00324"></a>00324     rjmp    didunstuff0         ;[6]
<a name="l00325"></a>00325                                 ;[7] jump delay of rjmp didunstuffX 
<a name="l00326"></a>00326 
<a name="l00327"></a>00327 unstuff1:                       ;[11] <span class="keyword">this</span> is the jump delay of breq unstuffX
<a name="l00328"></a>00328     in      x1, <a class="code" href="usbdrv_8h.html#a85296740a603c928460d39ef9be869a4">USBIN</a>           ;[0] we have some free cycles so we could check <span class="keywordflow">for</span> bit stuffing errors
<a name="l00329"></a>00329     ori     shift, 0x02         ;[1] invert the last received bit to prevent furhter unstuffing
<a name="l00330"></a>00330     andi    x5, 0xFD            ;[2] mark <span class="keyword">this</span> bit as inverted (will be corrected before storing shift)
<a name="l00331"></a>00331     eor     x2, x1              ;[3] x1 and x2 have to be different because the stuff bit is always a zero
<a name="l00332"></a>00332     andi    x2, <a class="code" href="usbdrv_8h.html#a0140266b6db5af6ba9167f04a91ca076">USBMASK</a>         ;[4] mask the interesting bits
<a name="l00333"></a>00333     breq    stuffErr            ;[5] <span class="keywordflow">if</span> the stuff bit is a 1-bit something went wrong
<a name="l00334"></a>00334     mov     x2, x1              ;[6] the next bit expects the last state to be in x2
<a name="l00335"></a>00335     <a class="code" href="usbportability_8h.html#a62df5117c12fbb897e5d6956620d794b">nop2</a>                        ;[7]
<a name="l00336"></a>00336                                 ;[8]
<a name="l00337"></a>00337     rjmp    didunstuff1         ;[9]
<a name="l00338"></a>00338                                 ;[10] jump delay of rjmp didunstuffX        
<a name="l00339"></a>00339 
<a name="l00340"></a>00340 unstuff2:                       ;[9] <span class="keyword">this</span> is the jump delay of breq unstuffX
<a name="l00341"></a>00341     ori     shift, 0x04         ;[10] invert the last received bit to prevent furhter unstuffing
<a name="l00342"></a>00342     andi    x5, 0xFB            ;[11] mark <span class="keyword">this</span> bit as inverted (will be corrected before storing shift)
<a name="l00343"></a>00343     in      x2, <a class="code" href="usbdrv_8h.html#a85296740a603c928460d39ef9be869a4">USBIN</a>           ;[0] we have some free cycles so we could check <span class="keywordflow">for</span> bit stuffing errors
<a name="l00344"></a>00344     eor     x1, x2              ;[1] x1 and x2 have to be different because the stuff bit is always a zero
<a name="l00345"></a>00345     andi    x1, <a class="code" href="usbdrv_8h.html#a0140266b6db5af6ba9167f04a91ca076">USBMASK</a>         ;[2] mask the interesting bits
<a name="l00346"></a>00346     breq    stuffErr            ;[3] <span class="keywordflow">if</span> the stuff bit is a 1-bit something went wrong
<a name="l00347"></a>00347     mov     x1, x2              ;[4] the next bit expects the last state to be in x1
<a name="l00348"></a>00348     <a class="code" href="usbportability_8h.html#a62df5117c12fbb897e5d6956620d794b">nop2</a>                        ;[5]
<a name="l00349"></a>00349                                 ;[6]
<a name="l00350"></a>00350     rjmp    didunstuff2         ;[7]
<a name="l00351"></a>00351                                 ;[8] jump delay of rjmp didunstuffX 
<a name="l00352"></a>00352 
<a name="l00353"></a>00353 unstuff3:                       ;[9] <span class="keyword">this</span> is the jump delay of breq unstuffX
<a name="l00354"></a>00354     ori     shift, 0x08         ;[10] invert the last received bit to prevent furhter unstuffing
<a name="l00355"></a>00355     andi    x5, 0xF7            ;[11] mark <span class="keyword">this</span> bit as inverted (will be corrected before storing shift)
<a name="l00356"></a>00356     in      x1, <a class="code" href="usbdrv_8h.html#a85296740a603c928460d39ef9be869a4">USBIN</a>           ;[0] we have some free cycles so we could check <span class="keywordflow">for</span> bit stuffing errors
<a name="l00357"></a>00357     eor     x2, x1              ;[1] x1 and x2 have to be different because the stuff bit is always a zero
<a name="l00358"></a>00358     andi    x2, <a class="code" href="usbdrv_8h.html#a0140266b6db5af6ba9167f04a91ca076">USBMASK</a>         ;[2] mask the interesting bits
<a name="l00359"></a>00359     breq    stuffErr            ;[3] <span class="keywordflow">if</span> the stuff bit is a 1-bit something went wrong
<a name="l00360"></a>00360     mov     x2, x1              ;[4] the next bit expects the last state to be in x2
<a name="l00361"></a>00361     <a class="code" href="usbportability_8h.html#a62df5117c12fbb897e5d6956620d794b">nop2</a>                        ;[5]
<a name="l00362"></a>00362                                 ;[6]
<a name="l00363"></a>00363     rjmp    didunstuff3         ;[7]
<a name="l00364"></a>00364                                 ;[8] jump delay of rjmp didunstuffX         
<a name="l00365"></a>00365 
<a name="l00366"></a>00366 
<a name="l00367"></a>00367 
<a name="l00368"></a>00368 ; the include has to be here due to branch distance restirctions
<a name="l00369"></a>00369 <span class="preprocessor">#define __USE_CRC__</span>
<a name="l00370"></a>00370 <span class="preprocessor"></span><span class="preprocessor">#include &quot;<a class="code" href="asmcommon_8inc.html">asmcommon.inc</a>&quot;</span>
<a name="l00371"></a>00371 
<a name="l00372"></a>00372     
<a name="l00373"></a>00373 
<a name="l00374"></a>00374 ; USB spec says:
<a name="l00375"></a>00375 ; idle = J
<a name="l00376"></a>00376 ; J = (D+ = 0), (D- = 1)
<a name="l00377"></a>00377 ; K = (D+ = 1), (D- = 0)
<a name="l00378"></a>00378 ; Spec allows 7.5 bit times from EOP to SOP <span class="keywordflow">for</span> replies
<a name="l00379"></a>00379 ; 7.5 bit times is 90 cycles. ...there is plenty of time
<a name="l00380"></a>00380 
<a name="l00381"></a>00381 
<a name="l00382"></a>00382 sendNakAndReti:
<a name="l00383"></a>00383     ldi     x3, <a class="code" href="usbdrv_8h.html#a481d1276a9efab04a3ab871b87771aac">USBPID_NAK</a>  ;[-18]
<a name="l00384"></a>00384     rjmp    sendX3AndReti   ;[-17]
<a name="l00385"></a>00385 sendAckAndReti:
<a name="l00386"></a>00386     ldi     cnt, <a class="code" href="usbdrv_8h.html#a7f9994b8bc3a4864604aa8041ed90faf">USBPID_ACK</a> ;[-17]
<a name="l00387"></a>00387 sendCntAndReti:
<a name="l00388"></a>00388     mov     x3, cnt         ;[-16]
<a name="l00389"></a>00389 sendX3AndReti:
<a name="l00390"></a>00390     ldi     YL, 20          ;[-15] x3==r20 address is 20
<a name="l00391"></a>00391     ldi     YH, 0           ;[-14]
<a name="l00392"></a>00392     ldi     cnt, 2          ;[-13]
<a name="l00393"></a>00393 ;   rjmp    usbSendAndReti      fallthrough
<a name="l00394"></a>00394 
<a name="l00395"></a>00395 ;usbSend:
<a name="l00396"></a>00396 ;pointer to data in <span class="charliteral">&#39;Y&#39;</span>
<a name="l00397"></a>00397 ;number of bytes in <span class="stringliteral">&#39;cnt&#39;</span> -- including sync byte [range 2 ... 12]
<a name="l00398"></a>00398 ;uses: x1...x4, btcnt, shift, cnt, Y
<a name="l00399"></a>00399 ;Numbers in brackets are time since first bit of sync pattern is sent
<a name="l00400"></a>00400 
<a name="l00401"></a>00401 usbSendAndReti:             ; 12 cycles until SOP
<a name="l00402"></a>00402     in      x2, <a class="code" href="usbdrv_8h.html#a3ffc8a49ee40206cfce717574a1ccfea">USBDDR</a>      ;[-12]
<a name="l00403"></a>00403     ori     x2, <a class="code" href="usbdrv_8h.html#a0140266b6db5af6ba9167f04a91ca076">USBMASK</a>     ;[-11]
<a name="l00404"></a>00404     sbi     <a class="code" href="usbdrv_8h.html#ad95fd90d841998e6b54cb99c49ee1247">USBOUT</a>, <a class="code" href="usbdrv_8h.html#ad84a1c137f273772bcba266e0a671d33">USBMINUS</a>;[-10] prepare idle state; D+ and D- must have been 0 (no pullups)
<a name="l00405"></a>00405     in      x1, USBOUT      ;[-8] port mirror <span class="keywordflow">for</span> tx loop
<a name="l00406"></a>00406     out     <a class="code" href="usbdrv_8h.html#a3ffc8a49ee40206cfce717574a1ccfea">USBDDR</a>, x2      ;[-6] &lt;- acquire bus
<a name="l00407"></a>00407     ldi     x2, 0           ;[-6] init x2 (bitstuff history) because sync starts with 0
<a name="l00408"></a>00408     ldi     x4, <a class="code" href="usbdrv_8h.html#a0140266b6db5af6ba9167f04a91ca076">USBMASK</a>     ;[-5] exor mask
<a name="l00409"></a>00409     ldi     shift, 0x80     ;[-4] sync byte is first byte sent
<a name="l00410"></a>00410 txByteLoop:
<a name="l00411"></a>00411     ldi     bitcnt, 0x40    ;[-3]=[9]     binary 01000000
<a name="l00412"></a>00412 txBitLoop:                  ; the loop sends the first 7 bits of the byte
<a name="l00413"></a>00413     sbrs    shift, 0        ;[-2]=[10] <span class="keywordflow">if</span> we have to send a 1 don<span class="stringliteral">&#39;t change the line state</span>
<a name="l00414"></a>00414 <span class="stringliteral">    eor     x1, x4          ;[-1]=[11]</span>
<a name="l00415"></a>00415 <span class="stringliteral">    out     USBOUT, x1      ;[0]</span>
<a name="l00416"></a>00416 <span class="stringliteral">    ror     shift           ;[1]</span>
<a name="l00417"></a>00417 <span class="stringliteral">    ror     x2              ;[2] transfers the last sent bit to the stuffing history</span>
<a name="l00418"></a>00418 <span class="stringliteral">didStuffN:</span>
<a name="l00419"></a>00419 <span class="stringliteral">    nop                     ;[3]</span>
<a name="l00420"></a>00420 <span class="stringliteral">    nop                     ;[4]</span>
<a name="l00421"></a>00421 <span class="stringliteral">    cpi     x2, 0xfc        ;[5] if we sent six consecutive ones</span>
<a name="l00422"></a>00422 <span class="stringliteral">    brcc    bitstuffN       ;[6]</span>
<a name="l00423"></a>00423 <span class="stringliteral">    lsr     bitcnt          ;[7]</span>
<a name="l00424"></a>00424 <span class="stringliteral">    brne    txBitLoop       ;[8] restart the loop while the 1 is still in the bitcount</span>
<a name="l00425"></a>00425 <span class="stringliteral"></span>
<a name="l00426"></a>00426 <span class="stringliteral">; transmit bit 7</span>
<a name="l00427"></a>00427 <span class="stringliteral">    sbrs    shift, 0        ;[9]</span>
<a name="l00428"></a>00428 <span class="stringliteral">    eor     x1, x4          ;[10]</span>
<a name="l00429"></a>00429 <span class="stringliteral">didStuff7:</span>
<a name="l00430"></a>00430 <span class="stringliteral">    ror     shift           ;[11]</span>
<a name="l00431"></a>00431 <span class="stringliteral">    out     USBOUT, x1      ;[0] transfer bit 7 to the pins</span>
<a name="l00432"></a>00432 <span class="stringliteral">    ror     x2              ;[1] move the bit into the stuffing history </span>
<a name="l00433"></a>00433 <span class="stringliteral">    cpi     x2, 0xfc        ;[2]</span>
<a name="l00434"></a>00434 <span class="stringliteral">    brcc    bitstuff7       ;[3]</span>
<a name="l00435"></a>00435 <span class="stringliteral">    ld      shift, y+       ;[4] get next byte to transmit</span>
<a name="l00436"></a>00436 <span class="stringliteral">    dec     cnt             ;[5] decrement byte counter</span>
<a name="l00437"></a>00437 <span class="stringliteral">    brne    txByteLoop      ;[7] if we have more bytes start next one</span>
<a name="l00438"></a>00438 <span class="stringliteral">                            ;[8] branch delay</span>
<a name="l00439"></a>00439 <span class="stringliteral">                            </span>
<a name="l00440"></a>00440 <span class="stringliteral">;make SE0:</span>
<a name="l00441"></a>00441 <span class="stringliteral">    cbr     x1, USBMASK     ;[8]        prepare SE0 [spec says EOP may be 25 to 30 cycles]</span>
<a name="l00442"></a>00442 <span class="stringliteral">    lds     x2, usbNewDeviceAddr;[9]</span>
<a name="l00443"></a>00443 <span class="stringliteral">    lsl     x2              ;[11]       we compare with left shifted address</span>
<a name="l00444"></a>00444 <span class="stringliteral">    out     USBOUT, x1      ;[0]        &lt;-- out SE0 -- from now 2 bits = 24 cycles until bus idle</span>
<a name="l00445"></a>00445 <span class="stringliteral">    subi    YL, 20 + 2      ;[1]        Only assign address on data packets, not ACK/NAK in x3</span>
<a name="l00446"></a>00446 <span class="stringliteral">    sbci    YH, 0           ;[2]</span>
<a name="l00447"></a>00447 <span class="stringliteral">;2006-03-06: moved transfer of new address to usbDeviceAddr from C-Code to asm:</span>
<a name="l00448"></a>00448 <span class="stringliteral">;set address only after data packet was sent, not after handshake</span>
<a name="l00449"></a>00449 <span class="stringliteral">    breq    skipAddrAssign  ;[3]</span>
<a name="l00450"></a>00450 <span class="stringliteral">    sts     usbDeviceAddr, x2       ; if not skipped: SE0 is one cycle longer</span>
<a name="l00451"></a>00451 <span class="stringliteral">skipAddrAssign:</span>
<a name="l00452"></a>00452 <span class="stringliteral">;end of usbDeviceAddress transfer</span>
<a name="l00453"></a>00453 <span class="stringliteral">    ldi     x2, 1&lt;&lt;USB_INTR_PENDING_BIT;[5] int0 occurred during TX -- clear pending flag</span>
<a name="l00454"></a>00454 <span class="stringliteral">    USB_STORE_PENDING(x2)   ;[6]</span>
<a name="l00455"></a>00455 <span class="stringliteral">    ori     x1, USBIDLE     ;[7]</span>
<a name="l00456"></a>00456 <span class="stringliteral">    in      x2, USBDDR      ;[8]</span>
<a name="l00457"></a>00457 <span class="stringliteral">    cbr     x2, USBMASK     ;[9] set both pins to input</span>
<a name="l00458"></a>00458 <span class="stringliteral">    mov     x3, x1          ;[10]</span>
<a name="l00459"></a>00459 <span class="stringliteral">    cbr     x3, USBMASK     ;[11] configure no pullup on both pins</span>
<a name="l00460"></a>00460 <span class="stringliteral">    ldi     x4, 4           ;[12]</span>
<a name="l00461"></a>00461 <span class="stringliteral">se0Delay:</span>
<a name="l00462"></a>00462 <span class="stringliteral">    dec     x4              ;[13] [16] [19] [22]</span>
<a name="l00463"></a>00463 <span class="stringliteral">    brne    se0Delay        ;[14] [17] [20] [23]</span>
<a name="l00464"></a>00464 <span class="stringliteral">    out     USBOUT, x1      ;[24] &lt;-- out J (idle) -- end of SE0 (EOP signal)</span>
<a name="l00465"></a>00465 <span class="stringliteral">    out     USBDDR, x2      ;[25] &lt;-- release bus now</span>
<a name="l00466"></a>00466 <span class="stringliteral">    out     USBOUT, x3      ;[26] &lt;-- ensure no pull-up resistors are active</span>
<a name="l00467"></a>00467 <span class="stringliteral">    rjmp    doReturn</span>
<a name="l00468"></a>00468 <span class="stringliteral"></span>
<a name="l00469"></a>00469 <span class="stringliteral">bitstuffN:</span>
<a name="l00470"></a>00470 <span class="stringliteral">    eor     x1, x4          ;[8] generate a zero</span>
<a name="l00471"></a>00471 <span class="stringliteral">    ldi     x2, 0           ;[9] reset the bit stuffing history</span>
<a name="l00472"></a>00472 <span class="stringliteral">    nop2                    ;[10]</span>
<a name="l00473"></a>00473 <span class="stringliteral">    out     USBOUT, x1      ;[0] &lt;-- send the stuffing bit</span>
<a name="l00474"></a>00474 <span class="stringliteral">    rjmp    didStuffN       ;[1]</span>
<a name="l00475"></a>00475 <span class="stringliteral"></span>
<a name="l00476"></a>00476 <span class="stringliteral">bitstuff7:</span>
<a name="l00477"></a>00477 <span class="stringliteral">    eor     x1, x4          ;[5]</span>
<a name="l00478"></a>00478 <span class="stringliteral">    ldi     x2, 0           ;[6] reset bit stuffing history</span>
<a name="l00479"></a>00479 <span class="stringliteral">    clc                     ;[7] fill a zero into the shift register</span>
<a name="l00480"></a>00480 <span class="stringliteral">    rol     shift           ;[8] compensate for ror shift at branch destination</span>
<a name="l00481"></a>00481 <span class="stringliteral">    rjmp    didStuff7       ;[9]</span>
<a name="l00482"></a>00482 <span class="stringliteral">                            ;[10] jump delay</span>
<a name="l00483"></a>00483 <span class="stringliteral"></span>
<a name="l00484"></a>00484 <span class="stringliteral">;--------------------------------------------------------------------------------------------------------------</span>
<a name="l00485"></a>00485 <span class="stringliteral">; receives data bytes and calculates the crc</span>
<a name="l00486"></a>00486 <span class="stringliteral">; second half of the data byte receiver loop</span>
<a name="l00487"></a>00487 <span class="stringliteral">; most parts of the crc algorithm are here</span>
<a name="l00488"></a>00488 <span class="stringliteral">;--------------------------------------------------------------------------------------------------------------</span>
<a name="l00489"></a>00489 <span class="stringliteral"></span>
<a name="l00490"></a>00490 <span class="stringliteral">nOverflow2:</span>
<a name="l00491"></a>00491 <span class="stringliteral">    rjmp overflow</span>
<a name="l00492"></a>00492 <span class="stringliteral"></span>
<a name="l00493"></a>00493 <span class="stringliteral">rxDataBit4:</span>
<a name="l00494"></a>00494 <span class="stringliteral">    in      x1, USBIN           ;[0] sample line state</span>
<a name="l00495"></a>00495 <span class="stringliteral">    andi    x1, USBMASK         ;[1] check for se0</span>
<a name="l00496"></a>00496 <span class="stringliteral">    breq    nOverflow2          ;[2]</span>
<a name="l00497"></a>00497 <span class="stringliteral">    eor     x2, x1              ;[3]</span>
<a name="l00498"></a>00498 <span class="stringliteral">    bst     x2, USBMINUS        ;[4]</span>
<a name="l00499"></a>00499 <span class="stringliteral">    bld     shift, 4            ;[5]</span>
<a name="l00500"></a>00500 <span class="stringliteral">    mov     x2, shift           ;[6]</span>
<a name="l00501"></a>00501 <span class="stringliteral">    andi    x2, 0x9F            ;[7]</span>
<a name="l00502"></a>00502 <span class="stringliteral">    breq    unstuff4            ;[8]</span>
<a name="l00503"></a>00503 <span class="stringliteral">didunstuff4:</span>
<a name="l00504"></a>00504 <span class="stringliteral">    nop2                        ;[9][10]</span>
<a name="l00505"></a>00505 <span class="stringliteral">    nop                         ;[11]</span>
<a name="l00506"></a>00506 <span class="stringliteral"></span>
<a name="l00507"></a>00507 <span class="stringliteral">; bit5                          </span>
<a name="l00508"></a>00508 <span class="stringliteral">    in      x2, USBIN           ;[0] sample line state</span>
<a name="l00509"></a>00509 <span class="stringliteral">    ldi     ZH, hi8(usbCrcTableHigh);[1] use the table for the higher byte</span>
<a name="l00510"></a>00510 <span class="stringliteral">    eor     x1, x2              ;[2]</span>
<a name="l00511"></a>00511 <span class="stringliteral">    bst     x1, USBMINUS        ;[3]</span>
<a name="l00512"></a>00512 <span class="stringliteral">    bld     shift, 5            ;[4]</span>
<a name="l00513"></a>00513 <span class="stringliteral">    mov     x1, shift           ;[5]</span>
<a name="l00514"></a>00514 <span class="stringliteral">    andi    x1, 0x3F            ;[6]</span>
<a name="l00515"></a>00515 <span class="stringliteral">    breq    unstuff5            ;[7]</span>
<a name="l00516"></a>00516 <span class="stringliteral">didunstuff5:</span>
<a name="l00517"></a>00517 <span class="stringliteral">    lpm     x4, Z               ;[8] load the higher crc xor-byte and store it for later use</span>
<a name="l00518"></a>00518 <span class="stringliteral">                                ;[9] lpm needs 3 cycles</span>
<a name="l00519"></a>00519 <span class="stringliteral">                                ;[10]           </span>
<a name="l00520"></a>00520 <span class="stringliteral">    ldi     ZH, hi8(usbCrcTableLow);[11] load the lower crc xor byte adress</span>
<a name="l00521"></a>00521 <span class="stringliteral"></span>
<a name="l00522"></a>00522 <span class="stringliteral">; bit6                          </span>
<a name="l00523"></a>00523 <span class="stringliteral">    in      x1, USBIN           ;[0] sample line state</span>
<a name="l00524"></a>00524 <span class="stringliteral">    eor     x2, x1              ;[1]</span>
<a name="l00525"></a>00525 <span class="stringliteral">    bst     x2, USBMINUS        ;[2]</span>
<a name="l00526"></a>00526 <span class="stringliteral">    bld     shift, 6            ;[3]</span>
<a name="l00527"></a>00527 <span class="stringliteral">    mov     x2, shift           ;[4]</span>
<a name="l00528"></a>00528 <span class="stringliteral">    andi    x2, 0x7E            ;[5]</span>
<a name="l00529"></a>00529 <span class="stringliteral">    breq    unstuff6            ;[6]</span>
<a name="l00530"></a>00530 <span class="stringliteral">didunstuff6:</span>
<a name="l00531"></a>00531 <span class="stringliteral">    lpm     ZL, Z               ;[7] load the lower xor crc byte</span>
<a name="l00532"></a>00532 <span class="stringliteral">                                ;[8] lpm needs 3 cycles</span>
<a name="l00533"></a>00533 <span class="stringliteral">                                ;[9]</span>
<a name="l00534"></a>00534 <span class="stringliteral">    eor     ZL, x3              ;[10] xor the old high crc byte with the low xor-byte</span>
<a name="l00535"></a>00535 <span class="stringliteral">    mov     x3, x4              ;[11] move the new high order crc value from temp to its destination</span>
<a name="l00536"></a>00536 <span class="stringliteral">            </span>
<a name="l00537"></a>00537 <span class="stringliteral">; bit7                          </span>
<a name="l00538"></a>00538 <span class="stringliteral">    in      x2, USBIN           ;[0] sample line state</span>
<a name="l00539"></a>00539 <span class="stringliteral">    eor     x1, x2              ;[1]</span>
<a name="l00540"></a>00540 <span class="stringliteral">    bst     x1, USBMINUS        ;[2]</span>
<a name="l00541"></a>00541 <span class="stringliteral">    bld     shift, 7            ;[3] now shift holds the complete but inverted data byte</span>
<a name="l00542"></a>00542 <span class="stringliteral">    mov     x1, shift           ;[4]</span>
<a name="l00543"></a>00543 <span class="stringliteral">    andi    x1, 0xFC            ;[5]</span>
<a name="l00544"></a>00544 <span class="stringliteral">    breq    unstuff7            ;[6]</span>
<a name="l00545"></a>00545 <span class="stringliteral">didunstuff7:</span>
<a name="l00546"></a>00546 <span class="stringliteral">    eor     x5, shift           ;[7] x5 marks all bits which have not been inverted by the unstuffing subs</span>
<a name="l00547"></a>00547 <span class="stringliteral">    mov     x4, x5              ;[8] keep a copy of the data byte it will be stored during next bit0</span>
<a name="l00548"></a>00548 <span class="stringliteral">    eor     ZL, x4              ;[9] feed the actual byte into the crc algorithm</span>
<a name="l00549"></a>00549 <span class="stringliteral">    rjmp    rxDataStart         ;[10] next byte</span>
<a name="l00550"></a>00550 <span class="stringliteral">                                ;[11] during the reception of the next byte this one will be fed int the crc algorithm</span>
<a name="l00551"></a>00551 <span class="stringliteral"></span>
<a name="l00552"></a>00552 <span class="stringliteral">unstuff4:                       ;[9] this is the jump delay of rjmp unstuffX</span>
<a name="l00553"></a>00553 <span class="stringliteral">    ori     shift, 0x10         ;[10] invert the last received bit to prevent furhter unstuffing</span>
<a name="l00554"></a>00554 <span class="stringliteral">    andi    x5, 0xEF            ;[11] mark this bit as inverted (will be corrected before storing shift)</span>
<a name="l00555"></a>00555 <span class="stringliteral">    in      x2, USBIN           ;[0] we have some free cycles so we could check for bit stuffing errors</span>
<a name="l00556"></a>00556 <span class="stringliteral">    eor     x1, x2              ;[1] x1 and x2 have to be different because the stuff bit is always a zero</span>
<a name="l00557"></a>00557 <span class="stringliteral">    andi    x1, USBMASK         ;[2] mask the interesting bits</span>
<a name="l00558"></a>00558 <span class="stringliteral">    breq    stuffErr2           ;[3] if the stuff bit is a 1-bit something went wrong</span>
<a name="l00559"></a>00559 <span class="stringliteral">    mov     x1, x2              ;[4] the next bit expects the last state to be in x1</span>
<a name="l00560"></a>00560 <span class="stringliteral">    nop2                        ;[5]</span>
<a name="l00561"></a>00561 <span class="stringliteral">                                ;[6]</span>
<a name="l00562"></a>00562 <span class="stringliteral">    rjmp    didunstuff4         ;[7]</span>
<a name="l00563"></a>00563 <span class="stringliteral">                                ;[8] jump delay of rjmp didunstuffX </span>
<a name="l00564"></a>00564 <span class="stringliteral"></span>
<a name="l00565"></a>00565 <span class="stringliteral">unstuff5:                       ;[8] this is the jump delay of rjmp unstuffX</span>
<a name="l00566"></a>00566 <span class="stringliteral">    nop                         ;[9]</span>
<a name="l00567"></a>00567 <span class="stringliteral">    ori     shift, 0x20         ;[10] invert the last received bit to prevent furhter unstuffing</span>
<a name="l00568"></a>00568 <span class="stringliteral">    andi    x5, 0xDF            ;[11] mark this bit as inverted (will be corrected before storing shift)</span>
<a name="l00569"></a>00569 <span class="stringliteral">    in      x1, USBIN           ;[0] we have some free cycles so we could check for bit stuffing errors</span>
<a name="l00570"></a>00570 <span class="stringliteral">    eor     x2, x1              ;[1] x1 and x2 have to be different because the stuff bit is always a zero</span>
<a name="l00571"></a>00571 <span class="stringliteral">    andi    x2, USBMASK         ;[2] mask the interesting bits</span>
<a name="l00572"></a>00572 <span class="stringliteral">    breq    stuffErr2           ;[3] if the stuff bit is a 1-bit something went wrong</span>
<a name="l00573"></a>00573 <span class="stringliteral">    mov     x2, x1              ;[4] the next bit expects the last state to be in x2</span>
<a name="l00574"></a>00574 <span class="stringliteral">    nop                         ;[5]</span>
<a name="l00575"></a>00575 <span class="stringliteral">    rjmp    didunstuff5         ;[6]</span>
<a name="l00576"></a>00576 <span class="stringliteral">                                ;[7] jump delay of rjmp didunstuffX                                                 </span>
<a name="l00577"></a>00577 <span class="stringliteral"></span>
<a name="l00578"></a>00578 <span class="stringliteral">unstuff6:                       ;[7] this is the jump delay of rjmp unstuffX</span>
<a name="l00579"></a>00579 <span class="stringliteral">    nop2                        ;[8]</span>
<a name="l00580"></a>00580 <span class="stringliteral">                                ;[9]</span>
<a name="l00581"></a>00581 <span class="stringliteral">    ori     shift, 0x40         ;[10] invert the last received bit to prevent furhter unstuffing</span>
<a name="l00582"></a>00582 <span class="stringliteral">    andi    x5, 0xBF            ;[11] mark this bit as inverted (will be corrected before storing shift)</span>
<a name="l00583"></a>00583 <span class="stringliteral">    in      x2, USBIN           ;[0] we have some free cycles so we could check for bit stuffing errors</span>
<a name="l00584"></a>00584 <span class="stringliteral">    eor     x1, x2              ;[1] x1 and x2 have to be different because the stuff bit is always a zero</span>
<a name="l00585"></a>00585 <span class="stringliteral">    andi    x1, USBMASK         ;[2] mask the interesting bits</span>
<a name="l00586"></a>00586 <span class="stringliteral">    breq    stuffErr2           ;[3] if the stuff bit is a 1-bit something went wrong</span>
<a name="l00587"></a>00587 <span class="stringliteral">    mov     x1, x2              ;[4] the next bit expects the last state to be in x1</span>
<a name="l00588"></a>00588 <span class="stringliteral">    rjmp    didunstuff6         ;[5]</span>
<a name="l00589"></a>00589 <span class="stringliteral">                                ;[6] jump delay of rjmp didunstuffX </span>
<a name="l00590"></a>00590 <span class="stringliteral"></span>
<a name="l00591"></a>00591 <span class="stringliteral">unstuff7:                       ;[7] this is the jump delay of rjmp unstuffX</span>
<a name="l00592"></a>00592 <span class="stringliteral">    nop                         ;[8]</span>
<a name="l00593"></a>00593 <span class="stringliteral">    nop                         ;[9]</span>
<a name="l00594"></a>00594 <span class="stringliteral">    ori     shift, 0x80         ;[10] invert the last received bit to prevent furhter unstuffing</span>
<a name="l00595"></a>00595 <span class="stringliteral">    andi    x5, 0x7F            ;[11] mark this bit as inverted (will be corrected before storing shift)</span>
<a name="l00596"></a>00596 <span class="stringliteral">    in      x1, USBIN           ;[0] we have some free cycles so we could check for bit stuffing errors</span>
<a name="l00597"></a>00597 <span class="stringliteral">    eor     x2, x1              ;[1] x1 and x2 have to be different because the stuff bit is always a zero</span>
<a name="l00598"></a>00598 <span class="stringliteral">    andi    x2, USBMASK         ;[2] mask the interesting bits</span>
<a name="l00599"></a>00599 <span class="stringliteral">    breq    stuffErr2           ;[3] if the stuff bit is a 1-bit something went wrong</span>
<a name="l00600"></a>00600 <span class="stringliteral">    mov     x2, x1              ;[4] the next bit expects the last state to be in x2</span>
<a name="l00601"></a>00601 <span class="stringliteral">    rjmp    didunstuff7         ;[5]</span>
<a name="l00602"></a>00602 <span class="stringliteral">                                ;[6] jump delay of rjmp didunstuff7</span>
<a name="l00603"></a>00603 <span class="stringliteral"></span>
<a name="l00604"></a>00604 <span class="stringliteral">; local copy of the stuffErr desitnation for the second half of the receiver loop</span>
<a name="l00605"></a>00605 <span class="stringliteral">stuffErr2:</span>
<a name="l00606"></a>00606 <span class="stringliteral">    rjmp    stuffErr</span>
<a name="l00607"></a>00607 <span class="stringliteral"></span>
<a name="l00608"></a>00608 <span class="stringliteral">;--------------------------------------------------------------------------------------------------------------</span>
<a name="l00609"></a>00609 <span class="stringliteral">; The crc table follows. It has to be aligned to enable a fast loading of the needed bytes.</span>
<a name="l00610"></a>00610 <span class="stringliteral">; There are two tables of 256 entries each, the low and the high byte table.</span>
<a name="l00611"></a>00611 <span class="stringliteral">; Table values were generated with the following C code:</span>
<a name="l00612"></a>00612 <span class="stringliteral">/*</span>
<a name="l00613"></a>00613 <span class="stringliteral">#include &lt;stdio.h&gt;</span>
<a name="l00614"></a>00614 <span class="stringliteral">int main (int argc, char **argv)</span>
<a name="l00615"></a>00615 <span class="stringliteral">{</span>
<a name="l00616"></a>00616 <span class="stringliteral">    int i, j;</span>
<a name="l00617"></a>00617 <span class="stringliteral">    for (i=0; i&lt;512; i++){</span>
<a name="l00618"></a>00618 <span class="stringliteral">        unsigned short crc = i &amp; 0xff;</span>
<a name="l00619"></a>00619 <span class="stringliteral">        for(j=0; j&lt;8; j++) crc = (crc &gt;&gt; 1) ^ ((crc &amp; 1) ? 0xa001 : 0);</span>
<a name="l00620"></a>00620 <span class="stringliteral">        if((i &amp; 7) == 0) printf(&quot;\n.byte &quot;);</span>
<a name="l00621"></a>00621 <span class="stringliteral">        printf(&quot;0x%02x, &quot;, (i &gt; 0xff ? (crc &gt;&gt; 8) : crc) &amp; 0xff);</span>
<a name="l00622"></a>00622 <span class="stringliteral">        if(i == 255) printf(&quot;\n&quot;);</span>
<a name="l00623"></a>00623 <span class="stringliteral">    }</span>
<a name="l00624"></a>00624 <span class="stringliteral">    return 0;</span>
<a name="l00625"></a>00625 <span class="stringliteral">}</span>
<a name="l00626"></a>00626 <span class="stringliteral"></span>
<a name="l00627"></a>00627 <span class="stringliteral">// Use the following algorithm to compute CRC values:</span>
<a name="l00628"></a>00628 <span class="stringliteral">ushort computeCrc(uchar *msg, uchar msgLen)</span>
<a name="l00629"></a>00629 <span class="stringliteral">{</span>
<a name="l00630"></a>00630 <span class="stringliteral">    uchar i;</span>
<a name="l00631"></a>00631 <span class="stringliteral">    ushort crc = 0xffff;</span>
<a name="l00632"></a>00632 <span class="stringliteral">    for(i = 0; i &lt; msgLen; i++)</span>
<a name="l00633"></a>00633 <span class="stringliteral">        crc = usbCrcTable16[lo8(crc) ^ msg[i]] ^ hi8(crc);</span>
<a name="l00634"></a>00634 <span class="stringliteral">    return crc;</span>
<a name="l00635"></a>00635 <span class="stringliteral">}</span>
<a name="l00636"></a>00636 <span class="stringliteral">*/</span>
<a name="l00637"></a>00637 <span class="stringliteral"></span>
<a name="l00638"></a>00638 <span class="stringliteral">.balign 256</span>
<a name="l00639"></a>00639 <span class="stringliteral">usbCrcTableLow: </span>
<a name="l00640"></a>00640 <span class="stringliteral">.byte 0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0, 0x80, 0x41</span>
<a name="l00641"></a>00641 <span class="stringliteral">.byte 0x01, 0xC0, 0x80, 0x41, 0x00, 0xC1, 0x81, 0x40</span>
<a name="l00642"></a>00642 <span class="stringliteral">.byte 0x01, 0xC0, 0x80, 0x41, 0x00, 0xC1, 0x81, 0x40</span>
<a name="l00643"></a>00643 <span class="stringliteral">.byte 0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0, 0x80, 0x41</span>
<a name="l00644"></a>00644 <span class="stringliteral">.byte 0x01, 0xC0, 0x80, 0x41, 0x00, 0xC1, 0x81, 0x40</span>
<a name="l00645"></a>00645 <span class="stringliteral">.byte 0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0, 0x80, 0x41</span>
<a name="l00646"></a>00646 <span class="stringliteral">.byte 0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0, 0x80, 0x41</span>
<a name="l00647"></a>00647 <span class="stringliteral">.byte 0x01, 0xC0, 0x80, 0x41, 0x00, 0xC1, 0x81, 0x40</span>
<a name="l00648"></a>00648 <span class="stringliteral">.byte 0x01, 0xC0, 0x80, 0x41, 0x00, 0xC1, 0x81, 0x40</span>
<a name="l00649"></a>00649 <span class="stringliteral">.byte 0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0, 0x80, 0x41</span>
<a name="l00650"></a>00650 <span class="stringliteral">.byte 0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0, 0x80, 0x41</span>
<a name="l00651"></a>00651 <span class="stringliteral">.byte 0x01, 0xC0, 0x80, 0x41, 0x00, 0xC1, 0x81, 0x40</span>
<a name="l00652"></a>00652 <span class="stringliteral">.byte 0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0, 0x80, 0x41</span>
<a name="l00653"></a>00653 <span class="stringliteral">.byte 0x01, 0xC0, 0x80, 0x41, 0x00, 0xC1, 0x81, 0x40</span>
<a name="l00654"></a>00654 <span class="stringliteral">.byte 0x01, 0xC0, 0x80, 0x41, 0x00, 0xC1, 0x81, 0x40</span>
<a name="l00655"></a>00655 <span class="stringliteral">.byte 0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0, 0x80, 0x41</span>
<a name="l00656"></a>00656 <span class="stringliteral">.byte 0x01, 0xC0, 0x80, 0x41, 0x00, 0xC1, 0x81, 0x40</span>
<a name="l00657"></a>00657 <span class="stringliteral">.byte 0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0, 0x80, 0x41</span>
<a name="l00658"></a>00658 <span class="stringliteral">.byte 0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0, 0x80, 0x41</span>
<a name="l00659"></a>00659 <span class="stringliteral">.byte 0x01, 0xC0, 0x80, 0x41, 0x00, 0xC1, 0x81, 0x40</span>
<a name="l00660"></a>00660 <span class="stringliteral">.byte 0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0, 0x80, 0x41</span>
<a name="l00661"></a>00661 <span class="stringliteral">.byte 0x01, 0xC0, 0x80, 0x41, 0x00, 0xC1, 0x81, 0x40</span>
<a name="l00662"></a>00662 <span class="stringliteral">.byte 0x01, 0xC0, 0x80, 0x41, 0x00, 0xC1, 0x81, 0x40</span>
<a name="l00663"></a>00663 <span class="stringliteral">.byte 0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0, 0x80, 0x41</span>
<a name="l00664"></a>00664 <span class="stringliteral">.byte 0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0, 0x80, 0x41</span>
<a name="l00665"></a>00665 <span class="stringliteral">.byte 0x01, 0xC0, 0x80, 0x41, 0x00, 0xC1, 0x81, 0x40</span>
<a name="l00666"></a>00666 <span class="stringliteral">.byte 0x01, 0xC0, 0x80, 0x41, 0x00, 0xC1, 0x81, 0x40</span>
<a name="l00667"></a>00667 <span class="stringliteral">.byte 0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0, 0x80, 0x41</span>
<a name="l00668"></a>00668 <span class="stringliteral">.byte 0x01, 0xC0, 0x80, 0x41, 0x00, 0xC1, 0x81, 0x40</span>
<a name="l00669"></a>00669 <span class="stringliteral">.byte 0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0, 0x80, 0x41</span>
<a name="l00670"></a>00670 <span class="stringliteral">.byte 0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0, 0x80, 0x41</span>
<a name="l00671"></a>00671 <span class="stringliteral">.byte 0x01, 0xC0, 0x80, 0x41, 0x00, 0xC1, 0x81, 0x40</span>
<a name="l00672"></a>00672 <span class="stringliteral"></span>
<a name="l00673"></a>00673 <span class="stringliteral">; .balign 256</span>
<a name="l00674"></a>00674 <span class="stringliteral">usbCrcTableHigh:</span>
<a name="l00675"></a>00675 <span class="stringliteral">.byte 0x00, 0xC0, 0xC1, 0x01, 0xC3, 0x03, 0x02, 0xC2</span>
<a name="l00676"></a>00676 <span class="stringliteral">.byte 0xC6, 0x06, 0x07, 0xC7, 0x05, 0xC5, 0xC4, 0x04</span>
<a name="l00677"></a>00677 <span class="stringliteral">.byte 0xCC, 0x0C, 0x0D, 0xCD, 0x0F, 0xCF, 0xCE, 0x0E</span>
<a name="l00678"></a>00678 <span class="stringliteral">.byte 0x0A, 0xCA, 0xCB, 0x0B, 0xC9, 0x09, 0x08, 0xC8</span>
<a name="l00679"></a>00679 <span class="stringliteral">.byte 0xD8, 0x18, 0x19, 0xD9, 0x1B, 0xDB, 0xDA, 0x1A</span>
<a name="l00680"></a>00680 <span class="stringliteral">.byte 0x1E, 0xDE, 0xDF, 0x1F, 0xDD, 0x1D, 0x1C, 0xDC</span>
<a name="l00681"></a>00681 <span class="stringliteral">.byte 0x14, 0xD4, 0xD5, 0x15, 0xD7, 0x17, 0x16, 0xD6</span>
<a name="l00682"></a>00682 <span class="stringliteral">.byte 0xD2, 0x12, 0x13, 0xD3, 0x11, 0xD1, 0xD0, 0x10</span>
<a name="l00683"></a>00683 <span class="stringliteral">.byte 0xF0, 0x30, 0x31, 0xF1, 0x33, 0xF3, 0xF2, 0x32</span>
<a name="l00684"></a>00684 <span class="stringliteral">.byte 0x36, 0xF6, 0xF7, 0x37, 0xF5, 0x35, 0x34, 0xF4</span>
<a name="l00685"></a>00685 <span class="stringliteral">.byte 0x3C, 0xFC, 0xFD, 0x3D, 0xFF, 0x3F, 0x3E, 0xFE</span>
<a name="l00686"></a>00686 <span class="stringliteral">.byte 0xFA, 0x3A, 0x3B, 0xFB, 0x39, 0xF9, 0xF8, 0x38</span>
<a name="l00687"></a>00687 <span class="stringliteral">.byte 0x28, 0xE8, 0xE9, 0x29, 0xEB, 0x2B, 0x2A, 0xEA</span>
<a name="l00688"></a>00688 <span class="stringliteral">.byte 0xEE, 0x2E, 0x2F, 0xEF, 0x2D, 0xED, 0xEC, 0x2C</span>
<a name="l00689"></a>00689 <span class="stringliteral">.byte 0xE4, 0x24, 0x25, 0xE5, 0x27, 0xE7, 0xE6, 0x26</span>
<a name="l00690"></a>00690 <span class="stringliteral">.byte 0x22, 0xE2, 0xE3, 0x23, 0xE1, 0x21, 0x20, 0xE0</span>
<a name="l00691"></a>00691 <span class="stringliteral">.byte 0xA0, 0x60, 0x61, 0xA1, 0x63, 0xA3, 0xA2, 0x62</span>
<a name="l00692"></a>00692 <span class="stringliteral">.byte 0x66, 0xA6, 0xA7, 0x67, 0xA5, 0x65, 0x64, 0xA4</span>
<a name="l00693"></a>00693 <span class="stringliteral">.byte 0x6C, 0xAC, 0xAD, 0x6D, 0xAF, 0x6F, 0x6E, 0xAE</span>
<a name="l00694"></a>00694 <span class="stringliteral">.byte 0xAA, 0x6A, 0x6B, 0xAB, 0x69, 0xA9, 0xA8, 0x68</span>
<a name="l00695"></a>00695 <span class="stringliteral">.byte 0x78, 0xB8, 0xB9, 0x79, 0xBB, 0x7B, 0x7A, 0xBA</span>
<a name="l00696"></a>00696 <span class="stringliteral">.byte 0xBE, 0x7E, 0x7F, 0xBF, 0x7D, 0xBD, 0xBC, 0x7C</span>
<a name="l00697"></a>00697 <span class="stringliteral">.byte 0xB4, 0x74, 0x75, 0xB5, 0x77, 0xB7, 0xB6, 0x76</span>
<a name="l00698"></a>00698 <span class="stringliteral">.byte 0x72, 0xB2, 0xB3, 0x73, 0xB1, 0x71, 0x70, 0xB0</span>
<a name="l00699"></a>00699 <span class="stringliteral">.byte 0x50, 0x90, 0x91, 0x51, 0x93, 0x53, 0x52, 0x92</span>
<a name="l00700"></a>00700 <span class="stringliteral">.byte 0x96, 0x56, 0x57, 0x97, 0x55, 0x95, 0x94, 0x54</span>
<a name="l00701"></a>00701 <span class="stringliteral">.byte 0x9C, 0x5C, 0x5D, 0x9D, 0x5F, 0x9F, 0x9E, 0x5E</span>
<a name="l00702"></a>00702 <span class="stringliteral">.byte 0x5A, 0x9A, 0x9B, 0x5B, 0x99, 0x59, 0x58, 0x98</span>
<a name="l00703"></a>00703 <span class="stringliteral">.byte 0x88, 0x48, 0x49, 0x89, 0x4B, 0x8B, 0x8A, 0x4A</span>
<a name="l00704"></a>00704 <span class="stringliteral">.byte 0x4E, 0x8E, 0x8F, 0x4F, 0x8D, 0x4D, 0x4C, 0x8C</span>
<a name="l00705"></a>00705 <span class="stringliteral">.byte 0x44, 0x84, 0x85, 0x45, 0x87, 0x47, 0x46, 0x86</span>
<a name="l00706"></a>00706 <span class="stringliteral">.byte 0x82, 0x42, 0x43, 0x83, 0x41, 0x81, 0x80, 0x40    </span>
<a name="l00707"></a>00707 <span class="stringliteral"></span>
</pre></div></div>
</div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr class="footer"/><address class="footer"><small>Generated on Wed Mar 21 2012 20:13:54 for softusbduino by&#160;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.4 </small></address>
</body>
</html>
