#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5c5b19c4ecf0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5c5b19c4ee80 .scope module, "tb_mux_gates" "tb_mux_gates" 3 4;
 .timescale -9 -9;
v0x5c5b19cab210_0 .var "a", 0 0;
v0x5c5b19cab2d0_0 .var "and_g", 0 0;
v0x5c5b19cab370_0 .var "b", 0 0;
v0x5c5b19cab410_0 .var "clk", 0 0;
v0x5c5b19cab4b0_0 .var "inv_g", 0 0;
v0x5c5b19cab550_0 .var "nand_g", 0 0;
v0x5c5b19cab610_0 .var "nor_g", 0 0;
v0x5c5b19cab6d0_0 .var "or_g", 0 0;
v0x5c5b19cab790_0 .net "t", 0 0, L_0x5c5b19cabe50;  1 drivers
v0x5c5b19cab830_0 .net "u", 0 0, L_0x5c5b19cabfe0;  1 drivers
v0x5c5b19cab8d0_0 .net "v", 0 0, L_0x5c5b19cac170;  1 drivers
v0x5c5b19cab970_0 .net "w", 0 0, L_0x5c5b19cac2b0;  1 drivers
v0x5c5b19caba40_0 .net "x", 0 0, L_0x5c5b19cac490;  1 drivers
v0x5c5b19cabb10_0 .var "xnor_g", 0 0;
v0x5c5b19cabbb0_0 .var "xor_g", 0 0;
v0x5c5b19cabc50_0 .net "y", 0 0, L_0x5c5b19cac690;  1 drivers
v0x5c5b19cabd20_0 .net "z", 0 0, L_0x5c5b19cac990;  1 drivers
E_0x5c5b19c901f0 .event negedge, v0x5c5b19cab410_0;
E_0x5c5b19c90350 .event edge, v0x5c5b19caaa30_0, v0x5c5b19caaaf0_0;
E_0x5c5b19c904b0 .event posedge, v0x5c5b19cab410_0;
S_0x5c5b19c4f010 .scope module, "DUT" "mux_gates" 3 23, 4 2 0, S_0x5c5b19c4ee80;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "t";
    .port_info 1 /OUTPUT 1 "u";
    .port_info 2 /OUTPUT 1 "v";
    .port_info 3 /OUTPUT 1 "w";
    .port_info 4 /OUTPUT 1 "x";
    .port_info 5 /OUTPUT 1 "y";
    .port_info 6 /OUTPUT 1 "z";
    .port_info 7 /INPUT 1 "a";
    .port_info 8 /INPUT 1 "b";
L_0x5c5b19c7e7b0 .functor NOT 1, v0x5c5b19cab210_0, C4<0>, C4<0>, C4<0>;
L_0x5c5b19cac420 .functor NOT 1, v0x5c5b19cab370_0, C4<0>, C4<0>, C4<0>;
L_0x5c5b19cac620 .functor NOT 1, v0x5c5b19cab370_0, C4<0>, C4<0>, C4<0>;
L_0x5c5b19cac810 .functor NOT 1, v0x5c5b19cab210_0, C4<0>, C4<0>, C4<0>;
L_0x781f422d0018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5c5b19c8ed20_0 .net/2u *"_ivl_0", 0 0, L_0x781f422d0018;  1 drivers
L_0x781f422d00f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5c5b19caa220_0 .net/2u *"_ivl_10", 0 0, L_0x781f422d00f0;  1 drivers
v0x5c5b19caa300_0 .net *"_ivl_14", 0 0, L_0x5c5b19c7e7b0;  1 drivers
L_0x781f422d0138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5c5b19caa3c0_0 .net/2u *"_ivl_16", 0 0, L_0x781f422d0138;  1 drivers
L_0x781f422d0060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5c5b19caa4a0_0 .net/2u *"_ivl_2", 0 0, L_0x781f422d0060;  1 drivers
L_0x781f422d0180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5c5b19caa5d0_0 .net/2u *"_ivl_20", 0 0, L_0x781f422d0180;  1 drivers
v0x5c5b19caa6b0_0 .net *"_ivl_22", 0 0, L_0x5c5b19cac420;  1 drivers
v0x5c5b19caa790_0 .net *"_ivl_26", 0 0, L_0x5c5b19cac620;  1 drivers
v0x5c5b19caa870_0 .net *"_ivl_30", 0 0, L_0x5c5b19cac810;  1 drivers
L_0x781f422d00a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5c5b19caa950_0 .net/2u *"_ivl_6", 0 0, L_0x781f422d00a8;  1 drivers
v0x5c5b19caaa30_0 .net "a", 0 0, v0x5c5b19cab210_0;  1 drivers
v0x5c5b19caaaf0_0 .net "b", 0 0, v0x5c5b19cab370_0;  1 drivers
v0x5c5b19caabb0_0 .net "t", 0 0, L_0x5c5b19cabe50;  alias, 1 drivers
v0x5c5b19caac70_0 .net "u", 0 0, L_0x5c5b19cabfe0;  alias, 1 drivers
v0x5c5b19caad30_0 .net "v", 0 0, L_0x5c5b19cac170;  alias, 1 drivers
v0x5c5b19caadf0_0 .net "w", 0 0, L_0x5c5b19cac2b0;  alias, 1 drivers
v0x5c5b19caaeb0_0 .net "x", 0 0, L_0x5c5b19cac490;  alias, 1 drivers
v0x5c5b19caaf70_0 .net "y", 0 0, L_0x5c5b19cac690;  alias, 1 drivers
v0x5c5b19cab030_0 .net "z", 0 0, L_0x5c5b19cac990;  alias, 1 drivers
L_0x5c5b19cabe50 .functor MUXZ 1, L_0x781f422d0060, L_0x781f422d0018, v0x5c5b19cab210_0, C4<>;
L_0x5c5b19cabfe0 .functor MUXZ 1, L_0x781f422d00a8, v0x5c5b19cab370_0, v0x5c5b19cab210_0, C4<>;
L_0x5c5b19cac170 .functor MUXZ 1, v0x5c5b19cab370_0, L_0x781f422d00f0, v0x5c5b19cab210_0, C4<>;
L_0x5c5b19cac2b0 .functor MUXZ 1, L_0x781f422d0138, L_0x5c5b19c7e7b0, v0x5c5b19cab370_0, C4<>;
L_0x5c5b19cac490 .functor MUXZ 1, L_0x5c5b19cac420, L_0x781f422d0180, v0x5c5b19cab210_0, C4<>;
L_0x5c5b19cac690 .functor MUXZ 1, v0x5c5b19cab370_0, L_0x5c5b19cac620, v0x5c5b19cab210_0, C4<>;
L_0x5c5b19cac990 .functor MUXZ 1, L_0x5c5b19cac810, v0x5c5b19cab210_0, v0x5c5b19cab370_0, C4<>;
    .scope S_0x5c5b19c4ee80;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c5b19cab410_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x5c5b19c4ee80;
T_1 ;
    %delay 5, 0;
    %load/vec4 v0x5c5b19cab410_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %store/vec4 v0x5c5b19cab410_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5c5b19c4ee80;
T_2 ;
    %wait E_0x5c5b19c904b0;
    %vpi_func 3 40 "$urandom" 32 {0 0 0};
    %pad/u 2;
    %split/vec4 1;
    %assign/vec4 v0x5c5b19cab370_0, 0;
    %assign/vec4 v0x5c5b19cab210_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5c5b19c4ee80;
T_3 ;
Ewait_0 .event/or E_0x5c5b19c90350, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x5c5b19cab210_0;
    %inv;
    %store/vec4 v0x5c5b19cab4b0_0, 0, 1;
    %load/vec4 v0x5c5b19cab210_0;
    %load/vec4 v0x5c5b19cab370_0;
    %and;
    %store/vec4 v0x5c5b19cab2d0_0, 0, 1;
    %load/vec4 v0x5c5b19cab210_0;
    %load/vec4 v0x5c5b19cab370_0;
    %or;
    %store/vec4 v0x5c5b19cab6d0_0, 0, 1;
    %load/vec4 v0x5c5b19cab210_0;
    %load/vec4 v0x5c5b19cab370_0;
    %and;
    %inv;
    %store/vec4 v0x5c5b19cab550_0, 0, 1;
    %load/vec4 v0x5c5b19cab210_0;
    %load/vec4 v0x5c5b19cab370_0;
    %or;
    %inv;
    %store/vec4 v0x5c5b19cab610_0, 0, 1;
    %load/vec4 v0x5c5b19cab210_0;
    %load/vec4 v0x5c5b19cab370_0;
    %xor;
    %store/vec4 v0x5c5b19cabbb0_0, 0, 1;
    %load/vec4 v0x5c5b19cab210_0;
    %load/vec4 v0x5c5b19cab370_0;
    %xor;
    %inv;
    %store/vec4 v0x5c5b19cabb10_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5c5b19c4ee80;
T_4 ;
    %wait E_0x5c5b19c901f0;
    %load/vec4 v0x5c5b19cab4b0_0;
    %load/vec4 v0x5c5b19cab2d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5c5b19cab6d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5c5b19cab550_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5c5b19cab610_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5c5b19cabbb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5c5b19cabb10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5c5b19cab790_0;
    %load/vec4 v0x5c5b19cab830_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5c5b19cab8d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5c5b19cab970_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5c5b19caba40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5c5b19cabc50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5c5b19cabd20_0;
    %concat/vec4; draw_concat_vec4
    %cmp/e;
    %jmp/0xz  T_4.0, 4;
    %vpi_call/w 3 56 "$display", "Design PASS ;) \012" {0 0 0};
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5c5b19cab4b0_0;
    %load/vec4 v0x5c5b19cab2d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5c5b19cab6d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5c5b19cab550_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5c5b19cab610_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5c5b19cabbb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5c5b19cabb10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5c5b19cab790_0;
    %load/vec4 v0x5c5b19cab830_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5c5b19cab8d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5c5b19cab970_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5c5b19caba40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5c5b19cabc50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5c5b19cabd20_0;
    %concat/vec4; draw_concat_vec4
    %vpi_call/w 3 58 "$display", "Design Fail ;( \012 Exp_Result = %0b and Sim_Result = %0b \012", S<1,vec4,u7>, S<0,vec4,u7> {2 0 0};
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5c5b19c4ee80;
T_5 ;
    %delay 200, 0;
    %vpi_call/w 3 64 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x5c5b19c4ee80;
T_6 ;
    %vpi_call/w 3 68 "$dumpfile", "tb_mux_gates.vcd" {0 0 0};
    %vpi_call/w 3 69 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5c5b19c4ee80 {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tb_mux_gates.sv";
    "/home/kiran/Projects/fpgaProjects/iVerilog/design/mux_gates/mux_gates.sv";
