<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>PPCPreEmitPeephole.cpp source code [llvm/llvm/lib/Target/PowerPC/PPCPreEmitPeephole.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/PowerPC/PPCPreEmitPeephole.cpp'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>PowerPC</a>/<a href='PPCPreEmitPeephole.cpp.html'>PPCPreEmitPeephole.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===--------- PPCPreEmitPeephole.cpp - Late peephole optimizations -------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// A pre-emit peephole for catching opportunities introduced by late passes such</i></td></tr>
<tr><th id="10">10</th><td><i>// as MachineBlockPlacement.</i></td></tr>
<tr><th id="11">11</th><td><i>//</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="PPC.h.html">"PPC.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="PPCInstrInfo.h.html">"PPCInstrInfo.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="PPCSubtarget.h.html">"PPCSubtarget.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../include/llvm/ADT/DenseMap.h.html">"llvm/ADT/DenseMap.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/ADT/Statistic.h.html">"llvm/ADT/Statistic.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/CodeGen/LivePhysRegs.h.html">"llvm/CodeGen/LivePhysRegs.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/MC/MCContext.h.html">"llvm/MC/MCContext.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/Support/CommandLine.h.html">"llvm/Support/CommandLine.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a>"ppc-pre-emit-peephole"</u></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#169" title="static llvm::Statistic NumRRConvertedInPreEmit = {&quot;ppc-pre-emit-peephole&quot;, &quot;NumRRConvertedInPreEmit&quot;, &quot;Number of r+r instructions converted to r+i in pre-emit peephole&quot;}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumRRConvertedInPreEmit" title='NumRRConvertedInPreEmit' data-ref="NumRRConvertedInPreEmit" data-ref-filename="NumRRConvertedInPreEmit">NumRRConvertedInPreEmit</dfn>,</td></tr>
<tr><th id="33">33</th><td>          <q>"Number of r+r instructions converted to r+i in pre-emit peephole"</q>);</td></tr>
<tr><th id="34">34</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#169" title="static llvm::Statistic NumRemovedInPreEmit = {&quot;ppc-pre-emit-peephole&quot;, &quot;NumRemovedInPreEmit&quot;, &quot;Number of instructions deleted in pre-emit peephole&quot;}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumRemovedInPreEmit" title='NumRemovedInPreEmit' data-ref="NumRemovedInPreEmit" data-ref-filename="NumRemovedInPreEmit">NumRemovedInPreEmit</dfn>,</td></tr>
<tr><th id="35">35</th><td>          <q>"Number of instructions deleted in pre-emit peephole"</q>);</td></tr>
<tr><th id="36">36</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#169" title="static llvm::Statistic NumberOfSelfCopies = {&quot;ppc-pre-emit-peephole&quot;, &quot;NumberOfSelfCopies&quot;, &quot;Number of self copy instructions eliminated&quot;}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumberOfSelfCopies" title='NumberOfSelfCopies' data-ref="NumberOfSelfCopies" data-ref-filename="NumberOfSelfCopies">NumberOfSelfCopies</dfn>,</td></tr>
<tr><th id="37">37</th><td>          <q>"Number of self copy instructions eliminated"</q>);</td></tr>
<tr><th id="38">38</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#169" title="static llvm::Statistic NumFrameOffFoldInPreEmit = {&quot;ppc-pre-emit-peephole&quot;, &quot;NumFrameOffFoldInPreEmit&quot;, &quot;Number of folding frame offset by using r+r in pre-emit peephole&quot;}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumFrameOffFoldInPreEmit" title='NumFrameOffFoldInPreEmit' data-ref="NumFrameOffFoldInPreEmit" data-ref-filename="NumFrameOffFoldInPreEmit">NumFrameOffFoldInPreEmit</dfn>,</td></tr>
<tr><th id="39">39</th><td>          <q>"Number of folding frame offset by using r+r in pre-emit peephole"</q>);</td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt" data-ref-filename="llvm..cl..opt">opt</a>&lt;<em>bool</em>&gt;</td></tr>
<tr><th id="42">42</th><td><dfn class="tu decl def" id="EnablePCRelLinkerOpt" title='EnablePCRelLinkerOpt' data-type='cl::opt&lt;bool&gt;' data-ref="EnablePCRelLinkerOpt" data-ref-filename="EnablePCRelLinkerOpt">EnablePCRelLinkerOpt</dfn><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKTL0__" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKTL0__" data-ref-filename="_ZN4llvm2cl3optC1EDpRKTL0__">(</a><q>"ppc-pcrel-linker-opt"</q>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::Hidden" title='llvm::cl::Hidden' data-ref="llvm::cl::Hidden" data-ref-filename="llvm..cl..Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_" data-ref-filename="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>),</td></tr>
<tr><th id="43">43</th><td>                     <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc" data-ref-filename="llvm..cl..desc">desc</a><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE" data-ref-filename="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"enable PC Relative linker optimization"</q>));</td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt" data-ref-filename="llvm..cl..opt">opt</a>&lt;<em>bool</em>&gt;</td></tr>
<tr><th id="46">46</th><td><dfn class="tu decl def" id="RunPreEmitPeephole" title='RunPreEmitPeephole' data-type='cl::opt&lt;bool&gt;' data-ref="RunPreEmitPeephole" data-ref-filename="RunPreEmitPeephole">RunPreEmitPeephole</dfn><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKTL0__" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKTL0__" data-ref-filename="_ZN4llvm2cl3optC1EDpRKTL0__">(</a><q>"ppc-late-peephole"</q>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::Hidden" title='llvm::cl::Hidden' data-ref="llvm::cl::Hidden" data-ref-filename="llvm..cl..Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_" data-ref-filename="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>),</td></tr>
<tr><th id="47">47</th><td>                   <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc" data-ref-filename="llvm..cl..desc">desc</a><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE" data-ref-filename="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Run pre-emit peephole optimizations."</q>));</td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td><b>namespace</b> {</td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_117hasPCRelativeFormERN4llvm12MachineInstrE" title='(anonymous namespace)::hasPCRelativeForm' data-type='bool (anonymous namespace)::hasPCRelativeForm(llvm::MachineInstr &amp; Use)' data-ref="_ZN12_GLOBAL__N_117hasPCRelativeFormERN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_117hasPCRelativeFormERN4llvm12MachineInstrE">hasPCRelativeForm</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="1Use" title='Use' data-type='llvm::MachineInstr &amp;' data-ref="1Use" data-ref-filename="1Use">Use</dfn>) {</td></tr>
<tr><th id="52">52</th><td>  <b>switch</b> (<a class="local col1 ref" href="#1Use" title='Use' data-ref="1Use" data-ref-filename="1Use">Use</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="53">53</th><td>  <b>default</b>:</td></tr>
<tr><th id="54">54</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="55">55</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LBZ" title='llvm::PPC::LBZ' data-ref="llvm::PPC::LBZ" data-ref-filename="llvm..PPC..LBZ">LBZ</a>:</td></tr>
<tr><th id="56">56</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LBZ8" title='llvm::PPC::LBZ8' data-ref="llvm::PPC::LBZ8" data-ref-filename="llvm..PPC..LBZ8">LBZ8</a>:</td></tr>
<tr><th id="57">57</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LHA" title='llvm::PPC::LHA' data-ref="llvm::PPC::LHA" data-ref-filename="llvm..PPC..LHA">LHA</a>:</td></tr>
<tr><th id="58">58</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LHA8" title='llvm::PPC::LHA8' data-ref="llvm::PPC::LHA8" data-ref-filename="llvm..PPC..LHA8">LHA8</a>:</td></tr>
<tr><th id="59">59</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LHZ" title='llvm::PPC::LHZ' data-ref="llvm::PPC::LHZ" data-ref-filename="llvm..PPC..LHZ">LHZ</a>:</td></tr>
<tr><th id="60">60</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LHZ8" title='llvm::PPC::LHZ8' data-ref="llvm::PPC::LHZ8" data-ref-filename="llvm..PPC..LHZ8">LHZ8</a>:</td></tr>
<tr><th id="61">61</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LWZ" title='llvm::PPC::LWZ' data-ref="llvm::PPC::LWZ" data-ref-filename="llvm..PPC..LWZ">LWZ</a>:</td></tr>
<tr><th id="62">62</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LWZ8" title='llvm::PPC::LWZ8' data-ref="llvm::PPC::LWZ8" data-ref-filename="llvm..PPC..LWZ8">LWZ8</a>:</td></tr>
<tr><th id="63">63</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STB" title='llvm::PPC::STB' data-ref="llvm::PPC::STB" data-ref-filename="llvm..PPC..STB">STB</a>:</td></tr>
<tr><th id="64">64</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STB8" title='llvm::PPC::STB8' data-ref="llvm::PPC::STB8" data-ref-filename="llvm..PPC..STB8">STB8</a>:</td></tr>
<tr><th id="65">65</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STH" title='llvm::PPC::STH' data-ref="llvm::PPC::STH" data-ref-filename="llvm..PPC..STH">STH</a>:</td></tr>
<tr><th id="66">66</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STH8" title='llvm::PPC::STH8' data-ref="llvm::PPC::STH8" data-ref-filename="llvm..PPC..STH8">STH8</a>:</td></tr>
<tr><th id="67">67</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STW" title='llvm::PPC::STW' data-ref="llvm::PPC::STW" data-ref-filename="llvm..PPC..STW">STW</a>:</td></tr>
<tr><th id="68">68</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STW8" title='llvm::PPC::STW8' data-ref="llvm::PPC::STW8" data-ref-filename="llvm..PPC..STW8">STW8</a>:</td></tr>
<tr><th id="69">69</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LD" title='llvm::PPC::LD' data-ref="llvm::PPC::LD" data-ref-filename="llvm..PPC..LD">LD</a>:</td></tr>
<tr><th id="70">70</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STD" title='llvm::PPC::STD' data-ref="llvm::PPC::STD" data-ref-filename="llvm..PPC..STD">STD</a>:</td></tr>
<tr><th id="71">71</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LWA" title='llvm::PPC::LWA' data-ref="llvm::PPC::LWA" data-ref-filename="llvm..PPC..LWA">LWA</a>:</td></tr>
<tr><th id="72">72</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LXSD" title='llvm::PPC::LXSD' data-ref="llvm::PPC::LXSD" data-ref-filename="llvm..PPC..LXSD">LXSD</a>:</td></tr>
<tr><th id="73">73</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LXSSP" title='llvm::PPC::LXSSP' data-ref="llvm::PPC::LXSSP" data-ref-filename="llvm..PPC..LXSSP">LXSSP</a>:</td></tr>
<tr><th id="74">74</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LXV" title='llvm::PPC::LXV' data-ref="llvm::PPC::LXV" data-ref-filename="llvm..PPC..LXV">LXV</a>:</td></tr>
<tr><th id="75">75</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STXSD" title='llvm::PPC::STXSD' data-ref="llvm::PPC::STXSD" data-ref-filename="llvm..PPC..STXSD">STXSD</a>:</td></tr>
<tr><th id="76">76</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STXSSP" title='llvm::PPC::STXSSP' data-ref="llvm::PPC::STXSSP" data-ref-filename="llvm..PPC..STXSSP">STXSSP</a>:</td></tr>
<tr><th id="77">77</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STXV" title='llvm::PPC::STXV' data-ref="llvm::PPC::STXV" data-ref-filename="llvm..PPC..STXV">STXV</a>:</td></tr>
<tr><th id="78">78</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LFD" title='llvm::PPC::LFD' data-ref="llvm::PPC::LFD" data-ref-filename="llvm..PPC..LFD">LFD</a>:</td></tr>
<tr><th id="79">79</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LFS" title='llvm::PPC::LFS' data-ref="llvm::PPC::LFS" data-ref-filename="llvm..PPC..LFS">LFS</a>:</td></tr>
<tr><th id="80">80</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STFD" title='llvm::PPC::STFD' data-ref="llvm::PPC::STFD" data-ref-filename="llvm..PPC..STFD">STFD</a>:</td></tr>
<tr><th id="81">81</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STFS" title='llvm::PPC::STFS' data-ref="llvm::PPC::STFS" data-ref-filename="llvm..PPC..STFS">STFS</a>:</td></tr>
<tr><th id="82">82</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::DFLOADf32" title='llvm::PPC::DFLOADf32' data-ref="llvm::PPC::DFLOADf32" data-ref-filename="llvm..PPC..DFLOADf32">DFLOADf32</a>:</td></tr>
<tr><th id="83">83</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::DFLOADf64" title='llvm::PPC::DFLOADf64' data-ref="llvm::PPC::DFLOADf64" data-ref-filename="llvm..PPC..DFLOADf64">DFLOADf64</a>:</td></tr>
<tr><th id="84">84</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::DFSTOREf32" title='llvm::PPC::DFSTOREf32' data-ref="llvm::PPC::DFSTOREf32" data-ref-filename="llvm..PPC..DFSTOREf32">DFSTOREf32</a>:</td></tr>
<tr><th id="85">85</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::DFSTOREf64" title='llvm::PPC::DFSTOREf64' data-ref="llvm::PPC::DFSTOREf64" data-ref-filename="llvm..PPC..DFSTOREf64">DFSTOREf64</a>:</td></tr>
<tr><th id="86">86</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="87">87</th><td>  }</td></tr>
<tr><th id="88">88</th><td>}</td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td>  <b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::PPCPreEmitPeephole" title='(anonymous namespace)::PPCPreEmitPeephole' data-ref="(anonymousnamespace)::PPCPreEmitPeephole" data-ref-filename="(anonymousnamespace)..PPCPreEmitPeephole">PPCPreEmitPeephole</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="91">91</th><td>  <b>public</b>:</td></tr>
<tr><th id="92">92</th><td>    <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::PPCPreEmitPeephole::ID" title='(anonymous namespace)::PPCPreEmitPeephole::ID' data-type='char' data-ref="(anonymousnamespace)::PPCPreEmitPeephole::ID" data-ref-filename="(anonymousnamespace)..PPCPreEmitPeephole..ID">ID</dfn>;</td></tr>
<tr><th id="93">93</th><td>    <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_118PPCPreEmitPeepholeC1Ev" title='(anonymous namespace)::PPCPreEmitPeephole::PPCPreEmitPeephole' data-type='void (anonymous namespace)::PPCPreEmitPeephole::PPCPreEmitPeephole()' data-ref="_ZN12_GLOBAL__N_118PPCPreEmitPeepholeC1Ev" data-ref-filename="_ZN12_GLOBAL__N_118PPCPreEmitPeepholeC1Ev">PPCPreEmitPeephole</dfn>() : <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc" data-ref-filename="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::PPCPreEmitPeephole::ID" title='(anonymous namespace)::PPCPreEmitPeephole::ID' data-use='a' data-ref="(anonymousnamespace)::PPCPreEmitPeephole::ID" data-ref-filename="(anonymousnamespace)..PPCPreEmitPeephole..ID">ID</a>) {</td></tr>
<tr><th id="94">94</th><td>      <a class="ref fn" href="#556" title='llvm::initializePPCPreEmitPeepholePass' data-ref="_ZN4llvm32initializePPCPreEmitPeepholePassERNS_12PassRegistryE" data-ref-filename="_ZN4llvm32initializePPCPreEmitPeepholePassERNS_12PassRegistryE">initializePPCPreEmitPeepholePass</a>(<span class='refarg'>*<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry" data-ref-filename="llvm..PassRegistry">PassRegistry</a>::<a class="ref fn" href="../../../include/llvm/PassRegistry.h.html#_ZN4llvm12PassRegistry15getPassRegistryEv" title='llvm::PassRegistry::getPassRegistry' data-ref="_ZN4llvm12PassRegistry15getPassRegistryEv" data-ref-filename="_ZN4llvm12PassRegistry15getPassRegistryEv">getPassRegistry</a>()</span>);</td></tr>
<tr><th id="95">95</th><td>    }</td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td>    <em>void</em> <dfn class="virtual tu decl def fn" id="_ZNK12_GLOBAL__N_118PPCPreEmitPeephole16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::PPCPreEmitPeephole::getAnalysisUsage' data-type='void (anonymous namespace)::PPCPreEmitPeephole::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_118PPCPreEmitPeephole16getAnalysisUsageERN4llvm13AnalysisUsageE" data-ref-filename="_ZNK12_GLOBAL__N_118PPCPreEmitPeephole16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage" data-ref-filename="llvm..AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col2 decl" id="2AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="2AU" data-ref-filename="2AU">AU</dfn>) <em>const</em> override {</td></tr>
<tr><th id="98">98</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" data-ref-filename="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col2 ref" href="#2AU" title='AU' data-ref="2AU" data-ref-filename="2AU">AU</a></span>);</td></tr>
<tr><th id="99">99</th><td>    }</td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties" data-ref-filename="llvm..MachineFunctionProperties">MachineFunctionProperties</a> <dfn class="virtual tu decl def fn" id="_ZNK12_GLOBAL__N_118PPCPreEmitPeephole21getRequiredPropertiesEv" title='(anonymous namespace)::PPCPreEmitPeephole::getRequiredProperties' data-type='llvm::MachineFunctionProperties (anonymous namespace)::PPCPreEmitPeephole::getRequiredProperties() const' data-ref="_ZNK12_GLOBAL__N_118PPCPreEmitPeephole21getRequiredPropertiesEv" data-ref-filename="_ZNK12_GLOBAL__N_118PPCPreEmitPeephole21getRequiredPropertiesEv">getRequiredProperties</dfn>() <em>const</em> override {</td></tr>
<tr><th id="102">102</th><td>      <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineFunction.h.html#111" title='llvm::MachineFunctionProperties::MachineFunctionProperties' data-ref="_ZN4llvm25MachineFunctionPropertiesC1ERKS0_" data-ref-filename="_ZN4llvm25MachineFunctionPropertiesC1ERKS0_"></a><a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties" data-ref-filename="llvm..MachineFunctionProperties">MachineFunctionProperties</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#111" title='llvm::MachineFunctionProperties::MachineFunctionProperties' data-ref="_ZN4llvm25MachineFunctionPropertiesC1Ev" data-ref-filename="_ZN4llvm25MachineFunctionPropertiesC1Ev">(</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE" title='llvm::MachineFunctionProperties::set' data-ref="_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE" data-ref-filename="_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE">set</a>(</td></tr>
<tr><th id="103">103</th><td>          <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties" data-ref-filename="llvm..MachineFunctionProperties">MachineFunctionProperties</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property" title='llvm::MachineFunctionProperties::Property' data-ref="llvm::MachineFunctionProperties::Property" data-ref-filename="llvm..MachineFunctionProperties..Property">Property</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property::NoVRegs" title='llvm::MachineFunctionProperties::Property::NoVRegs' data-ref="llvm::MachineFunctionProperties::Property::NoVRegs" data-ref-filename="llvm..MachineFunctionProperties..Property..NoVRegs">NoVRegs</a>);</td></tr>
<tr><th id="104">104</th><td>    }</td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td>    <i  data-doc="_ZN12_GLOBAL__N_118PPCPreEmitPeephole18removeRedundantLIsERN4llvm17MachineBasicBlockEPKNS1_18TargetRegisterInfoE">// This function removes any redundant load immediates. It has two level</i></td></tr>
<tr><th id="107">107</th><td><i  data-doc="_ZN12_GLOBAL__N_118PPCPreEmitPeephole18removeRedundantLIsERN4llvm17MachineBasicBlockEPKNS1_18TargetRegisterInfoE">    // loops - The outer loop finds the load immediates BBI that could be used</i></td></tr>
<tr><th id="108">108</th><td><i  data-doc="_ZN12_GLOBAL__N_118PPCPreEmitPeephole18removeRedundantLIsERN4llvm17MachineBasicBlockEPKNS1_18TargetRegisterInfoE">    // to replace following redundancy. The inner loop scans instructions that</i></td></tr>
<tr><th id="109">109</th><td><i  data-doc="_ZN12_GLOBAL__N_118PPCPreEmitPeephole18removeRedundantLIsERN4llvm17MachineBasicBlockEPKNS1_18TargetRegisterInfoE">    // after BBI to find redundancy and update kill/dead flags accordingly. If</i></td></tr>
<tr><th id="110">110</th><td><i  data-doc="_ZN12_GLOBAL__N_118PPCPreEmitPeephole18removeRedundantLIsERN4llvm17MachineBasicBlockEPKNS1_18TargetRegisterInfoE">    // AfterBBI is the same as BBI, it is redundant, otherwise any instructions</i></td></tr>
<tr><th id="111">111</th><td><i  data-doc="_ZN12_GLOBAL__N_118PPCPreEmitPeephole18removeRedundantLIsERN4llvm17MachineBasicBlockEPKNS1_18TargetRegisterInfoE">    // that modify the def register of BBI would break the scanning.</i></td></tr>
<tr><th id="112">112</th><td><i  data-doc="_ZN12_GLOBAL__N_118PPCPreEmitPeephole18removeRedundantLIsERN4llvm17MachineBasicBlockEPKNS1_18TargetRegisterInfoE">    // DeadOrKillToUnset is a pointer to the previous operand that had the</i></td></tr>
<tr><th id="113">113</th><td><i  data-doc="_ZN12_GLOBAL__N_118PPCPreEmitPeephole18removeRedundantLIsERN4llvm17MachineBasicBlockEPKNS1_18TargetRegisterInfoE">    // kill/dead flag set. It keeps track of the def register of BBI, the use</i></td></tr>
<tr><th id="114">114</th><td><i  data-doc="_ZN12_GLOBAL__N_118PPCPreEmitPeephole18removeRedundantLIsERN4llvm17MachineBasicBlockEPKNS1_18TargetRegisterInfoE">    // registers of AfterBBIs and the def registers of AfterBBIs.</i></td></tr>
<tr><th id="115">115</th><td>    <em>bool</em> <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_118PPCPreEmitPeephole18removeRedundantLIsERN4llvm17MachineBasicBlockEPKNS1_18TargetRegisterInfoE" title='(anonymous namespace)::PPCPreEmitPeephole::removeRedundantLIs' data-type='bool (anonymous namespace)::PPCPreEmitPeephole::removeRedundantLIs(llvm::MachineBasicBlock &amp; MBB, const llvm::TargetRegisterInfo * TRI)' data-ref="_ZN12_GLOBAL__N_118PPCPreEmitPeephole18removeRedundantLIsERN4llvm17MachineBasicBlockEPKNS1_18TargetRegisterInfoE" data-ref-filename="_ZN12_GLOBAL__N_118PPCPreEmitPeephole18removeRedundantLIsERN4llvm17MachineBasicBlockEPKNS1_18TargetRegisterInfoE">removeRedundantLIs</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="3MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="3MBB" data-ref-filename="3MBB">MBB</dfn>,</td></tr>
<tr><th id="116">116</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col4 decl" id="4TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="4TRI" data-ref-filename="4TRI">TRI</dfn>) {</td></tr>
<tr><th id="117">117</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Remove redundant load immediates from MBB:\n"</q>;</td></tr>
<tr><th id="118">118</th><td>                 MBB.dump(); dbgs() &lt;&lt; <q>"\n"</q>);</td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td>      <a class="type" href="../../../include/llvm/ADT/DenseSet.h.html#llvm::DenseSet" title='llvm::DenseSet' data-ref="llvm::DenseSet" data-ref-filename="llvm..DenseSet">DenseSet</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/DenseSet.h.html#268" title='llvm::DenseSet&lt;llvm::MachineInstr *, llvm::DenseMapInfo&lt;llvm::MachineInstr *&gt; &gt;::DenseSet' data-ref="_ZN4llvm8DenseSetIPNS_12MachineInstrENS_12DenseMapInfoIS2_EEEC1Ev" data-ref-filename="_ZN4llvm8DenseSetIPNS_12MachineInstrENS_12DenseMapInfoIS2_EEEC1Ev"></a><dfn class="local col5 decl" id="5InstrsToErase" title='InstrsToErase' data-type='DenseSet&lt;llvm::MachineInstr *&gt;' data-ref="5InstrsToErase" data-ref-filename="5InstrsToErase">InstrsToErase</dfn>;</td></tr>
<tr><th id="121">121</th><td>      <b>for</b> (<em>auto</em> <dfn class="local col6 decl" id="6BBI" title='BBI' data-type='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;' data-ref="6BBI" data-ref-filename="6BBI">BBI</dfn> = <a class="local col3 ref" href="#3MBB" title='MBB' data-ref="3MBB" data-ref-filename="3MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock11instr_beginEv" title='llvm::MachineBasicBlock::instr_begin' data-ref="_ZN4llvm17MachineBasicBlock11instr_beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock11instr_beginEv">instr_begin</a>(); <a class="local col6 ref" href="#6BBI" title='BBI' data-ref="6BBI" data-ref-filename="6BBI">BBI</a> <a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" data-ref-filename="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col3 ref" href="#3MBB" title='MBB' data-ref="3MBB" data-ref-filename="3MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9instr_endEv" title='llvm::MachineBasicBlock::instr_end' data-ref="_ZN4llvm17MachineBasicBlock9instr_endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9instr_endEv">instr_end</a>(); <a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv" data-ref-filename="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col6 ref" href="#6BBI" title='BBI' data-ref="6BBI" data-ref-filename="6BBI">BBI</a>) {</td></tr>
<tr><th id="122">122</th><td>        <i>// Skip load immediate that is marked to be erased later because it</i></td></tr>
<tr><th id="123">123</th><td><i>        // cannot be used to replace any other instructions.</i></td></tr>
<tr><th id="124">124</th><td>        <b>if</b> (<a class="local col5 ref" href="#5InstrsToErase" title='InstrsToErase' data-ref="5InstrsToErase" data-ref-filename="5InstrsToErase">InstrsToErase</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseSet.h.html#_ZNK4llvm6detail12DenseSetImpl8containsENS_26const_pointer_or_const_refIT_vE4typeE" title='llvm::detail::DenseSetImpl::contains' data-ref="_ZNK4llvm6detail12DenseSetImpl8containsENS_26const_pointer_or_const_refIT_vE4typeE" data-ref-filename="_ZNK4llvm6detail12DenseSetImpl8containsENS_26const_pointer_or_const_refIT_vE4typeE">contains</a>(&amp;<a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv" data-ref-filename="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col6 ref" href="#6BBI" title='BBI' data-ref="6BBI" data-ref-filename="6BBI">BBI</a>))</td></tr>
<tr><th id="125">125</th><td>          <b>continue</b>;</td></tr>
<tr><th id="126">126</th><td>        <i>// Skip non-load immediate.</i></td></tr>
<tr><th id="127">127</th><td>        <em>unsigned</em> <dfn class="local col7 decl" id="7Opc" title='Opc' data-type='unsigned int' data-ref="7Opc" data-ref-filename="7Opc">Opc</dfn> = <a class="local col6 ref" href="#6BBI" title='BBI' data-ref="6BBI" data-ref-filename="6BBI">BBI</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv" data-ref-filename="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="128">128</th><td>        <b>if</b> (<a class="local col7 ref" href="#7Opc" title='Opc' data-ref="7Opc" data-ref-filename="7Opc">Opc</a> != <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LI" title='llvm::PPC::LI' data-ref="llvm::PPC::LI" data-ref-filename="llvm..PPC..LI">LI</a> &amp;&amp; <a class="local col7 ref" href="#7Opc" title='Opc' data-ref="7Opc" data-ref-filename="7Opc">Opc</a> != <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LI8" title='llvm::PPC::LI8' data-ref="llvm::PPC::LI8" data-ref-filename="llvm..PPC..LI8">LI8</a> &amp;&amp; <a class="local col7 ref" href="#7Opc" title='Opc' data-ref="7Opc" data-ref-filename="7Opc">Opc</a> != <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LIS" title='llvm::PPC::LIS' data-ref="llvm::PPC::LIS" data-ref-filename="llvm..PPC..LIS">LIS</a> &amp;&amp;</td></tr>
<tr><th id="129">129</th><td>            <a class="local col7 ref" href="#7Opc" title='Opc' data-ref="7Opc" data-ref-filename="7Opc">Opc</a> != <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LIS8" title='llvm::PPC::LIS8' data-ref="llvm::PPC::LIS8" data-ref-filename="llvm..PPC..LIS8">LIS8</a>)</td></tr>
<tr><th id="130">130</th><td>          <b>continue</b>;</td></tr>
<tr><th id="131">131</th><td>        <i>// Skip load immediate, where the operand is a relocation (e.g., $r3 =</i></td></tr>
<tr><th id="132">132</th><td><i>        // LI target-flags(ppc-lo) %const.0).</i></td></tr>
<tr><th id="133">133</th><td>        <b>if</b> (!<a class="local col6 ref" href="#6BBI" title='BBI' data-ref="6BBI" data-ref-filename="6BBI">BBI</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv" data-ref-filename="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="134">134</th><td>          <b>continue</b>;</td></tr>
<tr><th id="135">135</th><td>        <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(BBI-&gt;getOperand(<var>0</var>).isReg() &amp;&amp;</td></tr>
<tr><th id="136">136</th><td>               <q>"Expected a register for the first operand"</q>);</td></tr>
<tr><th id="137">137</th><td></td></tr>
<tr><th id="138">138</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Scanning after load immediate: "</q>; BBI-&gt;dump(););</td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td>        <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="8Reg" title='Reg' data-type='llvm::Register' data-ref="8Reg" data-ref-filename="8Reg">Reg</dfn> = <a class="local col6 ref" href="#6BBI" title='BBI' data-ref="6BBI" data-ref-filename="6BBI">BBI</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv" data-ref-filename="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="141">141</th><td>        <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col9 decl" id="9Imm" title='Imm' data-type='int64_t' data-ref="9Imm" data-ref-filename="9Imm">Imm</dfn> = <a class="local col6 ref" href="#6BBI" title='BBI' data-ref="6BBI" data-ref-filename="6BBI">BBI</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv" data-ref-filename="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="142">142</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col0 decl" id="10DeadOrKillToUnset" title='DeadOrKillToUnset' data-type='llvm::MachineOperand *' data-ref="10DeadOrKillToUnset" data-ref-filename="10DeadOrKillToUnset">DeadOrKillToUnset</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="143">143</th><td>        <b>if</b> (<a class="local col6 ref" href="#6BBI" title='BBI' data-ref="6BBI" data-ref-filename="6BBI">BBI</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv" data-ref-filename="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv" data-ref-filename="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>()) {</td></tr>
<tr><th id="144">144</th><td>          <a class="local col0 ref" href="#10DeadOrKillToUnset" title='DeadOrKillToUnset' data-ref="10DeadOrKillToUnset" data-ref-filename="10DeadOrKillToUnset">DeadOrKillToUnset</a> = &amp;<a class="local col6 ref" href="#6BBI" title='BBI' data-ref="6BBI" data-ref-filename="6BBI">BBI</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv" data-ref-filename="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="145">145</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>" Kill flag of "</q> &lt;&lt; *DeadOrKillToUnset</td></tr>
<tr><th id="146">146</th><td>                            &lt;&lt; <q>" from load immediate "</q> &lt;&lt; *BBI</td></tr>
<tr><th id="147">147</th><td>                            &lt;&lt; <q>" is a unsetting candidate\n"</q>);</td></tr>
<tr><th id="148">148</th><td>        }</td></tr>
<tr><th id="149">149</th><td>        <i>// This loop scans instructions after BBI to see if there is any</i></td></tr>
<tr><th id="150">150</th><td><i>        // redundant load immediate.</i></td></tr>
<tr><th id="151">151</th><td>        <b>for</b> (<em>auto</em> <dfn class="local col1 decl" id="11AfterBBI" title='AfterBBI' data-type='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;' data-ref="11AfterBBI" data-ref-filename="11AfterBBI">AfterBBI</dfn> = <span class="namespace">std::</span><span class='ref fn' title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</span>(<a class="ref fn fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEC1ERKS5_" data-ref-filename="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEC1ERKS5_"></a><a class="local col6 ref" href="#6BBI" title='BBI' data-ref="6BBI" data-ref-filename="6BBI">BBI</a>); <a class="local col1 ref" href="#11AfterBBI" title='AfterBBI' data-ref="11AfterBBI" data-ref-filename="11AfterBBI">AfterBBI</a> <a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" data-ref-filename="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col3 ref" href="#3MBB" title='MBB' data-ref="3MBB" data-ref-filename="3MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9instr_endEv" title='llvm::MachineBasicBlock::instr_end' data-ref="_ZN4llvm17MachineBasicBlock9instr_endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9instr_endEv">instr_end</a>();</td></tr>
<tr><th id="152">152</th><td>             <a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv" data-ref-filename="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col1 ref" href="#11AfterBBI" title='AfterBBI' data-ref="11AfterBBI" data-ref-filename="11AfterBBI">AfterBBI</a>) {</td></tr>
<tr><th id="153">153</th><td>          <i>// Track the operand that kill Reg. We would unset the kill flag of</i></td></tr>
<tr><th id="154">154</th><td><i>          // the operand if there is a following redundant load immediate.</i></td></tr>
<tr><th id="155">155</th><td>          <em>int</em> <dfn class="local col2 decl" id="12KillIdx" title='KillIdx' data-type='int' data-ref="12KillIdx" data-ref-filename="12KillIdx">KillIdx</dfn> = <a class="local col1 ref" href="#11AfterBBI" title='AfterBBI' data-ref="11AfterBBI" data-ref-filename="11AfterBBI">AfterBBI</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv" data-ref-filename="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr25findRegisterUseOperandIdxENS_8RegisterEbPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::findRegisterUseOperandIdx' data-ref="_ZNK4llvm12MachineInstr25findRegisterUseOperandIdxENS_8RegisterEbPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr25findRegisterUseOperandIdxENS_8RegisterEbPKNS_18TargetRegisterInfoE">findRegisterUseOperandIdx</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#8Reg" title='Reg' data-ref="8Reg" data-ref-filename="8Reg">Reg</a>, <b>true</b>, <a class="local col4 ref" href="#4TRI" title='TRI' data-ref="4TRI" data-ref-filename="4TRI">TRI</a>);</td></tr>
<tr><th id="156">156</th><td></td></tr>
<tr><th id="157">157</th><td>          <i>// We can't just clear implicit kills, so if we encounter one, stop</i></td></tr>
<tr><th id="158">158</th><td><i>          // looking further.</i></td></tr>
<tr><th id="159">159</th><td>          <b>if</b> (<a class="local col2 ref" href="#12KillIdx" title='KillIdx' data-ref="12KillIdx" data-ref-filename="12KillIdx">KillIdx</a> != -<var>1</var> &amp;&amp; <a class="local col1 ref" href="#11AfterBBI" title='AfterBBI' data-ref="11AfterBBI" data-ref-filename="11AfterBBI">AfterBBI</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv" data-ref-filename="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#12KillIdx" title='KillIdx' data-ref="12KillIdx" data-ref-filename="12KillIdx">KillIdx</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10isImplicitEv" title='llvm::MachineOperand::isImplicit' data-ref="_ZNK4llvm14MachineOperand10isImplicitEv" data-ref-filename="_ZNK4llvm14MachineOperand10isImplicitEv">isImplicit</a>()) {</td></tr>
<tr><th id="160">160</th><td>            <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs()</td></tr>
<tr><th id="161">161</th><td>                       &lt;&lt; <q>"Encountered an implicit kill, cannot proceed: "</q>);</td></tr>
<tr><th id="162">162</th><td>            <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(AfterBBI-&gt;dump());</td></tr>
<tr><th id="163">163</th><td>            <b>break</b>;</td></tr>
<tr><th id="164">164</th><td>          }</td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td>          <b>if</b> (<a class="local col2 ref" href="#12KillIdx" title='KillIdx' data-ref="12KillIdx" data-ref-filename="12KillIdx">KillIdx</a> != -<var>1</var>) {</td></tr>
<tr><th id="167">167</th><td>            <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!DeadOrKillToUnset &amp;&amp; <q>"Shouldn't kill same register twice"</q>);</td></tr>
<tr><th id="168">168</th><td>            <a class="local col0 ref" href="#10DeadOrKillToUnset" title='DeadOrKillToUnset' data-ref="10DeadOrKillToUnset" data-ref-filename="10DeadOrKillToUnset">DeadOrKillToUnset</a> = &amp;<a class="local col1 ref" href="#11AfterBBI" title='AfterBBI' data-ref="11AfterBBI" data-ref-filename="11AfterBBI">AfterBBI</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv" data-ref-filename="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#12KillIdx" title='KillIdx' data-ref="12KillIdx" data-ref-filename="12KillIdx">KillIdx</a>);</td></tr>
<tr><th id="169">169</th><td>            <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs()</td></tr>
<tr><th id="170">170</th><td>                       &lt;&lt; <q>" Kill flag of "</q> &lt;&lt; *DeadOrKillToUnset &lt;&lt; <q>" from "</q></td></tr>
<tr><th id="171">171</th><td>                       &lt;&lt; *AfterBBI &lt;&lt; <q>" is a unsetting candidate\n"</q>);</td></tr>
<tr><th id="172">172</th><td>          }</td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td>          <b>if</b> (!<a class="local col1 ref" href="#11AfterBBI" title='AfterBBI' data-ref="11AfterBBI" data-ref-filename="11AfterBBI">AfterBBI</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv" data-ref-filename="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::modifiesRegister' data-ref="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">modifiesRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#8Reg" title='Reg' data-ref="8Reg" data-ref-filename="8Reg">Reg</a>, <a class="local col4 ref" href="#4TRI" title='TRI' data-ref="4TRI" data-ref-filename="4TRI">TRI</a>))</td></tr>
<tr><th id="175">175</th><td>            <b>continue</b>;</td></tr>
<tr><th id="176">176</th><td>          <i>// Finish scanning because Reg is overwritten by a non-load</i></td></tr>
<tr><th id="177">177</th><td><i>          // instruction.</i></td></tr>
<tr><th id="178">178</th><td>          <b>if</b> (<a class="local col1 ref" href="#11AfterBBI" title='AfterBBI' data-ref="11AfterBBI" data-ref-filename="11AfterBBI">AfterBBI</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv" data-ref-filename="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <a class="local col7 ref" href="#7Opc" title='Opc' data-ref="7Opc" data-ref-filename="7Opc">Opc</a>)</td></tr>
<tr><th id="179">179</th><td>            <b>break</b>;</td></tr>
<tr><th id="180">180</th><td>          <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(AfterBBI-&gt;getOperand(<var>0</var>).isReg() &amp;&amp;</td></tr>
<tr><th id="181">181</th><td>                 <q>"Expected a register for the first operand"</q>);</td></tr>
<tr><th id="182">182</th><td>          <i>// Finish scanning because Reg is overwritten by a relocation or a</i></td></tr>
<tr><th id="183">183</th><td><i>          // different value.</i></td></tr>
<tr><th id="184">184</th><td>          <b>if</b> (!<a class="local col1 ref" href="#11AfterBBI" title='AfterBBI' data-ref="11AfterBBI" data-ref-filename="11AfterBBI">AfterBBI</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv" data-ref-filename="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() ||</td></tr>
<tr><th id="185">185</th><td>              <a class="local col1 ref" href="#11AfterBBI" title='AfterBBI' data-ref="11AfterBBI" data-ref-filename="11AfterBBI">AfterBBI</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv" data-ref-filename="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() != <a class="local col9 ref" href="#9Imm" title='Imm' data-ref="9Imm" data-ref-filename="9Imm">Imm</a>)</td></tr>
<tr><th id="186">186</th><td>            <b>break</b>;</td></tr>
<tr><th id="187">187</th><td></td></tr>
<tr><th id="188">188</th><td>          <i>// It loads same immediate value to the same Reg, which is redundant.</i></td></tr>
<tr><th id="189">189</th><td><i>          // We would unset kill flag in previous Reg usage to extend live range</i></td></tr>
<tr><th id="190">190</th><td><i>          // of Reg first, then remove the redundancy.</i></td></tr>
<tr><th id="191">191</th><td>          <b>if</b> (<a class="local col0 ref" href="#10DeadOrKillToUnset" title='DeadOrKillToUnset' data-ref="10DeadOrKillToUnset" data-ref-filename="10DeadOrKillToUnset">DeadOrKillToUnset</a>) {</td></tr>
<tr><th id="192">192</th><td>            <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs()</td></tr>
<tr><th id="193">193</th><td>                       &lt;&lt; <q>" Unset dead/kill flag of "</q> &lt;&lt; *DeadOrKillToUnset</td></tr>
<tr><th id="194">194</th><td>                       &lt;&lt; <q>" from "</q> &lt;&lt; *DeadOrKillToUnset-&gt;getParent());</td></tr>
<tr><th id="195">195</th><td>            <b>if</b> (<a class="local col0 ref" href="#10DeadOrKillToUnset" title='DeadOrKillToUnset' data-ref="10DeadOrKillToUnset" data-ref-filename="10DeadOrKillToUnset">DeadOrKillToUnset</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv" data-ref-filename="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>())</td></tr>
<tr><th id="196">196</th><td>              <a class="local col0 ref" href="#10DeadOrKillToUnset" title='DeadOrKillToUnset' data-ref="10DeadOrKillToUnset" data-ref-filename="10DeadOrKillToUnset">DeadOrKillToUnset</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsDeadEb" title='llvm::MachineOperand::setIsDead' data-ref="_ZN4llvm14MachineOperand9setIsDeadEb" data-ref-filename="_ZN4llvm14MachineOperand9setIsDeadEb">setIsDead</a>(<b>false</b>);</td></tr>
<tr><th id="197">197</th><td>            <b>else</b></td></tr>
<tr><th id="198">198</th><td>              <a class="local col0 ref" href="#10DeadOrKillToUnset" title='DeadOrKillToUnset' data-ref="10DeadOrKillToUnset" data-ref-filename="10DeadOrKillToUnset">DeadOrKillToUnset</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb" data-ref-filename="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<b>false</b>);</td></tr>
<tr><th id="199">199</th><td>          }</td></tr>
<tr><th id="200">200</th><td>          <a class="local col0 ref" href="#10DeadOrKillToUnset" title='DeadOrKillToUnset' data-ref="10DeadOrKillToUnset" data-ref-filename="10DeadOrKillToUnset">DeadOrKillToUnset</a> =</td></tr>
<tr><th id="201">201</th><td>              <a class="local col1 ref" href="#11AfterBBI" title='AfterBBI' data-ref="11AfterBBI" data-ref-filename="11AfterBBI">AfterBBI</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv" data-ref-filename="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr22findRegisterDefOperandENS_8RegisterEbbPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::findRegisterDefOperand' data-ref="_ZN4llvm12MachineInstr22findRegisterDefOperandENS_8RegisterEbbPKNS_18TargetRegisterInfoE" data-ref-filename="_ZN4llvm12MachineInstr22findRegisterDefOperandENS_8RegisterEbbPKNS_18TargetRegisterInfoE">findRegisterDefOperand</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#8Reg" title='Reg' data-ref="8Reg" data-ref-filename="8Reg">Reg</a>, <b>true</b>, <b>true</b>, <a class="local col4 ref" href="#4TRI" title='TRI' data-ref="4TRI" data-ref-filename="4TRI">TRI</a>);</td></tr>
<tr><th id="202">202</th><td>          <b>if</b> (<a class="local col0 ref" href="#10DeadOrKillToUnset" title='DeadOrKillToUnset' data-ref="10DeadOrKillToUnset" data-ref-filename="10DeadOrKillToUnset">DeadOrKillToUnset</a>)</td></tr>
<tr><th id="203">203</th><td>            <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs()</td></tr>
<tr><th id="204">204</th><td>                       &lt;&lt; <q>" Dead flag of "</q> &lt;&lt; *DeadOrKillToUnset &lt;&lt; <q>" from "</q></td></tr>
<tr><th id="205">205</th><td>                       &lt;&lt; *AfterBBI &lt;&lt; <q>" is a unsetting candidate\n"</q>);</td></tr>
<tr><th id="206">206</th><td>          <a class="local col5 ref" href="#5InstrsToErase" title='InstrsToErase' data-ref="5InstrsToErase" data-ref-filename="5InstrsToErase">InstrsToErase</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl6insertEOT_" title='llvm::detail::DenseSetImpl::insert' data-ref="_ZN4llvm6detail12DenseSetImpl6insertEOT_" data-ref-filename="_ZN4llvm6detail12DenseSetImpl6insertEOT_">insert</a>(&amp;<a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv" data-ref-filename="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col1 ref" href="#11AfterBBI" title='AfterBBI' data-ref="11AfterBBI" data-ref-filename="11AfterBBI">AfterBBI</a>);</td></tr>
<tr><th id="207">207</th><td>          <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>" Remove redundant load immediate: "</q>;</td></tr>
<tr><th id="208">208</th><td>                     AfterBBI-&gt;dump());</td></tr>
<tr><th id="209">209</th><td>        }</td></tr>
<tr><th id="210">210</th><td>      }</td></tr>
<tr><th id="211">211</th><td></td></tr>
<tr><th id="212">212</th><td>      <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="13MI" title='MI' data-type='llvm::MachineInstr *' data-ref="13MI" data-ref-filename="13MI">MI</dfn> : <a class="local col5 ref" href="#5InstrsToErase" title='InstrsToErase' data-ref="5InstrsToErase" data-ref-filename="5InstrsToErase">InstrsToErase</a>) {</td></tr>
<tr><th id="213">213</th><td>        <a class="local col3 ref" href="#13MI" title='MI' data-ref="13MI" data-ref-filename="13MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="214">214</th><td>      }</td></tr>
<tr><th id="215">215</th><td>      <a class="ref" href="#34" title='NumRemovedInPreEmit' data-ref="NumRemovedInPreEmit" data-ref-filename="NumRemovedInPreEmit">NumRemovedInPreEmit</a> <a class="ref fn" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm13NoopStatisticpLERKj" title='llvm::NoopStatistic::operator+=' data-ref="_ZN4llvm13NoopStatisticpLERKj" data-ref-filename="_ZN4llvm13NoopStatisticpLERKj">+=</a> <a class="local col5 ref" href="#5InstrsToErase" title='InstrsToErase' data-ref="5InstrsToErase" data-ref-filename="5InstrsToErase">InstrsToErase</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseSet.h.html#_ZNK4llvm6detail12DenseSetImpl4sizeEv" title='llvm::detail::DenseSetImpl::size' data-ref="_ZNK4llvm6detail12DenseSetImpl4sizeEv" data-ref-filename="_ZNK4llvm6detail12DenseSetImpl4sizeEv">size</a>();</td></tr>
<tr><th id="216">216</th><td>      <b>return</b> !<a class="local col5 ref" href="#5InstrsToErase" title='InstrsToErase' data-ref="5InstrsToErase" data-ref-filename="5InstrsToErase">InstrsToErase</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseSet.h.html#_ZNK4llvm6detail12DenseSetImpl5emptyEv" title='llvm::detail::DenseSetImpl::empty' data-ref="_ZNK4llvm6detail12DenseSetImpl5emptyEv" data-ref-filename="_ZNK4llvm6detail12DenseSetImpl5emptyEv">empty</a>();</td></tr>
<tr><th id="217">217</th><td>    }</td></tr>
<tr><th id="218">218</th><td></td></tr>
<tr><th id="219">219</th><td>    <i  data-doc="_ZN12_GLOBAL__N_118PPCPreEmitPeephole10isGOTPLDpcERN4llvm12MachineInstrE">// Check if this instruction is a PLDpc that is part of a GOT indirect</i></td></tr>
<tr><th id="220">220</th><td><i  data-doc="_ZN12_GLOBAL__N_118PPCPreEmitPeephole10isGOTPLDpcERN4llvm12MachineInstrE">    // access.</i></td></tr>
<tr><th id="221">221</th><td>    <em>bool</em> <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_118PPCPreEmitPeephole10isGOTPLDpcERN4llvm12MachineInstrE" title='(anonymous namespace)::PPCPreEmitPeephole::isGOTPLDpc' data-type='bool (anonymous namespace)::PPCPreEmitPeephole::isGOTPLDpc(llvm::MachineInstr &amp; Instr)' data-ref="_ZN12_GLOBAL__N_118PPCPreEmitPeephole10isGOTPLDpcERN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_118PPCPreEmitPeephole10isGOTPLDpcERN4llvm12MachineInstrE">isGOTPLDpc</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="14Instr" title='Instr' data-type='llvm::MachineInstr &amp;' data-ref="14Instr" data-ref-filename="14Instr">Instr</dfn>) {</td></tr>
<tr><th id="222">222</th><td>      <b>if</b> (<a class="local col4 ref" href="#14Instr" title='Instr' data-ref="14Instr" data-ref-filename="14Instr">Instr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::PLDpc" title='llvm::PPC::PLDpc' data-ref="llvm::PPC::PLDpc" data-ref-filename="llvm..PPC..PLDpc">PLDpc</a>)</td></tr>
<tr><th id="223">223</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="224">224</th><td></td></tr>
<tr><th id="225">225</th><td>      <i>// The result must be a register.</i></td></tr>
<tr><th id="226">226</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="15LoadedAddressReg" title='LoadedAddressReg' data-type='const llvm::MachineOperand &amp;' data-ref="15LoadedAddressReg" data-ref-filename="15LoadedAddressReg">LoadedAddressReg</dfn> = <a class="local col4 ref" href="#14Instr" title='Instr' data-ref="14Instr" data-ref-filename="14Instr">Instr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="227">227</th><td>      <b>if</b> (!<a class="local col5 ref" href="#15LoadedAddressReg" title='LoadedAddressReg' data-ref="15LoadedAddressReg" data-ref-filename="15LoadedAddressReg">LoadedAddressReg</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="228">228</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="229">229</th><td></td></tr>
<tr><th id="230">230</th><td>      <i>// Make sure that this is a global symbol.</i></td></tr>
<tr><th id="231">231</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="16SymbolOp" title='SymbolOp' data-type='const llvm::MachineOperand &amp;' data-ref="16SymbolOp" data-ref-filename="16SymbolOp">SymbolOp</dfn> = <a class="local col4 ref" href="#14Instr" title='Instr' data-ref="14Instr" data-ref-filename="14Instr">Instr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="232">232</th><td>      <b>if</b> (!<a class="local col6 ref" href="#16SymbolOp" title='SymbolOp' data-ref="16SymbolOp" data-ref-filename="16SymbolOp">SymbolOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8isGlobalEv" title='llvm::MachineOperand::isGlobal' data-ref="_ZNK4llvm14MachineOperand8isGlobalEv" data-ref-filename="_ZNK4llvm14MachineOperand8isGlobalEv">isGlobal</a>())</td></tr>
<tr><th id="233">233</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="234">234</th><td></td></tr>
<tr><th id="235">235</th><td>      <i>// Finally return true only if the GOT flag is present.</i></td></tr>
<tr><th id="236">236</th><td>      <b>return</b> (<a class="local col6 ref" href="#16SymbolOp" title='SymbolOp' data-ref="16SymbolOp" data-ref-filename="16SymbolOp">SymbolOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14getTargetFlagsEv" title='llvm::MachineOperand::getTargetFlags' data-ref="_ZNK4llvm14MachineOperand14getTargetFlagsEv" data-ref-filename="_ZNK4llvm14MachineOperand14getTargetFlagsEv">getTargetFlags</a>() &amp; <span class="namespace">PPCII::</span><a class="enum" href="PPC.h.html#llvm::PPCII::MO_GOT_FLAG" title='llvm::PPCII::MO_GOT_FLAG' data-ref="llvm::PPCII::MO_GOT_FLAG" data-ref-filename="llvm..PPCII..MO_GOT_FLAG">MO_GOT_FLAG</a>);</td></tr>
<tr><th id="237">237</th><td>    }</td></tr>
<tr><th id="238">238</th><td></td></tr>
<tr><th id="239">239</th><td>    <em>bool</em> <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_118PPCPreEmitPeephole12addLinkerOptERN4llvm17MachineBasicBlockEPKNS1_18TargetRegisterInfoE" title='(anonymous namespace)::PPCPreEmitPeephole::addLinkerOpt' data-type='bool (anonymous namespace)::PPCPreEmitPeephole::addLinkerOpt(llvm::MachineBasicBlock &amp; MBB, const llvm::TargetRegisterInfo * TRI)' data-ref="_ZN12_GLOBAL__N_118PPCPreEmitPeephole12addLinkerOptERN4llvm17MachineBasicBlockEPKNS1_18TargetRegisterInfoE" data-ref-filename="_ZN12_GLOBAL__N_118PPCPreEmitPeephole12addLinkerOptERN4llvm17MachineBasicBlockEPKNS1_18TargetRegisterInfoE">addLinkerOpt</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="17MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="17MBB" data-ref-filename="17MBB">MBB</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col8 decl" id="18TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="18TRI" data-ref-filename="18TRI">TRI</dfn>) {</td></tr>
<tr><th id="240">240</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col9 decl" id="19MF" title='MF' data-type='llvm::MachineFunction *' data-ref="19MF" data-ref-filename="19MF">MF</dfn> = <a class="local col7 ref" href="#17MBB" title='MBB' data-ref="17MBB" data-ref-filename="17MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="241">241</th><td>      <i>// If the linker opt is disabled then just return.</i></td></tr>
<tr><th id="242">242</th><td>      <b>if</b> (!<a class="ref fn fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" data-ref-filename="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#EnablePCRelLinkerOpt" title='EnablePCRelLinkerOpt' data-use='m' data-ref="EnablePCRelLinkerOpt" data-ref-filename="EnablePCRelLinkerOpt">EnablePCRelLinkerOpt</a>)</td></tr>
<tr><th id="243">243</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="244">244</th><td></td></tr>
<tr><th id="245">245</th><td>      <i>// Add this linker opt only if we are using PC Relative memops.</i></td></tr>
<tr><th id="246">246</th><td>      <b>if</b> (!<a class="local col9 ref" href="#19MF" title='MF' data-ref="19MF" data-ref-filename="19MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget" data-ref-filename="llvm..PPCSubtarget">PPCSubtarget</a>&gt;().<a class="ref fn" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget22isUsingPCRelativeCallsEv" title='llvm::PPCSubtarget::isUsingPCRelativeCalls' data-ref="_ZNK4llvm12PPCSubtarget22isUsingPCRelativeCallsEv" data-ref-filename="_ZNK4llvm12PPCSubtarget22isUsingPCRelativeCallsEv">isUsingPCRelativeCalls</a>())</td></tr>
<tr><th id="247">247</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="248">248</th><td></td></tr>
<tr><th id="249">249</th><td>      <i>// Struct to keep track of one def/use pair for a GOT indirect access.</i></td></tr>
<tr><th id="250">250</th><td>      <b>struct</b> <dfn class="local col0 type" id="20GOTDefUsePair" title='GOTDefUsePair' data-ref="20GOTDefUsePair" data-ref-filename="20GOTDefUsePair">GOTDefUsePair</dfn> {</td></tr>
<tr><th id="251">251</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col1 decl field" id="21DefInst" title='DefInst' data-type='MachineBasicBlock::iterator' data-ref="21DefInst" data-ref-filename="21DefInst">DefInst</dfn>;</td></tr>
<tr><th id="252">252</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col2 decl field" id="22UseInst" title='UseInst' data-type='MachineBasicBlock::iterator' data-ref="22UseInst" data-ref-filename="22UseInst">UseInst</dfn>;</td></tr>
<tr><th id="253">253</th><td>        <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl field" id="23DefReg" title='DefReg' data-type='llvm::Register' data-ref="23DefReg" data-ref-filename="23DefReg">DefReg</dfn>;</td></tr>
<tr><th id="254">254</th><td>        <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl field" id="24UseReg" title='UseReg' data-type='llvm::Register' data-ref="24UseReg" data-ref-filename="24UseReg">UseReg</dfn>;</td></tr>
<tr><th id="255">255</th><td>        <em>bool</em> <dfn class="local col5 decl field" id="25StillValid" title='StillValid' data-type='bool' data-ref="25StillValid" data-ref-filename="25StillValid">StillValid</dfn>;</td></tr>
<tr><th id="256">256</th><td>      };</td></tr>
<tr><th id="257">257</th><td>      <i>// Vector of def/ues pairs in this basic block.</i></td></tr>
<tr><th id="258">258</th><td>      <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="local col0 type" href="#20GOTDefUsePair" title='GOTDefUsePair' data-ref="20GOTDefUsePair" data-ref-filename="20GOTDefUsePair">GOTDefUsePair</a>, <var>4</var>&gt; <a class="tu ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-use='c' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col6 decl" id="26CandPairs" title='CandPairs' data-type='SmallVector&lt;GOTDefUsePair, 4&gt;' data-ref="26CandPairs" data-ref-filename="26CandPairs">CandPairs</dfn>;</td></tr>
<tr><th id="259">259</th><td>      <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="local col0 type" href="#20GOTDefUsePair" title='GOTDefUsePair' data-ref="20GOTDefUsePair" data-ref-filename="20GOTDefUsePair">GOTDefUsePair</a>, <var>4</var>&gt; <a class="tu ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-use='c' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col7 decl" id="27ValidPairs" title='ValidPairs' data-type='SmallVector&lt;GOTDefUsePair, 4&gt;' data-ref="27ValidPairs" data-ref-filename="27ValidPairs">ValidPairs</dfn>;</td></tr>
<tr><th id="260">260</th><td>      <em>bool</em> <dfn class="local col8 decl" id="28MadeChange" title='MadeChange' data-type='bool' data-ref="28MadeChange" data-ref-filename="28MadeChange">MadeChange</dfn> = <b>false</b>;</td></tr>
<tr><th id="261">261</th><td></td></tr>
<tr><th id="262">262</th><td>      <i>// Run through all of the instructions in the basic block and try to</i></td></tr>
<tr><th id="263">263</th><td><i>      // collect potential pairs of GOT indirect access instructions.</i></td></tr>
<tr><th id="264">264</th><td>      <b>for</b> (<em>auto</em> <dfn class="local col9 decl" id="29BBI" title='BBI' data-type='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;' data-ref="29BBI" data-ref-filename="29BBI">BBI</dfn> = <a class="local col7 ref" href="#17MBB" title='MBB' data-ref="17MBB" data-ref-filename="17MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock11instr_beginEv" title='llvm::MachineBasicBlock::instr_begin' data-ref="_ZN4llvm17MachineBasicBlock11instr_beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock11instr_beginEv">instr_begin</a>(); <a class="local col9 ref" href="#29BBI" title='BBI' data-ref="29BBI" data-ref-filename="29BBI">BBI</a> <a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" data-ref-filename="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col7 ref" href="#17MBB" title='MBB' data-ref="17MBB" data-ref-filename="17MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9instr_endEv" title='llvm::MachineBasicBlock::instr_end' data-ref="_ZN4llvm17MachineBasicBlock9instr_endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9instr_endEv">instr_end</a>(); <a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv" data-ref-filename="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col9 ref" href="#29BBI" title='BBI' data-ref="29BBI" data-ref-filename="29BBI">BBI</a>) {</td></tr>
<tr><th id="265">265</th><td>        <i>// Look for the initial GOT indirect load.</i></td></tr>
<tr><th id="266">266</th><td>        <b>if</b> (<a class="tu member fn" href="#_ZN12_GLOBAL__N_118PPCPreEmitPeephole10isGOTPLDpcERN4llvm12MachineInstrE" title='(anonymous namespace)::PPCPreEmitPeephole::isGOTPLDpc' data-use='c' data-ref="_ZN12_GLOBAL__N_118PPCPreEmitPeephole10isGOTPLDpcERN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_118PPCPreEmitPeephole10isGOTPLDpcERN4llvm12MachineInstrE">isGOTPLDpc</a>(<span class='refarg'><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv" data-ref-filename="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col9 ref" href="#29BBI" title='BBI' data-ref="29BBI" data-ref-filename="29BBI">BBI</a></span>)) {</td></tr>
<tr><th id="267">267</th><td>          <a class="local col0 type" href="#20GOTDefUsePair" title='GOTDefUsePair' data-ref="20GOTDefUsePair" data-ref-filename="20GOTDefUsePair">GOTDefUsePair</a> <dfn class="local col0 decl" id="30CurrentPair" title='CurrentPair' data-type='GOTDefUsePair' data-ref="30CurrentPair" data-ref-filename="30CurrentPair">CurrentPair</dfn>{<a class="local col9 ref" href="#29BBI" title='BBI' data-ref="29BBI" data-ref-filename="29BBI">BBI</a>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1Ev" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1Ev" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1Ev">(</a>),</td></tr>
<tr><th id="268">268</th><td>                                    <a class="local col9 ref" href="#29BBI" title='BBI' data-ref="29BBI" data-ref-filename="29BBI">BBI</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv" data-ref-filename="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(),</td></tr>
<tr><th id="269">269</th><td>                                    <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::NoRegister" title='llvm::PPC::NoRegister' data-ref="llvm::PPC::NoRegister" data-ref-filename="llvm..PPC..NoRegister">NoRegister</a>, <b>true</b>};</td></tr>
<tr><th id="270">270</th><td>          <a class="local col6 ref" href="#26CandPairs" title='CandPairs' data-ref="26CandPairs" data-ref-filename="26CandPairs">CandPairs</a>.<a class="tu ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-use='c' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col0 ref" href="#30CurrentPair" title='CurrentPair' data-ref="30CurrentPair" data-ref-filename="30CurrentPair">CurrentPair</a>);</td></tr>
<tr><th id="271">271</th><td>          <b>continue</b>;</td></tr>
<tr><th id="272">272</th><td>        }</td></tr>
<tr><th id="273">273</th><td></td></tr>
<tr><th id="274">274</th><td>        <i>// We haven't encountered any new PLD instructions, nothing to check.</i></td></tr>
<tr><th id="275">275</th><td>        <b>if</b> (<a class="local col6 ref" href="#26CandPairs" title='CandPairs' data-ref="26CandPairs" data-ref-filename="26CandPairs">CandPairs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv" data-ref-filename="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>())</td></tr>
<tr><th id="276">276</th><td>          <b>continue</b>;</td></tr>
<tr><th id="277">277</th><td></td></tr>
<tr><th id="278">278</th><td>        <i>// Run through the candidate pairs and see if any of the registers</i></td></tr>
<tr><th id="279">279</th><td><i>        // defined in the PLD instructions are used by this instruction.</i></td></tr>
<tr><th id="280">280</th><td><i>        // Note: the size of CandPairs can change in the loop.</i></td></tr>
<tr><th id="281">281</th><td>        <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="31Idx" title='Idx' data-type='unsigned int' data-ref="31Idx" data-ref-filename="31Idx">Idx</dfn> = <var>0</var>; <a class="local col1 ref" href="#31Idx" title='Idx' data-ref="31Idx" data-ref-filename="31Idx">Idx</a> &lt; <a class="local col6 ref" href="#26CandPairs" title='CandPairs' data-ref="26CandPairs" data-ref-filename="26CandPairs">CandPairs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv" data-ref-filename="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col1 ref" href="#31Idx" title='Idx' data-ref="31Idx" data-ref-filename="31Idx">Idx</a>++) {</td></tr>
<tr><th id="282">282</th><td>          <a class="local col0 type" href="#20GOTDefUsePair" title='GOTDefUsePair' data-ref="20GOTDefUsePair" data-ref-filename="20GOTDefUsePair">GOTDefUsePair</a> &amp;<dfn class="local col2 decl" id="32Pair" title='Pair' data-type='GOTDefUsePair &amp;' data-ref="32Pair" data-ref-filename="32Pair">Pair</dfn> = <a class="local col6 ref" href="#26CandPairs" title='CandPairs' data-ref="26CandPairs" data-ref-filename="26CandPairs">CandPairs</a><a class="tu ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-use='c' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col1 ref" href="#31Idx" title='Idx' data-ref="31Idx" data-ref-filename="31Idx">Idx</a>]</a>;</td></tr>
<tr><th id="283">283</th><td>          <i>// The instruction does not use or modify this PLD's def reg,</i></td></tr>
<tr><th id="284">284</th><td><i>          // ignore it.</i></td></tr>
<tr><th id="285">285</th><td>          <b>if</b> (!<a class="local col9 ref" href="#29BBI" title='BBI' data-ref="29BBI" data-ref-filename="29BBI">BBI</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv" data-ref-filename="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::readsRegister' data-ref="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">readsRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#32Pair" title='Pair' data-ref="32Pair" data-ref-filename="32Pair">Pair</a>.<a class="local col3 ref field" href="#23DefReg" title='DefReg' data-ref="23DefReg" data-ref-filename="23DefReg">DefReg</a>, <a class="local col8 ref" href="#18TRI" title='TRI' data-ref="18TRI" data-ref-filename="18TRI">TRI</a>) &amp;&amp;</td></tr>
<tr><th id="286">286</th><td>              !<a class="local col9 ref" href="#29BBI" title='BBI' data-ref="29BBI" data-ref-filename="29BBI">BBI</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv" data-ref-filename="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::modifiesRegister' data-ref="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">modifiesRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#32Pair" title='Pair' data-ref="32Pair" data-ref-filename="32Pair">Pair</a>.<a class="local col3 ref field" href="#23DefReg" title='DefReg' data-ref="23DefReg" data-ref-filename="23DefReg">DefReg</a>, <a class="local col8 ref" href="#18TRI" title='TRI' data-ref="18TRI" data-ref-filename="18TRI">TRI</a>))</td></tr>
<tr><th id="287">287</th><td>            <b>continue</b>;</td></tr>
<tr><th id="288">288</th><td></td></tr>
<tr><th id="289">289</th><td>          <i>// The use needs to be used in the address compuation and not</i></td></tr>
<tr><th id="290">290</th><td><i>          // as the register being stored for a store.</i></td></tr>
<tr><th id="291">291</th><td>          <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col3 decl" id="33UseOp" title='UseOp' data-type='const llvm::MachineOperand *' data-ref="33UseOp" data-ref-filename="33UseOp">UseOp</dfn> =</td></tr>
<tr><th id="292">292</th><td>              <a class="tu ref fn" href="#_ZN12_GLOBAL__N_117hasPCRelativeFormERN4llvm12MachineInstrE" title='(anonymous namespace)::hasPCRelativeForm' data-use='c' data-ref="_ZN12_GLOBAL__N_117hasPCRelativeFormERN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_117hasPCRelativeFormERN4llvm12MachineInstrE">hasPCRelativeForm</a>(<span class='refarg'><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv" data-ref-filename="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col9 ref" href="#29BBI" title='BBI' data-ref="29BBI" data-ref-filename="29BBI">BBI</a></span>) ? &amp;<a class="local col9 ref" href="#29BBI" title='BBI' data-ref="29BBI" data-ref-filename="29BBI">BBI</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv" data-ref-filename="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>) : <b>nullptr</b>;</td></tr>
<tr><th id="293">293</th><td></td></tr>
<tr><th id="294">294</th><td>          <i>// Check for a valid use.</i></td></tr>
<tr><th id="295">295</th><td>          <b>if</b> (<a class="local col3 ref" href="#33UseOp" title='UseOp' data-ref="33UseOp" data-ref-filename="33UseOp">UseOp</a> &amp;&amp; <a class="local col3 ref" href="#33UseOp" title='UseOp' data-ref="33UseOp" data-ref-filename="33UseOp">UseOp</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col3 ref" href="#33UseOp" title='UseOp' data-ref="33UseOp" data-ref-filename="33UseOp">UseOp</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col2 ref" href="#32Pair" title='Pair' data-ref="32Pair" data-ref-filename="32Pair">Pair</a>.<a class="local col3 ref field" href="#23DefReg" title='DefReg' data-ref="23DefReg" data-ref-filename="23DefReg">DefReg</a> &amp;&amp;</td></tr>
<tr><th id="296">296</th><td>              <a class="local col3 ref" href="#33UseOp" title='UseOp' data-ref="33UseOp" data-ref-filename="33UseOp">UseOp</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv" data-ref-filename="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>() &amp;&amp; <a class="local col3 ref" href="#33UseOp" title='UseOp' data-ref="33UseOp" data-ref-filename="33UseOp">UseOp</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv" data-ref-filename="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>()) {</td></tr>
<tr><th id="297">297</th><td>            <a class="local col2 ref" href="#32Pair" title='Pair' data-ref="32Pair" data-ref-filename="32Pair">Pair</a>.<a class="local col2 ref field" href="#22UseInst" title='UseInst' data-ref="22UseInst" data-ref-filename="22UseInst">UseInst</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="ref fn fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEC1ERKS5_" data-ref-filename="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEC1ERKS5_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><a class="local col9 ref" href="#29BBI" title='BBI' data-ref="29BBI" data-ref-filename="29BBI">BBI</a>;</td></tr>
<tr><th id="298">298</th><td>            <a class="local col2 ref" href="#32Pair" title='Pair' data-ref="32Pair" data-ref-filename="32Pair">Pair</a>.<a class="local col4 ref field" href="#24UseReg" title='UseReg' data-ref="24UseReg" data-ref-filename="24UseReg">UseReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col9 ref" href="#29BBI" title='BBI' data-ref="29BBI" data-ref-filename="29BBI">BBI</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv" data-ref-filename="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="299">299</th><td>            <a class="local col7 ref" href="#27ValidPairs" title='ValidPairs' data-ref="27ValidPairs" data-ref-filename="27ValidPairs">ValidPairs</a>.<a class="tu ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-use='c' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col2 ref" href="#32Pair" title='Pair' data-ref="32Pair" data-ref-filename="32Pair">Pair</a>);</td></tr>
<tr><th id="300">300</th><td>          }</td></tr>
<tr><th id="301">301</th><td>          <a class="local col6 ref" href="#26CandPairs" title='CandPairs' data-ref="26CandPairs" data-ref-filename="26CandPairs">CandPairs</a>.<a class="tu ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5eraseENS_23SmallVectorTemplateBaseIT_Xaaaasr31is_trivially_copy_constructibleIS2_EE5valuesr31is_trivially_move_constructible1740290" title='llvm::SmallVectorImpl::erase' data-use='c' data-ref="_ZN4llvm15SmallVectorImpl5eraseENS_23SmallVectorTemplateBaseIT_Xaaaasr31is_trivially_copy_constructibleIS2_EE5valuesr31is_trivially_move_constructible1740290" data-ref-filename="_ZN4llvm15SmallVectorImpl5eraseENS_23SmallVectorTemplateBaseIT_Xaaaasr31is_trivially_copy_constructibleIS2_EE5valuesr31is_trivially_move_constructible1740290">erase</a>(<a class="local col6 ref" href="#26CandPairs" title='CandPairs' data-ref="26CandPairs" data-ref-filename="26CandPairs">CandPairs</a>.<a class="tu ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-use='c' data-ref="_ZN4llvm25SmallVectorTemplateCommon5beginEv" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommon5beginEv">begin</a>() + <a class="local col1 ref" href="#31Idx" title='Idx' data-ref="31Idx" data-ref-filename="31Idx">Idx</a>);</td></tr>
<tr><th id="302">302</th><td>        }</td></tr>
<tr><th id="303">303</th><td>      }</td></tr>
<tr><th id="304">304</th><td></td></tr>
<tr><th id="305">305</th><td>      <i>// Go through all of the pairs and check for any more valid uses.</i></td></tr>
<tr><th id="306">306</th><td>      <b>for</b> (<em>auto</em> <dfn class="local col4 decl" id="34Pair" title='Pair' data-type='GOTDefUsePair *' data-ref="34Pair" data-ref-filename="34Pair">Pair</dfn> = <a class="local col7 ref" href="#27ValidPairs" title='ValidPairs' data-ref="27ValidPairs" data-ref-filename="27ValidPairs">ValidPairs</a>.<a class="tu ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-use='c' data-ref="_ZN4llvm25SmallVectorTemplateCommon5beginEv" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommon5beginEv">begin</a>(); <a class="local col4 ref" href="#34Pair" title='Pair' data-ref="34Pair" data-ref-filename="34Pair">Pair</a> != <a class="local col7 ref" href="#27ValidPairs" title='ValidPairs' data-ref="27ValidPairs" data-ref-filename="27ValidPairs">ValidPairs</a>.<a class="tu ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-use='c' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>(); <a class="local col4 ref" href="#34Pair" title='Pair' data-ref="34Pair" data-ref-filename="34Pair">Pair</a>++) {</td></tr>
<tr><th id="307">307</th><td>        <i>// We shouldn't be here if we don't have a valid pair.</i></td></tr>
<tr><th id="308">308</th><td>        <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Pair-&gt;UseInst.isValid() &amp;&amp; Pair-&gt;StillValid &amp;&amp;</td></tr>
<tr><th id="309">309</th><td>               <q>"Kept an invalid def/use pair for GOT PCRel opt"</q>);</td></tr>
<tr><th id="310">310</th><td>        <i>// We have found a potential pair. Search through the instructions</i></td></tr>
<tr><th id="311">311</th><td><i>        // between the def and the use to see if it is valid to mark this as a</i></td></tr>
<tr><th id="312">312</th><td><i>        // linker opt.</i></td></tr>
<tr><th id="313">313</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col5 decl" id="35BBI" title='BBI' data-type='MachineBasicBlock::iterator' data-ref="35BBI" data-ref-filename="35BBI">BBI</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#34Pair" title='Pair' data-ref="34Pair" data-ref-filename="34Pair">Pair</a>-&gt;<a class="local col1 ref field" href="#21DefInst" title='DefInst' data-ref="21DefInst" data-ref-filename="21DefInst">DefInst</a>;</td></tr>
<tr><th id="314">314</th><td>        <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col5 ref" href="#35BBI" title='BBI' data-ref="35BBI" data-ref-filename="35BBI">BBI</a>;</td></tr>
<tr><th id="315">315</th><td>        <b>for</b> (; <a class="local col5 ref" href="#35BBI" title='BBI' data-ref="35BBI" data-ref-filename="35BBI">BBI</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col4 ref" href="#34Pair" title='Pair' data-ref="34Pair" data-ref-filename="34Pair">Pair</a>-&gt;<a class="local col2 ref field" href="#22UseInst" title='UseInst' data-ref="22UseInst" data-ref-filename="22UseInst">UseInst</a>; <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col5 ref" href="#35BBI" title='BBI' data-ref="35BBI" data-ref-filename="35BBI">BBI</a>) {</td></tr>
<tr><th id="316">316</th><td>          <b>if</b> (<a class="local col5 ref" href="#35BBI" title='BBI' data-ref="35BBI" data-ref-filename="35BBI">BBI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::readsRegister' data-ref="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">readsRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#34Pair" title='Pair' data-ref="34Pair" data-ref-filename="34Pair">Pair</a>-&gt;<a class="local col4 ref field" href="#24UseReg" title='UseReg' data-ref="24UseReg" data-ref-filename="24UseReg">UseReg</a>, <a class="local col8 ref" href="#18TRI" title='TRI' data-ref="18TRI" data-ref-filename="18TRI">TRI</a>) ||</td></tr>
<tr><th id="317">317</th><td>              <a class="local col5 ref" href="#35BBI" title='BBI' data-ref="35BBI" data-ref-filename="35BBI">BBI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::modifiesRegister' data-ref="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">modifiesRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#34Pair" title='Pair' data-ref="34Pair" data-ref-filename="34Pair">Pair</a>-&gt;<a class="local col4 ref field" href="#24UseReg" title='UseReg' data-ref="24UseReg" data-ref-filename="24UseReg">UseReg</a>, <a class="local col8 ref" href="#18TRI" title='TRI' data-ref="18TRI" data-ref-filename="18TRI">TRI</a>)) {</td></tr>
<tr><th id="318">318</th><td>            <a class="local col4 ref" href="#34Pair" title='Pair' data-ref="34Pair" data-ref-filename="34Pair">Pair</a>-&gt;<a class="local col5 ref field" href="#25StillValid" title='StillValid' data-ref="25StillValid" data-ref-filename="25StillValid">StillValid</a> = <b>false</b>;</td></tr>
<tr><th id="319">319</th><td>            <b>break</b>;</td></tr>
<tr><th id="320">320</th><td>          }</td></tr>
<tr><th id="321">321</th><td>        }</td></tr>
<tr><th id="322">322</th><td></td></tr>
<tr><th id="323">323</th><td>        <b>if</b> (!<a class="local col4 ref" href="#34Pair" title='Pair' data-ref="34Pair" data-ref-filename="34Pair">Pair</a>-&gt;<a class="local col5 ref field" href="#25StillValid" title='StillValid' data-ref="25StillValid" data-ref-filename="25StillValid">StillValid</a>)</td></tr>
<tr><th id="324">324</th><td>          <b>continue</b>;</td></tr>
<tr><th id="325">325</th><td></td></tr>
<tr><th id="326">326</th><td>        <i>// The load/store instruction that uses the address from the PLD will</i></td></tr>
<tr><th id="327">327</th><td><i>        // either use a register (for a store) or define a register (for the</i></td></tr>
<tr><th id="328">328</th><td><i>        // load). That register will be added as an implicit def to the PLD</i></td></tr>
<tr><th id="329">329</th><td><i>        // and as an implicit use on the second memory op. This is a precaution</i></td></tr>
<tr><th id="330">330</th><td><i>        // to prevent future passes from using that register between the two</i></td></tr>
<tr><th id="331">331</th><td><i>        // instructions.</i></td></tr>
<tr><th id="332">332</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> <dfn class="local col6 decl" id="36ImplDef" title='ImplDef' data-type='llvm::MachineOperand' data-ref="36ImplDef" data-ref-filename="36ImplDef">ImplDef</dfn> =</td></tr>
<tr><th id="333">333</th><td>            <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" title='llvm::MachineOperand::CreateReg' data-ref="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" data-ref-filename="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb">CreateReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#34Pair" title='Pair' data-ref="34Pair" data-ref-filename="34Pair">Pair</a>-&gt;<a class="local col4 ref field" href="#24UseReg" title='UseReg' data-ref="24UseReg" data-ref-filename="24UseReg">UseReg</a>, <b>true</b>, <b>true</b>);</td></tr>
<tr><th id="334">334</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> <dfn class="local col7 decl" id="37ImplUse" title='ImplUse' data-type='llvm::MachineOperand' data-ref="37ImplUse" data-ref-filename="37ImplUse">ImplUse</dfn> =</td></tr>
<tr><th id="335">335</th><td>            <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" title='llvm::MachineOperand::CreateReg' data-ref="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" data-ref-filename="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb">CreateReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#34Pair" title='Pair' data-ref="34Pair" data-ref-filename="34Pair">Pair</a>-&gt;<a class="local col4 ref field" href="#24UseReg" title='UseReg' data-ref="24UseReg" data-ref-filename="24UseReg">UseReg</a>, <b>false</b>, <b>true</b>);</td></tr>
<tr><th id="336">336</th><td>        <a class="local col4 ref" href="#34Pair" title='Pair' data-ref="34Pair" data-ref-filename="34Pair">Pair</a>-&gt;<a class="local col1 ref field" href="#21DefInst" title='DefInst' data-ref="21DefInst" data-ref-filename="21DefInst">DefInst</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" data-ref-filename="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE">addOperand</a>(<a class="local col6 ref" href="#36ImplDef" title='ImplDef' data-ref="36ImplDef" data-ref-filename="36ImplDef">ImplDef</a>);</td></tr>
<tr><th id="337">337</th><td>        <a class="local col4 ref" href="#34Pair" title='Pair' data-ref="34Pair" data-ref-filename="34Pair">Pair</a>-&gt;<a class="local col2 ref field" href="#22UseInst" title='UseInst' data-ref="22UseInst" data-ref-filename="22UseInst">UseInst</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" data-ref-filename="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE">addOperand</a>(<a class="local col7 ref" href="#37ImplUse" title='ImplUse' data-ref="37ImplUse" data-ref-filename="37ImplUse">ImplUse</a>);</td></tr>
<tr><th id="338">338</th><td></td></tr>
<tr><th id="339">339</th><td>        <i>// Create the symbol.</i></td></tr>
<tr><th id="340">340</th><td>        <a class="type" href="../../../include/llvm/MC/MCContext.h.html#llvm::MCContext" title='llvm::MCContext' data-ref="llvm::MCContext" data-ref-filename="llvm..MCContext">MCContext</a> &amp;<dfn class="local col8 decl" id="38Context" title='Context' data-type='llvm::MCContext &amp;' data-ref="38Context" data-ref-filename="38Context">Context</dfn> = <a class="local col9 ref" href="#19MF" title='MF' data-ref="19MF" data-ref-filename="19MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getContextEv" title='llvm::MachineFunction::getContext' data-ref="_ZNK4llvm15MachineFunction10getContextEv" data-ref-filename="_ZNK4llvm15MachineFunction10getContextEv">getContext</a>();</td></tr>
<tr><th id="341">341</th><td>        <a class="type" href="../../../include/llvm/MC/MCSymbol.h.html#llvm::MCSymbol" title='llvm::MCSymbol' data-ref="llvm::MCSymbol" data-ref-filename="llvm..MCSymbol">MCSymbol</a> *<dfn class="local col9 decl" id="39Symbol" title='Symbol' data-type='llvm::MCSymbol *' data-ref="39Symbol" data-ref-filename="39Symbol">Symbol</dfn> = <a class="local col8 ref" href="#38Context" title='Context' data-ref="38Context" data-ref-filename="38Context">Context</a>.<a class="ref fn" href="../../../include/llvm/MC/MCContext.h.html#_ZN4llvm9MCContext21createNamedTempSymbolERKNS_5TwineE" title='llvm::MCContext::createNamedTempSymbol' data-ref="_ZN4llvm9MCContext21createNamedTempSymbolERKNS_5TwineE" data-ref-filename="_ZN4llvm9MCContext21createNamedTempSymbolERKNS_5TwineE">createNamedTempSymbol</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc" data-ref-filename="_ZN4llvm5TwineC1EPKc"></a><q>"pcrel"</q>);</td></tr>
<tr><th id="342">342</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> <dfn class="local col0 decl" id="40PCRelLabel" title='PCRelLabel' data-type='llvm::MachineOperand' data-ref="40PCRelLabel" data-ref-filename="40PCRelLabel">PCRelLabel</dfn> =</td></tr>
<tr><th id="343">343</th><td>            <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand14CreateMCSymbolEPNS_8MCSymbolEj" title='llvm::MachineOperand::CreateMCSymbol' data-ref="_ZN4llvm14MachineOperand14CreateMCSymbolEPNS_8MCSymbolEj" data-ref-filename="_ZN4llvm14MachineOperand14CreateMCSymbolEPNS_8MCSymbolEj">CreateMCSymbol</a>(<a class="local col9 ref" href="#39Symbol" title='Symbol' data-ref="39Symbol" data-ref-filename="39Symbol">Symbol</a>, <span class="namespace">PPCII::</span><a class="enum" href="PPC.h.html#llvm::PPCII::MO_PCREL_OPT_FLAG" title='llvm::PPCII::MO_PCREL_OPT_FLAG' data-ref="llvm::PPCII::MO_PCREL_OPT_FLAG" data-ref-filename="llvm..PPCII..MO_PCREL_OPT_FLAG">MO_PCREL_OPT_FLAG</a>);</td></tr>
<tr><th id="344">344</th><td>        <a class="local col4 ref" href="#34Pair" title='Pair' data-ref="34Pair" data-ref-filename="34Pair">Pair</a>-&gt;<a class="local col1 ref field" href="#21DefInst" title='DefInst' data-ref="21DefInst" data-ref-filename="21DefInst">DefInst</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERNS_15MachineFunctionERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERNS_15MachineFunctionERKNS_14MachineOperandE" data-ref-filename="_ZN4llvm12MachineInstr10addOperandERNS_15MachineFunctionERKNS_14MachineOperandE">addOperand</a>(<span class='refarg'>*<a class="local col9 ref" href="#19MF" title='MF' data-ref="19MF" data-ref-filename="19MF">MF</a></span>, <a class="local col0 ref" href="#40PCRelLabel" title='PCRelLabel' data-ref="40PCRelLabel" data-ref-filename="40PCRelLabel">PCRelLabel</a>);</td></tr>
<tr><th id="345">345</th><td>        <a class="local col4 ref" href="#34Pair" title='Pair' data-ref="34Pair" data-ref-filename="34Pair">Pair</a>-&gt;<a class="local col2 ref field" href="#22UseInst" title='UseInst' data-ref="22UseInst" data-ref-filename="22UseInst">UseInst</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERNS_15MachineFunctionERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERNS_15MachineFunctionERKNS_14MachineOperandE" data-ref-filename="_ZN4llvm12MachineInstr10addOperandERNS_15MachineFunctionERKNS_14MachineOperandE">addOperand</a>(<span class='refarg'>*<a class="local col9 ref" href="#19MF" title='MF' data-ref="19MF" data-ref-filename="19MF">MF</a></span>, <a class="local col0 ref" href="#40PCRelLabel" title='PCRelLabel' data-ref="40PCRelLabel" data-ref-filename="40PCRelLabel">PCRelLabel</a>);</td></tr>
<tr><th id="346">346</th><td>        <a class="local col8 ref" href="#28MadeChange" title='MadeChange' data-ref="28MadeChange" data-ref-filename="28MadeChange">MadeChange</a> |= <b>true</b>;</td></tr>
<tr><th id="347">347</th><td>      }</td></tr>
<tr><th id="348">348</th><td>      <b>return</b> <a class="local col8 ref" href="#28MadeChange" title='MadeChange' data-ref="28MadeChange" data-ref-filename="28MadeChange">MadeChange</a>;</td></tr>
<tr><th id="349">349</th><td>    }</td></tr>
<tr><th id="350">350</th><td></td></tr>
<tr><th id="351">351</th><td>    <i  data-doc="_ZN12_GLOBAL__N_118PPCPreEmitPeephole21removeAccPrimeUnprimeERN4llvm17MachineBasicBlockE">// This function removes redundant pairs of accumulator prime/unprime</i></td></tr>
<tr><th id="352">352</th><td><i  data-doc="_ZN12_GLOBAL__N_118PPCPreEmitPeephole21removeAccPrimeUnprimeERN4llvm17MachineBasicBlockE">    // instructions. In some situations, it's possible the compiler inserts an</i></td></tr>
<tr><th id="353">353</th><td><i  data-doc="_ZN12_GLOBAL__N_118PPCPreEmitPeephole21removeAccPrimeUnprimeERN4llvm17MachineBasicBlockE">    // accumulator prime instruction followed by an unprime instruction (e.g.</i></td></tr>
<tr><th id="354">354</th><td><i  data-doc="_ZN12_GLOBAL__N_118PPCPreEmitPeephole21removeAccPrimeUnprimeERN4llvm17MachineBasicBlockE">    // when we store an accumulator after restoring it from a spill). If the</i></td></tr>
<tr><th id="355">355</th><td><i  data-doc="_ZN12_GLOBAL__N_118PPCPreEmitPeephole21removeAccPrimeUnprimeERN4llvm17MachineBasicBlockE">    // accumulator is not used between the two, they can be removed. This</i></td></tr>
<tr><th id="356">356</th><td><i  data-doc="_ZN12_GLOBAL__N_118PPCPreEmitPeephole21removeAccPrimeUnprimeERN4llvm17MachineBasicBlockE">    // function removes these redundant pairs from basic blocks.</i></td></tr>
<tr><th id="357">357</th><td><i  data-doc="_ZN12_GLOBAL__N_118PPCPreEmitPeephole21removeAccPrimeUnprimeERN4llvm17MachineBasicBlockE">    // The algorithm is quite straightforward - every time we encounter a prime</i></td></tr>
<tr><th id="358">358</th><td><i  data-doc="_ZN12_GLOBAL__N_118PPCPreEmitPeephole21removeAccPrimeUnprimeERN4llvm17MachineBasicBlockE">    // instruction, the primed register is added to a candidate set. Any use</i></td></tr>
<tr><th id="359">359</th><td><i  data-doc="_ZN12_GLOBAL__N_118PPCPreEmitPeephole21removeAccPrimeUnprimeERN4llvm17MachineBasicBlockE">    // other than a prime removes the candidate from the set and any de-prime</i></td></tr>
<tr><th id="360">360</th><td><i  data-doc="_ZN12_GLOBAL__N_118PPCPreEmitPeephole21removeAccPrimeUnprimeERN4llvm17MachineBasicBlockE">    // of a current candidate marks both the prime and de-prime for removal.</i></td></tr>
<tr><th id="361">361</th><td><i  data-doc="_ZN12_GLOBAL__N_118PPCPreEmitPeephole21removeAccPrimeUnprimeERN4llvm17MachineBasicBlockE">    // This way we ensure we only remove prime/de-prime *pairs* with no</i></td></tr>
<tr><th id="362">362</th><td><i  data-doc="_ZN12_GLOBAL__N_118PPCPreEmitPeephole21removeAccPrimeUnprimeERN4llvm17MachineBasicBlockE">    // intervening uses.</i></td></tr>
<tr><th id="363">363</th><td>    <em>bool</em> <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_118PPCPreEmitPeephole21removeAccPrimeUnprimeERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::PPCPreEmitPeephole::removeAccPrimeUnprime' data-type='bool (anonymous namespace)::PPCPreEmitPeephole::removeAccPrimeUnprime(llvm::MachineBasicBlock &amp; MBB)' data-ref="_ZN12_GLOBAL__N_118PPCPreEmitPeephole21removeAccPrimeUnprimeERN4llvm17MachineBasicBlockE" data-ref-filename="_ZN12_GLOBAL__N_118PPCPreEmitPeephole21removeAccPrimeUnprimeERN4llvm17MachineBasicBlockE">removeAccPrimeUnprime</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="41MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="41MBB" data-ref-filename="41MBB">MBB</dfn>) {</td></tr>
<tr><th id="364">364</th><td>      <a class="type" href="../../../include/llvm/ADT/DenseSet.h.html#llvm::DenseSet" title='llvm::DenseSet' data-ref="llvm::DenseSet" data-ref-filename="llvm..DenseSet">DenseSet</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/DenseSet.h.html#268" title='llvm::DenseSet&lt;llvm::MachineInstr *, llvm::DenseMapInfo&lt;llvm::MachineInstr *&gt; &gt;::DenseSet' data-ref="_ZN4llvm8DenseSetIPNS_12MachineInstrENS_12DenseMapInfoIS2_EEEC1Ev" data-ref-filename="_ZN4llvm8DenseSetIPNS_12MachineInstrENS_12DenseMapInfoIS2_EEEC1Ev"></a><dfn class="local col2 decl" id="42InstrsToErase" title='InstrsToErase' data-type='DenseSet&lt;llvm::MachineInstr *&gt;' data-ref="42InstrsToErase" data-ref-filename="42InstrsToErase">InstrsToErase</dfn>;</td></tr>
<tr><th id="365">365</th><td>      <i>// Initially, none of the acc registers are candidates.</i></td></tr>
<tr><th id="366">366</th><td>      <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *, <var>8</var>&gt; <dfn class="local col3 decl" id="43Candidates" title='Candidates' data-type='SmallVector&lt;llvm::MachineInstr *, 8&gt;' data-ref="43Candidates" data-ref-filename="43Candidates">Candidates</dfn><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1EmRKT_" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1EmRKT_" data-ref-filename="_ZN4llvm11SmallVectorC1EmRKT_">(</a></td></tr>
<tr><th id="367">367</th><td>          <span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::UACCRCRegClass" title='llvm::PPC::UACCRCRegClass' data-ref="llvm::PPC::UACCRCRegClass" data-ref-filename="llvm..PPC..UACCRCRegClass">UACCRCRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass10getNumRegsEv" title='llvm::TargetRegisterClass::getNumRegs' data-ref="_ZNK4llvm19TargetRegisterClass10getNumRegsEv" data-ref-filename="_ZNK4llvm19TargetRegisterClass10getNumRegsEv">getNumRegs</a>(), <b>nullptr</b>);</td></tr>
<tr><th id="368">368</th><td></td></tr>
<tr><th id="369">369</th><td>      <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="44BBI" title='BBI' data-type='llvm::MachineInstr &amp;' data-ref="44BBI" data-ref-filename="44BBI">BBI</dfn> : <a class="local col1 ref" href="#41MBB" title='MBB' data-ref="41MBB" data-ref-filename="41MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6instrsEv" title='llvm::MachineBasicBlock::instrs' data-ref="_ZN4llvm17MachineBasicBlock6instrsEv" data-ref-filename="_ZN4llvm17MachineBasicBlock6instrsEv">instrs</a>()) {</td></tr>
<tr><th id="370">370</th><td>        <em>unsigned</em> <dfn class="local col5 decl" id="45Opc" title='Opc' data-type='unsigned int' data-ref="45Opc" data-ref-filename="45Opc">Opc</dfn> = <a class="local col4 ref" href="#44BBI" title='BBI' data-ref="44BBI" data-ref-filename="44BBI">BBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="371">371</th><td>        <i>// If we are visiting a xxmtacc instruction, we add it and its operand</i></td></tr>
<tr><th id="372">372</th><td><i>        // register to the candidate set.</i></td></tr>
<tr><th id="373">373</th><td>        <b>if</b> (<a class="local col5 ref" href="#45Opc" title='Opc' data-ref="45Opc" data-ref-filename="45Opc">Opc</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XXMTACC" title='llvm::PPC::XXMTACC' data-ref="llvm::PPC::XXMTACC" data-ref-filename="llvm..PPC..XXMTACC">XXMTACC</a>) {</td></tr>
<tr><th id="374">374</th><td>          <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="46Acc" title='Acc' data-type='llvm::Register' data-ref="46Acc" data-ref-filename="46Acc">Acc</dfn> = <a class="local col4 ref" href="#44BBI" title='BBI' data-ref="44BBI" data-ref-filename="44BBI">BBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="375">375</th><td>          <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(PPC::ACCRCRegClass.contains(Acc) &amp;&amp;</td></tr>
<tr><th id="376">376</th><td>                 <q>"Unexpected register for XXMTACC"</q>);</td></tr>
<tr><th id="377">377</th><td>          <a class="local col3 ref" href="#43Candidates" title='Candidates' data-ref="43Candidates" data-ref-filename="43Candidates">Candidates</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col6 ref" href="#46Acc" title='Acc' data-ref="46Acc" data-ref-filename="46Acc">Acc</a> - <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::ACC0" title='llvm::PPC::ACC0' data-ref="llvm::PPC::ACC0" data-ref-filename="llvm..PPC..ACC0">ACC0</a>]</a> = &amp;<a class="local col4 ref" href="#44BBI" title='BBI' data-ref="44BBI" data-ref-filename="44BBI">BBI</a>;</td></tr>
<tr><th id="378">378</th><td>        }</td></tr>
<tr><th id="379">379</th><td>        <i>// If we are visiting a xxmfacc instruction and its operand register is</i></td></tr>
<tr><th id="380">380</th><td><i>        // in the candidate set, we mark the two instructions for removal.</i></td></tr>
<tr><th id="381">381</th><td>        <b>else</b> <b>if</b> (<a class="local col5 ref" href="#45Opc" title='Opc' data-ref="45Opc" data-ref-filename="45Opc">Opc</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XXMFACC" title='llvm::PPC::XXMFACC' data-ref="llvm::PPC::XXMFACC" data-ref-filename="llvm..PPC..XXMFACC">XXMFACC</a>) {</td></tr>
<tr><th id="382">382</th><td>          <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="47Acc" title='Acc' data-type='llvm::Register' data-ref="47Acc" data-ref-filename="47Acc">Acc</dfn> = <a class="local col4 ref" href="#44BBI" title='BBI' data-ref="44BBI" data-ref-filename="44BBI">BBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="383">383</th><td>          <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(PPC::ACCRCRegClass.contains(Acc) &amp;&amp;</td></tr>
<tr><th id="384">384</th><td>                 <q>"Unexpected register for XXMFACC"</q>);</td></tr>
<tr><th id="385">385</th><td>          <b>if</b> (!<a class="local col3 ref" href="#43Candidates" title='Candidates' data-ref="43Candidates" data-ref-filename="43Candidates">Candidates</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#47Acc" title='Acc' data-ref="47Acc" data-ref-filename="47Acc">Acc</a> - <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::ACC0" title='llvm::PPC::ACC0' data-ref="llvm::PPC::ACC0" data-ref-filename="llvm..PPC..ACC0">ACC0</a>]</a>)</td></tr>
<tr><th id="386">386</th><td>            <b>continue</b>;</td></tr>
<tr><th id="387">387</th><td>          <a class="local col2 ref" href="#42InstrsToErase" title='InstrsToErase' data-ref="42InstrsToErase" data-ref-filename="42InstrsToErase">InstrsToErase</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl6insertEOT_" title='llvm::detail::DenseSetImpl::insert' data-ref="_ZN4llvm6detail12DenseSetImpl6insertEOT_" data-ref-filename="_ZN4llvm6detail12DenseSetImpl6insertEOT_">insert</a>(&amp;<a class="local col4 ref" href="#44BBI" title='BBI' data-ref="44BBI" data-ref-filename="44BBI">BBI</a>);</td></tr>
<tr><th id="388">388</th><td>          <a class="local col2 ref" href="#42InstrsToErase" title='InstrsToErase' data-ref="42InstrsToErase" data-ref-filename="42InstrsToErase">InstrsToErase</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl6insertERKT_" title='llvm::detail::DenseSetImpl::insert' data-ref="_ZN4llvm6detail12DenseSetImpl6insertERKT_" data-ref-filename="_ZN4llvm6detail12DenseSetImpl6insertERKT_">insert</a>(<a class="local col3 ref" href="#43Candidates" title='Candidates' data-ref="43Candidates" data-ref-filename="43Candidates">Candidates</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#47Acc" title='Acc' data-ref="47Acc" data-ref-filename="47Acc">Acc</a> - <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::ACC0" title='llvm::PPC::ACC0' data-ref="llvm::PPC::ACC0" data-ref-filename="llvm..PPC..ACC0">ACC0</a>]</a>);</td></tr>
<tr><th id="389">389</th><td>        }</td></tr>
<tr><th id="390">390</th><td>        <i>// If we are visiting an instruction using an accumulator register</i></td></tr>
<tr><th id="391">391</th><td><i>        // as operand, we remove it from the candidate set.</i></td></tr>
<tr><th id="392">392</th><td>        <b>else</b> {</td></tr>
<tr><th id="393">393</th><td>          <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="48Operand" title='Operand' data-type='llvm::MachineOperand &amp;' data-ref="48Operand" data-ref-filename="48Operand">Operand</dfn> : <a class="local col4 ref" href="#44BBI" title='BBI' data-ref="44BBI" data-ref-filename="44BBI">BBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv" data-ref-filename="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="394">394</th><td>            <b>if</b> (!<a class="local col8 ref" href="#48Operand" title='Operand' data-ref="48Operand" data-ref-filename="48Operand">Operand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="395">395</th><td>              <b>continue</b>;</td></tr>
<tr><th id="396">396</th><td>            <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="49Reg" title='Reg' data-type='llvm::Register' data-ref="49Reg" data-ref-filename="49Reg">Reg</dfn> = <a class="local col8 ref" href="#48Operand" title='Operand' data-ref="48Operand" data-ref-filename="48Operand">Operand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="397">397</th><td>            <b>if</b> (<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::ACCRCRegClass" title='llvm::PPC::ACCRCRegClass' data-ref="llvm::PPC::ACCRCRegClass" data-ref-filename="llvm..PPC..ACCRCRegClass">ACCRCRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#49Reg" title='Reg' data-ref="49Reg" data-ref-filename="49Reg">Reg</a>))</td></tr>
<tr><th id="398">398</th><td>              <a class="local col3 ref" href="#43Candidates" title='Candidates' data-ref="43Candidates" data-ref-filename="43Candidates">Candidates</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col9 ref" href="#49Reg" title='Reg' data-ref="49Reg" data-ref-filename="49Reg">Reg</a> - <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::ACC0" title='llvm::PPC::ACC0' data-ref="llvm::PPC::ACC0" data-ref-filename="llvm..PPC..ACC0">ACC0</a>]</a> = <b>nullptr</b>;</td></tr>
<tr><th id="399">399</th><td>          }</td></tr>
<tr><th id="400">400</th><td>        }</td></tr>
<tr><th id="401">401</th><td>      }</td></tr>
<tr><th id="402">402</th><td></td></tr>
<tr><th id="403">403</th><td>      <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="50MI" title='MI' data-type='llvm::MachineInstr *' data-ref="50MI" data-ref-filename="50MI">MI</dfn> : <a class="local col2 ref" href="#42InstrsToErase" title='InstrsToErase' data-ref="42InstrsToErase" data-ref-filename="42InstrsToErase">InstrsToErase</a>)</td></tr>
<tr><th id="404">404</th><td>        <a class="local col0 ref" href="#50MI" title='MI' data-ref="50MI" data-ref-filename="50MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="405">405</th><td>      <a class="ref" href="#34" title='NumRemovedInPreEmit' data-ref="NumRemovedInPreEmit" data-ref-filename="NumRemovedInPreEmit">NumRemovedInPreEmit</a> <a class="ref fn" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm13NoopStatisticpLERKj" title='llvm::NoopStatistic::operator+=' data-ref="_ZN4llvm13NoopStatisticpLERKj" data-ref-filename="_ZN4llvm13NoopStatisticpLERKj">+=</a> <a class="local col2 ref" href="#42InstrsToErase" title='InstrsToErase' data-ref="42InstrsToErase" data-ref-filename="42InstrsToErase">InstrsToErase</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseSet.h.html#_ZNK4llvm6detail12DenseSetImpl4sizeEv" title='llvm::detail::DenseSetImpl::size' data-ref="_ZNK4llvm6detail12DenseSetImpl4sizeEv" data-ref-filename="_ZNK4llvm6detail12DenseSetImpl4sizeEv">size</a>();</td></tr>
<tr><th id="406">406</th><td>      <b>return</b> !<a class="local col2 ref" href="#42InstrsToErase" title='InstrsToErase' data-ref="42InstrsToErase" data-ref-filename="42InstrsToErase">InstrsToErase</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseSet.h.html#_ZNK4llvm6detail12DenseSetImpl5emptyEv" title='llvm::detail::DenseSetImpl::empty' data-ref="_ZNK4llvm6detail12DenseSetImpl5emptyEv" data-ref-filename="_ZNK4llvm6detail12DenseSetImpl5emptyEv">empty</a>();</td></tr>
<tr><th id="407">407</th><td>    }</td></tr>
<tr><th id="408">408</th><td></td></tr>
<tr><th id="409">409</th><td>    <em>bool</em> <dfn class="virtual tu decl def fn" id="_ZN12_GLOBAL__N_118PPCPreEmitPeephole20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::PPCPreEmitPeephole::runOnMachineFunction' data-type='bool (anonymous namespace)::PPCPreEmitPeephole::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_118PPCPreEmitPeephole20runOnMachineFunctionERN4llvm15MachineFunctionE" data-ref-filename="_ZN12_GLOBAL__N_118PPCPreEmitPeephole20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="51MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="51MF" data-ref-filename="51MF">MF</dfn>) override {</td></tr>
<tr><th id="410">410</th><td>      <b>if</b> (<a class="member fn" href="../../../include/llvm/Pass.h.html#_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE" title='llvm::FunctionPass::skipFunction' data-ref="_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE" data-ref-filename="_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE">skipFunction</a>(<a class="local col1 ref" href="#51MF" title='MF' data-ref="51MF" data-ref-filename="51MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZN4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZN4llvm15MachineFunction11getFunctionEv">getFunction</a>()) || !<a class="ref fn fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" data-ref-filename="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#RunPreEmitPeephole" title='RunPreEmitPeephole' data-use='m' data-ref="RunPreEmitPeephole" data-ref-filename="RunPreEmitPeephole">RunPreEmitPeephole</a>) {</td></tr>
<tr><th id="411">411</th><td>        <i>// Remove UNENCODED_NOP even when this pass is disabled.</i></td></tr>
<tr><th id="412">412</th><td><i>        // This needs to be done unconditionally so we don't emit zeros</i></td></tr>
<tr><th id="413">413</th><td><i>        // in the instruction stream.</i></td></tr>
<tr><th id="414">414</th><td>        <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *, <var>4</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col2 decl" id="52InstrsToErase" title='InstrsToErase' data-type='SmallVector&lt;llvm::MachineInstr *, 4&gt;' data-ref="52InstrsToErase" data-ref-filename="52InstrsToErase">InstrsToErase</dfn>;</td></tr>
<tr><th id="415">415</th><td>        <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="53MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="53MBB" data-ref-filename="53MBB">MBB</dfn> : <a class="local col1 ref" href="#51MF" title='MF' data-ref="51MF" data-ref-filename="51MF">MF</a>)</td></tr>
<tr><th id="416">416</th><td>          <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="54MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="54MI" data-ref-filename="54MI">MI</dfn> : <a class="local col3 ref" href="#53MBB" title='MBB' data-ref="53MBB" data-ref-filename="53MBB">MBB</a>)</td></tr>
<tr><th id="417">417</th><td>            <b>if</b> (<a class="local col4 ref" href="#54MI" title='MI' data-ref="54MI" data-ref-filename="54MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::UNENCODED_NOP" title='llvm::PPC::UNENCODED_NOP' data-ref="llvm::PPC::UNENCODED_NOP" data-ref-filename="llvm..PPC..UNENCODED_NOP">UNENCODED_NOP</a>)</td></tr>
<tr><th id="418">418</th><td>              <a class="local col2 ref" href="#52InstrsToErase" title='InstrsToErase' data-ref="52InstrsToErase" data-ref-filename="52InstrsToErase">InstrsToErase</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(&amp;<a class="local col4 ref" href="#54MI" title='MI' data-ref="54MI" data-ref-filename="54MI">MI</a>);</td></tr>
<tr><th id="419">419</th><td>        <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="55MI" title='MI' data-type='llvm::MachineInstr *' data-ref="55MI" data-ref-filename="55MI">MI</dfn> : <a class="local col2 ref" href="#52InstrsToErase" title='InstrsToErase' data-ref="52InstrsToErase" data-ref-filename="52InstrsToErase">InstrsToErase</a>)</td></tr>
<tr><th id="420">420</th><td>          <a class="local col5 ref" href="#55MI" title='MI' data-ref="55MI" data-ref-filename="55MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="421">421</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="422">422</th><td>      }</td></tr>
<tr><th id="423">423</th><td>      <em>bool</em> <dfn class="local col6 decl" id="56Changed" title='Changed' data-type='bool' data-ref="56Changed" data-ref-filename="56Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="424">424</th><td>      <em>const</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a> *<dfn class="local col7 decl" id="57TII" title='TII' data-type='const llvm::PPCInstrInfo *' data-ref="57TII" data-ref-filename="57TII">TII</dfn> = <a class="local col1 ref" href="#51MF" title='MF' data-ref="51MF" data-ref-filename="51MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget" data-ref-filename="llvm..PPCSubtarget">PPCSubtarget</a>&gt;().<a class="virtual ref fn" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget12getInstrInfoEv" title='llvm::PPCSubtarget::getInstrInfo' data-ref="_ZNK4llvm12PPCSubtarget12getInstrInfoEv" data-ref-filename="_ZNK4llvm12PPCSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="425">425</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col8 decl" id="58TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="58TRI" data-ref-filename="58TRI">TRI</dfn> = <a class="local col1 ref" href="#51MF" title='MF' data-ref="51MF" data-ref-filename="51MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="426">426</th><td>      <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *, <var>4</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col9 decl" id="59InstrsToErase" title='InstrsToErase' data-type='SmallVector&lt;llvm::MachineInstr *, 4&gt;' data-ref="59InstrsToErase" data-ref-filename="59InstrsToErase">InstrsToErase</dfn>;</td></tr>
<tr><th id="427">427</th><td>      <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="60MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="60MBB" data-ref-filename="60MBB">MBB</dfn> : <a class="local col1 ref" href="#51MF" title='MF' data-ref="51MF" data-ref-filename="51MF">MF</a>) {</td></tr>
<tr><th id="428">428</th><td>        <a class="local col6 ref" href="#56Changed" title='Changed' data-ref="56Changed" data-ref-filename="56Changed">Changed</a> |= <a class="tu member fn" href="#_ZN12_GLOBAL__N_118PPCPreEmitPeephole18removeRedundantLIsERN4llvm17MachineBasicBlockEPKNS1_18TargetRegisterInfoE" title='(anonymous namespace)::PPCPreEmitPeephole::removeRedundantLIs' data-use='c' data-ref="_ZN12_GLOBAL__N_118PPCPreEmitPeephole18removeRedundantLIsERN4llvm17MachineBasicBlockEPKNS1_18TargetRegisterInfoE" data-ref-filename="_ZN12_GLOBAL__N_118PPCPreEmitPeephole18removeRedundantLIsERN4llvm17MachineBasicBlockEPKNS1_18TargetRegisterInfoE">removeRedundantLIs</a>(<span class='refarg'><a class="local col0 ref" href="#60MBB" title='MBB' data-ref="60MBB" data-ref-filename="60MBB">MBB</a></span>, <a class="local col8 ref" href="#58TRI" title='TRI' data-ref="58TRI" data-ref-filename="58TRI">TRI</a>);</td></tr>
<tr><th id="429">429</th><td>        <a class="local col6 ref" href="#56Changed" title='Changed' data-ref="56Changed" data-ref-filename="56Changed">Changed</a> |= <a class="tu member fn" href="#_ZN12_GLOBAL__N_118PPCPreEmitPeephole12addLinkerOptERN4llvm17MachineBasicBlockEPKNS1_18TargetRegisterInfoE" title='(anonymous namespace)::PPCPreEmitPeephole::addLinkerOpt' data-use='c' data-ref="_ZN12_GLOBAL__N_118PPCPreEmitPeephole12addLinkerOptERN4llvm17MachineBasicBlockEPKNS1_18TargetRegisterInfoE" data-ref-filename="_ZN12_GLOBAL__N_118PPCPreEmitPeephole12addLinkerOptERN4llvm17MachineBasicBlockEPKNS1_18TargetRegisterInfoE">addLinkerOpt</a>(<span class='refarg'><a class="local col0 ref" href="#60MBB" title='MBB' data-ref="60MBB" data-ref-filename="60MBB">MBB</a></span>, <a class="local col8 ref" href="#58TRI" title='TRI' data-ref="58TRI" data-ref-filename="58TRI">TRI</a>);</td></tr>
<tr><th id="430">430</th><td>        <a class="local col6 ref" href="#56Changed" title='Changed' data-ref="56Changed" data-ref-filename="56Changed">Changed</a> |= <a class="tu member fn" href="#_ZN12_GLOBAL__N_118PPCPreEmitPeephole21removeAccPrimeUnprimeERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::PPCPreEmitPeephole::removeAccPrimeUnprime' data-use='c' data-ref="_ZN12_GLOBAL__N_118PPCPreEmitPeephole21removeAccPrimeUnprimeERN4llvm17MachineBasicBlockE" data-ref-filename="_ZN12_GLOBAL__N_118PPCPreEmitPeephole21removeAccPrimeUnprimeERN4llvm17MachineBasicBlockE">removeAccPrimeUnprime</a>(<span class='refarg'><a class="local col0 ref" href="#60MBB" title='MBB' data-ref="60MBB" data-ref-filename="60MBB">MBB</a></span>);</td></tr>
<tr><th id="431">431</th><td>        <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="61MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="61MI" data-ref-filename="61MI">MI</dfn> : <a class="local col0 ref" href="#60MBB" title='MBB' data-ref="60MBB" data-ref-filename="60MBB">MBB</a>) {</td></tr>
<tr><th id="432">432</th><td>          <em>unsigned</em> <dfn class="local col2 decl" id="62Opc" title='Opc' data-type='unsigned int' data-ref="62Opc" data-ref-filename="62Opc">Opc</dfn> = <a class="local col1 ref" href="#61MI" title='MI' data-ref="61MI" data-ref-filename="61MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="433">433</th><td>          <b>if</b> (<a class="local col2 ref" href="#62Opc" title='Opc' data-ref="62Opc" data-ref-filename="62Opc">Opc</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::UNENCODED_NOP" title='llvm::PPC::UNENCODED_NOP' data-ref="llvm::PPC::UNENCODED_NOP" data-ref-filename="llvm..PPC..UNENCODED_NOP">UNENCODED_NOP</a>) {</td></tr>
<tr><th id="434">434</th><td>            <a class="local col9 ref" href="#59InstrsToErase" title='InstrsToErase' data-ref="59InstrsToErase" data-ref-filename="59InstrsToErase">InstrsToErase</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(&amp;<a class="local col1 ref" href="#61MI" title='MI' data-ref="61MI" data-ref-filename="61MI">MI</a>);</td></tr>
<tr><th id="435">435</th><td>            <b>continue</b>;</td></tr>
<tr><th id="436">436</th><td>          }</td></tr>
<tr><th id="437">437</th><td>          <i>// Detect self copies - these can result from running AADB.</i></td></tr>
<tr><th id="438">438</th><td>          <b>if</b> (<a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::<a class="ref fn" href="PPCInstrInfo.h.html#_ZN4llvm12PPCInstrInfo22isSameClassPhysRegCopyEj" title='llvm::PPCInstrInfo::isSameClassPhysRegCopy' data-ref="_ZN4llvm12PPCInstrInfo22isSameClassPhysRegCopyEj" data-ref-filename="_ZN4llvm12PPCInstrInfo22isSameClassPhysRegCopyEj">isSameClassPhysRegCopy</a>(<a class="local col2 ref" href="#62Opc" title='Opc' data-ref="62Opc" data-ref-filename="62Opc">Opc</a>)) {</td></tr>
<tr><th id="439">439</th><td>            <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col3 decl" id="63MCID" title='MCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="63MCID" data-ref-filename="63MCID">MCID</dfn> = <a class="local col7 ref" href="#57TII" title='TII' data-ref="57TII" data-ref-filename="57TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col2 ref" href="#62Opc" title='Opc' data-ref="62Opc" data-ref-filename="62Opc">Opc</a>);</td></tr>
<tr><th id="440">440</th><td>            <b>if</b> (<a class="local col3 ref" href="#63MCID" title='MCID' data-ref="63MCID" data-ref-filename="63MCID">MCID</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv" data-ref-filename="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>() == <var>3</var> &amp;&amp;</td></tr>
<tr><th id="441">441</th><td>                <a class="local col1 ref" href="#61MI" title='MI' data-ref="61MI" data-ref-filename="61MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col1 ref" href="#61MI" title='MI' data-ref="61MI" data-ref-filename="61MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() &amp;&amp;</td></tr>
<tr><th id="442">442</th><td>                <a class="local col1 ref" href="#61MI" title='MI' data-ref="61MI" data-ref-filename="61MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col1 ref" href="#61MI" title='MI' data-ref="61MI" data-ref-filename="61MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) {</td></tr>
<tr><th id="443">443</th><td>              <a class="ref" href="#36" title='NumberOfSelfCopies' data-ref="NumberOfSelfCopies" data-ref-filename="NumberOfSelfCopies">NumberOfSelfCopies</a><a class="ref fn" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm13NoopStatisticppEi" title='llvm::NoopStatistic::operator++' data-ref="_ZN4llvm13NoopStatisticppEi" data-ref-filename="_ZN4llvm13NoopStatisticppEi">++</a>;</td></tr>
<tr><th id="444">444</th><td>              <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Deleting self-copy instruction: "</q>);</td></tr>
<tr><th id="445">445</th><td>              <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(MI.dump());</td></tr>
<tr><th id="446">446</th><td>              <a class="local col9 ref" href="#59InstrsToErase" title='InstrsToErase' data-ref="59InstrsToErase" data-ref-filename="59InstrsToErase">InstrsToErase</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(&amp;<a class="local col1 ref" href="#61MI" title='MI' data-ref="61MI" data-ref-filename="61MI">MI</a>);</td></tr>
<tr><th id="447">447</th><td>              <b>continue</b>;</td></tr>
<tr><th id="448">448</th><td>            }</td></tr>
<tr><th id="449">449</th><td>            <b>else</b> <b>if</b> (<a class="local col3 ref" href="#63MCID" title='MCID' data-ref="63MCID" data-ref-filename="63MCID">MCID</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv" data-ref-filename="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>() == <var>2</var> &amp;&amp;</td></tr>
<tr><th id="450">450</th><td>                     <a class="local col1 ref" href="#61MI" title='MI' data-ref="61MI" data-ref-filename="61MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col1 ref" href="#61MI" title='MI' data-ref="61MI" data-ref-filename="61MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) {</td></tr>
<tr><th id="451">451</th><td>              <a class="ref" href="#36" title='NumberOfSelfCopies' data-ref="NumberOfSelfCopies" data-ref-filename="NumberOfSelfCopies">NumberOfSelfCopies</a><a class="ref fn" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm13NoopStatisticppEi" title='llvm::NoopStatistic::operator++' data-ref="_ZN4llvm13NoopStatisticppEi" data-ref-filename="_ZN4llvm13NoopStatisticppEi">++</a>;</td></tr>
<tr><th id="452">452</th><td>              <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Deleting self-copy instruction: "</q>);</td></tr>
<tr><th id="453">453</th><td>              <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(MI.dump());</td></tr>
<tr><th id="454">454</th><td>              <a class="local col9 ref" href="#59InstrsToErase" title='InstrsToErase' data-ref="59InstrsToErase" data-ref-filename="59InstrsToErase">InstrsToErase</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(&amp;<a class="local col1 ref" href="#61MI" title='MI' data-ref="61MI" data-ref-filename="61MI">MI</a>);</td></tr>
<tr><th id="455">455</th><td>              <b>continue</b>;</td></tr>
<tr><th id="456">456</th><td>            }</td></tr>
<tr><th id="457">457</th><td>          }</td></tr>
<tr><th id="458">458</th><td>          <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="64DefMIToErase" title='DefMIToErase' data-type='llvm::MachineInstr *' data-ref="64DefMIToErase" data-ref-filename="64DefMIToErase">DefMIToErase</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="459">459</th><td>          <b>if</b> (<a class="local col7 ref" href="#57TII" title='TII' data-ref="57TII" data-ref-filename="57TII">TII</a>-&gt;<a class="ref fn" href="PPCInstrInfo.h.html#_ZNK4llvm12PPCInstrInfo22convertToImmediateFormERNS_12MachineInstrEPPS1_" title='llvm::PPCInstrInfo::convertToImmediateForm' data-ref="_ZNK4llvm12PPCInstrInfo22convertToImmediateFormERNS_12MachineInstrEPPS1_" data-ref-filename="_ZNK4llvm12PPCInstrInfo22convertToImmediateFormERNS_12MachineInstrEPPS1_">convertToImmediateForm</a>(<span class='refarg'><a class="local col1 ref" href="#61MI" title='MI' data-ref="61MI" data-ref-filename="61MI">MI</a></span>, &amp;<a class="local col4 ref" href="#64DefMIToErase" title='DefMIToErase' data-ref="64DefMIToErase" data-ref-filename="64DefMIToErase">DefMIToErase</a>)) {</td></tr>
<tr><th id="460">460</th><td>            <a class="local col6 ref" href="#56Changed" title='Changed' data-ref="56Changed" data-ref-filename="56Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="461">461</th><td>            <a class="ref" href="#32" title='NumRRConvertedInPreEmit' data-ref="NumRRConvertedInPreEmit" data-ref-filename="NumRRConvertedInPreEmit">NumRRConvertedInPreEmit</a><a class="ref fn" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm13NoopStatisticppEi" title='llvm::NoopStatistic::operator++' data-ref="_ZN4llvm13NoopStatisticppEi" data-ref-filename="_ZN4llvm13NoopStatisticppEi">++</a>;</td></tr>
<tr><th id="462">462</th><td>            <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Converted instruction to imm form: "</q>);</td></tr>
<tr><th id="463">463</th><td>            <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(MI.dump());</td></tr>
<tr><th id="464">464</th><td>            <b>if</b> (<a class="local col4 ref" href="#64DefMIToErase" title='DefMIToErase' data-ref="64DefMIToErase" data-ref-filename="64DefMIToErase">DefMIToErase</a>) {</td></tr>
<tr><th id="465">465</th><td>              <a class="local col9 ref" href="#59InstrsToErase" title='InstrsToErase' data-ref="59InstrsToErase" data-ref-filename="59InstrsToErase">InstrsToErase</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col4 ref" href="#64DefMIToErase" title='DefMIToErase' data-ref="64DefMIToErase" data-ref-filename="64DefMIToErase">DefMIToErase</a>);</td></tr>
<tr><th id="466">466</th><td>            }</td></tr>
<tr><th id="467">467</th><td>          }</td></tr>
<tr><th id="468">468</th><td>          <b>if</b> (<a class="local col7 ref" href="#57TII" title='TII' data-ref="57TII" data-ref-filename="57TII">TII</a>-&gt;<a class="ref fn" href="PPCInstrInfo.h.html#_ZNK4llvm12PPCInstrInfo15foldFrameOffsetERNS_12MachineInstrE" title='llvm::PPCInstrInfo::foldFrameOffset' data-ref="_ZNK4llvm12PPCInstrInfo15foldFrameOffsetERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm12PPCInstrInfo15foldFrameOffsetERNS_12MachineInstrE">foldFrameOffset</a>(<span class='refarg'><a class="local col1 ref" href="#61MI" title='MI' data-ref="61MI" data-ref-filename="61MI">MI</a></span>)) {</td></tr>
<tr><th id="469">469</th><td>            <a class="local col6 ref" href="#56Changed" title='Changed' data-ref="56Changed" data-ref-filename="56Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="470">470</th><td>            <a class="ref" href="#38" title='NumFrameOffFoldInPreEmit' data-ref="NumFrameOffFoldInPreEmit" data-ref-filename="NumFrameOffFoldInPreEmit">NumFrameOffFoldInPreEmit</a><a class="ref fn" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm13NoopStatisticppEi" title='llvm::NoopStatistic::operator++' data-ref="_ZN4llvm13NoopStatisticppEi" data-ref-filename="_ZN4llvm13NoopStatisticppEi">++</a>;</td></tr>
<tr><th id="471">471</th><td>            <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Frame offset folding by using index form: "</q>);</td></tr>
<tr><th id="472">472</th><td>            <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(MI.dump());</td></tr>
<tr><th id="473">473</th><td>          }</td></tr>
<tr><th id="474">474</th><td>        }</td></tr>
<tr><th id="475">475</th><td></td></tr>
<tr><th id="476">476</th><td>        <i>// Eliminate conditional branch based on a constant CR bit by</i></td></tr>
<tr><th id="477">477</th><td><i>        // CRSET or CRUNSET. We eliminate the conditional branch or</i></td></tr>
<tr><th id="478">478</th><td><i>        // convert it into an unconditional branch. Also, if the CR bit</i></td></tr>
<tr><th id="479">479</th><td><i>        // is not used by other instructions, we eliminate CRSET as well.</i></td></tr>
<tr><th id="480">480</th><td>        <em>auto</em> <dfn class="local col5 decl" id="65I" title='I' data-type='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;' data-ref="65I" data-ref-filename="65I">I</dfn> = <a class="local col0 ref" href="#60MBB" title='MBB' data-ref="60MBB" data-ref-filename="60MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock23getFirstInstrTerminatorEv" title='llvm::MachineBasicBlock::getFirstInstrTerminator' data-ref="_ZN4llvm17MachineBasicBlock23getFirstInstrTerminatorEv" data-ref-filename="_ZN4llvm17MachineBasicBlock23getFirstInstrTerminatorEv">getFirstInstrTerminator</a>();</td></tr>
<tr><th id="481">481</th><td>        <b>if</b> (<a class="local col5 ref" href="#65I" title='I' data-ref="65I" data-ref-filename="65I">I</a> <a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmeqERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" data-ref-filename="_ZN4llvmeqERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">==</a> <a class="local col0 ref" href="#60MBB" title='MBB' data-ref="60MBB" data-ref-filename="60MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9instr_endEv" title='llvm::MachineBasicBlock::instr_end' data-ref="_ZN4llvm17MachineBasicBlock9instr_endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9instr_endEv">instr_end</a>())</td></tr>
<tr><th id="482">482</th><td>          <b>continue</b>;</td></tr>
<tr><th id="483">483</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="66Br" title='Br' data-type='llvm::MachineInstr *' data-ref="66Br" data-ref-filename="66Br">Br</dfn> = &amp;<a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv" data-ref-filename="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col5 ref" href="#65I" title='I' data-ref="65I" data-ref-filename="65I">I</a>;</td></tr>
<tr><th id="484">484</th><td>        <b>if</b> (<a class="local col6 ref" href="#66Br" title='Br' data-ref="66Br" data-ref-filename="66Br">Br</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::BC" title='llvm::PPC::BC' data-ref="llvm::PPC::BC" data-ref-filename="llvm..PPC..BC">BC</a> &amp;&amp; <a class="local col6 ref" href="#66Br" title='Br' data-ref="66Br" data-ref-filename="66Br">Br</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::BCn" title='llvm::PPC::BCn' data-ref="llvm::PPC::BCn" data-ref-filename="llvm..PPC..BCn">BCn</a>)</td></tr>
<tr><th id="485">485</th><td>          <b>continue</b>;</td></tr>
<tr><th id="486">486</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="67CRSetMI" title='CRSetMI' data-type='llvm::MachineInstr *' data-ref="67CRSetMI" data-ref-filename="67CRSetMI">CRSetMI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="487">487</th><td>        <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="68CRBit" title='CRBit' data-type='llvm::Register' data-ref="68CRBit" data-ref-filename="68CRBit">CRBit</dfn> = <a class="local col6 ref" href="#66Br" title='Br' data-ref="66Br" data-ref-filename="66Br">Br</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="488">488</th><td>        <em>unsigned</em> <dfn class="local col9 decl" id="69CRReg" title='CRReg' data-type='unsigned int' data-ref="69CRReg" data-ref-filename="69CRReg">CRReg</dfn> = <a class="ref fn" href="PPCRegisterInfo.h.html#_ZN4llvmL14getCRFromCRBitEj" title='llvm::getCRFromCRBit' data-ref="_ZN4llvmL14getCRFromCRBitEj" data-ref-filename="_ZN4llvmL14getCRFromCRBitEj">getCRFromCRBit</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col8 ref" href="#68CRBit" title='CRBit' data-ref="68CRBit" data-ref-filename="68CRBit">CRBit</a>);</td></tr>
<tr><th id="489">489</th><td>        <em>bool</em> <dfn class="local col0 decl" id="70SeenUse" title='SeenUse' data-type='bool' data-ref="70SeenUse" data-ref-filename="70SeenUse">SeenUse</dfn> = <b>false</b>;</td></tr>
<tr><th id="490">490</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::reverse_iterator" title='llvm::MachineBasicBlock::reverse_iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;' data-ref="llvm::MachineBasicBlock::reverse_iterator" data-ref-filename="llvm..MachineBasicBlock..reverse_iterator">reverse_iterator</a> <dfn class="local col1 decl" id="71It" title='It' data-type='MachineBasicBlock::reverse_iterator' data-ref="71It" data-ref-filename="71It">It</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col6 ref" href="#66Br" title='Br' data-ref="66Br" data-ref-filename="66Br">Br</a>, <dfn class="local col2 decl" id="72Er" title='Er' data-type='MachineBasicBlock::reverse_iterator' data-ref="72Er" data-ref-filename="72Er">Er</dfn> = <a class="local col0 ref" href="#60MBB" title='MBB' data-ref="60MBB" data-ref-filename="60MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock4rendEv" title='llvm::MachineBasicBlock::rend' data-ref="_ZN4llvm17MachineBasicBlock4rendEv" data-ref-filename="_ZN4llvm17MachineBasicBlock4rendEv">rend</a>();</td></tr>
<tr><th id="491">491</th><td>        <b>for</b> (<a class="local col1 ref" href="#71It" title='It' data-ref="71It" data-ref-filename="71It">It</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEi" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEi" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEi">++</a>; <a class="local col1 ref" href="#71It" title='It' data-ref="71It" data-ref-filename="71It">It</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col2 ref" href="#72Er" title='Er' data-ref="72Er" data-ref-filename="72Er">Er</a>; <a class="local col1 ref" href="#71It" title='It' data-ref="71It" data-ref-filename="71It">It</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEi" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEi" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEi">++</a>) {</td></tr>
<tr><th id="492">492</th><td>          <b>if</b> (<a class="local col1 ref" href="#71It" title='It' data-ref="71It" data-ref-filename="71It">It</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::modifiesRegister' data-ref="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">modifiesRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#68CRBit" title='CRBit' data-ref="68CRBit" data-ref-filename="68CRBit">CRBit</a>, <a class="local col8 ref" href="#58TRI" title='TRI' data-ref="58TRI" data-ref-filename="58TRI">TRI</a>)) {</td></tr>
<tr><th id="493">493</th><td>            <b>if</b> ((<a class="local col1 ref" href="#71It" title='It' data-ref="71It" data-ref-filename="71It">It</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CRUNSET" title='llvm::PPC::CRUNSET' data-ref="llvm::PPC::CRUNSET" data-ref-filename="llvm..PPC..CRUNSET">CRUNSET</a> ||</td></tr>
<tr><th id="494">494</th><td>                 <a class="local col1 ref" href="#71It" title='It' data-ref="71It" data-ref-filename="71It">It</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CRSET" title='llvm::PPC::CRSET' data-ref="llvm::PPC::CRSET" data-ref-filename="llvm..PPC..CRSET">CRSET</a>) &amp;&amp;</td></tr>
<tr><th id="495">495</th><td>                <a class="local col1 ref" href="#71It" title='It' data-ref="71It" data-ref-filename="71It">It</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col8 ref" href="#68CRBit" title='CRBit' data-ref="68CRBit" data-ref-filename="68CRBit">CRBit</a>)</td></tr>
<tr><th id="496">496</th><td>              <a class="local col7 ref" href="#67CRSetMI" title='CRSetMI' data-ref="67CRSetMI" data-ref-filename="67CRSetMI">CRSetMI</a> = &amp;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col1 ref" href="#71It" title='It' data-ref="71It" data-ref-filename="71It">It</a>;</td></tr>
<tr><th id="497">497</th><td>            <b>break</b>;</td></tr>
<tr><th id="498">498</th><td>          }</td></tr>
<tr><th id="499">499</th><td>          <b>if</b> (<a class="local col1 ref" href="#71It" title='It' data-ref="71It" data-ref-filename="71It">It</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::readsRegister' data-ref="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">readsRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#68CRBit" title='CRBit' data-ref="68CRBit" data-ref-filename="68CRBit">CRBit</a>, <a class="local col8 ref" href="#58TRI" title='TRI' data-ref="58TRI" data-ref-filename="58TRI">TRI</a>))</td></tr>
<tr><th id="500">500</th><td>            <a class="local col0 ref" href="#70SeenUse" title='SeenUse' data-ref="70SeenUse" data-ref-filename="70SeenUse">SeenUse</a> = <b>true</b>;</td></tr>
<tr><th id="501">501</th><td>        }</td></tr>
<tr><th id="502">502</th><td>        <b>if</b> (!<a class="local col7 ref" href="#67CRSetMI" title='CRSetMI' data-ref="67CRSetMI" data-ref-filename="67CRSetMI">CRSetMI</a>) <b>continue</b>;</td></tr>
<tr><th id="503">503</th><td></td></tr>
<tr><th id="504">504</th><td>        <em>unsigned</em> <dfn class="local col3 decl" id="73CRSetOp" title='CRSetOp' data-type='unsigned int' data-ref="73CRSetOp" data-ref-filename="73CRSetOp">CRSetOp</dfn> = <a class="local col7 ref" href="#67CRSetMI" title='CRSetMI' data-ref="67CRSetMI" data-ref-filename="67CRSetMI">CRSetMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="505">505</th><td>        <b>if</b> ((<a class="local col6 ref" href="#66Br" title='Br' data-ref="66Br" data-ref-filename="66Br">Br</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::BCn" title='llvm::PPC::BCn' data-ref="llvm::PPC::BCn" data-ref-filename="llvm..PPC..BCn">BCn</a> &amp;&amp; <a class="local col3 ref" href="#73CRSetOp" title='CRSetOp' data-ref="73CRSetOp" data-ref-filename="73CRSetOp">CRSetOp</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CRSET" title='llvm::PPC::CRSET' data-ref="llvm::PPC::CRSET" data-ref-filename="llvm..PPC..CRSET">CRSET</a>) ||</td></tr>
<tr><th id="506">506</th><td>            (<a class="local col6 ref" href="#66Br" title='Br' data-ref="66Br" data-ref-filename="66Br">Br</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::BC" title='llvm::PPC::BC' data-ref="llvm::PPC::BC" data-ref-filename="llvm..PPC..BC">BC</a>  &amp;&amp; <a class="local col3 ref" href="#73CRSetOp" title='CRSetOp' data-ref="73CRSetOp" data-ref-filename="73CRSetOp">CRSetOp</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CRUNSET" title='llvm::PPC::CRUNSET' data-ref="llvm::PPC::CRUNSET" data-ref-filename="llvm..PPC..CRUNSET">CRUNSET</a>)) {</td></tr>
<tr><th id="507">507</th><td>          <i>// Remove this branch since it cannot be taken.</i></td></tr>
<tr><th id="508">508</th><td>          <a class="local col9 ref" href="#59InstrsToErase" title='InstrsToErase' data-ref="59InstrsToErase" data-ref-filename="59InstrsToErase">InstrsToErase</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col6 ref" href="#66Br" title='Br' data-ref="66Br" data-ref-filename="66Br">Br</a>);</td></tr>
<tr><th id="509">509</th><td>          <a class="local col0 ref" href="#60MBB" title='MBB' data-ref="60MBB" data-ref-filename="60MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock15removeSuccessorEPS0_b" title='llvm::MachineBasicBlock::removeSuccessor' data-ref="_ZN4llvm17MachineBasicBlock15removeSuccessorEPS0_b" data-ref-filename="_ZN4llvm17MachineBasicBlock15removeSuccessorEPS0_b">removeSuccessor</a>(<a class="local col6 ref" href="#66Br" title='Br' data-ref="66Br" data-ref-filename="66Br">Br</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>());</td></tr>
<tr><th id="510">510</th><td>        }</td></tr>
<tr><th id="511">511</th><td>        <b>else</b> {</td></tr>
<tr><th id="512">512</th><td>          <i>// This conditional branch is always taken. So, remove all branches</i></td></tr>
<tr><th id="513">513</th><td><i>          // and insert an unconditional branch to the destination of this.</i></td></tr>
<tr><th id="514">514</th><td>          <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col4 decl" id="74It" title='It' data-type='MachineBasicBlock::iterator' data-ref="74It" data-ref-filename="74It">It</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col6 ref" href="#66Br" title='Br' data-ref="66Br" data-ref-filename="66Br">Br</a>, <dfn class="local col5 decl" id="75Er" title='Er' data-type='MachineBasicBlock::iterator' data-ref="75Er" data-ref-filename="75Er">Er</dfn> = <a class="local col0 ref" href="#60MBB" title='MBB' data-ref="60MBB" data-ref-filename="60MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="515">515</th><td>          <b>for</b> (; <a class="local col4 ref" href="#74It" title='It' data-ref="74It" data-ref-filename="74It">It</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col5 ref" href="#75Er" title='Er' data-ref="75Er" data-ref-filename="75Er">Er</a>; <a class="local col4 ref" href="#74It" title='It' data-ref="74It" data-ref-filename="74It">It</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEi" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEi" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEi">++</a>) {</td></tr>
<tr><th id="516">516</th><td>            <b>if</b> (<a class="local col4 ref" href="#74It" title='It' data-ref="74It" data-ref-filename="74It">It</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv" data-ref-filename="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>()) <b>continue</b>;</td></tr>
<tr><th id="517">517</th><td>            <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(It-&gt;isTerminator() &amp;&amp; <q>"Non-terminator after a terminator"</q>);</td></tr>
<tr><th id="518">518</th><td>            <a class="local col9 ref" href="#59InstrsToErase" title='InstrsToErase' data-ref="59InstrsToErase" data-ref-filename="59InstrsToErase">InstrsToErase</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(&amp;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col4 ref" href="#74It" title='It' data-ref="74It" data-ref-filename="74It">It</a>);</td></tr>
<tr><th id="519">519</th><td>          }</td></tr>
<tr><th id="520">520</th><td>          <b>if</b> (!<a class="local col0 ref" href="#60MBB" title='MBB' data-ref="60MBB" data-ref-filename="60MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock17isLayoutSuccessorEPKS0_" title='llvm::MachineBasicBlock::isLayoutSuccessor' data-ref="_ZNK4llvm17MachineBasicBlock17isLayoutSuccessorEPKS0_" data-ref-filename="_ZNK4llvm17MachineBasicBlock17isLayoutSuccessorEPKS0_">isLayoutSuccessor</a>(<a class="local col6 ref" href="#66Br" title='Br' data-ref="66Br" data-ref-filename="66Br">Br</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>())) {</td></tr>
<tr><th id="521">521</th><td>            <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1Ev" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1Ev" data-ref-filename="_ZN4llvm8ArrayRefC1Ev"></a><dfn class="local col6 decl" id="76NoCond" title='NoCond' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="76NoCond" data-ref-filename="76NoCond">NoCond</dfn>;</td></tr>
<tr><th id="522">522</th><td>            <a class="local col7 ref" href="#57TII" title='TII' data-ref="57TII" data-ref-filename="57TII">TII</a>-&gt;<a class="virtual ref fn" href="PPCInstrInfo.h.html#_ZNK4llvm12PPCInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi" title='llvm::PPCInstrInfo::insertBranch' data-ref="_ZNK4llvm12PPCInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi" data-ref-filename="_ZNK4llvm12PPCInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi">insertBranch</a>(<span class='refarg'><a class="local col0 ref" href="#60MBB" title='MBB' data-ref="60MBB" data-ref-filename="60MBB">MBB</a></span>, <a class="local col6 ref" href="#66Br" title='Br' data-ref="66Br" data-ref-filename="66Br">Br</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>(), <b>nullptr</b>,</td></tr>
<tr><th id="523">523</th><td>                              <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;llvm::MachineOperand&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefINS_14MachineOperandEEC1ERKS2_" data-ref-filename="_ZN4llvm8ArrayRefINS_14MachineOperandEEC1ERKS2_"></a><a class="local col6 ref" href="#76NoCond" title='NoCond' data-ref="76NoCond" data-ref-filename="76NoCond">NoCond</a>, <a class="local col6 ref" href="#66Br" title='Br' data-ref="66Br" data-ref-filename="66Br">Br</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>());</td></tr>
<tr><th id="524">524</th><td>          }</td></tr>
<tr><th id="525">525</th><td>          <b>for</b> (<em>auto</em> &amp;<dfn class="local col7 decl" id="77Succ" title='Succ' data-type='llvm::MachineBasicBlock *&amp;' data-ref="77Succ" data-ref-filename="77Succ">Succ</dfn> : <a class="local col0 ref" href="#60MBB" title='MBB' data-ref="60MBB" data-ref-filename="60MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10successorsEv" title='llvm::MachineBasicBlock::successors' data-ref="_ZN4llvm17MachineBasicBlock10successorsEv" data-ref-filename="_ZN4llvm17MachineBasicBlock10successorsEv">successors</a>())</td></tr>
<tr><th id="526">526</th><td>            <b>if</b> (<a class="local col7 ref" href="#77Succ" title='Succ' data-ref="77Succ" data-ref-filename="77Succ">Succ</a> != <a class="local col6 ref" href="#66Br" title='Br' data-ref="66Br" data-ref-filename="66Br">Br</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>()) {</td></tr>
<tr><th id="527">527</th><td>              <a class="local col0 ref" href="#60MBB" title='MBB' data-ref="60MBB" data-ref-filename="60MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock15removeSuccessorEPS0_b" title='llvm::MachineBasicBlock::removeSuccessor' data-ref="_ZN4llvm17MachineBasicBlock15removeSuccessorEPS0_b" data-ref-filename="_ZN4llvm17MachineBasicBlock15removeSuccessorEPS0_b">removeSuccessor</a>(<a class="local col7 ref" href="#77Succ" title='Succ' data-ref="77Succ" data-ref-filename="77Succ">Succ</a>);</td></tr>
<tr><th id="528">528</th><td>              <b>break</b>;</td></tr>
<tr><th id="529">529</th><td>            }</td></tr>
<tr><th id="530">530</th><td>        }</td></tr>
<tr><th id="531">531</th><td></td></tr>
<tr><th id="532">532</th><td>        <i>// If the CRBit is not used by another instruction, we can eliminate</i></td></tr>
<tr><th id="533">533</th><td><i>        // CRSET/CRUNSET instruction.</i></td></tr>
<tr><th id="534">534</th><td>        <b>if</b> (!<a class="local col0 ref" href="#70SeenUse" title='SeenUse' data-ref="70SeenUse" data-ref-filename="70SeenUse">SeenUse</a>) {</td></tr>
<tr><th id="535">535</th><td>          <i>// We need to check use of the CRBit in successors.</i></td></tr>
<tr><th id="536">536</th><td>          <b>for</b> (<em>auto</em> &amp;<dfn class="local col8 decl" id="78SuccMBB" title='SuccMBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="78SuccMBB" data-ref-filename="78SuccMBB">SuccMBB</dfn> : <a class="local col0 ref" href="#60MBB" title='MBB' data-ref="60MBB" data-ref-filename="60MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10successorsEv" title='llvm::MachineBasicBlock::successors' data-ref="_ZN4llvm17MachineBasicBlock10successorsEv" data-ref-filename="_ZN4llvm17MachineBasicBlock10successorsEv">successors</a>())</td></tr>
<tr><th id="537">537</th><td>            <b>if</b> (<a class="local col8 ref" href="#78SuccMBB" title='SuccMBB' data-ref="78SuccMBB" data-ref-filename="78SuccMBB">SuccMBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock8isLiveInEtNS_11LaneBitmaskE" title='llvm::MachineBasicBlock::isLiveIn' data-ref="_ZNK4llvm17MachineBasicBlock8isLiveInEtNS_11LaneBitmaskE" data-ref-filename="_ZNK4llvm17MachineBasicBlock8isLiveInEtNS_11LaneBitmaskE">isLiveIn</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col8 ref" href="#68CRBit" title='CRBit' data-ref="68CRBit" data-ref-filename="68CRBit">CRBit</a>) || <a class="local col8 ref" href="#78SuccMBB" title='SuccMBB' data-ref="78SuccMBB" data-ref-filename="78SuccMBB">SuccMBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock8isLiveInEtNS_11LaneBitmaskE" title='llvm::MachineBasicBlock::isLiveIn' data-ref="_ZNK4llvm17MachineBasicBlock8isLiveInEtNS_11LaneBitmaskE" data-ref-filename="_ZNK4llvm17MachineBasicBlock8isLiveInEtNS_11LaneBitmaskE">isLiveIn</a>(<a class="local col9 ref" href="#69CRReg" title='CRReg' data-ref="69CRReg" data-ref-filename="69CRReg">CRReg</a>)) {</td></tr>
<tr><th id="538">538</th><td>              <a class="local col0 ref" href="#70SeenUse" title='SeenUse' data-ref="70SeenUse" data-ref-filename="70SeenUse">SeenUse</a> = <b>true</b>;</td></tr>
<tr><th id="539">539</th><td>              <b>break</b>;</td></tr>
<tr><th id="540">540</th><td>            }</td></tr>
<tr><th id="541">541</th><td>          <b>if</b> (!<a class="local col0 ref" href="#70SeenUse" title='SeenUse' data-ref="70SeenUse" data-ref-filename="70SeenUse">SeenUse</a>)</td></tr>
<tr><th id="542">542</th><td>            <a class="local col9 ref" href="#59InstrsToErase" title='InstrsToErase' data-ref="59InstrsToErase" data-ref-filename="59InstrsToErase">InstrsToErase</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col7 ref" href="#67CRSetMI" title='CRSetMI' data-ref="67CRSetMI" data-ref-filename="67CRSetMI">CRSetMI</a>);</td></tr>
<tr><th id="543">543</th><td>        }</td></tr>
<tr><th id="544">544</th><td>      }</td></tr>
<tr><th id="545">545</th><td>      <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="79MI" title='MI' data-type='llvm::MachineInstr *' data-ref="79MI" data-ref-filename="79MI">MI</dfn> : <a class="local col9 ref" href="#59InstrsToErase" title='InstrsToErase' data-ref="59InstrsToErase" data-ref-filename="59InstrsToErase">InstrsToErase</a>) {</td></tr>
<tr><th id="546">546</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"PPC pre-emit peephole: erasing instruction: "</q>);</td></tr>
<tr><th id="547">547</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(MI-&gt;dump());</td></tr>
<tr><th id="548">548</th><td>        <a class="local col9 ref" href="#79MI" title='MI' data-ref="79MI" data-ref-filename="79MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="549">549</th><td>        <a class="ref" href="#34" title='NumRemovedInPreEmit' data-ref="NumRemovedInPreEmit" data-ref-filename="NumRemovedInPreEmit">NumRemovedInPreEmit</a><a class="ref fn" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm13NoopStatisticppEi" title='llvm::NoopStatistic::operator++' data-ref="_ZN4llvm13NoopStatisticppEi" data-ref-filename="_ZN4llvm13NoopStatisticppEi">++</a>;</td></tr>
<tr><th id="550">550</th><td>      }</td></tr>
<tr><th id="551">551</th><td>      <b>return</b> <a class="local col6 ref" href="#56Changed" title='Changed' data-ref="56Changed" data-ref-filename="56Changed">Changed</a>;</td></tr>
<tr><th id="552">552</th><td>    }</td></tr>
<tr><th id="553">553</th><td>  };</td></tr>
<tr><th id="554">554</th><td>}</td></tr>
<tr><th id="555">555</th><td></td></tr>
<tr><th id="556">556</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#37" title="static void *initializePPCPreEmitPeepholePassOnce(PassRegistry &amp;Registry) { PassInfo *PI = new PassInfo( &quot;PowerPC Pre-Emit Peephole&quot;, &quot;ppc-pre-emit-peephole&quot;, &amp;PPCPreEmitPeephole::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;PPCPreEmitPeephole&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializePPCPreEmitPeepholePassFlag; void llvm::initializePPCPreEmitPeepholePass(PassRegistry &amp;Registry) { llvm::call_once(InitializePPCPreEmitPeepholePassFlag, initializePPCPreEmitPeepholePassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS">INITIALIZE_PASS</a>(<a class="tu type" href="#(anonymousnamespace)::PPCPreEmitPeephole" title='(anonymous namespace)::PPCPreEmitPeephole' data-ref="(anonymousnamespace)::PPCPreEmitPeephole" data-ref-filename="(anonymousnamespace)..PPCPreEmitPeephole">PPCPreEmitPeephole</a>, <a class="macro" href="#30" title="&quot;ppc-pre-emit-peephole&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"PowerPC Pre-Emit Peephole"</q>,</td></tr>
<tr><th id="557">557</th><td>                <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="558">558</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::PPCPreEmitPeephole" title='(anonymous namespace)::PPCPreEmitPeephole' data-ref="(anonymousnamespace)::PPCPreEmitPeephole" data-ref-filename="(anonymousnamespace)..PPCPreEmitPeephole">PPCPreEmitPeephole</a>::<dfn class="tu decl def" id="(anonymousnamespace)::PPCPreEmitPeephole::ID" title='(anonymous namespace)::PPCPreEmitPeephole::ID' data-type='char' data-ref="(anonymousnamespace)::PPCPreEmitPeephole::ID" data-ref-filename="(anonymousnamespace)..PPCPreEmitPeephole..ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="559">559</th><td></td></tr>
<tr><th id="560">560</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass" data-ref-filename="llvm..FunctionPass">FunctionPass</a> *<span class="namespace">llvm::</span><dfn class="decl def fn" id="_ZN4llvm28createPPCPreEmitPeepholePassEv" title='llvm::createPPCPreEmitPeepholePass' data-ref="_ZN4llvm28createPPCPreEmitPeepholePassEv" data-ref-filename="_ZN4llvm28createPPCPreEmitPeepholePassEv">createPPCPreEmitPeepholePass</dfn>() {</td></tr>
<tr><th id="561">561</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::PPCPreEmitPeephole" title='(anonymous namespace)::PPCPreEmitPeephole' data-ref="(anonymousnamespace)::PPCPreEmitPeephole" data-ref-filename="(anonymousnamespace)..PPCPreEmitPeephole">PPCPreEmitPeephole</a><a class="tu ref fn" href="#_ZN12_GLOBAL__N_118PPCPreEmitPeepholeC1Ev" title='(anonymous namespace)::PPCPreEmitPeephole::PPCPreEmitPeephole' data-use='c' data-ref="_ZN12_GLOBAL__N_118PPCPreEmitPeepholeC1Ev" data-ref-filename="_ZN12_GLOBAL__N_118PPCPreEmitPeepholeC1Ev">(</a>);</td></tr>
<tr><th id="562">562</th><td>}</td></tr>
<tr><th id="563">563</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>