

================================================================
== Vitis HLS Report for 'mmult_Pipeline_LOOP1_LOOP2'
================================================================
* Date:           Fri Apr 19 11:04:54 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        mmult
* Solution:       sol-mmult-def (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020i-clg400-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.014 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1027|     1027|  10.270 us|  10.270 us|  1027|  1027|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP1_LOOP2  |     1025|     1025|         3|          1|          1|  1024|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.01>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [../src/mmult.cpp:30]   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../src/mmult.cpp:29]   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln29_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln29"   --->   Operation 9 'read' 'sext_ln29_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln29_1_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln29_1"   --->   Operation 10 'read' 'sext_ln29_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln29_cast = sext i62 %sext_ln29_read"   --->   Operation 11 'sext' 'sext_ln29_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln29_1_cast = sext i62 %sext_ln29_1_read"   --->   Operation 12 'sext' 'sext_ln29_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_10, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_10, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln29 = store i6 0, i6 %i" [../src/mmult.cpp:29]   --->   Operation 16 'store' 'store_ln29' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln30 = store i6 0, i6 %j" [../src/mmult.cpp:30]   --->   Operation 17 'store' 'store_ln30' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i11 %indvar_flatten" [../src/mmult.cpp:29]   --->   Operation 19 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.63ns)   --->   "%icmp_ln29 = icmp_eq  i11 %indvar_flatten_load, i11 1024" [../src/mmult.cpp:29]   --->   Operation 22 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.63ns)   --->   "%add_ln29_1 = add i11 %indvar_flatten_load, i11 1" [../src/mmult.cpp:29]   --->   Operation 23 'add' 'add_ln29_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %for.inc17, void %LOOP3.exitStub" [../src/mmult.cpp:29]   --->   Operation 24 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%j_load = load i6 %j" [../src/mmult.cpp:30]   --->   Operation 25 'load' 'j_load' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.82ns)   --->   "%icmp_ln30 = icmp_eq  i6 %j_load, i6 32" [../src/mmult.cpp:30]   --->   Operation 26 'icmp' 'icmp_ln30' <Predicate = (!icmp_ln29)> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.18ns)   --->   "%select_ln29 = select i1 %icmp_ln30, i6 0, i6 %j_load" [../src/mmult.cpp:29]   --->   Operation 27 'select' 'select_ln29' <Predicate = (!icmp_ln29)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln30 = trunc i6 %select_ln29" [../src/mmult.cpp:30]   --->   Operation 28 'trunc' 'trunc_ln30' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %select_ln29, i32 1, i32 4" [../src/mmult.cpp:30]   --->   Operation 29 'partselect' 'trunc_ln2' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.88ns)   --->   "%switch_ln32 = switch i4 %trunc_ln2, void %arrayidx83.case.15, i4 0, void %arrayidx83.case.0, i4 1, void %arrayidx83.case.1, i4 2, void %arrayidx83.case.2, i4 3, void %arrayidx83.case.3, i4 4, void %arrayidx83.case.4, i4 5, void %arrayidx83.case.5, i4 6, void %arrayidx83.case.6, i4 7, void %arrayidx83.case.7, i4 8, void %arrayidx83.case.8, i4 9, void %arrayidx83.case.9, i4 10, void %arrayidx83.case.10, i4 11, void %arrayidx83.case.11, i4 12, void %arrayidx83.case.12, i4 13, void %arrayidx83.case.13, i4 14, void %arrayidx83.case.14" [../src/mmult.cpp:32]   --->   Operation 30 'switch' 'switch_ln32' <Predicate = (!icmp_ln29)> <Delay = 1.88>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln32 = br void %arrayidx83.exit" [../src/mmult.cpp:32]   --->   Operation 31 'br' 'br_ln32' <Predicate = (!icmp_ln29 & trunc_ln2 == 14)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln32 = br void %arrayidx83.exit" [../src/mmult.cpp:32]   --->   Operation 32 'br' 'br_ln32' <Predicate = (!icmp_ln29 & trunc_ln2 == 13)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln32 = br void %arrayidx83.exit" [../src/mmult.cpp:32]   --->   Operation 33 'br' 'br_ln32' <Predicate = (!icmp_ln29 & trunc_ln2 == 12)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln32 = br void %arrayidx83.exit" [../src/mmult.cpp:32]   --->   Operation 34 'br' 'br_ln32' <Predicate = (!icmp_ln29 & trunc_ln2 == 11)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln32 = br void %arrayidx83.exit" [../src/mmult.cpp:32]   --->   Operation 35 'br' 'br_ln32' <Predicate = (!icmp_ln29 & trunc_ln2 == 10)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln32 = br void %arrayidx83.exit" [../src/mmult.cpp:32]   --->   Operation 36 'br' 'br_ln32' <Predicate = (!icmp_ln29 & trunc_ln2 == 9)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln32 = br void %arrayidx83.exit" [../src/mmult.cpp:32]   --->   Operation 37 'br' 'br_ln32' <Predicate = (!icmp_ln29 & trunc_ln2 == 8)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln32 = br void %arrayidx83.exit" [../src/mmult.cpp:32]   --->   Operation 38 'br' 'br_ln32' <Predicate = (!icmp_ln29 & trunc_ln2 == 7)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln32 = br void %arrayidx83.exit" [../src/mmult.cpp:32]   --->   Operation 39 'br' 'br_ln32' <Predicate = (!icmp_ln29 & trunc_ln2 == 6)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln32 = br void %arrayidx83.exit" [../src/mmult.cpp:32]   --->   Operation 40 'br' 'br_ln32' <Predicate = (!icmp_ln29 & trunc_ln2 == 5)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln32 = br void %arrayidx83.exit" [../src/mmult.cpp:32]   --->   Operation 41 'br' 'br_ln32' <Predicate = (!icmp_ln29 & trunc_ln2 == 4)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln32 = br void %arrayidx83.exit" [../src/mmult.cpp:32]   --->   Operation 42 'br' 'br_ln32' <Predicate = (!icmp_ln29 & trunc_ln2 == 3)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln32 = br void %arrayidx83.exit" [../src/mmult.cpp:32]   --->   Operation 43 'br' 'br_ln32' <Predicate = (!icmp_ln29 & trunc_ln2 == 2)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln32 = br void %arrayidx83.exit" [../src/mmult.cpp:32]   --->   Operation 44 'br' 'br_ln32' <Predicate = (!icmp_ln29 & trunc_ln2 == 1)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln32 = br void %arrayidx83.exit" [../src/mmult.cpp:32]   --->   Operation 45 'br' 'br_ln32' <Predicate = (!icmp_ln29 & trunc_ln2 == 0)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln32 = br void %arrayidx83.exit" [../src/mmult.cpp:32]   --->   Operation 46 'br' 'br_ln32' <Predicate = (!icmp_ln29 & trunc_ln2 == 15)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.82ns)   --->   "%add_ln30 = add i6 %select_ln29, i6 1" [../src/mmult.cpp:30]   --->   Operation 47 'add' 'add_ln30' <Predicate = (!icmp_ln29)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln29 = store i11 %add_ln29_1, i11 %indvar_flatten" [../src/mmult.cpp:29]   --->   Operation 48 'store' 'store_ln29' <Predicate = (!icmp_ln29)> <Delay = 1.58>
ST_1 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln30 = store i6 %add_ln30, i6 %j" [../src/mmult.cpp:30]   --->   Operation 49 'store' 'store_ln30' <Predicate = (!icmp_ln29)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%i_load = load i6 %i" [../src/mmult.cpp:29]   --->   Operation 50 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%B_addr = getelementptr i32 %B, i64 %sext_ln29_1_cast" [../src/mmult.cpp:29]   --->   Operation 51 'getelementptr' 'B_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 %sext_ln29_cast" [../src/mmult.cpp:29]   --->   Operation 52 'getelementptr' 'A_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.82ns)   --->   "%add_ln29 = add i6 %i_load, i6 1" [../src/mmult.cpp:29]   --->   Operation 53 'add' 'add_ln29' <Predicate = (icmp_ln30)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (1.18ns)   --->   "%select_ln29_1 = select i1 %icmp_ln30, i6 %add_ln29, i6 %i_load" [../src/mmult.cpp:29]   --->   Operation 54 'select' 'select_ln29_1' <Predicate = true> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln33 = trunc i6 %select_ln29_1" [../src/mmult.cpp:33]   --->   Operation 55 'trunc' 'trunc_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %select_ln29_1, i32 1, i32 4" [../src/mmult.cpp:29]   --->   Operation 56 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (7.30ns)   --->   "%A_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %A_addr" [../src/mmult.cpp:32]   --->   Operation 57 'read' 'A_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%bitcast_ln32 = bitcast i32 %A_addr_read" [../src/mmult.cpp:32]   --->   Operation 58 'bitcast' 'bitcast_ln32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (7.30ns)   --->   "%B_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %B_addr" [../src/mmult.cpp:33]   --->   Operation 59 'read' 'B_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%bitcast_ln33 = bitcast i32 %B_addr_read" [../src/mmult.cpp:33]   --->   Operation 60 'bitcast' 'bitcast_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (1.88ns)   --->   "%switch_ln33 = switch i4 %trunc_ln1, void %arrayidx164.case.15, i4 0, void %arrayidx164.case.0, i4 1, void %arrayidx164.case.1, i4 2, void %arrayidx164.case.2, i4 3, void %arrayidx164.case.3, i4 4, void %arrayidx164.case.4, i4 5, void %arrayidx164.case.5, i4 6, void %arrayidx164.case.6, i4 7, void %arrayidx164.case.7, i4 8, void %arrayidx164.case.8, i4 9, void %arrayidx164.case.9, i4 10, void %arrayidx164.case.10, i4 11, void %arrayidx164.case.11, i4 12, void %arrayidx164.case.12, i4 13, void %arrayidx164.case.13, i4 14, void %arrayidx164.case.14" [../src/mmult.cpp:33]   --->   Operation 61 'switch' 'switch_ln33' <Predicate = true> <Delay = 1.88>
ST_2 : Operation 62 [1/1] (1.58ns)   --->   "%store_ln29 = store i6 %select_ln29_1, i6 %i" [../src/mmult.cpp:29]   --->   Operation 62 'store' 'store_ln29' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln30 = br void %for.inc" [../src/mmult.cpp:30]   --->   Operation 63 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 152 'ret' 'ret_ln0' <Predicate = (icmp_ln29)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.07>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @LOOP1_LOOP2_str"   --->   Operation 64 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 65 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node add_ln33)   --->   "%shl_ln33 = shl i6 %select_ln29_1, i6 5" [../src/mmult.cpp:33]   --->   Operation 66 'shl' 'shl_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (1.82ns) (out node of the LUT)   --->   "%add_ln33 = add i6 %shl_ln33, i6 %select_ln29" [../src/mmult.cpp:33]   --->   Operation 67 'add' 'add_ln33' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i6 %add_ln33" [../src/mmult.cpp:33]   --->   Operation 68 'zext' 'zext_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%Bbuf_addr = getelementptr i32 %Bbuf, i64 0, i64 %zext_ln33" [../src/mmult.cpp:33]   --->   Operation 69 'getelementptr' 'Bbuf_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%Bbuf_1_addr = getelementptr i32 %Bbuf_1, i64 0, i64 %zext_ln33" [../src/mmult.cpp:33]   --->   Operation 70 'getelementptr' 'Bbuf_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%Bbuf_2_addr = getelementptr i32 %Bbuf_2, i64 0, i64 %zext_ln33" [../src/mmult.cpp:33]   --->   Operation 71 'getelementptr' 'Bbuf_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%Bbuf_3_addr = getelementptr i32 %Bbuf_3, i64 0, i64 %zext_ln33" [../src/mmult.cpp:33]   --->   Operation 72 'getelementptr' 'Bbuf_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%Bbuf_4_addr = getelementptr i32 %Bbuf_4, i64 0, i64 %zext_ln33" [../src/mmult.cpp:33]   --->   Operation 73 'getelementptr' 'Bbuf_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%Bbuf_5_addr = getelementptr i32 %Bbuf_5, i64 0, i64 %zext_ln33" [../src/mmult.cpp:33]   --->   Operation 74 'getelementptr' 'Bbuf_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%Bbuf_6_addr = getelementptr i32 %Bbuf_6, i64 0, i64 %zext_ln33" [../src/mmult.cpp:33]   --->   Operation 75 'getelementptr' 'Bbuf_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%Bbuf_7_addr = getelementptr i32 %Bbuf_7, i64 0, i64 %zext_ln33" [../src/mmult.cpp:33]   --->   Operation 76 'getelementptr' 'Bbuf_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%Bbuf_8_addr = getelementptr i32 %Bbuf_8, i64 0, i64 %zext_ln33" [../src/mmult.cpp:33]   --->   Operation 77 'getelementptr' 'Bbuf_8_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%Bbuf_9_addr = getelementptr i32 %Bbuf_9, i64 0, i64 %zext_ln33" [../src/mmult.cpp:33]   --->   Operation 78 'getelementptr' 'Bbuf_9_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%Bbuf_10_addr = getelementptr i32 %Bbuf_10, i64 0, i64 %zext_ln33" [../src/mmult.cpp:33]   --->   Operation 79 'getelementptr' 'Bbuf_10_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%Bbuf_11_addr = getelementptr i32 %Bbuf_11, i64 0, i64 %zext_ln33" [../src/mmult.cpp:33]   --->   Operation 80 'getelementptr' 'Bbuf_11_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%Bbuf_12_addr = getelementptr i32 %Bbuf_12, i64 0, i64 %zext_ln33" [../src/mmult.cpp:33]   --->   Operation 81 'getelementptr' 'Bbuf_12_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%Bbuf_13_addr = getelementptr i32 %Bbuf_13, i64 0, i64 %zext_ln33" [../src/mmult.cpp:33]   --->   Operation 82 'getelementptr' 'Bbuf_13_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%Bbuf_14_addr = getelementptr i32 %Bbuf_14, i64 0, i64 %zext_ln33" [../src/mmult.cpp:33]   --->   Operation 83 'getelementptr' 'Bbuf_14_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%Bbuf_15_addr = getelementptr i32 %Bbuf_15, i64 0, i64 %zext_ln33" [../src/mmult.cpp:33]   --->   Operation 84 'getelementptr' 'Bbuf_15_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%specpipeline_ln31 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [../src/mmult.cpp:31]   --->   Operation 85 'specpipeline' 'specpipeline_ln31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln33, i1 %trunc_ln30" [../src/mmult.cpp:32]   --->   Operation 86 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i6 %tmp_2" [../src/mmult.cpp:32]   --->   Operation 87 'zext' 'zext_ln32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%Abuf_addr = getelementptr i32 %Abuf, i64 0, i64 %zext_ln32" [../src/mmult.cpp:32]   --->   Operation 88 'getelementptr' 'Abuf_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%Abuf_1_addr = getelementptr i32 %Abuf_1, i64 0, i64 %zext_ln32" [../src/mmult.cpp:32]   --->   Operation 89 'getelementptr' 'Abuf_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%Abuf_2_addr = getelementptr i32 %Abuf_2, i64 0, i64 %zext_ln32" [../src/mmult.cpp:32]   --->   Operation 90 'getelementptr' 'Abuf_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%Abuf_3_addr = getelementptr i32 %Abuf_3, i64 0, i64 %zext_ln32" [../src/mmult.cpp:32]   --->   Operation 91 'getelementptr' 'Abuf_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%Abuf_4_addr = getelementptr i32 %Abuf_4, i64 0, i64 %zext_ln32" [../src/mmult.cpp:32]   --->   Operation 92 'getelementptr' 'Abuf_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%Abuf_5_addr = getelementptr i32 %Abuf_5, i64 0, i64 %zext_ln32" [../src/mmult.cpp:32]   --->   Operation 93 'getelementptr' 'Abuf_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%Abuf_6_addr = getelementptr i32 %Abuf_6, i64 0, i64 %zext_ln32" [../src/mmult.cpp:32]   --->   Operation 94 'getelementptr' 'Abuf_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%Abuf_7_addr = getelementptr i32 %Abuf_7, i64 0, i64 %zext_ln32" [../src/mmult.cpp:32]   --->   Operation 95 'getelementptr' 'Abuf_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%Abuf_8_addr = getelementptr i32 %Abuf_8, i64 0, i64 %zext_ln32" [../src/mmult.cpp:32]   --->   Operation 96 'getelementptr' 'Abuf_8_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%Abuf_9_addr = getelementptr i32 %Abuf_9, i64 0, i64 %zext_ln32" [../src/mmult.cpp:32]   --->   Operation 97 'getelementptr' 'Abuf_9_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%Abuf_10_addr = getelementptr i32 %Abuf_10, i64 0, i64 %zext_ln32" [../src/mmult.cpp:32]   --->   Operation 98 'getelementptr' 'Abuf_10_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%Abuf_11_addr = getelementptr i32 %Abuf_11, i64 0, i64 %zext_ln32" [../src/mmult.cpp:32]   --->   Operation 99 'getelementptr' 'Abuf_11_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%Abuf_12_addr = getelementptr i32 %Abuf_12, i64 0, i64 %zext_ln32" [../src/mmult.cpp:32]   --->   Operation 100 'getelementptr' 'Abuf_12_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%Abuf_13_addr = getelementptr i32 %Abuf_13, i64 0, i64 %zext_ln32" [../src/mmult.cpp:32]   --->   Operation 101 'getelementptr' 'Abuf_13_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%Abuf_14_addr = getelementptr i32 %Abuf_14, i64 0, i64 %zext_ln32" [../src/mmult.cpp:32]   --->   Operation 102 'getelementptr' 'Abuf_14_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%Abuf_15_addr = getelementptr i32 %Abuf_15, i64 0, i64 %zext_ln32" [../src/mmult.cpp:32]   --->   Operation 103 'getelementptr' 'Abuf_15_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (3.25ns)   --->   "%store_ln32 = store i32 %bitcast_ln32, i6 %Abuf_14_addr" [../src/mmult.cpp:32]   --->   Operation 104 'store' 'store_ln32' <Predicate = (trunc_ln2 == 14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 105 [1/1] (3.25ns)   --->   "%store_ln32 = store i32 %bitcast_ln32, i6 %Abuf_13_addr" [../src/mmult.cpp:32]   --->   Operation 105 'store' 'store_ln32' <Predicate = (trunc_ln2 == 13)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 106 [1/1] (3.25ns)   --->   "%store_ln32 = store i32 %bitcast_ln32, i6 %Abuf_12_addr" [../src/mmult.cpp:32]   --->   Operation 106 'store' 'store_ln32' <Predicate = (trunc_ln2 == 12)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 107 [1/1] (3.25ns)   --->   "%store_ln32 = store i32 %bitcast_ln32, i6 %Abuf_11_addr" [../src/mmult.cpp:32]   --->   Operation 107 'store' 'store_ln32' <Predicate = (trunc_ln2 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 108 [1/1] (3.25ns)   --->   "%store_ln32 = store i32 %bitcast_ln32, i6 %Abuf_10_addr" [../src/mmult.cpp:32]   --->   Operation 108 'store' 'store_ln32' <Predicate = (trunc_ln2 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 109 [1/1] (3.25ns)   --->   "%store_ln32 = store i32 %bitcast_ln32, i6 %Abuf_9_addr" [../src/mmult.cpp:32]   --->   Operation 109 'store' 'store_ln32' <Predicate = (trunc_ln2 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 110 [1/1] (3.25ns)   --->   "%store_ln32 = store i32 %bitcast_ln32, i6 %Abuf_8_addr" [../src/mmult.cpp:32]   --->   Operation 110 'store' 'store_ln32' <Predicate = (trunc_ln2 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 111 [1/1] (3.25ns)   --->   "%store_ln32 = store i32 %bitcast_ln32, i6 %Abuf_7_addr" [../src/mmult.cpp:32]   --->   Operation 111 'store' 'store_ln32' <Predicate = (trunc_ln2 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 112 [1/1] (3.25ns)   --->   "%store_ln32 = store i32 %bitcast_ln32, i6 %Abuf_6_addr" [../src/mmult.cpp:32]   --->   Operation 112 'store' 'store_ln32' <Predicate = (trunc_ln2 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 113 [1/1] (3.25ns)   --->   "%store_ln32 = store i32 %bitcast_ln32, i6 %Abuf_5_addr" [../src/mmult.cpp:32]   --->   Operation 113 'store' 'store_ln32' <Predicate = (trunc_ln2 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 114 [1/1] (3.25ns)   --->   "%store_ln32 = store i32 %bitcast_ln32, i6 %Abuf_4_addr" [../src/mmult.cpp:32]   --->   Operation 114 'store' 'store_ln32' <Predicate = (trunc_ln2 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 115 [1/1] (3.25ns)   --->   "%store_ln32 = store i32 %bitcast_ln32, i6 %Abuf_3_addr" [../src/mmult.cpp:32]   --->   Operation 115 'store' 'store_ln32' <Predicate = (trunc_ln2 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 116 [1/1] (3.25ns)   --->   "%store_ln32 = store i32 %bitcast_ln32, i6 %Abuf_2_addr" [../src/mmult.cpp:32]   --->   Operation 116 'store' 'store_ln32' <Predicate = (trunc_ln2 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 117 [1/1] (3.25ns)   --->   "%store_ln32 = store i32 %bitcast_ln32, i6 %Abuf_1_addr" [../src/mmult.cpp:32]   --->   Operation 117 'store' 'store_ln32' <Predicate = (trunc_ln2 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 118 [1/1] (3.25ns)   --->   "%store_ln32 = store i32 %bitcast_ln32, i6 %Abuf_addr" [../src/mmult.cpp:32]   --->   Operation 118 'store' 'store_ln32' <Predicate = (trunc_ln2 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 119 [1/1] (3.25ns)   --->   "%store_ln32 = store i32 %bitcast_ln32, i6 %Abuf_15_addr" [../src/mmult.cpp:32]   --->   Operation 119 'store' 'store_ln32' <Predicate = (trunc_ln2 == 15)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 120 [1/1] (3.25ns)   --->   "%store_ln33 = store i32 %bitcast_ln33, i6 %Bbuf_14_addr" [../src/mmult.cpp:33]   --->   Operation 120 'store' 'store_ln33' <Predicate = (trunc_ln1 == 14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln33 = br void %arrayidx164.exit" [../src/mmult.cpp:33]   --->   Operation 121 'br' 'br_ln33' <Predicate = (trunc_ln1 == 14)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (3.25ns)   --->   "%store_ln33 = store i32 %bitcast_ln33, i6 %Bbuf_13_addr" [../src/mmult.cpp:33]   --->   Operation 122 'store' 'store_ln33' <Predicate = (trunc_ln1 == 13)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln33 = br void %arrayidx164.exit" [../src/mmult.cpp:33]   --->   Operation 123 'br' 'br_ln33' <Predicate = (trunc_ln1 == 13)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (3.25ns)   --->   "%store_ln33 = store i32 %bitcast_ln33, i6 %Bbuf_12_addr" [../src/mmult.cpp:33]   --->   Operation 124 'store' 'store_ln33' <Predicate = (trunc_ln1 == 12)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln33 = br void %arrayidx164.exit" [../src/mmult.cpp:33]   --->   Operation 125 'br' 'br_ln33' <Predicate = (trunc_ln1 == 12)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (3.25ns)   --->   "%store_ln33 = store i32 %bitcast_ln33, i6 %Bbuf_11_addr" [../src/mmult.cpp:33]   --->   Operation 126 'store' 'store_ln33' <Predicate = (trunc_ln1 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln33 = br void %arrayidx164.exit" [../src/mmult.cpp:33]   --->   Operation 127 'br' 'br_ln33' <Predicate = (trunc_ln1 == 11)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (3.25ns)   --->   "%store_ln33 = store i32 %bitcast_ln33, i6 %Bbuf_10_addr" [../src/mmult.cpp:33]   --->   Operation 128 'store' 'store_ln33' <Predicate = (trunc_ln1 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln33 = br void %arrayidx164.exit" [../src/mmult.cpp:33]   --->   Operation 129 'br' 'br_ln33' <Predicate = (trunc_ln1 == 10)> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (3.25ns)   --->   "%store_ln33 = store i32 %bitcast_ln33, i6 %Bbuf_9_addr" [../src/mmult.cpp:33]   --->   Operation 130 'store' 'store_ln33' <Predicate = (trunc_ln1 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln33 = br void %arrayidx164.exit" [../src/mmult.cpp:33]   --->   Operation 131 'br' 'br_ln33' <Predicate = (trunc_ln1 == 9)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (3.25ns)   --->   "%store_ln33 = store i32 %bitcast_ln33, i6 %Bbuf_8_addr" [../src/mmult.cpp:33]   --->   Operation 132 'store' 'store_ln33' <Predicate = (trunc_ln1 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln33 = br void %arrayidx164.exit" [../src/mmult.cpp:33]   --->   Operation 133 'br' 'br_ln33' <Predicate = (trunc_ln1 == 8)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (3.25ns)   --->   "%store_ln33 = store i32 %bitcast_ln33, i6 %Bbuf_7_addr" [../src/mmult.cpp:33]   --->   Operation 134 'store' 'store_ln33' <Predicate = (trunc_ln1 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln33 = br void %arrayidx164.exit" [../src/mmult.cpp:33]   --->   Operation 135 'br' 'br_ln33' <Predicate = (trunc_ln1 == 7)> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (3.25ns)   --->   "%store_ln33 = store i32 %bitcast_ln33, i6 %Bbuf_6_addr" [../src/mmult.cpp:33]   --->   Operation 136 'store' 'store_ln33' <Predicate = (trunc_ln1 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln33 = br void %arrayidx164.exit" [../src/mmult.cpp:33]   --->   Operation 137 'br' 'br_ln33' <Predicate = (trunc_ln1 == 6)> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (3.25ns)   --->   "%store_ln33 = store i32 %bitcast_ln33, i6 %Bbuf_5_addr" [../src/mmult.cpp:33]   --->   Operation 138 'store' 'store_ln33' <Predicate = (trunc_ln1 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln33 = br void %arrayidx164.exit" [../src/mmult.cpp:33]   --->   Operation 139 'br' 'br_ln33' <Predicate = (trunc_ln1 == 5)> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (3.25ns)   --->   "%store_ln33 = store i32 %bitcast_ln33, i6 %Bbuf_4_addr" [../src/mmult.cpp:33]   --->   Operation 140 'store' 'store_ln33' <Predicate = (trunc_ln1 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln33 = br void %arrayidx164.exit" [../src/mmult.cpp:33]   --->   Operation 141 'br' 'br_ln33' <Predicate = (trunc_ln1 == 4)> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (3.25ns)   --->   "%store_ln33 = store i32 %bitcast_ln33, i6 %Bbuf_3_addr" [../src/mmult.cpp:33]   --->   Operation 142 'store' 'store_ln33' <Predicate = (trunc_ln1 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln33 = br void %arrayidx164.exit" [../src/mmult.cpp:33]   --->   Operation 143 'br' 'br_ln33' <Predicate = (trunc_ln1 == 3)> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (3.25ns)   --->   "%store_ln33 = store i32 %bitcast_ln33, i6 %Bbuf_2_addr" [../src/mmult.cpp:33]   --->   Operation 144 'store' 'store_ln33' <Predicate = (trunc_ln1 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln33 = br void %arrayidx164.exit" [../src/mmult.cpp:33]   --->   Operation 145 'br' 'br_ln33' <Predicate = (trunc_ln1 == 2)> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (3.25ns)   --->   "%store_ln33 = store i32 %bitcast_ln33, i6 %Bbuf_1_addr" [../src/mmult.cpp:33]   --->   Operation 146 'store' 'store_ln33' <Predicate = (trunc_ln1 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln33 = br void %arrayidx164.exit" [../src/mmult.cpp:33]   --->   Operation 147 'br' 'br_ln33' <Predicate = (trunc_ln1 == 1)> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (3.25ns)   --->   "%store_ln33 = store i32 %bitcast_ln33, i6 %Bbuf_addr" [../src/mmult.cpp:33]   --->   Operation 148 'store' 'store_ln33' <Predicate = (trunc_ln1 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln33 = br void %arrayidx164.exit" [../src/mmult.cpp:33]   --->   Operation 149 'br' 'br_ln33' <Predicate = (trunc_ln1 == 0)> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (3.25ns)   --->   "%store_ln33 = store i32 %bitcast_ln33, i6 %Bbuf_15_addr" [../src/mmult.cpp:33]   --->   Operation 150 'store' 'store_ln33' <Predicate = (trunc_ln1 == 15)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln33 = br void %arrayidx164.exit" [../src/mmult.cpp:33]   --->   Operation 151 'br' 'br_ln33' <Predicate = (trunc_ln1 == 15)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 8.014ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln30', ../src/mmult.cpp:30) of constant 0 on local variable 'j', ../src/mmult.cpp:30 [48]  (1.588 ns)
	'load' operation 6 bit ('j_load', ../src/mmult.cpp:30) on local variable 'j', ../src/mmult.cpp:30 [58]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln30', ../src/mmult.cpp:30) [65]  (1.825 ns)
	'select' operation 6 bit ('select_ln29', ../src/mmult.cpp:29) [66]  (1.188 ns)
	'add' operation 6 bit ('add_ln30', ../src/mmult.cpp:30) [214]  (1.825 ns)
	'store' operation 0 bit ('store_ln30', ../src/mmult.cpp:30) of variable 'add_ln30', ../src/mmult.cpp:30 on local variable 'j', ../src/mmult.cpp:30 [217]  (1.588 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 32 bit ('B_addr', ../src/mmult.cpp:29) [60]  (0.000 ns)
	bus read operation ('B_addr_read', ../src/mmult.cpp:33) on port 'B' (../src/mmult.cpp:33) [162]  (7.300 ns)

 <State 3>: 5.079ns
The critical path consists of the following:
	'shl' operation 6 bit ('shl_ln33', ../src/mmult.cpp:33) [69]  (0.000 ns)
	'add' operation 6 bit ('add_ln33', ../src/mmult.cpp:33) [71]  (1.825 ns)
	'getelementptr' operation 6 bit ('Bbuf_14_addr', ../src/mmult.cpp:33) [87]  (0.000 ns)
	'store' operation 0 bit ('store_ln33', ../src/mmult.cpp:33) of variable 'bitcast_ln33', ../src/mmult.cpp:33 on array 'Bbuf_14' [166]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
