<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>base_sad_0_1</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.DATA_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PROTOCOL</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.PROTOCOL">AXI4LITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ADDR_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ADDR_WIDTH">4</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>AWUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.AWUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ARUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ARUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.RUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>BUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.BUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_WRITE_MODE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.READ_WRITE_MODE">READ_WRITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_BURST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_LOCK</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_LOCK">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_PROT</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_PROT">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_CACHE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_CACHE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_QOS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_QOS">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_REGION</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_REGION">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_WSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_WSTRB">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_BRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_RRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_RRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_OUTSTANDING">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_OUTSTANDING">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MAX_BURST_LENGTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.MAX_BURST_LENGTH">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.CLK_DOMAIN"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.RUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_TOLERANCE_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_TOLERANCE_HZ">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.CLK_DOMAIN"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:ports>
      <spirit:port>
        <spirit:name>l_addr_BRAM</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>r_addr_BRAM</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk_BRAM</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>l_dout_BRAM</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>r_dout_BRAM</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>l_din_BRAM</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>r_din_BRAM</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>en_BRAM</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rst_BRAM</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>we_BRAM</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:description>SAD Algorithm implementation</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">base_sad_0_1</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>sad_v1.0</xilinx:displayName>
      <xilinx:coreRevision>7</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63ef61e2_ARCHIVE_LOCATION">c:/Users/dhire/OneDrive/Documents/School/EE382N_Adv_Micro/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e5802f1_ARCHIVE_LOCATION">c:/Users/dhire/OneDrive/Documents/School/EE382N_Adv_Micro/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bed4b12_ARCHIVE_LOCATION">c:/Users/dhire/OneDrive/Documents/School/EE382N_Adv_Micro/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9857a52_ARCHIVE_LOCATION">c:/Users/dhire/OneDrive/Documents/School/EE382N_Adv_Micro/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@411761e0_ARCHIVE_LOCATION">c:/Users/dhire/OneDrive/Documents/School/EE382N_Adv_Micro/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21976e04_ARCHIVE_LOCATION">c:/Users/dhire/OneDrive/Documents/School/EE382N_Adv_Micro/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47e4239b_ARCHIVE_LOCATION">c:/Users/dhire/OneDrive/Documents/School/EE382N_Adv_Micro/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@209dd10a_ARCHIVE_LOCATION">c:/Users/dhire/OneDrive/Documents/School/EE382N_Adv_Micro/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48c8ec2d_ARCHIVE_LOCATION">c:/Users/dhire/OneDrive/Documents/School/EE382N_Adv_Micro/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@276e291b_ARCHIVE_LOCATION">c:/Users/dhire/OneDrive/Documents/School/EE382N_Adv_Micro/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52f583bb_ARCHIVE_LOCATION">c:/Users/dhire/OneDrive/Documents/School/EE382N_Adv_Micro/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72be5623_ARCHIVE_LOCATION">c:/Users/dhire/OneDrive/Documents/School/EE382N_Adv_Micro/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@530b3548_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5389b598_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@341dfcaa_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b8f8e6e_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75d0ad4a_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37aae21f_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72c81fc1_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@625419da_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28dfa705_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@698dfad0_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76cd0cd_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20d03ea5_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12b21188_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59a86f28_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@446b13bd_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@174d21ee_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1392818d_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ceda22c_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b82bd41_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ecb19f_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@767526fd_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cdaee74_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2be021b6_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51a48ae3_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@190ae058_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36eb313a_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e98f59a_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3688a869_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ae39889_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6815ba49_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4595be6a_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@491a7c2d_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d3f8950_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c2caadb_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@142d2fac_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@409c8053_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d04f14b_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44e34d0b_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61a59dea_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10b17e9c_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c1e5e1d_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65684497_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5793077a_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30ec7271_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8ff123c_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7192807b_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@533a7e15_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12440b3b_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c333793_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bafe2b8_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b88da3e_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7625b0c8_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d92a33b_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72dc1da_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@218eef5d_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55390786_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61b4a43_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@546703f8_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b5ea459_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17af4e42_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@585f9e2b_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58c8937b_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fcf8ffa_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b250331_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a0c00ea_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a5eebc8_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@308155f0_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63f164c_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cf797d5_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42220370_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7893481f_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3194baf3_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a6bb0b4_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bacf571_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a65660c_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@af50927_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1094b4b9_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@eb77865_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@642b2898_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15c689b6_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c9b3488_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49866951_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ee4e368_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8852336_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13de49f8_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@548d6f0c_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65dc5e52_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@256297a4_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6decac71_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7230f047_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2419faa7_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6944597a_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@774016a8_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4012dea3_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59d46d96_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d00280b_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b0d4625_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53ecb443_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@303230b0_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e481f9b_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@410236f5_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dc0bd6a_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59c559c6_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50aa75ac_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@534e5e5e_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f48e5f4_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@152a833c_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2902b4b7_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16b1f8fc_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@725af62c_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@350771a7_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@231fd0b1_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2525c393_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5df608c4_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c2d69e8_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@638a7c38_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f4b735c_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7147526a_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1afb2b51_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5010a92d_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29803ade_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42c3a931_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9ebcc85_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@342a7032_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15e65f9e_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63c03209_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d4e5825_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38bedd15_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b3ed3c_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73e38bed_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3741ac24_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f33eb0c_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72fc4eb4_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39644137_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33e736cf_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79325dcf_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d34cc18_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@219f25fd_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@502737eb_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a6f8ebc_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ab2ae1e_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bb9a1b3_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35b08752_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@338623d6_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f2b4534_ARCHIVE_LOCATION">c:/Users/MinaG/Verilog/OV7670_PYNQ/boards/Pynq-Z2/base/ip_repo/sad_1.0</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ADDR_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ARUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.AWUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.BUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.CLK_DOMAIN" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.DATA_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.FREQ_HZ" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_BRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_BURST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_CACHE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_LOCK" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_PROT" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_QOS" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_REGION" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_RRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_WSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.MAX_BURST_LENGTH" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_OUTSTANDING" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_THREADS" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_OUTSTANDING" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_THREADS" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.PHASE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.PROTOCOL" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.READ_WRITE_MODE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.RUSER_BITS_PER_BYTE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.RUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WUSER_BITS_PER_BYTE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.CLK_DOMAIN" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_HZ" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_TOLERANCE_HZ" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.PHASE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" xilinx:valuePermission="bd"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="7a63f3fc"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="6f626992"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="66efaab3"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="6992ea72"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="fff561e2"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
