<html><body><samp><pre>
<!@TC:0>
@N: : <!@TM:0> | Running in 64-bit mode 
@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\synopsys\fpga_G201209SP1\lib\vhd\std.vhd:123:18:123:22:@N:CD720:@XP_MSG">std.vhd(123)</a><!@TM:0> | Setting time resolution to ns
@N: : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:12:7:12:10:@N::@XP_MSG">rcb.vhd(12)</a><!@TM:0> | Top entity is set to rcb.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:12:7:12:10:@N:CD630:@XP_MSG">rcb.vhd(12)</a><!@TM:0> | Synthesizing work.rcb.rtl1 
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:60:20:60:22:@N:CD231:@XP_MSG">rcb.vhd(60)</a><!@TM:0> | Using onehot encoding for type state_type (s_error="10000")
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\pix_word_cache.vhd:9:7:9:21:@N:CD630:@XP_MSG">pix_word_cache.vhd(9)</a><!@TM:0> | Synthesizing work.pix_word_cache.pwc 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\ram_fsm.vhd:7:7:7:14:@N:CD630:@XP_MSG">ram_fsm.vhd(7)</a><!@TM:0> | Synthesizing work.ram_fsm.synth 
@N:<a href="@N:CD233:@XP_HELP">CD233</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\ram_fsm.vhd:21:17:21:19:@N:CD233:@XP_MSG">ram_fsm.vhd(21)</a><!@TM:0> | Using sequential encoding for type state_t
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\ram_fsm.vhd:22:9:22:14:@N:CL201:@XP_MSG">ram_fsm.vhd(22)</a><!@TM:0> | Trying to extract state machine for register state
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:61:11:61:16:@N:CL201:@XP_MSG">rcb.vhd(61)</a><!@TM:0> | Trying to extract state machine for register state


</pre></samp></body></html>
