

================================================================
== Vivado HLS Report for 'MAT_Multiply'
================================================================
* Date:           Sat Sep 26 21:18:15 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        parta
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      7.86|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |    1|  9030402|    2|  9030403|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+---------------+-----------+-----------+------+----------+
        |                 |      Latency      |   Iteration   |  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |    Latency    |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+---------------+-----------+-----------+------+----------+
        |- Loop 1         |    10200|    10200|            102|          -|          -|   100|    no    |
        | + Loop 1.1      |      100|      100|              1|          -|          -|   100|    no    |
        |- Loop 2         |  2020200|  9020200| 20202 ~ 90202 |          -|          -|   100|    no    |
        | + Loop 2.1      |    20200|    90200|   202 ~ 902   |          -|          -|   100|    no    |
        |  ++ Loop 2.1.1  |      200|      900|     2 ~ 9     |          -|          -|   100|    no    |
        +-----------------+---------+---------+---------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    195|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      4|       0|      0|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    145|
|Register         |        -|      -|     282|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      4|     282|    340|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------------+-------------------------------+---------+-------+---+----+
    |             Instance             |             Module            | BRAM_18K| DSP48E| FF| LUT|
    +----------------------------------+-------------------------------+---------+-------+---+----+
    |MAT_Multiply_mul_32s_32s_32_6_U0  |MAT_Multiply_mul_32s_32s_32_6  |        0|      4|  0|   0|
    +----------------------------------+-------------------------------+---------+-------+---+----+
    |Total                             |                               |        0|      4|  0|   0|
    +----------------------------------+-------------------------------+---------+-------+---+----+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_2_fu_243_p2        |     +    |      0|  0|   7|           7|           1|
    |i_3_fu_292_p2        |     +    |      0|  0|   7|           7|           1|
    |j_2_fu_255_p2        |     +    |      0|  0|   7|           7|           1|
    |j_3_fu_313_p2        |     +    |      0|  0|   7|           7|           1|
    |k_1_fu_349_p2        |     +    |      0|  0|   7|           7|           1|
    |next_mul1_fu_276_p2  |     +    |      0|  0|  14|          14|           7|
    |next_mul2_fu_370_p2  |     +    |      0|  0|  14|          14|           7|
    |next_mul_fu_231_p2   |     +    |      0|  0|  14|          14|           7|
    |p_addr1_fu_380_p2    |     +    |      0|  0|  14|          14|          14|
    |p_addr4_fu_391_p2    |     +    |      0|  0|  14|          14|          14|
    |p_addr8_fu_328_p2    |     +    |      0|  0|  14|          14|          14|
    |p_addr_fu_265_p2     |     +    |      0|  0|  14|          14|          14|
    |tmp_7_fu_405_p2      |     +    |      0|  0|  32|          32|          32|
    |ap_sig_bdd_70        |    and   |      0|  0|   1|           1|           1|
    |or_cond5_fu_365_p2   |    and   |      0|  0|   1|           1|           1|
    |tmp1_fu_360_p2       |    and   |      0|  0|   1|           1|           1|
    |exitcond1_fu_307_p2  |   icmp   |      0|  0|   3|           7|           6|
    |exitcond2_fu_286_p2  |   icmp   |      0|  0|   3|           7|           6|
    |exitcond3_fu_249_p2  |   icmp   |      0|  0|   3|           7|           6|
    |exitcond4_fu_237_p2  |   icmp   |      0|  0|   3|           7|           6|
    |exitcond_fu_343_p2   |   icmp   |      0|  0|   3|           7|           6|
    |tmp_2_fu_298_p2      |   icmp   |      0|  0|   3|           8|           8|
    |tmp_8_fu_319_p2      |   icmp   |      0|  0|   3|           8|           8|
    |tmp_fu_225_p2        |   icmp   |      0|  0|   3|           8|           8|
    |tmp_s_fu_355_p2      |   icmp   |      0|  0|   3|           8|           8|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 195|         235|         179|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |C_address0        |  14|          3|   14|         42|
    |C_d0              |  32|          3|   32|         96|
    |ap_NS_fsm         |   6|         15|    1|         15|
    |i_1_reg_168       |   7|          2|    7|         14|
    |i_reg_134         |   7|          2|    7|         14|
    |j_1_reg_191       |   7|          2|    7|         14|
    |j_reg_157         |   7|          2|    7|         14|
    |k_reg_202         |   7|          2|    7|         14|
    |mC                |   8|          3|    8|         24|
    |nC                |   8|          3|    8|         24|
    |phi_mul1_reg_179  |  14|          2|   14|         28|
    |phi_mul2_reg_213  |  14|          2|   14|         28|
    |phi_mul_reg_145   |  14|          2|   14|         28|
    +------------------+----+-----------+-----+-----------+
    |Total             | 145|         43|  140|        355|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |A_load_reg_519           |  32|   0|   32|          0|
    |B_load_reg_524           |  32|   0|   32|          0|
    |C_addr_1_reg_487         |  14|   0|   14|          0|
    |ap_CS_fsm                |  14|   0|   14|          0|
    |i_1_reg_168              |   7|   0|    7|          0|
    |i_2_reg_438              |   7|   0|    7|          0|
    |i_3_reg_459              |   7|   0|    7|          0|
    |i_reg_134                |   7|   0|    7|          0|
    |j_1_reg_191              |   7|   0|    7|          0|
    |j_3_reg_472              |   7|   0|    7|          0|
    |j_reg_157                |   7|   0|    7|          0|
    |k_1_reg_495              |   7|   0|    7|          0|
    |k_reg_202                |   7|   0|    7|          0|
    |next_mul1_reg_451        |  14|   0|   14|          0|
    |next_mul2_reg_504        |  14|   0|   14|          0|
    |next_mul_reg_430         |  14|   0|   14|          0|
    |or_cond5_reg_500         |   1|   0|    1|          0|
    |phi_mul1_reg_179         |  14|   0|   14|          0|
    |phi_mul2_reg_213         |  14|   0|   14|          0|
    |phi_mul_reg_145          |  14|   0|   14|          0|
    |tmp_2_reg_464            |   1|   0|    1|          0|
    |tmp_6_reg_529            |  32|   0|   32|          0|
    |tmp_8_reg_477            |   1|   0|    1|          0|
    |tmp_9_trn6_cast_reg_482  |   7|   0|   14|          7|
    |tmp_reg_426              |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 282|   0|  289|          7|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs | MAT_Multiply | return value |
|ap_rst      |  in |    1| ap_ctrl_hs | MAT_Multiply | return value |
|ap_start    |  in |    1| ap_ctrl_hs | MAT_Multiply | return value |
|ap_done     | out |    1| ap_ctrl_hs | MAT_Multiply | return value |
|ap_idle     | out |    1| ap_ctrl_hs | MAT_Multiply | return value |
|ap_ready    | out |    1| ap_ctrl_hs | MAT_Multiply | return value |
|A_address0  | out |   14|  ap_memory |       A      |     array    |
|A_ce0       | out |    1|  ap_memory |       A      |     array    |
|A_q0        |  in |   32|  ap_memory |       A      |     array    |
|B_address0  | out |   14|  ap_memory |       B      |     array    |
|B_ce0       | out |    1|  ap_memory |       B      |     array    |
|B_q0        |  in |   32|  ap_memory |       B      |     array    |
|C_address0  | out |   14|  ap_memory |       C      |     array    |
|C_ce0       | out |    1|  ap_memory |       C      |     array    |
|C_we0       | out |    1|  ap_memory |       C      |     array    |
|C_d0        | out |   32|  ap_memory |       C      |     array    |
|C_q0        |  in |   32|  ap_memory |       C      |     array    |
|mA          |  in |    8|   ap_none  |      mA      |    scalar    |
|nA          |  in |    8|   ap_none  |      nA      |    scalar    |
|mB          |  in |    8|   ap_none  |      mB      |    scalar    |
|nB          |  in |    8|   ap_none  |      nB      |    scalar    |
|mC          | out |    8|   ap_vld   |      mC      |    pointer   |
|mC_ap_vld   | out |    1|   ap_vld   |      mC      |    pointer   |
|nC          | out |    8|   ap_vld   |      nC      |    pointer   |
|nC_ap_vld   | out |    1|   ap_vld   |      nC      |    pointer   |
+------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 14
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	4  / (!tmp)
	2  / (tmp)
2 --> 
	3  / (!exitcond4)
	4  / (exitcond4)
3 --> 
	2  / (exitcond3)
	3  / (!exitcond3)
4 --> 
	5  / (tmp & !exitcond2)
5 --> 
	4  / (exitcond1)
	6  / (!exitcond1)
6 --> 
	5  / (exitcond)
	7  / (!exitcond & or_cond5)
	14  / (!exitcond & !or_cond5)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	6  / true
* FSM state operations: 

 <State 1>: 2.00ns
ST_1: stg_15 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %A) nounwind, !map !0

ST_1: stg_16 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %B) nounwind, !map !6

ST_1: stg_17 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %C) nounwind, !map !10

ST_1: stg_18 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i8 %mA) nounwind, !map !14

ST_1: stg_19 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i8 %nA) nounwind, !map !20

ST_1: stg_20 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i8 %mB) nounwind, !map !24

ST_1: stg_21 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i8 %nB) nounwind, !map !28

ST_1: stg_22 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i8* %mC) nounwind, !map !32

ST_1: stg_23 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i8* %nC) nounwind, !map !38

ST_1: stg_24 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @str) nounwind

ST_1: nB_read [1/1] 0.00ns
:10  %nB_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %nB) nounwind

ST_1: mB_read [1/1] 0.00ns
:11  %mB_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %mB) nounwind

ST_1: nA_read [1/1] 0.00ns
:12  %nA_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %nA) nounwind

ST_1: mA_read [1/1] 0.00ns
:13  %mA_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %mA) nounwind

ST_1: tmp [1/1] 2.00ns
:14  %tmp = icmp eq i8 %nA_read, %mB_read

ST_1: stg_30 [1/1] 0.00ns
:15  br i1 %tmp, label %1, label %5

ST_1: stg_31 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_auto.i8P(i8* %mC, i8 0) nounwind

ST_1: stg_32 [1/1] 0.00ns
:1  call void @_ssdm_op_Write.ap_auto.i8P(i8* %nC, i8 0) nounwind

ST_1: stg_33 [1/1] 0.00ns
:2  br label %.loopexit

ST_1: stg_34 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_auto.i8P(i8* %mC, i8 %mA_read) nounwind

ST_1: stg_35 [1/1] 0.00ns
:1  call void @_ssdm_op_Write.ap_auto.i8P(i8* %nC, i8 %nB_read) nounwind

ST_1: stg_36 [1/1] 1.57ns
:2  br label %.loopexit19


 <State 2>: 3.54ns
ST_2: i [1/1] 0.00ns
.loopexit19:0  %i = phi i7 [ 0, %1 ], [ %i_2, %.preheader8 ]

ST_2: phi_mul [1/1] 0.00ns
.loopexit19:1  %phi_mul = phi i14 [ 0, %1 ], [ %next_mul, %.preheader8 ]

ST_2: next_mul [1/1] 1.96ns
.loopexit19:2  %next_mul = add i14 %phi_mul, 100

ST_2: exitcond4 [1/1] 1.97ns
.loopexit19:3  %exitcond4 = icmp eq i7 %i, -28

ST_2: empty [1/1] 0.00ns
.loopexit19:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

ST_2: i_2 [1/1] 1.72ns
.loopexit19:5  %i_2 = add i7 %i, 1

ST_2: stg_43 [1/1] 1.57ns
.loopexit19:6  br i1 %exitcond4, label %.preheader7, label %.preheader8


 <State 3>: 4.67ns
ST_3: j [1/1] 0.00ns
.preheader8:0  %j = phi i7 [ %j_2, %2 ], [ 0, %.loopexit19 ]

ST_3: exitcond3 [1/1] 1.97ns
.preheader8:1  %exitcond3 = icmp eq i7 %j, -28

ST_3: empty_2 [1/1] 0.00ns
.preheader8:2  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

ST_3: j_2 [1/1] 1.72ns
.preheader8:3  %j_2 = add i7 %j, 1

ST_3: stg_48 [1/1] 0.00ns
.preheader8:4  br i1 %exitcond3, label %.loopexit19, label %2

ST_3: tmp_5_trn_cast [1/1] 0.00ns
:0  %tmp_5_trn_cast = zext i7 %j to i14

ST_3: p_addr [1/1] 1.96ns
:1  %p_addr = add i14 %tmp_5_trn_cast, %phi_mul

ST_3: tmp_1 [1/1] 0.00ns
:2  %tmp_1 = zext i14 %p_addr to i64

ST_3: C_addr [1/1] 0.00ns
:3  %C_addr = getelementptr [10000 x i32]* %C, i64 0, i64 %tmp_1

ST_3: stg_53 [1/1] 2.71ns
:4  store i32 0, i32* %C_addr, align 4

ST_3: stg_54 [1/1] 0.00ns
:5  br label %.preheader8


 <State 4>: 2.00ns
ST_4: i_1 [1/1] 0.00ns
.preheader7:0  %i_1 = phi i7 [ 0, %.loopexit19 ], [ %i_3, %.preheader6 ]

ST_4: phi_mul1 [1/1] 0.00ns
.preheader7:1  %phi_mul1 = phi i14 [ 0, %.loopexit19 ], [ %next_mul1, %.preheader6 ]

ST_4: next_mul1 [1/1] 1.96ns
.preheader7:2  %next_mul1 = add i14 %phi_mul1, 100

ST_4: i_1_cast [1/1] 0.00ns
.preheader7:3  %i_1_cast = zext i7 %i_1 to i8

ST_4: exitcond2 [1/1] 1.97ns
.preheader7:4  %exitcond2 = icmp eq i7 %i_1, -28

ST_4: empty_3 [1/1] 0.00ns
.preheader7:5  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

ST_4: i_3 [1/1] 1.72ns
.preheader7:6  %i_3 = add i7 %i_1, 1

ST_4: stg_62 [1/1] 0.00ns
.preheader7:7  br i1 %exitcond2, label %.loopexit, label %.preheader6.preheader

ST_4: tmp_2 [1/1] 2.00ns
.preheader6.preheader:0  %tmp_2 = icmp ult i8 %i_1_cast, %mA_read

ST_4: stg_64 [1/1] 1.57ns
.preheader6.preheader:1  br label %.preheader6

ST_4: stg_65 [1/1] 0.00ns
.loopexit:0  ret void


 <State 5>: 2.00ns
ST_5: j_1 [1/1] 0.00ns
.preheader6:0  %j_1 = phi i7 [ 0, %.preheader6.preheader ], [ %j_3, %.preheader ]

ST_5: j_1_cast [1/1] 0.00ns
.preheader6:1  %j_1_cast = zext i7 %j_1 to i8

ST_5: exitcond1 [1/1] 1.97ns
.preheader6:2  %exitcond1 = icmp eq i7 %j_1, -28

ST_5: empty_4 [1/1] 0.00ns
.preheader6:3  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

ST_5: j_3 [1/1] 1.72ns
.preheader6:4  %j_3 = add i7 %j_1, 1

ST_5: stg_71 [1/1] 0.00ns
.preheader6:5  br i1 %exitcond1, label %.preheader7, label %.preheader.preheader

ST_5: tmp_8 [1/1] 2.00ns
.preheader.preheader:0  %tmp_8 = icmp ult i8 %j_1_cast, %nB_read

ST_5: tmp_9_trn6_cast [1/1] 0.00ns
.preheader.preheader:1  %tmp_9_trn6_cast = zext i7 %j_1 to i14

ST_5: p_addr8 [1/1] 1.96ns
.preheader.preheader:2  %p_addr8 = add i14 %tmp_9_trn6_cast, %phi_mul1

ST_5: tmp_3 [1/1] 0.00ns
.preheader.preheader:3  %tmp_3 = zext i14 %p_addr8 to i64

ST_5: C_addr_1 [1/1] 0.00ns
.preheader.preheader:4  %C_addr_1 = getelementptr [10000 x i32]* %C, i64 0, i64 %tmp_3

ST_5: stg_77 [1/1] 1.57ns
.preheader.preheader:5  br label %.preheader


 <State 6>: 4.74ns
ST_6: k [1/1] 0.00ns
.preheader:0  %k = phi i7 [ %k_1, %._crit_edge ], [ 0, %.preheader.preheader ]

ST_6: phi_mul2 [1/1] 0.00ns
.preheader:1  %phi_mul2 = phi i14 [ %next_mul2, %._crit_edge ], [ 0, %.preheader.preheader ]

ST_6: k_cast [1/1] 0.00ns
.preheader:2  %k_cast = zext i7 %k to i8

ST_6: exitcond [1/1] 1.97ns
.preheader:3  %exitcond = icmp eq i7 %k, -28

ST_6: empty_5 [1/1] 0.00ns
.preheader:4  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

ST_6: k_1 [1/1] 1.72ns
.preheader:5  %k_1 = add i7 %k, 1

ST_6: stg_84 [1/1] 0.00ns
.preheader:6  br i1 %exitcond, label %.preheader6, label %3

ST_6: tmp_s [1/1] 2.00ns
:0  %tmp_s = icmp ult i8 %k_cast, %mB_read

ST_6: tmp1 [1/1] 1.37ns
:1  %tmp1 = and i1 %tmp_8, %tmp_s

ST_6: or_cond5 [1/1] 1.37ns
:2  %or_cond5 = and i1 %tmp1, %tmp_2

ST_6: next_mul2 [1/1] 1.96ns
:3  %next_mul2 = add i14 %phi_mul2, 100

ST_6: stg_89 [1/1] 0.00ns
:4  br i1 %or_cond5, label %4, label %._crit_edge

ST_6: tmp_4_trn_cast [1/1] 0.00ns
:0  %tmp_4_trn_cast = zext i7 %k to i14

ST_6: p_addr1 [1/1] 1.96ns
:1  %p_addr1 = add i14 %tmp_4_trn_cast, %phi_mul1

ST_6: tmp_4 [1/1] 0.00ns
:2  %tmp_4 = zext i14 %p_addr1 to i64

ST_6: A_addr [1/1] 0.00ns
:3  %A_addr = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_4

ST_6: A_load [2/2] 2.71ns
:4  %A_load = load i32* %A_addr, align 4

ST_6: p_addr4 [1/1] 1.96ns
:5  %p_addr4 = add i14 %tmp_9_trn6_cast, %phi_mul2

ST_6: tmp_5 [1/1] 0.00ns
:6  %tmp_5 = zext i14 %p_addr4 to i64

ST_6: B_addr [1/1] 0.00ns
:7  %B_addr = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_5

ST_6: B_load [2/2] 2.71ns
:8  %B_load = load i32* %B_addr, align 4


 <State 7>: 2.71ns
ST_7: A_load [1/2] 2.71ns
:4  %A_load = load i32* %A_addr, align 4

ST_7: B_load [1/2] 2.71ns
:8  %B_load = load i32* %B_addr, align 4


 <State 8>: 6.08ns
ST_8: tmp_6 [6/6] 6.08ns
:9  %tmp_6 = mul nsw i32 %B_load, %A_load


 <State 9>: 6.08ns
ST_9: tmp_6 [5/6] 6.08ns
:9  %tmp_6 = mul nsw i32 %B_load, %A_load


 <State 10>: 6.08ns
ST_10: tmp_6 [4/6] 6.08ns
:9  %tmp_6 = mul nsw i32 %B_load, %A_load


 <State 11>: 6.08ns
ST_11: tmp_6 [3/6] 6.08ns
:9  %tmp_6 = mul nsw i32 %B_load, %A_load


 <State 12>: 6.08ns
ST_12: tmp_6 [2/6] 6.08ns
:9  %tmp_6 = mul nsw i32 %B_load, %A_load


 <State 13>: 6.08ns
ST_13: tmp_6 [1/6] 6.08ns
:9  %tmp_6 = mul nsw i32 %B_load, %A_load

ST_13: C_load [2/2] 2.71ns
:10  %C_load = load i32* %C_addr_1, align 4


 <State 14>: 7.86ns
ST_14: C_load [1/2] 2.71ns
:10  %C_load = load i32* %C_addr_1, align 4

ST_14: tmp_7 [1/1] 2.44ns
:11  %tmp_7 = add nsw i32 %C_load, %tmp_6

ST_14: stg_110 [1/1] 2.71ns
:12  store i32 %tmp_7, i32* %C_addr_1, align 4

ST_14: stg_111 [1/1] 0.00ns
:13  br label %._crit_edge

ST_14: stg_112 [1/1] 0.00ns
._crit_edge:0  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0xb1214ceed0; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0xb1214d0280; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; mode=0xb1214d0310; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ mA]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0xb1214ce4b0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nA]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0xb1214ce5d0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mB]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0xb1214cf110; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nB]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0xb1246d0f00; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mC]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0xb1246d19b0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ nC]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0xb1246d1bf0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_15          (specbitsmap      ) [ 000000000000000]
stg_16          (specbitsmap      ) [ 000000000000000]
stg_17          (specbitsmap      ) [ 000000000000000]
stg_18          (specbitsmap      ) [ 000000000000000]
stg_19          (specbitsmap      ) [ 000000000000000]
stg_20          (specbitsmap      ) [ 000000000000000]
stg_21          (specbitsmap      ) [ 000000000000000]
stg_22          (specbitsmap      ) [ 000000000000000]
stg_23          (specbitsmap      ) [ 000000000000000]
stg_24          (spectopmodule    ) [ 000000000000000]
nB_read         (read             ) [ 001111111111111]
mB_read         (read             ) [ 001111111111111]
nA_read         (read             ) [ 000000000000000]
mA_read         (read             ) [ 001111111111111]
tmp             (icmp             ) [ 011111111111111]
stg_30          (br               ) [ 000000000000000]
stg_31          (write            ) [ 000000000000000]
stg_32          (write            ) [ 000000000000000]
stg_33          (br               ) [ 000000000000000]
stg_34          (write            ) [ 000000000000000]
stg_35          (write            ) [ 000000000000000]
stg_36          (br               ) [ 011100000000000]
i               (phi              ) [ 001000000000000]
phi_mul         (phi              ) [ 001100000000000]
next_mul        (add              ) [ 011100000000000]
exitcond4       (icmp             ) [ 001100000000000]
empty           (speclooptripcount) [ 000000000000000]
i_2             (add              ) [ 011100000000000]
stg_43          (br               ) [ 001111111111111]
j               (phi              ) [ 000100000000000]
exitcond3       (icmp             ) [ 001100000000000]
empty_2         (speclooptripcount) [ 000000000000000]
j_2             (add              ) [ 001100000000000]
stg_48          (br               ) [ 011100000000000]
tmp_5_trn_cast  (zext             ) [ 000000000000000]
p_addr          (add              ) [ 000000000000000]
tmp_1           (zext             ) [ 000000000000000]
C_addr          (getelementptr    ) [ 000000000000000]
stg_53          (store            ) [ 000000000000000]
stg_54          (br               ) [ 001100000000000]
i_1             (phi              ) [ 000010000000000]
phi_mul1        (phi              ) [ 000011111111111]
next_mul1       (add              ) [ 001011111111111]
i_1_cast        (zext             ) [ 000000000000000]
exitcond2       (icmp             ) [ 000011111111111]
empty_3         (speclooptripcount) [ 000000000000000]
i_3             (add              ) [ 001011111111111]
stg_62          (br               ) [ 000000000000000]
tmp_2           (icmp             ) [ 000001111111111]
stg_64          (br               ) [ 000011111111111]
stg_65          (ret              ) [ 000000000000000]
j_1             (phi              ) [ 000001000000000]
j_1_cast        (zext             ) [ 000000000000000]
exitcond1       (icmp             ) [ 000011111111111]
empty_4         (speclooptripcount) [ 000000000000000]
j_3             (add              ) [ 000011111111111]
stg_71          (br               ) [ 001011111111111]
tmp_8           (icmp             ) [ 000000111111111]
tmp_9_trn6_cast (zext             ) [ 000000111111111]
p_addr8         (add              ) [ 000000000000000]
tmp_3           (zext             ) [ 000000000000000]
C_addr_1        (getelementptr    ) [ 000000111111111]
stg_77          (br               ) [ 000011111111111]
k               (phi              ) [ 000000100000000]
phi_mul2        (phi              ) [ 000000100000000]
k_cast          (zext             ) [ 000000000000000]
exitcond        (icmp             ) [ 000011111111111]
empty_5         (speclooptripcount) [ 000000000000000]
k_1             (add              ) [ 000011111111111]
stg_84          (br               ) [ 000011111111111]
tmp_s           (icmp             ) [ 000000000000000]
tmp1            (and              ) [ 000000000000000]
or_cond5        (and              ) [ 000011111111111]
next_mul2       (add              ) [ 000011111111111]
stg_89          (br               ) [ 000000000000000]
tmp_4_trn_cast  (zext             ) [ 000000000000000]
p_addr1         (add              ) [ 000000000000000]
tmp_4           (zext             ) [ 000000000000000]
A_addr          (getelementptr    ) [ 000000010000000]
p_addr4         (add              ) [ 000000000000000]
tmp_5           (zext             ) [ 000000000000000]
B_addr          (getelementptr    ) [ 000000010000000]
A_load          (load             ) [ 000000001111110]
B_load          (load             ) [ 000000001111110]
tmp_6           (mul              ) [ 000011100000001]
C_load          (load             ) [ 000000000000000]
tmp_7           (add              ) [ 000000000000000]
stg_110         (store            ) [ 000000000000000]
stg_111         (br               ) [ 000000000000000]
stg_112         (br               ) [ 000011111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="C">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="mA">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mA"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="nA">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nA"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="mB">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mB"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="nB">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nB"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="mC">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mC"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="nC">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nC"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8P"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="nB_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="8" slack="0"/>
<pin id="50" dir="0" index="1" bw="8" slack="0"/>
<pin id="51" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nB_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="mB_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="8" slack="0"/>
<pin id="56" dir="0" index="1" bw="8" slack="0"/>
<pin id="57" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mB_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="nA_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="8" slack="0"/>
<pin id="62" dir="0" index="1" bw="8" slack="0"/>
<pin id="63" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nA_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="mA_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="8" slack="0"/>
<pin id="68" dir="0" index="1" bw="8" slack="0"/>
<pin id="69" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mA_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_write_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="0" slack="0"/>
<pin id="74" dir="0" index="1" bw="8" slack="0"/>
<pin id="75" dir="0" index="2" bw="8" slack="0"/>
<pin id="76" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_31/1 stg_34/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_write_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="8" slack="0"/>
<pin id="83" dir="0" index="2" bw="8" slack="0"/>
<pin id="84" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_32/1 stg_35/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="C_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="14" slack="0"/>
<pin id="94" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr/3 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="14" slack="0"/>
<pin id="99" dir="0" index="1" bw="32" slack="0"/>
<pin id="100" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="stg_53/3 C_load/13 stg_110/14 "/>
</bind>
</comp>

<comp id="103" class="1004" name="C_addr_1_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="14" slack="0"/>
<pin id="107" dir="1" index="3" bw="14" slack="8"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr_1/5 "/>
</bind>
</comp>

<comp id="110" class="1004" name="A_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="14" slack="0"/>
<pin id="114" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/6 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_access_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="14" slack="0"/>
<pin id="119" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="120" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_load/6 "/>
</bind>
</comp>

<comp id="122" class="1004" name="B_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="14" slack="0"/>
<pin id="126" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr/6 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_access_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="14" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="132" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_load/6 "/>
</bind>
</comp>

<comp id="134" class="1005" name="i_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="7" slack="1"/>
<pin id="136" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="138" class="1004" name="i_phi_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="1"/>
<pin id="140" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="7" slack="0"/>
<pin id="142" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="145" class="1005" name="phi_mul_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="14" slack="1"/>
<pin id="147" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="149" class="1004" name="phi_mul_phi_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="1"/>
<pin id="151" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="14" slack="0"/>
<pin id="153" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="157" class="1005" name="j_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="7" slack="1"/>
<pin id="159" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="j_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="7" slack="0"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="1" slack="1"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="168" class="1005" name="i_1_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="7" slack="1"/>
<pin id="170" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="172" class="1004" name="i_1_phi_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="1"/>
<pin id="174" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="7" slack="0"/>
<pin id="176" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/4 "/>
</bind>
</comp>

<comp id="179" class="1005" name="phi_mul1_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="14" slack="1"/>
<pin id="181" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul1 (phireg) "/>
</bind>
</comp>

<comp id="183" class="1004" name="phi_mul1_phi_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="1"/>
<pin id="185" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="14" slack="0"/>
<pin id="187" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul1/4 "/>
</bind>
</comp>

<comp id="191" class="1005" name="j_1_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="7" slack="1"/>
<pin id="193" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="195" class="1004" name="j_1_phi_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="1"/>
<pin id="197" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="7" slack="0"/>
<pin id="199" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/5 "/>
</bind>
</comp>

<comp id="202" class="1005" name="k_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="7" slack="1"/>
<pin id="204" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="206" class="1004" name="k_phi_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="7" slack="0"/>
<pin id="208" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="209" dir="0" index="2" bw="1" slack="1"/>
<pin id="210" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/6 "/>
</bind>
</comp>

<comp id="213" class="1005" name="phi_mul2_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="14" slack="1"/>
<pin id="215" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul2 (phireg) "/>
</bind>
</comp>

<comp id="217" class="1004" name="phi_mul2_phi_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="14" slack="0"/>
<pin id="219" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="1" slack="1"/>
<pin id="221" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul2/6 "/>
</bind>
</comp>

<comp id="225" class="1004" name="tmp_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="8" slack="0"/>
<pin id="227" dir="0" index="1" bw="8" slack="0"/>
<pin id="228" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="next_mul_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="14" slack="0"/>
<pin id="233" dir="0" index="1" bw="8" slack="0"/>
<pin id="234" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="exitcond4_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="7" slack="0"/>
<pin id="239" dir="0" index="1" bw="7" slack="0"/>
<pin id="240" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="i_2_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="7" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="exitcond3_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="7" slack="0"/>
<pin id="251" dir="0" index="1" bw="7" slack="0"/>
<pin id="252" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/3 "/>
</bind>
</comp>

<comp id="255" class="1004" name="j_2_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="7" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="tmp_5_trn_cast_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="7" slack="0"/>
<pin id="263" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_trn_cast/3 "/>
</bind>
</comp>

<comp id="265" class="1004" name="p_addr_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="7" slack="0"/>
<pin id="267" dir="0" index="1" bw="14" slack="1"/>
<pin id="268" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="tmp_1_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="14" slack="0"/>
<pin id="273" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="next_mul1_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="14" slack="0"/>
<pin id="278" dir="0" index="1" bw="8" slack="0"/>
<pin id="279" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul1/4 "/>
</bind>
</comp>

<comp id="282" class="1004" name="i_1_cast_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="7" slack="0"/>
<pin id="284" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_1_cast/4 "/>
</bind>
</comp>

<comp id="286" class="1004" name="exitcond2_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="7" slack="0"/>
<pin id="288" dir="0" index="1" bw="7" slack="0"/>
<pin id="289" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/4 "/>
</bind>
</comp>

<comp id="292" class="1004" name="i_3_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="7" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/4 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_2_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="8" slack="0"/>
<pin id="300" dir="0" index="1" bw="8" slack="2"/>
<pin id="301" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="303" class="1004" name="j_1_cast_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="7" slack="0"/>
<pin id="305" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_1_cast/5 "/>
</bind>
</comp>

<comp id="307" class="1004" name="exitcond1_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="7" slack="0"/>
<pin id="309" dir="0" index="1" bw="7" slack="0"/>
<pin id="310" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/5 "/>
</bind>
</comp>

<comp id="313" class="1004" name="j_3_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="7" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_3/5 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp_8_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="8" slack="0"/>
<pin id="321" dir="0" index="1" bw="8" slack="3"/>
<pin id="322" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_9_trn6_cast_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="7" slack="0"/>
<pin id="326" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_trn6_cast/5 "/>
</bind>
</comp>

<comp id="328" class="1004" name="p_addr8_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="7" slack="0"/>
<pin id="330" dir="0" index="1" bw="14" slack="1"/>
<pin id="331" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr8/5 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_3_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="14" slack="0"/>
<pin id="336" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/5 "/>
</bind>
</comp>

<comp id="339" class="1004" name="k_cast_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="7" slack="0"/>
<pin id="341" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_cast/6 "/>
</bind>
</comp>

<comp id="343" class="1004" name="exitcond_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="7" slack="0"/>
<pin id="345" dir="0" index="1" bw="7" slack="0"/>
<pin id="346" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/6 "/>
</bind>
</comp>

<comp id="349" class="1004" name="k_1_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="7" slack="0"/>
<pin id="351" dir="0" index="1" bw="1" slack="0"/>
<pin id="352" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/6 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_s_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="8" slack="0"/>
<pin id="357" dir="0" index="1" bw="8" slack="4"/>
<pin id="358" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp1_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="1"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp1/6 "/>
</bind>
</comp>

<comp id="365" class="1004" name="or_cond5_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="0"/>
<pin id="367" dir="0" index="1" bw="1" slack="2"/>
<pin id="368" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond5/6 "/>
</bind>
</comp>

<comp id="370" class="1004" name="next_mul2_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="14" slack="0"/>
<pin id="372" dir="0" index="1" bw="8" slack="0"/>
<pin id="373" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul2/6 "/>
</bind>
</comp>

<comp id="376" class="1004" name="tmp_4_trn_cast_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="7" slack="0"/>
<pin id="378" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_trn_cast/6 "/>
</bind>
</comp>

<comp id="380" class="1004" name="p_addr1_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="7" slack="0"/>
<pin id="382" dir="0" index="1" bw="14" slack="2"/>
<pin id="383" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr1/6 "/>
</bind>
</comp>

<comp id="386" class="1004" name="tmp_4_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="14" slack="0"/>
<pin id="388" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/6 "/>
</bind>
</comp>

<comp id="391" class="1004" name="p_addr4_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="7" slack="1"/>
<pin id="393" dir="0" index="1" bw="14" slack="0"/>
<pin id="394" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr4/6 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_5_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="14" slack="0"/>
<pin id="398" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5/6 "/>
</bind>
</comp>

<comp id="401" class="1004" name="grp_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="1"/>
<pin id="403" dir="0" index="1" bw="32" slack="1"/>
<pin id="404" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_6/8 "/>
</bind>
</comp>

<comp id="405" class="1004" name="tmp_7_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="0"/>
<pin id="407" dir="0" index="1" bw="32" slack="1"/>
<pin id="408" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/14 "/>
</bind>
</comp>

<comp id="411" class="1005" name="nB_read_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="8" slack="3"/>
<pin id="413" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="nB_read "/>
</bind>
</comp>

<comp id="416" class="1005" name="mB_read_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="8" slack="4"/>
<pin id="418" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="mB_read "/>
</bind>
</comp>

<comp id="421" class="1005" name="mA_read_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="8" slack="2"/>
<pin id="423" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="mA_read "/>
</bind>
</comp>

<comp id="426" class="1005" name="tmp_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="2"/>
<pin id="428" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="430" class="1005" name="next_mul_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="14" slack="0"/>
<pin id="432" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="438" class="1005" name="i_2_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="7" slack="0"/>
<pin id="440" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="446" class="1005" name="j_2_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="7" slack="0"/>
<pin id="448" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="451" class="1005" name="next_mul1_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="14" slack="0"/>
<pin id="453" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="next_mul1 "/>
</bind>
</comp>

<comp id="459" class="1005" name="i_3_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="7" slack="0"/>
<pin id="461" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="464" class="1005" name="tmp_2_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="2"/>
<pin id="466" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="472" class="1005" name="j_3_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="7" slack="0"/>
<pin id="474" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j_3 "/>
</bind>
</comp>

<comp id="477" class="1005" name="tmp_8_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="1"/>
<pin id="479" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="482" class="1005" name="tmp_9_trn6_cast_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="14" slack="1"/>
<pin id="484" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9_trn6_cast "/>
</bind>
</comp>

<comp id="487" class="1005" name="C_addr_1_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="14" slack="8"/>
<pin id="489" dir="1" index="1" bw="14" slack="8"/>
</pin_list>
<bind>
<opset="C_addr_1 "/>
</bind>
</comp>

<comp id="495" class="1005" name="k_1_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="7" slack="0"/>
<pin id="497" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="500" class="1005" name="or_cond5_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="8"/>
<pin id="502" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond5 "/>
</bind>
</comp>

<comp id="504" class="1005" name="next_mul2_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="14" slack="0"/>
<pin id="506" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="next_mul2 "/>
</bind>
</comp>

<comp id="509" class="1005" name="A_addr_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="14" slack="1"/>
<pin id="511" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="514" class="1005" name="B_addr_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="14" slack="1"/>
<pin id="516" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="B_addr "/>
</bind>
</comp>

<comp id="519" class="1005" name="A_load_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="32" slack="1"/>
<pin id="521" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_load "/>
</bind>
</comp>

<comp id="524" class="1005" name="B_load_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="32" slack="1"/>
<pin id="526" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_load "/>
</bind>
</comp>

<comp id="529" class="1005" name="tmp_6_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="32" slack="1"/>
<pin id="531" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="52"><net_src comp="24" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="12" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="24" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="10" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="24" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="8" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="24" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="26" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="14" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="79"><net_src comp="28" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="85"><net_src comp="26" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="16" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="87"><net_src comp="28" pin="0"/><net_sink comp="80" pin=2"/></net>

<net id="88"><net_src comp="66" pin="2"/><net_sink comp="72" pin=2"/></net>

<net id="89"><net_src comp="48" pin="2"/><net_sink comp="80" pin=2"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="44" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="46" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="102"><net_src comp="90" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="108"><net_src comp="4" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="44" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="44" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="110" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="127"><net_src comp="2" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="44" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="133"><net_src comp="122" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="137"><net_src comp="30" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="134" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="32" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="145" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="156"><net_src comp="149" pin="4"/><net_sink comp="145" pin=0"/></net>

<net id="160"><net_src comp="30" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="157" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="171"><net_src comp="30" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="168" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="32" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="179" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="190"><net_src comp="183" pin="4"/><net_sink comp="179" pin=0"/></net>

<net id="194"><net_src comp="30" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="201"><net_src comp="191" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="30" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="212"><net_src comp="202" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="216"><net_src comp="32" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="223"><net_src comp="213" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="229"><net_src comp="60" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="54" pin="2"/><net_sink comp="225" pin=1"/></net>

<net id="235"><net_src comp="149" pin="4"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="34" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="138" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="36" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="247"><net_src comp="138" pin="4"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="42" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="253"><net_src comp="161" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="36" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="161" pin="4"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="42" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="264"><net_src comp="161" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="269"><net_src comp="261" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="145" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="274"><net_src comp="265" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="280"><net_src comp="183" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="34" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="285"><net_src comp="172" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="290"><net_src comp="172" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="36" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="172" pin="4"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="42" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="282" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="306"><net_src comp="195" pin="4"/><net_sink comp="303" pin=0"/></net>

<net id="311"><net_src comp="195" pin="4"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="36" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="317"><net_src comp="195" pin="4"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="42" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="323"><net_src comp="303" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="327"><net_src comp="195" pin="4"/><net_sink comp="324" pin=0"/></net>

<net id="332"><net_src comp="324" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="179" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="337"><net_src comp="328" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="342"><net_src comp="206" pin="4"/><net_sink comp="339" pin=0"/></net>

<net id="347"><net_src comp="206" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="36" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="353"><net_src comp="206" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="42" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="359"><net_src comp="339" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="364"><net_src comp="355" pin="2"/><net_sink comp="360" pin=1"/></net>

<net id="369"><net_src comp="360" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="374"><net_src comp="217" pin="4"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="34" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="379"><net_src comp="206" pin="4"/><net_sink comp="376" pin=0"/></net>

<net id="384"><net_src comp="376" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="179" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="389"><net_src comp="380" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="395"><net_src comp="217" pin="4"/><net_sink comp="391" pin=1"/></net>

<net id="399"><net_src comp="391" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="409"><net_src comp="97" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="405" pin="2"/><net_sink comp="97" pin=1"/></net>

<net id="414"><net_src comp="48" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="419"><net_src comp="54" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="424"><net_src comp="66" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="429"><net_src comp="225" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="433"><net_src comp="231" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="441"><net_src comp="243" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="449"><net_src comp="255" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="454"><net_src comp="276" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="462"><net_src comp="292" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="467"><net_src comp="298" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="475"><net_src comp="313" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="480"><net_src comp="319" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="485"><net_src comp="324" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="490"><net_src comp="103" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="498"><net_src comp="349" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="503"><net_src comp="365" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="507"><net_src comp="370" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="512"><net_src comp="110" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="517"><net_src comp="122" pin="3"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="522"><net_src comp="117" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="527"><net_src comp="129" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="532"><net_src comp="401" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="405" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mC | {1 }
	Port: nC | {1 }
  - Chain level:
	State 1
		stg_30 : 1
	State 2
		next_mul : 1
		exitcond4 : 1
		i_2 : 1
		stg_43 : 2
	State 3
		exitcond3 : 1
		j_2 : 1
		stg_48 : 2
		tmp_5_trn_cast : 1
		p_addr : 2
		tmp_1 : 3
		C_addr : 4
		stg_53 : 5
	State 4
		next_mul1 : 1
		i_1_cast : 1
		exitcond2 : 1
		i_3 : 1
		stg_62 : 2
		tmp_2 : 2
	State 5
		j_1_cast : 1
		exitcond1 : 1
		j_3 : 1
		stg_71 : 2
		tmp_8 : 2
		tmp_9_trn6_cast : 1
		p_addr8 : 2
		tmp_3 : 3
		C_addr_1 : 4
	State 6
		k_cast : 1
		exitcond : 1
		k_1 : 1
		stg_84 : 2
		tmp_s : 2
		tmp1 : 3
		or_cond5 : 3
		next_mul2 : 1
		stg_89 : 3
		tmp_4_trn_cast : 1
		p_addr1 : 2
		tmp_4 : 3
		A_addr : 4
		A_load : 5
		p_addr4 : 1
		tmp_5 : 2
		B_addr : 3
		B_load : 4
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		tmp_7 : 1
		stg_110 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |     next_mul_fu_231    |    0    |    0    |    14   |
|          |       i_2_fu_243       |    0    |    0    |    7    |
|          |       j_2_fu_255       |    0    |    0    |    7    |
|          |      p_addr_fu_265     |    0    |    0    |    14   |
|          |    next_mul1_fu_276    |    0    |    0    |    14   |
|          |       i_3_fu_292       |    0    |    0    |    7    |
|    add   |       j_3_fu_313       |    0    |    0    |    7    |
|          |     p_addr8_fu_328     |    0    |    0    |    14   |
|          |       k_1_fu_349       |    0    |    0    |    7    |
|          |    next_mul2_fu_370    |    0    |    0    |    14   |
|          |     p_addr1_fu_380     |    0    |    0    |    14   |
|          |     p_addr4_fu_391     |    0    |    0    |    14   |
|          |      tmp_7_fu_405      |    0    |    0    |    32   |
|----------|------------------------|---------|---------|---------|
|          |       tmp_fu_225       |    0    |    0    |    3    |
|          |    exitcond4_fu_237    |    0    |    0    |    3    |
|          |    exitcond3_fu_249    |    0    |    0    |    3    |
|          |    exitcond2_fu_286    |    0    |    0    |    3    |
|   icmp   |      tmp_2_fu_298      |    0    |    0    |    3    |
|          |    exitcond1_fu_307    |    0    |    0    |    3    |
|          |      tmp_8_fu_319      |    0    |    0    |    3    |
|          |     exitcond_fu_343    |    0    |    0    |    3    |
|          |      tmp_s_fu_355      |    0    |    0    |    3    |
|----------|------------------------|---------|---------|---------|
|    mul   |       grp_fu_401       |    4    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|    and   |       tmp1_fu_360      |    0    |    0    |    1    |
|          |     or_cond5_fu_365    |    0    |    0    |    1    |
|----------|------------------------|---------|---------|---------|
|          |   nB_read_read_fu_48   |    0    |    0    |    0    |
|   read   |   mB_read_read_fu_54   |    0    |    0    |    0    |
|          |   nA_read_read_fu_60   |    0    |    0    |    0    |
|          |   mA_read_read_fu_66   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   write  |     grp_write_fu_72    |    0    |    0    |    0    |
|          |     grp_write_fu_80    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |  tmp_5_trn_cast_fu_261 |    0    |    0    |    0    |
|          |      tmp_1_fu_271      |    0    |    0    |    0    |
|          |     i_1_cast_fu_282    |    0    |    0    |    0    |
|          |     j_1_cast_fu_303    |    0    |    0    |    0    |
|   zext   | tmp_9_trn6_cast_fu_324 |    0    |    0    |    0    |
|          |      tmp_3_fu_334      |    0    |    0    |    0    |
|          |      k_cast_fu_339     |    0    |    0    |    0    |
|          |  tmp_4_trn_cast_fu_376 |    0    |    0    |    0    |
|          |      tmp_4_fu_386      |    0    |    0    |    0    |
|          |      tmp_5_fu_396      |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    4    |    0    |   194   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|     A_addr_reg_509    |   14   |
|     A_load_reg_519    |   32   |
|     B_addr_reg_514    |   14   |
|     B_load_reg_524    |   32   |
|    C_addr_1_reg_487   |   14   |
|      i_1_reg_168      |    7   |
|      i_2_reg_438      |    7   |
|      i_3_reg_459      |    7   |
|       i_reg_134       |    7   |
|      j_1_reg_191      |    7   |
|      j_2_reg_446      |    7   |
|      j_3_reg_472      |    7   |
|       j_reg_157       |    7   |
|      k_1_reg_495      |    7   |
|       k_reg_202       |    7   |
|    mA_read_reg_421    |    8   |
|    mB_read_reg_416    |    8   |
|    nB_read_reg_411    |    8   |
|   next_mul1_reg_451   |   14   |
|   next_mul2_reg_504   |   14   |
|    next_mul_reg_430   |   14   |
|    or_cond5_reg_500   |    1   |
|    phi_mul1_reg_179   |   14   |
|    phi_mul2_reg_213   |   14   |
|    phi_mul_reg_145    |   14   |
|     tmp_2_reg_464     |    1   |
|     tmp_6_reg_529     |   32   |
|     tmp_8_reg_477     |    1   |
|tmp_9_trn6_cast_reg_482|   14   |
|      tmp_reg_426      |    1   |
+-----------------------+--------+
|         Total         |   334  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_72  |  p2  |   2  |   8  |   16   ||    8    |
|  grp_write_fu_80  |  p2  |   2  |   8  |   16   ||    8    |
|  grp_access_fu_97 |  p0  |   2  |  14  |   28   ||    14   |
|  grp_access_fu_97 |  p1  |   2  |  32  |   64   ||    32   |
| grp_access_fu_117 |  p0  |   2  |  14  |   28   ||    14   |
| grp_access_fu_129 |  p0  |   2  |  14  |   28   ||    14   |
|  phi_mul_reg_145  |  p0  |   2  |  14  |   28   ||    14   |
|  phi_mul1_reg_179 |  p0  |   2  |  14  |   28   ||    14   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   236  ||  12.568 ||   118   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |    0   |   194  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   12   |    -   |   118  |
|  Register |    -   |    -   |   334  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |   12   |   334  |   312  |
+-----------+--------+--------+--------+--------+
