// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module hardware_encoding_computing (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        input_r_dout,
        input_r_empty_n,
        input_r_read,
        output_r_din,
        output_r_full_n,
        output_r_write
);

parameter    ap_ST_fsm_state1 = 32'd1;
parameter    ap_ST_fsm_state2 = 32'd2;
parameter    ap_ST_fsm_state3 = 32'd4;
parameter    ap_ST_fsm_state4 = 32'd8;
parameter    ap_ST_fsm_state5 = 32'd16;
parameter    ap_ST_fsm_pp0_stage0 = 32'd32;
parameter    ap_ST_fsm_state8 = 32'd64;
parameter    ap_ST_fsm_state9 = 32'd128;
parameter    ap_ST_fsm_state10 = 32'd256;
parameter    ap_ST_fsm_state11 = 32'd512;
parameter    ap_ST_fsm_state12 = 32'd1024;
parameter    ap_ST_fsm_state13 = 32'd2048;
parameter    ap_ST_fsm_pp3_stage0 = 32'd4096;
parameter    ap_ST_fsm_pp3_stage1 = 32'd8192;
parameter    ap_ST_fsm_pp3_stage2 = 32'd16384;
parameter    ap_ST_fsm_pp3_stage3 = 32'd32768;
parameter    ap_ST_fsm_pp3_stage4 = 32'd65536;
parameter    ap_ST_fsm_pp3_stage5 = 32'd131072;
parameter    ap_ST_fsm_pp3_stage6 = 32'd262144;
parameter    ap_ST_fsm_pp3_stage7 = 32'd524288;
parameter    ap_ST_fsm_pp3_stage8 = 32'd1048576;
parameter    ap_ST_fsm_pp3_stage9 = 32'd2097152;
parameter    ap_ST_fsm_pp3_stage10 = 32'd4194304;
parameter    ap_ST_fsm_pp3_stage11 = 32'd8388608;
parameter    ap_ST_fsm_pp3_stage12 = 32'd16777216;
parameter    ap_ST_fsm_pp3_stage13 = 32'd33554432;
parameter    ap_ST_fsm_pp3_stage14 = 32'd67108864;
parameter    ap_ST_fsm_pp3_stage15 = 32'd134217728;
parameter    ap_ST_fsm_state32 = 32'd268435456;
parameter    ap_ST_fsm_state33 = 32'd536870912;
parameter    ap_ST_fsm_state34 = 32'd1073741824;
parameter    ap_ST_fsm_state35 = 32'd2147483648;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [7:0] input_r_dout;
input   input_r_empty_n;
output   input_r_read;
output  [15:0] output_r_din;
input   output_r_full_n;
output   output_r_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg input_r_read;
reg[15:0] output_r_din;
reg output_r_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [31:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    input_r_blk_n;
wire    ap_CS_fsm_state2;
wire   [0:0] tmp_fu_532_p3;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln225_1_reg_3283;
reg    output_r_blk_n;
wire    ap_CS_fsm_state33;
wire    ap_CS_fsm_pp3_stage0;
reg    ap_enable_reg_pp3_iter1;
wire    ap_block_pp3_stage0;
reg   [0:0] icmp_ln254_reg_3308;
reg   [0:0] icmp_ln256_reg_3317;
reg   [0:0] and_ln53_reg_3692;
reg   [0:0] and_ln60_reg_3696;
reg   [0:0] hit_reg_3705;
wire    ap_CS_fsm_state35;
reg   [14:0] i_reg_377;
reg   [14:0] i_3_reg_411;
reg   [15:0] prefix_code_2_reg_422;
reg   [31:0] empty_51_reg_433;
reg   [31:0] next_code_3_reg_445;
wire   [2:0] c_1_fu_540_p2;
reg   [2:0] c_1_reg_3252;
reg    ap_block_state2;
wire   [14:0] grp_fu_3234_p3;
reg   [14:0] len_reg_3267;
wire    ap_CS_fsm_state5;
wire   [0:0] icmp_ln225_fu_554_p2;
reg   [0:0] icmp_ln225_reg_3274;
wire   [14:0] add_ln225_fu_559_p2;
reg   [14:0] add_ln225_reg_3278;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state6_pp0_stage0_iter0;
reg    ap_block_state7_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln225_1_fu_565_p2;
wire   [15:0] add_ln235_fu_583_p2;
wire    ap_CS_fsm_state9;
wire   [0:0] tmp_4_fu_575_p3;
wire   [9:0] add_ln242_fu_611_p2;
wire    ap_CS_fsm_state11;
wire   [15:0] zext_ln249_fu_630_p1;
wire    ap_CS_fsm_state13;
wire   [0:0] icmp_ln254_fu_634_p2;
wire    ap_block_state14_pp3_stage0_iter0;
reg    ap_predicate_op577_write_state30;
reg    ap_block_state30_pp3_stage0_iter1;
reg    ap_block_pp3_stage0_11001;
reg   [0:0] icmp_ln254_reg_3308_pp3_iter1_reg;
wire   [14:0] add_ln256_fu_639_p2;
reg   [14:0] add_ln256_reg_3312;
reg    ap_enable_reg_pp3_iter0;
wire   [0:0] icmp_ln256_fu_650_p2;
reg   [0:0] icmp_ln256_reg_3317_pp3_iter1_reg;
wire   [7:0] temp_chunk_q0;
reg   [7:0] next_char_reg_3326;
wire    ap_CS_fsm_pp3_stage1;
wire    ap_block_state15_pp3_stage1_iter0;
wire    ap_block_state31_pp3_stage1_iter1;
wire    ap_block_pp3_stage1_11001;
wire   [21:0] xor_ln27_fu_727_p2;
reg   [21:0] xor_ln27_reg_3335;
reg   [0:0] tmp_6_reg_3340;
wire   [14:0] trunc_ln25_fu_741_p1;
reg   [14:0] trunc_ln25_reg_3346;
reg   [0:0] tmp_7_reg_3351;
reg   [0:0] tmp_8_reg_3358;
reg   [0:0] tmp_9_reg_3365;
reg   [0:0] tmp_10_reg_3372;
reg   [0:0] tmp_11_reg_3379;
wire   [31:0] add_ln25_2_fu_909_p2;
reg   [31:0] add_ln25_2_reg_3386;
wire    ap_CS_fsm_pp3_stage2;
wire    ap_block_state16_pp3_stage2_iter0;
wire    ap_block_pp3_stage2_11001;
wire   [25:0] add_ln27_3_fu_954_p2;
reg   [25:0] add_ln27_3_reg_3392;
wire   [14:0] add_ln25_21_fu_966_p2;
reg   [14:0] add_ln25_21_reg_3397;
wire   [25:0] xor_ln25_2_fu_1130_p2;
reg   [25:0] xor_ln25_2_reg_3402;
wire    ap_CS_fsm_pp3_stage3;
wire    ap_block_state17_pp3_stage3_iter0;
wire    ap_block_pp3_stage3_11001;
wire   [31:0] add_ln25_4_fu_1136_p2;
reg   [31:0] add_ln25_4_reg_3407;
wire   [14:0] xor_ln26_2_fu_1142_p2;
reg   [14:0] xor_ln26_2_reg_3413;
wire   [15:0] trunc_ln26_18_fu_1148_p1;
reg   [15:0] trunc_ln26_18_reg_3418;
wire   [4:0] trunc_ln27_7_fu_1152_p1;
reg   [4:0] trunc_ln27_7_reg_3423;
wire   [25:0] xor_ln25_4_fu_1358_p2;
reg   [25:0] xor_ln25_4_reg_3428;
wire    ap_CS_fsm_pp3_stage4;
wire    ap_block_state18_pp3_stage4_iter0;
wire    ap_block_pp3_stage4_11001;
wire   [31:0] add_ln25_6_fu_1364_p2;
reg   [31:0] add_ln25_6_reg_3433;
wire   [14:0] xor_ln26_4_fu_1370_p2;
reg   [14:0] xor_ln26_4_reg_3439;
wire   [15:0] trunc_ln26_22_fu_1376_p1;
reg   [15:0] trunc_ln26_22_reg_3444;
wire   [4:0] trunc_ln27_10_fu_1380_p1;
reg   [4:0] trunc_ln27_10_reg_3449;
wire   [0:0] trunc_ln263_1_fu_1384_p1;
reg   [0:0] trunc_ln263_1_reg_3454;
wire    ap_CS_fsm_pp3_stage5;
wire    ap_block_state19_pp3_stage5_iter0;
wire    ap_block_pp3_stage5_11001;
wire   [0:0] tmp_12_fu_1568_p3;
reg   [0:0] tmp_12_reg_3459;
wire   [25:0] xor_ln25_6_fu_1602_p2;
reg   [25:0] xor_ln25_6_reg_3465;
wire   [31:0] add_ln25_8_fu_1608_p2;
reg   [31:0] add_ln25_8_reg_3470;
wire   [14:0] xor_ln26_6_fu_1614_p2;
reg   [14:0] xor_ln26_6_reg_3476;
wire   [15:0] trunc_ln26_24_fu_1620_p1;
reg   [15:0] trunc_ln26_24_reg_3481;
wire   [4:0] trunc_ln27_14_fu_1624_p1;
reg   [4:0] trunc_ln27_14_reg_3486;
wire   [0:0] tmp_14_fu_1816_p3;
reg   [0:0] tmp_14_reg_3491;
wire    ap_CS_fsm_pp3_stage6;
wire    ap_block_state20_pp3_stage6_iter0;
wire    ap_block_pp3_stage6_11001;
wire   [25:0] xor_ln25_8_fu_1850_p2;
reg   [25:0] xor_ln25_8_reg_3497;
wire   [31:0] add_ln25_10_fu_1856_p2;
reg   [31:0] add_ln25_10_reg_3502;
wire   [14:0] xor_ln26_8_fu_1862_p2;
reg   [14:0] xor_ln26_8_reg_3508;
wire   [15:0] trunc_ln26_26_fu_1868_p1;
reg   [15:0] trunc_ln26_26_reg_3513;
wire   [4:0] trunc_ln27_18_fu_1872_p1;
reg   [4:0] trunc_ln27_18_reg_3518;
wire   [0:0] tmp_16_fu_2064_p3;
reg   [0:0] tmp_16_reg_3523;
wire    ap_CS_fsm_pp3_stage7;
wire    ap_block_state21_pp3_stage7_iter0;
wire    ap_block_pp3_stage7_11001;
wire   [25:0] xor_ln25_10_fu_2098_p2;
reg   [25:0] xor_ln25_10_reg_3529;
wire   [31:0] add_ln25_12_fu_2104_p2;
reg   [31:0] add_ln25_12_reg_3534;
wire   [14:0] xor_ln26_10_fu_2110_p2;
reg   [14:0] xor_ln26_10_reg_3540;
wire   [15:0] trunc_ln26_28_fu_2116_p1;
reg   [15:0] trunc_ln26_28_reg_3545;
wire   [4:0] trunc_ln27_22_fu_2120_p1;
reg   [4:0] trunc_ln27_22_reg_3550;
wire   [0:0] tmp_18_fu_2312_p3;
reg   [0:0] tmp_18_reg_3555;
wire    ap_CS_fsm_pp3_stage8;
wire    ap_block_state22_pp3_stage8_iter0;
wire    ap_block_pp3_stage8_11001;
wire   [25:0] xor_ln25_12_fu_2346_p2;
reg   [25:0] xor_ln25_12_reg_3561;
wire   [31:0] add_ln25_14_fu_2352_p2;
reg   [31:0] add_ln25_14_reg_3566;
wire   [14:0] xor_ln26_12_fu_2358_p2;
reg   [14:0] xor_ln26_12_reg_3572;
wire   [15:0] trunc_ln26_30_fu_2364_p1;
reg   [15:0] trunc_ln26_30_reg_3577;
wire   [4:0] trunc_ln27_26_fu_2368_p1;
reg   [4:0] trunc_ln27_26_reg_3582;
wire   [0:0] tmp_20_fu_2560_p3;
reg   [0:0] tmp_20_reg_3587;
wire    ap_CS_fsm_pp3_stage9;
wire    ap_block_state23_pp3_stage9_iter0;
wire    ap_block_pp3_stage9_11001;
wire   [25:0] xor_ln25_14_fu_2594_p2;
reg   [25:0] xor_ln25_14_reg_3593;
wire   [31:0] add_ln25_16_fu_2600_p2;
reg   [31:0] add_ln25_16_reg_3598;
wire   [14:0] xor_ln26_14_fu_2606_p2;
reg   [14:0] xor_ln26_14_reg_3604;
wire   [15:0] trunc_ln26_32_fu_2612_p1;
reg   [15:0] trunc_ln26_32_reg_3609;
wire   [4:0] trunc_ln27_30_fu_2616_p1;
reg   [4:0] trunc_ln27_30_reg_3614;
wire   [0:0] tmp_22_fu_2808_p3;
reg   [0:0] tmp_22_reg_3619;
wire    ap_CS_fsm_pp3_stage10;
wire    ap_block_state24_pp3_stage10_iter0;
wire    ap_block_pp3_stage10_11001;
wire   [25:0] xor_ln25_16_fu_2842_p2;
reg   [25:0] xor_ln25_16_reg_3625;
wire   [31:0] add_ln25_18_fu_2848_p2;
reg   [31:0] add_ln25_18_reg_3630;
wire   [14:0] xor_ln26_16_fu_2854_p2;
reg   [14:0] xor_ln26_16_reg_3636;
wire   [15:0] trunc_ln26_34_fu_2860_p1;
reg   [15:0] trunc_ln26_34_reg_3641;
wire   [4:0] trunc_ln27_34_fu_2864_p1;
reg   [4:0] trunc_ln27_34_reg_3646;
reg   [14:0] hash_table_0_addr_2_reg_3651;
wire    ap_CS_fsm_pp3_stage11;
wire    ap_block_state25_pp3_stage11_iter0;
wire    ap_block_pp3_stage11_11001;
reg   [14:0] hash_table_1_addr_2_reg_3657;
wire   [11:0] trunc_ln263_fu_3004_p1;
reg   [11:0] trunc_ln263_reg_3663;
wire    ap_CS_fsm_pp3_stage12;
wire    ap_block_state26_pp3_stage12_iter0;
wire    ap_block_pp3_stage12_11001;
wire   [19:0] key_assign_fu_3008_p3;
reg   [19:0] key_assign_reg_3669;
reg   [11:0] trunc_ln7_reg_3674;
wire   [0:0] valid_0_fu_3029_p3;
reg   [0:0] valid_0_reg_3679;
reg   [11:0] trunc_ln8_reg_3683;
wire   [0:0] valid_1_fu_3051_p3;
reg   [0:0] valid_1_reg_3688;
wire   [0:0] and_ln53_fu_3065_p2;
wire   [0:0] and_ln60_fu_3077_p2;
wire   [11:0] empty_52_fu_3083_p1;
reg   [11:0] empty_52_reg_3700;
wire    ap_CS_fsm_pp3_stage15;
wire    ap_block_state29_pp3_stage15_iter0;
wire    ap_block_pp3_stage15_11001;
wire   [0:0] hit_fu_3087_p1;
wire   [15:0] trunc_ln187_fu_3095_p1;
wire   [0:0] icmp_ln119_fu_3131_p2;
reg   [0:0] icmp_ln119_reg_3714;
wire   [31:0] my_assoc_mem_fill_fu_3137_p2;
wire   [15:0] zext_ln263_fu_3143_p1;
wire   [15:0] zext_ln56_fu_3152_p1;
wire   [15:0] zext_ln63_fu_3155_p1;
wire   [31:0] shl_ln121_fu_3158_p2;
reg   [31:0] shl_ln121_reg_3738;
reg   [8:0] mem_upper_key_mem_addr_reg_3743;
reg   [8:0] mem_middle_key_mem_addr_reg_3748;
reg   [8:0] mem_lower_key_mem_addr_reg_3753;
wire   [31:0] next_code_fu_3204_p2;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state6;
wire    ap_block_pp3_stage15_subdone;
reg    ap_predicate_tran30to32_state29;
reg    ap_predicate_tran30to33_state29;
reg    ap_condition_pp3_flush_enable;
reg    ap_block_pp3_stage0_subdone;
reg   [12:0] temp_chunk_address0;
reg    temp_chunk_ce0;
reg    temp_chunk_we0;
reg   [14:0] hash_table_0_address0;
reg    hash_table_0_ce0;
reg    hash_table_0_we0;
wire   [32:0] hash_table_0_q0;
reg   [14:0] hash_table_0_address1;
reg    hash_table_0_ce1;
reg    hash_table_0_we1;
reg   [32:0] hash_table_0_d1;
reg   [14:0] hash_table_1_address0;
reg    hash_table_1_ce0;
reg    hash_table_1_we0;
wire   [32:0] hash_table_1_q0;
reg   [14:0] hash_table_1_address1;
reg    hash_table_1_ce1;
reg    hash_table_1_we1;
reg   [32:0] hash_table_1_d1;
reg   [8:0] my_assoc_mem_upper_key_mem_address0;
reg    my_assoc_mem_upper_key_mem_ce0;
reg    my_assoc_mem_upper_key_mem_we0;
reg   [63:0] my_assoc_mem_upper_key_mem_d0;
wire   [63:0] my_assoc_mem_upper_key_mem_q0;
reg   [8:0] my_assoc_mem_middle_key_mem_address0;
reg    my_assoc_mem_middle_key_mem_ce0;
reg    my_assoc_mem_middle_key_mem_we0;
reg   [63:0] my_assoc_mem_middle_key_mem_d0;
wire   [63:0] my_assoc_mem_middle_key_mem_q0;
reg   [8:0] my_assoc_mem_lower_key_mem_address0;
reg    my_assoc_mem_lower_key_mem_ce0;
reg    my_assoc_mem_lower_key_mem_we0;
reg   [63:0] my_assoc_mem_lower_key_mem_d0;
wire   [63:0] my_assoc_mem_lower_key_mem_q0;
reg   [5:0] my_assoc_mem_value_address0;
reg    my_assoc_mem_value_ce0;
reg    my_assoc_mem_value_we0;
wire   [11:0] my_assoc_mem_value_q0;
wire    grp_assoc_lookup_fu_523_ap_start;
wire    grp_assoc_lookup_fu_523_ap_done;
wire    grp_assoc_lookup_fu_523_ap_idle;
wire    grp_assoc_lookup_fu_523_ap_ready;
reg    grp_assoc_lookup_fu_523_ap_ce;
wire   [8:0] grp_assoc_lookup_fu_523_mem_upper_key_mem_address0;
wire    grp_assoc_lookup_fu_523_mem_upper_key_mem_ce0;
wire   [8:0] grp_assoc_lookup_fu_523_mem_middle_key_mem_address0;
wire    grp_assoc_lookup_fu_523_mem_middle_key_mem_ce0;
wire   [8:0] grp_assoc_lookup_fu_523_mem_lower_key_mem_address0;
wire    grp_assoc_lookup_fu_523_mem_lower_key_mem_ce0;
wire   [5:0] grp_assoc_lookup_fu_523_mem_value_address0;
wire    grp_assoc_lookup_fu_523_mem_value_ce0;
wire   [0:0] grp_assoc_lookup_fu_523_ap_return_0;
wire   [31:0] grp_assoc_lookup_fu_523_ap_return_1;
reg    ap_predicate_op547_call_state27;
reg    ap_predicate_op548_call_state28;
reg    ap_predicate_op554_call_state29;
wire    ap_block_state27_pp3_stage13_iter0_ignore_call0;
wire    ap_block_pp3_stage13_11001_ignoreCallOp547;
wire    ap_CS_fsm_pp3_stage13;
wire    ap_block_state28_pp3_stage14_iter0_ignore_call0;
wire    ap_block_pp3_stage14_11001_ignoreCallOp548;
wire    ap_CS_fsm_pp3_stage14;
wire    ap_block_state29_pp3_stage15_iter0_ignore_call0;
wire    ap_block_pp3_stage15_11001_ignoreCallOp554;
reg   [2:0] c_reg_366;
reg    ap_block_state1;
reg   [14:0] ap_phi_mux_i_phi_fu_381_p4;
reg   [15:0] i_1_reg_389;
wire    ap_CS_fsm_state8;
reg   [9:0] i_2_reg_400;
wire   [0:0] icmp_ln242_fu_617_p2;
wire    ap_CS_fsm_state10;
reg   [14:0] ap_phi_mux_i_3_phi_fu_415_p4;
wire   [31:0] ap_phi_mux_empty_51_phi_fu_437_p4;
wire   [31:0] ap_phi_mux_next_code_3_phi_fu_449_p4;
wire   [31:0] ap_phi_reg_pp3_iter0_p_ph_reg_457;
reg   [31:0] ap_phi_reg_pp3_iter1_p_ph_reg_457;
wire   [31:0] ap_phi_reg_pp3_iter0_empty_53_reg_471;
reg   [31:0] ap_phi_reg_pp3_iter1_empty_53_reg_471;
wire   [31:0] ap_phi_reg_pp3_iter0_next_code_1_reg_490;
reg   [31:0] ap_phi_reg_pp3_iter1_next_code_1_reg_490;
wire   [15:0] ap_phi_reg_pp3_iter0_prefix_code_1_reg_508;
reg   [15:0] ap_phi_reg_pp3_iter1_prefix_code_1_reg_508;
reg    grp_assoc_lookup_fu_523_ap_start_reg;
reg    ap_predicate_op547_call_state27_state26;
wire    ap_block_pp3_stage13;
wire    ap_block_pp3_stage14;
wire    ap_block_pp3_stage15;
wire   [63:0] i_cast_fu_570_p1;
wire   [63:0] i_1_cast56_fu_589_p1;
wire   [63:0] zext_ln238_fu_605_p1;
wire   [63:0] i_2_cast_fu_623_p1;
wire   [63:0] zext_ln256_fu_645_p1;
wire   [63:0] zext_ln41_fu_2998_p1;
wire    ap_block_pp3_stage11;
wire   [63:0] zext_ln121_fu_3174_p1;
wire   [63:0] zext_ln122_fu_3189_p1;
wire   [63:0] zext_ln123_fu_3194_p1;
wire   [63:0] zext_ln124_fu_3199_p1;
reg    ap_block_pp3_stage0_01001;
wire    ap_CS_fsm_state12;
wire   [32:0] or_ln1_fu_3099_p5;
wire   [32:0] or_ln2_fu_3110_p5;
wire   [63:0] or_ln121_fu_3213_p2;
wire    ap_block_pp3_stage1;
wire   [63:0] or_ln122_fu_3220_p2;
wire   [63:0] or_ln123_fu_3227_p2;
wire   [14:0] empty_49_fu_595_p1;
wire   [14:0] or_ln235_fu_599_p2;
wire   [0:0] trunc_ln181_fu_655_p1;
wire   [10:0] or_ln_fu_659_p6;
wire   [0:0] tmp_5_fu_677_p3;
wire   [11:0] zext_ln25_fu_673_p1;
wire   [11:0] zext_ln25_1_fu_685_p1;
wire   [11:0] add_ln25_fu_689_p2;
wire   [21:0] shl_ln_fu_699_p3;
wire   [21:0] zext_ln26_fu_695_p1;
wire   [21:0] add_ln26_fu_707_p2;
wire   [15:0] lshr_ln1_fu_713_p4;
wire   [21:0] zext_ln27_fu_723_p1;
wire    ap_block_pp3_stage2;
wire   [22:0] zext_ln25_2_fu_785_p1;
wire   [22:0] zext_ln25_3_fu_788_p1;
wire   [22:0] add_ln25_1_fu_794_p2;
wire   [21:0] trunc_ln26_fu_804_p1;
wire   [15:0] trunc_ln26_12_fu_820_p1;
wire   [31:0] shl_ln26_1_fu_808_p3;
wire   [31:0] zext_ln26_1_fu_800_p1;
wire   [31:0] add_ln26_1_fu_832_p2;
wire   [25:0] lshr_ln27_1_fu_838_p4;
wire   [14:0] zext_ln25_21_fu_791_p1;
wire   [4:0] trunc_ln27_fu_857_p1;
wire   [25:0] trunc_ln3_fu_824_p3;
wire   [25:0] zext_ln26_2_fu_816_p1;
wire   [31:0] zext_ln27_1_fu_848_p1;
wire   [14:0] trunc_ln27_2_fu_861_p3;
wire   [14:0] add_ln27_fu_852_p2;
wire   [25:0] add_ln27_1_fu_869_p2;
wire   [31:0] xor_ln27_1_fu_875_p2;
wire   [31:0] zext_ln25_4_fu_881_p1;
wire   [14:0] trunc_ln25_1_fu_890_p4;
wire   [14:0] add_ln25_19_fu_884_p2;
wire   [15:0] trunc_ln26_14_fu_924_p1;
wire   [4:0] trunc_ln27_3_fu_936_p1;
wire   [25:0] xor_ln25_fu_900_p2;
wire   [25:0] zext_ln25_22_fu_906_p1;
wire   [25:0] add_ln27_2_fu_948_p2;
wire   [25:0] trunc_ln26_1_fu_928_p3;
wire   [14:0] xor_ln26_fu_915_p2;
wire   [14:0] zext_ln26_3_fu_921_p1;
wire   [14:0] add_ln25_20_fu_960_p2;
wire   [14:0] trunc_ln27_4_fu_940_p3;
wire    ap_block_pp3_stage3;
wire   [31:0] shl_ln26_fu_972_p2;
wire   [31:0] add_ln26_2_fu_977_p2;
wire   [25:0] lshr_ln27_2_fu_982_p4;
wire   [31:0] zext_ln27_2_fu_992_p1;
wire   [31:0] xor_ln27_2_fu_996_p2;
wire   [31:0] zext_ln25_5_fu_1002_p1;
wire   [31:0] add_ln25_3_fu_1023_p2;
wire   [14:0] trunc_ln25_2_fu_1005_p4;
wire   [15:0] trunc_ln26_16_fu_1043_p1;
wire   [31:0] shl_ln26_2_fu_1029_p2;
wire   [31:0] add_ln26_3_fu_1055_p2;
wire   [25:0] lshr_ln27_3_fu_1061_p4;
wire   [4:0] trunc_ln27_5_fu_1075_p1;
wire   [25:0] xor_ln25_1_fu_1015_p2;
wire   [25:0] zext_ln25_23_fu_1020_p1;
wire   [25:0] add_ln27_4_fu_1087_p2;
wire   [25:0] trunc_ln26_2_fu_1047_p3;
wire   [31:0] zext_ln27_3_fu_1071_p1;
wire   [14:0] xor_ln26_1_fu_1035_p2;
wire   [14:0] zext_ln26_4_fu_1040_p1;
wire   [14:0] add_ln25_22_fu_1108_p2;
wire   [14:0] trunc_ln27_6_fu_1079_p3;
wire   [25:0] add_ln27_5_fu_1093_p2;
wire   [31:0] xor_ln27_3_fu_1099_p2;
wire   [31:0] zext_ln25_6_fu_1105_p1;
wire   [14:0] trunc_ln25_3_fu_1120_p4;
wire   [14:0] add_ln25_23_fu_1114_p2;
wire    ap_block_pp3_stage4;
wire   [31:0] shl_ln26_3_fu_1159_p2;
wire   [31:0] add_ln26_4_fu_1174_p2;
wire   [25:0] lshr_ln27_4_fu_1179_p4;
wire   [25:0] zext_ln25_24_fu_1156_p1;
wire   [25:0] add_ln27_6_fu_1200_p2;
wire   [25:0] trunc_ln26_3_fu_1167_p3;
wire   [31:0] zext_ln27_4_fu_1189_p1;
wire   [14:0] zext_ln26_5_fu_1164_p1;
wire   [14:0] add_ln25_24_fu_1220_p2;
wire   [14:0] trunc_ln27_8_fu_1193_p3;
wire   [25:0] add_ln27_7_fu_1205_p2;
wire   [31:0] xor_ln27_4_fu_1211_p2;
wire   [31:0] zext_ln25_7_fu_1217_p1;
wire   [31:0] add_ln25_5_fu_1250_p2;
wire   [14:0] trunc_ln25_4_fu_1231_p4;
wire   [14:0] add_ln25_25_fu_1225_p2;
wire   [15:0] trunc_ln26_20_fu_1271_p1;
wire   [31:0] shl_ln26_4_fu_1256_p2;
wire   [31:0] add_ln26_5_fu_1283_p2;
wire   [25:0] lshr_ln27_5_fu_1289_p4;
wire   [4:0] trunc_ln27_9_fu_1303_p1;
wire   [25:0] xor_ln25_3_fu_1241_p2;
wire   [25:0] zext_ln25_25_fu_1247_p1;
wire   [25:0] add_ln27_8_fu_1315_p2;
wire   [25:0] trunc_ln26_4_fu_1275_p3;
wire   [31:0] zext_ln27_5_fu_1299_p1;
wire   [14:0] xor_ln26_3_fu_1262_p2;
wire   [14:0] zext_ln26_6_fu_1268_p1;
wire   [14:0] add_ln25_26_fu_1336_p2;
wire   [14:0] trunc_ln27_s_fu_1307_p3;
wire   [25:0] add_ln27_9_fu_1321_p2;
wire   [31:0] xor_ln27_5_fu_1327_p2;
wire   [31:0] zext_ln25_8_fu_1333_p1;
wire   [14:0] trunc_ln25_5_fu_1348_p4;
wire   [14:0] add_ln25_27_fu_1342_p2;
wire    ap_block_pp3_stage5;
wire   [31:0] shl_ln26_5_fu_1391_p2;
wire   [31:0] add_ln26_6_fu_1406_p2;
wire   [25:0] lshr_ln27_6_fu_1411_p4;
wire   [25:0] zext_ln25_26_fu_1388_p1;
wire   [25:0] add_ln27_10_fu_1432_p2;
wire   [25:0] trunc_ln26_5_fu_1399_p3;
wire   [31:0] zext_ln27_6_fu_1421_p1;
wire   [14:0] zext_ln26_7_fu_1396_p1;
wire   [14:0] add_ln25_28_fu_1453_p2;
wire   [14:0] trunc_ln27_11_fu_1425_p3;
wire   [25:0] add_ln27_11_fu_1437_p2;
wire   [31:0] xor_ln27_6_fu_1443_p2;
wire   [31:0] zext_ln25_9_fu_1449_p1;
wire   [31:0] add_ln25_7_fu_1484_p2;
wire   [14:0] trunc_ln25_6_fu_1464_p4;
wire   [14:0] add_ln25_29_fu_1458_p2;
wire   [15:0] trunc_ln26_23_fu_1506_p1;
wire   [31:0] shl_ln26_6_fu_1490_p2;
wire   [31:0] add_ln26_7_fu_1518_p2;
wire   [25:0] lshr_ln27_7_fu_1524_p4;
wire   [4:0] trunc_ln27_12_fu_1538_p1;
wire   [25:0] xor_ln25_5_fu_1474_p2;
wire   [25:0] zext_ln25_27_fu_1480_p1;
wire   [25:0] add_ln27_12_fu_1550_p2;
wire   [25:0] trunc_ln26_6_fu_1510_p3;
wire   [31:0] zext_ln27_7_fu_1534_p1;
wire   [14:0] xor_ln26_5_fu_1496_p2;
wire   [14:0] zext_ln26_8_fu_1502_p1;
wire   [14:0] add_ln25_30_fu_1580_p2;
wire   [14:0] trunc_ln27_13_fu_1542_p3;
wire   [25:0] add_ln27_13_fu_1556_p2;
wire   [31:0] xor_ln27_7_fu_1562_p2;
wire   [31:0] zext_ln25_10_fu_1576_p1;
wire   [14:0] trunc_ln25_7_fu_1592_p4;
wire   [14:0] add_ln25_31_fu_1586_p2;
wire    ap_block_pp3_stage6;
wire   [31:0] shl_ln26_7_fu_1631_p2;
wire   [31:0] add_ln26_8_fu_1646_p2;
wire   [25:0] lshr_ln27_8_fu_1651_p4;
wire   [25:0] zext_ln25_28_fu_1628_p1;
wire   [25:0] add_ln27_14_fu_1672_p2;
wire   [25:0] trunc_ln26_7_fu_1639_p3;
wire   [31:0] zext_ln27_8_fu_1661_p1;
wire   [0:0] tmp_13_fu_1689_p3;
wire   [14:0] zext_ln26_9_fu_1636_p1;
wire   [14:0] add_ln25_32_fu_1701_p2;
wire   [14:0] trunc_ln27_15_fu_1665_p3;
wire   [25:0] add_ln27_15_fu_1677_p2;
wire   [31:0] xor_ln27_8_fu_1683_p2;
wire   [31:0] zext_ln25_11_fu_1697_p1;
wire   [31:0] add_ln25_9_fu_1732_p2;
wire   [14:0] trunc_ln25_8_fu_1712_p4;
wire   [14:0] add_ln25_33_fu_1706_p2;
wire   [15:0] trunc_ln26_25_fu_1754_p1;
wire   [31:0] shl_ln26_8_fu_1738_p2;
wire   [31:0] add_ln26_9_fu_1766_p2;
wire   [25:0] lshr_ln27_9_fu_1772_p4;
wire   [4:0] trunc_ln27_16_fu_1786_p1;
wire   [25:0] xor_ln25_7_fu_1722_p2;
wire   [25:0] zext_ln25_29_fu_1728_p1;
wire   [25:0] add_ln27_16_fu_1798_p2;
wire   [25:0] trunc_ln26_8_fu_1758_p3;
wire   [31:0] zext_ln27_9_fu_1782_p1;
wire   [14:0] xor_ln26_7_fu_1744_p2;
wire   [14:0] zext_ln26_10_fu_1750_p1;
wire   [14:0] add_ln25_34_fu_1828_p2;
wire   [14:0] trunc_ln27_17_fu_1790_p3;
wire   [25:0] add_ln27_17_fu_1804_p2;
wire   [31:0] xor_ln27_9_fu_1810_p2;
wire   [31:0] zext_ln25_12_fu_1824_p1;
wire   [14:0] trunc_ln25_9_fu_1840_p4;
wire   [14:0] add_ln25_35_fu_1834_p2;
wire    ap_block_pp3_stage7;
wire   [31:0] shl_ln26_9_fu_1879_p2;
wire   [31:0] add_ln26_10_fu_1894_p2;
wire   [25:0] lshr_ln27_s_fu_1899_p4;
wire   [25:0] zext_ln25_30_fu_1876_p1;
wire   [25:0] add_ln27_18_fu_1920_p2;
wire   [25:0] trunc_ln26_9_fu_1887_p3;
wire   [31:0] zext_ln27_10_fu_1909_p1;
wire   [0:0] tmp_15_fu_1937_p3;
wire   [14:0] zext_ln26_11_fu_1884_p1;
wire   [14:0] add_ln25_36_fu_1949_p2;
wire   [14:0] trunc_ln27_19_fu_1913_p3;
wire   [25:0] add_ln27_19_fu_1925_p2;
wire   [31:0] xor_ln27_10_fu_1931_p2;
wire   [31:0] zext_ln25_13_fu_1945_p1;
wire   [31:0] add_ln25_11_fu_1980_p2;
wire   [14:0] trunc_ln25_s_fu_1960_p4;
wire   [14:0] add_ln25_37_fu_1954_p2;
wire   [15:0] trunc_ln26_27_fu_2002_p1;
wire   [31:0] shl_ln26_10_fu_1986_p2;
wire   [31:0] add_ln26_11_fu_2014_p2;
wire   [25:0] lshr_ln27_10_fu_2020_p4;
wire   [4:0] trunc_ln27_20_fu_2034_p1;
wire   [25:0] xor_ln25_9_fu_1970_p2;
wire   [25:0] zext_ln25_31_fu_1976_p1;
wire   [25:0] add_ln27_20_fu_2046_p2;
wire   [25:0] trunc_ln26_s_fu_2006_p3;
wire   [31:0] zext_ln27_11_fu_2030_p1;
wire   [14:0] xor_ln26_9_fu_1992_p2;
wire   [14:0] zext_ln26_12_fu_1998_p1;
wire   [14:0] add_ln25_38_fu_2076_p2;
wire   [14:0] trunc_ln27_21_fu_2038_p3;
wire   [25:0] add_ln27_21_fu_2052_p2;
wire   [31:0] xor_ln27_11_fu_2058_p2;
wire   [31:0] zext_ln25_14_fu_2072_p1;
wire   [14:0] trunc_ln25_10_fu_2088_p4;
wire   [14:0] add_ln25_39_fu_2082_p2;
wire    ap_block_pp3_stage8;
wire   [31:0] shl_ln26_11_fu_2127_p2;
wire   [31:0] add_ln26_12_fu_2142_p2;
wire   [25:0] lshr_ln27_11_fu_2147_p4;
wire   [25:0] zext_ln25_32_fu_2124_p1;
wire   [25:0] add_ln27_22_fu_2168_p2;
wire   [25:0] trunc_ln26_10_fu_2135_p3;
wire   [31:0] zext_ln27_12_fu_2157_p1;
wire   [0:0] tmp_17_fu_2185_p3;
wire   [14:0] zext_ln26_13_fu_2132_p1;
wire   [14:0] add_ln25_40_fu_2201_p2;
wire   [14:0] trunc_ln27_23_fu_2161_p3;
wire   [25:0] add_ln27_23_fu_2173_p2;
wire   [31:0] xor_ln27_12_fu_2179_p2;
wire   [31:0] zext_ln25_15_fu_2197_p1;
wire   [31:0] add_ln25_13_fu_2232_p2;
wire   [14:0] trunc_ln25_11_fu_2212_p4;
wire   [14:0] add_ln25_41_fu_2206_p2;
wire   [15:0] trunc_ln26_29_fu_2250_p1;
wire   [31:0] shl_ln26_12_fu_2238_p2;
wire   [31:0] add_ln26_13_fu_2262_p2;
wire   [25:0] lshr_ln27_12_fu_2268_p4;
wire   [4:0] trunc_ln27_24_fu_2282_p1;
wire   [25:0] xor_ln25_11_fu_2222_p2;
wire   [25:0] zext_ln25_33_fu_2228_p1;
wire   [25:0] add_ln27_24_fu_2294_p2;
wire   [25:0] trunc_ln26_11_fu_2254_p3;
wire   [31:0] zext_ln27_13_fu_2278_p1;
wire   [14:0] xor_ln26_11_fu_2244_p2;
wire   [14:0] zext_ln25_39_fu_2193_p1;
wire   [14:0] add_ln25_42_fu_2324_p2;
wire   [14:0] trunc_ln27_25_fu_2286_p3;
wire   [25:0] add_ln27_25_fu_2300_p2;
wire   [31:0] xor_ln27_13_fu_2306_p2;
wire   [31:0] zext_ln25_16_fu_2320_p1;
wire   [14:0] trunc_ln25_12_fu_2336_p4;
wire   [14:0] add_ln25_43_fu_2330_p2;
wire    ap_block_pp3_stage9;
wire   [31:0] shl_ln26_13_fu_2375_p2;
wire   [31:0] add_ln26_14_fu_2390_p2;
wire   [25:0] lshr_ln27_13_fu_2395_p4;
wire   [25:0] zext_ln25_34_fu_2372_p1;
wire   [25:0] add_ln27_26_fu_2416_p2;
wire   [25:0] trunc_ln26_13_fu_2383_p3;
wire   [31:0] zext_ln27_14_fu_2405_p1;
wire   [0:0] tmp_19_fu_2433_p3;
wire   [14:0] zext_ln26_14_fu_2380_p1;
wire   [14:0] add_ln25_44_fu_2445_p2;
wire   [14:0] trunc_ln27_27_fu_2409_p3;
wire   [25:0] add_ln27_27_fu_2421_p2;
wire   [31:0] xor_ln27_14_fu_2427_p2;
wire   [31:0] zext_ln25_17_fu_2441_p1;
wire   [31:0] add_ln25_15_fu_2476_p2;
wire   [14:0] trunc_ln25_13_fu_2456_p4;
wire   [14:0] add_ln25_45_fu_2450_p2;
wire   [15:0] trunc_ln26_31_fu_2498_p1;
wire   [31:0] shl_ln26_14_fu_2482_p2;
wire   [31:0] add_ln26_15_fu_2510_p2;
wire   [25:0] lshr_ln27_14_fu_2516_p4;
wire   [4:0] trunc_ln27_28_fu_2530_p1;
wire   [25:0] xor_ln25_13_fu_2466_p2;
wire   [25:0] zext_ln25_35_fu_2472_p1;
wire   [25:0] add_ln27_28_fu_2542_p2;
wire   [25:0] trunc_ln26_15_fu_2502_p3;
wire   [31:0] zext_ln27_15_fu_2526_p1;
wire   [14:0] xor_ln26_13_fu_2488_p2;
wire   [14:0] zext_ln26_15_fu_2494_p1;
wire   [14:0] add_ln25_46_fu_2572_p2;
wire   [14:0] trunc_ln27_29_fu_2534_p3;
wire   [25:0] add_ln27_29_fu_2548_p2;
wire   [31:0] xor_ln27_15_fu_2554_p2;
wire   [31:0] zext_ln25_18_fu_2568_p1;
wire   [14:0] trunc_ln25_14_fu_2584_p4;
wire   [14:0] add_ln25_47_fu_2578_p2;
wire    ap_block_pp3_stage10;
wire   [31:0] shl_ln26_15_fu_2623_p2;
wire   [31:0] add_ln26_16_fu_2638_p2;
wire   [25:0] lshr_ln27_15_fu_2643_p4;
wire   [25:0] zext_ln25_36_fu_2620_p1;
wire   [25:0] add_ln27_30_fu_2664_p2;
wire   [25:0] trunc_ln26_17_fu_2631_p3;
wire   [31:0] zext_ln27_16_fu_2653_p1;
wire   [0:0] tmp_21_fu_2681_p3;
wire   [14:0] zext_ln26_16_fu_2628_p1;
wire   [14:0] add_ln25_48_fu_2693_p2;
wire   [14:0] trunc_ln27_31_fu_2657_p3;
wire   [25:0] add_ln27_31_fu_2669_p2;
wire   [31:0] xor_ln27_16_fu_2675_p2;
wire   [31:0] zext_ln25_19_fu_2689_p1;
wire   [31:0] add_ln25_17_fu_2724_p2;
wire   [14:0] trunc_ln25_15_fu_2704_p4;
wire   [14:0] add_ln25_49_fu_2698_p2;
wire   [15:0] trunc_ln26_33_fu_2746_p1;
wire   [31:0] shl_ln26_16_fu_2730_p2;
wire   [31:0] add_ln26_17_fu_2758_p2;
wire   [25:0] lshr_ln27_16_fu_2764_p4;
wire   [4:0] trunc_ln27_32_fu_2778_p1;
wire   [25:0] xor_ln25_15_fu_2714_p2;
wire   [25:0] zext_ln25_37_fu_2720_p1;
wire   [25:0] add_ln27_32_fu_2790_p2;
wire   [25:0] trunc_ln26_19_fu_2750_p3;
wire   [31:0] zext_ln27_17_fu_2774_p1;
wire   [14:0] xor_ln26_15_fu_2736_p2;
wire   [14:0] zext_ln26_17_fu_2742_p1;
wire   [14:0] add_ln25_50_fu_2820_p2;
wire   [14:0] trunc_ln27_33_fu_2782_p3;
wire   [25:0] add_ln27_33_fu_2796_p2;
wire   [31:0] xor_ln27_17_fu_2802_p2;
wire   [31:0] zext_ln25_20_fu_2816_p1;
wire   [14:0] trunc_ln25_16_fu_2832_p4;
wire   [14:0] add_ln25_51_fu_2826_p2;
wire   [31:0] shl_ln26_17_fu_2871_p2;
wire   [25:0] zext_ln25_38_fu_2868_p1;
wire   [25:0] add_ln27_34_fu_2898_p2;
wire   [25:0] trunc_ln26_21_fu_2879_p3;
wire   [31:0] add_ln26_18_fu_2886_p2;
wire   [14:0] zext_ln26_18_fu_2876_p1;
wire   [14:0] add_ln27_36_fu_2919_p2;
wire   [14:0] trunc_ln27_35_fu_2891_p3;
wire   [25:0] trunc_ln27_1_fu_2909_p4;
wire   [25:0] add_ln27_35_fu_2903_p2;
wire   [25:0] xor_ln27_18_fu_2940_p2;
wire   [14:0] trunc_ln4_fu_2930_p4;
wire   [14:0] add_ln27_37_fu_2924_p2;
wire   [11:0] trunc_ln29_fu_2958_p1;
wire   [25:0] shl_ln29_fu_2946_p2;
wire   [14:0] trunc_ln5_fu_2962_p3;
wire   [14:0] xor_ln29_fu_2952_p2;
wire   [25:0] hashed_fu_2970_p2;
wire   [14:0] trunc_ln6_fu_2982_p4;
wire   [14:0] add_ln20_fu_2976_p2;
wire   [14:0] hashed_2_fu_2992_p2;
wire    ap_block_pp3_stage12;
wire   [19:0] stored_key_0_fu_3015_p1;
wire   [0:0] icmp_ln53_fu_3059_p2;
wire   [19:0] stored_key_1_fu_3037_p1;
wire   [0:0] icmp_ln60_fu_3071_p2;
wire   [25:0] tmp_25_fu_3121_p4;
wire   [1:0] lshr_ln2_fu_3164_p4;
wire   [8:0] lshr_ln3_fu_3179_p4;
wire   [8:0] trunc_ln181_s_fu_3146_p3;
wire  signed [63:0] sext_ln121_fu_3210_p1;
wire   [7:0] grp_fu_3234_p0;
wire   [7:0] grp_fu_3234_p1;
wire   [7:0] grp_fu_3234_p2;
reg    grp_fu_3234_ce;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state32;
reg   [31:0] ap_NS_fsm;
reg   [2:0] ap_exit_tran_regpp3;
wire    ap_block_pp3_stage1_subdone;
wire    ap_block_pp3_stage2_subdone;
wire    ap_block_pp3_stage3_subdone;
wire    ap_block_pp3_stage4_subdone;
wire    ap_block_pp3_stage5_subdone;
wire    ap_block_pp3_stage6_subdone;
wire    ap_block_pp3_stage7_subdone;
wire    ap_block_pp3_stage8_subdone;
wire    ap_block_pp3_stage9_subdone;
wire    ap_block_pp3_stage10_subdone;
wire    ap_block_pp3_stage11_subdone;
wire    ap_block_pp3_stage12_subdone;
wire    ap_block_state27_pp3_stage13_iter0;
wire    ap_block_pp3_stage13_subdone;
wire    ap_block_state28_pp3_stage14_iter0;
wire    ap_block_pp3_stage14_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp3;
wire    ap_enable_pp3;
wire   [14:0] grp_fu_3234_p00;
wire   [14:0] grp_fu_3234_p20;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 32'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp3_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp3_iter0 = 1'b0;
#0 grp_assoc_lookup_fu_523_ap_start_reg = 1'b0;
end

hardware_encoding_computing_temp_chunk #(
    .DataWidth( 8 ),
    .AddressRange( 8192 ),
    .AddressWidth( 13 ))
temp_chunk_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(temp_chunk_address0),
    .ce0(temp_chunk_ce0),
    .we0(temp_chunk_we0),
    .d0(input_r_dout),
    .q0(temp_chunk_q0)
);

hardware_encoding_computing_hash_table_0 #(
    .DataWidth( 33 ),
    .AddressRange( 32768 ),
    .AddressWidth( 15 ))
hash_table_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(hash_table_0_address0),
    .ce0(hash_table_0_ce0),
    .we0(hash_table_0_we0),
    .d0(33'd0),
    .q0(hash_table_0_q0),
    .address1(hash_table_0_address1),
    .ce1(hash_table_0_ce1),
    .we1(hash_table_0_we1),
    .d1(hash_table_0_d1)
);

hardware_encoding_computing_hash_table_0 #(
    .DataWidth( 33 ),
    .AddressRange( 32768 ),
    .AddressWidth( 15 ))
hash_table_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(hash_table_1_address0),
    .ce0(hash_table_1_ce0),
    .we0(hash_table_1_we0),
    .d0(33'd0),
    .q0(hash_table_1_q0),
    .address1(hash_table_1_address1),
    .ce1(hash_table_1_ce1),
    .we1(hash_table_1_we1),
    .d1(hash_table_1_d1)
);

hardware_encoding_computing_my_assoc_mem_upper_key_mem #(
    .DataWidth( 64 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
my_assoc_mem_upper_key_mem_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(my_assoc_mem_upper_key_mem_address0),
    .ce0(my_assoc_mem_upper_key_mem_ce0),
    .we0(my_assoc_mem_upper_key_mem_we0),
    .d0(my_assoc_mem_upper_key_mem_d0),
    .q0(my_assoc_mem_upper_key_mem_q0)
);

hardware_encoding_computing_my_assoc_mem_upper_key_mem #(
    .DataWidth( 64 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
my_assoc_mem_middle_key_mem_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(my_assoc_mem_middle_key_mem_address0),
    .ce0(my_assoc_mem_middle_key_mem_ce0),
    .we0(my_assoc_mem_middle_key_mem_we0),
    .d0(my_assoc_mem_middle_key_mem_d0),
    .q0(my_assoc_mem_middle_key_mem_q0)
);

hardware_encoding_computing_my_assoc_mem_upper_key_mem #(
    .DataWidth( 64 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
my_assoc_mem_lower_key_mem_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(my_assoc_mem_lower_key_mem_address0),
    .ce0(my_assoc_mem_lower_key_mem_ce0),
    .we0(my_assoc_mem_lower_key_mem_we0),
    .d0(my_assoc_mem_lower_key_mem_d0),
    .q0(my_assoc_mem_lower_key_mem_q0)
);

hardware_encoding_computing_my_assoc_mem_value #(
    .DataWidth( 12 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
my_assoc_mem_value_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(my_assoc_mem_value_address0),
    .ce0(my_assoc_mem_value_ce0),
    .we0(my_assoc_mem_value_we0),
    .d0(empty_52_reg_3700),
    .q0(my_assoc_mem_value_q0)
);

hardware_encoding_assoc_lookup grp_assoc_lookup_fu_523(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_assoc_lookup_fu_523_ap_start),
    .ap_done(grp_assoc_lookup_fu_523_ap_done),
    .ap_idle(grp_assoc_lookup_fu_523_ap_idle),
    .ap_ready(grp_assoc_lookup_fu_523_ap_ready),
    .ap_ce(grp_assoc_lookup_fu_523_ap_ce),
    .mem_upper_key_mem_address0(grp_assoc_lookup_fu_523_mem_upper_key_mem_address0),
    .mem_upper_key_mem_ce0(grp_assoc_lookup_fu_523_mem_upper_key_mem_ce0),
    .mem_upper_key_mem_q0(my_assoc_mem_upper_key_mem_q0),
    .mem_middle_key_mem_address0(grp_assoc_lookup_fu_523_mem_middle_key_mem_address0),
    .mem_middle_key_mem_ce0(grp_assoc_lookup_fu_523_mem_middle_key_mem_ce0),
    .mem_middle_key_mem_q0(my_assoc_mem_middle_key_mem_q0),
    .mem_lower_key_mem_address0(grp_assoc_lookup_fu_523_mem_lower_key_mem_address0),
    .mem_lower_key_mem_ce0(grp_assoc_lookup_fu_523_mem_lower_key_mem_ce0),
    .mem_lower_key_mem_q0(my_assoc_mem_lower_key_mem_q0),
    .mem_value_address0(grp_assoc_lookup_fu_523_mem_value_address0),
    .mem_value_ce0(grp_assoc_lookup_fu_523_mem_value_ce0),
    .mem_value_q0(my_assoc_mem_value_q0),
    .key(key_assign_reg_3669),
    .ap_return_0(grp_assoc_lookup_fu_523_ap_return_0),
    .ap_return_1(grp_assoc_lookup_fu_523_ap_return_1)
);

hardware_encoding_mac_muladd_8ns_8ns_8ns_15_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .dout_WIDTH( 15 ))
mac_muladd_8ns_8ns_8ns_15_4_1_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3234_p0),
    .din1(grp_fu_3234_p1),
    .din2(grp_fu_3234_p2),
    .ce(grp_fu_3234_ce),
    .dout(grp_fu_3234_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state32)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state6))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state5)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state6))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state6);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if ((1'b1 == ap_CS_fsm_state5)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter0 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_pp3_flush_enable)) begin
            ap_enable_reg_pp3_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state13) & (icmp_ln225_reg_3274 == 1'd0))) begin
            ap_enable_reg_pp3_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter1 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp3_stage0_subdone) & (ap_enable_reg_pp3_iter0 == 1'b0) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp3_stage15_subdone) & (1'b1 == ap_CS_fsm_pp3_stage15)))) begin
            ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
        end else if (((1'b1 == ap_CS_fsm_state13) & (icmp_ln225_reg_3274 == 1'd0))) begin
            ap_enable_reg_pp3_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_assoc_lookup_fu_523_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp3_stage12_11001) & (ap_predicate_op547_call_state27_state26 == 1'b1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage12))) begin
            grp_assoc_lookup_fu_523_ap_start_reg <= 1'b1;
        end else if ((grp_assoc_lookup_fu_523_ap_ready == 1'b1)) begin
            grp_assoc_lookup_fu_523_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage15_subdone) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        if ((icmp_ln254_reg_3308 == 1'd0)) begin
                        ap_exit_tran_regpp3[0] <= 1'b0;
            ap_exit_tran_regpp3[1] <= 1'b1;
        end else if ((ap_predicate_tran30to33_state29 == 1'b1)) begin
                        ap_exit_tran_regpp3[0] <= 1'b1;
            ap_exit_tran_regpp3[1] <= 1'b0;
        end else if ((ap_predicate_tran30to32_state29 == 1'b1)) begin
                        ap_exit_tran_regpp3[0] <= 1'b0;
            ap_exit_tran_regpp3[1] <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage15_11001) & (1'd0 == and_ln60_reg_3696) & (1'd0 == and_ln53_reg_3692) & (hit_fu_3087_p1 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage15) & (icmp_ln256_reg_3317 == 1'd0) & (icmp_ln254_reg_3308 == 1'd1))) begin
        ap_phi_reg_pp3_iter1_empty_53_reg_471 <= ap_phi_mux_empty_51_phi_fu_437_p4;
    end else if ((((1'b0 == ap_block_pp3_stage0_11001) & (1'd0 == and_ln53_reg_3692) & (1'b1 == ap_CS_fsm_pp3_stage0) & (icmp_ln256_reg_3317 == 1'd0) & (1'd1 == and_ln60_reg_3696) & (icmp_ln254_reg_3308 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0) & (icmp_ln256_reg_3317 == 1'd0) & (1'd1 == and_ln53_reg_3692) & (icmp_ln254_reg_3308 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b1)))) begin
        ap_phi_reg_pp3_iter1_empty_53_reg_471 <= empty_51_reg_433;
    end else if (((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & ((((1'd0 == and_ln60_reg_3696) & (1'd0 == and_ln53_reg_3692) & (valid_1_reg_3688 == 1'd0) & (hit_reg_3705 == 1'd0) & (icmp_ln256_reg_3317 == 1'd0) & (icmp_ln254_reg_3308 == 1'd1)) | ((1'd0 == and_ln60_reg_3696) & (1'd0 == and_ln53_reg_3692) & (icmp_ln119_reg_3714 == 1'd1) & (hit_reg_3705 == 1'd0) & (icmp_ln256_reg_3317 == 1'd0) & (icmp_ln254_reg_3308 == 1'd1))) | ((1'd0 == and_ln60_reg_3696) & (1'd0 == and_ln53_reg_3692) & (valid_0_reg_3679 == 1'd0) & (hit_reg_3705 == 1'd0) & (icmp_ln256_reg_3317 == 1'd0) & (icmp_ln254_reg_3308 == 1'd1))))) begin
        ap_phi_reg_pp3_iter1_empty_53_reg_471 <= ap_phi_reg_pp3_iter1_p_ph_reg_457;
    end else if (((1'b0 == ap_block_pp3_stage15_11001) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage15))) begin
        ap_phi_reg_pp3_iter1_empty_53_reg_471 <= ap_phi_reg_pp3_iter0_empty_53_reg_471;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage15_11001) & (1'd0 == and_ln60_reg_3696) & (1'd0 == and_ln53_reg_3692) & (hit_fu_3087_p1 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage15) & (icmp_ln256_reg_3317 == 1'd0) & (icmp_ln254_reg_3308 == 1'd1))) begin
        ap_phi_reg_pp3_iter1_next_code_1_reg_490 <= ap_phi_mux_next_code_3_phi_fu_449_p4;
    end else if ((((1'b0 == ap_block_pp3_stage0_11001) & (1'd0 == and_ln53_reg_3692) & (1'b1 == ap_CS_fsm_pp3_stage0) & (icmp_ln256_reg_3317 == 1'd0) & (1'd1 == and_ln60_reg_3696) & (icmp_ln254_reg_3308 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0) & (icmp_ln256_reg_3317 == 1'd0) & (1'd1 == and_ln53_reg_3692) & (icmp_ln254_reg_3308 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b1)))) begin
        ap_phi_reg_pp3_iter1_next_code_1_reg_490 <= next_code_3_reg_445;
    end else if (((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & ((((1'd0 == and_ln60_reg_3696) & (1'd0 == and_ln53_reg_3692) & (valid_1_reg_3688 == 1'd0) & (hit_reg_3705 == 1'd0) & (icmp_ln256_reg_3317 == 1'd0) & (icmp_ln254_reg_3308 == 1'd1)) | ((1'd0 == and_ln60_reg_3696) & (1'd0 == and_ln53_reg_3692) & (icmp_ln119_reg_3714 == 1'd1) & (hit_reg_3705 == 1'd0) & (icmp_ln256_reg_3317 == 1'd0) & (icmp_ln254_reg_3308 == 1'd1))) | ((1'd0 == and_ln60_reg_3696) & (1'd0 == and_ln53_reg_3692) & (valid_0_reg_3679 == 1'd0) & (hit_reg_3705 == 1'd0) & (icmp_ln256_reg_3317 == 1'd0) & (icmp_ln254_reg_3308 == 1'd1))))) begin
        ap_phi_reg_pp3_iter1_next_code_1_reg_490 <= next_code_fu_3204_p2;
    end else if (((1'b0 == ap_block_pp3_stage15_11001) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage15))) begin
        ap_phi_reg_pp3_iter1_next_code_1_reg_490 <= ap_phi_reg_pp3_iter0_next_code_1_reg_490;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp3_stage15_11001) & (1'd0 == and_ln60_reg_3696) & (1'd0 == and_ln53_reg_3692) & (grp_assoc_lookup_fu_523_ap_return_0 == 1'd0) & (valid_0_reg_3679 == 1'd0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage15) & (icmp_ln256_reg_3317 == 1'd0) & (icmp_ln254_reg_3308 == 1'd1)) | ((1'b0 == ap_block_pp3_stage15_11001) & (1'd0 == and_ln60_reg_3696) & (1'd0 == and_ln53_reg_3692) & (grp_assoc_lookup_fu_523_ap_return_0 == 1'd0) & (valid_1_reg_3688 == 1'd0) & (valid_0_reg_3679 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage15) & (icmp_ln256_reg_3317 == 1'd0) & (icmp_ln254_reg_3308 == 1'd1)))) begin
        ap_phi_reg_pp3_iter1_p_ph_reg_457 <= empty_51_reg_433;
    end else if (((1'b0 == ap_block_pp3_stage15_11001) & (1'd0 == and_ln60_reg_3696) & (1'd0 == and_ln53_reg_3692) & (icmp_ln119_fu_3131_p2 == 1'd1) & (grp_assoc_lookup_fu_523_ap_return_0 == 1'd0) & (valid_1_reg_3688 == 1'd1) & (valid_0_reg_3679 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage15) & (icmp_ln256_reg_3317 == 1'd0) & (icmp_ln254_reg_3308 == 1'd1))) begin
        ap_phi_reg_pp3_iter1_p_ph_reg_457 <= my_assoc_mem_fill_fu_3137_p2;
    end else if (((1'b0 == ap_block_pp3_stage15_11001) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage15))) begin
        ap_phi_reg_pp3_iter1_p_ph_reg_457 <= ap_phi_reg_pp3_iter0_p_ph_reg_457;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage15_11001) & (1'd0 == and_ln60_reg_3696) & (1'd0 == and_ln53_reg_3692) & (hit_fu_3087_p1 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage15) & (icmp_ln256_reg_3317 == 1'd0) & (icmp_ln254_reg_3308 == 1'd1))) begin
        ap_phi_reg_pp3_iter1_prefix_code_1_reg_508 <= trunc_ln187_fu_3095_p1;
    end else if (((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0) & (icmp_ln256_reg_3317 == 1'd0) & (1'd1 == and_ln53_reg_3692) & (icmp_ln254_reg_3308 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        ap_phi_reg_pp3_iter1_prefix_code_1_reg_508 <= zext_ln56_fu_3152_p1;
    end else if (((1'b0 == ap_block_pp3_stage0_11001) & (1'd0 == and_ln53_reg_3692) & (1'b1 == ap_CS_fsm_pp3_stage0) & (icmp_ln256_reg_3317 == 1'd0) & (1'd1 == and_ln60_reg_3696) & (icmp_ln254_reg_3308 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        ap_phi_reg_pp3_iter1_prefix_code_1_reg_508 <= zext_ln63_fu_3155_p1;
    end else if (((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & ((((1'd0 == and_ln60_reg_3696) & (1'd0 == and_ln53_reg_3692) & (valid_1_reg_3688 == 1'd0) & (hit_reg_3705 == 1'd0) & (icmp_ln256_reg_3317 == 1'd0) & (icmp_ln254_reg_3308 == 1'd1)) | ((1'd0 == and_ln60_reg_3696) & (1'd0 == and_ln53_reg_3692) & (icmp_ln119_reg_3714 == 1'd1) & (hit_reg_3705 == 1'd0) & (icmp_ln256_reg_3317 == 1'd0) & (icmp_ln254_reg_3308 == 1'd1))) | ((1'd0 == and_ln60_reg_3696) & (1'd0 == and_ln53_reg_3692) & (valid_0_reg_3679 == 1'd0) & (hit_reg_3705 == 1'd0) & (icmp_ln256_reg_3317 == 1'd0) & (icmp_ln254_reg_3308 == 1'd1))))) begin
        ap_phi_reg_pp3_iter1_prefix_code_1_reg_508 <= zext_ln263_fu_3143_p1;
    end else if (((1'b0 == ap_block_pp3_stage15_11001) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage15))) begin
        ap_phi_reg_pp3_iter1_prefix_code_1_reg_508 <= ap_phi_reg_pp3_iter0_prefix_code_1_reg_508;
    end
end

always @ (posedge ap_clk) begin
    if (((output_r_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state35))) begin
        c_reg_366 <= c_1_reg_3252;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        c_reg_366 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) & (icmp_ln225_reg_3274 == 1'd0))) begin
        empty_51_reg_433 <= 32'd0;
    end else if (((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (((((((valid_1_reg_3688 == 1'd0) & (icmp_ln256_reg_3317_pp3_iter1_reg == 1'd0) & (icmp_ln254_reg_3308_pp3_iter1_reg == 1'd1)) | ((icmp_ln119_reg_3714 == 1'd1) & (icmp_ln256_reg_3317_pp3_iter1_reg == 1'd0) & (icmp_ln254_reg_3308_pp3_iter1_reg == 1'd1))) | ((valid_0_reg_3679 == 1'd0) & (icmp_ln256_reg_3317_pp3_iter1_reg == 1'd0) & (icmp_ln254_reg_3308_pp3_iter1_reg == 1'd1))) | ((icmp_ln256_reg_3317_pp3_iter1_reg == 1'd0) & (icmp_ln254_reg_3308_pp3_iter1_reg == 1'd1) & (hit_reg_3705 == 1'd1))) | ((icmp_ln256_reg_3317_pp3_iter1_reg == 1'd0) & (icmp_ln254_reg_3308_pp3_iter1_reg == 1'd1) & (1'd1 == and_ln60_reg_3696))) | ((icmp_ln256_reg_3317_pp3_iter1_reg == 1'd0) & (icmp_ln254_reg_3308_pp3_iter1_reg == 1'd1) & (1'd1 == and_ln53_reg_3692))))) begin
        empty_51_reg_433 <= ap_phi_reg_pp3_iter1_empty_53_reg_471;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        i_1_reg_389 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_state9) & (tmp_4_fu_575_p3 == 1'd0))) begin
        i_1_reg_389 <= add_ln235_fu_583_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        i_2_reg_400 <= 10'd0;
    end else if (((icmp_ln242_fu_617_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        i_2_reg_400 <= add_ln242_fu_611_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) & (icmp_ln225_reg_3274 == 1'd0))) begin
        i_3_reg_411 <= 15'd0;
    end else if (((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (((((((valid_1_reg_3688 == 1'd0) & (icmp_ln256_reg_3317 == 1'd0) & (icmp_ln254_reg_3308 == 1'd1)) | ((icmp_ln119_reg_3714 == 1'd1) & (icmp_ln256_reg_3317 == 1'd0) & (icmp_ln254_reg_3308 == 1'd1))) | ((valid_0_reg_3679 == 1'd0) & (icmp_ln256_reg_3317 == 1'd0) & (icmp_ln254_reg_3308 == 1'd1))) | ((hit_reg_3705 == 1'd1) & (icmp_ln256_reg_3317 == 1'd0) & (icmp_ln254_reg_3308 == 1'd1))) | ((icmp_ln256_reg_3317 == 1'd0) & (1'd1 == and_ln60_reg_3696) & (icmp_ln254_reg_3308 == 1'd1))) | ((icmp_ln256_reg_3317 == 1'd0) & (1'd1 == and_ln53_reg_3692) & (icmp_ln254_reg_3308 == 1'd1))))) begin
        i_3_reg_411 <= add_ln256_reg_3312;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        i_reg_377 <= 15'd0;
    end else if (((icmp_ln225_1_reg_3283 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_reg_377 <= add_ln225_reg_3278;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) & (icmp_ln225_reg_3274 == 1'd0))) begin
        next_code_3_reg_445 <= 32'd256;
    end else if (((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (((((((valid_1_reg_3688 == 1'd0) & (icmp_ln256_reg_3317_pp3_iter1_reg == 1'd0) & (icmp_ln254_reg_3308_pp3_iter1_reg == 1'd1)) | ((icmp_ln119_reg_3714 == 1'd1) & (icmp_ln256_reg_3317_pp3_iter1_reg == 1'd0) & (icmp_ln254_reg_3308_pp3_iter1_reg == 1'd1))) | ((valid_0_reg_3679 == 1'd0) & (icmp_ln256_reg_3317_pp3_iter1_reg == 1'd0) & (icmp_ln254_reg_3308_pp3_iter1_reg == 1'd1))) | ((icmp_ln256_reg_3317_pp3_iter1_reg == 1'd0) & (icmp_ln254_reg_3308_pp3_iter1_reg == 1'd1) & (hit_reg_3705 == 1'd1))) | ((icmp_ln256_reg_3317_pp3_iter1_reg == 1'd0) & (icmp_ln254_reg_3308_pp3_iter1_reg == 1'd1) & (1'd1 == and_ln60_reg_3696))) | ((icmp_ln256_reg_3317_pp3_iter1_reg == 1'd0) & (icmp_ln254_reg_3308_pp3_iter1_reg == 1'd1) & (1'd1 == and_ln53_reg_3692))))) begin
        next_code_3_reg_445 <= ap_phi_reg_pp3_iter1_next_code_1_reg_490;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) & (icmp_ln225_reg_3274 == 1'd0))) begin
        prefix_code_2_reg_422 <= zext_ln249_fu_630_p1;
    end else if (((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (((((((valid_1_reg_3688 == 1'd0) & (icmp_ln256_reg_3317_pp3_iter1_reg == 1'd0) & (icmp_ln254_reg_3308_pp3_iter1_reg == 1'd1)) | ((icmp_ln119_reg_3714 == 1'd1) & (icmp_ln256_reg_3317_pp3_iter1_reg == 1'd0) & (icmp_ln254_reg_3308_pp3_iter1_reg == 1'd1))) | ((valid_0_reg_3679 == 1'd0) & (icmp_ln256_reg_3317_pp3_iter1_reg == 1'd0) & (icmp_ln254_reg_3308_pp3_iter1_reg == 1'd1))) | ((icmp_ln256_reg_3317_pp3_iter1_reg == 1'd0) & (icmp_ln254_reg_3308_pp3_iter1_reg == 1'd1) & (hit_reg_3705 == 1'd1))) | ((icmp_ln256_reg_3317_pp3_iter1_reg == 1'd0) & (icmp_ln254_reg_3308_pp3_iter1_reg == 1'd1) & (1'd1 == and_ln60_reg_3696))) | ((icmp_ln256_reg_3317_pp3_iter1_reg == 1'd0) & (icmp_ln254_reg_3308_pp3_iter1_reg == 1'd1) & (1'd1 == and_ln53_reg_3692))))) begin
        prefix_code_2_reg_422 <= ap_phi_reg_pp3_iter1_prefix_code_1_reg_508;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        add_ln225_reg_3278 <= add_ln225_fu_559_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        add_ln256_reg_3312 <= add_ln256_fu_639_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (icmp_ln256_reg_3317 == 1'd0) & (icmp_ln254_reg_3308 == 1'd1))) begin
        add_ln25_10_reg_3502 <= add_ln25_10_fu_1856_p2;
        tmp_14_reg_3491 <= prefix_code_2_reg_422[32'd3];
        trunc_ln26_26_reg_3513 <= trunc_ln26_26_fu_1868_p1;
        trunc_ln27_18_reg_3518 <= trunc_ln27_18_fu_1872_p1;
        xor_ln25_8_reg_3497 <= xor_ln25_8_fu_1850_p2;
        xor_ln26_8_reg_3508 <= xor_ln26_8_fu_1862_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (icmp_ln256_reg_3317 == 1'd0) & (icmp_ln254_reg_3308 == 1'd1))) begin
        add_ln25_12_reg_3534 <= add_ln25_12_fu_2104_p2;
        tmp_16_reg_3523 <= prefix_code_2_reg_422[32'd5];
        trunc_ln26_28_reg_3545 <= trunc_ln26_28_fu_2116_p1;
        trunc_ln27_22_reg_3550 <= trunc_ln27_22_fu_2120_p1;
        xor_ln25_10_reg_3529 <= xor_ln25_10_fu_2098_p2;
        xor_ln26_10_reg_3540 <= xor_ln26_10_fu_2110_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage8_11001) & (1'b1 == ap_CS_fsm_pp3_stage8) & (icmp_ln256_reg_3317 == 1'd0) & (icmp_ln254_reg_3308 == 1'd1))) begin
        add_ln25_14_reg_3566 <= add_ln25_14_fu_2352_p2;
        tmp_18_reg_3555 <= prefix_code_2_reg_422[32'd7];
        trunc_ln26_30_reg_3577 <= trunc_ln26_30_fu_2364_p1;
        trunc_ln27_26_reg_3582 <= trunc_ln27_26_fu_2368_p1;
        xor_ln25_12_reg_3561 <= xor_ln25_12_fu_2346_p2;
        xor_ln26_12_reg_3572 <= xor_ln26_12_fu_2358_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage9_11001) & (1'b1 == ap_CS_fsm_pp3_stage9) & (icmp_ln256_reg_3317 == 1'd0) & (icmp_ln254_reg_3308 == 1'd1))) begin
        add_ln25_16_reg_3598 <= add_ln25_16_fu_2600_p2;
        tmp_20_reg_3587 <= prefix_code_2_reg_422[32'd9];
        trunc_ln26_32_reg_3609 <= trunc_ln26_32_fu_2612_p1;
        trunc_ln27_30_reg_3614 <= trunc_ln27_30_fu_2616_p1;
        xor_ln25_14_reg_3593 <= xor_ln25_14_fu_2594_p2;
        xor_ln26_14_reg_3604 <= xor_ln26_14_fu_2606_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage10_11001) & (1'b1 == ap_CS_fsm_pp3_stage10) & (icmp_ln256_reg_3317 == 1'd0) & (icmp_ln254_reg_3308 == 1'd1))) begin
        add_ln25_18_reg_3630 <= add_ln25_18_fu_2848_p2;
        tmp_22_reg_3619 <= prefix_code_2_reg_422[32'd11];
        trunc_ln26_34_reg_3641 <= trunc_ln26_34_fu_2860_p1;
        trunc_ln27_34_reg_3646 <= trunc_ln27_34_fu_2864_p1;
        xor_ln25_16_reg_3625 <= xor_ln25_16_fu_2842_p2;
        xor_ln26_16_reg_3636 <= xor_ln26_16_fu_2854_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage2_11001) & (1'b1 == ap_CS_fsm_pp3_stage2) & (icmp_ln256_reg_3317 == 1'd0) & (icmp_ln254_reg_3308 == 1'd1))) begin
        add_ln25_21_reg_3397 <= add_ln25_21_fu_966_p2;
        add_ln25_2_reg_3386 <= add_ln25_2_fu_909_p2;
        add_ln27_3_reg_3392 <= add_ln27_3_fu_954_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (icmp_ln256_reg_3317 == 1'd0) & (icmp_ln254_reg_3308 == 1'd1))) begin
        add_ln25_4_reg_3407 <= add_ln25_4_fu_1136_p2;
        trunc_ln26_18_reg_3418 <= trunc_ln26_18_fu_1148_p1;
        trunc_ln27_7_reg_3423 <= trunc_ln27_7_fu_1152_p1;
        xor_ln25_2_reg_3402 <= xor_ln25_2_fu_1130_p2;
        xor_ln26_2_reg_3413 <= xor_ln26_2_fu_1142_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (icmp_ln256_reg_3317 == 1'd0) & (icmp_ln254_reg_3308 == 1'd1))) begin
        add_ln25_6_reg_3433 <= add_ln25_6_fu_1364_p2;
        trunc_ln26_22_reg_3444 <= trunc_ln26_22_fu_1376_p1;
        trunc_ln27_10_reg_3449 <= trunc_ln27_10_fu_1380_p1;
        xor_ln25_4_reg_3428 <= xor_ln25_4_fu_1358_p2;
        xor_ln26_4_reg_3439 <= xor_ln26_4_fu_1370_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (icmp_ln256_reg_3317 == 1'd0) & (icmp_ln254_reg_3308 == 1'd1))) begin
        add_ln25_8_reg_3470 <= add_ln25_8_fu_1608_p2;
        tmp_12_reg_3459 <= prefix_code_2_reg_422[32'd1];
        trunc_ln263_1_reg_3454 <= trunc_ln263_1_fu_1384_p1;
        trunc_ln26_24_reg_3481 <= trunc_ln26_24_fu_1620_p1;
        trunc_ln27_14_reg_3486 <= trunc_ln27_14_fu_1624_p1;
        xor_ln25_6_reg_3465 <= xor_ln25_6_fu_1602_p2;
        xor_ln26_6_reg_3476 <= xor_ln26_6_fu_1614_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage12_11001) & (1'b1 == ap_CS_fsm_pp3_stage12) & (icmp_ln256_reg_3317 == 1'd0) & (icmp_ln254_reg_3308 == 1'd1))) begin
        and_ln53_reg_3692 <= and_ln53_fu_3065_p2;
        key_assign_reg_3669 <= key_assign_fu_3008_p3;
        trunc_ln263_reg_3663 <= trunc_ln263_fu_3004_p1;
        trunc_ln7_reg_3674 <= {{hash_table_0_q0[31:20]}};
        trunc_ln8_reg_3683 <= {{hash_table_1_q0[31:20]}};
        valid_0_reg_3679 <= hash_table_0_q0[32'd32];
        valid_1_reg_3688 <= hash_table_1_q0[32'd32];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage12_11001) & (1'd0 == and_ln53_fu_3065_p2) & (1'b1 == ap_CS_fsm_pp3_stage12) & (icmp_ln256_reg_3317 == 1'd0) & (icmp_ln254_reg_3308 == 1'd1))) begin
        and_ln60_reg_3696 <= and_ln60_fu_3077_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((tmp_fu_532_p3 == 1'd0) & (input_r_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        c_1_reg_3252 <= c_1_fu_540_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage15_11001) & (1'b1 == ap_CS_fsm_pp3_stage15) & (icmp_ln254_reg_3308 == 1'd1))) begin
        empty_52_reg_3700 <= empty_52_fu_3083_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage11_11001) & (1'b1 == ap_CS_fsm_pp3_stage11) & (icmp_ln256_reg_3317 == 1'd0) & (icmp_ln254_reg_3308 == 1'd1))) begin
        hash_table_0_addr_2_reg_3651 <= zext_ln41_fu_2998_p1;
        hash_table_1_addr_2_reg_3657 <= zext_ln41_fu_2998_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage15_11001) & (1'd0 == and_ln60_reg_3696) & (1'd0 == and_ln53_reg_3692) & (1'b1 == ap_CS_fsm_pp3_stage15) & (icmp_ln256_reg_3317 == 1'd0) & (icmp_ln254_reg_3308 == 1'd1))) begin
        hit_reg_3705 <= grp_assoc_lookup_fu_523_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage15_11001) & (1'd0 == and_ln60_reg_3696) & (1'd0 == and_ln53_reg_3692) & (grp_assoc_lookup_fu_523_ap_return_0 == 1'd0) & (valid_1_reg_3688 == 1'd1) & (valid_0_reg_3679 == 1'd1) & (1'b1 == ap_CS_fsm_pp3_stage15) & (icmp_ln256_reg_3317 == 1'd0) & (icmp_ln254_reg_3308 == 1'd1))) begin
        icmp_ln119_reg_3714 <= icmp_ln119_fu_3131_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln225_1_reg_3283 <= icmp_ln225_1_fu_565_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        icmp_ln225_reg_3274 <= icmp_ln225_fu_554_p2;
        len_reg_3267 <= grp_fu_3234_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        icmp_ln254_reg_3308 <= icmp_ln254_fu_634_p2;
        icmp_ln254_reg_3308_pp3_iter1_reg <= icmp_ln254_reg_3308;
        icmp_ln256_reg_3317_pp3_iter1_reg <= icmp_ln256_reg_3317;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln254_fu_634_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        icmp_ln256_reg_3317 <= icmp_ln256_fu_650_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (1'd0 == and_ln60_reg_3696) & (1'd0 == and_ln53_reg_3692) & (icmp_ln119_reg_3714 == 1'd1) & (valid_1_reg_3688 == 1'd1) & (valid_0_reg_3679 == 1'd1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (hit_reg_3705 == 1'd0) & (icmp_ln256_reg_3317 == 1'd0) & (icmp_ln254_reg_3308 == 1'd1))) begin
        mem_lower_key_mem_addr_reg_3753 <= zext_ln123_fu_3194_p1;
        mem_middle_key_mem_addr_reg_3748 <= zext_ln122_fu_3189_p1;
        mem_upper_key_mem_addr_reg_3743[1 : 0] <= zext_ln121_fu_3174_p1[1 : 0];
        shl_ln121_reg_3738 <= shl_ln121_fu_3158_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage1_11001) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (icmp_ln256_reg_3317 == 1'd0) & (icmp_ln254_reg_3308 == 1'd1))) begin
        next_char_reg_3326 <= temp_chunk_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (icmp_ln256_reg_3317 == 1'd0) & (icmp_ln254_reg_3308 == 1'd1))) begin
        tmp_10_reg_3372 <= temp_chunk_q0[32'd6];
        tmp_11_reg_3379 <= temp_chunk_q0[32'd7];
        tmp_6_reg_3340 <= temp_chunk_q0[32'd2];
        tmp_7_reg_3351 <= temp_chunk_q0[32'd3];
        tmp_8_reg_3358 <= temp_chunk_q0[32'd4];
        tmp_9_reg_3365 <= temp_chunk_q0[32'd5];
        trunc_ln25_reg_3346 <= trunc_ln25_fu_741_p1;
        xor_ln27_reg_3335 <= xor_ln27_fu_727_p2;
    end
end

always @ (*) begin
    if ((icmp_ln225_1_fu_565_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state6 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state6 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage15_subdone) & (1'b1 == ap_CS_fsm_pp3_stage15) & ((ap_predicate_tran30to33_state29 == 1'b1) | (ap_predicate_tran30to32_state29 == 1'b1) | (icmp_ln254_reg_3308 == 1'd0)))) begin
        ap_condition_pp3_flush_enable = 1'b1;
    end else begin
        ap_condition_pp3_flush_enable = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter0 == 1'b0) & (ap_enable_reg_pp3_iter1 == 1'b0))) begin
        ap_idle_pp3 = 1'b1;
    end else begin
        ap_idle_pp3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (((((((valid_1_reg_3688 == 1'd0) & (icmp_ln256_reg_3317 == 1'd0) & (icmp_ln254_reg_3308 == 1'd1)) | ((icmp_ln119_reg_3714 == 1'd1) & (icmp_ln256_reg_3317 == 1'd0) & (icmp_ln254_reg_3308 == 1'd1))) | ((valid_0_reg_3679 == 1'd0) & (icmp_ln256_reg_3317 == 1'd0) & (icmp_ln254_reg_3308 == 1'd1))) | ((hit_reg_3705 == 1'd1) & (icmp_ln256_reg_3317 == 1'd0) & (icmp_ln254_reg_3308 == 1'd1))) | ((icmp_ln256_reg_3317 == 1'd0) & (1'd1 == and_ln60_reg_3696) & (icmp_ln254_reg_3308 == 1'd1))) | ((icmp_ln256_reg_3317 == 1'd0) & (1'd1 == and_ln53_reg_3692) & (icmp_ln254_reg_3308 == 1'd1))))) begin
        ap_phi_mux_i_3_phi_fu_415_p4 = add_ln256_reg_3312;
    end else begin
        ap_phi_mux_i_3_phi_fu_415_p4 = i_3_reg_411;
    end
end

always @ (*) begin
    if (((icmp_ln225_1_reg_3283 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_i_phi_fu_381_p4 = add_ln225_reg_3278;
    end else begin
        ap_phi_mux_i_phi_fu_381_p4 = i_reg_377;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage15_11001_ignoreCallOp554) & (1'b1 == ap_CS_fsm_pp3_stage15)) | ((1'b0 == ap_block_pp3_stage14_11001_ignoreCallOp548) & (1'b1 == ap_CS_fsm_pp3_stage14)) | ((1'b0 == ap_block_pp3_stage13_11001_ignoreCallOp547) & (1'b1 == ap_CS_fsm_pp3_stage13)))) begin
        grp_assoc_lookup_fu_523_ap_ce = 1'b1;
    end else begin
        grp_assoc_lookup_fu_523_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state5) | ((input_r_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state4)) | (~((tmp_fu_532_p3 == 1'd0) & (input_r_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2)))) begin
        grp_fu_3234_ce = 1'b1;
    end else begin
        grp_fu_3234_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage11) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage11))) begin
        hash_table_0_address0 = zext_ln41_fu_2998_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        hash_table_0_address0 = zext_ln238_fu_605_p1;
    end else begin
        hash_table_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage15) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage15))) begin
        hash_table_0_address1 = hash_table_0_addr_2_reg_3651;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        hash_table_0_address1 = i_1_cast56_fu_589_p1;
    end else begin
        hash_table_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((1'b0 == ap_block_pp3_stage11_11001) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage11)))) begin
        hash_table_0_ce0 = 1'b1;
    end else begin
        hash_table_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((1'b0 == ap_block_pp3_stage15_11001) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage15)))) begin
        hash_table_0_ce1 = 1'b1;
    end else begin
        hash_table_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage15) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage15))) begin
        hash_table_0_d1 = or_ln1_fu_3099_p5;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        hash_table_0_d1 = 33'd0;
    end else begin
        hash_table_0_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) & (tmp_4_fu_575_p3 == 1'd0))) begin
        hash_table_0_we0 = 1'b1;
    end else begin
        hash_table_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage15_11001) & (1'd0 == and_ln60_reg_3696) & (1'd0 == and_ln53_reg_3692) & (grp_assoc_lookup_fu_523_ap_return_0 == 1'd0) & (valid_0_reg_3679 == 1'd0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage15) & (icmp_ln256_reg_3317 == 1'd0) & (icmp_ln254_reg_3308 == 1'd1)) | ((1'b1 == ap_CS_fsm_state9) & (tmp_4_fu_575_p3 == 1'd0)))) begin
        hash_table_0_we1 = 1'b1;
    end else begin
        hash_table_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage11) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage11))) begin
        hash_table_1_address0 = zext_ln41_fu_2998_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        hash_table_1_address0 = zext_ln238_fu_605_p1;
    end else begin
        hash_table_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage15) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage15))) begin
        hash_table_1_address1 = hash_table_1_addr_2_reg_3657;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        hash_table_1_address1 = i_1_cast56_fu_589_p1;
    end else begin
        hash_table_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((1'b0 == ap_block_pp3_stage11_11001) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage11)))) begin
        hash_table_1_ce0 = 1'b1;
    end else begin
        hash_table_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((1'b0 == ap_block_pp3_stage15_11001) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage15)))) begin
        hash_table_1_ce1 = 1'b1;
    end else begin
        hash_table_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage15) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage15))) begin
        hash_table_1_d1 = or_ln2_fu_3110_p5;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        hash_table_1_d1 = 33'd0;
    end else begin
        hash_table_1_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) & (tmp_4_fu_575_p3 == 1'd0))) begin
        hash_table_1_we0 = 1'b1;
    end else begin
        hash_table_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage15_11001) & (1'd0 == and_ln60_reg_3696) & (1'd0 == and_ln53_reg_3692) & (grp_assoc_lookup_fu_523_ap_return_0 == 1'd0) & (valid_1_reg_3688 == 1'd0) & (valid_0_reg_3679 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage15) & (icmp_ln256_reg_3317 == 1'd0) & (icmp_ln254_reg_3308 == 1'd1)) | ((1'b1 == ap_CS_fsm_state9) & (tmp_4_fu_575_p3 == 1'd0)))) begin
        hash_table_1_we1 = 1'b1;
    end else begin
        hash_table_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | ((icmp_ln225_1_reg_3283 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((tmp_fu_532_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        input_r_blk_n = input_r_empty_n;
    end else begin
        input_r_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((icmp_ln225_1_reg_3283 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((input_r_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state4)) | (~((tmp_fu_532_p3 == 1'd0) & (input_r_empty_n == 1'b0)) & (tmp_fu_532_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        input_r_read = 1'b1;
    end else begin
        input_r_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        my_assoc_mem_lower_key_mem_address0 = mem_lower_key_mem_addr_reg_3753;
    end else if (((1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        my_assoc_mem_lower_key_mem_address0 = zext_ln123_fu_3194_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        my_assoc_mem_lower_key_mem_address0 = i_2_cast_fu_623_p1;
    end else if ((((1'b0 == ap_block_pp3_stage14) & (ap_predicate_op548_call_state28 == 1'b1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage14)) | ((1'b0 == ap_block_pp3_stage13) & (ap_predicate_op547_call_state27 == 1'b1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage13)))) begin
        my_assoc_mem_lower_key_mem_address0 = grp_assoc_lookup_fu_523_mem_lower_key_mem_address0;
    end else begin
        my_assoc_mem_lower_key_mem_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter1 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1)))) begin
        my_assoc_mem_lower_key_mem_ce0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp3_stage14) & (ap_predicate_op548_call_state28 == 1'b1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage14)) | ((1'b0 == ap_block_pp3_stage13) & (ap_predicate_op547_call_state27 == 1'b1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage13)))) begin
        my_assoc_mem_lower_key_mem_ce0 = grp_assoc_lookup_fu_523_mem_lower_key_mem_ce0;
    end else begin
        my_assoc_mem_lower_key_mem_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        my_assoc_mem_lower_key_mem_d0 = or_ln123_fu_3227_p2;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        my_assoc_mem_lower_key_mem_d0 = 64'd0;
    end else begin
        my_assoc_mem_lower_key_mem_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln242_fu_617_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'd0 == and_ln60_reg_3696) & (1'd0 == and_ln53_reg_3692) & (icmp_ln119_reg_3714 == 1'd1) & (valid_1_reg_3688 == 1'd1) & (valid_0_reg_3679 == 1'd1) & (icmp_ln256_reg_3317_pp3_iter1_reg == 1'd0) & (icmp_ln254_reg_3308_pp3_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (hit_reg_3705 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1)))) begin
        my_assoc_mem_lower_key_mem_we0 = 1'b1;
    end else begin
        my_assoc_mem_lower_key_mem_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        my_assoc_mem_middle_key_mem_address0 = mem_middle_key_mem_addr_reg_3748;
    end else if (((1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        my_assoc_mem_middle_key_mem_address0 = zext_ln122_fu_3189_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        my_assoc_mem_middle_key_mem_address0 = i_2_cast_fu_623_p1;
    end else if ((((1'b0 == ap_block_pp3_stage14) & (ap_predicate_op548_call_state28 == 1'b1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage14)) | ((1'b0 == ap_block_pp3_stage13) & (ap_predicate_op547_call_state27 == 1'b1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage13)))) begin
        my_assoc_mem_middle_key_mem_address0 = grp_assoc_lookup_fu_523_mem_middle_key_mem_address0;
    end else begin
        my_assoc_mem_middle_key_mem_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter1 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1)))) begin
        my_assoc_mem_middle_key_mem_ce0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp3_stage14) & (ap_predicate_op548_call_state28 == 1'b1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage14)) | ((1'b0 == ap_block_pp3_stage13) & (ap_predicate_op547_call_state27 == 1'b1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage13)))) begin
        my_assoc_mem_middle_key_mem_ce0 = grp_assoc_lookup_fu_523_mem_middle_key_mem_ce0;
    end else begin
        my_assoc_mem_middle_key_mem_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        my_assoc_mem_middle_key_mem_d0 = or_ln122_fu_3220_p2;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        my_assoc_mem_middle_key_mem_d0 = 64'd0;
    end else begin
        my_assoc_mem_middle_key_mem_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln242_fu_617_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'd0 == and_ln60_reg_3696) & (1'd0 == and_ln53_reg_3692) & (icmp_ln119_reg_3714 == 1'd1) & (valid_1_reg_3688 == 1'd1) & (valid_0_reg_3679 == 1'd1) & (icmp_ln256_reg_3317_pp3_iter1_reg == 1'd0) & (icmp_ln254_reg_3308_pp3_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (hit_reg_3705 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1)))) begin
        my_assoc_mem_middle_key_mem_we0 = 1'b1;
    end else begin
        my_assoc_mem_middle_key_mem_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        my_assoc_mem_upper_key_mem_address0 = mem_upper_key_mem_addr_reg_3743;
    end else if (((1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        my_assoc_mem_upper_key_mem_address0 = zext_ln121_fu_3174_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        my_assoc_mem_upper_key_mem_address0 = i_2_cast_fu_623_p1;
    end else if ((((1'b0 == ap_block_pp3_stage14) & (ap_predicate_op548_call_state28 == 1'b1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage14)) | ((1'b0 == ap_block_pp3_stage13) & (ap_predicate_op547_call_state27 == 1'b1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage13)))) begin
        my_assoc_mem_upper_key_mem_address0 = grp_assoc_lookup_fu_523_mem_upper_key_mem_address0;
    end else begin
        my_assoc_mem_upper_key_mem_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter1 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1)))) begin
        my_assoc_mem_upper_key_mem_ce0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp3_stage14) & (ap_predicate_op548_call_state28 == 1'b1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage14)) | ((1'b0 == ap_block_pp3_stage13) & (ap_predicate_op547_call_state27 == 1'b1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage13)))) begin
        my_assoc_mem_upper_key_mem_ce0 = grp_assoc_lookup_fu_523_mem_upper_key_mem_ce0;
    end else begin
        my_assoc_mem_upper_key_mem_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        my_assoc_mem_upper_key_mem_d0 = or_ln121_fu_3213_p2;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        my_assoc_mem_upper_key_mem_d0 = 64'd0;
    end else begin
        my_assoc_mem_upper_key_mem_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln242_fu_617_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'd0 == and_ln60_reg_3696) & (1'd0 == and_ln53_reg_3692) & (icmp_ln119_reg_3714 == 1'd1) & (valid_1_reg_3688 == 1'd1) & (valid_0_reg_3679 == 1'd1) & (icmp_ln256_reg_3317_pp3_iter1_reg == 1'd0) & (icmp_ln254_reg_3308_pp3_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (hit_reg_3705 == 1'd0) & (ap_enable_reg_pp3_iter1 == 1'b1)))) begin
        my_assoc_mem_upper_key_mem_we0 = 1'b1;
    end else begin
        my_assoc_mem_upper_key_mem_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        my_assoc_mem_value_address0 = zext_ln124_fu_3199_p1;
    end else if ((((1'b0 == ap_block_pp3_stage15) & (ap_predicate_op554_call_state29 == 1'b1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage15)) | ((1'b0 == ap_block_pp3_stage14) & (ap_predicate_op548_call_state28 == 1'b1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage14)))) begin
        my_assoc_mem_value_address0 = grp_assoc_lookup_fu_523_mem_value_address0;
    end else begin
        my_assoc_mem_value_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        my_assoc_mem_value_ce0 = 1'b1;
    end else if ((((1'b0 == ap_block_pp3_stage15) & (ap_predicate_op554_call_state29 == 1'b1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage15)) | ((1'b0 == ap_block_pp3_stage14) & (ap_predicate_op548_call_state28 == 1'b1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage14)))) begin
        my_assoc_mem_value_ce0 = grp_assoc_lookup_fu_523_mem_value_ce0;
    end else begin
        my_assoc_mem_value_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (1'd0 == and_ln60_reg_3696) & (1'd0 == and_ln53_reg_3692) & (icmp_ln119_reg_3714 == 1'd1) & (valid_1_reg_3688 == 1'd1) & (valid_0_reg_3679 == 1'd1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (hit_reg_3705 == 1'd0) & (icmp_ln256_reg_3317 == 1'd0) & (icmp_ln254_reg_3308 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        my_assoc_mem_value_we0 = 1'b1;
    end else begin
        my_assoc_mem_value_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state35) | ((1'b0 == ap_block_pp3_stage0) & (1'd0 == and_ln60_reg_3696) & (1'd0 == and_ln53_reg_3692) & (1'b1 == ap_CS_fsm_pp3_stage0) & (hit_reg_3705 == 1'd0) & (icmp_ln256_reg_3317 == 1'd0) & (icmp_ln254_reg_3308 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b1)))) begin
        output_r_blk_n = output_r_full_n;
    end else begin
        output_r_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((output_r_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state35))) begin
        output_r_din = 16'd61440;
    end else if ((((1'b0 == ap_block_pp3_stage0_01001) & (ap_predicate_op577_write_state30 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1)) | ((output_r_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state33)))) begin
        output_r_din = prefix_code_2_reg_422;
    end else begin
        output_r_din = 'bx;
    end
end

always @ (*) begin
    if ((((output_r_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state35)) | ((output_r_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state33)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_predicate_op577_write_state30 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1)))) begin
        output_r_write = 1'b1;
    end else begin
        output_r_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        temp_chunk_address0 = zext_ln256_fu_645_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        temp_chunk_address0 = 64'd0;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        temp_chunk_address0 = i_cast_fu_570_p1;
    end else begin
        temp_chunk_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        temp_chunk_ce0 = 1'b1;
    end else begin
        temp_chunk_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln225_1_reg_3283 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        temp_chunk_we0 = 1'b1;
    end else begin
        temp_chunk_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if ((~((tmp_fu_532_p3 == 1'd0) & (input_r_empty_n == 1'b0)) & (tmp_fu_532_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else if ((~((tmp_fu_532_p3 == 1'd0) & (input_r_empty_n == 1'b0)) & (tmp_fu_532_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((input_r_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln225_1_fu_565_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln225_1_fu_565_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (tmp_4_fu_575_p3 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((icmp_ln242_fu_617_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            if (((1'b1 == ap_CS_fsm_state13) & (icmp_ln225_reg_3274 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end
        end
        ap_ST_fsm_pp3_stage0 : begin
            if ((~((1'b0 == ap_block_pp3_stage0_subdone) & (ap_enable_reg_pp3_iter0 == 1'b0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1)) & (1'b0 == ap_block_pp3_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage1;
            end else if (((1'b0 == ap_block_pp3_stage0_subdone) & (ap_exit_tran_regpp3 == 3'd2) & (ap_enable_reg_pp3_iter0 == 1'b0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end else if (((1'b0 == ap_block_pp3_stage0_subdone) & (ap_exit_tran_regpp3 == 3'd1) & (ap_enable_reg_pp3_iter0 == 1'b0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else if (((1'b0 == ap_block_pp3_stage0_subdone) & (ap_exit_tran_regpp3 == 3'd0) & (ap_enable_reg_pp3_iter0 == 1'b0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end
        end
        ap_ST_fsm_pp3_stage1 : begin
            if ((1'b0 == ap_block_pp3_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage1;
            end
        end
        ap_ST_fsm_pp3_stage2 : begin
            if ((1'b0 == ap_block_pp3_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage2;
            end
        end
        ap_ST_fsm_pp3_stage3 : begin
            if ((1'b0 == ap_block_pp3_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage3;
            end
        end
        ap_ST_fsm_pp3_stage4 : begin
            if ((1'b0 == ap_block_pp3_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage4;
            end
        end
        ap_ST_fsm_pp3_stage5 : begin
            if ((1'b0 == ap_block_pp3_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage5;
            end
        end
        ap_ST_fsm_pp3_stage6 : begin
            if ((1'b0 == ap_block_pp3_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage6;
            end
        end
        ap_ST_fsm_pp3_stage7 : begin
            if ((1'b0 == ap_block_pp3_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage7;
            end
        end
        ap_ST_fsm_pp3_stage8 : begin
            if ((1'b0 == ap_block_pp3_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage8;
            end
        end
        ap_ST_fsm_pp3_stage9 : begin
            if ((1'b0 == ap_block_pp3_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage9;
            end
        end
        ap_ST_fsm_pp3_stage10 : begin
            if ((1'b0 == ap_block_pp3_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage10;
            end
        end
        ap_ST_fsm_pp3_stage11 : begin
            if ((1'b0 == ap_block_pp3_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage11;
            end
        end
        ap_ST_fsm_pp3_stage12 : begin
            if ((1'b0 == ap_block_pp3_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage12;
            end
        end
        ap_ST_fsm_pp3_stage13 : begin
            if ((1'b0 == ap_block_pp3_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage13;
            end
        end
        ap_ST_fsm_pp3_stage14 : begin
            if ((1'b0 == ap_block_pp3_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage14;
            end
        end
        ap_ST_fsm_pp3_stage15 : begin
            if ((1'b0 == ap_block_pp3_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage15;
            end
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        ap_ST_fsm_state33 : begin
            if (((output_r_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state33))) begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            if (((output_r_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state35))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln20_fu_2976_p2 = (trunc_ln5_fu_2962_p3 + xor_ln29_fu_2952_p2);

assign add_ln225_fu_559_p2 = (ap_phi_mux_i_phi_fu_381_p4 + 15'd1);

assign add_ln235_fu_583_p2 = (i_1_reg_389 + 16'd2);

assign add_ln242_fu_611_p2 = (i_2_reg_400 + 10'd1);

assign add_ln256_fu_639_p2 = (ap_phi_mux_i_3_phi_fu_415_p4 + 15'd1);

assign add_ln25_10_fu_1856_p2 = (xor_ln27_9_fu_1810_p2 + zext_ln25_12_fu_1824_p1);

assign add_ln25_11_fu_1980_p2 = (xor_ln27_10_fu_1931_p2 + zext_ln25_13_fu_1945_p1);

assign add_ln25_12_fu_2104_p2 = (xor_ln27_11_fu_2058_p2 + zext_ln25_14_fu_2072_p1);

assign add_ln25_13_fu_2232_p2 = (xor_ln27_12_fu_2179_p2 + zext_ln25_15_fu_2197_p1);

assign add_ln25_14_fu_2352_p2 = (xor_ln27_13_fu_2306_p2 + zext_ln25_16_fu_2320_p1);

assign add_ln25_15_fu_2476_p2 = (xor_ln27_14_fu_2427_p2 + zext_ln25_17_fu_2441_p1);

assign add_ln25_16_fu_2600_p2 = (xor_ln27_15_fu_2554_p2 + zext_ln25_18_fu_2568_p1);

assign add_ln25_17_fu_2724_p2 = (xor_ln27_16_fu_2675_p2 + zext_ln25_19_fu_2689_p1);

assign add_ln25_18_fu_2848_p2 = (xor_ln27_17_fu_2802_p2 + zext_ln25_20_fu_2816_p1);

assign add_ln25_19_fu_884_p2 = (trunc_ln27_2_fu_861_p3 + add_ln27_fu_852_p2);

assign add_ln25_1_fu_794_p2 = (zext_ln25_2_fu_785_p1 + zext_ln25_3_fu_788_p1);

assign add_ln25_20_fu_960_p2 = (xor_ln26_fu_915_p2 + zext_ln26_3_fu_921_p1);

assign add_ln25_21_fu_966_p2 = (add_ln25_20_fu_960_p2 + trunc_ln27_4_fu_940_p3);

assign add_ln25_22_fu_1108_p2 = (xor_ln26_1_fu_1035_p2 + zext_ln26_4_fu_1040_p1);

assign add_ln25_23_fu_1114_p2 = (add_ln25_22_fu_1108_p2 + trunc_ln27_6_fu_1079_p3);

assign add_ln25_24_fu_1220_p2 = (xor_ln26_2_reg_3413 + zext_ln26_5_fu_1164_p1);

assign add_ln25_25_fu_1225_p2 = (add_ln25_24_fu_1220_p2 + trunc_ln27_8_fu_1193_p3);

assign add_ln25_26_fu_1336_p2 = (xor_ln26_3_fu_1262_p2 + zext_ln26_6_fu_1268_p1);

assign add_ln25_27_fu_1342_p2 = (add_ln25_26_fu_1336_p2 + trunc_ln27_s_fu_1307_p3);

assign add_ln25_28_fu_1453_p2 = (xor_ln26_4_reg_3439 + zext_ln26_7_fu_1396_p1);

assign add_ln25_29_fu_1458_p2 = (add_ln25_28_fu_1453_p2 + trunc_ln27_11_fu_1425_p3);

assign add_ln25_2_fu_909_p2 = (xor_ln27_1_fu_875_p2 + zext_ln25_4_fu_881_p1);

assign add_ln25_30_fu_1580_p2 = (xor_ln26_5_fu_1496_p2 + zext_ln26_8_fu_1502_p1);

assign add_ln25_31_fu_1586_p2 = (add_ln25_30_fu_1580_p2 + trunc_ln27_13_fu_1542_p3);

assign add_ln25_32_fu_1701_p2 = (xor_ln26_6_reg_3476 + zext_ln26_9_fu_1636_p1);

assign add_ln25_33_fu_1706_p2 = (add_ln25_32_fu_1701_p2 + trunc_ln27_15_fu_1665_p3);

assign add_ln25_34_fu_1828_p2 = (xor_ln26_7_fu_1744_p2 + zext_ln26_10_fu_1750_p1);

assign add_ln25_35_fu_1834_p2 = (add_ln25_34_fu_1828_p2 + trunc_ln27_17_fu_1790_p3);

assign add_ln25_36_fu_1949_p2 = (xor_ln26_8_reg_3508 + zext_ln26_11_fu_1884_p1);

assign add_ln25_37_fu_1954_p2 = (add_ln25_36_fu_1949_p2 + trunc_ln27_19_fu_1913_p3);

assign add_ln25_38_fu_2076_p2 = (xor_ln26_9_fu_1992_p2 + zext_ln26_12_fu_1998_p1);

assign add_ln25_39_fu_2082_p2 = (add_ln25_38_fu_2076_p2 + trunc_ln27_21_fu_2038_p3);

assign add_ln25_3_fu_1023_p2 = (xor_ln27_2_fu_996_p2 + zext_ln25_5_fu_1002_p1);

assign add_ln25_40_fu_2201_p2 = (xor_ln26_10_reg_3540 + zext_ln26_13_fu_2132_p1);

assign add_ln25_41_fu_2206_p2 = (add_ln25_40_fu_2201_p2 + trunc_ln27_23_fu_2161_p3);

assign add_ln25_42_fu_2324_p2 = (xor_ln26_11_fu_2244_p2 + zext_ln25_39_fu_2193_p1);

assign add_ln25_43_fu_2330_p2 = (add_ln25_42_fu_2324_p2 + trunc_ln27_25_fu_2286_p3);

assign add_ln25_44_fu_2445_p2 = (xor_ln26_12_reg_3572 + zext_ln26_14_fu_2380_p1);

assign add_ln25_45_fu_2450_p2 = (add_ln25_44_fu_2445_p2 + trunc_ln27_27_fu_2409_p3);

assign add_ln25_46_fu_2572_p2 = (xor_ln26_13_fu_2488_p2 + zext_ln26_15_fu_2494_p1);

assign add_ln25_47_fu_2578_p2 = (add_ln25_46_fu_2572_p2 + trunc_ln27_29_fu_2534_p3);

assign add_ln25_48_fu_2693_p2 = (xor_ln26_14_reg_3604 + zext_ln26_16_fu_2628_p1);

assign add_ln25_49_fu_2698_p2 = (add_ln25_48_fu_2693_p2 + trunc_ln27_31_fu_2657_p3);

assign add_ln25_4_fu_1136_p2 = (xor_ln27_3_fu_1099_p2 + zext_ln25_6_fu_1105_p1);

assign add_ln25_50_fu_2820_p2 = (xor_ln26_15_fu_2736_p2 + zext_ln26_17_fu_2742_p1);

assign add_ln25_51_fu_2826_p2 = (add_ln25_50_fu_2820_p2 + trunc_ln27_33_fu_2782_p3);

assign add_ln25_5_fu_1250_p2 = (xor_ln27_4_fu_1211_p2 + zext_ln25_7_fu_1217_p1);

assign add_ln25_6_fu_1364_p2 = (xor_ln27_5_fu_1327_p2 + zext_ln25_8_fu_1333_p1);

assign add_ln25_7_fu_1484_p2 = (xor_ln27_6_fu_1443_p2 + zext_ln25_9_fu_1449_p1);

assign add_ln25_8_fu_1608_p2 = (xor_ln27_7_fu_1562_p2 + zext_ln25_10_fu_1576_p1);

assign add_ln25_9_fu_1732_p2 = (xor_ln27_8_fu_1683_p2 + zext_ln25_11_fu_1697_p1);

assign add_ln25_fu_689_p2 = (zext_ln25_fu_673_p1 + zext_ln25_1_fu_685_p1);

assign add_ln26_10_fu_1894_p2 = (shl_ln26_9_fu_1879_p2 + add_ln25_10_reg_3502);

assign add_ln26_11_fu_2014_p2 = (shl_ln26_10_fu_1986_p2 + add_ln25_11_fu_1980_p2);

assign add_ln26_12_fu_2142_p2 = (shl_ln26_11_fu_2127_p2 + add_ln25_12_reg_3534);

assign add_ln26_13_fu_2262_p2 = (shl_ln26_12_fu_2238_p2 + add_ln25_13_fu_2232_p2);

assign add_ln26_14_fu_2390_p2 = (shl_ln26_13_fu_2375_p2 + add_ln25_14_reg_3566);

assign add_ln26_15_fu_2510_p2 = (shl_ln26_14_fu_2482_p2 + add_ln25_15_fu_2476_p2);

assign add_ln26_16_fu_2638_p2 = (shl_ln26_15_fu_2623_p2 + add_ln25_16_reg_3598);

assign add_ln26_17_fu_2758_p2 = (shl_ln26_16_fu_2730_p2 + add_ln25_17_fu_2724_p2);

assign add_ln26_18_fu_2886_p2 = (shl_ln26_17_fu_2871_p2 + add_ln25_18_reg_3630);

assign add_ln26_1_fu_832_p2 = (shl_ln26_1_fu_808_p3 + zext_ln26_1_fu_800_p1);

assign add_ln26_2_fu_977_p2 = (shl_ln26_fu_972_p2 + add_ln25_2_reg_3386);

assign add_ln26_3_fu_1055_p2 = (shl_ln26_2_fu_1029_p2 + add_ln25_3_fu_1023_p2);

assign add_ln26_4_fu_1174_p2 = (shl_ln26_3_fu_1159_p2 + add_ln25_4_reg_3407);

assign add_ln26_5_fu_1283_p2 = (shl_ln26_4_fu_1256_p2 + add_ln25_5_fu_1250_p2);

assign add_ln26_6_fu_1406_p2 = (shl_ln26_5_fu_1391_p2 + add_ln25_6_reg_3433);

assign add_ln26_7_fu_1518_p2 = (shl_ln26_6_fu_1490_p2 + add_ln25_7_fu_1484_p2);

assign add_ln26_8_fu_1646_p2 = (shl_ln26_7_fu_1631_p2 + add_ln25_8_reg_3470);

assign add_ln26_9_fu_1766_p2 = (shl_ln26_8_fu_1738_p2 + add_ln25_9_fu_1732_p2);

assign add_ln26_fu_707_p2 = (shl_ln_fu_699_p3 + zext_ln26_fu_695_p1);

assign add_ln27_10_fu_1432_p2 = (xor_ln25_4_reg_3428 + zext_ln25_26_fu_1388_p1);

assign add_ln27_11_fu_1437_p2 = (add_ln27_10_fu_1432_p2 + trunc_ln26_5_fu_1399_p3);

assign add_ln27_12_fu_1550_p2 = (xor_ln25_5_fu_1474_p2 + zext_ln25_27_fu_1480_p1);

assign add_ln27_13_fu_1556_p2 = (add_ln27_12_fu_1550_p2 + trunc_ln26_6_fu_1510_p3);

assign add_ln27_14_fu_1672_p2 = (xor_ln25_6_reg_3465 + zext_ln25_28_fu_1628_p1);

assign add_ln27_15_fu_1677_p2 = (add_ln27_14_fu_1672_p2 + trunc_ln26_7_fu_1639_p3);

assign add_ln27_16_fu_1798_p2 = (xor_ln25_7_fu_1722_p2 + zext_ln25_29_fu_1728_p1);

assign add_ln27_17_fu_1804_p2 = (add_ln27_16_fu_1798_p2 + trunc_ln26_8_fu_1758_p3);

assign add_ln27_18_fu_1920_p2 = (xor_ln25_8_reg_3497 + zext_ln25_30_fu_1876_p1);

assign add_ln27_19_fu_1925_p2 = (add_ln27_18_fu_1920_p2 + trunc_ln26_9_fu_1887_p3);

assign add_ln27_1_fu_869_p2 = (trunc_ln3_fu_824_p3 + zext_ln26_2_fu_816_p1);

assign add_ln27_20_fu_2046_p2 = (xor_ln25_9_fu_1970_p2 + zext_ln25_31_fu_1976_p1);

assign add_ln27_21_fu_2052_p2 = (add_ln27_20_fu_2046_p2 + trunc_ln26_s_fu_2006_p3);

assign add_ln27_22_fu_2168_p2 = (xor_ln25_10_reg_3529 + zext_ln25_32_fu_2124_p1);

assign add_ln27_23_fu_2173_p2 = (add_ln27_22_fu_2168_p2 + trunc_ln26_10_fu_2135_p3);

assign add_ln27_24_fu_2294_p2 = (xor_ln25_11_fu_2222_p2 + zext_ln25_33_fu_2228_p1);

assign add_ln27_25_fu_2300_p2 = (add_ln27_24_fu_2294_p2 + trunc_ln26_11_fu_2254_p3);

assign add_ln27_26_fu_2416_p2 = (xor_ln25_12_reg_3561 + zext_ln25_34_fu_2372_p1);

assign add_ln27_27_fu_2421_p2 = (add_ln27_26_fu_2416_p2 + trunc_ln26_13_fu_2383_p3);

assign add_ln27_28_fu_2542_p2 = (xor_ln25_13_fu_2466_p2 + zext_ln25_35_fu_2472_p1);

assign add_ln27_29_fu_2548_p2 = (add_ln27_28_fu_2542_p2 + trunc_ln26_15_fu_2502_p3);

assign add_ln27_2_fu_948_p2 = (xor_ln25_fu_900_p2 + zext_ln25_22_fu_906_p1);

assign add_ln27_30_fu_2664_p2 = (xor_ln25_14_reg_3593 + zext_ln25_36_fu_2620_p1);

assign add_ln27_31_fu_2669_p2 = (add_ln27_30_fu_2664_p2 + trunc_ln26_17_fu_2631_p3);

assign add_ln27_32_fu_2790_p2 = (xor_ln25_15_fu_2714_p2 + zext_ln25_37_fu_2720_p1);

assign add_ln27_33_fu_2796_p2 = (add_ln27_32_fu_2790_p2 + trunc_ln26_19_fu_2750_p3);

assign add_ln27_34_fu_2898_p2 = (xor_ln25_16_reg_3625 + zext_ln25_38_fu_2868_p1);

assign add_ln27_35_fu_2903_p2 = (add_ln27_34_fu_2898_p2 + trunc_ln26_21_fu_2879_p3);

assign add_ln27_36_fu_2919_p2 = (xor_ln26_16_reg_3636 + zext_ln26_18_fu_2876_p1);

assign add_ln27_37_fu_2924_p2 = (add_ln27_36_fu_2919_p2 + trunc_ln27_35_fu_2891_p3);

assign add_ln27_3_fu_954_p2 = (add_ln27_2_fu_948_p2 + trunc_ln26_1_fu_928_p3);

assign add_ln27_4_fu_1087_p2 = (xor_ln25_1_fu_1015_p2 + zext_ln25_23_fu_1020_p1);

assign add_ln27_5_fu_1093_p2 = (add_ln27_4_fu_1087_p2 + trunc_ln26_2_fu_1047_p3);

assign add_ln27_6_fu_1200_p2 = (xor_ln25_2_reg_3402 + zext_ln25_24_fu_1156_p1);

assign add_ln27_7_fu_1205_p2 = (add_ln27_6_fu_1200_p2 + trunc_ln26_3_fu_1167_p3);

assign add_ln27_8_fu_1315_p2 = (xor_ln25_3_fu_1241_p2 + zext_ln25_25_fu_1247_p1);

assign add_ln27_9_fu_1321_p2 = (add_ln27_8_fu_1315_p2 + trunc_ln26_4_fu_1275_p3);

assign add_ln27_fu_852_p2 = (trunc_ln25_reg_3346 + zext_ln25_21_fu_791_p1);

assign and_ln53_fu_3065_p2 = (valid_0_fu_3029_p3 & icmp_ln53_fu_3059_p2);

assign and_ln60_fu_3077_p2 = (valid_1_fu_3051_p3 & icmp_ln60_fu_3071_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp3_stage0 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp3_stage1 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp3_stage10 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_pp3_stage11 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_pp3_stage12 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_pp3_stage13 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_pp3_stage14 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_pp3_stage15 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_pp3_stage2 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp3_stage3 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp3_stage4 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp3_stage5 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp3_stage6 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp3_stage7 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_pp3_stage8 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_pp3_stage9 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd7];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((icmp_ln225_1_reg_3283 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (input_r_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((icmp_ln225_1_reg_3283 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (input_r_empty_n == 1'b0));
end

assign ap_block_pp3_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp3_stage0_01001 = ((output_r_full_n == 1'b0) & (ap_predicate_op577_write_state30 == 1'b1) & (ap_enable_reg_pp3_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp3_stage0_11001 = ((output_r_full_n == 1'b0) & (ap_predicate_op577_write_state30 == 1'b1) & (ap_enable_reg_pp3_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp3_stage0_subdone = ((output_r_full_n == 1'b0) & (ap_predicate_op577_write_state30 == 1'b1) & (ap_enable_reg_pp3_iter1 == 1'b1));
end

assign ap_block_pp3_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage13_11001_ignoreCallOp547 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage14_11001_ignoreCallOp548 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage14_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage15 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage15_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage15_11001_ignoreCallOp554 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage15_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage9_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

assign ap_block_state14_pp3_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp3_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp3_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp3_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp3_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp3_stage5_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2 = ((tmp_fu_532_p3 == 1'd0) & (input_r_empty_n == 1'b0));
end

assign ap_block_state20_pp3_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp3_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp3_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp3_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp3_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp3_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp3_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp3_stage13_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp3_stage13_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp3_stage14_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp3_stage14_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp3_stage15_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp3_stage15_iter0_ignore_call0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state30_pp3_stage0_iter1 = ((output_r_full_n == 1'b0) & (ap_predicate_op577_write_state30 == 1'b1));
end

assign ap_block_state31_pp3_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state7_pp0_stage0_iter1 = ((icmp_ln225_1_reg_3283 == 1'd0) & (input_r_empty_n == 1'b0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp3 = (ap_idle_pp3 ^ 1'b1);

assign ap_phi_mux_empty_51_phi_fu_437_p4 = empty_51_reg_433;

assign ap_phi_mux_next_code_3_phi_fu_449_p4 = next_code_3_reg_445;

assign ap_phi_reg_pp3_iter0_empty_53_reg_471 = 'bx;

assign ap_phi_reg_pp3_iter0_next_code_1_reg_490 = 'bx;

assign ap_phi_reg_pp3_iter0_p_ph_reg_457 = 'bx;

assign ap_phi_reg_pp3_iter0_prefix_code_1_reg_508 = 'bx;

always @ (*) begin
    ap_predicate_op547_call_state27 = ((1'd0 == and_ln60_reg_3696) & (1'd0 == and_ln53_reg_3692) & (icmp_ln256_reg_3317 == 1'd0) & (icmp_ln254_reg_3308 == 1'd1));
end

always @ (*) begin
    ap_predicate_op547_call_state27_state26 = ((1'd0 == and_ln60_fu_3077_p2) & (1'd0 == and_ln53_fu_3065_p2) & (icmp_ln256_reg_3317 == 1'd0) & (icmp_ln254_reg_3308 == 1'd1));
end

always @ (*) begin
    ap_predicate_op548_call_state28 = ((1'd0 == and_ln60_reg_3696) & (1'd0 == and_ln53_reg_3692) & (icmp_ln256_reg_3317 == 1'd0) & (icmp_ln254_reg_3308 == 1'd1));
end

always @ (*) begin
    ap_predicate_op554_call_state29 = ((1'd0 == and_ln60_reg_3696) & (1'd0 == and_ln53_reg_3692) & (icmp_ln256_reg_3317 == 1'd0) & (icmp_ln254_reg_3308 == 1'd1));
end

always @ (*) begin
    ap_predicate_op577_write_state30 = ((1'd0 == and_ln60_reg_3696) & (1'd0 == and_ln53_reg_3692) & (hit_reg_3705 == 1'd0) & (icmp_ln256_reg_3317 == 1'd0) & (icmp_ln254_reg_3308 == 1'd1));
end

always @ (*) begin
    ap_predicate_tran30to32_state29 = ((1'd0 == and_ln60_reg_3696) & (1'd0 == and_ln53_reg_3692) & (icmp_ln119_fu_3131_p2 == 1'd0) & (grp_assoc_lookup_fu_523_ap_return_0 == 1'd0) & (valid_1_reg_3688 == 1'd1) & (valid_0_reg_3679 == 1'd1) & (icmp_ln256_reg_3317 == 1'd0) & (icmp_ln254_reg_3308 == 1'd1));
end

always @ (*) begin
    ap_predicate_tran30to33_state29 = ((icmp_ln256_reg_3317 == 1'd1) & (icmp_ln254_reg_3308 == 1'd1));
end

assign c_1_fu_540_p2 = (c_reg_366 + 3'd1);

assign empty_49_fu_595_p1 = i_1_reg_389[14:0];

assign empty_52_fu_3083_p1 = next_code_3_reg_445[11:0];

assign grp_assoc_lookup_fu_523_ap_start = grp_assoc_lookup_fu_523_ap_start_reg;

assign grp_fu_3234_p0 = grp_fu_3234_p00;

assign grp_fu_3234_p00 = input_r_dout;

assign grp_fu_3234_p1 = 15'd100;

assign grp_fu_3234_p2 = grp_fu_3234_p20;

assign grp_fu_3234_p20 = input_r_dout;

assign hashed_2_fu_2992_p2 = (trunc_ln6_fu_2982_p4 ^ add_ln20_fu_2976_p2);

assign hashed_fu_2970_p2 = (shl_ln29_fu_2946_p2 + xor_ln27_18_fu_2940_p2);

assign hit_fu_3087_p1 = grp_assoc_lookup_fu_523_ap_return_0;

assign i_1_cast56_fu_589_p1 = i_1_reg_389;

assign i_2_cast_fu_623_p1 = i_2_reg_400;

assign i_cast_fu_570_p1 = i_reg_377;

assign icmp_ln119_fu_3131_p2 = ((tmp_25_fu_3121_p4 == 26'd0) ? 1'b1 : 1'b0);

assign icmp_ln225_1_fu_565_p2 = ((ap_phi_mux_i_phi_fu_381_p4 == len_reg_3267) ? 1'b1 : 1'b0);

assign icmp_ln225_fu_554_p2 = ((grp_fu_3234_p3 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln242_fu_617_p2 = ((i_2_reg_400 == 10'd512) ? 1'b1 : 1'b0);

assign icmp_ln254_fu_634_p2 = ((ap_phi_mux_i_3_phi_fu_415_p4 < len_reg_3267) ? 1'b1 : 1'b0);

assign icmp_ln256_fu_650_p2 = ((add_ln256_fu_639_p2 == len_reg_3267) ? 1'b1 : 1'b0);

assign icmp_ln53_fu_3059_p2 = ((key_assign_fu_3008_p3 == stored_key_0_fu_3015_p1) ? 1'b1 : 1'b0);

assign icmp_ln60_fu_3071_p2 = ((key_assign_fu_3008_p3 == stored_key_1_fu_3037_p1) ? 1'b1 : 1'b0);

assign key_assign_fu_3008_p3 = {{trunc_ln263_fu_3004_p1}, {next_char_reg_3326}};

assign lshr_ln1_fu_713_p4 = {{add_ln26_fu_707_p2[21:6]}};

assign lshr_ln27_10_fu_2020_p4 = {{add_ln26_11_fu_2014_p2[31:6]}};

assign lshr_ln27_11_fu_2147_p4 = {{add_ln26_12_fu_2142_p2[31:6]}};

assign lshr_ln27_12_fu_2268_p4 = {{add_ln26_13_fu_2262_p2[31:6]}};

assign lshr_ln27_13_fu_2395_p4 = {{add_ln26_14_fu_2390_p2[31:6]}};

assign lshr_ln27_14_fu_2516_p4 = {{add_ln26_15_fu_2510_p2[31:6]}};

assign lshr_ln27_15_fu_2643_p4 = {{add_ln26_16_fu_2638_p2[31:6]}};

assign lshr_ln27_16_fu_2764_p4 = {{add_ln26_17_fu_2758_p2[31:6]}};

assign lshr_ln27_1_fu_838_p4 = {{add_ln26_1_fu_832_p2[31:6]}};

assign lshr_ln27_2_fu_982_p4 = {{add_ln26_2_fu_977_p2[31:6]}};

assign lshr_ln27_3_fu_1061_p4 = {{add_ln26_3_fu_1055_p2[31:6]}};

assign lshr_ln27_4_fu_1179_p4 = {{add_ln26_4_fu_1174_p2[31:6]}};

assign lshr_ln27_5_fu_1289_p4 = {{add_ln26_5_fu_1283_p2[31:6]}};

assign lshr_ln27_6_fu_1411_p4 = {{add_ln26_6_fu_1406_p2[31:6]}};

assign lshr_ln27_7_fu_1524_p4 = {{add_ln26_7_fu_1518_p2[31:6]}};

assign lshr_ln27_8_fu_1651_p4 = {{add_ln26_8_fu_1646_p2[31:6]}};

assign lshr_ln27_9_fu_1772_p4 = {{add_ln26_9_fu_1766_p2[31:6]}};

assign lshr_ln27_s_fu_1899_p4 = {{add_ln26_10_fu_1894_p2[31:6]}};

assign lshr_ln2_fu_3164_p4 = {{prefix_code_2_reg_422[11:10]}};

assign lshr_ln3_fu_3179_p4 = {{prefix_code_2_reg_422[9:1]}};

assign my_assoc_mem_fill_fu_3137_p2 = (empty_51_reg_433 + 32'd1);

assign next_code_fu_3204_p2 = (next_code_3_reg_445 + 32'd1);

assign or_ln121_fu_3213_p2 = (sext_ln121_fu_3210_p1 | my_assoc_mem_upper_key_mem_q0);

assign or_ln122_fu_3220_p2 = (sext_ln121_fu_3210_p1 | my_assoc_mem_middle_key_mem_q0);

assign or_ln123_fu_3227_p2 = (sext_ln121_fu_3210_p1 | my_assoc_mem_lower_key_mem_q0);

assign or_ln1_fu_3099_p5 = {{{{{{1'd1}, {empty_52_fu_3083_p1}}}, {trunc_ln263_reg_3663}}}, {next_char_reg_3326}};

assign or_ln235_fu_599_p2 = (empty_49_fu_595_p1 | 15'd1);

assign or_ln2_fu_3110_p5 = {{{{{{1'd1}, {empty_52_fu_3083_p1}}}, {trunc_ln263_reg_3663}}}, {next_char_reg_3326}};

assign or_ln_fu_659_p6 = {{{{{trunc_ln181_fu_655_p1}, {5'd0}}, {trunc_ln181_fu_655_p1}}, {3'd0}}, {trunc_ln181_fu_655_p1}};

assign sext_ln121_fu_3210_p1 = $signed(shl_ln121_reg_3738);

assign shl_ln121_fu_3158_p2 = 32'd1 << empty_51_reg_433;

assign shl_ln26_10_fu_1986_p2 = add_ln25_11_fu_1980_p2 << 32'd10;

assign shl_ln26_11_fu_2127_p2 = add_ln25_12_reg_3534 << 32'd10;

assign shl_ln26_12_fu_2238_p2 = add_ln25_13_fu_2232_p2 << 32'd10;

assign shl_ln26_13_fu_2375_p2 = add_ln25_14_reg_3566 << 32'd10;

assign shl_ln26_14_fu_2482_p2 = add_ln25_15_fu_2476_p2 << 32'd10;

assign shl_ln26_15_fu_2623_p2 = add_ln25_16_reg_3598 << 32'd10;

assign shl_ln26_16_fu_2730_p2 = add_ln25_17_fu_2724_p2 << 32'd10;

assign shl_ln26_17_fu_2871_p2 = add_ln25_18_reg_3630 << 32'd10;

assign shl_ln26_1_fu_808_p3 = {{trunc_ln26_fu_804_p1}, {10'd0}};

assign shl_ln26_2_fu_1029_p2 = add_ln25_3_fu_1023_p2 << 32'd10;

assign shl_ln26_3_fu_1159_p2 = add_ln25_4_reg_3407 << 32'd10;

assign shl_ln26_4_fu_1256_p2 = add_ln25_5_fu_1250_p2 << 32'd10;

assign shl_ln26_5_fu_1391_p2 = add_ln25_6_reg_3433 << 32'd10;

assign shl_ln26_6_fu_1490_p2 = add_ln25_7_fu_1484_p2 << 32'd10;

assign shl_ln26_7_fu_1631_p2 = add_ln25_8_reg_3470 << 32'd10;

assign shl_ln26_8_fu_1738_p2 = add_ln25_9_fu_1732_p2 << 32'd10;

assign shl_ln26_9_fu_1879_p2 = add_ln25_10_reg_3502 << 32'd10;

assign shl_ln26_fu_972_p2 = add_ln25_2_reg_3386 << 32'd10;

assign shl_ln29_fu_2946_p2 = xor_ln27_18_fu_2940_p2 << 26'd3;

assign shl_ln_fu_699_p3 = {{add_ln25_fu_689_p2}, {10'd0}};

assign stored_key_0_fu_3015_p1 = hash_table_0_q0[19:0];

assign stored_key_1_fu_3037_p1 = hash_table_1_q0[19:0];

assign tmp_12_fu_1568_p3 = prefix_code_2_reg_422[32'd1];

assign tmp_13_fu_1689_p3 = prefix_code_2_reg_422[32'd2];

assign tmp_14_fu_1816_p3 = prefix_code_2_reg_422[32'd3];

assign tmp_15_fu_1937_p3 = prefix_code_2_reg_422[32'd4];

assign tmp_16_fu_2064_p3 = prefix_code_2_reg_422[32'd5];

assign tmp_17_fu_2185_p3 = prefix_code_2_reg_422[32'd6];

assign tmp_18_fu_2312_p3 = prefix_code_2_reg_422[32'd7];

assign tmp_19_fu_2433_p3 = prefix_code_2_reg_422[32'd8];

assign tmp_20_fu_2560_p3 = prefix_code_2_reg_422[32'd9];

assign tmp_21_fu_2681_p3 = prefix_code_2_reg_422[32'd10];

assign tmp_22_fu_2808_p3 = prefix_code_2_reg_422[32'd11];

assign tmp_25_fu_3121_p4 = {{empty_51_reg_433[31:6]}};

assign tmp_4_fu_575_p3 = i_1_reg_389[32'd15];

assign tmp_5_fu_677_p3 = temp_chunk_q0[32'd1];

assign tmp_fu_532_p3 = c_reg_366[32'd2];

assign trunc_ln181_fu_655_p1 = temp_chunk_q0[0:0];

assign trunc_ln181_s_fu_3146_p3 = {{trunc_ln263_1_reg_3454}, {next_char_reg_3326}};

assign trunc_ln187_fu_3095_p1 = grp_assoc_lookup_fu_523_ap_return_1[15:0];

assign trunc_ln25_10_fu_2088_p4 = {{add_ln26_11_fu_2014_p2[20:6]}};

assign trunc_ln25_11_fu_2212_p4 = {{add_ln26_12_fu_2142_p2[20:6]}};

assign trunc_ln25_12_fu_2336_p4 = {{add_ln26_13_fu_2262_p2[20:6]}};

assign trunc_ln25_13_fu_2456_p4 = {{add_ln26_14_fu_2390_p2[20:6]}};

assign trunc_ln25_14_fu_2584_p4 = {{add_ln26_15_fu_2510_p2[20:6]}};

assign trunc_ln25_15_fu_2704_p4 = {{add_ln26_16_fu_2638_p2[20:6]}};

assign trunc_ln25_16_fu_2832_p4 = {{add_ln26_17_fu_2758_p2[20:6]}};

assign trunc_ln25_1_fu_890_p4 = {{add_ln26_1_fu_832_p2[20:6]}};

assign trunc_ln25_2_fu_1005_p4 = {{add_ln26_2_fu_977_p2[20:6]}};

assign trunc_ln25_3_fu_1120_p4 = {{add_ln26_3_fu_1055_p2[20:6]}};

assign trunc_ln25_4_fu_1231_p4 = {{add_ln26_4_fu_1174_p2[20:6]}};

assign trunc_ln25_5_fu_1348_p4 = {{add_ln26_5_fu_1283_p2[20:6]}};

assign trunc_ln25_6_fu_1464_p4 = {{add_ln26_6_fu_1406_p2[20:6]}};

assign trunc_ln25_7_fu_1592_p4 = {{add_ln26_7_fu_1518_p2[20:6]}};

assign trunc_ln25_8_fu_1712_p4 = {{add_ln26_8_fu_1646_p2[20:6]}};

assign trunc_ln25_9_fu_1840_p4 = {{add_ln26_9_fu_1766_p2[20:6]}};

assign trunc_ln25_fu_741_p1 = xor_ln27_fu_727_p2[14:0];

assign trunc_ln25_s_fu_1960_p4 = {{add_ln26_10_fu_1894_p2[20:6]}};

assign trunc_ln263_1_fu_1384_p1 = prefix_code_2_reg_422[0:0];

assign trunc_ln263_fu_3004_p1 = prefix_code_2_reg_422[11:0];

assign trunc_ln26_10_fu_2135_p3 = {{trunc_ln26_28_reg_3545}, {10'd0}};

assign trunc_ln26_11_fu_2254_p3 = {{trunc_ln26_29_fu_2250_p1}, {10'd0}};

assign trunc_ln26_12_fu_820_p1 = add_ln25_1_fu_794_p2[15:0];

assign trunc_ln26_13_fu_2383_p3 = {{trunc_ln26_30_reg_3577}, {10'd0}};

assign trunc_ln26_14_fu_924_p1 = add_ln25_2_fu_909_p2[15:0];

assign trunc_ln26_15_fu_2502_p3 = {{trunc_ln26_31_fu_2498_p1}, {10'd0}};

assign trunc_ln26_16_fu_1043_p1 = add_ln25_3_fu_1023_p2[15:0];

assign trunc_ln26_17_fu_2631_p3 = {{trunc_ln26_32_reg_3609}, {10'd0}};

assign trunc_ln26_18_fu_1148_p1 = add_ln25_4_fu_1136_p2[15:0];

assign trunc_ln26_19_fu_2750_p3 = {{trunc_ln26_33_fu_2746_p1}, {10'd0}};

assign trunc_ln26_1_fu_928_p3 = {{trunc_ln26_14_fu_924_p1}, {10'd0}};

assign trunc_ln26_20_fu_1271_p1 = add_ln25_5_fu_1250_p2[15:0];

assign trunc_ln26_21_fu_2879_p3 = {{trunc_ln26_34_reg_3641}, {10'd0}};

assign trunc_ln26_22_fu_1376_p1 = add_ln25_6_fu_1364_p2[15:0];

assign trunc_ln26_23_fu_1506_p1 = add_ln25_7_fu_1484_p2[15:0];

assign trunc_ln26_24_fu_1620_p1 = add_ln25_8_fu_1608_p2[15:0];

assign trunc_ln26_25_fu_1754_p1 = add_ln25_9_fu_1732_p2[15:0];

assign trunc_ln26_26_fu_1868_p1 = add_ln25_10_fu_1856_p2[15:0];

assign trunc_ln26_27_fu_2002_p1 = add_ln25_11_fu_1980_p2[15:0];

assign trunc_ln26_28_fu_2116_p1 = add_ln25_12_fu_2104_p2[15:0];

assign trunc_ln26_29_fu_2250_p1 = add_ln25_13_fu_2232_p2[15:0];

assign trunc_ln26_2_fu_1047_p3 = {{trunc_ln26_16_fu_1043_p1}, {10'd0}};

assign trunc_ln26_30_fu_2364_p1 = add_ln25_14_fu_2352_p2[15:0];

assign trunc_ln26_31_fu_2498_p1 = add_ln25_15_fu_2476_p2[15:0];

assign trunc_ln26_32_fu_2612_p1 = add_ln25_16_fu_2600_p2[15:0];

assign trunc_ln26_33_fu_2746_p1 = add_ln25_17_fu_2724_p2[15:0];

assign trunc_ln26_34_fu_2860_p1 = add_ln25_18_fu_2848_p2[15:0];

assign trunc_ln26_3_fu_1167_p3 = {{trunc_ln26_18_reg_3418}, {10'd0}};

assign trunc_ln26_4_fu_1275_p3 = {{trunc_ln26_20_fu_1271_p1}, {10'd0}};

assign trunc_ln26_5_fu_1399_p3 = {{trunc_ln26_22_reg_3444}, {10'd0}};

assign trunc_ln26_6_fu_1510_p3 = {{trunc_ln26_23_fu_1506_p1}, {10'd0}};

assign trunc_ln26_7_fu_1639_p3 = {{trunc_ln26_24_reg_3481}, {10'd0}};

assign trunc_ln26_8_fu_1758_p3 = {{trunc_ln26_25_fu_1754_p1}, {10'd0}};

assign trunc_ln26_9_fu_1887_p3 = {{trunc_ln26_26_reg_3513}, {10'd0}};

assign trunc_ln26_fu_804_p1 = add_ln25_1_fu_794_p2[21:0];

assign trunc_ln26_s_fu_2006_p3 = {{trunc_ln26_27_fu_2002_p1}, {10'd0}};

assign trunc_ln27_10_fu_1380_p1 = add_ln25_6_fu_1364_p2[4:0];

assign trunc_ln27_11_fu_1425_p3 = {{trunc_ln27_10_reg_3449}, {10'd0}};

assign trunc_ln27_12_fu_1538_p1 = add_ln25_7_fu_1484_p2[4:0];

assign trunc_ln27_13_fu_1542_p3 = {{trunc_ln27_12_fu_1538_p1}, {10'd0}};

assign trunc_ln27_14_fu_1624_p1 = add_ln25_8_fu_1608_p2[4:0];

assign trunc_ln27_15_fu_1665_p3 = {{trunc_ln27_14_reg_3486}, {10'd0}};

assign trunc_ln27_16_fu_1786_p1 = add_ln25_9_fu_1732_p2[4:0];

assign trunc_ln27_17_fu_1790_p3 = {{trunc_ln27_16_fu_1786_p1}, {10'd0}};

assign trunc_ln27_18_fu_1872_p1 = add_ln25_10_fu_1856_p2[4:0];

assign trunc_ln27_19_fu_1913_p3 = {{trunc_ln27_18_reg_3518}, {10'd0}};

assign trunc_ln27_1_fu_2909_p4 = {{add_ln26_18_fu_2886_p2[31:6]}};

assign trunc_ln27_20_fu_2034_p1 = add_ln25_11_fu_1980_p2[4:0];

assign trunc_ln27_21_fu_2038_p3 = {{trunc_ln27_20_fu_2034_p1}, {10'd0}};

assign trunc_ln27_22_fu_2120_p1 = add_ln25_12_fu_2104_p2[4:0];

assign trunc_ln27_23_fu_2161_p3 = {{trunc_ln27_22_reg_3550}, {10'd0}};

assign trunc_ln27_24_fu_2282_p1 = add_ln25_13_fu_2232_p2[4:0];

assign trunc_ln27_25_fu_2286_p3 = {{trunc_ln27_24_fu_2282_p1}, {10'd0}};

assign trunc_ln27_26_fu_2368_p1 = add_ln25_14_fu_2352_p2[4:0];

assign trunc_ln27_27_fu_2409_p3 = {{trunc_ln27_26_reg_3582}, {10'd0}};

assign trunc_ln27_28_fu_2530_p1 = add_ln25_15_fu_2476_p2[4:0];

assign trunc_ln27_29_fu_2534_p3 = {{trunc_ln27_28_fu_2530_p1}, {10'd0}};

assign trunc_ln27_2_fu_861_p3 = {{trunc_ln27_fu_857_p1}, {10'd0}};

assign trunc_ln27_30_fu_2616_p1 = add_ln25_16_fu_2600_p2[4:0];

assign trunc_ln27_31_fu_2657_p3 = {{trunc_ln27_30_reg_3614}, {10'd0}};

assign trunc_ln27_32_fu_2778_p1 = add_ln25_17_fu_2724_p2[4:0];

assign trunc_ln27_33_fu_2782_p3 = {{trunc_ln27_32_fu_2778_p1}, {10'd0}};

assign trunc_ln27_34_fu_2864_p1 = add_ln25_18_fu_2848_p2[4:0];

assign trunc_ln27_35_fu_2891_p3 = {{trunc_ln27_34_reg_3646}, {10'd0}};

assign trunc_ln27_3_fu_936_p1 = add_ln25_2_fu_909_p2[4:0];

assign trunc_ln27_4_fu_940_p3 = {{trunc_ln27_3_fu_936_p1}, {10'd0}};

assign trunc_ln27_5_fu_1075_p1 = add_ln25_3_fu_1023_p2[4:0];

assign trunc_ln27_6_fu_1079_p3 = {{trunc_ln27_5_fu_1075_p1}, {10'd0}};

assign trunc_ln27_7_fu_1152_p1 = add_ln25_4_fu_1136_p2[4:0];

assign trunc_ln27_8_fu_1193_p3 = {{trunc_ln27_7_reg_3423}, {10'd0}};

assign trunc_ln27_9_fu_1303_p1 = add_ln25_5_fu_1250_p2[4:0];

assign trunc_ln27_fu_857_p1 = add_ln25_1_fu_794_p2[4:0];

assign trunc_ln27_s_fu_1307_p3 = {{trunc_ln27_9_fu_1303_p1}, {10'd0}};

assign trunc_ln29_fu_2958_p1 = xor_ln27_18_fu_2940_p2[11:0];

assign trunc_ln3_fu_824_p3 = {{trunc_ln26_12_fu_820_p1}, {10'd0}};

assign trunc_ln4_fu_2930_p4 = {{add_ln26_18_fu_2886_p2[20:6]}};

assign trunc_ln5_fu_2962_p3 = {{trunc_ln29_fu_2958_p1}, {3'd0}};

assign trunc_ln6_fu_2982_p4 = {{hashed_fu_2970_p2[25:11]}};

assign valid_0_fu_3029_p3 = hash_table_0_q0[32'd32];

assign valid_1_fu_3051_p3 = hash_table_1_q0[32'd32];

assign xor_ln25_10_fu_2098_p2 = (lshr_ln27_10_fu_2020_p4 ^ add_ln27_21_fu_2052_p2);

assign xor_ln25_11_fu_2222_p2 = (lshr_ln27_11_fu_2147_p4 ^ add_ln27_23_fu_2173_p2);

assign xor_ln25_12_fu_2346_p2 = (lshr_ln27_12_fu_2268_p4 ^ add_ln27_25_fu_2300_p2);

assign xor_ln25_13_fu_2466_p2 = (lshr_ln27_13_fu_2395_p4 ^ add_ln27_27_fu_2421_p2);

assign xor_ln25_14_fu_2594_p2 = (lshr_ln27_14_fu_2516_p4 ^ add_ln27_29_fu_2548_p2);

assign xor_ln25_15_fu_2714_p2 = (lshr_ln27_15_fu_2643_p4 ^ add_ln27_31_fu_2669_p2);

assign xor_ln25_16_fu_2842_p2 = (lshr_ln27_16_fu_2764_p4 ^ add_ln27_33_fu_2796_p2);

assign xor_ln25_1_fu_1015_p2 = (lshr_ln27_2_fu_982_p4 ^ add_ln27_3_reg_3392);

assign xor_ln25_2_fu_1130_p2 = (lshr_ln27_3_fu_1061_p4 ^ add_ln27_5_fu_1093_p2);

assign xor_ln25_3_fu_1241_p2 = (lshr_ln27_4_fu_1179_p4 ^ add_ln27_7_fu_1205_p2);

assign xor_ln25_4_fu_1358_p2 = (lshr_ln27_5_fu_1289_p4 ^ add_ln27_9_fu_1321_p2);

assign xor_ln25_5_fu_1474_p2 = (lshr_ln27_6_fu_1411_p4 ^ add_ln27_11_fu_1437_p2);

assign xor_ln25_6_fu_1602_p2 = (lshr_ln27_7_fu_1524_p4 ^ add_ln27_13_fu_1556_p2);

assign xor_ln25_7_fu_1722_p2 = (lshr_ln27_8_fu_1651_p4 ^ add_ln27_15_fu_1677_p2);

assign xor_ln25_8_fu_1850_p2 = (lshr_ln27_9_fu_1772_p4 ^ add_ln27_17_fu_1804_p2);

assign xor_ln25_9_fu_1970_p2 = (lshr_ln27_s_fu_1899_p4 ^ add_ln27_19_fu_1925_p2);

assign xor_ln25_fu_900_p2 = (lshr_ln27_1_fu_838_p4 ^ add_ln27_1_fu_869_p2);

assign xor_ln26_10_fu_2110_p2 = (trunc_ln25_10_fu_2088_p4 ^ add_ln25_39_fu_2082_p2);

assign xor_ln26_11_fu_2244_p2 = (trunc_ln25_11_fu_2212_p4 ^ add_ln25_41_fu_2206_p2);

assign xor_ln26_12_fu_2358_p2 = (trunc_ln25_12_fu_2336_p4 ^ add_ln25_43_fu_2330_p2);

assign xor_ln26_13_fu_2488_p2 = (trunc_ln25_13_fu_2456_p4 ^ add_ln25_45_fu_2450_p2);

assign xor_ln26_14_fu_2606_p2 = (trunc_ln25_14_fu_2584_p4 ^ add_ln25_47_fu_2578_p2);

assign xor_ln26_15_fu_2736_p2 = (trunc_ln25_15_fu_2704_p4 ^ add_ln25_49_fu_2698_p2);

assign xor_ln26_16_fu_2854_p2 = (trunc_ln25_16_fu_2832_p4 ^ add_ln25_51_fu_2826_p2);

assign xor_ln26_1_fu_1035_p2 = (trunc_ln25_2_fu_1005_p4 ^ add_ln25_21_reg_3397);

assign xor_ln26_2_fu_1142_p2 = (trunc_ln25_3_fu_1120_p4 ^ add_ln25_23_fu_1114_p2);

assign xor_ln26_3_fu_1262_p2 = (trunc_ln25_4_fu_1231_p4 ^ add_ln25_25_fu_1225_p2);

assign xor_ln26_4_fu_1370_p2 = (trunc_ln25_5_fu_1348_p4 ^ add_ln25_27_fu_1342_p2);

assign xor_ln26_5_fu_1496_p2 = (trunc_ln25_6_fu_1464_p4 ^ add_ln25_29_fu_1458_p2);

assign xor_ln26_6_fu_1614_p2 = (trunc_ln25_7_fu_1592_p4 ^ add_ln25_31_fu_1586_p2);

assign xor_ln26_7_fu_1744_p2 = (trunc_ln25_8_fu_1712_p4 ^ add_ln25_33_fu_1706_p2);

assign xor_ln26_8_fu_1862_p2 = (trunc_ln25_9_fu_1840_p4 ^ add_ln25_35_fu_1834_p2);

assign xor_ln26_9_fu_1992_p2 = (trunc_ln25_s_fu_1960_p4 ^ add_ln25_37_fu_1954_p2);

assign xor_ln26_fu_915_p2 = (trunc_ln25_1_fu_890_p4 ^ add_ln25_19_fu_884_p2);

assign xor_ln27_10_fu_1931_p2 = (zext_ln27_10_fu_1909_p1 ^ add_ln26_10_fu_1894_p2);

assign xor_ln27_11_fu_2058_p2 = (zext_ln27_11_fu_2030_p1 ^ add_ln26_11_fu_2014_p2);

assign xor_ln27_12_fu_2179_p2 = (zext_ln27_12_fu_2157_p1 ^ add_ln26_12_fu_2142_p2);

assign xor_ln27_13_fu_2306_p2 = (zext_ln27_13_fu_2278_p1 ^ add_ln26_13_fu_2262_p2);

assign xor_ln27_14_fu_2427_p2 = (zext_ln27_14_fu_2405_p1 ^ add_ln26_14_fu_2390_p2);

assign xor_ln27_15_fu_2554_p2 = (zext_ln27_15_fu_2526_p1 ^ add_ln26_15_fu_2510_p2);

assign xor_ln27_16_fu_2675_p2 = (zext_ln27_16_fu_2653_p1 ^ add_ln26_16_fu_2638_p2);

assign xor_ln27_17_fu_2802_p2 = (zext_ln27_17_fu_2774_p1 ^ add_ln26_17_fu_2758_p2);

assign xor_ln27_18_fu_2940_p2 = (trunc_ln27_1_fu_2909_p4 ^ add_ln27_35_fu_2903_p2);

assign xor_ln27_1_fu_875_p2 = (zext_ln27_1_fu_848_p1 ^ add_ln26_1_fu_832_p2);

assign xor_ln27_2_fu_996_p2 = (zext_ln27_2_fu_992_p1 ^ add_ln26_2_fu_977_p2);

assign xor_ln27_3_fu_1099_p2 = (zext_ln27_3_fu_1071_p1 ^ add_ln26_3_fu_1055_p2);

assign xor_ln27_4_fu_1211_p2 = (zext_ln27_4_fu_1189_p1 ^ add_ln26_4_fu_1174_p2);

assign xor_ln27_5_fu_1327_p2 = (zext_ln27_5_fu_1299_p1 ^ add_ln26_5_fu_1283_p2);

assign xor_ln27_6_fu_1443_p2 = (zext_ln27_6_fu_1421_p1 ^ add_ln26_6_fu_1406_p2);

assign xor_ln27_7_fu_1562_p2 = (zext_ln27_7_fu_1534_p1 ^ add_ln26_7_fu_1518_p2);

assign xor_ln27_8_fu_1683_p2 = (zext_ln27_8_fu_1661_p1 ^ add_ln26_8_fu_1646_p2);

assign xor_ln27_9_fu_1810_p2 = (zext_ln27_9_fu_1782_p1 ^ add_ln26_9_fu_1766_p2);

assign xor_ln27_fu_727_p2 = (zext_ln27_fu_723_p1 ^ add_ln26_fu_707_p2);

assign xor_ln29_fu_2952_p2 = (trunc_ln4_fu_2930_p4 ^ add_ln27_37_fu_2924_p2);

assign zext_ln121_fu_3174_p1 = lshr_ln2_fu_3164_p4;

assign zext_ln122_fu_3189_p1 = lshr_ln3_fu_3179_p4;

assign zext_ln123_fu_3194_p1 = trunc_ln181_s_fu_3146_p3;

assign zext_ln124_fu_3199_p1 = empty_51_reg_433;

assign zext_ln238_fu_605_p1 = or_ln235_fu_599_p2;

assign zext_ln249_fu_630_p1 = temp_chunk_q0;

assign zext_ln256_fu_645_p1 = add_ln256_fu_639_p2;

assign zext_ln25_10_fu_1576_p1 = tmp_12_fu_1568_p3;

assign zext_ln25_11_fu_1697_p1 = tmp_13_fu_1689_p3;

assign zext_ln25_12_fu_1824_p1 = tmp_14_fu_1816_p3;

assign zext_ln25_13_fu_1945_p1 = tmp_15_fu_1937_p3;

assign zext_ln25_14_fu_2072_p1 = tmp_16_fu_2064_p3;

assign zext_ln25_15_fu_2197_p1 = tmp_17_fu_2185_p3;

assign zext_ln25_16_fu_2320_p1 = tmp_18_fu_2312_p3;

assign zext_ln25_17_fu_2441_p1 = tmp_19_fu_2433_p3;

assign zext_ln25_18_fu_2568_p1 = tmp_20_fu_2560_p3;

assign zext_ln25_19_fu_2689_p1 = tmp_21_fu_2681_p3;

assign zext_ln25_1_fu_685_p1 = tmp_5_fu_677_p3;

assign zext_ln25_20_fu_2816_p1 = tmp_22_fu_2808_p3;

assign zext_ln25_21_fu_791_p1 = tmp_6_reg_3340;

assign zext_ln25_22_fu_906_p1 = tmp_7_reg_3351;

assign zext_ln25_23_fu_1020_p1 = tmp_8_reg_3358;

assign zext_ln25_24_fu_1156_p1 = tmp_9_reg_3365;

assign zext_ln25_25_fu_1247_p1 = tmp_10_reg_3372;

assign zext_ln25_26_fu_1388_p1 = tmp_11_reg_3379;

assign zext_ln25_27_fu_1480_p1 = trunc_ln263_1_fu_1384_p1;

assign zext_ln25_28_fu_1628_p1 = tmp_12_reg_3459;

assign zext_ln25_29_fu_1728_p1 = tmp_13_fu_1689_p3;

assign zext_ln25_2_fu_785_p1 = xor_ln27_reg_3335;

assign zext_ln25_30_fu_1876_p1 = tmp_14_reg_3491;

assign zext_ln25_31_fu_1976_p1 = tmp_15_fu_1937_p3;

assign zext_ln25_32_fu_2124_p1 = tmp_16_reg_3523;

assign zext_ln25_33_fu_2228_p1 = tmp_17_fu_2185_p3;

assign zext_ln25_34_fu_2372_p1 = tmp_18_reg_3555;

assign zext_ln25_35_fu_2472_p1 = tmp_19_fu_2433_p3;

assign zext_ln25_36_fu_2620_p1 = tmp_20_reg_3587;

assign zext_ln25_37_fu_2720_p1 = tmp_21_fu_2681_p3;

assign zext_ln25_38_fu_2868_p1 = tmp_22_reg_3619;

assign zext_ln25_39_fu_2193_p1 = tmp_17_fu_2185_p3;

assign zext_ln25_3_fu_788_p1 = tmp_6_reg_3340;

assign zext_ln25_4_fu_881_p1 = tmp_7_reg_3351;

assign zext_ln25_5_fu_1002_p1 = tmp_8_reg_3358;

assign zext_ln25_6_fu_1105_p1 = tmp_9_reg_3365;

assign zext_ln25_7_fu_1217_p1 = tmp_10_reg_3372;

assign zext_ln25_8_fu_1333_p1 = tmp_11_reg_3379;

assign zext_ln25_9_fu_1449_p1 = trunc_ln263_1_fu_1384_p1;

assign zext_ln25_fu_673_p1 = or_ln_fu_659_p6;

assign zext_ln263_fu_3143_p1 = next_char_reg_3326;

assign zext_ln26_10_fu_1750_p1 = tmp_13_fu_1689_p3;

assign zext_ln26_11_fu_1884_p1 = tmp_14_reg_3491;

assign zext_ln26_12_fu_1998_p1 = tmp_15_fu_1937_p3;

assign zext_ln26_13_fu_2132_p1 = tmp_16_reg_3523;

assign zext_ln26_14_fu_2380_p1 = tmp_18_reg_3555;

assign zext_ln26_15_fu_2494_p1 = tmp_19_fu_2433_p3;

assign zext_ln26_16_fu_2628_p1 = tmp_20_reg_3587;

assign zext_ln26_17_fu_2742_p1 = tmp_21_fu_2681_p3;

assign zext_ln26_18_fu_2876_p1 = tmp_22_reg_3619;

assign zext_ln26_1_fu_800_p1 = add_ln25_1_fu_794_p2;

assign zext_ln26_2_fu_816_p1 = add_ln25_1_fu_794_p2;

assign zext_ln26_3_fu_921_p1 = tmp_7_reg_3351;

assign zext_ln26_4_fu_1040_p1 = tmp_8_reg_3358;

assign zext_ln26_5_fu_1164_p1 = tmp_9_reg_3365;

assign zext_ln26_6_fu_1268_p1 = tmp_10_reg_3372;

assign zext_ln26_7_fu_1396_p1 = tmp_11_reg_3379;

assign zext_ln26_8_fu_1502_p1 = trunc_ln263_1_fu_1384_p1;

assign zext_ln26_9_fu_1636_p1 = tmp_12_reg_3459;

assign zext_ln26_fu_695_p1 = add_ln25_fu_689_p2;

assign zext_ln27_10_fu_1909_p1 = lshr_ln27_s_fu_1899_p4;

assign zext_ln27_11_fu_2030_p1 = lshr_ln27_10_fu_2020_p4;

assign zext_ln27_12_fu_2157_p1 = lshr_ln27_11_fu_2147_p4;

assign zext_ln27_13_fu_2278_p1 = lshr_ln27_12_fu_2268_p4;

assign zext_ln27_14_fu_2405_p1 = lshr_ln27_13_fu_2395_p4;

assign zext_ln27_15_fu_2526_p1 = lshr_ln27_14_fu_2516_p4;

assign zext_ln27_16_fu_2653_p1 = lshr_ln27_15_fu_2643_p4;

assign zext_ln27_17_fu_2774_p1 = lshr_ln27_16_fu_2764_p4;

assign zext_ln27_1_fu_848_p1 = lshr_ln27_1_fu_838_p4;

assign zext_ln27_2_fu_992_p1 = lshr_ln27_2_fu_982_p4;

assign zext_ln27_3_fu_1071_p1 = lshr_ln27_3_fu_1061_p4;

assign zext_ln27_4_fu_1189_p1 = lshr_ln27_4_fu_1179_p4;

assign zext_ln27_5_fu_1299_p1 = lshr_ln27_5_fu_1289_p4;

assign zext_ln27_6_fu_1421_p1 = lshr_ln27_6_fu_1411_p4;

assign zext_ln27_7_fu_1534_p1 = lshr_ln27_7_fu_1524_p4;

assign zext_ln27_8_fu_1661_p1 = lshr_ln27_8_fu_1651_p4;

assign zext_ln27_9_fu_1782_p1 = lshr_ln27_9_fu_1772_p4;

assign zext_ln27_fu_723_p1 = lshr_ln1_fu_713_p4;

assign zext_ln41_fu_2998_p1 = hashed_2_fu_2992_p2;

assign zext_ln56_fu_3152_p1 = trunc_ln7_reg_3674;

assign zext_ln63_fu_3155_p1 = trunc_ln8_reg_3683;

always @ (posedge ap_clk) begin
    mem_upper_key_mem_addr_reg_3743[8:2] <= 7'b0000000;
    ap_exit_tran_regpp3[2] <= 1'b0;
end

endmodule //hardware_encoding_computing
