-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.3
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity FC_1u_500u_10u_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    in_stream_a_V_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    in_stream_a_V_V_empty_n : IN STD_LOGIC;
    in_stream_a_V_V_read : OUT STD_LOGIC;
    out_stream_V_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_stream_V_V_full_n : IN STD_LOGIC;
    out_stream_V_V_write : OUT STD_LOGIC );
end;


architecture behav of FC_1u_500u_10u_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000100000000";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (18 downto 0) := "0000000001000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (18 downto 0) := "0000000010000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (18 downto 0) := "0000000100000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (18 downto 0) := "0000001000000000000";
    constant ap_ST_fsm_pp1_stage0 : STD_LOGIC_VECTOR (18 downto 0) := "0000010000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (18 downto 0) := "0000100000000000000";
    constant ap_ST_fsm_pp2_stage0 : STD_LOGIC_VECTOR (18 downto 0) := "0001000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (18 downto 0) := "0010000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (18 downto 0) := "0100000000000000000";
    constant ap_ST_fsm_pp3_stage0 : STD_LOGIC_VECTOR (18 downto 0) := "1000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv19_0 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000000";
    constant ap_const_lv38_0 : STD_LOGIC_VECTOR (37 downto 0) := "00000000000000000000000000000000000000";
    constant ap_const_lv24_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv9_3 : STD_LOGIC_VECTOR (8 downto 0) := "000000011";
    constant ap_const_lv9_4 : STD_LOGIC_VECTOR (8 downto 0) := "000000100";
    constant ap_const_lv9_8 : STD_LOGIC_VECTOR (8 downto 0) := "000001000";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv9_2 : STD_LOGIC_VECTOR (8 downto 0) := "000000010";
    constant ap_const_lv9_5 : STD_LOGIC_VECTOR (8 downto 0) := "000000101";
    constant ap_const_lv9_6 : STD_LOGIC_VECTOR (8 downto 0) := "000000110";
    constant ap_const_lv9_7 : STD_LOGIC_VECTOR (8 downto 0) := "000000111";
    constant ap_const_lv9_32 : STD_LOGIC_VECTOR (8 downto 0) := "000110010";
    constant ap_const_lv38_32 : STD_LOGIC_VECTOR (37 downto 0) := "00000000000000000000000000000000110010";
    constant ap_const_lv31_1 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000001";
    constant ap_const_lv9_1F4 : STD_LOGIC_VECTOR (8 downto 0) := "111110100";
    constant ap_const_lv19_290 : STD_LOGIC_VECTOR (18 downto 0) := "0000000001010010000";
    constant ap_const_lv38_1 : STD_LOGIC_VECTOR (37 downto 0) := "00000000000000000000000000000000000001";
    constant ap_const_lv6_32 : STD_LOGIC_VECTOR (5 downto 0) := "110010";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv26_0 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000000000";
    constant ap_const_lv13_1388 : STD_LOGIC_VECTOR (12 downto 0) := "1001110001000";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv10_32 : STD_LOGIC_VECTOR (9 downto 0) := "0000110010";
    constant ap_const_lv20_290 : STD_LOGIC_VECTOR (19 downto 0) := "00000000001010010000";

    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal B_COL_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    signal B_ROW_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111110100";
    signal OFMDim_current_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal A_ROW_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111110100";
    signal A_V_0_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal A_V_0_ce0 : STD_LOGIC;
    signal A_V_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal A_V_0_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal A_V_0_ce1 : STD_LOGIC;
    signal A_V_0_we1 : STD_LOGIC;
    signal A_V_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal B_V_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal B_V_0_ce0 : STD_LOGIC;
    signal B_V_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal B_V_0_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal B_V_0_ce1 : STD_LOGIC;
    signal B_V_0_we1 : STD_LOGIC;
    signal B_V_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal A_V_196_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal A_V_196_ce0 : STD_LOGIC;
    signal A_V_196_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal A_V_196_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal A_V_196_ce1 : STD_LOGIC;
    signal A_V_196_we1 : STD_LOGIC;
    signal A_V_196_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal B_V_199_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal B_V_199_ce0 : STD_LOGIC;
    signal B_V_199_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal B_V_199_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal B_V_199_ce1 : STD_LOGIC;
    signal B_V_199_we1 : STD_LOGIC;
    signal B_V_199_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal A_V_297_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal A_V_297_ce0 : STD_LOGIC;
    signal A_V_297_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal A_V_297_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal A_V_297_ce1 : STD_LOGIC;
    signal A_V_297_we1 : STD_LOGIC;
    signal A_V_297_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal B_V_2100_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal B_V_2100_ce0 : STD_LOGIC;
    signal B_V_2100_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal B_V_2100_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal B_V_2100_ce1 : STD_LOGIC;
    signal B_V_2100_we1 : STD_LOGIC;
    signal B_V_2100_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal A_V_398_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal A_V_398_ce0 : STD_LOGIC;
    signal A_V_398_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal A_V_398_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal A_V_398_ce1 : STD_LOGIC;
    signal A_V_398_we1 : STD_LOGIC;
    signal A_V_398_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal B_V_3101_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal B_V_3101_ce0 : STD_LOGIC;
    signal B_V_3101_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal B_V_3101_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal B_V_3101_ce1 : STD_LOGIC;
    signal B_V_3101_we1 : STD_LOGIC;
    signal B_V_3101_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal A_V_4_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal A_V_4_ce0 : STD_LOGIC;
    signal A_V_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal A_V_4_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal A_V_4_ce1 : STD_LOGIC;
    signal A_V_4_we1 : STD_LOGIC;
    signal A_V_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal B_V_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal B_V_4_ce0 : STD_LOGIC;
    signal B_V_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal B_V_4_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal B_V_4_ce1 : STD_LOGIC;
    signal B_V_4_we1 : STD_LOGIC;
    signal B_V_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal A_V_5_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal A_V_5_ce0 : STD_LOGIC;
    signal A_V_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal A_V_5_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal A_V_5_ce1 : STD_LOGIC;
    signal A_V_5_we1 : STD_LOGIC;
    signal A_V_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal B_V_5_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal B_V_5_ce0 : STD_LOGIC;
    signal B_V_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal B_V_5_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal B_V_5_ce1 : STD_LOGIC;
    signal B_V_5_we1 : STD_LOGIC;
    signal B_V_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal A_V_6_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal A_V_6_ce0 : STD_LOGIC;
    signal A_V_6_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal A_V_6_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal A_V_6_ce1 : STD_LOGIC;
    signal A_V_6_we1 : STD_LOGIC;
    signal A_V_6_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal B_V_6_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal B_V_6_ce0 : STD_LOGIC;
    signal B_V_6_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal B_V_6_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal B_V_6_ce1 : STD_LOGIC;
    signal B_V_6_we1 : STD_LOGIC;
    signal B_V_6_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal A_V_7_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal A_V_7_ce0 : STD_LOGIC;
    signal A_V_7_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal A_V_7_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal A_V_7_ce1 : STD_LOGIC;
    signal A_V_7_we1 : STD_LOGIC;
    signal A_V_7_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal B_V_7_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal B_V_7_ce0 : STD_LOGIC;
    signal B_V_7_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal B_V_7_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal B_V_7_ce1 : STD_LOGIC;
    signal B_V_7_we1 : STD_LOGIC;
    signal B_V_7_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal A_V_8_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal A_V_8_ce0 : STD_LOGIC;
    signal A_V_8_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal A_V_8_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal A_V_8_ce1 : STD_LOGIC;
    signal A_V_8_we1 : STD_LOGIC;
    signal A_V_8_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal B_V_8_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal B_V_8_ce0 : STD_LOGIC;
    signal B_V_8_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal B_V_8_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal B_V_8_ce1 : STD_LOGIC;
    signal B_V_8_we1 : STD_LOGIC;
    signal B_V_8_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal A_V_9_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal A_V_9_ce0 : STD_LOGIC;
    signal A_V_9_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal A_V_9_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal A_V_9_ce1 : STD_LOGIC;
    signal A_V_9_we1 : STD_LOGIC;
    signal A_V_9_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal B_V_9_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal B_V_9_ce0 : STD_LOGIC;
    signal B_V_9_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal B_V_9_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal B_V_9_ce1 : STD_LOGIC;
    signal B_V_9_we1 : STD_LOGIC;
    signal B_V_9_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal in_stream_a_V_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_enable_reg_pp3_iter12 : STD_LOGIC := '0';
    signal ap_block_pp3_stage0 : BOOLEAN;
    signal or_cond_reg_2345 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_reg_2345_pp3_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage0 : signal is "none";
    signal ap_enable_reg_pp1_iter1 : STD_LOGIC := '0';
    signal ap_block_pp1_stage0 : BOOLEAN;
    signal tmp_121_reg_2017 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal exitcond_reg_1977 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_stream_V_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp2_iter6 : STD_LOGIC := '0';
    signal ap_block_pp2_stage0 : BOOLEAN;
    signal ifzero_reg_2137 : STD_LOGIC_VECTOR (0 downto 0);
    signal ifzero_reg_2137_pp2_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal i3_reg_918 : STD_LOGIC_VECTOR (31 downto 0);
    signal j2_reg_951 : STD_LOGIC_VECTOR (8 downto 0);
    signal phi_mul_reg_962 : STD_LOGIC_VECTOR (18 downto 0);
    signal phi_mul2_reg_973 : STD_LOGIC_VECTOR (18 downto 0);
    signal phi_urem_reg_984 : STD_LOGIC_VECTOR (8 downto 0);
    signal phi_urem2_reg_996 : STD_LOGIC_VECTOR (8 downto 0);
    signal indvar_flatten6_reg_1008 : STD_LOGIC_VECTOR (37 downto 0);
    signal ib_reg_1019 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_1_reg_1030 : STD_LOGIC_VECTOR (23 downto 0);
    signal ic_reg_1042 : STD_LOGIC_VECTOR (5 downto 0);
    signal indvar_flatten_reg_1053 : STD_LOGIC_VECTOR (12 downto 0);
    signal i_reg_1064 : STD_LOGIC_VECTOR (3 downto 0);
    signal j_reg_1075 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_V_reg_1901 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal tmp_V_180_reg_1907 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state2 : BOOLEAN;
    signal tmp_V_182_reg_1912 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state3 : BOOLEAN;
    signal tmp_V_184_reg_1920 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state4 : BOOLEAN;
    signal tmp_V_188_reg_1926 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state6 : BOOLEAN;
    signal tmp_V_190_reg_1934 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state7 : BOOLEAN;
    signal tmp_s_fu_1091_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state8 : BOOLEAN;
    signal B_ROW_3_load_reg_1943 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_113_fu_1104_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp10_fu_1109_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp10_reg_1952 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp11_fu_1113_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp11_reg_1957 : STD_LOGIC_VECTOR (31 downto 0);
    signal bound4_fu_1121_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal bound4_reg_1962 : STD_LOGIC_VECTOR (37 downto 0);
    signal tmp1_fu_1132_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp1_reg_1967 : STD_LOGIC_VECTOR (31 downto 0);
    signal KER_bound_fu_1141_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal KER_bound_reg_1972 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal exitcond_fu_1145_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state10_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal i_10_fu_1150_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal num_imag_4_fu_1161_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal num_imag_4_reg_1989 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal A_COL_ITER_fu_1171_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal A_COL_ITER_reg_1994 : STD_LOGIC_VECTOR (31 downto 0);
    signal exitcond5_fu_1156_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_119_fu_1186_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal iter_4_fu_1191_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal iter_4_reg_2003 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_120_fu_1197_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_120_reg_2008 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state15_pp1_stage0_iter0 : BOOLEAN;
    signal ap_block_state16_pp1_stage0_iter1 : BOOLEAN;
    signal ap_block_pp1_stage0_11001 : BOOLEAN;
    signal j_10_fu_1203_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_enable_reg_pp1_iter0 : STD_LOGIC := '0';
    signal tmp_121_fu_1217_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal next_mul_fu_1223_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal next_mul2_fu_1229_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_131_reg_2031 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_130_reg_2035 : STD_LOGIC_VECTOR (3 downto 0);
    signal idx_urem2_fu_1309_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal idx_urem_fu_1329_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal exitcond_flatten8_fu_1337_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten8_reg_2049 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp2_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage0 : signal is "none";
    signal ap_block_state18_pp2_stage0_iter0 : BOOLEAN;
    signal ap_block_state19_pp2_stage0_iter1 : BOOLEAN;
    signal ap_block_state20_pp2_stage0_iter2 : BOOLEAN;
    signal ap_block_state21_pp2_stage0_iter3 : BOOLEAN;
    signal ap_block_state22_pp2_stage0_iter4 : BOOLEAN;
    signal ap_block_state23_pp2_stage0_iter5 : BOOLEAN;
    signal ap_block_state24_pp2_stage0_iter6 : BOOLEAN;
    signal ap_block_pp2_stage0_11001 : BOOLEAN;
    signal exitcond_flatten8_reg_2049_pp2_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten8_reg_2049_pp2_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten8_reg_2049_pp2_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten8_reg_2049_pp2_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten8_reg_2049_pp2_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten_next7_fu_1342_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal ap_enable_reg_pp2_iter0 : STD_LOGIC := '0';
    signal exitcond10_fu_1354_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond10_reg_2058 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond10_reg_2058_pp2_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond10_reg_2058_pp2_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond10_reg_2058_pp2_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond10_reg_2058_pp2_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ic_mid2_fu_1360_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal ic_mid2_reg_2063 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_128_mid2_v_fu_1368_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_128_mid2_v_reg_2069 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_132_fu_1376_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_132_reg_2074 : STD_LOGIC_VECTOR (9 downto 0);
    signal ic_3_fu_1380_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal ic_3_reg_2079 : STD_LOGIC_VECTOR (5 downto 0);
    signal ic3_fu_1386_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ic3_reg_2085 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_124_cast_fu_1394_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_124_cast_reg_2107 : STD_LOGIC_VECTOR (63 downto 0);
    signal ifzero_fu_1401_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ifzero_reg_2137_pp2_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ifzero_reg_2137_pp2_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ifzero_reg_2137_pp2_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal A_V_398_load_reg_2211 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_enable_reg_pp2_iter2 : STD_LOGIC := '0';
    signal B_V_3101_load_reg_2216 : STD_LOGIC_VECTOR (7 downto 0);
    signal B_V_4_load_reg_2221 : STD_LOGIC_VECTOR (7 downto 0);
    signal A_V_8_load_reg_2226 : STD_LOGIC_VECTOR (7 downto 0);
    signal B_V_8_load_reg_2231 : STD_LOGIC_VECTOR (7 downto 0);
    signal B_V_9_load_reg_2236 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_V_fu_1414_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ret_V_reg_2241 : STD_LOGIC_VECTOR (15 downto 0);
    signal A_V_196_load_reg_2246 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_enable_reg_pp2_iter3 : STD_LOGIC := '0';
    signal B_V_199_load_reg_2251 : STD_LOGIC_VECTOR (7 downto 0);
    signal A_V_297_load_reg_2256 : STD_LOGIC_VECTOR (7 downto 0);
    signal B_V_2100_load_reg_2261 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_V_5_fu_1451_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ret_V_5_reg_2266 : STD_LOGIC_VECTOR (15 downto 0);
    signal A_V_6_load_reg_2271 : STD_LOGIC_VECTOR (7 downto 0);
    signal B_V_6_load_reg_2276 : STD_LOGIC_VECTOR (7 downto 0);
    signal A_V_7_load_reg_2281 : STD_LOGIC_VECTOR (7 downto 0);
    signal B_V_7_load_reg_2286 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1837_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp5_reg_2291 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_1845_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp9_reg_2296 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_100_fu_1542_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_100_reg_2301 : STD_LOGIC_VECTOR (18 downto 0);
    signal sum_V_9_fu_1558_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal sum_V_9_reg_2306 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_enable_reg_pp2_iter5 : STD_LOGIC := '0';
    signal tmp_95_reg_2313 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_111_fu_1630_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_111_reg_2318 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal exitcond_flatten_fu_1649_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten_reg_2323 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp3_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp3_stage0 : signal is "none";
    signal ap_block_state27_pp3_stage0_iter0 : BOOLEAN;
    signal ap_block_state28_pp3_stage0_iter1 : BOOLEAN;
    signal ap_block_state29_pp3_stage0_iter2 : BOOLEAN;
    signal ap_block_state30_pp3_stage0_iter3 : BOOLEAN;
    signal ap_block_state31_pp3_stage0_iter4 : BOOLEAN;
    signal ap_block_state32_pp3_stage0_iter5 : BOOLEAN;
    signal ap_block_state33_pp3_stage0_iter6 : BOOLEAN;
    signal ap_block_state34_pp3_stage0_iter7 : BOOLEAN;
    signal ap_block_state35_pp3_stage0_iter8 : BOOLEAN;
    signal ap_block_state36_pp3_stage0_iter9 : BOOLEAN;
    signal ap_block_state37_pp3_stage0_iter10 : BOOLEAN;
    signal ap_block_state38_pp3_stage0_iter11 : BOOLEAN;
    signal ap_block_state39_pp3_stage0_iter12 : BOOLEAN;
    signal ap_block_pp3_stage0_11001 : BOOLEAN;
    signal indvar_flatten_next_fu_1655_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_enable_reg_pp3_iter0 : STD_LOGIC := '0';
    signal j_mid2_fu_1673_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal j_mid2_reg_2332 : STD_LOGIC_VECTOR (8 downto 0);
    signal j_mid2_reg_2332_pp3_iter1_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal j_mid2_reg_2332_pp3_iter2_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal j_mid2_reg_2332_pp3_iter3_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal j_mid2_reg_2332_pp3_iter4_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal j_mid2_reg_2332_pp3_iter5_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal j_mid2_reg_2332_pp3_iter6_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal j_mid2_reg_2332_pp3_iter7_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal j_mid2_reg_2332_pp3_iter8_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal j_mid2_reg_2332_pp3_iter9_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal j_mid2_reg_2332_pp3_iter10_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_121_mid2_v_fu_1686_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_121_mid2_v_reg_2339 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_121_mid2_v_reg_2339_pp3_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_121_mid2_v_reg_2339_pp3_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_121_mid2_v_reg_2339_pp3_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_121_mid2_v_reg_2339_pp3_iter4_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_121_mid2_v_reg_2339_pp3_iter5_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_121_mid2_v_reg_2339_pp3_iter6_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_121_mid2_v_reg_2339_pp3_iter7_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_121_mid2_v_reg_2339_pp3_iter8_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_121_mid2_v_reg_2339_pp3_iter9_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_121_mid2_v_reg_2339_pp3_iter10_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_121_mid2_v_reg_2339_pp3_iter11_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal or_cond_fu_1716_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_reg_2345_pp3_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_reg_2345_pp3_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_reg_2345_pp3_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_reg_2345_pp3_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_reg_2345_pp3_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_reg_2345_pp3_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_reg_2345_pp3_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_reg_2345_pp3_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_reg_2345_pp3_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_reg_2345_pp3_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal j_9_fu_1722_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_128_reg_2354 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_127_reg_2359 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state10 : STD_LOGIC;
    signal ap_block_pp1_stage0_subdone : BOOLEAN;
    signal ap_condition_pp1_exit_iter0_state15 : STD_LOGIC;
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal ap_block_pp2_stage0_subdone : BOOLEAN;
    signal ap_condition_pp2_exit_iter0_state18 : STD_LOGIC;
    signal ap_enable_reg_pp2_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp2_iter4 : STD_LOGIC := '0';
    signal ap_block_pp3_stage0_subdone : BOOLEAN;
    signal ap_condition_pp3_exit_iter0_state27 : STD_LOGIC;
    signal ap_enable_reg_pp3_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp3_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp3_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp3_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp3_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp3_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp3_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp3_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp3_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp3_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp3_iter11 : STD_LOGIC := '0';
    signal num_imag_reg_929 : STD_LOGIC_VECTOR (31 downto 0);
    signal iter_reg_940 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal ap_phi_mux_ib_phi_fu_1023_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_p_1_phi_fu_1034_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_mux_ic_phi_fu_1046_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_i_phi_fu_1068_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal newIndex8_fu_1255_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal newIndex6_fu_1283_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_119_cast_fu_1774_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_118_cast_fu_1815_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_state5 : BOOLEAN;
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal tmp_V_199_fu_1625_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp2_stage0_01001 : BOOLEAN;
    signal ap_block_pp3_stage0_01001 : BOOLEAN;
    signal tmp_129_fu_1269_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal arrayNo8_fu_1761_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal arrayNo7_fu_1802_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_126_fu_1788_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1086_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal bound4_fu_1121_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal A_COL_ITER_fu_1171_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal A_COL_ITER_fu_1171_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal iter_cast_fu_1182_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal j2_cast_fu_1209_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal next_urem2_fu_1297_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_134_fu_1303_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal next_urem_fu_1317_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_135_fu_1323_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ib_4_fu_1348_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1829_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ret_V_fu_1414_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_V_fu_1414_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_V_3_fu_1426_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_V_3_fu_1426_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_V_3_fu_1426_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ret_V_5_fu_1451_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_V_5_fu_1451_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_V_8_fu_1463_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_V_8_fu_1463_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_V_8_fu_1463_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1853_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_1862_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp4_cast_fu_1513_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp3_cast_fu_1510_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp2_fu_1516_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_1870_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_1879_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp8_cast_fu_1529_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp7_cast_fu_1526_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp6_fu_1532_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp6_cast_fu_1538_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp2_cast_fu_1522_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_1_mid2_fu_1548_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_cast_fu_1555_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_neg_fu_1564_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_96_fu_1587_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_lshr_cast_fu_1590_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_98_fu_1600_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_99_fu_1609_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_133_fu_1580_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_neg_t_fu_1594_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_lshr_f_cast_fu_1613_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal output_data_fu_1617_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal i_cast_fu_1640_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_115_fu_1667_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_9_fu_1661_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal i_cast_mid1_fu_1682_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_122_mid1_fu_1694_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_114_fu_1644_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_cast_fu_1707_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_116_fu_1711_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_122_mid2_fu_1699_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal mul4_fu_1887_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal mul_fu_1894_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_112_fu_1755_p0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_1086_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal newIndex5_cast_fu_1764_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_112_fu_1755_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_118_fu_1768_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal newIndex3_cast_fu_1805_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_117_fu_1809_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_1829_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_1829_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul4_fu_1887_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul4_fu_1887_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_fu_1894_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_fu_1894_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_1086_ce : STD_LOGIC;
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_idle_pp1 : STD_LOGIC;
    signal ap_enable_pp1 : STD_LOGIC;
    signal ap_idle_pp2 : STD_LOGIC;
    signal ap_enable_pp2 : STD_LOGIC;
    signal ap_idle_pp3 : STD_LOGIC;
    signal ap_enable_pp3 : STD_LOGIC;
    signal bound4_fu_1121_p00 : STD_LOGIC_VECTOR (37 downto 0);
    signal grp_fu_1829_p20 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul4_fu_1887_p00 : STD_LOGIC_VECTOR (19 downto 0);
    signal mul_fu_1894_p10 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_112_fu_1755_p00 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_condition_362 : BOOLEAN;
    signal ap_condition_1132 : BOOLEAN;
    signal ap_condition_1152 : BOOLEAN;
    signal ap_condition_1217 : BOOLEAN;
    signal ap_condition_1243 : BOOLEAN;

    component lenet_urem_9ns_7nc5D IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (8 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (8 downto 0) );
    end component;


    component lenet_mac_muladd_c6D IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        din2 : IN STD_LOGIC_VECTOR (5 downto 0);
        dout : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component lenet_mac_muladd_bRq IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component lenet_mac_muladd_bSr IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (16 downto 0);
        dout : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component lenet_mul_mul_9nsbTr IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (8 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        dout : OUT STD_LOGIC_VECTOR (19 downto 0) );
    end component;


    component lenet_mul_mul_11nbUr IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (10 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        dout : OUT STD_LOGIC_VECTOR (19 downto 0) );
    end component;


    component FC_1u_500u_10u_s_cLz IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component FC_1u_500u_10u_s_cMA IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    A_V_0_U : component FC_1u_500u_10u_s_cLz
    generic map (
        DataWidth => 8,
        AddressRange => 50,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => A_V_0_address0,
        ce0 => A_V_0_ce0,
        q0 => A_V_0_q0,
        address1 => A_V_0_address1,
        ce1 => A_V_0_ce1,
        we1 => A_V_0_we1,
        d1 => A_V_0_d1);

    B_V_0_U : component FC_1u_500u_10u_s_cMA
    generic map (
        DataWidth => 8,
        AddressRange => 500,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => B_V_0_address0,
        ce0 => B_V_0_ce0,
        q0 => B_V_0_q0,
        address1 => B_V_0_address1,
        ce1 => B_V_0_ce1,
        we1 => B_V_0_we1,
        d1 => B_V_0_d1);

    A_V_196_U : component FC_1u_500u_10u_s_cLz
    generic map (
        DataWidth => 8,
        AddressRange => 50,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => A_V_196_address0,
        ce0 => A_V_196_ce0,
        q0 => A_V_196_q0,
        address1 => A_V_196_address1,
        ce1 => A_V_196_ce1,
        we1 => A_V_196_we1,
        d1 => A_V_196_d1);

    B_V_199_U : component FC_1u_500u_10u_s_cMA
    generic map (
        DataWidth => 8,
        AddressRange => 500,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => B_V_199_address0,
        ce0 => B_V_199_ce0,
        q0 => B_V_199_q0,
        address1 => B_V_199_address1,
        ce1 => B_V_199_ce1,
        we1 => B_V_199_we1,
        d1 => B_V_199_d1);

    A_V_297_U : component FC_1u_500u_10u_s_cLz
    generic map (
        DataWidth => 8,
        AddressRange => 50,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => A_V_297_address0,
        ce0 => A_V_297_ce0,
        q0 => A_V_297_q0,
        address1 => A_V_297_address1,
        ce1 => A_V_297_ce1,
        we1 => A_V_297_we1,
        d1 => A_V_297_d1);

    B_V_2100_U : component FC_1u_500u_10u_s_cMA
    generic map (
        DataWidth => 8,
        AddressRange => 500,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => B_V_2100_address0,
        ce0 => B_V_2100_ce0,
        q0 => B_V_2100_q0,
        address1 => B_V_2100_address1,
        ce1 => B_V_2100_ce1,
        we1 => B_V_2100_we1,
        d1 => B_V_2100_d1);

    A_V_398_U : component FC_1u_500u_10u_s_cLz
    generic map (
        DataWidth => 8,
        AddressRange => 50,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => A_V_398_address0,
        ce0 => A_V_398_ce0,
        q0 => A_V_398_q0,
        address1 => A_V_398_address1,
        ce1 => A_V_398_ce1,
        we1 => A_V_398_we1,
        d1 => A_V_398_d1);

    B_V_3101_U : component FC_1u_500u_10u_s_cMA
    generic map (
        DataWidth => 8,
        AddressRange => 500,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => B_V_3101_address0,
        ce0 => B_V_3101_ce0,
        q0 => B_V_3101_q0,
        address1 => B_V_3101_address1,
        ce1 => B_V_3101_ce1,
        we1 => B_V_3101_we1,
        d1 => B_V_3101_d1);

    A_V_4_U : component FC_1u_500u_10u_s_cLz
    generic map (
        DataWidth => 8,
        AddressRange => 50,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => A_V_4_address0,
        ce0 => A_V_4_ce0,
        q0 => A_V_4_q0,
        address1 => A_V_4_address1,
        ce1 => A_V_4_ce1,
        we1 => A_V_4_we1,
        d1 => A_V_4_d1);

    B_V_4_U : component FC_1u_500u_10u_s_cMA
    generic map (
        DataWidth => 8,
        AddressRange => 500,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => B_V_4_address0,
        ce0 => B_V_4_ce0,
        q0 => B_V_4_q0,
        address1 => B_V_4_address1,
        ce1 => B_V_4_ce1,
        we1 => B_V_4_we1,
        d1 => B_V_4_d1);

    A_V_5_U : component FC_1u_500u_10u_s_cLz
    generic map (
        DataWidth => 8,
        AddressRange => 50,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => A_V_5_address0,
        ce0 => A_V_5_ce0,
        q0 => A_V_5_q0,
        address1 => A_V_5_address1,
        ce1 => A_V_5_ce1,
        we1 => A_V_5_we1,
        d1 => A_V_5_d1);

    B_V_5_U : component FC_1u_500u_10u_s_cMA
    generic map (
        DataWidth => 8,
        AddressRange => 500,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => B_V_5_address0,
        ce0 => B_V_5_ce0,
        q0 => B_V_5_q0,
        address1 => B_V_5_address1,
        ce1 => B_V_5_ce1,
        we1 => B_V_5_we1,
        d1 => B_V_5_d1);

    A_V_6_U : component FC_1u_500u_10u_s_cLz
    generic map (
        DataWidth => 8,
        AddressRange => 50,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => A_V_6_address0,
        ce0 => A_V_6_ce0,
        q0 => A_V_6_q0,
        address1 => A_V_6_address1,
        ce1 => A_V_6_ce1,
        we1 => A_V_6_we1,
        d1 => A_V_6_d1);

    B_V_6_U : component FC_1u_500u_10u_s_cMA
    generic map (
        DataWidth => 8,
        AddressRange => 500,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => B_V_6_address0,
        ce0 => B_V_6_ce0,
        q0 => B_V_6_q0,
        address1 => B_V_6_address1,
        ce1 => B_V_6_ce1,
        we1 => B_V_6_we1,
        d1 => B_V_6_d1);

    A_V_7_U : component FC_1u_500u_10u_s_cLz
    generic map (
        DataWidth => 8,
        AddressRange => 50,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => A_V_7_address0,
        ce0 => A_V_7_ce0,
        q0 => A_V_7_q0,
        address1 => A_V_7_address1,
        ce1 => A_V_7_ce1,
        we1 => A_V_7_we1,
        d1 => A_V_7_d1);

    B_V_7_U : component FC_1u_500u_10u_s_cMA
    generic map (
        DataWidth => 8,
        AddressRange => 500,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => B_V_7_address0,
        ce0 => B_V_7_ce0,
        q0 => B_V_7_q0,
        address1 => B_V_7_address1,
        ce1 => B_V_7_ce1,
        we1 => B_V_7_we1,
        d1 => B_V_7_d1);

    A_V_8_U : component FC_1u_500u_10u_s_cLz
    generic map (
        DataWidth => 8,
        AddressRange => 50,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => A_V_8_address0,
        ce0 => A_V_8_ce0,
        q0 => A_V_8_q0,
        address1 => A_V_8_address1,
        ce1 => A_V_8_ce1,
        we1 => A_V_8_we1,
        d1 => A_V_8_d1);

    B_V_8_U : component FC_1u_500u_10u_s_cMA
    generic map (
        DataWidth => 8,
        AddressRange => 500,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => B_V_8_address0,
        ce0 => B_V_8_ce0,
        q0 => B_V_8_q0,
        address1 => B_V_8_address1,
        ce1 => B_V_8_ce1,
        we1 => B_V_8_we1,
        d1 => B_V_8_d1);

    A_V_9_U : component FC_1u_500u_10u_s_cLz
    generic map (
        DataWidth => 8,
        AddressRange => 50,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => A_V_9_address0,
        ce0 => A_V_9_ce0,
        q0 => A_V_9_q0,
        address1 => A_V_9_address1,
        ce1 => A_V_9_ce1,
        we1 => A_V_9_we1,
        d1 => A_V_9_d1);

    B_V_9_U : component FC_1u_500u_10u_s_cMA
    generic map (
        DataWidth => 8,
        AddressRange => 500,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => B_V_9_address0,
        ce0 => B_V_9_ce0,
        q0 => B_V_9_q0,
        address1 => B_V_9_address1,
        ce1 => B_V_9_ce1,
        we1 => B_V_9_we1,
        d1 => B_V_9_d1);

    lenet_urem_9ns_7nc5D_U75 : component lenet_urem_9ns_7nc5D
    generic map (
        ID => 1,
        NUM_STAGE => 13,
        din0_WIDTH => 9,
        din1_WIDTH => 7,
        dout_WIDTH => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => j_mid2_fu_1673_p3,
        din1 => grp_fu_1086_p1,
        ce => grp_fu_1086_ce,
        dout => grp_fu_1086_p2);

    lenet_mac_muladd_c6D_U76 : component lenet_mac_muladd_c6D
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 10,
        din2_WIDTH => 6,
        dout_WIDTH => 10)
    port map (
        din0 => grp_fu_1829_p0,
        din1 => tmp_132_reg_2074,
        din2 => grp_fu_1829_p2,
        dout => grp_fu_1829_p3);

    lenet_mac_muladd_bRq_U77 : component lenet_mac_muladd_bRq
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 17)
    port map (
        din0 => B_V_4_load_reg_2221,
        din1 => A_V_4_q0,
        din2 => ret_V_3_fu_1426_p2,
        dout => grp_fu_1837_p3);

    lenet_mac_muladd_bRq_U78 : component lenet_mac_muladd_bRq
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 17)
    port map (
        din0 => B_V_9_load_reg_2236,
        din1 => A_V_9_q0,
        din2 => ret_V_8_fu_1463_p2,
        dout => grp_fu_1845_p3);

    lenet_mac_muladd_bRq_U79 : component lenet_mac_muladd_bRq
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 17)
    port map (
        din0 => B_V_199_load_reg_2251,
        din1 => A_V_196_load_reg_2246,
        din2 => ret_V_reg_2241,
        dout => grp_fu_1853_p3);

    lenet_mac_muladd_bSr_U80 : component lenet_mac_muladd_bSr
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 17,
        dout_WIDTH => 17)
    port map (
        din0 => B_V_2100_load_reg_2261,
        din1 => A_V_297_load_reg_2256,
        din2 => tmp5_reg_2291,
        dout => grp_fu_1862_p3);

    lenet_mac_muladd_bRq_U81 : component lenet_mac_muladd_bRq
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 17)
    port map (
        din0 => B_V_6_load_reg_2276,
        din1 => A_V_6_load_reg_2271,
        din2 => ret_V_5_reg_2266,
        dout => grp_fu_1870_p3);

    lenet_mac_muladd_bSr_U82 : component lenet_mac_muladd_bSr
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 17,
        dout_WIDTH => 17)
    port map (
        din0 => B_V_7_load_reg_2286,
        din1 => A_V_7_load_reg_2281,
        din2 => tmp9_reg_2296,
        dout => grp_fu_1879_p3);

    lenet_mul_mul_9nsbTr_U83 : component lenet_mul_mul_9nsbTr
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 9,
        din1_WIDTH => 11,
        dout_WIDTH => 20)
    port map (
        din0 => mul4_fu_1887_p0,
        din1 => mul4_fu_1887_p1,
        dout => mul4_fu_1887_p2);

    lenet_mul_mul_11nbUr_U84 : component lenet_mul_mul_11nbUr
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 9,
        dout_WIDTH => 20)
    port map (
        din0 => mul_fu_1894_p0,
        din1 => mul_fu_1894_p1,
        dout => mul_fu_1894_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state10))) then 
                    ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state10);
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp1_exit_iter0_state15) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
                elsif (((tmp_119_fu_1186_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp1_exit_iter0_state15))) then 
                    ap_enable_reg_pp1_iter1 <= (ap_const_logic_1 xor ap_condition_pp1_exit_iter0_state15);
                elsif ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
                elsif (((tmp_119_fu_1186_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                    ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp2_exit_iter0_state18) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
                    ap_enable_reg_pp2_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                    ap_enable_reg_pp2_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp2_exit_iter0_state18)) then 
                        ap_enable_reg_pp2_iter1 <= (ap_const_logic_1 xor ap_condition_pp2_exit_iter0_state18);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter2 <= ap_enable_reg_pp2_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter3 <= ap_enable_reg_pp2_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter4 <= ap_enable_reg_pp2_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter5 <= ap_enable_reg_pp2_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter6 <= ap_enable_reg_pp2_iter5;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                    ap_enable_reg_pp2_iter6 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp3_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp3_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp3_exit_iter0_state27) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
                    ap_enable_reg_pp3_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
                    ap_enable_reg_pp3_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp3_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp3_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp3_exit_iter0_state27)) then 
                        ap_enable_reg_pp3_iter1 <= (ap_const_logic_1 xor ap_condition_pp3_exit_iter0_state27);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp3_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp3_stage0_subdone)) then 
                    ap_enable_reg_pp3_iter10 <= ap_enable_reg_pp3_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp3_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp3_stage0_subdone)) then 
                    ap_enable_reg_pp3_iter11 <= ap_enable_reg_pp3_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp3_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp3_stage0_subdone)) then 
                    ap_enable_reg_pp3_iter12 <= ap_enable_reg_pp3_iter11;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
                    ap_enable_reg_pp3_iter12 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp3_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp3_stage0_subdone)) then 
                    ap_enable_reg_pp3_iter2 <= ap_enable_reg_pp3_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp3_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp3_stage0_subdone)) then 
                    ap_enable_reg_pp3_iter3 <= ap_enable_reg_pp3_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp3_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp3_stage0_subdone)) then 
                    ap_enable_reg_pp3_iter4 <= ap_enable_reg_pp3_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp3_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp3_stage0_subdone)) then 
                    ap_enable_reg_pp3_iter5 <= ap_enable_reg_pp3_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp3_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp3_stage0_subdone)) then 
                    ap_enable_reg_pp3_iter6 <= ap_enable_reg_pp3_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp3_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp3_stage0_subdone)) then 
                    ap_enable_reg_pp3_iter7 <= ap_enable_reg_pp3_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp3_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp3_stage0_subdone)) then 
                    ap_enable_reg_pp3_iter8 <= ap_enable_reg_pp3_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp3_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp3_stage0_subdone)) then 
                    ap_enable_reg_pp3_iter9 <= ap_enable_reg_pp3_iter8;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i3_reg_918_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond_fu_1145_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                i3_reg_918 <= i_10_fu_1150_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                i3_reg_918 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    i_reg_1064_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (exitcond_flatten_reg_2323 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
                i_reg_1064 <= tmp_121_mid2_v_reg_2339;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
                i_reg_1064 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    ib_reg_1019_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (exitcond_flatten8_reg_2049 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
                ib_reg_1019 <= tmp_128_mid2_v_reg_2069;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                ib_reg_1019 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    ic_reg_1042_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (exitcond_flatten8_reg_2049 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
                ic_reg_1042 <= ic_3_reg_2079;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                ic_reg_1042 <= ap_const_lv6_0;
            end if; 
        end if;
    end process;

    indvar_flatten6_reg_1008_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (exitcond_flatten8_fu_1337_p2 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
                indvar_flatten6_reg_1008 <= indvar_flatten_next7_fu_1342_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                indvar_flatten6_reg_1008 <= ap_const_lv38_0;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_1053_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (exitcond_flatten_fu_1649_p2 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
                indvar_flatten_reg_1053 <= indvar_flatten_next_fu_1655_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
                indvar_flatten_reg_1053 <= ap_const_lv13_0;
            end if; 
        end if;
    end process;

    iter_reg_940_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
                iter_reg_940 <= iter_4_reg_2003;
            elsif (((exitcond5_fu_1156_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                iter_reg_940 <= ap_const_lv31_0;
            end if; 
        end if;
    end process;

    j2_reg_951_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_119_fu_1186_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                j2_reg_951 <= ap_const_lv9_0;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (tmp_120_fu_1197_p2 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                j2_reg_951 <= j_10_fu_1203_p2;
            end if; 
        end if;
    end process;

    j_reg_1075_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (exitcond_flatten_fu_1649_p2 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
                j_reg_1075 <= j_9_fu_1722_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
                j_reg_1075 <= ap_const_lv9_0;
            end if; 
        end if;
    end process;

    num_imag_reg_929_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_119_fu_1186_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                num_imag_reg_929 <= num_imag_4_reg_1989;
            elsif ((not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (tmp_s_fu_1091_p2 = ap_const_lv1_0) and (tmp_113_fu_1104_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                num_imag_reg_929 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    p_1_reg_1030_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (exitcond_flatten8_reg_2049_pp2_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter6 = ap_const_logic_1))) then 
                p_1_reg_1030 <= sum_V_9_reg_2306;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                p_1_reg_1030 <= ap_const_lv24_0;
            end if; 
        end if;
    end process;

    phi_mul2_reg_973_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_119_fu_1186_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                phi_mul2_reg_973 <= ap_const_lv19_0;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (tmp_120_fu_1197_p2 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                phi_mul2_reg_973 <= next_mul2_fu_1229_p2;
            end if; 
        end if;
    end process;

    phi_mul_reg_962_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_119_fu_1186_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                phi_mul_reg_962 <= ap_const_lv19_0;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (tmp_120_fu_1197_p2 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                phi_mul_reg_962 <= next_mul_fu_1223_p2;
            end if; 
        end if;
    end process;

    phi_urem2_reg_996_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_119_fu_1186_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                phi_urem2_reg_996 <= ap_const_lv9_0;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (tmp_120_reg_2008 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                phi_urem2_reg_996 <= idx_urem2_fu_1309_p3;
            end if; 
        end if;
    end process;

    phi_urem_reg_984_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_119_fu_1186_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                phi_urem_reg_984 <= ap_const_lv9_0;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (tmp_120_reg_2008 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                phi_urem_reg_984 <= idx_urem_fu_1329_p3;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond5_fu_1156_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                A_COL_ITER_reg_1994 <= A_COL_ITER_fu_1171_p2;
                A_ROW_3 <= B_ROW_3_load_reg_1943;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (exitcond_flatten8_reg_2049_pp2_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1))) then
                A_V_196_load_reg_2246 <= A_V_196_q0;
                A_V_297_load_reg_2256 <= A_V_297_q0;
                A_V_6_load_reg_2271 <= A_V_6_q0;
                A_V_7_load_reg_2281 <= A_V_7_q0;
                B_V_199_load_reg_2251 <= B_V_199_q0;
                B_V_2100_load_reg_2261 <= B_V_2100_q0;
                B_V_6_load_reg_2276 <= B_V_6_q0;
                B_V_7_load_reg_2286 <= B_V_7_q0;
                tmp5_reg_2291 <= grp_fu_1837_p3;
                tmp9_reg_2296 <= grp_fu_1845_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (exitcond_flatten8_reg_2049_pp2_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then
                A_V_398_load_reg_2211 <= A_V_398_q0;
                A_V_8_load_reg_2226 <= A_V_8_q0;
                B_V_3101_load_reg_2216 <= B_V_3101_q0;
                B_V_4_load_reg_2221 <= B_V_4_q0;
                B_V_8_load_reg_2231 <= B_V_8_q0;
                B_V_9_load_reg_2236 <= B_V_9_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (tmp_s_fu_1091_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                B_COL_3 <= tmp_V_188_reg_1926;
                OFMDim_current_3 <= tmp_V_190_reg_1934;
                tmp1_reg_1967 <= tmp1_fu_1132_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state26)) then
                B_ROW_3 <= tmp_111_fu_1630_p2;
                tmp_111_reg_2318 <= tmp_111_fu_1630_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                B_ROW_3_load_reg_1943 <= B_ROW_3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                KER_bound_reg_1972 <= KER_bound_fu_1141_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (tmp_s_fu_1091_p2 = ap_const_lv1_0) and (tmp_113_fu_1104_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    bound4_reg_1962(37 downto 1) <= bound4_fu_1121_p2(37 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (exitcond_flatten8_fu_1337_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then
                exitcond10_reg_2058 <= exitcond10_fu_1354_p2;
                ic_mid2_reg_2063 <= ic_mid2_fu_1360_p3;
                tmp_132_reg_2074 <= tmp_132_fu_1376_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then
                exitcond10_reg_2058_pp2_iter1_reg <= exitcond10_reg_2058;
                exitcond_flatten8_reg_2049 <= exitcond_flatten8_fu_1337_p2;
                exitcond_flatten8_reg_2049_pp2_iter1_reg <= exitcond_flatten8_reg_2049;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp2_stage0_11001)) then
                exitcond10_reg_2058_pp2_iter2_reg <= exitcond10_reg_2058_pp2_iter1_reg;
                exitcond10_reg_2058_pp2_iter3_reg <= exitcond10_reg_2058_pp2_iter2_reg;
                exitcond10_reg_2058_pp2_iter4_reg <= exitcond10_reg_2058_pp2_iter3_reg;
                exitcond_flatten8_reg_2049_pp2_iter2_reg <= exitcond_flatten8_reg_2049_pp2_iter1_reg;
                exitcond_flatten8_reg_2049_pp2_iter3_reg <= exitcond_flatten8_reg_2049_pp2_iter2_reg;
                exitcond_flatten8_reg_2049_pp2_iter4_reg <= exitcond_flatten8_reg_2049_pp2_iter3_reg;
                exitcond_flatten8_reg_2049_pp2_iter5_reg <= exitcond_flatten8_reg_2049_pp2_iter4_reg;
                ifzero_reg_2137_pp2_iter2_reg <= ifzero_reg_2137;
                ifzero_reg_2137_pp2_iter3_reg <= ifzero_reg_2137_pp2_iter2_reg;
                ifzero_reg_2137_pp2_iter4_reg <= ifzero_reg_2137_pp2_iter3_reg;
                ifzero_reg_2137_pp2_iter5_reg <= ifzero_reg_2137_pp2_iter4_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then
                exitcond_flatten_reg_2323 <= exitcond_flatten_fu_1649_p2;
                j_mid2_reg_2332_pp3_iter1_reg <= j_mid2_reg_2332;
                or_cond_reg_2345_pp3_iter1_reg <= or_cond_reg_2345;
                tmp_121_mid2_v_reg_2339_pp3_iter1_reg <= tmp_121_mid2_v_reg_2339;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                exitcond_reg_1977 <= exitcond_fu_1145_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (exitcond_flatten8_reg_2049 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then
                    ic3_reg_2085(5 downto 0) <= ic3_fu_1386_p1(5 downto 0);
                ifzero_reg_2137 <= ifzero_fu_1401_p2;
                tmp_124_cast_reg_2107 <= tmp_124_cast_fu_1394_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (exitcond_flatten8_fu_1337_p2 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then
                ic_3_reg_2079 <= ic_3_fu_1380_p2;
                tmp_128_mid2_v_reg_2069 <= tmp_128_mid2_v_fu_1368_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state14)) then
                iter_4_reg_2003 <= iter_4_fu_1191_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (exitcond_flatten_fu_1649_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then
                j_mid2_reg_2332 <= j_mid2_fu_1673_p3;
                or_cond_reg_2345 <= or_cond_fu_1716_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp3_stage0_11001)) then
                j_mid2_reg_2332_pp3_iter10_reg <= j_mid2_reg_2332_pp3_iter9_reg;
                j_mid2_reg_2332_pp3_iter2_reg <= j_mid2_reg_2332_pp3_iter1_reg;
                j_mid2_reg_2332_pp3_iter3_reg <= j_mid2_reg_2332_pp3_iter2_reg;
                j_mid2_reg_2332_pp3_iter4_reg <= j_mid2_reg_2332_pp3_iter3_reg;
                j_mid2_reg_2332_pp3_iter5_reg <= j_mid2_reg_2332_pp3_iter4_reg;
                j_mid2_reg_2332_pp3_iter6_reg <= j_mid2_reg_2332_pp3_iter5_reg;
                j_mid2_reg_2332_pp3_iter7_reg <= j_mid2_reg_2332_pp3_iter6_reg;
                j_mid2_reg_2332_pp3_iter8_reg <= j_mid2_reg_2332_pp3_iter7_reg;
                j_mid2_reg_2332_pp3_iter9_reg <= j_mid2_reg_2332_pp3_iter8_reg;
                or_cond_reg_2345_pp3_iter10_reg <= or_cond_reg_2345_pp3_iter9_reg;
                or_cond_reg_2345_pp3_iter11_reg <= or_cond_reg_2345_pp3_iter10_reg;
                or_cond_reg_2345_pp3_iter2_reg <= or_cond_reg_2345_pp3_iter1_reg;
                or_cond_reg_2345_pp3_iter3_reg <= or_cond_reg_2345_pp3_iter2_reg;
                or_cond_reg_2345_pp3_iter4_reg <= or_cond_reg_2345_pp3_iter3_reg;
                or_cond_reg_2345_pp3_iter5_reg <= or_cond_reg_2345_pp3_iter4_reg;
                or_cond_reg_2345_pp3_iter6_reg <= or_cond_reg_2345_pp3_iter5_reg;
                or_cond_reg_2345_pp3_iter7_reg <= or_cond_reg_2345_pp3_iter6_reg;
                or_cond_reg_2345_pp3_iter8_reg <= or_cond_reg_2345_pp3_iter7_reg;
                or_cond_reg_2345_pp3_iter9_reg <= or_cond_reg_2345_pp3_iter8_reg;
                tmp_121_mid2_v_reg_2339_pp3_iter10_reg <= tmp_121_mid2_v_reg_2339_pp3_iter9_reg;
                tmp_121_mid2_v_reg_2339_pp3_iter11_reg <= tmp_121_mid2_v_reg_2339_pp3_iter10_reg;
                tmp_121_mid2_v_reg_2339_pp3_iter2_reg <= tmp_121_mid2_v_reg_2339_pp3_iter1_reg;
                tmp_121_mid2_v_reg_2339_pp3_iter3_reg <= tmp_121_mid2_v_reg_2339_pp3_iter2_reg;
                tmp_121_mid2_v_reg_2339_pp3_iter4_reg <= tmp_121_mid2_v_reg_2339_pp3_iter3_reg;
                tmp_121_mid2_v_reg_2339_pp3_iter5_reg <= tmp_121_mid2_v_reg_2339_pp3_iter4_reg;
                tmp_121_mid2_v_reg_2339_pp3_iter6_reg <= tmp_121_mid2_v_reg_2339_pp3_iter5_reg;
                tmp_121_mid2_v_reg_2339_pp3_iter7_reg <= tmp_121_mid2_v_reg_2339_pp3_iter6_reg;
                tmp_121_mid2_v_reg_2339_pp3_iter8_reg <= tmp_121_mid2_v_reg_2339_pp3_iter7_reg;
                tmp_121_mid2_v_reg_2339_pp3_iter9_reg <= tmp_121_mid2_v_reg_2339_pp3_iter8_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then
                num_imag_4_reg_1989 <= num_imag_4_fu_1161_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (exitcond_flatten8_reg_2049_pp2_iter2_reg = ap_const_lv1_0))) then
                ret_V_5_reg_2266 <= ret_V_5_fu_1451_p2;
                ret_V_reg_2241 <= ret_V_fu_1414_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (exitcond_flatten8_reg_2049_pp2_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter5 = ap_const_logic_1))) then
                sum_V_9_reg_2306 <= sum_V_9_fu_1558_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (tmp_113_fu_1104_p2 = ap_const_lv1_0) and (tmp_s_fu_1091_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                tmp10_reg_1952 <= tmp10_fu_1109_p2;
                tmp11_reg_1957 <= tmp11_fu_1113_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (exitcond_flatten8_reg_2049_pp2_iter3_reg = ap_const_lv1_0))) then
                tmp_100_reg_2301 <= tmp_100_fu_1542_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                tmp_120_reg_2008 <= tmp_120_fu_1197_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (exitcond_flatten_fu_1649_p2 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then
                tmp_121_mid2_v_reg_2339 <= tmp_121_mid2_v_fu_1686_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (tmp_120_fu_1197_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                tmp_121_reg_2017 <= tmp_121_fu_1217_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (or_cond_reg_2345_pp3_iter10_reg = ap_const_lv1_1))) then
                tmp_127_reg_2359 <= mul_fu_1894_p2(19 downto 15);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (or_cond_reg_2345_pp3_iter10_reg = ap_const_lv1_0))) then
                tmp_128_reg_2354 <= mul4_fu_1887_p2(19 downto 15);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (tmp_120_fu_1197_p2 = ap_const_lv1_0) and (tmp_121_fu_1217_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                tmp_130_reg_2035 <= phi_mul_reg_962(18 downto 15);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (tmp_121_fu_1217_p2 = ap_const_lv1_0) and (tmp_120_fu_1197_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                tmp_131_reg_2031 <= phi_mul2_reg_973(18 downto 15);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ifzero_reg_2137_pp2_iter4_reg = ap_const_lv1_1))) then
                tmp_95_reg_2313 <= p_neg_fu_1564_p2(23 downto 7);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                tmp_V_180_reg_1907 <= in_stream_a_V_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                tmp_V_182_reg_1912 <= in_stream_a_V_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                tmp_V_184_reg_1920 <= in_stream_a_V_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                tmp_V_188_reg_1926 <= in_stream_a_V_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                tmp_V_190_reg_1934 <= in_stream_a_V_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_done_reg = ap_const_logic_1) or (out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                tmp_V_reg_1901 <= in_stream_a_V_V_dout;
            end if;
        end if;
    end process;
    bound4_reg_1962(0) <= '0';
    ic3_reg_2085(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (real_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, in_stream_a_V_V_empty_n, out_stream_V_V_full_n, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_enable_reg_pp3_iter12, ap_enable_reg_pp2_iter6, tmp_s_fu_1091_p2, tmp_113_fu_1104_p2, exitcond_fu_1145_p2, ap_enable_reg_pp0_iter0, ap_CS_fsm_state13, exitcond5_fu_1156_p2, tmp_119_fu_1186_p2, ap_CS_fsm_state14, tmp_120_fu_1197_p2, ap_enable_reg_pp1_iter0, exitcond_flatten8_fu_1337_p2, ap_enable_reg_pp2_iter0, ap_enable_reg_pp2_iter5, exitcond_flatten_fu_1649_p2, ap_enable_reg_pp3_iter0, ap_block_pp0_stage0_subdone, ap_block_pp1_stage0_subdone, ap_block_pp2_stage0_subdone, ap_enable_reg_pp2_iter1, ap_block_pp3_stage0_subdone, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter11)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_done_reg = ap_const_logic_1) or (out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if ((not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if ((not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                if ((not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                if ((not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                if ((not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                if ((not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                if ((not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (tmp_s_fu_1091_p2 = ap_const_lv1_0) and (tmp_113_fu_1104_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                elsif ((not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (tmp_113_fu_1104_p2 = ap_const_lv1_0) and (tmp_s_fu_1091_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                elsif ((not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (tmp_s_fu_1091_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state26;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when ap_ST_fsm_pp0_stage0 => 
                if (not(((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (exitcond_fu_1145_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (exitcond_fu_1145_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when ap_ST_fsm_state13 => 
                if (((exitcond5_fu_1156_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state14 => 
                if (((tmp_119_fu_1186_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_pp1_stage0 => 
                if (not(((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (tmp_120_fu_1197_p2 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (tmp_120_fu_1197_p2 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
            when ap_ST_fsm_pp2_stage0 => 
                if ((not(((ap_enable_reg_pp2_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (exitcond_flatten8_fu_1337_p2 = ap_const_lv1_1) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) and not(((ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_enable_reg_pp2_iter5 = ap_const_logic_0) and (ap_enable_reg_pp2_iter6 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                elsif ((((ap_enable_reg_pp2_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (exitcond_flatten8_fu_1337_p2 = ap_const_lv1_1) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_enable_reg_pp2_iter5 = ap_const_logic_0) and (ap_enable_reg_pp2_iter6 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state25;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                end if;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
            when ap_ST_fsm_pp3_stage0 => 
                if ((not(((ap_enable_reg_pp3_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp3_stage0_subdone) and (exitcond_flatten_fu_1649_p2 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) and not(((ap_enable_reg_pp3_iter11 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp3_stage0_subdone) and (ap_enable_reg_pp3_iter12 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
                elsif ((((ap_enable_reg_pp3_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp3_stage0_subdone) and (exitcond_flatten_fu_1649_p2 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_enable_reg_pp3_iter11 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp3_stage0_subdone) and (ap_enable_reg_pp3_iter12 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    A_COL_ITER_fu_1171_p0 <= OFMDim_current_3;
    A_COL_ITER_fu_1171_p1 <= OFMDim_current_3;
    A_COL_ITER_fu_1171_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(A_COL_ITER_fu_1171_p0) * signed(A_COL_ITER_fu_1171_p1))), 32));
    A_V_0_address0 <= ic3_reg_2085(6 - 1 downto 0);

    A_V_0_address1_assign_proc : process(tmp_121_reg_2017, tmp_131_reg_2031, tmp_130_reg_2035, newIndex8_fu_1255_p1, newIndex6_fu_1283_p1, ap_condition_362)
    begin
        if ((ap_const_boolean_1 = ap_condition_362)) then
            if (((tmp_130_reg_2035 = ap_const_lv4_0) and (tmp_121_reg_2017 = ap_const_lv1_1))) then 
                A_V_0_address1 <= newIndex6_fu_1283_p1(6 - 1 downto 0);
            elsif (((tmp_131_reg_2031 = ap_const_lv4_0) and (tmp_121_reg_2017 = ap_const_lv1_0))) then 
                A_V_0_address1 <= newIndex8_fu_1255_p1(6 - 1 downto 0);
            else 
                A_V_0_address1 <= "XXXXXX";
            end if;
        else 
            A_V_0_address1 <= "XXXXXX";
        end if; 
    end process;


    A_V_0_ce0_assign_proc : process(ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            A_V_0_ce0 <= ap_const_logic_1;
        else 
            A_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_0_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_121_reg_2017, ap_block_pp1_stage0_11001, tmp_131_reg_2031, tmp_130_reg_2035)
    begin
        if ((((tmp_131_reg_2031 = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (tmp_121_reg_2017 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((tmp_130_reg_2035 = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (tmp_121_reg_2017 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_0_ce1 <= ap_const_logic_1;
        else 
            A_V_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_0_d1_assign_proc : process(tmp_121_reg_2017, tmp_131_reg_2031, tmp_130_reg_2035, tmp_129_fu_1269_p1, ap_condition_362)
    begin
        if ((ap_const_boolean_1 = ap_condition_362)) then
            if (((tmp_130_reg_2035 = ap_const_lv4_0) and (tmp_121_reg_2017 = ap_const_lv1_1))) then 
                A_V_0_d1 <= tmp_129_fu_1269_p1;
            elsif (((tmp_131_reg_2031 = ap_const_lv4_0) and (tmp_121_reg_2017 = ap_const_lv1_0))) then 
                A_V_0_d1 <= ap_const_lv8_0;
            else 
                A_V_0_d1 <= "XXXXXXXX";
            end if;
        else 
            A_V_0_d1 <= "XXXXXXXX";
        end if; 
    end process;


    A_V_0_we1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_121_reg_2017, ap_block_pp1_stage0_11001, tmp_131_reg_2031, tmp_130_reg_2035)
    begin
        if ((((tmp_131_reg_2031 = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (tmp_121_reg_2017 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((tmp_130_reg_2035 = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (tmp_121_reg_2017 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_0_we1 <= ap_const_logic_1;
        else 
            A_V_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    A_V_196_address0 <= ic3_reg_2085(6 - 1 downto 0);

    A_V_196_address1_assign_proc : process(tmp_121_reg_2017, tmp_131_reg_2031, tmp_130_reg_2035, newIndex8_fu_1255_p1, newIndex6_fu_1283_p1, ap_condition_362)
    begin
        if ((ap_const_boolean_1 = ap_condition_362)) then
            if (((tmp_130_reg_2035 = ap_const_lv4_1) and (tmp_121_reg_2017 = ap_const_lv1_1))) then 
                A_V_196_address1 <= newIndex6_fu_1283_p1(6 - 1 downto 0);
            elsif (((tmp_131_reg_2031 = ap_const_lv4_1) and (tmp_121_reg_2017 = ap_const_lv1_0))) then 
                A_V_196_address1 <= newIndex8_fu_1255_p1(6 - 1 downto 0);
            else 
                A_V_196_address1 <= "XXXXXX";
            end if;
        else 
            A_V_196_address1 <= "XXXXXX";
        end if; 
    end process;


    A_V_196_ce0_assign_proc : process(ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            A_V_196_ce0 <= ap_const_logic_1;
        else 
            A_V_196_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_196_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_121_reg_2017, ap_block_pp1_stage0_11001, tmp_131_reg_2031, tmp_130_reg_2035)
    begin
        if ((((tmp_131_reg_2031 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (tmp_121_reg_2017 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((tmp_130_reg_2035 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (tmp_121_reg_2017 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_196_ce1 <= ap_const_logic_1;
        else 
            A_V_196_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_196_d1_assign_proc : process(tmp_121_reg_2017, tmp_131_reg_2031, tmp_130_reg_2035, tmp_129_fu_1269_p1, ap_condition_362)
    begin
        if ((ap_const_boolean_1 = ap_condition_362)) then
            if (((tmp_130_reg_2035 = ap_const_lv4_1) and (tmp_121_reg_2017 = ap_const_lv1_1))) then 
                A_V_196_d1 <= tmp_129_fu_1269_p1;
            elsif (((tmp_131_reg_2031 = ap_const_lv4_1) and (tmp_121_reg_2017 = ap_const_lv1_0))) then 
                A_V_196_d1 <= ap_const_lv8_0;
            else 
                A_V_196_d1 <= "XXXXXXXX";
            end if;
        else 
            A_V_196_d1 <= "XXXXXXXX";
        end if; 
    end process;


    A_V_196_we1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_121_reg_2017, ap_block_pp1_stage0_11001, tmp_131_reg_2031, tmp_130_reg_2035)
    begin
        if ((((tmp_131_reg_2031 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (tmp_121_reg_2017 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((tmp_130_reg_2035 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (tmp_121_reg_2017 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_196_we1 <= ap_const_logic_1;
        else 
            A_V_196_we1 <= ap_const_logic_0;
        end if; 
    end process;

    A_V_297_address0 <= ic3_reg_2085(6 - 1 downto 0);

    A_V_297_address1_assign_proc : process(tmp_121_reg_2017, tmp_131_reg_2031, tmp_130_reg_2035, newIndex8_fu_1255_p1, newIndex6_fu_1283_p1, ap_condition_362)
    begin
        if ((ap_const_boolean_1 = ap_condition_362)) then
            if (((tmp_130_reg_2035 = ap_const_lv4_2) and (tmp_121_reg_2017 = ap_const_lv1_1))) then 
                A_V_297_address1 <= newIndex6_fu_1283_p1(6 - 1 downto 0);
            elsif (((tmp_131_reg_2031 = ap_const_lv4_2) and (tmp_121_reg_2017 = ap_const_lv1_0))) then 
                A_V_297_address1 <= newIndex8_fu_1255_p1(6 - 1 downto 0);
            else 
                A_V_297_address1 <= "XXXXXX";
            end if;
        else 
            A_V_297_address1 <= "XXXXXX";
        end if; 
    end process;


    A_V_297_ce0_assign_proc : process(ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            A_V_297_ce0 <= ap_const_logic_1;
        else 
            A_V_297_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_297_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_121_reg_2017, ap_block_pp1_stage0_11001, tmp_131_reg_2031, tmp_130_reg_2035)
    begin
        if ((((tmp_131_reg_2031 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (tmp_121_reg_2017 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((tmp_130_reg_2035 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (tmp_121_reg_2017 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_297_ce1 <= ap_const_logic_1;
        else 
            A_V_297_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_297_d1_assign_proc : process(tmp_121_reg_2017, tmp_131_reg_2031, tmp_130_reg_2035, tmp_129_fu_1269_p1, ap_condition_362)
    begin
        if ((ap_const_boolean_1 = ap_condition_362)) then
            if (((tmp_130_reg_2035 = ap_const_lv4_2) and (tmp_121_reg_2017 = ap_const_lv1_1))) then 
                A_V_297_d1 <= tmp_129_fu_1269_p1;
            elsif (((tmp_131_reg_2031 = ap_const_lv4_2) and (tmp_121_reg_2017 = ap_const_lv1_0))) then 
                A_V_297_d1 <= ap_const_lv8_0;
            else 
                A_V_297_d1 <= "XXXXXXXX";
            end if;
        else 
            A_V_297_d1 <= "XXXXXXXX";
        end if; 
    end process;


    A_V_297_we1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_121_reg_2017, ap_block_pp1_stage0_11001, tmp_131_reg_2031, tmp_130_reg_2035)
    begin
        if ((((tmp_131_reg_2031 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (tmp_121_reg_2017 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((tmp_130_reg_2035 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (tmp_121_reg_2017 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_297_we1 <= ap_const_logic_1;
        else 
            A_V_297_we1 <= ap_const_logic_0;
        end if; 
    end process;

    A_V_398_address0 <= ic3_fu_1386_p1(6 - 1 downto 0);

    A_V_398_address1_assign_proc : process(tmp_121_reg_2017, tmp_131_reg_2031, tmp_130_reg_2035, newIndex8_fu_1255_p1, newIndex6_fu_1283_p1, ap_condition_362)
    begin
        if ((ap_const_boolean_1 = ap_condition_362)) then
            if (((tmp_130_reg_2035 = ap_const_lv4_3) and (tmp_121_reg_2017 = ap_const_lv1_1))) then 
                A_V_398_address1 <= newIndex6_fu_1283_p1(6 - 1 downto 0);
            elsif (((tmp_131_reg_2031 = ap_const_lv4_3) and (tmp_121_reg_2017 = ap_const_lv1_0))) then 
                A_V_398_address1 <= newIndex8_fu_1255_p1(6 - 1 downto 0);
            else 
                A_V_398_address1 <= "XXXXXX";
            end if;
        else 
            A_V_398_address1 <= "XXXXXX";
        end if; 
    end process;


    A_V_398_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            A_V_398_ce0 <= ap_const_logic_1;
        else 
            A_V_398_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_398_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_121_reg_2017, ap_block_pp1_stage0_11001, tmp_131_reg_2031, tmp_130_reg_2035)
    begin
        if ((((tmp_131_reg_2031 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (tmp_121_reg_2017 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((tmp_130_reg_2035 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (tmp_121_reg_2017 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_398_ce1 <= ap_const_logic_1;
        else 
            A_V_398_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_398_d1_assign_proc : process(tmp_121_reg_2017, tmp_131_reg_2031, tmp_130_reg_2035, tmp_129_fu_1269_p1, ap_condition_362)
    begin
        if ((ap_const_boolean_1 = ap_condition_362)) then
            if (((tmp_130_reg_2035 = ap_const_lv4_3) and (tmp_121_reg_2017 = ap_const_lv1_1))) then 
                A_V_398_d1 <= tmp_129_fu_1269_p1;
            elsif (((tmp_131_reg_2031 = ap_const_lv4_3) and (tmp_121_reg_2017 = ap_const_lv1_0))) then 
                A_V_398_d1 <= ap_const_lv8_0;
            else 
                A_V_398_d1 <= "XXXXXXXX";
            end if;
        else 
            A_V_398_d1 <= "XXXXXXXX";
        end if; 
    end process;


    A_V_398_we1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_121_reg_2017, ap_block_pp1_stage0_11001, tmp_131_reg_2031, tmp_130_reg_2035)
    begin
        if ((((tmp_131_reg_2031 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (tmp_121_reg_2017 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((tmp_130_reg_2035 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (tmp_121_reg_2017 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_398_we1 <= ap_const_logic_1;
        else 
            A_V_398_we1 <= ap_const_logic_0;
        end if; 
    end process;

    A_V_4_address0 <= ic3_reg_2085(6 - 1 downto 0);

    A_V_4_address1_assign_proc : process(tmp_121_reg_2017, tmp_131_reg_2031, tmp_130_reg_2035, newIndex8_fu_1255_p1, newIndex6_fu_1283_p1, ap_condition_362)
    begin
        if ((ap_const_boolean_1 = ap_condition_362)) then
            if (((tmp_130_reg_2035 = ap_const_lv4_4) and (tmp_121_reg_2017 = ap_const_lv1_1))) then 
                A_V_4_address1 <= newIndex6_fu_1283_p1(6 - 1 downto 0);
            elsif (((tmp_131_reg_2031 = ap_const_lv4_4) and (tmp_121_reg_2017 = ap_const_lv1_0))) then 
                A_V_4_address1 <= newIndex8_fu_1255_p1(6 - 1 downto 0);
            else 
                A_V_4_address1 <= "XXXXXX";
            end if;
        else 
            A_V_4_address1 <= "XXXXXX";
        end if; 
    end process;


    A_V_4_ce0_assign_proc : process(ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            A_V_4_ce0 <= ap_const_logic_1;
        else 
            A_V_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_4_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_121_reg_2017, ap_block_pp1_stage0_11001, tmp_131_reg_2031, tmp_130_reg_2035)
    begin
        if ((((tmp_131_reg_2031 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (tmp_121_reg_2017 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((tmp_130_reg_2035 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (tmp_121_reg_2017 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_4_ce1 <= ap_const_logic_1;
        else 
            A_V_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_4_d1_assign_proc : process(tmp_121_reg_2017, tmp_131_reg_2031, tmp_130_reg_2035, tmp_129_fu_1269_p1, ap_condition_362)
    begin
        if ((ap_const_boolean_1 = ap_condition_362)) then
            if (((tmp_130_reg_2035 = ap_const_lv4_4) and (tmp_121_reg_2017 = ap_const_lv1_1))) then 
                A_V_4_d1 <= tmp_129_fu_1269_p1;
            elsif (((tmp_131_reg_2031 = ap_const_lv4_4) and (tmp_121_reg_2017 = ap_const_lv1_0))) then 
                A_V_4_d1 <= ap_const_lv8_0;
            else 
                A_V_4_d1 <= "XXXXXXXX";
            end if;
        else 
            A_V_4_d1 <= "XXXXXXXX";
        end if; 
    end process;


    A_V_4_we1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_121_reg_2017, ap_block_pp1_stage0_11001, tmp_131_reg_2031, tmp_130_reg_2035)
    begin
        if ((((tmp_131_reg_2031 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (tmp_121_reg_2017 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((tmp_130_reg_2035 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (tmp_121_reg_2017 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_4_we1 <= ap_const_logic_1;
        else 
            A_V_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    A_V_5_address0 <= ic3_reg_2085(6 - 1 downto 0);

    A_V_5_address1_assign_proc : process(tmp_121_reg_2017, tmp_131_reg_2031, tmp_130_reg_2035, newIndex8_fu_1255_p1, newIndex6_fu_1283_p1, ap_condition_362)
    begin
        if ((ap_const_boolean_1 = ap_condition_362)) then
            if (((tmp_130_reg_2035 = ap_const_lv4_5) and (tmp_121_reg_2017 = ap_const_lv1_1))) then 
                A_V_5_address1 <= newIndex6_fu_1283_p1(6 - 1 downto 0);
            elsif (((tmp_131_reg_2031 = ap_const_lv4_5) and (tmp_121_reg_2017 = ap_const_lv1_0))) then 
                A_V_5_address1 <= newIndex8_fu_1255_p1(6 - 1 downto 0);
            else 
                A_V_5_address1 <= "XXXXXX";
            end if;
        else 
            A_V_5_address1 <= "XXXXXX";
        end if; 
    end process;


    A_V_5_ce0_assign_proc : process(ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            A_V_5_ce0 <= ap_const_logic_1;
        else 
            A_V_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_5_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_121_reg_2017, ap_block_pp1_stage0_11001, tmp_131_reg_2031, tmp_130_reg_2035)
    begin
        if ((((tmp_131_reg_2031 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (tmp_121_reg_2017 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((tmp_130_reg_2035 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (tmp_121_reg_2017 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_5_ce1 <= ap_const_logic_1;
        else 
            A_V_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_5_d1_assign_proc : process(tmp_121_reg_2017, tmp_131_reg_2031, tmp_130_reg_2035, tmp_129_fu_1269_p1, ap_condition_362)
    begin
        if ((ap_const_boolean_1 = ap_condition_362)) then
            if (((tmp_130_reg_2035 = ap_const_lv4_5) and (tmp_121_reg_2017 = ap_const_lv1_1))) then 
                A_V_5_d1 <= tmp_129_fu_1269_p1;
            elsif (((tmp_131_reg_2031 = ap_const_lv4_5) and (tmp_121_reg_2017 = ap_const_lv1_0))) then 
                A_V_5_d1 <= ap_const_lv8_0;
            else 
                A_V_5_d1 <= "XXXXXXXX";
            end if;
        else 
            A_V_5_d1 <= "XXXXXXXX";
        end if; 
    end process;


    A_V_5_we1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_121_reg_2017, ap_block_pp1_stage0_11001, tmp_131_reg_2031, tmp_130_reg_2035)
    begin
        if ((((tmp_131_reg_2031 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (tmp_121_reg_2017 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((tmp_130_reg_2035 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (tmp_121_reg_2017 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_5_we1 <= ap_const_logic_1;
        else 
            A_V_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    A_V_6_address0 <= ic3_reg_2085(6 - 1 downto 0);

    A_V_6_address1_assign_proc : process(tmp_121_reg_2017, tmp_131_reg_2031, tmp_130_reg_2035, newIndex8_fu_1255_p1, newIndex6_fu_1283_p1, ap_condition_362)
    begin
        if ((ap_const_boolean_1 = ap_condition_362)) then
            if (((tmp_130_reg_2035 = ap_const_lv4_6) and (tmp_121_reg_2017 = ap_const_lv1_1))) then 
                A_V_6_address1 <= newIndex6_fu_1283_p1(6 - 1 downto 0);
            elsif (((tmp_131_reg_2031 = ap_const_lv4_6) and (tmp_121_reg_2017 = ap_const_lv1_0))) then 
                A_V_6_address1 <= newIndex8_fu_1255_p1(6 - 1 downto 0);
            else 
                A_V_6_address1 <= "XXXXXX";
            end if;
        else 
            A_V_6_address1 <= "XXXXXX";
        end if; 
    end process;


    A_V_6_ce0_assign_proc : process(ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            A_V_6_ce0 <= ap_const_logic_1;
        else 
            A_V_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_6_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_121_reg_2017, ap_block_pp1_stage0_11001, tmp_131_reg_2031, tmp_130_reg_2035)
    begin
        if ((((tmp_131_reg_2031 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (tmp_121_reg_2017 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((tmp_130_reg_2035 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (tmp_121_reg_2017 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_6_ce1 <= ap_const_logic_1;
        else 
            A_V_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_6_d1_assign_proc : process(tmp_121_reg_2017, tmp_131_reg_2031, tmp_130_reg_2035, tmp_129_fu_1269_p1, ap_condition_362)
    begin
        if ((ap_const_boolean_1 = ap_condition_362)) then
            if (((tmp_130_reg_2035 = ap_const_lv4_6) and (tmp_121_reg_2017 = ap_const_lv1_1))) then 
                A_V_6_d1 <= tmp_129_fu_1269_p1;
            elsif (((tmp_131_reg_2031 = ap_const_lv4_6) and (tmp_121_reg_2017 = ap_const_lv1_0))) then 
                A_V_6_d1 <= ap_const_lv8_0;
            else 
                A_V_6_d1 <= "XXXXXXXX";
            end if;
        else 
            A_V_6_d1 <= "XXXXXXXX";
        end if; 
    end process;


    A_V_6_we1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_121_reg_2017, ap_block_pp1_stage0_11001, tmp_131_reg_2031, tmp_130_reg_2035)
    begin
        if ((((tmp_131_reg_2031 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (tmp_121_reg_2017 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((tmp_130_reg_2035 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (tmp_121_reg_2017 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_6_we1 <= ap_const_logic_1;
        else 
            A_V_6_we1 <= ap_const_logic_0;
        end if; 
    end process;

    A_V_7_address0 <= ic3_reg_2085(6 - 1 downto 0);

    A_V_7_address1_assign_proc : process(tmp_121_reg_2017, tmp_131_reg_2031, tmp_130_reg_2035, newIndex8_fu_1255_p1, newIndex6_fu_1283_p1, ap_condition_362)
    begin
        if ((ap_const_boolean_1 = ap_condition_362)) then
            if (((tmp_130_reg_2035 = ap_const_lv4_7) and (tmp_121_reg_2017 = ap_const_lv1_1))) then 
                A_V_7_address1 <= newIndex6_fu_1283_p1(6 - 1 downto 0);
            elsif (((tmp_131_reg_2031 = ap_const_lv4_7) and (tmp_121_reg_2017 = ap_const_lv1_0))) then 
                A_V_7_address1 <= newIndex8_fu_1255_p1(6 - 1 downto 0);
            else 
                A_V_7_address1 <= "XXXXXX";
            end if;
        else 
            A_V_7_address1 <= "XXXXXX";
        end if; 
    end process;


    A_V_7_ce0_assign_proc : process(ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            A_V_7_ce0 <= ap_const_logic_1;
        else 
            A_V_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_7_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_121_reg_2017, ap_block_pp1_stage0_11001, tmp_131_reg_2031, tmp_130_reg_2035)
    begin
        if ((((tmp_131_reg_2031 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (tmp_121_reg_2017 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((tmp_130_reg_2035 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (tmp_121_reg_2017 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_7_ce1 <= ap_const_logic_1;
        else 
            A_V_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_7_d1_assign_proc : process(tmp_121_reg_2017, tmp_131_reg_2031, tmp_130_reg_2035, tmp_129_fu_1269_p1, ap_condition_362)
    begin
        if ((ap_const_boolean_1 = ap_condition_362)) then
            if (((tmp_130_reg_2035 = ap_const_lv4_7) and (tmp_121_reg_2017 = ap_const_lv1_1))) then 
                A_V_7_d1 <= tmp_129_fu_1269_p1;
            elsif (((tmp_131_reg_2031 = ap_const_lv4_7) and (tmp_121_reg_2017 = ap_const_lv1_0))) then 
                A_V_7_d1 <= ap_const_lv8_0;
            else 
                A_V_7_d1 <= "XXXXXXXX";
            end if;
        else 
            A_V_7_d1 <= "XXXXXXXX";
        end if; 
    end process;


    A_V_7_we1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_121_reg_2017, ap_block_pp1_stage0_11001, tmp_131_reg_2031, tmp_130_reg_2035)
    begin
        if ((((tmp_131_reg_2031 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (tmp_121_reg_2017 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((tmp_130_reg_2035 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (tmp_121_reg_2017 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_7_we1 <= ap_const_logic_1;
        else 
            A_V_7_we1 <= ap_const_logic_0;
        end if; 
    end process;

    A_V_8_address0 <= ic3_fu_1386_p1(6 - 1 downto 0);

    A_V_8_address1_assign_proc : process(tmp_121_reg_2017, tmp_131_reg_2031, tmp_130_reg_2035, newIndex8_fu_1255_p1, newIndex6_fu_1283_p1, ap_condition_362)
    begin
        if ((ap_const_boolean_1 = ap_condition_362)) then
            if (((tmp_130_reg_2035 = ap_const_lv4_8) and (tmp_121_reg_2017 = ap_const_lv1_1))) then 
                A_V_8_address1 <= newIndex6_fu_1283_p1(6 - 1 downto 0);
            elsif (((tmp_131_reg_2031 = ap_const_lv4_8) and (tmp_121_reg_2017 = ap_const_lv1_0))) then 
                A_V_8_address1 <= newIndex8_fu_1255_p1(6 - 1 downto 0);
            else 
                A_V_8_address1 <= "XXXXXX";
            end if;
        else 
            A_V_8_address1 <= "XXXXXX";
        end if; 
    end process;


    A_V_8_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            A_V_8_ce0 <= ap_const_logic_1;
        else 
            A_V_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_8_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_121_reg_2017, ap_block_pp1_stage0_11001, tmp_131_reg_2031, tmp_130_reg_2035)
    begin
        if ((((tmp_131_reg_2031 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (tmp_121_reg_2017 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((tmp_130_reg_2035 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (tmp_121_reg_2017 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_8_ce1 <= ap_const_logic_1;
        else 
            A_V_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_8_d1_assign_proc : process(tmp_121_reg_2017, tmp_131_reg_2031, tmp_130_reg_2035, tmp_129_fu_1269_p1, ap_condition_362)
    begin
        if ((ap_const_boolean_1 = ap_condition_362)) then
            if (((tmp_130_reg_2035 = ap_const_lv4_8) and (tmp_121_reg_2017 = ap_const_lv1_1))) then 
                A_V_8_d1 <= tmp_129_fu_1269_p1;
            elsif (((tmp_131_reg_2031 = ap_const_lv4_8) and (tmp_121_reg_2017 = ap_const_lv1_0))) then 
                A_V_8_d1 <= ap_const_lv8_0;
            else 
                A_V_8_d1 <= "XXXXXXXX";
            end if;
        else 
            A_V_8_d1 <= "XXXXXXXX";
        end if; 
    end process;


    A_V_8_we1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_121_reg_2017, ap_block_pp1_stage0_11001, tmp_131_reg_2031, tmp_130_reg_2035)
    begin
        if ((((tmp_131_reg_2031 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (tmp_121_reg_2017 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((tmp_130_reg_2035 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (tmp_121_reg_2017 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_8_we1 <= ap_const_logic_1;
        else 
            A_V_8_we1 <= ap_const_logic_0;
        end if; 
    end process;

    A_V_9_address0 <= ic3_reg_2085(6 - 1 downto 0);

    A_V_9_address1_assign_proc : process(newIndex8_fu_1255_p1, newIndex6_fu_1283_p1, ap_condition_362, ap_condition_1132, ap_condition_1152)
    begin
        if ((ap_const_boolean_1 = ap_condition_362)) then
            if ((ap_const_boolean_1 = ap_condition_1152)) then 
                A_V_9_address1 <= newIndex6_fu_1283_p1(6 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_1132)) then 
                A_V_9_address1 <= newIndex8_fu_1255_p1(6 - 1 downto 0);
            else 
                A_V_9_address1 <= "XXXXXX";
            end if;
        else 
            A_V_9_address1 <= "XXXXXX";
        end if; 
    end process;


    A_V_9_ce0_assign_proc : process(ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            A_V_9_ce0 <= ap_const_logic_1;
        else 
            A_V_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_9_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_121_reg_2017, ap_block_pp1_stage0_11001, tmp_131_reg_2031, tmp_130_reg_2035)
    begin
        if (((not((tmp_131_reg_2031 = ap_const_lv4_0)) and not((tmp_131_reg_2031 = ap_const_lv4_1)) and not((tmp_131_reg_2031 = ap_const_lv4_2)) and not((tmp_131_reg_2031 = ap_const_lv4_3)) and not((tmp_131_reg_2031 = ap_const_lv4_4)) and not((tmp_131_reg_2031 = ap_const_lv4_5)) and not((tmp_131_reg_2031 = ap_const_lv4_6)) and not((tmp_131_reg_2031 = ap_const_lv4_7)) and not((tmp_131_reg_2031 = ap_const_lv4_8)) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (tmp_121_reg_2017 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or (not((tmp_130_reg_2035 = ap_const_lv4_0)) and not((tmp_130_reg_2035 = ap_const_lv4_1)) and not((tmp_130_reg_2035 = ap_const_lv4_2)) and not((tmp_130_reg_2035 = ap_const_lv4_3)) and not((tmp_130_reg_2035 = ap_const_lv4_4)) and not((tmp_130_reg_2035 = ap_const_lv4_5)) and not((tmp_130_reg_2035 = ap_const_lv4_6)) and not((tmp_130_reg_2035 = ap_const_lv4_7)) and not((tmp_130_reg_2035 = ap_const_lv4_8)) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (tmp_121_reg_2017 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_9_ce1 <= ap_const_logic_1;
        else 
            A_V_9_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    A_V_9_d1_assign_proc : process(tmp_129_fu_1269_p1, ap_condition_362, ap_condition_1132, ap_condition_1152)
    begin
        if ((ap_const_boolean_1 = ap_condition_362)) then
            if ((ap_const_boolean_1 = ap_condition_1152)) then 
                A_V_9_d1 <= tmp_129_fu_1269_p1;
            elsif ((ap_const_boolean_1 = ap_condition_1132)) then 
                A_V_9_d1 <= ap_const_lv8_0;
            else 
                A_V_9_d1 <= "XXXXXXXX";
            end if;
        else 
            A_V_9_d1 <= "XXXXXXXX";
        end if; 
    end process;


    A_V_9_we1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_121_reg_2017, ap_block_pp1_stage0_11001, tmp_131_reg_2031, tmp_130_reg_2035)
    begin
        if (((not((tmp_131_reg_2031 = ap_const_lv4_0)) and not((tmp_131_reg_2031 = ap_const_lv4_1)) and not((tmp_131_reg_2031 = ap_const_lv4_2)) and not((tmp_131_reg_2031 = ap_const_lv4_3)) and not((tmp_131_reg_2031 = ap_const_lv4_4)) and not((tmp_131_reg_2031 = ap_const_lv4_5)) and not((tmp_131_reg_2031 = ap_const_lv4_6)) and not((tmp_131_reg_2031 = ap_const_lv4_7)) and not((tmp_131_reg_2031 = ap_const_lv4_8)) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (tmp_121_reg_2017 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or (not((tmp_130_reg_2035 = ap_const_lv4_0)) and not((tmp_130_reg_2035 = ap_const_lv4_1)) and not((tmp_130_reg_2035 = ap_const_lv4_2)) and not((tmp_130_reg_2035 = ap_const_lv4_3)) and not((tmp_130_reg_2035 = ap_const_lv4_4)) and not((tmp_130_reg_2035 = ap_const_lv4_5)) and not((tmp_130_reg_2035 = ap_const_lv4_6)) and not((tmp_130_reg_2035 = ap_const_lv4_7)) and not((tmp_130_reg_2035 = ap_const_lv4_8)) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (tmp_121_reg_2017 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)))) then 
            A_V_9_we1 <= ap_const_logic_1;
        else 
            A_V_9_we1 <= ap_const_logic_0;
        end if; 
    end process;

    B_V_0_address0 <= tmp_124_cast_reg_2107(9 - 1 downto 0);

    B_V_0_address1_assign_proc : process(ap_enable_reg_pp3_iter12, ap_block_pp3_stage0, or_cond_reg_2345_pp3_iter11_reg, tmp_119_cast_fu_1774_p1, tmp_118_cast_fu_1815_p1, arrayNo8_fu_1761_p1, arrayNo7_fu_1802_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter12 = ap_const_logic_1))) then
            if (((arrayNo7_fu_1802_p1 = ap_const_lv9_0) and (or_cond_reg_2345_pp3_iter11_reg = ap_const_lv1_1))) then 
                B_V_0_address1 <= tmp_118_cast_fu_1815_p1(9 - 1 downto 0);
            elsif (((arrayNo8_fu_1761_p1 = ap_const_lv9_0) and (or_cond_reg_2345_pp3_iter11_reg = ap_const_lv1_0))) then 
                B_V_0_address1 <= tmp_119_cast_fu_1774_p1(9 - 1 downto 0);
            else 
                B_V_0_address1 <= "XXXXXXXXX";
            end if;
        else 
            B_V_0_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    B_V_0_ce0_assign_proc : process(ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            B_V_0_ce0 <= ap_const_logic_1;
        else 
            B_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_0_ce1_assign_proc : process(ap_enable_reg_pp3_iter12, or_cond_reg_2345_pp3_iter11_reg, ap_block_pp3_stage0_11001, arrayNo8_fu_1761_p1, arrayNo7_fu_1802_p1)
    begin
        if ((((arrayNo8_fu_1761_p1 = ap_const_lv9_0) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (or_cond_reg_2345_pp3_iter11_reg = ap_const_lv1_0) and (ap_enable_reg_pp3_iter12 = ap_const_logic_1)) or ((arrayNo7_fu_1802_p1 = ap_const_lv9_0) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (or_cond_reg_2345_pp3_iter11_reg = ap_const_lv1_1) and (ap_enable_reg_pp3_iter12 = ap_const_logic_1)))) then 
            B_V_0_ce1 <= ap_const_logic_1;
        else 
            B_V_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_0_d1_assign_proc : process(ap_enable_reg_pp3_iter12, ap_block_pp3_stage0, or_cond_reg_2345_pp3_iter11_reg, arrayNo8_fu_1761_p1, arrayNo7_fu_1802_p1, tmp_126_fu_1788_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter12 = ap_const_logic_1))) then
            if (((arrayNo7_fu_1802_p1 = ap_const_lv9_0) and (or_cond_reg_2345_pp3_iter11_reg = ap_const_lv1_1))) then 
                B_V_0_d1 <= tmp_126_fu_1788_p1;
            elsif (((arrayNo8_fu_1761_p1 = ap_const_lv9_0) and (or_cond_reg_2345_pp3_iter11_reg = ap_const_lv1_0))) then 
                B_V_0_d1 <= ap_const_lv8_0;
            else 
                B_V_0_d1 <= "XXXXXXXX";
            end if;
        else 
            B_V_0_d1 <= "XXXXXXXX";
        end if; 
    end process;


    B_V_0_we1_assign_proc : process(ap_enable_reg_pp3_iter12, or_cond_reg_2345_pp3_iter11_reg, ap_block_pp3_stage0_11001, arrayNo8_fu_1761_p1, arrayNo7_fu_1802_p1)
    begin
        if ((((arrayNo8_fu_1761_p1 = ap_const_lv9_0) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (or_cond_reg_2345_pp3_iter11_reg = ap_const_lv1_0) and (ap_enable_reg_pp3_iter12 = ap_const_logic_1)) or ((arrayNo7_fu_1802_p1 = ap_const_lv9_0) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (or_cond_reg_2345_pp3_iter11_reg = ap_const_lv1_1) and (ap_enable_reg_pp3_iter12 = ap_const_logic_1)))) then 
            B_V_0_we1 <= ap_const_logic_1;
        else 
            B_V_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    B_V_199_address0 <= tmp_124_cast_reg_2107(9 - 1 downto 0);

    B_V_199_address1_assign_proc : process(ap_enable_reg_pp3_iter12, ap_block_pp3_stage0, or_cond_reg_2345_pp3_iter11_reg, tmp_119_cast_fu_1774_p1, tmp_118_cast_fu_1815_p1, arrayNo8_fu_1761_p1, arrayNo7_fu_1802_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter12 = ap_const_logic_1))) then
            if (((or_cond_reg_2345_pp3_iter11_reg = ap_const_lv1_1) and (arrayNo7_fu_1802_p1 = ap_const_lv9_1))) then 
                B_V_199_address1 <= tmp_118_cast_fu_1815_p1(9 - 1 downto 0);
            elsif (((or_cond_reg_2345_pp3_iter11_reg = ap_const_lv1_0) and (arrayNo8_fu_1761_p1 = ap_const_lv9_1))) then 
                B_V_199_address1 <= tmp_119_cast_fu_1774_p1(9 - 1 downto 0);
            else 
                B_V_199_address1 <= "XXXXXXXXX";
            end if;
        else 
            B_V_199_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    B_V_199_ce0_assign_proc : process(ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            B_V_199_ce0 <= ap_const_logic_1;
        else 
            B_V_199_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_199_ce1_assign_proc : process(ap_enable_reg_pp3_iter12, or_cond_reg_2345_pp3_iter11_reg, ap_block_pp3_stage0_11001, arrayNo8_fu_1761_p1, arrayNo7_fu_1802_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (or_cond_reg_2345_pp3_iter11_reg = ap_const_lv1_0) and (ap_enable_reg_pp3_iter12 = ap_const_logic_1) and (arrayNo8_fu_1761_p1 = ap_const_lv9_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (or_cond_reg_2345_pp3_iter11_reg = ap_const_lv1_1) and (ap_enable_reg_pp3_iter12 = ap_const_logic_1) and (arrayNo7_fu_1802_p1 = ap_const_lv9_1)))) then 
            B_V_199_ce1 <= ap_const_logic_1;
        else 
            B_V_199_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_199_d1_assign_proc : process(ap_enable_reg_pp3_iter12, ap_block_pp3_stage0, or_cond_reg_2345_pp3_iter11_reg, arrayNo8_fu_1761_p1, arrayNo7_fu_1802_p1, tmp_126_fu_1788_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter12 = ap_const_logic_1))) then
            if (((or_cond_reg_2345_pp3_iter11_reg = ap_const_lv1_1) and (arrayNo7_fu_1802_p1 = ap_const_lv9_1))) then 
                B_V_199_d1 <= tmp_126_fu_1788_p1;
            elsif (((or_cond_reg_2345_pp3_iter11_reg = ap_const_lv1_0) and (arrayNo8_fu_1761_p1 = ap_const_lv9_1))) then 
                B_V_199_d1 <= ap_const_lv8_0;
            else 
                B_V_199_d1 <= "XXXXXXXX";
            end if;
        else 
            B_V_199_d1 <= "XXXXXXXX";
        end if; 
    end process;


    B_V_199_we1_assign_proc : process(ap_enable_reg_pp3_iter12, or_cond_reg_2345_pp3_iter11_reg, ap_block_pp3_stage0_11001, arrayNo8_fu_1761_p1, arrayNo7_fu_1802_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (or_cond_reg_2345_pp3_iter11_reg = ap_const_lv1_0) and (ap_enable_reg_pp3_iter12 = ap_const_logic_1) and (arrayNo8_fu_1761_p1 = ap_const_lv9_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (or_cond_reg_2345_pp3_iter11_reg = ap_const_lv1_1) and (ap_enable_reg_pp3_iter12 = ap_const_logic_1) and (arrayNo7_fu_1802_p1 = ap_const_lv9_1)))) then 
            B_V_199_we1 <= ap_const_logic_1;
        else 
            B_V_199_we1 <= ap_const_logic_0;
        end if; 
    end process;

    B_V_2100_address0 <= tmp_124_cast_reg_2107(9 - 1 downto 0);

    B_V_2100_address1_assign_proc : process(ap_enable_reg_pp3_iter12, ap_block_pp3_stage0, or_cond_reg_2345_pp3_iter11_reg, tmp_119_cast_fu_1774_p1, tmp_118_cast_fu_1815_p1, arrayNo8_fu_1761_p1, arrayNo7_fu_1802_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter12 = ap_const_logic_1))) then
            if (((or_cond_reg_2345_pp3_iter11_reg = ap_const_lv1_1) and (arrayNo7_fu_1802_p1 = ap_const_lv9_2))) then 
                B_V_2100_address1 <= tmp_118_cast_fu_1815_p1(9 - 1 downto 0);
            elsif (((or_cond_reg_2345_pp3_iter11_reg = ap_const_lv1_0) and (arrayNo8_fu_1761_p1 = ap_const_lv9_2))) then 
                B_V_2100_address1 <= tmp_119_cast_fu_1774_p1(9 - 1 downto 0);
            else 
                B_V_2100_address1 <= "XXXXXXXXX";
            end if;
        else 
            B_V_2100_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    B_V_2100_ce0_assign_proc : process(ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            B_V_2100_ce0 <= ap_const_logic_1;
        else 
            B_V_2100_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_2100_ce1_assign_proc : process(ap_enable_reg_pp3_iter12, or_cond_reg_2345_pp3_iter11_reg, ap_block_pp3_stage0_11001, arrayNo8_fu_1761_p1, arrayNo7_fu_1802_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (or_cond_reg_2345_pp3_iter11_reg = ap_const_lv1_0) and (ap_enable_reg_pp3_iter12 = ap_const_logic_1) and (arrayNo8_fu_1761_p1 = ap_const_lv9_2)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (or_cond_reg_2345_pp3_iter11_reg = ap_const_lv1_1) and (ap_enable_reg_pp3_iter12 = ap_const_logic_1) and (arrayNo7_fu_1802_p1 = ap_const_lv9_2)))) then 
            B_V_2100_ce1 <= ap_const_logic_1;
        else 
            B_V_2100_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_2100_d1_assign_proc : process(ap_enable_reg_pp3_iter12, ap_block_pp3_stage0, or_cond_reg_2345_pp3_iter11_reg, arrayNo8_fu_1761_p1, arrayNo7_fu_1802_p1, tmp_126_fu_1788_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter12 = ap_const_logic_1))) then
            if (((or_cond_reg_2345_pp3_iter11_reg = ap_const_lv1_1) and (arrayNo7_fu_1802_p1 = ap_const_lv9_2))) then 
                B_V_2100_d1 <= tmp_126_fu_1788_p1;
            elsif (((or_cond_reg_2345_pp3_iter11_reg = ap_const_lv1_0) and (arrayNo8_fu_1761_p1 = ap_const_lv9_2))) then 
                B_V_2100_d1 <= ap_const_lv8_0;
            else 
                B_V_2100_d1 <= "XXXXXXXX";
            end if;
        else 
            B_V_2100_d1 <= "XXXXXXXX";
        end if; 
    end process;


    B_V_2100_we1_assign_proc : process(ap_enable_reg_pp3_iter12, or_cond_reg_2345_pp3_iter11_reg, ap_block_pp3_stage0_11001, arrayNo8_fu_1761_p1, arrayNo7_fu_1802_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (or_cond_reg_2345_pp3_iter11_reg = ap_const_lv1_0) and (ap_enable_reg_pp3_iter12 = ap_const_logic_1) and (arrayNo8_fu_1761_p1 = ap_const_lv9_2)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (or_cond_reg_2345_pp3_iter11_reg = ap_const_lv1_1) and (ap_enable_reg_pp3_iter12 = ap_const_logic_1) and (arrayNo7_fu_1802_p1 = ap_const_lv9_2)))) then 
            B_V_2100_we1 <= ap_const_logic_1;
        else 
            B_V_2100_we1 <= ap_const_logic_0;
        end if; 
    end process;

    B_V_3101_address0 <= tmp_124_cast_fu_1394_p1(9 - 1 downto 0);

    B_V_3101_address1_assign_proc : process(ap_enable_reg_pp3_iter12, ap_block_pp3_stage0, or_cond_reg_2345_pp3_iter11_reg, tmp_119_cast_fu_1774_p1, tmp_118_cast_fu_1815_p1, arrayNo8_fu_1761_p1, arrayNo7_fu_1802_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter12 = ap_const_logic_1))) then
            if (((or_cond_reg_2345_pp3_iter11_reg = ap_const_lv1_1) and (arrayNo7_fu_1802_p1 = ap_const_lv9_3))) then 
                B_V_3101_address1 <= tmp_118_cast_fu_1815_p1(9 - 1 downto 0);
            elsif (((or_cond_reg_2345_pp3_iter11_reg = ap_const_lv1_0) and (arrayNo8_fu_1761_p1 = ap_const_lv9_3))) then 
                B_V_3101_address1 <= tmp_119_cast_fu_1774_p1(9 - 1 downto 0);
            else 
                B_V_3101_address1 <= "XXXXXXXXX";
            end if;
        else 
            B_V_3101_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    B_V_3101_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            B_V_3101_ce0 <= ap_const_logic_1;
        else 
            B_V_3101_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_3101_ce1_assign_proc : process(ap_enable_reg_pp3_iter12, or_cond_reg_2345_pp3_iter11_reg, ap_block_pp3_stage0_11001, arrayNo8_fu_1761_p1, arrayNo7_fu_1802_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (or_cond_reg_2345_pp3_iter11_reg = ap_const_lv1_0) and (ap_enable_reg_pp3_iter12 = ap_const_logic_1) and (arrayNo8_fu_1761_p1 = ap_const_lv9_3)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (or_cond_reg_2345_pp3_iter11_reg = ap_const_lv1_1) and (ap_enable_reg_pp3_iter12 = ap_const_logic_1) and (arrayNo7_fu_1802_p1 = ap_const_lv9_3)))) then 
            B_V_3101_ce1 <= ap_const_logic_1;
        else 
            B_V_3101_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_3101_d1_assign_proc : process(ap_enable_reg_pp3_iter12, ap_block_pp3_stage0, or_cond_reg_2345_pp3_iter11_reg, arrayNo8_fu_1761_p1, arrayNo7_fu_1802_p1, tmp_126_fu_1788_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter12 = ap_const_logic_1))) then
            if (((or_cond_reg_2345_pp3_iter11_reg = ap_const_lv1_1) and (arrayNo7_fu_1802_p1 = ap_const_lv9_3))) then 
                B_V_3101_d1 <= tmp_126_fu_1788_p1;
            elsif (((or_cond_reg_2345_pp3_iter11_reg = ap_const_lv1_0) and (arrayNo8_fu_1761_p1 = ap_const_lv9_3))) then 
                B_V_3101_d1 <= ap_const_lv8_0;
            else 
                B_V_3101_d1 <= "XXXXXXXX";
            end if;
        else 
            B_V_3101_d1 <= "XXXXXXXX";
        end if; 
    end process;


    B_V_3101_we1_assign_proc : process(ap_enable_reg_pp3_iter12, or_cond_reg_2345_pp3_iter11_reg, ap_block_pp3_stage0_11001, arrayNo8_fu_1761_p1, arrayNo7_fu_1802_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (or_cond_reg_2345_pp3_iter11_reg = ap_const_lv1_0) and (ap_enable_reg_pp3_iter12 = ap_const_logic_1) and (arrayNo8_fu_1761_p1 = ap_const_lv9_3)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (or_cond_reg_2345_pp3_iter11_reg = ap_const_lv1_1) and (ap_enable_reg_pp3_iter12 = ap_const_logic_1) and (arrayNo7_fu_1802_p1 = ap_const_lv9_3)))) then 
            B_V_3101_we1 <= ap_const_logic_1;
        else 
            B_V_3101_we1 <= ap_const_logic_0;
        end if; 
    end process;

    B_V_4_address0 <= tmp_124_cast_fu_1394_p1(9 - 1 downto 0);

    B_V_4_address1_assign_proc : process(ap_enable_reg_pp3_iter12, ap_block_pp3_stage0, or_cond_reg_2345_pp3_iter11_reg, tmp_119_cast_fu_1774_p1, tmp_118_cast_fu_1815_p1, arrayNo8_fu_1761_p1, arrayNo7_fu_1802_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter12 = ap_const_logic_1))) then
            if (((or_cond_reg_2345_pp3_iter11_reg = ap_const_lv1_1) and (arrayNo7_fu_1802_p1 = ap_const_lv9_4))) then 
                B_V_4_address1 <= tmp_118_cast_fu_1815_p1(9 - 1 downto 0);
            elsif (((or_cond_reg_2345_pp3_iter11_reg = ap_const_lv1_0) and (arrayNo8_fu_1761_p1 = ap_const_lv9_4))) then 
                B_V_4_address1 <= tmp_119_cast_fu_1774_p1(9 - 1 downto 0);
            else 
                B_V_4_address1 <= "XXXXXXXXX";
            end if;
        else 
            B_V_4_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    B_V_4_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            B_V_4_ce0 <= ap_const_logic_1;
        else 
            B_V_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_4_ce1_assign_proc : process(ap_enable_reg_pp3_iter12, or_cond_reg_2345_pp3_iter11_reg, ap_block_pp3_stage0_11001, arrayNo8_fu_1761_p1, arrayNo7_fu_1802_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (or_cond_reg_2345_pp3_iter11_reg = ap_const_lv1_0) and (ap_enable_reg_pp3_iter12 = ap_const_logic_1) and (arrayNo8_fu_1761_p1 = ap_const_lv9_4)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (or_cond_reg_2345_pp3_iter11_reg = ap_const_lv1_1) and (ap_enable_reg_pp3_iter12 = ap_const_logic_1) and (arrayNo7_fu_1802_p1 = ap_const_lv9_4)))) then 
            B_V_4_ce1 <= ap_const_logic_1;
        else 
            B_V_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_4_d1_assign_proc : process(ap_enable_reg_pp3_iter12, ap_block_pp3_stage0, or_cond_reg_2345_pp3_iter11_reg, arrayNo8_fu_1761_p1, arrayNo7_fu_1802_p1, tmp_126_fu_1788_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter12 = ap_const_logic_1))) then
            if (((or_cond_reg_2345_pp3_iter11_reg = ap_const_lv1_1) and (arrayNo7_fu_1802_p1 = ap_const_lv9_4))) then 
                B_V_4_d1 <= tmp_126_fu_1788_p1;
            elsif (((or_cond_reg_2345_pp3_iter11_reg = ap_const_lv1_0) and (arrayNo8_fu_1761_p1 = ap_const_lv9_4))) then 
                B_V_4_d1 <= ap_const_lv8_0;
            else 
                B_V_4_d1 <= "XXXXXXXX";
            end if;
        else 
            B_V_4_d1 <= "XXXXXXXX";
        end if; 
    end process;


    B_V_4_we1_assign_proc : process(ap_enable_reg_pp3_iter12, or_cond_reg_2345_pp3_iter11_reg, ap_block_pp3_stage0_11001, arrayNo8_fu_1761_p1, arrayNo7_fu_1802_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (or_cond_reg_2345_pp3_iter11_reg = ap_const_lv1_0) and (ap_enable_reg_pp3_iter12 = ap_const_logic_1) and (arrayNo8_fu_1761_p1 = ap_const_lv9_4)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (or_cond_reg_2345_pp3_iter11_reg = ap_const_lv1_1) and (ap_enable_reg_pp3_iter12 = ap_const_logic_1) and (arrayNo7_fu_1802_p1 = ap_const_lv9_4)))) then 
            B_V_4_we1 <= ap_const_logic_1;
        else 
            B_V_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    B_V_5_address0 <= tmp_124_cast_reg_2107(9 - 1 downto 0);

    B_V_5_address1_assign_proc : process(ap_enable_reg_pp3_iter12, ap_block_pp3_stage0, or_cond_reg_2345_pp3_iter11_reg, tmp_119_cast_fu_1774_p1, tmp_118_cast_fu_1815_p1, arrayNo8_fu_1761_p1, arrayNo7_fu_1802_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter12 = ap_const_logic_1))) then
            if (((or_cond_reg_2345_pp3_iter11_reg = ap_const_lv1_1) and (arrayNo7_fu_1802_p1 = ap_const_lv9_5))) then 
                B_V_5_address1 <= tmp_118_cast_fu_1815_p1(9 - 1 downto 0);
            elsif (((or_cond_reg_2345_pp3_iter11_reg = ap_const_lv1_0) and (arrayNo8_fu_1761_p1 = ap_const_lv9_5))) then 
                B_V_5_address1 <= tmp_119_cast_fu_1774_p1(9 - 1 downto 0);
            else 
                B_V_5_address1 <= "XXXXXXXXX";
            end if;
        else 
            B_V_5_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    B_V_5_ce0_assign_proc : process(ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            B_V_5_ce0 <= ap_const_logic_1;
        else 
            B_V_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_5_ce1_assign_proc : process(ap_enable_reg_pp3_iter12, or_cond_reg_2345_pp3_iter11_reg, ap_block_pp3_stage0_11001, arrayNo8_fu_1761_p1, arrayNo7_fu_1802_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (or_cond_reg_2345_pp3_iter11_reg = ap_const_lv1_0) and (ap_enable_reg_pp3_iter12 = ap_const_logic_1) and (arrayNo8_fu_1761_p1 = ap_const_lv9_5)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (or_cond_reg_2345_pp3_iter11_reg = ap_const_lv1_1) and (ap_enable_reg_pp3_iter12 = ap_const_logic_1) and (arrayNo7_fu_1802_p1 = ap_const_lv9_5)))) then 
            B_V_5_ce1 <= ap_const_logic_1;
        else 
            B_V_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_5_d1_assign_proc : process(ap_enable_reg_pp3_iter12, ap_block_pp3_stage0, or_cond_reg_2345_pp3_iter11_reg, arrayNo8_fu_1761_p1, arrayNo7_fu_1802_p1, tmp_126_fu_1788_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter12 = ap_const_logic_1))) then
            if (((or_cond_reg_2345_pp3_iter11_reg = ap_const_lv1_1) and (arrayNo7_fu_1802_p1 = ap_const_lv9_5))) then 
                B_V_5_d1 <= tmp_126_fu_1788_p1;
            elsif (((or_cond_reg_2345_pp3_iter11_reg = ap_const_lv1_0) and (arrayNo8_fu_1761_p1 = ap_const_lv9_5))) then 
                B_V_5_d1 <= ap_const_lv8_0;
            else 
                B_V_5_d1 <= "XXXXXXXX";
            end if;
        else 
            B_V_5_d1 <= "XXXXXXXX";
        end if; 
    end process;


    B_V_5_we1_assign_proc : process(ap_enable_reg_pp3_iter12, or_cond_reg_2345_pp3_iter11_reg, ap_block_pp3_stage0_11001, arrayNo8_fu_1761_p1, arrayNo7_fu_1802_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (or_cond_reg_2345_pp3_iter11_reg = ap_const_lv1_0) and (ap_enable_reg_pp3_iter12 = ap_const_logic_1) and (arrayNo8_fu_1761_p1 = ap_const_lv9_5)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (or_cond_reg_2345_pp3_iter11_reg = ap_const_lv1_1) and (ap_enable_reg_pp3_iter12 = ap_const_logic_1) and (arrayNo7_fu_1802_p1 = ap_const_lv9_5)))) then 
            B_V_5_we1 <= ap_const_logic_1;
        else 
            B_V_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    B_V_6_address0 <= tmp_124_cast_reg_2107(9 - 1 downto 0);

    B_V_6_address1_assign_proc : process(ap_enable_reg_pp3_iter12, ap_block_pp3_stage0, or_cond_reg_2345_pp3_iter11_reg, tmp_119_cast_fu_1774_p1, tmp_118_cast_fu_1815_p1, arrayNo8_fu_1761_p1, arrayNo7_fu_1802_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter12 = ap_const_logic_1))) then
            if (((or_cond_reg_2345_pp3_iter11_reg = ap_const_lv1_1) and (arrayNo7_fu_1802_p1 = ap_const_lv9_6))) then 
                B_V_6_address1 <= tmp_118_cast_fu_1815_p1(9 - 1 downto 0);
            elsif (((or_cond_reg_2345_pp3_iter11_reg = ap_const_lv1_0) and (arrayNo8_fu_1761_p1 = ap_const_lv9_6))) then 
                B_V_6_address1 <= tmp_119_cast_fu_1774_p1(9 - 1 downto 0);
            else 
                B_V_6_address1 <= "XXXXXXXXX";
            end if;
        else 
            B_V_6_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    B_V_6_ce0_assign_proc : process(ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            B_V_6_ce0 <= ap_const_logic_1;
        else 
            B_V_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_6_ce1_assign_proc : process(ap_enable_reg_pp3_iter12, or_cond_reg_2345_pp3_iter11_reg, ap_block_pp3_stage0_11001, arrayNo8_fu_1761_p1, arrayNo7_fu_1802_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (or_cond_reg_2345_pp3_iter11_reg = ap_const_lv1_0) and (ap_enable_reg_pp3_iter12 = ap_const_logic_1) and (arrayNo8_fu_1761_p1 = ap_const_lv9_6)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (or_cond_reg_2345_pp3_iter11_reg = ap_const_lv1_1) and (ap_enable_reg_pp3_iter12 = ap_const_logic_1) and (arrayNo7_fu_1802_p1 = ap_const_lv9_6)))) then 
            B_V_6_ce1 <= ap_const_logic_1;
        else 
            B_V_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_6_d1_assign_proc : process(ap_enable_reg_pp3_iter12, ap_block_pp3_stage0, or_cond_reg_2345_pp3_iter11_reg, arrayNo8_fu_1761_p1, arrayNo7_fu_1802_p1, tmp_126_fu_1788_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter12 = ap_const_logic_1))) then
            if (((or_cond_reg_2345_pp3_iter11_reg = ap_const_lv1_1) and (arrayNo7_fu_1802_p1 = ap_const_lv9_6))) then 
                B_V_6_d1 <= tmp_126_fu_1788_p1;
            elsif (((or_cond_reg_2345_pp3_iter11_reg = ap_const_lv1_0) and (arrayNo8_fu_1761_p1 = ap_const_lv9_6))) then 
                B_V_6_d1 <= ap_const_lv8_0;
            else 
                B_V_6_d1 <= "XXXXXXXX";
            end if;
        else 
            B_V_6_d1 <= "XXXXXXXX";
        end if; 
    end process;


    B_V_6_we1_assign_proc : process(ap_enable_reg_pp3_iter12, or_cond_reg_2345_pp3_iter11_reg, ap_block_pp3_stage0_11001, arrayNo8_fu_1761_p1, arrayNo7_fu_1802_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (or_cond_reg_2345_pp3_iter11_reg = ap_const_lv1_0) and (ap_enable_reg_pp3_iter12 = ap_const_logic_1) and (arrayNo8_fu_1761_p1 = ap_const_lv9_6)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (or_cond_reg_2345_pp3_iter11_reg = ap_const_lv1_1) and (ap_enable_reg_pp3_iter12 = ap_const_logic_1) and (arrayNo7_fu_1802_p1 = ap_const_lv9_6)))) then 
            B_V_6_we1 <= ap_const_logic_1;
        else 
            B_V_6_we1 <= ap_const_logic_0;
        end if; 
    end process;

    B_V_7_address0 <= tmp_124_cast_reg_2107(9 - 1 downto 0);

    B_V_7_address1_assign_proc : process(ap_enable_reg_pp3_iter12, ap_block_pp3_stage0, or_cond_reg_2345_pp3_iter11_reg, tmp_119_cast_fu_1774_p1, tmp_118_cast_fu_1815_p1, arrayNo8_fu_1761_p1, arrayNo7_fu_1802_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter12 = ap_const_logic_1))) then
            if (((or_cond_reg_2345_pp3_iter11_reg = ap_const_lv1_1) and (arrayNo7_fu_1802_p1 = ap_const_lv9_7))) then 
                B_V_7_address1 <= tmp_118_cast_fu_1815_p1(9 - 1 downto 0);
            elsif (((or_cond_reg_2345_pp3_iter11_reg = ap_const_lv1_0) and (arrayNo8_fu_1761_p1 = ap_const_lv9_7))) then 
                B_V_7_address1 <= tmp_119_cast_fu_1774_p1(9 - 1 downto 0);
            else 
                B_V_7_address1 <= "XXXXXXXXX";
            end if;
        else 
            B_V_7_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    B_V_7_ce0_assign_proc : process(ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            B_V_7_ce0 <= ap_const_logic_1;
        else 
            B_V_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_7_ce1_assign_proc : process(ap_enable_reg_pp3_iter12, or_cond_reg_2345_pp3_iter11_reg, ap_block_pp3_stage0_11001, arrayNo8_fu_1761_p1, arrayNo7_fu_1802_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (or_cond_reg_2345_pp3_iter11_reg = ap_const_lv1_0) and (ap_enable_reg_pp3_iter12 = ap_const_logic_1) and (arrayNo8_fu_1761_p1 = ap_const_lv9_7)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (or_cond_reg_2345_pp3_iter11_reg = ap_const_lv1_1) and (ap_enable_reg_pp3_iter12 = ap_const_logic_1) and (arrayNo7_fu_1802_p1 = ap_const_lv9_7)))) then 
            B_V_7_ce1 <= ap_const_logic_1;
        else 
            B_V_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_7_d1_assign_proc : process(ap_enable_reg_pp3_iter12, ap_block_pp3_stage0, or_cond_reg_2345_pp3_iter11_reg, arrayNo8_fu_1761_p1, arrayNo7_fu_1802_p1, tmp_126_fu_1788_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter12 = ap_const_logic_1))) then
            if (((or_cond_reg_2345_pp3_iter11_reg = ap_const_lv1_1) and (arrayNo7_fu_1802_p1 = ap_const_lv9_7))) then 
                B_V_7_d1 <= tmp_126_fu_1788_p1;
            elsif (((or_cond_reg_2345_pp3_iter11_reg = ap_const_lv1_0) and (arrayNo8_fu_1761_p1 = ap_const_lv9_7))) then 
                B_V_7_d1 <= ap_const_lv8_0;
            else 
                B_V_7_d1 <= "XXXXXXXX";
            end if;
        else 
            B_V_7_d1 <= "XXXXXXXX";
        end if; 
    end process;


    B_V_7_we1_assign_proc : process(ap_enable_reg_pp3_iter12, or_cond_reg_2345_pp3_iter11_reg, ap_block_pp3_stage0_11001, arrayNo8_fu_1761_p1, arrayNo7_fu_1802_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (or_cond_reg_2345_pp3_iter11_reg = ap_const_lv1_0) and (ap_enable_reg_pp3_iter12 = ap_const_logic_1) and (arrayNo8_fu_1761_p1 = ap_const_lv9_7)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (or_cond_reg_2345_pp3_iter11_reg = ap_const_lv1_1) and (ap_enable_reg_pp3_iter12 = ap_const_logic_1) and (arrayNo7_fu_1802_p1 = ap_const_lv9_7)))) then 
            B_V_7_we1 <= ap_const_logic_1;
        else 
            B_V_7_we1 <= ap_const_logic_0;
        end if; 
    end process;

    B_V_8_address0 <= tmp_124_cast_fu_1394_p1(9 - 1 downto 0);

    B_V_8_address1_assign_proc : process(ap_enable_reg_pp3_iter12, ap_block_pp3_stage0, or_cond_reg_2345_pp3_iter11_reg, tmp_119_cast_fu_1774_p1, tmp_118_cast_fu_1815_p1, arrayNo8_fu_1761_p1, arrayNo7_fu_1802_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter12 = ap_const_logic_1))) then
            if (((or_cond_reg_2345_pp3_iter11_reg = ap_const_lv1_1) and (arrayNo7_fu_1802_p1 = ap_const_lv9_8))) then 
                B_V_8_address1 <= tmp_118_cast_fu_1815_p1(9 - 1 downto 0);
            elsif (((or_cond_reg_2345_pp3_iter11_reg = ap_const_lv1_0) and (arrayNo8_fu_1761_p1 = ap_const_lv9_8))) then 
                B_V_8_address1 <= tmp_119_cast_fu_1774_p1(9 - 1 downto 0);
            else 
                B_V_8_address1 <= "XXXXXXXXX";
            end if;
        else 
            B_V_8_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    B_V_8_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            B_V_8_ce0 <= ap_const_logic_1;
        else 
            B_V_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_8_ce1_assign_proc : process(ap_enable_reg_pp3_iter12, or_cond_reg_2345_pp3_iter11_reg, ap_block_pp3_stage0_11001, arrayNo8_fu_1761_p1, arrayNo7_fu_1802_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (or_cond_reg_2345_pp3_iter11_reg = ap_const_lv1_0) and (ap_enable_reg_pp3_iter12 = ap_const_logic_1) and (arrayNo8_fu_1761_p1 = ap_const_lv9_8)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (or_cond_reg_2345_pp3_iter11_reg = ap_const_lv1_1) and (ap_enable_reg_pp3_iter12 = ap_const_logic_1) and (arrayNo7_fu_1802_p1 = ap_const_lv9_8)))) then 
            B_V_8_ce1 <= ap_const_logic_1;
        else 
            B_V_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_8_d1_assign_proc : process(ap_enable_reg_pp3_iter12, ap_block_pp3_stage0, or_cond_reg_2345_pp3_iter11_reg, arrayNo8_fu_1761_p1, arrayNo7_fu_1802_p1, tmp_126_fu_1788_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter12 = ap_const_logic_1))) then
            if (((or_cond_reg_2345_pp3_iter11_reg = ap_const_lv1_1) and (arrayNo7_fu_1802_p1 = ap_const_lv9_8))) then 
                B_V_8_d1 <= tmp_126_fu_1788_p1;
            elsif (((or_cond_reg_2345_pp3_iter11_reg = ap_const_lv1_0) and (arrayNo8_fu_1761_p1 = ap_const_lv9_8))) then 
                B_V_8_d1 <= ap_const_lv8_0;
            else 
                B_V_8_d1 <= "XXXXXXXX";
            end if;
        else 
            B_V_8_d1 <= "XXXXXXXX";
        end if; 
    end process;


    B_V_8_we1_assign_proc : process(ap_enable_reg_pp3_iter12, or_cond_reg_2345_pp3_iter11_reg, ap_block_pp3_stage0_11001, arrayNo8_fu_1761_p1, arrayNo7_fu_1802_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (or_cond_reg_2345_pp3_iter11_reg = ap_const_lv1_0) and (ap_enable_reg_pp3_iter12 = ap_const_logic_1) and (arrayNo8_fu_1761_p1 = ap_const_lv9_8)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (or_cond_reg_2345_pp3_iter11_reg = ap_const_lv1_1) and (ap_enable_reg_pp3_iter12 = ap_const_logic_1) and (arrayNo7_fu_1802_p1 = ap_const_lv9_8)))) then 
            B_V_8_we1 <= ap_const_logic_1;
        else 
            B_V_8_we1 <= ap_const_logic_0;
        end if; 
    end process;

    B_V_9_address0 <= tmp_124_cast_fu_1394_p1(9 - 1 downto 0);

    B_V_9_address1_assign_proc : process(ap_enable_reg_pp3_iter12, ap_block_pp3_stage0, tmp_119_cast_fu_1774_p1, tmp_118_cast_fu_1815_p1, ap_condition_1217, ap_condition_1243)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter12 = ap_const_logic_1))) then
            if ((ap_const_boolean_1 = ap_condition_1243)) then 
                B_V_9_address1 <= tmp_118_cast_fu_1815_p1(9 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_1217)) then 
                B_V_9_address1 <= tmp_119_cast_fu_1774_p1(9 - 1 downto 0);
            else 
                B_V_9_address1 <= "XXXXXXXXX";
            end if;
        else 
            B_V_9_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    B_V_9_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            B_V_9_ce0 <= ap_const_logic_1;
        else 
            B_V_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_9_ce1_assign_proc : process(ap_enable_reg_pp3_iter12, or_cond_reg_2345_pp3_iter11_reg, ap_block_pp3_stage0_11001, arrayNo8_fu_1761_p1, arrayNo7_fu_1802_p1)
    begin
        if (((not((arrayNo8_fu_1761_p1 = ap_const_lv9_7)) and not((arrayNo8_fu_1761_p1 = ap_const_lv9_6)) and not((arrayNo8_fu_1761_p1 = ap_const_lv9_5)) and not((arrayNo8_fu_1761_p1 = ap_const_lv9_2)) and not((arrayNo8_fu_1761_p1 = ap_const_lv9_1)) and not((arrayNo8_fu_1761_p1 = ap_const_lv9_0)) and not((arrayNo8_fu_1761_p1 = ap_const_lv9_8)) and not((arrayNo8_fu_1761_p1 = ap_const_lv9_4)) and not((arrayNo8_fu_1761_p1 = ap_const_lv9_3)) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (or_cond_reg_2345_pp3_iter11_reg = ap_const_lv1_0) and (ap_enable_reg_pp3_iter12 = ap_const_logic_1)) or (not((arrayNo7_fu_1802_p1 = ap_const_lv9_7)) and not((arrayNo7_fu_1802_p1 = ap_const_lv9_6)) and not((arrayNo7_fu_1802_p1 = ap_const_lv9_5)) and not((arrayNo7_fu_1802_p1 = ap_const_lv9_2)) and not((arrayNo7_fu_1802_p1 = ap_const_lv9_1)) and not((arrayNo7_fu_1802_p1 = ap_const_lv9_0)) and not((arrayNo7_fu_1802_p1 = ap_const_lv9_8)) and not((arrayNo7_fu_1802_p1 = ap_const_lv9_4)) and not((arrayNo7_fu_1802_p1 = ap_const_lv9_3)) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (or_cond_reg_2345_pp3_iter11_reg = ap_const_lv1_1) and (ap_enable_reg_pp3_iter12 = ap_const_logic_1)))) then 
            B_V_9_ce1 <= ap_const_logic_1;
        else 
            B_V_9_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_9_d1_assign_proc : process(ap_enable_reg_pp3_iter12, ap_block_pp3_stage0, tmp_126_fu_1788_p1, ap_condition_1217, ap_condition_1243)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter12 = ap_const_logic_1))) then
            if ((ap_const_boolean_1 = ap_condition_1243)) then 
                B_V_9_d1 <= tmp_126_fu_1788_p1;
            elsif ((ap_const_boolean_1 = ap_condition_1217)) then 
                B_V_9_d1 <= ap_const_lv8_0;
            else 
                B_V_9_d1 <= "XXXXXXXX";
            end if;
        else 
            B_V_9_d1 <= "XXXXXXXX";
        end if; 
    end process;


    B_V_9_we1_assign_proc : process(ap_enable_reg_pp3_iter12, or_cond_reg_2345_pp3_iter11_reg, ap_block_pp3_stage0_11001, arrayNo8_fu_1761_p1, arrayNo7_fu_1802_p1)
    begin
        if (((not((arrayNo8_fu_1761_p1 = ap_const_lv9_7)) and not((arrayNo8_fu_1761_p1 = ap_const_lv9_6)) and not((arrayNo8_fu_1761_p1 = ap_const_lv9_5)) and not((arrayNo8_fu_1761_p1 = ap_const_lv9_2)) and not((arrayNo8_fu_1761_p1 = ap_const_lv9_1)) and not((arrayNo8_fu_1761_p1 = ap_const_lv9_0)) and not((arrayNo8_fu_1761_p1 = ap_const_lv9_8)) and not((arrayNo8_fu_1761_p1 = ap_const_lv9_4)) and not((arrayNo8_fu_1761_p1 = ap_const_lv9_3)) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (or_cond_reg_2345_pp3_iter11_reg = ap_const_lv1_0) and (ap_enable_reg_pp3_iter12 = ap_const_logic_1)) or (not((arrayNo7_fu_1802_p1 = ap_const_lv9_7)) and not((arrayNo7_fu_1802_p1 = ap_const_lv9_6)) and not((arrayNo7_fu_1802_p1 = ap_const_lv9_5)) and not((arrayNo7_fu_1802_p1 = ap_const_lv9_2)) and not((arrayNo7_fu_1802_p1 = ap_const_lv9_1)) and not((arrayNo7_fu_1802_p1 = ap_const_lv9_0)) and not((arrayNo7_fu_1802_p1 = ap_const_lv9_8)) and not((arrayNo7_fu_1802_p1 = ap_const_lv9_4)) and not((arrayNo7_fu_1802_p1 = ap_const_lv9_3)) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (or_cond_reg_2345_pp3_iter11_reg = ap_const_lv1_1) and (ap_enable_reg_pp3_iter12 = ap_const_logic_1)))) then 
            B_V_9_we1 <= ap_const_logic_1;
        else 
            B_V_9_we1 <= ap_const_logic_0;
        end if; 
    end process;

    KER_bound_fu_1141_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(tmp11_reg_1957) * signed(tmp10_reg_1952))), 32));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(9);
    ap_CS_fsm_pp1_stage0 <= ap_CS_fsm(13);
    ap_CS_fsm_pp2_stage0 <= ap_CS_fsm(15);
    ap_CS_fsm_pp3_stage0 <= ap_CS_fsm(18);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state12 <= ap_CS_fsm(10);
    ap_CS_fsm_state13 <= ap_CS_fsm(11);
    ap_CS_fsm_state14 <= ap_CS_fsm(12);
    ap_CS_fsm_state17 <= ap_CS_fsm(14);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state25 <= ap_CS_fsm(16);
    ap_CS_fsm_state26 <= ap_CS_fsm(17);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(in_stream_a_V_V_empty_n, out_stream_V_V_full_n, ap_enable_reg_pp0_iter1, exitcond_reg_1977)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((exitcond_reg_1977 = ap_const_lv1_0) and (out_stream_V_V_full_n = ap_const_logic_0)) or ((exitcond_reg_1977 = ap_const_lv1_0) and (in_stream_a_V_V_empty_n = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(in_stream_a_V_V_empty_n, out_stream_V_V_full_n, ap_enable_reg_pp0_iter1, exitcond_reg_1977)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((exitcond_reg_1977 = ap_const_lv1_0) and (out_stream_V_V_full_n = ap_const_logic_0)) or ((exitcond_reg_1977 = ap_const_lv1_0) and (in_stream_a_V_V_empty_n = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(in_stream_a_V_V_empty_n, out_stream_V_V_full_n, ap_enable_reg_pp0_iter1, exitcond_reg_1977)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((exitcond_reg_1977 = ap_const_lv1_0) and (out_stream_V_V_full_n = ap_const_logic_0)) or ((exitcond_reg_1977 = ap_const_lv1_0) and (in_stream_a_V_V_empty_n = ap_const_logic_0))));
    end process;

        ap_block_pp1_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp1_stage0_11001_assign_proc : process(in_stream_a_V_V_empty_n, ap_enable_reg_pp1_iter1, tmp_121_reg_2017)
    begin
                ap_block_pp1_stage0_11001 <= ((tmp_121_reg_2017 = ap_const_lv1_1) and (in_stream_a_V_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp1_stage0_subdone_assign_proc : process(in_stream_a_V_V_empty_n, ap_enable_reg_pp1_iter1, tmp_121_reg_2017)
    begin
                ap_block_pp1_stage0_subdone <= ((tmp_121_reg_2017 = ap_const_lv1_1) and (in_stream_a_V_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp2_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp2_stage0_01001_assign_proc : process(out_stream_V_V_full_n, ap_enable_reg_pp2_iter6, ifzero_reg_2137_pp2_iter5_reg)
    begin
                ap_block_pp2_stage0_01001 <= ((ifzero_reg_2137_pp2_iter5_reg = ap_const_lv1_1) and (out_stream_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp2_iter6 = ap_const_logic_1));
    end process;


    ap_block_pp2_stage0_11001_assign_proc : process(out_stream_V_V_full_n, ap_enable_reg_pp2_iter6, ifzero_reg_2137_pp2_iter5_reg)
    begin
                ap_block_pp2_stage0_11001 <= ((ifzero_reg_2137_pp2_iter5_reg = ap_const_lv1_1) and (out_stream_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp2_iter6 = ap_const_logic_1));
    end process;


    ap_block_pp2_stage0_subdone_assign_proc : process(out_stream_V_V_full_n, ap_enable_reg_pp2_iter6, ifzero_reg_2137_pp2_iter5_reg)
    begin
                ap_block_pp2_stage0_subdone <= ((ifzero_reg_2137_pp2_iter5_reg = ap_const_lv1_1) and (out_stream_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp2_iter6 = ap_const_logic_1));
    end process;

        ap_block_pp3_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp3_stage0_01001_assign_proc : process(in_stream_a_V_V_empty_n, out_stream_V_V_full_n, ap_enable_reg_pp3_iter12, or_cond_reg_2345_pp3_iter11_reg)
    begin
                ap_block_pp3_stage0_01001 <= ((ap_enable_reg_pp3_iter12 = ap_const_logic_1) and (((or_cond_reg_2345_pp3_iter11_reg = ap_const_lv1_1) and (out_stream_V_V_full_n = ap_const_logic_0)) or ((or_cond_reg_2345_pp3_iter11_reg = ap_const_lv1_1) and (in_stream_a_V_V_empty_n = ap_const_logic_0))));
    end process;


    ap_block_pp3_stage0_11001_assign_proc : process(in_stream_a_V_V_empty_n, out_stream_V_V_full_n, ap_enable_reg_pp3_iter12, or_cond_reg_2345_pp3_iter11_reg)
    begin
                ap_block_pp3_stage0_11001 <= ((ap_enable_reg_pp3_iter12 = ap_const_logic_1) and (((or_cond_reg_2345_pp3_iter11_reg = ap_const_lv1_1) and (out_stream_V_V_full_n = ap_const_logic_0)) or ((or_cond_reg_2345_pp3_iter11_reg = ap_const_lv1_1) and (in_stream_a_V_V_empty_n = ap_const_logic_0))));
    end process;


    ap_block_pp3_stage0_subdone_assign_proc : process(in_stream_a_V_V_empty_n, out_stream_V_V_full_n, ap_enable_reg_pp3_iter12, or_cond_reg_2345_pp3_iter11_reg)
    begin
                ap_block_pp3_stage0_subdone <= ((ap_enable_reg_pp3_iter12 = ap_const_logic_1) and (((or_cond_reg_2345_pp3_iter11_reg = ap_const_lv1_1) and (out_stream_V_V_full_n = ap_const_logic_0)) or ((or_cond_reg_2345_pp3_iter11_reg = ap_const_lv1_1) and (in_stream_a_V_V_empty_n = ap_const_logic_0))));
    end process;


    ap_block_state1_assign_proc : process(real_start, ap_done_reg, in_stream_a_V_V_empty_n, out_stream_V_V_full_n)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0) or (real_start = ap_const_logic_0));
    end process;

        ap_block_state10_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state11_pp0_stage0_iter1_assign_proc : process(in_stream_a_V_V_empty_n, out_stream_V_V_full_n, exitcond_reg_1977)
    begin
                ap_block_state11_pp0_stage0_iter1 <= (((exitcond_reg_1977 = ap_const_lv1_0) and (out_stream_V_V_full_n = ap_const_logic_0)) or ((exitcond_reg_1977 = ap_const_lv1_0) and (in_stream_a_V_V_empty_n = ap_const_logic_0)));
    end process;

        ap_block_state15_pp1_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state16_pp1_stage0_iter1_assign_proc : process(in_stream_a_V_V_empty_n, tmp_121_reg_2017)
    begin
                ap_block_state16_pp1_stage0_iter1 <= ((tmp_121_reg_2017 = ap_const_lv1_1) and (in_stream_a_V_V_empty_n = ap_const_logic_0));
    end process;

        ap_block_state18_pp2_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp2_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state2_assign_proc : process(in_stream_a_V_V_empty_n, out_stream_V_V_full_n)
    begin
                ap_block_state2 <= ((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0));
    end process;

        ap_block_state20_pp2_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp2_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp2_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp2_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state24_pp2_stage0_iter6_assign_proc : process(out_stream_V_V_full_n, ifzero_reg_2137_pp2_iter5_reg)
    begin
                ap_block_state24_pp2_stage0_iter6 <= ((ifzero_reg_2137_pp2_iter5_reg = ap_const_lv1_1) and (out_stream_V_V_full_n = ap_const_logic_0));
    end process;

        ap_block_state27_pp3_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp3_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp3_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state3_assign_proc : process(in_stream_a_V_V_empty_n, out_stream_V_V_full_n)
    begin
                ap_block_state3 <= ((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0));
    end process;

        ap_block_state30_pp3_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state31_pp3_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state32_pp3_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state33_pp3_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state34_pp3_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state35_pp3_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state36_pp3_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state37_pp3_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state38_pp3_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state39_pp3_stage0_iter12_assign_proc : process(in_stream_a_V_V_empty_n, out_stream_V_V_full_n, or_cond_reg_2345_pp3_iter11_reg)
    begin
                ap_block_state39_pp3_stage0_iter12 <= (((or_cond_reg_2345_pp3_iter11_reg = ap_const_lv1_1) and (out_stream_V_V_full_n = ap_const_logic_0)) or ((or_cond_reg_2345_pp3_iter11_reg = ap_const_lv1_1) and (in_stream_a_V_V_empty_n = ap_const_logic_0)));
    end process;


    ap_block_state4_assign_proc : process(in_stream_a_V_V_empty_n, out_stream_V_V_full_n)
    begin
                ap_block_state4 <= ((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0));
    end process;


    ap_block_state5_assign_proc : process(in_stream_a_V_V_empty_n, out_stream_V_V_full_n)
    begin
                ap_block_state5 <= ((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0));
    end process;


    ap_block_state6_assign_proc : process(in_stream_a_V_V_empty_n, out_stream_V_V_full_n)
    begin
                ap_block_state6 <= ((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0));
    end process;


    ap_block_state7_assign_proc : process(in_stream_a_V_V_empty_n, out_stream_V_V_full_n)
    begin
                ap_block_state7 <= ((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0));
    end process;


    ap_block_state8_assign_proc : process(in_stream_a_V_V_empty_n, out_stream_V_V_full_n)
    begin
                ap_block_state8 <= ((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0));
    end process;


    ap_condition_1132_assign_proc : process(tmp_121_reg_2017, tmp_131_reg_2031)
    begin
                ap_condition_1132 <= (not((tmp_131_reg_2031 = ap_const_lv4_0)) and not((tmp_131_reg_2031 = ap_const_lv4_1)) and not((tmp_131_reg_2031 = ap_const_lv4_2)) and not((tmp_131_reg_2031 = ap_const_lv4_3)) and not((tmp_131_reg_2031 = ap_const_lv4_4)) and not((tmp_131_reg_2031 = ap_const_lv4_5)) and not((tmp_131_reg_2031 = ap_const_lv4_6)) and not((tmp_131_reg_2031 = ap_const_lv4_7)) and not((tmp_131_reg_2031 = ap_const_lv4_8)) and (tmp_121_reg_2017 = ap_const_lv1_0));
    end process;


    ap_condition_1152_assign_proc : process(tmp_121_reg_2017, tmp_130_reg_2035)
    begin
                ap_condition_1152 <= (not((tmp_130_reg_2035 = ap_const_lv4_0)) and not((tmp_130_reg_2035 = ap_const_lv4_1)) and not((tmp_130_reg_2035 = ap_const_lv4_2)) and not((tmp_130_reg_2035 = ap_const_lv4_3)) and not((tmp_130_reg_2035 = ap_const_lv4_4)) and not((tmp_130_reg_2035 = ap_const_lv4_5)) and not((tmp_130_reg_2035 = ap_const_lv4_6)) and not((tmp_130_reg_2035 = ap_const_lv4_7)) and not((tmp_130_reg_2035 = ap_const_lv4_8)) and (tmp_121_reg_2017 = ap_const_lv1_1));
    end process;


    ap_condition_1217_assign_proc : process(or_cond_reg_2345_pp3_iter11_reg, arrayNo8_fu_1761_p1)
    begin
                ap_condition_1217 <= (not((arrayNo8_fu_1761_p1 = ap_const_lv9_7)) and not((arrayNo8_fu_1761_p1 = ap_const_lv9_6)) and not((arrayNo8_fu_1761_p1 = ap_const_lv9_5)) and not((arrayNo8_fu_1761_p1 = ap_const_lv9_2)) and not((arrayNo8_fu_1761_p1 = ap_const_lv9_1)) and not((arrayNo8_fu_1761_p1 = ap_const_lv9_0)) and not((arrayNo8_fu_1761_p1 = ap_const_lv9_8)) and not((arrayNo8_fu_1761_p1 = ap_const_lv9_4)) and not((arrayNo8_fu_1761_p1 = ap_const_lv9_3)) and (or_cond_reg_2345_pp3_iter11_reg = ap_const_lv1_0));
    end process;


    ap_condition_1243_assign_proc : process(or_cond_reg_2345_pp3_iter11_reg, arrayNo7_fu_1802_p1)
    begin
                ap_condition_1243 <= (not((arrayNo7_fu_1802_p1 = ap_const_lv9_7)) and not((arrayNo7_fu_1802_p1 = ap_const_lv9_6)) and not((arrayNo7_fu_1802_p1 = ap_const_lv9_5)) and not((arrayNo7_fu_1802_p1 = ap_const_lv9_2)) and not((arrayNo7_fu_1802_p1 = ap_const_lv9_1)) and not((arrayNo7_fu_1802_p1 = ap_const_lv9_0)) and not((arrayNo7_fu_1802_p1 = ap_const_lv9_8)) and not((arrayNo7_fu_1802_p1 = ap_const_lv9_4)) and not((arrayNo7_fu_1802_p1 = ap_const_lv9_3)) and (or_cond_reg_2345_pp3_iter11_reg = ap_const_lv1_1));
    end process;


    ap_condition_362_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0)
    begin
                ap_condition_362 <= ((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0));
    end process;


    ap_condition_pp0_exit_iter0_state10_assign_proc : process(exitcond_fu_1145_p2)
    begin
        if ((exitcond_fu_1145_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state10 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state10 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp1_exit_iter0_state15_assign_proc : process(tmp_120_fu_1197_p2)
    begin
        if ((tmp_120_fu_1197_p2 = ap_const_lv1_1)) then 
            ap_condition_pp1_exit_iter0_state15 <= ap_const_logic_1;
        else 
            ap_condition_pp1_exit_iter0_state15 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp2_exit_iter0_state18_assign_proc : process(exitcond_flatten8_fu_1337_p2)
    begin
        if ((exitcond_flatten8_fu_1337_p2 = ap_const_lv1_1)) then 
            ap_condition_pp2_exit_iter0_state18 <= ap_const_logic_1;
        else 
            ap_condition_pp2_exit_iter0_state18 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp3_exit_iter0_state27_assign_proc : process(exitcond_flatten_fu_1649_p2)
    begin
        if ((exitcond_flatten_fu_1649_p2 = ap_const_lv1_1)) then 
            ap_condition_pp3_exit_iter0_state27 <= ap_const_logic_1;
        else 
            ap_condition_pp3_exit_iter0_state27 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_pp1 <= (ap_idle_pp1 xor ap_const_logic_1);
    ap_enable_pp2 <= (ap_idle_pp2 xor ap_const_logic_1);
    ap_enable_pp3 <= (ap_idle_pp3 xor ap_const_logic_1);

    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((real_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp1_assign_proc : process(ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter0)
    begin
        if (((ap_enable_reg_pp1_iter0 = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0))) then 
            ap_idle_pp1 <= ap_const_logic_1;
        else 
            ap_idle_pp1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp2_assign_proc : process(ap_enable_reg_pp2_iter6, ap_enable_reg_pp2_iter0, ap_enable_reg_pp2_iter2, ap_enable_reg_pp2_iter3, ap_enable_reg_pp2_iter5, ap_enable_reg_pp2_iter1, ap_enable_reg_pp2_iter4)
    begin
        if (((ap_enable_reg_pp2_iter4 = ap_const_logic_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_0) and (ap_enable_reg_pp2_iter5 = ap_const_logic_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_0) and (ap_enable_reg_pp2_iter6 = ap_const_logic_0))) then 
            ap_idle_pp2 <= ap_const_logic_1;
        else 
            ap_idle_pp2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp3_assign_proc : process(ap_enable_reg_pp3_iter12, ap_enable_reg_pp3_iter0, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter2, ap_enable_reg_pp3_iter3, ap_enable_reg_pp3_iter4, ap_enable_reg_pp3_iter5, ap_enable_reg_pp3_iter6, ap_enable_reg_pp3_iter7, ap_enable_reg_pp3_iter8, ap_enable_reg_pp3_iter9, ap_enable_reg_pp3_iter10, ap_enable_reg_pp3_iter11)
    begin
        if (((ap_enable_reg_pp3_iter11 = ap_const_logic_0) and (ap_enable_reg_pp3_iter10 = ap_const_logic_0) and (ap_enable_reg_pp3_iter9 = ap_const_logic_0) and (ap_enable_reg_pp3_iter8 = ap_const_logic_0) and (ap_enable_reg_pp3_iter7 = ap_const_logic_0) and (ap_enable_reg_pp3_iter6 = ap_const_logic_0) and (ap_enable_reg_pp3_iter5 = ap_const_logic_0) and (ap_enable_reg_pp3_iter4 = ap_const_logic_0) and (ap_enable_reg_pp3_iter3 = ap_const_logic_0) and (ap_enable_reg_pp3_iter2 = ap_const_logic_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_0) and (ap_enable_reg_pp3_iter12 = ap_const_logic_0))) then 
            ap_idle_pp3 <= ap_const_logic_1;
        else 
            ap_idle_pp3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_i_phi_fu_1068_p4_assign_proc : process(ap_block_pp3_stage0, i_reg_1064, exitcond_flatten_reg_2323, ap_CS_fsm_pp3_stage0, tmp_121_mid2_v_reg_2339, ap_enable_reg_pp3_iter1)
    begin
        if (((exitcond_flatten_reg_2323 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            ap_phi_mux_i_phi_fu_1068_p4 <= tmp_121_mid2_v_reg_2339;
        else 
            ap_phi_mux_i_phi_fu_1068_p4 <= i_reg_1064;
        end if; 
    end process;


    ap_phi_mux_ib_phi_fu_1023_p4_assign_proc : process(ap_block_pp2_stage0, ib_reg_1019, exitcond_flatten8_reg_2049, ap_CS_fsm_pp2_stage0, tmp_128_mid2_v_reg_2069, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (exitcond_flatten8_reg_2049 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            ap_phi_mux_ib_phi_fu_1023_p4 <= tmp_128_mid2_v_reg_2069;
        else 
            ap_phi_mux_ib_phi_fu_1023_p4 <= ib_reg_1019;
        end if; 
    end process;


    ap_phi_mux_ic_phi_fu_1046_p4_assign_proc : process(ap_block_pp2_stage0, ic_reg_1042, exitcond_flatten8_reg_2049, ap_CS_fsm_pp2_stage0, ic_3_reg_2079, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (exitcond_flatten8_reg_2049 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            ap_phi_mux_ic_phi_fu_1046_p4 <= ic_3_reg_2079;
        else 
            ap_phi_mux_ic_phi_fu_1046_p4 <= ic_reg_1042;
        end if; 
    end process;


    ap_phi_mux_p_1_phi_fu_1034_p4_assign_proc : process(ap_enable_reg_pp2_iter6, ap_block_pp2_stage0, p_1_reg_1030, exitcond_flatten8_reg_2049_pp2_iter5_reg, sum_V_9_reg_2306)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (exitcond_flatten8_reg_2049_pp2_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter6 = ap_const_logic_1))) then 
            ap_phi_mux_p_1_phi_fu_1034_p4 <= sum_V_9_reg_2306;
        else 
            ap_phi_mux_p_1_phi_fu_1034_p4 <= p_1_reg_1030;
        end if; 
    end process;

    ap_ready <= internal_ap_ready;
        arrayNo7_fu_1802_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_127_reg_2359),9));

        arrayNo8_fu_1761_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_128_reg_2354),9));

    bound4_fu_1121_p0 <= bound4_fu_1121_p00(32 - 1 downto 0);
    bound4_fu_1121_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(B_COL_3),38));
    bound4_fu_1121_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(bound4_fu_1121_p0) * unsigned(ap_const_lv38_32), 38));
    exitcond10_fu_1354_p2 <= "1" when (ap_phi_mux_ic_phi_fu_1046_p4 = ap_const_lv6_32) else "0";
    exitcond5_fu_1156_p2 <= "1" when (num_imag_reg_929 = tmp_V_180_reg_1907) else "0";
    exitcond_flatten8_fu_1337_p2 <= "1" when (indvar_flatten6_reg_1008 = bound4_reg_1962) else "0";
    exitcond_flatten_fu_1649_p2 <= "1" when (indvar_flatten_reg_1053 = ap_const_lv13_1388) else "0";
    exitcond_fu_1145_p2 <= "1" when (i3_reg_918 = KER_bound_reg_1972) else "0";

    grp_fu_1086_ce_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            grp_fu_1086_ce <= ap_const_logic_1;
        else 
            grp_fu_1086_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1086_p1 <= ap_const_lv9_32(7 - 1 downto 0);
    grp_fu_1829_p0 <= ap_const_lv10_32(7 - 1 downto 0);
    grp_fu_1829_p2 <= grp_fu_1829_p20(6 - 1 downto 0);
    grp_fu_1829_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ic_mid2_reg_2063),10));
    i_10_fu_1150_p2 <= std_logic_vector(unsigned(i3_reg_918) + unsigned(ap_const_lv32_1));
    i_9_fu_1661_p2 <= std_logic_vector(unsigned(ap_phi_mux_i_phi_fu_1068_p4) + unsigned(ap_const_lv4_1));
    i_cast_fu_1640_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_i_phi_fu_1068_p4),32));
    i_cast_mid1_fu_1682_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_9_fu_1661_p2),32));
    ib_4_fu_1348_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) + unsigned(ap_phi_mux_ib_phi_fu_1023_p4));
    ic3_fu_1386_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ic_mid2_reg_2063),64));
    ic_3_fu_1380_p2 <= std_logic_vector(unsigned(ap_const_lv6_1) + unsigned(ic_mid2_fu_1360_p3));
    ic_mid2_fu_1360_p3 <= 
        ap_const_lv6_0 when (exitcond10_fu_1354_p2(0) = '1') else 
        ap_phi_mux_ic_phi_fu_1046_p4;
    idx_urem2_fu_1309_p3 <= 
        next_urem2_fu_1297_p2 when (tmp_134_fu_1303_p2(0) = '1') else 
        ap_const_lv9_0;
    idx_urem_fu_1329_p3 <= 
        next_urem_fu_1317_p2 when (tmp_135_fu_1323_p2(0) = '1') else 
        ap_const_lv9_0;
    ifzero_fu_1401_p2 <= "1" when (ic_3_reg_2079 = ap_const_lv6_32) else "0";

    in_stream_a_V_V_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, in_stream_a_V_V_empty_n, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_enable_reg_pp3_iter12, ap_block_pp3_stage0, or_cond_reg_2345_pp3_iter11_reg, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, tmp_121_reg_2017, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, exitcond_reg_1977)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or (not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((exitcond_reg_1977 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0) and (tmp_121_reg_2017 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((or_cond_reg_2345_pp3_iter11_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter12 = ap_const_logic_1)))) then 
            in_stream_a_V_V_blk_n <= in_stream_a_V_V_empty_n;
        else 
            in_stream_a_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_stream_a_V_V_read_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, in_stream_a_V_V_empty_n, out_stream_V_V_full_n, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_enable_reg_pp3_iter12, or_cond_reg_2345_pp3_iter11_reg, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_121_reg_2017, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond_reg_1977, ap_block_pp0_stage0_11001, ap_block_pp1_stage0_11001, ap_block_pp3_stage0_11001)
    begin
        if (((not(((ap_done_reg = ap_const_logic_1) or (out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond_reg_1977 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (tmp_121_reg_2017 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (or_cond_reg_2345_pp3_iter11_reg = ap_const_lv1_1) and (ap_enable_reg_pp3_iter12 = ap_const_logic_1)) or (not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8)) or (not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)) or (not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)) or (not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4)) or (not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            in_stream_a_V_V_read <= ap_const_logic_1;
        else 
            in_stream_a_V_V_read <= ap_const_logic_0;
        end if; 
    end process;

    indvar_flatten_next7_fu_1342_p2 <= std_logic_vector(unsigned(indvar_flatten6_reg_1008) + unsigned(ap_const_lv38_1));
    indvar_flatten_next_fu_1655_p2 <= std_logic_vector(unsigned(indvar_flatten_reg_1053) + unsigned(ap_const_lv13_1));

    internal_ap_ready_assign_proc : process(ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    iter_4_fu_1191_p2 <= std_logic_vector(unsigned(iter_reg_940) + unsigned(ap_const_lv31_1));
    iter_cast_fu_1182_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(iter_reg_940),32));
    j2_cast_fu_1209_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j2_reg_951),32));
    j_10_fu_1203_p2 <= std_logic_vector(unsigned(j2_reg_951) + unsigned(ap_const_lv9_1));
    j_9_fu_1722_p2 <= std_logic_vector(unsigned(j_mid2_fu_1673_p3) + unsigned(ap_const_lv9_1));
    j_cast_fu_1707_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_mid2_fu_1673_p3),32));
    j_mid2_fu_1673_p3 <= 
        ap_const_lv9_0 when (tmp_115_fu_1667_p2(0) = '1') else 
        j_reg_1075;
    mul4_fu_1887_p0 <= mul4_fu_1887_p00(9 - 1 downto 0);
    mul4_fu_1887_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_mid2_reg_2332_pp3_iter10_reg),20));
    mul4_fu_1887_p1 <= ap_const_lv20_290(11 - 1 downto 0);
    mul_fu_1894_p0 <= ap_const_lv20_290(11 - 1 downto 0);
    mul_fu_1894_p1 <= mul_fu_1894_p10(9 - 1 downto 0);
    mul_fu_1894_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_mid2_reg_2332_pp3_iter10_reg),20));
    newIndex3_cast_fu_1805_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_1086_p2),10));
    newIndex5_cast_fu_1764_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_1086_p2),10));
    newIndex6_fu_1283_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(phi_urem_reg_984),64));
    newIndex8_fu_1255_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(phi_urem2_reg_996),64));
    next_mul2_fu_1229_p2 <= std_logic_vector(unsigned(phi_mul2_reg_973) + unsigned(ap_const_lv19_290));
    next_mul_fu_1223_p2 <= std_logic_vector(unsigned(phi_mul_reg_962) + unsigned(ap_const_lv19_290));
    next_urem2_fu_1297_p2 <= std_logic_vector(unsigned(phi_urem2_reg_996) + unsigned(ap_const_lv9_1));
    next_urem_fu_1317_p2 <= std_logic_vector(unsigned(phi_urem_reg_984) + unsigned(ap_const_lv9_1));
    num_imag_4_fu_1161_p2 <= std_logic_vector(unsigned(num_imag_reg_929) + unsigned(ap_const_lv32_1));
    or_cond_fu_1716_p2 <= (tmp_122_mid2_fu_1699_p3 and tmp_116_fu_1711_p2);

    out_stream_V_V_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, out_stream_V_V_full_n, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_enable_reg_pp3_iter12, ap_block_pp3_stage0, or_cond_reg_2345_pp3_iter11_reg, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, exitcond_reg_1977, ap_enable_reg_pp2_iter6, ap_block_pp2_stage0, ifzero_reg_2137_pp2_iter5_reg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or (not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_pp2_stage0) and (ifzero_reg_2137_pp2_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp2_iter6 = ap_const_logic_1)) or ((exitcond_reg_1977 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((or_cond_reg_2345_pp3_iter11_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter12 = ap_const_logic_1)))) then 
            out_stream_V_V_blk_n <= out_stream_V_V_full_n;
        else 
            out_stream_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    out_stream_V_V_din_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, in_stream_a_V_V_dout, in_stream_a_V_V_empty_n, out_stream_V_V_full_n, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_enable_reg_pp3_iter12, or_cond_reg_2345_pp3_iter11_reg, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond_reg_1977, ap_enable_reg_pp2_iter6, ifzero_reg_2137_pp2_iter5_reg, ap_block_pp0_stage0_01001, tmp_V_199_fu_1625_p1, ap_block_pp2_stage0_01001, ap_block_pp3_stage0_01001)
    begin
        if (((ifzero_reg_2137_pp2_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp2_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_01001))) then 
            out_stream_V_V_din <= tmp_V_199_fu_1625_p1;
        elsif (((not(((ap_done_reg = ap_const_logic_1) or (out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (exitcond_reg_1977 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((or_cond_reg_2345_pp3_iter11_reg = ap_const_lv1_1) and (ap_enable_reg_pp3_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_01001)) or (not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8)) or (not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)) or (not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)) or (not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4)) or (not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            out_stream_V_V_din <= in_stream_a_V_V_dout;
        else 
            out_stream_V_V_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    out_stream_V_V_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, in_stream_a_V_V_empty_n, out_stream_V_V_full_n, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_enable_reg_pp3_iter12, or_cond_reg_2345_pp3_iter11_reg, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond_reg_1977, ap_enable_reg_pp2_iter6, ifzero_reg_2137_pp2_iter5_reg, ap_block_pp0_stage0_11001, ap_block_pp2_stage0_11001, ap_block_pp3_stage0_11001)
    begin
        if (((not(((ap_done_reg = ap_const_logic_1) or (out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ifzero_reg_2137_pp2_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp2_iter6 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond_reg_1977 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (or_cond_reg_2345_pp3_iter11_reg = ap_const_lv1_1) and (ap_enable_reg_pp3_iter12 = ap_const_logic_1)) or (not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8)) or (not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)) or (not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)) or (not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4)) or (not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((out_stream_V_V_full_n = ap_const_logic_0) or (in_stream_a_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            out_stream_V_V_write <= ap_const_logic_1;
        else 
            out_stream_V_V_write <= ap_const_logic_0;
        end if; 
    end process;

    output_data_fu_1617_p3 <= 
        p_neg_t_fu_1594_p2 when (tmp_133_fu_1580_p3(0) = '1') else 
        p_lshr_f_cast_fu_1613_p1;
    p_1_mid2_fu_1548_p3 <= 
        ap_const_lv24_0 when (exitcond10_reg_2058_pp2_iter4_reg(0) = '1') else 
        ap_phi_mux_p_1_phi_fu_1034_p4;
        p_cast_fu_1555_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_100_reg_2301),24));

    p_lshr_cast_fu_1590_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_96_fu_1587_p1),26));
    p_lshr_f_cast_fu_1613_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_99_fu_1609_p1),26));
    p_neg_fu_1564_p2 <= std_logic_vector(unsigned(ap_const_lv24_0) - unsigned(sum_V_9_fu_1558_p2));
    p_neg_t_fu_1594_p2 <= std_logic_vector(unsigned(ap_const_lv26_0) - unsigned(p_lshr_cast_fu_1590_p1));

    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    ret_V_3_fu_1426_p0 <= B_V_3101_load_reg_2216;
    ret_V_3_fu_1426_p1 <= A_V_398_load_reg_2211;
    ret_V_3_fu_1426_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ret_V_3_fu_1426_p0) * signed(ret_V_3_fu_1426_p1))), 16));
    ret_V_5_fu_1451_p0 <= B_V_5_q0;
    ret_V_5_fu_1451_p1 <= A_V_5_q0;
    ret_V_5_fu_1451_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ret_V_5_fu_1451_p0) * signed(ret_V_5_fu_1451_p1))), 16));
    ret_V_8_fu_1463_p0 <= B_V_8_load_reg_2231;
    ret_V_8_fu_1463_p1 <= A_V_8_load_reg_2226;
    ret_V_8_fu_1463_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ret_V_8_fu_1463_p0) * signed(ret_V_8_fu_1463_p1))), 16));
    ret_V_fu_1414_p0 <= B_V_0_q0;
    ret_V_fu_1414_p1 <= A_V_0_q0;
    ret_V_fu_1414_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ret_V_fu_1414_p0) * signed(ret_V_fu_1414_p1))), 16));
    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    sum_V_9_fu_1558_p2 <= std_logic_vector(unsigned(p_1_mid2_fu_1548_p3) + unsigned(p_cast_fu_1555_p1));
    tmp10_fu_1109_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(tmp_V_182_reg_1912) * signed(tmp_V_182_reg_1912))), 32));
    tmp11_fu_1113_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(tmp_V_184_reg_1920) * signed(tmp_V_188_reg_1926))), 32));
    tmp1_fu_1132_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(tmp_V_182_reg_1912) * signed(tmp_V_184_reg_1920))), 32));
        tmp2_cast_fu_1522_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp2_fu_1516_p2),19));

    tmp2_fu_1516_p2 <= std_logic_vector(signed(tmp4_cast_fu_1513_p1) + signed(tmp3_cast_fu_1510_p1));
        tmp3_cast_fu_1510_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_1853_p3),18));

        tmp4_cast_fu_1513_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_1862_p3),18));

        tmp6_cast_fu_1538_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp6_fu_1532_p2),19));

    tmp6_fu_1532_p2 <= std_logic_vector(signed(tmp8_cast_fu_1529_p1) + signed(tmp7_cast_fu_1526_p1));
        tmp7_cast_fu_1526_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_1870_p3),18));

        tmp8_cast_fu_1529_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_1879_p3),18));

    tmp_100_fu_1542_p2 <= std_logic_vector(signed(tmp6_cast_fu_1538_p1) + signed(tmp2_cast_fu_1522_p1));
    tmp_111_fu_1630_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(tmp1_reg_1967) * signed(tmp_V_182_reg_1912))), 32));
    tmp_112_fu_1755_p0 <= tmp_112_fu_1755_p00(4 - 1 downto 0);
    tmp_112_fu_1755_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_121_mid2_v_reg_2339_pp3_iter11_reg),10));
    tmp_112_fu_1755_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_112_fu_1755_p0) * unsigned(ap_const_lv10_32), 10));
    tmp_113_fu_1104_p2 <= "1" when (tmp_V_reg_1901 = ap_const_lv32_0) else "0";
    tmp_114_fu_1644_p2 <= "1" when (unsigned(i_cast_fu_1640_p1) < unsigned(tmp_V_188_reg_1926)) else "0";
    tmp_115_fu_1667_p2 <= "1" when (j_reg_1075 = ap_const_lv9_1F4) else "0";
    tmp_116_fu_1711_p2 <= "1" when (unsigned(j_cast_fu_1707_p1) < unsigned(tmp_111_reg_2318)) else "0";
    tmp_117_fu_1809_p2 <= std_logic_vector(unsigned(tmp_112_fu_1755_p2) + unsigned(newIndex3_cast_fu_1805_p1));
        tmp_118_cast_fu_1815_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_117_fu_1809_p2),64));

    tmp_118_fu_1768_p2 <= std_logic_vector(unsigned(newIndex5_cast_fu_1764_p1) + unsigned(tmp_112_fu_1755_p2));
        tmp_119_cast_fu_1774_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_118_fu_1768_p2),64));

    tmp_119_fu_1186_p2 <= "1" when (signed(iter_cast_fu_1182_p1) < signed(A_COL_ITER_reg_1994)) else "0";
    tmp_120_fu_1197_p2 <= "1" when (j2_reg_951 = ap_const_lv9_1F4) else "0";
    tmp_121_fu_1217_p2 <= "1" when (unsigned(j2_cast_fu_1209_p1) < unsigned(A_ROW_3)) else "0";
    tmp_121_mid2_v_fu_1686_p3 <= 
        i_9_fu_1661_p2 when (tmp_115_fu_1667_p2(0) = '1') else 
        ap_phi_mux_i_phi_fu_1068_p4;
    tmp_122_mid1_fu_1694_p2 <= "1" when (unsigned(i_cast_mid1_fu_1682_p1) < unsigned(tmp_V_188_reg_1926)) else "0";
    tmp_122_mid2_fu_1699_p3 <= 
        tmp_122_mid1_fu_1694_p2 when (tmp_115_fu_1667_p2(0) = '1') else 
        tmp_114_fu_1644_p2;
        tmp_124_cast_fu_1394_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_1829_p3),64));

    tmp_126_fu_1788_p1 <= in_stream_a_V_V_dout(8 - 1 downto 0);
    tmp_128_mid2_v_fu_1368_p3 <= 
        ib_4_fu_1348_p2 when (exitcond10_fu_1354_p2(0) = '1') else 
        ap_phi_mux_ib_phi_fu_1023_p4;
    tmp_129_fu_1269_p1 <= in_stream_a_V_V_dout(8 - 1 downto 0);
    tmp_132_fu_1376_p1 <= tmp_128_mid2_v_fu_1368_p3(10 - 1 downto 0);
    tmp_133_fu_1580_p3 <= sum_V_9_reg_2306(23 downto 23);
    tmp_134_fu_1303_p2 <= "1" when (unsigned(next_urem2_fu_1297_p2) < unsigned(ap_const_lv9_32)) else "0";
    tmp_135_fu_1323_p2 <= "1" when (unsigned(next_urem_fu_1317_p2) < unsigned(ap_const_lv9_32)) else "0";
        tmp_96_fu_1587_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_95_reg_2313),25));

    tmp_98_fu_1600_p4 <= sum_V_9_reg_2306(23 downto 7);
        tmp_99_fu_1609_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_98_fu_1600_p4),25));

        tmp_V_199_fu_1625_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(output_data_fu_1617_p3),32));

    tmp_s_fu_1091_p2 <= "1" when (tmp_V_reg_1901 = ap_const_lv32_4) else "0";
end behav;
