# do /home/borg/.local/lib/python3.8/site-packages/vunit/sim_if/tcl_read_eval_loop.tcl
# vsim -modelsimini /home/borg/Z01.1-Invencible/Projetos/C-UnidadeLogicaAritmetica/vunit_out/modelsim/modelsim.ini -wlf /home/borg/Z01.1-Invencible/Projetos/C-UnidadeLogicaAritmetica/vunit_out/test_output/lib.tb_fulladder.all_06db0ee602f16124af31f0ebe6776ffb6cee0ad1/modelsim/vsim.wlf -quiet -t ps -onfinish stop lib.tb_fulladder(tb) -L vunit_lib -L lib -g/tb_fulladder/runner_cfg="active python runner : true,enabled_test_cases : ,output path : /home/borg/Z01.1-Invencible/Projetos/C-UnidadeLogicaAritmetica/vunit_out/test_output/lib.tb_fulladder.all_06db0ee602f16124af31f0ebe6776ffb6cee0ad1/,tb path : /home/borg/Z01.1-Invencible/Projetos/C-UnidadeLogicaAritmetica/testes/,use_color : true" 
# Start time: 15:10:15 on Mar 23,2022
# ** Warning: Design size of 21442 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# Break in Subprogram stop at /home/borg/.local/lib/python3.8/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# Stopped at /home/borg/.local/lib/python3.8/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# End time: 15:10:16 on Mar 23,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# vsim -modelsimini /home/borg/Z01.1-Invencible/Projetos/C-UnidadeLogicaAritmetica/vunit_out/modelsim/modelsim.ini -wlf /home/borg/Z01.1-Invencible/Projetos/C-UnidadeLogicaAritmetica/vunit_out/test_output/lib.tb_alu.all_776e1fb2296393bd00b7230172cd9214b3490146/modelsim/vsim.wlf -quiet -t ps -onfinish stop lib.tb_alu(tb) -L vunit_lib -L lib -g/tb_alu/runner_cfg="active python runner : true,enabled_test_cases : ,output path : /home/borg/Z01.1-Invencible/Projetos/C-UnidadeLogicaAritmetica/vunit_out/test_output/lib.tb_alu.all_776e1fb2296393bd00b7230172cd9214b3490146/,tb path : /home/borg/Z01.1-Invencible/Projetos/C-UnidadeLogicaAritmetica/testes/,use_color : true" 
# Start time: 15:10:16 on Mar 23,2022
# ** Warning: Design size of 21727 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /tb_alu/mapping/zr has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_alu/mapping/ng has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_alu/mapping/saida(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# ** Error: Falha em teste: 1
#    Time: 100 ps  Iteration: 0  Process: /tb_alu/main File: /home/borg/Z01.1-Invencible/Projetos/C-UnidadeLogicaAritmetica/testes/tb_ALU.vhd
# Break in Process main at /home/borg/Z01.1-Invencible/Projetos/C-UnidadeLogicaAritmetica/testes/tb_ALU.vhd line 60
# Stopped at /home/borg/Z01.1-Invencible/Projetos/C-UnidadeLogicaAritmetica/testes/tb_ALU.vhd line 60
# 
# Test Run Failed!
# 
# Stack trace result from 'tb' command
#  /home/borg/Z01.1-Invencible/Projetos/C-UnidadeLogicaAritmetica/testes/tb_ALU.vhd 60 return [address 0xf6d4970b] Process main
# 
# 
# Surrounding code from 'see' command
#   55 : 
#   56 :       -- Teste: 1
#   57 :       inX <= "0000000000000000"; inY <= "1111111111111111";
#   58 :       inZX <= '1'; inNX <= '0'; inZY <= '1'; inNY <= '0'; inF <= '1'; inNO <= '0';
#   59 :       wait for 100 ps;
# ->60 :       assert(outZR = '1' and outNG = '0' and outSaida= "0000000000000000")  report "Falha em teste: 1" severity error;
#   61 : 
#   62 :       -- Teste: 2
#   63 :       inX <= "0000000000000000"; inY <= "1111111111111111";
#   64 :       inZX <= '1'; inNX <= '1'; inZY <= '1'; inNY <= '1'; inF <= '1'; inNO <= '1';
# 
# End time: 15:10:16 on Mar 23,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 4
