The following files were generated for 'LOCAL_BUS_ILA' in directory
D:\MOSES\MOSES_Design\MOSES_FPGA_Design\ipcore_dir\

XCO file generator:
   Generate an XCO file for compatibility with legacy flows.

   * LOCAL_BUS_ILA.xco

Creates an implementation netlist:
   Creates an implementation netlist for the IP.

   * LOCAL_BUS_ILA.cdc
   * LOCAL_BUS_ILA.constraints/LOCAL_BUS_ILA.ucf
   * LOCAL_BUS_ILA.constraints/LOCAL_BUS_ILA.xdc
   * LOCAL_BUS_ILA.ncf
   * LOCAL_BUS_ILA.ngc
   * LOCAL_BUS_ILA.ucf
   * LOCAL_BUS_ILA.vhd
   * LOCAL_BUS_ILA.vho
   * LOCAL_BUS_ILA.xdc
   * LOCAL_BUS_ILA_xmdf.tcl

Creates an HDL instantiation template:
   Creates an HDL instantiation template for the IP.

   * LOCAL_BUS_ILA.vho

IP Symbol Generator:
   Generate an IP symbol based on the current project options'.

   * LOCAL_BUS_ILA.asy

SYM file generator:
   Generate a SYM file for compatibility with legacy flows

   * LOCAL_BUS_ILA.sym

Generate ISE subproject:
   Create an ISE subproject for use when including this core in ISE designs

   * LOCAL_BUS_ILA.gise
   * LOCAL_BUS_ILA.xise

Deliver Readme:
   Readme file for the IP.

   * LOCAL_BUS_ILA_readme.txt

Generate FLIST file:
   Text file listing all of the output files produced when a customized core was
   generated in the CORE Generator.

   * LOCAL_BUS_ILA_flist.txt

Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

