// Seed: 1642505180
module module_0;
  always @({id_1, 1, 1} or posedge 1) @(negedge id_1++or id_1) id_1 <= 1;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    output tri1 id_2,
    output tri0 id_3,
    input tri id_4,
    output tri id_5,
    input uwire id_6
    , id_11,
    input supply1 id_7,
    output supply0 id_8,
    output supply1 id_9
);
  assign id_2 = id_6;
  tri0 id_12 = 1'b0;
  assign id_11 = 1;
  assign id_5  = 1;
  wire id_13;
  assign id_5 = 1'd0;
  module_0();
endmodule
