{
    "code": "module AndGate (\n    input wire a,\n    input wire b,\n    output wire q\n);\n\nassign q = a & b;\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "m"
    },
    "iterations_used": 2
}