{
  "module_name": "v3d_drm.h",
  "hash_id": "b5992c2fb6c7f716d753dce31a2023cac17d38f88297bb4d8980bd2126e1ba92",
  "original_prompt": "Ingested from linux-6.6.14/include/uapi/drm/v3d_drm.h",
  "human_readable_source": " \n\n#ifndef _V3D_DRM_H_\n#define _V3D_DRM_H_\n\n#include \"drm.h\"\n\n#if defined(__cplusplus)\nextern \"C\" {\n#endif\n\n#define DRM_V3D_SUBMIT_CL                         0x00\n#define DRM_V3D_WAIT_BO                           0x01\n#define DRM_V3D_CREATE_BO                         0x02\n#define DRM_V3D_MMAP_BO                           0x03\n#define DRM_V3D_GET_PARAM                         0x04\n#define DRM_V3D_GET_BO_OFFSET                     0x05\n#define DRM_V3D_SUBMIT_TFU                        0x06\n#define DRM_V3D_SUBMIT_CSD                        0x07\n#define DRM_V3D_PERFMON_CREATE                    0x08\n#define DRM_V3D_PERFMON_DESTROY                   0x09\n#define DRM_V3D_PERFMON_GET_VALUES                0x0a\n\n#define DRM_IOCTL_V3D_SUBMIT_CL           DRM_IOWR(DRM_COMMAND_BASE + DRM_V3D_SUBMIT_CL, struct drm_v3d_submit_cl)\n#define DRM_IOCTL_V3D_WAIT_BO             DRM_IOWR(DRM_COMMAND_BASE + DRM_V3D_WAIT_BO, struct drm_v3d_wait_bo)\n#define DRM_IOCTL_V3D_CREATE_BO           DRM_IOWR(DRM_COMMAND_BASE + DRM_V3D_CREATE_BO, struct drm_v3d_create_bo)\n#define DRM_IOCTL_V3D_MMAP_BO             DRM_IOWR(DRM_COMMAND_BASE + DRM_V3D_MMAP_BO, struct drm_v3d_mmap_bo)\n#define DRM_IOCTL_V3D_GET_PARAM           DRM_IOWR(DRM_COMMAND_BASE + DRM_V3D_GET_PARAM, struct drm_v3d_get_param)\n#define DRM_IOCTL_V3D_GET_BO_OFFSET       DRM_IOWR(DRM_COMMAND_BASE + DRM_V3D_GET_BO_OFFSET, struct drm_v3d_get_bo_offset)\n#define DRM_IOCTL_V3D_SUBMIT_TFU          DRM_IOW(DRM_COMMAND_BASE + DRM_V3D_SUBMIT_TFU, struct drm_v3d_submit_tfu)\n#define DRM_IOCTL_V3D_SUBMIT_CSD          DRM_IOW(DRM_COMMAND_BASE + DRM_V3D_SUBMIT_CSD, struct drm_v3d_submit_csd)\n#define DRM_IOCTL_V3D_PERFMON_CREATE      DRM_IOWR(DRM_COMMAND_BASE + DRM_V3D_PERFMON_CREATE, \\\n\t\t\t\t\t\t   struct drm_v3d_perfmon_create)\n#define DRM_IOCTL_V3D_PERFMON_DESTROY     DRM_IOWR(DRM_COMMAND_BASE + DRM_V3D_PERFMON_DESTROY, \\\n\t\t\t\t\t\t   struct drm_v3d_perfmon_destroy)\n#define DRM_IOCTL_V3D_PERFMON_GET_VALUES  DRM_IOWR(DRM_COMMAND_BASE + DRM_V3D_PERFMON_GET_VALUES, \\\n\t\t\t\t\t\t   struct drm_v3d_perfmon_get_values)\n\n#define DRM_V3D_SUBMIT_CL_FLUSH_CACHE             0x01\n#define DRM_V3D_SUBMIT_EXTENSION\t\t  0x02\n\n \nstruct drm_v3d_extension {\n\t__u64 next;\n\t__u32 id;\n#define DRM_V3D_EXT_ID_MULTI_SYNC\t\t0x01\n\t__u32 flags;  \n};\n\n \nstruct drm_v3d_sem {\n\t__u32 handle;  \n\t \n\t__u32 flags;\n\t__u64 point;   \n\t__u64 mbz[2];  \n};\n\n \nenum v3d_queue {\n\tV3D_BIN,\n\tV3D_RENDER,\n\tV3D_TFU,\n\tV3D_CSD,\n\tV3D_CACHE_CLEAN,\n};\n\n \nstruct drm_v3d_multi_sync {\n\tstruct drm_v3d_extension base;\n\t \n\t__u64 in_syncs;\n\t__u64 out_syncs;\n\n\t \n\t__u32 in_sync_count;\n\t__u32 out_sync_count;\n\n\t \n\t__u32 wait_stage;\n\n\t__u32 pad;  \n};\n\n \nstruct drm_v3d_submit_cl {\n\t \n\t__u32 bcl_start;\n\n\t \n\t__u32 bcl_end;\n\n\t \n\t__u32 rcl_start;\n\n\t \n\t__u32 rcl_end;\n\n\t \n\t__u32 in_sync_bcl;\n\t \n\t__u32 in_sync_rcl;\n\t \n\t__u32 out_sync;\n\n\t \n\t__u32 qma;\n\n\t \n\t__u32 qms;\n\n\t \n\t__u32 qts;\n\n\t \n\t__u64 bo_handles;\n\n\t \n\t__u32 bo_handle_count;\n\n\t \n\t__u32 flags;\n\n\t \n\t__u32 perfmon_id;\n\n\t__u32 pad;\n\n\t \n\t__u64 extensions;\n};\n\n \nstruct drm_v3d_wait_bo {\n\t__u32 handle;\n\t__u32 pad;\n\t__u64 timeout_ns;\n};\n\n \nstruct drm_v3d_create_bo {\n\t__u32 size;\n\t__u32 flags;\n\t \n\t__u32 handle;\n\t \n\t__u32 offset;\n};\n\n \nstruct drm_v3d_mmap_bo {\n\t \n\t__u32 handle;\n\t__u32 flags;\n\t \n\t__u64 offset;\n};\n\nenum drm_v3d_param {\n\tDRM_V3D_PARAM_V3D_UIFCFG,\n\tDRM_V3D_PARAM_V3D_HUB_IDENT1,\n\tDRM_V3D_PARAM_V3D_HUB_IDENT2,\n\tDRM_V3D_PARAM_V3D_HUB_IDENT3,\n\tDRM_V3D_PARAM_V3D_CORE0_IDENT0,\n\tDRM_V3D_PARAM_V3D_CORE0_IDENT1,\n\tDRM_V3D_PARAM_V3D_CORE0_IDENT2,\n\tDRM_V3D_PARAM_SUPPORTS_TFU,\n\tDRM_V3D_PARAM_SUPPORTS_CSD,\n\tDRM_V3D_PARAM_SUPPORTS_CACHE_FLUSH,\n\tDRM_V3D_PARAM_SUPPORTS_PERFMON,\n\tDRM_V3D_PARAM_SUPPORTS_MULTISYNC_EXT,\n};\n\nstruct drm_v3d_get_param {\n\t__u32 param;\n\t__u32 pad;\n\t__u64 value;\n};\n\n \nstruct drm_v3d_get_bo_offset {\n\t__u32 handle;\n\t__u32 offset;\n};\n\nstruct drm_v3d_submit_tfu {\n\t__u32 icfg;\n\t__u32 iia;\n\t__u32 iis;\n\t__u32 ica;\n\t__u32 iua;\n\t__u32 ioa;\n\t__u32 ios;\n\t__u32 coef[4];\n\t \n\t__u32 bo_handles[4];\n\t \n\t__u32 in_sync;\n\t \n\t__u32 out_sync;\n\n\t__u32 flags;\n\n\t \n\t__u64 extensions;\n};\n\n \nstruct drm_v3d_submit_csd {\n\t__u32 cfg[7];\n\t__u32 coef[4];\n\n\t \n\t__u64 bo_handles;\n\n\t \n\t__u32 bo_handle_count;\n\n\t \n\t__u32 in_sync;\n\t \n\t__u32 out_sync;\n\n\t \n\t__u32 perfmon_id;\n\n\t \n\t__u64 extensions;\n\n\t__u32 flags;\n\n\t__u32 pad;\n};\n\nenum {\n\tV3D_PERFCNT_FEP_VALID_PRIMTS_NO_PIXELS,\n\tV3D_PERFCNT_FEP_VALID_PRIMS,\n\tV3D_PERFCNT_FEP_EZ_NFCLIP_QUADS,\n\tV3D_PERFCNT_FEP_VALID_QUADS,\n\tV3D_PERFCNT_TLB_QUADS_STENCIL_FAIL,\n\tV3D_PERFCNT_TLB_QUADS_STENCILZ_FAIL,\n\tV3D_PERFCNT_TLB_QUADS_STENCILZ_PASS,\n\tV3D_PERFCNT_TLB_QUADS_ZERO_COV,\n\tV3D_PERFCNT_TLB_QUADS_NONZERO_COV,\n\tV3D_PERFCNT_TLB_QUADS_WRITTEN,\n\tV3D_PERFCNT_PTB_PRIM_VIEWPOINT_DISCARD,\n\tV3D_PERFCNT_PTB_PRIM_CLIP,\n\tV3D_PERFCNT_PTB_PRIM_REV,\n\tV3D_PERFCNT_QPU_IDLE_CYCLES,\n\tV3D_PERFCNT_QPU_ACTIVE_CYCLES_VERTEX_COORD_USER,\n\tV3D_PERFCNT_QPU_ACTIVE_CYCLES_FRAG,\n\tV3D_PERFCNT_QPU_CYCLES_VALID_INSTR,\n\tV3D_PERFCNT_QPU_CYCLES_TMU_STALL,\n\tV3D_PERFCNT_QPU_CYCLES_SCOREBOARD_STALL,\n\tV3D_PERFCNT_QPU_CYCLES_VARYINGS_STALL,\n\tV3D_PERFCNT_QPU_IC_HIT,\n\tV3D_PERFCNT_QPU_IC_MISS,\n\tV3D_PERFCNT_QPU_UC_HIT,\n\tV3D_PERFCNT_QPU_UC_MISS,\n\tV3D_PERFCNT_TMU_TCACHE_ACCESS,\n\tV3D_PERFCNT_TMU_TCACHE_MISS,\n\tV3D_PERFCNT_VPM_VDW_STALL,\n\tV3D_PERFCNT_VPM_VCD_STALL,\n\tV3D_PERFCNT_BIN_ACTIVE,\n\tV3D_PERFCNT_RDR_ACTIVE,\n\tV3D_PERFCNT_L2T_HITS,\n\tV3D_PERFCNT_L2T_MISSES,\n\tV3D_PERFCNT_CYCLE_COUNT,\n\tV3D_PERFCNT_QPU_CYCLES_STALLED_VERTEX_COORD_USER,\n\tV3D_PERFCNT_QPU_CYCLES_STALLED_FRAGMENT,\n\tV3D_PERFCNT_PTB_PRIMS_BINNED,\n\tV3D_PERFCNT_AXI_WRITES_WATCH_0,\n\tV3D_PERFCNT_AXI_READS_WATCH_0,\n\tV3D_PERFCNT_AXI_WRITE_STALLS_WATCH_0,\n\tV3D_PERFCNT_AXI_READ_STALLS_WATCH_0,\n\tV3D_PERFCNT_AXI_WRITE_BYTES_WATCH_0,\n\tV3D_PERFCNT_AXI_READ_BYTES_WATCH_0,\n\tV3D_PERFCNT_AXI_WRITES_WATCH_1,\n\tV3D_PERFCNT_AXI_READS_WATCH_1,\n\tV3D_PERFCNT_AXI_WRITE_STALLS_WATCH_1,\n\tV3D_PERFCNT_AXI_READ_STALLS_WATCH_1,\n\tV3D_PERFCNT_AXI_WRITE_BYTES_WATCH_1,\n\tV3D_PERFCNT_AXI_READ_BYTES_WATCH_1,\n\tV3D_PERFCNT_TLB_PARTIAL_QUADS,\n\tV3D_PERFCNT_TMU_CONFIG_ACCESSES,\n\tV3D_PERFCNT_L2T_NO_ID_STALL,\n\tV3D_PERFCNT_L2T_COM_QUE_STALL,\n\tV3D_PERFCNT_L2T_TMU_WRITES,\n\tV3D_PERFCNT_TMU_ACTIVE_CYCLES,\n\tV3D_PERFCNT_TMU_STALLED_CYCLES,\n\tV3D_PERFCNT_CLE_ACTIVE,\n\tV3D_PERFCNT_L2T_TMU_READS,\n\tV3D_PERFCNT_L2T_CLE_READS,\n\tV3D_PERFCNT_L2T_VCD_READS,\n\tV3D_PERFCNT_L2T_TMUCFG_READS,\n\tV3D_PERFCNT_L2T_SLC0_READS,\n\tV3D_PERFCNT_L2T_SLC1_READS,\n\tV3D_PERFCNT_L2T_SLC2_READS,\n\tV3D_PERFCNT_L2T_TMU_W_MISSES,\n\tV3D_PERFCNT_L2T_TMU_R_MISSES,\n\tV3D_PERFCNT_L2T_CLE_MISSES,\n\tV3D_PERFCNT_L2T_VCD_MISSES,\n\tV3D_PERFCNT_L2T_TMUCFG_MISSES,\n\tV3D_PERFCNT_L2T_SLC0_MISSES,\n\tV3D_PERFCNT_L2T_SLC1_MISSES,\n\tV3D_PERFCNT_L2T_SLC2_MISSES,\n\tV3D_PERFCNT_CORE_MEM_WRITES,\n\tV3D_PERFCNT_L2T_MEM_WRITES,\n\tV3D_PERFCNT_PTB_MEM_WRITES,\n\tV3D_PERFCNT_TLB_MEM_WRITES,\n\tV3D_PERFCNT_CORE_MEM_READS,\n\tV3D_PERFCNT_L2T_MEM_READS,\n\tV3D_PERFCNT_PTB_MEM_READS,\n\tV3D_PERFCNT_PSE_MEM_READS,\n\tV3D_PERFCNT_TLB_MEM_READS,\n\tV3D_PERFCNT_GMP_MEM_READS,\n\tV3D_PERFCNT_PTB_W_MEM_WORDS,\n\tV3D_PERFCNT_TLB_W_MEM_WORDS,\n\tV3D_PERFCNT_PSE_R_MEM_WORDS,\n\tV3D_PERFCNT_TLB_R_MEM_WORDS,\n\tV3D_PERFCNT_TMU_MRU_HITS,\n\tV3D_PERFCNT_COMPUTE_ACTIVE,\n\tV3D_PERFCNT_NUM,\n};\n\n#define DRM_V3D_MAX_PERF_COUNTERS                 32\n\nstruct drm_v3d_perfmon_create {\n\t__u32 id;\n\t__u32 ncounters;\n\t__u8 counters[DRM_V3D_MAX_PERF_COUNTERS];\n};\n\nstruct drm_v3d_perfmon_destroy {\n\t__u32 id;\n};\n\n \nstruct drm_v3d_perfmon_get_values {\n\t__u32 id;\n\t__u32 pad;\n\t__u64 values_ptr;\n};\n\n#if defined(__cplusplus)\n}\n#endif\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}