{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1709916796939 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1709916796939 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 08 11:53:16 2024 " "Processing started: Fri Mar 08 11:53:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1709916796939 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1709916796939 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sgnExt16_32 -c sgnExt16_32 " "Command: quartus_map --read_settings_files=on --write_settings_files=off sgnExt16_32 -c sgnExt16_32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1709916796939 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1709916797454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sgnext16_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sgnext16_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sgnExt16_32-RTL " "Found design unit 1: sgnExt16_32-RTL" {  } { { "sgnExt16_32.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/sgnExt16_32.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709916798064 ""} { "Info" "ISGN_ENTITY_NAME" "1 sgnExt16_32 " "Found entity 1: sgnExt16_32" {  } { { "sgnExt16_32.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/sgnExt16_32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709916798064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709916798064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sgnext16_32_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sgnext16_32_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sgnExt16_32_tb-testbench " "Found design unit 1: sgnExt16_32_tb-testbench" {  } { { "sgnExt16_32_tb.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/sgnExt16_32_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709916798079 ""} { "Info" "ISGN_ENTITY_NAME" "1 sgnExt16_32_tb " "Found entity 1: sgnExt16_32_tb" {  } { { "sgnExt16_32_tb.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/sgnExt16_32_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709916798079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709916798079 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sgnExt16_32 " "Elaborating entity \"sgnExt16_32\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1709916798142 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1709916798936 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709916798936 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "48 " "Implemented 48 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1709916799029 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1709916799029 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1709916799029 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4675 " "Peak virtual memory: 4675 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1709916799061 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 08 11:53:19 2024 " "Processing ended: Fri Mar 08 11:53:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1709916799061 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1709916799061 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1709916799061 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1709916799061 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1709916800405 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1709916800405 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 08 11:53:19 2024 " "Processing started: Fri Mar 08 11:53:19 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1709916800405 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1709916800405 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off sgnExt16_32 -c sgnExt16_32 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off sgnExt16_32 -c sgnExt16_32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1709916800405 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1709916800499 ""}
{ "Info" "0" "" "Project  = sgnExt16_32" {  } {  } 0 0 "Project  = sgnExt16_32" 0 0 "Fitter" 0 0 1709916800499 ""}
{ "Info" "0" "" "Revision = sgnExt16_32" {  } {  } 0 0 "Revision = sgnExt16_32" 0 0 "Fitter" 0 0 1709916800499 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1709916800718 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "sgnExt16_32 EP4CGX22CF19C6 " "Automatically selected device EP4CGX22CF19C6 for design sgnExt16_32" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1709916801456 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1709916801456 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1709916801487 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1709916801487 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1709916801596 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1709916801611 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30CF19C6 " "Device EP4CGX30CF19C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1709916801908 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1709916801908 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ R6 " "Pin ~ALTERA_NCEO~ is reserved at location R6" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1709916801924 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A4 " "Pin ~ALTERA_DATA0~ is reserved at location A4" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1709916801924 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO~ B4 " "Pin ~ALTERA_ASDO~ is reserved at location B4" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1709916801924 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ C5 " "Pin ~ALTERA_NCSO~ is reserved at location C5" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1709916801924 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ D5 " "Pin ~ALTERA_DCLK~ is reserved at location D5" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1709916801924 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1709916801924 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1709916801924 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "48 48 " "No exact pin location assignment(s) for 48 pins of 48 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_d\[0\] " "Pin out_d\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { out_d[0] } } } { "sgnExt16_32.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/sgnExt16_32.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_d[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709916802331 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_d\[1\] " "Pin out_d\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { out_d[1] } } } { "sgnExt16_32.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/sgnExt16_32.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_d[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709916802331 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_d\[2\] " "Pin out_d\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { out_d[2] } } } { "sgnExt16_32.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/sgnExt16_32.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_d[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709916802331 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_d\[3\] " "Pin out_d\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { out_d[3] } } } { "sgnExt16_32.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/sgnExt16_32.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_d[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709916802331 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_d\[4\] " "Pin out_d\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { out_d[4] } } } { "sgnExt16_32.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/sgnExt16_32.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_d[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709916802331 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_d\[5\] " "Pin out_d\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { out_d[5] } } } { "sgnExt16_32.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/sgnExt16_32.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_d[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709916802331 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_d\[6\] " "Pin out_d\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { out_d[6] } } } { "sgnExt16_32.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/sgnExt16_32.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_d[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709916802331 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_d\[7\] " "Pin out_d\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { out_d[7] } } } { "sgnExt16_32.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/sgnExt16_32.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_d[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709916802331 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_d\[8\] " "Pin out_d\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { out_d[8] } } } { "sgnExt16_32.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/sgnExt16_32.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_d[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709916802331 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_d\[9\] " "Pin out_d\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { out_d[9] } } } { "sgnExt16_32.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/sgnExt16_32.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_d[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709916802331 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_d\[10\] " "Pin out_d\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { out_d[10] } } } { "sgnExt16_32.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/sgnExt16_32.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_d[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709916802331 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_d\[11\] " "Pin out_d\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { out_d[11] } } } { "sgnExt16_32.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/sgnExt16_32.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_d[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709916802331 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_d\[12\] " "Pin out_d\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { out_d[12] } } } { "sgnExt16_32.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/sgnExt16_32.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_d[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709916802331 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_d\[13\] " "Pin out_d\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { out_d[13] } } } { "sgnExt16_32.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/sgnExt16_32.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_d[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709916802331 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_d\[14\] " "Pin out_d\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { out_d[14] } } } { "sgnExt16_32.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/sgnExt16_32.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_d[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709916802331 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_d\[15\] " "Pin out_d\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { out_d[15] } } } { "sgnExt16_32.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/sgnExt16_32.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_d[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709916802331 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_d\[16\] " "Pin out_d\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { out_d[16] } } } { "sgnExt16_32.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/sgnExt16_32.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_d[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709916802331 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_d\[17\] " "Pin out_d\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { out_d[17] } } } { "sgnExt16_32.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/sgnExt16_32.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_d[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709916802331 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_d\[18\] " "Pin out_d\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { out_d[18] } } } { "sgnExt16_32.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/sgnExt16_32.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_d[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709916802331 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_d\[19\] " "Pin out_d\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { out_d[19] } } } { "sgnExt16_32.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/sgnExt16_32.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_d[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709916802331 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_d\[20\] " "Pin out_d\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { out_d[20] } } } { "sgnExt16_32.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/sgnExt16_32.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_d[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709916802331 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_d\[21\] " "Pin out_d\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { out_d[21] } } } { "sgnExt16_32.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/sgnExt16_32.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_d[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709916802331 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_d\[22\] " "Pin out_d\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { out_d[22] } } } { "sgnExt16_32.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/sgnExt16_32.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_d[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709916802331 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_d\[23\] " "Pin out_d\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { out_d[23] } } } { "sgnExt16_32.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/sgnExt16_32.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_d[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709916802331 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_d\[24\] " "Pin out_d\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { out_d[24] } } } { "sgnExt16_32.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/sgnExt16_32.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_d[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709916802331 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_d\[25\] " "Pin out_d\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { out_d[25] } } } { "sgnExt16_32.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/sgnExt16_32.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_d[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709916802331 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_d\[26\] " "Pin out_d\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { out_d[26] } } } { "sgnExt16_32.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/sgnExt16_32.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_d[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709916802331 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_d\[27\] " "Pin out_d\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { out_d[27] } } } { "sgnExt16_32.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/sgnExt16_32.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_d[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709916802331 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_d\[28\] " "Pin out_d\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { out_d[28] } } } { "sgnExt16_32.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/sgnExt16_32.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_d[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709916802331 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_d\[29\] " "Pin out_d\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { out_d[29] } } } { "sgnExt16_32.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/sgnExt16_32.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_d[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709916802331 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_d\[30\] " "Pin out_d\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { out_d[30] } } } { "sgnExt16_32.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/sgnExt16_32.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_d[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709916802331 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_d\[31\] " "Pin out_d\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { out_d[31] } } } { "sgnExt16_32.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/sgnExt16_32.vhd" 7 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_d[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709916802331 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_q\[0\] " "Pin in_q\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { in_q[0] } } } { "sgnExt16_32.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/sgnExt16_32.vhd" 6 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/" { { 0 { 0 ""} 0 5 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709916802331 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_q\[1\] " "Pin in_q\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { in_q[1] } } } { "sgnExt16_32.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/sgnExt16_32.vhd" 6 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/" { { 0 { 0 ""} 0 6 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709916802331 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_q\[2\] " "Pin in_q\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { in_q[2] } } } { "sgnExt16_32.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/sgnExt16_32.vhd" 6 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/" { { 0 { 0 ""} 0 7 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709916802331 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_q\[3\] " "Pin in_q\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { in_q[3] } } } { "sgnExt16_32.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/sgnExt16_32.vhd" 6 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709916802331 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_q\[4\] " "Pin in_q\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { in_q[4] } } } { "sgnExt16_32.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/sgnExt16_32.vhd" 6 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_q[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709916802331 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_q\[5\] " "Pin in_q\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { in_q[5] } } } { "sgnExt16_32.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/sgnExt16_32.vhd" 6 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_q[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709916802331 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_q\[6\] " "Pin in_q\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { in_q[6] } } } { "sgnExt16_32.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/sgnExt16_32.vhd" 6 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_q[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709916802331 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_q\[7\] " "Pin in_q\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { in_q[7] } } } { "sgnExt16_32.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/sgnExt16_32.vhd" 6 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_q[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709916802331 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_q\[8\] " "Pin in_q\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { in_q[8] } } } { "sgnExt16_32.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/sgnExt16_32.vhd" 6 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_q[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709916802331 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_q\[9\] " "Pin in_q\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { in_q[9] } } } { "sgnExt16_32.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/sgnExt16_32.vhd" 6 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_q[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709916802331 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_q\[10\] " "Pin in_q\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { in_q[10] } } } { "sgnExt16_32.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/sgnExt16_32.vhd" 6 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_q[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709916802331 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_q\[11\] " "Pin in_q\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { in_q[11] } } } { "sgnExt16_32.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/sgnExt16_32.vhd" 6 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_q[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709916802331 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_q\[12\] " "Pin in_q\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { in_q[12] } } } { "sgnExt16_32.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/sgnExt16_32.vhd" 6 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_q[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709916802331 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_q\[13\] " "Pin in_q\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { in_q[13] } } } { "sgnExt16_32.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/sgnExt16_32.vhd" 6 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_q[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709916802331 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_q\[14\] " "Pin in_q\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { in_q[14] } } } { "sgnExt16_32.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/sgnExt16_32.vhd" 6 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_q[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709916802331 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_q\[15\] " "Pin in_q\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { in_q[15] } } } { "sgnExt16_32.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/sgnExt16_32.vhd" 6 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_q[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1709916802331 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1709916802331 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "sgnExt16_32.sdc " "Synopsys Design Constraints File file not found: 'sgnExt16_32.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1709916802735 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1709916802735 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1709916802735 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1709916802735 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1709916802735 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1709916802735 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1709916802735 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1709916802735 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1709916802735 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1709916802735 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1709916802735 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1709916802735 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1709916802735 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1709916802735 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1709916802735 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1709916802735 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1709916802751 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1709916802751 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "48 unused 2.5V 16 32 0 " "Number of I/O pins in group: 48 (unused VREF, 2.5V VCCIO, 16 input, 32 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1709916802751 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1709916802751 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1709916802751 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1709916802751 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 25 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1709916802751 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 0 2 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1709916802751 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 28 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1709916802751 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 20 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1709916802751 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 18 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1709916802751 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 28 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1709916802751 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1709916802751 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 23 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1709916802751 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1709916802751 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1709916802751 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1709916802751 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1709916802782 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1709916804987 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1709916805049 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1709916805066 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1709916805409 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1709916805409 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1709916805987 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X39_Y31 X52_Y41 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X39_Y31 to location X52_Y41" {  } { { "loc" "" { Generic "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X39_Y31 to location X52_Y41"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X39_Y31 to location X52_Y41"} 39 31 14 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1709916807909 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1709916807909 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1709916808190 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1709916808206 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1709916808206 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1709916808206 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.14 " "Total time spent on timing analysis during the Fitter is 0.14 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1709916808206 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1709916808378 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1709916808737 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1709916808888 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1709916809216 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1709916809763 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/output_files/sgnExt16_32.fit.smsg " "Generated suppressed messages file X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/output_files/sgnExt16_32.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1709916810280 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5001 " "Peak virtual memory: 5001 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1709916810810 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 08 11:53:30 2024 " "Processing ended: Fri Mar 08 11:53:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1709916810810 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1709916810810 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1709916810810 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1709916810810 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1709916811904 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1709916811919 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 08 11:53:31 2024 " "Processing started: Fri Mar 08 11:53:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1709916811919 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1709916811919 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off sgnExt16_32 -c sgnExt16_32 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off sgnExt16_32 -c sgnExt16_32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1709916811919 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1709916813185 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1709916813216 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4596 " "Peak virtual memory: 4596 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1709916813740 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 08 11:53:33 2024 " "Processing ended: Fri Mar 08 11:53:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1709916813740 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1709916813740 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1709916813740 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1709916813740 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1709916814506 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1709916815069 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1709916815069 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 08 11:53:34 2024 " "Processing started: Fri Mar 08 11:53:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1709916815069 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1709916815069 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta sgnExt16_32 -c sgnExt16_32 " "Command: quartus_sta sgnExt16_32 -c sgnExt16_32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1709916815069 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1709916815178 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1709916815412 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1709916815459 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1709916815459 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "sgnExt16_32.sdc " "Synopsys Design Constraints File file not found: 'sgnExt16_32.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1709916815850 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1709916815865 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1709916815865 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1709916815865 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1709916815865 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1709916815865 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1709916815865 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1709916815897 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1709916815897 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1709916815897 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1709916815912 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1709916815928 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1709916815943 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1709916815943 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1709916815959 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1709916815990 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1709916816007 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1709916816496 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1709916816558 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1709916816558 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1709916816558 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1709916816558 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1709916816558 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1709916816573 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1709916816573 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1709916816589 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1709916816589 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1709916816604 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1709916816620 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1709916816917 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1709916816917 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1709916816917 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1709916816917 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1709916816933 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1709916816933 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1709916816948 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1709916816964 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1709916816979 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1709916817683 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1709916817683 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4606 " "Peak virtual memory: 4606 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1709916817792 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 08 11:53:37 2024 " "Processing ended: Fri Mar 08 11:53:37 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1709916817792 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1709916817792 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1709916817792 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1709916817792 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1709916818980 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1709916818995 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 08 11:53:38 2024 " "Processing started: Fri Mar 08 11:53:38 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1709916818995 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1709916818995 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off sgnExt16_32 -c sgnExt16_32 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off sgnExt16_32 -c sgnExt16_32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1709916818995 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sgnExt16_32_6_1200mv_85c_slow.vho X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/simulation/modelsim/ simulation " "Generated file sgnExt16_32_6_1200mv_85c_slow.vho in folder \"X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1709916819542 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sgnExt16_32_6_1200mv_0c_slow.vho X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/simulation/modelsim/ simulation " "Generated file sgnExt16_32_6_1200mv_0c_slow.vho in folder \"X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1709916819573 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sgnExt16_32_min_1200mv_0c_fast.vho X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/simulation/modelsim/ simulation " "Generated file sgnExt16_32_min_1200mv_0c_fast.vho in folder \"X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1709916819604 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sgnExt16_32.vho X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/simulation/modelsim/ simulation " "Generated file sgnExt16_32.vho in folder \"X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1709916819636 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sgnExt16_32_6_1200mv_85c_vhd_slow.sdo X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/simulation/modelsim/ simulation " "Generated file sgnExt16_32_6_1200mv_85c_vhd_slow.sdo in folder \"X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1709916819667 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sgnExt16_32_6_1200mv_0c_vhd_slow.sdo X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/simulation/modelsim/ simulation " "Generated file sgnExt16_32_6_1200mv_0c_vhd_slow.sdo in folder \"X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1709916819683 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sgnExt16_32_min_1200mv_0c_vhd_fast.sdo X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/simulation/modelsim/ simulation " "Generated file sgnExt16_32_min_1200mv_0c_vhd_fast.sdo in folder \"X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1709916819714 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sgnExt16_32_vhd.sdo X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/simulation/modelsim/ simulation " "Generated file sgnExt16_32_vhd.sdo in folder \"X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/sgnExt16_32 - no clk/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1709916819745 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4569 " "Peak virtual memory: 4569 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1709916819811 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 08 11:53:39 2024 " "Processing ended: Fri Mar 08 11:53:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1709916819811 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1709916819811 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1709916819811 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1709916819811 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 12 s " "Quartus II Full Compilation was successful. 0 errors, 12 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1709916820451 ""}
