Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado_tool/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'btn' [D:/vivado_pj/masterDesign/masterDesign.srcs/top_sim/new/top_tb.sv:7]
WARNING: [VRFC 10-3823] variable 'valid' might have multiple concurrent drivers [D:/vivado_pj/masterDesign/masterDesign.srcs/sources_1/new/top_module.sv:63]
WARNING: [VRFC 10-3823] variable 'b' might have multiple concurrent drivers [D:/vivado_pj/masterDesign/masterDesign.srcs/sources_1/new/delay_chain.sv:22]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dff
Compiling module xil_defaultlib.inv_gate
Compiling module xil_defaultlib.inv_pair
Compiling module xil_defaultlib.inv_chain(INV_DELAY_LEN=4)
Compiling module xil_defaultlib.nor_gate
Compiling module xil_defaultlib.nor_pair
Compiling module xil_defaultlib.nor_chain(NOR_DELAY_LEN=3)
Compiling module xil_defaultlib.generic_mux(NUMBER=7)
Compiling module xil_defaultlib.delay_chain(INV_DELAY_LEN_INPUT=...
Compiling module xil_defaultlib.xor_gate
Compiling module xil_defaultlib.uart_rx
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
