# 0 "arch/arm64/boot/dts/ti/k3-j721e-evm-gesi-exp-board.dtso"
# 0 "<built-in>"
# 0 "<command-line>"
# 1 "arch/arm64/boot/dts/ti/k3-j721e-evm-gesi-exp-board.dtso"
# 11 "arch/arm64/boot/dts/ti/k3-j721e-evm-gesi-exp-board.dtso"
/dts-v1/;
/plugin/;

# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 15 "arch/arm64/boot/dts/ti/k3-j721e-evm-gesi-exp-board.dtso" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/net/ti-dp83867.h" 1
# 16 "arch/arm64/boot/dts/ti/k3-j721e-evm-gesi-exp-board.dtso" 2

# 1 "arch/arm64/boot/dts/ti/k3-pinctrl.h" 1
# 18 "arch/arm64/boot/dts/ti/k3-j721e-evm-gesi-exp-board.dtso" 2

&{/} {
 aliases {
  ethernet1 = "/bus@100000/ethernet@c000000/ethernet-ports/port@1";
  ethernet2 = "/bus@100000/ethernet@c000000/ethernet-ports/port@2";
  ethernet3 = "/bus@100000/ethernet@c000000/ethernet-ports/port@3";
  ethernet4 = "/bus@100000/ethernet@c000000/ethernet-ports/port@4";
 };
};

&cpsw0 {
 status = "okay";
 pinctrl-names = "default";
 pinctrl-0 = <&rgmii1_default_pins
       &rgmii2_default_pins
       &rgmii3_default_pins
       &rgmii4_default_pins>;
};

&cpsw0_port1 {
 status = "okay";
 phy-handle = <&cpsw9g_phy12>;
 phy-mode = "rgmii-rxid";
 mac-address = [00 00 00 00 00 00];
 phys = <&cpsw0_phy_gmii_sel 1>;
};

&cpsw0_port2 {
 status = "okay";
 phy-handle = <&cpsw9g_phy15>;
 phy-mode = "rgmii-rxid";
 mac-address = [00 00 00 00 00 00];
 phys = <&cpsw0_phy_gmii_sel 2>;
};

&cpsw0_port3 {
 status = "okay";
 phy-handle = <&cpsw9g_phy0>;
 phy-mode = "rgmii-rxid";
 mac-address = [00 00 00 00 00 00];
 phys = <&cpsw0_phy_gmii_sel 3>;
};

&cpsw0_port4 {
 status = "okay";
 phy-handle = <&cpsw9g_phy3>;
 phy-mode = "rgmii-rxid";
 mac-address = [00 00 00 00 00 00];
 phys = <&cpsw0_phy_gmii_sel 4>;
};

&cpsw9g_mdio {
 status = "okay";
 pinctrl-names = "default";
 pinctrl-0 = <&mdio0_default_pins>;
 bus_freq = <1000000>;
 #address-cells = <1>;
 #size-cells = <0>;

 cpsw9g_phy0: ethernet-phy@0 {
  reg = <0>;
  ti,rx-internal-delay = <0x7>;
  ti,fifo-depth = <0x01>;
  ti,min-output-impedance;
 };
 cpsw9g_phy3: ethernet-phy@3 {
  reg = <3>;
  ti,rx-internal-delay = <0x7>;
  ti,fifo-depth = <0x01>;
  ti,min-output-impedance;
 };
 cpsw9g_phy12: ethernet-phy@12 {
  reg = <12>;
  ti,rx-internal-delay = <0x7>;
  ti,fifo-depth = <0x01>;
  ti,min-output-impedance;
 };
 cpsw9g_phy15: ethernet-phy@15 {
  reg = <15>;
  ti,rx-internal-delay = <0x7>;
  ti,fifo-depth = <0x01>;
  ti,min-output-impedance;
 };
};

&exp1 {
 p15-hog {

  gpio-hog;
  gpios = <13 0>;
  output-high;
  line-name = "EXP_MUX2";
 };

 p16-hog {

  gpio-hog;
  gpios = <14 0>;
  output-high;
  line-name = "EXP_MUX3";
 };
};

&main_pmx0 {
 mdio0_default_pins: mdio0-default-pins {
  pinctrl-single,pins = <
   (((0x1bc) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (0))
   (((0x1b8) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
  >;
 };

 rgmii1_default_pins: rgmii1-default-pins {
  pinctrl-single,pins = <
   (((0x4) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (4))
   (((0x8) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (4))
   (((0xc) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (4))
   (((0x10) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (4))
   (((0x1c) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (4))
   (((0x14) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (4))
   (((0x30) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (4))
   (((0x34) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (4))
   (((0x38) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (4))
   (((0x3c) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (4))
   (((0x44) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (4))
   (((0x40) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (4))
  >;
 };

 rgmii2_default_pins: rgmii2-default-pins {
  pinctrl-single,pins = <
   (((0x58) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (4))
   (((0x5c) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (4))
   (((0x60) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (4))
   (((0x64) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (4))
   (((0x70) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (4))
   (((0x68) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (4))
   (((0x84) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (4))
   (((0x88) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (4))
   (((0x8c) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (4))
   (((0x90) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (4))
   (((0x98) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (4))
   (((0x94) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (4))
  >;
 };

 rgmii3_default_pins: rgmii3-default-pins {
  pinctrl-single,pins = <
   (((0xb0) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (4))
   (((0xb4) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (4))
   (((0xb8) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (4))
   (((0xbc) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (4))
   (((0xc8) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (4))
   (((0xc0) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (4))
   (((0xdc) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (4))
   (((0xe0) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (4))
   (((0xe4) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (4))
   (((0xe8) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (4))
   (((0xf0) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (4))
   (((0xec) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (4))
  >;
 };

 rgmii4_default_pins: rgmii4-default-pins {
  pinctrl-single,pins = <
   (((0x100) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (4))
   (((0x104) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (4))
   (((0x108) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (4))
   (((0x10c) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (4))
   (((0x118) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (4))
   (((0x110) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (4))
   (((0x12c) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (4))
   (((0x130) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (4))
   (((0x134) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (4))
   (((0x138) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (4))
   (((0x140) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (4))
   (((0x13c) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (4))
  >;
 };
};
