Verilator Tree Dump (format 0x3900) from <e70084> to <e70394>
     NETLIST 0x558910cd1f80 <e1> {a0}
    1: MODULE 0x558910f89350 <e24462> {c5}  TOP  L1 [P]
    1:2: VAR 0x558910f89540 <e24466> {c6} @dt=0x558910ce6310@(G/w1)  clk [PI] INPUT [P] PORT
    1:2: VAR 0x558910f897e0 <e24471> {c8} @dt=0x558910ce6310@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2: VAR 0x558910f89b80 <e24477> {c9} @dt=0x558910ce6310@(G/w1)  active [PO] OUTPUT [P] PORT
    1:2: VAR 0x558910f89f20 <e24483> {c10} @dt=0x558910d08010@(G/w32)  register_v0 [PO] OUTPUT [P] PORT
    1:2: VAR 0x558910f8a2c0 <e24489> {c13} @dt=0x558910ce6310@(G/w1)  clk_enable [PI] INPUT [P] PORT
    1:2: VAR 0x558910f8a660 <e24495> {c16} @dt=0x558910d08010@(G/w32)  instr_address [PO] OUTPUT [P] PORT
    1:2: VAR 0x558910f8aa00 <e24501> {c17} @dt=0x558910d08010@(G/w32)  instr_readdata [PI] INPUT [P] PORT
    1:2: VAR 0x558910f8ada0 <e24507> {c20} @dt=0x558910d08010@(G/w32)  data_address [PO] OUTPUT [P] PORT
    1:2: VAR 0x558910f8b140 <e24513> {c21} @dt=0x558910ce6310@(G/w1)  data_write [PO] OUTPUT [P] PORT
    1:2: VAR 0x558910f8b4e0 <e24519> {c22} @dt=0x558910ce6310@(G/w1)  data_read [PO] OUTPUT [P] PORT
    1:2: VAR 0x558910f8b880 <e24525> {c23} @dt=0x558910d08010@(G/w32)  data_writedata [PO] OUTPUT [P] PORT
    1:2: VAR 0x558910f8bc20 <e24531> {c24} @dt=0x558910d08010@(G/w32)  data_readdata [PI] INPUT [P] PORT
    1:2: VAR 0x558911054210 <e21566> {c27} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__internal_clk [CLK] VAR
    1:2: VAR 0x558911054390 <e21567> {c29} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__HI_LO_output VAR
    1:2: VAR 0x558911054690 <e21569> {c34} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_fetch VAR
    1:2: VAR 0x558911054b10 <e21572> {c37} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_mux_1_out VAR
    1:2: VAR 0x558911054e10 <e21574> {c41} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_source_decode VAR
    1:2: VAR 0x558911054f90 <e21575> {c42} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2: VAR 0x558911055110 <e21576> {c43} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2: VAR 0x558911055290 <e21577> {c44} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2: VAR 0x558911055410 <e21578> {c45} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2: VAR 0x558911055590 <e21579> {c46} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2: VAR 0x558911055710 <e21580> {c47} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2: VAR 0x558911055890 <e21581> {c48} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2: VAR 0x558911055a10 <e21582> {c49} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__equal_decode VAR
    1:2: VAR 0x558911055b90 <e20177> {c50} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2: VAR 0x558911055d10 <e21583> {c51} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode VAR
    1:2: VAR 0x558911055e90 <e21584> {c52} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__flush_decode_execute_register VAR
    1:2: VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2: VAR 0x558911056310 <e21587> {c59} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode VAR
    1:2: VAR 0x558911059f60 <e21688> {c75} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_decode VAR
    1:2: VAR 0x55891105a0e0 <e21689> {c76} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_decode VAR
    1:2: VAR 0x55891105a260 <e21690> {c77} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_resolved_decode VAR
    1:2: VAR 0x55891105a3e0 <e21691> {c78} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_resolved_decode VAR
    1:2: VAR 0x55891105a560 <e21692> {c79} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__sign_imm_decode VAR
    1:2: VAR 0x55891105a6e0 <e21693> {c83} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_execute VAR
    1:2: VAR 0x55891105a860 <e21694> {c84} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_execute VAR
    1:2: VAR 0x55891105a9e0 <e21695> {c85} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_execute VAR
    1:2: VAR 0x55891105ab60 <e21696> {c86} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_execute VAR
    1:2: VAR 0x55891105ace0 <e21697> {c87} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_execute VAR
    1:2: VAR 0x55891105ae60 <e21698> {c88} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2: VAR 0x55891105afe0 <e21699> {c89} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_execute VAR
    1:2: VAR 0x55891105b160 <e21700> {c90} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_execute VAR
    1:2: VAR 0x55891105b2e0 <e21701> {c91} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_execute VAR
    1:2: VAR 0x55891105b460 <e21702> {c94} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_execute VAR
    1:2: VAR 0x55891105b5e0 <e21703> {c95} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_execute VAR
    1:2: VAR 0x55891105b760 <e21704> {c96} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2: VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2: VAR 0x55891105ba60 <e21706> {c98} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__write_data_execute VAR
    1:2: VAR 0x55891105bbe0 <e21707> {c99} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2: VAR 0x55891105bd60 <e21708> {c100} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_HI_output_execute VAR
    1:2: VAR 0x55891105bee0 <e21709> {c101} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_LO_output_execute VAR
    1:2: VAR 0x55891105c060 <e21710> {c102} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rs_execute VAR
    1:2: VAR 0x55891105c1e0 <e21711> {c103} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2: VAR 0x55891105c360 <e21712> {c104} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rd_execute VAR
    1:2: VAR 0x55891105c4e0 <e21713> {c105} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__sign_imm_execute VAR
    1:2: VAR 0x55891105c660 <e21714> {c108} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2: VAR 0x55891105c7e0 <e21715> {c109} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2: VAR 0x55891105c960 <e21716> {c110} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_memory VAR
    1:2: VAR 0x55891105cae0 <e21717> {c111} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_memory VAR
    1:2: VAR 0x55891105cc60 <e21718> {c112} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_memory VAR
    1:2: VAR 0x55891105cde0 <e21719> {c113} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_memory VAR
    1:2: VAR 0x55891105cf60 <e21720> {c116} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2: VAR 0x55891105d0e0 <e21721> {c117} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_HI_output_memory VAR
    1:2: VAR 0x55891105d260 <e21722> {c118} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_LO_output_memory VAR
    1:2: VAR 0x55891105d560 <e21724> {c120} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__write_data_memory VAR
    1:2: VAR 0x55891105d6e0 <e21725> {c123} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_writeback VAR
    1:2: VAR 0x55891105d860 <e21726> {c124} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_writeback VAR
    1:2: VAR 0x55891105d9e0 <e21727> {c125} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_writeback VAR
    1:2: VAR 0x55891105db60 <e21728> {c126} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_writeback VAR
    1:2: VAR 0x55891105dce0 <e21729> {c129} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_writeback VAR
    1:2: VAR 0x55891105de60 <e21730> {c130} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__result_writeback VAR
    1:2: VAR 0x55891105dfe0 <e21731> {c131} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback VAR
    1:2: VAR 0x55891105e160 <e21732> {c132} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback VAR
    1:2: VAR 0x55891105e2e0 <e21733> {c133} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_writeback VAR
    1:2: VAR 0x55891105e460 <e21734> {c134} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__read_data_writeback VAR
    1:2: VAR 0x55891105e5e0 <e21735> {c137} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__stall_fetch VAR
    1:2: VAR 0x55891105e760 <e21736> {c138} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__stall_decode VAR
    1:2: VAR 0x55891105ebe0 <e21739> {c141} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__flush_execute_register VAR
    1:2: VAR 0x55891105ed60 <e20919> {c142} @dt=0x558910d514f0@(G/w2)  mips_cpu__DOT__forward_A_execute VAR
    1:2: VAR 0x55891105eee0 <e21740> {c143} @dt=0x558910d514f0@(G/w2)  mips_cpu__DOT__forward_B_execute VAR
    1:2: VAR 0x55891105f060 <e21741> {c144} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__flush_fetch_decode_register VAR
    1:2: VAR 0x558911064ed0 <e16162> {n13} @dt=0x558910e7b5b0@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers VAR
    1:2: VAR 0x558911065050 <e23366> {n14} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file__DOT__HI_reg VAR
    1:2: VAR 0x5589110651d0 <e23367> {n14} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file__DOT__LO_reg VAR
    1:2: VAR 0x5589110781c0 <e22520> {g17} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__control_unit__DOT__op VAR
    1:2: VAR 0x5589110784c0 <e22522> {g19} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct VAR
    1:2: VAR 0x5589110bf430 <e21993> {e19} @dt=0x558910da4670@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2: VAR 0x5589110f18c0 <e23013> {i26} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__lwstall VAR
    1:2: VAR 0x5589110f1a70 <e23014> {i27} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__branchstall VAR
    1:2: TOPSCOPE 0x558911124b40 <e33783> {c5}
    1:2:2: SCOPE 0x55891110d640 <e33781> {c5}  TOP
    1:2: VAR 0x5589114aa390 <e60024> {c27} @dt=0x558910ce6310@(G/w1)  __Vclklast__TOP__mips_cpu__DOT__internal_clk MODULETEMP
    1:2: VAR 0x5589114ac700 <e60061> {c8} @dt=0x558910ce6310@(G/w1)  __Vclklast__TOP__reset MODULETEMP
    1:2: VAR 0x5589114b1a30 <e61848> {c5} @dt=0x5589114a2ee0@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2: CFUNC 0x5589113091e0 <e63797> {c5}  traceInitThis [SLOW] [STATICU]
    1:2:3: CCALL 0x558911012350 <e46679> {c5} traceInitThis__1 => CFUNC 0x5589112ed1c0 <e63803> {c5}  traceInitThis__1 [SLOW] [STATICU]
    1:2: CFUNC 0x5589112ec000 <e63799> {c5}  traceFullThis [SLOW] [STATICU]
    1:2:3: CCALL 0x5589114ad9e0 <e62038> {c5} traceFullThis__1 => CFUNC 0x5589114e0ce0 <e63827> {c5}  traceFullThis__1 [SLOW] [STATICU]
    1:2:4: ASSIGN 0x5589114eba20 <e62879> {c5} @dt=0x5589114a2ee0@(G/w32)
    1:2:4:1: CONST 0x5589114ebae0 <e62877> {c5} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:4:2: VARREF 0x5589114ebc50 <e62878> {c5} @dt=0x5589114a2ee0@(G/w32)  __Vm_traceActivity [LV] => VAR 0x5589114b1a30 <e61848> {c5} @dt=0x5589114a2ee0@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2: CFUNC 0x5589112ec200 <e63801> {c5}  traceChgThis [STATICU]
    1:2:3: IF 0x5589114e1e60 <e62089> {c27}
    1:2:3:1: AND 0x5589114b72b0 <e64067> {c27} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1: CONST 0x5589114cbdf0 <e64063> {c27} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:1:2: OR 0x5589114e1da0 <e64064> {c27} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:2:1: SEL 0x5589114e0fe0 <e64052> {c27} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:2:1:1: VARREF 0x5589114e0ec0 <e62054> {c27} @dt=0x5589114a2ee0@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x5589114b1a30 <e61848> {c5} @dt=0x5589114a2ee0@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:1:2: CONST 0x5589114e1300 <e62055> {c27} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:1:2:1:3: CONST 0x5589114e10b0 <e62056> {c27} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:1:2:2: SEL 0x5589114e1750 <e64053> {c27} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:2:2:1: VARREF 0x5589114e1630 <e62077> {c27} @dt=0x5589114a2ee0@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x5589114b1a30 <e61848> {c5} @dt=0x5589114a2ee0@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:2:2: CONST 0x5589114e1a70 <e62078> {c27} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:1:2:2:3: CONST 0x5589114e1820 <e62079> {c27} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2: CCALL 0x5589114e20b0 <e62093> {c5} traceChgThis__2 => CFUNC 0x5589114e1f30 <e63829> {c5}  traceChgThis__2 [STATICU]
    1:2:3: IF 0x5589114e3a70 <e62149> {c57}
    1:2:3:1: AND 0x5589114c62c0 <e64083> {c57} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1: CONST 0x5589114b1bb0 <e64079> {c57} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:1:2: OR 0x5589114e39b0 <e64080> {c57} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:2:1: SEL 0x5589114e2bf0 <e64068> {c57} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:2:1:1: VARREF 0x5589114e2ad0 <e62112> {c57} @dt=0x5589114a2ee0@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x5589114b1a30 <e61848> {c5} @dt=0x5589114a2ee0@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:1:2: CONST 0x5589114e2f10 <e62113> {c57} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:1:2:1:3: CONST 0x5589114e2cc0 <e62114> {c57} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:1:2:2: SEL 0x5589114e3360 <e64069> {c57} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:2:2:1: VARREF 0x5589114e3240 <e62135> {c57} @dt=0x5589114a2ee0@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x5589114b1a30 <e61848> {c5} @dt=0x5589114a2ee0@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:2:2: CONST 0x5589114e3680 <e62136> {c57} @dt=0x558910d08010@(G/w32)  32'h2
    1:2:3:1:2:2:3: CONST 0x5589114e3430 <e62137> {c57} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2: CCALL 0x5589114e3cf0 <e62152> {c5} traceChgThis__3 => CFUNC 0x5589114e3b40 <e63831> {c5}  traceChgThis__3 [STATICU]
    1:2:3: IF 0x5589114e7330 <e62264> {c33}
    1:2:3:1: AND 0x5589114afb80 <e64103> {c33} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1: CONST 0x5589114c5a80 <e64099> {c33} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:1:2: OR 0x5589114e7270 <e64100> {c33} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:2:1: OR 0x5589114e6a40 <e64088> {c33} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:2:1:1: OR 0x5589114e6210 <e64086> {c33} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:2:1:1:1: SEL 0x5589114e5450 <e64084> {c33} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:2:1:1:1:1: VARREF 0x5589114e5330 <e62173> {c33} @dt=0x5589114a2ee0@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x5589114b1a30 <e61848> {c5} @dt=0x5589114a2ee0@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:1:1:1:2: CONST 0x5589114e5770 <e62174> {c33} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:1:2:1:1:1:3: CONST 0x5589114e5520 <e62175> {c33} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:1:2:1:1:2: SEL 0x5589114e5bc0 <e64085> {c33} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:2:1:1:2:1: VARREF 0x5589114e5aa0 <e62196> {c33} @dt=0x5589114a2ee0@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x5589114b1a30 <e61848> {c5} @dt=0x5589114a2ee0@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:1:1:2:2: CONST 0x5589114e5ee0 <e62197> {c33} @dt=0x558910d08010@(G/w32)  32'h2
    1:2:3:1:2:1:1:2:3: CONST 0x5589114e5c90 <e62198> {c33} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:1:2:1:2: SEL 0x5589114e63f0 <e64087> {c33} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:2:1:2:1: VARREF 0x5589114e62d0 <e62223> {c33} @dt=0x5589114a2ee0@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x5589114b1a30 <e61848> {c5} @dt=0x5589114a2ee0@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:1:2:2: CONST 0x5589114e6710 <e62224> {c33} @dt=0x558910d08010@(G/w32)  32'h4
    1:2:3:1:2:1:2:3: CONST 0x5589114e64c0 <e62225> {c33} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:1:2:2: SEL 0x5589114e6c20 <e64089> {c33} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:2:2:1: VARREF 0x5589114e6b00 <e62250> {c33} @dt=0x5589114a2ee0@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x5589114b1a30 <e61848> {c5} @dt=0x5589114a2ee0@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:2:2: CONST 0x5589114e6f40 <e62251> {c33} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:3:1:2:2:3: CONST 0x5589114e6cf0 <e62252> {c33} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2: CCALL 0x5589114e75b0 <e62267> {c5} traceChgThis__4 => CFUNC 0x5589114e7400 <e63833> {c5}  traceChgThis__4 [STATICU]
    1:2:3: IF 0x5589114e9a20 <e62348> {c37}
    1:2:3:1: AND 0x5589114b3af0 <e64121> {c37} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1: CONST 0x5589114ba3f0 <e64117> {c37} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:1:2: OR 0x5589114e9960 <e64118> {c37} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:2:1: OR 0x5589114e9130 <e64106> {c37} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:2:1:1: SEL 0x5589114e8370 <e64104> {c37} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:2:1:1:1: VARREF 0x5589114e8250 <e62284> {c37} @dt=0x5589114a2ee0@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x5589114b1a30 <e61848> {c5} @dt=0x5589114a2ee0@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:1:1:2: CONST 0x5589114e8690 <e62285> {c37} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:1:2:1:1:3: CONST 0x5589114e8440 <e62286> {c37} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:1:2:1:2: SEL 0x5589114e8ae0 <e64105> {c37} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:2:1:2:1: VARREF 0x5589114e89c0 <e62307> {c37} @dt=0x5589114a2ee0@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x5589114b1a30 <e61848> {c5} @dt=0x5589114a2ee0@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:1:2:2: CONST 0x5589114e8e00 <e62308> {c37} @dt=0x558910d08010@(G/w32)  32'h2
    1:2:3:1:2:1:2:3: CONST 0x5589114e8bb0 <e62309> {c37} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:1:2:2: SEL 0x5589114e9310 <e64107> {c37} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:2:2:1: VARREF 0x5589114e91f0 <e62334> {c37} @dt=0x5589114a2ee0@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x5589114b1a30 <e61848> {c5} @dt=0x5589114a2ee0@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:2:2: CONST 0x5589114e9630 <e62335> {c37} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:3:1:2:2:3: CONST 0x5589114e93e0 <e62336> {c37} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2: CCALL 0x5589114e9ca0 <e62351> {c5} traceChgThis__5 => CFUNC 0x5589114e9af0 <e63835> {c5}  traceChgThis__5 [STATICU]
    1:2:3: IF 0x558911133560 <e62405> {c42}
    1:2:3:1: AND 0x5589114ae3c0 <e64137> {c42} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1: CONST 0x5589114a9820 <e64133> {c42} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:1:2: OR 0x5589114a99b0 <e64134> {c42} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:2:1: SEL 0x5589114ea200 <e64122> {c42} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:2:1:1: VARREF 0x5589114ea0e0 <e62368> {c42} @dt=0x5589114a2ee0@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x5589114b1a30 <e61848> {c5} @dt=0x5589114a2ee0@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:1:2: CONST 0x5589114ea520 <e62369> {c42} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:1:2:1:3: CONST 0x5589114ea2d0 <e62370> {c42} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:1:2:2: SEL 0x5589114ea970 <e64123> {c42} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:2:2:1: VARREF 0x5589114ea850 <e62391> {c42} @dt=0x5589114a2ee0@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x5589114b1a30 <e61848> {c5} @dt=0x5589114a2ee0@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:2:2: CONST 0x5589114eac90 <e62392> {c42} @dt=0x558910d08010@(G/w32)  32'h4
    1:2:3:1:2:2:3: CONST 0x5589114eaa40 <e62393> {c42} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2: CCALL 0x55891148fbb0 <e62408> {c5} traceChgThis__6 => CFUNC 0x5589114c8280 <e63837> {c5}  traceChgThis__6 [STATICU]
    1:2:3: IF 0x5589111329e0 <e62524> {c41}
    1:2:3:1: AND 0x5589111321d0 <e64153> {c41} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1: CONST 0x5589114e0930 <e64149> {c41} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:1:2: OR 0x558911132920 <e64150> {c41} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:2:1: SEL 0x55891112e8e0 <e64138> {c41} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:2:1:1: VARREF 0x55891112d460 <e62487> {c41} @dt=0x5589114a2ee0@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x5589114b1a30 <e61848> {c5} @dt=0x5589114a2ee0@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:1:2: CONST 0x55891148dd90 <e62488> {c41} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:1:2:1:3: CONST 0x55891148dc20 <e62489> {c41} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:1:2:2: SEL 0x55891148f4a0 <e64139> {c41} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:2:2:1: VARREF 0x55891148f380 <e62510> {c41} @dt=0x5589114a2ee0@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x5589114b1a30 <e61848> {c5} @dt=0x5589114a2ee0@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:2:2: CONST 0x558911130e70 <e62511> {c41} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:3:1:2:2:3: CONST 0x558911130c20 <e62512> {c41} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2: CCALL 0x5589114e9db0 <e62527> {c5} traceChgThis__7 => CFUNC 0x558911132ab0 <e63839> {c5}  traceChgThis__7 [STATICU]
    1:2:3: IF 0x5589114a10c0 <e62566> {c34}
    1:2:3:1: AND 0x5589111310c0 <e64167> {c34} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1: CONST 0x5589114c8dd0 <e64163> {c34} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:1:2: SEL 0x5589114ca080 <e64164> {c34} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:2:1: VARREF 0x5589114c9f60 <e62556> {c34} @dt=0x5589114a2ee0@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x5589114b1a30 <e61848> {c5} @dt=0x5589114a2ee0@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:2: CONST 0x5589114a0d90 <e62557> {c34} @dt=0x558910d08010@(G/w32)  32'h2
    1:2:3:1:2:3: CONST 0x5589114a0b40 <e62558> {c34} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2: CCALL 0x5589114ca150 <e62569> {c5} traceChgThis__8 => CFUNC 0x5589114a2710 <e63841> {c5}  traceChgThis__8 [STATICU]
    1:2:3: IF 0x558911496720 <e62683> {n15}
    1:2:3:1: AND 0x55891112e060 <e64183> {n15} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1: CONST 0x55891112f0f0 <e64179> {n15} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:1:2: OR 0x558911496660 <e64180> {n15} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:2:1: SEL 0x5589114957a0 <e64168> {n15} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:2:1:1: VARREF 0x558911495680 <e62646> {n15} @dt=0x5589114a2ee0@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x5589114b1a30 <e61848> {c5} @dt=0x5589114a2ee0@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:1:2: CONST 0x558911495ae0 <e62647> {n15} @dt=0x558910d08010@(G/w32)  32'h2
    1:2:3:1:2:1:3: CONST 0x558911495870 <e62648> {n15} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:1:2:2: SEL 0x558911495fb0 <e64169> {n15} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:2:2:1: VARREF 0x558911495e50 <e62669> {n15} @dt=0x5589114a2ee0@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x5589114b1a30 <e61848> {c5} @dt=0x5589114a2ee0@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:2:2: CONST 0x5589114962f0 <e62670> {n15} @dt=0x558910d08010@(G/w32)  32'h3
    1:2:3:1:2:2:3: CONST 0x558911496080 <e62671> {n15} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2: CCALL 0x5589114969a0 <e62686> {c5} traceChgThis__9 => CFUNC 0x5589114967f0 <e63843> {c5}  traceChgThis__9 [STATICU]
    1:2:3: IF 0x55891149a140 <e62742> {c139}
    1:2:3:1: AND 0x5589114cbb50 <e64199> {c139} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1: CONST 0x5589114db8d0 <e64195> {c139} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:1:2: OR 0x55891149a080 <e64196> {c139} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:2:1: SEL 0x5589114991c0 <e64184> {c139} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:2:1:1: VARREF 0x558911499060 <e62705> {c139} @dt=0x5589114a2ee0@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x5589114b1a30 <e61848> {c5} @dt=0x5589114a2ee0@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:1:2: CONST 0x558911499500 <e62706> {c139} @dt=0x558910d08010@(G/w32)  32'h2
    1:2:3:1:2:1:3: CONST 0x558911499290 <e62707> {c139} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:1:2:2: SEL 0x5589114999d0 <e64185> {c139} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:2:2:1: VARREF 0x558911499870 <e62728> {c139} @dt=0x5589114a2ee0@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x5589114b1a30 <e61848> {c5} @dt=0x5589114a2ee0@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:2:2: CONST 0x558911499d10 <e62729> {c139} @dt=0x558910d08010@(G/w32)  32'h4
    1:2:3:1:2:2:3: CONST 0x558911499aa0 <e62730> {c139} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2: CCALL 0x55891149a420 <e62745> {c5} traceChgThis__10 => CFUNC 0x55891149a240 <e63845> {c5}  traceChgThis__10 [STATICU]
    1:2:3: IF 0x55891149c220 <e62774> {n13}
    1:2:3:1: AND 0x5589114c0be0 <e64213> {n13} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1: CONST 0x5589114b6f50 <e64209> {n13} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:1:2: SEL 0x55891149bb70 <e64210> {n13} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:2:1: VARREF 0x55891149ba10 <e62764> {n13} @dt=0x5589114a2ee0@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x5589114b1a30 <e61848> {c5} @dt=0x5589114a2ee0@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:2: CONST 0x55891149beb0 <e62765> {n13} @dt=0x558910d08010@(G/w32)  32'h3
    1:2:3:1:2:3: CONST 0x55891149bc40 <e62766> {n13} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2: CCALL 0x55891149c500 <e62777> {c5} traceChgThis__11 => CFUNC 0x55891149c320 <e63847> {c5}  traceChgThis__11 [STATICU]
    1:2:3: IF 0x55891149d3f0 <e62808> {c89}
    1:2:3:1: AND 0x5589114b70c0 <e64227> {c89} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1: CONST 0x55891148d9b0 <e64223> {c89} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:1:2: SEL 0x55891149cd40 <e64224> {c89} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:2:1: VARREF 0x55891149cc00 <e62798> {c89} @dt=0x5589114a2ee0@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x5589114b1a30 <e61848> {c5} @dt=0x5589114a2ee0@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:2: CONST 0x55891149d080 <e62799> {c89} @dt=0x558910d08010@(G/w32)  32'h4
    1:2:3:1:2:3: CONST 0x55891149ce10 <e62800> {c89} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2: CCALL 0x55891149d6a0 <e62811> {c5} traceChgThis__12 => CFUNC 0x55891149d4c0 <e63849> {c5}  traceChgThis__12 [STATICU]
    1:2:3: CCALL 0x55891149f2a0 <e62838> {c5} traceChgThis__13 => CFUNC 0x55891149f0c0 <e63851> {c5}  traceChgThis__13 [STATICU]
    1:2:4: ASSIGN 0x5589114a0210 <e62879> {c5} @dt=0x5589114a2ee0@(G/w32)
    1:2:4:1: CONST 0x5589114eb7d0 <e62877> {c5} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:4:2: VARREF 0x5589114eb6b0 <e62878> {c5} @dt=0x5589114a2ee0@(G/w32)  __Vm_traceActivity [LV] => VAR 0x5589114b1a30 <e61848> {c5} @dt=0x5589114a2ee0@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2: CFUNC 0x5589112ed1c0 <e63803> {c5}  traceInitThis__1 [SLOW] [STATICU]
    1:2:3: TRACEDECL 0x5589112ec5c0 <e46683> {c6} @dt=0x558910ce6310@(G/w1)  clk
    1:2:3: TRACEDECL 0x5589112ecd40 <e46692> {c8} @dt=0x558910ce6310@(G/w1)  reset
    1:2:3: TRACEDECL 0x5589112ebb80 <e46702> {c9} @dt=0x558910ce6310@(G/w1)  active
    1:2:3: TRACEDECL 0x558911309440 <e46712> {c10} @dt=0x558910d08010@(G/w32)  register_v0
    1:2:3: TRACEDECL 0x558911309790 <e46722> {c13} @dt=0x558910ce6310@(G/w1)  clk_enable
    1:2:3: TRACEDECL 0x558911309bb0 <e46732> {c16} @dt=0x558910d08010@(G/w32)  instr_address
    1:2:3: TRACEDECL 0x558911309fd0 <e46742> {c17} @dt=0x558910d08010@(G/w32)  instr_readdata
    1:2:3: TRACEDECL 0x55891130a3f0 <e46752> {c20} @dt=0x558910d08010@(G/w32)  data_address
    1:2:3: TRACEDECL 0x55891130a810 <e46762> {c21} @dt=0x558910ce6310@(G/w1)  data_write
    1:2:3: TRACEDECL 0x55891130ac30 <e46772> {c22} @dt=0x558910ce6310@(G/w1)  data_read
    1:2:3: TRACEDECL 0x55891130b050 <e46782> {c23} @dt=0x558910d08010@(G/w32)  data_writedata
    1:2:3: TRACEDECL 0x55891130b470 <e46792> {c24} @dt=0x558910d08010@(G/w32)  data_readdata
    1:2:3: TRACEDECL 0x55891130b890 <e46802> {c6} @dt=0x558910ce6310@(G/w1)  mips_cpu clk
    1:2:3: TRACEDECL 0x55891130bcb0 <e46812> {c8} @dt=0x558910ce6310@(G/w1)  mips_cpu reset
    1:2:3: TRACEDECL 0x55891130c0d0 <e46822> {c9} @dt=0x558910ce6310@(G/w1)  mips_cpu active
    1:2:3: TRACEDECL 0x55891130c4f0 <e46832> {c10} @dt=0x558910d08010@(G/w32)  mips_cpu register_v0
    1:2:3: TRACEDECL 0x55891130c910 <e46842> {c13} @dt=0x558910ce6310@(G/w1)  mips_cpu clk_enable
    1:2:3: TRACEDECL 0x55891130cd30 <e46852> {c16} @dt=0x558910d08010@(G/w32)  mips_cpu instr_address
    1:2:3: TRACEDECL 0x55891130d150 <e46862> {c17} @dt=0x558910d08010@(G/w32)  mips_cpu instr_readdata
    1:2:3: TRACEDECL 0x55891130d570 <e46872> {c20} @dt=0x558910d08010@(G/w32)  mips_cpu data_address
    1:2:3: TRACEDECL 0x55891130d990 <e46882> {c21} @dt=0x558910ce6310@(G/w1)  mips_cpu data_write
    1:2:3: TRACEDECL 0x55891130ddb0 <e46892> {c22} @dt=0x558910ce6310@(G/w1)  mips_cpu data_read
    1:2:3: TRACEDECL 0x55891130e1d0 <e46902> {c23} @dt=0x558910d08010@(G/w32)  mips_cpu data_writedata
    1:2:3: TRACEDECL 0x55891130e5f0 <e46912> {c24} @dt=0x558910d08010@(G/w32)  mips_cpu data_readdata
    1:2:3: TRACEDECL 0x55891130ea10 <e46922> {c27} @dt=0x558910ce6310@(G/w1)  mips_cpu internal_clk
    1:2:3: TRACEDECL 0x55891130ee30 <e46932> {c29} @dt=0x558910ce6310@(G/w1)  mips_cpu HI_LO_output
    1:2:3: TRACEDECL 0x55891130f250 <e46942> {c33} @dt=0x558910d08010@(G/w32)  mips_cpu program_counter_prime
    1:2:3: TRACEDECL 0x55891130f670 <e46952> {c34} @dt=0x558910d08010@(G/w32)  mips_cpu program_counter_fetch
    1:2:3: TRACEDECL 0x55891130fa90 <e46962> {c35} @dt=0x558910d08010@(G/w32)  mips_cpu program_counter_plus_four_fetch
    1:2:3: TRACEDECL 0x55891130feb0 <e46972> {c36} @dt=0x558910d08010@(G/w32)  mips_cpu instruction_fetch
    1:2:3: TRACEDECL 0x5589113102d0 <e46982> {c37} @dt=0x558910d08010@(G/w32)  mips_cpu program_counter_mux_1_out
    1:2:3: TRACEDECL 0x5589113106f0 <e46992> {c38} @dt=0x558910ce6310@(G/w1)  mips_cpu halt
    1:2:3: TRACEDECL 0x558911310b10 <e47002> {c41} @dt=0x558910ce6310@(G/w1)  mips_cpu program_counter_source_decode
    1:2:3: TRACEDECL 0x558911310f30 <e47012> {c42} @dt=0x558910ce6310@(G/w1)  mips_cpu register_write_decode
    1:2:3: TRACEDECL 0x558911311350 <e47022> {c43} @dt=0x558910ce6310@(G/w1)  mips_cpu memory_to_register_decode
    1:2:3: TRACEDECL 0x558911311770 <e47032> {c44} @dt=0x558910ce6310@(G/w1)  mips_cpu memory_write_decode
    1:2:3: TRACEDECL 0x558911311b90 <e47042> {c45} @dt=0x558910ce6310@(G/w1)  mips_cpu ALU_src_B_decode
    1:2:3: TRACEDECL 0x558911311fb0 <e47052> {c46} @dt=0x558910ce6310@(G/w1)  mips_cpu register_destination_decode
    1:2:3: TRACEDECL 0x5589113123d0 <e47062> {c47} @dt=0x558910ce6310@(G/w1)  mips_cpu branch_decode
    1:2:3: TRACEDECL 0x5589113127f0 <e47072> {c48} @dt=0x558910ce6310@(G/w1)  mips_cpu hi_lo_register_write_decode
    1:2:3: TRACEDECL 0x558911312c10 <e47082> {c49} @dt=0x558910ce6310@(G/w1)  mips_cpu equal_decode
    1:2:3: TRACEDECL 0x558911313030 <e47092> {c50} @dt=0x558910d17630@(G/w6)  mips_cpu ALU_function_decode
    1:2:3: TRACEDECL 0x558911313450 <e47102> {c51} @dt=0x558910ce6310@(G/w1)  mips_cpu program_counter_multiplexer_jump_decode
    1:2:3: TRACEDECL 0x558911313870 <e47112> {c52} @dt=0x558910ce6310@(G/w1)  mips_cpu flush_decode_execute_register
    1:2:3: TRACEDECL 0x558911313c90 <e47122> {c57} @dt=0x558910d08010@(G/w32)  mips_cpu program_counter_branch_decode
    1:2:3: TRACEDECL 0x5589113140b0 <e47132> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu instruction_decode
    1:2:3: TRACEDECL 0x5589113144d0 <e47142> {c59} @dt=0x558910d08010@(G/w32)  mips_cpu program_counter_plus_four_decode
    1:2:3: TRACEDECL 0x5589113148f0 <e47152> {c61} @dt=0x558910d17630@(G/w6)  mips_cpu op
    1:2:3: TRACEDECL 0x558911314d10 <e47162> {c63} @dt=0x558910d1e190@(G/w5)  mips_cpu read_address_1
    1:2:3: TRACEDECL 0x558911315130 <e47172> {c63} @dt=0x558910d1e190@(G/w5)  mips_cpu Rs_decode
    1:2:3: TRACEDECL 0x558911315550 <e47182> {c66} @dt=0x558910d1e190@(G/w5)  mips_cpu read_address_2
    1:2:3: TRACEDECL 0x558911315970 <e47192> {c66} @dt=0x558910d1e190@(G/w5)  mips_cpu Rt_decode
    1:2:3: TRACEDECL 0x558911315d90 <e47202> {c69} @dt=0x558910d1e190@(G/w5)  mips_cpu Rd_decode
    1:2:3: TRACEDECL 0x5589113161b0 <e47212> {c71} @dt=0x558910d25f30@(G/w16)  mips_cpu immediate
    1:2:3: TRACEDECL 0x5589113165d0 <e47222> {c74} @dt=0x558910d08010@(G/w32)  mips_cpu shifter_output_decode
    1:2:3: TRACEDECL 0x5589113169f0 <e47232> {c75} @dt=0x558910d08010@(G/w32)  mips_cpu register_file_output_A_decode
    1:2:3: TRACEDECL 0x558911316e10 <e47242> {c76} @dt=0x558910d08010@(G/w32)  mips_cpu register_file_output_B_decode
    1:2:3: TRACEDECL 0x558911317230 <e47252> {c77} @dt=0x558910d08010@(G/w32)  mips_cpu register_file_output_A_resolved_decode
    1:2:3: TRACEDECL 0x558911317650 <e47262> {c78} @dt=0x558910d08010@(G/w32)  mips_cpu register_file_output_B_resolved_decode
    1:2:3: TRACEDECL 0x558911317a70 <e47272> {c79} @dt=0x558910d08010@(G/w32)  mips_cpu sign_imm_decode
    1:2:3: TRACEDECL 0x558911317e90 <e47282> {c83} @dt=0x558910ce6310@(G/w1)  mips_cpu register_destination_execute
    1:2:3: TRACEDECL 0x5589113182b0 <e47292> {c84} @dt=0x558910ce6310@(G/w1)  mips_cpu memory_to_register_execute
    1:2:3: TRACEDECL 0x5589113186d0 <e47302> {c85} @dt=0x558910ce6310@(G/w1)  mips_cpu memory_write_execute
    1:2:3: TRACEDECL 0x558911318af0 <e47312> {c86} @dt=0x558910d1e190@(G/w5)  mips_cpu write_register_execute
    1:2:3: TRACEDECL 0x558911318f10 <e47322> {c87} @dt=0x558910ce6310@(G/w1)  mips_cpu ALU_src_B_execute
    1:2:3: TRACEDECL 0x558911319330 <e47332> {c88} @dt=0x558910d17630@(G/w6)  mips_cpu ALU_function_execute
    1:2:3: TRACEDECL 0x558911319750 <e47342> {c89} @dt=0x558910ce6310@(G/w1)  mips_cpu hi_lo_register_write_execute
    1:2:3: TRACEDECL 0x558911319b70 <e47352> {c90} @dt=0x558910ce6310@(G/w1)  mips_cpu register_write_execute
    1:2:3: TRACEDECL 0x55891131a000 <e47362> {c91} @dt=0x558910ce6310@(G/w1)  mips_cpu program_counter_multiplexer_jump_execute
    1:2:3: TRACEDECL 0x55891131a560 <e47372> {c94} @dt=0x558910d08010@(G/w32)  mips_cpu register_file_output_A_execute
    1:2:3: TRACEDECL 0x55891131aa00 <e47382> {c95} @dt=0x558910d08010@(G/w32)  mips_cpu register_file_output_B_execute
    1:2:3: TRACEDECL 0x55891131af10 <e47392> {c96} @dt=0x558910d08010@(G/w32)  mips_cpu source_A_ALU_execute
    1:2:3: TRACEDECL 0x55891131b3f0 <e47402> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu source_B_ALU_execute
    1:2:3: TRACEDECL 0x55891131b8a0 <e47412> {c98} @dt=0x558910d08010@(G/w32)  mips_cpu write_data_execute
    1:2:3: TRACEDECL 0x55891131bd50 <e47422> {c99} @dt=0x558910d08010@(G/w32)  mips_cpu ALU_output_execute
    1:2:3: TRACEDECL 0x55891131c1a0 <e47432> {c100} @dt=0x558910d08010@(G/w32)  mips_cpu ALU_HI_output_execute
    1:2:3: TRACEDECL 0x55891131c650 <e47442> {c101} @dt=0x558910d08010@(G/w32)  mips_cpu ALU_LO_output_execute
    1:2:3: TRACEDECL 0x55891131cb60 <e47452> {c102} @dt=0x558910d1e190@(G/w5)  mips_cpu Rs_execute
    1:2:3: TRACEDECL 0x55891131cfe0 <e47462> {c103} @dt=0x558910d1e190@(G/w5)  mips_cpu Rt_execute
    1:2:3: TRACEDECL 0x55891131d460 <e47472> {c104} @dt=0x558910d1e190@(G/w5)  mips_cpu Rd_execute
    1:2:3: TRACEDECL 0x55891131d8e0 <e47482> {c105} @dt=0x558910d08010@(G/w32)  mips_cpu sign_imm_execute
    1:2:3: TRACEDECL 0x55891131dd30 <e47492> {c108} @dt=0x558910ce6310@(G/w1)  mips_cpu register_write_memory
    1:2:3: TRACEDECL 0x55891131e1e0 <e47502> {c109} @dt=0x558910d1e190@(G/w5)  mips_cpu write_register_memory
    1:2:3: TRACEDECL 0x55891131e660 <e47512> {c110} @dt=0x558910ce6310@(G/w1)  mips_cpu memory_to_register_memory
    1:2:3: TRACEDECL 0x55891131eb40 <e47522> {c111} @dt=0x558910ce6310@(G/w1)  mips_cpu memory_write_memory
    1:2:3: TRACEDECL 0x55891131f020 <e47532> {c112} @dt=0x558910ce6310@(G/w1)  mips_cpu hi_lo_register_write_memory
    1:2:3: TRACEDECL 0x55891131f480 <e47542> {c113} @dt=0x558910ce6310@(G/w1)  mips_cpu program_counter_multiplexer_jump_memory
    1:2:3: TRACEDECL 0x55891131f970 <e47552> {c116} @dt=0x558910d08010@(G/w32)  mips_cpu ALU_output_memory
    1:2:3: TRACEDECL 0x55891131fe50 <e47562> {c117} @dt=0x558910d08010@(G/w32)  mips_cpu ALU_HI_output_memory
    1:2:3: TRACEDECL 0x558911320300 <e47572> {c118} @dt=0x558910d08010@(G/w32)  mips_cpu ALU_LO_output_memory
    1:2:3: TRACEDECL 0x5589113207b0 <e47582> {c119} @dt=0x558910d08010@(G/w32)  mips_cpu read_data_memory
    1:2:3: TRACEDECL 0x558911320c60 <e47592> {c120} @dt=0x558910d08010@(G/w32)  mips_cpu write_data_memory
    1:2:3: TRACEDECL 0x5589113210f0 <e47602> {c123} @dt=0x558910ce6310@(G/w1)  mips_cpu register_write_writeback
    1:2:3: TRACEDECL 0x5589113215c0 <e47612> {c124} @dt=0x558910ce6310@(G/w1)  mips_cpu hi_lo_register_write_writeback
    1:2:3: TRACEDECL 0x558911321aa0 <e47622> {c125} @dt=0x558910ce6310@(G/w1)  mips_cpu memory_to_register_writeback
    1:2:3: TRACEDECL 0x558911321ef0 <e47632> {c126} @dt=0x558910ce6310@(G/w1)  mips_cpu program_counter_multiplexer_jump_writeback
    1:2:3: TRACEDECL 0x5589113223e0 <e47642> {c129} @dt=0x558910d1e190@(G/w5)  mips_cpu write_register_writeback
    1:2:3: TRACEDECL 0x5589113228f0 <e47652> {c130} @dt=0x558910d08010@(G/w32)  mips_cpu result_writeback
    1:2:3: TRACEDECL 0x558911322d40 <e47662> {c131} @dt=0x558910d08010@(G/w32)  mips_cpu ALU_HI_output_writeback
    1:2:3: TRACEDECL 0x5589113231f0 <e47672> {c132} @dt=0x558910d08010@(G/w32)  mips_cpu ALU_LO_output_writeback
    1:2:3: TRACEDECL 0x558911323700 <e47682> {c133} @dt=0x558910d08010@(G/w32)  mips_cpu ALU_output_writeback
    1:2:3: TRACEDECL 0x558911323bb0 <e47692> {c134} @dt=0x558910d08010@(G/w32)  mips_cpu read_data_writeback
    1:2:3: TRACEDECL 0x558911324060 <e47702> {c137} @dt=0x558910ce6310@(G/w1)  mips_cpu stall_fetch
    1:2:3: TRACEDECL 0x5589113244e0 <e47712> {c138} @dt=0x558910ce6310@(G/w1)  mips_cpu stall_decode
    1:2:3: TRACEDECL 0x558911324960 <e47722> {c139} @dt=0x558910ce6310@(G/w1)  mips_cpu forward_A_decode
    1:2:3: TRACEDECL 0x558911324e10 <e47732> {c140} @dt=0x558910ce6310@(G/w1)  mips_cpu forward_B_decode
    1:2:3: TRACEDECL 0x558911325260 <e47742> {c141} @dt=0x558910ce6310@(G/w1)  mips_cpu flush_execute_register
    1:2:3: TRACEDECL 0x558911325770 <e47752> {c142} @dt=0x558910d514f0@(G/w2)  mips_cpu forward_A_execute
    1:2:3: TRACEDECL 0x558911325c20 <e47762> {c143} @dt=0x558910d514f0@(G/w2)  mips_cpu forward_B_execute
    1:2:3: TRACEDECL 0x558911326080 <e47772> {c144} @dt=0x558910ce6310@(G/w1)  mips_cpu flush_fetch_decode_register
    1:2:3: TRACEDECL 0x558911326540 <e47782> {n3} @dt=0x558910ce6310@(G/w1)  mips_cpu register_file clk
    1:2:3: TRACEDECL 0x5589113269c0 <e47792> {n4} @dt=0x558910ce6310@(G/w1)  mips_cpu register_file pipelined
    1:2:3: TRACEDECL 0x558911326e90 <e47802> {n5} @dt=0x558910ce6310@(G/w1)  mips_cpu register_file HI_LO_output
    1:2:3: TRACEDECL 0x558911327360 <e47812> {n6} @dt=0x558910ce6310@(G/w1)  mips_cpu register_file write_enable
    1:2:3: TRACEDECL 0x558911327780 <e47822> {n6} @dt=0x558910ce6310@(G/w1)  mips_cpu register_file hi_lo_register_write_enable
    1:2:3: TRACEDECL 0x558911327ce0 <e47832> {n7} @dt=0x558910d1e190@(G/w5)  mips_cpu register_file read_address_1
    1:2:3: TRACEDECL 0x558911328180 <e47842> {n7} @dt=0x558910d1e190@(G/w5)  mips_cpu register_file read_address_2
    1:2:3: TRACEDECL 0x558911328650 <e47852> {n7} @dt=0x558910d1e190@(G/w5)  mips_cpu register_file write_address
    1:2:3: TRACEDECL 0x558911328b10 <e47862> {n8} @dt=0x558910d08010@(G/w32)  mips_cpu register_file write_data
    1:2:3: TRACEDECL 0x558911328fe0 <e47872> {n8} @dt=0x558910d08010@(G/w32)  mips_cpu register_file HI_write_data
    1:2:3: TRACEDECL 0x5589113294c0 <e47882> {n8} @dt=0x558910d08010@(G/w32)  mips_cpu register_file LO_write_data
    1:2:3: TRACEDECL 0x558911329980 <e47892> {n9} @dt=0x558910d08010@(G/w32)  mips_cpu register_file read_data_1
    1:2:3: TRACEDECL 0x558911329e40 <e47902> {n9} @dt=0x558910d08010@(G/w32)  mips_cpu register_file read_data_2
    1:2:3: TRACEDECL 0x55891132a2e0 <e47912> {n10} @dt=0x558910d08010@(G/w32)  mips_cpu register_file read_register_2
    1:2:3: TRACEDECL 0x55891132a7f0 <e47922> {n13} @dt=0x558910e7b5b0@(w32)u[31:0]  mips_cpu register_file registers
    1:2:3: TRACEDECL 0x55891132acb0 <e47932> {n14} @dt=0x558910d08010@(G/w32)  mips_cpu register_file HI_reg
    1:2:3: TRACEDECL 0x55891132b180 <e47942> {n14} @dt=0x558910d08010@(G/w32)  mips_cpu register_file LO_reg
    1:2:3: TRACEDECL 0x55891132b620 <e47952> {n15} @dt=0x558910d08010@(G/w32)  mips_cpu register_file read_data_1_pre_mux
    1:2:3: TRACEDECL 0x55891132bb00 <e47962> {n16} @dt=0x558910d08010@(G/w32)  mips_cpu register_file read_data_2_pre_mux
    1:2:3: TRACEDECL 0x55891132bfe0 <e47972> {n29} @dt=0x558910ce6310@(G/w1)  mips_cpu register_file modified_write_clk
    1:2:3: TRACEDECL 0x55891132c4d0 <e47982> {m2} @dt=0x558910ce6310@(G/w1)  mips_cpu pc clk
    1:2:3: TRACEDECL 0x55891132c960 <e47992> {m3} @dt=0x558910d08010@(G/w32)  mips_cpu pc address_input
    1:2:3: TRACEDECL 0x55891132ce70 <e48002> {m4} @dt=0x558910ce6310@(G/w1)  mips_cpu pc enable
    1:2:3: TRACEDECL 0x55891132d2f0 <e48012> {m5} @dt=0x558910ce6310@(G/w1)  mips_cpu pc reset
    1:2:3: TRACEDECL 0x55891132d770 <e48022> {m6} @dt=0x558910ce6310@(G/w1)  mips_cpu pc halt
    1:2:3: TRACEDECL 0x55891132db90 <e48032> {m7} @dt=0x558910d08010@(G/w32)  mips_cpu pc address_output
    1:2:3: TRACEDECL 0x55891132e040 <e48042> {d3} @dt=0x558910d08010@(G/w32)  mips_cpu plus_four_adder a
    1:2:3: TRACEDECL 0x55891132e4f0 <e48052> {d3} @dt=0x558910d08010@(G/w32)  mips_cpu plus_four_adder b
    1:2:3: TRACEDECL 0x55891132e9a0 <e48062> {d4} @dt=0x558910d08010@(G/w32)  mips_cpu plus_four_adder z
    1:2:3: TRACEDECL 0x55891132edf0 <e48072> {k3} @dt=0x558910f7b2d0@(G/sw32)  mips_cpu program_counter_multiplexer BUS_WIDTH
    1:2:3: TRACEDECL 0x55891132f2a0 <e48082> {k6} @dt=0x558910ce6310@(G/w1)  mips_cpu program_counter_multiplexer control
    1:2:3: TRACEDECL 0x55891132f7a0 <e48092> {k7} @dt=0x558910d08010@(G/w32)  mips_cpu program_counter_multiplexer input_0
    1:2:3: TRACEDECL 0x55891132fca0 <e48102> {k8} @dt=0x558910d08010@(G/w32)  mips_cpu program_counter_multiplexer input_1
    1:2:3: TRACEDECL 0x5589113301a0 <e48112> {k10} @dt=0x558910d08010@(G/w32)  mips_cpu program_counter_multiplexer resolved
    1:2:3: TRACEDECL 0x5589113306a0 <e48122> {k3} @dt=0x558910f7b2d0@(G/sw32)  mips_cpu program_counter_multiplexer_two BUS_WIDTH
    1:2:3: TRACEDECL 0x558911330ba0 <e48132> {k6} @dt=0x558910ce6310@(G/w1)  mips_cpu program_counter_multiplexer_two control
    1:2:3: TRACEDECL 0x5589113310a0 <e48142> {k7} @dt=0x558910d08010@(G/w32)  mips_cpu program_counter_multiplexer_two input_0
    1:2:3: TRACEDECL 0x5589113315a0 <e48152> {k8} @dt=0x558910d08010@(G/w32)  mips_cpu program_counter_multiplexer_two input_1
    1:2:3: TRACEDECL 0x558911331aa0 <e48162> {k10} @dt=0x558910d08010@(G/w32)  mips_cpu program_counter_multiplexer_two resolved
    1:2:3: TRACEDECL 0x558911331f80 <e48172> {s3} @dt=0x558910ce6310@(G/w1)  mips_cpu fetch_decode_register clk
    1:2:3: TRACEDECL 0x558911332450 <e48182> {s4} @dt=0x558910ce6310@(G/w1)  mips_cpu fetch_decode_register enable
    1:2:3: TRACEDECL 0x558911332930 <e48192> {s5} @dt=0x558910ce6310@(G/w1)  mips_cpu fetch_decode_register clear
    1:2:3: TRACEDECL 0x558911332e00 <e48202> {s6} @dt=0x558910ce6310@(G/w1)  mips_cpu fetch_decode_register reset
    1:2:3: TRACEDECL 0x5589113332f0 <e48212> {s8} @dt=0x558910d08010@(G/w32)  mips_cpu fetch_decode_register instruction_fetch
    1:2:3: TRACEDECL 0x558911333710 <e48222> {s9} @dt=0x558910d08010@(G/w32)  mips_cpu fetch_decode_register program_counter_plus_four_fetch
    1:2:3: TRACEDECL 0x558911333c70 <e48232> {s11} @dt=0x558910d08010@(G/w32)  mips_cpu fetch_decode_register instruction_decode
    1:2:3: TRACEDECL 0x558911334150 <e48242> {s12} @dt=0x558910d08010@(G/w32)  mips_cpu fetch_decode_register program_counter_plus_four_decode
    1:2:3: TRACEDECL 0x558911334620 <e48252> {g3} @dt=0x558910d08010@(G/w32)  mips_cpu control_unit instruction
    1:2:3: TRACEDECL 0x558911334b30 <e48262> {g5} @dt=0x558910ce6310@(G/w1)  mips_cpu control_unit register_write
    1:2:3: TRACEDECL 0x558911334fe0 <e48272> {g6} @dt=0x558910ce6310@(G/w1)  mips_cpu control_unit memory_to_register
    1:2:3: TRACEDECL 0x558911335530 <e48282> {g7} @dt=0x558910ce6310@(G/w1)  mips_cpu control_unit memory_write
    1:2:3: TRACEDECL 0x5589113359f0 <e48292> {g8} @dt=0x558910ce6310@(G/w1)  mips_cpu control_unit ALU_src_B
    1:2:3: TRACEDECL 0x558911335e90 <e48302> {g9} @dt=0x558910ce6310@(G/w1)  mips_cpu control_unit register_destination
    1:2:3: TRACEDECL 0x5589113363b0 <e48312> {g10} @dt=0x558910ce6310@(G/w1)  mips_cpu control_unit branch
    1:2:3: TRACEDECL 0x558911336840 <e48322> {g11} @dt=0x558910ce6310@(G/w1)  mips_cpu control_unit hi_lo_register_write
    1:2:3: TRACEDECL 0x558911336d60 <e48332> {g12} @dt=0x558910d17630@(G/w6)  mips_cpu control_unit ALU_function
    1:2:3: TRACEDECL 0x558911337250 <e48342> {g13} @dt=0x558910ce6310@(G/w1)  mips_cpu control_unit program_counter_multiplexer_jump
    1:2:3: TRACEDECL 0x558911337710 <e48352> {g17} @dt=0x558910d17630@(G/w6)  mips_cpu control_unit op
    1:2:3: TRACEDECL 0x558911337bc0 <e48362> {g18} @dt=0x558910d1e190@(G/w5)  mips_cpu control_unit rt
    1:2:3: TRACEDECL 0x558911338070 <e48372> {g19} @dt=0x558910d17630@(G/w6)  mips_cpu control_unit funct
    1:2:3: TRACEDECL 0x558911338510 <e48382> {k3} @dt=0x558910f7b2d0@(G/sw32)  mips_cpu register_file_output_A_mux BUS_WIDTH
    1:2:3: TRACEDECL 0x558911338a00 <e48392> {k6} @dt=0x558910ce6310@(G/w1)  mips_cpu register_file_output_A_mux control
    1:2:3: TRACEDECL 0x558911338ee0 <e48402> {k7} @dt=0x558910d08010@(G/w32)  mips_cpu register_file_output_A_mux input_0
    1:2:3: TRACEDECL 0x5589113393c0 <e48412> {k8} @dt=0x558910d08010@(G/w32)  mips_cpu register_file_output_A_mux input_1
    1:2:3: TRACEDECL 0x5589113398b0 <e48422> {k10} @dt=0x558910d08010@(G/w32)  mips_cpu register_file_output_A_mux resolved
    1:2:3: TRACEDECL 0x558911339db0 <e48432> {k3} @dt=0x558910f7b2d0@(G/sw32)  mips_cpu register_file_output_B_mux BUS_WIDTH
    1:2:3: TRACEDECL 0x55891133a2a0 <e48442> {k6} @dt=0x558910ce6310@(G/w1)  mips_cpu register_file_output_B_mux control
    1:2:3: TRACEDECL 0x55891133a780 <e48452> {k7} @dt=0x558910d08010@(G/w32)  mips_cpu register_file_output_B_mux input_0
    1:2:3: TRACEDECL 0x55891133ac60 <e48462> {k8} @dt=0x558910d08010@(G/w32)  mips_cpu register_file_output_B_mux input_1
    1:2:3: TRACEDECL 0x55891133b150 <e48472> {k10} @dt=0x558910d08010@(G/w32)  mips_cpu register_file_output_B_mux resolved
    1:2:3: TRACEDECL 0x55891133b630 <e48482> {h3} @dt=0x558910d17630@(G/w6)  mips_cpu reg_output_comparator op
    1:2:3: TRACEDECL 0x55891133baf0 <e48492> {h4} @dt=0x558910d1e190@(G/w5)  mips_cpu reg_output_comparator rt
    1:2:3: TRACEDECL 0x55891133bfc0 <e48502> {h5} @dt=0x558910d08010@(G/w32)  mips_cpu reg_output_comparator a
    1:2:3: TRACEDECL 0x55891133c490 <e48512> {h6} @dt=0x558910d08010@(G/w32)  mips_cpu reg_output_comparator b
    1:2:3: TRACEDECL 0x55891133c960 <e48522> {h7} @dt=0x558910ce6310@(G/w1)  mips_cpu reg_output_comparator c
    1:2:3: TRACEDECL 0x55891133ce70 <e48532> {f3} @dt=0x558910ce6310@(G/w1)  mips_cpu program_counter_source_and_gate_decode input_A
    1:2:3: TRACEDECL 0x55891133d380 <e48542> {f4} @dt=0x558910ce6310@(G/w1)  mips_cpu program_counter_source_and_gate_decode input_B
    1:2:3: TRACEDECL 0x55891133d840 <e48552> {f6} @dt=0x558910ce6310@(G/w1)  mips_cpu program_counter_source_and_gate_decode output_C
    1:2:3: TRACEDECL 0x55891133de10 <e48562> {o3} @dt=0x558910d25f30@(G/w16)  mips_cpu sign_extender_decode short_input
    1:2:3: TRACEDECL 0x55891133e2b0 <e48572> {o4} @dt=0x558910d08010@(G/w32)  mips_cpu sign_extender_decode extended_output
    1:2:3: TRACEDECL 0x55891133e7d0 <e48582> {j3} @dt=0x558910f7b2d0@(G/sw32)  mips_cpu shifter_decode shift_distance
    1:2:3: TRACEDECL 0x55891133ec60 <e48592> {j6} @dt=0x558910d08010@(G/w32)  mips_cpu shifter_decode shift_input
    1:2:3: TRACEDECL 0x55891133f130 <e48602> {j7} @dt=0x558910d08010@(G/w32)  mips_cpu shifter_decode shift_output
    1:2:3: TRACEDECL 0x55891133f610 <e48612> {d3} @dt=0x558910d08010@(G/w32)  mips_cpu adder_decode a
    1:2:3: TRACEDECL 0x55891133fac0 <e48622> {d3} @dt=0x558910d08010@(G/w32)  mips_cpu adder_decode b
    1:2:3: TRACEDECL 0x55891133ff40 <e48632> {d4} @dt=0x558910d08010@(G/w32)  mips_cpu adder_decode z
    1:2:3: TRACEDECL 0x5589113403e0 <e48642> {q3} @dt=0x558910ce6310@(G/w1)  mips_cpu decode_execute_register clk
    1:2:3: TRACEDECL 0x5589113408c0 <e48652> {q4} @dt=0x558910ce6310@(G/w1)  mips_cpu decode_execute_register clear
    1:2:3: TRACEDECL 0x558911340d60 <e48662> {q5} @dt=0x558910ce6310@(G/w1)  mips_cpu decode_execute_register reset
    1:2:3: TRACEDECL 0x558911341270 <e48672> {q7} @dt=0x558910ce6310@(G/w1)  mips_cpu decode_execute_register register_write_decode
    1:2:3: TRACEDECL 0x5589113416e0 <e48682> {q8} @dt=0x558910ce6310@(G/w1)  mips_cpu decode_execute_register memory_to_register_decode
    1:2:3: TRACEDECL 0x558911341c90 <e48692> {q9} @dt=0x558910ce6310@(G/w1)  mips_cpu decode_execute_register memory_write_decode
    1:2:3: TRACEDECL 0x558911342100 <e48702> {q10} @dt=0x558910ce6310@(G/w1)  mips_cpu decode_execute_register ALU_src_B_decode
    1:2:3: TRACEDECL 0x5589113425c0 <e48712> {q11} @dt=0x558910ce6310@(G/w1)  mips_cpu decode_execute_register register_destination_decode
    1:2:3: TRACEDECL 0x558911342af0 <e48722> {q12} @dt=0x558910ce6310@(G/w1)  mips_cpu decode_execute_register hi_lo_register_write_decode
    1:2:3: TRACEDECL 0x558911343050 <e48732> {q13} @dt=0x558910d17630@(G/w6)  mips_cpu decode_execute_register ALU_function_decode
    1:2:3: TRACEDECL 0x558911343530 <e48742> {q14} @dt=0x558910d1e190@(G/w5)  mips_cpu decode_execute_register Rs_decode
    1:2:3: TRACEDECL 0x558911343a10 <e48752> {q15} @dt=0x558910d1e190@(G/w5)  mips_cpu decode_execute_register Rt_decode
    1:2:3: TRACEDECL 0x558911343ef0 <e48762> {q16} @dt=0x558910d1e190@(G/w5)  mips_cpu decode_execute_register Rd_decode
    1:2:3: TRACEDECL 0x558911344390 <e48772> {q17} @dt=0x558910d08010@(G/w32)  mips_cpu decode_execute_register sign_imm_decode
    1:2:3: TRACEDECL 0x558911344870 <e48782> {q18} @dt=0x558910ce6310@(G/w1)  mips_cpu decode_execute_register program_counter_multiplexer_jump_decode
    1:2:3: TRACEDECL 0x558911344de0 <e48792> {q20} @dt=0x558910ce6310@(G/w1)  mips_cpu decode_execute_register register_write_execute
    1:2:3: TRACEDECL 0x5589113452b0 <e48802> {q21} @dt=0x558910ce6310@(G/w1)  mips_cpu decode_execute_register memory_to_register_execute
    1:2:3: TRACEDECL 0x558911345860 <e48812> {q22} @dt=0x558910ce6310@(G/w1)  mips_cpu decode_execute_register memory_write_execute
    1:2:3: TRACEDECL 0x558911345d50 <e48822> {q23} @dt=0x558910ce6310@(G/w1)  mips_cpu decode_execute_register ALU_src_B_execute
    1:2:3: TRACEDECL 0x558911346210 <e48832> {q24} @dt=0x558910ce6310@(G/w1)  mips_cpu decode_execute_register register_destination_execute
    1:2:3: TRACEDECL 0x558911346740 <e48842> {q25} @dt=0x558910ce6310@(G/w1)  mips_cpu decode_execute_register hi_lo_register_write_execute
    1:2:3: TRACEDECL 0x558911346ca0 <e48852> {q26} @dt=0x558910d17630@(G/w6)  mips_cpu decode_execute_register ALU_function_execute
    1:2:3: TRACEDECL 0x558911347180 <e48862> {q27} @dt=0x558910d1e190@(G/w5)  mips_cpu decode_execute_register Rs_execute
    1:2:3: TRACEDECL 0x558911347660 <e48872> {q28} @dt=0x558910d1e190@(G/w5)  mips_cpu decode_execute_register Rt_execute
    1:2:3: TRACEDECL 0x558911347b40 <e48882> {q29} @dt=0x558910d1e190@(G/w5)  mips_cpu decode_execute_register Rd_execute
    1:2:3: TRACEDECL 0x558911347fe0 <e48892> {q30} @dt=0x558910d08010@(G/w32)  mips_cpu decode_execute_register sign_imm_execute
    1:2:3: TRACEDECL 0x5589113484c0 <e48902> {q31} @dt=0x558910ce6310@(G/w1)  mips_cpu decode_execute_register program_counter_multiplexer_jump_execute
    1:2:3: TRACEDECL 0x558911348a30 <e48912> {q34} @dt=0x558910d08010@(G/w32)  mips_cpu decode_execute_register read_data_one_decode
    1:2:3: TRACEDECL 0x558911348f40 <e48922> {q35} @dt=0x558910d08010@(G/w32)  mips_cpu decode_execute_register read_data_two_decode
    1:2:3: TRACEDECL 0x558911349440 <e48932> {q37} @dt=0x558910d08010@(G/w32)  mips_cpu decode_execute_register read_data_one_execute
    1:2:3: TRACEDECL 0x558911349940 <e48942> {q38} @dt=0x558910d08010@(G/w32)  mips_cpu decode_execute_register read_data_two_execute
    1:2:3: TRACEDECL 0x558911349e30 <e48952> {k3} @dt=0x558910f7b2d0@(G/sw32)  mips_cpu write_register_execute_mux BUS_WIDTH
    1:2:3: TRACEDECL 0x55891134a310 <e48962> {k6} @dt=0x558910ce6310@(G/w1)  mips_cpu write_register_execute_mux control
    1:2:3: TRACEDECL 0x55891134a7f0 <e48972> {k7} @dt=0x558910d1e190@(G/w5)  mips_cpu write_register_execute_mux input_0
    1:2:3: TRACEDECL 0x55891134acd0 <e48982> {k8} @dt=0x558910d1e190@(G/w5)  mips_cpu write_register_execute_mux input_1
    1:2:3: TRACEDECL 0x55891134b1c0 <e48992> {k10} @dt=0x558910d1e190@(G/w5)  mips_cpu write_register_execute_mux resolved
    1:2:3: TRACEDECL 0x55891134b6d0 <e49002> {l3} @dt=0x558910f7b2d0@(G/sw32)  mips_cpu register_file_output_A_execute_mux BUS_WIDTH
    1:2:3: TRACEDECL 0x55891134bbd0 <e49012> {l6} @dt=0x558910d514f0@(G/w2)  mips_cpu register_file_output_A_execute_mux control
    1:2:3: TRACEDECL 0x55891134c0c0 <e49022> {l7} @dt=0x558910d08010@(G/w32)  mips_cpu register_file_output_A_execute_mux input_0
    1:2:3: TRACEDECL 0x55891134c5c0 <e49032> {l8} @dt=0x558910d08010@(G/w32)  mips_cpu register_file_output_A_execute_mux input_1
    1:2:3: TRACEDECL 0x55891134cac0 <e49042> {l9} @dt=0x558910d08010@(G/w32)  mips_cpu register_file_output_A_execute_mux input_2
    1:2:3: TRACEDECL 0x55891134cfc0 <e49052> {l10} @dt=0x558910d08010@(G/w32)  mips_cpu register_file_output_A_execute_mux input_3
    1:2:3: TRACEDECL 0x55891134d4d0 <e49062> {l12} @dt=0x558910d08010@(G/w32)  mips_cpu register_file_output_A_execute_mux resolved
    1:2:3: TRACEDECL 0x55891134d9e0 <e49072> {l3} @dt=0x558910f7b2d0@(G/sw32)  mips_cpu register_file_output_B_execute_mux BUS_WIDTH
    1:2:3: TRACEDECL 0x55891134ded0 <e49082> {l6} @dt=0x558910d514f0@(G/w2)  mips_cpu register_file_output_B_execute_mux control
    1:2:3: TRACEDECL 0x55891134e3c0 <e49092> {l7} @dt=0x558910d08010@(G/w32)  mips_cpu register_file_output_B_execute_mux input_0
    1:2:3: TRACEDECL 0x55891134e8c0 <e49102> {l8} @dt=0x558910d08010@(G/w32)  mips_cpu register_file_output_B_execute_mux input_1
    1:2:3: TRACEDECL 0x55891134edc0 <e49112> {l9} @dt=0x558910d08010@(G/w32)  mips_cpu register_file_output_B_execute_mux input_2
    1:2:3: TRACEDECL 0x55891134f2c0 <e49122> {l10} @dt=0x558910d08010@(G/w32)  mips_cpu register_file_output_B_execute_mux input_3
    1:2:3: TRACEDECL 0x55891134f7d0 <e49132> {l12} @dt=0x558910d08010@(G/w32)  mips_cpu register_file_output_B_execute_mux resolved
    1:2:3: TRACEDECL 0x55891134fce0 <e49142> {k3} @dt=0x558910f7b2d0@(G/sw32)  mips_cpu source_B_ALU_mux BUS_WIDTH
    1:2:3: TRACEDECL 0x5589113501e0 <e49152> {k6} @dt=0x558910ce6310@(G/w1)  mips_cpu source_B_ALU_mux control
    1:2:3: TRACEDECL 0x5589113506b0 <e49162> {k7} @dt=0x558910d08010@(G/w32)  mips_cpu source_B_ALU_mux input_0
    1:2:3: TRACEDECL 0x558911350b80 <e49172> {k8} @dt=0x558910d08010@(G/w32)  mips_cpu source_B_ALU_mux input_1
    1:2:3: TRACEDECL 0x558911351050 <e49182> {k10} @dt=0x558910d08010@(G/w32)  mips_cpu source_B_ALU_mux resolved
    1:2:3: TRACEDECL 0x558911351510 <e49192> {e4} @dt=0x558910d17630@(G/w6)  mips_cpu alu ALU_operation
    1:2:3: TRACEDECL 0x558911351a20 <e49202> {e5} @dt=0x558910d08010@(G/w32)  mips_cpu alu input_1
    1:2:3: TRACEDECL 0x558911351ea0 <e49212> {e6} @dt=0x558910d08010@(G/w32)  mips_cpu alu input_2
    1:2:3: TRACEDECL 0x558911352320 <e49222> {e8} @dt=0x558910d08010@(G/w32)  mips_cpu alu ALU_output
    1:2:3: TRACEDECL 0x558911352740 <e49232> {e9} @dt=0x558910d08010@(G/w32)  mips_cpu alu ALU_HI_output
    1:2:3: TRACEDECL 0x558911352bf0 <e49242> {e10} @dt=0x558910d08010@(G/w32)  mips_cpu alu ALU_LO_output
    1:2:3: TRACEDECL 0x5589113530a0 <e49252> {e14} @dt=0x558910d1e190@(G/w5)  mips_cpu alu shift_amount
    1:2:3: TRACEDECL 0x558911353560 <e49262> {e15} @dt=0x558910da4670@(G/w64)  mips_cpu alu sign_extened_input_1
    1:2:3: TRACEDECL 0x558911353a30 <e49272> {e16} @dt=0x558910da4670@(G/w64)  mips_cpu alu sign_extened_input_2
    1:2:3: TRACEDECL 0x558911353f00 <e49282> {e17} @dt=0x558910da4670@(G/w64)  mips_cpu alu extended_input_1
    1:2:3: TRACEDECL 0x5589113543d0 <e49292> {e18} @dt=0x558910da4670@(G/w64)  mips_cpu alu extended_input_2
    1:2:3: TRACEDECL 0x5589113548a0 <e49302> {e19} @dt=0x558910da4670@(G/w64)  mips_cpu alu ALU_HI_LO_output
    1:2:3: TRACEDECL 0x558911354d80 <e49312> {r3} @dt=0x558910ce6310@(G/w1)  mips_cpu execute_memory_register clk
    1:2:3: TRACEDECL 0x558911355260 <e49322> {r4} @dt=0x558910ce6310@(G/w1)  mips_cpu execute_memory_register reset
    1:2:3: TRACEDECL 0x558911355750 <e49332> {r7} @dt=0x558910ce6310@(G/w1)  mips_cpu execute_memory_register register_write_execute
    1:2:3: TRACEDECL 0x558911355c20 <e49342> {r8} @dt=0x558910ce6310@(G/w1)  mips_cpu execute_memory_register memory_to_register_execute
    1:2:3: TRACEDECL 0x5589113561d0 <e49352> {r9} @dt=0x558910ce6310@(G/w1)  mips_cpu execute_memory_register memory_write_execute
    1:2:3: TRACEDECL 0x558911356650 <e49362> {r10} @dt=0x558910ce6310@(G/w1)  mips_cpu execute_memory_register hi_lo_register_write_execute
    1:2:3: TRACEDECL 0x558911356b30 <e49372> {r11} @dt=0x558910ce6310@(G/w1)  mips_cpu execute_memory_register program_counter_multiplexer_jump_execute
    1:2:3: TRACEDECL 0x558911357050 <e49382> {r13} @dt=0x558910ce6310@(G/w1)  mips_cpu execute_memory_register register_write_memory
    1:2:3: TRACEDECL 0x558911357520 <e49392> {r14} @dt=0x558910ce6310@(G/w1)  mips_cpu execute_memory_register memory_to_register_memory
    1:2:3: TRACEDECL 0x558911357ad0 <e49402> {r15} @dt=0x558910ce6310@(G/w1)  mips_cpu execute_memory_register memory_write_memory
    1:2:3: TRACEDECL 0x558911357f90 <e49412> {r16} @dt=0x558910ce6310@(G/w1)  mips_cpu execute_memory_register hi_lo_register_write_memory
    1:2:3: TRACEDECL 0x558911358470 <e49422> {r17} @dt=0x558910ce6310@(G/w1)  mips_cpu execute_memory_register program_counter_multiplexer_jump_memory
    1:2:3: TRACEDECL 0x558911358980 <e49432> {r20} @dt=0x558910d08010@(G/w32)  mips_cpu execute_memory_register ALU_output_execute
    1:2:3: TRACEDECL 0x558911358ed0 <e49442> {r21} @dt=0x558910d08010@(G/w32)  mips_cpu execute_memory_register ALU_HI_output_execute
    1:2:3: TRACEDECL 0x5589113593e0 <e49452> {r22} @dt=0x558910d08010@(G/w32)  mips_cpu execute_memory_register ALU_LO_output_execute
    1:2:3: TRACEDECL 0x5589113598d0 <e49462> {r23} @dt=0x558910d08010@(G/w32)  mips_cpu execute_memory_register write_data_execute
    1:2:3: TRACEDECL 0x558911359dd0 <e49472> {r24} @dt=0x558910d1e190@(G/w5)  mips_cpu execute_memory_register write_register_execute
    1:2:3: TRACEDECL 0x55891135a2d0 <e49482> {r26} @dt=0x558910d08010@(G/w32)  mips_cpu execute_memory_register ALU_output_memory
    1:2:3: TRACEDECL 0x55891135a7d0 <e49492> {r27} @dt=0x558910d08010@(G/w32)  mips_cpu execute_memory_register ALU_HI_output_memory
    1:2:3: TRACEDECL 0x55891135ace0 <e49502> {r28} @dt=0x558910d08010@(G/w32)  mips_cpu execute_memory_register ALU_LO_output_memory
    1:2:3: TRACEDECL 0x55891135b1d0 <e49512> {r29} @dt=0x558910d08010@(G/w32)  mips_cpu execute_memory_register write_data_memory
    1:2:3: TRACEDECL 0x55891135b6d0 <e49522> {r30} @dt=0x558910d1e190@(G/w5)  mips_cpu execute_memory_register write_register_memory
    1:2:3: TRACEDECL 0x55891135bbf0 <e49532> {t3} @dt=0x558910ce6310@(G/w1)  mips_cpu memory_writeback_register clk
    1:2:3: TRACEDECL 0x55891135c080 <e49542> {t4} @dt=0x558910ce6310@(G/w1)  mips_cpu memory_writeback_register reset
    1:2:3: TRACEDECL 0x55891135c590 <e49552> {t6} @dt=0x558910ce6310@(G/w1)  mips_cpu memory_writeback_register register_write_memory
    1:2:3: TRACEDECL 0x55891135cab0 <e49562> {t7} @dt=0x558910ce6310@(G/w1)  mips_cpu memory_writeback_register memory_to_register_memory
    1:2:3: TRACEDECL 0x55891135cfe0 <e49572> {t8} @dt=0x558910ce6310@(G/w1)  mips_cpu memory_writeback_register hi_lo_register_write_memory
    1:2:3: TRACEDECL 0x55891135d4c0 <e49582> {t9} @dt=0x558910ce6310@(G/w1)  mips_cpu memory_writeback_register program_counter_multiplexer_jump_memory
    1:2:3: TRACEDECL 0x55891135daa0 <e49592> {t11} @dt=0x558910ce6310@(G/w1)  mips_cpu memory_writeback_register register_write_writeback
    1:2:3: TRACEDECL 0x55891135df60 <e49602> {t12} @dt=0x558910ce6310@(G/w1)  mips_cpu memory_writeback_register memory_to_register_writeback
    1:2:3: TRACEDECL 0x55891135e490 <e49612> {t13} @dt=0x558910ce6310@(G/w1)  mips_cpu memory_writeback_register hi_lo_register_write_writeback
    1:2:3: TRACEDECL 0x55891135e920 <e49622> {t14} @dt=0x558910ce6310@(G/w1)  mips_cpu memory_writeback_register program_counter_multiplexer_jump_writeback
    1:2:3: TRACEDECL 0x55891135ee90 <e49632> {t17} @dt=0x558910d08010@(G/w32)  mips_cpu memory_writeback_register ALU_output_memory
    1:2:3: TRACEDECL 0x55891135f360 <e49642> {t18} @dt=0x558910d1e190@(G/w5)  mips_cpu memory_writeback_register write_register_memory
    1:2:3: TRACEDECL 0x55891135f910 <e49652> {t19} @dt=0x558910d08010@(G/w32)  mips_cpu memory_writeback_register ALU_HI_output_memory
    1:2:3: TRACEDECL 0x55891135fe10 <e49662> {t20} @dt=0x558910d08010@(G/w32)  mips_cpu memory_writeback_register ALU_LO_output_memory
    1:2:3: TRACEDECL 0x558911360300 <e49672> {t21} @dt=0x558910d08010@(G/w32)  mips_cpu memory_writeback_register read_data_memory
    1:2:3: TRACEDECL 0x558911360800 <e49682> {t23} @dt=0x558910d08010@(G/w32)  mips_cpu memory_writeback_register ALU_output_writeback
    1:2:3: TRACEDECL 0x558911360c70 <e49692> {t24} @dt=0x558910d1e190@(G/w5)  mips_cpu memory_writeback_register write_register_writeback
    1:2:3: TRACEDECL 0x558911361180 <e49702> {t25} @dt=0x558910d08010@(G/w32)  mips_cpu memory_writeback_register ALU_HI_output_writeback
    1:2:3: TRACEDECL 0x558911361690 <e49712> {t26} @dt=0x558910d08010@(G/w32)  mips_cpu memory_writeback_register ALU_LO_output_writeback
    1:2:3: TRACEDECL 0x558911361c40 <e49722> {t27} @dt=0x558910d08010@(G/w32)  mips_cpu memory_writeback_register read_data_writeback
    1:2:3: TRACEDECL 0x558911362190 <e49732> {k3} @dt=0x558910f7b2d0@(G/sw32)  mips_cpu writeback_mux BUS_WIDTH
    1:2:3: TRACEDECL 0x558911362690 <e49742> {k6} @dt=0x558910ce6310@(G/w1)  mips_cpu writeback_mux control
    1:2:3: TRACEDECL 0x558911362b60 <e49752> {k7} @dt=0x558910d08010@(G/w32)  mips_cpu writeback_mux input_0
    1:2:3: TRACEDECL 0x558911363030 <e49762> {k8} @dt=0x558910d08010@(G/w32)  mips_cpu writeback_mux input_1
    1:2:3: TRACEDECL 0x558911363500 <e49772> {k10} @dt=0x558910d08010@(G/w32)  mips_cpu writeback_mux resolved
    1:2:3: TRACEDECL 0x5589113639d0 <e49782> {i2} @dt=0x558910ce6310@(G/w1)  mips_cpu hazard_unit branch_decode
    1:2:3: TRACEDECL 0x558911363ea0 <e49792> {i3} @dt=0x558910d1e190@(G/w5)  mips_cpu hazard_unit Rs_decode
    1:2:3: TRACEDECL 0x558911364370 <e49802> {i4} @dt=0x558910d1e190@(G/w5)  mips_cpu hazard_unit Rt_decode
    1:2:3: TRACEDECL 0x558911364840 <e49812> {i5} @dt=0x558910d1e190@(G/w5)  mips_cpu hazard_unit Rs_execute
    1:2:3: TRACEDECL 0x558911364d10 <e49822> {i6} @dt=0x558910d1e190@(G/w5)  mips_cpu hazard_unit Rt_execute
    1:2:3: TRACEDECL 0x5589113651b0 <e49832> {i7} @dt=0x558910d1e190@(G/w5)  mips_cpu hazard_unit write_register_execute
    1:2:3: TRACEDECL 0x558911365650 <e49842> {i8} @dt=0x558910ce6310@(G/w1)  mips_cpu hazard_unit memory_to_register_execute
    1:2:3: TRACEDECL 0x558911365b40 <e49852> {i9} @dt=0x558910ce6310@(G/w1)  mips_cpu hazard_unit register_write_execute
    1:2:3: TRACEDECL 0x558911366020 <e49862> {i10} @dt=0x558910d1e190@(G/w5)  mips_cpu hazard_unit write_register_memory
    1:2:3: TRACEDECL 0x558911366510 <e49872> {i11} @dt=0x558910ce6310@(G/w1)  mips_cpu hazard_unit memory_to_register_memory
    1:2:3: TRACEDECL 0x558911366a00 <e49882> {i12} @dt=0x558910ce6310@(G/w1)  mips_cpu hazard_unit register_write_memory
    1:2:3: TRACEDECL 0x558911366ef0 <e49892> {i13} @dt=0x558910d1e190@(G/w5)  mips_cpu hazard_unit write_register_writeback
    1:2:3: TRACEDECL 0x5589113673f0 <e49902> {i14} @dt=0x558910ce6310@(G/w1)  mips_cpu hazard_unit register_write_writeback
    1:2:3: TRACEDECL 0x558911367870 <e49912> {i15} @dt=0x558910ce6310@(G/w1)  mips_cpu hazard_unit program_counter_multiplexer_jump_writeback
    1:2:3: TRACEDECL 0x558911367d60 <e49922> {i17} @dt=0x558910ce6310@(G/w1)  mips_cpu hazard_unit stall_fetch
    1:2:3: TRACEDECL 0x558911368260 <e49932> {i18} @dt=0x558910ce6310@(G/w1)  mips_cpu hazard_unit stall_decode
    1:2:3: TRACEDECL 0x558911368780 <e49942> {i19} @dt=0x558910ce6310@(G/w1)  mips_cpu hazard_unit forward_register_file_output_1_decode
    1:2:3: TRACEDECL 0x558911368c90 <e49952> {i20} @dt=0x558910ce6310@(G/w1)  mips_cpu hazard_unit forward_register_file_output_2_decode
    1:2:3: TRACEDECL 0x558911369220 <e49962> {i21} @dt=0x558910ce6310@(G/w1)  mips_cpu hazard_unit flush_execute_register
    1:2:3: TRACEDECL 0x558911369680 <e49972> {i22} @dt=0x558910d514f0@(G/w2)  mips_cpu hazard_unit forward_register_file_output_1_execute
    1:2:3: TRACEDECL 0x558911369b90 <e49982> {i23} @dt=0x558910d514f0@(G/w2)  mips_cpu hazard_unit forward_register_file_output_2_execute
    1:2:3: TRACEDECL 0x55891136a080 <e49992> {i26} @dt=0x558910ce6310@(G/w1)  mips_cpu hazard_unit lwstall
    1:2:3: TRACEDECL 0x55891136a580 <e50002> {i27} @dt=0x558910ce6310@(G/w1)  mips_cpu hazard_unit branchstall
    1:2:3: TRACEDECL 0x55891136aa40 <e50012> {p3} @dt=0x558910ce6310@(G/w1)  mips_cpu or_gate input_A
    1:2:3: TRACEDECL 0x55891136aef0 <e50022> {p4} @dt=0x558910ce6310@(G/w1)  mips_cpu or_gate input_B
    1:2:3: TRACEDECL 0x55891136b3a0 <e50032> {p6} @dt=0x558910ce6310@(G/w1)  mips_cpu or_gate output_C
    1:2: CFUNC 0x5589114b0d30 <e63805> {c445}  _combo__TOP__1 [STATICU]
    1:2:3: ASSIGNW 0x558911139a10 <e64232> {c445} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1: AND 0x558911139ad0 <e64230> {c445} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1: VARREF 0x558911139b90 <e64228> {c445} @dt=0x5589114dbb10@(G/wu32/1)  clk [RV] <- VAR 0x558910f89540 <e24466> {c6} @dt=0x558910ce6310@(G/w1)  clk [PI] INPUT [P] PORT
    1:2:3:1:2: VARREF 0x558911139cb0 <e64229> {c445} @dt=0x5589114dbb10@(G/wu32/1)  clk_enable [RV] <- VAR 0x558910f8a2c0 <e24489> {c13} @dt=0x558910ce6310@(G/w1)  clk_enable [PI] INPUT [P] PORT
    1:2:3:2: VARREF 0x558911139dd0 <e64231> {c445} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__internal_clk [LV] => VAR 0x558911054210 <e21566> {c27} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__internal_clk [CLK] VAR
    1:2: CFUNC 0x5589114b7b20 <e63807> {c445}  _settle__TOP__2 [SLOW] [STATICU]
    1:2:2: VAR 0x5589114fca60 <e70087#> {e53} @dt=0x558910da4670@(G/w64)  __Vtemp1 STMTTEMP
    1:2:2: VAR 0x5589114fcee0 <e70104#> {e49} @dt=0x558910da4670@(G/w64)  __Vtemp2 STMTTEMP
    1:2:3: ASSIGNW 0x5589113a1460 <e64237> {c445} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1: AND 0x5589113a1520 <e64235> {c445} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1: VARREF 0x5589113a15e0 <e64233> {c445} @dt=0x5589114dbb10@(G/wu32/1)  clk [RV] <- VAR 0x558910f89540 <e24466> {c6} @dt=0x558910ce6310@(G/w1)  clk [PI] INPUT [P] PORT
    1:2:3:1:2: VARREF 0x5589113a1700 <e64234> {c445} @dt=0x5589114dbb10@(G/wu32/1)  clk_enable [RV] <- VAR 0x558910f8a2c0 <e24489> {c13} @dt=0x558910ce6310@(G/w1)  clk_enable [PI] INPUT [P] PORT
    1:2:3:2: VARREF 0x5589113a1820 <e64236> {c445} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__internal_clk [LV] => VAR 0x558911054210 <e21566> {c27} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__internal_clk [CLK] VAR
    1:2:3: ASSIGNW 0x5589113a0830 <e59154> {c149} @dt=0x558910d08010@(G/w32)
    1:2:3:1: VARREF 0x5589113a08f0 <e21748> {c149} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__write_data_memory [RV] <- VAR 0x55891105d560 <e21724> {c120} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__write_data_memory VAR
    1:2:3:2: VARREF 0x5589113a0a10 <e21749> {c149} @dt=0x558910d08010@(G/w32)  data_writedata [LV] => VAR 0x558910f8b880 <e24525> {c23} @dt=0x558910d08010@(G/w32)  data_writedata [PO] OUTPUT [P] PORT
    1:2:3: ASSIGNW 0x5589113a0b30 <e64240> {c150} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1: VARREF 0x5589113a0bf0 <e64238> {c150} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_write_memory [RV] <- VAR 0x55891105cae0 <e21717> {c111} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_memory VAR
    1:2:3:2: VARREF 0x5589113a0d10 <e64239> {c150} @dt=0x5589114dbb10@(G/wu32/1)  data_write [LV] => VAR 0x558910f8b140 <e24513> {c21} @dt=0x558910ce6310@(G/w1)  data_write [PO] OUTPUT [P] PORT
    1:2:3: ASSIGNW 0x5589113a42e0 <e59158> {n24} @dt=0x558910d08010@(G/w32)
    1:2:3:1: ARRAYSEL 0x5589113a43a0 <e23438> {n24} @dt=0x558910d08010@(G/w32)
    1:2:3:1:1: VARREF 0x5589113a5020 <e16314> {n24} @dt=0x558910e7b5b0@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers [RV] <- VAR 0x558911064ed0 <e16162> {n13} @dt=0x558910e7b5b0@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers VAR
    1:2:3:1:2: CONST 0x5589113a5140 <e64244> {n24} @dt=0x5589114b73d0@(G/swu32/5)  5'h2
    1:2:3:2: VARREF 0x5589113a52b0 <e23439> {n24} @dt=0x558910d08010@(G/w32)  register_v0 [LV] => VAR 0x558910f89f20 <e24483> {c10} @dt=0x558910d08010@(G/w32)  register_v0 [PO] OUTPUT [P] PORT
    1:2:3: ASSIGNW 0x558911465e00 <e59160> {k13} @dt=0x558910d08010@(G/w32)
    1:2:3:1: COND 0x558911465ec0 <e23261> {k13} @dt=0x558910d08010@(G/w32)
    1:2:3:1:1: VARREF 0x558911465f80 <e64245> {k13} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_to_register_writeback [RV] <- VAR 0x55891105d9e0 <e21727> {c125} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_writeback VAR
    1:2:3:1:2: VARREF 0x5589114660e0 <e23259> {k13} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__read_data_writeback [RV] <- VAR 0x55891105e460 <e21734> {c134} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__read_data_writeback VAR
    1:2:3:1:3: VARREF 0x558911466230 <e23260> {k13} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_writeback [RV] <- VAR 0x55891105e2e0 <e21733> {c133} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_writeback VAR
    1:2:3:2: VARREF 0x558911466380 <e23262> {k13} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__result_writeback [LV] => VAR 0x55891105de60 <e21730> {c130} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__result_writeback VAR
    1:2:3: ASSIGNW 0x55891139a210 <e59162> {c148} @dt=0x558910d08010@(G/w32)
    1:2:3:1: VARREF 0x558911374770 <e21745> {c148} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VAR 0x55891105cf60 <e21720> {c116} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:3:2: VARREF 0x5589113a0710 <e21746> {c148} @dt=0x558910d08010@(G/w32)  data_address [LV] => VAR 0x558910f8ada0 <e24507> {c20} @dt=0x558910d08010@(G/w32)  data_address [PO] OUTPUT [P] PORT
    1:2:3: ASSIGNW 0x5589113a0e30 <e64248> {c151} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1: VARREF 0x5589113a0ef0 <e64246> {c151} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_to_register_memory [RV] <- VAR 0x55891105c960 <e21716> {c110} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_memory VAR
    1:2:3:2: VARREF 0x5589113a1010 <e64247> {c151} @dt=0x5589114dbb10@(G/wu32/1)  data_read [LV] => VAR 0x558910f8b4e0 <e24519> {c22} @dt=0x558910ce6310@(G/w1)  data_read [PO] OUTPUT [P] PORT
    1:2:3: ASSIGNW 0x5589113a1130 <e59166> {c154} @dt=0x558910d08010@(G/w32)
    1:2:3:1: VARREF 0x5589113a11f0 <e21757> {c154} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_fetch [RV] <- VAR 0x558911054690 <e21569> {c34} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_fetch VAR
    1:2:3:2: VARREF 0x5589113a1340 <e21758> {c154} @dt=0x558910d08010@(G/w32)  instr_address [LV] => VAR 0x558910f8a660 <e24495> {c16} @dt=0x558910d08010@(G/w32)  instr_address [PO] OUTPUT [P] PORT
    1:2:3: ASSIGNW 0x5589113a1970 <e64254> {c446} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1: NEQ 0x5589113a1a30 <e64252> {c446} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:1:1: CONST 0x55891139be60 <e52089> {m11} @dt=0x558910f7b2d0@(G/sw32)  32'sh0
    1:2:3:1:2: VARREF 0x5589113a1af0 <e52090> {m11} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_fetch [RV] <- VAR 0x558911054690 <e21569> {c34} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_fetch VAR
    1:2:3:2: VARREF 0x5589113a1c40 <e64253> {c446} @dt=0x5589114dbb10@(G/wu32/1)  active [LV] => VAR 0x558910f89b80 <e24477> {c9} @dt=0x558910ce6310@(G/w1)  active [PO] OUTPUT [P] PORT
    1:2:3: ASSIGNW 0x558911445dd0 <e59170> {o6} @dt=0x558910d08010@(G/w32)
    1:2:3:1: CONCAT 0x558911445e90 <e24567> {o6} @dt=0x558910d08010@(G/w32)
    1:2:3:1:1: AND 0x5589114c8a90 <e64287> {o6} @dt=0x5589114af880@(G/wu32/16)
    1:2:3:1:1:1: CONST 0x5589114c8840 <e64283> {o6} @dt=0x558910d08010@(G/w32)  32'hffff
    1:2:3:1:1:2: REPLICATE 0x558911445f50 <e64284> {o6} @dt=0x5589114af880@(G/wu32/16)
    1:2:3:1:1:2:1: AND 0x5589114d01e0 <e64272> {o6} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1:2:1:1: CONST 0x5589114af960 <e64268> {o6} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:1:1:2:1:2: SEL 0x558911446010 <e64269> {o6} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1:2:1:2:1: VARREF 0x5589114460e0 <e51994> {c72} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:1:2:1:2:2: CONST 0x558911446200 <e51995> {o6} @dt=0x558910d08010@(G/w32)  32'hf
    1:2:3:1:1:2:1:2:3: CONST 0x558911446370 <e51996> {o6} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:1:1:2:2: CONST 0x5589114464e0 <e23483> {o6} @dt=0x558910f7b2d0@(G/sw32)  32'sh10
    1:2:3:1:2: AND 0x55891112de60 <e64300> {c72} @dt=0x5589114af880@(G/wu32/16)
    1:2:3:1:2:1: CONST 0x55891112dc10 <e64296> {c72} @dt=0x558910d08010@(G/w32)  32'hffff
    1:2:3:1:2:2: SEL 0x558911446650 <e64297> {c72} @dt=0x5589114af880@(G/wu32/16) decl[31:0]]
    1:2:3:1:2:2:1: VARREF 0x558911446720 <e21675> {c72} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:2:2:2: CONST 0x558911446840 <e64273> {c72} @dt=0x5589114b73d0@(G/swu32/5)  5'h0
    1:2:3:1:2:2:3: CONST 0x5589114469b0 <e21685> {c72} @dt=0x558910d08010@(G/w32)  32'h10
    1:2:3:2: VARREF 0x558911446b20 <e23489> {o6} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__sign_imm_decode [LV] => VAR 0x55891105a560 <e21692> {c79} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__sign_imm_decode VAR
    1:2:3: ASSIGNW 0x5589113a1d60 <e59172> {n22} @dt=0x558910d08010@(G/w32)
    1:2:3:1: COND 0x5589113a1e20 <e23429> {n22} @dt=0x558910d08010@(G/w32)
    1:2:3:1:1: VARREF 0x5589113a1ee0 <e64301> {n22} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__HI_LO_output [RV] <- VAR 0x558911054390 <e21567> {c29} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__HI_LO_output VAR
    1:2:3:1:2: VARREF 0x5589113a2030 <e23427> {n22} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file__DOT__LO_reg [RV] <- VAR 0x5589110651d0 <e23367> {n14} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file__DOT__LO_reg VAR
    1:2:3:1:3: COND 0x5589113a2150 <e53247> {n20} @dt=0x558910d08010@(G/w32)
    1:2:3:1:3:1: NEQ 0x5589113a2210 <e64308> {n20} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:3:1:1: CONST 0x55891139c020 <e64305> {n20} @dt=0x5589114d02a0@(G/wu32/5)  5'h0
    1:2:3:1:3:1:2: AND 0x5589114c8650 <e64321> {c64} @dt=0x5589114d02a0@(G/wu32/5)
    1:2:3:1:3:1:2:1: CONST 0x5589114c8400 <e64317> {c64} @dt=0x558910d08010@(G/w32)  32'h1f
    1:2:3:1:3:1:2:2: SEL 0x5589113989c0 <e64318> {c64} @dt=0x5589114d02a0@(G/wu32/5) decl[31:0]]
    1:2:3:1:3:1:2:2:1: VARREF 0x5589113a22d0 <e21604> {c64} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:3:1:2:2:2: CONST 0x55891139c1e0 <e64306> {c64} @dt=0x5589114b73d0@(G/swu32/5)  5'h15
    1:2:3:1:3:1:2:2:3: CONST 0x55891139c3f0 <e21614> {c64} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:3:1:3:2: ARRAYSEL 0x5589113a2420 <e23384> {n20} @dt=0x558910d08010@(G/w32)
    1:2:3:1:3:2:1: VARREF 0x5589113a24e0 <e16221> {n20} @dt=0x558910e7b5b0@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers [RV] <- VAR 0x558911064ed0 <e16162> {n13} @dt=0x558910e7b5b0@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers VAR
    1:2:3:1:3:2:2: AND 0x55891148f7c0 <e64336> {c64} @dt=0x5589114d02a0@(G/wu32/5)
    1:2:3:1:3:2:2:1: CONST 0x55891148f570 <e64332> {c64} @dt=0x558910d08010@(G/w32)  32'h1f
    1:2:3:1:3:2:2:2: SEL 0x5589113a2600 <e64333> {c64} @dt=0x5589114d02a0@(G/wu32/5) decl[31:0]]
    1:2:3:1:3:2:2:2:1: VARREF 0x5589113a26d0 <e21604> {c64} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:3:2:2:2:2: CONST 0x5589113a2820 <e64322> {c64} @dt=0x5589114b73d0@(G/swu32/5)  5'h15
    1:2:3:1:3:2:2:2:3: CONST 0x5589113a2990 <e21614> {c64} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:3:1:3:3: CONST 0x5589113a2b00 <e23394> {n20} @dt=0x558910f7b2d0@(G/sw32)  32'sh0
    1:2:3:2: VARREF 0x5589113a2c70 <e23430> {n22} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_decode [LV] => VAR 0x558911059f60 <e21688> {c75} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_decode VAR
    1:2:3: ASSIGNW 0x5589113a2d90 <e59174> {n23} @dt=0x558910d08010@(G/w32)
    1:2:3:1: COND 0x5589113a2e50 <e23435> {n23} @dt=0x558910d08010@(G/w32)
    1:2:3:1:1: VARREF 0x5589113a2f10 <e64337> {n23} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__HI_LO_output [RV] <- VAR 0x558911054390 <e21567> {c29} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__HI_LO_output VAR
    1:2:3:1:2: VARREF 0x5589113a3060 <e23433> {n23} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file__DOT__HI_reg [RV] <- VAR 0x558911065050 <e23366> {n14} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file__DOT__HI_reg VAR
    1:2:3:1:3: COND 0x5589113a3180 <e53256> {n21} @dt=0x558910d08010@(G/w32)
    1:2:3:1:3:1: NEQ 0x5589113a3240 <e64341> {n21} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:3:1:1: CONST 0x5589113a3300 <e64338> {n21} @dt=0x5589114d02a0@(G/wu32/5)  5'h0
    1:2:3:1:3:1:2: AND 0x55891112ee40 <e64354> {c67} @dt=0x5589114d02a0@(G/wu32/5)
    1:2:3:1:3:1:2:1: CONST 0x55891112ebf0 <e64350> {c67} @dt=0x558910d08010@(G/w32)  32'h1f
    1:2:3:1:3:1:2:2: SEL 0x5589113a3470 <e64351> {c67} @dt=0x5589114d02a0@(G/wu32/5) decl[31:0]]
    1:2:3:1:3:1:2:2:1: VARREF 0x5589113a3540 <e21632> {c67} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:3:1:2:2:2: CONST 0x5589113a3690 <e64339> {c67} @dt=0x5589114b73d0@(G/swu32/5)  5'h10
    1:2:3:1:3:1:2:2:3: CONST 0x5589113a3800 <e21642> {c67} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:3:1:3:2: ARRAYSEL 0x5589113a3970 <e23412> {n21} @dt=0x558910d08010@(G/w32)
    1:2:3:1:3:2:1: VARREF 0x5589113a3a30 <e16262> {n21} @dt=0x558910e7b5b0@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers [RV] <- VAR 0x558911064ed0 <e16162> {n13} @dt=0x558910e7b5b0@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers VAR
    1:2:3:1:3:2:2: AND 0x5589114b88e0 <e64369> {c67} @dt=0x5589114d02a0@(G/wu32/5)
    1:2:3:1:3:2:2:1: CONST 0x5589114b8690 <e64365> {c67} @dt=0x558910d08010@(G/w32)  32'h1f
    1:2:3:1:3:2:2:2: SEL 0x5589113a3b50 <e64366> {c67} @dt=0x5589114d02a0@(G/wu32/5) decl[31:0]]
    1:2:3:1:3:2:2:2:1: VARREF 0x5589113a3c20 <e21632> {c67} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:3:2:2:2:2: CONST 0x5589113a3d70 <e64355> {c67} @dt=0x5589114b73d0@(G/swu32/5)  5'h10
    1:2:3:1:3:2:2:2:3: CONST 0x5589113a3ee0 <e21642> {c67} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:3:1:3:3: CONST 0x5589113a4050 <e23422> {n21} @dt=0x558910f7b2d0@(G/sw32)  32'sh0
    1:2:3:2: VARREF 0x5589113a41c0 <e23436> {n23} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_decode [LV] => VAR 0x55891105a0e0 <e21689> {c76} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_decode VAR
    1:2:3: ASSIGNW 0x558911446c40 <e64375> {k13} @dt=0x5589114d02a0@(G/wu32/5)
    1:2:3:1: COND 0x558911446d00 <e64373> {k13} @dt=0x5589114d02a0@(G/wu32/5)
    1:2:3:1:1: VARREF 0x558911446dc0 <e64370> {k13} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_destination_execute [RV] <- VAR 0x55891105a6e0 <e21693> {c83} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_execute VAR
    1:2:3:1:2: VARREF 0x558911446ee0 <e64371> {k13} @dt=0x5589114d02a0@(G/wu32/5)  mips_cpu__DOT__Rd_execute [RV] <- VAR 0x55891105c360 <e21712> {c104} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rd_execute VAR
    1:2:3:1:3: VARREF 0x558911447000 <e64372> {k13} @dt=0x5589114d02a0@(G/wu32/5)  mips_cpu__DOT__Rt_execute [RV] <- VAR 0x55891105c1e0 <e21711> {c103} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:3:2: VARREF 0x558911447120 <e64374> {k13} @dt=0x5589114d02a0@(G/wu32/5)  mips_cpu__DOT__write_register_execute [LV] => VAR 0x55891105ab60 <e21696> {c86} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_execute VAR
    1:2:3: COMMENT 0x55891127dda0 <e59641> {i29}  ALWAYS
    1:2:3: ASSIGN 0x5589114682d0 <e64403> {i32} @dt=0x5589114dbc70@(G/wu32/2)
    1:2:3:1: COND 0x558911468390 <e64401> {i32} @dt=0x5589114dbc70@(G/wu32/2)
    1:2:3:1:1: AND 0x558911468450 <e64384> {i31} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1:1: AND 0x558911468510 <e64382> {i31} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1:1:1: NEQ 0x5589114685d0 <e64378> {i31} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1:1:1:1: CONST 0x558911468690 <e64376> {i31} @dt=0x5589114d02a0@(G/wu32/5)  5'h0
    1:2:3:1:1:1:1:2: VARREF 0x558911468840 <e64377> {i31} @dt=0x5589114d02a0@(G/wu32/5)  mips_cpu__DOT__Rs_execute [RV] <- VAR 0x55891105c060 <e21710> {c102} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rs_execute VAR
    1:2:3:1:1:1:2: EQ 0x558911468990 <e64381> {i31} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1:1:2:1: VARREF 0x558911468a50 <e64379> {i31} @dt=0x5589114d02a0@(G/wu32/5)  mips_cpu__DOT__Rs_execute [RV] <- VAR 0x55891105c060 <e21710> {c102} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rs_execute VAR
    1:2:3:1:1:1:2:2: VARREF 0x558911468ba0 <e64380> {i31} @dt=0x5589114d02a0@(G/wu32/5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x55891105c7e0 <e21715> {c109} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:3:1:1:2: VARREF 0x558911468cf0 <e64383> {i31} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_write_memory [RV] <- VAR 0x55891105c660 <e21714> {c108} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:3:1:2: CONST 0x558911468e40 <e64388> {i32} @dt=0x5589114dbc70@(G/wu32/2)  2'h2
    1:2:3:1:3: COND 0x558911468ff0 <e64400> {i34} @dt=0x5589114dbc70@(G/wu32/2)
    1:2:3:1:3:1: AND 0x5589114690b0 <e64397> {i33} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:3:1:1: AND 0x558911469170 <e64395> {i33} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:3:1:1:1: NEQ 0x558911469230 <e64391> {i33} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:3:1:1:1:1: CONST 0x5589114692f0 <e64389> {i33} @dt=0x5589114d02a0@(G/wu32/5)  5'h0
    1:2:3:1:3:1:1:1:2: VARREF 0x5589114694a0 <e64390> {i33} @dt=0x5589114d02a0@(G/wu32/5)  mips_cpu__DOT__Rs_execute [RV] <- VAR 0x55891105c060 <e21710> {c102} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rs_execute VAR
    1:2:3:1:3:1:1:2: EQ 0x5589114695f0 <e64394> {i33} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:3:1:1:2:1: VARREF 0x5589114696b0 <e64392> {i33} @dt=0x5589114d02a0@(G/wu32/5)  mips_cpu__DOT__Rs_execute [RV] <- VAR 0x55891105c060 <e21710> {c102} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rs_execute VAR
    1:2:3:1:3:1:1:2:2: VARREF 0x558911469800 <e64393> {i33} @dt=0x5589114d02a0@(G/wu32/5)  mips_cpu__DOT__write_register_writeback [RV] <- VAR 0x55891105dce0 <e21729> {c129} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_writeback VAR
    1:2:3:1:3:1:2: VARREF 0x558911469950 <e64396> {i33} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_write_writeback [RV] <- VAR 0x55891105d6e0 <e21725> {c123} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_writeback VAR
    1:2:3:1:3:2: CONST 0x558911469aa0 <e64398> {i34} @dt=0x5589114dbc70@(G/wu32/2)  2'h1
    1:2:3:1:3:3: CONST 0x558911469c50 <e64399> {i36} @dt=0x5589114dbc70@(G/wu32/2)  2'h0
    1:2:3:2: VARREF 0x558911469e00 <e64402> {i32} @dt=0x5589114dbc70@(G/wu32/2)  mips_cpu__DOT__forward_A_execute [LV] => VAR 0x55891105ed60 <e20919> {c142} @dt=0x558910d514f0@(G/w2)  mips_cpu__DOT__forward_A_execute VAR
    1:2:3: COMMENT 0x5589113c0e50 <e59649> {i29}  ALWAYS
    1:2:3: ASSIGN 0x558911466590 <e64428> {i40} @dt=0x5589114dbc70@(G/wu32/2)
    1:2:3:1: COND 0x558911466650 <e64426> {i40} @dt=0x5589114dbc70@(G/wu32/2)
    1:2:3:1:1: AND 0x558911466710 <e64412> {i39} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1:1: AND 0x5589114667d0 <e64410> {i39} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1:1:1: NEQ 0x558911466890 <e64406> {i39} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1:1:1:1: CONST 0x558911466950 <e64404> {i39} @dt=0x5589114d02a0@(G/wu32/5)  5'h0
    1:2:3:1:1:1:1:2: VARREF 0x558911466b00 <e64405> {i39} @dt=0x5589114d02a0@(G/wu32/5)  mips_cpu__DOT__Rt_execute [RV] <- VAR 0x55891105c1e0 <e21711> {c103} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:3:1:1:1:2: EQ 0x558911466c50 <e64409> {i39} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1:1:2:1: VARREF 0x558911466d10 <e64407> {i39} @dt=0x5589114d02a0@(G/wu32/5)  mips_cpu__DOT__Rt_execute [RV] <- VAR 0x55891105c1e0 <e21711> {c103} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:3:1:1:1:2:2: VARREF 0x558911466e60 <e64408> {i39} @dt=0x5589114d02a0@(G/wu32/5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x55891105c7e0 <e21715> {c109} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:3:1:1:2: VARREF 0x558911466fb0 <e64411> {i39} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_write_memory [RV] <- VAR 0x55891105c660 <e21714> {c108} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:3:1:2: CONST 0x558911467100 <e64413> {i40} @dt=0x5589114dbc70@(G/wu32/2)  2'h2
    1:2:3:1:3: COND 0x5589114672b0 <e64425> {i42} @dt=0x5589114dbc70@(G/wu32/2)
    1:2:3:1:3:1: AND 0x558911467370 <e64422> {i41} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:3:1:1: AND 0x558911467430 <e64420> {i41} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:3:1:1:1: NEQ 0x5589114674f0 <e64416> {i41} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:3:1:1:1:1: CONST 0x5589114675b0 <e64414> {i41} @dt=0x5589114d02a0@(G/wu32/5)  5'h0
    1:2:3:1:3:1:1:1:2: VARREF 0x558911467760 <e64415> {i41} @dt=0x5589114d02a0@(G/wu32/5)  mips_cpu__DOT__Rt_execute [RV] <- VAR 0x55891105c1e0 <e21711> {c103} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:3:1:3:1:1:2: EQ 0x5589114678b0 <e64419> {i41} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:3:1:1:2:1: VARREF 0x558911467970 <e64417> {i41} @dt=0x5589114d02a0@(G/wu32/5)  mips_cpu__DOT__Rt_execute [RV] <- VAR 0x55891105c1e0 <e21711> {c103} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:3:1:3:1:1:2:2: VARREF 0x558911467ac0 <e64418> {i41} @dt=0x5589114d02a0@(G/wu32/5)  mips_cpu__DOT__write_register_writeback [RV] <- VAR 0x55891105dce0 <e21729> {c129} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_writeback VAR
    1:2:3:1:3:1:2: VARREF 0x558911467c10 <e64421> {i41} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_write_writeback [RV] <- VAR 0x55891105d6e0 <e21725> {c123} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_writeback VAR
    1:2:3:1:3:2: CONST 0x558911467d60 <e64423> {i42} @dt=0x5589114dbc70@(G/wu32/2)  2'h1
    1:2:3:1:3:3: CONST 0x558911467f10 <e64424> {i44} @dt=0x5589114dbc70@(G/wu32/2)  2'h0
    1:2:3:2: VARREF 0x5589114680c0 <e64427> {i40} @dt=0x5589114dbc70@(G/wu32/2)  mips_cpu__DOT__forward_B_execute [LV] => VAR 0x55891105eee0 <e21740> {c143} @dt=0x558910d514f0@(G/w2)  mips_cpu__DOT__forward_B_execute VAR
    1:2:3: COMMENT 0x558910cecba0 <e59657> {g21}  ALWAYS
    1:2:3: ASSIGN 0x5589113a6130 <e64435> {g22} @dt=0x5589114dbd50@(G/wu32/6)
    1:2:3:1: AND 0x5589114dc2b0 <e64448> {g22} @dt=0x5589114dbd50@(G/wu32/6)
    1:2:3:1:1: CONST 0x5589114dbe80 <e64444> {g22} @dt=0x558910d08010@(G/w32)  32'h3f
    1:2:3:1:2: SEL 0x5589113a61f0 <e64445> {g22} @dt=0x5589114dbd50@(G/wu32/6) decl[31:0]]
    1:2:3:1:2:1: VARREF 0x5589113a62c0 <e22523> {g22} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:2:2: CONST 0x5589113a6410 <e64429> {g22} @dt=0x5589114b73d0@(G/swu32/5)  5'h1a
    1:2:3:1:2:3: CONST 0x5589113a6580 <e22533> {g22} @dt=0x558910d08010@(G/w32)  32'h6
    1:2:3:2: VARREF 0x5589113a66f0 <e64434> {g22} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__op [LV] => VAR 0x5589110781c0 <e22520> {g17} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__control_unit__DOT__op VAR
    1:2:3: ASSIGN 0x5589113a6840 <e64452> {g24} @dt=0x5589114dbd50@(G/wu32/6)
    1:2:3:1: AND 0x5589114dc4e0 <e64465> {g24} @dt=0x5589114dbd50@(G/wu32/6)
    1:2:3:1:1: CONST 0x5589114dc370 <e64461> {g24} @dt=0x558910d08010@(G/w32)  32'h3f
    1:2:3:1:2: SEL 0x5589113a6900 <e64462> {g24} @dt=0x5589114dbd50@(G/wu32/6) decl[31:0]]
    1:2:3:1:2:1: VARREF 0x5589113a69d0 <e22551> {g24} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:2:2: CONST 0x5589113a6b20 <e64449> {g24} @dt=0x5589114b73d0@(G/swu32/5)  5'h0
    1:2:3:1:2:3: CONST 0x5589113a6c90 <e22561> {g24} @dt=0x558910d08010@(G/w32)  32'h6
    1:2:3:2: VARREF 0x5589113a6e00 <e64451> {g24} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__funct [LV] => VAR 0x5589110784c0 <e22522> {g19} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct VAR
    1:2:3: IF 0x5589113a6f50 <e42636> {g25}
    1:2:3:1: AND 0x5589114b0490 <e65436> {g25} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:1:1: CONST 0x5589114b0240 <e65432> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:1:2: SEL 0x5589113a7020 <e65433> {g25} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:1:2:1: VARREF 0x5589113a70f0 <e64466> {g25} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__op [RV] <- VAR 0x5589110781c0 <e22520> {g17} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__control_unit__DOT__op VAR
    1:2:3:1:2:2: CONST 0x5589113a7240 <e38369> {g25} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:3:1:2:3: CONST 0x5589113a73b0 <e38370> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2: IF 0x5589113a7520 <e42641> {g25}
    1:2:3:2:1: AND 0x5589114cca30 <e64830> {g25} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:1:1: CONST 0x5589114cc7e0 <e64826> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:1:2: SEL 0x5589113a75f0 <e64827> {g25} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:1:2:1: VARREF 0x5589113a76c0 <e64468> {g25} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__op [RV] <- VAR 0x5589110781c0 <e22520> {g17} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__control_unit__DOT__op VAR
    1:2:3:2:1:2:2: CONST 0x5589113a7810 <e38336> {g25} @dt=0x558910d08010@(G/w32)  32'h4
    1:2:3:2:1:2:3: CONST 0x5589113a7980 <e38337> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:2: ASSIGN 0x5589113a7af0 <e64472> {g171} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:2:1: CONST 0x5589113a7bb0 <e64470> {g171} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:2:2: VARREF 0x5589113a7d20 <e64471> {g171} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_write_decode [LV] => VAR 0x558911054f90 <e21575> {c42} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:3:2:2: ASSIGN 0x5589113a7e70 <e64475> {g172} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:2:1: CONST 0x5589113a7f30 <e64473> {g172} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:2:2: VARREF 0x5589113a80a0 <e64474> {g172} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_to_register_decode [LV] => VAR 0x558911055110 <e21576> {c43} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:3:2:2: ASSIGN 0x5589113a81c0 <e64478> {g173} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:2:1: CONST 0x5589113a8280 <e64476> {g173} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:2:2: VARREF 0x5589113a83f0 <e64477> {g173} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_write_decode [LV] => VAR 0x558911055290 <e21577> {c44} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:3:2:2: ASSIGN 0x5589113a8540 <e64481> {g174} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:2:1: CONST 0x5589113a8600 <e64479> {g174} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:2:2: VARREF 0x5589113a8770 <e64480> {g174} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__ALU_src_B_decode [LV] => VAR 0x558911055410 <e21578> {c45} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:3:2:2: ASSIGN 0x5589113a88c0 <e64484> {g175} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:2:1: CONST 0x5589113a8980 <e64482> {g175} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:2:2: VARREF 0x5589113a8af0 <e64483> {g175} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_destination_decode [LV] => VAR 0x558911055590 <e21579> {c46} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:3:2:2: ASSIGN 0x5589113a8c10 <e64487> {g176} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:2:1: CONST 0x5589113a8cd0 <e64485> {g176} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:2:2: VARREF 0x5589113a8e40 <e64486> {g176} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__branch_decode [LV] => VAR 0x558911055710 <e21580> {c47} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:3:2:2: ASSIGN 0x5589113a8f90 <e64490> {g177} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:2:1: CONST 0x5589113a9050 <e64488> {g177} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:2:2: VARREF 0x5589113a91c0 <e64489> {g177} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_decode [LV] => VAR 0x558911055890 <e21581> {c48} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:3:2:2: ASSIGN 0x5589113a92e0 <e64493> {g178} @dt=0x5589114dbd50@(G/wu32/6)
    1:2:3:2:2:1: CONST 0x5589113a93a0 <e64491> {g178} @dt=0x5589114dbd50@(G/wu32/6)  6'h0
    1:2:3:2:2:2: VARREF 0x5589113a9510 <e64492> {g178} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_decode [LV] => VAR 0x558911055b90 <e20177> {c50} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:3:2:2: ASSIGN 0x5589113a9660 <e64496> {g179} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:2:1: CONST 0x5589113a9720 <e64494> {g179} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:2:2: VARREF 0x5589113a9890 <e64495> {g179} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x558911055d10 <e21583> {c51} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:2:3: IF 0x5589113a99b0 <e42655> {g25}
    1:2:3:2:3:1: AND 0x5589114b0120 <e64817> {g25} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:3:1:1: CONST 0x5589114affb0 <e64813> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:3:1:2: SEL 0x5589113a9a80 <e64814> {g25} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:3:1:2:1: VARREF 0x5589113a9b50 <e64497> {g25} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__op [RV] <- VAR 0x5589110781c0 <e22520> {g17} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__control_unit__DOT__op VAR
    1:2:3:2:3:1:2:2: CONST 0x5589113a9ca0 <e38303> {g25} @dt=0x558910d08010@(G/w32)  32'h3
    1:2:3:2:3:1:2:3: CONST 0x5589113a9e10 <e38304> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:3:2: IF 0x5589113a9f80 <e42660> {g25}
    1:2:3:2:3:2:1: AND 0x55891112d8b0 <e64651> {g25} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:3:2:1:1: CONST 0x55891112d660 <e64647> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:3:2:1:2: SEL 0x5589113aa050 <e64648> {g25} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:3:2:1:2:1: VARREF 0x5589113aa120 <e64499> {g25} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__op [RV] <- VAR 0x5589110781c0 <e22520> {g17} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__control_unit__DOT__op VAR
    1:2:3:2:3:2:1:2:2: CONST 0x5589113aa270 <e38270> {g25} @dt=0x558910d08010@(G/w32)  32'h2
    1:2:3:2:3:2:1:2:3: CONST 0x5589113aa3e0 <e38271> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:3:2:2: ASSIGN 0x5589113aa550 <e64503> {g171} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:2:2:1: CONST 0x5589113aa610 <e64501> {g171} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:2:2:2: VARREF 0x5589113aa780 <e64502> {g171} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_write_decode [LV] => VAR 0x558911054f90 <e21575> {c42} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:3:2:3:2:2: ASSIGN 0x5589113aa8d0 <e64506> {g172} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:2:2:1: CONST 0x5589113aa990 <e64504> {g172} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:2:2:2: VARREF 0x5589113aab00 <e64505> {g172} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_to_register_decode [LV] => VAR 0x558911055110 <e21576> {c43} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:3:2:3:2:2: ASSIGN 0x5589113aac20 <e64509> {g173} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:2:2:1: CONST 0x5589113aace0 <e64507> {g173} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:2:2:2: VARREF 0x5589113aae50 <e64508> {g173} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_write_decode [LV] => VAR 0x558911055290 <e21577> {c44} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:3:2:3:2:2: ASSIGN 0x5589113aafa0 <e64512> {g174} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:2:2:1: CONST 0x5589113ab060 <e64510> {g174} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:2:2:2: VARREF 0x5589113ab1d0 <e64511> {g174} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__ALU_src_B_decode [LV] => VAR 0x558911055410 <e21578> {c45} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:3:2:3:2:2: ASSIGN 0x5589113ab320 <e64515> {g175} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:2:2:1: CONST 0x5589113ab3e0 <e64513> {g175} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:2:2:2: VARREF 0x5589113ab550 <e64514> {g175} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_destination_decode [LV] => VAR 0x558911055590 <e21579> {c46} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:3:2:3:2:2: ASSIGN 0x5589113ab670 <e64518> {g176} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:2:2:1: CONST 0x5589113ab730 <e64516> {g176} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:2:2:2: VARREF 0x5589113ab8a0 <e64517> {g176} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__branch_decode [LV] => VAR 0x558911055710 <e21580> {c47} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:3:2:3:2:2: ASSIGN 0x5589113ab9f0 <e64521> {g177} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:2:2:1: CONST 0x5589113abab0 <e64519> {g177} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:2:2:2: VARREF 0x5589113abc20 <e64520> {g177} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_decode [LV] => VAR 0x558911055890 <e21581> {c48} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:3:2:3:2:2: ASSIGN 0x5589113abd40 <e64524> {g178} @dt=0x5589114dbd50@(G/wu32/6)
    1:2:3:2:3:2:2:1: CONST 0x5589113abe00 <e64522> {g178} @dt=0x5589114dbd50@(G/wu32/6)  6'h0
    1:2:3:2:3:2:2:2: VARREF 0x5589113abf70 <e64523> {g178} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_decode [LV] => VAR 0x558911055b90 <e20177> {c50} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:3:2:3:2:2: ASSIGN 0x5589113ac0c0 <e64527> {g179} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:2:2:1: CONST 0x5589113ac180 <e64525> {g179} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:2:2:2: VARREF 0x5589113ac2f0 <e64526> {g179} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x558911055d10 <e21583> {c51} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:2:3:2:3: IF 0x5589113ac410 <e42674> {g25}
    1:2:3:2:3:2:3:1: AND 0x55891112e530 <e64638> {g25} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:3:2:3:1:1: CONST 0x55891112e2e0 <e64634> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:3:2:3:1:2: SEL 0x5589113ac4e0 <e64635> {g25} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:3:2:3:1:2:1: VARREF 0x5589113ac5b0 <e64528> {g25} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__op [RV] <- VAR 0x5589110781c0 <e22520> {g17} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__control_unit__DOT__op VAR
    1:2:3:2:3:2:3:1:2:2: CONST 0x5589113ac700 <e38237> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:3:2:3:1:2:3: CONST 0x5589113ac870 <e38238> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:3:2:3:2: IF 0x5589113ac9e0 <e42679> {g25}
    1:2:3:2:3:2:3:2:1: AND 0x5589114b7590 <e64598> {g25} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:3:2:3:2:1:1: CONST 0x5589114c5dc0 <e64594> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:3:2:3:2:1:2: SEL 0x5589113acab0 <e64595> {g25} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:3:2:3:2:1:2:1: VARREF 0x5589113acb80 <e64530> {g25} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__op [RV] <- VAR 0x5589110781c0 <e22520> {g17} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__control_unit__DOT__op VAR
    1:2:3:2:3:2:3:2:1:2:2: CONST 0x55891141f040 <e38204> {g25} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:2:3:2:3:2:1:2:3: CONST 0x55891141f1b0 <e38205> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:3:2:3:2:2: ASSIGN 0x55891141f320 <e64534> {g157} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:2:3:2:2:1: CONST 0x55891141f3e0 <e64532> {g157} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:2:2: VARREF 0x55891141f550 <e64533> {g157} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_write_decode [LV] => VAR 0x558911054f90 <e21575> {c42} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:3:2:3:2:3:2:2: ASSIGN 0x55891141f6a0 <e64537> {g158} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:2:3:2:2:1: CONST 0x55891141f760 <e64535> {g158} @dt=0x5589114dbb10@(G/wu32/1)  1'h1
    1:2:3:2:3:2:3:2:2:2: VARREF 0x55891141f8d0 <e64536> {g158} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_to_register_decode [LV] => VAR 0x558911055110 <e21576> {c43} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:3:2:3:2:3:2:2: ASSIGN 0x55891141f9f0 <e64540> {g159} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:2:3:2:2:1: CONST 0x55891141fab0 <e64538> {g159} @dt=0x5589114dbb10@(G/wu32/1)  1'h1
    1:2:3:2:3:2:3:2:2:2: VARREF 0x55891141fc20 <e64539> {g159} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_write_decode [LV] => VAR 0x558911055290 <e21577> {c44} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:3:2:3:2:3:2:2: ASSIGN 0x55891141fd70 <e64543> {g160} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:2:3:2:2:1: CONST 0x55891141fe30 <e64541> {g160} @dt=0x5589114dbb10@(G/wu32/1)  1'h1
    1:2:3:2:3:2:3:2:2:2: VARREF 0x55891141ffa0 <e64542> {g160} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__ALU_src_B_decode [LV] => VAR 0x558911055410 <e21578> {c45} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:3:2:3:2:3:2:2: ASSIGN 0x5589114200f0 <e64546> {g161} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:2:3:2:2:1: CONST 0x5589114201b0 <e64544> {g161} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:2:2: VARREF 0x558911420320 <e64545> {g161} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_destination_decode [LV] => VAR 0x558911055590 <e21579> {c46} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:3:2:3:2:3:2:2: ASSIGN 0x558911420440 <e64549> {g162} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:2:3:2:2:1: CONST 0x558911420500 <e64547> {g162} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:2:2: VARREF 0x558911420670 <e64548> {g162} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__branch_decode [LV] => VAR 0x558911055710 <e21580> {c47} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:3:2:3:2:3:2:2: ASSIGN 0x5589114207c0 <e64552> {g163} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:2:3:2:2:1: CONST 0x558911420880 <e64550> {g163} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:2:2: VARREF 0x5589114209f0 <e64551> {g163} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_decode [LV] => VAR 0x558911055890 <e21581> {c48} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:3:2:3:2:3:2:2: ASSIGN 0x558911420b10 <e64555> {g164} @dt=0x5589114dbd50@(G/wu32/6)
    1:2:3:2:3:2:3:2:2:1: CONST 0x558911420bd0 <e64553> {g164} @dt=0x5589114dbd50@(G/wu32/6)  6'h21
    1:2:3:2:3:2:3:2:2:2: VARREF 0x558911420d40 <e64554> {g164} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_decode [LV] => VAR 0x558911055b90 <e20177> {c50} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:3:2:3:2:3:2:2: ASSIGN 0x558911420e90 <e64558> {g165} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:2:3:2:2:1: CONST 0x558911420f50 <e64556> {g165} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:2:2: VARREF 0x5589114210c0 <e64557> {g165} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x558911055d10 <e21583> {c51} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:2:3:2:3:2:3: ASSIGN 0x5589114211e0 <e64561> {g171} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:2:3:2:3:1: CONST 0x5589114212a0 <e64559> {g171} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:3:2: VARREF 0x558911421410 <e64560> {g171} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_write_decode [LV] => VAR 0x558911054f90 <e21575> {c42} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:3:2:3:2:3:2:3: ASSIGN 0x558911421560 <e64564> {g172} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:2:3:2:3:1: CONST 0x558911421620 <e64562> {g172} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:3:2: VARREF 0x558911421790 <e64563> {g172} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_to_register_decode [LV] => VAR 0x558911055110 <e21576> {c43} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:3:2:3:2:3:2:3: ASSIGN 0x5589114218b0 <e64567> {g173} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:2:3:2:3:1: CONST 0x558911421970 <e64565> {g173} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:3:2: VARREF 0x558911421ae0 <e64566> {g173} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_write_decode [LV] => VAR 0x558911055290 <e21577> {c44} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:3:2:3:2:3:2:3: ASSIGN 0x558911421c30 <e64570> {g174} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:2:3:2:3:1: CONST 0x558911421cf0 <e64568> {g174} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:3:2: VARREF 0x558911421e60 <e64569> {g174} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__ALU_src_B_decode [LV] => VAR 0x558911055410 <e21578> {c45} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:3:2:3:2:3:2:3: ASSIGN 0x558911421fb0 <e64573> {g175} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:2:3:2:3:1: CONST 0x558911422070 <e64571> {g175} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:3:2: VARREF 0x5589114221e0 <e64572> {g175} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_destination_decode [LV] => VAR 0x558911055590 <e21579> {c46} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:3:2:3:2:3:2:3: ASSIGN 0x558911422340 <e64576> {g176} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:2:3:2:3:1: CONST 0x558911422400 <e64574> {g176} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:3:2: VARREF 0x558911422570 <e64575> {g176} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__branch_decode [LV] => VAR 0x558911055710 <e21580> {c47} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:3:2:3:2:3:2:3: ASSIGN 0x5589114226c0 <e64579> {g177} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:2:3:2:3:1: CONST 0x558911422780 <e64577> {g177} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:3:2: VARREF 0x5589114228f0 <e64578> {g177} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_decode [LV] => VAR 0x558911055890 <e21581> {c48} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:3:2:3:2:3:2:3: ASSIGN 0x558911422a50 <e64582> {g178} @dt=0x5589114dbd50@(G/wu32/6)
    1:2:3:2:3:2:3:2:3:1: CONST 0x558911422b10 <e64580> {g178} @dt=0x5589114dbd50@(G/wu32/6)  6'h0
    1:2:3:2:3:2:3:2:3:2: VARREF 0x558911422c80 <e64581> {g178} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_decode [LV] => VAR 0x558911055b90 <e20177> {c50} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:3:2:3:2:3:2:3: ASSIGN 0x558911422dd0 <e64585> {g179} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:2:3:2:3:1: CONST 0x558911422e90 <e64583> {g179} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:3:2: VARREF 0x558911423000 <e64584> {g179} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x558911055d10 <e21583> {c51} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:2:3:2:3:3: ASSIGN 0x558911423160 <e64601> {g171} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:2:3:3:1: CONST 0x558911423220 <e64599> {g171} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:3:2: VARREF 0x558911423390 <e64600> {g171} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_write_decode [LV] => VAR 0x558911054f90 <e21575> {c42} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:3:2:3:2:3:3: ASSIGN 0x5589114234e0 <e64604> {g172} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:2:3:3:1: CONST 0x5589114235a0 <e64602> {g172} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:3:2: VARREF 0x558911423710 <e64603> {g172} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_to_register_decode [LV] => VAR 0x558911055110 <e21576> {c43} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:3:2:3:2:3:3: ASSIGN 0x558911423870 <e64607> {g173} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:2:3:3:1: CONST 0x558911423930 <e64605> {g173} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:3:2: VARREF 0x558911423aa0 <e64606> {g173} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_write_decode [LV] => VAR 0x558911055290 <e21577> {c44} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:3:2:3:2:3:3: ASSIGN 0x558911423bf0 <e64610> {g174} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:2:3:3:1: CONST 0x558911423cb0 <e64608> {g174} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:3:2: VARREF 0x558911423e20 <e64609> {g174} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__ALU_src_B_decode [LV] => VAR 0x558911055410 <e21578> {c45} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:3:2:3:2:3:3: ASSIGN 0x558911423f70 <e64613> {g175} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:2:3:3:1: CONST 0x558911424030 <e64611> {g175} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:3:2: VARREF 0x5589114241a0 <e64612> {g175} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_destination_decode [LV] => VAR 0x558911055590 <e21579> {c46} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:3:2:3:2:3:3: ASSIGN 0x558911424300 <e64616> {g176} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:2:3:3:1: CONST 0x5589114243c0 <e64614> {g176} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:3:2: VARREF 0x558911424530 <e64615> {g176} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__branch_decode [LV] => VAR 0x558911055710 <e21580> {c47} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:3:2:3:2:3:3: ASSIGN 0x558911424680 <e64619> {g177} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:2:3:3:1: CONST 0x558911424740 <e64617> {g177} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:3:2: VARREF 0x5589114248b0 <e64618> {g177} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_decode [LV] => VAR 0x558911055890 <e21581> {c48} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:3:2:3:2:3:3: ASSIGN 0x558911424a10 <e64622> {g178} @dt=0x5589114dbd50@(G/wu32/6)
    1:2:3:2:3:2:3:3:1: CONST 0x558911424ad0 <e64620> {g178} @dt=0x5589114dbd50@(G/wu32/6)  6'h0
    1:2:3:2:3:2:3:3:2: VARREF 0x558911424c40 <e64621> {g178} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_decode [LV] => VAR 0x558911055b90 <e20177> {c50} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:3:2:3:2:3:3: ASSIGN 0x558911424d90 <e64625> {g179} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:2:3:3:1: CONST 0x558911424e50 <e64623> {g179} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:3:2: VARREF 0x558911424fc0 <e64624> {g179} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x558911055d10 <e21583> {c51} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:2:3:3: IF 0x558911425120 <e42711> {g25}
    1:2:3:2:3:3:1: AND 0x5589114afef0 <e64804> {g25} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:3:3:1:1: CONST 0x5589114afca0 <e64800> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:3:3:1:2: SEL 0x5589114251f0 <e64801> {g25} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:3:3:1:2:1: VARREF 0x5589114252c0 <e64652> {g25} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__op [RV] <- VAR 0x5589110781c0 <e22520> {g17} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__control_unit__DOT__op VAR
    1:2:3:2:3:3:1:2:2: CONST 0x558911425410 <e38171> {g25} @dt=0x558910d08010@(G/w32)  32'h2
    1:2:3:2:3:3:1:2:3: CONST 0x558911425580 <e38172> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:3:3:2: ASSIGN 0x5589114256f0 <e64656> {g171} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:3:2:1: CONST 0x5589114257b0 <e64654> {g171} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:2: VARREF 0x558911425920 <e64655> {g171} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_write_decode [LV] => VAR 0x558911054f90 <e21575> {c42} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:3:2:3:3:2: ASSIGN 0x558911425a70 <e64659> {g172} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:3:2:1: CONST 0x558911425b30 <e64657> {g172} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:2: VARREF 0x558911425ca0 <e64658> {g172} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_to_register_decode [LV] => VAR 0x558911055110 <e21576> {c43} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:3:2:3:3:2: ASSIGN 0x558911425e00 <e64662> {g173} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:3:2:1: CONST 0x558911425ec0 <e64660> {g173} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:2: VARREF 0x558911426030 <e64661> {g173} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_write_decode [LV] => VAR 0x558911055290 <e21577> {c44} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:3:2:3:3:2: ASSIGN 0x558911426180 <e64665> {g174} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:3:2:1: CONST 0x558911426240 <e64663> {g174} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:2: VARREF 0x5589114263b0 <e64664> {g174} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__ALU_src_B_decode [LV] => VAR 0x558911055410 <e21578> {c45} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:3:2:3:3:2: ASSIGN 0x558911426500 <e64668> {g175} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:3:2:1: CONST 0x5589114265c0 <e64666> {g175} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:2: VARREF 0x558911426730 <e64667> {g175} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_destination_decode [LV] => VAR 0x558911055590 <e21579> {c46} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:3:2:3:3:2: ASSIGN 0x558911426890 <e64671> {g176} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:3:2:1: CONST 0x558911426950 <e64669> {g176} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:2: VARREF 0x558911426ac0 <e64670> {g176} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__branch_decode [LV] => VAR 0x558911055710 <e21580> {c47} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:3:2:3:3:2: ASSIGN 0x558911426c10 <e64674> {g177} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:3:2:1: CONST 0x558911426cd0 <e64672> {g177} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:2: VARREF 0x558911426e40 <e64673> {g177} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_decode [LV] => VAR 0x558911055890 <e21581> {c48} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:3:2:3:3:2: ASSIGN 0x558911426fa0 <e64677> {g178} @dt=0x5589114dbd50@(G/wu32/6)
    1:2:3:2:3:3:2:1: CONST 0x558911427060 <e64675> {g178} @dt=0x5589114dbd50@(G/wu32/6)  6'h0
    1:2:3:2:3:3:2:2: VARREF 0x5589114271d0 <e64676> {g178} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_decode [LV] => VAR 0x558911055b90 <e20177> {c50} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:3:2:3:3:2: ASSIGN 0x558911427320 <e64680> {g179} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:3:2:1: CONST 0x5589114273e0 <e64678> {g179} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:2: VARREF 0x558911427550 <e64679> {g179} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x558911055d10 <e21583> {c51} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:2:3:3:3: IF 0x5589114276b0 <e42725> {g25}
    1:2:3:2:3:3:3:1: AND 0x5589114ba1b0 <e64791> {g25} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:3:3:3:1:1: CONST 0x5589114ba040 <e64787> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:3:3:3:1:2: SEL 0x558911427780 <e64788> {g25} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:3:3:3:1:2:1: VARREF 0x558911427850 <e64681> {g25} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__op [RV] <- VAR 0x5589110781c0 <e22520> {g17} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__control_unit__DOT__op VAR
    1:2:3:2:3:3:3:1:2:2: CONST 0x5589114279a0 <e38138> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:3:3:3:1:2:3: CONST 0x558911427b10 <e38139> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:3:3:3:2: IF 0x558911427c80 <e42730> {g25}
    1:2:3:2:3:3:3:2:1: AND 0x5589114b9f80 <e64751> {g25} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:3:3:3:2:1:1: CONST 0x5589114b9d30 <e64747> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:3:3:3:2:1:2: SEL 0x558911427d50 <e64748> {g25} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:3:3:3:2:1:2:1: VARREF 0x558911427e20 <e64683> {g25} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__op [RV] <- VAR 0x5589110781c0 <e22520> {g17} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__control_unit__DOT__op VAR
    1:2:3:2:3:3:3:2:1:2:2: CONST 0x558911427f70 <e38105> {g25} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:2:3:3:3:2:1:2:3: CONST 0x5589114280e0 <e38106> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:3:3:3:2:2: ASSIGN 0x558911428250 <e64687> {g140} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:3:3:2:2:1: CONST 0x558911428310 <e64685> {g140} @dt=0x5589114dbb10@(G/wu32/1)  1'h1
    1:2:3:2:3:3:3:2:2:2: VARREF 0x558911428480 <e64686> {g140} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_write_decode [LV] => VAR 0x558911054f90 <e21575> {c42} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:3:2:3:3:3:2:2: ASSIGN 0x5589114285d0 <e64690> {g141} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:3:3:2:2:1: CONST 0x558911428690 <e64688> {g141} @dt=0x5589114dbb10@(G/wu32/1)  1'h1
    1:2:3:2:3:3:3:2:2:2: VARREF 0x558911428800 <e64689> {g141} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_to_register_decode [LV] => VAR 0x558911055110 <e21576> {c43} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:3:2:3:3:3:2:2: ASSIGN 0x558911428960 <e64693> {g142} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:3:3:2:2:1: CONST 0x558911428a20 <e64691> {g142} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2:2:2: VARREF 0x558911428b90 <e64692> {g142} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_write_decode [LV] => VAR 0x558911055290 <e21577> {c44} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:3:2:3:3:3:2:2: ASSIGN 0x558911428ce0 <e64696> {g143} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:3:3:2:2:1: CONST 0x558911428da0 <e64694> {g143} @dt=0x5589114dbb10@(G/wu32/1)  1'h1
    1:2:3:2:3:3:3:2:2:2: VARREF 0x558911428f10 <e64695> {g143} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__ALU_src_B_decode [LV] => VAR 0x558911055410 <e21578> {c45} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:3:2:3:3:3:2:2: ASSIGN 0x558911429060 <e64699> {g144} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:3:3:2:2:1: CONST 0x558911429120 <e64697> {g144} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2:2:2: VARREF 0x558911429290 <e64698> {g144} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_destination_decode [LV] => VAR 0x558911055590 <e21579> {c46} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:3:2:3:3:3:2:2: ASSIGN 0x5589114293f0 <e64702> {g145} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:3:3:2:2:1: CONST 0x5589114294b0 <e64700> {g145} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2:2:2: VARREF 0x558911429620 <e64701> {g145} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__branch_decode [LV] => VAR 0x558911055710 <e21580> {c47} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:3:2:3:3:3:2:2: ASSIGN 0x558911429770 <e64705> {g146} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:3:3:2:2:1: CONST 0x558911429830 <e64703> {g146} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2:2:2: VARREF 0x5589114299a0 <e64704> {g146} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_decode [LV] => VAR 0x558911055890 <e21581> {c48} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:3:2:3:3:3:2:2: ASSIGN 0x558911429b00 <e64708> {g147} @dt=0x5589114dbd50@(G/wu32/6)
    1:2:3:2:3:3:3:2:2:1: CONST 0x558911429bc0 <e64706> {g147} @dt=0x5589114dbd50@(G/wu32/6)  6'h21
    1:2:3:2:3:3:3:2:2:2: VARREF 0x558911429d30 <e64707> {g147} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_decode [LV] => VAR 0x558911055b90 <e20177> {c50} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:3:2:3:3:3:2:2: ASSIGN 0x558911429e80 <e64711> {g148} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:3:3:2:2:1: CONST 0x558911429f40 <e64709> {g148} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2:2:2: VARREF 0x55891142a0b0 <e64710> {g148} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x558911055d10 <e21583> {c51} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:2:3:3:3:2:3: ASSIGN 0x55891142a210 <e64714> {g171} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:3:3:2:3:1: CONST 0x55891142a2d0 <e64712> {g171} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2:3:2: VARREF 0x55891142a440 <e64713> {g171} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_write_decode [LV] => VAR 0x558911054f90 <e21575> {c42} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:3:2:3:3:3:2:3: ASSIGN 0x55891142a590 <e64717> {g172} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:3:3:2:3:1: CONST 0x55891142a650 <e64715> {g172} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2:3:2: VARREF 0x55891142a7c0 <e64716> {g172} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_to_register_decode [LV] => VAR 0x558911055110 <e21576> {c43} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:3:2:3:3:3:2:3: ASSIGN 0x55891142a920 <e64720> {g173} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:3:3:2:3:1: CONST 0x55891142a9e0 <e64718> {g173} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2:3:2: VARREF 0x55891142ab50 <e64719> {g173} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_write_decode [LV] => VAR 0x558911055290 <e21577> {c44} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:3:2:3:3:3:2:3: ASSIGN 0x55891142aca0 <e64723> {g174} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:3:3:2:3:1: CONST 0x55891142ad60 <e64721> {g174} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2:3:2: VARREF 0x55891142aed0 <e64722> {g174} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__ALU_src_B_decode [LV] => VAR 0x558911055410 <e21578> {c45} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:3:2:3:3:3:2:3: ASSIGN 0x55891142b020 <e64726> {g175} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:3:3:2:3:1: CONST 0x55891142b0e0 <e64724> {g175} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2:3:2: VARREF 0x55891142b250 <e64725> {g175} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_destination_decode [LV] => VAR 0x558911055590 <e21579> {c46} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:3:2:3:3:3:2:3: ASSIGN 0x55891142b3b0 <e64729> {g176} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:3:3:2:3:1: CONST 0x55891142b470 <e64727> {g176} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2:3:2: VARREF 0x55891142b5e0 <e64728> {g176} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__branch_decode [LV] => VAR 0x558911055710 <e21580> {c47} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:3:2:3:3:3:2:3: ASSIGN 0x55891142b730 <e64732> {g177} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:3:3:2:3:1: CONST 0x55891142b7f0 <e64730> {g177} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2:3:2: VARREF 0x55891142b960 <e64731> {g177} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_decode [LV] => VAR 0x558911055890 <e21581> {c48} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:3:2:3:3:3:2:3: ASSIGN 0x55891142bac0 <e64735> {g178} @dt=0x5589114dbd50@(G/wu32/6)
    1:2:3:2:3:3:3:2:3:1: CONST 0x55891142bb80 <e64733> {g178} @dt=0x5589114dbd50@(G/wu32/6)  6'h0
    1:2:3:2:3:3:3:2:3:2: VARREF 0x55891142bcf0 <e64734> {g178} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_decode [LV] => VAR 0x558911055b90 <e20177> {c50} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:3:2:3:3:3:2:3: ASSIGN 0x55891142be40 <e64738> {g179} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:3:3:2:3:1: CONST 0x55891142bf00 <e64736> {g179} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2:3:2: VARREF 0x55891142c070 <e64737> {g179} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x558911055d10 <e21583> {c51} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:2:3:3:3:3: ASSIGN 0x55891142c1d0 <e64754> {g171} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:3:3:3:1: CONST 0x55891142c290 <e64752> {g171} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:3:2: VARREF 0x55891142c400 <e64753> {g171} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_write_decode [LV] => VAR 0x558911054f90 <e21575> {c42} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:3:2:3:3:3:3: ASSIGN 0x55891142c550 <e64757> {g172} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:3:3:3:1: CONST 0x55891142c610 <e64755> {g172} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:3:2: VARREF 0x55891142c780 <e64756> {g172} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_to_register_decode [LV] => VAR 0x558911055110 <e21576> {c43} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:3:2:3:3:3:3: ASSIGN 0x55891142c8e0 <e64760> {g173} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:3:3:3:1: CONST 0x55891142c9a0 <e64758> {g173} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:3:2: VARREF 0x55891142cb10 <e64759> {g173} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_write_decode [LV] => VAR 0x558911055290 <e21577> {c44} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:3:2:3:3:3:3: ASSIGN 0x55891142cc60 <e64763> {g174} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:3:3:3:1: CONST 0x55891142cd20 <e64761> {g174} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:3:2: VARREF 0x55891142ce90 <e64762> {g174} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__ALU_src_B_decode [LV] => VAR 0x558911055410 <e21578> {c45} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:3:2:3:3:3:3: ASSIGN 0x55891142cfe0 <e64766> {g175} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:3:3:3:1: CONST 0x55891142d0a0 <e64764> {g175} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:3:2: VARREF 0x55891142d210 <e64765> {g175} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_destination_decode [LV] => VAR 0x558911055590 <e21579> {c46} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:3:2:3:3:3:3: ASSIGN 0x55891142d370 <e64769> {g176} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:3:3:3:1: CONST 0x55891142d430 <e64767> {g176} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:3:2: VARREF 0x55891142d5a0 <e64768> {g176} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__branch_decode [LV] => VAR 0x558911055710 <e21580> {c47} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:3:2:3:3:3:3: ASSIGN 0x55891142d6f0 <e64772> {g177} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:3:3:3:1: CONST 0x55891142d7b0 <e64770> {g177} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:3:2: VARREF 0x55891142d920 <e64771> {g177} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_decode [LV] => VAR 0x558911055890 <e21581> {c48} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:3:2:3:3:3:3: ASSIGN 0x5589113accd0 <e64775> {g178} @dt=0x5589114dbd50@(G/wu32/6)
    1:2:3:2:3:3:3:3:1: CONST 0x558911408a30 <e64773> {g178} @dt=0x5589114dbd50@(G/wu32/6)  6'h0
    1:2:3:2:3:3:3:3:2: VARREF 0x558911408ba0 <e64774> {g178} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_decode [LV] => VAR 0x558911055b90 <e20177> {c50} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:3:2:3:3:3:3: ASSIGN 0x558911408cf0 <e64778> {g179} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:3:3:3:1: CONST 0x558911408db0 <e64776> {g179} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:3:2: VARREF 0x558911408f20 <e64777> {g179} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x558911055d10 <e21583> {c51} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3: IF 0x558911409040 <e42762> {g25}
    1:2:3:3:1: AND 0x5589114943e0 <e65423> {g25} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:1:1: CONST 0x558911494190 <e65419> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:1:2: SEL 0x558911409110 <e65420> {g25} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:1:2:1: VARREF 0x5589114091e0 <e64831> {g25} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__op [RV] <- VAR 0x5589110781c0 <e22520> {g17} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__control_unit__DOT__op VAR
    1:2:3:3:1:2:2: CONST 0x558911409330 <e38072> {g25} @dt=0x558910d08010@(G/w32)  32'h4
    1:2:3:3:1:2:3: CONST 0x5589114094a0 <e38073> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:2: ASSIGN 0x558911409610 <e64835> {g171} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x5589114096d0 <e64833> {g171} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:2:2: VARREF 0x558911409840 <e64834> {g171} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_write_decode [LV] => VAR 0x558911054f90 <e21575> {c42} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:3:3:2: ASSIGN 0x558911409990 <e64838> {g172} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x558911409a50 <e64836> {g172} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:2:2: VARREF 0x558911409bc0 <e64837> {g172} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_to_register_decode [LV] => VAR 0x558911055110 <e21576> {c43} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:3:3:2: ASSIGN 0x558911409d20 <e64841> {g173} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x558911409de0 <e64839> {g173} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:2:2: VARREF 0x558911409f50 <e64840> {g173} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_write_decode [LV] => VAR 0x558911055290 <e21577> {c44} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:3:3:2: ASSIGN 0x55891140a0a0 <e64844> {g174} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x55891140a160 <e64842> {g174} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:2:2: VARREF 0x55891140a2d0 <e64843> {g174} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__ALU_src_B_decode [LV] => VAR 0x558911055410 <e21578> {c45} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:3:3:2: ASSIGN 0x55891140a420 <e64847> {g175} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x55891140a4e0 <e64845> {g175} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:2:2: VARREF 0x55891140a650 <e64846> {g175} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_destination_decode [LV] => VAR 0x558911055590 <e21579> {c46} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:3:3:2: ASSIGN 0x55891140a7b0 <e64850> {g176} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x55891140a870 <e64848> {g176} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:2:2: VARREF 0x55891140a9e0 <e64849> {g176} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__branch_decode [LV] => VAR 0x558911055710 <e21580> {c47} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:3:3:2: ASSIGN 0x55891140ab30 <e64853> {g177} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x55891140abf0 <e64851> {g177} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:2:2: VARREF 0x55891140ad60 <e64852> {g177} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_decode [LV] => VAR 0x558911055890 <e21581> {c48} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:3:3:2: ASSIGN 0x55891140aec0 <e64856> {g178} @dt=0x5589114dbd50@(G/wu32/6)
    1:2:3:3:2:1: CONST 0x55891140af80 <e64854> {g178} @dt=0x5589114dbd50@(G/wu32/6)  6'h0
    1:2:3:3:2:2: VARREF 0x55891140b0f0 <e64855> {g178} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_decode [LV] => VAR 0x558911055b90 <e20177> {c50} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:3:3:2: ASSIGN 0x55891140b240 <e64859> {g179} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x55891140b300 <e64857> {g179} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:2:2: VARREF 0x55891140b470 <e64858> {g179} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x558911055d10 <e21583> {c51} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3: IF 0x55891140b5d0 <e42776> {g25}
    1:2:3:3:3:1: AND 0x5589114940d0 <e65410> {g25} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:1:1: CONST 0x558911493e80 <e65406> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:1:2: SEL 0x55891140b6a0 <e65407> {g25} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:1:2:1: VARREF 0x55891140b770 <e64860> {g25} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__op [RV] <- VAR 0x5589110781c0 <e22520> {g17} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:1:2:2: CONST 0x55891140b8c0 <e38039> {g25} @dt=0x558910d08010@(G/w32)  32'h3
    1:2:3:3:3:1:2:3: CONST 0x55891140ba30 <e38040> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:2: IF 0x55891140bba0 <e42781> {g25}
    1:2:3:3:3:2:1: AND 0x5589114ae120 <e65098> {g25} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:2:1:1: CONST 0x5589114aded0 <e65094> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:2:1:2: SEL 0x55891140bc70 <e65095> {g25} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:2:1:2:1: VARREF 0x55891140bd40 <e64862> {g25} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__op [RV] <- VAR 0x5589110781c0 <e22520> {g17} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:2:1:2:2: CONST 0x55891140be90 <e38006> {g25} @dt=0x558910d08010@(G/w32)  32'h2
    1:2:3:3:3:2:1:2:3: CONST 0x55891140c000 <e38007> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:2:2: IF 0x55891140c170 <e42786> {g25}
    1:2:3:3:3:2:2:1: AND 0x55891148ff40 <e64974> {g25} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:2:2:1:1: CONST 0x55891148fcf0 <e64970> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:2:2:1:2: SEL 0x55891140c240 <e64971> {g25} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:2:2:1:2:1: VARREF 0x55891140c310 <e64864> {g25} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__op [RV] <- VAR 0x5589110781c0 <e22520> {g17} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:2:2:1:2:2: CONST 0x55891140c460 <e37973> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:2:2:1:2:3: CONST 0x55891140c5d0 <e37974> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:2:2:2: IF 0x55891140c740 <e42791> {g25}
    1:2:3:3:3:2:2:2:1: AND 0x5589114c6010 <e64934> {g25} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:2:2:2:1:1: CONST 0x5589114ccaf0 <e64930> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:2:2:2:1:2: SEL 0x55891140c810 <e64931> {g25} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:2:2:2:1:2:1: VARREF 0x55891140c8e0 <e64866> {g25} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__op [RV] <- VAR 0x5589110781c0 <e22520> {g17} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:2:2:2:1:2:2: CONST 0x55891140ca30 <e37940> {g25} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:3:3:2:2:2:1:2:3: CONST 0x55891140cba0 <e37941> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:2:2:2:2: ASSIGN 0x55891140cd10 <e64870> {g124} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:2:2:2:1: CONST 0x55891140cdd0 <e64868> {g124} @dt=0x5589114dbb10@(G/wu32/1)  1'h1
    1:2:3:3:3:2:2:2:2:2: VARREF 0x55891140cf40 <e64869> {g124} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_write_decode [LV] => VAR 0x558911054f90 <e21575> {c42} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:3:3:3:2:2:2:2: ASSIGN 0x55891140d090 <e64873> {g125} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:2:2:2:1: CONST 0x55891140d150 <e64871> {g125} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:2:2: VARREF 0x55891140d2c0 <e64872> {g125} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_to_register_decode [LV] => VAR 0x558911055110 <e21576> {c43} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:3:3:3:2:2:2:2: ASSIGN 0x55891140d420 <e64876> {g126} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:2:2:2:1: CONST 0x55891140d4e0 <e64874> {g126} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:2:2: VARREF 0x55891140d650 <e64875> {g126} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_write_decode [LV] => VAR 0x558911055290 <e21577> {c44} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:3:3:3:2:2:2:2: ASSIGN 0x55891140d7a0 <e64879> {g127} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:2:2:2:1: CONST 0x55891140d860 <e64877> {g127} @dt=0x5589114dbb10@(G/wu32/1)  1'h1
    1:2:3:3:3:2:2:2:2:2: VARREF 0x55891140da10 <e64878> {g127} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__ALU_src_B_decode [LV] => VAR 0x558911055410 <e21578> {c45} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:2:2:2:2: ASSIGN 0x55891140db60 <e64882> {g128} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:2:2:2:1: CONST 0x55891140dc20 <e64880> {g128} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:2:2: VARREF 0x55891140ddd0 <e64881> {g128} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_destination_decode [LV] => VAR 0x558911055590 <e21579> {c46} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:3:3:3:2:2:2:2: ASSIGN 0x55891140df30 <e64885> {g129} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:2:2:2:1: CONST 0x55891140dff0 <e64883> {g129} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:2:2: VARREF 0x55891140e1a0 <e64884> {g129} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__branch_decode [LV] => VAR 0x558911055710 <e21580> {c47} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:3:3:3:2:2:2:2: ASSIGN 0x55891140e2f0 <e64888> {g130} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:2:2:2:1: CONST 0x55891140e3b0 <e64886> {g130} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:2:2: VARREF 0x55891140e560 <e64887> {g130} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_decode [LV] => VAR 0x558911055890 <e21581> {c48} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:3:3:3:2:2:2:2: ASSIGN 0x55891140e6c0 <e64891> {g131} @dt=0x5589114dbd50@(G/wu32/6)
    1:2:3:3:3:2:2:2:2:1: CONST 0x55891140e780 <e64889> {g131} @dt=0x5589114dbd50@(G/wu32/6)  6'h3f
    1:2:3:3:3:2:2:2:2:2: VARREF 0x55891140e930 <e64890> {g131} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_decode [LV] => VAR 0x558911055b90 <e20177> {c50} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:3:3:3:2:2:2:2: ASSIGN 0x55891140ea80 <e64894> {g132} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:2:2:2:1: CONST 0x55891140eb40 <e64892> {g132} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:2:2: VARREF 0x55891140ecf0 <e64893> {g132} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x558911055d10 <e21583> {c51} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:2:2:2:3: ASSIGN 0x55891140ee50 <e64897> {g171} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:2:2:3:1: CONST 0x55891140ef10 <e64895> {g171} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:3:2: VARREF 0x55891140f0c0 <e64896> {g171} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_write_decode [LV] => VAR 0x558911054f90 <e21575> {c42} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:3:3:3:2:2:2:3: ASSIGN 0x55891140f210 <e64900> {g172} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:2:2:3:1: CONST 0x55891140f2d0 <e64898> {g172} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:3:2: VARREF 0x55891140f480 <e64899> {g172} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_to_register_decode [LV] => VAR 0x558911055110 <e21576> {c43} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:3:3:3:2:2:2:3: ASSIGN 0x55891140f5e0 <e64903> {g173} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:2:2:3:1: CONST 0x55891140f6a0 <e64901> {g173} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:3:2: VARREF 0x55891140f850 <e64902> {g173} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_write_decode [LV] => VAR 0x558911055290 <e21577> {c44} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:3:3:3:2:2:2:3: ASSIGN 0x55891140f9a0 <e64906> {g174} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:2:2:3:1: CONST 0x55891140fa60 <e64904> {g174} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:3:2: VARREF 0x55891140fc10 <e64905> {g174} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__ALU_src_B_decode [LV] => VAR 0x558911055410 <e21578> {c45} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:2:2:2:3: ASSIGN 0x55891140fd60 <e64909> {g175} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:2:2:3:1: CONST 0x55891140fe20 <e64907> {g175} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:3:2: VARREF 0x55891140ffd0 <e64908> {g175} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_destination_decode [LV] => VAR 0x558911055590 <e21579> {c46} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:3:3:3:2:2:2:3: ASSIGN 0x558911410130 <e64912> {g176} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:2:2:3:1: CONST 0x5589114101f0 <e64910> {g176} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:3:2: VARREF 0x5589114103a0 <e64911> {g176} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__branch_decode [LV] => VAR 0x558911055710 <e21580> {c47} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:3:3:3:2:2:2:3: ASSIGN 0x5589114104f0 <e64915> {g177} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:2:2:3:1: CONST 0x5589114105b0 <e64913> {g177} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:3:2: VARREF 0x558911410760 <e64914> {g177} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_decode [LV] => VAR 0x558911055890 <e21581> {c48} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:3:3:3:2:2:2:3: ASSIGN 0x5589114108c0 <e64918> {g178} @dt=0x5589114dbd50@(G/wu32/6)
    1:2:3:3:3:2:2:2:3:1: CONST 0x558911410980 <e64916> {g178} @dt=0x5589114dbd50@(G/wu32/6)  6'h0
    1:2:3:3:3:2:2:2:3:2: VARREF 0x558911410b30 <e64917> {g178} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_decode [LV] => VAR 0x558911055b90 <e20177> {c50} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:3:3:3:2:2:2:3: ASSIGN 0x558911410c80 <e64921> {g179} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:2:2:3:1: CONST 0x558911410d40 <e64919> {g179} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:3:2: VARREF 0x558911410ef0 <e64920> {g179} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x558911055d10 <e21583> {c51} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:2:2:3: ASSIGN 0x558911411050 <e64937> {g171} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:2:3:1: CONST 0x558911411110 <e64935> {g171} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:2: VARREF 0x5589114112c0 <e64936> {g171} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_write_decode [LV] => VAR 0x558911054f90 <e21575> {c42} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:3:3:3:2:2:3: ASSIGN 0x558911411410 <e64940> {g172} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:2:3:1: CONST 0x5589114114d0 <e64938> {g172} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:2: VARREF 0x558911411680 <e64939> {g172} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_to_register_decode [LV] => VAR 0x558911055110 <e21576> {c43} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:3:3:3:2:2:3: ASSIGN 0x5589114117e0 <e64943> {g173} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:2:3:1: CONST 0x5589114118a0 <e64941> {g173} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:2: VARREF 0x558911411a50 <e64942> {g173} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_write_decode [LV] => VAR 0x558911055290 <e21577> {c44} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:3:3:3:2:2:3: ASSIGN 0x558911411ba0 <e64946> {g174} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:2:3:1: CONST 0x558911411c60 <e64944> {g174} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:2: VARREF 0x558911411e10 <e64945> {g174} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__ALU_src_B_decode [LV] => VAR 0x558911055410 <e21578> {c45} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:2:2:3: ASSIGN 0x558911411f60 <e64949> {g175} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:2:3:1: CONST 0x558911412020 <e64947> {g175} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:2: VARREF 0x5589114121d0 <e64948> {g175} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_destination_decode [LV] => VAR 0x558911055590 <e21579> {c46} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:3:3:3:2:2:3: ASSIGN 0x558911412330 <e64952> {g176} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:2:3:1: CONST 0x5589114123f0 <e64950> {g176} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:2: VARREF 0x5589114125a0 <e64951> {g176} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__branch_decode [LV] => VAR 0x558911055710 <e21580> {c47} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:3:3:3:2:2:3: ASSIGN 0x5589114126f0 <e64955> {g177} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:2:3:1: CONST 0x5589114127b0 <e64953> {g177} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:2: VARREF 0x558911412960 <e64954> {g177} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_decode [LV] => VAR 0x558911055890 <e21581> {c48} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:3:3:3:2:2:3: ASSIGN 0x558911412ac0 <e64958> {g178} @dt=0x5589114dbd50@(G/wu32/6)
    1:2:3:3:3:2:2:3:1: CONST 0x558911412b80 <e64956> {g178} @dt=0x5589114dbd50@(G/wu32/6)  6'h0
    1:2:3:3:3:2:2:3:2: VARREF 0x558911412d30 <e64957> {g178} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_decode [LV] => VAR 0x558911055b90 <e20177> {c50} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:3:3:3:2:2:3: ASSIGN 0x558911412e80 <e64961> {g179} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:2:3:1: CONST 0x558911412f40 <e64959> {g179} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:2: VARREF 0x5589114130f0 <e64960> {g179} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x558911055d10 <e21583> {c51} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:2:3: IF 0x558911413250 <e42823> {g25}
    1:2:3:3:3:2:3:1: AND 0x5589114ade10 <e65085> {g25} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:2:3:1:1: CONST 0x5589114adbc0 <e65081> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:2:3:1:2: SEL 0x558911413320 <e65082> {g25} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:2:3:1:2:1: VARREF 0x5589114133f0 <e64975> {g25} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__op [RV] <- VAR 0x5589110781c0 <e22520> {g17} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:2:3:1:2:2: CONST 0x558911413540 <e37907> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:2:3:1:2:3: CONST 0x5589114136f0 <e37908> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:2:3:2: ASSIGN 0x5589114138a0 <e64979> {g171} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:3:2:1: CONST 0x558911413960 <e64977> {g171} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:2: VARREF 0x558911413b10 <e64978> {g171} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_write_decode [LV] => VAR 0x558911054f90 <e21575> {c42} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:3:3:3:2:3:2: ASSIGN 0x558911413c60 <e64982> {g172} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:3:2:1: CONST 0x558911413d20 <e64980> {g172} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:2: VARREF 0x558911413ed0 <e64981> {g172} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_to_register_decode [LV] => VAR 0x558911055110 <e21576> {c43} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:3:3:3:2:3:2: ASSIGN 0x558911414030 <e64985> {g173} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:3:2:1: CONST 0x5589114140f0 <e64983> {g173} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:2: VARREF 0x5589114142a0 <e64984> {g173} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_write_decode [LV] => VAR 0x558911055290 <e21577> {c44} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:3:3:3:2:3:2: ASSIGN 0x5589114143f0 <e64988> {g174} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:3:2:1: CONST 0x5589114144b0 <e64986> {g174} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:2: VARREF 0x558911414660 <e64987> {g174} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__ALU_src_B_decode [LV] => VAR 0x558911055410 <e21578> {c45} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:2:3:2: ASSIGN 0x5589114147b0 <e64991> {g175} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:3:2:1: CONST 0x558911414870 <e64989> {g175} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:2: VARREF 0x558911414a20 <e64990> {g175} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_destination_decode [LV] => VAR 0x558911055590 <e21579> {c46} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:3:3:3:2:3:2: ASSIGN 0x558911414b80 <e64994> {g176} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:3:2:1: CONST 0x558911414c40 <e64992> {g176} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:2: VARREF 0x558911414df0 <e64993> {g176} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__branch_decode [LV] => VAR 0x558911055710 <e21580> {c47} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:3:3:3:2:3:2: ASSIGN 0x558911414f40 <e64997> {g177} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:3:2:1: CONST 0x558911415000 <e64995> {g177} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:2: VARREF 0x5589114151b0 <e64996> {g177} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_decode [LV] => VAR 0x558911055890 <e21581> {c48} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:3:3:3:2:3:2: ASSIGN 0x558911415310 <e65000> {g178} @dt=0x5589114dbd50@(G/wu32/6)
    1:2:3:3:3:2:3:2:1: CONST 0x5589114153d0 <e64998> {g178} @dt=0x5589114dbd50@(G/wu32/6)  6'h0
    1:2:3:3:3:2:3:2:2: VARREF 0x558911415580 <e64999> {g178} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_decode [LV] => VAR 0x558911055b90 <e20177> {c50} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:3:3:3:2:3:2: ASSIGN 0x5589114156d0 <e65003> {g179} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:3:2:1: CONST 0x558911415790 <e65001> {g179} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:2: VARREF 0x558911415940 <e65002> {g179} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x558911055d10 <e21583> {c51} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:2:3:3: IF 0x558911415aa0 <e42837> {g25}
    1:2:3:3:3:2:3:3:1: AND 0x558911490250 <e65072> {g25} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:2:3:3:1:1: CONST 0x558911490000 <e65068> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:2:3:3:1:2: SEL 0x558911415b70 <e65069> {g25} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:2:3:3:1:2:1: VARREF 0x558911415c40 <e65004> {g25} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__op [RV] <- VAR 0x5589110781c0 <e22520> {g17} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:2:3:3:1:2:2: CONST 0x558911415d90 <e37874> {g25} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:3:3:2:3:3:1:2:3: CONST 0x558911415f40 <e37875> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:2:3:3:2: ASSIGN 0x5589114160f0 <e65008> {g106} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:3:3:2:1: CONST 0x5589114161b0 <e65006> {g106} @dt=0x5589114dbb10@(G/wu32/1)  1'h1
    1:2:3:3:3:2:3:3:2:2: VARREF 0x558911416360 <e65007> {g106} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_write_decode [LV] => VAR 0x558911054f90 <e21575> {c42} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:3:3:3:2:3:3:2: ASSIGN 0x5589114164b0 <e65011> {g107} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:3:3:2:1: CONST 0x558911416570 <e65009> {g107} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:2:2: VARREF 0x558911416720 <e65010> {g107} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_to_register_decode [LV] => VAR 0x558911055110 <e21576> {c43} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:3:3:3:2:3:3:2: ASSIGN 0x558911416880 <e65014> {g108} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:3:3:2:1: CONST 0x558911416940 <e65012> {g108} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:2:2: VARREF 0x558911416af0 <e65013> {g108} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_write_decode [LV] => VAR 0x558911055290 <e21577> {c44} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:3:3:3:2:3:3:2: ASSIGN 0x558911416c40 <e65017> {g109} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:3:3:2:1: CONST 0x558911416d00 <e65015> {g109} @dt=0x5589114dbb10@(G/wu32/1)  1'h1
    1:2:3:3:3:2:3:3:2:2: VARREF 0x558911416eb0 <e65016> {g109} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__ALU_src_B_decode [LV] => VAR 0x558911055410 <e21578> {c45} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:2:3:3:2: ASSIGN 0x558911417000 <e65020> {g110} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:3:3:2:1: CONST 0x5589114170c0 <e65018> {g110} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:2:2: VARREF 0x558911417270 <e65019> {g110} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_destination_decode [LV] => VAR 0x558911055590 <e21579> {c46} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:3:3:3:2:3:3:2: ASSIGN 0x5589114173d0 <e65023> {g111} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:3:3:2:1: CONST 0x558911417490 <e65021> {g111} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:2:2: VARREF 0x558911417640 <e65022> {g111} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__branch_decode [LV] => VAR 0x558911055710 <e21580> {c47} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:3:3:3:2:3:3:2: ASSIGN 0x558911417790 <e65026> {g112} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:3:3:2:1: CONST 0x558911417850 <e65024> {g112} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:2:2: VARREF 0x558911417a00 <e65025> {g112} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_decode [LV] => VAR 0x558911055890 <e21581> {c48} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:3:3:3:2:3:3:2: ASSIGN 0x558911417b60 <e65029> {g113} @dt=0x5589114dbd50@(G/wu32/6)
    1:2:3:3:3:2:3:3:2:1: CONST 0x558911417c20 <e65027> {g113} @dt=0x5589114dbd50@(G/wu32/6)  6'h21
    1:2:3:3:3:2:3:3:2:2: VARREF 0x558911417dd0 <e65028> {g113} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_decode [LV] => VAR 0x558911055b90 <e20177> {c50} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:3:3:3:2:3:3:2: ASSIGN 0x558911417f20 <e65032> {g114} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:3:3:2:1: CONST 0x558911417fe0 <e65030> {g114} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:2:2: VARREF 0x558911418190 <e65031> {g114} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x558911055d10 <e21583> {c51} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:2:3:3:3: ASSIGN 0x5589114182f0 <e65035> {g171} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:3:3:3:1: CONST 0x5589114183b0 <e65033> {g171} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:3:2: VARREF 0x558911418560 <e65034> {g171} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_write_decode [LV] => VAR 0x558911054f90 <e21575> {c42} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:3:3:3:2:3:3:3: ASSIGN 0x5589114186b0 <e65038> {g172} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:3:3:3:1: CONST 0x558911418770 <e65036> {g172} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:3:2: VARREF 0x558911418920 <e65037> {g172} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_to_register_decode [LV] => VAR 0x558911055110 <e21576> {c43} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:3:3:3:2:3:3:3: ASSIGN 0x558911418a80 <e65041> {g173} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:3:3:3:1: CONST 0x558911418b40 <e65039> {g173} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:3:2: VARREF 0x558911418cf0 <e65040> {g173} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_write_decode [LV] => VAR 0x558911055290 <e21577> {c44} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:3:3:3:2:3:3:3: ASSIGN 0x558911418e40 <e65044> {g174} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:3:3:3:1: CONST 0x558911418f00 <e65042> {g174} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:3:2: VARREF 0x5589114190b0 <e65043> {g174} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__ALU_src_B_decode [LV] => VAR 0x558911055410 <e21578> {c45} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:2:3:3:3: ASSIGN 0x558911419200 <e65047> {g175} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:3:3:3:1: CONST 0x5589114192c0 <e65045> {g175} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:3:2: VARREF 0x558911419470 <e65046> {g175} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_destination_decode [LV] => VAR 0x558911055590 <e21579> {c46} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:3:3:3:2:3:3:3: ASSIGN 0x5589114195d0 <e65050> {g176} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:3:3:3:1: CONST 0x558911419690 <e65048> {g176} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:3:2: VARREF 0x558911419840 <e65049> {g176} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__branch_decode [LV] => VAR 0x558911055710 <e21580> {c47} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:3:3:3:2:3:3:3: ASSIGN 0x558911419990 <e65053> {g177} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:3:3:3:1: CONST 0x558911419a50 <e65051> {g177} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:3:2: VARREF 0x558911419c00 <e65052> {g177} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_decode [LV] => VAR 0x558911055890 <e21581> {c48} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:3:3:3:2:3:3:3: ASSIGN 0x558911419d60 <e65056> {g178} @dt=0x5589114dbd50@(G/wu32/6)
    1:2:3:3:3:2:3:3:3:1: CONST 0x558911419e20 <e65054> {g178} @dt=0x5589114dbd50@(G/wu32/6)  6'h0
    1:2:3:3:3:2:3:3:3:2: VARREF 0x558911419fd0 <e65055> {g178} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_decode [LV] => VAR 0x558911055b90 <e20177> {c50} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:3:3:3:2:3:3:3: ASSIGN 0x55891141a120 <e65059> {g179} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:3:3:3:1: CONST 0x55891141a1e0 <e65057> {g179} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:3:2: VARREF 0x55891141a390 <e65058> {g179} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x558911055d10 <e21583> {c51} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:3: IF 0x55891141a4f0 <e42860> {g25}
    1:2:3:3:3:3:1: AND 0x5589114a09d0 <e65397> {g25} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:3:1:1: CONST 0x5589114a0780 <e65393> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:3:1:2: SEL 0x55891141a5c0 <e65394> {g25} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:3:1:2:1: VARREF 0x55891141a690 <e65099> {g25} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__op [RV] <- VAR 0x5589110781c0 <e22520> {g17} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:3:1:2:2: CONST 0x55891141a7e0 <e37841> {g25} @dt=0x558910d08010@(G/w32)  32'h2
    1:2:3:3:3:3:1:2:3: CONST 0x55891141a990 <e37842> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:3:2: IF 0x55891141ab40 <e42865> {g25}
    1:2:3:3:3:3:2:1: AND 0x5589114a9d00 <e65253> {g25} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:3:2:1:1: CONST 0x5589114a9ab0 <e65249> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:3:2:1:2: SEL 0x55891141ac10 <e65250> {g25} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:3:2:1:2:1: VARREF 0x55891141ace0 <e65101> {g25} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__op [RV] <- VAR 0x5589110781c0 <e22520> {g17} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:3:2:1:2:2: CONST 0x55891141ae30 <e37808> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:3:2:1:2:3: CONST 0x55891141afe0 <e37809> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:3:2:2: IF 0x55891141b190 <e42870> {g25}
    1:2:3:3:3:3:2:2:1: AND 0x5589114cf380 <e65171> {g25} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:3:2:2:1:1: CONST 0x5589114cf130 <e65167> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:3:2:2:1:2: SEL 0x55891141b260 <e65168> {g25} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:3:2:2:1:2:1: VARREF 0x55891141b330 <e65103> {g25} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__op [RV] <- VAR 0x5589110781c0 <e22520> {g17} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:3:2:2:1:2:2: CONST 0x55891141b480 <e37775> {g25} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:3:3:3:2:2:1:2:3: CONST 0x55891141b630 <e37776> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:3:2:2:2: ASSIGN 0x55891141b7e0 <e65107> {g92} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:2:2:2:1: CONST 0x55891141b8a0 <e65105> {g92} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:2:2: VARREF 0x55891141ba50 <e65106> {g92} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_write_decode [LV] => VAR 0x558911054f90 <e21575> {c42} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:3:3:3:3:2:2:2: ASSIGN 0x55891141bba0 <e65110> {g93} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:2:2:2:1: CONST 0x55891141bc60 <e65108> {g93} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:2:2: VARREF 0x55891141be10 <e65109> {g93} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_to_register_decode [LV] => VAR 0x558911055110 <e21576> {c43} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:3:3:3:3:2:2:2: ASSIGN 0x55891141bf70 <e65113> {g94} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:2:2:2:1: CONST 0x55891141c030 <e65111> {g94} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:2:2: VARREF 0x55891141c1e0 <e65112> {g94} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_write_decode [LV] => VAR 0x558911055290 <e21577> {c44} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:3:3:3:3:2:2:2: ASSIGN 0x55891141c330 <e65116> {g95} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:2:2:2:1: CONST 0x55891141c3f0 <e65114> {g95} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:2:2: VARREF 0x55891141c5a0 <e65115> {g95} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__ALU_src_B_decode [LV] => VAR 0x558911055410 <e21578> {c45} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:3:2:2:2: ASSIGN 0x55891141c6f0 <e65119> {g96} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:2:2:2:1: CONST 0x55891141c7b0 <e65117> {g96} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:2:2: VARREF 0x55891141c960 <e65118> {g96} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_destination_decode [LV] => VAR 0x558911055590 <e21579> {c46} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:3:3:3:3:2:2:2: ASSIGN 0x55891141cac0 <e65122> {g97} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:2:2:2:1: CONST 0x55891141cb80 <e65120> {g97} @dt=0x5589114dbb10@(G/wu32/1)  1'h1
    1:2:3:3:3:3:2:2:2:2: VARREF 0x55891141cd30 <e65121> {g97} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__branch_decode [LV] => VAR 0x558911055710 <e21580> {c47} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:3:3:3:3:2:2:2: ASSIGN 0x55891141ce80 <e65125> {g98} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:2:2:2:1: CONST 0x55891141cf40 <e65123> {g98} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:2:2: VARREF 0x55891141d0f0 <e65124> {g98} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_decode [LV] => VAR 0x558911055890 <e21581> {c48} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:3:3:3:3:2:2:2: ASSIGN 0x55891141d250 <e65128> {g99} @dt=0x5589114dbd50@(G/wu32/6)
    1:2:3:3:3:3:2:2:2:1: CONST 0x55891141d310 <e65126> {g99} @dt=0x5589114dbd50@(G/wu32/6)  6'h3f
    1:2:3:3:3:3:2:2:2:2: VARREF 0x55891141d4c0 <e65127> {g99} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_decode [LV] => VAR 0x558911055b90 <e20177> {c50} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:3:3:3:3:2:2:2: ASSIGN 0x55891141d610 <e65131> {g100} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:2:2:2:1: CONST 0x55891141d6d0 <e65129> {g100} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:2:2: VARREF 0x55891141d880 <e65130> {g100} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x558911055d10 <e21583> {c51} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:3:2:2:3: ASSIGN 0x55891141d9e0 <e65134> {g81} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:2:2:3:1: CONST 0x55891141daa0 <e65132> {g81} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:3:2: VARREF 0x55891141dc50 <e65133> {g81} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_write_decode [LV] => VAR 0x558911054f90 <e21575> {c42} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:3:3:3:3:2:2:3: ASSIGN 0x55891141dda0 <e65137> {g82} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:2:2:3:1: CONST 0x55891141de60 <e65135> {g82} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:3:2: VARREF 0x55891142dc00 <e65136> {g82} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_to_register_decode [LV] => VAR 0x558911055110 <e21576> {c43} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:3:3:3:3:2:2:3: ASSIGN 0x55891142dd20 <e65140> {g83} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:2:2:3:1: CONST 0x55891142dde0 <e65138> {g83} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:3:2: VARREF 0x55891142df50 <e65139> {g83} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_write_decode [LV] => VAR 0x558911055290 <e21577> {c44} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:3:3:3:3:2:2:3: ASSIGN 0x55891142e070 <e65143> {g84} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:2:2:3:1: CONST 0x55891142e130 <e65141> {g84} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:3:2: VARREF 0x55891142e2a0 <e65142> {g84} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__ALU_src_B_decode [LV] => VAR 0x558911055410 <e21578> {c45} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:3:2:2:3: ASSIGN 0x55891142e3c0 <e65146> {g85} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:2:2:3:1: CONST 0x55891142e480 <e65144> {g85} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:3:2: VARREF 0x55891142e5f0 <e65145> {g85} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_destination_decode [LV] => VAR 0x558911055590 <e21579> {c46} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:3:3:3:3:2:2:3: ASSIGN 0x55891142e710 <e65149> {g86} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:2:2:3:1: CONST 0x55891142e7d0 <e65147> {g86} @dt=0x5589114dbb10@(G/wu32/1)  1'h1
    1:2:3:3:3:3:2:2:3:2: VARREF 0x55891142e940 <e65148> {g86} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__branch_decode [LV] => VAR 0x558911055710 <e21580> {c47} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:3:3:3:3:2:2:3: ASSIGN 0x55891142ea60 <e65152> {g87} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:2:2:3:1: CONST 0x55891142eb20 <e65150> {g87} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:3:2: VARREF 0x55891142ec90 <e65151> {g87} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_decode [LV] => VAR 0x558911055890 <e21581> {c48} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:3:3:3:3:2:2:3: ASSIGN 0x55891142edb0 <e65155> {g88} @dt=0x5589114dbd50@(G/wu32/6)
    1:2:3:3:3:3:2:2:3:1: CONST 0x55891142ee70 <e65153> {g88} @dt=0x5589114dbd50@(G/wu32/6)  6'h3f
    1:2:3:3:3:3:2:2:3:2: VARREF 0x55891142efe0 <e65154> {g88} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_decode [LV] => VAR 0x558911055b90 <e20177> {c50} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:3:3:3:3:2:2:3: ASSIGN 0x55891142f100 <e65158> {g89} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:2:2:3:1: CONST 0x55891142f1c0 <e65156> {g89} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:3:2: VARREF 0x55891142f330 <e65157> {g89} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x558911055d10 <e21583> {c51} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:3:2:3: IF 0x55891142f450 <e42893> {g25}
    1:2:3:3:3:3:2:3:1: AND 0x5589114cf690 <e65240> {g25} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:3:2:3:1:1: CONST 0x5589114cf440 <e65236> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:3:2:3:1:2: SEL 0x55891142f520 <e65237> {g25} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:3:2:3:1:2:1: VARREF 0x55891142f5f0 <e65172> {g25} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__op [RV] <- VAR 0x5589110781c0 <e22520> {g17} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:3:2:3:1:2:2: CONST 0x55891142f710 <e37742> {g25} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:3:3:3:2:3:1:2:3: CONST 0x55891142f880 <e37743> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:3:2:3:2: ASSIGN 0x55891142f9f0 <e65176> {g68} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:2:3:2:1: CONST 0x55891142fab0 <e65174> {g68} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:2:2: VARREF 0x55891142fc20 <e65175> {g68} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_write_decode [LV] => VAR 0x558911054f90 <e21575> {c42} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:3:3:3:3:2:3:2: ASSIGN 0x55891142fd40 <e65179> {g69} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:2:3:2:1: CONST 0x55891142fe00 <e65177> {g69} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:2:2: VARREF 0x55891142ff70 <e65178> {g69} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_to_register_decode [LV] => VAR 0x558911055110 <e21576> {c43} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:3:3:3:3:2:3:2: ASSIGN 0x558911430090 <e65182> {g70} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:2:3:2:1: CONST 0x558911430150 <e65180> {g70} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:2:2: VARREF 0x5589114302c0 <e65181> {g70} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_write_decode [LV] => VAR 0x558911055290 <e21577> {c44} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:3:3:3:3:2:3:2: ASSIGN 0x5589114303e0 <e65185> {g71} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:2:3:2:1: CONST 0x5589114304a0 <e65183> {g71} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:2:2: VARREF 0x558911430610 <e65184> {g71} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__ALU_src_B_decode [LV] => VAR 0x558911055410 <e21578> {c45} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:3:2:3:2: ASSIGN 0x558911430730 <e65188> {g72} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:2:3:2:1: CONST 0x5589114307f0 <e65186> {g72} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:2:2: VARREF 0x558911430960 <e65187> {g72} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_destination_decode [LV] => VAR 0x558911055590 <e21579> {c46} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:3:3:3:3:2:3:2: ASSIGN 0x558911430a80 <e65191> {g73} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:2:3:2:1: CONST 0x558911430b40 <e65189> {g73} @dt=0x5589114dbb10@(G/wu32/1)  1'h1
    1:2:3:3:3:3:2:3:2:2: VARREF 0x558911430cb0 <e65190> {g73} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__branch_decode [LV] => VAR 0x558911055710 <e21580> {c47} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:3:3:3:3:2:3:2: ASSIGN 0x558911430dd0 <e65194> {g74} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:2:3:2:1: CONST 0x558911430e90 <e65192> {g74} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:2:2: VARREF 0x558911431000 <e65193> {g74} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_decode [LV] => VAR 0x558911055890 <e21581> {c48} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:3:3:3:3:2:3:2: ASSIGN 0x558911431120 <e65197> {g75} @dt=0x5589114dbd50@(G/wu32/6)
    1:2:3:3:3:3:2:3:2:1: CONST 0x5589114311e0 <e65195> {g75} @dt=0x5589114dbd50@(G/wu32/6)  6'h3f
    1:2:3:3:3:3:2:3:2:2: VARREF 0x558911431350 <e65196> {g75} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_decode [LV] => VAR 0x558911055b90 <e20177> {c50} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:3:3:3:3:2:3:2: ASSIGN 0x558911431470 <e65200> {g76} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:2:3:2:1: CONST 0x558911431530 <e65198> {g76} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:2:2: VARREF 0x5589114316a0 <e65199> {g76} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x558911055d10 <e21583> {c51} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:3:2:3:3: ASSIGN 0x5589114317c0 <e65203> {g56} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:2:3:3:1: CONST 0x558911431880 <e65201> {g56} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:3:2: VARREF 0x5589114319f0 <e65202> {g56} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_write_decode [LV] => VAR 0x558911054f90 <e21575> {c42} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:3:3:3:3:2:3:3: ASSIGN 0x558911431b10 <e65206> {g57} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:2:3:3:1: CONST 0x558911431bd0 <e65204> {g57} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:3:2: VARREF 0x558911431d40 <e65205> {g57} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_to_register_decode [LV] => VAR 0x558911055110 <e21576> {c43} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:3:3:3:3:2:3:3: ASSIGN 0x558911431e60 <e65209> {g58} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:2:3:3:1: CONST 0x558911431f20 <e65207> {g58} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:3:2: VARREF 0x558911432090 <e65208> {g58} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_write_decode [LV] => VAR 0x558911055290 <e21577> {c44} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:3:3:3:3:2:3:3: ASSIGN 0x5589114321b0 <e65212> {g59} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:2:3:3:1: CONST 0x558911432270 <e65210> {g59} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:3:2: VARREF 0x5589114323e0 <e65211> {g59} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__ALU_src_B_decode [LV] => VAR 0x558911055410 <e21578> {c45} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:3:2:3:3: ASSIGN 0x558911432500 <e65215> {g60} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:2:3:3:1: CONST 0x5589114325c0 <e65213> {g60} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:3:2: VARREF 0x558911432730 <e65214> {g60} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_destination_decode [LV] => VAR 0x558911055590 <e21579> {c46} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:3:3:3:3:2:3:3: ASSIGN 0x558911432850 <e65218> {g61} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:2:3:3:1: CONST 0x558911432910 <e65216> {g61} @dt=0x5589114dbb10@(G/wu32/1)  1'h1
    1:2:3:3:3:3:2:3:3:2: VARREF 0x558911432a80 <e65217> {g61} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__branch_decode [LV] => VAR 0x558911055710 <e21580> {c47} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:3:3:3:3:2:3:3: ASSIGN 0x558911432ba0 <e65221> {g62} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:2:3:3:1: CONST 0x558911432c60 <e65219> {g62} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:3:2: VARREF 0x558911432dd0 <e65220> {g62} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_decode [LV] => VAR 0x558911055890 <e21581> {c48} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:3:3:3:3:2:3:3: ASSIGN 0x558911432ef0 <e65224> {g63} @dt=0x5589114dbd50@(G/wu32/6)
    1:2:3:3:3:3:2:3:3:1: CONST 0x558911432fb0 <e65222> {g63} @dt=0x5589114dbd50@(G/wu32/6)  6'h3f
    1:2:3:3:3:3:2:3:3:2: VARREF 0x558911433120 <e65223> {g63} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_decode [LV] => VAR 0x558911055b90 <e20177> {c50} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:3:3:3:3:2:3:3: ASSIGN 0x558911433240 <e65227> {g64} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:2:3:3:1: CONST 0x558911433300 <e65225> {g64} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:3:2: VARREF 0x558911433470 <e65226> {g64} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x558911055d10 <e21583> {c51} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:3:3: IF 0x558911433590 <e42916> {g25}
    1:2:3:3:3:3:3:1: AND 0x5589114a06c0 <e65384> {g25} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:3:3:1:1: CONST 0x5589114a0470 <e65380> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:3:3:1:2: SEL 0x558911433660 <e65381> {g25} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:3:3:1:2:1: VARREF 0x558911433730 <e65254> {g25} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__op [RV] <- VAR 0x5589110781c0 <e22520> {g17} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:3:3:1:2:2: CONST 0x558911433850 <e37709> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:3:3:1:2:3: CONST 0x5589114339c0 <e37710> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:3:3:2: ASSIGN 0x558911433b30 <e65258> {g171} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:2:1: CONST 0x558911433bf0 <e65256> {g171} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:2:2: VARREF 0x558911433d60 <e65257> {g171} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_write_decode [LV] => VAR 0x558911054f90 <e21575> {c42} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:3:3:3:3:3:2: ASSIGN 0x558911433e80 <e65261> {g172} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:2:1: CONST 0x558911433f40 <e65259> {g172} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:2:2: VARREF 0x5589114340b0 <e65260> {g172} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_to_register_decode [LV] => VAR 0x558911055110 <e21576> {c43} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:3:3:3:3:3:2: ASSIGN 0x5589114341d0 <e65264> {g173} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:2:1: CONST 0x558911434290 <e65262> {g173} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:2:2: VARREF 0x558911434400 <e65263> {g173} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_write_decode [LV] => VAR 0x558911055290 <e21577> {c44} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:3:3:3:3:3:2: ASSIGN 0x558911434520 <e65267> {g174} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:2:1: CONST 0x5589114345e0 <e65265> {g174} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:2:2: VARREF 0x558911434750 <e65266> {g174} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__ALU_src_B_decode [LV] => VAR 0x558911055410 <e21578> {c45} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:3:3:2: ASSIGN 0x558911434870 <e65270> {g175} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:2:1: CONST 0x558911434930 <e65268> {g175} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:2:2: VARREF 0x558911434aa0 <e65269> {g175} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_destination_decode [LV] => VAR 0x558911055590 <e21579> {c46} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:3:3:3:3:3:2: ASSIGN 0x558911434bc0 <e65273> {g176} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:2:1: CONST 0x558911434c80 <e65271> {g176} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:2:2: VARREF 0x558911434df0 <e65272> {g176} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__branch_decode [LV] => VAR 0x558911055710 <e21580> {c47} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:3:3:3:3:3:2: ASSIGN 0x558911434f10 <e65276> {g177} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:2:1: CONST 0x558911434fd0 <e65274> {g177} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:2:2: VARREF 0x558911435140 <e65275> {g177} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_decode [LV] => VAR 0x558911055890 <e21581> {c48} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:3:3:3:3:3:2: ASSIGN 0x558911435260 <e65279> {g178} @dt=0x5589114dbd50@(G/wu32/6)
    1:2:3:3:3:3:3:2:1: CONST 0x558911435320 <e65277> {g178} @dt=0x5589114dbd50@(G/wu32/6)  6'h0
    1:2:3:3:3:3:3:2:2: VARREF 0x558911435490 <e65278> {g178} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_decode [LV] => VAR 0x558911055b90 <e20177> {c50} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:3:3:3:3:3:2: ASSIGN 0x5589114355b0 <e65282> {g179} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:2:1: CONST 0x558911435670 <e65280> {g179} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:2:2: VARREF 0x5589114357e0 <e65281> {g179} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x558911055d10 <e21583> {c51} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:3:3:3: IF 0x558911435900 <e42930> {g25}
    1:2:3:3:3:3:3:3:1: AND 0x5589114aa010 <e65371> {g25} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:3:3:3:1:1: CONST 0x5589114a9dc0 <e65367> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:3:3:3:1:2: SEL 0x5589114359d0 <e65368> {g25} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:3:3:3:1:2:1: VARREF 0x558911435aa0 <e65283> {g25} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__op [RV] <- VAR 0x5589110781c0 <e22520> {g17} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:3:3:3:1:2:2: CONST 0x558911435bc0 <e37672> {g25} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:3:3:3:3:3:1:2:3: CONST 0x558911435d30 <e37673> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:3:3:3:2: ASSIGN 0x558911435ea0 <e65287> {g39} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1: CONST 0x558911435f60 <e65285> {g39} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:3:2:2: VARREF 0x5589114360d0 <e65286> {g39} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_write_decode [LV] => VAR 0x558911054f90 <e21575> {c42} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:3:3:3:3:3:3:2: ASSIGN 0x5589114361f0 <e65290> {g40} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1: CONST 0x5589114362b0 <e65288> {g40} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:3:2:2: VARREF 0x558911436420 <e65289> {g40} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_to_register_decode [LV] => VAR 0x558911055110 <e21576> {c43} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:3:3:3:3:3:3:2: ASSIGN 0x558911436540 <e65293> {g41} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1: CONST 0x558911436600 <e65291> {g41} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:3:2:2: VARREF 0x558911436770 <e65292> {g41} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_write_decode [LV] => VAR 0x558911055290 <e21577> {c44} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:3:3:3:3:3:3:2: ASSIGN 0x558911436890 <e65296> {g42} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1: CONST 0x558911436950 <e65294> {g42} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:3:2:2: VARREF 0x558911436ac0 <e65295> {g42} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__ALU_src_B_decode [LV] => VAR 0x558911055410 <e21578> {c45} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:3:3:3:2: ASSIGN 0x558911436be0 <e65299> {g43} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1: CONST 0x558911436ca0 <e65297> {g43} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:3:2:2: VARREF 0x558911436e10 <e65298> {g43} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_destination_decode [LV] => VAR 0x558911055590 <e21579> {c46} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:3:3:3:3:3:3:2: ASSIGN 0x558911436f30 <e65302> {g44} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1: CONST 0x558911436ff0 <e65300> {g44} @dt=0x5589114dbb10@(G/wu32/1)  1'h1
    1:2:3:3:3:3:3:3:2:2: VARREF 0x558911437160 <e65301> {g44} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__branch_decode [LV] => VAR 0x558911055710 <e21580> {c47} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:3:3:3:3:3:3:2: ASSIGN 0x558911437280 <e65305> {g45} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1: CONST 0x558911437340 <e65303> {g45} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:3:2:2: VARREF 0x5589114374b0 <e65304> {g45} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_decode [LV] => VAR 0x558911055890 <e21581> {c48} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:3:3:3:3:3:3:2: ASSIGN 0x5589114375d0 <e65308> {g46} @dt=0x5589114dbd50@(G/wu32/6)
    1:2:3:3:3:3:3:3:2:1: CONST 0x558911437690 <e65306> {g46} @dt=0x5589114dbd50@(G/wu32/6)  6'h3f
    1:2:3:3:3:3:3:3:2:2: VARREF 0x558911437800 <e65307> {g46} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_decode [LV] => VAR 0x558911055b90 <e20177> {c50} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:3:3:3:3:3:3:2: ASSIGN 0x558911437920 <e65311> {g47} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1: CONST 0x5589114379e0 <e65309> {g47} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:3:2:2: VARREF 0x558911437b50 <e65310> {g47} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x558911055d10 <e21583> {c51} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x558911437c70 <e65314> {g27} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1: CONST 0x558911437d30 <e65312> {g27} @dt=0x5589114dbb10@(G/wu32/1)  1'h1
    1:2:3:3:3:3:3:3:3:2: VARREF 0x558911437ea0 <e65313> {g27} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_write_decode [LV] => VAR 0x558911054f90 <e21575> {c42} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x558911437fc0 <e65317> {g28} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1: CONST 0x558911438080 <e65315> {g28} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:3:3:2: VARREF 0x5589114381f0 <e65316> {g28} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_to_register_decode [LV] => VAR 0x558911055110 <e21576> {c43} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x558911438310 <e65320> {g29} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1: CONST 0x5589114383d0 <e65318> {g29} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:3:3:2: VARREF 0x558911438540 <e65319> {g29} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_write_decode [LV] => VAR 0x558911055290 <e21577> {c44} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x558911438660 <e65323> {g30} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1: CONST 0x558911438720 <e65321> {g30} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:3:3:2: VARREF 0x558911438890 <e65322> {g30} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__ALU_src_B_decode [LV] => VAR 0x558911055410 <e21578> {c45} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x5589114389b0 <e65326> {g31} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1: CONST 0x558911438a70 <e65324> {g31} @dt=0x5589114dbb10@(G/wu32/1)  1'h1
    1:2:3:3:3:3:3:3:3:2: VARREF 0x558911438be0 <e65325> {g31} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_destination_decode [LV] => VAR 0x558911055590 <e21579> {c46} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x558911438d00 <e65329> {g32} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1: CONST 0x558911438dc0 <e65327> {g32} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:3:3:2: VARREF 0x558911438f30 <e65328> {g32} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__branch_decode [LV] => VAR 0x558911055710 <e21580> {c47} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x558911439050 <e65346> {g33} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1: OR 0x558911439110 <e65344> {g33} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1: OR 0x5589114391d0 <e65340> {g33} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:1: OR 0x558911439290 <e65336> {g33} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:1:1: EQ 0x558911439350 <e65332> {g33} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:1:1:1: CONST 0x558911439410 <e65330> {g33} @dt=0x5589114dbd50@(G/wu32/6)  6'h18
    1:2:3:3:3:3:3:3:3:1:1:1:1:2: VARREF 0x558911439580 <e65331> {g33} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__funct [RV] <- VAR 0x5589110784c0 <e22522> {g19} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:1:1:2: EQ 0x5589114396a0 <e65335> {g33} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:1:2:1: CONST 0x558911439760 <e65333> {g33} @dt=0x5589114dbd50@(G/wu32/6)  6'h19
    1:2:3:3:3:3:3:3:3:1:1:1:2:2: VARREF 0x5589114398d0 <e65334> {g33} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__funct [RV] <- VAR 0x5589110784c0 <e22522> {g19} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:1:2: EQ 0x5589114399f0 <e65339> {g33} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:2:1: CONST 0x558911439ab0 <e65337> {g33} @dt=0x5589114dbd50@(G/wu32/6)  6'h1a
    1:2:3:3:3:3:3:3:3:1:1:2:2: VARREF 0x558911439c20 <e65338> {g33} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__funct [RV] <- VAR 0x5589110784c0 <e22522> {g19} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:2: EQ 0x558911439d40 <e65343> {g33} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:2:1: CONST 0x558911439e00 <e65341> {g33} @dt=0x5589114dbd50@(G/wu32/6)  6'h1b
    1:2:3:3:3:3:3:3:3:1:2:2: VARREF 0x558911439f70 <e65342> {g33} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__funct [RV] <- VAR 0x5589110784c0 <e22522> {g19} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:2: VARREF 0x55891143a090 <e65345> {g33} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_decode [LV] => VAR 0x558911055890 <e21581> {c48} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x55891143a1b0 <e65349> {g34} @dt=0x5589114dbd50@(G/wu32/6)
    1:2:3:3:3:3:3:3:3:1: VARREF 0x55891143a270 <e65347> {g34} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__funct [RV] <- VAR 0x5589110784c0 <e22522> {g19} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:2: VARREF 0x55891143a390 <e65348> {g34} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_decode [LV] => VAR 0x558911055b90 <e20177> {c50} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x55891143a4b0 <e65358> {g35} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1: OR 0x55891143a570 <e65356> {g35} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1: EQ 0x55891143a630 <e65352> {g35} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:1: CONST 0x55891143a6f0 <e65350> {g35} @dt=0x5589114dbd50@(G/wu32/6)  6'h8
    1:2:3:3:3:3:3:3:3:1:1:2: VARREF 0x55891143a860 <e65351> {g35} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__funct [RV] <- VAR 0x5589110784c0 <e22522> {g19} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:2: EQ 0x55891143a980 <e65355> {g35} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:2:1: CONST 0x55891143aa40 <e65353> {g35} @dt=0x5589114dbd50@(G/wu32/6)  6'h9
    1:2:3:3:3:3:3:3:3:1:2:2: VARREF 0x55891143abb0 <e65354> {g35} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__funct [RV] <- VAR 0x5589110784c0 <e22522> {g19} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:2: VARREF 0x55891143acd0 <e65357> {g35} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x558911055d10 <e21583> {c51} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3: ASSIGNW 0x55891143adf0 <e59184> {k13} @dt=0x558910d08010@(G/w32)
    1:2:3:1: COND 0x55891143aeb0 <e23261> {k13} @dt=0x558910d08010@(G/w32)
    1:2:3:1:1: AND 0x55891143af70 <e65473> {i54} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1:1: AND 0x55891143b030 <e65471> {i54} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1:1:1: NEQ 0x55891143b0f0 <e65440> {i54} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1:1:1:1: CONST 0x55891143b1b0 <e65437> {i54} @dt=0x5589114d02a0@(G/wu32/5)  5'h0
    1:2:3:1:1:1:1:2: AND 0x5589114b07a0 <e65453> {c65} @dt=0x5589114d02a0@(G/wu32/5)
    1:2:3:1:1:1:1:2:1: CONST 0x5589114b0550 <e65449> {c65} @dt=0x558910d08010@(G/w32)  32'h1f
    1:2:3:1:1:1:1:2:2: SEL 0x55891143b320 <e65450> {c65} @dt=0x5589114d02a0@(G/wu32/5) decl[31:0]]
    1:2:3:1:1:1:1:2:2:1: VARREF 0x55891143b3f0 <e21616> {c65} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:1:1:1:2:2:2: CONST 0x55891143b510 <e65438> {c65} @dt=0x5589114b73d0@(G/swu32/5)  5'h15
    1:2:3:1:1:1:1:2:2:3: CONST 0x55891143b680 <e21626> {c65} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:3:1:1:1:2: EQ 0x55891143b7f0 <e65457> {i54} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1:1:2:1: AND 0x5589114cf920 <e65470> {c65} @dt=0x5589114d02a0@(G/wu32/5)
    1:2:3:1:1:1:2:1:1: CONST 0x5589114b0860 <e65466> {c65} @dt=0x558910d08010@(G/w32)  32'h1f
    1:2:3:1:1:1:2:1:2: SEL 0x55891143b8b0 <e65467> {c65} @dt=0x5589114d02a0@(G/wu32/5) decl[31:0]]
    1:2:3:1:1:1:2:1:2:1: VARREF 0x55891143b980 <e21616> {c65} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:1:1:2:1:2:2: CONST 0x55891143baa0 <e65454> {c65} @dt=0x5589114b73d0@(G/swu32/5)  5'h15
    1:2:3:1:1:1:2:1:2:3: CONST 0x55891143bc10 <e21626> {c65} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:3:1:1:1:2:2: VARREF 0x55891143bd80 <e65456> {i54} @dt=0x5589114d02a0@(G/wu32/5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x55891105c7e0 <e21715> {c109} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:3:1:1:2: VARREF 0x55891143bea0 <e65472> {i54} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_write_memory [RV] <- VAR 0x55891105c660 <e21714> {c108} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:3:1:2: VARREF 0x55891143bfc0 <e23259> {k13} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VAR 0x55891105cf60 <e21720> {c116} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:3:1:3: VARREF 0x55891143c0e0 <e23260> {k13} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_decode [RV] <- VAR 0x558911059f60 <e21688> {c75} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_decode VAR
    1:2:3:2: VARREF 0x55891143c200 <e23262> {k13} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_resolved_decode [LV] => VAR 0x55891105a260 <e21690> {c77} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_resolved_decode VAR
    1:2:3: ASSIGNW 0x55891143c320 <e59186> {k13} @dt=0x558910d08010@(G/w32)
    1:2:3:1: COND 0x55891143c3e0 <e23261> {k13} @dt=0x558910d08010@(G/w32)
    1:2:3:1:1: AND 0x55891143c4a0 <e65510> {i55} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1:1: AND 0x55891143c560 <e65508> {i55} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1:1:1: NEQ 0x55891143c620 <e65477> {i55} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1:1:1:1: CONST 0x55891143c6e0 <e65474> {i55} @dt=0x5589114d02a0@(G/wu32/5)  5'h0
    1:2:3:1:1:1:1:2: AND 0x5589114cfc70 <e65490> {c68} @dt=0x5589114d02a0@(G/wu32/5)
    1:2:3:1:1:1:1:2:1: CONST 0x5589114cf9e0 <e65486> {c68} @dt=0x558910d08010@(G/w32)  32'h1f
    1:2:3:1:1:1:1:2:2: SEL 0x55891143c850 <e65487> {c68} @dt=0x5589114d02a0@(G/wu32/5) decl[31:0]]
    1:2:3:1:1:1:1:2:2:1: VARREF 0x55891143c920 <e21646> {c68} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:1:1:1:2:2:2: CONST 0x55891143ca40 <e65475> {c68} @dt=0x5589114b73d0@(G/swu32/5)  5'h10
    1:2:3:1:1:1:1:2:2:3: CONST 0x55891143cbb0 <e21656> {c68} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:3:1:1:1:2: EQ 0x55891143cd20 <e65494> {i55} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1:1:2:1: AND 0x5589114cffc0 <e65507> {c68} @dt=0x5589114d02a0@(G/wu32/5)
    1:2:3:1:1:1:2:1:1: CONST 0x5589114cfd30 <e65503> {c68} @dt=0x558910d08010@(G/w32)  32'h1f
    1:2:3:1:1:1:2:1:2: SEL 0x55891143cde0 <e65504> {c68} @dt=0x5589114d02a0@(G/wu32/5) decl[31:0]]
    1:2:3:1:1:1:2:1:2:1: VARREF 0x55891143ceb0 <e21646> {c68} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:1:1:2:1:2:2: CONST 0x55891143cfd0 <e65491> {c68} @dt=0x5589114b73d0@(G/swu32/5)  5'h10
    1:2:3:1:1:1:2:1:2:3: CONST 0x55891143d140 <e21656> {c68} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:3:1:1:1:2:2: VARREF 0x55891143d2b0 <e65493> {i55} @dt=0x5589114d02a0@(G/wu32/5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x55891105c7e0 <e21715> {c109} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:3:1:1:2: VARREF 0x55891143d3d0 <e65509> {i55} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_write_memory [RV] <- VAR 0x55891105c660 <e21714> {c108} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:3:1:2: VARREF 0x55891143d4f0 <e23259> {k13} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VAR 0x55891105cf60 <e21720> {c116} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:3:1:3: VARREF 0x55891143d610 <e23260> {k13} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_decode [RV] <- VAR 0x55891105a0e0 <e21689> {c76} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_decode VAR
    1:2:3:2: VARREF 0x55891143d730 <e23262> {k13} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_resolved_decode [LV] => VAR 0x55891105a3e0 <e21691> {c78} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_resolved_decode VAR
    1:2:3: COMMENT 0x5589114ab7d0 <e59665> {l15}  ALWAYS
    1:2:3: ASSIGN 0x558911447300 <e59667> {l20} @dt=0x558910d08010@(G/w32)
    1:2:3:1: COND 0x5589114473c0 <e41153> {l20} @dt=0x558910d08010@(G/w32)
    1:2:3:1:1: AND 0x5589114ce7e0 <e65555> {l16} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:1:1:1: CONST 0x5589114cd520 <e65551> {l16} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:1:1:2: SEL 0x558911447480 <e65552> {l16} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:1:1:2:1: VARREF 0x558911447550 <e65511> {l16} @dt=0x5589114dbc70@(G/wu32/2)  mips_cpu__DOT__forward_A_execute [RV] <- VAR 0x55891105ed60 <e20919> {c142} @dt=0x558910d514f0@(G/w2)  mips_cpu__DOT__forward_A_execute VAR
    1:2:3:1:1:2:2: CONST 0x558911447670 <e39178> {l16} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:1:1:2:3: CONST 0x5589114477e0 <e39179> {l16} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:1:2: COND 0x558911447950 <e41150> {l20} @dt=0x558910d08010@(G/w32)
    1:2:3:1:2:1: AND 0x5589114cd110 <e65527> {l16} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:1:2:1:1: CONST 0x5589114cce80 <e65523> {l16} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:1:2:1:2: SEL 0x558911447a10 <e65524> {l16} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:1:2:1:2:1: VARREF 0x558911447ae0 <e65513> {l16} @dt=0x5589114dbc70@(G/wu32/2)  mips_cpu__DOT__forward_A_execute [RV] <- VAR 0x55891105ed60 <e20919> {c142} @dt=0x558910d514f0@(G/w2)  mips_cpu__DOT__forward_A_execute VAR
    1:2:3:1:2:1:2:2: CONST 0x558911447c00 <e39145> {l16} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:1:2:1:2:3: CONST 0x558911447d70 <e39146> {l16} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:1:2:2: VARREF 0x558911447ee0 <e41111> {l20} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback [RV] <- VAR 0x55891105e160 <e21732> {c132} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback VAR
    1:2:3:1:2:3: VARREF 0x558911448000 <e41112> {l19} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VAR 0x55891105cf60 <e21720> {c116} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:3:1:3: COND 0x558911448120 <e41151> {l18} @dt=0x558910d08010@(G/w32)
    1:2:3:1:3:1: AND 0x5589114cd460 <e65542> {l16} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:1:3:1:1: CONST 0x5589114cd1d0 <e65538> {l16} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:1:3:1:2: SEL 0x5589114481e0 <e65539> {l16} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:1:3:1:2:1: VARREF 0x5589114482b0 <e65528> {l16} @dt=0x5589114dbc70@(G/wu32/2)  mips_cpu__DOT__forward_A_execute [RV] <- VAR 0x55891105ed60 <e20919> {c142} @dt=0x558910d514f0@(G/w2)  mips_cpu__DOT__forward_A_execute VAR
    1:2:3:1:3:1:2:2: CONST 0x5589114483d0 <e39112> {l16} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:1:3:1:2:3: CONST 0x558911448540 <e39113> {l16} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:1:3:2: VARREF 0x5589114486b0 <e41134> {l18} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__result_writeback [RV] <- VAR 0x55891105de60 <e21730> {c130} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__result_writeback VAR
    1:2:3:1:3:3: VARREF 0x5589114487d0 <e41135> {l17} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_execute [RV] <- VAR 0x55891105b460 <e21702> {c94} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_execute VAR
    1:2:3:2: VARREF 0x5589114488f0 <e23296> {l20} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [LV] => VAR 0x55891105b760 <e21704> {c96} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3: COMMENT 0x558911472790 <e59673> {l15}  ALWAYS
    1:2:3: ASSIGN 0x558911448ad0 <e59675> {l20} @dt=0x558910d08010@(G/w32)
    1:2:3:1: COND 0x558911448b90 <e41222> {l20} @dt=0x558910d08010@(G/w32)
    1:2:3:1:1: AND 0x5589114a6b30 <e65600> {l16} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:1:1:1: CONST 0x5589114a68a0 <e65596> {l16} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:1:1:2: SEL 0x558911448c50 <e65597> {l16} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:1:1:2:1: VARREF 0x558911448d20 <e65556> {l16} @dt=0x5589114dbc70@(G/wu32/2)  mips_cpu__DOT__forward_B_execute [RV] <- VAR 0x55891105eee0 <e21740> {c143} @dt=0x558910d514f0@(G/w2)  mips_cpu__DOT__forward_B_execute VAR
    1:2:3:1:1:2:2: CONST 0x558911448e40 <e39304> {l16} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:1:1:2:3: CONST 0x558911448fb0 <e39305> {l16} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:1:2: COND 0x558911449120 <e41219> {l20} @dt=0x558910d08010@(G/w32)
    1:2:3:1:2:1: AND 0x5589114ceb30 <e65572> {l16} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:1:2:1:1: CONST 0x5589114ce8a0 <e65568> {l16} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:1:2:1:2: SEL 0x5589114491e0 <e65569> {l16} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:1:2:1:2:1: VARREF 0x5589114492b0 <e65558> {l16} @dt=0x5589114dbc70@(G/wu32/2)  mips_cpu__DOT__forward_B_execute [RV] <- VAR 0x55891105eee0 <e21740> {c143} @dt=0x558910d514f0@(G/w2)  mips_cpu__DOT__forward_B_execute VAR
    1:2:3:1:2:1:2:2: CONST 0x5589114493d0 <e39271> {l16} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:1:2:1:2:3: CONST 0x558911449540 <e39272> {l16} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:1:2:2: VARREF 0x5589114496b0 <e41180> {l20} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback [RV] <- VAR 0x55891105dfe0 <e21731> {c131} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback VAR
    1:2:3:1:2:3: VARREF 0x5589114497d0 <e41181> {l19} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VAR 0x55891105cf60 <e21720> {c116} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:3:1:3: COND 0x5589114498f0 <e41220> {l18} @dt=0x558910d08010@(G/w32)
    1:2:3:1:3:1: AND 0x5589114cee80 <e65587> {l16} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:1:3:1:1: CONST 0x5589114cebf0 <e65583> {l16} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:1:3:1:2: SEL 0x5589114499b0 <e65584> {l16} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:1:3:1:2:1: VARREF 0x558911449a80 <e65573> {l16} @dt=0x5589114dbc70@(G/wu32/2)  mips_cpu__DOT__forward_B_execute [RV] <- VAR 0x55891105eee0 <e21740> {c143} @dt=0x558910d514f0@(G/w2)  mips_cpu__DOT__forward_B_execute VAR
    1:2:3:1:3:1:2:2: CONST 0x558911449ba0 <e39238> {l16} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:1:3:1:2:3: CONST 0x558911449d10 <e39239> {l16} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:1:3:2: VARREF 0x558911449e80 <e41203> {l18} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__result_writeback [RV] <- VAR 0x55891105de60 <e21730> {c130} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__result_writeback VAR
    1:2:3:1:3:3: VARREF 0x558911449fa0 <e41204> {l17} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_execute [RV] <- VAR 0x55891105b5e0 <e21703> {c95} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_execute VAR
    1:2:3:2: VARREF 0x55891144a0c0 <e23296> {l20} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__write_data_execute [LV] => VAR 0x55891105ba60 <e21706> {c98} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__write_data_execute VAR
    1:2:3: COMMENT 0x5589114b2720 <e59681> {i29}  ALWAYS
    1:2:3: ASSIGN 0x55891146a010 <e65639> {i49} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1: AND 0x55891146a0d0 <e65637> {i49} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1: OR 0x55891146a190 <e65635> {i49} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1:1: EQ 0x55891146a250 <e65604> {i49} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1:1:1: AND 0x5589114a6e80 <e65617> {c65} @dt=0x5589114d02a0@(G/wu32/5)
    1:2:3:1:1:1:1:1: CONST 0x5589114a6bf0 <e65613> {c65} @dt=0x558910d08010@(G/w32)  32'h1f
    1:2:3:1:1:1:1:2: SEL 0x55891146a310 <e65614> {c65} @dt=0x5589114d02a0@(G/wu32/5) decl[31:0]]
    1:2:3:1:1:1:1:2:1: VARREF 0x55891146a3e0 <e21616> {c65} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:1:1:1:2:2: CONST 0x55891146a530 <e65601> {c65} @dt=0x5589114b73d0@(G/swu32/5)  5'h15
    1:2:3:1:1:1:1:2:3: CONST 0x55891146a6e0 <e21626> {c65} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:3:1:1:1:2: VARREF 0x55891146a890 <e65603> {i49} @dt=0x5589114d02a0@(G/wu32/5)  mips_cpu__DOT__Rt_execute [RV] <- VAR 0x55891105c1e0 <e21711> {c103} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:3:1:1:2: EQ 0x55891146a9e0 <e65621> {i49} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1:2:1: AND 0x5589114944a0 <e65634> {c68} @dt=0x5589114d02a0@(G/wu32/5)
    1:2:3:1:1:2:1:1: CONST 0x5589114a6f40 <e65630> {c68} @dt=0x558910d08010@(G/w32)  32'h1f
    1:2:3:1:1:2:1:2: SEL 0x55891146aaa0 <e65631> {c68} @dt=0x5589114d02a0@(G/wu32/5) decl[31:0]]
    1:2:3:1:1:2:1:2:1: VARREF 0x55891146ab70 <e21646> {c68} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:1:2:1:2:2: CONST 0x55891146acc0 <e65618> {c68} @dt=0x5589114b73d0@(G/swu32/5)  5'h10
    1:2:3:1:1:2:1:2:3: CONST 0x55891146ae70 <e21656> {c68} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:3:1:1:2:2: VARREF 0x55891146b020 <e65620> {i49} @dt=0x5589114d02a0@(G/wu32/5)  mips_cpu__DOT__Rt_execute [RV] <- VAR 0x55891105c1e0 <e21711> {c103} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:3:1:2: VARREF 0x55891146b170 <e65636> {i49} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_to_register_execute [RV] <- VAR 0x55891105a860 <e21694> {c84} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_execute VAR
    1:2:3:2: VARREF 0x55891146b2d0 <e65638> {i49} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__hazard_unit__DOT__lwstall [LV] => VAR 0x5589110f18c0 <e23013> {i26} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__lwstall VAR
    1:2:3: ASSIGN 0x55891146b430 <e65720> {i57} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1: OR 0x55891146b4f0 <e65718> {i57} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1: AND 0x55891146b5b0 <e65678> {i57} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1:1: AND 0x55891146b670 <e65642> {i57} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1:1:1: VARREF 0x55891146b730 <e65640> {i57} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__branch_decode [RV] <- VAR 0x558911055710 <e21580> {c47} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:3:1:1:1:2: VARREF 0x55891146b880 <e65641> {i57} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_write_execute [RV] <- VAR 0x55891105b160 <e21700> {c90} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_execute VAR
    1:2:3:1:1:2: OR 0x55891146b9d0 <e65677> {i57} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1:2:1: EQ 0x55891146ba90 <e65646> {i57} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1:2:1:1: VARREF 0x55891146bb50 <e65643> {i57} @dt=0x5589114d02a0@(G/wu32/5)  mips_cpu__DOT__write_register_execute [RV] <- VAR 0x55891105ab60 <e21696> {c86} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_execute VAR
    1:2:3:1:1:2:1:2: AND 0x5589114c9370 <e65659> {c65} @dt=0x5589114d02a0@(G/wu32/5)
    1:2:3:1:1:2:1:2:1: CONST 0x5589114c90e0 <e65655> {c65} @dt=0x558910d08010@(G/w32)  32'h1f
    1:2:3:1:1:2:1:2:2: SEL 0x55891146bca0 <e65656> {c65} @dt=0x5589114d02a0@(G/wu32/5) decl[31:0]]
    1:2:3:1:1:2:1:2:2:1: VARREF 0x55891146bd70 <e21616> {c65} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:1:2:1:2:2:2: CONST 0x55891146bec0 <e65644> {c65} @dt=0x5589114b73d0@(G/swu32/5)  5'h15
    1:2:3:1:1:2:1:2:2:3: CONST 0x55891146c070 <e21626> {c65} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:3:1:1:2:2: EQ 0x55891146c220 <e65663> {i57} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1:2:2:1: VARREF 0x55891146c2e0 <e65660> {i57} @dt=0x5589114d02a0@(G/wu32/5)  mips_cpu__DOT__write_register_execute [RV] <- VAR 0x55891105ab60 <e21696> {c86} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_execute VAR
    1:2:3:1:1:2:2:2: AND 0x5589114c96c0 <e65676> {c68} @dt=0x5589114d02a0@(G/wu32/5)
    1:2:3:1:1:2:2:2:1: CONST 0x5589114c9430 <e65672> {c68} @dt=0x558910d08010@(G/w32)  32'h1f
    1:2:3:1:1:2:2:2:2: SEL 0x55891146c430 <e65673> {c68} @dt=0x5589114d02a0@(G/wu32/5) decl[31:0]]
    1:2:3:1:1:2:2:2:2:1: VARREF 0x55891146c500 <e21646> {c68} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:1:2:2:2:2:2: CONST 0x55891146c650 <e65661> {c68} @dt=0x5589114b73d0@(G/swu32/5)  5'h10
    1:2:3:1:1:2:2:2:2:3: CONST 0x55891146c800 <e21656> {c68} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:3:1:2: AND 0x55891146c9b0 <e65717> {i57} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:2:1: AND 0x55891146ca70 <e65681> {i57} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:2:1:1: VARREF 0x55891146cb30 <e65679> {i57} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__branch_decode [RV] <- VAR 0x558911055710 <e21580> {c47} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:3:1:2:1:2: VARREF 0x55891146cc80 <e65680> {i57} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_to_register_memory [RV] <- VAR 0x55891105c960 <e21716> {c110} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_memory VAR
    1:2:3:1:2:2: OR 0x55891146cde0 <e65716> {i57} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:2:2:1: EQ 0x55891146cea0 <e65685> {i57} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:2:2:1:1: VARREF 0x55891146cf60 <e65682> {i57} @dt=0x5589114d02a0@(G/wu32/5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x55891105c7e0 <e21715> {c109} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:3:1:2:2:1:2: AND 0x5589114b0f00 <e65698> {c65} @dt=0x5589114d02a0@(G/wu32/5)
    1:2:3:1:2:2:1:2:1: CONST 0x5589114c9780 <e65694> {c65} @dt=0x558910d08010@(G/w32)  32'h1f
    1:2:3:1:2:2:1:2:2: SEL 0x55891146d0b0 <e65695> {c65} @dt=0x5589114d02a0@(G/wu32/5) decl[31:0]]
    1:2:3:1:2:2:1:2:2:1: VARREF 0x55891146d180 <e21616> {c65} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:2:2:1:2:2:2: CONST 0x55891146d2d0 <e65683> {c65} @dt=0x5589114b73d0@(G/swu32/5)  5'h15
    1:2:3:1:2:2:1:2:2:3: CONST 0x55891146d480 <e21626> {c65} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:3:1:2:2:2: EQ 0x55891146d630 <e65702> {i57} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:2:2:2:1: VARREF 0x55891146d6f0 <e65699> {i57} @dt=0x5589114d02a0@(G/wu32/5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x55891105c7e0 <e21715> {c109} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:3:1:2:2:2:2: AND 0x5589114b1250 <e65715> {c68} @dt=0x5589114d02a0@(G/wu32/5)
    1:2:3:1:2:2:2:2:1: CONST 0x5589114b0fc0 <e65711> {c68} @dt=0x558910d08010@(G/w32)  32'h1f
    1:2:3:1:2:2:2:2:2: SEL 0x55891146d840 <e65712> {c68} @dt=0x5589114d02a0@(G/wu32/5) decl[31:0]]
    1:2:3:1:2:2:2:2:2:1: VARREF 0x55891146d910 <e21646> {c68} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:2:2:2:2:2:2: CONST 0x55891146da60 <e65700> {c68} @dt=0x5589114b73d0@(G/swu32/5)  5'h10
    1:2:3:1:2:2:2:2:2:3: CONST 0x55891146dc10 <e21656> {c68} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:3:2: VARREF 0x55891146ddc0 <e65719> {i57} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__hazard_unit__DOT__branchstall [LV] => VAR 0x5589110f1a70 <e23014> {i27} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__branchstall VAR
    1:2:3: ASSIGN 0x55891146df20 <e65725> {i60} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1: OR 0x55891146dfe0 <e65723> {i60} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1: VARREF 0x55891146e0a0 <e65721> {i60} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__hazard_unit__DOT__branchstall [RV] <- VAR 0x5589110f1a70 <e23014> {i27} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__branchstall VAR
    1:2:3:1:2: VARREF 0x55891146e200 <e65722> {i60} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__hazard_unit__DOT__lwstall [RV] <- VAR 0x5589110f18c0 <e23013> {i26} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__lwstall VAR
    1:2:3:2: VARREF 0x55891146e360 <e65724> {i60} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__stall_fetch [LV] => VAR 0x55891105e5e0 <e21735> {c137} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__stall_fetch VAR
    1:2:3: ASSIGN 0x55891146e4b0 <e65730> {i61} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1: OR 0x55891146e570 <e65728> {i61} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1: VARREF 0x55891146e630 <e65726> {i61} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__hazard_unit__DOT__branchstall [RV] <- VAR 0x5589110f1a70 <e23014> {i27} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__branchstall VAR
    1:2:3:1:2: VARREF 0x55891146e790 <e65727> {i61} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__hazard_unit__DOT__lwstall [RV] <- VAR 0x5589110f18c0 <e23013> {i26} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__lwstall VAR
    1:2:3:2: VARREF 0x55891146e8f0 <e65729> {i61} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__stall_decode [LV] => VAR 0x55891105e760 <e21736> {c138} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__stall_decode VAR
    1:2:3: ASSIGN 0x55891146ea40 <e65737> {i62} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1: OR 0x55891146eb00 <e65735> {i62} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1: OR 0x55891146ebc0 <e65733> {i62} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1:1: VARREF 0x55891146ec80 <e65731> {i62} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__hazard_unit__DOT__branchstall [RV] <- VAR 0x5589110f1a70 <e23014> {i27} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__branchstall VAR
    1:2:3:1:1:2: VARREF 0x55891146ede0 <e65732> {i62} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__hazard_unit__DOT__lwstall [RV] <- VAR 0x5589110f18c0 <e23013> {i26} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__lwstall VAR
    1:2:3:1:2: VARREF 0x55891146ef40 <e65734> {i62} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__program_counter_multiplexer_jump_writeback [RV] <- VAR 0x55891105db60 <e21728> {c126} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_writeback VAR
    1:2:3:2: VARREF 0x55891146f060 <e65736> {i62} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__flush_execute_register [LV] => VAR 0x55891105ebe0 <e21739> {c141} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__flush_execute_register VAR
    1:2:3: ASSIGNW 0x558911445410 <e65740> {h36} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1: EQ 0x5589114454d0 <e65738> {h36} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1: VARREF 0x558911445590 <e22987> {h36} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_resolved_decode [RV] <- VAR 0x55891105a260 <e21690> {c77} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_resolved_decode VAR
    1:2:3:1:2: VARREF 0x5589114456b0 <e22988> {h36} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_resolved_decode [RV] <- VAR 0x55891105a3e0 <e21691> {c78} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_resolved_decode VAR
    1:2:3:2: VARREF 0x5589114457d0 <e65739> {h36} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__equal_decode [LV] => VAR 0x558911055a10 <e21582> {c49} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__equal_decode VAR
    1:2:3: COMMENT 0x5589114717a0 <e59689> {h9}  ALWAYS
    1:2:3: IF 0x55891143d910 <e59691> {h10}
    1:2:3:1: AND 0x5589114c4c10 <e65966> {h10} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1: CONST 0x5589114c4980 <e65962> {h10} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:1:2: SEL 0x55891143d9e0 <e65963> {h10} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:2:1: VARREF 0x55891143dab0 <e50827> {c62} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:2:2: CONST 0x55891143dbd0 <e50828> {h10} @dt=0x558910d08010@(G/w32)  32'h1f
    1:2:3:1:2:3: CONST 0x55891143dd40 <e50829> {h10} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2: ASSIGN 0x55891143deb0 <e65744> {h32} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:1: CONST 0x55891143df70 <e65742> {h32} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:2: VARREF 0x55891143e0e0 <e65743> {h32} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__equal_decode [LV] => VAR 0x558911055a10 <e21582> {c49} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__equal_decode VAR
    1:2:3:3: IF 0x55891143e200 <e43027> {h10}
    1:2:3:3:1: AND 0x5589114df190 <e65953> {h10} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:1:1: CONST 0x5589114def00 <e65949> {h10} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:1:2: SEL 0x55891143e2d0 <e65950> {h10} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:1:2:1: VARREF 0x55891143e3a0 <e50856> {c62} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:3:1:2:2: CONST 0x55891143e4c0 <e50857> {h10} @dt=0x558910d08010@(G/w32)  32'h1e
    1:2:3:3:1:2:3: CONST 0x55891143e630 <e50858> {h10} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:2: ASSIGN 0x55891143e7a0 <e65748> {h32} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x55891143e860 <e65746> {h32} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:2:2: VARREF 0x55891143e9d0 <e65747> {h32} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__equal_decode [LV] => VAR 0x558911055a10 <e21582> {c49} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__equal_decode VAR
    1:2:3:3:3: IF 0x55891143eaf0 <e43068> {h10}
    1:2:3:3:3:1: AND 0x5589114dee40 <e65940> {h10} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:1:1: CONST 0x5589114debb0 <e65936> {h10} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:1:2: SEL 0x55891143ebc0 <e65937> {h10} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:1:2:1: VARREF 0x55891143ec90 <e50885> {c62} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:3:3:1:2:2: CONST 0x55891143edb0 <e50886> {h10} @dt=0x558910d08010@(G/w32)  32'h1d
    1:2:3:3:3:1:2:3: CONST 0x55891143ef20 <e50887> {h10} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:2: ASSIGN 0x55891143f090 <e65752> {h32} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:1: CONST 0x55891143f150 <e65750> {h32} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2: VARREF 0x55891143f2c0 <e65751> {h32} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__equal_decode [LV] => VAR 0x558911055a10 <e21582> {c49} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__equal_decode VAR
    1:2:3:3:3:3: IF 0x55891143f3e0 <e43099> {h10}
    1:2:3:3:3:3:1: AND 0x5589114deaf0 <e65927> {h10} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:1:1: CONST 0x5589114de860 <e65923> {h10} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:3:1:2: SEL 0x55891143f4b0 <e65924> {h10} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:1:2:1: VARREF 0x55891143f580 <e50914> {c62} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:3:3:3:1:2:2: CONST 0x55891143f6a0 <e50915> {h10} @dt=0x558910d08010@(G/w32)  32'h1c
    1:2:3:3:3:3:1:2:3: CONST 0x55891143f810 <e50916> {h10} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:3:2: ASSIGN 0x55891143f980 <e65804> {h29} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:2:1: COND 0x55891143fa40 <e65802> {h29} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:3:2:1:1: AND 0x5589114d9350 <e65801> {h10} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:2:1:1:1: CONST 0x5589114d90c0 <e65797> {h10} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:3:2:1:1:2: SEL 0x55891143fb00 <e65798> {h10} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:2:1:1:2:1: VARREF 0x55891143fbd0 <e50943> {c62} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:3:3:3:2:1:1:2:2: CONST 0x55891143fcf0 <e50944> {h10} @dt=0x558910d08010@(G/w32)  32'h1b
    1:2:3:3:3:3:2:1:1:2:3: CONST 0x55891143fe60 <e50945> {h10} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:3:2:1:2: COND 0x55891143ffd0 <e65771> {h29} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:3:2:1:2:1: AND 0x5589114b15a0 <e65770> {h10} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:2:1:2:1:1: CONST 0x5589114b1310 <e65766> {h10} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:3:2:1:2:1:2: SEL 0x558911440090 <e65767> {h10} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:2:1:2:1:2:1: VARREF 0x558911440160 <e50972> {c62} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:3:3:3:2:1:2:1:2:2: CONST 0x558911440280 <e50973> {h10} @dt=0x558910d08010@(G/w32)  32'h1a
    1:2:3:3:3:3:2:1:2:1:2:3: CONST 0x5589114403f0 <e50974> {h10} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:3:2:1:2:2: LTS 0x558911440560 <e65756> {h29} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:3:2:1:2:2:1: CONST 0x558911440620 <e25085> {h29} @dt=0x558910f7b2d0@(G/sw32)  32'sh0
    1:2:3:3:3:3:2:1:2:2:2: VARREF 0x558911440790 <e25086> {h29} @dt=0x558910f7b2d0@(G/sw32)  mips_cpu__DOT__register_file_output_A_resolved_decode [RV] <- VAR 0x55891105a260 <e21690> {c77} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_resolved_decode VAR
    1:2:3:3:3:3:2:1:2:3: GTES 0x5589114408b0 <e65757> {h26} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:3:2:1:2:3:1: CONST 0x558911440970 <e25075> {h26} @dt=0x558910f7b2d0@(G/sw32)  32'sh0
    1:2:3:3:3:3:2:1:2:3:2: VARREF 0x558911440ae0 <e25076> {h26} @dt=0x558910f7b2d0@(G/sw32)  mips_cpu__DOT__register_file_output_A_resolved_decode [RV] <- VAR 0x55891105a260 <e21690> {c77} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_resolved_decode VAR
    1:2:3:3:3:3:2:1:3: COND 0x558911440c00 <e65788> {h23} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:2:1:3:1: AND 0x5589114d9000 <e65787> {h10} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:2:1:3:1:1: CONST 0x5589114b1660 <e65783> {h10} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:3:2:1:3:1:2: SEL 0x558911440cc0 <e65784> {h10} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:2:1:3:1:2:1: VARREF 0x558911440d90 <e51001> {c62} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:3:3:3:2:1:3:1:2:2: CONST 0x558911440eb0 <e51002> {h10} @dt=0x558910d08010@(G/w32)  32'h1a
    1:2:3:3:3:3:2:1:3:1:2:3: CONST 0x558911441020 <e51003> {h10} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:3:2:1:3:2: NEQ 0x558911441190 <e65773> {h23} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:2:1:3:2:1: VARREF 0x558911441250 <e22949> {h23} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_resolved_decode [RV] <- VAR 0x55891105a260 <e21690> {c77} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_resolved_decode VAR
    1:2:3:3:3:3:2:1:3:2:2: VARREF 0x558911441370 <e22950> {h23} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_resolved_decode [RV] <- VAR 0x55891105a3e0 <e21691> {c78} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_resolved_decode VAR
    1:2:3:3:3:3:2:1:3:3: EQ 0x558911441490 <e65774> {h20} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:2:1:3:3:1: VARREF 0x558911441550 <e22943> {h20} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_resolved_decode [RV] <- VAR 0x55891105a260 <e21690> {c77} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_resolved_decode VAR
    1:2:3:3:3:3:2:1:3:3:2: VARREF 0x558911441670 <e22944> {h20} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_resolved_decode [RV] <- VAR 0x55891105a3e0 <e21691> {c78} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_resolved_decode VAR
    1:2:3:3:3:3:2:2: VARREF 0x558911441790 <e65803> {h29} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__equal_decode [LV] => VAR 0x558911055a10 <e21582> {c49} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__equal_decode VAR
    1:2:3:3:3:3:3: IF 0x5589114418b0 <e43145> {h10}
    1:2:3:3:3:3:3:1: AND 0x5589114de7a0 <e65914> {h10} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:1:1: CONST 0x5589114de510 <e65910> {h10} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:3:3:1:2: SEL 0x558911441980 <e65911> {h10} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:1:2:1: VARREF 0x558911441a50 <e51030> {c62} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:3:3:3:3:1:2:2: CONST 0x558911441b70 <e51031> {h10} @dt=0x558910d08010@(G/w32)  32'h1b
    1:2:3:3:3:3:3:1:2:3: CONST 0x558911441ce0 <e51032> {h10} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:3:3:2: ASSIGN 0x558911441e50 <e65808> {h32} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:2:1: CONST 0x558911441f10 <e65806> {h32} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:2:2: VARREF 0x558911442080 <e65807> {h32} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__equal_decode [LV] => VAR 0x558911055a10 <e21582> {c49} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__equal_decode VAR
    1:2:3:3:3:3:3:3: IF 0x5589114421a0 <e43156> {h10}
    1:2:3:3:3:3:3:3:1: AND 0x5589114b9890 <e65901> {h10} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:3:1:1: CONST 0x5589114b9600 <e65897> {h10} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:3:3:3:1:2: SEL 0x558911442270 <e65898> {h10} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:3:1:2:1: VARREF 0x558911442340 <e51059> {c62} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:3:3:3:3:3:1:2:2: CONST 0x558911442460 <e51060> {h10} @dt=0x558910d08010@(G/w32)  32'h1a
    1:2:3:3:3:3:3:3:1:2:3: CONST 0x5589114425d0 <e51061> {h10} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:3:3:3:2: IF 0x558911442740 <e43181> {h12}
    1:2:3:3:3:3:3:3:2:1: OR 0x558911442810 <e65844> {h12} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1:1: EQ 0x5589114428d0 <e65813> {h12} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1:1:1: CONST 0x558911442990 <e65810> {h12} @dt=0x5589114d02a0@(G/wu32/5)  5'h1
    1:2:3:3:3:3:3:3:2:1:1:2: AND 0x5589114d96a0 <e65826> {c68} @dt=0x5589114d02a0@(G/wu32/5)
    1:2:3:3:3:3:3:3:2:1:1:2:1: CONST 0x5589114d9410 <e65822> {c68} @dt=0x558910d08010@(G/w32)  32'h1f
    1:2:3:3:3:3:3:3:2:1:1:2:2: SEL 0x558911442b00 <e65823> {c68} @dt=0x5589114d02a0@(G/wu32/5) decl[31:0]]
    1:2:3:3:3:3:3:3:2:1:1:2:2:1: VARREF 0x558911442bd0 <e21646> {c68} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:3:3:3:3:3:2:1:1:2:2:2: CONST 0x558911442cf0 <e65811> {c68} @dt=0x5589114b73d0@(G/swu32/5)  5'h10
    1:2:3:3:3:3:3:3:2:1:1:2:2:3: CONST 0x558911442e60 <e21656> {c68} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:3:3:3:3:3:3:2:1:2: EQ 0x558911442fd0 <e65830> {h12} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1:2:1: CONST 0x558911443090 <e65827> {h12} @dt=0x5589114d02a0@(G/wu32/5)  5'h11
    1:2:3:3:3:3:3:3:2:1:2:2: AND 0x5589114b8ea0 <e65843> {c68} @dt=0x5589114d02a0@(G/wu32/5)
    1:2:3:3:3:3:3:3:2:1:2:2:1: CONST 0x5589114d9760 <e65839> {c68} @dt=0x558910d08010@(G/w32)  32'h1f
    1:2:3:3:3:3:3:3:2:1:2:2:2: SEL 0x558911443200 <e65840> {c68} @dt=0x5589114d02a0@(G/wu32/5) decl[31:0]]
    1:2:3:3:3:3:3:3:2:1:2:2:2:1: VARREF 0x5589114432d0 <e21646> {c68} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:3:3:3:3:3:2:1:2:2:2:2: CONST 0x5589114433f0 <e65828> {c68} @dt=0x5589114b73d0@(G/swu32/5)  5'h10
    1:2:3:3:3:3:3:3:2:1:2:2:2:3: CONST 0x558911443560 <e21656> {c68} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:3:3:3:3:3:3:2:2: ASSIGN 0x5589114436d0 <e65847> {h13} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:2:1: LTES 0x558911443790 <e65845> {h13} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:3:3:3:2:2:1:1: CONST 0x558911443850 <e25034> {h13} @dt=0x558910f7b2d0@(G/sw32)  32'sh0
    1:2:3:3:3:3:3:3:2:2:1:2: VARREF 0x5589114439c0 <e25035> {h13} @dt=0x558910f7b2d0@(G/sw32)  mips_cpu__DOT__register_file_output_A_resolved_decode [RV] <- VAR 0x55891105a260 <e21690> {c77} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_resolved_decode VAR
    1:2:3:3:3:3:3:3:2:2:2: VARREF 0x558911443ae0 <e65846> {h13} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__equal_decode [LV] => VAR 0x558911055a10 <e21582> {c49} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__equal_decode VAR
    1:2:3:3:3:3:3:3:2:3: IF 0x558911443c00 <e43187> {h15}
    1:2:3:3:3:3:3:3:2:3:1: OR 0x558911443cd0 <e65882> {h15} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:3:1:1: EQ 0x558911443d90 <e65851> {h15} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:3:1:1:1: CONST 0x558911443e50 <e65848> {h15} @dt=0x5589114d02a0@(G/wu32/5)  5'h0
    1:2:3:3:3:3:3:3:2:3:1:1:2: AND 0x5589114b91f0 <e65864> {c68} @dt=0x5589114d02a0@(G/wu32/5)
    1:2:3:3:3:3:3:3:2:3:1:1:2:1: CONST 0x5589114b8f60 <e65860> {c68} @dt=0x558910d08010@(G/w32)  32'h1f
    1:2:3:3:3:3:3:3:2:3:1:1:2:2: SEL 0x558911443fc0 <e65861> {c68} @dt=0x5589114d02a0@(G/wu32/5) decl[31:0]]
    1:2:3:3:3:3:3:3:2:3:1:1:2:2:1: VARREF 0x558911444090 <e21646> {c68} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:3:3:3:3:3:2:3:1:1:2:2:2: CONST 0x5589114441b0 <e65849> {c68} @dt=0x5589114b73d0@(G/swu32/5)  5'h10
    1:2:3:3:3:3:3:3:2:3:1:1:2:2:3: CONST 0x558911444320 <e21656> {c68} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:3:3:3:3:3:3:2:3:1:2: EQ 0x558911444490 <e65868> {h15} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:3:1:2:1: CONST 0x558911444550 <e65865> {h15} @dt=0x5589114d02a0@(G/wu32/5)  5'h10
    1:2:3:3:3:3:3:3:2:3:1:2:2: AND 0x5589114b9540 <e65881> {c68} @dt=0x5589114d02a0@(G/wu32/5)
    1:2:3:3:3:3:3:3:2:3:1:2:2:1: CONST 0x5589114b92b0 <e65877> {c68} @dt=0x558910d08010@(G/w32)  32'h1f
    1:2:3:3:3:3:3:3:2:3:1:2:2:2: SEL 0x5589114446c0 <e65878> {c68} @dt=0x5589114d02a0@(G/wu32/5) decl[31:0]]
    1:2:3:3:3:3:3:3:2:3:1:2:2:2:1: VARREF 0x558911444790 <e21646> {c68} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:3:3:3:3:3:2:3:1:2:2:2:2: CONST 0x5589114448b0 <e65866> {c68} @dt=0x5589114b73d0@(G/swu32/5)  5'h10
    1:2:3:3:3:3:3:3:2:3:1:2:2:2:3: CONST 0x558911444a20 <e21656> {c68} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:3:3:3:3:3:3:2:3:2: ASSIGN 0x558911444b90 <e65885> {h16} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:3:2:1: GTS 0x558911444c50 <e65883> {h16} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:3:3:3:2:3:2:1:1: CONST 0x558911444d10 <e25065> {h16} @dt=0x558910f7b2d0@(G/sw32)  32'sh0
    1:2:3:3:3:3:3:3:2:3:2:1:2: VARREF 0x558911444e80 <e25066> {h16} @dt=0x558910f7b2d0@(G/sw32)  mips_cpu__DOT__register_file_output_A_resolved_decode [RV] <- VAR 0x55891105a260 <e21690> {c77} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_resolved_decode VAR
    1:2:3:3:3:3:3:3:2:3:2:2: VARREF 0x558911444fa0 <e65884> {h16} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__equal_decode [LV] => VAR 0x558911055a10 <e21582> {c49} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__equal_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x5589114450c0 <e65888> {h32} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1: CONST 0x558911445180 <e65886> {h32} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:3:3:2: VARREF 0x5589114452f0 <e65887> {h32} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__equal_decode [LV] => VAR 0x558911055a10 <e21582> {c49} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__equal_decode VAR
    1:2:3: ASSIGNW 0x55891144a1e0 <e59198> {k13} @dt=0x558910d08010@(G/w32)
    1:2:3:1: COND 0x55891144a2a0 <e23261> {k13} @dt=0x558910d08010@(G/w32)
    1:2:3:1:1: VARREF 0x55891144a360 <e65967> {k13} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__ALU_src_B_execute [RV] <- VAR 0x55891105ace0 <e21697> {c87} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_execute VAR
    1:2:3:1:2: VARREF 0x55891144a480 <e23259> {k13} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__sign_imm_execute [RV] <- VAR 0x55891105c4e0 <e21713> {c105} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__sign_imm_execute VAR
    1:2:3:1:3: VARREF 0x55891144a5a0 <e23260> {k13} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__write_data_execute [RV] <- VAR 0x55891105ba60 <e21706> {c98} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__write_data_execute VAR
    1:2:3:2: VARREF 0x55891144a6c0 <e23262> {k13} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [LV] => VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3: ASSIGNW 0x5589114458f0 <e65972> {f8} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1: AND 0x5589114459b0 <e65970> {f8} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1: VARREF 0x558911445a70 <e65968> {f8} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__branch_decode [RV] <- VAR 0x558911055710 <e21580> {c47} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:3:1:2: VARREF 0x558911445b90 <e65969> {f8} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__equal_decode [RV] <- VAR 0x558911055a10 <e21582> {c49} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__equal_decode VAR
    1:2:3:2: VARREF 0x558911445cb0 <e65971> {f8} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__program_counter_source_decode [LV] => VAR 0x558911054e10 <e21574> {c41} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_source_decode VAR
    1:2:3: COMMENT 0x558910ee3090 <e59697> {e29}  ALWAYS
    1:2:3: ASSIGN 0x55891144a8a0 <e59699> {e30} @dt=0x558910d08010@(G/w32)
    1:2:3:1: CONST 0x55891144a960 <e25843> {e30} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:2: VARREF 0x55891144aad0 <e22134> {e30} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x55891105bbe0 <e21707> {c99} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:3: IF 0x55891144abf0 <e43247> {e32}
    1:2:3:1: AND 0x5589114de1b0 <e66529> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:1:1: CONST 0x5589114ddf20 <e66525> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:1:2: SEL 0x55891144acc0 <e66526> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:1:2:1: VARREF 0x55891144ad90 <e65973> {e32} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55891105ae60 <e21698> {c88} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:1:2:2: CONST 0x55891144aeb0 <e40585> {e32} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:3:1:2:3: CONST 0x55891144b020 <e40586> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2: ASSIGN 0x55891144b190 <e43253> {e65} @dt=0x558910d08010@(G/w32)
    1:2:3:2:1: COND 0x55891144b250 <e41597> {e65} @dt=0x558910d08010@(G/w32)
    1:2:3:2:1:1: AND 0x5589114dfbf0 <e66216> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:1:1:1: CONST 0x5589114df960 <e66212> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:1:1:2: SEL 0x55891144b310 <e66213> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:1:1:2:1: VARREF 0x55891144b3e0 <e65975> {e32} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55891105ae60 <e21698> {c88} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:1:2:2: CONST 0x55891144b500 <e40552> {e32} @dt=0x558910d08010@(G/w32)  32'h4
    1:2:3:2:1:1:2:3: CONST 0x55891144b670 <e40553> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:1:2: COND 0x55891144b7e0 <e41594> {e65} @dt=0x558910d08010@(G/w32)
    1:2:3:2:1:2:1: AND 0x5589114cda00 <e66036> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:1:2:1:1: CONST 0x5589114cd770 <e66032> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:1:2:1:2: SEL 0x55891144b8a0 <e66033> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:1:2:1:2:1: VARREF 0x55891144b970 <e65977> {e32} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55891105ae60 <e21698> {c88} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:2:1:2:2: CONST 0x55891144ba90 <e40519> {e32} @dt=0x558910d08010@(G/w32)  32'h3
    1:2:3:2:1:2:1:2:3: CONST 0x55891144bc00 <e40520> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:1:2:2: COND 0x55891144bd70 <e41325> {e65} @dt=0x558910d08010@(G/w32)
    1:2:3:2:1:2:2:1: AND 0x5589114c5600 <e66023> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:1:2:2:1:1: CONST 0x5589114c5370 <e66019> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:1:2:2:1:2: SEL 0x55891144be30 <e66020> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:1:2:2:1:2:1: VARREF 0x55891144bf00 <e65979> {e32} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55891105ae60 <e21698> {c88} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:2:2:1:2:2: CONST 0x55891144c020 <e40486> {e32} @dt=0x558910d08010@(G/w32)  32'h2
    1:2:3:2:1:2:2:1:2:3: CONST 0x55891144c190 <e40487> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:1:2:2:2: COND 0x55891144c300 <e41309> {e65} @dt=0x558910d08010@(G/w32)
    1:2:3:2:1:2:2:2:1: AND 0x5589114c52b0 <e66010> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:1:2:2:2:1:1: CONST 0x5589114c5020 <e66006> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:1:2:2:2:1:2: SEL 0x55891144c3c0 <e66007> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:1:2:2:2:1:2:1: VARREF 0x55891144c490 <e65981> {e32} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55891105ae60 <e21698> {c88} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:2:2:2:1:2:2: CONST 0x55891144c5b0 <e40453> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:1:2:2:2:1:2:3: CONST 0x55891144c720 <e40454> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:1:2:2:2:2: COND 0x55891144c890 <e41293> {e65} @dt=0x558910d08010@(G/w32)
    1:2:3:2:1:2:2:2:2:1: AND 0x5589114c4f60 <e65997> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:1:2:2:2:2:1:1: CONST 0x5589114c4cd0 <e65993> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:1:2:2:2:2:1:2: SEL 0x55891144c950 <e65994> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:1:2:2:2:2:1:2:1: VARREF 0x55891144ca20 <e65983> {e32} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55891105ae60 <e21698> {c88} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:2:2:2:2:1:2:2: CONST 0x55891144cb40 <e40420> {e32} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:2:1:2:2:2:2:1:2:3: CONST 0x55891144ccb0 <e40421> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:1:2:2:2:2:2: VARREF 0x55891144ce20 <e41277> {e65} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:1:2:2:2:2:3: CONST 0x55891144cf40 <e41278> {e66} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:2:1:2:2:2:3: CONST 0x55891144d0b0 <e41294> {e66} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:2:1:2:2:3: CONST 0x55891144d220 <e41310> {e66} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:2:1:2:3: CONST 0x55891144d390 <e41326> {e66} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:2:1:3: COND 0x55891144d500 <e41595> {e66} @dt=0x558910d08010@(G/w32)
    1:2:3:2:1:3:1: AND 0x5589114df8a0 <e66203> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:1:3:1:1: CONST 0x5589114df610 <e66199> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:1:3:1:2: SEL 0x55891144d5c0 <e66200> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:1:3:1:2:1: VARREF 0x55891144d690 <e66037> {e32} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55891105ae60 <e21698> {c88} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:3:1:2:2: CONST 0x55891144d7b0 <e40387> {e32} @dt=0x558910d08010@(G/w32)  32'h3
    1:2:3:2:1:3:1:2:3: CONST 0x55891144d920 <e40388> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:1:3:2: COND 0x55891144da90 <e41578> {e66} @dt=0x558910d08010@(G/w32)
    1:2:3:2:1:3:2:1: AND 0x5589114ce3f0 <e66085> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:1:3:2:1:1: CONST 0x5589114ce160 <e66081> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:1:3:2:1:2: SEL 0x55891144db50 <e66082> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:1:3:2:1:2:1: VARREF 0x55891144dc20 <e66039> {e32} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55891105ae60 <e21698> {c88} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:3:2:1:2:2: CONST 0x55891144dd40 <e40354> {e32} @dt=0x558910d08010@(G/w32)  32'h2
    1:2:3:2:1:3:2:1:2:3: CONST 0x55891144ded0 <e40355> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:1:3:2:2: CONST 0x55891144e080 <e41401> {e66} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:2:1:3:2:3: COND 0x55891144e230 <e41402> {e64} @dt=0x558910d08010@(G/w32)
    1:2:3:2:1:3:2:3:1: AND 0x5589114ce0a0 <e66072> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:1:3:2:3:1:1: CONST 0x5589114cde10 <e66068> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:1:3:2:3:1:2: SEL 0x55891144e2f0 <e66069> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:1:3:2:3:1:2:1: VARREF 0x55891144e3c0 <e66041> {e32} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55891105ae60 <e21698> {c88} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:3:2:3:1:2:2: CONST 0x55891144e510 <e40321> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:1:3:2:3:1:2:3: CONST 0x55891144e6c0 <e40322> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:1:3:2:3:2: COND 0x55891144e870 <e41385> {e64} @dt=0x558910d08010@(G/w32)
    1:2:3:2:1:3:2:3:2:1: AND 0x5589114cdd50 <e66059> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:1:3:2:3:2:1:1: CONST 0x5589114cdac0 <e66055> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:1:3:2:3:2:1:2: SEL 0x55891144e930 <e66056> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:1:3:2:3:2:1:2:1: VARREF 0x55891144ea00 <e66043> {e32} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55891105ae60 <e21698> {c88} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:3:2:3:2:1:2:2: CONST 0x55891144eb50 <e40288> {e32} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:2:1:3:2:3:2:1:2:3: CONST 0x55891144ed00 <e40289> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:1:3:2:3:2:2: COND 0x55891144eeb0 <e41369> {e64} @dt=0x558910d08010@(G/w32)
    1:2:3:2:1:3:2:3:2:2:1: LT 0x55891144ef70 <e66045> {e64} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:1:3:2:3:2:2:1:1: VARREF 0x55891144f030 <e22423> {e64} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55891105b760 <e21704> {c96} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:1:3:2:3:2:2:1:2: VARREF 0x55891144f180 <e22424> {e64} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:1:3:2:3:2:2:2: CONST 0x55891144f2d0 <e24397> {e64} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:1:3:2:3:2:2:3: CONST 0x55891144f480 <e24409> {e64} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:2:1:3:2:3:2:3: COND 0x55891144f630 <e41370> {e63} @dt=0x558910d08010@(G/w32)
    1:2:3:2:1:3:2:3:2:3:1: LTS 0x55891144f6f0 <e66046> {e63} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:1:3:2:3:2:3:1:1: VARREF 0x55891144f7b0 <e22389> {e63} @dt=0x558910f7b2d0@(G/sw32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55891105b760 <e21704> {c96} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:1:3:2:3:2:3:1:2: VARREF 0x55891144f900 <e22390> {e63} @dt=0x558910f7b2d0@(G/sw32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:1:3:2:3:2:3:2: CONST 0x55891144fa50 <e24349> {e63} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:1:3:2:3:2:3:3: CONST 0x55891144fc00 <e24361> {e63} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:2:1:3:2:3:3: CONST 0x55891144fdb0 <e41386> {e66} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:2:1:3:3: COND 0x55891144ff60 <e41579> {e62} @dt=0x558910d08010@(G/w32)
    1:2:3:2:1:3:3:1: AND 0x5589114a2650 <e66190> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:1:3:3:1:1: CONST 0x5589114df380 <e66186> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:1:3:3:1:2: SEL 0x558911450020 <e66187> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:1:3:3:1:2:1: VARREF 0x5589114500f0 <e66086> {e32} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55891105ae60 <e21698> {c88} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:3:3:1:2:2: CONST 0x558911450240 <e40255> {e32} @dt=0x558910d08010@(G/w32)  32'h2
    1:2:3:2:1:3:3:1:2:3: CONST 0x5589114503f0 <e40256> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:1:3:3:2: COND 0x5589114505a0 <e41562> {e62} @dt=0x558910d08010@(G/w32)
    1:2:3:2:1:3:3:2:1: AND 0x5589114a1ba0 <e66132> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:1:3:3:2:1:1: CONST 0x5589114a1910 <e66128> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:1:3:3:2:1:2: SEL 0x558911450660 <e66129> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:1:3:3:2:1:2:1: VARREF 0x558911450730 <e66088> {e32} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55891105ae60 <e21698> {c88} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:3:3:2:1:2:2: CONST 0x558911450880 <e40222> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:1:3:3:2:1:2:3: CONST 0x558911450a30 <e40223> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:1:3:3:2:2: COND 0x558911450be0 <e41477> {e62} @dt=0x558910d08010@(G/w32)
    1:2:3:2:1:3:3:2:2:1: AND 0x5589114a1500 <e66104> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:1:3:3:2:2:1:1: CONST 0x5589114a1270 <e66100> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:1:3:3:2:2:1:2: SEL 0x558911450ca0 <e66101> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:1:3:3:2:2:1:2:1: VARREF 0x558911450d70 <e66090> {e32} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55891105ae60 <e21698> {c88} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:3:3:2:2:1:2:2: CONST 0x558911450ec0 <e40189> {e32} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:2:1:3:3:2:2:1:2:3: CONST 0x558911451070 <e40190> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:1:3:3:2:2:2: NOT 0x558911451220 <e41438> {e62} @dt=0x558910d08010@(G/w32)
    1:2:3:2:1:3:3:2:2:2:1: OR 0x5589114512e0 <e22384> {e62} @dt=0x558910d08010@(G/w32)
    1:2:3:2:1:3:3:2:2:2:1:1: VARREF 0x5589114513a0 <e22382> {e62} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55891105b760 <e21704> {c96} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:1:3:3:2:2:2:1:2: VARREF 0x5589114514f0 <e22383> {e62} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:1:3:3:2:2:3: XNOR 0x558911451640 <e41439> {e61} @dt=0x558910d08010@(G/w32)
    1:2:3:2:1:3:3:2:2:3:1: VARREF 0x558911451700 <e22376> {e61} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55891105b760 <e21704> {c96} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:1:3:3:2:2:3:2: VARREF 0x558911451850 <e22377> {e61} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:1:3:3:2:3: COND 0x5589114519a0 <e41478> {e60} @dt=0x558910d08010@(G/w32)
    1:2:3:2:1:3:3:2:3:1: AND 0x5589114a1850 <e66119> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:1:3:3:2:3:1:1: CONST 0x5589114a15c0 <e66115> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:1:3:3:2:3:1:2: SEL 0x558911451a60 <e66116> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:1:3:3:2:3:1:2:1: VARREF 0x558911451b30 <e66105> {e32} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55891105ae60 <e21698> {c88} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:3:3:2:3:1:2:2: CONST 0x558911451c80 <e40156> {e32} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:2:1:3:3:2:3:1:2:3: CONST 0x558911451e30 <e40157> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:1:3:3:2:3:2: OR 0x558911451fe0 <e41461> {e60} @dt=0x558910d08010@(G/w32)
    1:2:3:2:1:3:3:2:3:2:1: VARREF 0x5589114520a0 <e22370> {e60} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55891105b760 <e21704> {c96} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:1:3:3:2:3:2:2: VARREF 0x5589114521f0 <e22371> {e60} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:1:3:3:2:3:3: AND 0x558911452340 <e41462> {e59} @dt=0x558910d08010@(G/w32)
    1:2:3:2:1:3:3:2:3:3:1: VARREF 0x558911452400 <e22364> {e59} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55891105b760 <e21704> {c96} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:1:3:3:2:3:3:2: VARREF 0x558911452550 <e22365> {e59} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:1:3:3:3: COND 0x5589114526a0 <e41563> {e58} @dt=0x558910d08010@(G/w32)
    1:2:3:2:1:3:3:3:1: AND 0x5589114a2590 <e66177> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:1:3:3:3:1:1: CONST 0x5589114a2300 <e66173> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:1:3:3:3:1:2: SEL 0x558911452760 <e66174> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:1:3:3:3:1:2:1: VARREF 0x558911452830 <e66133> {e32} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55891105ae60 <e21698> {c88} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:3:3:3:1:2:2: CONST 0x558911452980 <e40123> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:1:3:3:3:1:2:3: CONST 0x558911452b30 <e40124> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:1:3:3:3:2: COND 0x558911452ce0 <e41546> {e58} @dt=0x558910d08010@(G/w32)
    1:2:3:2:1:3:3:3:2:1: AND 0x5589114a1ef0 <e66149> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:1:3:3:3:2:1:1: CONST 0x5589114a1c60 <e66145> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:1:3:3:3:2:1:2: SEL 0x558911452da0 <e66146> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:1:3:3:3:2:1:2:1: VARREF 0x558911452e70 <e66135> {e32} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55891105ae60 <e21698> {c88} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:3:3:3:2:1:2:2: CONST 0x558911452fc0 <e40090> {e32} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:2:1:3:3:3:2:1:2:3: CONST 0x558911453170 <e40091> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:1:3:3:3:2:2: SUB 0x558911453320 <e41507> {e58} @dt=0x558910d08010@(G/w32)
    1:2:3:2:1:3:3:3:2:2:1: VARREF 0x5589114533e0 <e22358> {e58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55891105b760 <e21704> {c96} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:1:3:3:3:2:2:2: VARREF 0x558911453530 <e22359> {e58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:1:3:3:3:2:3: SUB 0x558911453680 <e41508> {e57} @dt=0x558910f7b2d0@(G/sw32)
    1:2:3:2:1:3:3:3:2:3:1: VARREF 0x558911453740 <e22352> {e57} @dt=0x558910f7b2d0@(G/sw32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55891105b760 <e21704> {c96} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:1:3:3:3:2:3:2: VARREF 0x558911453890 <e22353> {e57} @dt=0x558910f7b2d0@(G/sw32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:1:3:3:3:3: COND 0x5589114539e0 <e41547> {e56} @dt=0x558910d08010@(G/w32)
    1:2:3:2:1:3:3:3:3:1: AND 0x5589114a2240 <e66164> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:1:3:3:3:3:1:1: CONST 0x5589114a1fb0 <e66160> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:1:3:3:3:3:1:2: SEL 0x558911453aa0 <e66161> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:1:3:3:3:3:1:2:1: VARREF 0x558911453b70 <e66150> {e32} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55891105ae60 <e21698> {c88} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:3:3:3:3:1:2:2: CONST 0x558911453cc0 <e40057> {e32} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:2:1:3:3:3:3:1:2:3: CONST 0x558911453e70 <e40058> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:1:3:3:3:3:2: ADD 0x558911454020 <e41530> {e56} @dt=0x558910d08010@(G/w32)
    1:2:3:2:1:3:3:3:3:2:1: VARREF 0x5589114540e0 <e22346> {e56} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55891105b760 <e21704> {c96} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:1:3:3:3:3:2:2: VARREF 0x558911454230 <e22347> {e56} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:1:3:3:3:3:3: ADD 0x558911454380 <e41531> {e55} @dt=0x558910f7b2d0@(G/sw32)
    1:2:3:2:1:3:3:3:3:3:1: VARREF 0x558911454440 <e22340> {e55} @dt=0x558910f7b2d0@(G/sw32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55891105b760 <e21704> {c96} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:1:3:3:3:3:3:2: VARREF 0x558911454590 <e22341> {e55} @dt=0x558910f7b2d0@(G/sw32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:2: VARREF 0x5589114546e0 <e22458> {e65} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x55891105bbe0 <e21707> {c99} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:3:3: IF 0x558911454830 <e43273> {e32}
    1:2:3:3:1: AND 0x5589114dde60 <e66516> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:1:1: CONST 0x5589114ddbd0 <e66512> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:1:2: SEL 0x558911454900 <e66513> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:1:2:1: VARREF 0x5589114549d0 <e66217> {e32} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55891105ae60 <e21698> {c88} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:3:1:2:2: CONST 0x558911454b20 <e40024> {e32} @dt=0x558910d08010@(G/w32)  32'h4
    1:2:3:3:1:2:3: CONST 0x558911454cd0 <e40025> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:2: IF 0x558911454e80 <e43303> {e32}
    1:2:3:3:2:1: AND 0x5589114e05e0 <e66263> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:2:1:1: CONST 0x5589114e0350 <e66259> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:2:1:2: SEL 0x558911454f50 <e66260> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:2:1:2:1: VARREF 0x558911455020 <e66219> {e32} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55891105ae60 <e21698> {c88} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:3:2:1:2:2: CONST 0x558911455170 <e39991> {e32} @dt=0x558910d08010@(G/w32)  32'h3
    1:2:3:3:2:1:2:3: CONST 0x558911455320 <e39992> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:2:2: IF 0x5589114554d0 <e43343> {e32}
    1:2:3:3:2:2:1: AND 0x5589114dff40 <e66235> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:2:2:1:1: CONST 0x5589114dfcb0 <e66231> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:2:2:1:2: SEL 0x5589114555a0 <e66232> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:2:2:1:2:1: VARREF 0x558911455670 <e66221> {e32} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55891105ae60 <e21698> {c88} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:3:2:2:1:2:2: CONST 0x5589114557c0 <e39958> {e32} @dt=0x558910d08010@(G/w32)  32'h2
    1:2:3:3:2:2:1:2:3: CONST 0x558911455970 <e39959> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:2:2:2: ASSIGN 0x558911455b20 <e43344> {e66} @dt=0x558910d08010@(G/w32)
    1:2:3:3:2:2:2:1: CONST 0x558911455be0 <e25950> {e66} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:3:2:2:2:2: VARREF 0x558911455d90 <e22472> {e66} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x55891105bbe0 <e21707> {c99} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:3:3:2:3: ASSIGN 0x558911455ee0 <e43375> {e66} @dt=0x558910d08010@(G/w32)
    1:2:3:3:2:3:1: COND 0x558911455fa0 <e41777> {e66} @dt=0x558910d08010@(G/w32)
    1:2:3:3:2:3:1:1: AND 0x5589114e0290 <e66250> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:2:3:1:1:1: CONST 0x5589114e0000 <e66246> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:2:3:1:1:2: SEL 0x558911456060 <e66247> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:2:3:1:1:2:1: VARREF 0x558911456130 <e66236> {e32} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55891105ae60 <e21698> {c88} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:3:2:3:1:1:2:2: CONST 0x558911456280 <e39826> {e32} @dt=0x558910d08010@(G/w32)  32'h2
    1:2:3:3:2:3:1:1:2:3: CONST 0x558911456430 <e39827> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:2:3:1:2: CONST 0x5589114565e0 <e41774> {e66} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:3:2:3:1:3: VARREF 0x558911456790 <e41775> {e44} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:3:2:3:2: VARREF 0x5589114568e0 <e22472> {e66} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x55891105bbe0 <e21707> {c99} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:3:3:3: ASSIGN 0x558911456a30 <e43376> {e66} @dt=0x558910d08010@(G/w32)
    1:2:3:3:3:1: COND 0x558911456af0 <e42040> {e66} @dt=0x558910d08010@(G/w32)
    1:2:3:3:3:1:1: AND 0x5589114ddb10 <e66503> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:1:1:1: CONST 0x5589114dd880 <e66499> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:1:1:2: SEL 0x558911456bb0 <e66500> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:1:1:2:1: VARREF 0x558911456c80 <e66264> {e32} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55891105ae60 <e21698> {c88} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:1:2:2: CONST 0x558911456dd0 <e39694> {e32} @dt=0x558910d08010@(G/w32)  32'h3
    1:2:3:3:3:1:1:2:3: CONST 0x558911456f80 <e39695> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:1:2: COND 0x558911457130 <e42037> {e66} @dt=0x558910d08010@(G/w32)
    1:2:3:3:3:1:2:1: AND 0x5589114d9ea0 <e66295> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:1:2:1:1: CONST 0x5589114d9c30 <e66291> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:1:2:1:2: SEL 0x5589114571f0 <e66292> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:1:2:1:2:1: VARREF 0x5589114572c0 <e66266> {e32} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55891105ae60 <e21698> {c88} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:2:1:2:2: CONST 0x558911457410 <e39661> {e32} @dt=0x558910d08010@(G/w32)  32'h2
    1:2:3:3:3:1:2:1:2:3: CONST 0x5589114575c0 <e39662> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:1:2:2: CONST 0x558911457770 <e41860> {e66} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:3:3:1:2:3: COND 0x558911457920 <e41861> {e66} @dt=0x558910d08010@(G/w32)
    1:2:3:3:3:1:2:3:1: AND 0x5589114c56c0 <e66282> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:1:2:3:1:1: CONST 0x5589114e06a0 <e66278> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:1:2:3:1:2: SEL 0x5589114579e0 <e66279> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:1:2:3:1:2:1: VARREF 0x558911457ab0 <e66268> {e32} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55891105ae60 <e21698> {c88} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:2:3:1:2:2: CONST 0x558911457c00 <e39628> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:1:2:3:1:2:3: CONST 0x558911457db0 <e39629> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:1:2:3:2: CONST 0x558911457f60 <e41844> {e66} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:3:3:1:2:3:3: VARREF 0x558911458110 <e41845> {e40} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:3:3:1:3: COND 0x558911458260 <e42038> {e38} @dt=0x558910d08010@(G/w32)
    1:2:3:3:3:1:3:1: AND 0x5589114dd7c0 <e66490> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:1:3:1:1: CONST 0x5589114dd530 <e66486> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:1:3:1:2: SEL 0x558911458320 <e66487> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:1:3:1:2:1: VARREF 0x5589114583f0 <e66296> {e32} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55891105ae60 <e21698> {c88} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:3:1:2:2: CONST 0x558911458540 <e39562> {e32} @dt=0x558910d08010@(G/w32)  32'h2
    1:2:3:3:3:1:3:1:2:3: CONST 0x5589114586f0 <e39563> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:1:3:2: COND 0x5589114588a0 <e42021> {e38} @dt=0x558910d08010@(G/w32)
    1:2:3:3:3:1:3:2:1: AND 0x5589114db280 <e66387> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:1:3:2:1:1: CONST 0x5589114daff0 <e66383> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:1:3:2:1:2: SEL 0x558911458960 <e66384> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:1:3:2:1:2:1: VARREF 0x558911458a30 <e66298> {e32} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55891105ae60 <e21698> {c88} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:3:2:1:2:2: CONST 0x558911458b80 <e39529> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:1:3:2:1:2:3: CONST 0x558911458d30 <e39530> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:1:3:2:2: COND 0x558911458ee0 <e41936> {e38} @dt=0x558910d08010@(G/w32)
    1:2:3:3:3:1:3:2:2:1: AND 0x5589114da890 <e66344> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:1:3:2:2:1:1: CONST 0x5589114da600 <e66340> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:1:3:2:2:1:2: SEL 0x558911458fa0 <e66341> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:1:3:2:2:1:2:1: VARREF 0x558911459070 <e66300> {e32} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55891105ae60 <e21698> {c88} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:3:2:2:1:2:2: CONST 0x5589114591c0 <e39496> {e32} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:3:3:1:3:2:2:1:2:3: CONST 0x558911459370 <e39497> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:1:3:2:2:2: SHIFTR 0x558911459520 <e41897> {e38} @dt=0x558910d08010@(G/w32)
    1:2:3:3:3:1:3:2:2:2:1: VARREF 0x5589114595e0 <e22204> {e38} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:3:3:1:3:2:2:2:2: AND 0x5589114da1f0 <e66316> {e38} @dt=0x5589114d02a0@(G/wu32/5)
    1:2:3:3:3:1:3:2:2:2:2:1: CONST 0x5589114d9f60 <e66312> {e38} @dt=0x558910d08010@(G/w32)  32'h1f
    1:2:3:3:3:1:3:2:2:2:2:2: SEL 0x558911459730 <e66313> {e38} @dt=0x5589114d02a0@(G/wu32/5) decl[31:0]]
    1:2:3:3:3:1:3:2:2:2:2:2:1: VARREF 0x558911459800 <e22205> {e38} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55891105b760 <e21704> {c96} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:3:3:1:3:2:2:2:2:2:2: CONST 0x558911459950 <e66302> {e38} @dt=0x5589114b73d0@(G/swu32/5)  5'h0
    1:2:3:3:3:1:3:2:2:2:2:2:3: CONST 0x558911459b00 <e22215> {e38} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:3:3:3:1:3:2:2:3: SHIFTR 0x558911459cb0 <e41898> {e37} @dt=0x558910d08010@(G/w32)
    1:2:3:3:3:1:3:2:2:3:1: VARREF 0x558911459d70 <e22187> {e37} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:3:3:1:3:2:2:3:2: AND 0x5589114da540 <e66331> {e37} @dt=0x5589114d02a0@(G/wu32/5)
    1:2:3:3:3:1:3:2:2:3:2:1: CONST 0x5589114da2b0 <e66327> {e37} @dt=0x558910d08010@(G/w32)  32'h1f
    1:2:3:3:3:1:3:2:2:3:2:2: SEL 0x558911459ec0 <e66328> {e37} @dt=0x5589114d02a0@(G/wu32/5) decl[31:0]]
    1:2:3:3:3:1:3:2:2:3:2:2:1: VARREF 0x558911459f90 <e22188> {e37} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55891105b760 <e21704> {c96} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:3:3:1:3:2:2:3:2:2:2: CONST 0x55891145a0e0 <e66317> {e37} @dt=0x5589114b73d0@(G/swu32/5)  5'h0
    1:2:3:3:3:1:3:2:2:3:2:2:3: CONST 0x55891145a290 <e22198> {e37} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:3:3:3:1:3:2:3: COND 0x55891145a440 <e41937> {e66} @dt=0x558910d08010@(G/w32)
    1:2:3:3:3:1:3:2:3:1: AND 0x5589114daf30 <e66374> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:1:3:2:3:1:1: CONST 0x5589114daca0 <e66370> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:1:3:2:3:1:2: SEL 0x55891145a500 <e66371> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:1:3:2:3:1:2:1: VARREF 0x55891145a5d0 <e66345> {e32} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55891105ae60 <e21698> {c88} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:3:2:3:1:2:2: CONST 0x55891145a720 <e39463> {e32} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:3:3:1:3:2:3:1:2:3: CONST 0x55891145a8d0 <e39464> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:1:3:2:3:2: CONST 0x55891145aa80 <e41920> {e66} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:3:3:1:3:2:3:3: SHIFTL 0x55891145ac30 <e41921> {e36} @dt=0x558910d08010@(G/w32)
    1:2:3:3:3:1:3:2:3:3:1: VARREF 0x55891145acf0 <e22170> {e36} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:3:3:1:3:2:3:3:2: AND 0x5589114dabe0 <e66361> {e36} @dt=0x5589114d02a0@(G/wu32/5)
    1:2:3:3:3:1:3:2:3:3:2:1: CONST 0x5589114da950 <e66357> {e36} @dt=0x558910d08010@(G/w32)  32'h1f
    1:2:3:3:3:1:3:2:3:3:2:2: SEL 0x55891145ae40 <e66358> {e36} @dt=0x5589114d02a0@(G/wu32/5) decl[31:0]]
    1:2:3:3:3:1:3:2:3:3:2:2:1: VARREF 0x55891145af10 <e22171> {e36} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55891105b760 <e21704> {c96} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:3:3:1:3:2:3:3:2:2:2: CONST 0x55891145b060 <e66347> {e36} @dt=0x5589114b73d0@(G/swu32/5)  5'h0
    1:2:3:3:3:1:3:2:3:3:2:2:3: CONST 0x55891145b210 <e22181> {e36} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:3:3:3:1:3:3: COND 0x55891145b3c0 <e42022> {e35} @dt=0x558910d08010@(G/w32)
    1:2:3:3:3:1:3:3:1: AND 0x5589114dd470 <e66477> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:1:3:3:1:1: CONST 0x5589114dd1e0 <e66473> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:1:3:3:1:2: SEL 0x55891145b480 <e66474> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:1:3:3:1:2:1: VARREF 0x55891145b550 <e66388> {e32} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55891105ae60 <e21698> {c88} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:3:3:1:2:2: CONST 0x55891145b6a0 <e39430> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:1:3:3:1:2:3: CONST 0x55891145b850 <e39431> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:1:3:3:2: COND 0x55891145ba00 <e42005> {e35} @dt=0x558910d08010@(G/w32)
    1:2:3:3:3:1:3:3:2:1: AND 0x5589114dc730 <e66419> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:1:3:3:2:1:1: CONST 0x5589114db690 <e66415> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:1:3:3:2:1:2: SEL 0x55891145bac0 <e66416> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:1:3:3:2:1:2:1: VARREF 0x55891145bb90 <e66390> {e32} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55891105ae60 <e21698> {c88} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:3:3:2:1:2:2: CONST 0x55891145bce0 <e39397> {e32} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:3:3:1:3:3:2:1:2:3: CONST 0x55891145be90 <e39398> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:1:3:3:2:2: SHIFTR 0x55891145c040 <e41966> {e35} @dt=0x558910d08010@(G/w32)
    1:2:3:3:3:1:3:3:2:2:1: VARREF 0x55891145c100 <e22164> {e35} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:3:3:1:3:3:2:2:2: AND 0x5589114db5d0 <e66406> {e21} @dt=0x5589114d02a0@(G/wu32/5)
    1:2:3:3:3:1:3:3:2:2:2:1: CONST 0x5589114db340 <e66402> {e21} @dt=0x558910d08010@(G/w32)  32'h1f
    1:2:3:3:3:1:3:3:2:2:2:2: SEL 0x55891145c250 <e66403> {e21} @dt=0x5589114d02a0@(G/wu32/5) decl[31:0]]
    1:2:3:3:3:1:3:3:2:2:2:2:1: VARREF 0x55891145c320 <e21994> {e21} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55891105b760 <e21704> {c96} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:3:3:1:3:3:2:2:2:2:2: CONST 0x55891145c470 <e66392> {e21} @dt=0x5589114b73d0@(G/swu32/5)  5'h6
    1:2:3:3:3:1:3:3:2:2:2:2:3: CONST 0x55891145c620 <e22004> {e21} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:3:3:3:1:3:3:2:3: CONST 0x55891145c7d0 <e41967> {e66} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:3:3:1:3:3:3: COND 0x55891145c980 <e42006> {e34} @dt=0x558910d08010@(G/w32)
    1:2:3:3:3:1:3:3:3:1: AND 0x5589114dd120 <e66464> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:1:3:3:3:1:1: CONST 0x5589114dce90 <e66460> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:1:3:3:3:1:2: SEL 0x55891145ca40 <e66461> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:1:3:3:3:1:2:1: VARREF 0x55891145cb10 <e66420> {e32} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55891105ae60 <e21698> {c88} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:3:3:3:1:2:2: CONST 0x55891145cc60 <e39364> {e32} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:3:3:1:3:3:3:1:2:3: CONST 0x55891145ce10 <e39365> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:1:3:3:3:2: SHIFTR 0x55891145cfc0 <e41989> {e34} @dt=0x558910d08010@(G/w32)
    1:2:3:3:3:1:3:3:3:2:1: VARREF 0x55891145d080 <e22158> {e34} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:3:3:1:3:3:3:2:2: AND 0x5589114dca80 <e66436> {e21} @dt=0x5589114d02a0@(G/wu32/5)
    1:2:3:3:3:1:3:3:3:2:2:1: CONST 0x5589114dc7f0 <e66432> {e21} @dt=0x558910d08010@(G/w32)  32'h1f
    1:2:3:3:3:1:3:3:3:2:2:2: SEL 0x55891145d1d0 <e66433> {e21} @dt=0x5589114d02a0@(G/wu32/5) decl[31:0]]
    1:2:3:3:3:1:3:3:3:2:2:2:1: VARREF 0x55891145d2a0 <e21994> {e21} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55891105b760 <e21704> {c96} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:3:3:1:3:3:3:2:2:2:2: CONST 0x55891145d3f0 <e66422> {e21} @dt=0x5589114b73d0@(G/swu32/5)  5'h6
    1:2:3:3:3:1:3:3:3:2:2:2:3: CONST 0x55891145d5a0 <e22004> {e21} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:3:3:3:1:3:3:3:3: SHIFTL 0x55891145d750 <e41990> {e33} @dt=0x558910d08010@(G/w32)
    1:2:3:3:3:1:3:3:3:3:1: VARREF 0x55891145d810 <e22152> {e33} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:3:3:1:3:3:3:3:2: AND 0x5589114dcdd0 <e66451> {e21} @dt=0x5589114d02a0@(G/wu32/5)
    1:2:3:3:3:1:3:3:3:3:2:1: CONST 0x5589114dcb40 <e66447> {e21} @dt=0x558910d08010@(G/w32)  32'h1f
    1:2:3:3:3:1:3:3:3:3:2:2: SEL 0x55891145d960 <e66448> {e21} @dt=0x5589114d02a0@(G/wu32/5) decl[31:0]]
    1:2:3:3:3:1:3:3:3:3:2:2:1: VARREF 0x55891145da30 <e21994> {e21} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55891105b760 <e21704> {c96} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:3:3:1:3:3:3:3:2:2:2: CONST 0x55891145db80 <e66437> {e21} @dt=0x5589114b73d0@(G/swu32/5)  5'h6
    1:2:3:3:3:1:3:3:3:3:2:2:3: CONST 0x55891145dd30 <e22004> {e21} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:3:3:3:2: VARREF 0x55891145dee0 <e22472> {e66} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x55891105bbe0 <e21707> {c99} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:3: COMMENT 0x558910ee3170 <e59705> {e29}  ALWAYS
    1:2:3: ASSIGN 0x55891145e0f0 <e59707> {e31} @dt=0x558910da4670@(G/w64)
    1:2:3:1: CONST 0x55891145e1b0 <e25853> {e31} @dt=0x558910da4670@(G/w64)  64'h0
    1:2:3:2: VARREF 0x55891145e360 <e22148> {e31} @dt=0x558910da4670@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x5589110bf430 <e21993> {e19} @dt=0x558910da4670@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3: IF 0x55891145e4c0 <e43222> {e32}
    1:2:3:1: AND 0x5589114b56b0 <e66666> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:1:1: CONST 0x5589114b5420 <e66662> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:1:2: NOT 0x55891145e590 <e66663> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:1:2:1: SEL 0x55891145e650 <e66531> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:1:2:1:1: VARREF 0x55891145e720 <e66530> {e32} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55891105ae60 <e21698> {c88} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:1:2:1:2: CONST 0x55891145e870 <e40585> {e32} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:3:1:2:1:3: CONST 0x55891145ea20 <e40586> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2: IF 0x55891145ebd0 <e52851> {e32}
    1:2:3:2:1: AND 0x5589114b5360 <e66653> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:1:1: CONST 0x5589114b50d0 <e66649> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:1:2: SEL 0x55891145eca0 <e66650> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:1:2:1: VARREF 0x55891145ed70 <e66533> {e32} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55891105ae60 <e21698> {c88} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:2:2: CONST 0x55891145eec0 <e40024> {e32} @dt=0x558910d08010@(G/w32)  32'h4
    1:2:3:2:1:2:3: CONST 0x55891145f070 <e40025> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:2: IF 0x55891145f220 <e43308> {e32}
    1:2:3:2:2:1: AND 0x5589114b5010 <e66640> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:2:1:1: CONST 0x5589114b4d80 <e66636> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:2:1:2: SEL 0x55891145f2f0 <e66637> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:2:1:2:1: VARREF 0x55891145f3c0 <e66535> {e32} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55891105ae60 <e21698> {c88} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:2:1:2:2: CONST 0x55891145f510 <e39991> {e32} @dt=0x558910d08010@(G/w32)  32'h3
    1:2:3:2:2:1:2:3: CONST 0x55891145f6c0 <e39992> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:2:2: IF 0x55891145f870 <e43323> {e32}
    1:2:3:2:2:2:1: AND 0x5589114b4cc0 <e66627> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:2:2:1:1: CONST 0x5589114b4a30 <e66623> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:2:2:1:2: NOT 0x55891145f940 <e66624> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:2:2:1:2:1: SEL 0x55891145fa00 <e66538> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:2:2:1:2:1:1: VARREF 0x55891145fad0 <e66537> {e32} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55891105ae60 <e21698> {c88} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:2:2:1:2:1:2: CONST 0x55891145fc20 <e39958> {e32} @dt=0x558910d08010@(G/w32)  32'h2
    1:2:3:2:2:2:1:2:1:3: CONST 0x55891145fdd0 <e39959> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:2:2:2: IF 0x55891145ff80 <e52845> {e32}
    1:2:3:2:2:2:2:1: AND 0x5589114b4970 <e66614> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:2:2:2:1:1: CONST 0x5589114b46e0 <e66610> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:2:2:2:1:2: SEL 0x558911460050 <e66611> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:2:2:2:1:2:1: VARREF 0x558911460120 <e66540> {e32} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55891105ae60 <e21698> {c88} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:2:2:2:1:2:2: CONST 0x558911460270 <e39925> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:2:2:2:1:2:3: CONST 0x558911460420 <e39926> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:2:2:2:2: IF 0x5589114605d0 <e43364> {e32}
    1:2:3:2:2:2:2:2:1: AND 0x5589114de420 <e66556> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:2:2:2:2:1:1: CONST 0x5589114de270 <e66552> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:2:2:2:2:1:2: SEL 0x5589114606a0 <e66553> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:2:2:2:2:1:2:1: VARREF 0x558911460770 <e66542> {e32} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55891105ae60 <e21698> {c88} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:2:2:2:2:1:2:2: CONST 0x5589114608c0 <e39892> {e32} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:2:2:2:2:2:1:2:3: CONST 0x558911460a70 <e39893> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:2:2:2:2:2: ASSIGN 0x558911460c20 <e43370> {e52} @dt=0x558910da4670@(G/w64)
    1:2:3:2:2:2:2:2:2:1: CONCAT 0x558911460ce0 <e25248> {e52} @dt=0x558910da4670@(G/w64)
    1:2:3:2:2:2:2:2:2:1:1: DIV 0x558911460da0 <e22299> {e52} @dt=0x558910d08010@(G/w32)
    1:2:3:2:2:2:2:2:2:1:1:1: VARREF 0x558911460e60 <e22297> {e52} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55891105b760 <e21704> {c96} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:2:2:2:2:2:1:1:2: VARREF 0x558911460fb0 <e22298> {e52} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:2:2:2:2:2:1:2: CONST 0x558911461100 <e24301> {e52} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:2:2:2:2:2:2:2: VARREF 0x5589114612b0 <e22315> {e52} @dt=0x558910da4670@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x5589110bf430 <e21993> {e19} @dt=0x558910da4670@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:2:2:2:2:2:2: ASSIGN 0x5589114fce20 <e70100#> {e53} @dt=0x558910da4670@(G/w64)
    1:2:3:2:2:2:2:2:2:1: ADD 0x5589114614d0 <e70094#> {e53} @dt=0x558910da4670@(G/w64)
    1:2:3:2:2:2:2:2:2:1:1: VARREF 0x558911461590 <e22317> {e53} @dt=0x558910da4670@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [RV] <- VAR 0x5589110bf430 <e21993> {e19} @dt=0x558910da4670@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:2:2:2:2:2:2:1:2: EXTEND 0x5589114616f0 <e25264> {e53} @dt=0x558910da4670@(G/w64)
    1:2:3:2:2:2:2:2:2:1:2:1: MODDIV 0x5589114617b0 <e25255> {e53} @dt=0x558910d08010@(G/w32)
    1:2:3:2:2:2:2:2:2:1:2:1:1: VARREF 0x558911461870 <e22330> {e53} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55891105b760 <e21704> {c96} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:2:2:2:2:2:1:2:1:2: VARREF 0x5589114619c0 <e22331> {e53} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:2:2:2:2:2:2: VARREF 0x5589114fcd00 <e70095#> {e53} @dt=0x558910da4670@(G/w64)  __Vtemp1 [LV] => VAR 0x5589114fca60 <e70087#> {e53} @dt=0x558910da4670@(G/w64)  __Vtemp1 STMTTEMP
    1:2:3:2:2:2:2:2:2: ASSIGN 0x558911461410 <e70098#> {e53} @dt=0x558910da4670@(G/w64)
    1:2:3:2:2:2:2:2:2:1: VARREF 0x5589114fcbe0 <e70090#> {e53} @dt=0x558910da4670@(G/w64)  __Vtemp1 [RV] <- VAR 0x5589114fca60 <e70087#> {e53} @dt=0x558910da4670@(G/w64)  __Vtemp1 STMTTEMP
    1:2:3:2:2:2:2:2:2:2: VARREF 0x558911461b10 <e22337> {e53} @dt=0x558910da4670@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x5589110bf430 <e21993> {e19} @dt=0x558910da4670@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:2:2:2:2:2:3: ASSIGN 0x558911461c70 <e43372> {e48} @dt=0x558910da4670@(G/w64)
    1:2:3:2:2:2:2:2:3:1: CONCAT 0x558911461d30 <e25226> {e48} @dt=0x558910da4670@(G/w64)
    1:2:3:2:2:2:2:2:3:1:1: DIVS 0x558911461df0 <e22256> {e48} @dt=0x558910f7b2d0@(G/sw32)
    1:2:3:2:2:2:2:2:3:1:1:1: VARREF 0x558911461eb0 <e22254> {e48} @dt=0x558910f7b2d0@(G/sw32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55891105b760 <e21704> {c96} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:2:2:2:2:3:1:1:2: VARREF 0x558911462000 <e22255> {e48} @dt=0x558910f7b2d0@(G/sw32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:2:2:2:2:3:1:2: CONST 0x558911462150 <e24277> {e48} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:2:2:2:2:2:3:2: VARREF 0x558911462300 <e22272> {e48} @dt=0x558910da4670@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x5589110bf430 <e21993> {e19} @dt=0x558910da4670@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:2:2:2:2:2:3: ASSIGN 0x5589114fd2a0 <e70117#> {e49} @dt=0x558910da4670@(G/w64)
    1:2:3:2:2:2:2:2:3:1: ADD 0x558911462520 <e70111#> {e49} @dt=0x558910da4670@(G/w64)
    1:2:3:2:2:2:2:2:3:1:1: VARREF 0x5589114625e0 <e22274> {e49} @dt=0x558910da4670@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [RV] <- VAR 0x5589110bf430 <e21993> {e19} @dt=0x558910da4670@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:2:2:2:2:2:3:1:2: EXTEND 0x558911462740 <e25242> {e49} @dt=0x558910da4670@(G/w64)
    1:2:3:2:2:2:2:2:3:1:2:1: MODDIVS 0x558911462800 <e25233> {e49} @dt=0x558910f7b2d0@(G/sw32)
    1:2:3:2:2:2:2:2:3:1:2:1:1: VARREF 0x5589114628c0 <e22287> {e49} @dt=0x558910f7b2d0@(G/sw32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55891105b760 <e21704> {c96} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:2:2:2:2:3:1:2:1:2: VARREF 0x558911462a10 <e22288> {e49} @dt=0x558910f7b2d0@(G/sw32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:2:2:2:2:3:2: VARREF 0x5589114fd180 <e70112#> {e49} @dt=0x558910da4670@(G/w64)  __Vtemp2 [LV] => VAR 0x5589114fcee0 <e70104#> {e49} @dt=0x558910da4670@(G/w64)  __Vtemp2 STMTTEMP
    1:2:3:2:2:2:2:2:3: ASSIGN 0x558911462460 <e70115#> {e49} @dt=0x558910da4670@(G/w64)
    1:2:3:2:2:2:2:2:3:1: VARREF 0x5589114fd060 <e70107#> {e49} @dt=0x558910da4670@(G/w64)  __Vtemp2 [RV] <- VAR 0x5589114fcee0 <e70104#> {e49} @dt=0x558910da4670@(G/w64)  __Vtemp2 STMTTEMP
    1:2:3:2:2:2:2:2:3:2: VARREF 0x558911462b60 <e22294> {e49} @dt=0x558910da4670@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x5589110bf430 <e21993> {e19} @dt=0x558910da4670@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:2:2:2:2:3: ASSIGN 0x558911462cc0 <e43374> {e46} @dt=0x558910da4670@(G/w64)
    1:2:3:2:2:2:2:3:1: COND 0x558911462d80 <e41655> {e46} @dt=0x558910da4670@(G/w64)
    1:2:3:2:2:2:2:3:1:1: AND 0x5589114b4620 <e66601> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:2:2:2:3:1:1:1: CONST 0x5589114b4390 <e66597> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:2:2:2:3:1:1:2: SEL 0x558911462e40 <e66598> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:2:2:2:3:1:1:2:1: VARREF 0x558911462f10 <e66557> {e32} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55891105ae60 <e21698> {c88} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:2:2:2:3:1:1:2:2: CONST 0x558911463060 <e39859> {e32} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:2:2:2:2:3:1:1:2:3: CONST 0x558911463210 <e39860> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:2:2:2:3:1:2: MUL 0x5589114633c0 <e41652> {e46} @dt=0x558910da4670@(G/w64)
    1:2:3:2:2:2:2:3:1:2:1: EXTEND 0x558911463480 <e52841> {e24} @dt=0x558910da4670@(G/w64)
    1:2:3:2:2:2:2:3:1:2:1:1: VARREF 0x558911463540 <e25195> {e24} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55891105b760 <e21704> {c96} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:2:2:2:3:1:2:2: EXTEND 0x558911463690 <e52862> {e25} @dt=0x558910da4670@(G/w64)
    1:2:3:2:2:2:2:3:1:2:2:1: VARREF 0x558911463750 <e25211> {e25} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:2:2:2:3:1:3: MULS 0x5589114638a0 <e41653> {e45} @dt=0x558910f71c30@(G/sw64)
    1:2:3:2:2:2:2:3:1:3:1: CONCAT 0x558911463960 <e53409> {e22} @dt=0x558910da4670@(G/w64)
    1:2:3:2:2:2:2:3:1:3:1:1: REPLICATE 0x558911463a20 <e22030> {e22} @dt=0x558910d08010@(G/w32)
    1:2:3:2:2:2:2:3:1:3:1:1:1: AND 0x5589114b3f80 <e66573> {e22} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:2:2:2:3:1:3:1:1:1:1: CONST 0x5589114b3cf0 <e66569> {e22} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:2:2:2:3:1:3:1:1:1:2: SEL 0x558911463ae0 <e66570> {e22} @dt=0x5589114dbb10@(G/wu32/1) decl[31:0]]
    1:2:3:2:2:2:2:3:1:3:1:1:1:2:1: VARREF 0x558911463bb0 <e22008> {e22} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55891105b760 <e21704> {c96} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:2:2:2:3:1:3:1:1:1:2:2: CONST 0x558911463d00 <e66559> {e22} @dt=0x5589114b73d0@(G/swu32/5)  5'h1f
    1:2:3:2:2:2:2:3:1:3:1:1:1:2:3: CONST 0x558911463eb0 <e22018> {e22} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:2:2:2:3:1:3:1:1:2: CONST 0x558911464060 <e22029> {e22} @dt=0x558910f7b2d0@(G/sw32)  32'sh20
    1:2:3:2:2:2:2:3:1:3:1:2: VARREF 0x558911464210 <e25168> {e22} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55891105b760 <e21704> {c96} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:2:2:2:3:1:3:2: CONCAT 0x558911464360 <e53418> {e23} @dt=0x558910da4670@(G/w64)
    1:2:3:2:2:2:2:3:1:3:2:1: REPLICATE 0x558911464420 <e22068> {e23} @dt=0x558910d08010@(G/w32)
    1:2:3:2:2:2:2:3:1:3:2:1:1: AND 0x5589114b42d0 <e66588> {e23} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:2:2:2:3:1:3:2:1:1:1: CONST 0x5589114b4040 <e66584> {e23} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:2:2:2:3:1:3:2:1:1:2: SEL 0x5589114644e0 <e66585> {e23} @dt=0x5589114dbb10@(G/wu32/1) decl[31:0]]
    1:2:3:2:2:2:2:3:1:3:2:1:1:2:1: VARREF 0x5589114645b0 <e22046> {e23} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:2:2:2:3:1:3:2:1:1:2:2: CONST 0x558911464700 <e66574> {e23} @dt=0x5589114b73d0@(G/swu32/5)  5'h1f
    1:2:3:2:2:2:2:3:1:3:2:1:1:2:3: CONST 0x5589114648b0 <e22056> {e23} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:2:2:2:3:1:3:2:1:2: CONST 0x558911464a60 <e22067> {e23} @dt=0x558910f7b2d0@(G/sw32)  32'sh20
    1:2:3:2:2:2:2:3:1:3:2:2: VARREF 0x558911464c10 <e25181> {e23} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:2:2:2:3:2: VARREF 0x558911464d60 <e22251> {e46} @dt=0x558910da4670@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x5589110bf430 <e21993> {e19} @dt=0x558910da4670@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3: ASSIGN 0x558911464ec0 <e43377> {e68} @dt=0x558910d08010@(G/w32)
    1:2:3:1: SEL 0x558911464f80 <e22485> {e68} @dt=0x558910d08010@(G/w32) decl[63:0]]
    1:2:3:1:1: VARREF 0x558911465050 <e22474> {e68} @dt=0x558910da4670@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [RV] <- VAR 0x5589110bf430 <e21993> {e19} @dt=0x558910da4670@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:1:2: CONST 0x5589114651b0 <e66670> {e68} @dt=0x5589114b5770@(G/swu32/6)  6'h20
    1:2:3:1:3: CONST 0x558911465360 <e22484> {e68} @dt=0x558910d08010@(G/w32)  32'h20
    1:2:3:2: VARREF 0x558911465510 <e22486> {e68} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_HI_output_execute [LV] => VAR 0x55891105bd60 <e21708> {c100} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_HI_output_execute VAR
    1:2:3: ASSIGN 0x558911465660 <e43378> {e69} @dt=0x558910d08010@(G/w32)
    1:2:3:1: SEL 0x558911465720 <e22499> {e69} @dt=0x558910d08010@(G/w32) decl[63:0]]
    1:2:3:1:1: VARREF 0x5589114657f0 <e22488> {e69} @dt=0x558910da4670@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [RV] <- VAR 0x5589110bf430 <e21993> {e19} @dt=0x558910da4670@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:1:2: CONST 0x558911465950 <e66671> {e69} @dt=0x5589114b5770@(G/swu32/6)  6'h0
    1:2:3:1:3: CONST 0x558911465b00 <e22498> {e69} @dt=0x558910d08010@(G/w32)  32'h20
    1:2:3:2: VARREF 0x558911465cb0 <e22500> {e69} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_LO_output_execute [LV] => VAR 0x55891105bee0 <e21709> {c101} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_LO_output_execute VAR
    1:2:3: ASSIGNW 0x55891146f1b0 <e66676> {p8} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1: OR 0x55891146f270 <e66674> {p8} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1: VARREF 0x55891146f330 <e66672> {p8} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__program_counter_multiplexer_jump_writeback [RV] <- VAR 0x55891105db60 <e21728> {c126} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_writeback VAR
    1:2:3:1:2: VARREF 0x55891146f450 <e66673> {p8} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__program_counter_source_decode [RV] <- VAR 0x558911054e10 <e21574> {c41} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_source_decode VAR
    1:2:3:2: VARREF 0x55891146f5b0 <e66675> {p8} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__flush_fetch_decode_register [LV] => VAR 0x55891105f060 <e21741> {c144} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__flush_fetch_decode_register VAR
    1:2:3: ASSIGNW 0x5589113a53d0 <e59208> {k13} @dt=0x558910d08010@(G/w32)
    1:2:3:1: COND 0x5589113a5490 <e23261> {k13} @dt=0x558910d08010@(G/w32)
    1:2:3:1:1: VARREF 0x5589113a5550 <e66677> {k13} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__program_counter_source_decode [RV] <- VAR 0x558911054e10 <e21574> {c41} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_source_decode VAR
    1:2:3:1:2: ADD 0x5589113a5670 <e53294> {d7} @dt=0x558910d08010@(G/w32)
    1:2:3:1:2:1: COND 0x5589114fdb10 <e70145#> {j10} @dt=0x558910d08010@(G/w32)
    1:2:3:1:2:1:1: GTE 0x5589114fd970 <e70141#> {j10} @dt=0x558910f8ec90@(G/nw1)
    1:2:3:1:2:1:1:1: CONST 0x5589114fd5b0 <e70133#> {j10} @dt=0x558910f7b2d0@(G/sw32)  32'h1f
    1:2:3:1:2:1:1:2: CONST 0x5589114fd800 <e70134#> {j10} @dt=0x558910f7b2d0@(G/sw32)  32'sh2
    1:2:3:1:2:1:2: SHIFTL 0x5589113a5730 <e70142#> {j10} @dt=0x558910d08010@(G/w32)
    1:2:3:1:2:1:2:1: VARREF 0x5589113a57f0 <e23217> {j10} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__sign_imm_decode [RV] <- VAR 0x55891105a560 <e21692> {c79} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__sign_imm_decode VAR
    1:2:3:1:2:1:2:2: CONST 0x5589113a5940 <e24646> {j10} @dt=0x558910f7b2d0@(G/sw32)  32'sh2
    1:2:3:1:2:1:3: CONST 0x5589114fd360 <e70143#> {j10} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:1:2:2: VARREF 0x5589113a5ab0 <e21979> {d7} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode [RV] <- VAR 0x558911056310 <e21587> {c59} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode VAR
    1:2:3:1:3: ADD 0x5589113a5bd0 <e52234> {d7} @dt=0x558910d08010@(G/w32)
    1:2:3:1:3:1: CONST 0x5589113a5c90 <e32793> {c185} @dt=0x558910d08010@(G/w32)  32'h4
    1:2:3:1:3:2: VARREF 0x5589113a5e00 <e32794> {d7} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_fetch [RV] <- VAR 0x558911054690 <e21569> {c34} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_fetch VAR
    1:2:3:2: VARREF 0x5589113a5f50 <e23262> {k13} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_mux_1_out [LV] => VAR 0x558911054b10 <e21572> {c37} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_mux_1_out VAR
    1:2: CFUNC 0x5589114b7ea0 <e63809> {r43}  _sequent__TOP__3 [STATICU]
    1:2:3: COMMENT 0x5589114badc0 <e59828> {r34}  ALWAYS
    1:2:3: ASSIGNDLY 0x5589112ff910 <e59830> {r44} @dt=0x558910d08010@(G/w32)
    1:2:3:1: COND 0x558911389820 <e55692> {r44} @dt=0x558910f7b2d0@(G/sw32)
    1:2:3:1:1: VARREF 0x5589112fbc60 <e66678> {r35} @dt=0x5589114dbb10@(G/wu32/1)  reset [RV] <- VAR 0x558910f897e0 <e24471> {c8} @dt=0x558910ce6310@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CONST 0x5589112ff9d0 <e55689> {r44} @dt=0x558910f7b2d0@(G/sw32)  32'sh0
    1:2:3:1:3: VARREF 0x558911301cb0 <e55690> {r57} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__write_data_execute [RV] <- VAR 0x55891105ba60 <e21706> {c98} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__write_data_execute VAR
    1:2:3:2: VARREF 0x5589114c75e0 <e60705> {r44} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__write_data_memory [LV] => VAR 0x55891105d560 <e21724> {c120} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__write_data_memory VAR
    1:2:3: COMMENT 0x5589114baea0 <e59836> {q42}  ALWAYS
    1:2:3: ASSIGNDLY 0x5589112f6980 <e59838> {q54} @dt=0x558910d08010@(G/w32)
    1:2:3:1: COND 0x55891138e0c0 <e55356> {q54} @dt=0x558910d08010@(G/w32)
    1:2:3:1:1: OR 0x5589112f02c0 <e66681> {q43} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1:1: VARREF 0x5589112f0380 <e66679> {q43} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__flush_execute_register [RV] <- VAR 0x55891105ebe0 <e21739> {c141} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__flush_execute_register VAR
    1:2:3:1:1:2: VARREF 0x5589112f04a0 <e66680> {q43} @dt=0x5589114dbb10@(G/wu32/1)  reset [RV] <- VAR 0x558910f897e0 <e24471> {c8} @dt=0x558910ce6310@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CONST 0x5589112f6a40 <e55353> {q54} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:1:3: VARREF 0x5589112f9b90 <e55354> {q70} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__sign_imm_decode [RV] <- VAR 0x55891105a560 <e21692> {c79} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__sign_imm_decode VAR
    1:2:3:2: VARREF 0x5589114c7700 <e60711> {q54} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__sign_imm_execute [LV] => VAR 0x55891105c4e0 <e21713> {c105} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__sign_imm_execute VAR
    1:2:3: COMMENT 0x558911471930 <e59844> {r34}  ALWAYS
    1:2:3: ASSIGNDLY 0x5589112fe420 <e66687> {r38} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1: AND 0x558911391590 <e66685> {r38} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1: NOT 0x5589113918f0 <e66683> {r38} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1:1: VARREF 0x5589112fd470 <e66682> {r35} @dt=0x5589114dbb10@(G/wu32/1)  reset [RV] <- VAR 0x558910f897e0 <e24471> {c8} @dt=0x558910ce6310@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: VARREF 0x558911300830 <e66684> {r50} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_write_execute [RV] <- VAR 0x55891105a9e0 <e21695> {c85} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_execute VAR
    1:2:3:2: VARREF 0x5589114c7820 <e66686> {r38} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_write_memory [LV] => VAR 0x55891105cae0 <e21717> {c111} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_memory VAR
    1:2:3: COMMENT 0x558911471a10 <e59852> {q42}  ALWAYS
    1:2:3: ASSIGNDLY 0x5589112f5a80 <e66695> {q50} @dt=0x5589114dbd50@(G/wu32/6)
    1:2:3:1: COND 0x55891138e5a0 <e66693> {q50} @dt=0x5589114dbd50@(G/wu32/6)
    1:2:3:1:1: OR 0x5589112f2e50 <e66690> {q43} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1:1: VARREF 0x5589112f2f10 <e66688> {q43} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__flush_execute_register [RV] <- VAR 0x55891105ebe0 <e21739> {c141} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__flush_execute_register VAR
    1:2:3:1:1:2: VARREF 0x5589112f3060 <e66689> {q43} @dt=0x5589114dbb10@(G/wu32/1)  reset [RV] <- VAR 0x558910f897e0 <e24471> {c8} @dt=0x558910ce6310@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CONST 0x5589112f5b40 <e66691> {q50} @dt=0x5589114dbd50@(G/wu32/6)  6'h0
    1:2:3:1:3: VARREF 0x5589112f8e10 <e66692> {q66} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_decode [RV] <- VAR 0x558911055b90 <e20177> {c50} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:3:2: VARREF 0x5589114c7940 <e66694> {q50} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [LV] => VAR 0x55891105ae60 <e21698> {c88} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3: COMMENT 0x5589114b0ab0 <e59860> {q42}  ALWAYS
    1:2:3: ASSIGNDLY 0x5589112f4f20 <e66703> {q47} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1: AND 0x55891137a190 <e66701> {q47} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1: NOT 0x55891138e340 <e66699> {q47} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1:1: OR 0x5589112f0810 <e66698> {q43} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1:1:1: VARREF 0x5589112f08d0 <e66696> {q43} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__flush_execute_register [RV] <- VAR 0x55891105ebe0 <e21739> {c141} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__flush_execute_register VAR
    1:2:3:1:1:1:2: VARREF 0x5589112f09f0 <e66697> {q43} @dt=0x5589114dbb10@(G/wu32/1)  reset [RV] <- VAR 0x558910f897e0 <e24471> {c8} @dt=0x558910ce6310@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: VARREF 0x5589112f83b0 <e66700> {q63} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__ALU_src_B_decode [RV] <- VAR 0x558911055410 <e21578> {c45} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:3:2: VARREF 0x5589114c7a60 <e66702> {q47} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__ALU_src_B_execute [LV] => VAR 0x55891105ace0 <e21697> {c87} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_execute VAR
    1:2:3: COMMENT 0x5589114b0b90 <e59868> {q42}  ALWAYS
    1:2:3: ASSIGNDLY 0x5589112f52e0 <e66711> {q48} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1: AND 0x558911382040 <e66709> {q48} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1: NOT 0x558911383520 <e66707> {q48} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1:1: OR 0x5589112f2340 <e66706> {q43} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1:1:1: VARREF 0x5589112f2400 <e66704> {q43} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__flush_execute_register [RV] <- VAR 0x55891105ebe0 <e21739> {c141} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__flush_execute_register VAR
    1:2:3:1:1:1:2: VARREF 0x5589112f2520 <e66705> {q43} @dt=0x5589114dbb10@(G/wu32/1)  reset [RV] <- VAR 0x558910f897e0 <e24471> {c8} @dt=0x558910ce6310@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: VARREF 0x5589112f8710 <e66708> {q64} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_destination_decode [RV] <- VAR 0x558911055590 <e21579> {c46} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:3:2: VARREF 0x5589114c7b80 <e66710> {q48} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_destination_execute [LV] => VAR 0x55891105a6e0 <e21693> {c83} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_execute VAR
    1:2:3: COMMENT 0x5589114ba730 <e59876> {q42}  ALWAYS
    1:2:3: ASSIGNDLY 0x5589112f7110 <e59878> {q57} @dt=0x558910d08010@(G/w32)
    1:2:3:1: COND 0x558911392ca0 <e55412> {q57} @dt=0x558910d08010@(G/w32)
    1:2:3:1:1: OR 0x5589112ef7e0 <e66714> {q43} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1:1: VARREF 0x5589112ef8a0 <e66712> {q43} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__flush_execute_register [RV] <- VAR 0x55891105ebe0 <e21739> {c141} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__flush_execute_register VAR
    1:2:3:1:1:2: VARREF 0x5589112ef9c0 <e66713> {q43} @dt=0x5589114dbb10@(G/wu32/1)  reset [RV] <- VAR 0x558910f897e0 <e24471> {c8} @dt=0x558910ce6310@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CONST 0x5589112f71d0 <e55409> {q57} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:1:3: VARREF 0x5589112fa270 <e55410> {q73} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_decode [RV] <- VAR 0x558911059f60 <e21688> {c75} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_decode VAR
    1:2:3:2: VARREF 0x5589114c7ce0 <e60741> {q57} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_execute [LV] => VAR 0x55891105b460 <e21702> {c94} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_execute VAR
    1:2:3: COMMENT 0x5589114ba810 <e59884> {s16}  ALWAYS
    1:2:3: IF 0x5589112e8360 <e59886> {s17}
    1:2:3:1: VARREF 0x5589112e8240 <e66715> {s17} @dt=0x5589114dbb10@(G/wu32/1)  reset [RV] <- VAR 0x558910f897e0 <e24471> {c8} @dt=0x558910ce6310@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:2: ASSIGNDLY 0x5589112e8e60 <e43500> {s19} @dt=0x558910d08010@(G/w32)
    1:2:3:2:1: CONST 0x5589112e8f20 <e24121> {s19} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:2:2: VARREF 0x5589114c7e40 <e60747> {s19} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode [LV] => VAR 0x558911056310 <e21587> {c59} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode VAR
    1:2:3:3: IF 0x5589112e9d70 <e43515> {s21}
    1:2:3:3:1: AND 0x5589114b5ae0 <e66731> {s21} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:1:1: CONST 0x5589114b5850 <e66727> {s21} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:1:2: NOT 0x5589112e9b90 <e66728> {s21} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:1:2:1: VARREF 0x5589112e9c50 <e66716> {s21} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__stall_decode [RV] <- VAR 0x55891105e760 <e21736> {c138} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__stall_decode VAR
    1:2:3:3:2: ASSIGNDLY 0x5589112eb010 <e52256> {s24} @dt=0x558910d08010@(G/w32)
    1:2:3:3:2:1: COND 0x5589113d58f0 <e52254> {s24} @dt=0x558910d08010@(G/w32)
    1:2:3:3:2:1:1: VARREF 0x5589112ea3f0 <e66718> {s22} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__flush_fetch_decode_register [RV] <- VAR 0x55891105f060 <e21741> {c144} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__flush_fetch_decode_register VAR
    1:2:3:3:2:1:2: CONST 0x5589112eb0d0 <e52251> {s24} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:3:2:1:3: ADD 0x5589113d55a0 <e52252> {d7} @dt=0x558910d08010@(G/w32)
    1:2:3:3:2:1:3:1: CONST 0x5589113d5660 <e32793> {c185} @dt=0x558910d08010@(G/w32)  32'h4
    1:2:3:3:2:1:3:2: VARREF 0x5589113d57d0 <e32794> {d7} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_fetch [RV] <- VAR 0x558911054690 <e21569> {c34} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_fetch VAR
    1:2:3:3:2:2: VARREF 0x5589114c7fa0 <e60753> {s24} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode [LV] => VAR 0x558911056310 <e21587> {c59} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode VAR
    1:2:3: COMMENT 0x5589114ba8f0 <e59892> {t30}  ALWAYS
    1:2:3: ASSIGNDLY 0x558911307010 <e59894> {t41} @dt=0x558910d08010@(G/w32)
    1:2:3:1: VARREF 0x5589113d1180 <e52043> {t41} @dt=0x558910d08010@(G/w32)  data_readdata [RV] <- VAR 0x558910f8bc20 <e24531> {c24} @dt=0x558910d08010@(G/w32)  data_readdata [PI] INPUT [P] PORT
    1:2:3:2: VARREF 0x5589114c8100 <e60759> {t41} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__read_data_writeback [LV] => VAR 0x55891105e460 <e21734> {c134} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__read_data_writeback VAR
    1:2:3: COMMENT 0x5589114ad310 <e59900> {q42}  ALWAYS
    1:2:3: ASSIGNDLY 0x5589112f74e0 <e59902> {q58} @dt=0x558910d08010@(G/w32)
    1:2:3:1: COND 0x5589113928b0 <e55428> {q58} @dt=0x558910d08010@(G/w32)
    1:2:3:1:1: OR 0x5589112ef250 <e66734> {q43} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1:1: VARREF 0x5589112ef310 <e66732> {q43} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__flush_execute_register [RV] <- VAR 0x55891105ebe0 <e21739> {c141} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__flush_execute_register VAR
    1:2:3:1:1:2: VARREF 0x5589112ef430 <e66733> {q43} @dt=0x5589114dbb10@(G/wu32/1)  reset [RV] <- VAR 0x558910f897e0 <e24471> {c8} @dt=0x558910ce6310@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CONST 0x5589112f75a0 <e55425> {q58} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:1:3: VARREF 0x5589112fa5f0 <e55426> {q74} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_decode [RV] <- VAR 0x55891105a0e0 <e21689> {c76} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_decode VAR
    1:2:3:2: VARREF 0x558911128780 <e60765> {q58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_execute [LV] => VAR 0x55891105b5e0 <e21703> {c95} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_execute VAR
    1:2:3: COMMENT 0x5589114ad3f0 <e59908> {t30}  ALWAYS
    1:2:3: ASSIGNDLY 0x558911305850 <e66737> {t33} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1: VARREF 0x558911305910 <e66735> {t33} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_to_register_memory [RV] <- VAR 0x55891105c960 <e21716> {c110} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_memory VAR
    1:2:3:2: VARREF 0x5589111288e0 <e66736> {t33} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_to_register_writeback [LV] => VAR 0x55891105d9e0 <e21727> {c125} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_writeback VAR
    1:2:3: COMMENT 0x5589114ad4d0 <e59916> {t30}  ALWAYS
    1:2:3: ASSIGNDLY 0x558911306290 <e59918> {t37} @dt=0x558910d08010@(G/w32)
    1:2:3:1: VARREF 0x558911306350 <e55848> {t37} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VAR 0x55891105cf60 <e21720> {c116} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:3:2: VARREF 0x558911128a40 <e60777> {t37} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_writeback [LV] => VAR 0x55891105e2e0 <e21733> {c133} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_writeback VAR
    1:2:3: COMMENT 0x5589114acd70 <e59924> {q42}  ALWAYS
    1:2:3: ASSIGNDLY 0x5589112f6200 <e66746> {q52} @dt=0x5589114d02a0@(G/wu32/5)
    1:2:3:1: AND 0x5589114b5e30 <e66759> {q52} @dt=0x5589114d02a0@(G/wu32/5)
    1:2:3:1:1: CONST 0x5589114b5ba0 <e66755> {q52} @dt=0x558910d08010@(G/w32)  32'h1f
    1:2:3:1:2: COND 0x5589112ed100 <e66756> {q52} @dt=0x5589114d02a0@(G/wu32/5)
    1:2:3:1:2:1: OR 0x5589112f3a50 <e66740> {q43} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:2:1:1: VARREF 0x5589112f3b10 <e66738> {q43} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__flush_execute_register [RV] <- VAR 0x55891105ebe0 <e21739> {c141} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__flush_execute_register VAR
    1:2:3:1:2:1:2: VARREF 0x5589112f3c60 <e66739> {q43} @dt=0x5589114dbb10@(G/wu32/1)  reset [RV] <- VAR 0x558910f897e0 <e24471> {c8} @dt=0x558910ce6310@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2:2: CONST 0x5589112f62c0 <e66741> {q52} @dt=0x5589114d02a0@(G/wu32/5)  5'h0
    1:2:3:1:2:3: SEL 0x5589113baac0 <e66743> {c70} @dt=0x5589114d02a0@(G/wu32/5) decl[31:0]]
    1:2:3:1:2:3:1: VARREF 0x5589113bab90 <e21661> {c70} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:2:3:2: CONST 0x5589113bace0 <e66742> {c70} @dt=0x5589114b73d0@(G/swu32/5)  5'hb
    1:2:3:1:2:3:3: CONST 0x5589113bae50 <e21671> {c70} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:3:2: VARREF 0x558911128b60 <e66745> {q52} @dt=0x5589114d02a0@(G/wu32/5)  mips_cpu__DOT__Rd_execute [LV] => VAR 0x55891105c360 <e21712> {c104} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rd_execute VAR
    1:2:3: COMMENT 0x5589114ace50 <e59932> {q42}  ALWAYS
    1:2:3: ASSIGNDLY 0x5589112f65c0 <e66768> {q53} @dt=0x5589114d02a0@(G/wu32/5)
    1:2:3:1: AND 0x5589114b6180 <e66781> {q53} @dt=0x5589114d02a0@(G/wu32/5)
    1:2:3:1:1: CONST 0x5589114b5ef0 <e66777> {q53} @dt=0x558910d08010@(G/w32)  32'h1f
    1:2:3:1:2: COND 0x5589112ec3e0 <e66778> {q53} @dt=0x5589114d02a0@(G/wu32/5)
    1:2:3:1:2:1: OR 0x5589112f3ff0 <e66762> {q43} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:2:1:1: VARREF 0x5589112f40b0 <e66760> {q43} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__flush_execute_register [RV] <- VAR 0x55891105ebe0 <e21739> {c141} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__flush_execute_register VAR
    1:2:3:1:2:1:2: VARREF 0x5589112f4200 <e66761> {q43} @dt=0x5589114dbb10@(G/wu32/1)  reset [RV] <- VAR 0x558910f897e0 <e24471> {c8} @dt=0x558910ce6310@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2:2: CONST 0x5589112f6680 <e66763> {q53} @dt=0x5589114d02a0@(G/wu32/5)  5'h0
    1:2:3:1:2:3: SEL 0x5589113b3740 <e66765> {c65} @dt=0x5589114d02a0@(G/wu32/5) decl[31:0]]
    1:2:3:1:2:3:1: VARREF 0x5589113b3810 <e21616> {c65} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:2:3:2: CONST 0x5589113b3960 <e66764> {c65} @dt=0x5589114b73d0@(G/swu32/5)  5'h15
    1:2:3:1:2:3:3: CONST 0x5589113b3ad0 <e21626> {c65} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:3:2: VARREF 0x558911128c80 <e66767> {q53} @dt=0x5589114d02a0@(G/wu32/5)  mips_cpu__DOT__Rs_execute [LV] => VAR 0x55891105c060 <e21710> {c102} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rs_execute VAR
    1:2:3: COMMENT 0x5589114acf30 <e59940> {q42}  ALWAYS
    1:2:3: ASSIGNDLY 0x5589112f5e40 <e66790> {q51} @dt=0x5589114d02a0@(G/wu32/5)
    1:2:3:1: AND 0x5589114b64d0 <e66803> {q51} @dt=0x5589114d02a0@(G/wu32/5)
    1:2:3:1:1: CONST 0x5589114b6240 <e66799> {q51} @dt=0x558910d08010@(G/w32)  32'h1f
    1:2:3:1:2: COND 0x5589112ecb00 <e66800> {q51} @dt=0x5589114d02a0@(G/wu32/5)
    1:2:3:1:2:1: OR 0x5589112f34b0 <e66784> {q43} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:2:1:1: VARREF 0x5589112f3570 <e66782> {q43} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__flush_execute_register [RV] <- VAR 0x55891105ebe0 <e21739> {c141} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__flush_execute_register VAR
    1:2:3:1:2:1:2: VARREF 0x5589112f36c0 <e66783> {q43} @dt=0x5589114dbb10@(G/wu32/1)  reset [RV] <- VAR 0x558910f897e0 <e24471> {c8} @dt=0x558910ce6310@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2:2: CONST 0x5589112f5f00 <e66785> {q51} @dt=0x5589114d02a0@(G/wu32/5)  5'h0
    1:2:3:1:2:3: SEL 0x5589113b9a40 <e66787> {c68} @dt=0x5589114d02a0@(G/wu32/5) decl[31:0]]
    1:2:3:1:2:3:1: VARREF 0x5589113b9b10 <e21646> {c68} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:2:3:2: CONST 0x5589113b9c60 <e66786> {c68} @dt=0x5589114b73d0@(G/swu32/5)  5'h10
    1:2:3:1:2:3:3: CONST 0x5589113b9dd0 <e21656> {c68} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:3:2: VARREF 0x558911128da0 <e66789> {q51} @dt=0x5589114d02a0@(G/wu32/5)  mips_cpu__DOT__Rt_execute [LV] => VAR 0x55891105c1e0 <e21711> {c103} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:3: ASSIGNW 0x558911138b10 <e59388> {c149} @dt=0x558910d08010@(G/w32)
    1:2:3:1: VARREF 0x558911138bd0 <e21748> {c149} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__write_data_memory [RV] <- VAR 0x55891105d560 <e21724> {c120} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__write_data_memory VAR
    1:2:3:2: VARREF 0x558911138cf0 <e21749> {c149} @dt=0x558910d08010@(G/w32)  data_writedata [LV] => VAR 0x558910f8b880 <e24525> {c23} @dt=0x558910d08010@(G/w32)  data_writedata [PO] OUTPUT [P] PORT
    1:2:3: ASSIGNW 0x558911138e10 <e66806> {c150} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1: VARREF 0x558911138ed0 <e66804> {c150} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_write_memory [RV] <- VAR 0x55891105cae0 <e21717> {c111} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_memory VAR
    1:2:3:2: VARREF 0x558911138ff0 <e66805> {c150} @dt=0x5589114dbb10@(G/wu32/1)  data_write [LV] => VAR 0x558910f8b140 <e24513> {c21} @dt=0x558910ce6310@(G/w1)  data_write [PO] OUTPUT [P] PORT
    1:2:3: COMMENT 0x5589114aba40 <e59948> {q42}  ALWAYS
    1:2:3: ASSIGNDLY 0x5589112f4b60 <e66814> {q46} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1: AND 0x558911375770 <e66812> {q46} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1: NOT 0x558911405930 <e66810> {q46} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1:1: OR 0x5589112f0d80 <e66809> {q43} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1:1:1: VARREF 0x5589112f0e40 <e66807> {q43} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__flush_execute_register [RV] <- VAR 0x55891105ebe0 <e21739> {c141} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__flush_execute_register VAR
    1:2:3:1:1:1:2: VARREF 0x5589112f0f60 <e66808> {q43} @dt=0x5589114dbb10@(G/wu32/1)  reset [RV] <- VAR 0x558910f897e0 <e24471> {c8} @dt=0x558910ce6310@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: VARREF 0x5589112f8050 <e66811> {q62} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_write_decode [RV] <- VAR 0x558911055290 <e21577> {c44} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:3:2: VARREF 0x5589111294a0 <e66813> {q46} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_write_execute [LV] => VAR 0x55891105a9e0 <e21695> {c85} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_execute VAR
    1:2:3: COMMENT 0x5589114abb20 <e59956> {m13}  ALWAYS
    1:2:3: IF 0x5589112e57e0 <e59958> {m14}
    1:2:3:1: VARREF 0x5589112e56c0 <e66815> {m14} @dt=0x5589114dbb10@(G/wu32/1)  reset [RV] <- VAR 0x558910f897e0 <e24471> {c8} @dt=0x558910ce6310@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:2: ASSIGNDLY 0x5589112e5c20 <e43452> {m15} @dt=0x558910d08010@(G/w32)
    1:2:3:2:1: CONST 0x5589112e5ce0 <e23321> {m15} @dt=0x558910d08010@(G/w32)  32'hbfc00000
    1:2:3:2:2: VARREF 0x5589111295c0 <e60837> {m15} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_fetch [LV] => VAR 0x558911054690 <e21569> {c34} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_fetch VAR
    1:2:3: IF 0x5589112e6570 <e43457> {m17}
    1:2:3:1: AND 0x5589114b6820 <e66834> {m17} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1: CONST 0x5589114b6590 <e66830> {m17} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:1:2: AND 0x5589112e60f0 <e66831> {m17} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:2:1: NOT 0x5589112e61b0 <e66817> {m17} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:2:1:1: VARREF 0x5589112e6270 <e66816> {m17} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__stall_fetch [RV] <- VAR 0x55891105e5e0 <e21735> {c137} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__stall_fetch VAR
    1:2:3:1:2:2: NOT 0x5589112e6390 <e66819> {m17} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:2:2:1: VARREF 0x5589112e6450 <e66818> {m17} @dt=0x5589114dbb10@(G/wu32/1)  reset [RV] <- VAR 0x558910f897e0 <e24471> {c8} @dt=0x558910ce6310@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:2: ASSIGNDLY 0x5589112e6d40 <e43463> {m18} @dt=0x558910d08010@(G/w32)
    1:2:3:2:1: COND 0x5589113ee900 <e53273> {k13} @dt=0x558910d08010@(G/w32)
    1:2:3:2:1:1: VARREF 0x5589113ee9c0 <e66821> {k13} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__program_counter_multiplexer_jump_writeback [RV] <- VAR 0x55891105db60 <e21728> {c126} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_writeback VAR
    1:2:3:2:1:2: VARREF 0x5589113eeae0 <e23259> {k13} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__result_writeback [RV] <- VAR 0x55891105de60 <e21730> {c130} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__result_writeback VAR
    1:2:3:2:1:3: VARREF 0x5589113eec00 <e23260> {k13} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_mux_1_out [RV] <- VAR 0x558911054b10 <e21572> {c37} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_mux_1_out VAR
    1:2:3:2:2: VARREF 0x5589111296e0 <e60843> {m18} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_fetch [LV] => VAR 0x558911054690 <e21569> {c34} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_fetch VAR
    1:2:3: COMMENT 0x5589114abc00 <e59964> {r34}  ALWAYS
    1:2:3: ASSIGNDLY 0x5589112fe090 <e66840> {r37} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1: AND 0x55891138f7c0 <e66838> {r37} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1: NOT 0x558911391230 <e66836> {r37} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1:1: VARREF 0x5589112fd100 <e66835> {r35} @dt=0x5589114dbb10@(G/wu32/1)  reset [RV] <- VAR 0x558910f897e0 <e24471> {c8} @dt=0x558910ce6310@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: VARREF 0x5589113004b0 <e66837> {r49} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_to_register_execute [RV] <- VAR 0x55891105a860 <e21694> {c84} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_execute VAR
    1:2:3:2: VARREF 0x558911129800 <e66839> {r37} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_to_register_memory [LV] => VAR 0x55891105c960 <e21716> {c110} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_memory VAR
    1:2:3: COMMENT 0x5589114abce0 <e59972> {r34}  ALWAYS
    1:2:3: ASSIGNDLY 0x5589112fee90 <e59974> {r41} @dt=0x558910d08010@(G/w32)
    1:2:3:1: COND 0x55891138bb50 <e55644> {r41} @dt=0x558910f7b2d0@(G/sw32)
    1:2:3:1:1: VARREF 0x5589112fc6b0 <e66841> {r35} @dt=0x5589114dbb10@(G/wu32/1)  reset [RV] <- VAR 0x558910f897e0 <e24471> {c8} @dt=0x558910ce6310@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CONST 0x5589112fef50 <e55641> {r41} @dt=0x558910f7b2d0@(G/sw32)  32'sh0
    1:2:3:1:3: VARREF 0x558911301290 <e55642> {r54} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_execute [RV] <- VAR 0x55891105bbe0 <e21707> {c99} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:3:2: VARREF 0x558911129960 <e60855> {r41} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_memory [LV] => VAR 0x55891105cf60 <e21720> {c116} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:3: COMMENT 0x5589114aaff0 <e59980> {s16}  ALWAYS
    1:2:3: IF 0x5589112e8a40 <e59982> {s17}
    1:2:3:1: VARREF 0x5589112e8920 <e66842> {s17} @dt=0x5589114dbb10@(G/wu32/1)  reset [RV] <- VAR 0x558910f897e0 <e24471> {c8} @dt=0x558910ce6310@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:2: ASSIGNDLY 0x5589112e8b10 <e43499> {s18} @dt=0x558910d08010@(G/w32)
    1:2:3:2:1: CONST 0x5589112e8bd0 <e23837> {s18} @dt=0x558910f7b2d0@(G/sw32)  32'sh0
    1:2:3:2:2: VARREF 0x558911129a80 <e60861> {s18} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [LV] => VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:3: IF 0x5589112e9510 <e43505> {s21}
    1:2:3:3:1: AND 0x5589114b6b70 <e66858> {s21} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:1:1: CONST 0x5589114b68e0 <e66854> {s21} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:1:2: NOT 0x5589112e9330 <e66855> {s21} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:1:2:1: VARREF 0x5589112e93f0 <e66843> {s21} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__stall_decode [RV] <- VAR 0x55891105e760 <e21736> {c138} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__stall_decode VAR
    1:2:3:3:2: ASSIGNDLY 0x5589112eacc0 <e52072> {s23} @dt=0x558910d08010@(G/w32)
    1:2:3:3:2:1: COND 0x5589113d1720 <e52070> {s23} @dt=0x558910f7b2d0@(G/sw32)
    1:2:3:3:2:1:1: VARREF 0x5589112eaad0 <e66845> {s22} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__flush_fetch_decode_register [RV] <- VAR 0x55891105f060 <e21741> {c144} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__flush_fetch_decode_register VAR
    1:2:3:3:2:1:2: CONST 0x5589112ead80 <e52067> {s23} @dt=0x558910f7b2d0@(G/sw32)  32'sh0
    1:2:3:3:2:1:3: VARREF 0x5589113d1600 <e52068> {s26} @dt=0x558910d08010@(G/w32)  instr_readdata [RV] <- VAR 0x558910f8aa00 <e24501> {c17} @dt=0x558910d08010@(G/w32)  instr_readdata [PI] INPUT [P] PORT
    1:2:3:3:2:2: VARREF 0x558911129ba0 <e60867> {s23} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [LV] => VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3: ASSIGNW 0x558911139410 <e59416> {c154} @dt=0x558910d08010@(G/w32)
    1:2:3:1: VARREF 0x5589111394d0 <e21757> {c154} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_fetch [RV] <- VAR 0x558911054690 <e21569> {c34} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_fetch VAR
    1:2:3:2: VARREF 0x5589111395f0 <e21758> {c154} @dt=0x558910d08010@(G/w32)  instr_address [LV] => VAR 0x558910f8a660 <e24495> {c16} @dt=0x558910d08010@(G/w32)  instr_address [PO] OUTPUT [P] PORT
    1:2:3: ASSIGNW 0x558911139ef0 <e66861> {c446} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1: NEQ 0x5589113d1c50 <e66859> {c446} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:1:1: CONST 0x5589113d19c0 <e52089> {m11} @dt=0x558910f7b2d0@(G/sw32)  32'sh0
    1:2:3:1:2: VARREF 0x5589113d1b30 <e52090> {m11} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_fetch [RV] <- VAR 0x558911054690 <e21569> {c34} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_fetch VAR
    1:2:3:2: VARREF 0x55891113a190 <e66860> {c446} @dt=0x5589114dbb10@(G/wu32/1)  active [LV] => VAR 0x558910f89b80 <e24477> {c9} @dt=0x558910ce6310@(G/w1)  active [PO] OUTPUT [P] PORT
    1:2:3: COMMENT 0x5589114ab0d0 <e59988> {t30}  ALWAYS
    1:2:3: ASSIGNDLY 0x558911305f50 <e66864> {t35} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1: VARREF 0x558911306010 <e66862> {t35} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__program_counter_multiplexer_jump_memory [RV] <- VAR 0x55891105cde0 <e21719> {c113} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_memory VAR
    1:2:3:2: VARREF 0x558911129f70 <e66863> {t35} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__program_counter_multiplexer_jump_writeback [LV] => VAR 0x55891105db60 <e21728> {c126} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_writeback VAR
    1:2:3: ASSIGNW 0x558911139110 <e66867> {c151} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1: VARREF 0x5589111391d0 <e66865> {c151} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_to_register_memory [RV] <- VAR 0x55891105c960 <e21716> {c110} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_memory VAR
    1:2:3:2: VARREF 0x5589111392f0 <e66866> {c151} @dt=0x5589114dbb10@(G/wu32/1)  data_read [LV] => VAR 0x558910f8b4e0 <e24519> {c22} @dt=0x558910ce6310@(G/w1)  data_read [PO] OUTPUT [P] PORT
    1:2:3: COMMENT 0x5589114ab1b0 <e59996> {q42}  ALWAYS
    1:2:3: ASSIGNDLY 0x5589112f47d0 <e66875> {q45} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1: AND 0x558911376100 <e66873> {q45} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1: NOT 0x558911380a20 <e66871> {q45} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1:1: OR 0x5589112f12f0 <e66870> {q43} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1:1:1: VARREF 0x5589112f13b0 <e66868> {q43} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__flush_execute_register [RV] <- VAR 0x55891105ebe0 <e21739> {c141} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__flush_execute_register VAR
    1:2:3:1:1:1:2: VARREF 0x5589112f14d0 <e66869> {q43} @dt=0x5589114dbb10@(G/wu32/1)  reset [RV] <- VAR 0x558910f897e0 <e24471> {c8} @dt=0x558910ce6310@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: VARREF 0x5589112f7cd0 <e66872> {q61} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_to_register_decode [RV] <- VAR 0x558911055110 <e21576> {c43} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:3:2: VARREF 0x55891112a090 <e66874> {q45} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_to_register_execute [LV] => VAR 0x55891105a860 <e21694> {c84} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_execute VAR
    1:2:3: ASSIGNW 0x558911138810 <e59426> {c148} @dt=0x558910d08010@(G/w32)
    1:2:3:1: VARREF 0x5589111388d0 <e21745> {c148} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VAR 0x55891105cf60 <e21720> {c116} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:3:2: VARREF 0x5589111389f0 <e21746> {c148} @dt=0x558910d08010@(G/w32)  data_address [LV] => VAR 0x558910f8ada0 <e24507> {c20} @dt=0x558910d08010@(G/w32)  data_address [PO] OUTPUT [P] PORT
    1:2:3: ASSIGNW 0x558911173a80 <e59428> {o6} @dt=0x558910d08010@(G/w32)
    1:2:3:1: CONCAT 0x558911173b40 <e24567> {o6} @dt=0x558910d08010@(G/w32)
    1:2:3:1:1: AND 0x5589114c11b0 <e66905> {o6} @dt=0x5589114af880@(G/wu32/16)
    1:2:3:1:1:1: CONST 0x5589114c0f20 <e66901> {o6} @dt=0x558910d08010@(G/w32)  32'hffff
    1:2:3:1:1:2: REPLICATE 0x558911173c00 <e66902> {o6} @dt=0x5589114af880@(G/wu32/16)
    1:2:3:1:1:2:1: AND 0x5589114c0e60 <e66890> {o6} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1:2:1:1: CONST 0x5589114b6c30 <e66886> {o6} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:1:1:2:1:2: SEL 0x5589113d09e0 <e66887> {o6} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1:2:1:2:1: VARREF 0x5589113bbc10 <e51994> {c72} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:1:2:1:2:2: CONST 0x5589113d0790 <e51995> {o6} @dt=0x558910d08010@(G/w32)  32'hf
    1:2:3:1:1:2:1:2:3: CONST 0x558911174050 <e51996> {o6} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:1:1:2:2: CONST 0x5589111741c0 <e23483> {o6} @dt=0x558910f7b2d0@(G/sw32)  32'sh10
    1:2:3:1:2: AND 0x5589114c1500 <e66918> {c72} @dt=0x5589114af880@(G/wu32/16)
    1:2:3:1:2:1: CONST 0x5589114c1270 <e66914> {c72} @dt=0x558910d08010@(G/w32)  32'hffff
    1:2:3:1:2:2: SEL 0x5589113d02c0 <e66915> {c72} @dt=0x5589114af880@(G/wu32/16) decl[31:0]]
    1:2:3:1:2:2:1: VARREF 0x5589113d0390 <e21675> {c72} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:2:2:2: CONST 0x5589113d04b0 <e66891> {c72} @dt=0x5589114b73d0@(G/swu32/5)  5'h0
    1:2:3:1:2:2:3: CONST 0x5589113d0620 <e21685> {c72} @dt=0x558910d08010@(G/w32)  32'h10
    1:2:3:2: VARREF 0x558911174480 <e23489> {o6} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__sign_imm_decode [LV] => VAR 0x55891105a560 <e21692> {c79} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__sign_imm_decode VAR
    1:2:3: COMMENT 0x5589114ab290 <e60004> {r34}  ALWAYS
    1:2:3: ASSIGNDLY 0x5589112feb00 <e66924> {r40} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1: AND 0x55891138e800 <e66922> {r40} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1: NOT 0x55891138eb60 <e66920> {r40} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1:1: VARREF 0x5589112fca20 <e66919> {r35} @dt=0x5589114dbb10@(G/wu32/1)  reset [RV] <- VAR 0x558910f897e0 <e24471> {c8} @dt=0x558910ce6310@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: VARREF 0x558911300f10 <e66921> {r52} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__program_counter_multiplexer_jump_execute [RV] <- VAR 0x55891105b2e0 <e21701> {c91} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_execute VAR
    1:2:3:2: VARREF 0x55891112a350 <e66923> {r40} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__program_counter_multiplexer_jump_memory [LV] => VAR 0x55891105cde0 <e21719> {c113} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_memory VAR
    1:2:3: COMMENT 0x5589114aa2b0 <e60012> {q42}  ALWAYS
    1:2:3: ASSIGNDLY 0x5589112f6d40 <e66932> {q55} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1: AND 0x558911392e50 <e66930> {q55} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1: NOT 0x558911394330 <e66928> {q55} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1:1: OR 0x5589112efd50 <e66927> {q43} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1:1:1: VARREF 0x5589112efe10 <e66925> {q43} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__flush_execute_register [RV] <- VAR 0x55891105ebe0 <e21739> {c141} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__flush_execute_register VAR
    1:2:3:1:1:1:2: VARREF 0x5589112eff30 <e66926> {q43} @dt=0x5589114dbb10@(G/wu32/1)  reset [RV] <- VAR 0x558910f897e0 <e24471> {c8} @dt=0x558910ce6310@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: VARREF 0x5589112f9ef0 <e66929> {q71} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode [RV] <- VAR 0x558911055d10 <e21583> {c51} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:2: VARREF 0x55891112a610 <e66931> {q55} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__program_counter_multiplexer_jump_execute [LV] => VAR 0x55891105b2e0 <e21701> {c91} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_execute VAR
    1:2: CFUNC 0x5589114b8220 <e63811> {n35}  _sequent__TOP__4 [STATICU]
    1:2:2: VAR 0x55891138be20 <e64044> {n13} @dt=0x55891139a830@(G/w5)  __Vdlyvdim0__mips_cpu__DOT__register_file__DOT__registers__v0 BLOCKTEMP
    1:2:2: VAR 0x5589113830e0 <e64046> {n13} @dt=0x558910d08010@(G/w32)  __Vdlyvval__mips_cpu__DOT__register_file__DOT__registers__v0 BLOCKTEMP
    1:2:2: VAR 0x55891138b6c0 <e64048> {n13} @dt=0x5589113755c0@(G/w1)  __Vdlyvset__mips_cpu__DOT__register_file__DOT__registers__v0 BLOCKTEMP
    1:2:3: ASSIGNPRE 0x558910ce75b0 <e66938> {n32} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1: CONST 0x55891139bae0 <e57539> {n32} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:2: VARREF 0x558911371b40 <e66937> {n32} @dt=0x5589114dbb10@(G/wu32/1)  __Vdlyvset__mips_cpu__DOT__register_file__DOT__registers__v0 [LV] => VAR 0x55891138b6c0 <e64048> {n13} @dt=0x5589113755c0@(G/w1)  __Vdlyvset__mips_cpu__DOT__register_file__DOT__registers__v0 BLOCKTEMP
    1:2:3: COMMENT 0x558911470bf0 <e60119> {n31}  ALWAYS
    1:2:3: IF 0x5589112e4130 <e60121> {n33}
    1:2:3:1: VARREF 0x5589112e3fd0 <e66939> {n33} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_writeback [RV] <- VAR 0x55891105d860 <e21726> {c124} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_writeback VAR
    1:2:3:2: ASSIGNDLY 0x5589112e4d00 <e43435> {n35} @dt=0x558910d08010@(G/w32)
    1:2:3:2:1: VARREF 0x5589112e4dc0 <e23457> {n35} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback [RV] <- VAR 0x55891105e160 <e21732> {c132} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback VAR
    1:2:3:2:2: VARREF 0x55891112aa30 <e60933> {n35} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file__DOT__LO_reg [LV] => VAR 0x5589110651d0 <e23367> {n14} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file__DOT__LO_reg VAR
    1:2:3: COMMENT 0x558911470cd0 <e60127> {n31}  ALWAYS
    1:2:3: IF 0x5589112e4890 <e60129> {n33}
    1:2:3:1: VARREF 0x5589112e4730 <e66940> {n33} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_writeback [RV] <- VAR 0x55891105d860 <e21726> {c124} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_writeback VAR
    1:2:3:2: ASSIGNDLY 0x5589112e4990 <e43434> {n34} @dt=0x558910d08010@(G/w32)
    1:2:3:2:1: VARREF 0x5589112e4a50 <e23454> {n34} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback [RV] <- VAR 0x55891105dfe0 <e21731> {c131} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback VAR
    1:2:3:2:2: VARREF 0x55891112ab90 <e60939> {n34} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file__DOT__HI_reg [LV] => VAR 0x558911065050 <e23366> {n14} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file__DOT__HI_reg VAR
    1:2:3: COMMENT 0x558911470db0 <e60135> {n31}  ALWAYS
    1:2:3: IF 0x5589112e3460 <e60137> {n32}
    1:2:3:1: VARREF 0x5589112e3340 <e66941> {n32} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_write_writeback [RV] <- VAR 0x55891105d6e0 <e21725> {c123} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_writeback VAR
    1:2:3:2: ASSIGNDLY 0x5589112e38d0 <e43418> {n32} @dt=0x558910d08010@(G/w32)
    1:2:3:2:1: VARREF 0x5589112e3990 <e23449> {n32} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__result_writeback [RV] <- VAR 0x55891105de60 <e21730> {c130} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__result_writeback VAR
    1:2:3:2:2: VARREF 0x558911375f50 <e57571> {n32} @dt=0x558910d08010@(G/w32)  __Vdlyvval__mips_cpu__DOT__register_file__DOT__registers__v0 [LV] => VAR 0x5589113830e0 <e64046> {n13} @dt=0x558910d08010@(G/w32)  __Vdlyvval__mips_cpu__DOT__register_file__DOT__registers__v0 BLOCKTEMP
    1:2:3:2: ASSIGN 0x55891136cfc0 <e66944> {n32} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:1: CONST 0x55891139bca0 <e66942> {n32} @dt=0x5589114b74b0@(G/nwu32/1)  1'h1
    1:2:3:2:2: VARREF 0x558911371480 <e66943> {n32} @dt=0x5589114dbb10@(G/wu32/1)  __Vdlyvset__mips_cpu__DOT__register_file__DOT__registers__v0 [LV] => VAR 0x55891138b6c0 <e64048> {n13} @dt=0x5589113755c0@(G/w1)  __Vdlyvset__mips_cpu__DOT__register_file__DOT__registers__v0 BLOCKTEMP
    1:2:3:2: ASSIGN 0x55891136c5e0 <e66951> {n32} @dt=0x5589114d02a0@(G/wu32/5)
    1:2:3:2:1: VARREF 0x5589112e3d00 <e66945> {n32} @dt=0x5589114d02a0@(G/wu32/5)  mips_cpu__DOT__write_register_writeback [RV] <- VAR 0x55891105dce0 <e21729> {c129} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_writeback VAR
    1:2:3:2:2: VARREF 0x55891139ab70 <e66950> {n32} @dt=0x5589114d02a0@(G/wu32/5)  __Vdlyvdim0__mips_cpu__DOT__register_file__DOT__registers__v0 [LV] => VAR 0x55891138be20 <e64044> {n13} @dt=0x55891139a830@(G/w5)  __Vdlyvdim0__mips_cpu__DOT__register_file__DOT__registers__v0 BLOCKTEMP
    1:2:3: COMMENT 0x558911470e90 <e60143> {n32}  ALWAYSPOST
    1:2:3: IF 0x55891139b5a0 <e60145> {n32}
    1:2:3:1: VARREF 0x55891139b760 <e66952> {n32} @dt=0x5589114dbb10@(G/wu32/1)  __Vdlyvset__mips_cpu__DOT__register_file__DOT__registers__v0 [RV] <- VAR 0x55891138b6c0 <e64048> {n13} @dt=0x5589113755c0@(G/w1)  __Vdlyvset__mips_cpu__DOT__register_file__DOT__registers__v0 BLOCKTEMP
    1:2:3:2: ASSIGN 0x55891139af90 <e57570> {n32} @dt=0x558910d08010@(G/w32)
    1:2:3:2:1: VARREF 0x558911375bf0 <e57568> {n32} @dt=0x558910d08010@(G/w32)  __Vdlyvval__mips_cpu__DOT__register_file__DOT__registers__v0 [RV] <- VAR 0x5589113830e0 <e64046> {n13} @dt=0x558910d08010@(G/w32)  __Vdlyvval__mips_cpu__DOT__register_file__DOT__registers__v0 BLOCKTEMP
    1:2:3:2:2: ARRAYSEL 0x55891136cd80 <e57569> {n32} @dt=0x558910d08010@(G/w32)
    1:2:3:2:2:1: VARREF 0x5589112e3ba0 <e57556> {n32} @dt=0x558910e7b5b0@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers [LV] => VAR 0x558911064ed0 <e16162> {n13} @dt=0x558910e7b5b0@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers VAR
    1:2:3:2:2:2: VARREF 0x558911375da0 <e66953> {n32} @dt=0x5589114d02a0@(G/wu32/5)  __Vdlyvdim0__mips_cpu__DOT__register_file__DOT__registers__v0 [RV] <- VAR 0x55891138be20 <e64044> {n13} @dt=0x55891139a830@(G/w5)  __Vdlyvdim0__mips_cpu__DOT__register_file__DOT__registers__v0 BLOCKTEMP
    1:2:3: ASSIGNW 0x55891113fb10 <e59476> {n24} @dt=0x558910d08010@(G/w32)
    1:2:3:1: ARRAYSEL 0x55891113fbd0 <e23438> {n24} @dt=0x558910d08010@(G/w32)
    1:2:3:1:1: VARREF 0x55891113fc90 <e16314> {n24} @dt=0x558910e7b5b0@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers [RV] <- VAR 0x558911064ed0 <e16162> {n13} @dt=0x558910e7b5b0@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers VAR
    1:2:3:1:2: CONST 0x55891113fdb0 <e66954> {n24} @dt=0x5589114b73d0@(G/swu32/5)  5'h2
    1:2:3:2: VARREF 0x55891113ff20 <e23439> {n24} @dt=0x558910d08010@(G/w32)  register_v0 [LV] => VAR 0x558910f89f20 <e24483> {c10} @dt=0x558910d08010@(G/w32)  register_v0 [PO] OUTPUT [P] PORT
    1:2: CFUNC 0x5589114d1670 <e63813> {t40}  _sequent__TOP__5 [STATICU]
    1:2:2: VAR 0x5589114fdbd0 <e70148#> {e53} @dt=0x558910da4670@(G/w64)  __Vtemp3 STMTTEMP
    1:2:2: VAR 0x5589114fe050 <e70165#> {e49} @dt=0x558910da4670@(G/w64)  __Vtemp4 STMTTEMP
    1:2:3: ASSIGNW 0x5589111c2600 <e59492> {k13} @dt=0x558910d08010@(G/w32)
    1:2:3:1: COND 0x5589111c26c0 <e23261> {k13} @dt=0x558910d08010@(G/w32)
    1:2:3:1:1: VARREF 0x5589111c2780 <e66955> {k13} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_to_register_writeback [RV] <- VAR 0x55891105d9e0 <e21727> {c125} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_writeback VAR
    1:2:3:1:2: VARREF 0x5589111c28a0 <e23259> {k13} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__read_data_writeback [RV] <- VAR 0x55891105e460 <e21734> {c134} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__read_data_writeback VAR
    1:2:3:1:3: VARREF 0x5589111c29f0 <e23260> {k13} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_writeback [RV] <- VAR 0x55891105e2e0 <e21733> {c133} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_writeback VAR
    1:2:3:2: VARREF 0x5589111c2b40 <e23262> {k13} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__result_writeback [LV] => VAR 0x55891105de60 <e21730> {c130} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__result_writeback VAR
    1:2:3: COMMENT 0x5589114af180 <e60169> {t30}  ALWAYS
    1:2:3: ASSIGNDLY 0x558911306cb0 <e60171> {t40} @dt=0x558910d08010@(G/w32)
    1:2:3:1: VARREF 0x558911306d70 <e55894> {t40} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_LO_output_memory [RV] <- VAR 0x55891105d260 <e21722> {c118} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_LO_output_memory VAR
    1:2:3:2: VARREF 0x55891112b390 <e60975> {t40} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback [LV] => VAR 0x55891105e160 <e21732> {c132} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback VAR
    1:2:3: COMMENT 0x5589114ae5c0 <e60177> {t30}  ALWAYS
    1:2:3: ASSIGNDLY 0x558911306950 <e60179> {t39} @dt=0x558910d08010@(G/w32)
    1:2:3:1: VARREF 0x558911306a10 <e55871> {t39} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_HI_output_memory [RV] <- VAR 0x55891105d0e0 <e21721> {c117} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_HI_output_memory VAR
    1:2:3:2: VARREF 0x55891112b4e0 <e60981> {t39} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback [LV] => VAR 0x55891105dfe0 <e21731> {c131} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback VAR
    1:2:3: COMMENT 0x5589114ae6a0 <e60185> {t30}  ALWAYS
    1:2:3: ASSIGNDLY 0x558911305bd0 <e66958> {t34} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1: VARREF 0x558911305c90 <e66956> {t34} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_memory [RV] <- VAR 0x55891105cc60 <e21718> {c112} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_memory VAR
    1:2:3:2: VARREF 0x55891112b630 <e66957> {t34} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_writeback [LV] => VAR 0x55891105d860 <e21726> {c124} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_writeback VAR
    1:2:3: COMMENT 0x5589114ae780 <e60193> {t30}  ALWAYS
    1:2:3: ASSIGNDLY 0x5589113065f0 <e66961> {t38} @dt=0x5589114d02a0@(G/wu32/5)
    1:2:3:1: VARREF 0x5589113066b0 <e66959> {t38} @dt=0x5589114d02a0@(G/wu32/5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x55891105c7e0 <e21715> {c109} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:3:2: VARREF 0x55891112b790 <e66960> {t38} @dt=0x5589114d02a0@(G/wu32/5)  mips_cpu__DOT__write_register_writeback [LV] => VAR 0x55891105dce0 <e21729> {c129} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_writeback VAR
    1:2:3: COMMENT 0x5589114ae860 <e60201> {t30}  ALWAYS
    1:2:3: ASSIGNDLY 0x558911305550 <e66964> {t32} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1: VARREF 0x558911305610 <e66962> {t32} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_write_memory [RV] <- VAR 0x55891105c660 <e21714> {c108} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:3:2: VARREF 0x55891112b8e0 <e66963> {t32} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_write_writeback [LV] => VAR 0x55891105d6e0 <e21725> {c123} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_writeback VAR
    1:2:3: COMMENT 0x5589114ae940 <e60209> {r34}  ALWAYS
    1:2:3: ASSIGNDLY 0x5589112ff590 <e60211> {r43} @dt=0x558910d08010@(G/w32)
    1:2:3:1: COND 0x55891138a0c0 <e55676> {r43} @dt=0x558910f7b2d0@(G/sw32)
    1:2:3:1:1: VARREF 0x5589112fbfd0 <e66965> {r35} @dt=0x5589114dbb10@(G/wu32/1)  reset [RV] <- VAR 0x558910f897e0 <e24471> {c8} @dt=0x558910ce6310@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CONST 0x5589112ff650 <e55673> {r43} @dt=0x558910f7b2d0@(G/sw32)  32'sh0
    1:2:3:1:3: VARREF 0x558911301950 <e55674> {r56} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_LO_output_execute [RV] <- VAR 0x55891105bee0 <e21709> {c101} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_LO_output_execute VAR
    1:2:3:2: VARREF 0x55891112c0d0 <e61035> {r43} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_LO_output_memory [LV] => VAR 0x55891105d260 <e21722> {c118} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_LO_output_memory VAR
    1:2:3: COMMENT 0x5589114aea20 <e60217> {r34}  ALWAYS
    1:2:3: ASSIGNDLY 0x5589112ff210 <e60219> {r42} @dt=0x558910d08010@(G/w32)
    1:2:3:1: COND 0x55891138b9a0 <e55660> {r42} @dt=0x558910f7b2d0@(G/sw32)
    1:2:3:1:1: VARREF 0x5589112fc340 <e66966> {r35} @dt=0x5589114dbb10@(G/wu32/1)  reset [RV] <- VAR 0x558910f897e0 <e24471> {c8} @dt=0x558910ce6310@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CONST 0x5589112ff2d0 <e55657> {r42} @dt=0x558910f7b2d0@(G/sw32)  32'sh0
    1:2:3:1:3: VARREF 0x5589113015f0 <e55658> {r55} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_HI_output_execute [RV] <- VAR 0x55891105bd60 <e21708> {c100} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_HI_output_execute VAR
    1:2:3:2: VARREF 0x55891112c220 <e61041> {r42} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_HI_output_memory [LV] => VAR 0x55891105d0e0 <e21721> {c117} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_HI_output_memory VAR
    1:2:3: COMMENT 0x5589114aeb00 <e60225> {r34}  ALWAYS
    1:2:3: ASSIGNDLY 0x5589112fe770 <e66972> {r39} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1: AND 0x558911391e90 <e66970> {r39} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1: NOT 0x558911392550 <e66968> {r39} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1:1: VARREF 0x5589112fdb50 <e66967> {r35} @dt=0x5589114dbb10@(G/wu32/1)  reset [RV] <- VAR 0x558910f897e0 <e24471> {c8} @dt=0x558910ce6310@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: VARREF 0x558911300b90 <e66969> {r51} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_execute [RV] <- VAR 0x55891105afe0 <e21699> {c89} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_execute VAR
    1:2:3:2: VARREF 0x55891112c370 <e66971> {r39} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_memory [LV] => VAR 0x55891105cc60 <e21718> {c112} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_memory VAR
    1:2:3: COMMENT 0x5589114aa740 <e60233> {r34}  ALWAYS
    1:2:3: ASSIGNDLY 0x5589112ffcd0 <e66978> {r45} @dt=0x5589114d02a0@(G/wu32/5)
    1:2:3:1: COND 0x558911389670 <e66976> {r45} @dt=0x5589114d02a0@(G/wu32/5)
    1:2:3:1:1: VARREF 0x5589112fb8f0 <e66973> {r35} @dt=0x5589114dbb10@(G/wu32/1)  reset [RV] <- VAR 0x558910f897e0 <e24471> {c8} @dt=0x558910ce6310@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CONST 0x5589112ffd90 <e66974> {r45} @dt=0x5589114d02a0@(G/wu32/5)  5'h0
    1:2:3:1:3: VARREF 0x558911302010 <e66975> {r58} @dt=0x5589114d02a0@(G/wu32/5)  mips_cpu__DOT__write_register_execute [RV] <- VAR 0x55891105ab60 <e21696> {c86} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_execute VAR
    1:2:3:2: VARREF 0x55891112c4d0 <e66977> {r45} @dt=0x5589114d02a0@(G/wu32/5)  mips_cpu__DOT__write_register_memory [LV] => VAR 0x55891105c7e0 <e21715> {c109} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:3: COMMENT 0x5589114aa820 <e60241> {r34}  ALWAYS
    1:2:3: ASSIGNDLY 0x5589112fdd40 <e66984> {r36} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1: AND 0x55891138eec0 <e66982> {r36} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1: NOT 0x55891138f220 <e66980> {r36} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1:1: VARREF 0x5589112fcd90 <e66979> {r35} @dt=0x5589114dbb10@(G/wu32/1)  reset [RV] <- VAR 0x558910f897e0 <e24471> {c8} @dt=0x558910ce6310@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: VARREF 0x558911300150 <e66981> {r48} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_write_execute [RV] <- VAR 0x55891105b160 <e21700> {c90} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_execute VAR
    1:2:3:2: VARREF 0x55891112c620 <e66983> {r36} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_write_memory [LV] => VAR 0x55891105c660 <e21714> {c108} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:3: ASSIGNW 0x5589111895a0 <e66990> {k13} @dt=0x5589114d02a0@(G/wu32/5)
    1:2:3:1: COND 0x558911189660 <e66988> {k13} @dt=0x5589114d02a0@(G/wu32/5)
    1:2:3:1:1: VARREF 0x558911189720 <e66985> {k13} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_destination_execute [RV] <- VAR 0x55891105a6e0 <e21693> {c83} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_execute VAR
    1:2:3:1:2: VARREF 0x558911189880 <e66986> {k13} @dt=0x5589114d02a0@(G/wu32/5)  mips_cpu__DOT__Rd_execute [RV] <- VAR 0x55891105c360 <e21712> {c104} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rd_execute VAR
    1:2:3:1:3: VARREF 0x5589111899d0 <e66987> {k13} @dt=0x5589114d02a0@(G/wu32/5)  mips_cpu__DOT__Rt_execute [RV] <- VAR 0x55891105c1e0 <e21711> {c103} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:3:2: VARREF 0x558911189b20 <e66989> {k13} @dt=0x5589114d02a0@(G/wu32/5)  mips_cpu__DOT__write_register_execute [LV] => VAR 0x55891105ab60 <e21696> {c86} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_execute VAR
    1:2:3: COMMENT 0x5589114aa900 <e60249> {q42}  ALWAYS
    1:2:3: ASSIGNDLY 0x5589112f56b0 <e66998> {q49} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1: AND 0x558911389c10 <e66996> {q49} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1: NOT 0x55891138bd00 <e66994> {q49} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1:1: OR 0x5589112f28b0 <e66993> {q43} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1:1:1: VARREF 0x5589112f2970 <e66991> {q43} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__flush_execute_register [RV] <- VAR 0x55891105ebe0 <e21739> {c141} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__flush_execute_register VAR
    1:2:3:1:1:1:2: VARREF 0x5589112f2ac0 <e66992> {q43} @dt=0x5589114dbb10@(G/wu32/1)  reset [RV] <- VAR 0x558910f897e0 <e24471> {c8} @dt=0x558910ce6310@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: VARREF 0x5589112f8a90 <e66995> {q65} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_decode [RV] <- VAR 0x558911055890 <e21581> {c48} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:3:2: VARREF 0x55891112ca20 <e66997> {q49} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_execute [LV] => VAR 0x55891105afe0 <e21699> {c89} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_execute VAR
    1:2:3: COMMENT 0x5589114aa9e0 <e60257> {q42}  ALWAYS
    1:2:3: ASSIGNDLY 0x5589112f4410 <e67006> {q44} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1: AND 0x558911380d50 <e67004> {q44} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1: NOT 0x558911381bd0 <e67002> {q44} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1:1: OR 0x5589112f1dd0 <e67001> {q43} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1:1:1: VARREF 0x5589112f1e90 <e66999> {q43} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__flush_execute_register [RV] <- VAR 0x55891105ebe0 <e21739> {c141} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__flush_execute_register VAR
    1:2:3:1:1:1:2: VARREF 0x5589112f1fb0 <e67000> {q43} @dt=0x5589114dbb10@(G/wu32/1)  reset [RV] <- VAR 0x558910f897e0 <e24471> {c8} @dt=0x558910ce6310@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: VARREF 0x5589112f7970 <e67003> {q60} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_write_decode [RV] <- VAR 0x558911054f90 <e21575> {c42} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:3:2: VARREF 0x55891112cb80 <e67005> {q44} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_write_execute [LV] => VAR 0x55891105b160 <e21700> {c90} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_execute VAR
    1:2:3: COMMENT 0x5589114aaac0 <e60265> {i29}  ALWAYS
    1:2:3: ASSIGN 0x5589112da2a0 <e67031> {i32} @dt=0x5589114dbc70@(G/wu32/2)
    1:2:3:1: COND 0x5589112da360 <e67029> {i32} @dt=0x5589114dbc70@(G/wu32/2)
    1:2:3:1:1: AND 0x5589112da420 <e67015> {i31} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1:1: AND 0x5589112da4e0 <e67013> {i31} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1:1:1: NEQ 0x5589112da5a0 <e67009> {i31} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1:1:1:1: CONST 0x5589112da660 <e67007> {i31} @dt=0x5589114d02a0@(G/wu32/5)  5'h0
    1:2:3:1:1:1:1:2: VARREF 0x5589112da7d0 <e67008> {i31} @dt=0x5589114d02a0@(G/wu32/5)  mips_cpu__DOT__Rs_execute [RV] <- VAR 0x55891105c060 <e21710> {c102} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rs_execute VAR
    1:2:3:1:1:1:2: EQ 0x5589112da8f0 <e67012> {i31} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1:1:2:1: VARREF 0x5589112da9b0 <e67010> {i31} @dt=0x5589114d02a0@(G/wu32/5)  mips_cpu__DOT__Rs_execute [RV] <- VAR 0x55891105c060 <e21710> {c102} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rs_execute VAR
    1:2:3:1:1:1:2:2: VARREF 0x5589112dab00 <e67011> {i31} @dt=0x5589114d02a0@(G/wu32/5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x55891105c7e0 <e21715> {c109} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:3:1:1:2: VARREF 0x5589112dac50 <e67014> {i31} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_write_memory [RV] <- VAR 0x55891105c660 <e21714> {c108} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:3:1:2: CONST 0x5589112dada0 <e67016> {i32} @dt=0x5589114dbc70@(G/wu32/2)  2'h2
    1:2:3:1:3: COND 0x5589112daf10 <e67028> {i34} @dt=0x5589114dbc70@(G/wu32/2)
    1:2:3:1:3:1: AND 0x5589112dafd0 <e67025> {i33} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:3:1:1: AND 0x5589112db090 <e67023> {i33} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:3:1:1:1: NEQ 0x5589112db150 <e67019> {i33} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:3:1:1:1:1: CONST 0x5589112db210 <e67017> {i33} @dt=0x5589114d02a0@(G/wu32/5)  5'h0
    1:2:3:1:3:1:1:1:2: VARREF 0x5589112db380 <e67018> {i33} @dt=0x5589114d02a0@(G/wu32/5)  mips_cpu__DOT__Rs_execute [RV] <- VAR 0x55891105c060 <e21710> {c102} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rs_execute VAR
    1:2:3:1:3:1:1:2: EQ 0x5589112db4d0 <e67022> {i33} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:3:1:1:2:1: VARREF 0x5589112db590 <e67020> {i33} @dt=0x5589114d02a0@(G/wu32/5)  mips_cpu__DOT__Rs_execute [RV] <- VAR 0x55891105c060 <e21710> {c102} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rs_execute VAR
    1:2:3:1:3:1:1:2:2: VARREF 0x5589112db6e0 <e67021> {i33} @dt=0x5589114d02a0@(G/wu32/5)  mips_cpu__DOT__write_register_writeback [RV] <- VAR 0x55891105dce0 <e21729> {c129} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_writeback VAR
    1:2:3:1:3:1:2: VARREF 0x5589112db830 <e67024> {i33} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_write_writeback [RV] <- VAR 0x55891105d6e0 <e21725> {c123} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_writeback VAR
    1:2:3:1:3:2: CONST 0x5589112db980 <e67026> {i34} @dt=0x5589114dbc70@(G/wu32/2)  2'h1
    1:2:3:1:3:3: CONST 0x5589112dbaf0 <e67027> {i36} @dt=0x5589114dbc70@(G/wu32/2)  2'h0
    1:2:3:2: VARREF 0x5589112dbc60 <e67030> {i32} @dt=0x5589114dbc70@(G/wu32/2)  mips_cpu__DOT__forward_A_execute [LV] => VAR 0x55891105ed60 <e20919> {c142} @dt=0x558910d514f0@(G/w2)  mips_cpu__DOT__forward_A_execute VAR
    1:2:3: COMMENT 0x5589114aaba0 <e60273> {i29}  ALWAYS
    1:2:3: ASSIGN 0x5589112dbdb0 <e67056> {i40} @dt=0x5589114dbc70@(G/wu32/2)
    1:2:3:1: COND 0x5589112dbe70 <e67054> {i40} @dt=0x5589114dbc70@(G/wu32/2)
    1:2:3:1:1: AND 0x5589112dbf30 <e67040> {i39} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1:1: AND 0x5589112dbff0 <e67038> {i39} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1:1:1: NEQ 0x5589112dc0b0 <e67034> {i39} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1:1:1:1: CONST 0x5589112dc170 <e67032> {i39} @dt=0x5589114d02a0@(G/wu32/5)  5'h0
    1:2:3:1:1:1:1:2: VARREF 0x5589112dc2e0 <e67033> {i39} @dt=0x5589114d02a0@(G/wu32/5)  mips_cpu__DOT__Rt_execute [RV] <- VAR 0x55891105c1e0 <e21711> {c103} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:3:1:1:1:2: EQ 0x5589112dc430 <e67037> {i39} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1:1:2:1: VARREF 0x5589112dc4f0 <e67035> {i39} @dt=0x5589114d02a0@(G/wu32/5)  mips_cpu__DOT__Rt_execute [RV] <- VAR 0x55891105c1e0 <e21711> {c103} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:3:1:1:1:2:2: VARREF 0x5589112dc640 <e67036> {i39} @dt=0x5589114d02a0@(G/wu32/5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x55891105c7e0 <e21715> {c109} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:3:1:1:2: VARREF 0x5589112dc790 <e67039> {i39} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_write_memory [RV] <- VAR 0x55891105c660 <e21714> {c108} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:3:1:2: CONST 0x5589112dc8e0 <e67041> {i40} @dt=0x5589114dbc70@(G/wu32/2)  2'h2
    1:2:3:1:3: COND 0x5589112dca50 <e67053> {i42} @dt=0x5589114dbc70@(G/wu32/2)
    1:2:3:1:3:1: AND 0x5589112dcb10 <e67050> {i41} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:3:1:1: AND 0x5589112dcbd0 <e67048> {i41} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:3:1:1:1: NEQ 0x5589112dcc90 <e67044> {i41} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:3:1:1:1:1: CONST 0x5589112dcd50 <e67042> {i41} @dt=0x5589114d02a0@(G/wu32/5)  5'h0
    1:2:3:1:3:1:1:1:2: VARREF 0x5589112dcec0 <e67043> {i41} @dt=0x5589114d02a0@(G/wu32/5)  mips_cpu__DOT__Rt_execute [RV] <- VAR 0x55891105c1e0 <e21711> {c103} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:3:1:3:1:1:2: EQ 0x5589112dd010 <e67047> {i41} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:3:1:1:2:1: VARREF 0x5589112dd0d0 <e67045> {i41} @dt=0x5589114d02a0@(G/wu32/5)  mips_cpu__DOT__Rt_execute [RV] <- VAR 0x55891105c1e0 <e21711> {c103} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:3:1:3:1:1:2:2: VARREF 0x5589112dd220 <e67046> {i41} @dt=0x5589114d02a0@(G/wu32/5)  mips_cpu__DOT__write_register_writeback [RV] <- VAR 0x55891105dce0 <e21729> {c129} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_writeback VAR
    1:2:3:1:3:1:2: VARREF 0x5589112dd370 <e67049> {i41} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_write_writeback [RV] <- VAR 0x55891105d6e0 <e21725> {c123} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_writeback VAR
    1:2:3:1:3:2: CONST 0x5589112dd4c0 <e67051> {i42} @dt=0x5589114dbc70@(G/wu32/2)  2'h1
    1:2:3:1:3:3: CONST 0x5589112dd630 <e67052> {i44} @dt=0x5589114dbc70@(G/wu32/2)  2'h0
    1:2:3:2: VARREF 0x5589112dd7a0 <e67055> {i40} @dt=0x5589114dbc70@(G/wu32/2)  mips_cpu__DOT__forward_B_execute [LV] => VAR 0x55891105eee0 <e21740> {c143} @dt=0x558910d514f0@(G/w2)  mips_cpu__DOT__forward_B_execute VAR
    1:2:3: COMMENT 0x5589114aac80 <e60281> {g21}  ALWAYS
    1:2:3: ASSIGN 0x55891127ebe0 <e67060> {g22} @dt=0x5589114dbd50@(G/wu32/6)
    1:2:3:1: AND 0x5589114c1a10 <e67073> {g22} @dt=0x5589114dbd50@(G/wu32/6)
    1:2:3:1:1: CONST 0x5589114c1780 <e67069> {g22} @dt=0x558910d08010@(G/w32)  32'h3f
    1:2:3:1:2: SEL 0x55891127eca0 <e67070> {g22} @dt=0x5589114dbd50@(G/wu32/6) decl[31:0]]
    1:2:3:1:2:1: VARREF 0x55891127ed70 <e22523> {g22} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:2:2: CONST 0x55891127ee90 <e67057> {g22} @dt=0x5589114b73d0@(G/swu32/5)  5'h1a
    1:2:3:1:2:3: CONST 0x55891127f000 <e22533> {g22} @dt=0x558910d08010@(G/w32)  32'h6
    1:2:3:2: VARREF 0x55891127f170 <e67059> {g22} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__op [LV] => VAR 0x5589110781c0 <e22520> {g17} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__control_unit__DOT__op VAR
    1:2:3: ASSIGN 0x55891127f940 <e67077> {g24} @dt=0x5589114dbd50@(G/wu32/6)
    1:2:3:1: AND 0x5589114c1d60 <e67090> {g24} @dt=0x5589114dbd50@(G/wu32/6)
    1:2:3:1:1: CONST 0x5589114c1ad0 <e67086> {g24} @dt=0x558910d08010@(G/w32)  32'h3f
    1:2:3:1:2: SEL 0x55891127fa00 <e67087> {g24} @dt=0x5589114dbd50@(G/wu32/6) decl[31:0]]
    1:2:3:1:2:1: VARREF 0x55891127fad0 <e22551> {g24} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:2:2: CONST 0x55891127fbf0 <e67074> {g24} @dt=0x5589114b73d0@(G/swu32/5)  5'h0
    1:2:3:1:2:3: CONST 0x55891127fd60 <e22561> {g24} @dt=0x558910d08010@(G/w32)  32'h6
    1:2:3:2: VARREF 0x55891127fed0 <e67076> {g24} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__funct [LV] => VAR 0x5589110784c0 <e22522> {g19} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct VAR
    1:2:3: IF 0x558911280640 <e42636> {g25}
    1:2:3:1: AND 0x5589114d3a50 <e68061> {g25} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:1:1: CONST 0x5589114d37c0 <e68057> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:1:2: SEL 0x558911280170 <e68058> {g25} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:1:2:1: VARREF 0x558911280240 <e67091> {g25} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__op [RV] <- VAR 0x5589110781c0 <e22520> {g17} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__control_unit__DOT__op VAR
    1:2:3:1:2:2: CONST 0x558911280360 <e38369> {g25} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:3:1:2:3: CONST 0x5589112804d0 <e38370> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2: IF 0x558911280d60 <e42641> {g25}
    1:2:3:2:1: AND 0x5589114c37e0 <e67455> {g25} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:1:1: CONST 0x5589114c3550 <e67451> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:1:2: SEL 0x558911280890 <e67452> {g25} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:1:2:1: VARREF 0x558911280960 <e67093> {g25} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__op [RV] <- VAR 0x5589110781c0 <e22520> {g17} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__control_unit__DOT__op VAR
    1:2:3:2:1:2:2: CONST 0x558911280a80 <e38336> {g25} @dt=0x558910d08010@(G/w32)  32'h4
    1:2:3:2:1:2:3: CONST 0x558911280bf0 <e38337> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:2: ASSIGN 0x558911280e30 <e67097> {g171} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:2:1: CONST 0x558911280ef0 <e67095> {g171} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:2:2: VARREF 0x558911281060 <e67096> {g171} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_write_decode [LV] => VAR 0x558911054f90 <e21575> {c42} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:3:2:2: ASSIGN 0x558911281180 <e67100> {g172} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:2:1: CONST 0x558911281240 <e67098> {g172} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:2:2: VARREF 0x5589112813b0 <e67099> {g172} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_to_register_decode [LV] => VAR 0x558911055110 <e21576> {c43} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:3:2:2: ASSIGN 0x5589112814d0 <e67103> {g173} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:2:1: CONST 0x558911281590 <e67101> {g173} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:2:2: VARREF 0x558911281700 <e67102> {g173} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_write_decode [LV] => VAR 0x558911055290 <e21577> {c44} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:3:2:2: ASSIGN 0x558911281820 <e67106> {g174} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:2:1: CONST 0x5589112818e0 <e67104> {g174} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:2:2: VARREF 0x558911281a50 <e67105> {g174} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__ALU_src_B_decode [LV] => VAR 0x558911055410 <e21578> {c45} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:3:2:2: ASSIGN 0x558911281b70 <e67109> {g175} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:2:1: CONST 0x558911281c30 <e67107> {g175} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:2:2: VARREF 0x558911281da0 <e67108> {g175} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_destination_decode [LV] => VAR 0x558911055590 <e21579> {c46} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:3:2:2: ASSIGN 0x558911281ec0 <e67112> {g176} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:2:1: CONST 0x558911281f80 <e67110> {g176} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:2:2: VARREF 0x5589112820f0 <e67111> {g176} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__branch_decode [LV] => VAR 0x558911055710 <e21580> {c47} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:3:2:2: ASSIGN 0x558911282210 <e67115> {g177} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:2:1: CONST 0x5589112822d0 <e67113> {g177} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:2:2: VARREF 0x558911282440 <e67114> {g177} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_decode [LV] => VAR 0x558911055890 <e21581> {c48} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:3:2:2: ASSIGN 0x558911282560 <e67118> {g178} @dt=0x5589114dbd50@(G/wu32/6)
    1:2:3:2:2:1: CONST 0x558911282620 <e67116> {g178} @dt=0x5589114dbd50@(G/wu32/6)  6'h0
    1:2:3:2:2:2: VARREF 0x558911282790 <e67117> {g178} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_decode [LV] => VAR 0x558911055b90 <e20177> {c50} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:3:2:2: ASSIGN 0x5589112828b0 <e67121> {g179} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:2:1: CONST 0x558911282970 <e67119> {g179} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:2:2: VARREF 0x558911282ae0 <e67120> {g179} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x558911055d10 <e21583> {c51} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:2:3: IF 0x558911283250 <e42655> {g25}
    1:2:3:2:3:1: AND 0x5589114c3490 <e67442> {g25} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:3:1:1: CONST 0x5589114c3200 <e67438> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:3:1:2: SEL 0x558911282d80 <e67439> {g25} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:3:1:2:1: VARREF 0x558911282e50 <e67122> {g25} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__op [RV] <- VAR 0x5589110781c0 <e22520> {g17} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__control_unit__DOT__op VAR
    1:2:3:2:3:1:2:2: CONST 0x558911282f70 <e38303> {g25} @dt=0x558910d08010@(G/w32)  32'h3
    1:2:3:2:3:1:2:3: CONST 0x5589112830e0 <e38304> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:3:2: IF 0x558911283970 <e42660> {g25}
    1:2:3:2:3:2:1: AND 0x5589114c2750 <e67276> {g25} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:3:2:1:1: CONST 0x5589114c24c0 <e67272> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:3:2:1:2: SEL 0x5589112834a0 <e67273> {g25} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:3:2:1:2:1: VARREF 0x558911283570 <e67124> {g25} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__op [RV] <- VAR 0x5589110781c0 <e22520> {g17} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__control_unit__DOT__op VAR
    1:2:3:2:3:2:1:2:2: CONST 0x558911283690 <e38270> {g25} @dt=0x558910d08010@(G/w32)  32'h2
    1:2:3:2:3:2:1:2:3: CONST 0x558911283800 <e38271> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:3:2:2: ASSIGN 0x558911283a40 <e67128> {g171} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:2:2:1: CONST 0x558911283b00 <e67126> {g171} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:2:2:2: VARREF 0x558911283c70 <e67127> {g171} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_write_decode [LV] => VAR 0x558911054f90 <e21575> {c42} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:3:2:3:2:2: ASSIGN 0x558911283d90 <e67131> {g172} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:2:2:1: CONST 0x558911283e50 <e67129> {g172} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:2:2:2: VARREF 0x558911283fc0 <e67130> {g172} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_to_register_decode [LV] => VAR 0x558911055110 <e21576> {c43} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:3:2:3:2:2: ASSIGN 0x5589112840e0 <e67134> {g173} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:2:2:1: CONST 0x5589112841a0 <e67132> {g173} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:2:2:2: VARREF 0x558911284310 <e67133> {g173} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_write_decode [LV] => VAR 0x558911055290 <e21577> {c44} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:3:2:3:2:2: ASSIGN 0x558911284430 <e67137> {g174} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:2:2:1: CONST 0x5589112844f0 <e67135> {g174} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:2:2:2: VARREF 0x558911284660 <e67136> {g174} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__ALU_src_B_decode [LV] => VAR 0x558911055410 <e21578> {c45} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:3:2:3:2:2: ASSIGN 0x558911284780 <e67140> {g175} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:2:2:1: CONST 0x558911284840 <e67138> {g175} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:2:2:2: VARREF 0x5589112849b0 <e67139> {g175} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_destination_decode [LV] => VAR 0x558911055590 <e21579> {c46} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:3:2:3:2:2: ASSIGN 0x558911284ad0 <e67143> {g176} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:2:2:1: CONST 0x558911284b90 <e67141> {g176} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:2:2:2: VARREF 0x558911284d00 <e67142> {g176} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__branch_decode [LV] => VAR 0x558911055710 <e21580> {c47} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:3:2:3:2:2: ASSIGN 0x558911284e20 <e67146> {g177} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:2:2:1: CONST 0x55891127a180 <e67144> {g177} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:2:2:2: VARREF 0x558911273700 <e67145> {g177} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_decode [LV] => VAR 0x558911055890 <e21581> {c48} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:3:2:3:2:2: ASSIGN 0x558911269800 <e67149> {g178} @dt=0x5589114dbd50@(G/wu32/6)
    1:2:3:2:3:2:2:1: CONST 0x55891126e360 <e67147> {g178} @dt=0x5589114dbd50@(G/wu32/6)  6'h0
    1:2:3:2:3:2:2:2: VARREF 0x5589112616a0 <e67148> {g178} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_decode [LV] => VAR 0x558911055b90 <e20177> {c50} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:3:2:3:2:2: ASSIGN 0x55891125ad20 <e67152> {g179} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:2:2:1: CONST 0x558911263920 <e67150> {g179} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:2:2:2: VARREF 0x558911272e00 <e67151> {g179} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x558911055d10 <e21583> {c51} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:2:3:2:3: IF 0x558911261460 <e42674> {g25}
    1:2:3:2:3:2:3:1: AND 0x5589114c2400 <e67263> {g25} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:3:2:3:1:1: CONST 0x5589114c2170 <e67259> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:3:2:3:1:2: SEL 0x558911272b00 <e67260> {g25} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:3:2:3:1:2:1: VARREF 0x5589112618e0 <e67153> {g25} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__op [RV] <- VAR 0x5589110781c0 <e22520> {g17} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__control_unit__DOT__op VAR
    1:2:3:2:3:2:3:1:2:2: CONST 0x55891125cfa0 <e38237> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:3:2:3:1:2:3: CONST 0x558911279ee0 <e38238> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:3:2:3:2: IF 0x558911261220 <e42679> {g25}
    1:2:3:2:3:2:3:2:1: AND 0x5589114c20b0 <e67223> {g25} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:3:2:3:2:1:1: CONST 0x5589114c1e20 <e67219> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:3:2:3:2:1:2: SEL 0x558911272800 <e67220> {g25} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:3:2:3:2:1:2:1: VARREF 0x558911273100 <e67155> {g25} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__op [RV] <- VAR 0x5589110781c0 <e22520> {g17} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__control_unit__DOT__op VAR
    1:2:3:2:3:2:3:2:1:2:2: CONST 0x55891126e0c0 <e38204> {g25} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:2:3:2:3:2:1:2:3: CONST 0x558911263620 <e38205> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:3:2:3:2:2: ASSIGN 0x558911269500 <e67159> {g157} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:2:3:2:2:1: CONST 0x55891125cca0 <e67157> {g157} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:2:2: VARREF 0x558911261b20 <e67158> {g157} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_write_decode [LV] => VAR 0x558911054f90 <e21575> {c42} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:3:2:3:2:3:2:2: ASSIGN 0x55891125b3e0 <e67162> {g158} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:2:3:2:2:1: CONST 0x558911279c40 <e67160> {g158} @dt=0x5589114dbb10@(G/wu32/1)  1'h1
    1:2:3:2:3:2:3:2:2:2: VARREF 0x558911273400 <e67161> {g158} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_to_register_decode [LV] => VAR 0x558911055110 <e21576> {c43} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:3:2:3:2:3:2:2: ASSIGN 0x558911268c00 <e67165> {g159} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:2:3:2:2:1: CONST 0x55891126de20 <e67163> {g159} @dt=0x5589114dbb10@(G/wu32/1)  1'h1
    1:2:3:2:3:2:3:2:2:2: VARREF 0x558911261d60 <e67164> {g159} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_write_decode [LV] => VAR 0x558911055290 <e21577> {c44} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:3:2:3:2:3:2:2: ASSIGN 0x55891125a420 <e67168> {g160} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:2:3:2:2:1: CONST 0x558911263320 <e67166> {g160} @dt=0x5589114dbb10@(G/wu32/1)  1'h1
    1:2:3:2:3:2:3:2:2:2: VARREF 0x558911272500 <e67167> {g160} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__ALU_src_B_decode [LV] => VAR 0x558911055410 <e21578> {c45} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:3:2:3:2:3:2:2: ASSIGN 0x558911268300 <e67171> {g161} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:2:3:2:2:1: CONST 0x55891125c9a0 <e67169> {g161} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:2:2: VARREF 0x558911260b60 <e67170> {g161} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_destination_decode [LV] => VAR 0x558911055590 <e21579> {c46} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:3:2:3:2:3:2:2: ASSIGN 0x55891125a660 <e67174> {g162} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:2:3:2:2:1: CONST 0x5589112799a0 <e67172> {g162} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:2:2: VARREF 0x558911271f00 <e67173> {g162} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__branch_decode [LV] => VAR 0x558911055710 <e21580> {c47} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:3:2:3:2:3:2:2: ASSIGN 0x558911268600 <e67177> {g163} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:2:3:2:2:1: CONST 0x55891126db80 <e67175> {g163} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:2:2: VARREF 0x558911260da0 <e67176> {g163} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_decode [LV] => VAR 0x558911055890 <e21581> {c48} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:3:2:3:2:3:2:2: ASSIGN 0x55891125a8a0 <e67180> {g164} @dt=0x5589114dbd50@(G/wu32/6)
    1:2:3:2:3:2:3:2:2:1: CONST 0x558911263020 <e67178> {g164} @dt=0x5589114dbd50@(G/wu32/6)  6'h21
    1:2:3:2:3:2:3:2:2:2: VARREF 0x558911272200 <e67179> {g164} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_decode [LV] => VAR 0x558911055b90 <e20177> {c50} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:3:2:3:2:3:2:2: ASSIGN 0x558911268900 <e67183> {g165} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:2:3:2:2:1: CONST 0x55891125c6a0 <e67181> {g165} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:2:2: VARREF 0x558911260fe0 <e67182> {g165} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x558911055d10 <e21583> {c51} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:2:3:2:3:2:3: ASSIGN 0x55891125aae0 <e67186> {g171} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:2:3:2:3:1: CONST 0x558911279700 <e67184> {g171} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:3:2: VARREF 0x55891126d8e0 <e67185> {g171} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_write_decode [LV] => VAR 0x558911054f90 <e21575> {c42} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:3:2:3:2:3:2:3: ASSIGN 0x558911268000 <e67189> {g172} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:2:3:2:3:1: CONST 0x558911262d20 <e67187> {g172} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:3:2: VARREF 0x55891125c3a0 <e67188> {g172} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_to_register_decode [LV] => VAR 0x558911055110 <e21576> {c43} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:3:2:3:2:3:2:3: ASSIGN 0x558911279460 <e67192> {g173} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:2:3:2:3:1: CONST 0x55891126d640 <e67190> {g173} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:3:2: VARREF 0x558911262a20 <e67191> {g173} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_write_decode [LV] => VAR 0x558911055290 <e21577> {c44} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:3:2:3:2:3:2:3: ASSIGN 0x558911279520 <e67195> {g174} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:2:3:2:3:1: CONST 0x55891125c0a0 <e67193> {g174} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:3:2: VARREF 0x5589112791c0 <e67194> {g174} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__ALU_src_B_decode [LV] => VAR 0x558911055410 <e21578> {c45} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:3:2:3:2:3:2:3: ASSIGN 0x55891126d3a0 <e67198> {g175} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:2:3:2:3:1: CONST 0x558911262720 <e67196> {g175} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:3:2: VARREF 0x55891125bda0 <e67197> {g175} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_destination_decode [LV] => VAR 0x558911055590 <e21579> {c46} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:3:2:3:2:3:2:3: ASSIGN 0x55891126d460 <e67201> {g176} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:2:3:2:3:1: CONST 0x558911278f20 <e67199> {g176} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:3:2: VARREF 0x55891126d100 <e67200> {g176} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__branch_decode [LV] => VAR 0x558911055710 <e21580> {c47} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:3:2:3:2:3:2:3: ASSIGN 0x558911262420 <e67204> {g177} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:2:3:2:3:1: CONST 0x55891125baa0 <e67202> {g177} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:3:2: VARREF 0x558911278c80 <e67203> {g177} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_decode [LV] => VAR 0x558911055890 <e21581> {c48} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:3:2:3:2:3:2:3: ASSIGN 0x5589112624e0 <e67207> {g178} @dt=0x5589114dbd50@(G/wu32/6)
    1:2:3:2:3:2:3:2:3:1: CONST 0x55891126ce60 <e67205> {g178} @dt=0x5589114dbd50@(G/wu32/6)  6'h0
    1:2:3:2:3:2:3:2:3:2: VARREF 0x558911262120 <e67206> {g178} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_decode [LV] => VAR 0x558911055b90 <e20177> {c50} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:3:2:3:2:3:2:3: ASSIGN 0x55891125f2e0 <e67210> {g179} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:2:3:2:3:1: CONST 0x55891127bce0 <e67208> {g179} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:3:2: VARREF 0x558911276dc0 <e67209> {g179} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x558911055d10 <e21583> {c51} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:2:3:2:3:3: ASSIGN 0x558911276ee0 <e67226> {g171} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:2:3:3:1: CONST 0x55891126fec0 <e67224> {g171} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:3:2: VARREF 0x55891126cb00 <e67225> {g171} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_write_decode [LV] => VAR 0x558911054f90 <e21575> {c42} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:3:2:3:2:3:3: ASSIGN 0x55891126cc20 <e67229> {g172} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:2:3:3:1: CONST 0x558911266c20 <e67227> {g172} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:3:2: VARREF 0x558911260800 <e67228> {g172} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_to_register_decode [LV] => VAR 0x558911055110 <e21576> {c43} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:3:2:3:2:3:3: ASSIGN 0x558911260920 <e67232> {g173} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:2:3:3:1: CONST 0x55891127b9e0 <e67230> {g173} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:3:2: VARREF 0x558911276ac0 <e67231> {g173} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_write_decode [LV] => VAR 0x558911055290 <e21577> {c44} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:3:2:3:2:3:3: ASSIGN 0x558911276be0 <e67235> {g174} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:2:3:3:1: CONST 0x55891126fbc0 <e67233> {g174} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:3:2: VARREF 0x55891126c860 <e67234> {g174} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__ALU_src_B_decode [LV] => VAR 0x558911055410 <e21578> {c45} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:3:2:3:2:3:3: ASSIGN 0x55891126c980 <e67238> {g175} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:2:3:3:1: CONST 0x558911266980 <e67236> {g175} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:3:2: VARREF 0x558911260560 <e67237> {g175} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_destination_decode [LV] => VAR 0x558911055590 <e21579> {c46} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:3:2:3:2:3:3: ASSIGN 0x558911260680 <e67241> {g176} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:2:3:3:1: CONST 0x55891127b6e0 <e67239> {g176} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:3:2: VARREF 0x5589112767c0 <e67240> {g176} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__branch_decode [LV] => VAR 0x558911055710 <e21580> {c47} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:3:2:3:2:3:3: ASSIGN 0x5589112768e0 <e67244> {g177} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:2:3:3:1: CONST 0x55891126f8c0 <e67242> {g177} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:3:2: VARREF 0x55891126c5c0 <e67243> {g177} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_decode [LV] => VAR 0x558911055890 <e21581> {c48} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:3:2:3:2:3:3: ASSIGN 0x55891126c6e0 <e67247> {g178} @dt=0x5589114dbd50@(G/wu32/6)
    1:2:3:2:3:2:3:3:1: CONST 0x5589112666e0 <e67245> {g178} @dt=0x5589114dbd50@(G/wu32/6)  6'h0
    1:2:3:2:3:2:3:3:2: VARREF 0x5589112602c0 <e67246> {g178} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_decode [LV] => VAR 0x558911055b90 <e20177> {c50} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:3:2:3:2:3:3: ASSIGN 0x5589112603e0 <e67250> {g179} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:2:3:3:1: CONST 0x55891127b3e0 <e67248> {g179} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:3:2: VARREF 0x5589112764c0 <e67249> {g179} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x558911055d10 <e21583> {c51} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:2:3:3: IF 0x55891126f690 <e42711> {g25}
    1:2:3:2:3:3:1: AND 0x5589114c3140 <e67429> {g25} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:3:3:1:1: CONST 0x5589114c2eb0 <e67425> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:3:3:1:2: SEL 0x55891126f5c0 <e67426> {g25} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:3:3:1:2:1: VARREF 0x55891126c320 <e67277> {g25} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__op [RV] <- VAR 0x5589110781c0 <e22520> {g17} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__control_unit__DOT__op VAR
    1:2:3:2:3:3:1:2:2: CONST 0x558911266440 <e38171> {g25} @dt=0x558910d08010@(G/w32)  32'h2
    1:2:3:2:3:3:1:2:3: CONST 0x558911260020 <e38172> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:3:3:2: ASSIGN 0x55891126c440 <e67281> {g171} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:3:2:1: CONST 0x55891127b0e0 <e67279> {g171} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:2: VARREF 0x5589112761c0 <e67280> {g171} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_write_decode [LV] => VAR 0x558911054f90 <e21575> {c42} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:3:2:3:3:2: ASSIGN 0x5589112762e0 <e67284> {g172} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:3:2:1: CONST 0x55891126f2c0 <e67282> {g172} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:2: VARREF 0x55891126c080 <e67283> {g172} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_to_register_decode [LV] => VAR 0x558911055110 <e21576> {c43} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:3:2:3:3:2: ASSIGN 0x55891126c1a0 <e67287> {g173} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:3:2:1: CONST 0x5589112661a0 <e67285> {g173} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:2: VARREF 0x55891125fd80 <e67286> {g173} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_write_decode [LV] => VAR 0x558911055290 <e21577> {c44} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:3:2:3:3:2: ASSIGN 0x55891125fea0 <e67290> {g174} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:3:2:1: CONST 0x55891127ade0 <e67288> {g174} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:2: VARREF 0x558911275ec0 <e67289> {g174} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__ALU_src_B_decode [LV] => VAR 0x558911055410 <e21578> {c45} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:3:2:3:3:2: ASSIGN 0x558911275fe0 <e67293> {g175} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:3:2:1: CONST 0x55891126efc0 <e67291> {g175} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:2: VARREF 0x55891126bde0 <e67292> {g175} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_destination_decode [LV] => VAR 0x558911055590 <e21579> {c46} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:3:2:3:3:2: ASSIGN 0x55891126bf00 <e67296> {g176} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:3:2:1: CONST 0x558911265f00 <e67294> {g176} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:2: VARREF 0x55891125fae0 <e67295> {g176} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__branch_decode [LV] => VAR 0x558911055710 <e21580> {c47} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:3:2:3:3:2: ASSIGN 0x55891125fc00 <e67299> {g177} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:3:2:1: CONST 0x55891127aae0 <e67297> {g177} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:2: VARREF 0x558911275bc0 <e67298> {g177} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_decode [LV] => VAR 0x558911055890 <e21581> {c48} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:3:2:3:3:2: ASSIGN 0x558911275ce0 <e67302> {g178} @dt=0x5589114dbd50@(G/wu32/6)
    1:2:3:2:3:3:2:1: CONST 0x55891126ecc0 <e67300> {g178} @dt=0x5589114dbd50@(G/wu32/6)  6'h0
    1:2:3:2:3:3:2:2: VARREF 0x55891126bb40 <e67301> {g178} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_decode [LV] => VAR 0x558911055b90 <e20177> {c50} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:3:2:3:3:2: ASSIGN 0x55891126bc60 <e67305> {g179} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:3:2:1: CONST 0x558911265c60 <e67303> {g179} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:2: VARREF 0x55891127a7e0 <e67304> {g179} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x558911055d10 <e21583> {c51} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:2:3:3:3: IF 0x55891126ea90 <e42725> {g25}
    1:2:3:2:3:3:3:1: AND 0x5589114c2df0 <e67416> {g25} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:3:3:3:1:1: CONST 0x5589114c2b60 <e67412> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:3:3:3:1:2: SEL 0x55891126e9c0 <e67413> {g25} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:3:3:3:1:2:1: VARREF 0x55891126b8a0 <e67306> {g25} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__op [RV] <- VAR 0x5589110781c0 <e22520> {g17} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__control_unit__DOT__op VAR
    1:2:3:2:3:3:3:1:2:2: CONST 0x5589112659c0 <e38138> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:3:3:3:1:2:3: CONST 0x55891125f040 <e38139> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:3:3:3:2: IF 0x558911265720 <e42730> {g25}
    1:2:3:2:3:3:3:2:1: AND 0x5589114c2aa0 <e67376> {g25} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:3:3:3:2:1:1: CONST 0x5589114c2810 <e67372> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:3:3:3:2:1:2: SEL 0x55891127a5a0 <e67373> {g25} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:3:3:3:2:1:2:1: VARREF 0x5589112755c0 <e67308> {g25} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__op [RV] <- VAR 0x5589110781c0 <e22520> {g17} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__control_unit__DOT__op VAR
    1:2:3:2:3:3:3:2:1:2:2: CONST 0x55891126e6c0 <e38105> {g25} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:2:3:3:3:2:1:2:3: CONST 0x55891126b600 <e38106> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:3:3:3:2:2: ASSIGN 0x5589112756e0 <e67312> {g140} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:3:3:2:2:1: CONST 0x55891125eda0 <e67310> {g140} @dt=0x5589114dbb10@(G/wu32/1)  1'h1
    1:2:3:2:3:3:3:2:2:2: VARREF 0x55891125d300 <e67311> {g140} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_write_decode [LV] => VAR 0x558911054f90 <e21575> {c42} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:3:2:3:3:3:2:2: ASSIGN 0x55891125d420 <e67315> {g141} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:3:3:2:2:1: CONST 0x5589112788c0 <e67313> {g141} @dt=0x5589114dbb10@(G/wu32/1)  1'h1
    1:2:3:2:3:3:3:2:2:2: VARREF 0x558911275200 <e67314> {g141} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_to_register_decode [LV] => VAR 0x558911055110 <e21576> {c43} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:3:2:3:3:3:2:2: ASSIGN 0x558911275320 <e67318> {g142} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:3:3:2:2:1: CONST 0x5589112719c0 <e67316> {g142} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2:2:2: VARREF 0x55891126b300 <e67317> {g142} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_write_decode [LV] => VAR 0x558911055290 <e21577> {c44} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:3:2:3:3:3:2:2: ASSIGN 0x55891126b420 <e67321> {g143} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:3:3:2:2:1: CONST 0x558911265420 <e67319> {g143} @dt=0x5589114dbb10@(G/wu32/1)  1'h1
    1:2:3:2:3:3:3:2:2:2: VARREF 0x55891125eaa0 <e67320> {g143} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__ALU_src_B_decode [LV] => VAR 0x558911055410 <e21578> {c45} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:3:2:3:3:3:2:2: ASSIGN 0x55891125ebc0 <e67324> {g144} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:3:3:2:2:1: CONST 0x55891127d6c0 <e67322> {g144} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2:2:2: VARREF 0x5589112785c0 <e67323> {g144} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_destination_decode [LV] => VAR 0x558911055590 <e21579> {c46} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:3:2:3:3:3:2:2: ASSIGN 0x558911265830 <e67327> {g145} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:3:3:2:2:1: CONST 0x558911274f00 <e67325> {g145} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2:2:2: VARREF 0x5589112716c0 <e67326> {g145} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__branch_decode [LV] => VAR 0x558911055710 <e21580> {c47} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:3:2:3:3:3:2:2: ASSIGN 0x5589112717e0 <e67330> {g146} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:3:3:2:2:1: CONST 0x55891126b000 <e67328> {g146} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2:2:2: VARREF 0x558911265120 <e67329> {g146} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_decode [LV] => VAR 0x558911055890 <e21581> {c48} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:3:2:3:3:3:2:2: ASSIGN 0x558911278720 <e67333> {g147} @dt=0x5589114dbd50@(G/wu32/6)
    1:2:3:2:3:3:3:2:2:1: CONST 0x55891125e7a0 <e67331> {g147} @dt=0x5589114dbd50@(G/wu32/6)  6'h21
    1:2:3:2:3:3:3:2:2:2: VARREF 0x5589112782c0 <e67332> {g147} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_decode [LV] => VAR 0x558911055b90 <e20177> {c50} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:3:2:3:3:3:2:2: ASSIGN 0x5589112783e0 <e67336> {g148} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:3:3:2:2:1: CONST 0x558911274c00 <e67334> {g148} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2:2:2: VARREF 0x5589112713c0 <e67335> {g148} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x558911055d10 <e21583> {c51} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:2:3:3:3:2:3: ASSIGN 0x558911265280 <e67339> {g171} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:3:3:2:3:1: CONST 0x55891126ad00 <e67337> {g171} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2:3:2: VARREF 0x558911264e20 <e67338> {g171} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_write_decode [LV] => VAR 0x558911054f90 <e21575> {c42} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:3:2:3:3:3:2:3: ASSIGN 0x558911264f40 <e67342> {g172} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:3:3:2:3:1: CONST 0x55891125e4a0 <e67340> {g172} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2:3:2: VARREF 0x55891127cee0 <e67341> {g172} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_to_register_decode [LV] => VAR 0x558911055110 <e21576> {c43} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:3:2:3:3:3:2:3: ASSIGN 0x558911271520 <e67345> {g173} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:3:3:2:3:1: CONST 0x558911277fc0 <e67343> {g173} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2:3:2: VARREF 0x558911274900 <e67344> {g173} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_write_decode [LV] => VAR 0x558911055290 <e21577> {c44} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:3:2:3:3:3:2:3: ASSIGN 0x558911274a20 <e67348> {g174} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:3:3:2:3:1: CONST 0x5589112710c0 <e67346> {g174} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2:3:2: VARREF 0x55891126aa00 <e67347> {g174} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__ALU_src_B_decode [LV] => VAR 0x558911055410 <e21578> {c45} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:3:2:3:3:3:2:3: ASSIGN 0x55891126ab20 <e67351> {g175} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:3:3:2:3:1: CONST 0x558911264b20 <e67349> {g175} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2:3:2: VARREF 0x55891125e1a0 <e67350> {g175} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_destination_decode [LV] => VAR 0x558911055590 <e21579> {c46} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:3:2:3:3:3:2:3: ASSIGN 0x55891127d040 <e67354> {g176} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:3:3:2:3:1: CONST 0x55891127cbe0 <e67352> {g176} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2:3:2: VARREF 0x558911277cc0 <e67353> {g176} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__branch_decode [LV] => VAR 0x558911055710 <e21580> {c47} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:3:2:3:3:3:2:3: ASSIGN 0x558911277de0 <e67357> {g177} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:3:3:2:3:1: CONST 0x558911274600 <e67355> {g177} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2:3:2: VARREF 0x558911270dc0 <e67356> {g177} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_decode [LV] => VAR 0x558911055890 <e21581> {c48} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:3:2:3:3:3:2:3: ASSIGN 0x55891125e300 <e67360> {g178} @dt=0x5589114dbd50@(G/wu32/6)
    1:2:3:2:3:3:3:2:3:1: CONST 0x55891126a700 <e67358> {g178} @dt=0x5589114dbd50@(G/wu32/6)  6'h0
    1:2:3:2:3:3:3:2:3:2: VARREF 0x558911264820 <e67359> {g178} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_decode [LV] => VAR 0x558911055b90 <e20177> {c50} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:3:2:3:3:3:2:3: ASSIGN 0x558911264940 <e67363> {g179} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:3:3:2:3:1: CONST 0x55891125dea0 <e67361> {g179} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2:3:2: VARREF 0x55891127c8e0 <e67362> {g179} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x558911055d10 <e21583> {c51} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:2:3:3:3:3: ASSIGN 0x558911270f20 <e67379> {g171} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:3:3:3:1: CONST 0x5589112779c0 <e67377> {g171} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:3:2: VARREF 0x558911274300 <e67378> {g171} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_write_decode [LV] => VAR 0x558911054f90 <e21575> {c42} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:3:2:3:3:3:3: ASSIGN 0x558911274450 <e67382> {g172} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:3:3:3:1: CONST 0x558911270ac0 <e67380> {g172} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:3:2: VARREF 0x55891126a400 <e67381> {g172} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_to_register_decode [LV] => VAR 0x558911055110 <e21576> {c43} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:3:2:3:3:3:3: ASSIGN 0x558911277b30 <e67385> {g173} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:3:3:3:1: CONST 0x558911264520 <e67383> {g173} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:3:2: VARREF 0x55891125dba0 <e67384> {g173} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_write_decode [LV] => VAR 0x558911055290 <e21577> {c44} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:3:2:3:3:3:3: ASSIGN 0x55891125dcc0 <e67388> {g174} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:3:3:3:1: CONST 0x55891127c5e0 <e67386> {g174} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:3:2: VARREF 0x5589112776c0 <e67387> {g174} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__ALU_src_B_decode [LV] => VAR 0x558911055410 <e21578> {c45} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:3:2:3:3:3:3: ASSIGN 0x558911277810 <e67391> {g175} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:3:3:3:1: CONST 0x558911274000 <e67389> {g175} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:3:2: VARREF 0x5589112707c0 <e67390> {g175} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_destination_decode [LV] => VAR 0x558911055590 <e21579> {c46} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:3:2:3:3:3:3: ASSIGN 0x55891127ca40 <e67394> {g176} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:3:3:3:1: CONST 0x55891126a100 <e67392> {g176} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:3:2: VARREF 0x558911264220 <e67393> {g176} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__branch_decode [LV] => VAR 0x558911055710 <e21580> {c47} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:3:2:3:3:3:3: ASSIGN 0x558911264340 <e67397> {g177} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:3:3:3:1: CONST 0x55891125d8a0 <e67395> {g177} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:3:2: VARREF 0x55891127c2e0 <e67396> {g177} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_decode [LV] => VAR 0x558911055890 <e21581> {c48} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:3:2:3:3:3:3: ASSIGN 0x55891126a560 <e67400> {g178} @dt=0x5589114dbd50@(G/wu32/6)
    1:2:3:2:3:3:3:3:1: CONST 0x5589112773c0 <e67398> {g178} @dt=0x5589114dbd50@(G/wu32/6)  6'h0
    1:2:3:2:3:3:3:3:2: VARREF 0x558911273d00 <e67399> {g178} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_decode [LV] => VAR 0x558911055b90 <e20177> {c50} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:3:2:3:3:3:3: ASSIGN 0x558911273e50 <e67403> {g179} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:3:3:3:3:1: CONST 0x5589112704c0 <e67401> {g179} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:3:2: VARREF 0x558911269e00 <e67402> {g179} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x558911055d10 <e21583> {c51} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3: IF 0x55891125d710 <e42762> {g25}
    1:2:3:3:1: AND 0x5589114d3700 <e68048> {g25} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:1:1: CONST 0x5589114d3470 <e68044> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:1:2: SEL 0x558911269f60 <e68045> {g25} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:1:2:1: VARREF 0x558911263f20 <e67456> {g25} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__op [RV] <- VAR 0x5589110781c0 <e22520> {g17} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__control_unit__DOT__op VAR
    1:2:3:3:1:2:2: CONST 0x55891125d5a0 <e38072> {g25} @dt=0x558910d08010@(G/w32)  32'h4
    1:2:3:3:1:2:3: CONST 0x55891127bfe0 <e38073> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:2: ASSIGN 0x55891127c150 <e67460> {g171} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x5589112770c0 <e67458> {g171} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:2:2: VARREF 0x558911264040 <e67459> {g171} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_write_decode [LV] => VAR 0x558911054f90 <e21575> {c42} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:3:3:2: ASSIGN 0x558911277230 <e67463> {g172} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x558911273a00 <e67461> {g172} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:2:2: VARREF 0x5589112701c0 <e67462> {g172} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_to_register_decode [LV] => VAR 0x558911055110 <e21576> {c43} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:3:3:2: ASSIGN 0x558911270320 <e67466> {g173} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x558911269b00 <e67464> {g173} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:2:2: VARREF 0x558911263c20 <e67465> {g173} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_write_decode [LV] => VAR 0x558911055290 <e21577> {c44} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:3:3:2: ASSIGN 0x558911263d40 <e67469> {g174} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x55891127da20 <e67467> {g174} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:2:2: VARREF 0x55891127d240 <e67468> {g174} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__ALU_src_B_decode [LV] => VAR 0x558911055410 <e21578> {c45} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:3:3:2: ASSIGN 0x55891127d390 <e67472> {g175} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x558911284ee0 <e67470> {g175} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:2:2: VARREF 0x55891127d450 <e67471> {g175} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_destination_decode [LV] => VAR 0x558911055590 <e21579> {c46} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:3:3:2: ASSIGN 0x55891127dbd0 <e67475> {g176} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x558911285050 <e67473> {g176} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:2:2: VARREF 0x5589112851c0 <e67474> {g176} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__branch_decode [LV] => VAR 0x558911055710 <e21580> {c47} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:3:3:2: ASSIGN 0x5589112852e0 <e67478> {g177} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x5589112853a0 <e67476> {g177} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:2:2: VARREF 0x558911285510 <e67477> {g177} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_decode [LV] => VAR 0x558911055890 <e21581> {c48} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:3:3:2: ASSIGN 0x558911285630 <e67481> {g178} @dt=0x5589114dbd50@(G/wu32/6)
    1:2:3:3:2:1: CONST 0x5589112856f0 <e67479> {g178} @dt=0x5589114dbd50@(G/wu32/6)  6'h0
    1:2:3:3:2:2: VARREF 0x558911285860 <e67480> {g178} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_decode [LV] => VAR 0x558911055b90 <e20177> {c50} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:3:3:2: ASSIGN 0x558911285980 <e67484> {g179} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x558911285a40 <e67482> {g179} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:2:2: VARREF 0x558911285bb0 <e67483> {g179} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x558911055d10 <e21583> {c51} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3: IF 0x558911286320 <e42776> {g25}
    1:2:3:3:3:1: AND 0x5589114d33b0 <e68035> {g25} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:1:1: CONST 0x5589114d3120 <e68031> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:1:2: SEL 0x558911285e50 <e68032> {g25} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:1:2:1: VARREF 0x558911285f20 <e67485> {g25} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__op [RV] <- VAR 0x5589110781c0 <e22520> {g17} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:1:2:2: CONST 0x558911286040 <e38039> {g25} @dt=0x558910d08010@(G/w32)  32'h3
    1:2:3:3:3:1:2:3: CONST 0x5589112861b0 <e38040> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:2: IF 0x558911286a40 <e42781> {g25}
    1:2:3:3:3:2:1: AND 0x5589114d1c80 <e67723> {g25} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:2:1:1: CONST 0x5589114c45e0 <e67719> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:2:1:2: SEL 0x558911286570 <e67720> {g25} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:2:1:2:1: VARREF 0x558911286640 <e67487> {g25} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__op [RV] <- VAR 0x5589110781c0 <e22520> {g17} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:2:1:2:2: CONST 0x558911286760 <e38006> {g25} @dt=0x558910d08010@(G/w32)  32'h2
    1:2:3:3:3:2:1:2:3: CONST 0x5589112868d0 <e38007> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:2:2: IF 0x558911287160 <e42786> {g25}
    1:2:3:3:3:2:2:1: AND 0x5589114c3e80 <e67599> {g25} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:2:2:1:1: CONST 0x5589114c3bf0 <e67595> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:2:2:1:2: SEL 0x558911286c90 <e67596> {g25} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:2:2:1:2:1: VARREF 0x558911286d60 <e67489> {g25} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__op [RV] <- VAR 0x5589110781c0 <e22520> {g17} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:2:2:1:2:2: CONST 0x558911286e80 <e37973> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:2:2:1:2:3: CONST 0x558911286ff0 <e37974> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:2:2:2: IF 0x558911287880 <e42791> {g25}
    1:2:3:3:3:2:2:2:1: AND 0x5589114c3b30 <e67559> {g25} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:2:2:2:1:1: CONST 0x5589114c38a0 <e67555> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:2:2:2:1:2: SEL 0x5589112873b0 <e67556> {g25} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:2:2:2:1:2:1: VARREF 0x558911287480 <e67491> {g25} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__op [RV] <- VAR 0x5589110781c0 <e22520> {g17} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:2:2:2:1:2:2: CONST 0x5589112875a0 <e37940> {g25} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:3:3:2:2:2:1:2:3: CONST 0x558911287710 <e37941> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:2:2:2:2: ASSIGN 0x558911287950 <e67495> {g124} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:2:2:2:1: CONST 0x558911287a10 <e67493> {g124} @dt=0x5589114dbb10@(G/wu32/1)  1'h1
    1:2:3:3:3:2:2:2:2:2: VARREF 0x558911287b80 <e67494> {g124} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_write_decode [LV] => VAR 0x558911054f90 <e21575> {c42} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:3:3:3:2:2:2:2: ASSIGN 0x558911287ca0 <e67498> {g125} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:2:2:2:1: CONST 0x558911287d60 <e67496> {g125} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:2:2: VARREF 0x558911287ed0 <e67497> {g125} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_to_register_decode [LV] => VAR 0x558911055110 <e21576> {c43} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:3:3:3:2:2:2:2: ASSIGN 0x558911287ff0 <e67501> {g126} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:2:2:2:1: CONST 0x5589112880b0 <e67499> {g126} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:2:2: VARREF 0x558911288220 <e67500> {g126} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_write_decode [LV] => VAR 0x558911055290 <e21577> {c44} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:3:3:3:2:2:2:2: ASSIGN 0x558911288340 <e67504> {g127} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:2:2:2:1: CONST 0x558911288400 <e67502> {g127} @dt=0x5589114dbb10@(G/wu32/1)  1'h1
    1:2:3:3:3:2:2:2:2:2: VARREF 0x558911288570 <e67503> {g127} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__ALU_src_B_decode [LV] => VAR 0x558911055410 <e21578> {c45} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:2:2:2:2: ASSIGN 0x558911288690 <e67507> {g128} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:2:2:2:1: CONST 0x558911288750 <e67505> {g128} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:2:2: VARREF 0x5589112888c0 <e67506> {g128} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_destination_decode [LV] => VAR 0x558911055590 <e21579> {c46} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:3:3:3:2:2:2:2: ASSIGN 0x5589112889e0 <e67510> {g129} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:2:2:2:1: CONST 0x558911288aa0 <e67508> {g129} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:2:2: VARREF 0x558911288c10 <e67509> {g129} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__branch_decode [LV] => VAR 0x558911055710 <e21580> {c47} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:3:3:3:2:2:2:2: ASSIGN 0x558911288d30 <e67513> {g130} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:2:2:2:1: CONST 0x558911288df0 <e67511> {g130} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:2:2: VARREF 0x558911288f60 <e67512> {g130} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_decode [LV] => VAR 0x558911055890 <e21581> {c48} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:3:3:3:2:2:2:2: ASSIGN 0x558911289080 <e67516> {g131} @dt=0x5589114dbd50@(G/wu32/6)
    1:2:3:3:3:2:2:2:2:1: CONST 0x558911289140 <e67514> {g131} @dt=0x5589114dbd50@(G/wu32/6)  6'h3f
    1:2:3:3:3:2:2:2:2:2: VARREF 0x5589112892b0 <e67515> {g131} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_decode [LV] => VAR 0x558911055b90 <e20177> {c50} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:3:3:3:2:2:2:2: ASSIGN 0x5589112893d0 <e67519> {g132} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:2:2:2:1: CONST 0x558911289490 <e67517> {g132} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:2:2: VARREF 0x558911289600 <e67518> {g132} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x558911055d10 <e21583> {c51} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:2:2:2:3: ASSIGN 0x558911289720 <e67522> {g171} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:2:2:3:1: CONST 0x5589112897e0 <e67520> {g171} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:3:2: VARREF 0x558911289950 <e67521> {g171} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_write_decode [LV] => VAR 0x558911054f90 <e21575> {c42} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:3:3:3:2:2:2:3: ASSIGN 0x558911289a70 <e67525> {g172} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:2:2:3:1: CONST 0x558911289b30 <e67523> {g172} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:3:2: VARREF 0x558911289ca0 <e67524> {g172} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_to_register_decode [LV] => VAR 0x558911055110 <e21576> {c43} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:3:3:3:2:2:2:3: ASSIGN 0x558911289dc0 <e67528> {g173} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:2:2:3:1: CONST 0x558911289e80 <e67526> {g173} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:3:2: VARREF 0x558911289ff0 <e67527> {g173} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_write_decode [LV] => VAR 0x558911055290 <e21577> {c44} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:3:3:3:2:2:2:3: ASSIGN 0x55891128a110 <e67531> {g174} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:2:2:3:1: CONST 0x55891128a1d0 <e67529> {g174} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:3:2: VARREF 0x55891128a340 <e67530> {g174} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__ALU_src_B_decode [LV] => VAR 0x558911055410 <e21578> {c45} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:2:2:2:3: ASSIGN 0x55891128a460 <e67534> {g175} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:2:2:3:1: CONST 0x55891128a520 <e67532> {g175} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:3:2: VARREF 0x55891128a690 <e67533> {g175} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_destination_decode [LV] => VAR 0x558911055590 <e21579> {c46} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:3:3:3:2:2:2:3: ASSIGN 0x55891128a7b0 <e67537> {g176} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:2:2:3:1: CONST 0x55891128a870 <e67535> {g176} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:3:2: VARREF 0x55891128a9e0 <e67536> {g176} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__branch_decode [LV] => VAR 0x558911055710 <e21580> {c47} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:3:3:3:2:2:2:3: ASSIGN 0x55891128ab00 <e67540> {g177} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:2:2:3:1: CONST 0x55891128abc0 <e67538> {g177} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:3:2: VARREF 0x55891128ad30 <e67539> {g177} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_decode [LV] => VAR 0x558911055890 <e21581> {c48} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:3:3:3:2:2:2:3: ASSIGN 0x55891128ae50 <e67543> {g178} @dt=0x5589114dbd50@(G/wu32/6)
    1:2:3:3:3:2:2:2:3:1: CONST 0x55891128af10 <e67541> {g178} @dt=0x5589114dbd50@(G/wu32/6)  6'h0
    1:2:3:3:3:2:2:2:3:2: VARREF 0x55891128b080 <e67542> {g178} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_decode [LV] => VAR 0x558911055b90 <e20177> {c50} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:3:3:3:2:2:2:3: ASSIGN 0x55891128b1a0 <e67546> {g179} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:2:2:3:1: CONST 0x55891128b260 <e67544> {g179} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:3:2: VARREF 0x55891128b3d0 <e67545> {g179} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x558911055d10 <e21583> {c51} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:2:2:3: ASSIGN 0x55891128b4f0 <e67562> {g171} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:2:3:1: CONST 0x55891128b5b0 <e67560> {g171} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:2: VARREF 0x55891128b720 <e67561> {g171} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_write_decode [LV] => VAR 0x558911054f90 <e21575> {c42} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:3:3:3:2:2:3: ASSIGN 0x55891128b840 <e67565> {g172} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:2:3:1: CONST 0x55891128b900 <e67563> {g172} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:2: VARREF 0x55891128ba70 <e67564> {g172} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_to_register_decode [LV] => VAR 0x558911055110 <e21576> {c43} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:3:3:3:2:2:3: ASSIGN 0x55891128bb90 <e67568> {g173} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:2:3:1: CONST 0x55891128bc50 <e67566> {g173} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:2: VARREF 0x55891128bdc0 <e67567> {g173} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_write_decode [LV] => VAR 0x558911055290 <e21577> {c44} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:3:3:3:2:2:3: ASSIGN 0x55891128bee0 <e67571> {g174} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:2:3:1: CONST 0x55891128bfa0 <e67569> {g174} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:2: VARREF 0x55891128c110 <e67570> {g174} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__ALU_src_B_decode [LV] => VAR 0x558911055410 <e21578> {c45} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:2:2:3: ASSIGN 0x55891128c230 <e67574> {g175} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:2:3:1: CONST 0x55891128c2f0 <e67572> {g175} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:2: VARREF 0x55891128c460 <e67573> {g175} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_destination_decode [LV] => VAR 0x558911055590 <e21579> {c46} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:3:3:3:2:2:3: ASSIGN 0x55891128c580 <e67577> {g176} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:2:3:1: CONST 0x55891128c640 <e67575> {g176} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:2: VARREF 0x55891128c7b0 <e67576> {g176} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__branch_decode [LV] => VAR 0x558911055710 <e21580> {c47} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:3:3:3:2:2:3: ASSIGN 0x55891128c8d0 <e67580> {g177} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:2:3:1: CONST 0x55891128c990 <e67578> {g177} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:2: VARREF 0x55891128cb00 <e67579> {g177} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_decode [LV] => VAR 0x558911055890 <e21581> {c48} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:3:3:3:2:2:3: ASSIGN 0x55891128cc20 <e67583> {g178} @dt=0x5589114dbd50@(G/wu32/6)
    1:2:3:3:3:2:2:3:1: CONST 0x55891128cce0 <e67581> {g178} @dt=0x5589114dbd50@(G/wu32/6)  6'h0
    1:2:3:3:3:2:2:3:2: VARREF 0x55891128ce50 <e67582> {g178} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_decode [LV] => VAR 0x558911055b90 <e20177> {c50} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:3:3:3:2:2:3: ASSIGN 0x55891128cf70 <e67586> {g179} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:2:3:1: CONST 0x55891128d030 <e67584> {g179} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:2: VARREF 0x55891128d1a0 <e67585> {g179} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x558911055d10 <e21583> {c51} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:2:3: IF 0x55891128d910 <e42823> {g25}
    1:2:3:3:3:2:3:1: AND 0x5589114c4520 <e67710> {g25} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:2:3:1:1: CONST 0x5589114c4290 <e67706> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:2:3:1:2: SEL 0x55891128d440 <e67707> {g25} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:2:3:1:2:1: VARREF 0x55891128d510 <e67600> {g25} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__op [RV] <- VAR 0x5589110781c0 <e22520> {g17} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:2:3:1:2:2: CONST 0x55891128d630 <e37907> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:2:3:1:2:3: CONST 0x55891128d7a0 <e37908> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:2:3:2: ASSIGN 0x55891128d9e0 <e67604> {g171} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:3:2:1: CONST 0x55891128daa0 <e67602> {g171} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:2: VARREF 0x55891128dc10 <e67603> {g171} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_write_decode [LV] => VAR 0x558911054f90 <e21575> {c42} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:3:3:3:2:3:2: ASSIGN 0x55891128dd30 <e67607> {g172} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:3:2:1: CONST 0x55891128ddf0 <e67605> {g172} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:2: VARREF 0x55891128df60 <e67606> {g172} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_to_register_decode [LV] => VAR 0x558911055110 <e21576> {c43} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:3:3:3:2:3:2: ASSIGN 0x55891128e080 <e67610> {g173} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:3:2:1: CONST 0x55891128e140 <e67608> {g173} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:2: VARREF 0x55891128e2b0 <e67609> {g173} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_write_decode [LV] => VAR 0x558911055290 <e21577> {c44} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:3:3:3:2:3:2: ASSIGN 0x55891128e3d0 <e67613> {g174} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:3:2:1: CONST 0x55891128e490 <e67611> {g174} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:2: VARREF 0x55891128e600 <e67612> {g174} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__ALU_src_B_decode [LV] => VAR 0x558911055410 <e21578> {c45} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:2:3:2: ASSIGN 0x55891128e720 <e67616> {g175} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:3:2:1: CONST 0x55891128e7e0 <e67614> {g175} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:2: VARREF 0x55891128e950 <e67615> {g175} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_destination_decode [LV] => VAR 0x558911055590 <e21579> {c46} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:3:3:3:2:3:2: ASSIGN 0x55891128ea70 <e67619> {g176} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:3:2:1: CONST 0x55891128eb30 <e67617> {g176} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:2: VARREF 0x55891128eca0 <e67618> {g176} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__branch_decode [LV] => VAR 0x558911055710 <e21580> {c47} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:3:3:3:2:3:2: ASSIGN 0x55891128edc0 <e67622> {g177} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:3:2:1: CONST 0x55891128ee80 <e67620> {g177} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:2: VARREF 0x55891128eff0 <e67621> {g177} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_decode [LV] => VAR 0x558911055890 <e21581> {c48} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:3:3:3:2:3:2: ASSIGN 0x55891128f110 <e67625> {g178} @dt=0x5589114dbd50@(G/wu32/6)
    1:2:3:3:3:2:3:2:1: CONST 0x55891128f1d0 <e67623> {g178} @dt=0x5589114dbd50@(G/wu32/6)  6'h0
    1:2:3:3:3:2:3:2:2: VARREF 0x55891128f340 <e67624> {g178} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_decode [LV] => VAR 0x558911055b90 <e20177> {c50} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:3:3:3:2:3:2: ASSIGN 0x55891128f460 <e67628> {g179} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:3:2:1: CONST 0x55891128f520 <e67626> {g179} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:2: VARREF 0x55891128f690 <e67627> {g179} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x558911055d10 <e21583> {c51} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:2:3:3: IF 0x55891128fe00 <e42837> {g25}
    1:2:3:3:3:2:3:3:1: AND 0x5589114c41d0 <e67697> {g25} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:2:3:3:1:1: CONST 0x5589114c3f40 <e67693> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:2:3:3:1:2: SEL 0x55891128f930 <e67694> {g25} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:2:3:3:1:2:1: VARREF 0x55891128fa00 <e67629> {g25} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__op [RV] <- VAR 0x5589110781c0 <e22520> {g17} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:2:3:3:1:2:2: CONST 0x55891128fb20 <e37874> {g25} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:3:3:2:3:3:1:2:3: CONST 0x55891128fc90 <e37875> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:2:3:3:2: ASSIGN 0x55891128fed0 <e67633> {g106} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:3:3:2:1: CONST 0x55891128ff90 <e67631> {g106} @dt=0x5589114dbb10@(G/wu32/1)  1'h1
    1:2:3:3:3:2:3:3:2:2: VARREF 0x558911290100 <e67632> {g106} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_write_decode [LV] => VAR 0x558911054f90 <e21575> {c42} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:3:3:3:2:3:3:2: ASSIGN 0x558911290220 <e67636> {g107} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:3:3:2:1: CONST 0x5589112902e0 <e67634> {g107} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:2:2: VARREF 0x558911290450 <e67635> {g107} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_to_register_decode [LV] => VAR 0x558911055110 <e21576> {c43} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:3:3:3:2:3:3:2: ASSIGN 0x558911290570 <e67639> {g108} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:3:3:2:1: CONST 0x558911290630 <e67637> {g108} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:2:2: VARREF 0x5589112907a0 <e67638> {g108} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_write_decode [LV] => VAR 0x558911055290 <e21577> {c44} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:3:3:3:2:3:3:2: ASSIGN 0x5589112908c0 <e67642> {g109} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:3:3:2:1: CONST 0x558911290980 <e67640> {g109} @dt=0x5589114dbb10@(G/wu32/1)  1'h1
    1:2:3:3:3:2:3:3:2:2: VARREF 0x558911290af0 <e67641> {g109} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__ALU_src_B_decode [LV] => VAR 0x558911055410 <e21578> {c45} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:2:3:3:2: ASSIGN 0x558911290c10 <e67645> {g110} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:3:3:2:1: CONST 0x558911290cd0 <e67643> {g110} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:2:2: VARREF 0x558911290e40 <e67644> {g110} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_destination_decode [LV] => VAR 0x558911055590 <e21579> {c46} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:3:3:3:2:3:3:2: ASSIGN 0x558911290f60 <e67648> {g111} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:3:3:2:1: CONST 0x558911291020 <e67646> {g111} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:2:2: VARREF 0x558911291190 <e67647> {g111} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__branch_decode [LV] => VAR 0x558911055710 <e21580> {c47} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:3:3:3:2:3:3:2: ASSIGN 0x5589112912b0 <e67651> {g112} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:3:3:2:1: CONST 0x558911291370 <e67649> {g112} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:2:2: VARREF 0x5589112914e0 <e67650> {g112} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_decode [LV] => VAR 0x558911055890 <e21581> {c48} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:3:3:3:2:3:3:2: ASSIGN 0x558911291600 <e67654> {g113} @dt=0x5589114dbd50@(G/wu32/6)
    1:2:3:3:3:2:3:3:2:1: CONST 0x5589112916c0 <e67652> {g113} @dt=0x5589114dbd50@(G/wu32/6)  6'h21
    1:2:3:3:3:2:3:3:2:2: VARREF 0x558911291830 <e67653> {g113} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_decode [LV] => VAR 0x558911055b90 <e20177> {c50} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:3:3:3:2:3:3:2: ASSIGN 0x558911291950 <e67657> {g114} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:3:3:2:1: CONST 0x558911291a10 <e67655> {g114} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:2:2: VARREF 0x558911291b80 <e67656> {g114} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x558911055d10 <e21583> {c51} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:2:3:3:3: ASSIGN 0x558911291ca0 <e67660> {g171} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:3:3:3:1: CONST 0x558911291d60 <e67658> {g171} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:3:2: VARREF 0x558911291ef0 <e67659> {g171} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_write_decode [LV] => VAR 0x558911054f90 <e21575> {c42} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:3:3:3:2:3:3:3: ASSIGN 0x558911292040 <e67663> {g172} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:3:3:3:1: CONST 0x558911292100 <e67661> {g172} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:3:2: VARREF 0x5589112922b0 <e67662> {g172} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_to_register_decode [LV] => VAR 0x558911055110 <e21576> {c43} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:3:3:3:2:3:3:3: ASSIGN 0x558911292410 <e67666> {g173} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:3:3:3:1: CONST 0x5589112924d0 <e67664> {g173} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:3:2: VARREF 0x558911292680 <e67665> {g173} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_write_decode [LV] => VAR 0x558911055290 <e21577> {c44} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:3:3:3:2:3:3:3: ASSIGN 0x5589112927d0 <e67669> {g174} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:3:3:3:1: CONST 0x558911292890 <e67667> {g174} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:3:2: VARREF 0x558911292a40 <e67668> {g174} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__ALU_src_B_decode [LV] => VAR 0x558911055410 <e21578> {c45} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:2:3:3:3: ASSIGN 0x558911292b90 <e67672> {g175} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:3:3:3:1: CONST 0x558911292c50 <e67670> {g175} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:3:2: VARREF 0x558911292e00 <e67671> {g175} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_destination_decode [LV] => VAR 0x558911055590 <e21579> {c46} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:3:3:3:2:3:3:3: ASSIGN 0x558911292f60 <e67675> {g176} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:3:3:3:1: CONST 0x558911293020 <e67673> {g176} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:3:2: VARREF 0x5589112931d0 <e67674> {g176} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__branch_decode [LV] => VAR 0x558911055710 <e21580> {c47} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:3:3:3:2:3:3:3: ASSIGN 0x558911293320 <e67678> {g177} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:3:3:3:1: CONST 0x5589112933e0 <e67676> {g177} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:3:2: VARREF 0x558911293590 <e67677> {g177} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_decode [LV] => VAR 0x558911055890 <e21581> {c48} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:3:3:3:2:3:3:3: ASSIGN 0x5589112936f0 <e67681> {g178} @dt=0x5589114dbd50@(G/wu32/6)
    1:2:3:3:3:2:3:3:3:1: CONST 0x5589112937b0 <e67679> {g178} @dt=0x5589114dbd50@(G/wu32/6)  6'h0
    1:2:3:3:3:2:3:3:3:2: VARREF 0x558911293960 <e67680> {g178} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_decode [LV] => VAR 0x558911055b90 <e20177> {c50} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:3:3:3:2:3:3:3: ASSIGN 0x558911293ab0 <e67684> {g179} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:3:3:3:1: CONST 0x558911293b70 <e67682> {g179} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:3:2: VARREF 0x558911293d20 <e67683> {g179} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x558911055d10 <e21583> {c51} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:3: IF 0x558911294500 <e42860> {g25}
    1:2:3:3:3:3:1: AND 0x5589114d3060 <e68022> {g25} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:3:1:1: CONST 0x5589114d2dd0 <e68018> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:3:1:2: SEL 0x558911294000 <e68019> {g25} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:3:1:2:1: VARREF 0x5589112940d0 <e67724> {g25} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__op [RV] <- VAR 0x5589110781c0 <e22520> {g17} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:3:1:2:2: CONST 0x558911294220 <e37841> {g25} @dt=0x558910d08010@(G/w32)  32'h2
    1:2:3:3:3:3:1:2:3: CONST 0x558911294390 <e37842> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:3:2: IF 0x558911294cd0 <e42865> {g25}
    1:2:3:3:3:3:2:1: AND 0x5589114d2670 <e67878> {g25} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:3:2:1:1: CONST 0x5589114d23e0 <e67874> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:3:2:1:2: SEL 0x558911294750 <e67875> {g25} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:3:2:1:2:1: VARREF 0x558911294820 <e67726> {g25} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__op [RV] <- VAR 0x5589110781c0 <e22520> {g17} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:3:2:1:2:2: CONST 0x558911294970 <e37808> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:3:2:1:2:3: CONST 0x558911294b20 <e37809> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:3:2:2: IF 0x5589112954e0 <e42870> {g25}
    1:2:3:3:3:3:2:2:1: AND 0x5589114d1fd0 <e67796> {g25} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:3:2:2:1:1: CONST 0x5589114d1d40 <e67792> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:3:2:2:1:2: SEL 0x558911294f60 <e67793> {g25} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:3:2:2:1:2:1: VARREF 0x558911295030 <e67728> {g25} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__op [RV] <- VAR 0x5589110781c0 <e22520> {g17} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:3:2:2:1:2:2: CONST 0x558911295180 <e37775> {g25} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:3:3:3:2:2:1:2:3: CONST 0x558911295330 <e37776> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:3:2:2:2: ASSIGN 0x5589112955f0 <e67732> {g92} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:2:2:2:1: CONST 0x5589112956b0 <e67730> {g92} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:2:2: VARREF 0x558911295860 <e67731> {g92} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_write_decode [LV] => VAR 0x558911054f90 <e21575> {c42} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:3:3:3:3:2:2:2: ASSIGN 0x5589112959b0 <e67735> {g93} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:2:2:2:1: CONST 0x558911295a70 <e67733> {g93} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:2:2: VARREF 0x558911295c20 <e67734> {g93} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_to_register_decode [LV] => VAR 0x558911055110 <e21576> {c43} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:3:3:3:3:2:2:2: ASSIGN 0x558911295d80 <e67738> {g94} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:2:2:2:1: CONST 0x558911295e40 <e67736> {g94} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:2:2: VARREF 0x558911295ff0 <e67737> {g94} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_write_decode [LV] => VAR 0x558911055290 <e21577> {c44} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:3:3:3:3:2:2:2: ASSIGN 0x558911296140 <e67741> {g95} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:2:2:2:1: CONST 0x558911296200 <e67739> {g95} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:2:2: VARREF 0x5589112963b0 <e67740> {g95} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__ALU_src_B_decode [LV] => VAR 0x558911055410 <e21578> {c45} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:3:2:2:2: ASSIGN 0x558911296500 <e67744> {g96} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:2:2:2:1: CONST 0x5589112965c0 <e67742> {g96} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:2:2: VARREF 0x558911296770 <e67743> {g96} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_destination_decode [LV] => VAR 0x558911055590 <e21579> {c46} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:3:3:3:3:2:2:2: ASSIGN 0x5589112968d0 <e67747> {g97} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:2:2:2:1: CONST 0x558911296990 <e67745> {g97} @dt=0x5589114dbb10@(G/wu32/1)  1'h1
    1:2:3:3:3:3:2:2:2:2: VARREF 0x558911296b40 <e67746> {g97} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__branch_decode [LV] => VAR 0x558911055710 <e21580> {c47} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:3:3:3:3:2:2:2: ASSIGN 0x558911296c90 <e67750> {g98} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:2:2:2:1: CONST 0x558911296d50 <e67748> {g98} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:2:2: VARREF 0x558911296f00 <e67749> {g98} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_decode [LV] => VAR 0x558911055890 <e21581> {c48} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:3:3:3:3:2:2:2: ASSIGN 0x558911297060 <e67753> {g99} @dt=0x5589114dbd50@(G/wu32/6)
    1:2:3:3:3:3:2:2:2:1: CONST 0x558911297120 <e67751> {g99} @dt=0x5589114dbd50@(G/wu32/6)  6'h3f
    1:2:3:3:3:3:2:2:2:2: VARREF 0x5589112972d0 <e67752> {g99} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_decode [LV] => VAR 0x558911055b90 <e20177> {c50} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:3:3:3:3:2:2:2: ASSIGN 0x558911297420 <e67756> {g100} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:2:2:2:1: CONST 0x5589112974e0 <e67754> {g100} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:2:2: VARREF 0x558911297690 <e67755> {g100} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x558911055d10 <e21583> {c51} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:3:2:2:3: ASSIGN 0x5589112977f0 <e67759> {g81} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:2:2:3:1: CONST 0x5589112978b0 <e67757> {g81} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:3:2: VARREF 0x558911297a60 <e67758> {g81} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_write_decode [LV] => VAR 0x558911054f90 <e21575> {c42} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:3:3:3:3:2:2:3: ASSIGN 0x558911297bb0 <e67762> {g82} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:2:2:3:1: CONST 0x558911297c70 <e67760> {g82} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:3:2: VARREF 0x558911297e20 <e67761> {g82} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_to_register_decode [LV] => VAR 0x558911055110 <e21576> {c43} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:3:3:3:3:2:2:3: ASSIGN 0x558911297f80 <e67765> {g83} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:2:2:3:1: CONST 0x558911298040 <e67763> {g83} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:3:2: VARREF 0x5589112981f0 <e67764> {g83} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_write_decode [LV] => VAR 0x558911055290 <e21577> {c44} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:3:3:3:3:2:2:3: ASSIGN 0x558911298340 <e67768> {g84} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:2:2:3:1: CONST 0x558911298400 <e67766> {g84} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:3:2: VARREF 0x5589112985b0 <e67767> {g84} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__ALU_src_B_decode [LV] => VAR 0x558911055410 <e21578> {c45} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:3:2:2:3: ASSIGN 0x558911298700 <e67771> {g85} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:2:2:3:1: CONST 0x5589112987c0 <e67769> {g85} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:3:2: VARREF 0x558911298970 <e67770> {g85} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_destination_decode [LV] => VAR 0x558911055590 <e21579> {c46} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:3:3:3:3:2:2:3: ASSIGN 0x558911298ad0 <e67774> {g86} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:2:2:3:1: CONST 0x558911298b90 <e67772> {g86} @dt=0x5589114dbb10@(G/wu32/1)  1'h1
    1:2:3:3:3:3:2:2:3:2: VARREF 0x558911298d40 <e67773> {g86} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__branch_decode [LV] => VAR 0x558911055710 <e21580> {c47} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:3:3:3:3:2:2:3: ASSIGN 0x558911298e90 <e67777> {g87} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:2:2:3:1: CONST 0x558911298f50 <e67775> {g87} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:3:2: VARREF 0x558911299100 <e67776> {g87} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_decode [LV] => VAR 0x558911055890 <e21581> {c48} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:3:3:3:3:2:2:3: ASSIGN 0x558911299260 <e67780> {g88} @dt=0x5589114dbd50@(G/wu32/6)
    1:2:3:3:3:3:2:2:3:1: CONST 0x558911299320 <e67778> {g88} @dt=0x5589114dbd50@(G/wu32/6)  6'h3f
    1:2:3:3:3:3:2:2:3:2: VARREF 0x5589112994d0 <e67779> {g88} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_decode [LV] => VAR 0x558911055b90 <e20177> {c50} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:3:3:3:3:2:2:3: ASSIGN 0x558911299620 <e67783> {g89} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:2:2:3:1: CONST 0x5589112996e0 <e67781> {g89} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:3:2: VARREF 0x558911299890 <e67782> {g89} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x558911055d10 <e21583> {c51} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:3:2:3: IF 0x55891129a0b0 <e42893> {g25}
    1:2:3:3:3:3:2:3:1: AND 0x5589114d2320 <e67865> {g25} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:3:2:3:1:1: CONST 0x5589114d2090 <e67861> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:3:2:3:1:2: SEL 0x558911299b70 <e67862> {g25} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:3:2:3:1:2:1: VARREF 0x558911299c40 <e67797> {g25} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__op [RV] <- VAR 0x5589110781c0 <e22520> {g17} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:3:2:3:1:2:2: CONST 0x558911299d90 <e37742> {g25} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:3:3:3:2:3:1:2:3: CONST 0x558911299f00 <e37743> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:3:2:3:2: ASSIGN 0x55891129a1c0 <e67801> {g68} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:2:3:2:1: CONST 0x55891129a280 <e67799> {g68} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:2:2: VARREF 0x55891129a430 <e67800> {g68} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_write_decode [LV] => VAR 0x558911054f90 <e21575> {c42} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:3:3:3:3:2:3:2: ASSIGN 0x55891129a580 <e67804> {g69} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:2:3:2:1: CONST 0x55891129a640 <e67802> {g69} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:2:2: VARREF 0x55891129a7f0 <e67803> {g69} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_to_register_decode [LV] => VAR 0x558911055110 <e21576> {c43} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:3:3:3:3:2:3:2: ASSIGN 0x55891129a950 <e67807> {g70} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:2:3:2:1: CONST 0x55891129aa10 <e67805> {g70} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:2:2: VARREF 0x55891129abc0 <e67806> {g70} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_write_decode [LV] => VAR 0x558911055290 <e21577> {c44} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:3:3:3:3:2:3:2: ASSIGN 0x55891129ad10 <e67810> {g71} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:2:3:2:1: CONST 0x55891129add0 <e67808> {g71} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:2:2: VARREF 0x55891129af80 <e67809> {g71} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__ALU_src_B_decode [LV] => VAR 0x558911055410 <e21578> {c45} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:3:2:3:2: ASSIGN 0x55891129b0d0 <e67813> {g72} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:2:3:2:1: CONST 0x55891129b190 <e67811> {g72} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:2:2: VARREF 0x55891129b340 <e67812> {g72} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_destination_decode [LV] => VAR 0x558911055590 <e21579> {c46} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:3:3:3:3:2:3:2: ASSIGN 0x55891129b4a0 <e67816> {g73} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:2:3:2:1: CONST 0x55891129b560 <e67814> {g73} @dt=0x5589114dbb10@(G/wu32/1)  1'h1
    1:2:3:3:3:3:2:3:2:2: VARREF 0x55891129b710 <e67815> {g73} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__branch_decode [LV] => VAR 0x558911055710 <e21580> {c47} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:3:3:3:3:2:3:2: ASSIGN 0x55891129b860 <e67819> {g74} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:2:3:2:1: CONST 0x55891129b920 <e67817> {g74} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:2:2: VARREF 0x55891129bad0 <e67818> {g74} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_decode [LV] => VAR 0x558911055890 <e21581> {c48} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:3:3:3:3:2:3:2: ASSIGN 0x55891129bc30 <e67822> {g75} @dt=0x5589114dbd50@(G/wu32/6)
    1:2:3:3:3:3:2:3:2:1: CONST 0x55891129bcf0 <e67820> {g75} @dt=0x5589114dbd50@(G/wu32/6)  6'h3f
    1:2:3:3:3:3:2:3:2:2: VARREF 0x55891129bea0 <e67821> {g75} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_decode [LV] => VAR 0x558911055b90 <e20177> {c50} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:3:3:3:3:2:3:2: ASSIGN 0x55891129bff0 <e67825> {g76} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:2:3:2:1: CONST 0x55891129c0b0 <e67823> {g76} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:2:2: VARREF 0x55891129c260 <e67824> {g76} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x558911055d10 <e21583> {c51} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:3:2:3:3: ASSIGN 0x55891129c3c0 <e67828> {g56} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:2:3:3:1: CONST 0x55891129c480 <e67826> {g56} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:3:2: VARREF 0x55891129c630 <e67827> {g56} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_write_decode [LV] => VAR 0x558911054f90 <e21575> {c42} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:3:3:3:3:2:3:3: ASSIGN 0x55891129c780 <e67831> {g57} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:2:3:3:1: CONST 0x55891129c840 <e67829> {g57} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:3:2: VARREF 0x55891129c9f0 <e67830> {g57} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_to_register_decode [LV] => VAR 0x558911055110 <e21576> {c43} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:3:3:3:3:2:3:3: ASSIGN 0x55891129cb50 <e67834> {g58} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:2:3:3:1: CONST 0x55891129cc10 <e67832> {g58} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:3:2: VARREF 0x55891129cdc0 <e67833> {g58} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_write_decode [LV] => VAR 0x558911055290 <e21577> {c44} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:3:3:3:3:2:3:3: ASSIGN 0x55891129cf10 <e67837> {g59} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:2:3:3:1: CONST 0x55891129cfd0 <e67835> {g59} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:3:2: VARREF 0x55891129d180 <e67836> {g59} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__ALU_src_B_decode [LV] => VAR 0x558911055410 <e21578> {c45} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:3:2:3:3: ASSIGN 0x55891129d2d0 <e67840> {g60} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:2:3:3:1: CONST 0x55891129d390 <e67838> {g60} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:3:2: VARREF 0x55891129d540 <e67839> {g60} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_destination_decode [LV] => VAR 0x558911055590 <e21579> {c46} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:3:3:3:3:2:3:3: ASSIGN 0x55891129d6a0 <e67843> {g61} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:2:3:3:1: CONST 0x55891129d760 <e67841> {g61} @dt=0x5589114dbb10@(G/wu32/1)  1'h1
    1:2:3:3:3:3:2:3:3:2: VARREF 0x55891129d910 <e67842> {g61} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__branch_decode [LV] => VAR 0x558911055710 <e21580> {c47} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:3:3:3:3:2:3:3: ASSIGN 0x55891129da60 <e67846> {g62} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:2:3:3:1: CONST 0x55891129db20 <e67844> {g62} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:3:2: VARREF 0x55891129dcd0 <e67845> {g62} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_decode [LV] => VAR 0x558911055890 <e21581> {c48} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:3:3:3:3:2:3:3: ASSIGN 0x55891129de30 <e67849> {g63} @dt=0x5589114dbd50@(G/wu32/6)
    1:2:3:3:3:3:2:3:3:1: CONST 0x55891129def0 <e67847> {g63} @dt=0x5589114dbd50@(G/wu32/6)  6'h3f
    1:2:3:3:3:3:2:3:3:2: VARREF 0x55891129e0a0 <e67848> {g63} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_decode [LV] => VAR 0x558911055b90 <e20177> {c50} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:3:3:3:3:2:3:3: ASSIGN 0x55891129e1f0 <e67852> {g64} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:2:3:3:1: CONST 0x55891129e2b0 <e67850> {g64} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:3:2: VARREF 0x55891129e460 <e67851> {g64} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x558911055d10 <e21583> {c51} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:3:3: IF 0x55891129ec40 <e42916> {g25}
    1:2:3:3:3:3:3:1: AND 0x5589114d2d10 <e68009> {g25} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:3:3:1:1: CONST 0x5589114d2a80 <e68005> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:3:3:1:2: SEL 0x55891129e740 <e68006> {g25} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:3:3:1:2:1: VARREF 0x55891129e810 <e67879> {g25} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__op [RV] <- VAR 0x5589110781c0 <e22520> {g17} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:3:3:1:2:2: CONST 0x55891129e960 <e37709> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:3:3:1:2:3: CONST 0x55891129ead0 <e37710> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:3:3:2: ASSIGN 0x55891129ed50 <e67883> {g171} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:2:1: CONST 0x55891129ee10 <e67881> {g171} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:2:2: VARREF 0x55891129efc0 <e67882> {g171} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_write_decode [LV] => VAR 0x558911054f90 <e21575> {c42} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:3:3:3:3:3:2: ASSIGN 0x55891129f110 <e67886> {g172} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:2:1: CONST 0x55891129f1d0 <e67884> {g172} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:2:2: VARREF 0x55891129f380 <e67885> {g172} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_to_register_decode [LV] => VAR 0x558911055110 <e21576> {c43} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:3:3:3:3:3:2: ASSIGN 0x55891129f4e0 <e67889> {g173} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:2:1: CONST 0x55891129f5a0 <e67887> {g173} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:2:2: VARREF 0x55891129f750 <e67888> {g173} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_write_decode [LV] => VAR 0x558911055290 <e21577> {c44} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:3:3:3:3:3:2: ASSIGN 0x55891129f8a0 <e67892> {g174} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:2:1: CONST 0x55891129f960 <e67890> {g174} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:2:2: VARREF 0x55891129fb10 <e67891> {g174} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__ALU_src_B_decode [LV] => VAR 0x558911055410 <e21578> {c45} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:3:3:2: ASSIGN 0x55891129fc60 <e67895> {g175} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:2:1: CONST 0x55891129fd20 <e67893> {g175} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:2:2: VARREF 0x55891129fed0 <e67894> {g175} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_destination_decode [LV] => VAR 0x558911055590 <e21579> {c46} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:3:3:3:3:3:2: ASSIGN 0x5589112a0030 <e67898> {g176} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:2:1: CONST 0x5589112a00f0 <e67896> {g176} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:2:2: VARREF 0x5589112a02a0 <e67897> {g176} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__branch_decode [LV] => VAR 0x558911055710 <e21580> {c47} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:3:3:3:3:3:2: ASSIGN 0x5589112a03f0 <e67901> {g177} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:2:1: CONST 0x5589112a04b0 <e67899> {g177} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:2:2: VARREF 0x5589112a0660 <e67900> {g177} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_decode [LV] => VAR 0x558911055890 <e21581> {c48} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:3:3:3:3:3:2: ASSIGN 0x5589112a07c0 <e67904> {g178} @dt=0x5589114dbd50@(G/wu32/6)
    1:2:3:3:3:3:3:2:1: CONST 0x5589112a0880 <e67902> {g178} @dt=0x5589114dbd50@(G/wu32/6)  6'h0
    1:2:3:3:3:3:3:2:2: VARREF 0x5589112a0a30 <e67903> {g178} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_decode [LV] => VAR 0x558911055b90 <e20177> {c50} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:3:3:3:3:3:2: ASSIGN 0x5589112a0b80 <e67907> {g179} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:2:1: CONST 0x5589112a0c40 <e67905> {g179} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:2:2: VARREF 0x5589112a0df0 <e67906> {g179} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x558911055d10 <e21583> {c51} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:3:3:3: IF 0x5589112a1650 <e42930> {g25}
    1:2:3:3:3:3:3:3:1: AND 0x5589114d29c0 <e67996> {g25} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:3:3:3:1:1: CONST 0x5589114d2730 <e67992> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:3:3:3:1:2: SEL 0x5589112a10d0 <e67993> {g25} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:3:3:3:1:2:1: VARREF 0x5589112a11a0 <e67908> {g25} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__op [RV] <- VAR 0x5589110781c0 <e22520> {g17} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:3:3:3:1:2:2: CONST 0x5589112a12f0 <e37672> {g25} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:3:3:3:3:3:1:2:3: CONST 0x5589112a14a0 <e37673> {g25} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:3:3:3:2: ASSIGN 0x5589112a1760 <e67912> {g39} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1: CONST 0x5589112a1820 <e67910> {g39} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:3:2:2: VARREF 0x5589112a19d0 <e67911> {g39} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_write_decode [LV] => VAR 0x558911054f90 <e21575> {c42} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:3:3:3:3:3:3:2: ASSIGN 0x5589112a1b20 <e67915> {g40} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1: CONST 0x5589112a1be0 <e67913> {g40} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:3:2:2: VARREF 0x5589112a1d90 <e67914> {g40} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_to_register_decode [LV] => VAR 0x558911055110 <e21576> {c43} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:3:3:3:3:3:3:2: ASSIGN 0x5589112a1ef0 <e67918> {g41} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1: CONST 0x5589112a1fb0 <e67916> {g41} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:3:2:2: VARREF 0x5589112a2160 <e67917> {g41} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_write_decode [LV] => VAR 0x558911055290 <e21577> {c44} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:3:3:3:3:3:3:2: ASSIGN 0x5589112a22b0 <e67921> {g42} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1: CONST 0x5589112a2370 <e67919> {g42} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:3:2:2: VARREF 0x5589112a2520 <e67920> {g42} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__ALU_src_B_decode [LV] => VAR 0x558911055410 <e21578> {c45} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:3:3:3:2: ASSIGN 0x5589112a2670 <e67924> {g43} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1: CONST 0x5589112a2730 <e67922> {g43} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:3:2:2: VARREF 0x5589112a28e0 <e67923> {g43} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_destination_decode [LV] => VAR 0x558911055590 <e21579> {c46} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:3:3:3:3:3:3:2: ASSIGN 0x5589112a2a40 <e67927> {g44} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1: CONST 0x5589112a2b00 <e67925> {g44} @dt=0x5589114dbb10@(G/wu32/1)  1'h1
    1:2:3:3:3:3:3:3:2:2: VARREF 0x5589112a2cb0 <e67926> {g44} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__branch_decode [LV] => VAR 0x558911055710 <e21580> {c47} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:3:3:3:3:3:3:2: ASSIGN 0x5589112a2e00 <e67930> {g45} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1: CONST 0x5589112a2ec0 <e67928> {g45} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:3:2:2: VARREF 0x5589112a3070 <e67929> {g45} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_decode [LV] => VAR 0x558911055890 <e21581> {c48} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:3:3:3:3:3:3:2: ASSIGN 0x5589112a31d0 <e67933> {g46} @dt=0x5589114dbd50@(G/wu32/6)
    1:2:3:3:3:3:3:3:2:1: CONST 0x5589112a3290 <e67931> {g46} @dt=0x5589114dbd50@(G/wu32/6)  6'h3f
    1:2:3:3:3:3:3:3:2:2: VARREF 0x5589112a3440 <e67932> {g46} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_decode [LV] => VAR 0x558911055b90 <e20177> {c50} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:3:3:3:3:3:3:2: ASSIGN 0x5589112a3590 <e67936> {g47} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1: CONST 0x5589112a3650 <e67934> {g47} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:3:2:2: VARREF 0x5589112a3800 <e67935> {g47} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x558911055d10 <e21583> {c51} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x5589112a3960 <e67939> {g27} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1: CONST 0x5589112a3a20 <e67937> {g27} @dt=0x5589114dbb10@(G/wu32/1)  1'h1
    1:2:3:3:3:3:3:3:3:2: VARREF 0x5589112a3bd0 <e67938> {g27} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_write_decode [LV] => VAR 0x558911054f90 <e21575> {c42} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x5589112a3d20 <e67942> {g28} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1: CONST 0x5589112a3de0 <e67940> {g28} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:3:3:2: VARREF 0x5589112a3f90 <e67941> {g28} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_to_register_decode [LV] => VAR 0x558911055110 <e21576> {c43} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x5589112a40f0 <e67945> {g29} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1: CONST 0x5589112a41b0 <e67943> {g29} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:3:3:2: VARREF 0x5589112a4360 <e67944> {g29} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_write_decode [LV] => VAR 0x558911055290 <e21577> {c44} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x5589112a44b0 <e67948> {g30} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1: CONST 0x5589112a4570 <e67946> {g30} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:3:3:2: VARREF 0x5589112a4720 <e67947> {g30} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__ALU_src_B_decode [LV] => VAR 0x558911055410 <e21578> {c45} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x5589112a4870 <e67951> {g31} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1: CONST 0x5589112a4930 <e67949> {g31} @dt=0x5589114dbb10@(G/wu32/1)  1'h1
    1:2:3:3:3:3:3:3:3:2: VARREF 0x5589112a4ae0 <e67950> {g31} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_destination_decode [LV] => VAR 0x558911055590 <e21579> {c46} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x5589112a4c40 <e67954> {g32} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1: CONST 0x5589112a4d00 <e67952> {g32} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:3:3:2: VARREF 0x5589112a4eb0 <e67953> {g32} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__branch_decode [LV] => VAR 0x558911055710 <e21580> {c47} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x5589112a5000 <e67971> {g33} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1: OR 0x5589112a50c0 <e67969> {g33} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1: OR 0x5589112a5180 <e67965> {g33} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:1: OR 0x5589112a5240 <e67961> {g33} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:1:1: EQ 0x5589112a5300 <e67957> {g33} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:1:1:1: CONST 0x5589112a53c0 <e67955> {g33} @dt=0x5589114dbd50@(G/wu32/6)  6'h18
    1:2:3:3:3:3:3:3:3:1:1:1:1:2: VARREF 0x5589112a5570 <e67956> {g33} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__funct [RV] <- VAR 0x5589110784c0 <e22522> {g19} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:1:1:2: EQ 0x5589112a56c0 <e67960> {g33} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:1:2:1: CONST 0x5589112a5780 <e67958> {g33} @dt=0x5589114dbd50@(G/wu32/6)  6'h19
    1:2:3:3:3:3:3:3:3:1:1:1:2:2: VARREF 0x5589112a5930 <e67959> {g33} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__funct [RV] <- VAR 0x5589110784c0 <e22522> {g19} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:1:2: EQ 0x5589112a5a80 <e67964> {g33} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:2:1: CONST 0x5589112a5b40 <e67962> {g33} @dt=0x5589114dbd50@(G/wu32/6)  6'h1a
    1:2:3:3:3:3:3:3:3:1:1:2:2: VARREF 0x5589112a5cf0 <e67963> {g33} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__funct [RV] <- VAR 0x5589110784c0 <e22522> {g19} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:2: EQ 0x5589112a5e40 <e67968> {g33} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:2:1: CONST 0x5589112a5f00 <e67966> {g33} @dt=0x5589114dbd50@(G/wu32/6)  6'h1b
    1:2:3:3:3:3:3:3:3:1:2:2: VARREF 0x5589112a60b0 <e67967> {g33} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__funct [RV] <- VAR 0x5589110784c0 <e22522> {g19} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:2: VARREF 0x5589112a6200 <e67970> {g33} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_decode [LV] => VAR 0x558911055890 <e21581> {c48} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x5589112a6360 <e67974> {g34} @dt=0x5589114dbd50@(G/wu32/6)
    1:2:3:3:3:3:3:3:3:1: VARREF 0x5589112a6420 <e67972> {g34} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__funct [RV] <- VAR 0x5589110784c0 <e22522> {g19} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:2: VARREF 0x5589112a6570 <e67973> {g34} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_decode [LV] => VAR 0x558911055b90 <e20177> {c50} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x5589112a66c0 <e67983> {g35} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1: OR 0x5589112a6780 <e67981> {g35} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1: EQ 0x5589112a6840 <e67977> {g35} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:1: CONST 0x5589112a6900 <e67975> {g35} @dt=0x5589114dbd50@(G/wu32/6)  6'h8
    1:2:3:3:3:3:3:3:3:1:1:2: VARREF 0x5589112a6ab0 <e67976> {g35} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__funct [RV] <- VAR 0x5589110784c0 <e22522> {g19} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:2: EQ 0x5589112a6c00 <e67980> {g35} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:2:1: CONST 0x5589112a6cc0 <e67978> {g35} @dt=0x5589114dbd50@(G/wu32/6)  6'h9
    1:2:3:3:3:3:3:3:3:1:2:2: VARREF 0x5589112a6e70 <e67979> {g35} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__funct [RV] <- VAR 0x5589110784c0 <e22522> {g19} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:2: VARREF 0x5589112a6fc0 <e67982> {g35} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x558911055d10 <e21583> {c51} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3: COMMENT 0x5589114aad60 <e60289> {l15}  ALWAYS
    1:2:3: ASSIGN 0x558911227150 <e60291> {l20} @dt=0x558910d08010@(G/w32)
    1:2:3:1: COND 0x5589112557c0 <e41153> {l20} @dt=0x558910d08010@(G/w32)
    1:2:3:1:1: AND 0x5589114d4440 <e68106> {l16} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:1:1:1: CONST 0x5589114d41b0 <e68102> {l16} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:1:1:2: SEL 0x5589112280c0 <e68103> {l16} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:1:1:2:1: VARREF 0x558911227fa0 <e68062> {l16} @dt=0x5589114dbc70@(G/wu32/2)  mips_cpu__DOT__forward_A_execute [RV] <- VAR 0x55891105ed60 <e20919> {c142} @dt=0x558910d514f0@(G/w2)  mips_cpu__DOT__forward_A_execute VAR
    1:2:3:1:1:2:2: CONST 0x5589112283e0 <e39178> {l16} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:1:1:2:3: CONST 0x558911228190 <e39179> {l16} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:1:2: COND 0x558911255640 <e41150> {l20} @dt=0x558910d08010@(G/w32)
    1:2:3:1:2:1: AND 0x5589114d3da0 <e68078> {l16} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:1:2:1:1: CONST 0x5589114d3b10 <e68074> {l16} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:1:2:1:2: SEL 0x558911227570 <e68075> {l16} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:1:2:1:2:1: VARREF 0x558911227450 <e68064> {l16} @dt=0x5589114dbc70@(G/wu32/2)  mips_cpu__DOT__forward_A_execute [RV] <- VAR 0x55891105ed60 <e20919> {c142} @dt=0x558910d514f0@(G/w2)  mips_cpu__DOT__forward_A_execute VAR
    1:2:3:1:2:1:2:2: CONST 0x558911227890 <e39145> {l16} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:1:2:1:2:3: CONST 0x558911227640 <e39146> {l16} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:1:2:2: VARREF 0x558911227210 <e41111> {l20} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback [RV] <- VAR 0x55891105e160 <e21732> {c132} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback VAR
    1:2:3:1:2:3: VARREF 0x558911226f10 <e41112> {l19} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VAR 0x55891105cf60 <e21720> {c116} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:3:1:3: COND 0x558911255700 <e41151> {l18} @dt=0x558910d08010@(G/w32)
    1:2:3:1:3:1: AND 0x5589114d40f0 <e68093> {l16} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:1:3:1:1: CONST 0x5589114d3e60 <e68089> {l16} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:1:3:1:2: SEL 0x558911226420 <e68090> {l16} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:1:3:1:2:1: VARREF 0x558911226300 <e68079> {l16} @dt=0x5589114dbc70@(G/wu32/2)  mips_cpu__DOT__forward_A_execute [RV] <- VAR 0x55891105ed60 <e20919> {c142} @dt=0x558910d514f0@(G/w2)  mips_cpu__DOT__forward_A_execute VAR
    1:2:3:1:3:1:2:2: CONST 0x558911226740 <e39112> {l16} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:1:3:1:2:3: CONST 0x5589112264f0 <e39113> {l16} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:1:3:2: VARREF 0x5589112260c0 <e41134> {l18} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__result_writeback [RV] <- VAR 0x55891105de60 <e21730> {c130} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__result_writeback VAR
    1:2:3:1:3:3: VARREF 0x558911225dc0 <e41135> {l17} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_execute [RV] <- VAR 0x55891105b460 <e21702> {c94} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_execute VAR
    1:2:3:2: VARREF 0x558911227330 <e23296> {l20} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [LV] => VAR 0x55891105b760 <e21704> {c96} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3: COMMENT 0x5589114abe40 <e60297> {l15}  ALWAYS
    1:2:3: ASSIGN 0x558911229f40 <e60299> {l20} @dt=0x558910d08010@(G/w32)
    1:2:3:1: COND 0x558911255a00 <e41222> {l20} @dt=0x558910d08010@(G/w32)
    1:2:3:1:1: AND 0x5589114d4e30 <e68151> {l16} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:1:1:1: CONST 0x5589114d4ba0 <e68147> {l16} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:1:1:2: SEL 0x55891122aeb0 <e68148> {l16} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:1:1:2:1: VARREF 0x55891122ad90 <e68107> {l16} @dt=0x5589114dbc70@(G/wu32/2)  mips_cpu__DOT__forward_B_execute [RV] <- VAR 0x55891105eee0 <e21740> {c143} @dt=0x558910d514f0@(G/w2)  mips_cpu__DOT__forward_B_execute VAR
    1:2:3:1:1:2:2: CONST 0x55891122b1d0 <e39304> {l16} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:1:1:2:3: CONST 0x55891122af80 <e39305> {l16} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:1:2: COND 0x558911255880 <e41219> {l20} @dt=0x558910d08010@(G/w32)
    1:2:3:1:2:1: AND 0x5589114d4790 <e68123> {l16} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:1:2:1:1: CONST 0x5589114d4500 <e68119> {l16} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:1:2:1:2: SEL 0x55891122a360 <e68120> {l16} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:1:2:1:2:1: VARREF 0x55891122a240 <e68109> {l16} @dt=0x5589114dbc70@(G/wu32/2)  mips_cpu__DOT__forward_B_execute [RV] <- VAR 0x55891105eee0 <e21740> {c143} @dt=0x558910d514f0@(G/w2)  mips_cpu__DOT__forward_B_execute VAR
    1:2:3:1:2:1:2:2: CONST 0x55891122a680 <e39271> {l16} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:1:2:1:2:3: CONST 0x55891122a430 <e39272> {l16} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:1:2:2: VARREF 0x55891122a000 <e41180> {l20} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback [RV] <- VAR 0x55891105dfe0 <e21731> {c131} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback VAR
    1:2:3:1:2:3: VARREF 0x558911229d00 <e41181> {l19} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VAR 0x55891105cf60 <e21720> {c116} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:3:1:3: COND 0x558911255940 <e41220> {l18} @dt=0x558910d08010@(G/w32)
    1:2:3:1:3:1: AND 0x5589114d4ae0 <e68138> {l16} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:1:3:1:1: CONST 0x5589114d4850 <e68134> {l16} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:1:3:1:2: SEL 0x558911229210 <e68135> {l16} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:1:3:1:2:1: VARREF 0x5589112290f0 <e68124> {l16} @dt=0x5589114dbc70@(G/wu32/2)  mips_cpu__DOT__forward_B_execute [RV] <- VAR 0x55891105eee0 <e21740> {c143} @dt=0x558910d514f0@(G/w2)  mips_cpu__DOT__forward_B_execute VAR
    1:2:3:1:3:1:2:2: CONST 0x558911229530 <e39238> {l16} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:1:3:1:2:3: CONST 0x5589112292e0 <e39239> {l16} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:1:3:2: VARREF 0x558911228eb0 <e41203> {l18} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__result_writeback [RV] <- VAR 0x55891105de60 <e21730> {c130} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__result_writeback VAR
    1:2:3:1:3:3: VARREF 0x558911228bb0 <e41204> {l17} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_execute [RV] <- VAR 0x55891105b5e0 <e21703> {c95} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_execute VAR
    1:2:3:2: VARREF 0x55891122a120 <e23296> {l20} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__write_data_execute [LV] => VAR 0x55891105ba60 <e21706> {c98} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__write_data_execute VAR
    1:2:3: COMMENT 0x5589114abf20 <e60305> {i29}  ALWAYS
    1:2:3: ASSIGN 0x5589112dd8f0 <e68190> {i49} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1: AND 0x5589112dd9b0 <e68188> {i49} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1: OR 0x5589112dda70 <e68186> {i49} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1:1: EQ 0x5589112ddb30 <e68155> {i49} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1:1:1: AND 0x5589114d5180 <e68168> {c65} @dt=0x5589114d02a0@(G/wu32/5)
    1:2:3:1:1:1:1:1: CONST 0x5589114d4ef0 <e68164> {c65} @dt=0x558910d08010@(G/w32)  32'h1f
    1:2:3:1:1:1:1:2: SEL 0x5589113b1bc0 <e68165> {c65} @dt=0x5589114d02a0@(G/wu32/5) decl[31:0]]
    1:2:3:1:1:1:1:2:1: VARREF 0x5589113b1c90 <e21616> {c65} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:1:1:1:2:2: CONST 0x5589113b1de0 <e68152> {c65} @dt=0x5589114b73d0@(G/swu32/5)  5'h15
    1:2:3:1:1:1:1:2:3: CONST 0x5589113b1f50 <e21626> {c65} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:3:1:1:1:2: VARREF 0x5589112ddd40 <e68154> {i49} @dt=0x5589114d02a0@(G/wu32/5)  mips_cpu__DOT__Rt_execute [RV] <- VAR 0x55891105c1e0 <e21711> {c103} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:3:1:1:2: EQ 0x5589112dde90 <e68172> {i49} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1:2:1: AND 0x5589114d54d0 <e68185> {c68} @dt=0x5589114d02a0@(G/wu32/5)
    1:2:3:1:1:2:1:1: CONST 0x5589114d5240 <e68181> {c68} @dt=0x558910d08010@(G/w32)  32'h1f
    1:2:3:1:1:2:1:2: SEL 0x5589113b89c0 <e68182> {c68} @dt=0x5589114d02a0@(G/wu32/5) decl[31:0]]
    1:2:3:1:1:2:1:2:1: VARREF 0x5589113b8a90 <e21646> {c68} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:1:2:1:2:2: CONST 0x5589113b8be0 <e68169> {c68} @dt=0x5589114b73d0@(G/swu32/5)  5'h10
    1:2:3:1:1:2:1:2:3: CONST 0x5589113b8d50 <e21656> {c68} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:3:1:1:2:2: VARREF 0x5589112de0a0 <e68171> {i49} @dt=0x5589114d02a0@(G/wu32/5)  mips_cpu__DOT__Rt_execute [RV] <- VAR 0x55891105c1e0 <e21711> {c103} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:3:1:2: VARREF 0x5589112de1f0 <e68187> {i49} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_to_register_execute [RV] <- VAR 0x55891105a860 <e21694> {c84} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_execute VAR
    1:2:3:2: VARREF 0x5589112de350 <e68189> {i49} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__hazard_unit__DOT__lwstall [LV] => VAR 0x5589110f18c0 <e23013> {i26} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__lwstall VAR
    1:2:3: ASSIGN 0x5589112dfc30 <e68271> {i57} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1: OR 0x5589112dfcf0 <e68269> {i57} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1: AND 0x5589112dfdb0 <e68229> {i57} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1:1: AND 0x5589112dfe70 <e68193> {i57} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1:1:1: VARREF 0x5589112dff30 <e68191> {i57} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__branch_decode [RV] <- VAR 0x558911055710 <e21580> {c47} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:3:1:1:1:2: VARREF 0x5589112e0080 <e68192> {i57} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_write_execute [RV] <- VAR 0x55891105b160 <e21700> {c90} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_execute VAR
    1:2:3:1:1:2: OR 0x5589112e01d0 <e68228> {i57} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1:2:1: EQ 0x5589112e0290 <e68197> {i57} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1:2:1:1: VARREF 0x5589112e0350 <e68194> {i57} @dt=0x5589114d02a0@(G/wu32/5)  mips_cpu__DOT__write_register_execute [RV] <- VAR 0x55891105ab60 <e21696> {c86} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_execute VAR
    1:2:3:1:1:2:1:2: AND 0x5589114d5820 <e68210> {c65} @dt=0x5589114d02a0@(G/wu32/5)
    1:2:3:1:1:2:1:2:1: CONST 0x5589114d5590 <e68206> {c65} @dt=0x558910d08010@(G/w32)  32'h1f
    1:2:3:1:1:2:1:2:2: SEL 0x5589113b2100 <e68207> {c65} @dt=0x5589114d02a0@(G/wu32/5) decl[31:0]]
    1:2:3:1:1:2:1:2:2:1: VARREF 0x5589113b21d0 <e21616> {c65} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:1:2:1:2:2:2: CONST 0x5589113b2320 <e68195> {c65} @dt=0x5589114b73d0@(G/swu32/5)  5'h15
    1:2:3:1:1:2:1:2:2:3: CONST 0x5589113b24d0 <e21626> {c65} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:3:1:1:2:2: EQ 0x5589112e05f0 <e68214> {i57} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1:2:2:1: VARREF 0x5589112e06b0 <e68211> {i57} @dt=0x5589114d02a0@(G/wu32/5)  mips_cpu__DOT__write_register_execute [RV] <- VAR 0x55891105ab60 <e21696> {c86} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_execute VAR
    1:2:3:1:1:2:2:2: AND 0x5589114d5b70 <e68227> {c68} @dt=0x5589114d02a0@(G/wu32/5)
    1:2:3:1:1:2:2:2:1: CONST 0x5589114d58e0 <e68223> {c68} @dt=0x558910d08010@(G/w32)  32'h1f
    1:2:3:1:1:2:2:2:2: SEL 0x5589113b8f00 <e68224> {c68} @dt=0x5589114d02a0@(G/wu32/5) decl[31:0]]
    1:2:3:1:1:2:2:2:2:1: VARREF 0x5589113b8fd0 <e21646> {c68} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:1:2:2:2:2:2: CONST 0x5589113b9120 <e68212> {c68} @dt=0x5589114b73d0@(G/swu32/5)  5'h10
    1:2:3:1:1:2:2:2:2:3: CONST 0x5589113b92d0 <e21656> {c68} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:3:1:2: AND 0x5589112e0950 <e68268> {i57} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:2:1: AND 0x5589112e0a10 <e68232> {i57} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:2:1:1: VARREF 0x5589112e0ad0 <e68230> {i57} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__branch_decode [RV] <- VAR 0x558911055710 <e21580> {c47} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:3:1:2:1:2: VARREF 0x5589112e0c20 <e68231> {i57} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_to_register_memory [RV] <- VAR 0x55891105c960 <e21716> {c110} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_memory VAR
    1:2:3:1:2:2: OR 0x5589112e0d80 <e68267> {i57} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:2:2:1: EQ 0x5589112e0e40 <e68236> {i57} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:2:2:1:1: VARREF 0x5589112e0f00 <e68233> {i57} @dt=0x5589114d02a0@(G/wu32/5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x55891105c7e0 <e21715> {c109} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:3:1:2:2:1:2: AND 0x5589114d5ec0 <e68249> {c65} @dt=0x5589114d02a0@(G/wu32/5)
    1:2:3:1:2:2:1:2:1: CONST 0x5589114d5c30 <e68245> {c65} @dt=0x558910d08010@(G/w32)  32'h1f
    1:2:3:1:2:2:1:2:2: SEL 0x5589113b2680 <e68246> {c65} @dt=0x5589114d02a0@(G/wu32/5) decl[31:0]]
    1:2:3:1:2:2:1:2:2:1: VARREF 0x5589113b2750 <e21616> {c65} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:2:2:1:2:2:2: CONST 0x5589113b28a0 <e68234> {c65} @dt=0x5589114b73d0@(G/swu32/5)  5'h15
    1:2:3:1:2:2:1:2:2:3: CONST 0x5589113b2a50 <e21626> {c65} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:3:1:2:2:2: EQ 0x5589112e11a0 <e68253> {i57} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:2:2:2:1: VARREF 0x5589112e1260 <e68250> {i57} @dt=0x5589114d02a0@(G/wu32/5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x55891105c7e0 <e21715> {c109} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:3:1:2:2:2:2: AND 0x5589114d6210 <e68266> {c68} @dt=0x5589114d02a0@(G/wu32/5)
    1:2:3:1:2:2:2:2:1: CONST 0x5589114d5f80 <e68262> {c68} @dt=0x558910d08010@(G/w32)  32'h1f
    1:2:3:1:2:2:2:2:2: SEL 0x5589113b9480 <e68263> {c68} @dt=0x5589114d02a0@(G/wu32/5) decl[31:0]]
    1:2:3:1:2:2:2:2:2:1: VARREF 0x5589113b9550 <e21646> {c68} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:2:2:2:2:2:2: CONST 0x5589113b96a0 <e68251> {c68} @dt=0x5589114b73d0@(G/swu32/5)  5'h10
    1:2:3:1:2:2:2:2:2:3: CONST 0x5589113b9850 <e21656> {c68} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:3:2: VARREF 0x5589112e1500 <e68270> {i57} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__hazard_unit__DOT__branchstall [LV] => VAR 0x5589110f1a70 <e23014> {i27} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__branchstall VAR
    1:2:3: ASSIGN 0x5589112e1660 <e68276> {i60} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1: OR 0x5589112e1720 <e68274> {i60} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1: VARREF 0x5589112e17e0 <e68272> {i60} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__hazard_unit__DOT__branchstall [RV] <- VAR 0x5589110f1a70 <e23014> {i27} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__branchstall VAR
    1:2:3:1:2: VARREF 0x5589112e1940 <e68273> {i60} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__hazard_unit__DOT__lwstall [RV] <- VAR 0x5589110f18c0 <e23013> {i26} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__lwstall VAR
    1:2:3:2: VARREF 0x5589112e1aa0 <e68275> {i60} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__stall_fetch [LV] => VAR 0x55891105e5e0 <e21735> {c137} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__stall_fetch VAR
    1:2:3: ASSIGN 0x5589112e1bf0 <e68281> {i61} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1: OR 0x5589112e1cb0 <e68279> {i61} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1: VARREF 0x5589112e1d70 <e68277> {i61} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__hazard_unit__DOT__branchstall [RV] <- VAR 0x5589110f1a70 <e23014> {i27} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__branchstall VAR
    1:2:3:1:2: VARREF 0x5589112e1ed0 <e68278> {i61} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__hazard_unit__DOT__lwstall [RV] <- VAR 0x5589110f18c0 <e23013> {i26} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__lwstall VAR
    1:2:3:2: VARREF 0x5589112e2030 <e68280> {i61} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__stall_decode [LV] => VAR 0x55891105e760 <e21736> {c138} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__stall_decode VAR
    1:2:3: ASSIGN 0x5589112e2180 <e68288> {i62} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1: OR 0x5589112e2240 <e68286> {i62} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1: OR 0x5589112e2300 <e68284> {i62} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1:1: VARREF 0x5589112e23c0 <e68282> {i62} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__hazard_unit__DOT__branchstall [RV] <- VAR 0x5589110f1a70 <e23014> {i27} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__branchstall VAR
    1:2:3:1:1:2: VARREF 0x5589112e2520 <e68283> {i62} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__hazard_unit__DOT__lwstall [RV] <- VAR 0x5589110f18c0 <e23013> {i26} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__lwstall VAR
    1:2:3:1:2: VARREF 0x5589112e2680 <e68285> {i62} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__program_counter_multiplexer_jump_writeback [RV] <- VAR 0x55891105db60 <e21728> {c126} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_writeback VAR
    1:2:3:2: VARREF 0x5589112e27f0 <e68287> {i62} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__flush_execute_register [LV] => VAR 0x55891105ebe0 <e21739> {c141} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__flush_execute_register VAR
    1:2:3: ASSIGNW 0x5589111928d0 <e59570> {k13} @dt=0x558910d08010@(G/w32)
    1:2:3:1: COND 0x558911192990 <e23261> {k13} @dt=0x558910d08010@(G/w32)
    1:2:3:1:1: VARREF 0x558911192a50 <e68289> {k13} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__ALU_src_B_execute [RV] <- VAR 0x55891105ace0 <e21697> {c87} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_execute VAR
    1:2:3:1:2: VARREF 0x558911192ba0 <e23259> {k13} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__sign_imm_execute [RV] <- VAR 0x55891105c4e0 <e21713> {c105} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__sign_imm_execute VAR
    1:2:3:1:3: VARREF 0x558911192cf0 <e23260> {k13} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__write_data_execute [RV] <- VAR 0x55891105ba60 <e21706> {c98} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__write_data_execute VAR
    1:2:3:2: VARREF 0x558911192e40 <e23262> {k13} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [LV] => VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3: COMMENT 0x5589114ac000 <e60313> {e29}  ALWAYS
    1:2:3: ASSIGN 0x5589112c34b0 <e60315> {e30} @dt=0x558910d08010@(G/w32)
    1:2:3:1: CONST 0x5589112c3570 <e25843> {e30} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:2: VARREF 0x5589112c36e0 <e22134> {e30} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x55891105bbe0 <e21707> {c99} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:3: IF 0x5589112c6d90 <e43247> {e32}
    1:2:3:1: AND 0x5589114f04c0 <e68846> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:1:1: CONST 0x5589114f0270 <e68842> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:1:2: SEL 0x5589112c68c0 <e68843> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:1:2:1: VARREF 0x5589112c6990 <e68290> {e32} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55891105ae60 <e21698> {c88} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:1:2:2: CONST 0x5589112c6ab0 <e40585> {e32} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:3:1:2:3: CONST 0x5589112c6c20 <e40586> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2: ASSIGN 0x558911275500 <e43253> {e65} @dt=0x558910d08010@(G/w32)
    1:2:3:2:1: COND 0x55891125ece0 <e41597> {e65} @dt=0x558910d08010@(G/w32)
    1:2:3:2:1:1: AND 0x5589114ec470 <e68533> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:1:1:1: CONST 0x5589114ec220 <e68529> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:1:1:2: SEL 0x55891127e220 <e68530> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:1:1:2:1: VARREF 0x558911267a60 <e68292> {e32} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55891105ae60 <e21698> {c88} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:1:2:2: CONST 0x558911273520 <e40552> {e32} @dt=0x558910d08010@(G/w32)  32'h4
    1:2:3:2:1:1:2:3: CONST 0x55891125ce20 <e40553> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:1:2: COND 0x558911261e80 <e41594> {e65} @dt=0x558910d08010@(G/w32)
    1:2:3:2:1:2:1: AND 0x5589114d6f50 <e68353> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:1:2:1:1: CONST 0x5589114d6cc0 <e68349> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:1:2:1:2: SEL 0x5589112637a0 <e68350> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:1:2:1:2:1: VARREF 0x55891126e240 <e68294> {e32} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55891105ae60 <e21698> {c88} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:2:1:2:2: CONST 0x55891125b260 <e40519> {e32} @dt=0x558910d08010@(G/w32)  32'h3
    1:2:3:2:1:2:1:2:3: CONST 0x558911273220 <e40520> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:1:2:2: COND 0x558911265660 <e41325> {e65} @dt=0x558910d08010@(G/w32)
    1:2:3:2:1:2:2:1: AND 0x5589114d6c00 <e68340> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:1:2:2:1:1: CONST 0x5589114d6970 <e68336> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:1:2:2:1:2: SEL 0x558911261c40 <e68337> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:1:2:2:1:2:1: VARREF 0x55891127a060 <e68296> {e32} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55891105ae60 <e21698> {c88} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:2:2:1:2:2: CONST 0x55891125cb20 <e40486> {e32} @dt=0x558910d08010@(G/w32)  32'h2
    1:2:3:2:1:2:2:1:2:3: CONST 0x55891125b020 <e40487> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:1:2:2:2: COND 0x55891126e4e0 <e41309> {e65} @dt=0x558910d08010@(G/w32)
    1:2:3:2:1:2:2:2:1: AND 0x5589114d68b0 <e68327> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:1:2:2:2:1:1: CONST 0x5589114d6620 <e68323> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:1:2:2:2:1:2: SEL 0x55891127d5a0 <e68324> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:1:2:2:2:1:2:1: VARREF 0x55891127bbc0 <e68298> {e32} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55891105ae60 <e21698> {c88} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:2:2:2:1:2:2: CONST 0x55891125c820 <e40453> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:1:2:2:2:1:2:3: CONST 0x55891125ade0 <e40454> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:1:2:2:2:2: COND 0x5589112700a0 <e41293> {e65} @dt=0x558910d08010@(G/w32)
    1:2:3:2:1:2:2:2:2:1: AND 0x5589114d6560 <e68314> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:1:2:2:2:2:1:1: CONST 0x5589114d62d0 <e68310> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:1:2:2:2:2:1:2: SEL 0x55891127b8c0 <e68311> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:1:2:2:2:2:1:2:1: VARREF 0x55891127d900 <e68300> {e32} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55891105ae60 <e21698> {c88} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:2:2:2:2:1:2:2: CONST 0x558911272c20 <e40420> {e32} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:2:1:2:2:2:2:1:2:3: CONST 0x55891125c520 <e40421> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:1:2:2:2:2:2: VARREF 0x558911263aa0 <e41277> {e65} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:1:2:2:2:2:3: CONST 0x55891125aba0 <e41278> {e66} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:2:1:2:2:2:3: CONST 0x558911272920 <e41294> {e66} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:2:1:2:2:3: CONST 0x55891125c220 <e41310> {e66} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:2:1:2:3: CONST 0x55891125a960 <e41326> {e66} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:2:1:3: COND 0x558911276fa0 <e41595> {e66} @dt=0x558910d08010@(G/w32)
    1:2:3:2:1:3:1: AND 0x5589114ec160 <e68520> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:1:3:1:1: CONST 0x5589114ebf10 <e68516> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:1:3:1:2: SEL 0x5589112769a0 <e68517> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:1:3:1:2:1: VARREF 0x558911266e00 <e68354> {e32} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55891105ae60 <e21698> {c88} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:3:1:2:2: CONST 0x55891125bf20 <e40387> {e32} @dt=0x558910d08010@(G/w32)  32'h3
    1:2:3:2:1:3:1:2:3: CONST 0x55891125a720 <e40388> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:1:3:2: COND 0x55891126cda0 <e41578> {e66} @dt=0x558910d08010@(G/w32)
    1:2:3:2:1:3:2:1: AND 0x5589114d7940 <e68402> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:1:3:2:1:1: CONST 0x5589114d76b0 <e68398> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:1:3:2:1:2: SEL 0x55891126dfa0 <e68399> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:1:3:2:1:2:1: VARREF 0x5589112634a0 <e68356> {e32} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55891105ae60 <e21698> {c88} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:3:2:1:2:2: CONST 0x558911272320 <e40354> {e32} @dt=0x558910d08010@(G/w32)  32'h2
    1:2:3:2:1:3:2:1:2:3: CONST 0x55891125bc20 <e40355> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:1:3:2:2: CONST 0x55891125a4e0 <e41401> {e66} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:2:1:3:2:3: COND 0x558911276ca0 <e41402> {e64} @dt=0x558910d08010@(G/w32)
    1:2:3:2:1:3:2:3:1: AND 0x5589114d75f0 <e68389> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:1:3:2:3:1:1: CONST 0x5589114d7360 <e68385> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:1:3:2:3:1:2: SEL 0x5589112617c0 <e68386> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:1:3:2:3:1:2:1: VARREF 0x5589112631a0 <e68358> {e32} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55891105ae60 <e21698> {c88} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:3:2:3:1:2:2: CONST 0x558911272020 <e40321> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:1:3:2:3:1:2:3: CONST 0x55891125a2a0 <e40322> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:1:3:2:3:2: COND 0x558911279dc0 <e41385> {e64} @dt=0x558910d08010@(G/w32)
    1:2:3:2:1:3:2:3:2:1: AND 0x5589114d72a0 <e68376> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:1:3:2:3:2:1:1: CONST 0x5589114d7010 <e68372> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:1:3:2:3:2:1:2: SEL 0x55891126f4a0 <e68373> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:1:3:2:3:2:1:2:1: VARREF 0x558911267760 <e68360> {e32} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55891105ae60 <e21698> {c88} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:3:2:3:2:1:2:2: CONST 0x55891127e760 <e40288> {e32} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:2:1:3:2:3:2:1:2:3: CONST 0x558911271cc0 <e40289> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:1:3:2:3:2:2: COND 0x55891125e9e0 <e41369> {e64} @dt=0x558910d08010@(G/w32)
    1:2:3:2:1:3:2:3:2:2:1: LT 0x558911260740 <e68362> {e64} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:1:3:2:3:2:2:1:1: VARREF 0x5589112766a0 <e22423> {e64} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55891105b760 <e21704> {c96} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:1:3:2:3:2:2:1:2: VARREF 0x558911279b20 <e22424> {e64} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:1:3:2:3:2:2:2: CONST 0x558911273820 <e24397> {e64} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:1:3:2:3:2:2:3: CONST 0x5589112698c0 <e24409> {e64} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:2:1:3:2:3:2:3: COND 0x558911265360 <e41370> {e63} @dt=0x558910d08010@(G/w32)
    1:2:3:2:1:3:2:3:2:3:1: LTS 0x558911266b60 <e68363> {e63} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:1:3:2:3:2:3:1:1: VARREF 0x55891127b5c0 <e22389> {e63} @dt=0x558910f7b2d0@(G/sw32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55891105b760 <e21704> {c96} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:1:3:2:3:2:3:1:2: VARREF 0x55891127d120 <e22390> {e63} @dt=0x558910f7b2d0@(G/sw32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:1:3:2:3:2:3:2: CONST 0x55891125d120 <e24349> {e63} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:1:3:2:3:2:3:3: CONST 0x558911272f20 <e24361> {e63} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:2:1:3:2:3:3: CONST 0x5589112689c0 <e41386> {e66} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:2:1:3:3: COND 0x55891126fda0 <e41579> {e62} @dt=0x558910d08010@(G/w32)
    1:2:3:2:1:3:3:1: AND 0x5589114ebe50 <e68507> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:1:3:3:1:1: CONST 0x5589114d8de0 <e68503> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:1:3:3:1:2: SEL 0x5589112675e0 <e68504> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:1:3:3:1:2:1: VARREF 0x558911261a00 <e68403> {e32} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55891105ae60 <e21698> {c88} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:3:3:1:2:2: CONST 0x558911272620 <e40255> {e32} @dt=0x558910d08010@(G/w32)  32'h2
    1:2:3:2:1:3:3:1:2:3: CONST 0x5589112683c0 <e40256> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:1:3:3:2: COND 0x558911275140 <e41562> {e62} @dt=0x558910d08010@(G/w32)
    1:2:3:2:1:3:3:2:1: AND 0x5589114d8330 <e68449> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:1:3:3:2:1:1: CONST 0x5589114d80a0 <e68445> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:1:3:3:2:1:2: SEL 0x558911262ea0 <e68446> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:1:3:3:2:1:2:1: VARREF 0x558911261580 <e68405> {e32} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55891105ae60 <e21698> {c88} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:3:3:2:1:2:2: CONST 0x5589112680c0 <e40222> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:1:3:3:2:1:2:3: CONST 0x55891125b8c0 <e40223> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:1:3:3:2:2: COND 0x558911274e40 <e41477> {e62} @dt=0x558910d08010@(G/w32)
    1:2:3:2:1:3:3:2:2:1: AND 0x5589114d7c90 <e68421> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:1:3:3:2:2:1:1: CONST 0x5589114d7a00 <e68417> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:1:3:3:2:2:1:2: SEL 0x55891126eea0 <e68418> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:1:3:3:2:2:1:2:1: VARREF 0x558911275da0 <e68407> {e32} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55891105ae60 <e21698> {c88} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:3:3:2:2:1:2:2: CONST 0x5589112695c0 <e40189> {e32} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:2:1:3:3:2:2:1:2:3: CONST 0x5589112692c0 <e40190> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:1:3:3:2:2:2: NOT 0x558911278200 <e41438> {e62} @dt=0x558910d08010@(G/w32)
    1:2:3:2:1:3:3:2:2:2:1: OR 0x55891125e6e0 <e22384> {e62} @dt=0x558910d08010@(G/w32)
    1:2:3:2:1:3:3:2:2:2:1:1: VARREF 0x558911279340 <e22382> {e62} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55891105b760 <e21704> {c96} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:1:3:3:2:2:2:1:2: VARREF 0x558911261340 <e22383> {e62} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:1:3:3:2:2:3: XNOR 0x5589112604a0 <e41439> {e61} @dt=0x558910d08010@(G/w32)
    1:2:3:2:1:3:3:2:2:3:1: VARREF 0x558911262ba0 <e22376> {e61} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55891105b760 <e21704> {c96} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:1:3:3:2:2:3:2: VARREF 0x558911267460 <e22377> {e61} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:1:3:3:2:3: COND 0x558911265060 <e41478> {e60} @dt=0x558910d08010@(G/w32)
    1:2:3:2:1:3:3:2:3:1: AND 0x5589114d7fe0 <e68436> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:1:3:3:2:3:1:1: CONST 0x5589114d7d50 <e68432> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:1:3:3:2:3:1:2: SEL 0x5589112672e0 <e68433> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:1:3:3:2:3:1:2:1: VARREF 0x55891126f1a0 <e68422> {e32} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55891105ae60 <e21698> {c88} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:3:3:2:3:1:2:2: CONST 0x558911268fc0 <e40156> {e32} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:2:1:3:3:2:3:1:2:3: CONST 0x558911268cc0 <e40157> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:1:3:3:2:3:2: OR 0x5589112668c0 <e41461> {e60} @dt=0x558910d08010@(G/w32)
    1:2:3:2:1:3:3:2:3:2:1: VARREF 0x5589112795e0 <e22370> {e60} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55891105b760 <e21704> {c96} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:1:3:3:2:3:2:2: VARREF 0x5589112628a0 <e22371> {e60} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:1:3:3:2:3:3: AND 0x5589112678e0 <e41462> {e59} @dt=0x558910d08010@(G/w32)
    1:2:3:2:1:3:3:2:3:3:1: VARREF 0x55891126cfe0 <e22364> {e59} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55891105b760 <e21704> {c96} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:1:3:3:2:3:3:2: VARREF 0x55891127a6c0 <e22365> {e59} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:1:3:3:3: COND 0x55891126faa0 <e41563> {e58} @dt=0x558910d08010@(G/w32)
    1:2:3:2:1:3:3:3:1: AND 0x5589114d8d20 <e68494> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:1:3:3:3:1:1: CONST 0x5589114d8a90 <e68490> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:1:3:3:3:1:2: SEL 0x558911266fe0 <e68491> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:1:3:3:3:1:2:1: VARREF 0x558911260ec0 <e68450> {e32} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55891105ae60 <e21698> {c88} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:3:3:3:1:2:2: CONST 0x5589112686c0 <e40123> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:1:3:3:3:1:2:3: CONST 0x55891127e3e0 <e40124> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:1:3:3:3:2: COND 0x558911274b40 <e41546> {e58} @dt=0x558910d08010@(G/w32)
    1:2:3:2:1:3:3:3:2:1: AND 0x5589114d8680 <e68466> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:1:3:3:3:2:1:1: CONST 0x5589114d83f0 <e68462> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:1:3:3:3:2:1:2: SEL 0x558911268830 <e68463> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:1:3:3:3:2:1:2:1: VARREF 0x5589112625a0 <e68452> {e32} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55891105ae60 <e21698> {c88} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:3:3:3:2:1:2:2: CONST 0x558911267be0 <e40090> {e32} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:2:1:3:3:3:2:1:2:3: CONST 0x558911267d90 <e40091> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:1:3:3:3:2:2: SUB 0x55891125e3e0 <e41507> {e58} @dt=0x558910d08010@(G/w32)
    1:2:3:2:1:3:3:3:2:2:1: VARREF 0x55891126eba0 <e22358> {e58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55891105b760 <e21704> {c96} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:1:3:3:3:2:2:2: VARREF 0x55891127a9c0 <e22359> {e58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:1:3:3:3:2:3: SUB 0x558911260200 <e41508> {e57} @dt=0x558910f7b2d0@(G/sw32)
    1:2:3:2:1:3:3:3:2:3:1: VARREF 0x558911261100 <e22352> {e57} @dt=0x558910f7b2d0@(G/sw32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55891105b760 <e21704> {c96} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:1:3:3:3:2:3:2: VARREF 0x5589112622a0 <e22353> {e57} @dt=0x558910f7b2d0@(G/sw32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:1:3:3:3:3: COND 0x558911264d60 <e41547> {e56} @dt=0x558910d08010@(G/w32)
    1:2:3:2:1:3:3:3:3:1: AND 0x5589114d89d0 <e68481> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:1:3:3:3:3:1:1: CONST 0x5589114d8740 <e68477> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:1:3:3:3:3:1:2: SEL 0x55891125b4a0 <e68478> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:1:3:3:3:3:1:2:1: VARREF 0x55891127e5c0 <e68467> {e32} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55891105ae60 <e21698> {c88} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:3:3:3:3:1:2:2: CONST 0x55891125b5a0 <e40057> {e32} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:2:1:3:3:3:3:1:2:3: CONST 0x558911258a20 <e40058> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:1:3:3:3:3:2: ADD 0x558911266620 <e41530> {e56} @dt=0x558910d08010@(G/w32)
    1:2:3:2:1:3:3:3:3:2:1: VARREF 0x5589112575d0 <e22346> {e56} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55891105b760 <e21704> {c96} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:1:3:3:3:3:2:2: VARREF 0x558911260c80 <e22347> {e56} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:1:3:3:3:3:3: ADD 0x55891126c500 <e41531> {e55} @dt=0x558910f7b2d0@(G/sw32)
    1:2:3:2:1:3:3:3:3:3:1: VARREF 0x558911258c30 <e22340> {e55} @dt=0x558910f7b2d0@(G/sw32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55891105b760 <e21704> {c96} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:1:3:3:3:3:3:2: VARREF 0x558911258d80 <e22341> {e55} @dt=0x558910f7b2d0@(G/sw32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:2: VARREF 0x558911258ed0 <e22458> {e65} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x55891105bbe0 <e21707> {c99} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:3:3: IF 0x5589112c7980 <e43273> {e32}
    1:2:3:3:1: AND 0x5589114f01b0 <e68833> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:1:1: CONST 0x5589114eff60 <e68829> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:1:2: SEL 0x5589112c74b0 <e68830> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:1:2:1: VARREF 0x5589112c7580 <e68534> {e32} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55891105ae60 <e21698> {c88} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:3:1:2:2: CONST 0x5589112c76a0 <e40024> {e32} @dt=0x558910d08010@(G/w32)  32'h4
    1:2:3:3:1:2:3: CONST 0x5589112c7810 <e40025> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:2: IF 0x5589112c9b40 <e43303> {e32}
    1:2:3:3:2:1: AND 0x5589114ecda0 <e68580> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:2:1:1: CONST 0x5589114ecb50 <e68576> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:2:1:2: SEL 0x5589112c9670 <e68577> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:2:1:2:1: VARREF 0x5589112c9740 <e68536> {e32} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55891105ae60 <e21698> {c88} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:3:2:1:2:2: CONST 0x5589112c9860 <e39991> {e32} @dt=0x558910d08010@(G/w32)  32'h3
    1:2:3:3:2:1:2:3: CONST 0x5589112c99d0 <e39992> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:2:2: IF 0x5589112cc840 <e43343> {e32}
    1:2:3:3:2:2:1: AND 0x5589114ec780 <e68552> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:2:2:1:1: CONST 0x5589114ec530 <e68548> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:2:2:1:2: SEL 0x5589112cc370 <e68549> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:2:2:1:2:1: VARREF 0x5589112cc440 <e68538> {e32} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55891105ae60 <e21698> {c88} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:3:2:2:1:2:2: CONST 0x5589112cc560 <e39958> {e32} @dt=0x558910d08010@(G/w32)  32'h2
    1:2:3:3:2:2:1:2:3: CONST 0x5589112cc6d0 <e39959> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:2:2:2: ASSIGN 0x5589112757a0 <e43344> {e66} @dt=0x558910d08010@(G/w32)
    1:2:3:3:2:2:2:1: CONST 0x5589112cc910 <e25950> {e66} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:3:2:2:2:2: VARREF 0x5589112cca80 <e22472> {e66} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x55891105bbe0 <e21707> {c99} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:3:3:2:3: ASSIGN 0x5589112d19d0 <e43375> {e66} @dt=0x558910d08010@(G/w32)
    1:2:3:3:2:3:1: COND 0x5589112d1a90 <e41777> {e66} @dt=0x558910d08010@(G/w32)
    1:2:3:3:2:3:1:1: AND 0x5589114eca90 <e68567> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:2:3:1:1:1: CONST 0x5589114ec840 <e68563> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:2:3:1:1:2: SEL 0x5589112d1b50 <e68564> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:2:3:1:1:2:1: VARREF 0x5589112d1c20 <e68553> {e32} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55891105ae60 <e21698> {c88} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:3:2:3:1:1:2:2: CONST 0x5589112d1d40 <e39826> {e32} @dt=0x558910d08010@(G/w32)  32'h2
    1:2:3:3:2:3:1:1:2:3: CONST 0x5589112d1eb0 <e39827> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:2:3:1:2: CONST 0x5589112d2020 <e41774> {e66} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:3:2:3:1:3: VARREF 0x5589112d2190 <e41775> {e44} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:3:2:3:2: VARREF 0x5589112d22e0 <e22472> {e66} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x55891105bbe0 <e21707> {c99} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:3:3:3: ASSIGN 0x5589112d2430 <e43376> {e66} @dt=0x558910d08010@(G/w32)
    1:2:3:3:3:1: COND 0x5589112d24f0 <e42040> {e66} @dt=0x558910d08010@(G/w32)
    1:2:3:3:3:1:1: AND 0x5589114efea0 <e68820> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:1:1:1: CONST 0x5589114efc50 <e68816> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:1:1:2: SEL 0x5589112d25b0 <e68817> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:1:1:2:1: VARREF 0x5589112d2680 <e68581> {e32} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55891105ae60 <e21698> {c88} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:1:2:2: CONST 0x5589112d27d0 <e39694> {e32} @dt=0x558910d08010@(G/w32)  32'h3
    1:2:3:3:3:1:1:2:3: CONST 0x5589112d2940 <e39695> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:1:2: COND 0x5589112d2ab0 <e42037> {e66} @dt=0x558910d08010@(G/w32)
    1:2:3:3:3:1:2:1: AND 0x5589114ed3c0 <e68612> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:1:2:1:1: CONST 0x5589114ed170 <e68608> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:1:2:1:2: SEL 0x5589112d2b70 <e68609> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:1:2:1:2:1: VARREF 0x5589112d2c40 <e68583> {e32} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55891105ae60 <e21698> {c88} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:2:1:2:2: CONST 0x5589112d2d90 <e39661> {e32} @dt=0x558910d08010@(G/w32)  32'h2
    1:2:3:3:3:1:2:1:2:3: CONST 0x5589112d2f00 <e39662> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:1:2:2: CONST 0x5589112d3070 <e41860> {e66} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:3:3:1:2:3: COND 0x5589112d3220 <e41861> {e66} @dt=0x558910d08010@(G/w32)
    1:2:3:3:3:1:2:3:1: AND 0x5589114ed0b0 <e68599> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:1:2:3:1:1: CONST 0x5589114ece60 <e68595> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:1:2:3:1:2: SEL 0x5589112d32e0 <e68596> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:1:2:3:1:2:1: VARREF 0x5589112d33b0 <e68585> {e32} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55891105ae60 <e21698> {c88} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:2:3:1:2:2: CONST 0x5589112d3500 <e39628> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:1:2:3:1:2:3: CONST 0x5589112d36b0 <e39629> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:1:2:3:2: CONST 0x5589112d3860 <e41844> {e66} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:3:3:1:2:3:3: VARREF 0x5589112d3a10 <e41845> {e40} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:3:3:1:3: COND 0x5589112d3b60 <e42038> {e38} @dt=0x558910d08010@(G/w32)
    1:2:3:3:3:1:3:1: AND 0x5589114efb90 <e68807> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:1:3:1:1: CONST 0x5589114ef940 <e68803> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:1:3:1:2: SEL 0x5589112d3c20 <e68804> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:1:3:1:2:1: VARREF 0x5589112d3cf0 <e68613> {e32} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55891105ae60 <e21698> {c88} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:3:1:2:2: CONST 0x5589112d3e40 <e39562> {e32} @dt=0x558910d08010@(G/w32)  32'h2
    1:2:3:3:3:1:3:1:2:3: CONST 0x5589112d3ff0 <e39563> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:1:3:2: COND 0x5589112d41a0 <e42021> {e38} @dt=0x558910d08010@(G/w32)
    1:2:3:3:3:1:3:2:1: AND 0x5589114ee620 <e68704> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:1:3:2:1:1: CONST 0x5589114ee3d0 <e68700> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:1:3:2:1:2: SEL 0x5589112d4260 <e68701> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:1:3:2:1:2:1: VARREF 0x5589112d4330 <e68615> {e32} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55891105ae60 <e21698> {c88} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:3:2:1:2:2: CONST 0x5589112d4480 <e39529> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:1:3:2:1:2:3: CONST 0x5589112d4630 <e39530> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:1:3:2:2: COND 0x5589112d47e0 <e41936> {e38} @dt=0x558910d08010@(G/w32)
    1:2:3:3:3:1:3:2:2:1: AND 0x5589114edcf0 <e68661> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:1:3:2:2:1:1: CONST 0x5589114edaa0 <e68657> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:1:3:2:2:1:2: SEL 0x5589112d48a0 <e68658> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:1:3:2:2:1:2:1: VARREF 0x5589112d4970 <e68617> {e32} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55891105ae60 <e21698> {c88} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:3:2:2:1:2:2: CONST 0x5589112d4ac0 <e39496> {e32} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:3:3:1:3:2:2:1:2:3: CONST 0x5589112d4c70 <e39497> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:1:3:2:2:2: SHIFTR 0x5589112d4e20 <e41897> {e38} @dt=0x558910d08010@(G/w32)
    1:2:3:3:3:1:3:2:2:2:1: VARREF 0x5589112d4ee0 <e22204> {e38} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:3:3:1:3:2:2:2:2: AND 0x5589114ed6d0 <e68633> {e38} @dt=0x5589114d02a0@(G/wu32/5)
    1:2:3:3:3:1:3:2:2:2:2:1: CONST 0x5589114ed480 <e68629> {e38} @dt=0x558910d08010@(G/w32)  32'h1f
    1:2:3:3:3:1:3:2:2:2:2:2: SEL 0x5589112d5030 <e68630> {e38} @dt=0x5589114d02a0@(G/wu32/5) decl[31:0]]
    1:2:3:3:3:1:3:2:2:2:2:2:1: VARREF 0x5589112d5100 <e22205> {e38} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55891105b760 <e21704> {c96} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:3:3:1:3:2:2:2:2:2:2: CONST 0x5589112d5250 <e68619> {e38} @dt=0x5589114b73d0@(G/swu32/5)  5'h0
    1:2:3:3:3:1:3:2:2:2:2:2:3: CONST 0x5589112d5400 <e22215> {e38} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:3:3:3:1:3:2:2:3: SHIFTR 0x5589112d55b0 <e41898> {e37} @dt=0x558910d08010@(G/w32)
    1:2:3:3:3:1:3:2:2:3:1: VARREF 0x5589112d5670 <e22187> {e37} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:3:3:1:3:2:2:3:2: AND 0x5589114ed9e0 <e68648> {e37} @dt=0x5589114d02a0@(G/wu32/5)
    1:2:3:3:3:1:3:2:2:3:2:1: CONST 0x5589114ed790 <e68644> {e37} @dt=0x558910d08010@(G/w32)  32'h1f
    1:2:3:3:3:1:3:2:2:3:2:2: SEL 0x5589112d57c0 <e68645> {e37} @dt=0x5589114d02a0@(G/wu32/5) decl[31:0]]
    1:2:3:3:3:1:3:2:2:3:2:2:1: VARREF 0x5589112d5890 <e22188> {e37} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55891105b760 <e21704> {c96} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:3:3:1:3:2:2:3:2:2:2: CONST 0x5589112d59e0 <e68634> {e37} @dt=0x5589114b73d0@(G/swu32/5)  5'h0
    1:2:3:3:3:1:3:2:2:3:2:2:3: CONST 0x5589112d5b90 <e22198> {e37} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:3:3:3:1:3:2:3: COND 0x5589112d5d40 <e41937> {e66} @dt=0x558910d08010@(G/w32)
    1:2:3:3:3:1:3:2:3:1: AND 0x5589114ee310 <e68691> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:1:3:2:3:1:1: CONST 0x5589114ee0c0 <e68687> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:1:3:2:3:1:2: SEL 0x5589112d5e00 <e68688> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:1:3:2:3:1:2:1: VARREF 0x5589112d5ed0 <e68662> {e32} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55891105ae60 <e21698> {c88} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:3:2:3:1:2:2: CONST 0x5589112d6020 <e39463> {e32} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:3:3:1:3:2:3:1:2:3: CONST 0x5589112d61d0 <e39464> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:1:3:2:3:2: CONST 0x5589112d6380 <e41920> {e66} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:3:3:1:3:2:3:3: SHIFTL 0x5589112d6530 <e41921> {e36} @dt=0x558910d08010@(G/w32)
    1:2:3:3:3:1:3:2:3:3:1: VARREF 0x5589112d65f0 <e22170> {e36} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:3:3:1:3:2:3:3:2: AND 0x5589114ee000 <e68678> {e36} @dt=0x5589114d02a0@(G/wu32/5)
    1:2:3:3:3:1:3:2:3:3:2:1: CONST 0x5589114eddb0 <e68674> {e36} @dt=0x558910d08010@(G/w32)  32'h1f
    1:2:3:3:3:1:3:2:3:3:2:2: SEL 0x5589112d6740 <e68675> {e36} @dt=0x5589114d02a0@(G/wu32/5) decl[31:0]]
    1:2:3:3:3:1:3:2:3:3:2:2:1: VARREF 0x5589112d6810 <e22171> {e36} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55891105b760 <e21704> {c96} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:3:3:1:3:2:3:3:2:2:2: CONST 0x5589112d6960 <e68664> {e36} @dt=0x5589114b73d0@(G/swu32/5)  5'h0
    1:2:3:3:3:1:3:2:3:3:2:2:3: CONST 0x5589112d6b10 <e22181> {e36} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:3:3:3:1:3:3: COND 0x5589112d6cc0 <e42022> {e35} @dt=0x558910d08010@(G/w32)
    1:2:3:3:3:1:3:3:1: AND 0x5589114ef880 <e68794> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:1:3:3:1:1: CONST 0x5589114ef630 <e68790> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:1:3:3:1:2: SEL 0x5589112d6d80 <e68791> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:1:3:3:1:2:1: VARREF 0x5589112d6e50 <e68705> {e32} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55891105ae60 <e21698> {c88} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:3:3:1:2:2: CONST 0x5589112d6fa0 <e39430> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:1:3:3:1:2:3: CONST 0x5589112d7150 <e39431> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:1:3:3:2: COND 0x5589112d7300 <e42005> {e35} @dt=0x558910d08010@(G/w32)
    1:2:3:3:3:1:3:3:2:1: AND 0x5589114eec40 <e68736> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:1:3:3:2:1:1: CONST 0x5589114ee9f0 <e68732> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:1:3:3:2:1:2: SEL 0x5589112d73c0 <e68733> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:1:3:3:2:1:2:1: VARREF 0x5589112d7490 <e68707> {e32} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55891105ae60 <e21698> {c88} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:3:3:2:1:2:2: CONST 0x5589112d75e0 <e39397> {e32} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:3:3:1:3:3:2:1:2:3: CONST 0x5589112d7790 <e39398> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:1:3:3:2:2: SHIFTR 0x5589112d7940 <e41966> {e35} @dt=0x558910d08010@(G/w32)
    1:2:3:3:3:1:3:3:2:2:1: VARREF 0x5589112d7a00 <e22164> {e35} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:3:3:1:3:3:2:2:2: AND 0x5589114ee930 <e68723> {e21} @dt=0x5589114d02a0@(G/wu32/5)
    1:2:3:3:3:1:3:3:2:2:2:1: CONST 0x5589114ee6e0 <e68719> {e21} @dt=0x558910d08010@(G/w32)  32'h1f
    1:2:3:3:3:1:3:3:2:2:2:2: SEL 0x5589113e0f10 <e68720> {e21} @dt=0x5589114d02a0@(G/wu32/5) decl[31:0]]
    1:2:3:3:3:1:3:3:2:2:2:2:1: VARREF 0x5589113e0fe0 <e21994> {e21} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55891105b760 <e21704> {c96} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:3:3:1:3:3:2:2:2:2:2: CONST 0x5589113e1130 <e68709> {e21} @dt=0x5589114b73d0@(G/swu32/5)  5'h6
    1:2:3:3:3:1:3:3:2:2:2:2:3: CONST 0x5589113e12a0 <e22004> {e21} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:3:3:3:1:3:3:2:3: CONST 0x5589112d7ca0 <e41967> {e66} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:3:3:1:3:3:3: COND 0x5589112d7e50 <e42006> {e34} @dt=0x558910d08010@(G/w32)
    1:2:3:3:3:1:3:3:3:1: AND 0x5589114ef570 <e68781> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:1:3:3:3:1:1: CONST 0x5589114ef320 <e68777> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:1:3:3:3:1:2: SEL 0x5589112d7f10 <e68778> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:1:3:3:3:1:2:1: VARREF 0x5589112d7fe0 <e68737> {e32} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55891105ae60 <e21698> {c88} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:3:3:3:1:2:2: CONST 0x5589112d8130 <e39364> {e32} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:3:3:1:3:3:3:1:2:3: CONST 0x5589112d82e0 <e39365> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:1:3:3:3:2: SHIFTR 0x5589112d8490 <e41989> {e34} @dt=0x558910d08010@(G/w32)
    1:2:3:3:3:1:3:3:3:2:1: VARREF 0x5589112d8550 <e22158> {e34} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:3:3:1:3:3:3:2:2: AND 0x5589114eef50 <e68753> {e21} @dt=0x5589114d02a0@(G/wu32/5)
    1:2:3:3:3:1:3:3:3:2:2:1: CONST 0x5589114eed00 <e68749> {e21} @dt=0x558910d08010@(G/w32)  32'h1f
    1:2:3:3:3:1:3:3:3:2:2:2: SEL 0x5589113e1410 <e68750> {e21} @dt=0x5589114d02a0@(G/wu32/5) decl[31:0]]
    1:2:3:3:3:1:3:3:3:2:2:2:1: VARREF 0x5589113e14e0 <e21994> {e21} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55891105b760 <e21704> {c96} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:3:3:1:3:3:3:2:2:2:2: CONST 0x5589113e1630 <e68739> {e21} @dt=0x5589114b73d0@(G/swu32/5)  5'h6
    1:2:3:3:3:1:3:3:3:2:2:2:3: CONST 0x5589113e17a0 <e22004> {e21} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:3:3:3:1:3:3:3:3: SHIFTL 0x5589112d87f0 <e41990> {e33} @dt=0x558910d08010@(G/w32)
    1:2:3:3:3:1:3:3:3:3:1: VARREF 0x5589112d88b0 <e22152> {e33} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:3:3:1:3:3:3:3:2: AND 0x5589114ef260 <e68768> {e21} @dt=0x5589114d02a0@(G/wu32/5)
    1:2:3:3:3:1:3:3:3:3:2:1: CONST 0x5589114ef010 <e68764> {e21} @dt=0x558910d08010@(G/w32)  32'h1f
    1:2:3:3:3:1:3:3:3:3:2:2: SEL 0x5589113e1930 <e68765> {e21} @dt=0x5589114d02a0@(G/wu32/5) decl[31:0]]
    1:2:3:3:3:1:3:3:3:3:2:2:1: VARREF 0x5589113e1a00 <e21994> {e21} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55891105b760 <e21704> {c96} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:3:3:1:3:3:3:3:2:2:2: CONST 0x5589113e1b50 <e68754> {e21} @dt=0x5589114b73d0@(G/swu32/5)  5'h6
    1:2:3:3:3:1:3:3:3:3:2:2:3: CONST 0x5589113e1d00 <e22004> {e21} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:3:3:3:2: VARREF 0x5589112d8b50 <e22472> {e66} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_execute [LV] => VAR 0x55891105bbe0 <e21707> {c99} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:3: COMMENT 0x5589114ac0e0 <e60321> {e29}  ALWAYS
    1:2:3: ASSIGN 0x5589112c3800 <e60323> {e31} @dt=0x558910da4670@(G/w64)
    1:2:3:1: CONST 0x5589112c38c0 <e25853> {e31} @dt=0x558910da4670@(G/w64)  64'h0
    1:2:3:2: VARREF 0x5589112c3a30 <e22148> {e31} @dt=0x558910da4670@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x5589110bf430 <e21993> {e19} @dt=0x558910da4670@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3: IF 0x5589112c4900 <e43222> {e32}
    1:2:3:1: AND 0x5589114f2050 <e68983> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:1:1: CONST 0x5589114f1e00 <e68979> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:1:2: NOT 0x5589113e2c20 <e68980> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:1:2:1: SEL 0x5589112c4430 <e68848> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:1:2:1:1: VARREF 0x5589112c4500 <e68847> {e32} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55891105ae60 <e21698> {c88} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:1:2:1:2: CONST 0x5589112c4620 <e40585> {e32} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:3:1:2:1:3: CONST 0x5589112c4790 <e40586> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2: IF 0x5589112c84c0 <e52851> {e32}
    1:2:3:2:1: AND 0x5589114f1d40 <e68970> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:1:1: CONST 0x5589114f1af0 <e68966> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:1:2: SEL 0x5589112c7ff0 <e68967> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:1:2:1: VARREF 0x5589112c80c0 <e68850> {e32} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55891105ae60 <e21698> {c88} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:1:2:2: CONST 0x5589112c81e0 <e40024> {e32} @dt=0x558910d08010@(G/w32)  32'h4
    1:2:3:2:1:2:3: CONST 0x5589112c8350 <e40025> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:2: IF 0x5589112ca0e0 <e43308> {e32}
    1:2:3:2:2:1: AND 0x5589114f1a30 <e68957> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:2:1:1: CONST 0x5589114f17e0 <e68953> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:2:1:2: SEL 0x5589112c9c10 <e68954> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:2:1:2:1: VARREF 0x5589112c9ce0 <e68852> {e32} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55891105ae60 <e21698> {c88} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:2:1:2:2: CONST 0x5589112c9e00 <e39991> {e32} @dt=0x558910d08010@(G/w32)  32'h3
    1:2:3:2:2:1:2:3: CONST 0x5589112c9f70 <e39992> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:2:2: IF 0x5589112cb1c0 <e43323> {e32}
    1:2:3:2:2:2:1: AND 0x5589114f1720 <e68944> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:2:2:1:1: CONST 0x5589114f14d0 <e68940> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:2:2:1:2: NOT 0x5589113e2ce0 <e68941> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:2:2:1:2:1: SEL 0x5589112cacf0 <e68855> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:2:2:1:2:1:1: VARREF 0x5589112cadc0 <e68854> {e32} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55891105ae60 <e21698> {c88} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:2:2:1:2:1:2: CONST 0x5589112caee0 <e39958> {e32} @dt=0x558910d08010@(G/w32)  32'h2
    1:2:3:2:2:2:1:2:1:3: CONST 0x5589112cb050 <e39959> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:2:2:2: IF 0x5589112cd070 <e52845> {e32}
    1:2:3:2:2:2:2:1: AND 0x5589114f1410 <e68931> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:2:2:2:1:1: CONST 0x5589114f11c0 <e68927> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:2:2:2:1:2: SEL 0x5589112ccba0 <e68928> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:2:2:2:1:2:1: VARREF 0x5589112ccc70 <e68857> {e32} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55891105ae60 <e21698> {c88} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:2:2:2:1:2:2: CONST 0x5589112ccd90 <e39925> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:2:2:2:1:2:3: CONST 0x5589112ccf00 <e39926> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:2:2:2:2: IF 0x5589112ce2b0 <e43364> {e32}
    1:2:3:2:2:2:2:2:1: AND 0x5589114f07d0 <e68873> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:2:2:2:2:1:1: CONST 0x5589114f0580 <e68869> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:2:2:2:2:1:2: SEL 0x5589112cdd50 <e68870> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:2:2:2:2:1:2:1: VARREF 0x5589112cde20 <e68859> {e32} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55891105ae60 <e21698> {c88} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:2:2:2:2:1:2:2: CONST 0x5589112cdf70 <e39892> {e32} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:2:2:2:2:2:1:2:3: CONST 0x5589112ce100 <e39893> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:2:2:2:2:2: ASSIGN 0x5589112cea30 <e43370> {e52} @dt=0x558910da4670@(G/w64)
    1:2:3:2:2:2:2:2:2:1: CONCAT 0x5589112ceaf0 <e25248> {e52} @dt=0x558910da4670@(G/w64)
    1:2:3:2:2:2:2:2:2:1:1: DIV 0x5589112cebb0 <e22299> {e52} @dt=0x558910d08010@(G/w32)
    1:2:3:2:2:2:2:2:2:1:1:1: VARREF 0x5589112cec70 <e22297> {e52} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55891105b760 <e21704> {c96} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:2:2:2:2:2:1:1:2: VARREF 0x5589112cedc0 <e22298> {e52} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:2:2:2:2:2:1:2: CONST 0x5589112cef10 <e24301> {e52} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:2:2:2:2:2:2:2: VARREF 0x5589112cf0c0 <e22315> {e52} @dt=0x558910da4670@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x5589110bf430 <e21993> {e19} @dt=0x558910da4670@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:2:2:2:2:2:2: ASSIGN 0x5589114fdf90 <e70161#> {e53} @dt=0x558910da4670@(G/w64)
    1:2:3:2:2:2:2:2:2:1: ADD 0x5589112cf2e0 <e70155#> {e53} @dt=0x558910da4670@(G/w64)
    1:2:3:2:2:2:2:2:2:1:1: VARREF 0x5589112cf3a0 <e22317> {e53} @dt=0x558910da4670@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [RV] <- VAR 0x5589110bf430 <e21993> {e19} @dt=0x558910da4670@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:2:2:2:2:2:2:1:2: EXTEND 0x5589112cf500 <e25264> {e53} @dt=0x558910da4670@(G/w64)
    1:2:3:2:2:2:2:2:2:1:2:1: MODDIV 0x5589112cf5c0 <e25255> {e53} @dt=0x558910d08010@(G/w32)
    1:2:3:2:2:2:2:2:2:1:2:1:1: VARREF 0x5589112cf680 <e22330> {e53} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55891105b760 <e21704> {c96} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:2:2:2:2:2:1:2:1:2: VARREF 0x5589112cf7d0 <e22331> {e53} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:2:2:2:2:2:2: VARREF 0x5589114fde70 <e70156#> {e53} @dt=0x558910da4670@(G/w64)  __Vtemp3 [LV] => VAR 0x5589114fdbd0 <e70148#> {e53} @dt=0x558910da4670@(G/w64)  __Vtemp3 STMTTEMP
    1:2:3:2:2:2:2:2:2: ASSIGN 0x5589112cf220 <e70159#> {e53} @dt=0x558910da4670@(G/w64)
    1:2:3:2:2:2:2:2:2:1: VARREF 0x5589114fdd50 <e70151#> {e53} @dt=0x558910da4670@(G/w64)  __Vtemp3 [RV] <- VAR 0x5589114fdbd0 <e70148#> {e53} @dt=0x558910da4670@(G/w64)  __Vtemp3 STMTTEMP
    1:2:3:2:2:2:2:2:2:2: VARREF 0x5589112cf920 <e22337> {e53} @dt=0x558910da4670@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x5589110bf430 <e21993> {e19} @dt=0x558910da4670@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:2:2:2:2:2:3: ASSIGN 0x5589112cfa80 <e43372> {e48} @dt=0x558910da4670@(G/w64)
    1:2:3:2:2:2:2:2:3:1: CONCAT 0x5589112cfb40 <e25226> {e48} @dt=0x558910da4670@(G/w64)
    1:2:3:2:2:2:2:2:3:1:1: DIVS 0x5589112cfc00 <e22256> {e48} @dt=0x558910f7b2d0@(G/sw32)
    1:2:3:2:2:2:2:2:3:1:1:1: VARREF 0x5589112cfcc0 <e22254> {e48} @dt=0x558910f7b2d0@(G/sw32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55891105b760 <e21704> {c96} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:2:2:2:2:3:1:1:2: VARREF 0x5589112cfe10 <e22255> {e48} @dt=0x558910f7b2d0@(G/sw32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:2:2:2:2:3:1:2: CONST 0x5589112cff60 <e24277> {e48} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:2:2:2:2:2:3:2: VARREF 0x5589112d0110 <e22272> {e48} @dt=0x558910da4670@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x5589110bf430 <e21993> {e19} @dt=0x558910da4670@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:2:2:2:2:2:3: ASSIGN 0x5589114fe410 <e70178#> {e49} @dt=0x558910da4670@(G/w64)
    1:2:3:2:2:2:2:2:3:1: ADD 0x5589112d0330 <e70172#> {e49} @dt=0x558910da4670@(G/w64)
    1:2:3:2:2:2:2:2:3:1:1: VARREF 0x5589112d03f0 <e22274> {e49} @dt=0x558910da4670@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [RV] <- VAR 0x5589110bf430 <e21993> {e19} @dt=0x558910da4670@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:2:2:2:2:2:3:1:2: EXTEND 0x5589112d0550 <e25242> {e49} @dt=0x558910da4670@(G/w64)
    1:2:3:2:2:2:2:2:3:1:2:1: MODDIVS 0x5589112d0610 <e25233> {e49} @dt=0x558910f7b2d0@(G/sw32)
    1:2:3:2:2:2:2:2:3:1:2:1:1: VARREF 0x5589112d06d0 <e22287> {e49} @dt=0x558910f7b2d0@(G/sw32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55891105b760 <e21704> {c96} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:2:2:2:2:3:1:2:1:2: VARREF 0x5589112d0820 <e22288> {e49} @dt=0x558910f7b2d0@(G/sw32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:2:2:2:2:3:2: VARREF 0x5589114fe2f0 <e70173#> {e49} @dt=0x558910da4670@(G/w64)  __Vtemp4 [LV] => VAR 0x5589114fe050 <e70165#> {e49} @dt=0x558910da4670@(G/w64)  __Vtemp4 STMTTEMP
    1:2:3:2:2:2:2:2:3: ASSIGN 0x5589112d0270 <e70176#> {e49} @dt=0x558910da4670@(G/w64)
    1:2:3:2:2:2:2:2:3:1: VARREF 0x5589114fe1d0 <e70168#> {e49} @dt=0x558910da4670@(G/w64)  __Vtemp4 [RV] <- VAR 0x5589114fe050 <e70165#> {e49} @dt=0x558910da4670@(G/w64)  __Vtemp4 STMTTEMP
    1:2:3:2:2:2:2:2:3:2: VARREF 0x5589112d0970 <e22294> {e49} @dt=0x558910da4670@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x5589110bf430 <e21993> {e19} @dt=0x558910da4670@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:2:2:2:2:3: ASSIGN 0x5589112d0ad0 <e43374> {e46} @dt=0x558910da4670@(G/w64)
    1:2:3:2:2:2:2:3:1: COND 0x5589112d0b90 <e41655> {e46} @dt=0x558910da4670@(G/w64)
    1:2:3:2:2:2:2:3:1:1: AND 0x5589114f1100 <e68918> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:2:2:2:3:1:1:1: CONST 0x5589114f0eb0 <e68914> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:2:2:2:3:1:1:2: SEL 0x5589112d0c50 <e68915> {e32} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:2:2:2:2:3:1:1:2:1: VARREF 0x5589112d0d20 <e68874> {e32} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55891105ae60 <e21698> {c88} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3:2:2:2:2:3:1:1:2:2: CONST 0x5589112d0e70 <e39859> {e32} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:2:2:2:2:3:1:1:2:3: CONST 0x5589112d0fe0 <e39860> {e32} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:2:2:2:3:1:2: MUL 0x5589112d1170 <e41652> {e46} @dt=0x558910da4670@(G/w64)
    1:2:3:2:2:2:2:3:1:2:1: EXTEND 0x5589113e2470 <e52841> {e24} @dt=0x558910da4670@(G/w64)
    1:2:3:2:2:2:2:3:1:2:1:1: VARREF 0x5589113e2530 <e25195> {e24} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55891105b760 <e21704> {c96} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:2:2:2:3:1:2:2: EXTEND 0x5589113e2a10 <e52862> {e25} @dt=0x558910da4670@(G/w64)
    1:2:3:2:2:2:2:3:1:2:2:1: VARREF 0x5589113e2ad0 <e25211> {e25} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:2:2:2:3:1:3: MULS 0x5589112d14f0 <e41653> {e45} @dt=0x558910f71c30@(G/sw64)
    1:2:3:2:2:2:2:3:1:3:1: CONCAT 0x558911405aa0 <e53409> {e22} @dt=0x558910da4670@(G/w64)
    1:2:3:2:2:2:2:3:1:3:1:1: REPLICATE 0x558911405b60 <e22030> {e22} @dt=0x558910d08010@(G/w32)
    1:2:3:2:2:2:2:3:1:3:1:1:1: AND 0x5589114f0ae0 <e68890> {e22} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:2:2:2:3:1:3:1:1:1:1: CONST 0x5589114f0890 <e68886> {e22} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:2:2:2:3:1:3:1:1:1:2: SEL 0x558911405c20 <e68887> {e22} @dt=0x5589114dbb10@(G/wu32/1) decl[31:0]]
    1:2:3:2:2:2:2:3:1:3:1:1:1:2:1: VARREF 0x558911405cf0 <e22008> {e22} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55891105b760 <e21704> {c96} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:2:2:2:3:1:3:1:1:1:2:2: CONST 0x558911405e40 <e68876> {e22} @dt=0x5589114b73d0@(G/swu32/5)  5'h1f
    1:2:3:2:2:2:2:3:1:3:1:1:1:2:3: CONST 0x558911405fb0 <e22018> {e22} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:2:2:2:3:1:3:1:1:2: CONST 0x558911406120 <e22029> {e22} @dt=0x558910f7b2d0@(G/sw32)  32'sh20
    1:2:3:2:2:2:2:3:1:3:1:2: VARREF 0x558911406290 <e25168> {e22} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55891105b760 <e21704> {c96} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:2:2:2:3:1:3:2: CONCAT 0x558911406e70 <e53418> {e23} @dt=0x558910da4670@(G/w64)
    1:2:3:2:2:2:2:3:1:3:2:1: REPLICATE 0x558911406f30 <e22068> {e23} @dt=0x558910d08010@(G/w32)
    1:2:3:2:2:2:2:3:1:3:2:1:1: AND 0x5589114f0df0 <e68905> {e23} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:2:2:2:3:1:3:2:1:1:1: CONST 0x5589114f0ba0 <e68901> {e23} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:2:2:2:3:1:3:2:1:1:2: SEL 0x558911406ff0 <e68902> {e23} @dt=0x5589114dbb10@(G/wu32/1) decl[31:0]]
    1:2:3:2:2:2:2:3:1:3:2:1:1:2:1: VARREF 0x5589114070c0 <e22046> {e23} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:2:2:2:3:1:3:2:1:1:2:2: CONST 0x558911407210 <e68891> {e23} @dt=0x5589114b73d0@(G/swu32/5)  5'h1f
    1:2:3:2:2:2:2:3:1:3:2:1:1:2:3: CONST 0x558911407380 <e22056> {e23} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:2:2:2:3:1:3:2:1:2: CONST 0x558911407530 <e22067> {e23} @dt=0x558910f7b2d0@(G/sw32)  32'sh20
    1:2:3:2:2:2:2:3:1:3:2:2: VARREF 0x5589114076e0 <e25181> {e23} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:2:2:2:3:2: VARREF 0x5589112d1870 <e22251> {e46} @dt=0x558910da4670@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x5589110bf430 <e21993> {e19} @dt=0x558910da4670@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3: ASSIGN 0x5589112d8ca0 <e43377> {e68} @dt=0x558910d08010@(G/w32)
    1:2:3:1: SEL 0x5589112d8d60 <e22485> {e68} @dt=0x558910d08010@(G/w32) decl[63:0]]
    1:2:3:1:1: VARREF 0x5589112d8e30 <e22474> {e68} @dt=0x558910da4670@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [RV] <- VAR 0x5589110bf430 <e21993> {e19} @dt=0x558910da4670@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:1:2: CONST 0x5589112d8f50 <e68984> {e68} @dt=0x5589114b5770@(G/swu32/6)  6'h20
    1:2:3:1:3: CONST 0x5589112d90c0 <e22484> {e68} @dt=0x558910d08010@(G/w32)  32'h20
    1:2:3:2: VARREF 0x5589112d9230 <e22486> {e68} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_HI_output_execute [LV] => VAR 0x55891105bd60 <e21708> {c100} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_HI_output_execute VAR
    1:2:3: ASSIGN 0x5589112d9380 <e43378> {e69} @dt=0x558910d08010@(G/w32)
    1:2:3:1: SEL 0x5589112d9440 <e22499> {e69} @dt=0x558910d08010@(G/w32) decl[63:0]]
    1:2:3:1:1: VARREF 0x5589112d9510 <e22488> {e69} @dt=0x558910da4670@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [RV] <- VAR 0x5589110bf430 <e21993> {e19} @dt=0x558910da4670@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:1:2: CONST 0x5589112d9670 <e68985> {e69} @dt=0x5589114b5770@(G/swu32/6)  6'h0
    1:2:3:1:3: CONST 0x5589112d97e0 <e22498> {e69} @dt=0x558910d08010@(G/w32)  32'h20
    1:2:3:2: VARREF 0x5589112d9950 <e22500> {e69} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_LO_output_execute [LV] => VAR 0x55891105bee0 <e21709> {c101} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_LO_output_execute VAR
    1:2: CFUNC 0x5589114d1900 <e63815> {n22}  _multiclk__TOP__6 [STATICU]
    1:2:3: ASSIGNW 0x55891113ef10 <e59579> {n22} @dt=0x558910d08010@(G/w32)
    1:2:3:1: COND 0x55891113efd0 <e23429> {n22} @dt=0x558910d08010@(G/w32)
    1:2:3:1:1: VARREF 0x55891113f090 <e68986> {n22} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__HI_LO_output [RV] <- VAR 0x558911054390 <e21567> {c29} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__HI_LO_output VAR
    1:2:3:1:2: VARREF 0x55891113f1b0 <e23427> {n22} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file__DOT__LO_reg [RV] <- VAR 0x5589110651d0 <e23367> {n14} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file__DOT__LO_reg VAR
    1:2:3:1:3: COND 0x5589113e9790 <e53247> {n20} @dt=0x558910d08010@(G/w32)
    1:2:3:1:3:1: NEQ 0x5589113e9850 <e68990> {n20} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:3:1:1: CONST 0x5589113e9910 <e68987> {n20} @dt=0x5589114d02a0@(G/wu32/5)  5'h0
    1:2:3:1:3:1:2: AND 0x5589114f2360 <e69003> {c64} @dt=0x5589114d02a0@(G/wu32/5)
    1:2:3:1:3:1:2:1: CONST 0x5589114f2110 <e68999> {c64} @dt=0x558910d08010@(G/w32)  32'h1f
    1:2:3:1:3:1:2:2: SEL 0x5589113e9a80 <e69000> {c64} @dt=0x5589114d02a0@(G/wu32/5) decl[31:0]]
    1:2:3:1:3:1:2:2:1: VARREF 0x5589113e9b50 <e21604> {c64} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:3:1:2:2:2: CONST 0x5589113e9ca0 <e68988> {c64} @dt=0x5589114b73d0@(G/swu32/5)  5'h15
    1:2:3:1:3:1:2:2:3: CONST 0x5589113e9e30 <e21614> {c64} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:3:1:3:2: ARRAYSEL 0x5589113e9fe0 <e23384> {n20} @dt=0x558910d08010@(G/w32)
    1:2:3:1:3:2:1: VARREF 0x5589113ea0a0 <e16221> {n20} @dt=0x558910e7b5b0@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers [RV] <- VAR 0x558911064ed0 <e16162> {n13} @dt=0x558910e7b5b0@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers VAR
    1:2:3:1:3:2:2: AND 0x5589114f2670 <e69018> {c64} @dt=0x5589114d02a0@(G/wu32/5)
    1:2:3:1:3:2:2:1: CONST 0x5589114f2420 <e69014> {c64} @dt=0x558910d08010@(G/w32)  32'h1f
    1:2:3:1:3:2:2:2: SEL 0x5589113ea200 <e69015> {c64} @dt=0x5589114d02a0@(G/wu32/5) decl[31:0]]
    1:2:3:1:3:2:2:2:1: VARREF 0x5589113ea2d0 <e21604> {c64} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:3:2:2:2:2: CONST 0x5589113ea420 <e69004> {c64} @dt=0x5589114b73d0@(G/swu32/5)  5'h15
    1:2:3:1:3:2:2:2:3: CONST 0x5589113ea5d0 <e21614> {c64} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:3:1:3:3: CONST 0x5589113ea780 <e23394> {n20} @dt=0x558910f7b2d0@(G/sw32)  32'sh0
    1:2:3:2: VARREF 0x55891113f3f0 <e23430> {n22} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_decode [LV] => VAR 0x558911059f60 <e21688> {c75} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_decode VAR
    1:2:3: ASSIGNW 0x55891113f510 <e59582> {n23} @dt=0x558910d08010@(G/w32)
    1:2:3:1: COND 0x55891113f5d0 <e23435> {n23} @dt=0x558910d08010@(G/w32)
    1:2:3:1:1: VARREF 0x55891113f690 <e69019> {n23} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__HI_LO_output [RV] <- VAR 0x558911054390 <e21567> {c29} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__HI_LO_output VAR
    1:2:3:1:2: VARREF 0x55891113f7b0 <e23433> {n23} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file__DOT__HI_reg [RV] <- VAR 0x558911065050 <e23366> {n14} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file__DOT__HI_reg VAR
    1:2:3:1:3: COND 0x5589113ebb90 <e53256> {n21} @dt=0x558910d08010@(G/w32)
    1:2:3:1:3:1: NEQ 0x5589113ebc50 <e69023> {n21} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:3:1:1: CONST 0x5589113ebd10 <e69020> {n21} @dt=0x5589114d02a0@(G/wu32/5)  5'h0
    1:2:3:1:3:1:2: AND 0x5589114f2980 <e69036> {c67} @dt=0x5589114d02a0@(G/wu32/5)
    1:2:3:1:3:1:2:1: CONST 0x5589114f2730 <e69032> {c67} @dt=0x558910d08010@(G/w32)  32'h1f
    1:2:3:1:3:1:2:2: SEL 0x5589113ebe80 <e69033> {c67} @dt=0x5589114d02a0@(G/wu32/5) decl[31:0]]
    1:2:3:1:3:1:2:2:1: VARREF 0x5589113ebf50 <e21632> {c67} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:3:1:2:2:2: CONST 0x5589113ec0a0 <e69021> {c67} @dt=0x5589114b73d0@(G/swu32/5)  5'h10
    1:2:3:1:3:1:2:2:3: CONST 0x5589113ec230 <e21642> {c67} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:3:1:3:2: ARRAYSEL 0x5589113ec3e0 <e23412> {n21} @dt=0x558910d08010@(G/w32)
    1:2:3:1:3:2:1: VARREF 0x5589113ec4a0 <e16262> {n21} @dt=0x558910e7b5b0@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers [RV] <- VAR 0x558911064ed0 <e16162> {n13} @dt=0x558910e7b5b0@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers VAR
    1:2:3:1:3:2:2: AND 0x5589114f2c90 <e69051> {c67} @dt=0x5589114d02a0@(G/wu32/5)
    1:2:3:1:3:2:2:1: CONST 0x5589114f2a40 <e69047> {c67} @dt=0x558910d08010@(G/w32)  32'h1f
    1:2:3:1:3:2:2:2: SEL 0x5589113ec600 <e69048> {c67} @dt=0x5589114d02a0@(G/wu32/5) decl[31:0]]
    1:2:3:1:3:2:2:2:1: VARREF 0x5589113ec6d0 <e21632> {c67} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:3:2:2:2:2: CONST 0x5589113ec820 <e69037> {c67} @dt=0x5589114b73d0@(G/swu32/5)  5'h10
    1:2:3:1:3:2:2:2:3: CONST 0x5589113ec9d0 <e21642> {c67} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:3:1:3:3: CONST 0x5589113ecb80 <e23422> {n21} @dt=0x558910f7b2d0@(G/sw32)  32'sh0
    1:2:3:2: VARREF 0x55891113f9f0 <e23436> {n23} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_decode [LV] => VAR 0x55891105a0e0 <e21689> {c76} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_decode VAR
    1:2:3: ASSIGNW 0x558911169060 <e59584> {k13} @dt=0x558910d08010@(G/w32)
    1:2:3:1: COND 0x558911169120 <e23261> {k13} @dt=0x558910d08010@(G/w32)
    1:2:3:1:1: AND 0x5589113f9ea0 <e69088> {i54} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1:1: AND 0x5589113f9f60 <e69086> {i54} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1:1:1: NEQ 0x5589113fa020 <e69055> {i54} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1:1:1:1: CONST 0x5589113fa0e0 <e69052> {i54} @dt=0x5589114d02a0@(G/wu32/5)  5'h0
    1:2:3:1:1:1:1:2: AND 0x5589114f2fa0 <e69068> {c65} @dt=0x5589114d02a0@(G/wu32/5)
    1:2:3:1:1:1:1:2:1: CONST 0x5589114f2d50 <e69064> {c65} @dt=0x558910d08010@(G/w32)  32'h1f
    1:2:3:1:1:1:1:2:2: SEL 0x5589113fa250 <e69065> {c65} @dt=0x5589114d02a0@(G/wu32/5) decl[31:0]]
    1:2:3:1:1:1:1:2:2:1: VARREF 0x5589113fa320 <e21616> {c65} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:1:1:1:2:2:2: CONST 0x5589113fa440 <e69053> {c65} @dt=0x5589114b73d0@(G/swu32/5)  5'h15
    1:2:3:1:1:1:1:2:2:3: CONST 0x5589113fa5b0 <e21626> {c65} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:3:1:1:1:2: EQ 0x5589113fa720 <e69072> {i54} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1:1:2:1: AND 0x5589114f32b0 <e69085> {c65} @dt=0x5589114d02a0@(G/wu32/5)
    1:2:3:1:1:1:2:1:1: CONST 0x5589114f3060 <e69081> {c65} @dt=0x558910d08010@(G/w32)  32'h1f
    1:2:3:1:1:1:2:1:2: SEL 0x5589113fa7e0 <e69082> {c65} @dt=0x5589114d02a0@(G/wu32/5) decl[31:0]]
    1:2:3:1:1:1:2:1:2:1: VARREF 0x5589113fa8b0 <e21616> {c65} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:1:1:2:1:2:2: CONST 0x5589113fa9d0 <e69069> {c65} @dt=0x5589114b73d0@(G/swu32/5)  5'h15
    1:2:3:1:1:1:2:1:2:3: CONST 0x5589113fab40 <e21626> {c65} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:3:1:1:1:2:2: VARREF 0x5589113facb0 <e69071> {i54} @dt=0x5589114d02a0@(G/wu32/5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x55891105c7e0 <e21715> {c109} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:3:1:1:2: VARREF 0x5589113fadd0 <e69087> {i54} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_write_memory [RV] <- VAR 0x55891105c660 <e21714> {c108} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:3:1:2: VARREF 0x558911169300 <e23259> {k13} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VAR 0x55891105cf60 <e21720> {c116} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:3:1:3: VARREF 0x558911169420 <e23260> {k13} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_decode [RV] <- VAR 0x558911059f60 <e21688> {c75} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_decode VAR
    1:2:3:2: VARREF 0x558911169580 <e23262> {k13} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_resolved_decode [LV] => VAR 0x55891105a260 <e21690> {c77} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_resolved_decode VAR
    1:2:3: ASSIGNW 0x55891116ad00 <e59586> {k13} @dt=0x558910d08010@(G/w32)
    1:2:3:1: COND 0x55891116adc0 <e23261> {k13} @dt=0x558910d08010@(G/w32)
    1:2:3:1:1: AND 0x558911400080 <e69125> {i55} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1:1: AND 0x558911400140 <e69123> {i55} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1:1:1: NEQ 0x558911400200 <e69092> {i55} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1:1:1:1: CONST 0x5589114002c0 <e69089> {i55} @dt=0x5589114d02a0@(G/wu32/5)  5'h0
    1:2:3:1:1:1:1:2: AND 0x5589114f35c0 <e69105> {c68} @dt=0x5589114d02a0@(G/wu32/5)
    1:2:3:1:1:1:1:2:1: CONST 0x5589114f3370 <e69101> {c68} @dt=0x558910d08010@(G/w32)  32'h1f
    1:2:3:1:1:1:1:2:2: SEL 0x558911400430 <e69102> {c68} @dt=0x5589114d02a0@(G/wu32/5) decl[31:0]]
    1:2:3:1:1:1:1:2:2:1: VARREF 0x558911400500 <e21646> {c68} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:1:1:1:2:2:2: CONST 0x558911400620 <e69090> {c68} @dt=0x5589114b73d0@(G/swu32/5)  5'h10
    1:2:3:1:1:1:1:2:2:3: CONST 0x558911400790 <e21656> {c68} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:3:1:1:1:2: EQ 0x558911400900 <e69109> {i55} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1:1:2:1: AND 0x5589114f38d0 <e69122> {c68} @dt=0x5589114d02a0@(G/wu32/5)
    1:2:3:1:1:1:2:1:1: CONST 0x5589114f3680 <e69118> {c68} @dt=0x558910d08010@(G/w32)  32'h1f
    1:2:3:1:1:1:2:1:2: SEL 0x5589114009c0 <e69119> {c68} @dt=0x5589114d02a0@(G/wu32/5) decl[31:0]]
    1:2:3:1:1:1:2:1:2:1: VARREF 0x558911400a90 <e21646> {c68} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:1:1:2:1:2:2: CONST 0x558911400bb0 <e69106> {c68} @dt=0x5589114b73d0@(G/swu32/5)  5'h10
    1:2:3:1:1:1:2:1:2:3: CONST 0x558911400d20 <e21656> {c68} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:3:1:1:1:2:2: VARREF 0x558911400e90 <e69108> {i55} @dt=0x5589114d02a0@(G/wu32/5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x55891105c7e0 <e21715> {c109} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:3:1:1:2: VARREF 0x558911400fb0 <e69124> {i55} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_write_memory [RV] <- VAR 0x55891105c660 <e21714> {c108} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:3:1:2: VARREF 0x55891116afa0 <e23259> {k13} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VAR 0x55891105cf60 <e21720> {c116} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:3:1:3: VARREF 0x55891116b0c0 <e23260> {k13} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_decode [RV] <- VAR 0x55891105a0e0 <e21689> {c76} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_decode VAR
    1:2:3:2: VARREF 0x55891116b220 <e23262> {k13} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_resolved_decode [LV] => VAR 0x55891105a3e0 <e21691> {c78} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_resolved_decode VAR
    1:2:3: ASSIGNW 0x5589111714a0 <e69128> {h36} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1: EQ 0x558911171560 <e69126> {h36} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1: VARREF 0x558911171620 <e22987> {h36} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_resolved_decode [RV] <- VAR 0x55891105a260 <e21690> {c77} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_resolved_decode VAR
    1:2:3:1:2: VARREF 0x558911171780 <e22988> {h36} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_resolved_decode [RV] <- VAR 0x55891105a3e0 <e21691> {c78} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_resolved_decode VAR
    1:2:3:2: VARREF 0x5589111718e0 <e69127> {h36} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__equal_decode [LV] => VAR 0x558911055a10 <e21582> {c49} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__equal_decode VAR
    1:2:3: COMMENT 0x5589114b22e0 <e60362> {h9}  ALWAYS
    1:2:3: IF 0x5589112a9f20 <e60364> {h10}
    1:2:3:1: AND 0x5589114f60a0 <e69354> {h10} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1: CONST 0x5589114f5e50 <e69350> {h10} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:1:2: SEL 0x5589113be750 <e69351> {h10} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:2:1: VARREF 0x55891137cd90 <e50827> {c62} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:1:2:2: CONST 0x5589113be4c0 <e50828> {h10} @dt=0x558910d08010@(G/w32)  32'h1f
    1:2:3:1:2:3: CONST 0x5589112a9d70 <e50829> {h10} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2: ASSIGN 0x5589112ac770 <e69132> {h32} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:1: CONST 0x5589112ac830 <e69130> {h32} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:2:2: VARREF 0x5589112ac9e0 <e69131> {h32} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__equal_decode [LV] => VAR 0x558911055a10 <e21582> {c49} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__equal_decode VAR
    1:2:3:3: IF 0x5589112ae1d0 <e43027> {h10}
    1:2:3:3:1: AND 0x5589114f5d90 <e69341> {h10} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:1:1: CONST 0x5589114f5b40 <e69337> {h10} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:1:2: SEL 0x5589113beb90 <e69338> {h10} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:1:2:1: VARREF 0x55891137d2d0 <e50856> {c62} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:3:1:2:2: CONST 0x5589113be900 <e50857> {h10} @dt=0x558910d08010@(G/w32)  32'h1e
    1:2:3:3:1:2:3: CONST 0x5589112ae020 <e50858> {h10} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:2: ASSIGN 0x5589112b0a00 <e69136> {h32} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x5589112b0ac0 <e69134> {h32} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:2:2: VARREF 0x5589112b0c70 <e69135> {h32} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__equal_decode [LV] => VAR 0x558911055a10 <e21582> {c49} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__equal_decode VAR
    1:2:3:3:3: IF 0x5589112b2460 <e43068> {h10}
    1:2:3:3:3:1: AND 0x5589114f5a80 <e69328> {h10} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:1:1: CONST 0x5589114f5830 <e69324> {h10} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:1:2: SEL 0x5589113befd0 <e69325> {h10} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:1:2:1: VARREF 0x55891137d850 <e50885> {c62} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:3:3:1:2:2: CONST 0x5589113bed40 <e50886> {h10} @dt=0x558910d08010@(G/w32)  32'h1d
    1:2:3:3:3:1:2:3: CONST 0x5589112b22b0 <e50887> {h10} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:2: ASSIGN 0x5589112b44b0 <e69140> {h32} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:2:1: CONST 0x5589112b4570 <e69138> {h32} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2: VARREF 0x5589112b4720 <e69139> {h32} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__equal_decode [LV] => VAR 0x558911055a10 <e21582> {c49} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__equal_decode VAR
    1:2:3:3:3:3: IF 0x5589112b5730 <e43099> {h10}
    1:2:3:3:3:3:1: AND 0x5589114f5770 <e69315> {h10} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:1:1: CONST 0x5589114f5520 <e69311> {h10} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:3:1:2: SEL 0x5589113bf410 <e69312> {h10} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:1:2:1: VARREF 0x55891137ddd0 <e50914> {c62} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:3:3:3:1:2:2: CONST 0x5589113bf180 <e50915> {h10} @dt=0x558910d08010@(G/w32)  32'h1c
    1:2:3:3:3:3:1:2:3: CONST 0x5589112b5580 <e50916> {h10} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:3:2: ASSIGN 0x5589112b7780 <e69192> {h29} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:2:1: COND 0x5589112b7840 <e69190> {h29} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:3:2:1:1: AND 0x5589114f4200 <e69189> {h10} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:2:1:1:1: CONST 0x5589114f3fb0 <e69185> {h10} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:3:2:1:1:2: SEL 0x5589113bf850 <e69186> {h10} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:2:1:1:2:1: VARREF 0x55891137e350 <e50943> {c62} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:3:3:3:2:1:1:2:2: CONST 0x5589113bf5c0 <e50944> {h10} @dt=0x558910d08010@(G/w32)  32'h1b
    1:2:3:3:3:3:2:1:1:2:3: CONST 0x5589112b7cc0 <e50945> {h10} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:3:2:1:2: COND 0x5589112b7e70 <e69159> {h29} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:3:2:1:2:1: AND 0x5589114f3be0 <e69158> {h10} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:2:1:2:1:1: CONST 0x5589114f3990 <e69154> {h10} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:3:2:1:2:1:2: SEL 0x5589113bfc90 <e69155> {h10} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:2:1:2:1:2:1: VARREF 0x5589113bcfb0 <e50972> {c62} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:3:3:3:2:1:2:1:2:2: CONST 0x5589113bfa00 <e50973> {h10} @dt=0x558910d08010@(G/w32)  32'h1a
    1:2:3:3:3:3:2:1:2:1:2:3: CONST 0x5589112b82f0 <e50974> {h10} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:3:2:1:2:2: LTS 0x5589112b84a0 <e69144> {h29} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:3:2:1:2:2:1: CONST 0x5589112b8560 <e25085> {h29} @dt=0x558910f7b2d0@(G/sw32)  32'sh0
    1:2:3:3:3:3:2:1:2:2:2: VARREF 0x5589112b8710 <e25086> {h29} @dt=0x558910f7b2d0@(G/sw32)  mips_cpu__DOT__register_file_output_A_resolved_decode [RV] <- VAR 0x55891105a260 <e21690> {c77} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_resolved_decode VAR
    1:2:3:3:3:3:2:1:2:3: GTES 0x5589112b8870 <e69145> {h26} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:3:2:1:2:3:1: CONST 0x5589112b8930 <e25075> {h26} @dt=0x558910f7b2d0@(G/sw32)  32'sh0
    1:2:3:3:3:3:2:1:2:3:2: VARREF 0x5589112b8ae0 <e25076> {h26} @dt=0x558910f7b2d0@(G/sw32)  mips_cpu__DOT__register_file_output_A_resolved_decode [RV] <- VAR 0x55891105a260 <e21690> {c77} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_resolved_decode VAR
    1:2:3:3:3:3:2:1:3: COND 0x5589112b8c40 <e69176> {h23} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:2:1:3:1: AND 0x5589114f3ef0 <e69175> {h10} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:2:1:3:1:1: CONST 0x5589114f3ca0 <e69171> {h10} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:3:2:1:3:1:2: SEL 0x5589113bce00 <e69172> {h10} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:2:1:3:1:2:1: VARREF 0x5589113bd510 <e51001> {c62} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:3:3:3:2:1:3:1:2:2: CONST 0x5589113bfe40 <e51002> {h10} @dt=0x558910d08010@(G/w32)  32'h1a
    1:2:3:3:3:3:2:1:3:1:2:3: CONST 0x5589112b90c0 <e51003> {h10} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:3:2:1:3:2: NEQ 0x5589112b9270 <e69161> {h23} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:2:1:3:2:1: VARREF 0x5589112b9330 <e22949> {h23} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_resolved_decode [RV] <- VAR 0x55891105a260 <e21690> {c77} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_resolved_decode VAR
    1:2:3:3:3:3:2:1:3:2:2: VARREF 0x5589112b9490 <e22950> {h23} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_resolved_decode [RV] <- VAR 0x55891105a3e0 <e21691> {c78} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_resolved_decode VAR
    1:2:3:3:3:3:2:1:3:3: EQ 0x5589112b95f0 <e69162> {h20} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:2:1:3:3:1: VARREF 0x5589112b96b0 <e22943> {h20} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_resolved_decode [RV] <- VAR 0x55891105a260 <e21690> {c77} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_resolved_decode VAR
    1:2:3:3:3:3:2:1:3:3:2: VARREF 0x5589112b9810 <e22944> {h20} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_resolved_decode [RV] <- VAR 0x55891105a3e0 <e21691> {c78} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_resolved_decode VAR
    1:2:3:3:3:3:2:2: VARREF 0x5589112b9970 <e69191> {h29} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__equal_decode [LV] => VAR 0x558911055a10 <e21582> {c49} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__equal_decode VAR
    1:2:3:3:3:3:3: IF 0x5589112bc100 <e43145> {h10}
    1:2:3:3:3:3:3:1: AND 0x5589114f5460 <e69302> {h10} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:1:1: CONST 0x5589114f5210 <e69298> {h10} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:3:3:1:2: SEL 0x5589113c12c0 <e69299> {h10} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:1:2:1: VARREF 0x5589113bda90 <e51030> {c62} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:3:3:3:3:1:2:2: CONST 0x5589113c1030 <e51031> {h10} @dt=0x558910d08010@(G/w32)  32'h1b
    1:2:3:3:3:3:3:1:2:3: CONST 0x5589112bbf50 <e51032> {h10} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:3:3:2: ASSIGN 0x5589112bc1f0 <e69196> {h32} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:2:1: CONST 0x5589112bc2b0 <e69194> {h32} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:2:2: VARREF 0x5589112bc460 <e69195> {h32} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__equal_decode [LV] => VAR 0x558911055a10 <e21582> {c49} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__equal_decode VAR
    1:2:3:3:3:3:3:3: IF 0x5589112bd470 <e43156> {h10}
    1:2:3:3:3:3:3:3:1: AND 0x5589114f5150 <e69289> {h10} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:3:1:1: CONST 0x5589114f4f00 <e69285> {h10} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:3:3:3:1:2: SEL 0x5589113c1700 <e69286> {h10} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:3:1:2:1: VARREF 0x5589113be010 <e51059> {c62} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:3:3:3:3:3:1:2:2: CONST 0x5589113c1470 <e51060> {h10} @dt=0x558910d08010@(G/w32)  32'h1a
    1:2:3:3:3:3:3:3:1:2:3: CONST 0x5589112bd2c0 <e51061> {h10} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:3:3:3:3:3:2: IF 0x5589112c0320 <e43181> {h12}
    1:2:3:3:3:3:3:3:2:1: OR 0x5589112bfb40 <e69232> {h12} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1:1: EQ 0x5589112bfc00 <e69201> {h12} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1:1:1: CONST 0x5589112bfcc0 <e69198> {h12} @dt=0x5589114d02a0@(G/wu32/5)  5'h1
    1:2:3:3:3:3:3:3:2:1:1:2: AND 0x5589114f4510 <e69214> {c68} @dt=0x5589114d02a0@(G/wu32/5)
    1:2:3:3:3:3:3:3:2:1:1:2:1: CONST 0x5589114f42c0 <e69210> {c68} @dt=0x558910d08010@(G/w32)  32'h1f
    1:2:3:3:3:3:3:3:2:1:1:2:2: SEL 0x5589113b5dc0 <e69211> {c68} @dt=0x5589114d02a0@(G/wu32/5) decl[31:0]]
    1:2:3:3:3:3:3:3:2:1:1:2:2:1: VARREF 0x5589113b5e90 <e21646> {c68} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:3:3:3:3:3:2:1:1:2:2:2: CONST 0x5589113b5fe0 <e69199> {c68} @dt=0x5589114b73d0@(G/swu32/5)  5'h10
    1:2:3:3:3:3:3:3:2:1:1:2:2:3: CONST 0x5589113b6150 <e21656> {c68} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:3:3:3:3:3:3:2:1:2: EQ 0x5589112bff90 <e69218> {h12} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1:2:1: CONST 0x5589112c0050 <e69215> {h12} @dt=0x5589114d02a0@(G/wu32/5)  5'h11
    1:2:3:3:3:3:3:3:2:1:2:2: AND 0x5589114f4820 <e69231> {c68} @dt=0x5589114d02a0@(G/wu32/5)
    1:2:3:3:3:3:3:3:2:1:2:2:1: CONST 0x5589114f45d0 <e69227> {c68} @dt=0x558910d08010@(G/w32)  32'h1f
    1:2:3:3:3:3:3:3:2:1:2:2:2: SEL 0x5589113b6300 <e69228> {c68} @dt=0x5589114d02a0@(G/wu32/5) decl[31:0]]
    1:2:3:3:3:3:3:3:2:1:2:2:2:1: VARREF 0x5589113b63d0 <e21646> {c68} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:3:3:3:3:3:2:1:2:2:2:2: CONST 0x5589113b6520 <e69216> {c68} @dt=0x5589114b73d0@(G/swu32/5)  5'h10
    1:2:3:3:3:3:3:3:2:1:2:2:2:3: CONST 0x5589113b66d0 <e21656> {c68} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:3:3:3:3:3:3:2:2: ASSIGN 0x5589112c0440 <e69235> {h13} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:2:1: LTES 0x5589112c0500 <e69233> {h13} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:3:3:3:2:2:1:1: CONST 0x5589112c05c0 <e25034> {h13} @dt=0x558910f7b2d0@(G/sw32)  32'sh0
    1:2:3:3:3:3:3:3:2:2:1:2: VARREF 0x5589112c0750 <e25035> {h13} @dt=0x558910f7b2d0@(G/sw32)  mips_cpu__DOT__register_file_output_A_resolved_decode [RV] <- VAR 0x55891105a260 <e21690> {c77} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_resolved_decode VAR
    1:2:3:3:3:3:3:3:2:2:2: VARREF 0x5589112c08b0 <e69234> {h13} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__equal_decode [LV] => VAR 0x558911055a10 <e21582> {c49} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__equal_decode VAR
    1:2:3:3:3:3:3:3:2:3: IF 0x5589112c13c0 <e43187> {h15}
    1:2:3:3:3:3:3:3:2:3:1: OR 0x5589112c0b80 <e69270> {h15} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:3:1:1: EQ 0x5589112c0c40 <e69239> {h15} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:3:1:1:1: CONST 0x5589112c0d00 <e69236> {h15} @dt=0x5589114d02a0@(G/wu32/5)  5'h0
    1:2:3:3:3:3:3:3:2:3:1:1:2: AND 0x5589114f4b30 <e69252> {c68} @dt=0x5589114d02a0@(G/wu32/5)
    1:2:3:3:3:3:3:3:2:3:1:1:2:1: CONST 0x5589114f48e0 <e69248> {c68} @dt=0x558910d08010@(G/w32)  32'h1f
    1:2:3:3:3:3:3:3:2:3:1:1:2:2: SEL 0x5589113b6880 <e69249> {c68} @dt=0x5589114d02a0@(G/wu32/5) decl[31:0]]
    1:2:3:3:3:3:3:3:2:3:1:1:2:2:1: VARREF 0x5589113b6950 <e21646> {c68} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:3:3:3:3:3:2:3:1:1:2:2:2: CONST 0x5589113b6aa0 <e69237> {c68} @dt=0x5589114b73d0@(G/swu32/5)  5'h10
    1:2:3:3:3:3:3:3:2:3:1:1:2:2:3: CONST 0x5589113b6c50 <e21656> {c68} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:3:3:3:3:3:3:2:3:1:2: EQ 0x5589112c1000 <e69256> {h15} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:3:1:2:1: CONST 0x5589112c10c0 <e69253> {h15} @dt=0x5589114d02a0@(G/wu32/5)  5'h10
    1:2:3:3:3:3:3:3:2:3:1:2:2: AND 0x5589114f4e40 <e69269> {c68} @dt=0x5589114d02a0@(G/wu32/5)
    1:2:3:3:3:3:3:3:2:3:1:2:2:1: CONST 0x5589114f4bf0 <e69265> {c68} @dt=0x558910d08010@(G/w32)  32'h1f
    1:2:3:3:3:3:3:3:2:3:1:2:2:2: SEL 0x5589113b6e00 <e69266> {c68} @dt=0x5589114d02a0@(G/wu32/5) decl[31:0]]
    1:2:3:3:3:3:3:3:2:3:1:2:2:2:1: VARREF 0x5589113b6ed0 <e21646> {c68} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:3:3:3:3:3:2:3:1:2:2:2:2: CONST 0x5589113b7020 <e69254> {c68} @dt=0x5589114b73d0@(G/swu32/5)  5'h10
    1:2:3:3:3:3:3:3:2:3:1:2:2:2:3: CONST 0x5589113b71d0 <e21656> {c68} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:3:3:3:3:3:3:2:3:2: ASSIGN 0x5589112c1f80 <e69273> {h16} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:3:2:1: GTS 0x5589112c2040 <e69271> {h16} @dt=0x5589114b74b0@(G/nwu32/1)
    1:2:3:3:3:3:3:3:2:3:2:1:1: CONST 0x5589112c2100 <e25065> {h16} @dt=0x558910f7b2d0@(G/sw32)  32'sh0
    1:2:3:3:3:3:3:3:2:3:2:1:2: VARREF 0x5589112c22b0 <e25066> {h16} @dt=0x558910f7b2d0@(G/sw32)  mips_cpu__DOT__register_file_output_A_resolved_decode [RV] <- VAR 0x55891105a260 <e21690> {c77} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_resolved_decode VAR
    1:2:3:3:3:3:3:3:2:3:2:2: VARREF 0x5589112c2410 <e69272> {h16} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__equal_decode [LV] => VAR 0x558911055a10 <e21582> {c49} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__equal_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x5589112c2560 <e69276> {h32} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1: CONST 0x5589112c2620 <e69274> {h32} @dt=0x5589114dbb10@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:3:3:2: VARREF 0x5589112c2790 <e69275> {h32} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__equal_decode [LV] => VAR 0x558911055a10 <e21582> {c49} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__equal_decode VAR
    1:2:3: ASSIGNW 0x558911172a30 <e69359> {f8} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1: AND 0x558911172af0 <e69357> {f8} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1: VARREF 0x558911172bb0 <e69355> {f8} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__branch_decode [RV] <- VAR 0x558911055710 <e21580> {c47} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:3:1:2: VARREF 0x558911172d00 <e69356> {f8} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__equal_decode [RV] <- VAR 0x558911055a10 <e21582> {c49} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__equal_decode VAR
    1:2:3:2: VARREF 0x558911172e50 <e69358> {f8} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__program_counter_source_decode [LV] => VAR 0x558911054e10 <e21574> {c41} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_source_decode VAR
    1:2:3: ASSIGNW 0x5589111d3ef0 <e69364> {p8} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1: OR 0x5589111d3fb0 <e69362> {p8} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1: VARREF 0x5589111d4070 <e69360> {p8} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__program_counter_multiplexer_jump_writeback [RV] <- VAR 0x55891105db60 <e21728> {c126} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_writeback VAR
    1:2:3:1:2: VARREF 0x5589111d41e0 <e69361> {p8} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__program_counter_source_decode [RV] <- VAR 0x558911054e10 <e21574> {c41} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_source_decode VAR
    1:2:3:2: VARREF 0x5589111d4300 <e69363> {p8} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__flush_fetch_decode_register [LV] => VAR 0x55891105f060 <e21741> {c144} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__flush_fetch_decode_register VAR
    1:2:3: ASSIGNW 0x558911146530 <e59596> {k13} @dt=0x558910d08010@(G/w32)
    1:2:3:1: COND 0x5589111465f0 <e23261> {k13} @dt=0x558910d08010@(G/w32)
    1:2:3:1:1: VARREF 0x5589111466b0 <e69365> {k13} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__program_counter_source_decode [RV] <- VAR 0x558911054e10 <e21574> {c41} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_source_decode VAR
    1:2:3:1:2: ADD 0x5589113f00b0 <e53294> {d7} @dt=0x558910d08010@(G/w32)
    1:2:3:1:2:1: COND 0x5589114feba0 <e70202#> {j10} @dt=0x558910d08010@(G/w32)
    1:2:3:1:2:1:1: GTE 0x5589114feae0 <e70198#> {j10} @dt=0x558910f8ec90@(G/nw1)
    1:2:3:1:2:1:1:1: CONST 0x5589114fe720 <e70194#> {j10} @dt=0x558910f7b2d0@(G/sw32)  32'h1f
    1:2:3:1:2:1:1:2: CONST 0x5589114fe970 <e70195#> {j10} @dt=0x558910f7b2d0@(G/sw32)  32'sh2
    1:2:3:1:2:1:2: SHIFTL 0x5589113f0170 <e70199#> {j10} @dt=0x558910d08010@(G/w32)
    1:2:3:1:2:1:2:1: VARREF 0x5589113f0230 <e23217> {j10} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__sign_imm_decode [RV] <- VAR 0x55891105a560 <e21692> {c79} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__sign_imm_decode VAR
    1:2:3:1:2:1:2:2: CONST 0x5589113f0380 <e24646> {j10} @dt=0x558910f7b2d0@(G/sw32)  32'sh2
    1:2:3:1:2:1:3: CONST 0x5589114fe4d0 <e70200#> {j10} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:1:2:2: VARREF 0x5589113f04f0 <e21979> {d7} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode [RV] <- VAR 0x558911056310 <e21587> {c59} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode VAR
    1:2:3:1:3: ADD 0x5589113d4f00 <e52234> {d7} @dt=0x558910d08010@(G/w32)
    1:2:3:1:3:1: CONST 0x5589113d4fc0 <e32793> {c185} @dt=0x558910d08010@(G/w32)  32'h4
    1:2:3:1:3:2: VARREF 0x5589113d5130 <e32794> {d7} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_fetch [RV] <- VAR 0x558911054690 <e21569> {c34} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_fetch VAR
    1:2:3:2: VARREF 0x558911146a10 <e23262> {k13} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_mux_1_out [LV] => VAR 0x558911054b10 <e21572> {c37} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_mux_1_out VAR
    1:2: CFUNC 0x5589114b2a00 <e63817> {c5}  _eval [STATIC]
    1:2:3: CCALL 0x558911408920 <e59634> {c445} _combo__TOP__1 => CFUNC 0x5589114b0d30 <e63805> {c445}  _combo__TOP__1 [STATICU]
    1:2:3: ASSIGN 0x5589114ad8a0 <e69368> {c445} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1: CONST 0x5589114a36f0 <e69366> {c445} @dt=0x5589114b74b0@(G/nwu32/1)  1'h1
    1:2:3:2: SEL 0x5589114a30a0 <e69367> {c445} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:1: VARREF 0x5589114c5900 <e61867> {c445} @dt=0x5589114a2ee0@(G/w32)  __Vm_traceActivity [LV] => VAR 0x5589114b1a30 <e61848> {c5} @dt=0x5589114a2ee0@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:2:2: CONST 0x5589114a33c0 <e61868> {c445} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:3: CONST 0x5589114a3170 <e61869> {c445} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3: IF 0x558911470b20 <e60100> {m13}
    1:2:3:1: OR 0x558911470a60 <e69377> {m13} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1: AND 0x5589114d1440 <e69372> {m13} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1:1: VARREF 0x5589114d1200 <e69369> {m13} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__internal_clk [RV] <- VAR 0x558911054210 <e21566> {c27} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__internal_clk [CLK] VAR
    1:2:3:1:1:2: NOT 0x5589114ad010 <e69371> {m13} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1:2:1: VARREF 0x5589114d1320 <e69370> {m13} @dt=0x5589114dbb10@(G/wu32/1)  __Vclklast__TOP__mips_cpu__DOT__internal_clk [RV] <- VAR 0x5589114aa390 <e60024> {c27} @dt=0x558910ce6310@(G/w1)  __Vclklast__TOP__mips_cpu__DOT__internal_clk MODULETEMP
    1:2:3:1:2: AND 0x5589114b38e0 <e69376> {m13} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:2:1: VARREF 0x5589114b35e0 <e69373> {m13} @dt=0x5589114dbb10@(G/wu32/1)  reset [RV] <- VAR 0x558910f897e0 <e24471> {c8} @dt=0x558910ce6310@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2:2: NOT 0x5589114b3820 <e69375> {m13} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:2:2:1: VARREF 0x5589114b3700 <e69374> {m13} @dt=0x5589114dbb10@(G/wu32/1)  __Vclklast__TOP__reset [RV] <- VAR 0x5589114ac700 <e60061> {c8} @dt=0x558910ce6310@(G/w1)  __Vclklast__TOP__reset MODULETEMP
    1:2:3:2: CCALL 0x5589114b8110 <e60017> {r43} _sequent__TOP__3 => CFUNC 0x5589114b7ea0 <e63809> {r43}  _sequent__TOP__3 [STATICU]
    1:2:3:2: ASSIGN 0x5589114ba9d0 <e69380> {r43} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:1: CONST 0x5589114a40b0 <e69378> {r43} @dt=0x5589114b74b0@(G/nwu32/1)  1'h1
    1:2:3:2:2: SEL 0x5589114a3a60 <e69379> {r43} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:2:1: VARREF 0x5589114a3940 <e61901> {r43} @dt=0x5589114a2ee0@(G/w32)  __Vm_traceActivity [LV] => VAR 0x5589114b1a30 <e61848> {c5} @dt=0x5589114a2ee0@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:2:2:2: CONST 0x5589114a3d80 <e61902> {r43} @dt=0x558910d08010@(G/w32)  32'h2
    1:2:3:2:2:3: CONST 0x5589114a3b30 <e61903> {r43} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3: IF 0x5589114af0b0 <e60162> {n31}
    1:2:3:1: AND 0x5589114aeff0 <e69384> {n31} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1: NOT 0x5589114aee10 <e69382> {n31} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1:1: VARREF 0x5589114aecf0 <e69381> {n31} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__internal_clk [RV] <- VAR 0x558911054210 <e21566> {c27} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__internal_clk [CLK] VAR
    1:2:3:1:2: VARREF 0x5589114aeed0 <e69383> {n31} @dt=0x5589114dbb10@(G/wu32/1)  __Vclklast__TOP__mips_cpu__DOT__internal_clk [RV] <- VAR 0x5589114aa390 <e60024> {c27} @dt=0x558910ce6310@(G/w1)  __Vclklast__TOP__mips_cpu__DOT__internal_clk MODULETEMP
    1:2:3:2: CCALL 0x5589114b8490 <e60148> {n35} _sequent__TOP__4 => CFUNC 0x5589114b8220 <e63811> {n35}  _sequent__TOP__4 [STATICU]
    1:2:3:2: ASSIGN 0x5589114a4b00 <e69387> {n35} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:1: CONST 0x5589114a4990 <e69385> {n35} @dt=0x5589114b74b0@(G/nwu32/1)  1'h1
    1:2:3:2:2: SEL 0x5589114a4340 <e69386> {n35} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:2:1: VARREF 0x5589114a4220 <e61931> {n35} @dt=0x5589114a2ee0@(G/w32)  __Vm_traceActivity [LV] => VAR 0x5589114b1a30 <e61848> {c5} @dt=0x5589114a2ee0@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:2:2:2: CONST 0x5589114a4660 <e61932> {n35} @dt=0x558910d08010@(G/w32)  32'h3
    1:2:3:2:2:3: CONST 0x5589114a4410 <e61933> {n35} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3: IF 0x5589114b2210 <e60355> {m13}
    1:2:3:1: OR 0x5589114b2150 <e69396> {m13} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1: AND 0x5589114ac4c0 <e69391> {m13} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1:1: VARREF 0x5589114ac1c0 <e69388> {m13} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__internal_clk [RV] <- VAR 0x558911054210 <e21566> {c27} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__internal_clk [CLK] VAR
    1:2:3:1:1:2: NOT 0x5589114ac400 <e69390> {m13} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1:2:1: VARREF 0x5589114ac2e0 <e69389> {m13} @dt=0x5589114dbb10@(G/wu32/1)  __Vclklast__TOP__mips_cpu__DOT__internal_clk [RV] <- VAR 0x5589114aa390 <e60024> {c27} @dt=0x558910ce6310@(G/w1)  __Vclklast__TOP__mips_cpu__DOT__internal_clk MODULETEMP
    1:2:3:1:2: AND 0x5589114b2090 <e69395> {m13} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:2:1: VARREF 0x5589114b1d90 <e69392> {m13} @dt=0x5589114dbb10@(G/wu32/1)  reset [RV] <- VAR 0x558910f897e0 <e24471> {c8} @dt=0x558910ce6310@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2:2: NOT 0x5589114b1fd0 <e69394> {m13} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:2:2:1: VARREF 0x5589114b1eb0 <e69393> {m13} @dt=0x5589114dbb10@(G/wu32/1)  __Vclklast__TOP__reset [RV] <- VAR 0x5589114ac700 <e60061> {c8} @dt=0x558910ce6310@(G/w1)  __Vclklast__TOP__reset MODULETEMP
    1:2:3:2: CCALL 0x5589114d17f0 <e60326> {t40} _sequent__TOP__5 => CFUNC 0x5589114d1670 <e63813> {t40}  _sequent__TOP__5 [STATICU]
    1:2:3:2: ASSIGN 0x5589114a54a0 <e69399> {t40} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:1: CONST 0x5589114a5330 <e69397> {t40} @dt=0x5589114b74b0@(G/nwu32/1)  1'h1
    1:2:3:2:2: SEL 0x5589114a4ce0 <e69398> {t40} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:2:1: VARREF 0x5589114a4bc0 <e61961> {t40} @dt=0x5589114a2ee0@(G/w32)  __Vm_traceActivity [LV] => VAR 0x5589114b1a30 <e61848> {c5} @dt=0x5589114a2ee0@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:2:2:2: CONST 0x5589114a5000 <e61962> {t40} @dt=0x558910d08010@(G/w32)  32'h4
    1:2:3:2:2:3: CONST 0x5589114a4db0 <e61963> {t40} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3: IF 0x5589114d09a0 <e60393> {n31}
    1:2:3:1: OR 0x5589114d08e0 <e69407> {m13} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1: XOR 0x5589114d0460 <e69402> {m13} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:1:1: VARREF 0x5589114b23c0 <e69400> {m13} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__internal_clk [RV] <- VAR 0x558911054210 <e21566> {c27} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__internal_clk [CLK] VAR
    1:2:3:1:1:2: VARREF 0x5589114b24e0 <e69401> {m13} @dt=0x5589114dbb10@(G/wu32/1)  __Vclklast__TOP__mips_cpu__DOT__internal_clk [RV] <- VAR 0x5589114aa390 <e60024> {c27} @dt=0x558910ce6310@(G/w1)  __Vclklast__TOP__mips_cpu__DOT__internal_clk MODULETEMP
    1:2:3:1:2: AND 0x5589114d0820 <e69406> {m13} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:2:1: VARREF 0x5589114d0520 <e69403> {m13} @dt=0x5589114dbb10@(G/wu32/1)  reset [RV] <- VAR 0x558910f897e0 <e24471> {c8} @dt=0x558910ce6310@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2:2: NOT 0x5589114d0760 <e69405> {m13} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1:2:2:1: VARREF 0x5589114d0640 <e69404> {m13} @dt=0x5589114dbb10@(G/wu32/1)  __Vclklast__TOP__reset [RV] <- VAR 0x5589114ac700 <e60061> {c8} @dt=0x558910ce6310@(G/w1)  __Vclklast__TOP__reset MODULETEMP
    1:2:3:2: CCALL 0x5589114d1b70 <e60367> {n22} _multiclk__TOP__6 => CFUNC 0x5589114d1900 <e63815> {n22}  _multiclk__TOP__6 [STATICU]
    1:2:3:2: ASSIGN 0x5589114a5e40 <e69410> {n22} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:1: CONST 0x5589114a5cd0 <e69408> {n22} @dt=0x5589114b74b0@(G/nwu32/1)  1'h1
    1:2:3:2:2: SEL 0x5589114a5680 <e69409> {n22} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:2:1: VARREF 0x5589114a5560 <e61991> {n22} @dt=0x5589114a2ee0@(G/w32)  __Vm_traceActivity [LV] => VAR 0x5589114b1a30 <e61848> {c5} @dt=0x5589114a2ee0@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:2:2:2: CONST 0x5589114a59a0 <e61992> {n22} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:3:2:2:3: CONST 0x5589114a5750 <e61993> {n22} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:4: ASSIGN 0x5589114aa5f0 <e69413> {c27} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:4:1: VARREF 0x5589114d10e0 <e69411> {c27} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__internal_clk [RV] <- VAR 0x558911054210 <e21566> {c27} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__internal_clk [CLK] VAR
    1:2:4:2: VARREF 0x5589114b3340 <e69412> {c27} @dt=0x5589114dbb10@(G/wu32/1)  __Vclklast__TOP__mips_cpu__DOT__internal_clk [LV] => VAR 0x5589114aa390 <e60024> {c27} @dt=0x558910ce6310@(G/w1)  __Vclklast__TOP__mips_cpu__DOT__internal_clk MODULETEMP
    1:2:4: ASSIGN 0x5589114b3520 <e69416> {c8} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:4:1: VARREF 0x5589114af620 <e69414> {c8} @dt=0x5589114dbb10@(G/wu32/1)  reset [RV] <- VAR 0x558910f897e0 <e24471> {c8} @dt=0x558910ce6310@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:4:2: VARREF 0x5589114af500 <e69415> {c8} @dt=0x5589114dbb10@(G/wu32/1)  __Vclklast__TOP__reset [LV] => VAR 0x5589114ac700 <e60061> {c8} @dt=0x558910ce6310@(G/w1)  __Vclklast__TOP__reset MODULETEMP
    1:2: CFUNC 0x558911471ec0 <e63819> {c5}  _eval_initial [SLOW] [STATIC]
    1:2:3: ASSIGN 0x5589114b0c70 <e69419> {c27} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1: VARREF 0x5589114b3100 <e69417> {c27} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__internal_clk [RV] <- VAR 0x558911054210 <e21566> {c27} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__internal_clk [CLK] VAR
    1:2:3:2: VARREF 0x5589114b3220 <e69418> {c27} @dt=0x5589114dbb10@(G/wu32/1)  __Vclklast__TOP__mips_cpu__DOT__internal_clk [LV] => VAR 0x5589114aa390 <e60024> {c27} @dt=0x558910ce6310@(G/w1)  __Vclklast__TOP__mips_cpu__DOT__internal_clk MODULETEMP
    1:2:3: ASSIGN 0x5589114af440 <e69422> {c8} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1: VARREF 0x5589114aca40 <e69420> {c8} @dt=0x5589114dbb10@(G/wu32/1)  reset [RV] <- VAR 0x558910f897e0 <e24471> {c8} @dt=0x558910ce6310@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:2: VARREF 0x5589114af320 <e69421> {c8} @dt=0x5589114dbb10@(G/wu32/1)  __Vclklast__TOP__reset [LV] => VAR 0x5589114ac700 <e60061> {c8} @dt=0x558910ce6310@(G/w1)  __Vclklast__TOP__reset MODULETEMP
    1:2: CFUNC 0x558910ced4f0 <e63821> {c5}  final [SLOW]
    1:2:2: CSTMT 0x5589114b3460 <e59611> {c5}
    1:2:2:1: TEXT 0x558911471bb0 <e59612> {c5} "MIPS_Harvard_TB__Syms* __restrict vlSymsp = this->__VlSymsp;..."
    1:2:2: CSTMT 0x5589114d15b0 <e59615> {c5}
    1:2:2:1: TEXT 0x5589114720e0 <e59614> {c5} "MIPS_Harvard_TB* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;..."
    1:2: CFUNC 0x558910ee1df0 <e63823> {c5}  _eval_settle [SLOW] [STATIC]
    1:2:3: CCALL 0x5589114b7d90 <e59710> {c445} _settle__TOP__2 => CFUNC 0x5589114b7b20 <e63807> {c445}  _settle__TOP__2 [SLOW] [STATICU]
    1:2:3: ASSIGN 0x5589114a67e0 <e69425> {c445} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:1: CONST 0x5589114a6670 <e69423> {c445} @dt=0x5589114b74b0@(G/nwu32/1)  1'h1
    1:2:3:2: SEL 0x5589114a6020 <e69424> {c445} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:1: VARREF 0x5589114a5f00 <e62021> {c445} @dt=0x5589114a2ee0@(G/w32)  __Vm_traceActivity [LV] => VAR 0x5589114b1a30 <e61848> {c5} @dt=0x5589114a2ee0@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:2:2: CONST 0x5589114a6340 <e62022> {c445} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:2:3: CONST 0x5589114a60f0 <e62023> {c445} @dt=0x558910d08010@(G/w32)  32'h1
    1:2: CFUNC 0x5589114ae240 <e63825> {c5}  _change_request [STATICU]
    1:2:3: CHANGEDET 0x5589114d0e10 <e61506> {c5}
    1:2: CFUNC 0x5589114e0ce0 <e63827> {c5}  traceFullThis__1 [SLOW] [STATICU]
    1:2:3: TRACEINC 0x55891130ec40 <e61531> {c27} @dt=0x558910ce6310@(G/w1) -> TRACEDECL 0x55891130ea10 <e46922> {c27} @dt=0x558910ce6310@(G/w1)  mips_cpu internal_clk
    1:2:3:2: VARREF 0x55891130eb20 <e69426> {c27} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__internal_clk [RV] <- VAR 0x558911054210 <e21566> {c27} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__internal_clk [CLK] VAR
    1:2:3: TRACEINC 0x55891132c250 <e62094> {n29} @dt=0x558910ce6310@(G/w1) -> TRACEDECL 0x55891132bfe0 <e47972> {n29} @dt=0x558910ce6310@(G/w1)  mips_cpu register_file modified_write_clk
    1:2:3:2: AND 0x5589114f63b0 <e69441> {n30} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:1: CONST 0x5589114f6160 <e69437> {n30} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:2: NOT 0x5589113d3c70 <e69438> {n30} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:2:1: VARREF 0x5589113d3d30 <e69427> {n30} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__internal_clk [RV] <- VAR 0x558911054210 <e21566> {c27} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__internal_clk [CLK] VAR
    1:2:3: TRACEINC 0x558911313ec0 <e62096> {c57} @dt=0x558910d08010@(G/w32) -> TRACEDECL 0x558911313c90 <e47122> {c57} @dt=0x558910d08010@(G/w32)  mips_cpu program_counter_branch_decode
    1:2:3:2: ADD 0x5589113f0c70 <e53302> {d7} @dt=0x558910d08010@(G/w32)
    1:2:3:2:1: COND 0x5589114ff330 <e70226#> {j10} @dt=0x558910d08010@(G/w32)
    1:2:3:2:1:1: GTE 0x5589114ff270 <e70222#> {j10} @dt=0x558910f8ec90@(G/nw1)
    1:2:3:2:1:1:1: CONST 0x5589114feeb0 <e70218#> {j10} @dt=0x558910f7b2d0@(G/sw32)  32'h1f
    1:2:3:2:1:1:2: CONST 0x5589114ff100 <e70219#> {j10} @dt=0x558910f7b2d0@(G/sw32)  32'sh2
    1:2:3:2:1:2: SHIFTL 0x5589113f0d30 <e70223#> {j10} @dt=0x558910d08010@(G/w32)
    1:2:3:2:1:2:1: VARREF 0x5589113f0df0 <e23217> {j10} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__sign_imm_decode [RV] <- VAR 0x55891105a560 <e21692> {c79} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__sign_imm_decode VAR
    1:2:3:2:1:2:2: CONST 0x5589113f0f40 <e24646> {j10} @dt=0x558910f7b2d0@(G/sw32)  32'sh2
    1:2:3:2:1:3: CONST 0x5589114fec60 <e70224#> {j10} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:2:2: VARREF 0x5589113f10b0 <e21979> {d7} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode [RV] <- VAR 0x558911056310 <e21587> {c59} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode VAR
    1:2:3: TRACEINC 0x558911316800 <e62153> {c74} @dt=0x558910d08010@(G/w32) -> TRACEDECL 0x5589113165d0 <e47222> {c74} @dt=0x558910d08010@(G/w32)  mips_cpu shifter_output_decode
    1:2:3:2: COND 0x5589114ffac0 <e70250#> {j10} @dt=0x558910d08010@(G/w32)
    1:2:3:2:1: GTE 0x5589114ffa00 <e70246#> {j10} @dt=0x558910f8ec90@(G/nw1)
    1:2:3:2:1:1: CONST 0x5589114ff640 <e70242#> {j10} @dt=0x558910f7b2d0@(G/sw32)  32'h1f
    1:2:3:2:1:2: CONST 0x5589114ff890 <e70243#> {j10} @dt=0x558910f7b2d0@(G/sw32)  32'sh2
    1:2:3:2:2: SHIFTL 0x5589113db120 <e70247#> {j10} @dt=0x558910d08010@(G/w32)
    1:2:3:2:2:1: VARREF 0x5589113db1e0 <e23217> {j10} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__sign_imm_decode [RV] <- VAR 0x55891105a560 <e21692> {c79} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__sign_imm_decode VAR
    1:2:3:2:2:2: CONST 0x5589113db300 <e24646> {j10} @dt=0x558910f7b2d0@(G/sw32)  32'sh2
    1:2:3:2:3: CONST 0x5589114ff3f0 <e70248#> {j10} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3: TRACEINC 0x558911317ca0 <e62155> {c79} @dt=0x558910d08010@(G/w32) -> TRACEDECL 0x558911317a70 <e47272> {c79} @dt=0x558910d08010@(G/w32)  mips_cpu sign_imm_decode
    1:2:3:2: VARREF 0x558911317b80 <e47269> {c79} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__sign_imm_decode [RV] <- VAR 0x55891105a560 <e21692> {c79} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__sign_imm_decode VAR
    1:2:3: TRACEINC 0x55891130f480 <e62157> {c33} @dt=0x558910d08010@(G/w32) -> TRACEDECL 0x55891130f250 <e46942> {c33} @dt=0x558910d08010@(G/w32)  mips_cpu program_counter_prime
    1:2:3:2: COND 0x5589113eed90 <e53277> {k13} @dt=0x558910d08010@(G/w32)
    1:2:3:2:1: VARREF 0x5589113eee50 <e69442> {k13} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__program_counter_multiplexer_jump_writeback [RV] <- VAR 0x55891105db60 <e21728> {c126} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_writeback VAR
    1:2:3:2:2: VARREF 0x5589113eef70 <e23259> {k13} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__result_writeback [RV] <- VAR 0x55891105de60 <e21730> {c130} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__result_writeback VAR
    1:2:3:2:3: COND 0x5589113f6f30 <e53347> {k13} @dt=0x558910d08010@(G/w32)
    1:2:3:2:3:1: VARREF 0x5589113f6ff0 <e69443> {k13} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__program_counter_source_decode [RV] <- VAR 0x558911054e10 <e21574> {c41} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_source_decode VAR
    1:2:3:2:3:2: ADD 0x5589113f7110 <e53294> {d7} @dt=0x558910d08010@(G/w32)
    1:2:3:2:3:2:1: COND 0x558911500250 <e70274#> {j10} @dt=0x558910d08010@(G/w32)
    1:2:3:2:3:2:1:1: GTE 0x558911500190 <e70270#> {j10} @dt=0x558910f8ec90@(G/nw1)
    1:2:3:2:3:2:1:1:1: CONST 0x5589114ffdd0 <e70266#> {j10} @dt=0x558910f7b2d0@(G/sw32)  32'h1f
    1:2:3:2:3:2:1:1:2: CONST 0x558911500020 <e70267#> {j10} @dt=0x558910f7b2d0@(G/sw32)  32'sh2
    1:2:3:2:3:2:1:2: SHIFTL 0x5589113f71d0 <e70271#> {j10} @dt=0x558910d08010@(G/w32)
    1:2:3:2:3:2:1:2:1: VARREF 0x5589113f7290 <e23217> {j10} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__sign_imm_decode [RV] <- VAR 0x55891105a560 <e21692> {c79} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__sign_imm_decode VAR
    1:2:3:2:3:2:1:2:2: CONST 0x5589113f73b0 <e24646> {j10} @dt=0x558910f7b2d0@(G/sw32)  32'sh2
    1:2:3:2:3:2:1:3: CONST 0x5589114ffb80 <e70272#> {j10} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:2:3:2:2: VARREF 0x5589113f7520 <e21979> {d7} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode [RV] <- VAR 0x558911056310 <e21587> {c59} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode VAR
    1:2:3:2:3:3: ADD 0x5589113f7640 <e52234> {d7} @dt=0x558910d08010@(G/w32)
    1:2:3:2:3:3:1: CONST 0x5589113f7700 <e32793> {c185} @dt=0x558910d08010@(G/w32)  32'h4
    1:2:3:2:3:3:2: VARREF 0x5589113f7870 <e32794> {d7} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_fetch [RV] <- VAR 0x558911054690 <e21569> {c34} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_fetch VAR
    1:2:3: TRACEINC 0x558911310500 <e62268> {c37} @dt=0x558910d08010@(G/w32) -> TRACEDECL 0x5589113102d0 <e46982> {c37} @dt=0x558910d08010@(G/w32)  mips_cpu program_counter_mux_1_out
    1:2:3:2: COND 0x5589113f3b50 <e53327> {k13} @dt=0x558910d08010@(G/w32)
    1:2:3:2:1: VARREF 0x5589113f3c10 <e69444> {k13} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__program_counter_source_decode [RV] <- VAR 0x558911054e10 <e21574> {c41} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_source_decode VAR
    1:2:3:2:2: ADD 0x5589113f3d30 <e53294> {d7} @dt=0x558910d08010@(G/w32)
    1:2:3:2:2:1: COND 0x5589115009e0 <e70298#> {j10} @dt=0x558910d08010@(G/w32)
    1:2:3:2:2:1:1: GTE 0x558911500920 <e70294#> {j10} @dt=0x558910f8ec90@(G/nw1)
    1:2:3:2:2:1:1:1: CONST 0x558911500560 <e70290#> {j10} @dt=0x558910f7b2d0@(G/sw32)  32'h1f
    1:2:3:2:2:1:1:2: CONST 0x5589115007b0 <e70291#> {j10} @dt=0x558910f7b2d0@(G/sw32)  32'sh2
    1:2:3:2:2:1:2: SHIFTL 0x5589113f3df0 <e70295#> {j10} @dt=0x558910d08010@(G/w32)
    1:2:3:2:2:1:2:1: VARREF 0x5589113f3eb0 <e23217> {j10} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__sign_imm_decode [RV] <- VAR 0x55891105a560 <e21692> {c79} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__sign_imm_decode VAR
    1:2:3:2:2:1:2:2: CONST 0x5589113f3fd0 <e24646> {j10} @dt=0x558910f7b2d0@(G/sw32)  32'sh2
    1:2:3:2:2:1:3: CONST 0x558911500310 <e70296#> {j10} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:2:2:2: VARREF 0x5589113f4140 <e21979> {d7} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode [RV] <- VAR 0x558911056310 <e21587> {c59} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode VAR
    1:2:3:2:3: ADD 0x5589113f4260 <e52234> {d7} @dt=0x558910d08010@(G/w32)
    1:2:3:2:3:1: CONST 0x5589113f4320 <e32793> {c185} @dt=0x558910d08010@(G/w32)  32'h4
    1:2:3:2:3:2: VARREF 0x5589113f4490 <e32794> {d7} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_fetch [RV] <- VAR 0x558911054690 <e21569> {c34} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_fetch VAR
    1:2:3: TRACEINC 0x558911311160 <e62352> {c42} @dt=0x558910ce6310@(G/w1) -> TRACEDECL 0x558911310f30 <e47012> {c42} @dt=0x558910ce6310@(G/w1)  mips_cpu register_write_decode
    1:2:3:2: VARREF 0x558911311040 <e69445> {c42} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_write_decode [RV] <- VAR 0x558911054f90 <e21575> {c42} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:3: TRACEINC 0x558911311580 <e62409> {c43} @dt=0x558910ce6310@(G/w1) -> TRACEDECL 0x558911311350 <e47022> {c43} @dt=0x558910ce6310@(G/w1)  mips_cpu memory_to_register_decode
    1:2:3:2: VARREF 0x558911311460 <e69446> {c43} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_to_register_decode [RV] <- VAR 0x558911055110 <e21576> {c43} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:3: TRACEINC 0x5589113119a0 <e62411> {c44} @dt=0x558910ce6310@(G/w1) -> TRACEDECL 0x558911311770 <e47032> {c44} @dt=0x558910ce6310@(G/w1)  mips_cpu memory_write_decode
    1:2:3:2: VARREF 0x558911311880 <e69447> {c44} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_write_decode [RV] <- VAR 0x558911055290 <e21577> {c44} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:3: TRACEINC 0x558911311dc0 <e62413> {c45} @dt=0x558910ce6310@(G/w1) -> TRACEDECL 0x558911311b90 <e47042> {c45} @dt=0x558910ce6310@(G/w1)  mips_cpu ALU_src_B_decode
    1:2:3:2: VARREF 0x558911311ca0 <e69448> {c45} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__ALU_src_B_decode [RV] <- VAR 0x558911055410 <e21578> {c45} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:3: TRACEINC 0x5589113121e0 <e62415> {c46} @dt=0x558910ce6310@(G/w1) -> TRACEDECL 0x558911311fb0 <e47052> {c46} @dt=0x558910ce6310@(G/w1)  mips_cpu register_destination_decode
    1:2:3:2: VARREF 0x5589113120c0 <e69449> {c46} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_destination_decode [RV] <- VAR 0x558911055590 <e21579> {c46} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:3: TRACEINC 0x558911312600 <e62417> {c47} @dt=0x558910ce6310@(G/w1) -> TRACEDECL 0x5589113123d0 <e47062> {c47} @dt=0x558910ce6310@(G/w1)  mips_cpu branch_decode
    1:2:3:2: VARREF 0x5589113124e0 <e69450> {c47} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__branch_decode [RV] <- VAR 0x558911055710 <e21580> {c47} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:3: TRACEINC 0x558911312a20 <e62419> {c48} @dt=0x558910ce6310@(G/w1) -> TRACEDECL 0x5589113127f0 <e47072> {c48} @dt=0x558910ce6310@(G/w1)  mips_cpu hi_lo_register_write_decode
    1:2:3:2: VARREF 0x558911312900 <e69451> {c48} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_decode [RV] <- VAR 0x558911055890 <e21581> {c48} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:3: TRACEINC 0x558911313260 <e62421> {c50} @dt=0x558910d17630@(G/w6) -> TRACEDECL 0x558911313030 <e47092> {c50} @dt=0x558910d17630@(G/w6)  mips_cpu ALU_function_decode
    1:2:3:2: VARREF 0x558911313140 <e69452> {c50} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_decode [RV] <- VAR 0x558911055b90 <e20177> {c50} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:3: TRACEINC 0x558911313680 <e62423> {c51} @dt=0x558910ce6310@(G/w1) -> TRACEDECL 0x558911313450 <e47102> {c51} @dt=0x558910ce6310@(G/w1)  mips_cpu program_counter_multiplexer_jump_decode
    1:2:3:2: VARREF 0x558911313560 <e69453> {c51} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode [RV] <- VAR 0x558911055d10 <e21583> {c51} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3: TRACEINC 0x558911318d20 <e62425> {c86} @dt=0x558910d1e190@(G/w5) -> TRACEDECL 0x558911318af0 <e47312> {c86} @dt=0x558910d1e190@(G/w5)  mips_cpu write_register_execute
    1:2:3:2: VARREF 0x558911318c00 <e69454> {c86} @dt=0x5589114d02a0@(G/wu32/5)  mips_cpu__DOT__write_register_execute [RV] <- VAR 0x55891105ab60 <e21696> {c86} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_execute VAR
    1:2:3: TRACEINC 0x55891131b140 <e62427> {c96} @dt=0x558910d08010@(G/w32) -> TRACEDECL 0x55891131af10 <e47392> {c96} @dt=0x558910d08010@(G/w32)  mips_cpu source_A_ALU_execute
    1:2:3:2: VARREF 0x55891131b020 <e47389> {c96} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55891105b760 <e21704> {c96} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3: TRACEINC 0x55891131b620 <e62429> {c97} @dt=0x558910d08010@(G/w32) -> TRACEDECL 0x55891131b3f0 <e47402> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu source_B_ALU_execute
    1:2:3:2: VARREF 0x55891131b500 <e47399> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3: TRACEINC 0x55891131bad0 <e62431> {c98} @dt=0x558910d08010@(G/w32) -> TRACEDECL 0x55891131b8a0 <e47412> {c98} @dt=0x558910d08010@(G/w32)  mips_cpu write_data_execute
    1:2:3:2: VARREF 0x55891131b9b0 <e47409> {c98} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__write_data_execute [RV] <- VAR 0x55891105ba60 <e21706> {c98} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__write_data_execute VAR
    1:2:3: TRACEINC 0x55891131bf80 <e62433> {c99} @dt=0x558910d08010@(G/w32) -> TRACEDECL 0x55891131bd50 <e47422> {c99} @dt=0x558910d08010@(G/w32)  mips_cpu ALU_output_execute
    1:2:3:2: VARREF 0x55891131be60 <e47419> {c99} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_execute [RV] <- VAR 0x55891105bbe0 <e21707> {c99} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:3: TRACEINC 0x55891131c400 <e62435> {c100} @dt=0x558910d08010@(G/w32) -> TRACEDECL 0x55891131c1a0 <e47432> {c100} @dt=0x558910d08010@(G/w32)  mips_cpu ALU_HI_output_execute
    1:2:3:2: VARREF 0x55891131c2b0 <e47429> {c100} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_HI_output_execute [RV] <- VAR 0x55891105bd60 <e21708> {c100} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_HI_output_execute VAR
    1:2:3: TRACEINC 0x55891131c8b0 <e62437> {c101} @dt=0x558910d08010@(G/w32) -> TRACEDECL 0x55891131c650 <e47442> {c101} @dt=0x558910d08010@(G/w32)  mips_cpu ALU_LO_output_execute
    1:2:3:2: VARREF 0x55891131c760 <e47439> {c101} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_LO_output_execute [RV] <- VAR 0x55891105bee0 <e21709> {c101} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_LO_output_execute VAR
    1:2:3: TRACEINC 0x558911322b20 <e62439> {c130} @dt=0x558910d08010@(G/w32) -> TRACEDECL 0x5589113228f0 <e47652> {c130} @dt=0x558910d08010@(G/w32)  mips_cpu result_writeback
    1:2:3:2: VARREF 0x558911322a00 <e47649> {c130} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__result_writeback [RV] <- VAR 0x55891105de60 <e21730> {c130} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__result_writeback VAR
    1:2:3: TRACEINC 0x558911324290 <e62441> {c137} @dt=0x558910ce6310@(G/w1) -> TRACEDECL 0x558911324060 <e47702> {c137} @dt=0x558910ce6310@(G/w1)  mips_cpu stall_fetch
    1:2:3:2: VARREF 0x558911324170 <e69455> {c137} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__stall_fetch [RV] <- VAR 0x55891105e5e0 <e21735> {c137} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__stall_fetch VAR
    1:2:3: TRACEINC 0x558911324710 <e62443> {c138} @dt=0x558910ce6310@(G/w1) -> TRACEDECL 0x5589113244e0 <e47712> {c138} @dt=0x558910ce6310@(G/w1)  mips_cpu stall_decode
    1:2:3:2: VARREF 0x5589113245f0 <e69456> {c138} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__stall_decode [RV] <- VAR 0x55891105e760 <e21736> {c138} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__stall_decode VAR
    1:2:3: TRACEINC 0x5589113254c0 <e62445> {c141} @dt=0x558910ce6310@(G/w1) -> TRACEDECL 0x558911325260 <e47742> {c141} @dt=0x558910ce6310@(G/w1)  mips_cpu flush_execute_register
    1:2:3:2: VARREF 0x558911325370 <e69457> {c141} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__flush_execute_register [RV] <- VAR 0x55891105ebe0 <e21739> {c141} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__flush_execute_register VAR
    1:2:3: TRACEINC 0x5589113259a0 <e62447> {c142} @dt=0x558910d514f0@(G/w2) -> TRACEDECL 0x558911325770 <e47752> {c142} @dt=0x558910d514f0@(G/w2)  mips_cpu forward_A_execute
    1:2:3:2: VARREF 0x558911325880 <e69458> {c142} @dt=0x5589114dbc70@(G/wu32/2)  mips_cpu__DOT__forward_A_execute [RV] <- VAR 0x55891105ed60 <e20919> {c142} @dt=0x558910d514f0@(G/w2)  mips_cpu__DOT__forward_A_execute VAR
    1:2:3: TRACEINC 0x558911325e50 <e62449> {c143} @dt=0x558910d514f0@(G/w2) -> TRACEDECL 0x558911325c20 <e47762> {c143} @dt=0x558910d514f0@(G/w2)  mips_cpu forward_B_execute
    1:2:3:2: VARREF 0x558911325d30 <e69459> {c143} @dt=0x5589114dbc70@(G/wu32/2)  mips_cpu__DOT__forward_B_execute [RV] <- VAR 0x55891105eee0 <e21740> {c143} @dt=0x558910d514f0@(G/w2)  mips_cpu__DOT__forward_B_execute VAR
    1:2:3: TRACEINC 0x558911337970 <e62451> {g17} @dt=0x558910d17630@(G/w6) -> TRACEDECL 0x558911337710 <e48352> {g17} @dt=0x558910d17630@(G/w6)  mips_cpu control_unit op
    1:2:3:2: VARREF 0x558911337820 <e69460> {g17} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__op [RV] <- VAR 0x5589110781c0 <e22520> {g17} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__control_unit__DOT__op VAR
    1:2:3: TRACEINC 0x5589113382d0 <e62453> {g19} @dt=0x558910d17630@(G/w6) -> TRACEDECL 0x558911338070 <e48372> {g19} @dt=0x558910d17630@(G/w6)  mips_cpu control_unit funct
    1:2:3:2: VARREF 0x558911338180 <e69461> {g19} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__funct [RV] <- VAR 0x5589110784c0 <e22522> {g19} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct VAR
    1:2:3: TRACEINC 0x558911353300 <e62455> {e14} @dt=0x558910d1e190@(G/w5) -> TRACEDECL 0x5589113530a0 <e49252> {e14} @dt=0x558910d1e190@(G/w5)  mips_cpu alu shift_amount
    1:2:3:2: AND 0x5589114f66c0 <e69476> {e21} @dt=0x5589114d02a0@(G/wu32/5)
    1:2:3:2:1: CONST 0x5589114f6470 <e69472> {e21} @dt=0x558910d08010@(G/w32)  32'h1f
    1:2:3:2:2: SEL 0x5589113e1ef0 <e69473> {e21} @dt=0x5589114d02a0@(G/wu32/5) decl[31:0]]
    1:2:3:2:2:1: VARREF 0x5589113e1fc0 <e21994> {e21} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55891105b760 <e21704> {c96} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:2:2: CONST 0x5589113e2110 <e69462> {e21} @dt=0x5589114b73d0@(G/swu32/5)  5'h6
    1:2:3:2:2:3: CONST 0x5589113e2280 <e22004> {e21} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:3: TRACEINC 0x558911353790 <e62457> {e15} @dt=0x558910da4670@(G/w64) -> TRACEDECL 0x558911353560 <e49262> {e15} @dt=0x558910da4670@(G/w64)  mips_cpu alu sign_extened_input_1
    1:2:3:2: CONCAT 0x558911406420 <e53413> {e22} @dt=0x558910da4670@(G/w64)
    1:2:3:2:1: REPLICATE 0x5589114064e0 <e22030> {e22} @dt=0x558910d08010@(G/w32)
    1:2:3:2:1:1: AND 0x5589114f69d0 <e69491> {e22} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:1:1:1: CONST 0x5589114f6780 <e69487> {e22} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:1:1:2: SEL 0x5589114065a0 <e69488> {e22} @dt=0x5589114dbb10@(G/wu32/1) decl[31:0]]
    1:2:3:2:1:1:2:1: VARREF 0x558911406670 <e22008> {e22} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55891105b760 <e21704> {c96} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:1:1:2:2: CONST 0x5589114067c0 <e69477> {e22} @dt=0x5589114b73d0@(G/swu32/5)  5'h1f
    1:2:3:2:1:1:2:3: CONST 0x558911406930 <e22018> {e22} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:1:2: CONST 0x558911406ae0 <e22029> {e22} @dt=0x558910f7b2d0@(G/sw32)  32'sh20
    1:2:3:2:2: VARREF 0x558911406c90 <e25168> {e22} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55891105b760 <e21704> {c96} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3: TRACEINC 0x558911353c60 <e62459> {e16} @dt=0x558910da4670@(G/w64) -> TRACEDECL 0x558911353a30 <e49272> {e16} @dt=0x558910da4670@(G/w64)  mips_cpu alu sign_extened_input_2
    1:2:3:2: CONCAT 0x558911407870 <e53422> {e23} @dt=0x558910da4670@(G/w64)
    1:2:3:2:1: REPLICATE 0x558911407930 <e22068> {e23} @dt=0x558910d08010@(G/w32)
    1:2:3:2:1:1: AND 0x5589114f6ce0 <e69506> {e23} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:1:1:1: CONST 0x5589114f6a90 <e69502> {e23} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:1:1:2: SEL 0x5589114079f0 <e69503> {e23} @dt=0x5589114dbb10@(G/wu32/1) decl[31:0]]
    1:2:3:2:1:1:2:1: VARREF 0x558911407ac0 <e22046> {e23} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:1:1:2:2: CONST 0x558911407c10 <e69492> {e23} @dt=0x5589114b73d0@(G/swu32/5)  5'h1f
    1:2:3:2:1:1:2:3: CONST 0x558911407d80 <e22056> {e23} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:1:2: CONST 0x558911407f30 <e22067> {e23} @dt=0x558910f7b2d0@(G/sw32)  32'sh20
    1:2:3:2:2: VARREF 0x5589114080e0 <e25181> {e23} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3: TRACEINC 0x558911354130 <e62461> {e17} @dt=0x558910da4670@(G/w64) -> TRACEDECL 0x558911353f00 <e49282> {e17} @dt=0x558910da4670@(G/w64)  mips_cpu alu extended_input_1
    1:2:3:2: EXTEND 0x5589113e2800 <e52857> {e24} @dt=0x558910da4670@(G/w64)
    1:2:3:2:1: VARREF 0x5589113e28c0 <e25195> {e24} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55891105b760 <e21704> {c96} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3: TRACEINC 0x558911354600 <e62463> {e18} @dt=0x558910da4670@(G/w64) -> TRACEDECL 0x5589113543d0 <e49292> {e18} @dt=0x558910da4670@(G/w64)  mips_cpu alu extended_input_2
    1:2:3:2: EXTEND 0x5589113e2da0 <e52882> {e25} @dt=0x558910da4670@(G/w64)
    1:2:3:2:1: VARREF 0x5589113e2e60 <e25211> {e25} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3: TRACEINC 0x558911354ad0 <e62465> {e19} @dt=0x558910da4670@(G/w64) -> TRACEDECL 0x5589113548a0 <e49302> {e19} @dt=0x558910da4670@(G/w64)  mips_cpu alu ALU_HI_LO_output
    1:2:3:2: VARREF 0x5589113549b0 <e49299> {e19} @dt=0x558910da4670@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [RV] <- VAR 0x5589110bf430 <e21993> {e19} @dt=0x558910da4670@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3: TRACEINC 0x55891136a2e0 <e62467> {i26} @dt=0x558910ce6310@(G/w1) -> TRACEDECL 0x55891136a080 <e49992> {i26} @dt=0x558910ce6310@(G/w1)  mips_cpu hazard_unit lwstall
    1:2:3:2: VARREF 0x55891136a1c0 <e69507> {i26} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__hazard_unit__DOT__lwstall [RV] <- VAR 0x5589110f18c0 <e23013> {i26} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__lwstall VAR
    1:2:3: TRACEINC 0x55891136a7b0 <e62469> {i27} @dt=0x558910ce6310@(G/w1) -> TRACEDECL 0x55891136a580 <e50002> {i27} @dt=0x558910ce6310@(G/w1)  mips_cpu hazard_unit branchstall
    1:2:3:2: VARREF 0x55891136a690 <e69508> {i27} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__hazard_unit__DOT__branchstall [RV] <- VAR 0x5589110f1a70 <e23014> {i27} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__branchstall VAR
    1:2:3: TRACEINC 0x558911310d40 <e62471> {c41} @dt=0x558910ce6310@(G/w1) -> TRACEDECL 0x558911310b10 <e47002> {c41} @dt=0x558910ce6310@(G/w1)  mips_cpu program_counter_source_decode
    1:2:3:2: VARREF 0x558911310c20 <e69509> {c41} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__program_counter_source_decode [RV] <- VAR 0x558911054e10 <e21574> {c41} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_source_decode VAR
    1:2:3: TRACEINC 0x558911312e40 <e62528> {c49} @dt=0x558910ce6310@(G/w1) -> TRACEDECL 0x558911312c10 <e47082> {c49} @dt=0x558910ce6310@(G/w1)  mips_cpu equal_decode
    1:2:3:2: VARREF 0x558911312d20 <e69510> {c49} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__equal_decode [RV] <- VAR 0x558911055a10 <e21582> {c49} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__equal_decode VAR
    1:2:3: TRACEINC 0x558911316c20 <e62530> {c75} @dt=0x558910d08010@(G/w32) -> TRACEDECL 0x5589113169f0 <e47232> {c75} @dt=0x558910d08010@(G/w32)  mips_cpu register_file_output_A_decode
    1:2:3:2: VARREF 0x558911316b00 <e47229> {c75} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_decode [RV] <- VAR 0x558911059f60 <e21688> {c75} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_decode VAR
    1:2:3: TRACEINC 0x558911317040 <e62532> {c76} @dt=0x558910d08010@(G/w32) -> TRACEDECL 0x558911316e10 <e47242> {c76} @dt=0x558910d08010@(G/w32)  mips_cpu register_file_output_B_decode
    1:2:3:2: VARREF 0x558911316f20 <e47239> {c76} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_decode [RV] <- VAR 0x55891105a0e0 <e21689> {c76} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_decode VAR
    1:2:3: TRACEINC 0x558911317460 <e62534> {c77} @dt=0x558910d08010@(G/w32) -> TRACEDECL 0x558911317230 <e47252> {c77} @dt=0x558910d08010@(G/w32)  mips_cpu register_file_output_A_resolved_decode
    1:2:3:2: VARREF 0x558911317340 <e47249> {c77} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_resolved_decode [RV] <- VAR 0x55891105a260 <e21690> {c77} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_resolved_decode VAR
    1:2:3: TRACEINC 0x558911317880 <e62536> {c78} @dt=0x558910d08010@(G/w32) -> TRACEDECL 0x558911317650 <e47262> {c78} @dt=0x558910d08010@(G/w32)  mips_cpu register_file_output_B_resolved_decode
    1:2:3:2: VARREF 0x558911317760 <e47259> {c78} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_resolved_decode [RV] <- VAR 0x55891105a3e0 <e21691> {c78} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_resolved_decode VAR
    1:2:3: TRACEINC 0x5589113262b0 <e62538> {c144} @dt=0x558910ce6310@(G/w1) -> TRACEDECL 0x558911326080 <e47772> {c144} @dt=0x558910ce6310@(G/w1)  mips_cpu flush_fetch_decode_register
    1:2:3:2: VARREF 0x558911326190 <e69511> {c144} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__flush_fetch_decode_register [RV] <- VAR 0x55891105f060 <e21741> {c144} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__flush_fetch_decode_register VAR
    1:2:3: TRACEINC 0x55891130f8a0 <e62540> {c34} @dt=0x558910d08010@(G/w32) -> TRACEDECL 0x55891130f670 <e46952> {c34} @dt=0x558910d08010@(G/w32)  mips_cpu program_counter_fetch
    1:2:3:2: VARREF 0x55891130f780 <e46949> {c34} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_fetch [RV] <- VAR 0x558911054690 <e21569> {c34} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_fetch VAR
    1:2:3: TRACEINC 0x55891130fcc0 <e62570> {c35} @dt=0x558910d08010@(G/w32) -> TRACEDECL 0x55891130fa90 <e46962> {c35} @dt=0x558910d08010@(G/w32)  mips_cpu program_counter_plus_four_fetch
    1:2:3:2: ADD 0x5589113d59b0 <e52262> {d7} @dt=0x558910d08010@(G/w32)
    1:2:3:2:1: CONST 0x5589113d5a70 <e32793> {c185} @dt=0x558910d08010@(G/w32)  32'h4
    1:2:3:2:2: VARREF 0x5589113d5be0 <e32794> {d7} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_fetch [RV] <- VAR 0x558911054690 <e21569> {c34} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_fetch VAR
    1:2:3: TRACEINC 0x558911310920 <e62572> {c38} @dt=0x558910ce6310@(G/w1) -> TRACEDECL 0x5589113106f0 <e46992> {c38} @dt=0x558910ce6310@(G/w1)  mips_cpu halt
    1:2:3:2: EQ 0x5589113d2140 <e69512> {m11} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:1: CONST 0x5589113d2200 <e24611> {m11} @dt=0x558910f7b2d0@(G/sw32)  32'sh0
    1:2:3:2:2: VARREF 0x5589113d2370 <e24612> {m11} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_fetch [RV] <- VAR 0x558911054690 <e21569> {c34} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_fetch VAR
    1:2:3: TRACEINC 0x5589113142e0 <e62574> {c58} @dt=0x558910d08010@(G/w32) -> TRACEDECL 0x5589113140b0 <e47132> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu instruction_decode
    1:2:3:2: VARREF 0x5589113141c0 <e47129> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3: TRACEINC 0x558911314700 <e62576> {c59} @dt=0x558910d08010@(G/w32) -> TRACEDECL 0x5589113144d0 <e47142> {c59} @dt=0x558910d08010@(G/w32)  mips_cpu program_counter_plus_four_decode
    1:2:3:2: VARREF 0x5589113145e0 <e47139> {c59} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode [RV] <- VAR 0x558911056310 <e21587> {c59} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode VAR
    1:2:3: TRACEINC 0x558911314b20 <e62578> {c61} @dt=0x558910d17630@(G/w6) -> TRACEDECL 0x5589113148f0 <e47152> {c61} @dt=0x558910d17630@(G/w6)  mips_cpu op
    1:2:3:2: AND 0x5589114f6ff0 <e69527> {c62} @dt=0x5589114dbd50@(G/wu32/6)
    1:2:3:2:1: CONST 0x5589114f6da0 <e69523> {c62} @dt=0x558910d08010@(G/w32)  32'h3f
    1:2:3:2:2: SEL 0x5589113af540 <e69524> {c62} @dt=0x5589114dbd50@(G/wu32/6) decl[31:0]]
    1:2:3:2:2:1: VARREF 0x5589113af610 <e21589> {c62} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:2:2: CONST 0x5589113af760 <e69513> {c62} @dt=0x5589114b73d0@(G/swu32/5)  5'h1a
    1:2:3:2:2:3: CONST 0x5589113af8d0 <e21599> {c62} @dt=0x558910d08010@(G/w32)  32'h6
    1:2:3: TRACEINC 0x558911314f40 <e62580> {c63} @dt=0x558910d1e190@(G/w5) -> TRACEDECL 0x558911314d10 <e47162> {c63} @dt=0x558910d1e190@(G/w5)  mips_cpu read_address_1
    1:2:3:2: AND 0x5589114f7300 <e69542> {c64} @dt=0x5589114d02a0@(G/wu32/5)
    1:2:3:2:1: CONST 0x5589114f70b0 <e69538> {c64} @dt=0x558910d08010@(G/w32)  32'h1f
    1:2:3:2:2: SEL 0x5589113b0b40 <e69539> {c64} @dt=0x5589114d02a0@(G/wu32/5) decl[31:0]]
    1:2:3:2:2:1: VARREF 0x5589113b0c10 <e21604> {c64} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:2:2: CONST 0x5589113b0d60 <e69528> {c64} @dt=0x5589114b73d0@(G/swu32/5)  5'h15
    1:2:3:2:2:3: CONST 0x5589113b0ed0 <e21614> {c64} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:3: TRACEINC 0x558911315780 <e62582> {c66} @dt=0x558910d1e190@(G/w5) -> TRACEDECL 0x558911315550 <e47182> {c66} @dt=0x558910d1e190@(G/w5)  mips_cpu read_address_2
    1:2:3:2: AND 0x5589114f7610 <e69557> {c67} @dt=0x5589114d02a0@(G/wu32/5)
    1:2:3:2:1: CONST 0x5589114f73c0 <e69553> {c67} @dt=0x558910d08010@(G/w32)  32'h1f
    1:2:3:2:2: SEL 0x5589113b52c0 <e69554> {c67} @dt=0x5589114d02a0@(G/wu32/5) decl[31:0]]
    1:2:3:2:2:1: VARREF 0x5589113b5390 <e21632> {c67} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:2:2: CONST 0x5589113b54e0 <e69543> {c67} @dt=0x5589114b73d0@(G/swu32/5)  5'h10
    1:2:3:2:2:3: CONST 0x5589113b5650 <e21642> {c67} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:3: TRACEINC 0x558911315fc0 <e62584> {c69} @dt=0x558910d1e190@(G/w5) -> TRACEDECL 0x558911315d90 <e47202> {c69} @dt=0x558910d1e190@(G/w5)  mips_cpu Rd_decode
    1:2:3:2: AND 0x5589114f7920 <e69572> {c70} @dt=0x5589114d02a0@(G/wu32/5)
    1:2:3:2:1: CONST 0x5589114f76d0 <e69568> {c70} @dt=0x558910d08010@(G/w32)  32'h1f
    1:2:3:2:2: SEL 0x5589113bb040 <e69569> {c70} @dt=0x5589114d02a0@(G/wu32/5) decl[31:0]]
    1:2:3:2:2:1: VARREF 0x5589113bb110 <e21661> {c70} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:2:2: CONST 0x5589113bb260 <e69558> {c70} @dt=0x5589114b73d0@(G/swu32/5)  5'hb
    1:2:3:2:2:3: CONST 0x5589113bb3d0 <e21671> {c70} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:3: TRACEINC 0x5589113163e0 <e62586> {c71} @dt=0x558910d25f30@(G/w16) -> TRACEDECL 0x5589113161b0 <e47212> {c71} @dt=0x558910d25f30@(G/w16)  mips_cpu immediate
    1:2:3:2: AND 0x5589114f7c30 <e69587> {c72} @dt=0x5589114af880@(G/wu32/16)
    1:2:3:2:1: CONST 0x5589114f79e0 <e69583> {c72} @dt=0x558910d08010@(G/w32)  32'hffff
    1:2:3:2:2: SEL 0x5589113d0b90 <e69584> {c72} @dt=0x5589114af880@(G/wu32/16) decl[31:0]]
    1:2:3:2:2:1: VARREF 0x5589113d0c60 <e21675> {c72} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:2:2: CONST 0x5589113d0d80 <e69573> {c72} @dt=0x5589114b73d0@(G/swu32/5)  5'h0
    1:2:3:2:2:3: CONST 0x5589113d0ef0 <e21685> {c72} @dt=0x558910d08010@(G/w32)  32'h10
    1:2:3: TRACEINC 0x5589113180c0 <e62588> {c83} @dt=0x558910ce6310@(G/w1) -> TRACEDECL 0x558911317e90 <e47282> {c83} @dt=0x558910ce6310@(G/w1)  mips_cpu register_destination_execute
    1:2:3:2: VARREF 0x558911317fa0 <e69588> {c83} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_destination_execute [RV] <- VAR 0x55891105a6e0 <e21693> {c83} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_execute VAR
    1:2:3: TRACEINC 0x5589113184e0 <e62590> {c84} @dt=0x558910ce6310@(G/w1) -> TRACEDECL 0x5589113182b0 <e47292> {c84} @dt=0x558910ce6310@(G/w1)  mips_cpu memory_to_register_execute
    1:2:3:2: VARREF 0x5589113183c0 <e69589> {c84} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_to_register_execute [RV] <- VAR 0x55891105a860 <e21694> {c84} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_execute VAR
    1:2:3: TRACEINC 0x558911318900 <e62592> {c85} @dt=0x558910ce6310@(G/w1) -> TRACEDECL 0x5589113186d0 <e47302> {c85} @dt=0x558910ce6310@(G/w1)  mips_cpu memory_write_execute
    1:2:3:2: VARREF 0x5589113187e0 <e69590> {c85} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_write_execute [RV] <- VAR 0x55891105a9e0 <e21695> {c85} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_execute VAR
    1:2:3: TRACEINC 0x558911319140 <e62594> {c87} @dt=0x558910ce6310@(G/w1) -> TRACEDECL 0x558911318f10 <e47322> {c87} @dt=0x558910ce6310@(G/w1)  mips_cpu ALU_src_B_execute
    1:2:3:2: VARREF 0x558911319020 <e69591> {c87} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__ALU_src_B_execute [RV] <- VAR 0x55891105ace0 <e21697> {c87} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_execute VAR
    1:2:3: TRACEINC 0x558911319560 <e62596> {c88} @dt=0x558910d17630@(G/w6) -> TRACEDECL 0x558911319330 <e47332> {c88} @dt=0x558910d17630@(G/w6)  mips_cpu ALU_function_execute
    1:2:3:2: VARREF 0x558911319440 <e69592> {c88} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55891105ae60 <e21698> {c88} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3: TRACEINC 0x55891131a270 <e62598> {c91} @dt=0x558910ce6310@(G/w1) -> TRACEDECL 0x55891131a000 <e47362> {c91} @dt=0x558910ce6310@(G/w1)  mips_cpu program_counter_multiplexer_jump_execute
    1:2:3:2: VARREF 0x55891131a110 <e69593> {c91} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__program_counter_multiplexer_jump_execute [RV] <- VAR 0x55891105b2e0 <e21701> {c91} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_execute VAR
    1:2:3: TRACEINC 0x55891131a790 <e62600> {c94} @dt=0x558910d08010@(G/w32) -> TRACEDECL 0x55891131a560 <e47372> {c94} @dt=0x558910d08010@(G/w32)  mips_cpu register_file_output_A_execute
    1:2:3:2: VARREF 0x55891131a670 <e47369> {c94} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_execute [RV] <- VAR 0x55891105b460 <e21702> {c94} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_execute VAR
    1:2:3: TRACEINC 0x55891131ac60 <e62602> {c95} @dt=0x558910d08010@(G/w32) -> TRACEDECL 0x55891131aa00 <e47382> {c95} @dt=0x558910d08010@(G/w32)  mips_cpu register_file_output_B_execute
    1:2:3:2: VARREF 0x55891131ab40 <e47379> {c95} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_execute [RV] <- VAR 0x55891105b5e0 <e21703> {c95} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_execute VAR
    1:2:3: TRACEINC 0x55891131cd90 <e62604> {c102} @dt=0x558910d1e190@(G/w5) -> TRACEDECL 0x55891131cb60 <e47452> {c102} @dt=0x558910d1e190@(G/w5)  mips_cpu Rs_execute
    1:2:3:2: VARREF 0x55891131cc70 <e69594> {c102} @dt=0x5589114d02a0@(G/wu32/5)  mips_cpu__DOT__Rs_execute [RV] <- VAR 0x55891105c060 <e21710> {c102} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rs_execute VAR
    1:2:3: TRACEINC 0x55891131d210 <e62606> {c103} @dt=0x558910d1e190@(G/w5) -> TRACEDECL 0x55891131cfe0 <e47462> {c103} @dt=0x558910d1e190@(G/w5)  mips_cpu Rt_execute
    1:2:3:2: VARREF 0x55891131d0f0 <e69595> {c103} @dt=0x5589114d02a0@(G/wu32/5)  mips_cpu__DOT__Rt_execute [RV] <- VAR 0x55891105c1e0 <e21711> {c103} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:3: TRACEINC 0x55891131d690 <e62608> {c104} @dt=0x558910d1e190@(G/w5) -> TRACEDECL 0x55891131d460 <e47472> {c104} @dt=0x558910d1e190@(G/w5)  mips_cpu Rd_execute
    1:2:3:2: VARREF 0x55891131d570 <e69596> {c104} @dt=0x5589114d02a0@(G/wu32/5)  mips_cpu__DOT__Rd_execute [RV] <- VAR 0x55891105c360 <e21712> {c104} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rd_execute VAR
    1:2:3: TRACEINC 0x55891131db10 <e62610> {c105} @dt=0x558910d08010@(G/w32) -> TRACEDECL 0x55891131d8e0 <e47482> {c105} @dt=0x558910d08010@(G/w32)  mips_cpu sign_imm_execute
    1:2:3:2: VARREF 0x55891131d9f0 <e47479> {c105} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__sign_imm_execute [RV] <- VAR 0x55891105c4e0 <e21713> {c105} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__sign_imm_execute VAR
    1:2:3: TRACEINC 0x55891131e890 <e62612> {c110} @dt=0x558910ce6310@(G/w1) -> TRACEDECL 0x55891131e660 <e47512> {c110} @dt=0x558910ce6310@(G/w1)  mips_cpu memory_to_register_memory
    1:2:3:2: VARREF 0x55891131e770 <e69597> {c110} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_to_register_memory [RV] <- VAR 0x55891105c960 <e21716> {c110} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_memory VAR
    1:2:3: TRACEINC 0x55891131ed70 <e62614> {c111} @dt=0x558910ce6310@(G/w1) -> TRACEDECL 0x55891131eb40 <e47522> {c111} @dt=0x558910ce6310@(G/w1)  mips_cpu memory_write_memory
    1:2:3:2: VARREF 0x55891131ec50 <e69598> {c111} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_write_memory [RV] <- VAR 0x55891105cae0 <e21717> {c111} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_memory VAR
    1:2:3: TRACEINC 0x55891131f6f0 <e62616> {c113} @dt=0x558910ce6310@(G/w1) -> TRACEDECL 0x55891131f480 <e47542> {c113} @dt=0x558910ce6310@(G/w1)  mips_cpu program_counter_multiplexer_jump_memory
    1:2:3:2: VARREF 0x55891131f590 <e69599> {c113} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__program_counter_multiplexer_jump_memory [RV] <- VAR 0x55891105cde0 <e21719> {c113} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_memory VAR
    1:2:3: TRACEINC 0x55891131fba0 <e62618> {c116} @dt=0x558910d08010@(G/w32) -> TRACEDECL 0x55891131f970 <e47552> {c116} @dt=0x558910d08010@(G/w32)  mips_cpu ALU_output_memory
    1:2:3:2: VARREF 0x55891131fa80 <e47549> {c116} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VAR 0x55891105cf60 <e21720> {c116} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:3: TRACEINC 0x558911320e90 <e62620> {c120} @dt=0x558910d08010@(G/w32) -> TRACEDECL 0x558911320c60 <e47592> {c120} @dt=0x558910d08010@(G/w32)  mips_cpu write_data_memory
    1:2:3:2: VARREF 0x558911320d70 <e47589> {c120} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__write_data_memory [RV] <- VAR 0x55891105d560 <e21724> {c120} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__write_data_memory VAR
    1:2:3: TRACEINC 0x558911321d00 <e62622> {c125} @dt=0x558910ce6310@(G/w1) -> TRACEDECL 0x558911321aa0 <e47622> {c125} @dt=0x558910ce6310@(G/w1)  mips_cpu memory_to_register_writeback
    1:2:3:2: VARREF 0x558911321be0 <e69600> {c125} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_to_register_writeback [RV] <- VAR 0x55891105d9e0 <e21727> {c125} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_writeback VAR
    1:2:3: TRACEINC 0x558911322120 <e62624> {c126} @dt=0x558910ce6310@(G/w1) -> TRACEDECL 0x558911321ef0 <e47632> {c126} @dt=0x558910ce6310@(G/w1)  mips_cpu program_counter_multiplexer_jump_writeback
    1:2:3:2: VARREF 0x558911322000 <e69601> {c126} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__program_counter_multiplexer_jump_writeback [RV] <- VAR 0x55891105db60 <e21728> {c126} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_writeback VAR
    1:2:3: TRACEINC 0x558911323930 <e62626> {c133} @dt=0x558910d08010@(G/w32) -> TRACEDECL 0x558911323700 <e47682> {c133} @dt=0x558910d08010@(G/w32)  mips_cpu ALU_output_writeback
    1:2:3:2: VARREF 0x558911323810 <e47679> {c133} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_writeback [RV] <- VAR 0x55891105e2e0 <e21733> {c133} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_writeback VAR
    1:2:3: TRACEINC 0x558911323de0 <e62628> {c134} @dt=0x558910d08010@(G/w32) -> TRACEDECL 0x558911323bb0 <e47692> {c134} @dt=0x558910d08010@(G/w32)  mips_cpu read_data_writeback
    1:2:3:2: VARREF 0x558911323cc0 <e47689> {c134} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__read_data_writeback [RV] <- VAR 0x55891105e460 <e21734> {c134} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__read_data_writeback VAR
    1:2:3: TRACEINC 0x55891132b890 <e62630> {n15} @dt=0x558910d08010@(G/w32) -> TRACEDECL 0x55891132b620 <e47952> {n15} @dt=0x558910d08010@(G/w32)  mips_cpu register_file read_data_1_pre_mux
    1:2:3:2: COND 0x5589113ea990 <e53251> {n20} @dt=0x558910d08010@(G/w32)
    1:2:3:2:1: NEQ 0x5589113eaa50 <e69605> {n20} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:1:1: CONST 0x5589113eab10 <e69602> {n20} @dt=0x5589114d02a0@(G/wu32/5)  5'h0
    1:2:3:2:1:2: AND 0x5589114f7f40 <e69618> {c64} @dt=0x5589114d02a0@(G/wu32/5)
    1:2:3:2:1:2:1: CONST 0x5589114f7cf0 <e69614> {c64} @dt=0x558910d08010@(G/w32)  32'h1f
    1:2:3:2:1:2:2: SEL 0x5589113eac80 <e69615> {c64} @dt=0x5589114d02a0@(G/wu32/5) decl[31:0]]
    1:2:3:2:1:2:2:1: VARREF 0x5589113ead50 <e21604> {c64} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:1:2:2:2: CONST 0x5589113eaea0 <e69603> {c64} @dt=0x5589114b73d0@(G/swu32/5)  5'h15
    1:2:3:2:1:2:2:3: CONST 0x5589113eb030 <e21614> {c64} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:3:2:2: ARRAYSEL 0x5589113eb1e0 <e23384> {n20} @dt=0x558910d08010@(G/w32)
    1:2:3:2:2:1: VARREF 0x5589113eb2a0 <e16221> {n20} @dt=0x558910e7b5b0@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers [RV] <- VAR 0x558911064ed0 <e16162> {n13} @dt=0x558910e7b5b0@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers VAR
    1:2:3:2:2:2: AND 0x5589114f8250 <e69633> {c64} @dt=0x5589114d02a0@(G/wu32/5)
    1:2:3:2:2:2:1: CONST 0x5589114f8000 <e69629> {c64} @dt=0x558910d08010@(G/w32)  32'h1f
    1:2:3:2:2:2:2: SEL 0x5589113eb400 <e69630> {c64} @dt=0x5589114d02a0@(G/wu32/5) decl[31:0]]
    1:2:3:2:2:2:2:1: VARREF 0x5589113eb4d0 <e21604> {c64} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:2:2:2:2: CONST 0x5589113eb620 <e69619> {c64} @dt=0x5589114b73d0@(G/swu32/5)  5'h15
    1:2:3:2:2:2:2:3: CONST 0x5589113eb7d0 <e21614> {c64} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:3:2:3: CONST 0x5589113eb980 <e23394> {n20} @dt=0x558910f7b2d0@(G/sw32)  32'sh0
    1:2:3: TRACEINC 0x55891132bd70 <e62687> {n16} @dt=0x558910d08010@(G/w32) -> TRACEDECL 0x55891132bb00 <e47962> {n16} @dt=0x558910d08010@(G/w32)  mips_cpu register_file read_data_2_pre_mux
    1:2:3:2: COND 0x5589113ecd90 <e53260> {n21} @dt=0x558910d08010@(G/w32)
    1:2:3:2:1: NEQ 0x5589113ece50 <e69637> {n21} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:1:1: CONST 0x5589113ecf10 <e69634> {n21} @dt=0x5589114d02a0@(G/wu32/5)  5'h0
    1:2:3:2:1:2: AND 0x5589114f8560 <e69650> {c67} @dt=0x5589114d02a0@(G/wu32/5)
    1:2:3:2:1:2:1: CONST 0x5589114f8310 <e69646> {c67} @dt=0x558910d08010@(G/w32)  32'h1f
    1:2:3:2:1:2:2: SEL 0x5589113ed080 <e69647> {c67} @dt=0x5589114d02a0@(G/wu32/5) decl[31:0]]
    1:2:3:2:1:2:2:1: VARREF 0x5589113ed150 <e21632> {c67} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:1:2:2:2: CONST 0x5589113ed2a0 <e69635> {c67} @dt=0x5589114b73d0@(G/swu32/5)  5'h10
    1:2:3:2:1:2:2:3: CONST 0x5589113ed430 <e21642> {c67} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:3:2:2: ARRAYSEL 0x5589113ed5e0 <e23412> {n21} @dt=0x558910d08010@(G/w32)
    1:2:3:2:2:1: VARREF 0x5589113ed6a0 <e16262> {n21} @dt=0x558910e7b5b0@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers [RV] <- VAR 0x558911064ed0 <e16162> {n13} @dt=0x558910e7b5b0@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers VAR
    1:2:3:2:2:2: AND 0x5589114f8870 <e69665> {c67} @dt=0x5589114d02a0@(G/wu32/5)
    1:2:3:2:2:2:1: CONST 0x5589114f8620 <e69661> {c67} @dt=0x558910d08010@(G/w32)  32'h1f
    1:2:3:2:2:2:2: SEL 0x5589113ed800 <e69662> {c67} @dt=0x5589114d02a0@(G/wu32/5) decl[31:0]]
    1:2:3:2:2:2:2:1: VARREF 0x5589113ed8d0 <e21632> {c67} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:2:2:2:2: CONST 0x5589113eda20 <e69651> {c67} @dt=0x5589114b73d0@(G/swu32/5)  5'h10
    1:2:3:2:2:2:2:3: CONST 0x5589113edbd0 <e21642> {c67} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:3:2:3: CONST 0x5589113edd80 <e23422> {n21} @dt=0x558910f7b2d0@(G/sw32)  32'sh0
    1:2:3: TRACEINC 0x558911324b90 <e62689> {c139} @dt=0x558910ce6310@(G/w1) -> TRACEDECL 0x558911324960 <e47722> {c139} @dt=0x558910ce6310@(G/w1)  mips_cpu forward_A_decode
    1:2:3:2: AND 0x5589113fbf40 <e69702> {i54} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:1: AND 0x5589113fc000 <e69700> {i54} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:1:1: NEQ 0x5589113fc0c0 <e69669> {i54} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:1:1:1: CONST 0x5589113fc180 <e69666> {i54} @dt=0x5589114d02a0@(G/wu32/5)  5'h0
    1:2:3:2:1:1:2: AND 0x5589114f8b80 <e69682> {c65} @dt=0x5589114d02a0@(G/wu32/5)
    1:2:3:2:1:1:2:1: CONST 0x5589114f8930 <e69678> {c65} @dt=0x558910d08010@(G/w32)  32'h1f
    1:2:3:2:1:1:2:2: SEL 0x5589113fc2f0 <e69679> {c65} @dt=0x5589114d02a0@(G/wu32/5) decl[31:0]]
    1:2:3:2:1:1:2:2:1: VARREF 0x5589113fc3c0 <e21616> {c65} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:1:1:2:2:2: CONST 0x5589113fc4e0 <e69667> {c65} @dt=0x5589114b73d0@(G/swu32/5)  5'h15
    1:2:3:2:1:1:2:2:3: CONST 0x5589113fc650 <e21626> {c65} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:3:2:1:2: EQ 0x5589113fc7c0 <e69686> {i54} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:1:2:1: AND 0x5589114f8e90 <e69699> {c65} @dt=0x5589114d02a0@(G/wu32/5)
    1:2:3:2:1:2:1:1: CONST 0x5589114f8c40 <e69695> {c65} @dt=0x558910d08010@(G/w32)  32'h1f
    1:2:3:2:1:2:1:2: SEL 0x5589113fc880 <e69696> {c65} @dt=0x5589114d02a0@(G/wu32/5) decl[31:0]]
    1:2:3:2:1:2:1:2:1: VARREF 0x5589113fc950 <e21616> {c65} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:1:2:1:2:2: CONST 0x5589113fca70 <e69683> {c65} @dt=0x5589114b73d0@(G/swu32/5)  5'h15
    1:2:3:2:1:2:1:2:3: CONST 0x5589113fcbe0 <e21626> {c65} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:3:2:1:2:2: VARREF 0x5589113fcd50 <e69685> {i54} @dt=0x5589114d02a0@(G/wu32/5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x55891105c7e0 <e21715> {c109} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:3:2:2: VARREF 0x5589113fce70 <e69701> {i54} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_write_memory [RV] <- VAR 0x55891105c660 <e21714> {c108} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:3: TRACEINC 0x558911325040 <e62746> {c140} @dt=0x558910ce6310@(G/w1) -> TRACEDECL 0x558911324e10 <e47732> {c140} @dt=0x558910ce6310@(G/w1)  mips_cpu forward_B_decode
    1:2:3:2: AND 0x558911402250 <e69739> {i55} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:1: AND 0x558911402310 <e69737> {i55} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:1:1: NEQ 0x5589114023d0 <e69706> {i55} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:1:1:1: CONST 0x558911402490 <e69703> {i55} @dt=0x5589114d02a0@(G/wu32/5)  5'h0
    1:2:3:2:1:1:2: AND 0x5589114f91a0 <e69719> {c68} @dt=0x5589114d02a0@(G/wu32/5)
    1:2:3:2:1:1:2:1: CONST 0x5589114f8f50 <e69715> {c68} @dt=0x558910d08010@(G/w32)  32'h1f
    1:2:3:2:1:1:2:2: SEL 0x558911402600 <e69716> {c68} @dt=0x5589114d02a0@(G/wu32/5) decl[31:0]]
    1:2:3:2:1:1:2:2:1: VARREF 0x5589114026d0 <e21646> {c68} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:1:1:2:2:2: CONST 0x5589114027f0 <e69704> {c68} @dt=0x5589114b73d0@(G/swu32/5)  5'h10
    1:2:3:2:1:1:2:2:3: CONST 0x558911402960 <e21656> {c68} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:3:2:1:2: EQ 0x558911402b10 <e69723> {i55} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:1:2:1: AND 0x5589114f94b0 <e69736> {c68} @dt=0x5589114d02a0@(G/wu32/5)
    1:2:3:2:1:2:1:1: CONST 0x5589114f9260 <e69732> {c68} @dt=0x558910d08010@(G/w32)  32'h1f
    1:2:3:2:1:2:1:2: SEL 0x558911402bd0 <e69733> {c68} @dt=0x5589114d02a0@(G/wu32/5) decl[31:0]]
    1:2:3:2:1:2:1:2:1: VARREF 0x558911402ca0 <e21646> {c68} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:1:2:1:2:2: CONST 0x558911402df0 <e69720> {c68} @dt=0x5589114b73d0@(G/swu32/5)  5'h10
    1:2:3:2:1:2:1:2:3: CONST 0x558911402fa0 <e21656> {c68} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:3:2:1:2:2: VARREF 0x558911403150 <e69722> {i55} @dt=0x5589114d02a0@(G/wu32/5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x55891105c7e0 <e21715> {c109} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:3:2:2: VARREF 0x5589114032a0 <e69738> {i55} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_write_memory [RV] <- VAR 0x55891105c660 <e21714> {c108} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:3: TRACEINC 0x55891132aa50 <e62748> {n13} @dt=0x558910e7b5b0@(w32)u[31:0] -> TRACEDECL 0x55891132a7f0 <e47922> {n13} @dt=0x558910e7b5b0@(w32)u[31:0]  mips_cpu register_file registers
    1:2:3:2: VARREF 0x55891132a930 <e47919> {n13} @dt=0x558910e7b5b0@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers [RV] <- VAR 0x558911064ed0 <e16162> {n13} @dt=0x558910e7b5b0@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers VAR
    1:2:3: TRACEINC 0x55891132aee0 <e62778> {n14} @dt=0x558910d08010@(G/w32) -> TRACEDECL 0x55891132acb0 <e47932> {n14} @dt=0x558910d08010@(G/w32)  mips_cpu register_file HI_reg
    1:2:3:2: VARREF 0x55891132adc0 <e47929> {n14} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file__DOT__HI_reg [RV] <- VAR 0x558911065050 <e23366> {n14} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file__DOT__HI_reg VAR
    1:2:3: TRACEINC 0x55891132b3b0 <e62780> {n14} @dt=0x558910d08010@(G/w32) -> TRACEDECL 0x55891132b180 <e47942> {n14} @dt=0x558910d08010@(G/w32)  mips_cpu register_file LO_reg
    1:2:3:2: VARREF 0x55891132b290 <e47939> {n14} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file__DOT__LO_reg [RV] <- VAR 0x5589110651d0 <e23367> {n14} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file__DOT__LO_reg VAR
    1:2:3: TRACEINC 0x558911319980 <e62782> {c89} @dt=0x558910ce6310@(G/w1) -> TRACEDECL 0x558911319750 <e47342> {c89} @dt=0x558910ce6310@(G/w1)  mips_cpu hi_lo_register_write_execute
    1:2:3:2: VARREF 0x558911319860 <e69740> {c89} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_execute [RV] <- VAR 0x55891105afe0 <e21699> {c89} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_execute VAR
    1:2:3: TRACEINC 0x558911319dd0 <e62812> {c90} @dt=0x558910ce6310@(G/w1) -> TRACEDECL 0x558911319b70 <e47352> {c90} @dt=0x558910ce6310@(G/w1)  mips_cpu register_write_execute
    1:2:3:2: VARREF 0x558911319c80 <e69741> {c90} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_write_execute [RV] <- VAR 0x55891105b160 <e21700> {c90} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_execute VAR
    1:2:3: TRACEINC 0x55891131df90 <e62814> {c108} @dt=0x558910ce6310@(G/w1) -> TRACEDECL 0x55891131dd30 <e47492> {c108} @dt=0x558910ce6310@(G/w1)  mips_cpu register_write_memory
    1:2:3:2: VARREF 0x55891131de40 <e69742> {c108} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_write_memory [RV] <- VAR 0x55891105c660 <e21714> {c108} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:3: TRACEINC 0x55891131e440 <e62816> {c109} @dt=0x558910d1e190@(G/w5) -> TRACEDECL 0x55891131e1e0 <e47502> {c109} @dt=0x558910d1e190@(G/w5)  mips_cpu write_register_memory
    1:2:3:2: VARREF 0x55891131e2f0 <e69743> {c109} @dt=0x5589114d02a0@(G/wu32/5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x55891105c7e0 <e21715> {c109} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:3: TRACEINC 0x55891131f250 <e62818> {c112} @dt=0x558910ce6310@(G/w1) -> TRACEDECL 0x55891131f020 <e47532> {c112} @dt=0x558910ce6310@(G/w1)  mips_cpu hi_lo_register_write_memory
    1:2:3:2: VARREF 0x55891131f130 <e69744> {c112} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_memory [RV] <- VAR 0x55891105cc60 <e21718> {c112} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_memory VAR
    1:2:3: TRACEINC 0x558911320080 <e62820> {c117} @dt=0x558910d08010@(G/w32) -> TRACEDECL 0x55891131fe50 <e47562> {c117} @dt=0x558910d08010@(G/w32)  mips_cpu ALU_HI_output_memory
    1:2:3:2: VARREF 0x55891131ff60 <e47559> {c117} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_HI_output_memory [RV] <- VAR 0x55891105d0e0 <e21721> {c117} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_HI_output_memory VAR
    1:2:3: TRACEINC 0x558911320530 <e62822> {c118} @dt=0x558910d08010@(G/w32) -> TRACEDECL 0x558911320300 <e47572> {c118} @dt=0x558910d08010@(G/w32)  mips_cpu ALU_LO_output_memory
    1:2:3:2: VARREF 0x558911320410 <e47569> {c118} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_LO_output_memory [RV] <- VAR 0x55891105d260 <e21722> {c118} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_LO_output_memory VAR
    1:2:3: TRACEINC 0x558911321350 <e62824> {c123} @dt=0x558910ce6310@(G/w1) -> TRACEDECL 0x5589113210f0 <e47602> {c123} @dt=0x558910ce6310@(G/w1)  mips_cpu register_write_writeback
    1:2:3:2: VARREF 0x558911321200 <e69745> {c123} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_write_writeback [RV] <- VAR 0x55891105d6e0 <e21725> {c123} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_writeback VAR
    1:2:3: TRACEINC 0x5589113217f0 <e62826> {c124} @dt=0x558910ce6310@(G/w1) -> TRACEDECL 0x5589113215c0 <e47612> {c124} @dt=0x558910ce6310@(G/w1)  mips_cpu hi_lo_register_write_writeback
    1:2:3:2: VARREF 0x5589113216d0 <e69746> {c124} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_writeback [RV] <- VAR 0x55891105d860 <e21726> {c124} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_writeback VAR
    1:2:3: TRACEINC 0x558911322640 <e62828> {c129} @dt=0x558910d1e190@(G/w5) -> TRACEDECL 0x5589113223e0 <e47642> {c129} @dt=0x558910d1e190@(G/w5)  mips_cpu write_register_writeback
    1:2:3:2: VARREF 0x5589113224f0 <e69747> {c129} @dt=0x5589114d02a0@(G/wu32/5)  mips_cpu__DOT__write_register_writeback [RV] <- VAR 0x55891105dce0 <e21729> {c129} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_writeback VAR
    1:2:3: TRACEINC 0x558911322fa0 <e62830> {c131} @dt=0x558910d08010@(G/w32) -> TRACEDECL 0x558911322d40 <e47662> {c131} @dt=0x558910d08010@(G/w32)  mips_cpu ALU_HI_output_writeback
    1:2:3:2: VARREF 0x558911322e50 <e47659> {c131} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback [RV] <- VAR 0x55891105dfe0 <e21731> {c131} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback VAR
    1:2:3: TRACEINC 0x558911323450 <e62832> {c132} @dt=0x558910d08010@(G/w32) -> TRACEDECL 0x5589113231f0 <e47672> {c132} @dt=0x558910d08010@(G/w32)  mips_cpu ALU_LO_output_writeback
    1:2:3:2: VARREF 0x558911323300 <e47669> {c132} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback [RV] <- VAR 0x55891105e160 <e21732> {c132} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback VAR
    1:2:3: TRACEINC 0x5589112ec8c0 <e62834> {c6} @dt=0x558910ce6310@(G/w1) -> TRACEDECL 0x5589112ec5c0 <e46683> {c6} @dt=0x558910ce6310@(G/w1)  clk
    1:2:3:2: VARREF 0x5589112ec7a0 <e69748> {c6} @dt=0x5589114dbb10@(G/wu32/1)  clk [RV] <- VAR 0x558910f89540 <e24466> {c6} @dt=0x558910ce6310@(G/w1)  clk [PI] INPUT [P] PORT
    1:2:3: TRACEINC 0x5589112ecf70 <e62839> {c8} @dt=0x558910ce6310@(G/w1) -> TRACEDECL 0x5589112ecd40 <e46692> {c8} @dt=0x558910ce6310@(G/w1)  reset
    1:2:3:2: VARREF 0x5589112ece50 <e69749> {c8} @dt=0x5589114dbb10@(G/wu32/1)  reset [RV] <- VAR 0x558910f897e0 <e24471> {c8} @dt=0x558910ce6310@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3: TRACEINC 0x5589112ebdb0 <e62841> {c9} @dt=0x558910ce6310@(G/w1) -> TRACEDECL 0x5589112ebb80 <e46702> {c9} @dt=0x558910ce6310@(G/w1)  active
    1:2:3:2: VARREF 0x5589112ebc90 <e69750> {c9} @dt=0x5589114dbb10@(G/wu32/1)  active [RV] <- VAR 0x558910f89b80 <e24477> {c9} @dt=0x558910ce6310@(G/w1)  active [PO] OUTPUT [P] PORT
    1:2:3: TRACEINC 0x5589112ed370 <e62843> {c10} @dt=0x558910d08010@(G/w32) -> TRACEDECL 0x558911309440 <e46712> {c10} @dt=0x558910d08010@(G/w32)  register_v0
    1:2:3:2: VARREF 0x558911309550 <e46709> {c10} @dt=0x558910d08010@(G/w32)  register_v0 [RV] <- VAR 0x558910f89f20 <e24483> {c10} @dt=0x558910d08010@(G/w32)  register_v0 [PO] OUTPUT [P] PORT
    1:2:3: TRACEINC 0x5589113099c0 <e62845> {c13} @dt=0x558910ce6310@(G/w1) -> TRACEDECL 0x558911309790 <e46722> {c13} @dt=0x558910ce6310@(G/w1)  clk_enable
    1:2:3:2: VARREF 0x5589113098a0 <e69751> {c13} @dt=0x5589114dbb10@(G/wu32/1)  clk_enable [RV] <- VAR 0x558910f8a2c0 <e24489> {c13} @dt=0x558910ce6310@(G/w1)  clk_enable [PI] INPUT [P] PORT
    1:2:3: TRACEINC 0x558911309de0 <e62847> {c16} @dt=0x558910d08010@(G/w32) -> TRACEDECL 0x558911309bb0 <e46732> {c16} @dt=0x558910d08010@(G/w32)  instr_address
    1:2:3:2: VARREF 0x558911309cc0 <e46729> {c16} @dt=0x558910d08010@(G/w32)  instr_address [RV] <- VAR 0x558910f8a660 <e24495> {c16} @dt=0x558910d08010@(G/w32)  instr_address [PO] OUTPUT [P] PORT
    1:2:3: TRACEINC 0x55891130a200 <e62849> {c17} @dt=0x558910d08010@(G/w32) -> TRACEDECL 0x558911309fd0 <e46742> {c17} @dt=0x558910d08010@(G/w32)  instr_readdata
    1:2:3:2: VARREF 0x55891130a0e0 <e46739> {c17} @dt=0x558910d08010@(G/w32)  instr_readdata [RV] <- VAR 0x558910f8aa00 <e24501> {c17} @dt=0x558910d08010@(G/w32)  instr_readdata [PI] INPUT [P] PORT
    1:2:3: TRACEINC 0x55891130a620 <e62851> {c20} @dt=0x558910d08010@(G/w32) -> TRACEDECL 0x55891130a3f0 <e46752> {c20} @dt=0x558910d08010@(G/w32)  data_address
    1:2:3:2: VARREF 0x55891130a500 <e46749> {c20} @dt=0x558910d08010@(G/w32)  data_address [RV] <- VAR 0x558910f8ada0 <e24507> {c20} @dt=0x558910d08010@(G/w32)  data_address [PO] OUTPUT [P] PORT
    1:2:3: TRACEINC 0x55891130aa40 <e62853> {c21} @dt=0x558910ce6310@(G/w1) -> TRACEDECL 0x55891130a810 <e46762> {c21} @dt=0x558910ce6310@(G/w1)  data_write
    1:2:3:2: VARREF 0x55891130a920 <e69752> {c21} @dt=0x5589114dbb10@(G/wu32/1)  data_write [RV] <- VAR 0x558910f8b140 <e24513> {c21} @dt=0x558910ce6310@(G/w1)  data_write [PO] OUTPUT [P] PORT
    1:2:3: TRACEINC 0x55891130ae60 <e62855> {c22} @dt=0x558910ce6310@(G/w1) -> TRACEDECL 0x55891130ac30 <e46772> {c22} @dt=0x558910ce6310@(G/w1)  data_read
    1:2:3:2: VARREF 0x55891130ad40 <e69753> {c22} @dt=0x5589114dbb10@(G/wu32/1)  data_read [RV] <- VAR 0x558910f8b4e0 <e24519> {c22} @dt=0x558910ce6310@(G/w1)  data_read [PO] OUTPUT [P] PORT
    1:2:3: TRACEINC 0x55891130b280 <e62857> {c23} @dt=0x558910d08010@(G/w32) -> TRACEDECL 0x55891130b050 <e46782> {c23} @dt=0x558910d08010@(G/w32)  data_writedata
    1:2:3:2: VARREF 0x55891130b160 <e46779> {c23} @dt=0x558910d08010@(G/w32)  data_writedata [RV] <- VAR 0x558910f8b880 <e24525> {c23} @dt=0x558910d08010@(G/w32)  data_writedata [PO] OUTPUT [P] PORT
    1:2:3: TRACEINC 0x55891130b6a0 <e62859> {c24} @dt=0x558910d08010@(G/w32) -> TRACEDECL 0x55891130b470 <e46792> {c24} @dt=0x558910d08010@(G/w32)  data_readdata
    1:2:3:2: VARREF 0x55891130b580 <e46789> {c24} @dt=0x558910d08010@(G/w32)  data_readdata [RV] <- VAR 0x558910f8bc20 <e24531> {c24} @dt=0x558910d08010@(G/w32)  data_readdata [PI] INPUT [P] PORT
    1:2:3: TRACEINC 0x55891130f060 <e62861> {c29} @dt=0x558910ce6310@(G/w1) -> TRACEDECL 0x55891130ee30 <e46932> {c29} @dt=0x558910ce6310@(G/w1)  mips_cpu HI_LO_output
    1:2:3:2: VARREF 0x55891130ef40 <e69754> {c29} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__HI_LO_output [RV] <- VAR 0x558911054390 <e21567> {c29} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__HI_LO_output VAR
    1:2:3: TRACEINC 0x558911313aa0 <e62862> {c52} @dt=0x558910ce6310@(G/w1) -> TRACEDECL 0x558911313870 <e47112> {c52} @dt=0x558910ce6310@(G/w1)  mips_cpu flush_decode_execute_register
    1:2:3:2: VARREF 0x558911313980 <e69755> {c52} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__flush_decode_execute_register [RV] <- VAR 0x558911055e90 <e21584> {c52} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__flush_decode_execute_register VAR
    1:2:3: TRACEINC 0x558911326bf0 <e62863> {n4} @dt=0x558910ce6310@(G/w1) -> TRACEDECL 0x5589113269c0 <e47792> {n4} @dt=0x558910ce6310@(G/w1)  mips_cpu register_file pipelined
    1:2:3:2: CONST 0x5589113e93d0 <e69756> {c158} @dt=0x5589114dbb10@(G/wu32/1)  1'h1
    1:2:3: TRACEINC 0x55891132e750 <e62864> {d3} @dt=0x558910d08010@(G/w32) -> TRACEDECL 0x55891132e4f0 <e48052> {d3} @dt=0x558910d08010@(G/w32)  mips_cpu plus_four_adder b
    1:2:3:2: CONST 0x5589113e9540 <e53242> {c185} @dt=0x558910d08010@(G/w32)  32'h4
    1:2:3: TRACEINC 0x55891132f020 <e62865> {k3} @dt=0x558910f7b2d0@(G/sw32) -> TRACEDECL 0x55891132edf0 <e48072> {k3} @dt=0x558910f7b2d0@(G/sw32)  mips_cpu program_counter_multiplexer BUS_WIDTH
    1:2:3:2: CONST 0x558910ce7ee0 <e55906> {k3} @dt=0x558910f7b2d0@(G/sw32)  32'sh20
    1:2:3: TRACEINC 0x55891133ea00 <e62866> {j3} @dt=0x558910f7b2d0@(G/sw32) -> TRACEDECL 0x55891133e7d0 <e48582> {j3} @dt=0x558910f7b2d0@(G/sw32)  mips_cpu shifter_decode shift_distance
    1:2:3:2: CONST 0x55891139d120 <e55946> {j3} @dt=0x558910f7b2d0@(G/sw32)  32'sh2
    1:2:3: TRACEINC 0x55891134a0a0 <e62867> {k3} @dt=0x558910f7b2d0@(G/sw32) -> TRACEDECL 0x558911349e30 <e48952> {k3} @dt=0x558910f7b2d0@(G/sw32)  mips_cpu write_register_execute_mux BUS_WIDTH
    1:2:3:2: CONST 0x55891139d330 <e55956> {k3} @dt=0x558910f7b2d0@(G/sw32)  32'sh5
    1:2: CFUNC 0x5589114e1f30 <e63829> {c5}  traceChgThis__2 [STATICU]
    1:2:3: TRACEINC 0x5589114e0af0 <e61531> {c27} @dt=0x558910ce6310@(G/w1) -> TRACEDECL 0x55891130ea10 <e46922> {c27} @dt=0x558910ce6310@(G/w1)  mips_cpu internal_clk
    1:2:3:2: VARREF 0x5589114e0bc0 <e69757> {c27} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__internal_clk [RV] <- VAR 0x558911054210 <e21566> {c27} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__internal_clk [CLK] VAR
    1:2:3: TRACEINC 0x5589114e21c0 <e62095> {n29} @dt=0x558910ce6310@(G/w1) -> TRACEDECL 0x55891132bfe0 <e47972> {n29} @dt=0x558910ce6310@(G/w1)  mips_cpu register_file modified_write_clk
    1:2:3:2: AND 0x5589114f97c0 <e69772> {n30} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:1: CONST 0x5589114f9570 <e69768> {n30} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:2: NOT 0x5589114e2290 <e69769> {n30} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:2:1: VARREF 0x5589114e2350 <e69758> {n30} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__internal_clk [RV] <- VAR 0x558911054210 <e21566> {c27} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__internal_clk [CLK] VAR
    1:2: CFUNC 0x5589114e3b40 <e63831> {c5}  traceChgThis__3 [STATICU]
    1:2:3: TRACEINC 0x5589114e24d0 <e61551> {c57} @dt=0x558910d08010@(G/w32) -> TRACEDECL 0x558911313c90 <e47122> {c57} @dt=0x558910d08010@(G/w32)  mips_cpu program_counter_branch_decode
    1:2:3:2: ADD 0x5589114e25a0 <e53302> {d7} @dt=0x558910d08010@(G/w32)
    1:2:3:2:1: COND 0x558911501170 <e70322#> {j10} @dt=0x558910d08010@(G/w32)
    1:2:3:2:1:1: GTE 0x5589115010b0 <e70318#> {j10} @dt=0x558910f8ec90@(G/nw1)
    1:2:3:2:1:1:1: CONST 0x558911500cf0 <e70314#> {j10} @dt=0x558910f7b2d0@(G/sw32)  32'h1f
    1:2:3:2:1:1:2: CONST 0x558911500f40 <e70315#> {j10} @dt=0x558910f7b2d0@(G/sw32)  32'sh2
    1:2:3:2:1:2: SHIFTL 0x5589114e2660 <e70319#> {j10} @dt=0x558910d08010@(G/w32)
    1:2:3:2:1:2:1: VARREF 0x5589114e2720 <e23217> {j10} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__sign_imm_decode [RV] <- VAR 0x55891105a560 <e21692> {c79} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__sign_imm_decode VAR
    1:2:3:2:1:2:2: CONST 0x5589114e2840 <e24646> {j10} @dt=0x558910f7b2d0@(G/sw32)  32'sh2
    1:2:3:2:1:3: CONST 0x558911500aa0 <e70320#> {j10} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:2:2: VARREF 0x5589114e29b0 <e21979> {d7} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode [RV] <- VAR 0x558911056310 <e21587> {c59} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode VAR
    1:2:3: TRACEINC 0x5589114e3e00 <e62154> {c74} @dt=0x558910d08010@(G/w32) -> TRACEDECL 0x5589113165d0 <e47222> {c74} @dt=0x558910d08010@(G/w32)  mips_cpu shifter_output_decode
    1:2:3:2: COND 0x558911501900 <e70346#> {j10} @dt=0x558910d08010@(G/w32)
    1:2:3:2:1: GTE 0x558911501840 <e70342#> {j10} @dt=0x558910f8ec90@(G/nw1)
    1:2:3:2:1:1: CONST 0x558911501480 <e70338#> {j10} @dt=0x558910f7b2d0@(G/sw32)  32'h1f
    1:2:3:2:1:2: CONST 0x5589115016d0 <e70339#> {j10} @dt=0x558910f7b2d0@(G/sw32)  32'sh2
    1:2:3:2:2: SHIFTL 0x5589114e3ed0 <e70343#> {j10} @dt=0x558910d08010@(G/w32)
    1:2:3:2:2:1: VARREF 0x5589114e3f90 <e23217> {j10} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__sign_imm_decode [RV] <- VAR 0x55891105a560 <e21692> {c79} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__sign_imm_decode VAR
    1:2:3:2:2:2: CONST 0x5589114e40e0 <e24646> {j10} @dt=0x558910f7b2d0@(G/sw32)  32'sh2
    1:2:3:2:3: CONST 0x558911501230 <e70344#> {j10} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3: TRACEINC 0x5589114e4250 <e62156> {c79} @dt=0x558910d08010@(G/w32) -> TRACEDECL 0x558911317a70 <e47272> {c79} @dt=0x558910d08010@(G/w32)  mips_cpu sign_imm_decode
    1:2:3:2: VARREF 0x5589114e4320 <e47269> {c79} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__sign_imm_decode [RV] <- VAR 0x55891105a560 <e21692> {c79} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__sign_imm_decode VAR
    1:2: CFUNC 0x5589114e7400 <e63833> {c5}  traceChgThis__4 [STATICU]
    1:2:3: TRACEINC 0x5589114e4470 <e61533> {c33} @dt=0x558910d08010@(G/w32) -> TRACEDECL 0x55891130f250 <e46942> {c33} @dt=0x558910d08010@(G/w32)  mips_cpu program_counter_prime
    1:2:3:2: COND 0x5589114e4540 <e53277> {k13} @dt=0x558910d08010@(G/w32)
    1:2:3:2:1: VARREF 0x5589114e4600 <e69773> {k13} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__program_counter_multiplexer_jump_writeback [RV] <- VAR 0x55891105db60 <e21728> {c126} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_writeback VAR
    1:2:3:2:2: VARREF 0x5589114e4720 <e23259> {k13} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__result_writeback [RV] <- VAR 0x55891105de60 <e21730> {c130} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__result_writeback VAR
    1:2:3:2:3: COND 0x5589114e4870 <e53347> {k13} @dt=0x558910d08010@(G/w32)
    1:2:3:2:3:1: VARREF 0x5589114e4930 <e69774> {k13} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__program_counter_source_decode [RV] <- VAR 0x558911054e10 <e21574> {c41} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_source_decode VAR
    1:2:3:2:3:2: ADD 0x5589114e4a50 <e53294> {d7} @dt=0x558910d08010@(G/w32)
    1:2:3:2:3:2:1: COND 0x558911502090 <e70370#> {j10} @dt=0x558910d08010@(G/w32)
    1:2:3:2:3:2:1:1: GTE 0x558911501fd0 <e70366#> {j10} @dt=0x558910f8ec90@(G/nw1)
    1:2:3:2:3:2:1:1:1: CONST 0x558911501c10 <e70362#> {j10} @dt=0x558910f7b2d0@(G/sw32)  32'h1f
    1:2:3:2:3:2:1:1:2: CONST 0x558911501e60 <e70363#> {j10} @dt=0x558910f7b2d0@(G/sw32)  32'sh2
    1:2:3:2:3:2:1:2: SHIFTL 0x5589114e4b10 <e70367#> {j10} @dt=0x558910d08010@(G/w32)
    1:2:3:2:3:2:1:2:1: VARREF 0x5589114e4bd0 <e23217> {j10} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__sign_imm_decode [RV] <- VAR 0x55891105a560 <e21692> {c79} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__sign_imm_decode VAR
    1:2:3:2:3:2:1:2:2: CONST 0x5589114e4d20 <e24646> {j10} @dt=0x558910f7b2d0@(G/sw32)  32'sh2
    1:2:3:2:3:2:1:3: CONST 0x5589115019c0 <e70368#> {j10} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:2:3:2:2: VARREF 0x5589114e4e90 <e21979> {d7} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode [RV] <- VAR 0x558911056310 <e21587> {c59} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode VAR
    1:2:3:2:3:3: ADD 0x5589114e4fb0 <e52234> {d7} @dt=0x558910d08010@(G/w32)
    1:2:3:2:3:3:1: CONST 0x5589114e5070 <e32793> {c185} @dt=0x558910d08010@(G/w32)  32'h4
    1:2:3:2:3:3:2: VARREF 0x5589114e51e0 <e32794> {d7} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_fetch [RV] <- VAR 0x558911054690 <e21569> {c34} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_fetch VAR
    1:2: CFUNC 0x5589114e9af0 <e63835> {c5}  traceChgThis__5 [STATICU]
    1:2:3: TRACEINC 0x5589114e76c0 <e61537> {c37} @dt=0x558910d08010@(G/w32) -> TRACEDECL 0x5589113102d0 <e46982> {c37} @dt=0x558910d08010@(G/w32)  mips_cpu program_counter_mux_1_out
    1:2:3:2: COND 0x5589114e7790 <e53327> {k13} @dt=0x558910d08010@(G/w32)
    1:2:3:2:1: VARREF 0x5589114e7850 <e69775> {k13} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__program_counter_source_decode [RV] <- VAR 0x558911054e10 <e21574> {c41} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_source_decode VAR
    1:2:3:2:2: ADD 0x5589114e7970 <e53294> {d7} @dt=0x558910d08010@(G/w32)
    1:2:3:2:2:1: COND 0x558911502820 <e70394#> {j10} @dt=0x558910d08010@(G/w32)
    1:2:3:2:2:1:1: GTE 0x558911502760 <e70390#> {j10} @dt=0x558910f8ec90@(G/nw1)
    1:2:3:2:2:1:1:1: CONST 0x5589115023a0 <e70386#> {j10} @dt=0x558910f7b2d0@(G/sw32)  32'h1f
    1:2:3:2:2:1:1:2: CONST 0x5589115025f0 <e70387#> {j10} @dt=0x558910f7b2d0@(G/sw32)  32'sh2
    1:2:3:2:2:1:2: SHIFTL 0x5589114e7a30 <e70391#> {j10} @dt=0x558910d08010@(G/w32)
    1:2:3:2:2:1:2:1: VARREF 0x5589114e7af0 <e23217> {j10} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__sign_imm_decode [RV] <- VAR 0x55891105a560 <e21692> {c79} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__sign_imm_decode VAR
    1:2:3:2:2:1:2:2: CONST 0x5589114e7c40 <e24646> {j10} @dt=0x558910f7b2d0@(G/sw32)  32'sh2
    1:2:3:2:2:1:3: CONST 0x558911502150 <e70392#> {j10} @dt=0x558910d08010@(G/w32)  32'h0
    1:2:3:2:2:2: VARREF 0x5589114e7db0 <e21979> {d7} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode [RV] <- VAR 0x558911056310 <e21587> {c59} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode VAR
    1:2:3:2:3: ADD 0x5589114e7ed0 <e52234> {d7} @dt=0x558910d08010@(G/w32)
    1:2:3:2:3:1: CONST 0x5589114e7f90 <e32793> {c185} @dt=0x558910d08010@(G/w32)  32'h4
    1:2:3:2:3:2: VARREF 0x5589114e8100 <e32794> {d7} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_fetch [RV] <- VAR 0x558911054690 <e21569> {c34} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_fetch VAR
    1:2: CFUNC 0x5589114c8280 <e63837> {c5}  traceChgThis__6 [STATICU]
    1:2:3: TRACEINC 0x5589114e9ec0 <e61540> {c42} @dt=0x558910ce6310@(G/w1) -> TRACEDECL 0x558911310f30 <e47012> {c42} @dt=0x558910ce6310@(G/w1)  mips_cpu register_write_decode
    1:2:3:2: VARREF 0x5589114e9f90 <e69776> {c42} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_write_decode [RV] <- VAR 0x558911054f90 <e21575> {c42} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_decode VAR
    1:2:3: TRACEINC 0x55891148f930 <e62410> {c43} @dt=0x558910ce6310@(G/w1) -> TRACEDECL 0x558911311350 <e47022> {c43} @dt=0x558910ce6310@(G/w1)  mips_cpu memory_to_register_decode
    1:2:3:2: VARREF 0x5589114c8fa0 <e69777> {c43} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_to_register_decode [RV] <- VAR 0x558911055110 <e21576> {c43} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_decode VAR
    1:2:3: TRACEINC 0x5589114c9ae0 <e62412> {c44} @dt=0x558910ce6310@(G/w1) -> TRACEDECL 0x558911311770 <e47032> {c44} @dt=0x558910ce6310@(G/w1)  mips_cpu memory_write_decode
    1:2:3:2: VARREF 0x5589114ccd40 <e69778> {c44} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_write_decode [RV] <- VAR 0x558911055290 <e21577> {c44} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_decode VAR
    1:2:3: TRACEINC 0x55891112df70 <e62414> {c45} @dt=0x558910ce6310@(G/w1) -> TRACEDECL 0x558911311b90 <e47042> {c45} @dt=0x558910ce6310@(G/w1)  mips_cpu ALU_src_B_decode
    1:2:3:2: VARREF 0x558911133380 <e69779> {c45} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__ALU_src_B_decode [RV] <- VAR 0x558911055410 <e21578> {c45} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_decode VAR
    1:2:3: TRACEINC 0x5589114b6e60 <e62416> {c46} @dt=0x558910ce6310@(G/w1) -> TRACEDECL 0x558911311fb0 <e47052> {c46} @dt=0x558910ce6310@(G/w1)  mips_cpu register_destination_decode
    1:2:3:2: VARREF 0x55891112eab0 <e69780> {c46} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_destination_decode [RV] <- VAR 0x558911055590 <e21579> {c46} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_decode VAR
    1:2:3: TRACEINC 0x5589114ce610 <e62418> {c47} @dt=0x558910ce6310@(G/w1) -> TRACEDECL 0x5589113123d0 <e47062> {c47} @dt=0x558910ce6310@(G/w1)  mips_cpu branch_decode
    1:2:3:2: VARREF 0x55891112e1a0 <e69781> {c47} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__branch_decode [RV] <- VAR 0x558911055710 <e21580> {c47} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__branch_decode VAR
    1:2:3: TRACEINC 0x5589114ba580 <e62420> {c48} @dt=0x558910ce6310@(G/w1) -> TRACEDECL 0x5589113127f0 <e47072> {c48} @dt=0x558910ce6310@(G/w1)  mips_cpu hi_lo_register_write_decode
    1:2:3:2: VARREF 0x55891112efb0 <e69782> {c48} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_decode [RV] <- VAR 0x558911055890 <e21581> {c48} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_decode VAR
    1:2:3: TRACEINC 0x5589114b8a50 <e62422> {c50} @dt=0x558910d17630@(G/w6) -> TRACEDECL 0x558911313030 <e47092> {c50} @dt=0x558910d17630@(G/w6)  mips_cpu ALU_function_decode
    1:2:3:2: VARREF 0x5589114c57c0 <e69783> {c50} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_decode [RV] <- VAR 0x558911055b90 <e20177> {c50} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_decode VAR
    1:2:3: TRACEINC 0x5589114c8770 <e62424> {c51} @dt=0x558910ce6310@(G/w1) -> TRACEDECL 0x558911313450 <e47102> {c51} @dt=0x558910ce6310@(G/w1)  mips_cpu program_counter_multiplexer_jump_decode
    1:2:3:2: VARREF 0x5589114b7660 <e69784> {c51} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode [RV] <- VAR 0x558911055d10 <e21583> {c51} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3: TRACEINC 0x5589114c5c10 <e62426> {c86} @dt=0x558910d1e190@(G/w5) -> TRACEDECL 0x558911318af0 <e47312> {c86} @dt=0x558910d1e190@(G/w5)  mips_cpu write_register_execute
    1:2:3:2: VARREF 0x5589114a0320 <e69785> {c86} @dt=0x5589114d02a0@(G/wu32/5)  mips_cpu__DOT__write_register_execute [RV] <- VAR 0x55891105ab60 <e21696> {c86} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_execute VAR
    1:2:3: TRACEINC 0x558911490330 <e62428> {c96} @dt=0x558910d08010@(G/w32) -> TRACEDECL 0x55891131af10 <e47392> {c96} @dt=0x558910d08010@(G/w32)  mips_cpu source_A_ALU_execute
    1:2:3:2: VARREF 0x5589114c8c80 <e47389> {c96} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55891105b760 <e21704> {c96} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3: TRACEINC 0x558911490400 <e62430> {c97} @dt=0x558910d08010@(G/w32) -> TRACEDECL 0x55891131b3f0 <e47402> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu source_B_ALU_execute
    1:2:3:2: VARREF 0x55891112dac0 <e47399> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3: TRACEINC 0x5589114cc510 <e62432> {c98} @dt=0x558910d08010@(G/w32) -> TRACEDECL 0x55891131b8a0 <e47412> {c98} @dt=0x558910d08010@(G/w32)  mips_cpu write_data_execute
    1:2:3:2: VARREF 0x5589114cbf70 <e47409> {c98} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__write_data_execute [RV] <- VAR 0x55891105ba60 <e21706> {c98} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__write_data_execute VAR
    1:2:3: TRACEINC 0x5589114cc5e0 <e62434> {c99} @dt=0x558910d08010@(G/w32) -> TRACEDECL 0x55891131bd50 <e47422> {c99} @dt=0x558910d08010@(G/w32)  mips_cpu ALU_output_execute
    1:2:3:2: VARREF 0x5589114cbca0 <e47419> {c99} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_execute [RV] <- VAR 0x55891105bbe0 <e21707> {c99} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_execute VAR
    1:2:3: TRACEINC 0x5589111300e0 <e62436> {c100} @dt=0x558910d08010@(G/w32) -> TRACEDECL 0x55891131c1a0 <e47432> {c100} @dt=0x558910d08010@(G/w32)  mips_cpu ALU_HI_output_execute
    1:2:3:2: VARREF 0x55891148d860 <e47429> {c100} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_HI_output_execute [RV] <- VAR 0x55891105bd60 <e21708> {c100} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_HI_output_execute VAR
    1:2:3: TRACEINC 0x5589111301b0 <e62438> {c101} @dt=0x558910d08010@(G/w32) -> TRACEDECL 0x55891131c650 <e47442> {c101} @dt=0x558910d08010@(G/w32)  mips_cpu ALU_LO_output_execute
    1:2:3:2: VARREF 0x5589114cb0c0 <e47439> {c101} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_LO_output_execute [RV] <- VAR 0x55891105bee0 <e21709> {c101} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_LO_output_execute VAR
    1:2:3: TRACEINC 0x5589114cb210 <e62440> {c130} @dt=0x558910d08010@(G/w32) -> TRACEDECL 0x5589113228f0 <e47652> {c130} @dt=0x558910d08010@(G/w32)  mips_cpu result_writeback
    1:2:3:2: VARREF 0x5589114cadf0 <e47649> {c130} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__result_writeback [RV] <- VAR 0x55891105de60 <e21730> {c130} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__result_writeback VAR
    1:2:3: TRACEINC 0x5589114caf40 <e62442> {c137} @dt=0x558910ce6310@(G/w1) -> TRACEDECL 0x558911324060 <e47702> {c137} @dt=0x558910ce6310@(G/w1)  mips_cpu stall_fetch
    1:2:3:2: VARREF 0x5589114cab20 <e69786> {c137} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__stall_fetch [RV] <- VAR 0x55891105e5e0 <e21735> {c137} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__stall_fetch VAR
    1:2:3: TRACEINC 0x5589114cac70 <e62444> {c138} @dt=0x558910ce6310@(G/w1) -> TRACEDECL 0x5589113244e0 <e47712> {c138} @dt=0x558910ce6310@(G/w1)  mips_cpu stall_decode
    1:2:3:2: VARREF 0x5589114ca850 <e69787> {c138} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__stall_decode [RV] <- VAR 0x55891105e760 <e21736> {c138} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__stall_decode VAR
    1:2:3: TRACEINC 0x5589114ca9a0 <e62446> {c141} @dt=0x558910ce6310@(G/w1) -> TRACEDECL 0x558911325260 <e47742> {c141} @dt=0x558910ce6310@(G/w1)  mips_cpu flush_execute_register
    1:2:3:2: VARREF 0x5589114ca580 <e69788> {c141} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__flush_execute_register [RV] <- VAR 0x55891105ebe0 <e21739> {c141} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__flush_execute_register VAR
    1:2:3: TRACEINC 0x5589114ca6d0 <e62448> {c142} @dt=0x558910d514f0@(G/w2) -> TRACEDECL 0x558911325770 <e47752> {c142} @dt=0x558910d514f0@(G/w2)  mips_cpu forward_A_execute
    1:2:3:2: VARREF 0x5589114ca2b0 <e69789> {c142} @dt=0x5589114dbc70@(G/wu32/2)  mips_cpu__DOT__forward_A_execute [RV] <- VAR 0x55891105ed60 <e20919> {c142} @dt=0x558910d514f0@(G/w2)  mips_cpu__DOT__forward_A_execute VAR
    1:2:3: TRACEINC 0x5589114ca400 <e62450> {c143} @dt=0x558910d514f0@(G/w2) -> TRACEDECL 0x558911325c20 <e47762> {c143} @dt=0x558910d514f0@(G/w2)  mips_cpu forward_B_execute
    1:2:3:2: VARREF 0x5589114cb390 <e69790> {c143} @dt=0x5589114dbc70@(G/wu32/2)  mips_cpu__DOT__forward_B_execute [RV] <- VAR 0x55891105eee0 <e21740> {c143} @dt=0x558910d514f0@(G/w2)  mips_cpu__DOT__forward_B_execute VAR
    1:2:3: TRACEINC 0x5589114cb4e0 <e62452> {g17} @dt=0x558910d17630@(G/w6) -> TRACEDECL 0x558911337710 <e48352> {g17} @dt=0x558910d17630@(G/w6)  mips_cpu control_unit op
    1:2:3:2: VARREF 0x55891112cda0 <e69791> {g17} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__op [RV] <- VAR 0x5589110781c0 <e22520> {g17} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__control_unit__DOT__op VAR
    1:2:3: TRACEINC 0x55891112cef0 <e62454> {g19} @dt=0x558910d17630@(G/w6) -> TRACEDECL 0x558911338070 <e48372> {g19} @dt=0x558910d17630@(G/w6)  mips_cpu control_unit funct
    1:2:3:2: VARREF 0x5589114cc1a0 <e69792> {g19} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__control_unit__DOT__funct [RV] <- VAR 0x5589110784c0 <e22522> {g19} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__control_unit__DOT__funct VAR
    1:2:3: TRACEINC 0x5589114cc2f0 <e62456> {e14} @dt=0x558910d1e190@(G/w5) -> TRACEDECL 0x5589113530a0 <e49252> {e14} @dt=0x558910d1e190@(G/w5)  mips_cpu alu shift_amount
    1:2:3:2: AND 0x5589114f9ad0 <e69807> {e21} @dt=0x5589114d02a0@(G/wu32/5)
    1:2:3:2:1: CONST 0x5589114f9880 <e69803> {e21} @dt=0x558910d08010@(G/w32)  32'h1f
    1:2:3:2:2: SEL 0x5589114cb930 <e69804> {e21} @dt=0x5589114d02a0@(G/wu32/5) decl[31:0]]
    1:2:3:2:2:1: VARREF 0x5589114cba00 <e21994> {e21} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55891105b760 <e21704> {c96} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:2:2: CONST 0x5589114cb660 <e69793> {e21} @dt=0x5589114b73d0@(G/swu32/5)  5'h6
    1:2:3:2:2:3: CONST 0x55891112d070 <e22004> {e21} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:3: TRACEINC 0x55891112d1e0 <e62458> {e15} @dt=0x558910da4670@(G/w64) -> TRACEDECL 0x558911353560 <e49262> {e15} @dt=0x558910da4670@(G/w64)  mips_cpu alu sign_extened_input_1
    1:2:3:2: CONCAT 0x5589114aa170 <e53413> {e22} @dt=0x558910da4670@(G/w64)
    1:2:3:2:1: REPLICATE 0x5589114b9a50 <e22030> {e22} @dt=0x558910d08010@(G/w32)
    1:2:3:2:1:1: AND 0x5589114f9de0 <e69822> {e22} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:1:1:1: CONST 0x5589114f9b90 <e69818> {e22} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:1:1:2: SEL 0x5589114cb7d0 <e69819> {e22} @dt=0x5589114dbb10@(G/wu32/1) decl[31:0]]
    1:2:3:2:1:1:2:1: VARREF 0x55891112fe10 <e22008> {e22} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55891105b760 <e21704> {c96} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3:2:1:1:2:2: CONST 0x55891112fb40 <e69808> {e22} @dt=0x5589114b73d0@(G/swu32/5)  5'h1f
    1:2:3:2:1:1:2:3: CONST 0x55891112f870 <e22018> {e22} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:1:2: CONST 0x5589111303b0 <e22029> {e22} @dt=0x558910f7b2d0@(G/sw32)  32'sh20
    1:2:3:2:2: VARREF 0x55891112ff60 <e25168> {e22} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55891105b760 <e21704> {c96} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3: TRACEINC 0x55891112fcb0 <e62460> {e16} @dt=0x558910da4670@(G/w64) -> TRACEDECL 0x558911353a30 <e49272> {e16} @dt=0x558910da4670@(G/w64)  mips_cpu alu sign_extened_input_2
    1:2:3:2: CONCAT 0x5589114ba2b0 <e53422> {e23} @dt=0x558910da4670@(G/w64)
    1:2:3:2:1: REPLICATE 0x55891112f9e0 <e22068> {e23} @dt=0x558910d08010@(G/w32)
    1:2:3:2:1:1: AND 0x5589114fa0f0 <e69837> {e23} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:1:1:1: CONST 0x5589114f9ea0 <e69833> {e23} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:1:1:2: SEL 0x558911130520 <e69834> {e23} @dt=0x5589114dbb10@(G/wu32/1) decl[31:0]]
    1:2:3:2:1:1:2:1: VARREF 0x558911131760 <e22046> {e23} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3:2:1:1:2:2: CONST 0x558911131490 <e69823> {e23} @dt=0x5589114b73d0@(G/swu32/5)  5'h1f
    1:2:3:2:1:1:2:3: CONST 0x5589111311c0 <e22056> {e23} @dt=0x558910d08010@(G/w32)  32'h1
    1:2:3:2:1:2: CONST 0x558911130950 <e22067> {e23} @dt=0x558910f7b2d0@(G/sw32)  32'sh20
    1:2:3:2:2: VARREF 0x5589111318b0 <e25181> {e23} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3: TRACEINC 0x558911131600 <e62462> {e17} @dt=0x558910da4670@(G/w64) -> TRACEDECL 0x558911353f00 <e49282> {e17} @dt=0x558910da4670@(G/w64)  mips_cpu alu extended_input_1
    1:2:3:2: EXTEND 0x558911131330 <e52857> {e24} @dt=0x558910da4670@(G/w64)
    1:2:3:2:1: VARREF 0x558911130680 <e25195> {e24} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute [RV] <- VAR 0x55891105b760 <e21704> {c96} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_A_ALU_execute VAR
    1:2:3: TRACEINC 0x5589111307d0 <e62464> {e18} @dt=0x558910da4670@(G/w64) -> TRACEDECL 0x5589113543d0 <e49292> {e18} @dt=0x558910da4670@(G/w64)  mips_cpu alu extended_input_2
    1:2:3:2: EXTEND 0x558911130ac0 <e52882> {e25} @dt=0x558910da4670@(G/w64)
    1:2:3:2:1: VARREF 0x558911132de0 <e25211> {e25} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute [RV] <- VAR 0x55891105b8e0 <e21705> {c97} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__source_B_ALU_execute VAR
    1:2:3: TRACEINC 0x558911132f30 <e62466> {e19} @dt=0x558910da4670@(G/w64) -> TRACEDECL 0x5589113548a0 <e49302> {e19} @dt=0x558910da4670@(G/w64)  mips_cpu alu ALU_HI_LO_output
    1:2:3:2: VARREF 0x5589111330b0 <e49299> {e19} @dt=0x558910da4670@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output [RV] <- VAR 0x5589110bf430 <e21993> {e19} @dt=0x558910da4670@(G/w64)  mips_cpu__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3: TRACEINC 0x5589111331d0 <e62468> {i26} @dt=0x558910ce6310@(G/w1) -> TRACEDECL 0x55891136a080 <e49992> {i26} @dt=0x558910ce6310@(G/w1)  mips_cpu hazard_unit lwstall
    1:2:3:2: VARREF 0x55891112e6f0 <e69838> {i26} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__hazard_unit__DOT__lwstall [RV] <- VAR 0x5589110f18c0 <e23013> {i26} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__lwstall VAR
    1:2:3: TRACEINC 0x55891112e810 <e62470> {i27} @dt=0x558910ce6310@(G/w1) -> TRACEDECL 0x55891136a580 <e50002> {i27} @dt=0x558910ce6310@(G/w1)  mips_cpu hazard_unit branchstall
    1:2:3:2: VARREF 0x55891148ef60 <e69839> {i27} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__hazard_unit__DOT__branchstall [RV] <- VAR 0x5589110f1a70 <e23014> {i27} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hazard_unit__DOT__branchstall VAR
    1:2: CFUNC 0x558911132ab0 <e63839> {c5}  traceChgThis__7 [STATICU]
    1:2:3: TRACEINC 0x55891148f080 <e61539> {c41} @dt=0x558910ce6310@(G/w1) -> TRACEDECL 0x558911310b10 <e47002> {c41} @dt=0x558910ce6310@(G/w1)  mips_cpu program_counter_source_decode
    1:2:3:2: VARREF 0x55891112d340 <e69840> {c41} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__program_counter_source_decode [RV] <- VAR 0x558911054e10 <e21574> {c41} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_source_decode VAR
    1:2:3: TRACEINC 0x558911132c30 <e62529> {c49} @dt=0x558910ce6310@(G/w1) -> TRACEDECL 0x558911312c10 <e47082> {c49} @dt=0x558910ce6310@(G/w1)  mips_cpu equal_decode
    1:2:3:2: VARREF 0x5589111322a0 <e69841> {c49} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__equal_decode [RV] <- VAR 0x558911055a10 <e21582> {c49} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__equal_decode VAR
    1:2:3: TRACEINC 0x5589111323f0 <e62531> {c75} @dt=0x558910d08010@(G/w32) -> TRACEDECL 0x5589113169f0 <e47232> {c75} @dt=0x558910d08010@(G/w32)  mips_cpu register_file_output_A_decode
    1:2:3:2: VARREF 0x5589111324c0 <e47229> {c75} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_decode [RV] <- VAR 0x558911059f60 <e21688> {c75} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_decode VAR
    1:2:3: TRACEINC 0x5589111325e0 <e62533> {c76} @dt=0x558910d08010@(G/w32) -> TRACEDECL 0x558911316e10 <e47242> {c76} @dt=0x558910d08010@(G/w32)  mips_cpu register_file_output_B_decode
    1:2:3:2: VARREF 0x5589111326b0 <e47239> {c76} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_decode [RV] <- VAR 0x55891105a0e0 <e21689> {c76} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_decode VAR
    1:2:3: TRACEINC 0x55891112f2d0 <e62535> {c77} @dt=0x558910d08010@(G/w32) -> TRACEDECL 0x558911317230 <e47252> {c77} @dt=0x558910d08010@(G/w32)  mips_cpu register_file_output_A_resolved_decode
    1:2:3:2: VARREF 0x55891112f3a0 <e47249> {c77} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_resolved_decode [RV] <- VAR 0x55891105a260 <e21690> {c77} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_resolved_decode VAR
    1:2:3: TRACEINC 0x55891112f4c0 <e62537> {c78} @dt=0x558910d08010@(G/w32) -> TRACEDECL 0x558911317650 <e47262> {c78} @dt=0x558910d08010@(G/w32)  mips_cpu register_file_output_B_resolved_decode
    1:2:3:2: VARREF 0x55891112f590 <e47259> {c78} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_resolved_decode [RV] <- VAR 0x55891105a3e0 <e21691> {c78} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_resolved_decode VAR
    1:2:3: TRACEINC 0x55891112f6b0 <e62539> {c144} @dt=0x558910ce6310@(G/w1) -> TRACEDECL 0x558911326080 <e47772> {c144} @dt=0x558910ce6310@(G/w1)  mips_cpu flush_fetch_decode_register
    1:2:3:2: VARREF 0x5589114c9c20 <e69842> {c144} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__flush_fetch_decode_register [RV] <- VAR 0x55891105f060 <e21741> {c144} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__flush_fetch_decode_register VAR
    1:2: CFUNC 0x5589114a2710 <e63841> {c5}  traceChgThis__8 [STATICU]
    1:2:3: TRACEINC 0x5589114c9d40 <e61534> {c34} @dt=0x558910d08010@(G/w32) -> TRACEDECL 0x55891130f670 <e46952> {c34} @dt=0x558910d08010@(G/w32)  mips_cpu program_counter_fetch
    1:2:3:2: VARREF 0x5589114c9e10 <e46949> {c34} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_fetch [RV] <- VAR 0x558911054690 <e21569> {c34} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_fetch VAR
    1:2:3: TRACEINC 0x5589114a28c0 <e62571> {c35} @dt=0x558910d08010@(G/w32) -> TRACEDECL 0x55891130fa90 <e46962> {c35} @dt=0x558910d08010@(G/w32)  mips_cpu program_counter_plus_four_fetch
    1:2:3:2: ADD 0x5589114a2990 <e52262> {d7} @dt=0x558910d08010@(G/w32)
    1:2:3:2:1: CONST 0x5589114a2a50 <e32793> {c185} @dt=0x558910d08010@(G/w32)  32'h4
    1:2:3:2:2: VARREF 0x5589114a2bc0 <e32794> {d7} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_fetch [RV] <- VAR 0x558911054690 <e21569> {c34} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_fetch VAR
    1:2:3: TRACEINC 0x5589114a2d10 <e62573> {c38} @dt=0x558910ce6310@(G/w1) -> TRACEDECL 0x5589113106f0 <e46992> {c38} @dt=0x558910ce6310@(G/w1)  mips_cpu halt
    1:2:3:2: EQ 0x5589114a1190 <e69843> {m11} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:1: CONST 0x558911131a30 <e24611> {m11} @dt=0x558910f7b2d0@(G/sw32)  32'sh0
    1:2:3:2:2: VARREF 0x558911131ba0 <e24612> {m11} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_fetch [RV] <- VAR 0x558911054690 <e21569> {c34} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_fetch VAR
    1:2:3: TRACEINC 0x558911131cf0 <e62575> {c58} @dt=0x558910d08010@(G/w32) -> TRACEDECL 0x5589113140b0 <e47132> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu instruction_decode
    1:2:3:2: VARREF 0x558911131dc0 <e47129> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3: TRACEINC 0x558911131f10 <e62577> {c59} @dt=0x558910d08010@(G/w32) -> TRACEDECL 0x5589113144d0 <e47142> {c59} @dt=0x558910d08010@(G/w32)  mips_cpu program_counter_plus_four_decode
    1:2:3:2: VARREF 0x558911131fe0 <e47139> {c59} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode [RV] <- VAR 0x558911056310 <e21587> {c59} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__program_counter_plus_four_decode VAR
    1:2:3: TRACEINC 0x558911132100 <e62579> {c61} @dt=0x558910d17630@(G/w6) -> TRACEDECL 0x5589113148f0 <e47152> {c61} @dt=0x558910d17630@(G/w6)  mips_cpu op
    1:2:3:2: AND 0x5589114fa400 <e69858> {c62} @dt=0x5589114dbd50@(G/wu32/6)
    1:2:3:2:1: CONST 0x5589114fa1b0 <e69854> {c62} @dt=0x558910d08010@(G/w32)  32'h3f
    1:2:3:2:2: SEL 0x55891148dfe0 <e69855> {c62} @dt=0x5589114dbd50@(G/wu32/6) decl[31:0]]
    1:2:3:2:2:1: VARREF 0x55891148e0b0 <e21589> {c62} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:2:2: CONST 0x55891148e200 <e69844> {c62} @dt=0x5589114b73d0@(G/swu32/5)  5'h1a
    1:2:3:2:2:3: CONST 0x55891148e370 <e21599> {c62} @dt=0x558910d08010@(G/w32)  32'h6
    1:2:3: TRACEINC 0x55891148e4e0 <e62581> {c63} @dt=0x558910d1e190@(G/w5) -> TRACEDECL 0x558911314d10 <e47162> {c63} @dt=0x558910d1e190@(G/w5)  mips_cpu read_address_1
    1:2:3:2: AND 0x5589114fa710 <e69873> {c64} @dt=0x5589114d02a0@(G/wu32/5)
    1:2:3:2:1: CONST 0x5589114fa4c0 <e69869> {c64} @dt=0x558910d08010@(G/w32)  32'h1f
    1:2:3:2:2: SEL 0x55891148e5b0 <e69870> {c64} @dt=0x5589114d02a0@(G/wu32/5) decl[31:0]]
    1:2:3:2:2:1: VARREF 0x55891148e680 <e21604> {c64} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:2:2: CONST 0x55891148e7d0 <e69859> {c64} @dt=0x5589114b73d0@(G/swu32/5)  5'h15
    1:2:3:2:2:3: CONST 0x55891148e940 <e21614> {c64} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:3: TRACEINC 0x55891148eab0 <e62583> {c66} @dt=0x558910d1e190@(G/w5) -> TRACEDECL 0x558911315550 <e47182> {c66} @dt=0x558910d1e190@(G/w5)  mips_cpu read_address_2
    1:2:3:2: AND 0x5589114faa20 <e69888> {c67} @dt=0x5589114d02a0@(G/wu32/5)
    1:2:3:2:1: CONST 0x5589114fa7d0 <e69884> {c67} @dt=0x558910d08010@(G/w32)  32'h1f
    1:2:3:2:2: SEL 0x55891148eb80 <e69885> {c67} @dt=0x5589114d02a0@(G/wu32/5) decl[31:0]]
    1:2:3:2:2:1: VARREF 0x55891148ec50 <e21632> {c67} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:2:2: CONST 0x55891148eda0 <e69874> {c67} @dt=0x5589114b73d0@(G/swu32/5)  5'h10
    1:2:3:2:2:3: CONST 0x558911490560 <e21642> {c67} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:3: TRACEINC 0x5589114906d0 <e62585> {c69} @dt=0x558910d1e190@(G/w5) -> TRACEDECL 0x558911315d90 <e47202> {c69} @dt=0x558910d1e190@(G/w5)  mips_cpu Rd_decode
    1:2:3:2: AND 0x5589114fad30 <e69903> {c70} @dt=0x5589114d02a0@(G/wu32/5)
    1:2:3:2:1: CONST 0x5589114faae0 <e69899> {c70} @dt=0x558910d08010@(G/w32)  32'h1f
    1:2:3:2:2: SEL 0x5589114907a0 <e69900> {c70} @dt=0x5589114d02a0@(G/wu32/5) decl[31:0]]
    1:2:3:2:2:1: VARREF 0x558911490870 <e21661> {c70} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:2:2: CONST 0x5589114909c0 <e69889> {c70} @dt=0x5589114b73d0@(G/swu32/5)  5'hb
    1:2:3:2:2:3: CONST 0x558911490b30 <e21671> {c70} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:3: TRACEINC 0x558911490ca0 <e62587> {c71} @dt=0x558910d25f30@(G/w16) -> TRACEDECL 0x5589113161b0 <e47212> {c71} @dt=0x558910d25f30@(G/w16)  mips_cpu immediate
    1:2:3:2: AND 0x5589114fb040 <e69918> {c72} @dt=0x5589114af880@(G/wu32/16)
    1:2:3:2:1: CONST 0x5589114fadf0 <e69914> {c72} @dt=0x558910d08010@(G/w32)  32'hffff
    1:2:3:2:2: SEL 0x558911490d70 <e69915> {c72} @dt=0x5589114af880@(G/wu32/16) decl[31:0]]
    1:2:3:2:2:1: VARREF 0x558911490e40 <e21675> {c72} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:2:2: CONST 0x558911490f90 <e69904> {c72} @dt=0x5589114b73d0@(G/swu32/5)  5'h0
    1:2:3:2:2:3: CONST 0x558911491100 <e21685> {c72} @dt=0x558910d08010@(G/w32)  32'h10
    1:2:3: TRACEINC 0x558911491270 <e62589> {c83} @dt=0x558910ce6310@(G/w1) -> TRACEDECL 0x558911317e90 <e47282> {c83} @dt=0x558910ce6310@(G/w1)  mips_cpu register_destination_execute
    1:2:3:2: VARREF 0x558911491340 <e69919> {c83} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_destination_execute [RV] <- VAR 0x55891105a6e0 <e21693> {c83} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_destination_execute VAR
    1:2:3: TRACEINC 0x558911491460 <e62591> {c84} @dt=0x558910ce6310@(G/w1) -> TRACEDECL 0x5589113182b0 <e47292> {c84} @dt=0x558910ce6310@(G/w1)  mips_cpu memory_to_register_execute
    1:2:3:2: VARREF 0x558911491530 <e69920> {c84} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_to_register_execute [RV] <- VAR 0x55891105a860 <e21694> {c84} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_execute VAR
    1:2:3: TRACEINC 0x558911491650 <e62593> {c85} @dt=0x558910ce6310@(G/w1) -> TRACEDECL 0x5589113186d0 <e47302> {c85} @dt=0x558910ce6310@(G/w1)  mips_cpu memory_write_execute
    1:2:3:2: VARREF 0x558911491720 <e69921> {c85} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_write_execute [RV] <- VAR 0x55891105a9e0 <e21695> {c85} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_execute VAR
    1:2:3: TRACEINC 0x558911491870 <e62595> {c87} @dt=0x558910ce6310@(G/w1) -> TRACEDECL 0x558911318f10 <e47322> {c87} @dt=0x558910ce6310@(G/w1)  mips_cpu ALU_src_B_execute
    1:2:3:2: VARREF 0x558911491940 <e69922> {c87} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__ALU_src_B_execute [RV] <- VAR 0x55891105ace0 <e21697> {c87} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__ALU_src_B_execute VAR
    1:2:3: TRACEINC 0x558911491a90 <e62597> {c88} @dt=0x558910d17630@(G/w6) -> TRACEDECL 0x558911319330 <e47332> {c88} @dt=0x558910d17630@(G/w6)  mips_cpu ALU_function_execute
    1:2:3:2: VARREF 0x558911491b60 <e69923> {c88} @dt=0x5589114dbd50@(G/wu32/6)  mips_cpu__DOT__ALU_function_execute [RV] <- VAR 0x55891105ae60 <e21698> {c88} @dt=0x558910d17630@(G/w6)  mips_cpu__DOT__ALU_function_execute VAR
    1:2:3: TRACEINC 0x558911491cb0 <e62599> {c91} @dt=0x558910ce6310@(G/w1) -> TRACEDECL 0x55891131a000 <e47362> {c91} @dt=0x558910ce6310@(G/w1)  mips_cpu program_counter_multiplexer_jump_execute
    1:2:3:2: VARREF 0x558911491d80 <e69924> {c91} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__program_counter_multiplexer_jump_execute [RV] <- VAR 0x55891105b2e0 <e21701> {c91} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_execute VAR
    1:2:3: TRACEINC 0x558911491ea0 <e62601> {c94} @dt=0x558910d08010@(G/w32) -> TRACEDECL 0x55891131a560 <e47372> {c94} @dt=0x558910d08010@(G/w32)  mips_cpu register_file_output_A_execute
    1:2:3:2: VARREF 0x558911491f70 <e47369> {c94} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_execute [RV] <- VAR 0x55891105b460 <e21702> {c94} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_A_execute VAR
    1:2:3: TRACEINC 0x558911492090 <e62603> {c95} @dt=0x558910d08010@(G/w32) -> TRACEDECL 0x55891131aa00 <e47382> {c95} @dt=0x558910d08010@(G/w32)  mips_cpu register_file_output_B_execute
    1:2:3:2: VARREF 0x558911492160 <e47379> {c95} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_execute [RV] <- VAR 0x55891105b5e0 <e21703> {c95} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file_output_B_execute VAR
    1:2:3: TRACEINC 0x558911492280 <e62605> {c102} @dt=0x558910d1e190@(G/w5) -> TRACEDECL 0x55891131cb60 <e47452> {c102} @dt=0x558910d1e190@(G/w5)  mips_cpu Rs_execute
    1:2:3:2: VARREF 0x558911492350 <e69925> {c102} @dt=0x5589114d02a0@(G/wu32/5)  mips_cpu__DOT__Rs_execute [RV] <- VAR 0x55891105c060 <e21710> {c102} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rs_execute VAR
    1:2:3: TRACEINC 0x5589114924a0 <e62607> {c103} @dt=0x558910d1e190@(G/w5) -> TRACEDECL 0x55891131cfe0 <e47462> {c103} @dt=0x558910d1e190@(G/w5)  mips_cpu Rt_execute
    1:2:3:2: VARREF 0x558911492570 <e69926> {c103} @dt=0x5589114d02a0@(G/wu32/5)  mips_cpu__DOT__Rt_execute [RV] <- VAR 0x55891105c1e0 <e21711> {c103} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rt_execute VAR
    1:2:3: TRACEINC 0x5589114926c0 <e62609> {c104} @dt=0x558910d1e190@(G/w5) -> TRACEDECL 0x55891131d460 <e47472> {c104} @dt=0x558910d1e190@(G/w5)  mips_cpu Rd_execute
    1:2:3:2: VARREF 0x558911492790 <e69927> {c104} @dt=0x5589114d02a0@(G/wu32/5)  mips_cpu__DOT__Rd_execute [RV] <- VAR 0x55891105c360 <e21712> {c104} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__Rd_execute VAR
    1:2:3: TRACEINC 0x5589114928e0 <e62611> {c105} @dt=0x558910d08010@(G/w32) -> TRACEDECL 0x55891131d8e0 <e47482> {c105} @dt=0x558910d08010@(G/w32)  mips_cpu sign_imm_execute
    1:2:3:2: VARREF 0x5589114929b0 <e47479> {c105} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__sign_imm_execute [RV] <- VAR 0x55891105c4e0 <e21713> {c105} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__sign_imm_execute VAR
    1:2:3: TRACEINC 0x558911492b00 <e62613> {c110} @dt=0x558910ce6310@(G/w1) -> TRACEDECL 0x55891131e660 <e47512> {c110} @dt=0x558910ce6310@(G/w1)  mips_cpu memory_to_register_memory
    1:2:3:2: VARREF 0x558911492bd0 <e69928> {c110} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_to_register_memory [RV] <- VAR 0x55891105c960 <e21716> {c110} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_memory VAR
    1:2:3: TRACEINC 0x558911492cf0 <e62615> {c111} @dt=0x558910ce6310@(G/w1) -> TRACEDECL 0x55891131eb40 <e47522> {c111} @dt=0x558910ce6310@(G/w1)  mips_cpu memory_write_memory
    1:2:3:2: VARREF 0x558911492dc0 <e69929> {c111} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_write_memory [RV] <- VAR 0x55891105cae0 <e21717> {c111} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_write_memory VAR
    1:2:3: TRACEINC 0x558911492f10 <e62617> {c113} @dt=0x558910ce6310@(G/w1) -> TRACEDECL 0x55891131f480 <e47542> {c113} @dt=0x558910ce6310@(G/w1)  mips_cpu program_counter_multiplexer_jump_memory
    1:2:3:2: VARREF 0x558911492fe0 <e69930> {c113} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__program_counter_multiplexer_jump_memory [RV] <- VAR 0x55891105cde0 <e21719> {c113} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_memory VAR
    1:2:3: TRACEINC 0x558911493100 <e62619> {c116} @dt=0x558910d08010@(G/w32) -> TRACEDECL 0x55891131f970 <e47552> {c116} @dt=0x558910d08010@(G/w32)  mips_cpu ALU_output_memory
    1:2:3:2: VARREF 0x5589114931d0 <e47549> {c116} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_memory [RV] <- VAR 0x55891105cf60 <e21720> {c116} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_memory VAR
    1:2:3: TRACEINC 0x558911493320 <e62621> {c120} @dt=0x558910d08010@(G/w32) -> TRACEDECL 0x558911320c60 <e47592> {c120} @dt=0x558910d08010@(G/w32)  mips_cpu write_data_memory
    1:2:3:2: VARREF 0x5589114933f0 <e47589> {c120} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__write_data_memory [RV] <- VAR 0x55891105d560 <e21724> {c120} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__write_data_memory VAR
    1:2:3: TRACEINC 0x558911493540 <e62623> {c125} @dt=0x558910ce6310@(G/w1) -> TRACEDECL 0x558911321aa0 <e47622> {c125} @dt=0x558910ce6310@(G/w1)  mips_cpu memory_to_register_writeback
    1:2:3:2: VARREF 0x558911493610 <e69931> {c125} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__memory_to_register_writeback [RV] <- VAR 0x55891105d9e0 <e21727> {c125} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__memory_to_register_writeback VAR
    1:2:3: TRACEINC 0x558911493730 <e62625> {c126} @dt=0x558910ce6310@(G/w1) -> TRACEDECL 0x558911321ef0 <e47632> {c126} @dt=0x558910ce6310@(G/w1)  mips_cpu program_counter_multiplexer_jump_writeback
    1:2:3:2: VARREF 0x558911493800 <e69932> {c126} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__program_counter_multiplexer_jump_writeback [RV] <- VAR 0x55891105db60 <e21728> {c126} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__program_counter_multiplexer_jump_writeback VAR
    1:2:3: TRACEINC 0x558911493920 <e62627> {c133} @dt=0x558910d08010@(G/w32) -> TRACEDECL 0x558911323700 <e47682> {c133} @dt=0x558910d08010@(G/w32)  mips_cpu ALU_output_writeback
    1:2:3:2: VARREF 0x5589114939f0 <e47679> {c133} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_writeback [RV] <- VAR 0x55891105e2e0 <e21733> {c133} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_output_writeback VAR
    1:2:3: TRACEINC 0x558911493b40 <e62629> {c134} @dt=0x558910d08010@(G/w32) -> TRACEDECL 0x558911323bb0 <e47692> {c134} @dt=0x558910d08010@(G/w32)  mips_cpu read_data_writeback
    1:2:3:2: VARREF 0x558911493c10 <e47689> {c134} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__read_data_writeback [RV] <- VAR 0x55891105e460 <e21734> {c134} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__read_data_writeback VAR
    1:2: CFUNC 0x5589114967f0 <e63843> {c5}  traceChgThis__9 [STATICU]
    1:2:3: TRACEINC 0x558911494570 <e61634> {n15} @dt=0x558910d08010@(G/w32) -> TRACEDECL 0x55891132b620 <e47952> {n15} @dt=0x558910d08010@(G/w32)  mips_cpu register_file read_data_1_pre_mux
    1:2:3:2: COND 0x558911494640 <e53251> {n20} @dt=0x558910d08010@(G/w32)
    1:2:3:2:1: NEQ 0x558911494700 <e69936> {n20} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:1:1: CONST 0x5589114947c0 <e69933> {n20} @dt=0x5589114d02a0@(G/wu32/5)  5'h0
    1:2:3:2:1:2: AND 0x5589114fb350 <e69949> {c64} @dt=0x5589114d02a0@(G/wu32/5)
    1:2:3:2:1:2:1: CONST 0x5589114fb100 <e69945> {c64} @dt=0x558910d08010@(G/w32)  32'h1f
    1:2:3:2:1:2:2: SEL 0x558911494930 <e69946> {c64} @dt=0x5589114d02a0@(G/wu32/5) decl[31:0]]
    1:2:3:2:1:2:2:1: VARREF 0x558911494a00 <e21604> {c64} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:1:2:2:2: CONST 0x558911494b50 <e69934> {c64} @dt=0x5589114b73d0@(G/swu32/5)  5'h15
    1:2:3:2:1:2:2:3: CONST 0x558911494cc0 <e21614> {c64} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:3:2:2: ARRAYSEL 0x558911494e30 <e23384> {n20} @dt=0x558910d08010@(G/w32)
    1:2:3:2:2:1: VARREF 0x558911494ef0 <e16221> {n20} @dt=0x558910e7b5b0@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers [RV] <- VAR 0x558911064ed0 <e16162> {n13} @dt=0x558910e7b5b0@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers VAR
    1:2:3:2:2:2: AND 0x5589114fb660 <e69964> {c64} @dt=0x5589114d02a0@(G/wu32/5)
    1:2:3:2:2:2:1: CONST 0x5589114fb410 <e69960> {c64} @dt=0x558910d08010@(G/w32)  32'h1f
    1:2:3:2:2:2:2: SEL 0x558911495010 <e69961> {c64} @dt=0x5589114d02a0@(G/wu32/5) decl[31:0]]
    1:2:3:2:2:2:2:1: VARREF 0x5589114950e0 <e21604> {c64} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:2:2:2:2: CONST 0x558911495230 <e69950> {c64} @dt=0x5589114b73d0@(G/swu32/5)  5'h15
    1:2:3:2:2:2:2:3: CONST 0x5589114953a0 <e21614> {c64} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:3:2:3: CONST 0x558911495510 <e23394> {n20} @dt=0x558910f7b2d0@(G/sw32)  32'sh0
    1:2:3: TRACEINC 0x558911496ad0 <e62688> {n16} @dt=0x558910d08010@(G/w32) -> TRACEDECL 0x55891132bb00 <e47962> {n16} @dt=0x558910d08010@(G/w32)  mips_cpu register_file read_data_2_pre_mux
    1:2:3:2: COND 0x558911496ba0 <e53260> {n21} @dt=0x558910d08010@(G/w32)
    1:2:3:2:1: NEQ 0x558911496c60 <e69968> {n21} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:1:1: CONST 0x558911496d20 <e69965> {n21} @dt=0x5589114d02a0@(G/wu32/5)  5'h0
    1:2:3:2:1:2: AND 0x5589114fb970 <e69981> {c67} @dt=0x5589114d02a0@(G/wu32/5)
    1:2:3:2:1:2:1: CONST 0x5589114fb720 <e69977> {c67} @dt=0x558910d08010@(G/w32)  32'h1f
    1:2:3:2:1:2:2: SEL 0x558911496eb0 <e69978> {c67} @dt=0x5589114d02a0@(G/wu32/5) decl[31:0]]
    1:2:3:2:1:2:2:1: VARREF 0x558911496f80 <e21632> {c67} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:1:2:2:2: CONST 0x5589114970d0 <e69966> {c67} @dt=0x5589114b73d0@(G/swu32/5)  5'h10
    1:2:3:2:1:2:2:3: CONST 0x558911497280 <e21642> {c67} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:3:2:2: ARRAYSEL 0x558911497430 <e23412> {n21} @dt=0x558910d08010@(G/w32)
    1:2:3:2:2:1: VARREF 0x5589114974f0 <e16262> {n21} @dt=0x558910e7b5b0@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers [RV] <- VAR 0x558911064ed0 <e16162> {n13} @dt=0x558910e7b5b0@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers VAR
    1:2:3:2:2:2: AND 0x5589114fbc80 <e69996> {c67} @dt=0x5589114d02a0@(G/wu32/5)
    1:2:3:2:2:2:1: CONST 0x5589114fba30 <e69992> {c67} @dt=0x558910d08010@(G/w32)  32'h1f
    1:2:3:2:2:2:2: SEL 0x558911497610 <e69993> {c67} @dt=0x5589114d02a0@(G/wu32/5) decl[31:0]]
    1:2:3:2:2:2:2:1: VARREF 0x5589114976e0 <e21632> {c67} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:2:2:2:2: CONST 0x558911497830 <e69982> {c67} @dt=0x5589114b73d0@(G/swu32/5)  5'h10
    1:2:3:2:2:2:2:3: CONST 0x5589114979e0 <e21642> {c67} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:3:2:3: CONST 0x558911497b90 <e23422> {n21} @dt=0x558910f7b2d0@(G/sw32)  32'sh0
    1:2: CFUNC 0x55891149a240 <e63845> {c5}  traceChgThis__10 [STATICU]
    1:2:3: TRACEINC 0x558911497d40 <e61611> {c139} @dt=0x558910ce6310@(G/w1) -> TRACEDECL 0x558911324960 <e47722> {c139} @dt=0x558910ce6310@(G/w1)  mips_cpu forward_A_decode
    1:2:3:2: AND 0x558911497e10 <e70033> {i54} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:1: AND 0x558911497ed0 <e70031> {i54} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:1:1: NEQ 0x558911497f90 <e70000> {i54} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:1:1:1: CONST 0x558911498050 <e69997> {i54} @dt=0x5589114d02a0@(G/wu32/5)  5'h0
    1:2:3:2:1:1:2: AND 0x5589114fbf90 <e70013> {c65} @dt=0x5589114d02a0@(G/wu32/5)
    1:2:3:2:1:1:2:1: CONST 0x5589114fbd40 <e70009> {c65} @dt=0x558910d08010@(G/w32)  32'h1f
    1:2:3:2:1:1:2:2: SEL 0x558911498200 <e70010> {c65} @dt=0x5589114d02a0@(G/wu32/5) decl[31:0]]
    1:2:3:2:1:1:2:2:1: VARREF 0x5589114982d0 <e21616> {c65} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:1:1:2:2:2: CONST 0x558911498420 <e69998> {c65} @dt=0x5589114b73d0@(G/swu32/5)  5'h15
    1:2:3:2:1:1:2:2:3: CONST 0x5589114985d0 <e21626> {c65} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:3:2:1:2: EQ 0x558911498780 <e70017> {i54} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:1:2:1: AND 0x5589114fc2a0 <e70030> {c65} @dt=0x5589114d02a0@(G/wu32/5)
    1:2:3:2:1:2:1:1: CONST 0x5589114fc050 <e70026> {c65} @dt=0x558910d08010@(G/w32)  32'h1f
    1:2:3:2:1:2:1:2: SEL 0x558911498840 <e70027> {c65} @dt=0x5589114d02a0@(G/wu32/5) decl[31:0]]
    1:2:3:2:1:2:1:2:1: VARREF 0x558911498910 <e21616> {c65} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:1:2:1:2:2: CONST 0x558911498a60 <e70014> {c65} @dt=0x5589114b73d0@(G/swu32/5)  5'h15
    1:2:3:2:1:2:1:2:3: CONST 0x558911498c10 <e21626> {c65} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:3:2:1:2:2: VARREF 0x558911498dc0 <e70016> {i54} @dt=0x5589114d02a0@(G/wu32/5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x55891105c7e0 <e21715> {c109} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:3:2:2: VARREF 0x558911498f10 <e70032> {i54} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_write_memory [RV] <- VAR 0x55891105c660 <e21714> {c108} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:3: TRACEINC 0x55891149a550 <e62747> {c140} @dt=0x558910ce6310@(G/w1) -> TRACEDECL 0x558911324e10 <e47732> {c140} @dt=0x558910ce6310@(G/w1)  mips_cpu forward_B_decode
    1:2:3:2: AND 0x55891149a620 <e70070> {i55} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:1: AND 0x55891149a6e0 <e70068> {i55} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:1:1: NEQ 0x55891149a7a0 <e70037> {i55} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:1:1:1: CONST 0x55891149a860 <e70034> {i55} @dt=0x5589114d02a0@(G/wu32/5)  5'h0
    1:2:3:2:1:1:2: AND 0x5589114fc5b0 <e70050> {c68} @dt=0x5589114d02a0@(G/wu32/5)
    1:2:3:2:1:1:2:1: CONST 0x5589114fc360 <e70046> {c68} @dt=0x558910d08010@(G/w32)  32'h1f
    1:2:3:2:1:1:2:2: SEL 0x55891149a9f0 <e70047> {c68} @dt=0x5589114d02a0@(G/wu32/5) decl[31:0]]
    1:2:3:2:1:1:2:2:1: VARREF 0x55891149aac0 <e21646> {c68} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:1:1:2:2:2: CONST 0x55891149abe0 <e70035> {c68} @dt=0x5589114b73d0@(G/swu32/5)  5'h10
    1:2:3:2:1:1:2:2:3: CONST 0x55891149ad90 <e21656> {c68} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:3:2:1:2: EQ 0x55891149af40 <e70054> {i55} @dt=0x5589114dbb10@(G/wu32/1)
    1:2:3:2:1:2:1: AND 0x5589114fc8c0 <e70067> {c68} @dt=0x5589114d02a0@(G/wu32/5)
    1:2:3:2:1:2:1:1: CONST 0x5589114fc670 <e70063> {c68} @dt=0x558910d08010@(G/w32)  32'h1f
    1:2:3:2:1:2:1:2: SEL 0x55891149b000 <e70064> {c68} @dt=0x5589114d02a0@(G/wu32/5) decl[31:0]]
    1:2:3:2:1:2:1:2:1: VARREF 0x55891149b0d0 <e21646> {c68} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode [RV] <- VAR 0x558911056190 <e21586> {c58} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__instruction_decode VAR
    1:2:3:2:1:2:1:2:2: CONST 0x55891149b220 <e70051> {c68} @dt=0x5589114b73d0@(G/swu32/5)  5'h10
    1:2:3:2:1:2:1:2:3: CONST 0x55891149b3d0 <e21656> {c68} @dt=0x558910d08010@(G/w32)  32'h5
    1:2:3:2:1:2:2: VARREF 0x55891149b580 <e70053> {i55} @dt=0x5589114d02a0@(G/wu32/5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x55891105c7e0 <e21715> {c109} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:3:2:2: VARREF 0x55891149b6d0 <e70069> {i55} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_write_memory [RV] <- VAR 0x55891105c660 <e21714> {c108} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2: CFUNC 0x55891149c320 <e63847> {c5}  traceChgThis__11 [STATICU]
    1:2:3: TRACEINC 0x55891149b820 <e61631> {n13} @dt=0x558910e7b5b0@(w32)u[31:0] -> TRACEDECL 0x55891132a7f0 <e47922> {n13} @dt=0x558910e7b5b0@(w32)u[31:0]  mips_cpu register_file registers
    1:2:3:2: VARREF 0x55891149b8f0 <e47919> {n13} @dt=0x558910e7b5b0@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers [RV] <- VAR 0x558911064ed0 <e16162> {n13} @dt=0x558910e7b5b0@(w32)u[31:0]  mips_cpu__DOT__register_file__DOT__registers VAR
    1:2:3: TRACEINC 0x55891149c630 <e62779> {n14} @dt=0x558910d08010@(G/w32) -> TRACEDECL 0x55891132acb0 <e47932> {n14} @dt=0x558910d08010@(G/w32)  mips_cpu register_file HI_reg
    1:2:3:2: VARREF 0x55891149c700 <e47929> {n14} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file__DOT__HI_reg [RV] <- VAR 0x558911065050 <e23366> {n14} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file__DOT__HI_reg VAR
    1:2:3: TRACEINC 0x55891149c820 <e62781> {n14} @dt=0x558910d08010@(G/w32) -> TRACEDECL 0x55891132b180 <e47942> {n14} @dt=0x558910d08010@(G/w32)  mips_cpu register_file LO_reg
    1:2:3:2: VARREF 0x55891149c8f0 <e47939> {n14} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file__DOT__LO_reg [RV] <- VAR 0x5589110651d0 <e23367> {n14} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__register_file__DOT__LO_reg VAR
    1:2: CFUNC 0x55891149d4c0 <e63849> {c5}  traceChgThis__12 [STATICU]
    1:2:3: TRACEINC 0x55891149ca10 <e61573> {c89} @dt=0x558910ce6310@(G/w1) -> TRACEDECL 0x558911319750 <e47342> {c89} @dt=0x558910ce6310@(G/w1)  mips_cpu hi_lo_register_write_execute
    1:2:3:2: VARREF 0x55891149cae0 <e70071> {c89} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_execute [RV] <- VAR 0x55891105afe0 <e21699> {c89} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_execute VAR
    1:2:3: TRACEINC 0x55891149d7d0 <e62813> {c90} @dt=0x558910ce6310@(G/w1) -> TRACEDECL 0x558911319b70 <e47352> {c90} @dt=0x558910ce6310@(G/w1)  mips_cpu register_write_execute
    1:2:3:2: VARREF 0x55891149d8a0 <e70072> {c90} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_write_execute [RV] <- VAR 0x55891105b160 <e21700> {c90} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_execute VAR
    1:2:3: TRACEINC 0x55891149d9c0 <e62815> {c108} @dt=0x558910ce6310@(G/w1) -> TRACEDECL 0x55891131dd30 <e47492> {c108} @dt=0x558910ce6310@(G/w1)  mips_cpu register_write_memory
    1:2:3:2: VARREF 0x55891149da90 <e70073> {c108} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_write_memory [RV] <- VAR 0x55891105c660 <e21714> {c108} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_memory VAR
    1:2:3: TRACEINC 0x55891149dbe0 <e62817> {c109} @dt=0x558910d1e190@(G/w5) -> TRACEDECL 0x55891131e1e0 <e47502> {c109} @dt=0x558910d1e190@(G/w5)  mips_cpu write_register_memory
    1:2:3:2: VARREF 0x55891149dcb0 <e70074> {c109} @dt=0x5589114d02a0@(G/wu32/5)  mips_cpu__DOT__write_register_memory [RV] <- VAR 0x55891105c7e0 <e21715> {c109} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_memory VAR
    1:2:3: TRACEINC 0x55891149de00 <e62819> {c112} @dt=0x558910ce6310@(G/w1) -> TRACEDECL 0x55891131f020 <e47532> {c112} @dt=0x558910ce6310@(G/w1)  mips_cpu hi_lo_register_write_memory
    1:2:3:2: VARREF 0x55891149ded0 <e70075> {c112} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_memory [RV] <- VAR 0x55891105cc60 <e21718> {c112} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_memory VAR
    1:2:3: TRACEINC 0x55891149dff0 <e62821> {c117} @dt=0x558910d08010@(G/w32) -> TRACEDECL 0x55891131fe50 <e47562> {c117} @dt=0x558910d08010@(G/w32)  mips_cpu ALU_HI_output_memory
    1:2:3:2: VARREF 0x55891149e0c0 <e47559> {c117} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_HI_output_memory [RV] <- VAR 0x55891105d0e0 <e21721> {c117} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_HI_output_memory VAR
    1:2:3: TRACEINC 0x55891149e210 <e62823> {c118} @dt=0x558910d08010@(G/w32) -> TRACEDECL 0x558911320300 <e47572> {c118} @dt=0x558910d08010@(G/w32)  mips_cpu ALU_LO_output_memory
    1:2:3:2: VARREF 0x55891149e2e0 <e47569> {c118} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_LO_output_memory [RV] <- VAR 0x55891105d260 <e21722> {c118} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_LO_output_memory VAR
    1:2:3: TRACEINC 0x55891149e430 <e62825> {c123} @dt=0x558910ce6310@(G/w1) -> TRACEDECL 0x5589113210f0 <e47602> {c123} @dt=0x558910ce6310@(G/w1)  mips_cpu register_write_writeback
    1:2:3:2: VARREF 0x55891149e500 <e70076> {c123} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__register_write_writeback [RV] <- VAR 0x55891105d6e0 <e21725> {c123} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__register_write_writeback VAR
    1:2:3: TRACEINC 0x55891149e650 <e62827> {c124} @dt=0x558910ce6310@(G/w1) -> TRACEDECL 0x5589113215c0 <e47612> {c124} @dt=0x558910ce6310@(G/w1)  mips_cpu hi_lo_register_write_writeback
    1:2:3:2: VARREF 0x55891149e720 <e70077> {c124} @dt=0x5589114dbb10@(G/wu32/1)  mips_cpu__DOT__hi_lo_register_write_writeback [RV] <- VAR 0x55891105d860 <e21726> {c124} @dt=0x558910ce6310@(G/w1)  mips_cpu__DOT__hi_lo_register_write_writeback VAR
    1:2:3: TRACEINC 0x55891149e840 <e62829> {c129} @dt=0x558910d1e190@(G/w5) -> TRACEDECL 0x5589113223e0 <e47642> {c129} @dt=0x558910d1e190@(G/w5)  mips_cpu write_register_writeback
    1:2:3:2: VARREF 0x55891149e910 <e70078> {c129} @dt=0x5589114d02a0@(G/wu32/5)  mips_cpu__DOT__write_register_writeback [RV] <- VAR 0x55891105dce0 <e21729> {c129} @dt=0x558910d1e190@(G/w5)  mips_cpu__DOT__write_register_writeback VAR
    1:2:3: TRACEINC 0x55891149ea60 <e62831> {c131} @dt=0x558910d08010@(G/w32) -> TRACEDECL 0x558911322d40 <e47662> {c131} @dt=0x558910d08010@(G/w32)  mips_cpu ALU_HI_output_writeback
    1:2:3:2: VARREF 0x55891149eb30 <e47659> {c131} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback [RV] <- VAR 0x55891105dfe0 <e21731> {c131} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_HI_output_writeback VAR
    1:2:3: TRACEINC 0x55891149ec80 <e62833> {c132} @dt=0x558910d08010@(G/w32) -> TRACEDECL 0x5589113231f0 <e47672> {c132} @dt=0x558910d08010@(G/w32)  mips_cpu ALU_LO_output_writeback
    1:2:3:2: VARREF 0x55891149ed50 <e47669> {c132} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback [RV] <- VAR 0x55891105e160 <e21732> {c132} @dt=0x558910d08010@(G/w32)  mips_cpu__DOT__ALU_LO_output_writeback VAR
    1:2: CFUNC 0x55891149f0c0 <e63851> {c5}  traceChgThis__13 [STATICU]
    1:2:3: TRACEINC 0x55891149eea0 <e61507> {c6} @dt=0x558910ce6310@(G/w1) -> TRACEDECL 0x5589112ec5c0 <e46683> {c6} @dt=0x558910ce6310@(G/w1)  clk
    1:2:3:2: VARREF 0x55891149ef70 <e70079> {c6} @dt=0x5589114dbb10@(G/wu32/1)  clk [RV] <- VAR 0x558910f89540 <e24466> {c6} @dt=0x558910ce6310@(G/w1)  clk [PI] INPUT [P] PORT
    1:2:3: TRACEINC 0x55891149f3b0 <e62840> {c8} @dt=0x558910ce6310@(G/w1) -> TRACEDECL 0x5589112ecd40 <e46692> {c8} @dt=0x558910ce6310@(G/w1)  reset
    1:2:3:2: VARREF 0x55891149f480 <e70080> {c8} @dt=0x5589114dbb10@(G/wu32/1)  reset [RV] <- VAR 0x558910f897e0 <e24471> {c8} @dt=0x558910ce6310@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3: TRACEINC 0x55891149f5a0 <e62842> {c9} @dt=0x558910ce6310@(G/w1) -> TRACEDECL 0x5589112ebb80 <e46702> {c9} @dt=0x558910ce6310@(G/w1)  active
    1:2:3:2: VARREF 0x55891149f670 <e70081> {c9} @dt=0x5589114dbb10@(G/wu32/1)  active [RV] <- VAR 0x558910f89b80 <e24477> {c9} @dt=0x558910ce6310@(G/w1)  active [PO] OUTPUT [P] PORT
    1:2:3: TRACEINC 0x55891149f790 <e62844> {c10} @dt=0x558910d08010@(G/w32) -> TRACEDECL 0x558911309440 <e46712> {c10} @dt=0x558910d08010@(G/w32)  register_v0
    1:2:3:2: VARREF 0x55891149f860 <e46709> {c10} @dt=0x558910d08010@(G/w32)  register_v0 [RV] <- VAR 0x558910f89f20 <e24483> {c10} @dt=0x558910d08010@(G/w32)  register_v0 [PO] OUTPUT [P] PORT
    1:2:3: TRACEINC 0x55891149f980 <e62846> {c13} @dt=0x558910ce6310@(G/w1) -> TRACEDECL 0x558911309790 <e46722> {c13} @dt=0x558910ce6310@(G/w1)  clk_enable
    1:2:3:2: VARREF 0x55891149fa50 <e70082> {c13} @dt=0x5589114dbb10@(G/wu32/1)  clk_enable [RV] <- VAR 0x558910f8a2c0 <e24489> {c13} @dt=0x558910ce6310@(G/w1)  clk_enable [PI] INPUT [P] PORT
    1:2:3: TRACEINC 0x55891149fb70 <e62848> {c16} @dt=0x558910d08010@(G/w32) -> TRACEDECL 0x558911309bb0 <e46732> {c16} @dt=0x558910d08010@(G/w32)  instr_address
    1:2:3:2: VARREF 0x55891149fc40 <e46729> {c16} @dt=0x558910d08010@(G/w32)  instr_address [RV] <- VAR 0x558910f8a660 <e24495> {c16} @dt=0x558910d08010@(G/w32)  instr_address [PO] OUTPUT [P] PORT
    1:2:3: TRACEINC 0x55891149fd60 <e62850> {c17} @dt=0x558910d08010@(G/w32) -> TRACEDECL 0x558911309fd0 <e46742> {c17} @dt=0x558910d08010@(G/w32)  instr_readdata
    1:2:3:2: VARREF 0x55891149fe30 <e46739> {c17} @dt=0x558910d08010@(G/w32)  instr_readdata [RV] <- VAR 0x558910f8aa00 <e24501> {c17} @dt=0x558910d08010@(G/w32)  instr_readdata [PI] INPUT [P] PORT
    1:2:3: TRACEINC 0x55891149ff50 <e62852> {c20} @dt=0x558910d08010@(G/w32) -> TRACEDECL 0x55891130a3f0 <e46752> {c20} @dt=0x558910d08010@(G/w32)  data_address
    1:2:3:2: VARREF 0x5589114a0020 <e46749> {c20} @dt=0x558910d08010@(G/w32)  data_address [RV] <- VAR 0x558910f8ada0 <e24507> {c20} @dt=0x558910d08010@(G/w32)  data_address [PO] OUTPUT [P] PORT
    1:2:3: TRACEINC 0x5589114a0140 <e62854> {c21} @dt=0x558910ce6310@(G/w1) -> TRACEDECL 0x55891130a810 <e46762> {c21} @dt=0x558910ce6310@(G/w1)  data_write
    1:2:3:2: VARREF 0x5589114eafc0 <e70083> {c21} @dt=0x5589114dbb10@(G/wu32/1)  data_write [RV] <- VAR 0x558910f8b140 <e24513> {c21} @dt=0x558910ce6310@(G/w1)  data_write [PO] OUTPUT [P] PORT
    1:2:3: TRACEINC 0x5589114eb0e0 <e62856> {c22} @dt=0x558910ce6310@(G/w1) -> TRACEDECL 0x55891130ac30 <e46772> {c22} @dt=0x558910ce6310@(G/w1)  data_read
    1:2:3:2: VARREF 0x5589114eb1b0 <e70084#> {c22} @dt=0x5589114dbb10@(G/wu32/1)  data_read [RV] <- VAR 0x558910f8b4e0 <e24519> {c22} @dt=0x558910ce6310@(G/w1)  data_read [PO] OUTPUT [P] PORT
    1:2:3: TRACEINC 0x5589114eb2d0 <e62858> {c23} @dt=0x558910d08010@(G/w32) -> TRACEDECL 0x55891130b050 <e46782> {c23} @dt=0x558910d08010@(G/w32)  data_writedata
    1:2:3:2: VARREF 0x5589114eb3a0 <e46779> {c23} @dt=0x558910d08010@(G/w32)  data_writedata [RV] <- VAR 0x558910f8b880 <e24525> {c23} @dt=0x558910d08010@(G/w32)  data_writedata [PO] OUTPUT [P] PORT
    1:2:3: TRACEINC 0x5589114eb4c0 <e62860> {c24} @dt=0x558910d08010@(G/w32) -> TRACEDECL 0x55891130b470 <e46792> {c24} @dt=0x558910d08010@(G/w32)  data_readdata
    1:2:3:2: VARREF 0x5589114eb590 <e46789> {c24} @dt=0x558910d08010@(G/w32)  data_readdata [RV] <- VAR 0x558910f8bc20 <e24531> {c24} @dt=0x558910d08010@(G/w32)  data_readdata [PI] INPUT [P] PORT
    3: TYPETABLE 0x558910cd25f0 <e2> {a0}
		   logic  -> BASICDTYPE 0x558910f8ec90 <e25038> {h13} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x5589113755c0 <e57524> {n13} @dt=this@(G/w1)  bit [GENERIC] kwd=bit
		detailed  ->  BASICDTYPE 0x558910ce6310 <e20034> {c6} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x558910f8ec90 <e25038> {h13} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x558910d514f0 <e20918> {c142} @dt=this@(G/w2)  logic [GENERIC] kwd=logic range=[1:0]
		detailed  ->  BASICDTYPE 0x55891139a830 <e57496> {n13} @dt=this@(G/w5)  bit [GENERIC] kwd=bit range=[4:0]
		detailed  ->  BASICDTYPE 0x558910d1e190 <e20269> {c63} @dt=this@(G/w5)  logic [GENERIC] kwd=logic range=[4:0]
		detailed  ->  BASICDTYPE 0x558910f53920 <e16325> {n24} @dt=this@(G/sw5)  logic [GENERIC] kwd=logic range=[4:0]
		detailed  ->  BASICDTYPE 0x558910d17630 <e20176> {c50} @dt=this@(G/w6)  logic [GENERIC] kwd=logic range=[5:0]
		detailed  ->  BASICDTYPE 0x558910f75510 <e19938> {e68} @dt=this@(G/sw6)  logic [GENERIC] kwd=logic range=[5:0]
		detailed  ->  BASICDTYPE 0x558910d25f30 <e20544> {c71} @dt=this@(G/w16)  logic [GENERIC] kwd=logic range=[15:0]
		detailed  ->  BASICDTYPE 0x5589114dbb10 <e64051> {c27} @dt=this@(G/wu32/1)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x5589114b74b0 <e64251> {c446} @dt=this@(G/nwu32/1)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x5589114dbc70 <e64387> {i32} @dt=this@(G/wu32/2)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x5589114d02a0 <e64304> {n20} @dt=this@(G/wu32/5)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x5589114b73d0 <e64243> {n24} @dt=this@(G/swu32/5)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x5589114dbd50 <e64432> {g22} @dt=this@(G/wu32/6)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x5589114b5770 <e66669> {e68} @dt=this@(G/swu32/6)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x5589114af880 <e64258> {o6} @dt=this@(G/wu32/16)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x5589114a2ee0 <e61846> {c5} @dt=this@(G/w32)  bit [GENERIC] kwd=bit range=[31:0]
		detailed  ->  BASICDTYPE 0x558910d08010 <e20043> {c10} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x558910f7b2d0 <e21786> {c185} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x558910da4670 <e18983> {e15} @dt=this@(G/w64)  logic [GENERIC] kwd=logic range=[63:0]
		detailed  ->  BASICDTYPE 0x558910f71c30 <e19532> {e45} @dt=this@(G/sw64)  logic [GENERIC] kwd=logic range=[63:0]
    3:1: UNPACKARRAYDTYPE 0x558910e7b5b0 <e16170> {n13} @dt=this@(w32)u[31:0] refdt=0x558910d08010(G/w32) [31:0]
    3:1:2: RANGE 0x558910e7afb0 <e7996> {n13}
    3:1:2:2: CONST 0x558910f81720 <e23355> {n13} @dt=0x558910f7b2d0@(G/sw32)  32'sh1f
    3:1:2:3: CONST 0x558910f81970 <e23365> {n13} @dt=0x558910f7b2d0@(G/sw32)  32'sh0
    3:1: BASICDTYPE 0x558910f53920 <e16325> {n24} @dt=this@(G/sw5)  logic [GENERIC] kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910da4670 <e18983> {e15} @dt=this@(G/w64)  logic [GENERIC] kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x558910f71c30 <e19532> {e45} @dt=this@(G/sw64)  logic [GENERIC] kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x558910f75510 <e19938> {e68} @dt=this@(G/sw6)  logic [GENERIC] kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x558910ce6310 <e20034> {c6} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x558910d08010 <e20043> {c10} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910d17630 <e20176> {c50} @dt=this@(G/w6)  logic [GENERIC] kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x558910d1e190 <e20269> {c63} @dt=this@(G/w5)  logic [GENERIC] kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x558910d25f30 <e20544> {c71} @dt=this@(G/w16)  logic [GENERIC] kwd=logic range=[15:0]
    3:1: BASICDTYPE 0x558910d514f0 <e20918> {c142} @dt=this@(G/w2)  logic [GENERIC] kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x558910f7b2d0 <e21786> {c185} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x558910f8ec90 <e25038> {h13} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x55891139a830 <e57496> {n13} @dt=this@(G/w5)  bit [GENERIC] kwd=bit range=[4:0]
    3:1: BASICDTYPE 0x5589113755c0 <e57524> {n13} @dt=this@(G/w1)  bit [GENERIC] kwd=bit
    3:1: BASICDTYPE 0x5589114a2ee0 <e61846> {c5} @dt=this@(G/w32)  bit [GENERIC] kwd=bit range=[31:0]
    3:1: BASICDTYPE 0x5589114dbb10 <e64051> {c27} @dt=this@(G/wu32/1)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5589114b73d0 <e64243> {n24} @dt=this@(G/swu32/5)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5589114b74b0 <e64251> {c446} @dt=this@(G/nwu32/1)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5589114af880 <e64258> {o6} @dt=this@(G/wu32/16)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5589114d02a0 <e64304> {n20} @dt=this@(G/wu32/5)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5589114dbc70 <e64387> {i32} @dt=this@(G/wu32/2)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5589114dbd50 <e64432> {g22} @dt=this@(G/wu32/6)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5589114b5770 <e66669> {e68} @dt=this@(G/swu32/6)  logic [GENERIC] kwd=logic range=[31:0]
