[Project]
Current Flow=Generic
VCS=0
version=3
Current Config=compile

[Configurations]
compile=DMM_top

[Library]
DMM_top=.\DMM_top\DMM_top.lib

[Settings]
AccessRead=1
AccessReadWrite=0
AccessACCB=0
AccessACCR=0
AccessReadWriteSLP=0
AccessReadTopLevel=0
DisableC=1
ENABLE_ADV_DATAFLOW=0
FLOW_TYPE=HDL
LANGUAGE=VHDL
REFRESH_FLOW=1
fileopenfolder=C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\adc

[LocalVerilogSets]
EnableSLP=1
EnableDebug=0
LibNames=ovi_ice;ice

[LocalVhdlSets]
CompileWithDebug=0

[$LibMap$]
DMM_top=.

[SpecTracer]
WindowVisible=0

[HierarchyViewer]
HierarchyInformation=
ShowHide=ShowTopLevel
Selected=

[Groups]
TestBench=1
R_COMPARE=1

[Files]
/..\..\..\design_top.v=-1
/..\..\..\top_pll.v=-1
/..\..\..\UART\uart_fifo.v=-1
/..\..\..\ftdi_fifo\ftdi_fifo.v=-1
/..\..\..\RAM_Fifo\fifo_sync.v=-1
/..\..\..\ftdi_fifo\ft2232h_async.v=-1
/..\..\..\UART\uart.v=-1
/..\..\..\memory\ram_blocks.v=-1
/dmm_top.asdb=-1
/dmm_top.awc=-1
/untitled.awc=-1
/..\..\..\RAM_Fifo\packet_to_fifo.v=-1
/..\..\..\adc\adc_to_packet.v=-1
TestBench/..\..\..\..\testbench\top_TB.v=-1
TestBench/..\..\..\..\testbench\top_TB_runtest.do=-1
TestBench/fifo_sync_8bit_TB.v=-1
TestBench/fifo_sync_8bit_TB_runtest.do=-1
TestBench/..\..\..\..\RAM_Fifo\packet_to_fifo_TB.v=-1
TestBench/..\..\..\..\RAM_Fifo\packet_to_fifo_TB_runtest.do=-1
TestBench/..\..\..\..\adc\adc_to_packet_TB.v=-1
TestBench/..\..\..\..\adc\adc_to_packet_TB_runtest.do=-1
R_COMPARE/..\..\..\..\ftdi_fifo\ft2232h_async_TB.v=-1
R_COMPARE/..\..\..\..\ftdi_fifo\ft2232h_async_TB_runtest.do=-1
R_COMPARE/..\..\..\..\ftdi_fifo\ftdi_fifo_async_TB.v=-1
R_COMPARE/..\..\..\..\ftdi_fifo\ftdi_fifo_async_TB_runtest.do=-1

[Files.Data]
.\..\..\design_top.v=Verilog Source Code
.\..\..\top_pll.v=Verilog Source Code
.\..\..\UART\uart_fifo.v=Verilog Source Code
.\..\..\ftdi_fifo\ftdi_fifo.v=Verilog Source Code
.\..\..\RAM_Fifo\fifo_sync.v=Verilog Source Code
.\..\..\ftdi_fifo\ft2232h_async.v=Verilog Source Code
.\..\..\UART\uart.v=Verilog Source Code
.\..\..\memory\ram_blocks.v=Verilog Source Code
.\src\dmm_top.asdb=Accelerated Waveform File
.\src\dmm_top.awc=Accelerated Waveform Configuration
.\src\untitled.awc=Accelerated Waveform Configuration
.\..\..\RAM_Fifo\packet_to_fifo.v=Verilog Source Code
.\..\..\adc\adc_to_packet.v=Verilog Source Code
.\..\..\testbench\top_TB.v=Verilog Test Bench
.\..\..\testbench\top_TB_runtest.do=Macro
.\src\TestBench\fifo_sync_8bit_TB.v=Verilog Test Bench
.\src\TestBench\fifo_sync_8bit_TB_runtest.do=Macro
.\..\..\RAM_Fifo\packet_to_fifo_TB.v=Verilog Test Bench
.\..\..\RAM_Fifo\packet_to_fifo_TB_runtest.do=Macro
.\..\..\adc\adc_to_packet_TB.v=Verilog Test Bench
.\..\..\adc\adc_to_packet_TB_runtest.do=Macro
.\..\..\ftdi_fifo\ft2232h_async_TB.v=Verilog Test Bench
.\..\..\ftdi_fifo\ft2232h_async_TB_runtest.do=Macro
.\..\..\ftdi_fifo\ftdi_fifo_async_TB.v=Verilog Test Bench
.\..\..\ftdi_fifo\ftdi_fifo_async_TB_runtest.do=Macro

