{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697296834138 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697296834138 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 14 18:20:34 2023 " "Processing started: Sat Oct 14 18:20:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697296834138 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697296834138 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 2_lab -c 2_lab " "Command: quartus_map --read_settings_files=on --write_settings_files=off 2_lab -c 2_lab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697296834139 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1697296834435 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1697296834436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_if.sv 1 1 " "Found 1 design units, including 1 entities, in source file encoder_if.sv" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_if " "Found entity 1: encoder_if" {  } { { "encoder_if.sv" "" { Text "E:/2 lab/encoder_if.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697296841613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697296841613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_tern.sv 1 1 " "Found 1 design units, including 1 entities, in source file encoder_tern.sv" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_tern " "Found entity 1: encoder_tern" {  } { { "encoder_tern.sv" "" { Text "E:/2 lab/encoder_tern.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697296841619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697296841619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_case.sv 1 1 " "Found 1 design units, including 1 entities, in source file encoder_case.sv" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_case " "Found entity 1: encoder_case" {  } { { "encoder_case.sv" "" { Text "E:/2 lab/encoder_case.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697296841624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697296841624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/top.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "output_files/top.sv" "" { Text "E:/2 lab/output_files/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697296841629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697296841629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector_8.sv 1 1 " "Found 1 design units, including 1 entities, in source file selector_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 selector_8 " "Found entity 1: selector_8" {  } { { "selector_8.sv" "" { Text "E:/2 lab/selector_8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697296841636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697296841636 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1697296841673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder_if encoder_if:U1 " "Elaborating entity \"encoder_if\" for hierarchy \"encoder_if:U1\"" {  } { { "output_files/top.sv" "U1" { Text "E:/2 lab/output_files/top.sv" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697296841700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder_tern encoder_tern:U2 " "Elaborating entity \"encoder_tern\" for hierarchy \"encoder_tern:U2\"" {  } { { "output_files/top.sv" "U2" { Text "E:/2 lab/output_files/top.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697296841706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder_case encoder_case:U3 " "Elaborating entity \"encoder_case\" for hierarchy \"encoder_case:U3\"" {  } { { "output_files/top.sv" "U3" { Text "E:/2 lab/output_files/top.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697296841711 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "encoder_case.sv(8) " "Verilog HDL Case Statement warning at encoder_case.sv(8): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "encoder_case.sv" "" { Text "E:/2 lab/encoder_case.sv" 8 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1697296841712 "|top|encoder_case:U3"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "encoder_case.sv(9) " "Verilog HDL Case Statement warning at encoder_case.sv(9): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "encoder_case.sv" "" { Text "E:/2 lab/encoder_case.sv" 9 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1697296841712 "|top|encoder_case:U3"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "encoder_case.sv(10) " "Verilog HDL Case Statement warning at encoder_case.sv(10): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "encoder_case.sv" "" { Text "E:/2 lab/encoder_case.sv" 10 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1697296841712 "|top|encoder_case:U3"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "encoder_case.sv(11) " "Verilog HDL Case Statement warning at encoder_case.sv(11): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "encoder_case.sv" "" { Text "E:/2 lab/encoder_case.sv" 11 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1697296841712 "|top|encoder_case:U3"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "encoder_case.sv(12) " "Verilog HDL Case Statement warning at encoder_case.sv(12): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "encoder_case.sv" "" { Text "E:/2 lab/encoder_case.sv" 12 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1697296841712 "|top|encoder_case:U3"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "encoder_case.sv(13) " "Verilog HDL Case Statement warning at encoder_case.sv(13): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "encoder_case.sv" "" { Text "E:/2 lab/encoder_case.sv" 13 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1697296841712 "|top|encoder_case:U3"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "encoder_case.sv(14) " "Verilog HDL Case Statement warning at encoder_case.sv(14): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "encoder_case.sv" "" { Text "E:/2 lab/encoder_case.sv" 14 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1697296841712 "|top|encoder_case:U3"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "D_case\[1\] GND " "Pin \"D_case\[1\]\" is stuck at GND" {  } { { "output_files/top.sv" "" { Text "E:/2 lab/output_files/top.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697296842123 "|top|D_case[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_case\[2\] GND " "Pin \"D_case\[2\]\" is stuck at GND" {  } { { "output_files/top.sv" "" { Text "E:/2 lab/output_files/top.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697296842123 "|top|D_case[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_case\[3\] GND " "Pin \"D_case\[3\]\" is stuck at GND" {  } { { "output_files/top.sv" "" { Text "E:/2 lab/output_files/top.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697296842123 "|top|D_case[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1697296842123 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1697296842199 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1697296842753 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697296842753 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "29 " "Implemented 29 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1697296842918 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1697296842918 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9 " "Implemented 9 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1697296842918 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1697296842918 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697296842981 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 14 18:20:42 2023 " "Processing ended: Sat Oct 14 18:20:42 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697296842981 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697296842981 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697296842981 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1697296842981 ""}
