
module RAT_util_vector_logic_0_0(Op1,Op2,Res);

  input  Op1;
  input  Op2;
  output Res;


endmodule

