Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Dec  8 23:10:48 2024
| Host         : LAPTOP-QOAL8JRE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top2_timing_summary_routed.rpt -pb top2_timing_summary_routed.pb -rpx top2_timing_summary_routed.rpx -warn_on_violation
| Design       : top2
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: fdivTarget/clkdiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[0].fDiv/clkdiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[10].fDiv/clkdiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[11].fDiv/clkdiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[12].fDiv/clkdiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[13].fDiv/clkdiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[14].fDiv/clkdiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[15].fDiv/clkdiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[16].fDiv/clkdiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[17].fDiv/clkdiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[1].fDiv/clkdiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[2].fDiv/clkdiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[3].fDiv/clkdiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[4].fDiv/clkdiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[5].fDiv/clkdiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[6].fDiv/clkdiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[7].fDiv/clkdiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[8].fDiv/clkdiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[9].fDiv/clkdiv_reg/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: ps2_to_ascii_inst/CLK50MHZ_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: ps2_to_ascii_inst/uut/db_clk/O_reg/Q (HIGH)

 There are 326 register/latch pins with no clock driven by root clock pin: write_enable_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1085 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.419        0.000                      0                  349        0.160        0.000                      0                  349        4.500        0.000                       0                   501  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.419        0.000                      0                  349        0.160        0.000                      0                  349        4.500        0.000                       0                   501  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.419ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.419ns  (required time - arrival time)
  Source:                 display/vga_sync_unit/pixel_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga_sync_unit/h_count_reg_reg[2]_rep__15/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.237ns  (logic 0.580ns (8.015%)  route 6.657ns (91.985%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.560     5.081    display/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X36Y36         FDRE                                         r  display/vga_sync_unit/pixel_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.456     5.537 f  display/vga_sync_unit/pixel_reg_reg[0]/Q
                         net (fo=4, routed)           0.822     6.359    display/vga_sync_unit/pixel_reg[0]
    SLICE_X36Y36         LUT2 (Prop_lut2_I0_O)        0.124     6.483 r  display/vga_sync_unit/h_count_reg[9]_i_1/O
                         net (fo=48, routed)          5.835    12.318    display/vga_sync_unit/h_count_reg[9]_i_1_n_0
    SLICE_X15Y10         FDRE                                         r  display/vga_sync_unit/h_count_reg_reg[2]_rep__15/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.448    14.789    display/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X15Y10         FDRE                                         r  display/vga_sync_unit/h_count_reg_reg[2]_rep__15/C
                         clock pessimism              0.188    14.977    
                         clock uncertainty           -0.035    14.942    
    SLICE_X15Y10         FDRE (Setup_fdre_C_CE)      -0.205    14.737    display/vga_sync_unit/h_count_reg_reg[2]_rep__15
  -------------------------------------------------------------------
                         required time                         14.737    
                         arrival time                         -12.318    
  -------------------------------------------------------------------
                         slack                                  2.419    

Slack (MET) :             2.492ns  (required time - arrival time)
  Source:                 display/vga_sync_unit/pixel_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga_sync_unit/h_count_reg_reg[2]_rep__27/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.230ns  (logic 0.580ns (8.022%)  route 6.650ns (91.978%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.560     5.081    display/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X36Y36         FDRE                                         r  display/vga_sync_unit/pixel_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.456     5.537 f  display/vga_sync_unit/pixel_reg_reg[0]/Q
                         net (fo=4, routed)           0.822     6.359    display/vga_sync_unit/pixel_reg[0]
    SLICE_X36Y36         LUT2 (Prop_lut2_I0_O)        0.124     6.483 r  display/vga_sync_unit/h_count_reg[9]_i_1/O
                         net (fo=48, routed)          5.828    12.311    display/vga_sync_unit/h_count_reg[9]_i_1_n_0
    SLICE_X5Y11          FDRE                                         r  display/vga_sync_unit/h_count_reg_reg[2]_rep__27/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.514    14.855    display/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X5Y11          FDRE                                         r  display/vga_sync_unit/h_count_reg_reg[2]_rep__27/C
                         clock pessimism              0.188    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X5Y11          FDRE (Setup_fdre_C_CE)      -0.205    14.803    display/vga_sync_unit/h_count_reg_reg[2]_rep__27
  -------------------------------------------------------------------
                         required time                         14.803    
                         arrival time                         -12.311    
  -------------------------------------------------------------------
                         slack                                  2.492    

Slack (MET) :             2.551ns  (required time - arrival time)
  Source:                 display/vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga_sync_unit/h_count_reg_reg[2]_rep__27/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.288ns  (logic 0.580ns (7.959%)  route 6.708ns (92.041%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.567     5.088    display/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X53Y37         FDRE                                         r  display/vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y37         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  display/vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=44, routed)          6.328    11.872    display/vga_sync_unit/x[2]
    SLICE_X5Y11          LUT4 (Prop_lut4_I1_O)        0.124    11.996 r  display/vga_sync_unit/h_count_reg[2]_rep__27_i_1/O
                         net (fo=1, routed)           0.379    12.376    display/vga_sync_unit/h_count_reg[2]_rep__27_i_1_n_0
    SLICE_X5Y11          FDRE                                         r  display/vga_sync_unit/h_count_reg_reg[2]_rep__27/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.514    14.855    display/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X5Y11          FDRE                                         r  display/vga_sync_unit/h_count_reg_reg[2]_rep__27/C
                         clock pessimism              0.188    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X5Y11          FDRE (Setup_fdre_C_D)       -0.081    14.927    display/vga_sync_unit/h_count_reg_reg[2]_rep__27
  -------------------------------------------------------------------
                         required time                         14.927    
                         arrival time                         -12.376    
  -------------------------------------------------------------------
                         slack                                  2.551    

Slack (MET) :             2.644ns  (required time - arrival time)
  Source:                 display/vga_sync_unit/pixel_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga_sync_unit/h_count_reg_reg[2]_rep__25/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.047ns  (logic 0.580ns (8.230%)  route 6.467ns (91.770%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.560     5.081    display/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X36Y36         FDRE                                         r  display/vga_sync_unit/pixel_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.456     5.537 f  display/vga_sync_unit/pixel_reg_reg[0]/Q
                         net (fo=4, routed)           0.822     6.359    display/vga_sync_unit/pixel_reg[0]
    SLICE_X36Y36         LUT2 (Prop_lut2_I0_O)        0.124     6.483 r  display/vga_sync_unit/h_count_reg[9]_i_1/O
                         net (fo=48, routed)          5.646    12.129    display/vga_sync_unit/h_count_reg[9]_i_1_n_0
    SLICE_X14Y10         FDRE                                         r  display/vga_sync_unit/h_count_reg_reg[2]_rep__25/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.448    14.789    display/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X14Y10         FDRE                                         r  display/vga_sync_unit/h_count_reg_reg[2]_rep__25/C
                         clock pessimism              0.188    14.977    
                         clock uncertainty           -0.035    14.942    
    SLICE_X14Y10         FDRE (Setup_fdre_C_CE)      -0.169    14.773    display/vga_sync_unit/h_count_reg_reg[2]_rep__25
  -------------------------------------------------------------------
                         required time                         14.773    
                         arrival time                         -12.129    
  -------------------------------------------------------------------
                         slack                                  2.644    

Slack (MET) :             2.771ns  (required time - arrival time)
  Source:                 display/vga_sync_unit/pixel_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga_sync_unit/h_count_reg_reg[2]_rep__28/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.948ns  (logic 0.580ns (8.347%)  route 6.368ns (91.653%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.560     5.081    display/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X36Y36         FDRE                                         r  display/vga_sync_unit/pixel_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.456     5.537 f  display/vga_sync_unit/pixel_reg_reg[0]/Q
                         net (fo=4, routed)           0.822     6.359    display/vga_sync_unit/pixel_reg[0]
    SLICE_X36Y36         LUT2 (Prop_lut2_I0_O)        0.124     6.483 r  display/vga_sync_unit/h_count_reg[9]_i_1/O
                         net (fo=48, routed)          5.547    12.029    display/vga_sync_unit/h_count_reg[9]_i_1_n_0
    SLICE_X7Y13          FDRE                                         r  display/vga_sync_unit/h_count_reg_reg[2]_rep__28/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.512    14.853    display/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X7Y13          FDRE                                         r  display/vga_sync_unit/h_count_reg_reg[2]_rep__28/C
                         clock pessimism              0.188    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X7Y13          FDRE (Setup_fdre_C_CE)      -0.205    14.801    display/vga_sync_unit/h_count_reg_reg[2]_rep__28
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                         -12.029    
  -------------------------------------------------------------------
                         slack                                  2.771    

Slack (MET) :             2.906ns  (required time - arrival time)
  Source:                 display/vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga_sync_unit/h_count_reg_reg[2]_rep__28/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.040ns  (logic 0.580ns (8.238%)  route 6.460ns (91.762%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.567     5.088    display/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X53Y37         FDRE                                         r  display/vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y37         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  display/vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=44, routed)          6.460    12.005    display/vga_sync_unit/x[2]
    SLICE_X7Y13          LUT4 (Prop_lut4_I1_O)        0.124    12.129 r  display/vga_sync_unit/h_count_reg[2]_rep__28_i_1/O
                         net (fo=1, routed)           0.000    12.129    display/vga_sync_unit/h_count_reg[2]_rep__28_i_1_n_0
    SLICE_X7Y13          FDRE                                         r  display/vga_sync_unit/h_count_reg_reg[2]_rep__28/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.512    14.853    display/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X7Y13          FDRE                                         r  display/vga_sync_unit/h_count_reg_reg[2]_rep__28/C
                         clock pessimism              0.188    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X7Y13          FDRE (Setup_fdre_C_D)        0.029    15.035    display/vga_sync_unit/h_count_reg_reg[2]_rep__28
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -12.129    
  -------------------------------------------------------------------
                         slack                                  2.906    

Slack (MET) :             2.920ns  (required time - arrival time)
  Source:                 display/vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga_sync_unit/h_count_reg_reg[2]_rep__26/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.928ns  (logic 0.580ns (8.372%)  route 6.348ns (91.628%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.567     5.088    display/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X53Y37         FDRE                                         r  display/vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y37         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  display/vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=44, routed)          5.847    11.391    display/vga_sync_unit/x[2]
    SLICE_X5Y16          LUT4 (Prop_lut4_I1_O)        0.124    11.515 r  display/vga_sync_unit/h_count_reg[2]_rep__26_i_1/O
                         net (fo=1, routed)           0.502    12.016    display/vga_sync_unit/h_count_reg[2]_rep__26_i_1_n_0
    SLICE_X5Y16          FDRE                                         r  display/vga_sync_unit/h_count_reg_reg[2]_rep__26/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.510    14.851    display/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X5Y16          FDRE                                         r  display/vga_sync_unit/h_count_reg_reg[2]_rep__26/C
                         clock pessimism              0.188    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X5Y16          FDRE (Setup_fdre_C_D)       -0.067    14.937    display/vga_sync_unit/h_count_reg_reg[2]_rep__26
  -------------------------------------------------------------------
                         required time                         14.937    
                         arrival time                         -12.016    
  -------------------------------------------------------------------
                         slack                                  2.920    

Slack (MET) :             3.270ns  (required time - arrival time)
  Source:                 display/vga_sync_unit/pixel_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga_sync_unit/h_count_reg_reg[2]_rep__26/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.447ns  (logic 0.580ns (8.996%)  route 5.867ns (91.004%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.560     5.081    display/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X36Y36         FDRE                                         r  display/vga_sync_unit/pixel_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.456     5.537 f  display/vga_sync_unit/pixel_reg_reg[0]/Q
                         net (fo=4, routed)           0.822     6.359    display/vga_sync_unit/pixel_reg[0]
    SLICE_X36Y36         LUT2 (Prop_lut2_I0_O)        0.124     6.483 r  display/vga_sync_unit/h_count_reg[9]_i_1/O
                         net (fo=48, routed)          5.046    11.529    display/vga_sync_unit/h_count_reg[9]_i_1_n_0
    SLICE_X5Y16          FDRE                                         r  display/vga_sync_unit/h_count_reg_reg[2]_rep__26/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.510    14.851    display/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X5Y16          FDRE                                         r  display/vga_sync_unit/h_count_reg_reg[2]_rep__26/C
                         clock pessimism              0.188    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X5Y16          FDRE (Setup_fdre_C_CE)      -0.205    14.799    display/vga_sync_unit/h_count_reg_reg[2]_rep__26
  -------------------------------------------------------------------
                         required time                         14.799    
                         arrival time                         -11.529    
  -------------------------------------------------------------------
                         slack                                  3.270    

Slack (MET) :             3.312ns  (required time - arrival time)
  Source:                 display/vga_sync_unit/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga_sync_unit/h_count_reg_reg[2]_rep__23/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.514ns  (logic 0.642ns (9.856%)  route 5.872ns (90.144%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.564     5.085    display/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X42Y40         FDRE                                         r  display/vga_sync_unit/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  display/vga_sync_unit/h_count_reg_reg[1]/Q
                         net (fo=43, routed)          5.307    10.910    display/vga_sync_unit/h_count_reg_reg_n_0_[1]
    SLICE_X28Y12         LUT4 (Prop_lut4_I3_O)        0.124    11.034 r  display/vga_sync_unit/h_count_reg[2]_rep__23_i_1/O
                         net (fo=1, routed)           0.565    11.599    display/vga_sync_unit/h_count_reg[2]_rep__23_i_1_n_0
    SLICE_X30Y12         FDRE                                         r  display/vga_sync_unit/h_count_reg_reg[2]_rep__23/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.441    14.782    display/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X30Y12         FDRE                                         r  display/vga_sync_unit/h_count_reg_reg[2]_rep__23/C
                         clock pessimism              0.188    14.970    
                         clock uncertainty           -0.035    14.935    
    SLICE_X30Y12         FDRE (Setup_fdre_C_D)       -0.024    14.911    display/vga_sync_unit/h_count_reg_reg[2]_rep__23
  -------------------------------------------------------------------
                         required time                         14.911    
                         arrival time                         -11.599    
  -------------------------------------------------------------------
                         slack                                  3.312    

Slack (MET) :             3.480ns  (required time - arrival time)
  Source:                 display/vga_sync_unit/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/vga_sync_unit/h_count_reg_reg[2]_rep__25/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.346ns  (logic 0.642ns (10.117%)  route 5.704ns (89.883%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.564     5.085    display/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X42Y40         FDRE                                         r  display/vga_sync_unit/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  display/vga_sync_unit/h_count_reg_reg[1]/Q
                         net (fo=43, routed)          5.092    10.695    display/vga_sync_unit/h_count_reg_reg_n_0_[1]
    SLICE_X14Y10         LUT4 (Prop_lut4_I3_O)        0.124    10.819 r  display/vga_sync_unit/h_count_reg[2]_rep__25_i_1/O
                         net (fo=1, routed)           0.612    11.431    display/vga_sync_unit/h_count_reg[2]_rep__25_i_1_n_0
    SLICE_X14Y10         FDRE                                         r  display/vga_sync_unit/h_count_reg_reg[2]_rep__25/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         1.448    14.789    display/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X14Y10         FDRE                                         r  display/vga_sync_unit/h_count_reg_reg[2]_rep__25/C
                         clock pessimism              0.188    14.977    
                         clock uncertainty           -0.035    14.942    
    SLICE_X14Y10         FDRE (Setup_fdre_C_D)       -0.031    14.911    display/vga_sync_unit/h_count_reg_reg[2]_rep__25
  -------------------------------------------------------------------
                         required time                         14.911    
                         arrival time                         -11.431    
  -------------------------------------------------------------------
                         slack                                  3.480    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 echo_module2/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            echo_module2/buffer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.098%)  route 0.110ns (43.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.564     1.447    echo_module2/clk_IBUF_BUFG
    SLICE_X41Y0          FDRE                                         r  echo_module2/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y0          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  echo_module2/ready_reg/Q
                         net (fo=2, routed)           0.110     1.698    echo_module2/D[0]
    SLICE_X43Y1          FDRE                                         r  echo_module2/buffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.834     1.961    echo_module2/clk_IBUF_BUFG
    SLICE_X43Y1          FDRE                                         r  echo_module2/buffer_reg[8]/C
                         clock pessimism             -0.498     1.463    
    SLICE_X43Y1          FDRE (Hold_fdre_C_D)         0.075     1.538    echo_module2/buffer_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 echo_module2/receiver/shift_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            echo_module2/receiver/shift_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.830%)  route 0.103ns (42.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.564     1.447    echo_module2/receiver/clk_IBUF_BUFG
    SLICE_X40Y0          FDRE                                         r  echo_module2/receiver/shift_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y0          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  echo_module2/receiver/shift_reg_reg[9]/Q
                         net (fo=1, routed)           0.103     1.691    echo_module2/receiver/shift_reg[9]
    SLICE_X42Y0          FDRE                                         r  echo_module2/receiver/shift_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.834     1.961    echo_module2/receiver/clk_IBUF_BUFG
    SLICE_X42Y0          FDRE                                         r  echo_module2/receiver/shift_reg_reg[8]/C
                         clock pessimism             -0.498     1.463    
    SLICE_X42Y0          FDRE (Hold_fdre_C_D)         0.064     1.527    echo_module2/receiver/shift_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 echo_module2/transmitter/shift_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            echo_module2/transmitter/shift_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.190ns (66.003%)  route 0.098ns (33.997%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.564     1.447    echo_module2/transmitter/clk_IBUF_BUFG
    SLICE_X41Y2          FDRE                                         r  echo_module2/transmitter/shift_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  echo_module2/transmitter/shift_reg[4]/Q
                         net (fo=1, routed)           0.098     1.686    echo_module2/transmitter/shift_reg_n_0_[4]
    SLICE_X40Y2          LUT3 (Prop_lut3_I0_O)        0.049     1.735 r  echo_module2/transmitter/shift[3]_i_1/O
                         net (fo=1, routed)           0.000     1.735    echo_module2/transmitter/p_1_in[3]
    SLICE_X40Y2          FDRE                                         r  echo_module2/transmitter/shift_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.834     1.961    echo_module2/transmitter/clk_IBUF_BUFG
    SLICE_X40Y2          FDRE                                         r  echo_module2/transmitter/shift_reg[3]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X40Y2          FDRE (Hold_fdre_C_D)         0.107     1.567    echo_module2/transmitter/shift_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 nolabel_line110/state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line110/d_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.563     1.446    nolabel_line110/clk_IBUF_BUFG
    SLICE_X30Y5          FDRE                                         r  nolabel_line110/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y5          FDRE (Prop_fdre_C_Q)         0.148     1.594 f  nolabel_line110/state_reg/Q
                         net (fo=1, routed)           0.059     1.653    nolabel_line110/p_0_in[0]
    SLICE_X30Y5          LUT2 (Prop_lut2_I1_O)        0.098     1.751 r  nolabel_line110/d_i_1/O
                         net (fo=1, routed)           0.000     1.751    nolabel_line110/d_i_1_n_0
    SLICE_X30Y5          FDRE                                         r  nolabel_line110/d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.832     1.959    nolabel_line110/clk_IBUF_BUFG
    SLICE_X30Y5          FDRE                                         r  nolabel_line110/d_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X30Y5          FDRE (Hold_fdre_C_D)         0.120     1.566    nolabel_line110/d_reg
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 echo_module2/receiver/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            echo_module2/receiver/shift_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.908%)  route 0.119ns (42.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.564     1.447    echo_module2/receiver/clk_IBUF_BUFG
    SLICE_X42Y0          FDRE                                         r  echo_module2/receiver/shift_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y0          FDRE (Prop_fdre_C_Q)         0.164     1.611 r  echo_module2/receiver/shift_reg_reg[2]/Q
                         net (fo=2, routed)           0.119     1.730    echo_module2/receiver/shift_reg[2]
    SLICE_X42Y0          FDRE                                         r  echo_module2/receiver/shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.834     1.961    echo_module2/receiver/clk_IBUF_BUFG
    SLICE_X42Y0          FDRE                                         r  echo_module2/receiver/shift_reg_reg[1]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X42Y0          FDRE (Hold_fdre_C_D)         0.075     1.522    echo_module2/receiver/shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 echo_module2/receiver/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            echo_module2/receiver/data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.164ns (60.928%)  route 0.105ns (39.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.564     1.447    echo_module2/receiver/clk_IBUF_BUFG
    SLICE_X42Y0          FDRE                                         r  echo_module2/receiver/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y0          FDRE (Prop_fdre_C_Q)         0.164     1.611 r  echo_module2/receiver/shift_reg_reg[1]/Q
                         net (fo=1, routed)           0.105     1.716    echo_module2/receiver/shift_reg[1]
    SLICE_X43Y0          FDRE                                         r  echo_module2/receiver/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.834     1.961    echo_module2/receiver/clk_IBUF_BUFG
    SLICE_X43Y0          FDRE                                         r  echo_module2/receiver/data_reg[0]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X43Y0          FDRE (Hold_fdre_C_D)         0.046     1.506    echo_module2/receiver/data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 echo_module2/buffer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.164ns (55.609%)  route 0.131ns (44.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.564     1.447    echo_module2/clk_IBUF_BUFG
    SLICE_X42Y1          FDRE                                         r  echo_module2/buffer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y1          FDRE (Prop_fdre_C_Q)         0.164     1.611 r  echo_module2/buffer_reg[6]/Q
                         net (fo=3, routed)           0.131     1.742    buffer[6]
    SLICE_X42Y2          FDRE                                         r  data_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.834     1.961    clk_IBUF_BUFG
    SLICE_X42Y2          FDRE                                         r  data_in_reg[6]/C
                         clock pessimism             -0.498     1.463    
    SLICE_X42Y2          FDRE (Hold_fdre_C_D)         0.063     1.526    data_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 echo_module2/receiver/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            echo_module2/receiver/data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.433%)  route 0.112ns (40.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.564     1.447    echo_module2/receiver/clk_IBUF_BUFG
    SLICE_X42Y0          FDRE                                         r  echo_module2/receiver/shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y0          FDRE (Prop_fdre_C_Q)         0.164     1.611 r  echo_module2/receiver/shift_reg_reg[3]/Q
                         net (fo=2, routed)           0.112     1.723    echo_module2/receiver/shift_reg[3]
    SLICE_X43Y0          FDRE                                         r  echo_module2/receiver/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.834     1.961    echo_module2/receiver/clk_IBUF_BUFG
    SLICE_X43Y0          FDRE                                         r  echo_module2/receiver/data_reg[2]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X43Y0          FDRE (Hold_fdre_C_D)         0.047     1.507    echo_module2/receiver/data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 echo_module2/receiver/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            echo_module2/receiver/data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.161%)  route 0.113ns (40.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.564     1.447    echo_module2/receiver/clk_IBUF_BUFG
    SLICE_X42Y0          FDRE                                         r  echo_module2/receiver/shift_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y0          FDRE (Prop_fdre_C_Q)         0.164     1.611 r  echo_module2/receiver/shift_reg_reg[2]/Q
                         net (fo=2, routed)           0.113     1.724    echo_module2/receiver/shift_reg[2]
    SLICE_X43Y0          FDRE                                         r  echo_module2/receiver/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.834     1.961    echo_module2/receiver/clk_IBUF_BUFG
    SLICE_X43Y0          FDRE                                         r  echo_module2/receiver/data_reg[1]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X43Y0          FDRE (Hold_fdre_C_D)         0.047     1.507    echo_module2/receiver/data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 echo_module2/buffer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.904%)  route 0.124ns (43.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.564     1.447    echo_module2/clk_IBUF_BUFG
    SLICE_X42Y1          FDRE                                         r  echo_module2/buffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y1          FDRE (Prop_fdre_C_Q)         0.164     1.611 r  echo_module2/buffer_reg[1]/Q
                         net (fo=3, routed)           0.124     1.735    buffer[1]
    SLICE_X42Y2          FDRE                                         r  data_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=500, routed)         0.834     1.961    clk_IBUF_BUFG
    SLICE_X42Y2          FDRE                                         r  data_in_reg[1]/C
                         clock pessimism             -0.498     1.463    
    SLICE_X42Y2          FDRE (Hold_fdre_C_D)         0.052     1.515    data_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.220    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y2    data_in_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y2    data_in_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y2    data_in_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y2    data_in_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y2    data_in_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y2    data_in_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y2    data_in_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y2    data_in_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y2    data_in_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y1    echo_module2/key_char_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y0    echo_module2/key_char_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y0    echo_module2/key_char_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y2    echo_module2/key_char_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y2    echo_module2/key_char_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y0    echo_module2/receiver/bit_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y0    echo_module2/receiver/bit_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y0    echo_module2/receiver/bit_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y0    echo_module2/receiver/cd_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y1    echo_module2/receiver/cd_count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y2    data_in_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y2    data_in_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y2    data_in_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y2    data_in_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y2    data_in_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y2    data_in_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y2    data_in_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y2    data_in_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y2    data_in_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y0    genblk1[0].fDiv/clkdiv_reg/C



