[14:05:18.479] <TB0>     INFO: *** Welcome to pxar ***
[14:05:18.479] <TB0>     INFO: *** Today: 2016/04/27
[14:05:18.486] <TB0>     INFO: *** Version: b2a7-dirty
[14:05:18.486] <TB0>     INFO: readRocDacs: /home/silpix5/allTestResults/M-M-1-41_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-M-1-41_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters_C15.dat
[14:05:18.487] <TB0>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-M-1-41_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-M-1-41_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:05:18.487] <TB0>     INFO: readMaskFile: /home/silpix5/allTestResults/M-M-1-41_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//defaultMaskFile.dat
[14:05:18.487] <TB0>     INFO: readTrimFile: /home/silpix5/allTestResults/M-M-1-41_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-M-1-41_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//trimParameters_C15.dat
[14:05:18.562] <TB0>     INFO:         clk: 4
[14:05:18.562] <TB0>     INFO:         ctr: 4
[14:05:18.562] <TB0>     INFO:         sda: 19
[14:05:18.562] <TB0>     INFO:         tin: 9
[14:05:18.562] <TB0>     INFO:         level: 15
[14:05:18.562] <TB0>     INFO:         triggerdelay: 0
[14:05:18.562] <TB0>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[14:05:18.562] <TB0>     INFO: Log level: DEBUG
[14:05:18.573] <TB0>     INFO: Found DTB DTB_WWXGRB
[14:05:18.585] <TB0>    QUIET: Connection to board DTB_WWXGRB opened.
[14:05:18.588] <TB0>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    133
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXGRB
MAC address: 40D855118085
Hostname:    pixelDTB133
Comment:     
------------------------------------------------------
[14:05:18.590] <TB0>     INFO: RPC call hashes of host and DTB match: 398089610
[14:05:20.144] <TB0>     INFO: DUT info: 
[14:05:20.144] <TB0>     INFO: The DUT currently contains the following objects:
[14:05:20.144] <TB0>     INFO:  2 TBM Cores tbm08c (2 ON)
[14:05:20.144] <TB0>     INFO: 	TBM Core alpha (0): 7 registers set
[14:05:20.144] <TB0>     INFO: 	TBM Core beta  (1): 7 registers set
[14:05:20.144] <TB0>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[14:05:20.144] <TB0>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[14:05:20.144] <TB0>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[14:05:20.145] <TB0>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[14:05:20.145] <TB0>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[14:05:20.145] <TB0>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[14:05:20.145] <TB0>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[14:05:20.145] <TB0>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[14:05:20.145] <TB0>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[14:05:20.145] <TB0>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[14:05:20.145] <TB0>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[14:05:20.145] <TB0>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[14:05:20.145] <TB0>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[14:05:20.145] <TB0>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[14:05:20.145] <TB0>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[14:05:20.145] <TB0>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[14:05:20.145] <TB0>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[14:05:20.145] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[14:05:20.145] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:05:20.145] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:05:20.145] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:05:20.145] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:05:20.145] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[14:05:20.145] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:05:20.145] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[14:05:20.145] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[14:05:20.145] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:05:20.145] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:05:20.145] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[14:05:20.145] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:05:20.145] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:05:20.145] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:05:20.145] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:05:20.145] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[14:05:20.145] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[14:05:20.145] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[14:05:20.145] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[14:05:20.145] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[14:05:20.145] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[14:05:20.145] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[14:05:20.145] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[14:05:20.145] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[14:05:20.145] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[14:05:20.145] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[14:05:20.145] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[14:05:20.145] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[14:05:20.145] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[14:05:20.145] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[14:05:20.145] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[14:05:20.145] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:05:20.145] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[14:05:20.145] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[14:05:20.145] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[14:05:20.145] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[14:05:20.145] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[14:05:20.145] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[14:05:20.145] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:05:20.146] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[14:05:20.146] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[14:05:20.146] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[14:05:20.146] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[14:05:20.146] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:05:20.146] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[14:05:20.146] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:05:20.146] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[14:05:20.146] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:05:20.146] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[14:05:20.146] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[14:05:20.146] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[14:05:20.146] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[14:05:20.146] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:05:20.146] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[14:05:20.146] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[14:05:20.146] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[14:05:20.146] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[14:05:20.146] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[14:05:20.146] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:05:20.146] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[14:05:20.146] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[14:05:20.146] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[14:05:20.146] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[14:05:20.146] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[14:05:20.146] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:05:20.146] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:05:20.146] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:05:20.146] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[14:05:20.146] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[14:05:20.146] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:05:20.146] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:05:20.146] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[14:05:20.146] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:05:20.146] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[14:05:20.146] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[14:05:20.146] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[14:05:20.146] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[14:05:20.146] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[14:05:20.146] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[14:05:20.146] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:05:20.146] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:05:20.146] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[14:05:20.146] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[14:05:20.146] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[14:05:20.146] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[14:05:20.146] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[14:05:20.146] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[14:05:20.146] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[14:05:20.146] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[14:05:20.146] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:05:20.146] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[14:05:20.146] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[14:05:20.146] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[14:05:20.146] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[14:05:20.146] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:05:20.146] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:05:20.146] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[14:05:20.146] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[14:05:20.146] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[14:05:20.146] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[14:05:20.146] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[14:05:20.146] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:05:20.146] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:05:20.146] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[14:05:20.146] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[14:05:20.146] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[14:05:20.146] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[14:05:20.146] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[14:05:20.146] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:05:20.146] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[14:05:20.146] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[14:05:20.146] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[14:05:20.146] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:05:20.146] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[14:05:20.146] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[14:05:20.146] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[14:05:20.146] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[14:05:20.146] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[14:05:20.146] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[14:05:20.146] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[14:05:20.146] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[14:05:20.146] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[14:05:20.146] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:05:20.146] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[14:05:20.147] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[14:05:20.147] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:05:20.147] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:05:20.147] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[14:05:20.147] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:05:20.147] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[14:05:20.147] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:05:20.147] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[14:05:20.147] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[14:05:20.147] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[14:05:20.147] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[14:05:20.147] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[14:05:20.147] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[14:05:20.147] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:05:20.147] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[14:05:20.147] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[14:05:20.147] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[14:05:20.147] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[14:05:20.147] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[14:05:20.147] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[14:05:20.147] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[14:05:20.147] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[14:05:20.147] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[14:05:20.147] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[14:05:20.147] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[14:05:20.147] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[14:05:20.147] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[14:05:20.147] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[14:05:20.147] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:05:20.147] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:05:20.147] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:05:20.147] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[14:05:20.147] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[14:05:20.147] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[14:05:20.147] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[14:05:20.147] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[14:05:20.147] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[14:05:20.147] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[14:05:20.147] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[14:05:20.147] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:05:20.147] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:05:20.156] <TB0>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 31232000
[14:05:20.156] <TB0>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0xbc9f90
[14:05:20.156] <TB0>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0xb3e770
[14:05:20.156] <TB0>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f0e09d94010
[14:05:20.156] <TB0>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f0e0ffff510
[14:05:20.156] <TB0>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 31297536 fPxarMemory = 0x7f0e09d94010
[14:05:20.157] <TB0>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 370.6mA
[14:05:20.158] <TB0>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 527.4mA
[14:05:20.158] <TB0>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.2 C
[14:05:20.158] <TB0>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[14:05:20.558] <TB0>     INFO: enter 'restricted' command line mode
[14:05:20.558] <TB0>     INFO: enter test to run
[14:05:20.559] <TB0>     INFO:   test: FPIXTest no parameter change
[14:05:20.559] <TB0>     INFO:   running: fpixtest
[14:05:20.559] <TB0>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[14:05:20.561] <TB0>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[14:05:20.561] <TB0>     INFO: ######################################################################
[14:05:20.561] <TB0>     INFO: PixTestFPIXTest::doTest()
[14:05:20.561] <TB0>     INFO: ######################################################################
[14:05:20.565] <TB0>     INFO: ######################################################################
[14:05:20.565] <TB0>     INFO: PixTestPretest::doTest()
[14:05:20.565] <TB0>     INFO: ######################################################################
[14:05:20.568] <TB0>     INFO:    ----------------------------------------------------------------------
[14:05:20.568] <TB0>     INFO:    PixTestPretest::programROC() 
[14:05:20.568] <TB0>     INFO:    ----------------------------------------------------------------------
[14:05:38.585] <TB0>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[14:05:38.585] <TB0>     INFO: IA differences per ROC:  18.5 17.7 20.1 18.5 18.5 17.7 17.7 19.3 17.7 19.3 17.7 19.3 17.7 19.3 20.9 17.7
[14:05:38.650] <TB0>     INFO:    ----------------------------------------------------------------------
[14:05:38.650] <TB0>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[14:05:38.650] <TB0>     INFO:    ----------------------------------------------------------------------
[14:05:38.753] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 67.0312 mA
[14:05:38.854] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 23.7688 mA
[14:05:38.954] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  79 Ia 23.7688 mA
[14:05:39.054] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  80 Ia 24.5687 mA
[14:05:39.155] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  78 Ia 22.9688 mA
[14:05:39.256] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana  84 Ia 25.3687 mA
[14:05:39.357] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  5 Vana  77 Ia 22.9688 mA
[14:05:39.458] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  6 Vana  83 Ia 25.3687 mA
[14:05:39.558] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  7 Vana  76 Ia 22.9688 mA
[14:05:39.659] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  8 Vana  82 Ia 25.3687 mA
[14:05:39.760] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  9 Vana  75 Ia 22.9688 mA
[14:05:39.861] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 10 Vana  81 Ia 24.5687 mA
[14:05:39.961] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 11 Vana  79 Ia 23.7688 mA
[14:05:40.063] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 22.1688 mA
[14:05:40.164] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  89 Ia 24.5687 mA
[14:05:40.265] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  87 Ia 24.5687 mA
[14:05:40.366] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  85 Ia 24.5687 mA
[14:05:40.467] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  83 Ia 23.7688 mA
[14:05:40.567] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  5 Vana  84 Ia 23.7688 mA
[14:05:40.668] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  6 Vana  85 Ia 24.5687 mA
[14:05:40.769] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  7 Vana  83 Ia 23.7688 mA
[14:05:40.869] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  8 Vana  84 Ia 24.5687 mA
[14:05:40.970] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  9 Vana  82 Ia 23.7688 mA
[14:05:41.071] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 10 Vana  83 Ia 23.7688 mA
[14:05:41.172] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 11 Vana  84 Ia 23.7688 mA
[14:05:41.273] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 24.5687 mA
[14:05:41.374] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  76 Ia 24.5687 mA
[14:05:41.474] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  74 Ia 23.7688 mA
[14:05:41.586] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  75 Ia 23.7688 mA
[14:05:41.687] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  76 Ia 24.5687 mA
[14:05:41.787] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  5 Vana  74 Ia 23.7688 mA
[14:05:41.888] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  6 Vana  75 Ia 23.7688 mA
[14:05:41.989] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  7 Vana  76 Ia 24.5687 mA
[14:05:42.089] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  8 Vana  74 Ia 23.7688 mA
[14:05:42.190] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  9 Vana  75 Ia 23.7688 mA
[14:05:42.291] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 10 Vana  76 Ia 24.5687 mA
[14:05:42.392] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 11 Vana  74 Ia 23.7688 mA
[14:05:42.493] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 22.9688 mA
[14:05:42.594] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  84 Ia 24.5687 mA
[14:05:42.695] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  82 Ia 24.5687 mA
[14:05:42.795] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  80 Ia 23.7688 mA
[14:05:42.896] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  4 Vana  81 Ia 24.5687 mA
[14:05:42.997] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  5 Vana  79 Ia 23.7688 mA
[14:05:43.098] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  6 Vana  80 Ia 24.5687 mA
[14:05:43.199] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  7 Vana  78 Ia 22.9688 mA
[14:05:43.299] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  8 Vana  84 Ia 24.5687 mA
[14:05:43.400] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  9 Vana  82 Ia 24.5687 mA
[14:05:43.500] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 10 Vana  80 Ia 23.7688 mA
[14:05:43.601] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 11 Vana  81 Ia 23.7688 mA
[14:05:43.702] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 22.9688 mA
[14:05:43.803] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  84 Ia 24.5687 mA
[14:05:43.904] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  82 Ia 24.5687 mA
[14:05:44.005] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  80 Ia 24.5687 mA
[14:05:44.105] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  4 Vana  78 Ia 22.9688 mA
[14:05:44.206] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  5 Vana  84 Ia 24.5687 mA
[14:05:44.307] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  6 Vana  82 Ia 24.5687 mA
[14:05:44.407] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  7 Vana  80 Ia 24.5687 mA
[14:05:44.508] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  8 Vana  78 Ia 23.7688 mA
[14:05:44.609] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  9 Vana  79 Ia 23.7688 mA
[14:05:44.709] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 10 Vana  80 Ia 24.5687 mA
[14:05:44.810] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 11 Vana  78 Ia 22.9688 mA
[14:05:44.911] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 22.9688 mA
[14:05:45.012] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  84 Ia 24.5687 mA
[14:05:45.113] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  82 Ia 23.7688 mA
[14:05:45.213] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana  83 Ia 24.5687 mA
[14:05:45.314] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  4 Vana  81 Ia 23.7688 mA
[14:05:45.414] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  5 Vana  82 Ia 23.7688 mA
[14:05:45.515] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  6 Vana  83 Ia 24.5687 mA
[14:05:45.616] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  7 Vana  81 Ia 23.7688 mA
[14:05:45.716] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  8 Vana  82 Ia 23.7688 mA
[14:05:45.817] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  9 Vana  83 Ia 24.5687 mA
[14:05:45.918] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 10 Vana  81 Ia 23.7688 mA
[14:05:46.019] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 11 Vana  82 Ia 23.7688 mA
[14:05:46.121] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 22.1688 mA
[14:05:46.221] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  89 Ia 24.5687 mA
[14:05:46.322] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  87 Ia 24.5687 mA
[14:05:46.422] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  85 Ia 24.5687 mA
[14:05:46.523] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  4 Vana  83 Ia 24.5687 mA
[14:05:46.624] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  5 Vana  81 Ia 23.7688 mA
[14:05:46.725] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  6 Vana  82 Ia 23.7688 mA
[14:05:46.826] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  7 Vana  83 Ia 23.7688 mA
[14:05:46.927] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  8 Vana  84 Ia 24.5687 mA
[14:05:47.028] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  9 Vana  82 Ia 23.7688 mA
[14:05:47.128] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 10 Vana  83 Ia 23.7688 mA
[14:05:47.229] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 11 Vana  84 Ia 24.5687 mA
[14:05:47.330] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 23.7688 mA
[14:05:47.431] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  79 Ia 23.7688 mA
[14:05:47.532] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  80 Ia 24.5687 mA
[14:05:47.633] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  78 Ia 23.7688 mA
[14:05:47.734] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  79 Ia 23.7688 mA
[14:05:47.835] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  5 Vana  80 Ia 23.7688 mA
[14:05:47.936] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  6 Vana  81 Ia 24.5687 mA
[14:05:48.036] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  7 Vana  79 Ia 23.7688 mA
[14:05:48.137] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  8 Vana  80 Ia 24.5687 mA
[14:05:48.237] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  9 Vana  78 Ia 23.7688 mA
[14:05:48.338] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 10 Vana  79 Ia 23.7688 mA
[14:05:48.439] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 11 Vana  80 Ia 23.7688 mA
[14:05:48.540] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 21.3688 mA
[14:05:48.641] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  94 Ia 25.3687 mA
[14:05:48.742] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  87 Ia 23.7688 mA
[14:05:48.843] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  88 Ia 23.7688 mA
[14:05:48.943] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  4 Vana  89 Ia 24.5687 mA
[14:05:49.044] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  5 Vana  87 Ia 24.5687 mA
[14:05:49.146] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  6 Vana  85 Ia 23.7688 mA
[14:05:49.247] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  7 Vana  86 Ia 23.7688 mA
[14:05:49.348] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  8 Vana  87 Ia 23.7688 mA
[14:05:49.448] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  9 Vana  88 Ia 23.7688 mA
[14:05:49.549] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 10 Vana  89 Ia 24.5687 mA
[14:05:49.649] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 11 Vana  87 Ia 23.7688 mA
[14:05:49.751] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 24.5687 mA
[14:05:49.852] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  76 Ia 23.7688 mA
[14:05:49.953] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  77 Ia 23.7688 mA
[14:05:50.054] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  78 Ia 23.7688 mA
[14:05:50.155] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  79 Ia 24.5687 mA
[14:05:50.255] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  5 Vana  77 Ia 23.7688 mA
[14:05:50.356] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  6 Vana  78 Ia 23.7688 mA
[14:05:50.456] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  7 Vana  79 Ia 24.5687 mA
[14:05:50.557] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  8 Vana  77 Ia 23.7688 mA
[14:05:50.658] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  9 Vana  78 Ia 23.7688 mA
[14:05:50.759] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 10 Vana  79 Ia 24.5687 mA
[14:05:50.860] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 11 Vana  77 Ia 23.7688 mA
[14:05:50.961] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 22.1688 mA
[14:05:51.062] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  89 Ia 25.3687 mA
[14:05:51.162] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  82 Ia 23.7688 mA
[14:05:51.263] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  83 Ia 24.5687 mA
[14:05:51.363] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  4 Vana  81 Ia 23.7688 mA
[14:05:51.464] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  5 Vana  82 Ia 23.7688 mA
[14:05:51.565] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  6 Vana  83 Ia 24.5687 mA
[14:05:51.665] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  7 Vana  81 Ia 23.7688 mA
[14:05:51.766] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  8 Vana  82 Ia 23.7688 mA
[14:05:51.867] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  9 Vana  83 Ia 23.7688 mA
[14:05:51.968] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 10 Vana  84 Ia 24.5687 mA
[14:05:52.069] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 11 Vana  82 Ia 24.5687 mA
[14:05:52.170] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 23.7688 mA
[14:05:52.270] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  79 Ia 23.7688 mA
[14:05:52.371] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  80 Ia 24.5687 mA
[14:05:52.472] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  3 Vana  78 Ia 22.9688 mA
[14:05:52.573] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  4 Vana  84 Ia 25.3687 mA
[14:05:52.674] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  5 Vana  77 Ia 23.7688 mA
[14:05:52.775] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  6 Vana  78 Ia 22.9688 mA
[14:05:52.875] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  7 Vana  84 Ia 25.3687 mA
[14:05:52.976] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  8 Vana  77 Ia 23.7688 mA
[14:05:53.077] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  9 Vana  78 Ia 22.9688 mA
[14:05:53.178] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 10 Vana  84 Ia 25.3687 mA
[14:05:53.279] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 11 Vana  77 Ia 22.9688 mA
[14:05:53.380] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 22.1688 mA
[14:05:53.481] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  89 Ia 24.5687 mA
[14:05:53.582] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  87 Ia 24.5687 mA
[14:05:53.683] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  3 Vana  85 Ia 24.5687 mA
[14:05:53.783] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  4 Vana  83 Ia 23.7688 mA
[14:05:53.884] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  5 Vana  84 Ia 23.7688 mA
[14:05:53.984] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  6 Vana  85 Ia 24.5687 mA
[14:05:54.085] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  7 Vana  83 Ia 23.7688 mA
[14:05:54.187] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  8 Vana  84 Ia 23.7688 mA
[14:05:54.287] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  9 Vana  85 Ia 24.5687 mA
[14:05:54.388] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 10 Vana  83 Ia 23.7688 mA
[14:05:54.489] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 11 Vana  84 Ia 23.7688 mA
[14:05:54.590] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 23.7688 mA
[14:05:54.692] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  79 Ia 23.7688 mA
[14:05:54.792] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  80 Ia 24.5687 mA
[14:05:54.893] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  78 Ia 22.9688 mA
[14:05:54.993] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana  84 Ia 25.3687 mA
[14:05:55.094] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  5 Vana  77 Ia 22.9688 mA
[14:05:55.195] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  6 Vana  83 Ia 24.5687 mA
[14:05:55.296] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  7 Vana  81 Ia 24.5687 mA
[14:05:55.397] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  8 Vana  79 Ia 23.7688 mA
[14:05:55.498] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  9 Vana  80 Ia 24.5687 mA
[14:05:55.598] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 10 Vana  78 Ia 23.7688 mA
[14:05:55.699] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 11 Vana  79 Ia 22.9688 mA
[14:05:55.801] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 25.3687 mA
[14:05:55.902] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  71 Ia 23.7688 mA
[14:05:55.003] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  72 Ia 24.5687 mA
[14:05:56.104] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  70 Ia 23.7688 mA
[14:05:56.204] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  71 Ia 24.5687 mA
[14:05:56.305] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  5 Vana  69 Ia 23.7688 mA
[14:05:56.406] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  6 Vana  70 Ia 23.7688 mA
[14:05:56.507] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  7 Vana  71 Ia 23.7688 mA
[14:05:56.608] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  8 Vana  72 Ia 23.7688 mA
[14:05:56.709] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  9 Vana  73 Ia 24.5687 mA
[14:05:56.809] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 10 Vana  71 Ia 24.5687 mA
[14:05:56.910] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 11 Vana  69 Ia 23.7688 mA
[14:05:57.011] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 22.1688 mA
[14:05:57.112] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  89 Ia 24.5687 mA
[14:05:57.213] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  87 Ia 24.5687 mA
[14:05:57.314] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  85 Ia 24.5687 mA
[14:05:57.414] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  4 Vana  83 Ia 23.7688 mA
[14:05:57.515] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  5 Vana  84 Ia 23.7688 mA
[14:05:57.615] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  6 Vana  85 Ia 24.5687 mA
[14:05:57.716] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  7 Vana  83 Ia 23.7688 mA
[14:05:57.817] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  8 Vana  84 Ia 24.5687 mA
[14:05:57.918] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  9 Vana  82 Ia 23.7688 mA
[14:05:58.018] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 10 Vana  83 Ia 23.7688 mA
[14:05:58.119] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 11 Vana  84 Ia 24.5687 mA
[14:05:58.151] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  79
[14:05:58.151] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  84
[14:05:58.151] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  74
[14:05:58.151] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  81
[14:05:58.152] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  78
[14:05:58.152] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  82
[14:05:58.152] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  84
[14:05:58.152] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  80
[14:05:58.152] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  87
[14:05:58.152] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  77
[14:05:58.152] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  82
[14:05:58.153] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  77
[14:05:58.153] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  84
[14:05:58.153] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  79
[14:05:58.153] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  69
[14:05:58.153] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  84
[14:05:59.979] <TB0>     INFO: PixTestPretest::setVana() done, Module Ia 383.5 mA = 23.9688 mA/ROC
[14:05:59.979] <TB0>     INFO: i(loss) [mA/ROC]:     19.3  19.3  19.3  19.3  18.5  19.3  19.3  20.1  19.3  18.5  19.3  18.5  19.3  19.3  18.5  19.3
[14:06:00.013] <TB0>     INFO:    ----------------------------------------------------------------------
[14:06:00.013] <TB0>     INFO:    PixTestPretest::findWorkingPixel()
[14:06:00.013] <TB0>     INFO:    ----------------------------------------------------------------------
[14:06:00.149] <TB0>     INFO: Expecting 231680 events.
[14:06:08.394] <TB0>     INFO: 231680 events read in total (7528ms).
[14:06:08.550] <TB0>     INFO: Test took 8534ms.
[14:06:08.753] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 73 and Delta(CalDel) = 63
[14:06:08.756] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 93 and Delta(CalDel) = 60
[14:06:08.760] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 96 and Delta(CalDel) = 61
[14:06:08.763] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 92 and Delta(CalDel) = 62
[14:06:08.766] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 94 and Delta(CalDel) = 59
[14:06:08.770] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 95 and Delta(CalDel) = 61
[14:06:08.774] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 84 and Delta(CalDel) = 61
[14:06:08.777] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 91 and Delta(CalDel) = 60
[14:06:08.781] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 91 and Delta(CalDel) = 62
[14:06:08.785] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 84 and Delta(CalDel) = 63
[14:06:08.789] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 101 and Delta(CalDel) = 62
[14:06:08.794] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 91 and Delta(CalDel) = 59
[14:06:08.797] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 79 and Delta(CalDel) = 62
[14:06:08.801] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 72 and Delta(CalDel) = 61
[14:06:08.804] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 84 and Delta(CalDel) = 62
[14:06:08.808] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 82 and Delta(CalDel) = 63
[14:06:08.849] <TB0>     INFO: Found working pixel in all ROCs: col/row = 12/22
[14:06:08.885] <TB0>     INFO:    ----------------------------------------------------------------------
[14:06:08.885] <TB0>     INFO:    PixTestPretest::setVthrCompCalDel()
[14:06:08.885] <TB0>     INFO:    ----------------------------------------------------------------------
[14:06:09.021] <TB0>     INFO: Expecting 231680 events.
[14:06:17.078] <TB0>     INFO: 231680 events read in total (7342ms).
[14:06:17.082] <TB0>     INFO: Test took 8192ms.
[14:06:17.104] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 147 +/- 31.5
[14:06:17.424] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 125 +/- 30.5
[14:06:17.428] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 136 +/- 29
[14:06:17.431] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31
[14:06:17.435] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 132 +/- 29
[14:06:17.438] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 130 +/- 30
[14:06:17.442] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 128 +/- 30.5
[14:06:17.446] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 135 +/- 30
[14:06:17.449] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 138 +/- 31
[14:06:17.453] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 141 +/- 32
[14:06:17.457] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 132 +/- 30.5
[14:06:17.460] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 132 +/- 29.5
[14:06:17.464] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 137 +/- 30.5
[14:06:17.467] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 136 +/- 29.5
[14:06:17.471] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 147 +/- 31
[14:06:17.474] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 139 +/- 30.5
[14:06:17.510] <TB0>     INFO: PixTestPretest::setVthrCompCalDel() done
[14:06:17.510] <TB0>     INFO: CalDel:      147   125   136   143   132   130   128   135   138   141   132   132   137   136   147   139
[14:06:17.510] <TB0>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[14:06:17.514] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-41_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters_C0.dat
[14:06:17.514] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-41_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters_C1.dat
[14:06:17.514] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-41_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters_C2.dat
[14:06:17.515] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-41_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters_C3.dat
[14:06:17.515] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-41_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters_C4.dat
[14:06:17.515] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-41_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters_C5.dat
[14:06:17.515] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-41_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters_C6.dat
[14:06:17.515] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-41_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters_C7.dat
[14:06:17.515] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-41_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters_C8.dat
[14:06:17.515] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-41_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters_C9.dat
[14:06:17.515] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-41_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters_C10.dat
[14:06:17.516] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-41_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters_C11.dat
[14:06:17.516] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-41_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters_C12.dat
[14:06:17.516] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-41_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters_C13.dat
[14:06:17.516] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-41_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters_C14.dat
[14:06:17.516] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-41_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters_C15.dat
[14:06:17.516] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-M-1-41_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:06:17.516] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-M-1-41_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:06:17.517] <TB0>     INFO: PixTestPretest::doTest() done, duration: 56 seconds
[14:06:17.517] <TB0>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[14:06:17.606] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[14:06:17.606] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[14:06:17.606] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[14:06:17.606] <TB0>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[14:06:17.609] <TB0>     INFO: ######################################################################
[14:06:17.609] <TB0>     INFO: PixTestTiming::doTest()
[14:06:17.609] <TB0>     INFO: ######################################################################
[14:06:17.609] <TB0>     INFO:    ----------------------------------------------------------------------
[14:06:17.609] <TB0>     INFO:    PixTestTiming::TBMPhaseScan()
[14:06:17.609] <TB0>     INFO:    ----------------------------------------------------------------------
[14:06:17.609] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:06:19.505] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:06:21.779] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:06:24.052] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:06:26.331] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:06:28.603] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:06:30.876] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:06:33.149] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:06:35.423] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:06:37.695] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:06:39.968] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:06:42.241] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:06:44.514] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:06:46.787] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:06:49.061] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:06:51.334] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:06:53.607] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:06:55.128] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:06:56.648] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:06:58.168] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:06:59.689] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:07:01.209] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:07:02.729] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:07:04.250] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:07:05.770] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:07:07.291] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:07:08.812] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:07:10.334] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:07:11.856] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:07:13.378] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:07:14.899] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:07:16.420] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:07:17.942] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:07:19.462] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:07:20.985] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:07:22.506] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:07:24.026] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:07:25.547] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:07:27.067] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:07:28.588] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:07:30.107] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:07:32.380] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:07:34.654] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:07:36.926] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:07:42.116] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:07:44.390] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:07:46.665] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:07:48.938] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:07:50.458] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:07:52.732] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:07:55.005] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:07:57.278] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:07:59.551] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:08:01.825] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:08:04.097] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:08:06.371] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:08:08.644] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:08:10.917] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:08:13.191] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:08:15.465] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:08:17.738] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:08:20.012] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:08:22.285] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:08:24.558] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:08:26.832] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:08:29.105] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:08:31.379] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:08:33.653] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:08:35.926] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:08:38.200] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:08:40.472] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:08:42.746] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:08:45.019] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:08:46.539] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:08:48.813] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:08:51.087] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:08:53.360] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:08:55.634] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:09:08.609] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:09:10.882] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:09:13.156] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:09:14.675] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:09:16.195] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:09:17.715] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:09:19.235] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:09:20.755] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:09:22.275] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:09:23.795] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:09:25.316] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:09:26.838] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:09:28.358] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:09:29.879] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:09:31.399] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:09:32.920] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:09:34.441] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:09:35.962] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:09:37.483] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:09:38.003] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:09:40.523] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:09:42.044] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:09:43.564] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:09:45.085] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:09:46.606] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:09:48.126] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:09:49.647] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:09:51.920] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:09:54.196] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:09:56.469] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:09:58.742] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:10:01.015] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:10:03.289] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:10:05.561] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:10:07.834] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:10:10.108] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:10:12.382] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:10:14.656] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:10:16.929] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:10:19.203] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:10:21.476] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:10:23.750] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:10:26.024] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:10:28.298] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:10:30.571] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:10:32.845] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:10:35.117] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:10:37.390] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:10:39.665] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:10:41.938] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:10:44.596] <TB0>     INFO: TBM Phase Settings: 236
[14:10:44.596] <TB0>     INFO: 400MHz Phase: 3
[14:10:44.596] <TB0>     INFO: 160MHz Phase: 7
[14:10:44.596] <TB0>     INFO: Functional Phase Area: 3
[14:10:44.600] <TB0>     INFO: Test took 266991 ms.
[14:10:44.600] <TB0>     INFO: PixTestTiming::TBMPhaseScan() done.
[14:10:44.600] <TB0>     INFO:    ----------------------------------------------------------------------
[14:10:44.600] <TB0>     INFO:    PixTestTiming::ROCDelayScan()
[14:10:44.600] <TB0>     INFO:    ----------------------------------------------------------------------
[14:10:44.600] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[14:10:45.741] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[14:10:49.143] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[14:10:52.543] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[14:10:55.944] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[14:10:59.343] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[14:11:02.743] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[14:11:06.142] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[14:11:09.542] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[14:11:11.063] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[14:11:12.585] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[14:11:14.105] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[14:11:15.626] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[14:11:17.146] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[14:11:18.666] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[14:11:20.186] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[14:11:21.707] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[14:11:23.226] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[14:11:24.748] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[14:11:26.266] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[14:11:27.786] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[14:11:29.306] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[14:11:31.579] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[14:11:33.100] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[14:11:34.620] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[14:11:36.139] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[14:11:37.660] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[14:11:39.933] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[14:11:42.206] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[14:11:44.480] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[14:11:46.753] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[14:11:49.026] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[14:11:50.547] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[14:11:52.067] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[14:11:53.587] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[14:11:55.860] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[14:11:58.133] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[14:12:00.407] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[14:12:02.680] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[14:12:04.954] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[14:12:06.475] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[14:12:07.994] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[14:12:09.514] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[14:12:11.787] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[14:12:14.061] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[14:12:16.334] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[14:12:18.610] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[14:12:20.883] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[14:12:22.407] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[14:12:23.927] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[14:12:25.447] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[14:12:27.722] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[14:12:29.996] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[14:12:32.269] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[14:12:34.543] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[14:12:36.816] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[14:12:38.336] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[14:12:39.856] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[14:12:41.376] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[14:12:42.896] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[14:12:44.416] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[14:12:45.936] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[14:12:47.456] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[14:12:48.978] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[14:12:50.881] <TB0>     INFO: ROC Delay Settings: 228
[14:12:50.881] <TB0>     INFO: ROC Header-Trailer/Token Delay: 11
[14:12:50.881] <TB0>     INFO: ROC Port 0 Delay: 4
[14:12:50.881] <TB0>     INFO: ROC Port 1 Delay: 4
[14:12:50.881] <TB0>     INFO: Functional ROC Area: 4
[14:12:50.884] <TB0>     INFO: Test took 126284 ms.
[14:12:50.884] <TB0>     INFO: PixTestTiming::ROCDelayScan() done.
[14:12:50.884] <TB0>     INFO:    ----------------------------------------------------------------------
[14:12:50.884] <TB0>     INFO:    PixTestTiming::TimingTest()
[14:12:50.884] <TB0>     INFO:    ----------------------------------------------------------------------
[14:12:52.023] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80b1 40c8 40c8 40c8 40c8 40c8 40c9 40c8 40c9 e062 c000 a101 80b1 40c9 40c9 40c9 40c8 40c9 40c8 40c9 40c9 e062 c000 
[14:12:52.023] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80c0 40c8 40c8 40c8 40c8 40c9 40c8 40c8 40c8 e022 c000 a102 80c0 40c8 40c8 40c8 40c9 40c9 40c8 40c9 40c9 e022 c000 
[14:12:52.023] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8000 40c8 40c8 40c9 40c9 40c8 40c8 40c8 40c8 e022 c000 a103 8000 40c8 40c8 40c9 40c9 40c8 40c9 40c9 40c9 e022 c000 
[14:12:52.023] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[14:13:06.351] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:13:06.351] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[14:13:20.659] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:13:20.659] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[14:13:34.993] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:13:34.993] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[14:13:49.303] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:13:49.303] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[14:14:03.604] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:14:03.604] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[14:14:17.916] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:14:17.916] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[14:14:32.218] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:14:32.218] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[14:14:46.462] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:14:46.462] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[14:15:00.706] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:15:00.706] <TB0>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[14:15:14.938] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:15:15.316] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:15:15.329] <TB0>     INFO: Decoding statistics:
[14:15:15.329] <TB0>     INFO:   General information:
[14:15:15.329] <TB0>     INFO: 	 16bit words read:         240000000
[14:15:15.329] <TB0>     INFO: 	 valid events total:       20000000
[14:15:15.329] <TB0>     INFO: 	 empty events:             20000000
[14:15:15.329] <TB0>     INFO: 	 valid events with pixels: 0
[14:15:15.329] <TB0>     INFO: 	 valid pixel hits:         0
[14:15:15.329] <TB0>     INFO:   Event errors: 	           0
[14:15:15.329] <TB0>     INFO: 	 start marker:             0
[14:15:15.329] <TB0>     INFO: 	 stop marker:              0
[14:15:15.329] <TB0>     INFO: 	 overflow:                 0
[14:15:15.329] <TB0>     INFO: 	 invalid 5bit words:       0
[14:15:15.329] <TB0>     INFO: 	 invalid XOR eye diagram:  0
[14:15:15.329] <TB0>     INFO:   TBM errors: 		           0
[14:15:15.329] <TB0>     INFO: 	 flawed TBM headers:       0
[14:15:15.329] <TB0>     INFO: 	 flawed TBM trailers:      0
[14:15:15.329] <TB0>     INFO: 	 event ID mismatches:      0
[14:15:15.329] <TB0>     INFO:   ROC errors: 		           0
[14:15:15.329] <TB0>     INFO: 	 missing ROC header(s):    0
[14:15:15.329] <TB0>     INFO: 	 misplaced readback start: 0
[14:15:15.329] <TB0>     INFO:   Pixel decoding errors:	   0
[14:15:15.329] <TB0>     INFO: 	 pixel data incomplete:    0
[14:15:15.329] <TB0>     INFO: 	 pixel address:            0
[14:15:15.329] <TB0>     INFO: 	 pulse height fill bit:    0
[14:15:15.329] <TB0>     INFO: 	 buffer corruption:        0
[14:15:15.329] <TB0>     INFO:    ----------------------------------------------------------------------
[14:15:15.329] <TB0>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[14:15:15.329] <TB0>     INFO:    ----------------------------------------------------------------------
[14:15:15.329] <TB0>     INFO:    ----------------------------------------------------------------------
[14:15:15.329] <TB0>     INFO:    Read back bit status: 1
[14:15:15.329] <TB0>     INFO:    ----------------------------------------------------------------------
[14:15:15.329] <TB0>     INFO:    ----------------------------------------------------------------------
[14:15:15.329] <TB0>     INFO:    Timings are good!
[14:15:15.329] <TB0>     INFO:    ----------------------------------------------------------------------
[14:15:15.329] <TB0>     INFO: Test took 144445 ms.
[14:15:15.329] <TB0>     INFO: PixTestTiming::TimingTest() done.
[14:15:15.330] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-M-1-41_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:15:15.330] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-M-1-41_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:15:15.330] <TB0>     INFO: PixTestTiming::doTest took 537724 ms.
[14:15:15.330] <TB0>     INFO: PixTestTiming::doTest() done
[14:15:15.330] <TB0>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[14:15:15.330] <TB0>     INFO: Write out TBMPhaseScan_0_V0
[14:15:15.330] <TB0>     INFO: Write out TBMPhaseScan_1_V0
[14:15:15.330] <TB0>     INFO: Write out CombinedTBMPhaseScan_V0
[14:15:15.330] <TB0>     INFO: Write out ROCDelayScan3_V0
[14:15:15.331] <TB0>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[14:15:15.331] <TB0>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:15:15.684] <TB0>     INFO: ######################################################################
[14:15:15.684] <TB0>     INFO: PixTestAlive::doTest()
[14:15:15.684] <TB0>     INFO: ######################################################################
[14:15:15.687] <TB0>     INFO:    ----------------------------------------------------------------------
[14:15:15.687] <TB0>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:15:15.687] <TB0>     INFO:    ----------------------------------------------------------------------
[14:15:15.688] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:15:16.038] <TB0>     INFO: Expecting 41600 events.
[14:15:20.125] <TB0>     INFO: 41600 events read in total (3372ms).
[14:15:20.126] <TB0>     INFO: Test took 4438ms.
[14:15:20.134] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:15:20.134] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66467
[14:15:20.134] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:15:20.510] <TB0>     INFO: PixTestAlive::aliveTest() done
[14:15:20.510] <TB0>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0   93    0    0    0    0    0
[14:15:20.510] <TB0>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0  129    0    0    0    0    0
[14:15:20.513] <TB0>     INFO:    ----------------------------------------------------------------------
[14:15:20.513] <TB0>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:15:20.513] <TB0>     INFO:    ----------------------------------------------------------------------
[14:15:20.514] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:15:20.861] <TB0>     INFO: Expecting 41600 events.
[14:15:23.831] <TB0>     INFO: 41600 events read in total (2255ms).
[14:15:23.831] <TB0>     INFO: Test took 3317ms.
[14:15:23.831] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:15:23.831] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:15:23.831] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:15:23.832] <TB0>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:15:24.237] <TB0>     INFO: PixTestAlive::maskTest() done
[14:15:24.237] <TB0>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:15:24.241] <TB0>     INFO:    ----------------------------------------------------------------------
[14:15:24.241] <TB0>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:15:24.241] <TB0>     INFO:    ----------------------------------------------------------------------
[14:15:24.242] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:15:24.588] <TB0>     INFO: Expecting 41600 events.
[14:15:28.668] <TB0>     INFO: 41600 events read in total (3365ms).
[14:15:28.668] <TB0>     INFO: Test took 4426ms.
[14:15:28.676] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:15:28.676] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66468
[14:15:28.676] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:15:29.052] <TB0>     INFO: PixTestAlive::addressDecodingTest() done
[14:15:29.052] <TB0>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:15:29.052] <TB0>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:15:29.052] <TB0>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[14:15:29.060] <TB0>     INFO: ######################################################################
[14:15:29.060] <TB0>     INFO: PixTestTrim::doTest()
[14:15:29.060] <TB0>     INFO: ######################################################################
[14:15:29.063] <TB0>     INFO:    ----------------------------------------------------------------------
[14:15:29.063] <TB0>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:15:29.063] <TB0>     INFO:    ----------------------------------------------------------------------
[14:15:29.139] <TB0>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:15:29.139] <TB0>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:15:29.164] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:15:29.164] <TB0>     INFO:     run 1 of 1
[14:15:29.164] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:15:29.507] <TB0>     INFO: Expecting 5025280 events.
[14:16:14.708] <TB0>     INFO: 1402152 events read in total (44486ms).
[14:16:58.941] <TB0>     INFO: 2788592 events read in total (88719ms).
[14:17:43.591] <TB0>     INFO: 4189368 events read in total (133369ms).
[14:18:10.242] <TB0>     INFO: 5025280 events read in total (160020ms).
[14:18:10.288] <TB0>     INFO: Test took 161125ms.
[14:18:10.349] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:18:10.456] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:18:11.842] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:18:13.195] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:18:14.544] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:18:15.920] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:18:17.251] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:18:18.609] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:18:19.920] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:18:21.267] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:18:22.635] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:18:23.967] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:18:25.371] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:18:26.708] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:18:28.056] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:18:29.333] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:18:30.683] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:18:31.998] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 277417984
[14:18:31.001] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 81.611 minThrLimit = 81.5715 minThrNLimit = 104.511 -> result = 81.611 -> 81
[14:18:31.002] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.7425 minThrLimit = 93.647 minThrNLimit = 116.335 -> result = 93.7425 -> 93
[14:18:31.002] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.7767 minThrLimit = 88.7434 minThrNLimit = 112.208 -> result = 88.7767 -> 88
[14:18:31.003] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.2624 minThrLimit = 96.2379 minThrNLimit = 119.369 -> result = 96.2624 -> 96
[14:18:31.003] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.3126 minThrLimit = 89.2953 minThrNLimit = 110.619 -> result = 89.3126 -> 89
[14:18:31.004] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.0858 minThrLimit = 97.0784 minThrNLimit = 118.627 -> result = 97.0858 -> 97
[14:18:31.004] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 82.8195 minThrLimit = 82.7543 minThrNLimit = 105.806 -> result = 82.8195 -> 82
[14:18:32.005] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.8949 minThrLimit = 92.892 minThrNLimit = 115.235 -> result = 92.8949 -> 92
[14:18:32.005] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.6861 minThrLimit = 96.6751 minThrNLimit = 120.049 -> result = 96.6861 -> 96
[14:18:32.005] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.8961 minThrLimit = 89.8893 minThrNLimit = 112.461 -> result = 89.8961 -> 89
[14:18:32.006] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 112.432 minThrLimit = 112.387 minThrNLimit = 145.13 -> result = 112.432 -> 112
[14:18:32.006] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 82.9769 minThrLimit = 82.9667 minThrNLimit = 109.752 -> result = 82.9769 -> 82
[14:18:32.007] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.1191 minThrLimit = 90.1033 minThrNLimit = 113.584 -> result = 90.1191 -> 90
[14:18:32.007] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 74.6038 minThrLimit = 74.5085 minThrNLimit = 98.1266 -> result = 74.6038 -> 74
[14:18:32.008] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.6288 minThrLimit = 91.6096 minThrNLimit = 112.944 -> result = 91.6288 -> 91
[14:18:32.008] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.2121 minThrLimit = 87.0772 minThrNLimit = 108.878 -> result = 87.2121 -> 87
[14:18:32.008] <TB0>     INFO: ROC 0 VthrComp = 81
[14:18:32.008] <TB0>     INFO: ROC 1 VthrComp = 93
[14:18:32.008] <TB0>     INFO: ROC 2 VthrComp = 88
[14:18:32.008] <TB0>     INFO: ROC 3 VthrComp = 96
[14:18:32.009] <TB0>     INFO: ROC 4 VthrComp = 89
[14:18:32.009] <TB0>     INFO: ROC 5 VthrComp = 97
[14:18:32.009] <TB0>     INFO: ROC 6 VthrComp = 82
[14:18:32.009] <TB0>     INFO: ROC 7 VthrComp = 92
[14:18:32.009] <TB0>     INFO: ROC 8 VthrComp = 96
[14:18:32.009] <TB0>     INFO: ROC 9 VthrComp = 89
[14:18:32.009] <TB0>     INFO: ROC 10 VthrComp = 112
[14:18:32.009] <TB0>     INFO: ROC 11 VthrComp = 82
[14:18:32.009] <TB0>     INFO: ROC 12 VthrComp = 90
[14:18:32.009] <TB0>     INFO: ROC 13 VthrComp = 74
[14:18:32.011] <TB0>     INFO: ROC 14 VthrComp = 91
[14:18:32.012] <TB0>     INFO: ROC 15 VthrComp = 87
[14:18:32.012] <TB0>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:18:32.012] <TB0>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:18:32.031] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:18:32.031] <TB0>     INFO:     run 1 of 1
[14:18:32.032] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:18:32.381] <TB0>     INFO: Expecting 5025280 events.
[14:19:08.311] <TB0>     INFO: 882472 events read in total (35215ms).
[14:19:43.558] <TB0>     INFO: 1763024 events read in total (70462ms).
[14:20:17.857] <TB0>     INFO: 2644072 events read in total (104761ms).
[14:20:54.239] <TB0>     INFO: 3519464 events read in total (141143ms).
[14:21:29.860] <TB0>     INFO: 4389560 events read in total (176764ms).
[14:21:55.911] <TB0>     INFO: 5025280 events read in total (202815ms).
[14:21:55.999] <TB0>     INFO: Test took 203967ms.
[14:21:56.190] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:21:56.593] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:21:58.249] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:21:59.912] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:22:01.554] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:22:03.223] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:22:04.894] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:22:06.545] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:22:08.168] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:22:09.806] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:22:11.447] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:22:13.094] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:22:14.704] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:22:16.320] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:22:17.962] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:22:19.591] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:22:21.249] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:22:22.922] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 251838464
[14:22:22.926] <TB0>     INFO:    roc 0 with ID = 0  has maximal Vcal 56.7233 for pixel 7/3 mean/min/max = 44.8418/32.8451/56.8386
[14:22:22.926] <TB0>     INFO:    roc 1 with ID = 1  has maximal Vcal 56.0541 for pixel 19/79 mean/min/max = 44.9667/33.7742/56.1591
[14:22:22.927] <TB0>     INFO:    roc 2 with ID = 2  has maximal Vcal 55.8212 for pixel 18/20 mean/min/max = 45.4219/34.9104/55.9334
[14:22:22.927] <TB0>     INFO:    roc 3 with ID = 3  has maximal Vcal 57.463 for pixel 0/1 mean/min/max = 44.7817/31.978/57.5854
[14:22:22.927] <TB0>     INFO:    roc 4 with ID = 4  has maximal Vcal 57.6535 for pixel 6/2 mean/min/max = 45.6585/33.5706/57.7464
[14:22:22.928] <TB0>     INFO:    roc 5 with ID = 5  has maximal Vcal 56.3664 for pixel 9/27 mean/min/max = 44.1388/31.9027/56.3748
[14:22:22.928] <TB0>     INFO:    roc 6 with ID = 6  has maximal Vcal 55.9448 for pixel 8/3 mean/min/max = 44.5852/33.2212/55.9492
[14:22:22.929] <TB0>     INFO:    roc 7 with ID = 7  has maximal Vcal 57.7972 for pixel 7/2 mean/min/max = 45.9318/34.0135/57.8501
[14:22:22.929] <TB0>     INFO:    roc 8 with ID = 8  has maximal Vcal 55.3088 for pixel 51/8 mean/min/max = 44.1753/32.5667/55.784
[14:22:22.929] <TB0>     INFO:    roc 9 with ID = 9  has maximal Vcal 56.8855 for pixel 10/78 mean/min/max = 45.805/34.6907/56.9194
[14:22:22.930] <TB0>     INFO:    roc 10 with ID = 10  has maximal Vcal 59.3345 for pixel 51/6 mean/min/max = 45.2527/12.6675/77.8379
[14:22:22.930] <TB0>     INFO:    roc 11 with ID = 11  has maximal Vcal 53.3507 for pixel 0/70 mean/min/max = 43.6224/33.242/54.0027
[14:22:22.930] <TB0>     INFO:    roc 12 with ID = 12  has maximal Vcal 56.6469 for pixel 10/0 mean/min/max = 45.0779/33.1439/57.0118
[14:22:22.931] <TB0>     INFO:    roc 13 with ID = 13  has maximal Vcal 55.277 for pixel 22/4 mean/min/max = 45.1384/34.9903/55.2864
[14:22:22.931] <TB0>     INFO:    roc 14 with ID = 14  has maximal Vcal 56.4582 for pixel 48/14 mean/min/max = 45.0697/33.6083/56.5311
[14:22:22.931] <TB0>     INFO:    roc 15 with ID = 15  has maximal Vcal 55.2611 for pixel 0/8 mean/min/max = 43.4475/31.6302/55.2648
[14:22:22.931] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:22:23.063] <TB0>     INFO: Expecting 411648 events.
[14:22:30.810] <TB0>     INFO: 411648 events read in total (7032ms).
[14:22:30.816] <TB0>     INFO: Expecting 411648 events.
[14:22:38.361] <TB0>     INFO: 411648 events read in total (6877ms).
[14:22:38.370] <TB0>     INFO: Expecting 411648 events.
[14:22:46.067] <TB0>     INFO: 411648 events read in total (7033ms).
[14:22:46.080] <TB0>     INFO: Expecting 411648 events.
[14:22:53.648] <TB0>     INFO: 411648 events read in total (6911ms).
[14:22:53.661] <TB0>     INFO: Expecting 411648 events.
[14:23:01.272] <TB0>     INFO: 411648 events read in total (6948ms).
[14:23:01.289] <TB0>     INFO: Expecting 411648 events.
[14:23:08.825] <TB0>     INFO: 411648 events read in total (6878ms).
[14:23:08.843] <TB0>     INFO: Expecting 411648 events.
[14:23:16.381] <TB0>     INFO: 411648 events read in total (6880ms).
[14:23:16.402] <TB0>     INFO: Expecting 411648 events.
[14:23:23.964] <TB0>     INFO: 411648 events read in total (6914ms).
[14:23:23.988] <TB0>     INFO: Expecting 411648 events.
[14:23:31.558] <TB0>     INFO: 411648 events read in total (6918ms).
[14:23:31.585] <TB0>     INFO: Expecting 411648 events.
[14:23:39.217] <TB0>     INFO: 411648 events read in total (6983ms).
[14:23:39.245] <TB0>     INFO: Expecting 411648 events.
[14:23:46.686] <TB0>     INFO: 411648 events read in total (6793ms).
[14:23:46.719] <TB0>     INFO: Expecting 411648 events.
[14:23:54.109] <TB0>     INFO: 411648 events read in total (6752ms).
[14:23:54.143] <TB0>     INFO: Expecting 411648 events.
[14:24:01.613] <TB0>     INFO: 411648 events read in total (6825ms).
[14:24:01.651] <TB0>     INFO: Expecting 411648 events.
[14:24:09.208] <TB0>     INFO: 411648 events read in total (6924ms).
[14:24:09.249] <TB0>     INFO: Expecting 411648 events.
[14:24:16.968] <TB0>     INFO: 411648 events read in total (7083ms).
[14:24:17.015] <TB0>     INFO: Expecting 411648 events.
[14:24:24.809] <TB0>     INFO: 411648 events read in total (7174ms).
[14:24:24.859] <TB0>     INFO: Test took 121928ms.
[14:24:25.387] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3483 < 35 for itrim+1 = 105; old thr = 34.6702 ... break
[14:24:25.432] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.382 < 35 for itrim+1 = 105; old thr = 34.6386 ... break
[14:24:25.479] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3962 < 35 for itrim+1 = 106; old thr = 34.8884 ... break
[14:24:25.516] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0278 < 35 for itrim = 94; old thr = 33.4498 ... break
[14:24:25.549] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3267 < 35 for itrim = 95; old thr = 34.0276 ... break
[14:24:25.595] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1883 < 35 for itrim = 101; old thr = 34.597 ... break
[14:24:25.648] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5605 < 35 for itrim+1 = 107; old thr = 34.893 ... break
[14:24:25.690] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2652 < 35 for itrim = 102; old thr = 34.1942 ... break
[14:24:25.732] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.8142 < 35 for itrim+1 = 90; old thr = 34.654 ... break
[14:24:25.776] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0837 < 35 for itrim = 99; old thr = 34.8967 ... break
[14:24:25.829] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4467 < 35 for itrim+1 = 113; old thr = 34.5688 ... break
[14:24:25.868] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1137 < 35 for itrim = 79; old thr = 34.5784 ... break
[14:24:25.914] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.7589 < 35 for itrim+1 = 95; old thr = 34.4721 ... break
[14:24:25.961] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0452 < 35 for itrim = 94; old thr = 34.2637 ... break
[14:24:26.012] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1114 < 35 for itrim = 101; old thr = 34.4162 ... break
[14:24:26.049] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0261 < 35 for itrim = 85; old thr = 34.8755 ... break
[14:24:26.133] <TB0>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:24:26.144] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:24:26.144] <TB0>     INFO:     run 1 of 1
[14:24:26.144] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:24:26.505] <TB0>     INFO: Expecting 5025280 events.
[14:25:02.306] <TB0>     INFO: 869544 events read in total (35086ms).
[14:25:37.528] <TB0>     INFO: 1737840 events read in total (70308ms).
[14:26:12.720] <TB0>     INFO: 2606680 events read in total (105500ms).
[14:26:47.489] <TB0>     INFO: 3466624 events read in total (140269ms).
[14:27:22.677] <TB0>     INFO: 4322016 events read in total (175457ms).
[14:27:51.708] <TB0>     INFO: 5025280 events read in total (204488ms).
[14:27:51.794] <TB0>     INFO: Test took 205651ms.
[14:27:51.980] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:27:52.364] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:27:53.899] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:27:55.466] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:27:57.011] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:27:58.546] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:28:00.094] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:28:01.651] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:28:03.172] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:28:04.727] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:28:06.261] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:28:07.785] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:28:09.288] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:28:10.796] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:28:12.337] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:28:13.859] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:28:15.395] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:28:16.944] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 297099264
[14:28:16.946] <TB0>     INFO: ---> TrimStepCorr4 extremal thresholds: 12.215235 .. 141.108689
[14:28:17.022] <TB0>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 2 .. 151 (-1/-1) hits flags = 528 (plus default)
[14:28:17.033] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:28:17.033] <TB0>     INFO:     run 1 of 1
[14:28:17.034] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:28:17.384] <TB0>     INFO: Expecting 4992000 events.
[14:28:53.362] <TB0>     INFO: 875440 events read in total (35262ms).
[14:29:28.722] <TB0>     INFO: 1750536 events read in total (70623ms).
[14:30:03.520] <TB0>     INFO: 2626512 events read in total (105421ms).
[14:30:39.724] <TB0>     INFO: 3500792 events read in total (141624ms).
[14:31:14.658] <TB0>     INFO: 4371248 events read in total (176558ms).
[14:31:39.775] <TB0>     INFO: 4992000 events read in total (201675ms).
[14:31:39.858] <TB0>     INFO: Test took 202825ms.
[14:31:40.049] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:31:40.432] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:31:41.996] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:31:43.573] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:31:45.145] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:31:46.702] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:31:48.284] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:31:49.876] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:31:51.452] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:31:53.037] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:31:54.597] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:31:56.163] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:31:57.699] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:31:59.229] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:32:00.788] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:32:02.348] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:32:03.916] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:32:05.481] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 261431296
[14:32:05.565] <TB0>     INFO: ---> TrimStepCorr2 extremal thresholds: 15.424090 .. 134.922825
[14:32:05.641] <TB0>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 5 .. 144 (-1/-1) hits flags = 528 (plus default)
[14:32:05.651] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:32:05.651] <TB0>     INFO:     run 1 of 1
[14:32:05.651] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:32:05.999] <TB0>     INFO: Expecting 4659200 events.
[14:32:41.562] <TB0>     INFO: 869752 events read in total (34848ms).
[14:33:16.400] <TB0>     INFO: 1739000 events read in total (69686ms).
[14:33:51.860] <TB0>     INFO: 2608312 events read in total (105146ms).
[14:34:26.165] <TB0>     INFO: 3477816 events read in total (139451ms).
[14:35:01.406] <TB0>     INFO: 4346632 events read in total (174692ms).
[14:35:13.952] <TB0>     INFO: 4659200 events read in total (187238ms).
[14:35:14.020] <TB0>     INFO: Test took 188369ms.
[14:35:14.199] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:35:14.568] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:35:16.173] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:35:17.762] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:35:19.294] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:35:20.826] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:35:22.384] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:35:23.931] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:35:25.477] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:35:27.017] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:35:28.538] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:35:30.064] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:35:31.565] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:35:33.062] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:35:34.595] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:35:36.115] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:35:37.638] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:35:39.171] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 278585344
[14:35:39.253] <TB0>     INFO: ---> TrimStepCorr1a extremal thresholds: 20.005007 .. 129.469145
[14:35:39.328] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 10 .. 139 (-1/-1) hits flags = 528 (plus default)
[14:35:39.339] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:35:39.339] <TB0>     INFO:     run 1 of 1
[14:35:39.339] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:35:39.682] <TB0>     INFO: Expecting 4326400 events.
[14:36:15.695] <TB0>     INFO: 857392 events read in total (35298ms).
[14:36:49.897] <TB0>     INFO: 1714760 events read in total (69500ms).
[14:37:24.828] <TB0>     INFO: 2572368 events read in total (104431ms).
[14:37:59.186] <TB0>     INFO: 3429488 events read in total (138789ms).
[14:38:33.614] <TB0>     INFO: 4286288 events read in total (173217ms).
[14:38:35.579] <TB0>     INFO: 4326400 events read in total (175182ms).
[14:38:35.637] <TB0>     INFO: Test took 176299ms.
[14:38:35.798] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:38:36.153] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:38:37.682] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:38:39.212] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:38:40.737] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:38:42.270] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:38:43.805] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:38:45.351] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:38:46.866] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:38:48.401] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:38:49.919] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:38:51.456] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:38:52.955] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:38:54.453] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:38:55.976] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:38:57.493] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:38:59.010] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:39:00.531] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 271314944
[14:39:00.616] <TB0>     INFO: ---> TrimStepCorr1b extremal thresholds: 22.252083 .. 128.120031
[14:39:00.691] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 12 .. 138 (-1/-1) hits flags = 528 (plus default)
[14:39:00.701] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:39:00.702] <TB0>     INFO:     run 1 of 1
[14:39:00.702] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:39:01.046] <TB0>     INFO: Expecting 4226560 events.
[14:39:35.280] <TB0>     INFO: 851928 events read in total (33519ms).
[14:40:10.235] <TB0>     INFO: 1703440 events read in total (68474ms).
[14:40:44.497] <TB0>     INFO: 2555008 events read in total (102736ms).
[14:41:19.188] <TB0>     INFO: 3406664 events read in total (137427ms).
[14:41:52.909] <TB0>     INFO: 4226560 events read in total (171149ms).
[14:41:52.972] <TB0>     INFO: Test took 172270ms.
[14:41:53.138] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:41:53.475] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:41:54.988] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:41:56.509] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:41:58.026] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:41:59.566] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:42:01.098] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:42:02.649] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:42:04.157] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:42:05.717] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:42:07.241] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:42:08.761] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:42:10.256] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:42:11.752] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:42:13.271] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:42:14.826] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:42:16.345] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:42:17.857] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 325017600
[14:42:17.939] <TB0>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:42:17.939] <TB0>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:42:17.951] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:42:17.951] <TB0>     INFO:     run 1 of 1
[14:42:17.952] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:42:18.299] <TB0>     INFO: Expecting 1364480 events.
[14:42:58.132] <TB0>     INFO: 1075376 events read in total (39118ms).
[14:43:08.965] <TB0>     INFO: 1364480 events read in total (49951ms).
[14:43:08.987] <TB0>     INFO: Test took 51035ms.
[14:43:09.028] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:43:09.106] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:43:10.114] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:43:11.125] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:43:12.111] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:43:13.093] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:43:14.077] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:43:15.068] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:43:16.101] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:43:17.154] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:43:18.130] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:43:19.107] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:43:20.041] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:43:21.019] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:43:21.991] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:43:22.970] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:43:23.939] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:43:24.916] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 283590656
[14:43:24.951] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-41_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C0.dat
[14:43:24.952] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-41_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C1.dat
[14:43:24.952] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-41_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C2.dat
[14:43:24.952] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-41_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C3.dat
[14:43:24.952] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-41_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C4.dat
[14:43:24.952] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-41_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C5.dat
[14:43:24.952] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-41_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C6.dat
[14:43:24.952] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-41_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C7.dat
[14:43:24.952] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-41_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C8.dat
[14:43:24.952] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-41_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C9.dat
[14:43:24.952] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-41_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C10.dat
[14:43:24.953] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-41_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C11.dat
[14:43:24.953] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-41_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C12.dat
[14:43:24.953] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-41_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C13.dat
[14:43:24.953] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-41_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C14.dat
[14:43:24.953] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-41_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C15.dat
[14:43:24.953] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-1-41_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//trimParameters35_C0.dat
[14:43:24.960] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-1-41_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//trimParameters35_C1.dat
[14:43:24.967] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-1-41_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//trimParameters35_C2.dat
[14:43:24.974] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-1-41_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//trimParameters35_C3.dat
[14:43:24.981] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-1-41_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//trimParameters35_C4.dat
[14:43:24.988] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-1-41_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//trimParameters35_C5.dat
[14:43:24.995] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-1-41_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//trimParameters35_C6.dat
[14:43:24.002] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-1-41_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//trimParameters35_C7.dat
[14:43:25.009] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-1-41_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//trimParameters35_C8.dat
[14:43:25.015] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-1-41_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//trimParameters35_C9.dat
[14:43:25.022] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-1-41_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//trimParameters35_C10.dat
[14:43:25.029] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-1-41_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//trimParameters35_C11.dat
[14:43:25.037] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-1-41_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//trimParameters35_C12.dat
[14:43:25.043] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-1-41_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//trimParameters35_C13.dat
[14:43:25.050] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-1-41_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//trimParameters35_C14.dat
[14:43:25.057] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-1-41_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//trimParameters35_C15.dat
[14:43:25.064] <TB0>     INFO: PixTestTrim::trimTest() done
[14:43:25.064] <TB0>     INFO: vtrim:     105 105 106  94  95 101 107 102  90  99 113  79  95  94 101  85 
[14:43:25.064] <TB0>     INFO: vthrcomp:   81  93  88  96  89  97  82  92  96  89 112  82  90  74  91  87 
[14:43:25.064] <TB0>     INFO: vcal mean:  34.96  34.94  34.96  34.93  34.96  34.92  34.98  34.99  34.98  34.98  33.63  34.96  34.96  34.99  34.97  34.92 
[14:43:25.064] <TB0>     INFO: vcal RMS:    0.81   0.79   0.76   0.82   0.86   0.90   0.79   0.81   0.77   0.81   6.77   0.71   0.80   0.76   0.79   0.84 
[14:43:25.064] <TB0>     INFO: bits mean:   9.57   9.32   9.04   9.46   9.61  10.29   9.74   9.01   9.43   9.22  10.25   9.57   9.20   9.50   9.32  10.01 
[14:43:25.064] <TB0>     INFO: bits RMS:    2.64   2.58   2.55   2.80   2.47   2.45   2.51   2.62   2.71   2.45   2.66   2.59   2.73   2.30   2.59   2.66 
[14:43:25.074] <TB0>     INFO:    ----------------------------------------------------------------------
[14:43:25.074] <TB0>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:43:25.074] <TB0>     INFO:    ----------------------------------------------------------------------
[14:43:25.077] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:43:25.077] <TB0>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:43:25.088] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:43:25.088] <TB0>     INFO:     run 1 of 1
[14:43:25.088] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:43:25.439] <TB0>     INFO: Expecting 4160000 events.
[14:44:11.431] <TB0>     INFO: 1111985 events read in total (45277ms).
[14:44:56.575] <TB0>     INFO: 2215870 events read in total (90421ms).
[14:45:41.519] <TB0>     INFO: 3315000 events read in total (135365ms).
[14:46:16.459] <TB0>     INFO: 4160000 events read in total (170305ms).
[14:46:16.531] <TB0>     INFO: Test took 171444ms.
[14:46:16.677] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:46:16.986] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:46:18.969] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:46:20.936] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:46:22.910] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:46:24.888] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:46:26.829] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:46:28.781] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:46:30.736] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:46:32.672] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:46:34.601] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:46:36.495] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:46:38.362] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:46:40.281] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:46:42.209] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:46:44.151] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:46:45.975] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:46:47.837] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 299896832
[14:46:47.838] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:46:47.912] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:46:47.912] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 167 (-1/-1) hits flags = 528 (plus default)
[14:46:47.923] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:46:47.923] <TB0>     INFO:     run 1 of 1
[14:46:47.923] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:46:48.267] <TB0>     INFO: Expecting 3494400 events.
[14:47:35.626] <TB0>     INFO: 1161665 events read in total (46644ms).
[14:48:22.045] <TB0>     INFO: 2313460 events read in total (93063ms).
[14:49:08.570] <TB0>     INFO: 3455475 events read in total (139588ms).
[14:49:10.446] <TB0>     INFO: 3494400 events read in total (141464ms).
[14:49:10.495] <TB0>     INFO: Test took 142573ms.
[14:49:10.604] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:49:10.811] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:49:12.534] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:49:14.219] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:49:16.005] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:49:17.778] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:49:19.580] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:49:21.341] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:49:23.176] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:49:24.989] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:49:26.798] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:49:28.620] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:49:30.320] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:49:32.129] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:49:33.858] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:49:35.579] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:49:37.309] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:49:39.040] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 271450112
[14:49:39.041] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:49:39.114] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:49:39.114] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 156 (-1/-1) hits flags = 528 (plus default)
[14:49:39.125] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:49:39.125] <TB0>     INFO:     run 1 of 1
[14:49:39.125] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:49:39.469] <TB0>     INFO: Expecting 3265600 events.
[14:50:27.163] <TB0>     INFO: 1205520 events read in total (46979ms).
[14:51:14.794] <TB0>     INFO: 2396395 events read in total (94610ms).
[14:51:49.575] <TB0>     INFO: 3265600 events read in total (129391ms).
[14:51:49.621] <TB0>     INFO: Test took 130497ms.
[14:51:49.708] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:51:49.887] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:51:51.558] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:51:53.174] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:51:54.847] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:51:56.456] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:51:58.108] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:51:59.737] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:52:01.405] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:52:03.026] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:52:04.644] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:52:06.282] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:52:07.818] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:52:09.498] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:52:11.145] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:52:12.821] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:52:14.468] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:52:16.141] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 317149184
[14:52:16.142] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:52:16.215] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:52:16.215] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 157 (-1/-1) hits flags = 528 (plus default)
[14:52:16.225] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:52:16.225] <TB0>     INFO:     run 1 of 1
[14:52:16.225] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:52:16.569] <TB0>     INFO: Expecting 3286400 events.
[14:53:04.871] <TB0>     INFO: 1199950 events read in total (47588ms).
[14:53:52.275] <TB0>     INFO: 2386525 events read in total (94992ms).
[14:54:28.471] <TB0>     INFO: 3286400 events read in total (131188ms).
[14:54:28.512] <TB0>     INFO: Test took 132288ms.
[14:54:28.600] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:54:28.783] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:54:30.445] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:54:32.052] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:54:33.718] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:54:35.330] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:54:36.997] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:54:38.603] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:54:40.273] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:54:41.910] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:54:43.528] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:54:45.165] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:54:46.700] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:54:48.395] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:54:50.046] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:54:51.701] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:54:53.354] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:54:55.016] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 271450112
[14:54:55.017] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:54:55.090] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:54:55.090] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 155 (-1/-1) hits flags = 528 (plus default)
[14:54:55.101] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:54:55.101] <TB0>     INFO:     run 1 of 1
[14:54:55.102] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:54:55.446] <TB0>     INFO: Expecting 3244800 events.
[14:55:43.988] <TB0>     INFO: 1208180 events read in total (47827ms).
[14:56:31.613] <TB0>     INFO: 2402165 events read in total (95452ms).
[14:57:05.385] <TB0>     INFO: 3244800 events read in total (129225ms).
[14:57:05.431] <TB0>     INFO: Test took 130330ms.
[14:57:05.516] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:57:05.707] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:57:07.439] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:57:09.127] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:57:10.843] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:57:12.532] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:57:14.259] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:57:15.921] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:57:17.654] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:57:19.363] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:57:21.083] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:57:22.802] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:57:24.405] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:57:26.178] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:57:27.897] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:57:29.644] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:57:31.353] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:57:33.026] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 271450112
[14:57:33.026] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.28615, thr difference RMS: 1.34368
[14:57:33.027] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 7.4093, thr difference RMS: 1.71065
[14:57:33.027] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.68772, thr difference RMS: 1.29367
[14:57:33.027] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 9.07722, thr difference RMS: 1.63126
[14:57:33.027] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 10.229, thr difference RMS: 1.54109
[14:57:33.027] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.37438, thr difference RMS: 1.70223
[14:57:33.028] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 7.98715, thr difference RMS: 1.12996
[14:57:33.028] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.04361, thr difference RMS: 1.63021
[14:57:33.028] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.65041, thr difference RMS: 1.48485
[14:57:33.028] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.9218, thr difference RMS: 1.64416
[14:57:33.028] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 9.76656, thr difference RMS: 2.27109
[14:57:33.029] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 9.34787, thr difference RMS: 1.1159
[14:57:33.029] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 9.24693, thr difference RMS: 1.57144
[14:57:33.029] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 7.82998, thr difference RMS: 1.59186
[14:57:33.029] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.21873, thr difference RMS: 1.55784
[14:57:33.029] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 9.78545, thr difference RMS: 1.27451
[14:57:33.030] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.20785, thr difference RMS: 1.36061
[14:57:33.030] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 7.29632, thr difference RMS: 1.7127
[14:57:33.030] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.60713, thr difference RMS: 1.26083
[14:57:33.030] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 9.03372, thr difference RMS: 1.63399
[14:57:33.030] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 10.2795, thr difference RMS: 1.48808
[14:57:33.031] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.36981, thr difference RMS: 1.7213
[14:57:33.031] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 7.89123, thr difference RMS: 1.13298
[14:57:33.031] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.02461, thr difference RMS: 1.60994
[14:57:33.031] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.66292, thr difference RMS: 1.50335
[14:57:33.031] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 9.01872, thr difference RMS: 1.62506
[14:57:33.031] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 9.76682, thr difference RMS: 2.27372
[14:57:33.032] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 9.42855, thr difference RMS: 1.10736
[14:57:33.032] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 9.28492, thr difference RMS: 1.53222
[14:57:33.032] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 7.87675, thr difference RMS: 1.58788
[14:57:33.032] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.19049, thr difference RMS: 1.55178
[14:57:33.032] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 9.7967, thr difference RMS: 1.26059
[14:57:33.033] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.2078, thr difference RMS: 1.35657
[14:57:33.033] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 7.30162, thr difference RMS: 1.70694
[14:57:33.033] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.64092, thr difference RMS: 1.27215
[14:57:33.033] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.10957, thr difference RMS: 1.64724
[14:57:33.033] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 10.348, thr difference RMS: 1.47583
[14:57:33.034] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.42066, thr difference RMS: 1.70587
[14:57:33.034] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 7.88335, thr difference RMS: 1.12869
[14:57:33.034] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.02071, thr difference RMS: 1.59175
[14:57:33.034] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.72799, thr difference RMS: 1.50635
[14:57:33.034] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 9.22419, thr difference RMS: 1.60958
[14:57:33.034] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 9.90493, thr difference RMS: 2.29711
[14:57:33.035] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.66727, thr difference RMS: 1.11715
[14:57:33.035] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 9.27912, thr difference RMS: 1.52623
[14:57:33.035] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 7.98862, thr difference RMS: 1.60973
[14:57:33.035] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.26863, thr difference RMS: 1.5328
[14:57:33.035] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 9.88382, thr difference RMS: 1.26075
[14:57:33.036] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.2184, thr difference RMS: 1.35339
[14:57:33.036] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 7.22575, thr difference RMS: 1.69479
[14:57:33.036] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.58099, thr difference RMS: 1.25619
[14:57:33.036] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.20327, thr difference RMS: 1.62661
[14:57:33.036] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 10.4783, thr difference RMS: 1.48591
[14:57:33.037] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.47746, thr difference RMS: 1.71139
[14:57:33.037] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 7.89496, thr difference RMS: 1.14577
[14:57:33.037] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.04756, thr difference RMS: 1.60353
[14:57:33.037] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.79299, thr difference RMS: 1.49209
[14:57:33.037] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.38681, thr difference RMS: 1.60215
[14:57:33.037] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 10.0098, thr difference RMS: 2.32052
[14:57:33.038] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.86777, thr difference RMS: 1.11431
[14:57:33.038] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 9.28072, thr difference RMS: 1.5405
[14:57:33.038] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.04222, thr difference RMS: 1.61437
[14:57:33.038] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.39326, thr difference RMS: 1.56104
[14:57:33.038] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.93115, thr difference RMS: 1.24301
[14:57:33.141] <TB0>     INFO: PixTestTrim::trimBitTest() done 
[14:57:33.145] <TB0>     INFO: PixTestTrim::doTest() done, duration: 2524 seconds
[14:57:33.145] <TB0>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:57:33.870] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:57:33.870] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:57:33.873] <TB0>     INFO: ######################################################################
[14:57:33.873] <TB0>     INFO: PixTestScurves::doTest() ntrig = 200
[14:57:33.873] <TB0>     INFO: ######################################################################
[14:57:33.873] <TB0>     INFO:    ----------------------------------------------------------------------
[14:57:33.873] <TB0>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:57:33.873] <TB0>     INFO:    ----------------------------------------------------------------------
[14:57:33.874] <TB0>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:57:33.884] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:57:33.884] <TB0>     INFO:     run 1 of 1
[14:57:33.884] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:57:34.228] <TB0>     INFO: Expecting 59072000 events.
[14:58:03.410] <TB0>     INFO: 1072800 events read in total (28467ms).
[14:58:31.724] <TB0>     INFO: 2141600 events read in total (56781ms).
[14:59:00.089] <TB0>     INFO: 3212000 events read in total (85147ms).
[14:59:28.406] <TB0>     INFO: 4283000 events read in total (113463ms).
[14:59:56.676] <TB0>     INFO: 5351200 events read in total (141733ms).
[15:00:25.036] <TB0>     INFO: 6420600 events read in total (170093ms).
[15:00:53.321] <TB0>     INFO: 7491800 events read in total (198378ms).
[15:01:21.559] <TB0>     INFO: 8560600 events read in total (226616ms).
[15:01:49.872] <TB0>     INFO: 9631400 events read in total (254929ms).
[15:02:18.203] <TB0>     INFO: 10701600 events read in total (283260ms).
[15:02:46.516] <TB0>     INFO: 11769600 events read in total (311573ms).
[15:03:14.931] <TB0>     INFO: 12839000 events read in total (339988ms).
[15:03:43.275] <TB0>     INFO: 13910400 events read in total (368332ms).
[15:04:11.582] <TB0>     INFO: 14978800 events read in total (396639ms).
[15:04:39.859] <TB0>     INFO: 16048800 events read in total (424916ms).
[15:05:08.256] <TB0>     INFO: 17119400 events read in total (453313ms).
[15:05:36.618] <TB0>     INFO: 18188000 events read in total (481675ms).
[15:06:04.928] <TB0>     INFO: 19257400 events read in total (509985ms).
[15:06:33.355] <TB0>     INFO: 20328600 events read in total (538412ms).
[15:07:01.677] <TB0>     INFO: 21396800 events read in total (566734ms).
[15:07:29.995] <TB0>     INFO: 22465000 events read in total (595052ms).
[15:07:58.366] <TB0>     INFO: 23537400 events read in total (623423ms).
[15:08:26.695] <TB0>     INFO: 24606200 events read in total (651752ms).
[15:08:55.077] <TB0>     INFO: 25676600 events read in total (680134ms).
[15:09:23.434] <TB0>     INFO: 26747400 events read in total (708491ms).
[15:09:51.764] <TB0>     INFO: 27815600 events read in total (736821ms).
[15:10:20.190] <TB0>     INFO: 28886600 events read in total (765247ms).
[15:10:48.568] <TB0>     INFO: 29957400 events read in total (793625ms).
[15:11:16.864] <TB0>     INFO: 31025800 events read in total (821921ms).
[15:11:45.182] <TB0>     INFO: 32097000 events read in total (850239ms).
[15:12:13.562] <TB0>     INFO: 33166600 events read in total (878619ms).
[15:12:41.940] <TB0>     INFO: 34235400 events read in total (906997ms).
[15:13:10.416] <TB0>     INFO: 35307200 events read in total (935473ms).
[15:13:38.814] <TB0>     INFO: 36376200 events read in total (963871ms).
[15:14:06.691] <TB0>     INFO: 37444200 events read in total (991748ms).
[15:14:34.610] <TB0>     INFO: 38514000 events read in total (1019667ms).
[15:15:03.044] <TB0>     INFO: 39584200 events read in total (1048101ms).
[15:15:31.416] <TB0>     INFO: 40652400 events read in total (1076473ms).
[15:15:59.835] <TB0>     INFO: 41721200 events read in total (1104892ms).
[15:16:28.350] <TB0>     INFO: 42792400 events read in total (1133407ms).
[15:16:56.811] <TB0>     INFO: 43860600 events read in total (1161868ms).
[15:17:23.714] <TB0>     INFO: 44929200 events read in total (1188771ms).
[15:17:52.300] <TB0>     INFO: 46001200 events read in total (1217357ms).
[15:18:20.870] <TB0>     INFO: 47069600 events read in total (1245927ms).
[15:18:49.305] <TB0>     INFO: 48137400 events read in total (1274362ms).
[15:19:17.886] <TB0>     INFO: 49208200 events read in total (1302943ms).
[15:19:46.266] <TB0>     INFO: 50277000 events read in total (1331323ms).
[15:20:14.787] <TB0>     INFO: 51344600 events read in total (1359844ms).
[15:20:42.998] <TB0>     INFO: 52413200 events read in total (1388055ms).
[15:21:11.415] <TB0>     INFO: 53484400 events read in total (1416472ms).
[15:21:39.833] <TB0>     INFO: 54552200 events read in total (1444890ms).
[15:22:08.129] <TB0>     INFO: 55619800 events read in total (1473186ms).
[15:22:36.657] <TB0>     INFO: 56688200 events read in total (1501714ms).
[15:23:04.905] <TB0>     INFO: 57759200 events read in total (1529962ms).
[15:23:33.313] <TB0>     INFO: 58827200 events read in total (1558370ms).
[15:23:40.088] <TB0>     INFO: 59072000 events read in total (1565145ms).
[15:23:40.107] <TB0>     INFO: Test took 1566224ms.
[15:23:40.164] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:23:40.290] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:23:40.290] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:23:41.446] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:23:41.446] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:23:42.629] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:23:42.630] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:23:43.810] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:23:43.810] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:23:44.943] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:23:44.943] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:23:46.102] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:23:46.102] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:23:47.265] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:23:47.265] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:23:48.419] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:23:48.419] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:23:49.588] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:23:49.588] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:23:50.758] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:23:50.758] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:23:51.963] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:23:51.963] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:23:53.086] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:23:53.086] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:23:54.260] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:23:54.260] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:23:55.423] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:23:55.423] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:23:56.600] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:23:56.600] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:23:57.772] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:23:57.772] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:23:58.962] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 514457600
[15:23:58.998] <TB0>     INFO: PixTestScurves::scurves() done 
[15:23:58.998] <TB0>     INFO: Vcal mean:  35.06  35.03  35.07  35.12  35.09  35.08  35.07  35.10  35.09  35.10  33.74  35.07  35.05  35.11  35.07  35.02 
[15:23:58.998] <TB0>     INFO: Vcal RMS:    0.67   0.66   0.64   0.68   0.72   0.80   0.66   0.66   0.65   0.67   6.78   0.57   0.66   0.64   0.65   0.75 
[15:23:58.998] <TB0>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[15:23:59.070] <TB0>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[15:23:59.070] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[15:23:59.070] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[15:23:59.070] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[15:23:59.070] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[15:23:59.070] <TB0>     INFO: ######################################################################
[15:23:59.070] <TB0>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[15:23:59.070] <TB0>     INFO: ######################################################################
[15:23:59.073] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:23:59.422] <TB0>     INFO: Expecting 41600 events.
[15:24:03.457] <TB0>     INFO: 41600 events read in total (3307ms).
[15:24:03.458] <TB0>     INFO: Test took 4385ms.
[15:24:03.466] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:24:03.466] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66483
[15:24:03.466] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:24:03.472] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 33, 3] has eff 0/10
[15:24:03.472] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 33, 3]
[15:24:03.472] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 33, 4] has eff 0/10
[15:24:03.472] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 33, 4]
[15:24:03.472] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 33, 5] has eff 0/10
[15:24:03.472] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 33, 5]
[15:24:03.472] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 33, 6] has eff 0/10
[15:24:03.472] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 33, 6]
[15:24:03.472] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 33, 7] has eff 0/10
[15:24:03.472] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 33, 7]
[15:24:03.472] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 33, 8] has eff 0/10
[15:24:03.472] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 33, 8]
[15:24:03.472] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 33, 9] has eff 0/10
[15:24:03.472] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 33, 9]
[15:24:03.472] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 33, 10] has eff 0/10
[15:24:03.472] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 33, 10]
[15:24:03.472] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 33, 11] has eff 0/10
[15:24:03.472] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 33, 11]
[15:24:03.472] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 33, 12] has eff 0/10
[15:24:03.472] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 33, 12]
[15:24:03.472] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 33, 13] has eff 0/10
[15:24:03.472] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 33, 13]
[15:24:03.472] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 33, 14] has eff 0/10
[15:24:03.472] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 33, 14]
[15:24:03.472] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 33, 15] has eff 0/10
[15:24:03.472] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 33, 15]
[15:24:03.472] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 33, 16] has eff 0/10
[15:24:03.472] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 33, 16]
[15:24:03.472] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 33, 17] has eff 0/10
[15:24:03.472] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 33, 17]
[15:24:03.472] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 33, 18] has eff 0/10
[15:24:03.472] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 33, 18]
[15:24:03.472] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 33, 19] has eff 0/10
[15:24:03.472] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 33, 19]
[15:24:03.472] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 33, 20] has eff 0/10
[15:24:03.472] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 33, 20]
[15:24:03.472] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 33, 21] has eff 0/10
[15:24:03.472] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 33, 21]
[15:24:03.472] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 33, 22] has eff 0/10
[15:24:03.472] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 33, 22]
[15:24:03.472] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 33, 23] has eff 0/10
[15:24:03.472] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 33, 23]
[15:24:03.472] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 33, 24] has eff 0/10
[15:24:03.472] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 33, 24]
[15:24:03.472] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 33, 25] has eff 0/10
[15:24:03.472] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 33, 25]
[15:24:03.472] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 33, 26] has eff 0/10
[15:24:03.472] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 33, 26]
[15:24:03.472] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 33, 27] has eff 0/10
[15:24:03.472] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 33, 27]
[15:24:03.472] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 33, 28] has eff 0/10
[15:24:03.473] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 33, 28]
[15:24:03.473] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 33, 29] has eff 0/10
[15:24:03.473] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 33, 29]
[15:24:03.473] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 33, 30] has eff 0/10
[15:24:03.473] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 33, 30]
[15:24:03.473] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 33, 31] has eff 0/10
[15:24:03.473] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 33, 31]
[15:24:03.473] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 33, 32] has eff 0/10
[15:24:03.473] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 33, 32]
[15:24:03.473] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 33, 33] has eff 0/10
[15:24:03.473] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 33, 33]
[15:24:03.473] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 33, 34] has eff 0/10
[15:24:03.473] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 33, 34]
[15:24:03.473] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 33, 35] has eff 0/10
[15:24:03.473] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 33, 35]
[15:24:03.473] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 33, 36] has eff 0/10
[15:24:03.473] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 33, 36]
[15:24:03.473] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 33, 37] has eff 0/10
[15:24:03.473] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 33, 37]
[15:24:03.473] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 33, 38] has eff 0/10
[15:24:03.473] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 33, 38]
[15:24:03.473] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 33, 39] has eff 0/10
[15:24:03.473] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 33, 39]
[15:24:03.473] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 33, 40] has eff 0/10
[15:24:03.473] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 33, 40]
[15:24:03.473] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 33, 41] has eff 0/10
[15:24:03.473] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 33, 41]
[15:24:03.473] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 33, 42] has eff 0/10
[15:24:03.473] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 33, 42]
[15:24:03.473] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 33, 43] has eff 0/10
[15:24:03.473] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 33, 43]
[15:24:03.473] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 33, 44] has eff 0/10
[15:24:03.473] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 33, 44]
[15:24:03.473] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 33, 45] has eff 0/10
[15:24:03.473] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 33, 45]
[15:24:03.473] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 33, 46] has eff 0/10
[15:24:03.473] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 33, 46]
[15:24:03.473] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 33, 47] has eff 0/10
[15:24:03.473] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 33, 47]
[15:24:03.473] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 33, 48] has eff 0/10
[15:24:03.473] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 33, 48]
[15:24:03.473] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 33, 49] has eff 0/10
[15:24:03.473] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 33, 49]
[15:24:03.473] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 33, 50] has eff 0/10
[15:24:03.473] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 33, 50]
[15:24:03.473] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 33, 51] has eff 0/10
[15:24:03.473] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 33, 51]
[15:24:03.473] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 33, 52] has eff 0/10
[15:24:03.473] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 33, 52]
[15:24:03.473] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 33, 53] has eff 0/10
[15:24:03.473] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 33, 53]
[15:24:03.473] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 33, 54] has eff 0/10
[15:24:03.473] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 33, 54]
[15:24:03.473] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 33, 55] has eff 0/10
[15:24:03.473] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 33, 55]
[15:24:03.473] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 33, 56] has eff 0/10
[15:24:03.473] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 33, 56]
[15:24:03.473] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 33, 57] has eff 0/10
[15:24:03.473] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 33, 57]
[15:24:03.473] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 33, 58] has eff 0/10
[15:24:03.473] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 33, 58]
[15:24:03.473] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 33, 59] has eff 0/10
[15:24:03.473] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 33, 59]
[15:24:03.473] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 33, 60] has eff 0/10
[15:24:03.473] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 33, 60]
[15:24:03.474] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 33, 61] has eff 0/10
[15:24:03.474] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 33, 61]
[15:24:03.474] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 33, 62] has eff 0/10
[15:24:03.474] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 33, 62]
[15:24:03.474] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 33, 63] has eff 0/10
[15:24:03.474] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 33, 63]
[15:24:03.474] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 33, 64] has eff 0/10
[15:24:03.474] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 33, 64]
[15:24:03.474] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 33, 65] has eff 0/10
[15:24:03.474] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 33, 65]
[15:24:03.474] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 33, 66] has eff 0/10
[15:24:03.474] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 33, 66]
[15:24:03.474] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 33, 67] has eff 0/10
[15:24:03.474] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 33, 67]
[15:24:03.474] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 33, 68] has eff 0/10
[15:24:03.474] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 33, 68]
[15:24:03.474] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 33, 69] has eff 0/10
[15:24:03.474] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 33, 69]
[15:24:03.474] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 33, 70] has eff 0/10
[15:24:03.474] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 33, 70]
[15:24:03.474] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 33, 71] has eff 0/10
[15:24:03.474] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 33, 71]
[15:24:03.474] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 33, 72] has eff 0/10
[15:24:03.474] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 33, 72]
[15:24:03.474] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 33, 73] has eff 0/10
[15:24:03.474] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 33, 73]
[15:24:03.474] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 33, 74] has eff 0/10
[15:24:03.474] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 33, 74]
[15:24:03.474] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 33, 75] has eff 0/10
[15:24:03.474] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 33, 75]
[15:24:03.474] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 33, 76] has eff 0/10
[15:24:03.474] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 33, 76]
[15:24:03.474] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 33, 77] has eff 0/10
[15:24:03.474] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 33, 77]
[15:24:03.474] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 33, 78] has eff 0/10
[15:24:03.474] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 33, 78]
[15:24:03.474] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 33, 79] has eff 0/10
[15:24:03.474] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 33, 79]
[15:24:03.477] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 77
[15:24:03.477] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[15:24:03.477] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[15:24:03.477] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[15:24:03.816] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:24:04.158] <TB0>     INFO: Expecting 41600 events.
[15:24:08.180] <TB0>     INFO: 41600 events read in total (3307ms).
[15:24:08.182] <TB0>     INFO: Test took 4366ms.
[15:24:08.190] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:24:08.190] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66501
[15:24:08.190] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[15:24:08.194] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.817
[15:24:08.194] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 176
[15:24:08.195] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 163.638
[15:24:08.195] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 163
[15:24:08.195] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.753
[15:24:08.195] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 169
[15:24:08.195] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.835
[15:24:08.195] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 170
[15:24:08.195] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.201
[15:24:08.195] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 177
[15:24:08.195] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.033
[15:24:08.195] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 188
[15:24:08.195] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.97
[15:24:08.195] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 179
[15:24:08.195] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 156.983
[15:24:08.195] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 157
[15:24:08.196] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.111
[15:24:08.196] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 172
[15:24:08.196] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.929
[15:24:08.196] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 181
[15:24:08.196] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 164.287
[15:24:08.196] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 164
[15:24:08.196] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 191.956
[15:24:08.196] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 192
[15:24:08.196] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.05
[15:24:08.196] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 181
[15:24:08.196] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.292
[15:24:08.196] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 180
[15:24:08.197] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.166
[15:24:08.197] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 179
[15:24:08.197] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.634
[15:24:08.197] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 186
[15:24:08.197] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[15:24:08.197] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[15:24:08.197] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[15:24:08.285] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:24:08.628] <TB0>     INFO: Expecting 41600 events.
[15:24:12.786] <TB0>     INFO: 41600 events read in total (3443ms).
[15:24:12.786] <TB0>     INFO: Test took 4501ms.
[15:24:12.794] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:24:12.794] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66400
[15:24:12.794] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:24:12.798] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:24:12.799] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 54minph_roc = 7
[15:24:12.799] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.5619
[15:24:12.799] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 83
[15:24:12.799] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 57.8799
[15:24:12.799] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,43] phvalue 57
[15:24:12.799] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.2188
[15:24:12.800] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,8] phvalue 71
[15:24:12.800] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.9699
[15:24:12.800] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 64
[15:24:12.800] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.3512
[15:24:12.800] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 68
[15:24:12.800] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.4419
[15:24:12.800] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,8] phvalue 80
[15:24:12.800] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.2814
[15:24:12.800] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,50] phvalue 82
[15:24:12.800] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 58.0362
[15:24:12.800] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,44] phvalue 59
[15:24:12.800] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.8633
[15:24:12.801] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [18 ,25] phvalue 67
[15:24:12.801] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.61
[15:24:12.801] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,62] phvalue 75
[15:24:12.801] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 56.2437
[15:24:12.801] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [20 ,66] phvalue 57
[15:24:12.801] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 91.1311
[15:24:12.801] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 91
[15:24:12.801] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.2978
[15:24:12.801] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 83
[15:24:12.801] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.8176
[15:24:12.801] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 83
[15:24:12.801] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.3896
[15:24:12.801] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,32] phvalue 81
[15:24:12.802] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.4275
[15:24:12.802] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [5 ,24] phvalue 74
[15:24:12.803] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 0 0
[15:24:13.212] <TB0>     INFO: Expecting 2560 events.
[15:24:14.171] <TB0>     INFO: 2560 events read in total (244ms).
[15:24:14.171] <TB0>     INFO: Test took 1368ms.
[15:24:14.171] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:24:14.171] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 43, 1 1
[15:24:14.679] <TB0>     INFO: Expecting 2560 events.
[15:24:15.636] <TB0>     INFO: 2560 events read in total (242ms).
[15:24:15.637] <TB0>     INFO: Test took 1466ms.
[15:24:15.637] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:24:15.637] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 8, 2 2
[15:24:16.145] <TB0>     INFO: Expecting 2560 events.
[15:24:17.102] <TB0>     INFO: 2560 events read in total (243ms).
[15:24:17.103] <TB0>     INFO: Test took 1466ms.
[15:24:17.103] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:24:17.103] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 3 3
[15:24:17.611] <TB0>     INFO: Expecting 2560 events.
[15:24:18.571] <TB0>     INFO: 2560 events read in total (245ms).
[15:24:18.571] <TB0>     INFO: Test took 1468ms.
[15:24:18.571] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:24:18.571] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 4 4
[15:24:19.078] <TB0>     INFO: Expecting 2560 events.
[15:24:20.036] <TB0>     INFO: 2560 events read in total (242ms).
[15:24:20.036] <TB0>     INFO: Test took 1465ms.
[15:24:20.036] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:24:20.037] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 8, 5 5
[15:24:20.544] <TB0>     INFO: Expecting 2560 events.
[15:24:21.502] <TB0>     INFO: 2560 events read in total (243ms).
[15:24:21.503] <TB0>     INFO: Test took 1466ms.
[15:24:21.503] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:24:21.504] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 50, 6 6
[15:24:22.010] <TB0>     INFO: Expecting 2560 events.
[15:24:22.968] <TB0>     INFO: 2560 events read in total (243ms).
[15:24:22.969] <TB0>     INFO: Test took 1465ms.
[15:24:22.969] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:24:22.969] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 44, 7 7
[15:24:23.476] <TB0>     INFO: Expecting 2560 events.
[15:24:24.435] <TB0>     INFO: 2560 events read in total (244ms).
[15:24:24.435] <TB0>     INFO: Test took 1466ms.
[15:24:24.436] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:24:24.436] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 18, 25, 8 8
[15:24:24.944] <TB0>     INFO: Expecting 2560 events.
[15:24:25.903] <TB0>     INFO: 2560 events read in total (244ms).
[15:24:25.904] <TB0>     INFO: Test took 1468ms.
[15:24:25.904] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:24:25.904] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 62, 9 9
[15:24:26.412] <TB0>     INFO: Expecting 2560 events.
[15:24:27.371] <TB0>     INFO: 2560 events read in total (244ms).
[15:24:27.371] <TB0>     INFO: Test took 1467ms.
[15:24:27.371] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:24:27.371] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 20, 66, 10 10
[15:24:27.879] <TB0>     INFO: Expecting 2560 events.
[15:24:28.838] <TB0>     INFO: 2560 events read in total (244ms).
[15:24:28.838] <TB0>     INFO: Test took 1467ms.
[15:24:28.838] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:24:28.839] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 11 11
[15:24:29.346] <TB0>     INFO: Expecting 2560 events.
[15:24:30.306] <TB0>     INFO: 2560 events read in total (245ms).
[15:24:30.306] <TB0>     INFO: Test took 1467ms.
[15:24:30.306] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:24:30.306] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 12 12
[15:24:30.814] <TB0>     INFO: Expecting 2560 events.
[15:24:31.773] <TB0>     INFO: 2560 events read in total (244ms).
[15:24:31.773] <TB0>     INFO: Test took 1466ms.
[15:24:31.774] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:24:31.774] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 13 13
[15:24:32.282] <TB0>     INFO: Expecting 2560 events.
[15:24:33.241] <TB0>     INFO: 2560 events read in total (244ms).
[15:24:33.242] <TB0>     INFO: Test took 1468ms.
[15:24:33.242] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:24:33.242] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 32, 14 14
[15:24:33.750] <TB0>     INFO: Expecting 2560 events.
[15:24:34.710] <TB0>     INFO: 2560 events read in total (245ms).
[15:24:34.710] <TB0>     INFO: Test took 1468ms.
[15:24:34.710] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:24:34.710] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 5, 24, 15 15
[15:24:35.220] <TB0>     INFO: Expecting 2560 events.
[15:24:36.180] <TB0>     INFO: 2560 events read in total (245ms).
[15:24:36.181] <TB0>     INFO: Test took 1471ms.
[15:24:36.181] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:24:36.181] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC0
[15:24:36.181] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC1
[15:24:36.181] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC2
[15:24:36.181] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[15:24:36.181] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC4
[15:24:36.181] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC5
[15:24:36.181] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC6
[15:24:36.181] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC7
[15:24:36.181] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[15:24:36.181] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC9
[15:24:36.181] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC10
[15:24:36.181] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC11
[15:24:36.181] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[15:24:36.181] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC13
[15:24:36.181] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC14
[15:24:36.181] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC15
[15:24:36.183] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:24:36.691] <TB0>     INFO: Expecting 655360 events.
[15:24:48.580] <TB0>     INFO: 655360 events read in total (11175ms).
[15:24:48.591] <TB0>     INFO: Expecting 655360 events.
[15:25:00.212] <TB0>     INFO: 655360 events read in total (11063ms).
[15:25:00.228] <TB0>     INFO: Expecting 655360 events.
[15:25:11.923] <TB0>     INFO: 655360 events read in total (11129ms).
[15:25:11.942] <TB0>     INFO: Expecting 655360 events.
[15:25:23.572] <TB0>     INFO: 655360 events read in total (11067ms).
[15:25:23.595] <TB0>     INFO: Expecting 655360 events.
[15:25:35.229] <TB0>     INFO: 655360 events read in total (11076ms).
[15:25:35.256] <TB0>     INFO: Expecting 655360 events.
[15:25:46.877] <TB0>     INFO: 655360 events read in total (11069ms).
[15:25:46.910] <TB0>     INFO: Expecting 655360 events.
[15:25:58.483] <TB0>     INFO: 655360 events read in total (11025ms).
[15:25:58.518] <TB0>     INFO: Expecting 655360 events.
[15:26:10.123] <TB0>     INFO: 655360 events read in total (11062ms).
[15:26:10.163] <TB0>     INFO: Expecting 655360 events.
[15:26:21.765] <TB0>     INFO: 655360 events read in total (11063ms).
[15:26:21.809] <TB0>     INFO: Expecting 655360 events.
[15:26:33.487] <TB0>     INFO: 655360 events read in total (11140ms).
[15:26:33.536] <TB0>     INFO: Expecting 655360 events.
[15:26:45.130] <TB0>     INFO: 655360 events read in total (11067ms).
[15:26:45.185] <TB0>     INFO: Expecting 655360 events.
[15:26:56.853] <TB0>     INFO: 655360 events read in total (11142ms).
[15:26:56.910] <TB0>     INFO: Expecting 655360 events.
[15:27:08.516] <TB0>     INFO: 655360 events read in total (11079ms).
[15:27:08.578] <TB0>     INFO: Expecting 655360 events.
[15:27:20.219] <TB0>     INFO: 655360 events read in total (11115ms).
[15:27:20.284] <TB0>     INFO: Expecting 655360 events.
[15:27:31.914] <TB0>     INFO: 655360 events read in total (11104ms).
[15:27:31.983] <TB0>     INFO: Expecting 655360 events.
[15:27:43.402] <TB0>     INFO: 655360 events read in total (10892ms).
[15:27:43.477] <TB0>     INFO: Test took 187294ms.
[15:27:43.572] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:27:43.879] <TB0>     INFO: Expecting 655360 events.
[15:27:55.420] <TB0>     INFO: 655360 events read in total (10826ms).
[15:27:55.431] <TB0>     INFO: Expecting 655360 events.
[15:28:06.808] <TB0>     INFO: 655360 events read in total (10807ms).
[15:28:06.824] <TB0>     INFO: Expecting 655360 events.
[15:28:18.338] <TB0>     INFO: 655360 events read in total (10947ms).
[15:28:18.359] <TB0>     INFO: Expecting 655360 events.
[15:28:29.990] <TB0>     INFO: 655360 events read in total (11073ms).
[15:28:30.015] <TB0>     INFO: Expecting 655360 events.
[15:28:41.631] <TB0>     INFO: 655360 events read in total (11062ms).
[15:28:41.659] <TB0>     INFO: Expecting 655360 events.
[15:28:53.223] <TB0>     INFO: 655360 events read in total (11011ms).
[15:28:53.258] <TB0>     INFO: Expecting 655360 events.
[15:29:04.817] <TB0>     INFO: 655360 events read in total (11012ms).
[15:29:04.852] <TB0>     INFO: Expecting 655360 events.
[15:29:16.463] <TB0>     INFO: 655360 events read in total (11065ms).
[15:29:16.505] <TB0>     INFO: Expecting 655360 events.
[15:29:28.169] <TB0>     INFO: 655360 events read in total (11126ms).
[15:29:28.214] <TB0>     INFO: Expecting 655360 events.
[15:29:39.794] <TB0>     INFO: 655360 events read in total (11047ms).
[15:29:39.842] <TB0>     INFO: Expecting 655360 events.
[15:29:51.458] <TB0>     INFO: 655360 events read in total (11082ms).
[15:29:51.512] <TB0>     INFO: Expecting 655360 events.
[15:30:03.200] <TB0>     INFO: 655360 events read in total (11161ms).
[15:30:03.257] <TB0>     INFO: Expecting 655360 events.
[15:30:14.845] <TB0>     INFO: 655360 events read in total (11062ms).
[15:30:14.905] <TB0>     INFO: Expecting 655360 events.
[15:30:26.290] <TB0>     INFO: 655360 events read in total (10858ms).
[15:30:26.356] <TB0>     INFO: Expecting 655360 events.
[15:30:37.775] <TB0>     INFO: 655360 events read in total (10892ms).
[15:30:37.846] <TB0>     INFO: Expecting 655360 events.
[15:30:49.485] <TB0>     INFO: 655360 events read in total (11113ms).
[15:30:49.560] <TB0>     INFO: Test took 185988ms.
[15:30:49.731] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:30:49.732] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:30:49.732] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:30:49.732] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:30:49.732] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:30:49.733] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:30:49.733] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:30:49.733] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:30:49.733] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:30:49.733] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:30:49.733] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:30:49.734] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:30:49.734] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:30:49.734] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:30:49.734] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:30:49.735] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:30:49.735] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:30:49.735] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:30:49.735] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:30:49.736] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:30:49.736] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:30:49.736] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:30:49.736] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:30:49.736] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:30:49.736] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:30:49.737] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:30:49.737] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:30:49.737] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:30:49.737] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:30:49.738] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:30:49.738] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:30:49.738] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:30:49.738] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:30:49.745] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:30:49.753] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:30:49.760] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:30:49.766] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:30:49.773] <TB0>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:30:49.780] <TB0>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:30:49.787] <TB0>     INFO: safety margin for low PH: adding 5, margin is now 25
[15:30:49.794] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:30:49.801] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:30:49.808] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:30:49.814] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:30:49.821] <TB0>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:30:49.828] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:30:49.835] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:30:49.842] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:30:49.849] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:30:49.856] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:30:49.862] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:30:49.869] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:30:49.876] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:30:49.883] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:30:49.890] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:30:49.896] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:30:49.904] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:30:49.932] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-41_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C0.dat
[15:30:49.932] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-41_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C1.dat
[15:30:49.932] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-41_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C2.dat
[15:30:49.932] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-41_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C3.dat
[15:30:49.932] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-41_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C4.dat
[15:30:49.932] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-41_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C5.dat
[15:30:49.933] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-41_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C6.dat
[15:30:49.933] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-41_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C7.dat
[15:30:49.933] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-41_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C8.dat
[15:30:49.933] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-41_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C9.dat
[15:30:49.933] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-41_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C10.dat
[15:30:49.933] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-41_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C11.dat
[15:30:49.933] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-41_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C12.dat
[15:30:49.934] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-41_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C13.dat
[15:30:49.934] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-41_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C14.dat
[15:30:49.934] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-1-41_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//dacParameters35_C15.dat
[15:30:50.280] <TB0>     INFO: Expecting 41600 events.
[15:30:54.123] <TB0>     INFO: 41600 events read in total (3128ms).
[15:30:54.124] <TB0>     INFO: Test took 4186ms.
[15:30:54.775] <TB0>     INFO: Expecting 41600 events.
[15:30:58.601] <TB0>     INFO: 41600 events read in total (3111ms).
[15:30:58.601] <TB0>     INFO: Test took 4171ms.
[15:30:59.250] <TB0>     INFO: Expecting 41600 events.
[15:31:03.094] <TB0>     INFO: 41600 events read in total (3129ms).
[15:31:03.095] <TB0>     INFO: Test took 4189ms.
[15:31:03.404] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:03.535] <TB0>     INFO: Expecting 2560 events.
[15:31:04.494] <TB0>     INFO: 2560 events read in total (244ms).
[15:31:04.495] <TB0>     INFO: Test took 1091ms.
[15:31:04.497] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:04.003] <TB0>     INFO: Expecting 2560 events.
[15:31:05.962] <TB0>     INFO: 2560 events read in total (244ms).
[15:31:05.962] <TB0>     INFO: Test took 1465ms.
[15:31:05.965] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:06.471] <TB0>     INFO: Expecting 2560 events.
[15:31:07.430] <TB0>     INFO: 2560 events read in total (244ms).
[15:31:07.431] <TB0>     INFO: Test took 1466ms.
[15:31:07.432] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:07.939] <TB0>     INFO: Expecting 2560 events.
[15:31:08.898] <TB0>     INFO: 2560 events read in total (244ms).
[15:31:08.898] <TB0>     INFO: Test took 1466ms.
[15:31:08.901] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:09.407] <TB0>     INFO: Expecting 2560 events.
[15:31:10.366] <TB0>     INFO: 2560 events read in total (245ms).
[15:31:10.366] <TB0>     INFO: Test took 1465ms.
[15:31:10.368] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:10.875] <TB0>     INFO: Expecting 2560 events.
[15:31:11.835] <TB0>     INFO: 2560 events read in total (245ms).
[15:31:11.836] <TB0>     INFO: Test took 1468ms.
[15:31:11.838] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:12.343] <TB0>     INFO: Expecting 2560 events.
[15:31:13.299] <TB0>     INFO: 2560 events read in total (241ms).
[15:31:13.300] <TB0>     INFO: Test took 1462ms.
[15:31:13.302] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:13.808] <TB0>     INFO: Expecting 2560 events.
[15:31:14.768] <TB0>     INFO: 2560 events read in total (245ms).
[15:31:14.768] <TB0>     INFO: Test took 1466ms.
[15:31:14.770] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:15.277] <TB0>     INFO: Expecting 2560 events.
[15:31:16.237] <TB0>     INFO: 2560 events read in total (245ms).
[15:31:16.237] <TB0>     INFO: Test took 1467ms.
[15:31:16.239] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:16.745] <TB0>     INFO: Expecting 2560 events.
[15:31:17.705] <TB0>     INFO: 2560 events read in total (245ms).
[15:31:17.706] <TB0>     INFO: Test took 1467ms.
[15:31:17.707] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:18.214] <TB0>     INFO: Expecting 2560 events.
[15:31:19.173] <TB0>     INFO: 2560 events read in total (244ms).
[15:31:19.174] <TB0>     INFO: Test took 1467ms.
[15:31:19.175] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:19.682] <TB0>     INFO: Expecting 2560 events.
[15:31:20.644] <TB0>     INFO: 2560 events read in total (247ms).
[15:31:20.644] <TB0>     INFO: Test took 1469ms.
[15:31:20.646] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:21.153] <TB0>     INFO: Expecting 2560 events.
[15:31:22.112] <TB0>     INFO: 2560 events read in total (244ms).
[15:31:22.112] <TB0>     INFO: Test took 1466ms.
[15:31:22.114] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:22.621] <TB0>     INFO: Expecting 2560 events.
[15:31:23.579] <TB0>     INFO: 2560 events read in total (243ms).
[15:31:23.580] <TB0>     INFO: Test took 1466ms.
[15:31:23.581] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:24.089] <TB0>     INFO: Expecting 2560 events.
[15:31:25.048] <TB0>     INFO: 2560 events read in total (244ms).
[15:31:25.048] <TB0>     INFO: Test took 1467ms.
[15:31:25.050] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:25.557] <TB0>     INFO: Expecting 2560 events.
[15:31:26.514] <TB0>     INFO: 2560 events read in total (242ms).
[15:31:26.514] <TB0>     INFO: Test took 1464ms.
[15:31:26.516] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:27.023] <TB0>     INFO: Expecting 2560 events.
[15:31:27.982] <TB0>     INFO: 2560 events read in total (244ms).
[15:31:27.982] <TB0>     INFO: Test took 1466ms.
[15:31:27.984] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:28.491] <TB0>     INFO: Expecting 2560 events.
[15:31:29.451] <TB0>     INFO: 2560 events read in total (245ms).
[15:31:29.451] <TB0>     INFO: Test took 1467ms.
[15:31:29.453] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:29.960] <TB0>     INFO: Expecting 2560 events.
[15:31:30.919] <TB0>     INFO: 2560 events read in total (245ms).
[15:31:30.920] <TB0>     INFO: Test took 1467ms.
[15:31:30.922] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:31.428] <TB0>     INFO: Expecting 2560 events.
[15:31:32.388] <TB0>     INFO: 2560 events read in total (245ms).
[15:31:32.388] <TB0>     INFO: Test took 1466ms.
[15:31:32.390] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:32.896] <TB0>     INFO: Expecting 2560 events.
[15:31:33.854] <TB0>     INFO: 2560 events read in total (243ms).
[15:31:33.855] <TB0>     INFO: Test took 1465ms.
[15:31:33.857] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:34.363] <TB0>     INFO: Expecting 2560 events.
[15:31:35.322] <TB0>     INFO: 2560 events read in total (244ms).
[15:31:35.323] <TB0>     INFO: Test took 1467ms.
[15:31:35.325] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:35.832] <TB0>     INFO: Expecting 2560 events.
[15:31:36.791] <TB0>     INFO: 2560 events read in total (244ms).
[15:31:36.791] <TB0>     INFO: Test took 1466ms.
[15:31:36.793] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:37.300] <TB0>     INFO: Expecting 2560 events.
[15:31:38.261] <TB0>     INFO: 2560 events read in total (246ms).
[15:31:38.261] <TB0>     INFO: Test took 1468ms.
[15:31:38.263] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:38.770] <TB0>     INFO: Expecting 2560 events.
[15:31:39.729] <TB0>     INFO: 2560 events read in total (244ms).
[15:31:39.731] <TB0>     INFO: Test took 1468ms.
[15:31:39.733] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:40.238] <TB0>     INFO: Expecting 2560 events.
[15:31:41.198] <TB0>     INFO: 2560 events read in total (245ms).
[15:31:41.198] <TB0>     INFO: Test took 1466ms.
[15:31:41.200] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:41.706] <TB0>     INFO: Expecting 2560 events.
[15:31:42.665] <TB0>     INFO: 2560 events read in total (244ms).
[15:31:42.665] <TB0>     INFO: Test took 1465ms.
[15:31:42.667] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:43.174] <TB0>     INFO: Expecting 2560 events.
[15:31:44.134] <TB0>     INFO: 2560 events read in total (245ms).
[15:31:44.134] <TB0>     INFO: Test took 1467ms.
[15:31:44.136] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:44.643] <TB0>     INFO: Expecting 2560 events.
[15:31:45.600] <TB0>     INFO: 2560 events read in total (242ms).
[15:31:45.600] <TB0>     INFO: Test took 1465ms.
[15:31:45.602] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:46.109] <TB0>     INFO: Expecting 2560 events.
[15:31:47.067] <TB0>     INFO: 2560 events read in total (243ms).
[15:31:47.067] <TB0>     INFO: Test took 1465ms.
[15:31:47.069] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:47.576] <TB0>     INFO: Expecting 2560 events.
[15:31:48.534] <TB0>     INFO: 2560 events read in total (243ms).
[15:31:48.534] <TB0>     INFO: Test took 1466ms.
[15:31:48.536] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:31:49.042] <TB0>     INFO: Expecting 2560 events.
[15:31:49.002] <TB0>     INFO: 2560 events read in total (245ms).
[15:31:49.002] <TB0>     INFO: Test took 1466ms.
[15:31:51.027] <TB0>     INFO: PixTestPhOptimization::doTest() done, duration: 471 seconds
[15:31:51.028] <TB0>     INFO: PH scale (per ROC):    75  77  80  79  80  81  78  65  78  82  76  87  74  80  75  88
[15:31:51.028] <TB0>     INFO: PH offset (per ROC):  171 189 176 180 178 167 170 194 179 171 189 155 170 167 171 171
[15:31:51.199] <TB0>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:31:51.202] <TB0>     INFO: ######################################################################
[15:31:51.202] <TB0>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:31:51.202] <TB0>     INFO: ######################################################################
[15:31:51.202] <TB0>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:31:51.213] <TB0>     INFO: scanning low vcal = 10
[15:31:51.555] <TB0>     INFO: Expecting 41600 events.
[15:31:55.285] <TB0>     INFO: 41600 events read in total (3015ms).
[15:31:55.285] <TB0>     INFO: Test took 4072ms.
[15:31:55.287] <TB0>     INFO: scanning low vcal = 20
[15:31:55.794] <TB0>     INFO: Expecting 41600 events.
[15:31:59.521] <TB0>     INFO: 41600 events read in total (3012ms).
[15:31:59.522] <TB0>     INFO: Test took 4235ms.
[15:31:59.523] <TB0>     INFO: scanning low vcal = 30
[15:32:00.030] <TB0>     INFO: Expecting 41600 events.
[15:32:03.763] <TB0>     INFO: 41600 events read in total (3018ms).
[15:32:03.763] <TB0>     INFO: Test took 4240ms.
[15:32:03.765] <TB0>     INFO: scanning low vcal = 40
[15:32:04.269] <TB0>     INFO: Expecting 41600 events.
[15:32:08.518] <TB0>     INFO: 41600 events read in total (3535ms).
[15:32:08.519] <TB0>     INFO: Test took 4754ms.
[15:32:08.522] <TB0>     INFO: scanning low vcal = 50
[15:32:08.946] <TB0>     INFO: Expecting 41600 events.
[15:32:13.217] <TB0>     INFO: 41600 events read in total (3556ms).
[15:32:13.217] <TB0>     INFO: Test took 4695ms.
[15:32:13.220] <TB0>     INFO: scanning low vcal = 60
[15:32:13.644] <TB0>     INFO: Expecting 41600 events.
[15:32:17.919] <TB0>     INFO: 41600 events read in total (3560ms).
[15:32:17.920] <TB0>     INFO: Test took 4699ms.
[15:32:17.923] <TB0>     INFO: scanning low vcal = 70
[15:32:18.344] <TB0>     INFO: Expecting 41600 events.
[15:32:22.620] <TB0>     INFO: 41600 events read in total (3561ms).
[15:32:22.621] <TB0>     INFO: Test took 4698ms.
[15:32:22.624] <TB0>     INFO: scanning low vcal = 80
[15:32:23.043] <TB0>     INFO: Expecting 41600 events.
[15:32:27.324] <TB0>     INFO: 41600 events read in total (3566ms).
[15:32:27.324] <TB0>     INFO: Test took 4700ms.
[15:32:27.328] <TB0>     INFO: scanning low vcal = 90
[15:32:27.747] <TB0>     INFO: Expecting 41600 events.
[15:32:32.018] <TB0>     INFO: 41600 events read in total (3555ms).
[15:32:32.018] <TB0>     INFO: Test took 4690ms.
[15:32:32.022] <TB0>     INFO: scanning low vcal = 100
[15:32:32.443] <TB0>     INFO: Expecting 41600 events.
[15:32:36.848] <TB0>     INFO: 41600 events read in total (3690ms).
[15:32:36.848] <TB0>     INFO: Test took 4826ms.
[15:32:36.851] <TB0>     INFO: scanning low vcal = 110
[15:32:37.272] <TB0>     INFO: Expecting 41600 events.
[15:32:41.540] <TB0>     INFO: 41600 events read in total (3553ms).
[15:32:41.540] <TB0>     INFO: Test took 4689ms.
[15:32:41.543] <TB0>     INFO: scanning low vcal = 120
[15:32:41.967] <TB0>     INFO: Expecting 41600 events.
[15:32:46.241] <TB0>     INFO: 41600 events read in total (3559ms).
[15:32:46.242] <TB0>     INFO: Test took 4699ms.
[15:32:46.245] <TB0>     INFO: scanning low vcal = 130
[15:32:46.667] <TB0>     INFO: Expecting 41600 events.
[15:32:50.943] <TB0>     INFO: 41600 events read in total (3561ms).
[15:32:50.943] <TB0>     INFO: Test took 4698ms.
[15:32:50.946] <TB0>     INFO: scanning low vcal = 140
[15:32:51.368] <TB0>     INFO: Expecting 41600 events.
[15:32:55.641] <TB0>     INFO: 41600 events read in total (3558ms).
[15:32:55.642] <TB0>     INFO: Test took 4696ms.
[15:32:55.645] <TB0>     INFO: scanning low vcal = 150
[15:32:56.066] <TB0>     INFO: Expecting 41600 events.
[15:33:00.342] <TB0>     INFO: 41600 events read in total (3562ms).
[15:33:00.343] <TB0>     INFO: Test took 4698ms.
[15:33:00.346] <TB0>     INFO: scanning low vcal = 160
[15:33:00.767] <TB0>     INFO: Expecting 41600 events.
[15:33:05.052] <TB0>     INFO: 41600 events read in total (3570ms).
[15:33:05.053] <TB0>     INFO: Test took 4707ms.
[15:33:05.056] <TB0>     INFO: scanning low vcal = 170
[15:33:05.477] <TB0>     INFO: Expecting 41600 events.
[15:33:09.742] <TB0>     INFO: 41600 events read in total (3550ms).
[15:33:09.743] <TB0>     INFO: Test took 4687ms.
[15:33:09.748] <TB0>     INFO: scanning low vcal = 180
[15:33:10.173] <TB0>     INFO: Expecting 41600 events.
[15:33:14.443] <TB0>     INFO: 41600 events read in total (3556ms).
[15:33:14.444] <TB0>     INFO: Test took 4696ms.
[15:33:14.447] <TB0>     INFO: scanning low vcal = 190
[15:33:14.867] <TB0>     INFO: Expecting 41600 events.
[15:33:19.119] <TB0>     INFO: 41600 events read in total (3537ms).
[15:33:19.119] <TB0>     INFO: Test took 4672ms.
[15:33:19.123] <TB0>     INFO: scanning low vcal = 200
[15:33:19.545] <TB0>     INFO: Expecting 41600 events.
[15:33:23.805] <TB0>     INFO: 41600 events read in total (3545ms).
[15:33:23.805] <TB0>     INFO: Test took 4682ms.
[15:33:23.808] <TB0>     INFO: scanning low vcal = 210
[15:33:24.234] <TB0>     INFO: Expecting 41600 events.
[15:33:28.503] <TB0>     INFO: 41600 events read in total (3554ms).
[15:33:28.503] <TB0>     INFO: Test took 4695ms.
[15:33:28.506] <TB0>     INFO: scanning low vcal = 220
[15:33:28.927] <TB0>     INFO: Expecting 41600 events.
[15:33:33.198] <TB0>     INFO: 41600 events read in total (3556ms).
[15:33:33.198] <TB0>     INFO: Test took 4692ms.
[15:33:33.202] <TB0>     INFO: scanning low vcal = 230
[15:33:33.628] <TB0>     INFO: Expecting 41600 events.
[15:33:37.891] <TB0>     INFO: 41600 events read in total (3549ms).
[15:33:37.892] <TB0>     INFO: Test took 4690ms.
[15:33:37.895] <TB0>     INFO: scanning low vcal = 240
[15:33:38.318] <TB0>     INFO: Expecting 41600 events.
[15:33:42.578] <TB0>     INFO: 41600 events read in total (3545ms).
[15:33:42.578] <TB0>     INFO: Test took 4683ms.
[15:33:42.581] <TB0>     INFO: scanning low vcal = 250
[15:33:43.004] <TB0>     INFO: Expecting 41600 events.
[15:33:47.273] <TB0>     INFO: 41600 events read in total (3554ms).
[15:33:47.273] <TB0>     INFO: Test took 4691ms.
[15:33:47.277] <TB0>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:33:47.699] <TB0>     INFO: Expecting 41600 events.
[15:33:51.959] <TB0>     INFO: 41600 events read in total (3546ms).
[15:33:51.960] <TB0>     INFO: Test took 4683ms.
[15:33:51.963] <TB0>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:33:52.385] <TB0>     INFO: Expecting 41600 events.
[15:33:56.651] <TB0>     INFO: 41600 events read in total (3551ms).
[15:33:56.652] <TB0>     INFO: Test took 4689ms.
[15:33:56.655] <TB0>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:33:57.076] <TB0>     INFO: Expecting 41600 events.
[15:34:01.346] <TB0>     INFO: 41600 events read in total (3556ms).
[15:34:01.348] <TB0>     INFO: Test took 4693ms.
[15:34:01.351] <TB0>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:34:01.772] <TB0>     INFO: Expecting 41600 events.
[15:34:06.041] <TB0>     INFO: 41600 events read in total (3555ms).
[15:34:06.042] <TB0>     INFO: Test took 4691ms.
[15:34:06.045] <TB0>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:34:06.467] <TB0>     INFO: Expecting 41600 events.
[15:34:10.732] <TB0>     INFO: 41600 events read in total (3550ms).
[15:34:10.732] <TB0>     INFO: Test took 4687ms.
[15:34:11.276] <TB0>     INFO: PixTestGainPedestal::measure() done 
[15:34:11.279] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:34:11.279] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:34:11.279] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:34:11.279] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:34:11.279] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:34:11.280] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:34:11.280] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:34:11.280] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:34:11.280] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:34:11.280] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:34:11.281] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:34:11.281] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:34:11.281] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:34:11.281] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:34:11.281] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:34:11.281] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:34:50.202] <TB0>     INFO: PixTestGainPedestal::fit() done
[15:34:50.203] <TB0>     INFO: non-linearity mean:  0.958 0.956 0.963 0.955 0.962 0.966 0.957 0.958 0.954 0.961 0.935 0.954 0.950 0.964 0.960 0.958
[15:34:50.203] <TB0>     INFO: non-linearity RMS:   0.005 0.006 0.005 0.006 0.004 0.006 0.005 0.006 0.007 0.005 0.018 0.006 0.007 0.004 0.006 0.006
[15:34:50.203] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-1-41_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:34:50.226] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-1-41_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:34:50.249] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-1-41_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:34:50.272] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-1-41_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:34:50.295] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-1-41_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:34:50.318] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-1-41_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:34:50.341] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-1-41_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:34:50.364] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-1-41_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:34:50.387] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-1-41_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:34:50.410] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-1-41_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:34:50.433] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-1-41_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:34:50.455] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-1-41_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:34:50.478] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-1-41_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:34:50.502] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-1-41_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:34:50.525] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-1-41_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:34:50.548] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-1-41_FPIXTest-17C-Nebraska-160427-1403_2016-04-27_14h03m_1461783800//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:34:50.571] <TB0>     INFO: PixTestGainPedestal::doTest() done, duration: 179 seconds
[15:34:50.571] <TB0>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:34:50.578] <TB0>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:34:50.578] <TB0>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:34:50.581] <TB0>     INFO: ######################################################################
[15:34:50.581] <TB0>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:34:50.581] <TB0>     INFO: ######################################################################
[15:34:50.584] <TB0>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:34:50.594] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:34:50.594] <TB0>     INFO:     run 1 of 1
[15:34:50.594] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:34:50.939] <TB0>     INFO: Expecting 3120000 events.
[15:35:42.533] <TB0>     INFO: 1308470 events read in total (50879ms).
[15:36:33.300] <TB0>     INFO: 2616785 events read in total (101646ms).
[15:36:53.222] <TB0>     INFO: 3120000 events read in total (121569ms).
[15:36:53.269] <TB0>     INFO: Test took 122676ms.
[15:36:53.343] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:36:53.464] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:36:54.831] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:36:56.260] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:36:57.638] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:36:59.091] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:37:00.451] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:37:01.897] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:37:03.275] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:37:04.667] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:37:06.111] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:37:07.479] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:37:08.987] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:37:10.353] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:37:11.753] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:37:13.064] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:37:14.459] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:37:15.829] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 409645056
[15:37:15.862] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:37:15.862] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 71.936, RMS = 1.67145
[15:37:15.862] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 81
[15:37:15.862] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:37:15.862] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.2721, RMS = 1.7487
[15:37:15.862] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[15:37:15.863] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:37:15.863] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.2106, RMS = 1.32182
[15:37:15.863] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[15:37:15.863] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:37:15.863] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.7046, RMS = 1.82522
[15:37:15.863] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[15:37:15.864] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:37:15.865] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.9997, RMS = 1.16994
[15:37:15.865] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:37:15.865] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:37:15.865] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.1193, RMS = 1.2517
[15:37:15.865] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:37:15.866] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:37:15.866] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.1094, RMS = 1.70488
[15:37:15.866] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[15:37:15.866] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:37:15.866] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.3241, RMS = 1.6196
[15:37:15.866] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[15:37:15.867] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:37:15.867] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.8327, RMS = 1.38552
[15:37:15.867] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:37:15.867] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:37:15.867] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.56, RMS = 1.66917
[15:37:15.867] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:37:15.868] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:37:15.868] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.0186, RMS = 1.6433
[15:37:15.868] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[15:37:15.868] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:37:15.868] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.6972, RMS = 1.63302
[15:37:15.868] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[15:37:15.869] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:37:15.869] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 71.5112, RMS = 2.18045
[15:37:15.869] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:37:15.869] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:37:15.869] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.7639, RMS = 2.21826
[15:37:15.869] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:37:15.871] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:37:15.871] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.8639, RMS = 1.18648
[15:37:15.871] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:37:15.871] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:37:15.871] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.5054, RMS = 1.41009
[15:37:15.871] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:37:15.872] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:37:15.872] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.4461, RMS = 1.55122
[15:37:15.872] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[15:37:15.872] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:37:15.872] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.9578, RMS = 1.47134
[15:37:15.872] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[15:37:15.873] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:37:15.873] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.5773, RMS = 1.27781
[15:37:15.873] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:37:15.873] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:37:15.873] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.2953, RMS = 1.28375
[15:37:15.873] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:37:15.874] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:37:15.874] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 99.2731, RMS = 1.84006
[15:37:15.874] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 109
[15:37:15.874] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:37:15.874] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 98.7027, RMS = 1.93789
[15:37:15.874] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 109
[15:37:15.875] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:37:15.875] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.5586, RMS = 0.971935
[15:37:15.875] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:37:15.875] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:37:15.875] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.8809, RMS = 1.06472
[15:37:15.875] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:37:15.877] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:37:15.877] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.623, RMS = 1.06315
[15:37:15.877] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:37:15.877] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:37:15.877] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.0822, RMS = 1.05502
[15:37:15.877] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:37:15.878] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:37:15.878] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 61.7693, RMS = 1.43008
[15:37:15.878] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 69
[15:37:15.878] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:37:15.878] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 61.609, RMS = 1.56305
[15:37:15.878] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 70
[15:37:15.879] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:37:15.879] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.4943, RMS = 1.12741
[15:37:15.879] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[15:37:15.879] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:37:15.879] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.052, RMS = 1.14218
[15:37:15.879] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:37:15.880] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:37:15.880] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.6463, RMS = 1.0085
[15:37:15.880] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:37:15.880] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:37:15.880] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.1803, RMS = 1.33495
[15:37:15.880] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:37:15.883] <TB0>     INFO: PixTestBB3Map::doTest() done, duration: 145 seconds
[15:37:15.883] <TB0>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[15:37:15.883] <TB0>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:37:15.980] <TB0>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:37:15.980] <TB0>     INFO: enter test to run
[15:37:15.980] <TB0>     INFO:   test:  no parameter change
[15:37:15.981] <TB0>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 385.9mA
[15:37:15.982] <TB0>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 527.4mA
[15:37:15.982] <TB0>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.3 C
[15:37:15.982] <TB0>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:37:16.459] <TB0>    QUIET: Connection to board 133 closed.
[15:37:16.470] <TB0>     INFO: pXar: this is the end, my friend
[15:37:16.470] <TB0>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
