/* $Id: pb_chip_regs.c,v 1.10 Broadcom SDK $
 * $Copyright: Copyright 2012 Broadcom Corporation.
 * This program is the proprietary software of Broadcom Corporation
 * and/or its licensors, and may only be used, duplicated, modified
 * or distributed pursuant to the terms and conditions of a separate,
 * written license agreement executed between you and Broadcom
 * (an "Authorized License").  Except as set forth in an Authorized
 * License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and
 * Broadcom expressly reserves all rights in and to the Software
 * and all intellectual property rights therein.  IF YOU HAVE
 * NO AUTHORIZED LICENSE, THEN YOU HAVE NO RIGHT TO USE THIS SOFTWARE
 * IN ANY WAY, AND SHOULD IMMEDIATELY NOTIFY BROADCOM AND DISCONTINUE
 * ALL USE OF THE SOFTWARE.  
 *  
 * Except as expressly set forth in the Authorized License,
 *  
 * 1.     This program, including its structure, sequence and organization,
 * constitutes the valuable trade secrets of Broadcom, and you shall use
 * all reasonable efforts to protect the confidentiality thereof,
 * and to use this information only in connection with your use of
 * Broadcom integrated circuit products.
 *  
 * 2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS
 * PROVIDED "AS IS" AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES,
 * REPRESENTATIONS OR WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY,
 * OR OTHERWISE, WITH RESPECT TO THE SOFTWARE.  BROADCOM SPECIFICALLY
 * DISCLAIMS ANY AND ALL IMPLIED WARRANTIES OF TITLE, MERCHANTABILITY,
 * NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF VIRUSES,
 * ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR
 * CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING
 * OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 * 
 * 3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL
 * BROADCOM OR ITS LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL,
 * INCIDENTAL, SPECIAL, INDIRECT, OR EXEMPLARY DAMAGES WHATSOEVER
 * ARISING OUT OF OR IN ANY WAY RELATING TO YOUR USE OF OR INABILITY
 * TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF
 * THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR USD 1.00,
 * WHICHEVER IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING
 * ANY FAILURE OF ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.$
*/
/******************************************************************
*
* FILENAME:       soc_pb_chip_regs.c
*
* MODULE PREFIX:  chip_regs
*
* FILE DESCRIPTION:
*
* REMARKS:
* SW License Agreement: Dune Networks (c). CONFIDENTIAL PROPRIETARY INFORMATION.
* Any use of this Software is subject to Software License Agreement
* included in the Driver User Manual of this device.
* Any use of this Software constitutes an agreement to the terms
* of the above Software License Agreement.
******************************************************************/

/*************
 * INCLUDES  *
 *************/
/* { */

#include <soc/dpp/SAND/Utils/sand_header.h>
 
#include <soc/dpp/Petra/PB_TM/pb_chip_regs.h>
#include <soc/dpp/Petra/PB_TM/pb_framework.h>
#include <soc/dpp/Petra/PB_TM/pb_api_framework.h>

/* } */

/*************
 * DEFINES   *
 *************/
/* { */

/* Offset in number-of-registers between ILKN-0 and ILKN-1 */
#define SOC_PB_REG_ILKN_CTRL_0_1_OFFSET_REGS    5

/* } */

/*************
 *  MACROS   *
 *************/
/* { */

#define  SOC_PB_DB_REG_SET(reg, base_value, step_value) \
    reg.addr.base = base_value; \
    reg.addr.step = step_value

#define  SOC_PB_DB_REG_FLD_SET(fld_value, base_value, step_value, msb_value, lsb_value) \
  soc_pb_reg_fld_set(fld_value, base_value, step_value, msb_value, lsb_value)

/* } */

/*************
 * TYPE DEFS *
 *************/
/* { */

/* } */

/*************
 * GLOBALS   *
 *************/
/* { */
static SOC_PB_REGS  Soc_pb_regs;
static uint8    Soc_pb_regs_initialized = FALSE;
/* } */

/*************
 * FUNCTIONS *
 *************/
/* { */

/*****************************************************
*NAME
* soc_pb_reg_fld_set
*TYPE:
*  PROC
*FUNCTION:
*  Sets a pb register field
*INPUT:
*  SOC_SAND_DIRECT:
*    SOC_PETRA_REG_FIELD *field - pointer to pb register field structure
*    uint32    base - base address of the register
*    uint16    step - if the block may have multiple instances
*                       (appear at multiple addresses),
*                       this is the offset between
*                       two such subsequent instances.
*    uint8  msb -  field most significant bit
*    uint8  lsb -  field least significant bit
*  SOC_SAND_INDIRECT:
*    None.
*OUTPUT:
*  SOC_SAND_DIRECT:
*    None.
*  SOC_SAND_INDIRECT:
*    field.
*REMARKS:
*    None.
*SEE ALSO:
*****************************************************/
STATIC void
  soc_pb_reg_fld_set(
    SOC_PETRA_REG_FIELD *field,
    uint32         base,
    uint16         step,
    uint8       msb,
    uint8       lsb
  )
{
   field->addr.base = base;
   field->addr.step = step;
   field->msb  = msb;
   field->lsb  = lsb;
   return;
}

/* Block registers initialization: ECI */
STATIC void
  soc_pb_regs_init_ECI(void)
{
  uint8
    fld_idx;

  Soc_pb_regs.eci.nof_instances = SOC_PB_BLK_NOF_INSTANCES_ECI;
  Soc_pb_regs.eci.addr.base = sizeof(uint32) * 0x0000;
  Soc_pb_regs.eci.addr.step = sizeof(uint32) * 0x0000;

  /* Version Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.eci.version_reg, sizeof(uint32) * 0x0000, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.version_reg.chip_type), sizeof(uint32) * 0x0000, sizeof(uint32) * 0x0000, 23, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.version_reg.dbg_ver), sizeof(uint32) * 0x0000, sizeof(uint32) * 0x0000, 27, 24);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.version_reg.chip_ver), sizeof(uint32) * 0x0000, sizeof(uint32) * 0x0000, 31, 28);

  /* Identification Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.eci.identification_reg, sizeof(uint32) * 0x0001, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.identification_reg.pipe_id), sizeof(uint32) * 0x0001, sizeof(uint32) * 0x0000, 10, 0);

  /* Soc_petra-C fix      */
  SOC_PB_DB_REG_SET(Soc_pb_regs.eci.soc_petra_c_fix, sizeof(uint32) * 0x0002, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.soc_petra_c_fix.oob_fix_en), sizeof(uint32) * 0x0002, sizeof(uint32) * 0x0000, 0, 0);

  /* Spare register. Used by SW for management flags                 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.eci.spare_flags_reg, sizeof(uint32) * 0x0003, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.spare_flags_reg.hot_init_done), sizeof(uint32) * 0x0003, sizeof(uint32) * 0x0000, 29, 29);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.spare_flags_reg.pp_enable), sizeof(uint32) * 0x0003, sizeof(uint32) * 0x0000, 30, 30);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.spare_flags_reg.sch_flow_ipf_is_prop_not_inverse), sizeof(uint32) * 0x0003, sizeof(uint32) * 0x0000, 31, 31);

  /* Unicast Dbuff Pointers Start */
  SOC_PB_DB_REG_SET(Soc_pb_regs.eci.unicast_dbuff_pointers_start_reg, sizeof(uint32) * 0x0007, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.unicast_dbuff_pointers_start_reg.uc_db_ptr_start), sizeof(uint32) * 0x0007, sizeof(uint32) * 0x0000, 20, 0);

  /* Unicast Dbuff Pointers End */
  SOC_PB_DB_REG_SET(Soc_pb_regs.eci.unicast_dbuff_pointers_end_reg, sizeof(uint32) * 0x0008, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.unicast_dbuff_pointers_end_reg.uc_db_ptr_end), sizeof(uint32) * 0x0008, sizeof(uint32) * 0x0000, 20, 0);

  /* Mini Multicast Dbuff Pointers Start */
  SOC_PB_DB_REG_SET(Soc_pb_regs.eci.mini_multicast_dbuff_pointers_start_reg, sizeof(uint32) * 0x0009, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.mini_multicast_dbuff_pointers_start_reg.mn_mul_db_ptr_start), sizeof(uint32) * 0x0009, sizeof(uint32) * 0x0000, 20, 0);

  /* Mini Multicast Dbuff Pointers End */
  SOC_PB_DB_REG_SET(Soc_pb_regs.eci.mini_multicast_dbuff_pointers_end_reg, sizeof(uint32) * 0x000a, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.mini_multicast_dbuff_pointers_end_reg.mn_mul_db_ptr_end), sizeof(uint32) * 0x000a, sizeof(uint32) * 0x0000, 20, 0);

  /* Full Multicast Dbuff Pointers Start */
  SOC_PB_DB_REG_SET(Soc_pb_regs.eci.full_multicast_dbuff_pointers_start_reg, sizeof(uint32) * 0x000b, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.full_multicast_dbuff_pointers_start_reg.fl_mul_db_ptr_start), sizeof(uint32) * 0x000b, sizeof(uint32) * 0x0000, 20, 0);

  /* Full Multicast Dbuff Pointers End */
  SOC_PB_DB_REG_SET(Soc_pb_regs.eci.full_multicast_dbuff_pointers_end_reg, sizeof(uint32) * 0x000c, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.full_multicast_dbuff_pointers_end_reg.fl_mul_db_ptr_end), sizeof(uint32) * 0x000c, sizeof(uint32) * 0x0000, 20, 0);

  /* Soc_petra Soft Reset */
  SOC_PB_DB_REG_SET(Soc_pb_regs.eci.soc_petra_soft_reset_reg, sizeof(uint32) * 0x000d, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.soc_petra_soft_reset_reg.mas_reset), sizeof(uint32) * 0x000d, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.soc_petra_soft_reset_reg.malga_reset), sizeof(uint32) * 0x000d, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.soc_petra_soft_reset_reg.malgb_reset), sizeof(uint32) * 0x000d, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.soc_petra_soft_reset_reg.sch_reset), sizeof(uint32) * 0x000d, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.soc_petra_soft_reset_reg.ihp_reset), sizeof(uint32) * 0x000d, sizeof(uint32) * 0x0000, 4, 4);
  for (fld_idx = 0; fld_idx < SOC_PB_BLK_NOF_INSTANCES_DRC; fld_idx++)
  {
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.soc_petra_soft_reset_reg.dprc_reset[fld_idx]), sizeof(uint32) * 0x000d, sizeof(uint32) * 0x0000, (uint8)(5 + fld_idx), (uint8)(5 + fld_idx));
  }
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.soc_petra_soft_reset_reg.irdp_reset), sizeof(uint32) * 0x000d, sizeof(uint32) * 0x0000, 11, 11);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.soc_petra_soft_reset_reg.mmu_reset), sizeof(uint32) * 0x000d, sizeof(uint32) * 0x0000, 12, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.soc_petra_soft_reset_reg.egq_reset), sizeof(uint32) * 0x000d, sizeof(uint32) * 0x0000, 13, 13);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.soc_petra_soft_reset_reg.epni_reset), sizeof(uint32) * 0x000d, sizeof(uint32) * 0x0000, 14, 14);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.soc_petra_soft_reset_reg.fdrc_reset), sizeof(uint32) * 0x000d, sizeof(uint32) * 0x0000, 15, 15);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.soc_petra_soft_reset_reg.pts_reset), sizeof(uint32) * 0x000d, sizeof(uint32) * 0x0000, 16, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.soc_petra_soft_reset_reg.iqm_reset), sizeof(uint32) * 0x000d, sizeof(uint32) * 0x0000, 17, 17);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.soc_petra_soft_reset_reg.olp_reset), sizeof(uint32) * 0x000d, sizeof(uint32) * 0x0000, 18, 18);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.soc_petra_soft_reset_reg.mdio_reset), sizeof(uint32) * 0x000d, sizeof(uint32) * 0x0000, 19, 19);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.soc_petra_soft_reset_reg.cfc_reset), sizeof(uint32) * 0x000d, sizeof(uint32) * 0x0000, 20, 20);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.soc_petra_soft_reset_reg.mcc_reset), sizeof(uint32) * 0x000d, sizeof(uint32) * 0x0000, 21, 21);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.soc_petra_soft_reset_reg.qdio_reset), sizeof(uint32) * 0x000d, sizeof(uint32) * 0x0000, 22, 22);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.soc_petra_soft_reset_reg.nbi_reset), sizeof(uint32) * 0x000d, sizeof(uint32) * 0x0000, 23, 23);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.soc_petra_soft_reset_reg.mbu_reset), sizeof(uint32) * 0x000d, sizeof(uint32) * 0x0000, 24, 24);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.soc_petra_soft_reset_reg.ihb_reset), sizeof(uint32) * 0x000d, sizeof(uint32) * 0x0000, 25, 25);
  for (fld_idx = 0; fld_idx < SOC_PB_BLK_NOF_INSTANCES_DRC; fld_idx++)
  {
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.soc_petra_soft_reset_reg.dprc_dc_reset[fld_idx]), sizeof(uint32) * 0x000d, sizeof(uint32) * 0x0000, (uint8)(26 + fld_idx), (uint8)(26 + fld_idx));
  }

  /* Soc_petra Soft Init */
  SOC_PB_DB_REG_SET(Soc_pb_regs.eci.soc_petra_soft_init_reg, sizeof(uint32) * 0x000e, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.soc_petra_soft_init_reg.ips_init), sizeof(uint32) * 0x000e, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.soc_petra_soft_init_reg.iqm_init), sizeof(uint32) * 0x000e, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.soc_petra_soft_init_reg.qdr_init), sizeof(uint32) * 0x000e, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.soc_petra_soft_init_reg.ipt_init), sizeof(uint32) * 0x000e, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.soc_petra_soft_init_reg.mmu_init), sizeof(uint32) * 0x000e, sizeof(uint32) * 0x0000, 4, 4);

  for (fld_idx = 0; fld_idx < SOC_PB_BLK_NOF_INSTANCES_DRC; fld_idx++)
  {
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.soc_petra_soft_init_reg.dprc_init[fld_idx]), sizeof(uint32) * 0x000e, sizeof(uint32) * 0x0000, (5 + fld_idx), (5 + fld_idx));
  }

  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.soc_petra_soft_init_reg.ire_init), sizeof(uint32) * 0x000e, sizeof(uint32) * 0x0000, 11, 11);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.soc_petra_soft_init_reg.ihp_init), sizeof(uint32) * 0x000e, sizeof(uint32) * 0x0000, 12, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.soc_petra_soft_init_reg.idr_init), sizeof(uint32) * 0x000e, sizeof(uint32) * 0x0000, 13, 13);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.soc_petra_soft_init_reg.irr_init), sizeof(uint32) * 0x000e, sizeof(uint32) * 0x0000, 14, 14);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.soc_petra_soft_init_reg.fdt_init), sizeof(uint32) * 0x000e, sizeof(uint32) * 0x0000, 15, 15);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.soc_petra_soft_init_reg.fdr_init), sizeof(uint32) * 0x000e, sizeof(uint32) * 0x0000, 16, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.soc_petra_soft_init_reg.fct_init), sizeof(uint32) * 0x000e, sizeof(uint32) * 0x0000, 17, 17);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.soc_petra_soft_init_reg.fcr_init), sizeof(uint32) * 0x000e, sizeof(uint32) * 0x0000, 18, 18);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.soc_petra_soft_init_reg.rtp_init), sizeof(uint32) * 0x000e, sizeof(uint32) * 0x0000, 19, 19);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.soc_petra_soft_init_reg.egq_init), sizeof(uint32) * 0x000e, sizeof(uint32) * 0x0000, 20, 20);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.soc_petra_soft_init_reg.epni_init), sizeof(uint32) * 0x000e, sizeof(uint32) * 0x0000, 21, 21);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.soc_petra_soft_init_reg.maca_init), sizeof(uint32) * 0x000e, sizeof(uint32) * 0x0000, 22, 22);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.soc_petra_soft_init_reg.macb_init), sizeof(uint32) * 0x000e, sizeof(uint32) * 0x0000, 23, 23);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.soc_petra_soft_init_reg.macc_init), sizeof(uint32) * 0x000e, sizeof(uint32) * 0x0000, 24, 24);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.soc_petra_soft_init_reg.sch_init), sizeof(uint32) * 0x000e, sizeof(uint32) * 0x0000, 25, 25);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.soc_petra_soft_init_reg.olp_init), sizeof(uint32) * 0x000e, sizeof(uint32) * 0x0000, 26, 26);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.soc_petra_soft_init_reg.msw_init), sizeof(uint32) * 0x000e, sizeof(uint32) * 0x0000, 27, 27);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.soc_petra_soft_init_reg.nbi_init), sizeof(uint32) * 0x000e, sizeof(uint32) * 0x0000, 28, 28);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.soc_petra_soft_init_reg.malga_init), sizeof(uint32) * 0x000e, sizeof(uint32) * 0x0000, 29, 29);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.soc_petra_soft_init_reg.malgb_init), sizeof(uint32) * 0x000e, sizeof(uint32) * 0x0000, 30, 30);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.soc_petra_soft_init_reg.ihb_init), sizeof(uint32) * 0x000e, sizeof(uint32) * 0x0000, 31, 31);

  /* Ingress Shaping Queue Boundaries */
  SOC_PB_DB_REG_SET(Soc_pb_regs.eci.ingress_shaping_queue_boundaries_reg, sizeof(uint32) * 0x000f, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.ingress_shaping_queue_boundaries_reg.isp_qnum_low), sizeof(uint32) * 0x000f, sizeof(uint32) * 0x0000, 14, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.ingress_shaping_queue_boundaries_reg.isp_qnum_high), sizeof(uint32) * 0x000f, sizeof(uint32) * 0x0000, 30, 16);

  /* Fabric Multicast Queue Boundaries */
  SOC_PB_DB_REG_SET(Soc_pb_regs.eci.fabric_multicast_queue_boundaries_reg, sizeof(uint32) * 0x0010, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.fabric_multicast_queue_boundaries_reg.fmc_qnum_low), sizeof(uint32) * 0x0010, sizeof(uint32) * 0x0000, 14, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.fabric_multicast_queue_boundaries_reg.fmc_qnum_high), sizeof(uint32) * 0x0010, sizeof(uint32) * 0x0000, 30, 16);

  /* Drc Bist Enables */
  SOC_PB_DB_REG_SET(Soc_pb_regs.eci.drc_bist_enables_reg, sizeof(uint32) * 0x0011, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.drc_bist_enables_reg.drca_bist_en), sizeof(uint32) * 0x0011, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.drc_bist_enables_reg.drcb_bist_en), sizeof(uint32) * 0x0011, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.drc_bist_enables_reg.drcc_bist_en), sizeof(uint32) * 0x0011, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.drc_bist_enables_reg.drcd_bist_en), sizeof(uint32) * 0x0011, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.drc_bist_enables_reg.drce_bist_en), sizeof(uint32) * 0x0011, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.drc_bist_enables_reg.drcf_bist_en), sizeof(uint32) * 0x0011, sizeof(uint32) * 0x0000, 5, 5);
  for (fld_idx = 0; fld_idx < SOC_PB_DRC_NOF_BIST_ENABLES; ++fld_idx)
  {
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.drc_bist_enables_reg.drcs_bist_en[fld_idx]), sizeof(uint32) * 0x0011 , sizeof(uint32) * 0x0000, fld_idx, fld_idx);
  }

  /* General Controls */
  SOC_PB_DB_REG_SET(Soc_pb_regs.eci.general_controls_reg, sizeof(uint32) * 0x0012, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.general_controls_reg.fsc_en), sizeof(uint32) * 0x0012, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.general_controls_reg.mesh_mode), sizeof(uint32) * 0x0012, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.general_controls_reg.sel_stat_data_out), sizeof(uint32) * 0x0012, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.general_controls_reg.stat_ddr_mode), sizeof(uint32) * 0x0012, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.general_controls_reg.stat_tag_en), sizeof(uint32) * 0x0012, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.general_controls_reg.qdr_par_sel), sizeof(uint32) * 0x0012, sizeof(uint32) * 0x0000, 5, 5);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.general_controls_reg.add_dram_crc), sizeof(uint32) * 0x0012, sizeof(uint32) * 0x0000, 6, 6);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.general_controls_reg.no_fab_crc), sizeof(uint32) * 0x0012, sizeof(uint32) * 0x0000, 7, 7);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.general_controls_reg.en_16k_mul), sizeof(uint32) * 0x0012, sizeof(uint32) * 0x0000, 8, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.general_controls_reg.tdm_mode), sizeof(uint32) * 0x0012, sizeof(uint32) * 0x0000, 9, 9);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.general_controls_reg.stat_oe), sizeof(uint32) * 0x0012, sizeof(uint32) * 0x0000, 10, 10);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.general_controls_reg.dbuff_size), sizeof(uint32) * 0x0012, sizeof(uint32) * 0x0000, 17, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.general_controls_reg.hdr_type), sizeof(uint32) * 0x0012, sizeof(uint32) * 0x0000, 25, 24);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.general_controls_reg.stat_out_phase), sizeof(uint32) * 0x0012, sizeof(uint32) * 0x0000, 29, 28);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.general_controls_reg.oc768c_mode), sizeof(uint32) * 0x0012, sizeof(uint32) * 0x0000, 31, 30);

  /* System Headers Configuration 0 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.eci.system_headers_configuration_0_reg, sizeof(uint32) * 0x0016, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.system_headers_configuration_0_reg.ftmh_ext),               sizeof(uint32) * 0x0016, sizeof(uint32) * 0x0000, 1, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.system_headers_configuration_0_reg.ftmh_lb_key_ext_enable), sizeof(uint32) * 0x0016, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.system_headers_configuration_0_reg.ftmh_lb_key_ext_mode),   sizeof(uint32) * 0x0016, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.system_headers_configuration_0_reg.add_pph_eep_ext),        sizeof(uint32) * 0x0016, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.system_headers_configuration_0_reg.pph_petra_a_compatible), sizeof(uint32) * 0x0016, sizeof(uint32) * 0x0000, 5, 5);

  /* Endian Mode */
  SOC_PB_DB_REG_SET(Soc_pb_regs.eci.endian_mode_reg, sizeof(uint32) * 0x0017, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.endian_mode_reg.little_endian), sizeof(uint32) * 0x0017, sizeof(uint32) * 0x0000, 31, 0);

  /* Byte Access Order */
  SOC_PB_DB_REG_SET(Soc_pb_regs.eci.byte_access_order_reg, sizeof(uint32) * 0x0018, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.byte_access_order_reg.fourth_byte_access), sizeof(uint32) * 0x0018, sizeof(uint32) * 0x0000, 1, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.byte_access_order_reg.third_byte_access), sizeof(uint32) * 0x0018, sizeof(uint32) * 0x0000, 3, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.byte_access_order_reg.second_byte_access), sizeof(uint32) * 0x0018, sizeof(uint32) * 0x0000, 5, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.byte_access_order_reg.first_byte_access), sizeof(uint32) * 0x0018, sizeof(uint32) * 0x0000, 7, 6);

  /* Test Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.eci.test_reg, sizeof(uint32) * 0x001a, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.test_reg.test_register), sizeof(uint32) * 0x001a, sizeof(uint32) * 0x0000, 31, 0);

  /* Power Down Configurations */
  SOC_PB_DB_REG_SET(Soc_pb_regs.eci.power_down_configurations_reg, sizeof(uint32) * 0x001b, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.power_down_configurations_reg.maca_pd), sizeof(uint32) * 0x001b, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.power_down_configurations_reg.macb_pd), sizeof(uint32) * 0x001b, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.power_down_configurations_reg.macc_pd), sizeof(uint32) * 0x001b, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.power_down_configurations_reg.msw_pd), sizeof(uint32) * 0x001b, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.power_down_configurations_reg.malga_pd), sizeof(uint32) * 0x001b, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.power_down_configurations_reg.malgb_pd), sizeof(uint32) * 0x001b, sizeof(uint32) * 0x0000, 5, 5);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.power_down_configurations_reg.dprca_pd), sizeof(uint32) * 0x001b, sizeof(uint32) * 0x0000, 6, 6);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.power_down_configurations_reg.dprcb_pd), sizeof(uint32) * 0x001b, sizeof(uint32) * 0x0000, 7, 7);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.power_down_configurations_reg.dprcc_pd), sizeof(uint32) * 0x001b, sizeof(uint32) * 0x0000, 8, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.power_down_configurations_reg.dprcd_pd), sizeof(uint32) * 0x001b, sizeof(uint32) * 0x0000, 9, 9);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.power_down_configurations_reg.dprce_pd), sizeof(uint32) * 0x001b, sizeof(uint32) * 0x0000, 10, 10);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.power_down_configurations_reg.dprcf_pd), sizeof(uint32) * 0x001b, sizeof(uint32) * 0x0000, 13, 13);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.power_down_configurations_reg.qdio_pd), sizeof(uint32) * 0x001b, sizeof(uint32) * 0x0000, 14, 14);

  /* Cpu Streaming Interface Configurations */
  SOC_PB_DB_REG_SET(Soc_pb_regs.eci.cpu_streaming_interface_configurations_reg, sizeof(uint32) * 0x001c, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.cpu_streaming_interface_configurations_reg.cpuif_multi_port_mode), sizeof(uint32) * 0x001c, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.cpu_streaming_interface_configurations_reg.cpuif_enable_timeoutcnt), sizeof(uint32) * 0x001c, sizeof(uint32) * 0x0000, 8, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.cpu_streaming_interface_configurations_reg.cpuif_timeout_prd), sizeof(uint32) * 0x001c, sizeof(uint32) * 0x0000, 22, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.cpu_streaming_interface_configurations_reg.cpuif_quiet_mode), sizeof(uint32) * 0x001c, sizeof(uint32) * 0x0000, 24, 24);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.cpu_streaming_interface_configurations_reg.cpuif_no_dis_bad_parity), sizeof(uint32) * 0x001c, sizeof(uint32) * 0x0000, 25, 25);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.cpu_streaming_interface_configurations_reg.cpuif_dis_pkt_streaming), sizeof(uint32) * 0x001c, sizeof(uint32) * 0x0000, 26, 26);

  /* Olp Streaming Interface Configurations */
  SOC_PB_DB_REG_SET(Soc_pb_regs.eci.olp_streaming_interface_configurations_reg, sizeof(uint32) * 0x001d, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.olp_streaming_interface_configurations_reg.olpif_enable_timeoutcnt), sizeof(uint32) * 0x001d, sizeof(uint32) * 0x0000, 8, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.olp_streaming_interface_configurations_reg.olpif_timeout_prd), sizeof(uint32) * 0x001d, sizeof(uint32) * 0x0000, 22, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.olp_streaming_interface_configurations_reg.olpif_quiet_mode), sizeof(uint32) * 0x001d, sizeof(uint32) * 0x0000, 24, 24);

  /* Cpu Streaming Interface Interrupts */
  SOC_PB_DB_REG_SET(Soc_pb_regs.eci.cpu_streaming_if_interrupts_reg, sizeof(uint32) * 0x001e, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.cpu_streaming_if_interrupts_reg.cpuif_rx_pkt_prty_err), sizeof(uint32) * 0x001e, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.cpu_streaming_if_interrupts_reg.cpuif_rx_cmd_prty_err), sizeof(uint32) * 0x001e, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.cpu_streaming_if_interrupts_reg.cpuif_rx_pkt_seq_err), sizeof(uint32) * 0x001e, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.cpu_streaming_if_interrupts_reg.cpuif_rx_cmd_type_err), sizeof(uint32) * 0x001e, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.cpu_streaming_if_interrupts_reg.cpuif_rx_cmd_seq_err), sizeof(uint32) * 0x001e, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.cpu_streaming_if_interrupts_reg.cpuif_read_reg_timeout), sizeof(uint32) * 0x001e, sizeof(uint32) * 0x0000, 5, 5);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.cpu_streaming_if_interrupts_reg.cpuif_tx_sop_err), sizeof(uint32) * 0x001e, sizeof(uint32) * 0x0000, 8, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.cpu_streaming_if_interrupts_reg.cpuif_tx_eop_err), sizeof(uint32) * 0x001e, sizeof(uint32) * 0x0000, 9, 9);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.cpu_streaming_if_interrupts_reg.cpuif_bad_parity_data), sizeof(uint32) * 0x001e, sizeof(uint32) * 0x0000, 31, 16);

  /* Cpu Streaming Interface Interrupts Mask Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.eci.cpu_streaming_interface_interrupts_mask_reg, sizeof(uint32) * 0x001f, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.cpu_streaming_interface_interrupts_mask_reg.cpuif_rx_pkt_prty_err_mask), sizeof(uint32) * 0x001f, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.cpu_streaming_interface_interrupts_mask_reg.cpuif_rx_cmd_prty_err_mask), sizeof(uint32) * 0x001f, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.cpu_streaming_interface_interrupts_mask_reg.cpuif_rx_pkt_seq_err_mask), sizeof(uint32) * 0x001f, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.cpu_streaming_interface_interrupts_mask_reg.cpuif_rx_cmd_type_err_mask), sizeof(uint32) * 0x001f, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.cpu_streaming_interface_interrupts_mask_reg.cpuif_rx_cmd_seq_err_mask), sizeof(uint32) * 0x001f, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.cpu_streaming_interface_interrupts_mask_reg.cpuif_read_reg_timeout_mask), sizeof(uint32) * 0x001f, sizeof(uint32) * 0x0000, 5, 5);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.cpu_streaming_interface_interrupts_mask_reg.cpuif_tx_sop_err_mask), sizeof(uint32) * 0x001f, sizeof(uint32) * 0x0000, 8, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.cpu_streaming_interface_interrupts_mask_reg.cpuif_tx_eop_err_mask), sizeof(uint32) * 0x001f, sizeof(uint32) * 0x0000, 9, 9);

  /* Olp Streaming Interface Interrupts */
  SOC_PB_DB_REG_SET(Soc_pb_regs.eci.olp_streaming_interface_interrupts_reg, sizeof(uint32) * 0x0020, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.olp_streaming_interface_interrupts_reg.olpif_rx_pkt_seq_err), sizeof(uint32) * 0x0020, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.olp_streaming_interface_interrupts_reg.olpif_rx_cmd_type_err), sizeof(uint32) * 0x0020, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.olp_streaming_interface_interrupts_reg.olpif_rx_cmd_seq_err), sizeof(uint32) * 0x0020, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.olp_streaming_interface_interrupts_reg.olpif_read_reg_timeout), sizeof(uint32) * 0x0020, sizeof(uint32) * 0x0000, 5, 5);

  /* Olp Streaming Interface Interrupts Mask Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.eci.olp_streaming_interface_interrupts_mask_reg, sizeof(uint32) * 0x0021, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.olp_streaming_interface_interrupts_mask_reg.olpif_rx_pkt_seq_err_mask), sizeof(uint32) * 0x0021, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.olp_streaming_interface_interrupts_mask_reg.olpif_rx_cmd_type_err_mask), sizeof(uint32) * 0x0021, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.olp_streaming_interface_interrupts_mask_reg.olpif_rx_cmd_seq_err_mask), sizeof(uint32) * 0x0021, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.olp_streaming_interface_interrupts_mask_reg.olpif_read_reg_timeout_mask), sizeof(uint32) * 0x0021, sizeof(uint32) * 0x0000, 5, 5);

  /* Asynchronous Mode Interrupts */
  SOC_PB_DB_REG_SET(Soc_pb_regs.eci.asynchronous_mode_interrupts_reg, sizeof(uint32) * 0x0022, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.asynchronous_mode_interrupts_reg.asynch_byte_order_err), sizeof(uint32) * 0x0022, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.asynchronous_mode_interrupts_reg.asynch_packet_data_valid), sizeof(uint32) * 0x0022, sizeof(uint32) * 0x0000, 1, 1);

  /* Asynchronous Mode Interrupts Mask Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.eci.asynchronous_mode_interrupts_mask_reg, sizeof(uint32) * 0x0023, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.asynchronous_mode_interrupts_mask_reg.asynch_byte_order_err_mask), sizeof(uint32) * 0x0023, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.asynchronous_mode_interrupts_mask_reg.asynch_packet_data_valid_mask), sizeof(uint32) * 0x0023, sizeof(uint32) * 0x0000, 1, 1);

  /* Tdm Configuration */
  SOC_PB_DB_REG_SET(Soc_pb_regs.eci.tdm_configuration_reg, sizeof(uint32) * 0x0026, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.tdm_configuration_reg.tdm_frg_num), sizeof(uint32) * 0x0026, sizeof(uint32) * 0x0000, 8, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.tdm_configuration_reg.tdm_2bytes_ftmh), sizeof(uint32) * 0x0026, sizeof(uint32) * 0x0000, 12, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.tdm_configuration_reg.tdm_pkt_mode_en), sizeof(uint32) * 0x0026, sizeof(uint32) * 0x0000, 13, 13);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.tdm_configuration_reg.egress_tdm_mode), sizeof(uint32) * 0x0026, sizeof(uint32) * 0x0000, 16, 16);

  /* Ddr Pll Config */
  SOC_PB_DB_REG_SET(Soc_pb_regs.eci.ddr_pll_config_reg, sizeof(uint32) * 0x0027, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.ddr_pll_config_reg.ddr_pll_m), sizeof(uint32) * 0x0027, sizeof(uint32) * 0x0000, 7, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.ddr_pll_config_reg.ddr_pll_n), sizeof(uint32) * 0x0027, sizeof(uint32) * 0x0000, 12, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.ddr_pll_config_reg.ddr_pll_k), sizeof(uint32) * 0x0027, sizeof(uint32) * 0x0000, 20, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.ddr_pll_config_reg.ddr_pll_p), sizeof(uint32) * 0x0027, sizeof(uint32) * 0x0000, 26, 24);

  /* Ddr Ab Pll Config */
  SOC_PB_DB_REG_SET(Soc_pb_regs.eci.ddr_ab_pll_config_reg, sizeof(uint32) * 0x0028, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.ddr_ab_pll_config_reg.ddr_ab_pll_m), sizeof(uint32) * 0x0028, sizeof(uint32) * 0x0000, 7, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.ddr_ab_pll_config_reg.ddr_ab_pll_n), sizeof(uint32) * 0x0028, sizeof(uint32) * 0x0000, 12, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.ddr_ab_pll_config_reg.ddr_ab_pll_k), sizeof(uint32) * 0x0028, sizeof(uint32) * 0x0000, 20, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.ddr_ab_pll_config_reg.ddr_ab_pll_p), sizeof(uint32) * 0x0028, sizeof(uint32) * 0x0000, 26, 24);

  /* Ddr Ef Pll Config */
  SOC_PB_DB_REG_SET(Soc_pb_regs.eci.ddr_ef_pll_config_reg, sizeof(uint32) * 0x0029, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.ddr_ef_pll_config_reg.ddr_ef_pll_m), sizeof(uint32) * 0x0029, sizeof(uint32) * 0x0000, 7, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.ddr_ef_pll_config_reg.ddr_ef_pll_n), sizeof(uint32) * 0x0029, sizeof(uint32) * 0x0000, 12, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.ddr_ef_pll_config_reg.ddr_ef_pll_k), sizeof(uint32) * 0x0029, sizeof(uint32) * 0x0000, 20, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.ddr_ef_pll_config_reg.ddr_ef_pll_p), sizeof(uint32) * 0x0029, sizeof(uint32) * 0x0000, 26, 24);

  /* Qdr Pll Config */
  SOC_PB_DB_REG_SET(Soc_pb_regs.eci.qdr_pll_config_reg, sizeof(uint32) * 0x002a, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.qdr_pll_config_reg.qdr_pll_m), sizeof(uint32) * 0x002a, sizeof(uint32) * 0x0000, 7, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.qdr_pll_config_reg.qdr_pll_n), sizeof(uint32) * 0x002a, sizeof(uint32) * 0x0000, 12, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.qdr_pll_config_reg.qdr_pll_k), sizeof(uint32) * 0x002a, sizeof(uint32) * 0x0000, 20, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.qdr_pll_config_reg.qdr_pll_p), sizeof(uint32) * 0x002a, sizeof(uint32) * 0x0000, 26, 24);

  /* Ddr Pll Ext Prog */
  SOC_PB_DB_REG_SET(Soc_pb_regs.eci.ddr_pll_ext_prog_reg, sizeof(uint32) * 0x002b, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.ddr_pll_ext_prog_reg.ddr_pll_vprog), sizeof(uint32) * 0x002b, sizeof(uint32) * 0x0000, 2, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.ddr_pll_ext_prog_reg.ddr_pll_iprog), sizeof(uint32) * 0x002b, sizeof(uint32) * 0x0000, 7, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.ddr_pll_ext_prog_reg.ddr_pll_rprog), sizeof(uint32) * 0x002b, sizeof(uint32) * 0x0000, 11, 8);

  /* Ddr Ab Pll Ext Prog */
  SOC_PB_DB_REG_SET(Soc_pb_regs.eci.ddr_ab_pll_ext_prog_reg, sizeof(uint32) * 0x002c, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.ddr_ab_pll_ext_prog_reg.ddr_ab_pll_vprog), sizeof(uint32) * 0x002c, sizeof(uint32) * 0x0000, 2, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.ddr_ab_pll_ext_prog_reg.ddr_ab_pll_iprog), sizeof(uint32) * 0x002c, sizeof(uint32) * 0x0000, 7, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.ddr_ab_pll_ext_prog_reg.ddr_ab_pll_rprog), sizeof(uint32) * 0x002c, sizeof(uint32) * 0x0000, 11, 8);

  /* Ddr Ef Pll Ext Prog */
  SOC_PB_DB_REG_SET(Soc_pb_regs.eci.ddr_ef_pll_ext_prog_reg, sizeof(uint32) * 0x002d, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.ddr_ef_pll_ext_prog_reg.ddr_ef_pll_vprog), sizeof(uint32) * 0x002d, sizeof(uint32) * 0x0000, 2, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.ddr_ef_pll_ext_prog_reg.ddr_ef_pll_iprog), sizeof(uint32) * 0x002d, sizeof(uint32) * 0x0000, 7, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.ddr_ef_pll_ext_prog_reg.ddr_ef_pll_rprog), sizeof(uint32) * 0x002d, sizeof(uint32) * 0x0000, 11, 8);

  /* Qdr Pll Ext Prog */
  SOC_PB_DB_REG_SET(Soc_pb_regs.eci.qdr_pll_ext_prog_reg, sizeof(uint32) * 0x002e, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.qdr_pll_ext_prog_reg.qdr_pll_vprog), sizeof(uint32) * 0x002e, sizeof(uint32) * 0x0000, 2, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.qdr_pll_ext_prog_reg.qdr_pll_iprog), sizeof(uint32) * 0x002e, sizeof(uint32) * 0x0000, 7, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.qdr_pll_ext_prog_reg.qdr_pll_rprog), sizeof(uint32) * 0x002e, sizeof(uint32) * 0x0000, 11, 8);

  /* Pll Resets */
  SOC_PB_DB_REG_SET(Soc_pb_regs.eci.pll_resets_reg, sizeof(uint32) * 0x002f, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.pll_resets_reg.ddr_pll_rst_n), sizeof(uint32) * 0x002f, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.pll_resets_reg.ddr_ab_pll_rst_n), sizeof(uint32) * 0x002f, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.pll_resets_reg.ddr_ef_pll_rst_n), sizeof(uint32) * 0x002f, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.pll_resets_reg.qdr_pll_rst_n), sizeof(uint32) * 0x002f, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.pll_resets_reg.qdr_pll_sel), sizeof(uint32) * 0x002f, sizeof(uint32) * 0x0000, 5, 5);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.pll_resets_reg.ddr_pll_pwrdn), sizeof(uint32) * 0x002f, sizeof(uint32) * 0x0000, 6, 6);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.pll_resets_reg.ddr_ab_pll_pwrdn), sizeof(uint32) * 0x002f, sizeof(uint32) * 0x0000, 7, 7);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.pll_resets_reg.ddr_ef_pll_pwrdn), sizeof(uint32) * 0x002f, sizeof(uint32) * 0x0000, 8, 8);

  /* Test Mux Config */
  SOC_PB_DB_REG_SET(Soc_pb_regs.eci.test_mux_config_reg, sizeof(uint32) * 0x0030, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.test_mux_config_reg.test_mux_sel), sizeof(uint32) * 0x0030, sizeof(uint32) * 0x0000, 2, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.test_mux_config_reg.test_mux_div), sizeof(uint32) * 0x0030, sizeof(uint32) * 0x0000, 6, 4);

  /*
   *	CAUTION: the following register has in practice a different appearance (Alignment with Soc_petra-A).
   */
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.test_mux_config_reg.ddr_lock), sizeof(uint32) * 0x003c, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.test_mux_config_reg.qdr_lock), sizeof(uint32) * 0x003c, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.test_mux_config_reg.core_lock), sizeof(uint32) * 0x003c, sizeof(uint32) * 0x0000, 8, 8);

  /* Msb Mirror Data Bus */
  SOC_PB_DB_REG_SET(Soc_pb_regs.eci.msb_mirror_data_bus_reg, sizeof(uint32) * 0x0031, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.msb_mirror_data_bus_reg.msb_mdata_bus), sizeof(uint32) * 0x0031, sizeof(uint32) * 0x0000, 17, 0);

  /* Lsb Mirror Data Bus */
  SOC_PB_DB_REG_SET(Soc_pb_regs.eci.lsb_mirror_data_bus_reg, sizeof(uint32) * 0x0032, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.lsb_mirror_data_bus_reg.lsb_mdata_bus), sizeof(uint32) * 0x0032, sizeof(uint32) * 0x0000, 17, 0);

  /* Udr Reg0 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.eci.udr_reg_reg[0], sizeof(uint32) * 0x0033, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.udr_reg_reg[0].udr_reg0), sizeof(uint32) * 0x0033, sizeof(uint32) * 0x0000, 31, 0);

  /* Udr Reg1 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.eci.udr_reg_reg[1], sizeof(uint32) * 0x0034, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.udr_reg_reg[1].udr_reg0), sizeof(uint32) * 0x0034, sizeof(uint32) * 0x0000, 31, 0);

  /* Cpu Asynchronous Packet Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.eci.cpu_asynchronous_packet_data_reg, sizeof(uint32) * 0x0035, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.cpu_asynchronous_packet_data_reg.tdata), sizeof(uint32) * 0x0035, sizeof(uint32) * 0x0000, 15, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.cpu_asynchronous_packet_data_reg.tcmd), sizeof(uint32) * 0x0035, sizeof(uint32) * 0x0000, 18, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.cpu_asynchronous_packet_data_reg.tdv), sizeof(uint32) * 0x0035, sizeof(uint32) * 0x0000, 20, 20);

  /* Cpuif Transmit Flow Control Events Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.eci.cpuif_transmit_flow_control_events_counter_reg, sizeof(uint32) * 0x0036, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.cpuif_transmit_flow_control_events_counter_reg.cpuif_transmit_flow_control_events_count), sizeof(uint32) * 0x0036, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.cpuif_transmit_flow_control_events_counter_reg.cpuif_transmit_flow_control_events_count_overflow), sizeof(uint32) * 0x0036, sizeof(uint32) * 0x0000, 31, 31);

  /* Cpuif Recieve Flow Control Events Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.eci.cpuif_recieve_flow_control_events_counter_reg, sizeof(uint32) * 0x0037, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.cpuif_recieve_flow_control_events_counter_reg.cpuif_recieve_flow_control_events_count), sizeof(uint32) * 0x0037, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.cpuif_recieve_flow_control_events_counter_reg.cpuif_recieve_flow_control_events_count_overflow), sizeof(uint32) * 0x0037, sizeof(uint32) * 0x0000, 31, 31);

  /* Gtimer Configuration */
  SOC_PB_DB_REG_SET(Soc_pb_regs.eci.gtimer_configuration_reg, sizeof(uint32) * 0x0038, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.gtimer_configuration_reg.gtimer_cycle), sizeof(uint32) * 0x0038, sizeof(uint32) * 0x0000, 29, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.gtimer_configuration_reg.gtimer_enable), sizeof(uint32) * 0x0038, sizeof(uint32) * 0x0000, 30, 30);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.gtimer_configuration_reg.gtimer_reset_on_trigger), sizeof(uint32) * 0x0038, sizeof(uint32) * 0x0000, 31, 31);

  /* Gtimer Trigger */
  SOC_PB_DB_REG_SET(Soc_pb_regs.eci.gtimer_trigger_reg, sizeof(uint32) * 0x0039, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.gtimer_trigger_reg.gtimer_trigger), sizeof(uint32) * 0x0039, sizeof(uint32) * 0x0000, 0, 0);

  /* Malg Configurations */
  SOC_PB_DB_REG_SET(Soc_pb_regs.eci.malg_configurations_reg, sizeof(uint32) * 0x003b, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.malg_configurations_reg.malga_ptp_sync_force), sizeof(uint32) * 0x003b, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.malg_configurations_reg.malgb_ptp_sync_force), sizeof(uint32) * 0x003b, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.malg_configurations_reg.malga_ptp_clock_pd), sizeof(uint32) * 0x003b, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.malg_configurations_reg.malgb_ptp_clock_pd), sizeof(uint32) * 0x003b, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.malg_configurations_reg.malga_ptp_clock_pause), sizeof(uint32) * 0x003b, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.malg_configurations_reg.malgb_ptp_clock_pause), sizeof(uint32) * 0x003b, sizeof(uint32) * 0x0000, 5, 5);

  /* Pll Status */
  SOC_PB_DB_REG_SET(Soc_pb_regs.eci.pll_status_reg, sizeof(uint32) * 0x003c, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.pll_status_reg.ddr_lock), sizeof(uint32) * 0x003c, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.pll_status_reg.ddr_ab_lock), sizeof(uint32) * 0x003c, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.pll_status_reg.ddr_ef_lock), sizeof(uint32) * 0x003c, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.pll_status_reg.qdr_lock), sizeof(uint32) * 0x003c, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.pll_status_reg.core_lock), sizeof(uint32) * 0x003c, sizeof(uint32) * 0x0000, 8, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.pll_status_reg.ddr_hs_lock), sizeof(uint32) * 0x003c, sizeof(uint32) * 0x0000, 12, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.pll_status_reg.ddr_ab_hs_lock), sizeof(uint32) * 0x003c, sizeof(uint32) * 0x0000, 16, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.pll_status_reg.ddr_ef_hs_lock), sizeof(uint32) * 0x003c, sizeof(uint32) * 0x0000, 20, 20);

  /* Select Output Of Synchronous Ethernet Pads  */
  SOC_PB_DB_REG_SET(Soc_pb_regs.eci.select_output_of_synchronous_ethernet_pads_reg, sizeof(uint32) * 0x003d, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.select_output_of_synchronous_ethernet_pads_reg.sync_eth_pad0_select), sizeof(uint32) * 0x003d, sizeof(uint32) * 0x0000, 2, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.select_output_of_synchronous_ethernet_pads_reg.sync_eth_pad1_select), sizeof(uint32) * 0x003d, sizeof(uint32) * 0x0000, 6, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.select_output_of_synchronous_ethernet_pads_reg.sync_eth_pad2_select), sizeof(uint32) * 0x003d, sizeof(uint32) * 0x0000, 10, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.select_output_of_synchronous_ethernet_pads_reg.sync_eth_pad3_select), sizeof(uint32) * 0x003d, sizeof(uint32) * 0x0000, 14, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.select_output_of_synchronous_ethernet_pads_reg.sync_eth_pad0_oe_n), sizeof(uint32) * 0x003d, sizeof(uint32) * 0x0000, 16, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.select_output_of_synchronous_ethernet_pads_reg.sync_eth_pad1_oe_n), sizeof(uint32) * 0x003d, sizeof(uint32) * 0x0000, 17, 17);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.select_output_of_synchronous_ethernet_pads_reg.sync_eth_pad2_oe_n), sizeof(uint32) * 0x003d, sizeof(uint32) * 0x0000, 18, 18);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.select_output_of_synchronous_ethernet_pads_reg.sync_eth_pad3_oe_n), sizeof(uint32) * 0x003d, sizeof(uint32) * 0x0000, 19, 19);

  /* Mdio Cfg */
  SOC_PB_DB_REG_SET(Soc_pb_regs.eci.mdio_cfg_reg, sizeof(uint32) * 0x0080, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.mdio_cfg_reg.cfg_tick_cnt), sizeof(uint32) * 0x0080, sizeof(uint32) * 0x0000, 11, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.mdio_cfg_reg.cfg_ta_length), sizeof(uint32) * 0x0080, sizeof(uint32) * 0x0000, 14, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.mdio_cfg_reg.cfg_mdc_free_running), sizeof(uint32) * 0x0080, sizeof(uint32) * 0x0000, 15, 15);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.mdio_cfg_reg.cfg_init), sizeof(uint32) * 0x0080, sizeof(uint32) * 0x0000, 16, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.mdio_cfg_reg.cfg_pd), sizeof(uint32) * 0x0080, sizeof(uint32) * 0x0000, 17, 17);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.mdio_cfg_reg.cfg_drive_idle), sizeof(uint32) * 0x0080, sizeof(uint32) * 0x0000, 18, 18);

  /* Mdio Op */
  SOC_PB_DB_REG_SET(Soc_pb_regs.eci.mdio_op_reg, sizeof(uint32) * 0x0081, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.mdio_op_reg.op_data), sizeof(uint32) * 0x0081, sizeof(uint32) * 0x0000, 15, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.mdio_op_reg.op_ta), sizeof(uint32) * 0x0081, sizeof(uint32) * 0x0000, 17, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.mdio_op_reg.op_regad), sizeof(uint32) * 0x0081, sizeof(uint32) * 0x0000, 22, 18);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.mdio_op_reg.op_phyad), sizeof(uint32) * 0x0081, sizeof(uint32) * 0x0000, 27, 23);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.mdio_op_reg.op_op), sizeof(uint32) * 0x0081, sizeof(uint32) * 0x0000, 29, 28);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.mdio_op_reg.op_st), sizeof(uint32) * 0x0081, sizeof(uint32) * 0x0000, 31, 30);

  /* Mdio Stat */
  SOC_PB_DB_REG_SET(Soc_pb_regs.eci.mdio_stat_reg, sizeof(uint32) * 0x0082, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.mdio_stat_reg.stat_data), sizeof(uint32) * 0x0082, sizeof(uint32) * 0x0000, 15, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.mdio_stat_reg.stat_ta), sizeof(uint32) * 0x0082, sizeof(uint32) * 0x0000, 17, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.mdio_stat_reg.stat_regad), sizeof(uint32) * 0x0082, sizeof(uint32) * 0x0000, 22, 18);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.mdio_stat_reg.stat_phyad), sizeof(uint32) * 0x0082, sizeof(uint32) * 0x0000, 27, 23);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.mdio_stat_reg.stat_rd_en), sizeof(uint32) * 0x0082, sizeof(uint32) * 0x0000, 29, 29);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.mdio_stat_reg.stat_type), sizeof(uint32) * 0x0082, sizeof(uint32) * 0x0000, 30, 30);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.mdio_stat_reg.stat_valid), sizeof(uint32) * 0x0082, sizeof(uint32) * 0x0000, 31, 31);

  /* Soc_petra Soft Init1 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.eci.soc_petra_soft_init1_reg, sizeof(uint32) * 0x0085, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.soc_petra_soft_init1_reg.mcc_init), sizeof(uint32) * 0x0085, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.soc_petra_soft_init1_reg.cfc_init), sizeof(uint32) * 0x0085, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.soc_petra_soft_init1_reg.mdio_init), sizeof(uint32) * 0x0085, sizeof(uint32) * 0x0000, 2, 2);

  /* Power Up Configurations */
  SOC_PB_DB_REG_SET(Soc_pb_regs.eci.power_up_configurations_reg, sizeof(uint32) * 0x0086, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.power_up_configurations_reg.cpuif_mode), sizeof(uint32) * 0x0086, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.power_up_configurations_reg.cpuif_speed), sizeof(uint32) * 0x0086, sizeof(uint32) * 0x0000, 2, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.power_up_configurations_reg.cpuif_out_phase), sizeof(uint32) * 0x0086, sizeof(uint32) * 0x0000, 4, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.power_up_configurations_reg.cpuif_in_phase), sizeof(uint32) * 0x0086, sizeof(uint32) * 0x0000, 5, 5);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.power_up_configurations_reg.cpuif_enable_odt), sizeof(uint32) * 0x0086, sizeof(uint32) * 0x0000, 6, 6);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.power_up_configurations_reg.cpuif_drv), sizeof(uint32) * 0x0086, sizeof(uint32) * 0x0000, 7, 7);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.power_up_configurations_reg.core_pll_ref_clock_divider), sizeof(uint32) * 0x0086, sizeof(uint32) * 0x0000, 9, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.power_up_configurations_reg.pvalue), sizeof(uint32) * 0x0086, sizeof(uint32) * 0x0000, 12, 10);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.power_up_configurations_reg.core_pll_vco_fb_clock_divider), sizeof(uint32) * 0x0086, sizeof(uint32) * 0x0000, 16, 13);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.power_up_configurations_reg.no_mem_repair_mode), sizeof(uint32) * 0x0086, sizeof(uint32) * 0x0000, 17, 17);

  /* Interrupt Block Mask Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.eci.interrupt_block_mask_reg, sizeof(uint32) * 0x0100, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.interrupt_block_mask_reg.ips_int_mask), sizeof(uint32) * 0x0100, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.interrupt_block_mask_reg.iqm_int_mask), sizeof(uint32) * 0x0100, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.interrupt_block_mask_reg.qdr_int_mask), sizeof(uint32) * 0x0100, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.interrupt_block_mask_reg.ipt_int_mask), sizeof(uint32) * 0x0100, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.interrupt_block_mask_reg.mmu_int_mask), sizeof(uint32) * 0x0100, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.interrupt_block_mask_reg.dprca_int_mask), sizeof(uint32) * 0x0100, sizeof(uint32) * 0x0000, 5, 5);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.interrupt_block_mask_reg.dprcb_int_mask), sizeof(uint32) * 0x0100, sizeof(uint32) * 0x0000, 6, 6);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.interrupt_block_mask_reg.dprcc_int_mask), sizeof(uint32) * 0x0100, sizeof(uint32) * 0x0000, 7, 7);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.interrupt_block_mask_reg.dprcd_int_mask), sizeof(uint32) * 0x0100, sizeof(uint32) * 0x0000, 8, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.interrupt_block_mask_reg.dprce_int_mask), sizeof(uint32) * 0x0100, sizeof(uint32) * 0x0000, 9, 9);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.interrupt_block_mask_reg.dprcf_int_mask), sizeof(uint32) * 0x0100, sizeof(uint32) * 0x0000, 10, 10);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.interrupt_block_mask_reg.ire_int_mask), sizeof(uint32) * 0x0100, sizeof(uint32) * 0x0000, 11, 11);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.interrupt_block_mask_reg.ihp_int_mask), sizeof(uint32) * 0x0100, sizeof(uint32) * 0x0000, 12, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.interrupt_block_mask_reg.idr_int_mask), sizeof(uint32) * 0x0100, sizeof(uint32) * 0x0000, 13, 13);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.interrupt_block_mask_reg.irr_int_mask), sizeof(uint32) * 0x0100, sizeof(uint32) * 0x0000, 14, 14);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.interrupt_block_mask_reg.fdt_int_mask), sizeof(uint32) * 0x0100, sizeof(uint32) * 0x0000, 15, 15);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.interrupt_block_mask_reg.fdr_int_mask), sizeof(uint32) * 0x0100, sizeof(uint32) * 0x0000, 16, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.interrupt_block_mask_reg.fct_int_mask), sizeof(uint32) * 0x0100, sizeof(uint32) * 0x0000, 17, 17);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.interrupt_block_mask_reg.fcr_int_mask), sizeof(uint32) * 0x0100, sizeof(uint32) * 0x0000, 18, 18);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.interrupt_block_mask_reg.rtp_int_mask), sizeof(uint32) * 0x0100, sizeof(uint32) * 0x0000, 19, 19);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.interrupt_block_mask_reg.egq_int_mask), sizeof(uint32) * 0x0100, sizeof(uint32) * 0x0000, 20, 20);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.interrupt_block_mask_reg.epni_int_mask), sizeof(uint32) * 0x0100, sizeof(uint32) * 0x0000, 21, 21);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.interrupt_block_mask_reg.maca_int_mask), sizeof(uint32) * 0x0100, sizeof(uint32) * 0x0000, 22, 22);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.interrupt_block_mask_reg.macb_int_mask), sizeof(uint32) * 0x0100, sizeof(uint32) * 0x0000, 23, 23);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.interrupt_block_mask_reg.macc_int_mask), sizeof(uint32) * 0x0100, sizeof(uint32) * 0x0000, 24, 24);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.interrupt_block_mask_reg.sch_int_mask), sizeof(uint32) * 0x0100, sizeof(uint32) * 0x0000, 25, 25);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.interrupt_block_mask_reg.olp_int_mask), sizeof(uint32) * 0x0100, sizeof(uint32) * 0x0000, 26, 26);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.interrupt_block_mask_reg.cfc_int_mask), sizeof(uint32) * 0x0100, sizeof(uint32) * 0x0000, 27, 27);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.interrupt_block_mask_reg.msw_int_mask), sizeof(uint32) * 0x0100, sizeof(uint32) * 0x0000, 28, 28);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.interrupt_block_mask_reg.ihb_int_mask), sizeof(uint32) * 0x0100, sizeof(uint32) * 0x0000, 29, 29);

  /* Interrupt Block Mask Register Cont */
  SOC_PB_DB_REG_SET(Soc_pb_regs.eci.interrupt_block_mask_register_cont_reg, sizeof(uint32) * 0x0101, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.interrupt_block_mask_register_cont_reg.malga_int_mask), sizeof(uint32) * 0x0101, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.interrupt_block_mask_register_cont_reg.malgb_int_mask), sizeof(uint32) * 0x0101, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.interrupt_block_mask_register_cont_reg.mdio_int_mask), sizeof(uint32) * 0x0101, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.interrupt_block_mask_register_cont_reg.mbu_int_mask), sizeof(uint32) * 0x0101, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.interrupt_block_mask_register_cont_reg.nbi_int_mask), sizeof(uint32) * 0x0101, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.interrupt_block_mask_register_cont_reg.eci_int_mask), sizeof(uint32) * 0x0101, sizeof(uint32) * 0x0000, 5, 5);

  /* Interrupt Block Source Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.eci.interrupt_block_source_reg, sizeof(uint32) * 0x0104, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.interrupt_block_source_reg.ips_int_reg), sizeof(uint32) * 0x0104, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.interrupt_block_source_reg.iqm_int_reg), sizeof(uint32) * 0x0104, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.interrupt_block_source_reg.qdr_int_reg), sizeof(uint32) * 0x0104, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.interrupt_block_source_reg.ipt_int_reg), sizeof(uint32) * 0x0104, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.interrupt_block_source_reg.mmu_int_reg), sizeof(uint32) * 0x0104, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.interrupt_block_source_reg.dprca_int_reg), sizeof(uint32) * 0x0104, sizeof(uint32) * 0x0000, 5, 5);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.interrupt_block_source_reg.dprcb_int_reg), sizeof(uint32) * 0x0104, sizeof(uint32) * 0x0000, 6, 6);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.interrupt_block_source_reg.dprcc_int_reg), sizeof(uint32) * 0x0104, sizeof(uint32) * 0x0000, 7, 7);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.interrupt_block_source_reg.dprcd_int_reg), sizeof(uint32) * 0x0104, sizeof(uint32) * 0x0000, 8, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.interrupt_block_source_reg.dprce_int_reg), sizeof(uint32) * 0x0104, sizeof(uint32) * 0x0000, 9, 9);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.interrupt_block_source_reg.dprcf_int_reg), sizeof(uint32) * 0x0104, sizeof(uint32) * 0x0000, 10, 10);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.interrupt_block_source_reg.ire_int_reg), sizeof(uint32) * 0x0104, sizeof(uint32) * 0x0000, 11, 11);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.interrupt_block_source_reg.ihp_int_reg), sizeof(uint32) * 0x0104, sizeof(uint32) * 0x0000, 12, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.interrupt_block_source_reg.idr_int_reg), sizeof(uint32) * 0x0104, sizeof(uint32) * 0x0000, 13, 13);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.interrupt_block_source_reg.irr_int_reg), sizeof(uint32) * 0x0104, sizeof(uint32) * 0x0000, 14, 14);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.interrupt_block_source_reg.fdt_int_reg), sizeof(uint32) * 0x0104, sizeof(uint32) * 0x0000, 15, 15);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.interrupt_block_source_reg.fdr_int_reg), sizeof(uint32) * 0x0104, sizeof(uint32) * 0x0000, 16, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.interrupt_block_source_reg.fct_int_reg), sizeof(uint32) * 0x0104, sizeof(uint32) * 0x0000, 17, 17);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.interrupt_block_source_reg.fcr_int_reg), sizeof(uint32) * 0x0104, sizeof(uint32) * 0x0000, 18, 18);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.interrupt_block_source_reg.rtp_int_reg), sizeof(uint32) * 0x0104, sizeof(uint32) * 0x0000, 19, 19);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.interrupt_block_source_reg.egq_int_reg), sizeof(uint32) * 0x0104, sizeof(uint32) * 0x0000, 20, 20);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.interrupt_block_source_reg.epni_int_reg), sizeof(uint32) * 0x0104, sizeof(uint32) * 0x0000, 21, 21);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.interrupt_block_source_reg.maca_int_reg), sizeof(uint32) * 0x0104, sizeof(uint32) * 0x0000, 22, 22);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.interrupt_block_source_reg.macb_int_reg), sizeof(uint32) * 0x0104, sizeof(uint32) * 0x0000, 23, 23);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.interrupt_block_source_reg.macc_int_reg), sizeof(uint32) * 0x0104, sizeof(uint32) * 0x0000, 24, 24);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.interrupt_block_source_reg.sch_int_reg), sizeof(uint32) * 0x0104, sizeof(uint32) * 0x0000, 25, 25);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.interrupt_block_source_reg.olp_int_reg), sizeof(uint32) * 0x0104, sizeof(uint32) * 0x0000, 26, 26);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.interrupt_block_source_reg.cfc_int_reg), sizeof(uint32) * 0x0104, sizeof(uint32) * 0x0000, 27, 27);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.interrupt_block_source_reg.msw_int_reg), sizeof(uint32) * 0x0104, sizeof(uint32) * 0x0000, 28, 28);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.interrupt_block_source_reg.ihb_int_reg), sizeof(uint32) * 0x0104, sizeof(uint32) * 0x0000, 29, 29);

  /* Interrupt Block Source Register Cont */
  SOC_PB_DB_REG_SET(Soc_pb_regs.eci.interrupt_block_source_register_cont_reg, sizeof(uint32) * 0x0105, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.interrupt_block_source_register_cont_reg.malga_int_reg), sizeof(uint32) * 0x0105, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.interrupt_block_source_register_cont_reg.malgb_int_reg), sizeof(uint32) * 0x0105, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.interrupt_block_source_register_cont_reg.mdio_int_reg), sizeof(uint32) * 0x0105, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.interrupt_block_source_register_cont_reg.mbu_int_reg), sizeof(uint32) * 0x0105, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.interrupt_block_source_register_cont_reg.nbi_int_reg), sizeof(uint32) * 0x0105, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.interrupt_block_source_register_cont_reg.eci_int_reg), sizeof(uint32) * 0x0105, sizeof(uint32) * 0x0000, 5, 5);

  /* Mask All Interrupts */
  SOC_PB_DB_REG_SET(Soc_pb_regs.eci.mask_all_interrupts_reg, sizeof(uint32) * 0x0108, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.mask_all_interrupts_reg.all_int_mask), sizeof(uint32) * 0x0108, sizeof(uint32) * 0x0000, 0, 0);

  /* Override Interrupt */
  SOC_PB_DB_REG_SET(Soc_pb_regs.eci.override_interrupt_reg, sizeof(uint32) * 0x0109, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.override_interrupt_reg.override_interrupt), sizeof(uint32) * 0x0109, sizeof(uint32) * 0x0000, 0, 0);

  /* Ddr Pll Hs Config */
  SOC_PB_DB_REG_SET(Soc_pb_regs.eci.ddr_pll_hs_config_reg, sizeof(uint32) * 0x01d6, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.ddr_pll_hs_config_reg.ddr_pll_hs_divf), sizeof(uint32) * 0x01d6, sizeof(uint32) * 0x0000, 5, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.ddr_pll_hs_config_reg.ddr_pll_hs_divr), sizeof(uint32) * 0x01d6, sizeof(uint32) * 0x0000, 10, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.ddr_pll_hs_config_reg.ddr_pll_hs_divq), sizeof(uint32) * 0x01d6, sizeof(uint32) * 0x0000, 14, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.ddr_pll_hs_config_reg.ddr_use_hs_pll), sizeof(uint32) * 0x01d6, sizeof(uint32) * 0x0000, 31, 31);

  /* Ddr Ab Pll Hs Config */
  SOC_PB_DB_REG_SET(Soc_pb_regs.eci.ddr_ab_pll_hs_config_reg, sizeof(uint32) * 0x01d7, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.ddr_ab_pll_hs_config_reg.ddr_ab_pll_hs_divf), sizeof(uint32) * 0x01d7, sizeof(uint32) * 0x0000, 5, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.ddr_ab_pll_hs_config_reg.ddr_ab_pll_hs_divr), sizeof(uint32) * 0x01d7, sizeof(uint32) * 0x0000, 10, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.ddr_ab_pll_hs_config_reg.ddr_ab_pll_hs_divq), sizeof(uint32) * 0x01d7, sizeof(uint32) * 0x0000, 14, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.ddr_ab_pll_hs_config_reg.ddr_ab_use_hs_pll), sizeof(uint32) * 0x01d7, sizeof(uint32) * 0x0000, 31, 31);

  /* Ddr Ef Pll Hs Config */
  SOC_PB_DB_REG_SET(Soc_pb_regs.eci.ddr_ef_pll_hs_config_reg, sizeof(uint32) * 0x01d8, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.ddr_ef_pll_hs_config_reg.ddr_ef_pll_hs_divf), sizeof(uint32) * 0x01d8, sizeof(uint32) * 0x0000, 5, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.ddr_ef_pll_hs_config_reg.ddr_ef_pll_hs_divr), sizeof(uint32) * 0x01d8, sizeof(uint32) * 0x0000, 10, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.ddr_ef_pll_hs_config_reg.ddr_ef_pll_hs_divq), sizeof(uint32) * 0x01d8, sizeof(uint32) * 0x0000, 14, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.ddr_ef_pll_hs_config_reg.ddr_ef_use_hs_pll), sizeof(uint32) * 0x01d8, sizeof(uint32) * 0x0000, 31, 31);

  /* Scratch Pad0 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.eci.scratch_pad_reg[0], sizeof(uint32) * 0x01d9, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.scratch_pad_reg[0].scratch_pad0), sizeof(uint32) * 0x01d9, sizeof(uint32) * 0x0000, 31, 0);

  /* Scratch Pad1 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.eci.scratch_pad_reg[1], sizeof(uint32) * 0x01da, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.scratch_pad_reg[1].scratch_pad0), sizeof(uint32) * 0x01da, sizeof(uint32) * 0x0000, 31, 0);

  /* Egress Pp Configuration Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.eci.egress_pp_configuration_reg[0], sizeof(uint32) * 0x01db, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.egress_pp_configuration_reg[0].egress_pp_configuration), sizeof(uint32) * 0x01db, sizeof(uint32) * 0x0000, 31, 0);

  /* Egress Pp Configuration Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.eci.egress_pp_configuration_reg[1], sizeof(uint32) * 0x01dc, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.egress_pp_configuration_reg[1].egress_pp_configuration), sizeof(uint32) * 0x01dc, sizeof(uint32) * 0x0000, 31, 0);

  /* Mbist Clock Power Down Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.eci.mbist_clock_power_down_reg, sizeof(uint32) * 0x01dd, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.eci.mbist_clock_power_down_reg.mbist_clock_pd), sizeof(uint32) * 0x01dd, sizeof(uint32) * 0x0000, 0, 0);
}

/* Block registers initialization: OLP 	 */
STATIC void
  soc_pb_regs_init_OLP(void)
{
  Soc_pb_regs.olp.nof_instances = SOC_PB_BLK_NOF_INSTANCES_OLP;
  Soc_pb_regs.olp.addr.base = sizeof(uint32) * 0x4400;
  Soc_pb_regs.olp.addr.step = sizeof(uint32) * 0x0000;

  /* Interrupt Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.olp.interrupt_reg, sizeof(uint32) * 0x4400, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.olp.interrupt_reg.end_read_err), sizeof(uint32) * 0x4400, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.olp.interrupt_reg.end_write_err), sizeof(uint32) * 0x4400, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.olp.interrupt_reg.start_err), sizeof(uint32) * 0x4400, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.olp.interrupt_reg.end_read_exp_err), sizeof(uint32) * 0x4400, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.olp.interrupt_reg.end_write_exp_err), sizeof(uint32) * 0x4400, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.olp.interrupt_reg.start_exp_err), sizeof(uint32) * 0x4400, sizeof(uint32) * 0x0000, 5, 5);

  /* Interrupt Mask Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.olp.interrupt_mask_reg, sizeof(uint32) * 0x4410, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.olp.interrupt_mask_reg.end_read_err_mask), sizeof(uint32) * 0x4410, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.olp.interrupt_mask_reg.end_write_err_mask), sizeof(uint32) * 0x4410, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.olp.interrupt_mask_reg.start_err_mask), sizeof(uint32) * 0x4410, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.olp.interrupt_mask_reg.end_read_exp_err_mask), sizeof(uint32) * 0x4410, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.olp.interrupt_mask_reg.end_write_exp_err_mask), sizeof(uint32) * 0x4410, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.olp.interrupt_mask_reg.start_exp_err_mask), sizeof(uint32) * 0x4410, sizeof(uint32) * 0x0000, 5, 5);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.olp.indirect_command_wr_data_reg, sizeof(uint32) * 0x4420, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.olp.indirect_command_wr_data_reg.indirect_command_wr_data), sizeof(uint32) * 0x4420, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.olp.indirect_command_rd_data_reg, sizeof(uint32) * 0x4430, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.olp.indirect_command_rd_data_reg.indirect_command_rd_data), sizeof(uint32) * 0x4430, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command */
  SOC_PB_DB_REG_SET(Soc_pb_regs.olp.indirect_command_reg, sizeof(uint32) * 0x4440, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.olp.indirect_command_reg.indirect_command_trigger), sizeof(uint32) * 0x4440, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.olp.indirect_command_reg.indirect_command_trigger_on_data), sizeof(uint32) * 0x4440, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.olp.indirect_command_reg.indirect_command_count), sizeof(uint32) * 0x4440, sizeof(uint32) * 0x0000, 15, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.olp.indirect_command_reg.indirect_command_timeout), sizeof(uint32) * 0x4440, sizeof(uint32) * 0x0000, 30, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.olp.indirect_command_reg.indirect_command_status), sizeof(uint32) * 0x4440, sizeof(uint32) * 0x0000, 31, 31);

  /* Indirect Command Address */
  SOC_PB_DB_REG_SET(Soc_pb_regs.olp.indirect_command_address_reg, sizeof(uint32) * 0x4441, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.olp.indirect_command_address_reg.indirect_command_addr), sizeof(uint32) * 0x4441, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.olp.indirect_command_address_reg.indirect_command_type), sizeof(uint32) * 0x4441, sizeof(uint32) * 0x0000, 31, 31);

  /* Indirect Command Data Increment */
  SOC_PB_DB_REG_SET(Soc_pb_regs.olp.indirect_command_data_increment_reg[0], sizeof(uint32) * 0x4442, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.olp.indirect_command_data_increment_reg[0].indirect_command_data_increment), sizeof(uint32) * 0x4442, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Data Increment */
  SOC_PB_DB_REG_SET(Soc_pb_regs.olp.indirect_command_data_increment_reg[1], sizeof(uint32) * 0x4443, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.olp.indirect_command_data_increment_reg[1].indirect_command_data_increment), sizeof(uint32) * 0x4443, sizeof(uint32) * 0x0000, 31, 0);

  /* Gtimer Configuration */
  SOC_PB_DB_REG_SET(Soc_pb_regs.olp.gtimer_configuration_reg, sizeof(uint32) * 0x4500, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.olp.gtimer_configuration_reg.gtimer_cycle), sizeof(uint32) * 0x4500, sizeof(uint32) * 0x0000, 29, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.olp.gtimer_configuration_reg.gtimer_enable), sizeof(uint32) * 0x4500, sizeof(uint32) * 0x0000, 30, 30);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.olp.gtimer_configuration_reg.gtimer_reset_on_trigger), sizeof(uint32) * 0x4500, sizeof(uint32) * 0x0000, 31, 31);

  /* Gtimer Trigger */
  SOC_PB_DB_REG_SET(Soc_pb_regs.olp.gtimer_trigger_reg, sizeof(uint32) * 0x4501, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.olp.gtimer_trigger_reg.gtimer_trigger), sizeof(uint32) * 0x4501, sizeof(uint32) * 0x0000, 0, 0);

  /* Incremental Mode Configurations */
  SOC_PB_DB_REG_SET(Soc_pb_regs.olp.incremental_mode_configurations_reg, sizeof(uint32) * 0x4523, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.olp.incremental_mode_configurations_reg.inc_val), sizeof(uint32) * 0x4523, sizeof(uint32) * 0x0000, 15, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.olp.incremental_mode_configurations_reg.inc_offset), sizeof(uint32) * 0x4523, sizeof(uint32) * 0x0000, 28, 16);

  /* Packet Configuration Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.olp.packet_configuration_reg, sizeof(uint32) * 0x4524, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.olp.packet_configuration_reg.pckt_length), sizeof(uint32) * 0x4524, sizeof(uint32) * 0x0000, 13, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.olp.packet_configuration_reg.pckt_length_mode), sizeof(uint32) * 0x4524, sizeof(uint32) * 0x0000, 14, 14);

  /* Packet Counter Configuration */
  SOC_PB_DB_REG_SET(Soc_pb_regs.olp.packet_counter_configuration_reg, sizeof(uint32) * 0x4525, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.olp.packet_counter_configuration_reg.pckt_cnt), sizeof(uint32) * 0x4525, sizeof(uint32) * 0x0000, 31, 0);

  /* Packet Delay Configuration */
  SOC_PB_DB_REG_SET(Soc_pb_regs.olp.packet_delay_configuration_reg, sizeof(uint32) * 0x4526, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.olp.packet_delay_configuration_reg.pckt_delay), sizeof(uint32) * 0x4526, sizeof(uint32) * 0x0000, 31, 0);

  /* Packet Length Incremental Value */
  SOC_PB_DB_REG_SET(Soc_pb_regs.olp.packet_length_incremental_value_reg, sizeof(uint32) * 0x4527, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.olp.packet_length_incremental_value_reg.pckt_length_inc_val), sizeof(uint32) * 0x4527, sizeof(uint32) * 0x0000, 31, 0);
}

/* Block registers initialization: NIF */
STATIC void
  soc_pb_regs_init_NIF(void)
{
  uint32
    reg_idx;
  uint8
    fld_idx,
    fld2_idx;
  Soc_pb_regs.nif.nof_instances = SOC_PB_BLK_NOF_INSTANCES_NIF;
  Soc_pb_regs.nif.addr.base = sizeof(uint32) * 0x5000;
  Soc_pb_regs.nif.addr.step = sizeof(uint32) * 0x0400;

  /* Interrupt Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif.interrupt_reg, sizeof(uint32) * 0x5000, sizeof(uint32) * 0x0400);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.interrupt_reg.mal_interrupt), sizeof(uint32) * 0x5000, sizeof(uint32) * 0x0400, 7, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.interrupt_reg.srd_interrupt), sizeof(uint32) * 0x5000, sizeof(uint32) * 0x0400, 8, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.interrupt_reg.paeb_interrupt), sizeof(uint32) * 0x5000, sizeof(uint32) * 0x0400, 9, 9);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.interrupt_reg.sync_eth_interrupt), sizeof(uint32) * 0x5000, sizeof(uint32) * 0x0400, 10, 10);

  /* Srd Interrupt Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif.srd_interrupt_reg, sizeof(uint32) * 0x5001, sizeof(uint32) * 0x0400);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.srd_interrupt_reg.srd_lane_interrupt), sizeof(uint32) * 0x5001, sizeof(uint32) * 0x0400, 15, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.srd_interrupt_reg.srd_ipu_interrupt), sizeof(uint32) * 0x5001, sizeof(uint32) * 0x0400, 16, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.srd_interrupt_reg.srd_epb_interrupt), sizeof(uint32) * 0x5001, sizeof(uint32) * 0x0400, 17, 17);

  /* Paeb Interrupt Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif.paeb_interrupt_reg, sizeof(uint32) * 0x5002, sizeof(uint32) * 0x0400);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.paeb_interrupt_reg.rx_paeb_err_interrupt), sizeof(uint32) * 0x5002, sizeof(uint32) * 0x0400, 26, 0);

  /* Interrupt Mask Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif.interrupt_mask_reg, sizeof(uint32) * 0x5010, sizeof(uint32) * 0x0400);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.interrupt_mask_reg.mal_interrupt_mask), sizeof(uint32) * 0x5010, sizeof(uint32) * 0x0400, 7, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.interrupt_mask_reg.srd_interrupt_mask), sizeof(uint32) * 0x5010, sizeof(uint32) * 0x0400, 8, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.interrupt_mask_reg.paeb_interrupt_mask), sizeof(uint32) * 0x5010, sizeof(uint32) * 0x0400, 9, 9);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.interrupt_mask_reg.sync_eth_interrupt_mask), sizeof(uint32) * 0x5010, sizeof(uint32) * 0x0400, 10, 10);

  /* Srd Interrupt Mask Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif.srd_interrupt_mask_reg, sizeof(uint32) * 0x5011, sizeof(uint32) * 0x0400);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.srd_interrupt_mask_reg.srd_lane_interrupt_mask), sizeof(uint32) * 0x5011, sizeof(uint32) * 0x0400, 15, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.srd_interrupt_mask_reg.srd_ipu_interrupt_mask), sizeof(uint32) * 0x5011, sizeof(uint32) * 0x0400, 16, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.srd_interrupt_mask_reg.srd_epb_interrupt_mask), sizeof(uint32) * 0x5011, sizeof(uint32) * 0x0400, 17, 17);

  /* Paeb Interrupt Mask Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif.paeb_interrupt_mask_reg, sizeof(uint32) * 0x5012, sizeof(uint32) * 0x0400);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.paeb_interrupt_mask_reg.rx_paeb_err_interrupt_mask), sizeof(uint32) * 0x5012, sizeof(uint32) * 0x0400, 26, 0);

  /* NIF Enabled */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif.nif_enabled_reg, sizeof(uint32) * 0x5060, sizeof(uint32) * 0x0400);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.nif_enabled_reg.port_enabled), sizeof(uint32) * 0x5060, sizeof(uint32) * 0x0400, 31, 0);

  /* NIF Status */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif.nif_status_reg, sizeof(uint32) * 0x5061, sizeof(uint32) * 0x0400);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.nif_status_reg.port_link_status), sizeof(uint32) * 0x5061, sizeof(uint32) * 0x0400, 31, 0);

  /* NIF Tx Active */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif.nif_tx_active_reg, sizeof(uint32) * 0x5062, sizeof(uint32) * 0x0400);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.nif_tx_active_reg.port_tx_active), sizeof(uint32) * 0x5062, sizeof(uint32) * 0x0400, 31, 0);

  /* NIF Rx Active */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif.nif_rx_active_reg, sizeof(uint32) * 0x5063, sizeof(uint32) * 0x0400);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.nif_rx_active_reg.port_rx_active), sizeof(uint32) * 0x5063, sizeof(uint32) * 0x0400, 31, 0);

  /* NIF Config */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif.nif_config_reg, sizeof(uint32) * 0x5064, sizeof(uint32) * 0x0400);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.nif_config_reg.ilkn_mode), sizeof(uint32) * 0x5064, sizeof(uint32) * 0x0400, 2, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.nif_config_reg.ilkn_rx_alt_clock_sel), sizeof(uint32) * 0x5064, sizeof(uint32) * 0x0400, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.nif_config_reg.ilkn_tx_alt_clock_sel), sizeof(uint32) * 0x5064, sizeof(uint32) * 0x0400, 5, 5);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.nif_config_reg.serdes_g4_en), sizeof(uint32) * 0x5064, sizeof(uint32) * 0x0400, 8, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.nif_config_reg.fabric_fec_mode), sizeof(uint32) * 0x5064, sizeof(uint32) * 0x0400, 15, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.nif_config_reg.mal5_qsgmii_alt_srd), sizeof(uint32) * 0x5064, sizeof(uint32) * 0x0400, 16, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.nif_config_reg.mal6_qsgmii_alt_srd), sizeof(uint32) * 0x5064, sizeof(uint32) * 0x0400, 17, 17);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.nif_config_reg.mal7_qsgmii_alt_srd), sizeof(uint32) * 0x5064, sizeof(uint32) * 0x0400, 18, 18);

  /* NIF Rx Clocks */
  for (reg_idx = 0; reg_idx < SOC_PB_REG_NOF_NIF_DIRECTIONS; reg_idx++)
  {
    SOC_PB_DB_REG_SET(Soc_pb_regs.nif.nif_clocks_reg[reg_idx], sizeof(uint32) * (0x5065 + reg_idx), sizeof(uint32) * 0x0400);

    for (fld_idx = 0; fld_idx < SOC_PB_REG_NOF_MALS_IN_MALG; fld_idx++)
    {
      if ((reg_idx == 0) || ((fld_idx % 2) == 0))
      {
        SOC_PB_DB_REG_FLD_SET(
          &(Soc_pb_regs.nif.nif_clocks_reg[reg_idx].mal_clock_select[fld_idx]),
          sizeof(uint32) * (0x5065 + reg_idx),
          sizeof(uint32) * 0x0400,
          3 + (4*fld_idx),
          0 + (4*fld_idx)
        );
      }
      else
      {
        /* Odd Fields */
        SOC_PB_DB_REG_FLD_SET(
          &(Soc_pb_regs.nif.nif_clocks_reg[reg_idx].mal_clock_select[fld_idx]),
          sizeof(uint32) * (0x5065 + reg_idx),
          sizeof(uint32) * 0x0400,
          3 + (4*fld_idx),
          2 + (4*fld_idx)
        );
      }
    }
  }

  /* NIF Qsgmii Reset */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif.nif_qsgmii_reset_reg, sizeof(uint32) * 0x5067, sizeof(uint32) * 0x0400);
  for (fld_idx = 0; fld_idx < SOC_PB_REG_NOF_NIF_DIRECTIONS; fld_idx++)
  {
    for (fld2_idx = 0; fld2_idx < SOC_PB_REG_NOF_MALS_IN_MALG; fld2_idx++)
    {
      SOC_PB_DB_REG_FLD_SET(
        &(Soc_pb_regs.nif.nif_qsgmii_reset_reg.mal_qsgmii_phase_rstn[fld2_idx][fld_idx]),
        sizeof(uint32) * 0x5067,
        sizeof(uint32) * 0x0400,
        fld2_idx + (8*fld_idx),
        fld2_idx + (8*fld_idx)
      );
    }
  }

  /* NIF Mal Reset */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif.nif_mal_reset_reg, sizeof(uint32) * 0x5068, sizeof(uint32) * 0x0400);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.nif_mal_reset_reg.init_mal_hard_reset), sizeof(uint32) * 0x5068, sizeof(uint32) * 0x0400, 7, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.nif_mal_reset_reg.init_mal_soft_reset), sizeof(uint32) * 0x5068, sizeof(uint32) * 0x0400, 15, 8);

  /* NIF Paeb Reset */

  /*
   * Note! Access via FIELDS ONLY!
   */
  for(reg_idx = 0; reg_idx < SOC_PB_REG_NIF_NOF_PAEB_REGS; reg_idx++)
  {
    SOC_PB_DB_REG_SET(Soc_pb_regs.nif.nif_paeb_reset_reg[reg_idx], sizeof(uint32) * (0x506a + reg_idx), sizeof(uint32) * 0x0400);
    
    SOC_PB_DB_REG_FLD_SET(
      &(Soc_pb_regs.nif.nif_paeb_reset_reg[reg_idx].rx_ln0_paeb_rd_ptr_rst[0]),
      sizeof(uint32) * (0x506a + reg_idx),
      sizeof(uint32) * 0x0400,
      3,
      0
    );

    SOC_PB_DB_REG_FLD_SET(
      &(Soc_pb_regs.nif.nif_paeb_reset_reg[reg_idx].rx_ln0_paeb_rd_ptr_rst[1]),
      sizeof(uint32) * (0x506a + reg_idx),
      sizeof(uint32) * 0x0400,
      19,
      16
    );
  }

  /*
   * Note! Access via FIELDS ONLY!
   */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif.nif_paeb_alt_reset_reg, sizeof(uint32) * 0x506c, sizeof(uint32) * 0x0400);
  SOC_PB_DB_REG_FLD_SET(
    &(Soc_pb_regs.nif.nif_paeb_alt_reset_reg.rx_5b_ln0_paeb_rd_ptr_rst),
    sizeof(uint32) * 0x506c,
    sizeof(uint32) * 0x0400,
    27,
    24
  );

  SOC_PB_DB_REG_FLD_SET(
    &(Soc_pb_regs.nif.nif_paeb_alt_reset_reg.rx_6b_ln0_paeb_rd_ptr_rst),
    sizeof(uint32) * 0x506d,
    sizeof(uint32) * 0x0400,
    27,
    24
  );

  SOC_PB_DB_REG_FLD_SET(
    &(Soc_pb_regs.nif.nif_paeb_alt_reset_reg.rx_7b_ln0_paeb_rd_ptr_rst),
    sizeof(uint32) * 0x506d,
    sizeof(uint32) * 0x0400,
    31,
    28
  );

  /* NIF Ptp1588 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif.nif_ptp1588_reg, sizeof(uint32) * 0x5080, sizeof(uint32) * 0x0400);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.nif_ptp1588_reg.ptp_delta_each_ptp_clock), sizeof(uint32) * 0x5080, sizeof(uint32) * 0x0400, 19, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.nif_ptp1588_reg.ptp_clock_pd), sizeof(uint32) * 0x5080, sizeof(uint32) * 0x0400, 24, 24);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.nif_ptp1588_reg.ptp_sync_pd), sizeof(uint32) * 0x5080, sizeof(uint32) * 0x0400, 25, 25);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.nif_ptp1588_reg.ptp_tslc_reset_load), sizeof(uint32) * 0x5080, sizeof(uint32) * 0x0400, 28, 28);

  /* NIF Ptp1588 VLAN */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif.nif_ptp1588_vlan_reg, sizeof(uint32) * 0x5081, sizeof(uint32) * 0x0400);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.nif_ptp1588_vlan_reg.ptp_vlan_ether_type0), sizeof(uint32) * 0x5081, sizeof(uint32) * 0x0400, 15, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.nif_ptp1588_vlan_reg.ptp_vlan_ether_type1), sizeof(uint32) * 0x5081, sizeof(uint32) * 0x0400, 31, 16);

  /* NIF Ptp1588 Reset */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif.nif_ptp1588_reset_reg[0], sizeof(uint32) * 0x5082, sizeof(uint32) * 0x0400);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.nif_ptp1588_reset_reg[0].ptp_tslc_reset_value), sizeof(uint32) * 0x5082, sizeof(uint32) * 0x0400, 31, 0);

  /* NIF Ptp1588 Reset */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif.nif_ptp1588_reset_reg[1], sizeof(uint32) * 0x5083, sizeof(uint32) * 0x0400);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.nif_ptp1588_reset_reg[1].ptp_tslc_reset_value), sizeof(uint32) * 0x5083, sizeof(uint32) * 0x0400, 15, 0);

  /* NIF Ptp1588 Auto Inc */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif.nif_ptp1588_auto_inc_reg[0], sizeof(uint32) * 0x5084, sizeof(uint32) * 0x0400);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.nif_ptp1588_auto_inc_reg[0].ptp_tslc_reset_value_delta), sizeof(uint32) * 0x5084, sizeof(uint32) * 0x0400, 31, 0);

  /* NIF Ptp1588 Auto Inc */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif.nif_ptp1588_auto_inc_reg[1], sizeof(uint32) * 0x5085, sizeof(uint32) * 0x0400);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.nif_ptp1588_auto_inc_reg[1].ptp_tslc_reset_value_delta), sizeof(uint32) * 0x5085, sizeof(uint32) * 0x0400, 15, 0);

  /* NIF Ptp1588 Auto Inc Read */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif.nif_ptp1588_auto_inc_read_reg[0], sizeof(uint32) * 0x5086, sizeof(uint32) * 0x0400);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.nif_ptp1588_auto_inc_read_reg[0].ptp_tslc_reset_value_auto_inc), sizeof(uint32) * 0x5086, sizeof(uint32) * 0x0400, 31, 0);

  /* NIF Ptp1588 Auto Inc Read */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif.nif_ptp1588_auto_inc_read_reg[1], sizeof(uint32) * 0x5087, sizeof(uint32) * 0x0400);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.nif_ptp1588_auto_inc_read_reg[1].ptp_tslc_reset_value_auto_inc), sizeof(uint32) * 0x5087, sizeof(uint32) * 0x0400, 15, 0);

  /* NIF Sync Eth1 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif.nif_sync_eth1_reg, sizeof(uint32) * 0x5090, sizeof(uint32) * 0x0400);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.nif_sync_eth1_reg.sync_eth_clock_sel1), sizeof(uint32) * 0x5090, sizeof(uint32) * 0x0400, 3, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.nif_sync_eth1_reg.sync_eth_clock_div1), sizeof(uint32) * 0x5090, sizeof(uint32) * 0x0400, 5, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.nif_sync_eth1_reg.sync_eth_squelch_en1), sizeof(uint32) * 0x5090, sizeof(uint32) * 0x0400, 8, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.nif_sync_eth1_reg.sync_eth_valid_select1), sizeof(uint32) * 0x5090, sizeof(uint32) * 0x0400, 9, 9);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.nif_sync_eth1_reg.sync_eth_gtimer_mode1), sizeof(uint32) * 0x5090, sizeof(uint32) * 0x0400, 10, 10);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.nif_sync_eth1_reg.sync_eth_clock_sel2), sizeof(uint32) * 0x5090, sizeof(uint32) * 0x0400, 15, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.nif_sync_eth1_reg.sync_eth_clock_div2), sizeof(uint32) * 0x5090, sizeof(uint32) * 0x0400, 17, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.nif_sync_eth1_reg.sync_eth_squelch_en2), sizeof(uint32) * 0x5090, sizeof(uint32) * 0x0400, 20, 20);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.nif_sync_eth1_reg.sync_eth_valid_select2), sizeof(uint32) * 0x5090, sizeof(uint32) * 0x0400, 21, 21);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.nif_sync_eth1_reg.sync_eth_gtimer_mode2), sizeof(uint32) * 0x5090, sizeof(uint32) * 0x0400, 22, 22);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.nif_sync_eth1_reg.sync_eth_xaui_mode), sizeof(uint32) * 0x5090, sizeof(uint32) * 0x0400, 31, 24);

  /* NIF Sync Eth2 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif.nif_sync_eth2_reg, sizeof(uint32) * 0x5091, sizeof(uint32) * 0x0400);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.nif_sync_eth2_reg.sync_eth_squelch_dis_th), sizeof(uint32) * 0x5091, sizeof(uint32) * 0x0400, 31, 0);

  /* NIF Sync Eth3 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif.nif_sync_eth3_reg, sizeof(uint32) * 0x5092, sizeof(uint32) * 0x0400);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.nif_sync_eth3_reg.sync_eth_squelch_en_th), sizeof(uint32) * 0x5092, sizeof(uint32) * 0x0400, 15, 0);

  /* srd0 LN0 cfga */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif.srd0_ln0_cfga_reg, sizeof(uint32) * 0x5100, sizeof(uint32) * 0x0400);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.srd0_ln0_cfga_reg.srd0_ln0_cfga), sizeof(uint32) * 0x5100, sizeof(uint32) * 0x0400, 31, 0);

  /* srd0 LN0 stat */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif.srd0_ln0_stat_reg, sizeof(uint32) * 0x5101, sizeof(uint32) * 0x0400);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.srd0_ln0_stat_reg.srd0_ln0_stat), sizeof(uint32) * 0x5101, sizeof(uint32) * 0x0400, 31, 0);

  /* srd0 LN0 EBIST */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif.srd0_ln0_ebist_reg, sizeof(uint32) * 0x5102, sizeof(uint32) * 0x0400);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.srd0_ln0_ebist_reg.srd0_ln0_ebist), sizeof(uint32) * 0x5102, sizeof(uint32) * 0x0400, 31, 0);

  /* srd0 LN1 cfga */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif.srd0_ln1_cfga_reg, sizeof(uint32) * 0x5104, sizeof(uint32) * 0x0400);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.srd0_ln1_cfga_reg.srd0_ln1_cfga), sizeof(uint32) * 0x5104, sizeof(uint32) * 0x0400, 31, 0);

  /* srd0 LN1 stat */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif.srd0_ln1_stat_reg, sizeof(uint32) * 0x5105, sizeof(uint32) * 0x0400);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.srd0_ln1_stat_reg.srd0_ln1_stat), sizeof(uint32) * 0x5105, sizeof(uint32) * 0x0400, 31, 0);

  /* srd0 LN1 EBIST */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif.srd0_ln1_ebist_reg, sizeof(uint32) * 0x5106, sizeof(uint32) * 0x0400);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.srd0_ln1_ebist_reg.srd0_ln1_ebist), sizeof(uint32) * 0x5106, sizeof(uint32) * 0x0400, 31, 0);

  /* srd0 LN2 cfga */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif.srd0_ln2_cfga_reg, sizeof(uint32) * 0x5108, sizeof(uint32) * 0x0400);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.srd0_ln2_cfga_reg.srd0_ln2_cfga), sizeof(uint32) * 0x5108, sizeof(uint32) * 0x0400, 31, 0);

  /* srd0 LN2 stat */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif.srd0_ln2_stat_reg, sizeof(uint32) * 0x5109, sizeof(uint32) * 0x0400);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.srd0_ln2_stat_reg.srd0_ln2_stat), sizeof(uint32) * 0x5109, sizeof(uint32) * 0x0400, 31, 0);

  /* srd0 LN2 EBIST */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif.srd0_ln2_ebist_reg, sizeof(uint32) * 0x510a, sizeof(uint32) * 0x0400);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.srd0_ln2_ebist_reg.srd0_ln2_ebist), sizeof(uint32) * 0x510a, sizeof(uint32) * 0x0400, 31, 0);

  /* srd0 LN3 cfga */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif.srd0_ln3_cfga_reg, sizeof(uint32) * 0x510c, sizeof(uint32) * 0x0400);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.srd0_ln3_cfga_reg.srd0_ln3_cfga), sizeof(uint32) * 0x510c, sizeof(uint32) * 0x0400, 31, 0);

  /* srd0 LN3 stat */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif.srd0_ln3_stat_reg, sizeof(uint32) * 0x510d, sizeof(uint32) * 0x0400);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.srd0_ln3_stat_reg.srd0_ln3_stat), sizeof(uint32) * 0x510d, sizeof(uint32) * 0x0400, 31, 0);

  /* srd0 LN3 EBIST */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif.srd0_ln3_ebist_reg, sizeof(uint32) * 0x510e, sizeof(uint32) * 0x0400);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.srd0_ln3_ebist_reg.srd0_ln3_ebist), sizeof(uint32) * 0x510e, sizeof(uint32) * 0x0400, 31, 0);

  /* srd0 cmu cfga */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif.srd0_cmu_cfga_reg, sizeof(uint32) * 0x5110, sizeof(uint32) * 0x0400);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.srd0_cmu_cfga_reg.srd0_cmu_cfga), sizeof(uint32) * 0x5110, sizeof(uint32) * 0x0400, 31, 0);

  /* srd0 cmu cfgb */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif.srd0_cmu_cfgb_reg, sizeof(uint32) * 0x5111, sizeof(uint32) * 0x0400);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.srd0_cmu_cfgb_reg.srd0_cmu_cfgb), sizeof(uint32) * 0x5111, sizeof(uint32) * 0x0400, 31, 0);

  /* srd0 cmu stat */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif.srd0_cmu_stat_reg, sizeof(uint32) * 0x5112, sizeof(uint32) * 0x0400);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.srd0_cmu_stat_reg.srd0_cmu_stat), sizeof(uint32) * 0x5112, sizeof(uint32) * 0x0400, 31, 0);

  /* srd1 LN0 cfga */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif.srd1_ln0_cfga_reg, sizeof(uint32) * 0x5120, sizeof(uint32) * 0x0400);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.srd1_ln0_cfga_reg.srd1_ln0_cfga), sizeof(uint32) * 0x5120, sizeof(uint32) * 0x0400, 31, 0);

  /* srd1 LN0 stat */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif.srd1_ln0_stat_reg, sizeof(uint32) * 0x5121, sizeof(uint32) * 0x0400);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.srd1_ln0_stat_reg.srd1_ln0_stat), sizeof(uint32) * 0x5121, sizeof(uint32) * 0x0400, 31, 0);

  /* srd1 LN0 EBIST */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif.srd1_ln0_ebist_reg, sizeof(uint32) * 0x5122, sizeof(uint32) * 0x0400);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.srd1_ln0_ebist_reg.srd1_ln0_ebist), sizeof(uint32) * 0x5122, sizeof(uint32) * 0x0400, 31, 0);

  /* srd1 LN1 cfga */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif.srd1_ln1_cfga_reg, sizeof(uint32) * 0x5124, sizeof(uint32) * 0x0400);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.srd1_ln1_cfga_reg.srd1_ln1_cfga), sizeof(uint32) * 0x5124, sizeof(uint32) * 0x0400, 31, 0);

  /* srd1 LN1 stat */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif.srd1_ln1_stat_reg, sizeof(uint32) * 0x5125, sizeof(uint32) * 0x0400);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.srd1_ln1_stat_reg.srd1_ln1_stat), sizeof(uint32) * 0x5125, sizeof(uint32) * 0x0400, 31, 0);

  /* srd1 LN1 EBIST */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif.srd1_ln1_ebist_reg, sizeof(uint32) * 0x5126, sizeof(uint32) * 0x0400);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.srd1_ln1_ebist_reg.srd1_ln1_ebist), sizeof(uint32) * 0x5126, sizeof(uint32) * 0x0400, 31, 0);

  /* srd1 LN2 cfga */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif.srd1_ln2_cfga_reg, sizeof(uint32) * 0x5128, sizeof(uint32) * 0x0400);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.srd1_ln2_cfga_reg.srd1_ln2_cfga), sizeof(uint32) * 0x5128, sizeof(uint32) * 0x0400, 31, 0);

  /* srd1 LN2 stat */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif.srd1_ln2_stat_reg, sizeof(uint32) * 0x5129, sizeof(uint32) * 0x0400);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.srd1_ln2_stat_reg.srd1_ln2_stat), sizeof(uint32) * 0x5129, sizeof(uint32) * 0x0400, 31, 0);

  /* srd1 LN2 EBIST */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif.srd1_ln2_ebist_reg, sizeof(uint32) * 0x512a, sizeof(uint32) * 0x0400);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.srd1_ln2_ebist_reg.srd1_ln2_ebist), sizeof(uint32) * 0x512a, sizeof(uint32) * 0x0400, 31, 0);

  /* srd1 LN3 cfga */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif.srd1_ln3_cfga_reg, sizeof(uint32) * 0x512c, sizeof(uint32) * 0x0400);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.srd1_ln3_cfga_reg.srd1_ln3_cfga), sizeof(uint32) * 0x512c, sizeof(uint32) * 0x0400, 31, 0);

  /* srd1 LN3 stat */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif.srd1_ln3_stat_reg, sizeof(uint32) * 0x512d, sizeof(uint32) * 0x0400);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.srd1_ln3_stat_reg.srd1_ln3_stat), sizeof(uint32) * 0x512d, sizeof(uint32) * 0x0400, 31, 0);

  /* srd1 LN3 EBIST */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif.srd1_ln3_ebist_reg, sizeof(uint32) * 0x512e, sizeof(uint32) * 0x0400);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.srd1_ln3_ebist_reg.srd1_ln3_ebist), sizeof(uint32) * 0x512e, sizeof(uint32) * 0x0400, 31, 0);

  /* srd1 cmu cfga */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif.srd1_cmu_cfga_reg, sizeof(uint32) * 0x5130, sizeof(uint32) * 0x0400);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.srd1_cmu_cfga_reg.srd1_cmu_cfga), sizeof(uint32) * 0x5130, sizeof(uint32) * 0x0400, 31, 0);

  /* srd1 cmu cfgb */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif.srd1_cmu_cfgb_reg, sizeof(uint32) * 0x5131, sizeof(uint32) * 0x0400);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.srd1_cmu_cfgb_reg.srd1_cmu_cfgb), sizeof(uint32) * 0x5131, sizeof(uint32) * 0x0400, 31, 0);

  /* srd1 cmu stat */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif.srd1_cmu_stat_reg, sizeof(uint32) * 0x5132, sizeof(uint32) * 0x0400);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.srd1_cmu_stat_reg.srd1_cmu_stat), sizeof(uint32) * 0x5132, sizeof(uint32) * 0x0400, 31, 0);

  /* srd2 LN0 cfga */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif.srd2_ln0_cfga_reg, sizeof(uint32) * 0x5140, sizeof(uint32) * 0x0400);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.srd2_ln0_cfga_reg.srd2_ln0_cfga), sizeof(uint32) * 0x5140, sizeof(uint32) * 0x0400, 31, 0);

  /* srd2 LN0 stat */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif.srd2_ln0_stat_reg, sizeof(uint32) * 0x5141, sizeof(uint32) * 0x0400);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.srd2_ln0_stat_reg.srd2_ln0_stat), sizeof(uint32) * 0x5141, sizeof(uint32) * 0x0400, 31, 0);

  /* srd2 LN0 EBIST */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif.srd2_ln0_ebist_reg, sizeof(uint32) * 0x5142, sizeof(uint32) * 0x0400);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.srd2_ln0_ebist_reg.srd2_ln0_ebist), sizeof(uint32) * 0x5142, sizeof(uint32) * 0x0400, 31, 0);

  /* srd2 LN1 cfga */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif.srd2_ln1_cfga_reg, sizeof(uint32) * 0x5144, sizeof(uint32) * 0x0400);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.srd2_ln1_cfga_reg.srd2_ln1_cfga), sizeof(uint32) * 0x5144, sizeof(uint32) * 0x0400, 31, 0);

  /* srd2 LN1 stat */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif.srd2_ln1_stat_reg, sizeof(uint32) * 0x5145, sizeof(uint32) * 0x0400);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.srd2_ln1_stat_reg.srd2_ln1_stat), sizeof(uint32) * 0x5145, sizeof(uint32) * 0x0400, 31, 0);

  /* srd2 LN1 EBIST */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif.srd2_ln1_ebist_reg, sizeof(uint32) * 0x5146, sizeof(uint32) * 0x0400);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.srd2_ln1_ebist_reg.srd2_ln1_ebist), sizeof(uint32) * 0x5146, sizeof(uint32) * 0x0400, 31, 0);

  /* srd2 LN2 cfga */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif.srd2_ln2_cfga_reg, sizeof(uint32) * 0x5148, sizeof(uint32) * 0x0400);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.srd2_ln2_cfga_reg.srd2_ln2_cfga), sizeof(uint32) * 0x5148, sizeof(uint32) * 0x0400, 31, 0);

  /* srd2 LN2 stat */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif.srd2_ln2_stat_reg, sizeof(uint32) * 0x5149, sizeof(uint32) * 0x0400);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.srd2_ln2_stat_reg.srd2_ln2_stat), sizeof(uint32) * 0x5149, sizeof(uint32) * 0x0400, 31, 0);

  /* srd2 LN2 EBIST */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif.srd2_ln2_ebist_reg, sizeof(uint32) * 0x514a, sizeof(uint32) * 0x0400);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.srd2_ln2_ebist_reg.srd2_ln2_ebist), sizeof(uint32) * 0x514a, sizeof(uint32) * 0x0400, 31, 0);

  /* srd2 LN3 cfga */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif.srd2_ln3_cfga_reg, sizeof(uint32) * 0x514c, sizeof(uint32) * 0x0400);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.srd2_ln3_cfga_reg.srd2_ln3_cfga), sizeof(uint32) * 0x514c, sizeof(uint32) * 0x0400, 31, 0);

  /* srd2 LN3 stat */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif.srd2_ln3_stat_reg, sizeof(uint32) * 0x514d, sizeof(uint32) * 0x0400);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.srd2_ln3_stat_reg.srd2_ln3_stat), sizeof(uint32) * 0x514d, sizeof(uint32) * 0x0400, 31, 0);

  /* srd2 LN3 EBIST */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif.srd2_ln3_ebist_reg, sizeof(uint32) * 0x514e, sizeof(uint32) * 0x0400);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.srd2_ln3_ebist_reg.srd2_ln3_ebist), sizeof(uint32) * 0x514e, sizeof(uint32) * 0x0400, 31, 0);

  /* srd2 cmu cfga */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif.srd2_cmu_cfga_reg, sizeof(uint32) * 0x5150, sizeof(uint32) * 0x0400);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.srd2_cmu_cfga_reg.srd2_cmu_cfga), sizeof(uint32) * 0x5150, sizeof(uint32) * 0x0400, 31, 0);

  /* srd2 cmu cfgb */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif.srd2_cmu_cfgb_reg, sizeof(uint32) * 0x5151, sizeof(uint32) * 0x0400);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.srd2_cmu_cfgb_reg.srd2_cmu_cfgb), sizeof(uint32) * 0x5151, sizeof(uint32) * 0x0400, 31, 0);

  /* srd2 cmu stat */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif.srd2_cmu_stat_reg, sizeof(uint32) * 0x5152, sizeof(uint32) * 0x0400);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.srd2_cmu_stat_reg.srd2_cmu_stat), sizeof(uint32) * 0x5152, sizeof(uint32) * 0x0400, 31, 0);

  /* srd3 LN0 cfga */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif.srd3_ln0_cfga_reg, sizeof(uint32) * 0x5160, sizeof(uint32) * 0x0400);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.srd3_ln0_cfga_reg.srd3_ln0_cfga), sizeof(uint32) * 0x5160, sizeof(uint32) * 0x0400, 31, 0);

  /* srd3 LN0 stat */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif.srd3_ln0_stat_reg, sizeof(uint32) * 0x5161, sizeof(uint32) * 0x0400);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.srd3_ln0_stat_reg.srd3_ln0_stat), sizeof(uint32) * 0x5161, sizeof(uint32) * 0x0400, 31, 0);

  /* srd3 LN0 EBIST */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif.srd3_ln0_ebist_reg, sizeof(uint32) * 0x5162, sizeof(uint32) * 0x0400);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.srd3_ln0_ebist_reg.srd3_ln0_ebist), sizeof(uint32) * 0x5162, sizeof(uint32) * 0x0400, 31, 0);

  /* srd3 LN1 cfga */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif.srd3_ln1_cfga_reg, sizeof(uint32) * 0x5164, sizeof(uint32) * 0x0400);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.srd3_ln1_cfga_reg.srd3_ln1_cfga), sizeof(uint32) * 0x5164, sizeof(uint32) * 0x0400, 31, 0);

  /* srd3 LN1 stat */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif.srd3_ln1_stat_reg, sizeof(uint32) * 0x5165, sizeof(uint32) * 0x0400);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.srd3_ln1_stat_reg.srd3_ln1_stat), sizeof(uint32) * 0x5165, sizeof(uint32) * 0x0400, 31, 0);

  /* srd3 LN1 EBIST */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif.srd3_ln1_ebist_reg, sizeof(uint32) * 0x5166, sizeof(uint32) * 0x0400);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.srd3_ln1_ebist_reg.srd3_ln1_ebist), sizeof(uint32) * 0x5166, sizeof(uint32) * 0x0400, 31, 0);

  /* srd3 LN2 cfga */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif.srd3_ln2_cfga_reg, sizeof(uint32) * 0x5168, sizeof(uint32) * 0x0400);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.srd3_ln2_cfga_reg.srd3_ln2_cfga), sizeof(uint32) * 0x5168, sizeof(uint32) * 0x0400, 31, 0);

  /* srd3 LN2 stat */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif.srd3_ln2_stat_reg, sizeof(uint32) * 0x5169, sizeof(uint32) * 0x0400);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.srd3_ln2_stat_reg.srd3_ln2_stat), sizeof(uint32) * 0x5169, sizeof(uint32) * 0x0400, 31, 0);

  /* srd3 LN2 EBIST */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif.srd3_ln2_ebist_reg, sizeof(uint32) * 0x516a, sizeof(uint32) * 0x0400);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.srd3_ln2_ebist_reg.srd3_ln2_ebist), sizeof(uint32) * 0x516a, sizeof(uint32) * 0x0400, 31, 0);

  /* srd3 LN3 cfga */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif.srd3_ln3_cfga_reg, sizeof(uint32) * 0x516c, sizeof(uint32) * 0x0400);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.srd3_ln3_cfga_reg.srd3_ln3_cfga), sizeof(uint32) * 0x516c, sizeof(uint32) * 0x0400, 31, 0);

  /* srd3 LN3 stat */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif.srd3_ln3_stat_reg, sizeof(uint32) * 0x516d, sizeof(uint32) * 0x0400);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.srd3_ln3_stat_reg.srd3_ln3_stat), sizeof(uint32) * 0x516d, sizeof(uint32) * 0x0400, 31, 0);

  /* srd3 LN3 EBIST */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif.srd3_ln3_ebist_reg, sizeof(uint32) * 0x516e, sizeof(uint32) * 0x0400);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.srd3_ln3_ebist_reg.srd3_ln3_ebist), sizeof(uint32) * 0x516e, sizeof(uint32) * 0x0400, 31, 0);

  /* srd3 cmu cfga */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif.srd3_cmu_cfga_reg, sizeof(uint32) * 0x5170, sizeof(uint32) * 0x0400);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.srd3_cmu_cfga_reg.srd3_cmu_cfga), sizeof(uint32) * 0x5170, sizeof(uint32) * 0x0400, 31, 0);

  /* srd3 cmu cfgb */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif.srd3_cmu_cfgb_reg, sizeof(uint32) * 0x5171, sizeof(uint32) * 0x0400);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.srd3_cmu_cfgb_reg.srd3_cmu_cfgb), sizeof(uint32) * 0x5171, sizeof(uint32) * 0x0400, 31, 0);

  /* srd3 cmu stat */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif.srd3_cmu_stat_reg, sizeof(uint32) * 0x5172, sizeof(uint32) * 0x0400);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.srd3_cmu_stat_reg.srd3_cmu_stat), sizeof(uint32) * 0x5172, sizeof(uint32) * 0x0400, 31, 0);

  /* Srd Ipu Cfg */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif.srd_ipu_cfg_reg, sizeof(uint32) * 0x5178, sizeof(uint32) * 0x0400);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.srd_ipu_cfg_reg.srd_ipu_cfg), sizeof(uint32) * 0x5178, sizeof(uint32) * 0x0400, 31, 0);

  /* Srd Epb Op */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif.srd_epb_op_reg, sizeof(uint32) * 0x5179, sizeof(uint32) * 0x0400);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.srd_epb_op_reg.srd_epb_op), sizeof(uint32) * 0x5179, sizeof(uint32) * 0x0400, 31, 0);

  /* Srd Epb Rd */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif.srd_epb_rd_reg, sizeof(uint32) * 0x517a, sizeof(uint32) * 0x0400);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif.srd_epb_rd_reg.srd_epb_rd), sizeof(uint32) * 0x517a, sizeof(uint32) * 0x0400, 31, 0);
}

/* Block registers initialization: NIF 	MAC LANE */
STATIC void
  soc_pb_regs_init_NIF_MAC_LANE(void)
{
  uint32
    reg_ndx;

  Soc_pb_regs.nif_mac_lane.nof_instances = SOC_PB_BLK_NOF_INSTANCES_MAL;
  Soc_pb_regs.nif_mac_lane.addr.base = sizeof(uint32) * 0x5200;
  Soc_pb_regs.nif_mac_lane.addr.step = sizeof(uint32) * 0x0040;

  /* Interrupt Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif_mac_lane.interrupt_reg, sizeof(uint32) * 0x5200, sizeof(uint32) * 0x0040);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.interrupt_reg.link_status_change_int), sizeof(uint32) * 0x5200, sizeof(uint32) * 0x0040, 3, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.interrupt_reg.rx_pcs_ln_sync_stat_change_int), sizeof(uint32) * 0x5200, sizeof(uint32) * 0x0040, 7, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.interrupt_reg.rx_pcs_local_fault_int), sizeof(uint32) * 0x5200, sizeof(uint32) * 0x0040, 8, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.interrupt_reg.rx_pcs_local_fault_phy_int), sizeof(uint32) * 0x5200, sizeof(uint32) * 0x0040, 9, 9);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.interrupt_reg.rx_pcs_remote_fault_int), sizeof(uint32) * 0x5200, sizeof(uint32) * 0x0040, 10, 10);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.interrupt_reg.rx_pcs_unknown_fault_int), sizeof(uint32) * 0x5200, sizeof(uint32) * 0x0040, 11, 11);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.interrupt_reg.stat_counter_af_int), sizeof(uint32) * 0x5200, sizeof(uint32) * 0x0040, 15, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.interrupt_reg.an_restart_int), sizeof(uint32) * 0x5200, sizeof(uint32) * 0x0040, 19, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.interrupt_reg.an_complete_int), sizeof(uint32) * 0x5200, sizeof(uint32) * 0x0040, 23, 20);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.interrupt_reg.an_error_int), sizeof(uint32) * 0x5200, sizeof(uint32) * 0x0040, 27, 24);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.interrupt_reg.error_interrupt), sizeof(uint32) * 0x5200, sizeof(uint32) * 0x0040, 28, 28);

  /* Err Interrupt Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif_mac_lane.err_interrupt_reg, sizeof(uint32) * 0x5201, sizeof(uint32) * 0x0040);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.err_interrupt_reg.tx_mac_err_int), sizeof(uint32) * 0x5201, sizeof(uint32) * 0x0040, 3, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.err_interrupt_reg.rx_mac_err_int), sizeof(uint32) * 0x5201, sizeof(uint32) * 0x0040, 7, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.err_interrupt_reg.tx_alnr_ovf_int), sizeof(uint32) * 0x5201, sizeof(uint32) * 0x0040, 11, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.err_interrupt_reg.rx_alnr_ovf_int), sizeof(uint32) * 0x5201, sizeof(uint32) * 0x0040, 15, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.err_interrupt_reg.tx_ptp_1588_stamping_err_int), sizeof(uint32) * 0x5201, sizeof(uint32) * 0x0040, 19, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.err_interrupt_reg.rx_ptp_1588_stamping_err_int), sizeof(uint32) * 0x5201, sizeof(uint32) * 0x0040, 23, 20);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.err_interrupt_reg.tx_taf_overflow_err_int), sizeof(uint32) * 0x5201, sizeof(uint32) * 0x0040, 24, 24);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.err_interrupt_reg.rx_raf_overflow_err_int), sizeof(uint32) * 0x5201, sizeof(uint32) * 0x0040, 25, 25);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.err_interrupt_reg.rx_pcs_deskew_err_int), sizeof(uint32) * 0x5201, sizeof(uint32) * 0x0040, 26, 26);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.err_interrupt_reg.rx_pcs_bom_err_int), sizeof(uint32) * 0x5201, sizeof(uint32) * 0x0040, 27, 27);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.err_interrupt_reg.rx_pcs_deskew_err_fatal_int), sizeof(uint32) * 0x5201, sizeof(uint32) * 0x0040, 28, 28);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.err_interrupt_reg.rx_mac_bct_crc_err_int), sizeof(uint32) * 0x5201, sizeof(uint32) * 0x0040, 29, 29);

  /* Interrupt Mask Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif_mac_lane.interrupt_mask_reg, sizeof(uint32) * 0x5202, sizeof(uint32) * 0x0040);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.interrupt_mask_reg.link_status_change_int_mask), sizeof(uint32) * 0x5202, sizeof(uint32) * 0x0040, 3, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.interrupt_mask_reg.rx_pcs_ln_sync_stat_change_int_mask), sizeof(uint32) * 0x5202, sizeof(uint32) * 0x0040, 7, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.interrupt_mask_reg.rx_pcs_local_fault_int_mask), sizeof(uint32) * 0x5202, sizeof(uint32) * 0x0040, 8, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.interrupt_mask_reg.rx_pcs_local_fault_phy_int_mask), sizeof(uint32) * 0x5202, sizeof(uint32) * 0x0040, 9, 9);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.interrupt_mask_reg.rx_pcs_remote_fault_int_mask), sizeof(uint32) * 0x5202, sizeof(uint32) * 0x0040, 10, 10);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.interrupt_mask_reg.rx_pcs_unknown_fault_int_mask), sizeof(uint32) * 0x5202, sizeof(uint32) * 0x0040, 11, 11);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.interrupt_mask_reg.stat_counter_af_int_mask), sizeof(uint32) * 0x5202, sizeof(uint32) * 0x0040, 15, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.interrupt_mask_reg.an_restart_int_mask), sizeof(uint32) * 0x5202, sizeof(uint32) * 0x0040, 19, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.interrupt_mask_reg.an_complete_int_mask), sizeof(uint32) * 0x5202, sizeof(uint32) * 0x0040, 23, 20);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.interrupt_mask_reg.an_error_int_mask), sizeof(uint32) * 0x5202, sizeof(uint32) * 0x0040, 27, 24);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.interrupt_mask_reg.error_interrupt_mask), sizeof(uint32) * 0x5202, sizeof(uint32) * 0x0040, 28, 28);

  /* Err Interrupt Mask Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif_mac_lane.err_interrupt_mask_reg, sizeof(uint32) * 0x5203, sizeof(uint32) * 0x0040);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.err_interrupt_mask_reg.tx_mac_err_int_mask), sizeof(uint32) * 0x5203, sizeof(uint32) * 0x0040, 3, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.err_interrupt_mask_reg.rx_mac_err_int_mask), sizeof(uint32) * 0x5203, sizeof(uint32) * 0x0040, 7, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.err_interrupt_mask_reg.tx_alnr_ovf_int_mask), sizeof(uint32) * 0x5203, sizeof(uint32) * 0x0040, 11, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.err_interrupt_mask_reg.rx_alnr_ovf_int_mask), sizeof(uint32) * 0x5203, sizeof(uint32) * 0x0040, 15, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.err_interrupt_mask_reg.tx_ptp_1588_stamping_err_int_mask), sizeof(uint32) * 0x5203, sizeof(uint32) * 0x0040, 19, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.err_interrupt_mask_reg.rx_ptp_1588_stamping_err_int_mask), sizeof(uint32) * 0x5203, sizeof(uint32) * 0x0040, 23, 20);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.err_interrupt_mask_reg.tx_taf_overflow_err_int_mask), sizeof(uint32) * 0x5203, sizeof(uint32) * 0x0040, 24, 24);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.err_interrupt_mask_reg.rx_raf_overflow_err_int_mask), sizeof(uint32) * 0x5203, sizeof(uint32) * 0x0040, 25, 25);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.err_interrupt_mask_reg.rx_pcs_deskew_err_int_mask), sizeof(uint32) * 0x5203, sizeof(uint32) * 0x0040, 26, 26);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.err_interrupt_mask_reg.rx_pcs_bom_err_int_mask), sizeof(uint32) * 0x5203, sizeof(uint32) * 0x0040, 27, 27);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.err_interrupt_mask_reg.rx_pcs_deskew_err_fatal_int_mask), sizeof(uint32) * 0x5203, sizeof(uint32) * 0x0040, 28, 28);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.err_interrupt_mask_reg.rx_mac_bct_crc_err_int_mask), sizeof(uint32) * 0x5203, sizeof(uint32) * 0x0040, 29, 29);

  /* Link Status Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif_mac_lane.link_status_reg, sizeof(uint32) * 0x5208, sizeof(uint32) * 0x0040);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.link_status_reg.link_status), sizeof(uint32) * 0x5208, sizeof(uint32) * 0x0040, 3, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.link_status_reg.link_status_sticky), sizeof(uint32) * 0x5208, sizeof(uint32) * 0x0040, 7, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.link_status_reg.rx_pcs_local_fault), sizeof(uint32) * 0x5208, sizeof(uint32) * 0x0040, 8, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.link_status_reg.rx_pcs_local_fault_phy), sizeof(uint32) * 0x5208, sizeof(uint32) * 0x0040, 9, 9);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.link_status_reg.rx_pcs_remote_fault), sizeof(uint32) * 0x5208, sizeof(uint32) * 0x0040, 10, 10);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.link_status_reg.rx_pcs_unknown_fault), sizeof(uint32) * 0x5208, sizeof(uint32) * 0x0040, 11, 11);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.link_status_reg.rx_pcs_deskew_error), sizeof(uint32) * 0x5208, sizeof(uint32) * 0x0040, 12, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.link_status_reg.rx_pcs_bom_error), sizeof(uint32) * 0x5208, sizeof(uint32) * 0x0040, 13, 13);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.link_status_reg.rx_pcs_sync_stat), sizeof(uint32) * 0x5208, sizeof(uint32) * 0x0040, 16, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.link_status_reg.rx_pcs_ln_sync_stat), sizeof(uint32) * 0x5208, sizeof(uint32) * 0x0040, 23, 20);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.link_status_reg.port_tx_active), sizeof(uint32) * 0x5208, sizeof(uint32) * 0x0040, 27, 24);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.link_status_reg.port_rx_active), sizeof(uint32) * 0x5208, sizeof(uint32) * 0x0040, 31, 28);

  /* Enable Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif_mac_lane.enable_reg, sizeof(uint32) * 0x5209, sizeof(uint32) * 0x0040);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.enable_reg.mal_en), sizeof(uint32) * 0x5209, sizeof(uint32) * 0x0040, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.enable_reg.xaui_rx_lane_en), sizeof(uint32) * 0x5209, sizeof(uint32) * 0x0040, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.enable_reg.xaui_tx_lane_en), sizeof(uint32) * 0x5209, sizeof(uint32) * 0x0040, 5, 5);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.enable_reg.gmii_rx_lane_en), sizeof(uint32) * 0x5209, sizeof(uint32) * 0x0040, 11, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.enable_reg.gmii_tx_lane_en), sizeof(uint32) * 0x5209, sizeof(uint32) * 0x0040, 15, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.enable_reg.xaui_sr_mode), sizeof(uint32) * 0x5209, sizeof(uint32) * 0x0040, 20, 20);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.enable_reg.xaui_dr_mode), sizeof(uint32) * 0x5209, sizeof(uint32) * 0x0040, 21, 21);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.enable_reg.gmii_mode), sizeof(uint32) * 0x5209, sizeof(uint32) * 0x0040, 22, 22);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.enable_reg.qsgmii_mode), sizeof(uint32) * 0x5209, sizeof(uint32) * 0x0040, 23, 23);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.enable_reg.gmii_two_ports_mode), sizeof(uint32) * 0x5209, sizeof(uint32) * 0x0040, 24, 24);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.enable_reg.mal_loopback_mode), sizeof(uint32) * 0x5209, sizeof(uint32) * 0x0040, 28, 28);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.enable_reg.mal_repeater_mode), sizeof(uint32) * 0x5209, sizeof(uint32) * 0x0040, 29, 29);

  /* Mal Reset1 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif_mac_lane.mal_reset1_reg, sizeof(uint32) * 0x520a, sizeof(uint32) * 0x0040);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.mal_reset1_reg.tx_mlf_reset), sizeof(uint32) * 0x520a, sizeof(uint32) * 0x0040, 3, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.mal_reset1_reg.tx_taf_reset), sizeof(uint32) * 0x520a, sizeof(uint32) * 0x0040, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.mal_reset1_reg.tx_aligner_reset), sizeof(uint32) * 0x520a, sizeof(uint32) * 0x0040, 11, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.mal_reset1_reg.tx_fct_reset), sizeof(uint32) * 0x520a, sizeof(uint32) * 0x0040, 15, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.mal_reset1_reg.rx_bom_reset), sizeof(uint32) * 0x520a, sizeof(uint32) * 0x0040, 16, 16);

  /* Mal Reset2 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif_mac_lane.mal_reset2_reg, sizeof(uint32) * 0x520b, sizeof(uint32) * 0x0040);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.mal_reset2_reg.rx_mlf_reset), sizeof(uint32) * 0x520b, sizeof(uint32) * 0x0040, 3, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.mal_reset2_reg.rx_raf_reset), sizeof(uint32) * 0x520b, sizeof(uint32) * 0x0040, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.mal_reset2_reg.rx_xaui_pcs_reset_deskew), sizeof(uint32) * 0x520b, sizeof(uint32) * 0x0040, 5, 5);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.mal_reset2_reg.rx_xaui_mac_reset), sizeof(uint32) * 0x520b, sizeof(uint32) * 0x0040, 6, 6);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.mal_reset2_reg.rx_xaui_lfs_reset), sizeof(uint32) * 0x520b, sizeof(uint32) * 0x0040, 7, 7);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.mal_reset2_reg.rx_aligner_reset), sizeof(uint32) * 0x520b, sizeof(uint32) * 0x0040, 11, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.mal_reset2_reg.rx_gs_reset), sizeof(uint32) * 0x520b, sizeof(uint32) * 0x0040, 15, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.mal_reset2_reg.rx_fcr_reset), sizeof(uint32) * 0x520b, sizeof(uint32) * 0x0040, 19, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.mal_reset2_reg.rx_gmii_pcs_reset), sizeof(uint32) * 0x520b, sizeof(uint32) * 0x0040, 23, 20);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.mal_reset2_reg.rx_gmii_mac_reset), sizeof(uint32) * 0x520b, sizeof(uint32) * 0x0040, 27, 24);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.mal_reset2_reg.rx_gmii_an_reset), sizeof(uint32) * 0x520b, sizeof(uint32) * 0x0040, 31, 28);

  /* Async Fifo Config */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif_mac_lane.async_fifo_config_reg, sizeof(uint32) * 0x520c, sizeof(uint32) * 0x0040);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.async_fifo_config_reg.tx_extra_delay_rd), sizeof(uint32) * 0x520c, sizeof(uint32) * 0x0040, 1, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.async_fifo_config_reg.tx_extra_delay_wr), sizeof(uint32) * 0x520c, sizeof(uint32) * 0x0040, 3, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.async_fifo_config_reg.rx_extra_delay_rd), sizeof(uint32) * 0x520c, sizeof(uint32) * 0x0040, 5, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.async_fifo_config_reg.rx_extra_delay_wr), sizeof(uint32) * 0x520c, sizeof(uint32) * 0x0040, 7, 6);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.async_fifo_config_reg.taf_af_wm), sizeof(uint32) * 0x520c, sizeof(uint32) * 0x0040, 11, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.async_fifo_config_reg.raf_ae_wm), sizeof(uint32) * 0x520c, sizeof(uint32) * 0x0040, 15, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.async_fifo_config_reg.raf_ensure_overflow_ind), sizeof(uint32) * 0x520c, sizeof(uint32) * 0x0040, 16, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.async_fifo_config_reg.rx_mask_fifo_full), sizeof(uint32) * 0x520c, sizeof(uint32) * 0x0040, 20, 20);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.async_fifo_config_reg.tx_mask_fifo_full), sizeof(uint32) * 0x520c, sizeof(uint32) * 0x0040, 21, 21);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.async_fifo_config_reg.taf_af_ovrd), sizeof(uint32) * 0x520c, sizeof(uint32) * 0x0040, 24, 24);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.async_fifo_config_reg.tx_mlf_credit_ovrd), sizeof(uint32) * 0x520c, sizeof(uint32) * 0x0040, 31, 28);

  /* XAUI Config */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif_mac_lane.xaui_config_reg, sizeof(uint32) * 0x520d, sizeof(uint32) * 0x0040);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.xaui_config_reg.rx_min_pkt_length), sizeof(uint32) * 0x520d, sizeof(uint32) * 0x0040, 7, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.xaui_config_reg.tx_min_pkt_length), sizeof(uint32) * 0x520d, sizeof(uint32) * 0x0040, 15, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.xaui_config_reg.ipg_dic_threshold), sizeof(uint32) * 0x520d, sizeof(uint32) * 0x0040, 23, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.xaui_config_reg.ipg_dic_enable), sizeof(uint32) * 0x520d, sizeof(uint32) * 0x0040, 24, 24);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.xaui_config_reg.mask_check_end), sizeof(uint32) * 0x520d, sizeof(uint32) * 0x0040, 25, 25);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.xaui_config_reg.tx_idle_rand_polynom), sizeof(uint32) * 0x520d, sizeof(uint32) * 0x0040, 26, 26);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.xaui_config_reg.tx_term_pkt_on_err), sizeof(uint32) * 0x520d, sizeof(uint32) * 0x0040, 27, 27);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.xaui_config_reg.tx_insert_e_on_err), sizeof(uint32) * 0x520d, sizeof(uint32) * 0x0040, 28, 28);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.xaui_config_reg.lfs_ovrd), sizeof(uint32) * 0x520d, sizeof(uint32) * 0x0040, 31, 29);

  /* SPAUI Extensions1 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif_mac_lane.spaui_extensions1_reg, sizeof(uint32) * 0x520e, sizeof(uint32) * 0x0040);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.spaui_extensions1_reg.rx_crc_check_en), sizeof(uint32) * 0x520e, sizeof(uint32) * 0x0040, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.spaui_extensions1_reg.rx_crc_terminate_en), sizeof(uint32) * 0x520e, sizeof(uint32) * 0x0040, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.spaui_extensions1_reg.rx_crc24_mode), sizeof(uint32) * 0x520e, sizeof(uint32) * 0x0040, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.spaui_extensions1_reg.rx_bct_size), sizeof(uint32) * 0x520e, sizeof(uint32) * 0x0040, 5, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.spaui_extensions1_reg.rx_preamble_size), sizeof(uint32) * 0x520e, sizeof(uint32) * 0x0040, 7, 6);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.spaui_extensions1_reg.rx_bct_ch_position), sizeof(uint32) * 0x520e, sizeof(uint32) * 0x0040, 9, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.spaui_extensions1_reg.rx_preamble_sop), sizeof(uint32) * 0x520e, sizeof(uint32) * 0x0040, 10, 10);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.spaui_extensions1_reg.rx_alt_crc_mode), sizeof(uint32) * 0x520e, sizeof(uint32) * 0x0040, 11, 11);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.spaui_extensions1_reg.rx_bct_en_llfc), sizeof(uint32) * 0x520e, sizeof(uint32) * 0x0040, 12, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.spaui_extensions1_reg.rx_bct_en_ch), sizeof(uint32) * 0x520e, sizeof(uint32) * 0x0040, 13, 13);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.spaui_extensions1_reg.rx_bct_en_bt), sizeof(uint32) * 0x520e, sizeof(uint32) * 0x0040, 14, 14);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.spaui_extensions1_reg.rx_bct_en_crc_check), sizeof(uint32) * 0x520e, sizeof(uint32) * 0x0040, 15, 15);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.spaui_extensions1_reg.rx_ensure_fce_ind), sizeof(uint32) * 0x520e, sizeof(uint32) * 0x0040, 16, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.spaui_extensions1_reg.tx_sop_on_odd_only), sizeof(uint32) * 0x520e, sizeof(uint32) * 0x0040, 17, 17);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.spaui_extensions1_reg.tx_ipg_max_credit_7), sizeof(uint32) * 0x520e, sizeof(uint32) * 0x0040, 18, 18);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.spaui_extensions1_reg.lfs_response_to_lf), sizeof(uint32) * 0x520e, sizeof(uint32) * 0x0040, 26, 24);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.spaui_extensions1_reg.lfs_response_to_rf), sizeof(uint32) * 0x520e, sizeof(uint32) * 0x0040, 30, 28);

  /* SPAUI Extensions2 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif_mac_lane.spaui_extensions2_reg, sizeof(uint32) * 0x520f, sizeof(uint32) * 0x0040);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.spaui_extensions2_reg.tx_sop_on_even_only), sizeof(uint32) * 0x520f, sizeof(uint32) * 0x0040, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.spaui_extensions2_reg.tx_a_on_even_only), sizeof(uint32) * 0x520f, sizeof(uint32) * 0x0040, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.spaui_extensions2_reg.tx_crc_insert_en), sizeof(uint32) * 0x520f, sizeof(uint32) * 0x0040, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.spaui_extensions2_reg.tx_crc24_mode), sizeof(uint32) * 0x520f, sizeof(uint32) * 0x0040, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.spaui_extensions2_reg.tx_bct_size), sizeof(uint32) * 0x520f, sizeof(uint32) * 0x0040, 5, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.spaui_extensions2_reg.tx_preamble_size), sizeof(uint32) * 0x520f, sizeof(uint32) * 0x0040, 7, 6);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.spaui_extensions2_reg.tx_bct_ch_position), sizeof(uint32) * 0x520f, sizeof(uint32) * 0x0040, 9, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.spaui_extensions2_reg.tx_preamble_sop), sizeof(uint32) * 0x520f, sizeof(uint32) * 0x0040, 10, 10);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.spaui_extensions2_reg.tx_alt_crc_mode), sizeof(uint32) * 0x520f, sizeof(uint32) * 0x0040, 11, 11);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.spaui_extensions2_reg.tx_bct_ovrd_llfc), sizeof(uint32) * 0x520f, sizeof(uint32) * 0x0040, 12, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.spaui_extensions2_reg.tx_bct_ovrd_ch), sizeof(uint32) * 0x520f, sizeof(uint32) * 0x0040, 13, 13);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.spaui_extensions2_reg.tx_bct_ovrd_bt), sizeof(uint32) * 0x520f, sizeof(uint32) * 0x0040, 14, 14);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.spaui_extensions2_reg.tx_bct_ovrd_crc), sizeof(uint32) * 0x520f, sizeof(uint32) * 0x0040, 15, 15);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.spaui_extensions2_reg.tx_bct_ovrd_ch_value), sizeof(uint32) * 0x520f, sizeof(uint32) * 0x0040, 23, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.spaui_extensions2_reg.tx_bct_ovrd_bt_value), sizeof(uint32) * 0x520f, sizeof(uint32) * 0x0040, 26, 24);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.spaui_extensions2_reg.tx_bct_ovrd_llfc_value), sizeof(uint32) * 0x520f, sizeof(uint32) * 0x0040, 27, 27);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.spaui_extensions2_reg.tx_bct_ovrd_crc_value), sizeof(uint32) * 0x520f, sizeof(uint32) * 0x0040, 31, 28);

  /* SPAUI Insert Idle Config */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif_mac_lane.spaui_insert_idle_config_reg, sizeof(uint32) * 0x5210, sizeof(uint32) * 0x0040);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.spaui_insert_idle_config_reg.tx_insert_idles_count), sizeof(uint32) * 0x5210, sizeof(uint32) * 0x0040, 23, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.spaui_insert_idle_config_reg.tx_insert_idles_mode), sizeof(uint32) * 0x5210, sizeof(uint32) * 0x0040, 29, 28);

  /* BOM */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif_mac_lane.bom_reg, sizeof(uint32) * 0x5211, sizeof(uint32) * 0x0040);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.bom_reg.rx_bom_en), sizeof(uint32) * 0x5211, sizeof(uint32) * 0x0040, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.bom_reg.rx_bom_fsm_en), sizeof(uint32) * 0x5211, sizeof(uint32) * 0x0040, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.bom_reg.rx_bom_deskew_err_en), sizeof(uint32) * 0x5211, sizeof(uint32) * 0x0040, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.bom_reg.rx_deskew_a_on_even_lanes), sizeof(uint32) * 0x5211, sizeof(uint32) * 0x0040, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.bom_reg.rx_bom_a_on_lsb), sizeof(uint32) * 0x5211, sizeof(uint32) * 0x0040, 5, 5);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.bom_reg.rx_bom_a_on_msb), sizeof(uint32) * 0x5211, sizeof(uint32) * 0x0040, 6, 6);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.bom_reg.tx_k_mapping_en), sizeof(uint32) * 0x5211, sizeof(uint32) * 0x0040, 11, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.bom_reg.tx_a_mapping_en), sizeof(uint32) * 0x5211, sizeof(uint32) * 0x0040, 15, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.bom_reg.tx_mapping_value), sizeof(uint32) * 0x5211, sizeof(uint32) * 0x0040, 24, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.bom_reg.rx_swap_ll), sizeof(uint32) * 0x5211, sizeof(uint32) * 0x0040, 28, 28);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.bom_reg.rx_swap_ll_pair), sizeof(uint32) * 0x5211, sizeof(uint32) * 0x0040, 29, 29);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.bom_reg.tx_swap_ll), sizeof(uint32) * 0x5211, sizeof(uint32) * 0x0040, 30, 30);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.bom_reg.tx_swap_ll_pair), sizeof(uint32) * 0x5211, sizeof(uint32) * 0x0040, 31, 31);

  /* Statistics */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif_mac_lane.statistics_reg, sizeof(uint32) * 0x5214, sizeof(uint32) * 0x0040);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.statistics_reg.stat_reset), sizeof(uint32) * 0x5214, sizeof(uint32) * 0x0040, 3, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.statistics_reg.fc_rx_count_llfc), sizeof(uint32) * 0x5214, sizeof(uint32) * 0x0040, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.statistics_reg.fc_rx_count_cbfc), sizeof(uint32) * 0x5214, sizeof(uint32) * 0x0040, 5, 5);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.statistics_reg.fc_rx_count_fcb), sizeof(uint32) * 0x5214, sizeof(uint32) * 0x0040, 6, 6);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.statistics_reg.fc_tx_count_llfc), sizeof(uint32) * 0x5214, sizeof(uint32) * 0x0040, 8, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.statistics_reg.fc_tx_count_cbfc), sizeof(uint32) * 0x5214, sizeof(uint32) * 0x0040, 9, 9);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.statistics_reg.fc_tx_count_fcb), sizeof(uint32) * 0x5214, sizeof(uint32) * 0x0040, 10, 10);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.statistics_reg.fc_tx_count_paused_cycles), sizeof(uint32) * 0x5214, sizeof(uint32) * 0x0040, 12, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.statistics_reg.fc_tx_count_idles), sizeof(uint32) * 0x5214, sizeof(uint32) * 0x0040, 13, 13);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.statistics_reg.fc_tx_count_tx_gen_llfc), sizeof(uint32) * 0x5214, sizeof(uint32) * 0x0040, 14, 14);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.statistics_reg.fc_tx_count_tx_gen_llfc_rise), sizeof(uint32) * 0x5214, sizeof(uint32) * 0x0040, 15, 15);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.statistics_reg.fc_rx_count_lp_resp), sizeof(uint32) * 0x5214, sizeof(uint32) * 0x0040, 16, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.statistics_reg.rx_count_bursts), sizeof(uint32) * 0x5214, sizeof(uint32) * 0x0040, 17, 17);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.statistics_reg.tx_count_bursts), sizeof(uint32) * 0x5214, sizeof(uint32) * 0x0040, 18, 18);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.statistics_reg.stat_gtimer_mode_en), sizeof(uint32) * 0x5214, sizeof(uint32) * 0x0040, 20, 20);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.statistics_reg.stat_1588_af_int_en), sizeof(uint32) * 0x5214, sizeof(uint32) * 0x0040, 24, 24);

  /* Statistics Read Select */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif_mac_lane.statistics_read_select_reg, sizeof(uint32) * 0x5215, sizeof(uint32) * 0x0040);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.statistics_read_select_reg.stat_rd_counter_id), sizeof(uint32) * 0x5215, sizeof(uint32) * 0x0040, 3, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.statistics_read_select_reg.stat_rd_counter_port), sizeof(uint32) * 0x5215, sizeof(uint32) * 0x0040, 5, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.statistics_read_select_reg.stat_rd_counter_clr), sizeof(uint32) * 0x5215, sizeof(uint32) * 0x0040, 28, 28);

  /* Statistics Read Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif_mac_lane.statistics_read_counter_reg, sizeof(uint32) * 0x5216, sizeof(uint32) * 0x0040);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.statistics_read_counter_reg.stat_rd_counter), sizeof(uint32) * 0x5216, sizeof(uint32) * 0x0040, 31, 0);

  /* Flow Control Tx */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif_mac_lane.flow_control_tx_reg, sizeof(uint32) * 0x5218, sizeof(uint32) * 0x0040);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.flow_control_tx_reg.fc_tx_llfc_en), sizeof(uint32) * 0x5218, sizeof(uint32) * 0x0040, 3, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.flow_control_tx_reg.fc_tx_cbfc_en), sizeof(uint32) * 0x5218, sizeof(uint32) * 0x0040, 7, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.flow_control_tx_reg.fc_tx_bct_llfc_en), sizeof(uint32) * 0x5218, sizeof(uint32) * 0x0040, 12, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.flow_control_tx_reg.fc_tx_fcb_en), sizeof(uint32) * 0x5218, sizeof(uint32) * 0x0040, 13, 13);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.flow_control_tx_reg.fc_tx_shift_2_byte), sizeof(uint32) * 0x5218, sizeof(uint32) * 0x0040, 14, 14);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.flow_control_tx_reg.fc_tx_default_seq_num), sizeof(uint32) * 0x5218, sizeof(uint32) * 0x0040, 15, 15);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.flow_control_tx_reg.fc_tx_llfc_as_cbfc_en), sizeof(uint32) * 0x5218, sizeof(uint32) * 0x0040, 19, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.flow_control_tx_reg.fc_tx_cbfc_prioritize_dn_en), sizeof(uint32) * 0x5218, sizeof(uint32) * 0x0040, 20, 20);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.flow_control_tx_reg.fc_tx_cbfc_prioritize_up_en), sizeof(uint32) * 0x5218, sizeof(uint32) * 0x0040, 21, 21);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.flow_control_tx_reg.fc_tx_xon_on_edge), sizeof(uint32) * 0x5218, sizeof(uint32) * 0x0040, 22, 22);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.flow_control_tx_reg.fc_tx_hysteresis_threshold), sizeof(uint32) * 0x5218, sizeof(uint32) * 0x0040, 31, 24);

  /* Flow Control Tx Cbfc */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif_mac_lane.flow_control_tx_cbfc_reg, sizeof(uint32) * 0x5219, sizeof(uint32) * 0x0040);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.flow_control_tx_cbfc_reg.fc_tx0_cbfc_map_table), sizeof(uint32) * 0x5219, sizeof(uint32) * 0x0040, 2, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.flow_control_tx_cbfc_reg.fc_tx1_cbfc_map_table), sizeof(uint32) * 0x5219, sizeof(uint32) * 0x0040, 6, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.flow_control_tx_cbfc_reg.fc_tx2_cbfc_map_table), sizeof(uint32) * 0x5219, sizeof(uint32) * 0x0040, 10, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.flow_control_tx_cbfc_reg.fc_tx3_cbfc_map_table), sizeof(uint32) * 0x5219, sizeof(uint32) * 0x0040, 14, 12);

  /* Flow Control Tx Refresh Timer */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif_mac_lane.flow_control_tx_refresh_timer_reg, sizeof(uint32) * 0x521a, sizeof(uint32) * 0x0040);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.flow_control_tx_refresh_timer_reg.fc_tx_refresh_timer_xoff), sizeof(uint32) * 0x521a, sizeof(uint32) * 0x0040, 15, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.flow_control_tx_refresh_timer_reg.fc_tx_refresh_timer_xon), sizeof(uint32) * 0x521a, sizeof(uint32) * 0x0040, 31, 16);

  /* Flow Control Tx Quanta */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif_mac_lane.flow_control_tx_quanta_reg, sizeof(uint32) * 0x521b, sizeof(uint32) * 0x0040);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.flow_control_tx_quanta_reg.fc_tx_pause_quanta_xoff), sizeof(uint32) * 0x521b, sizeof(uint32) * 0x0040, 15, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.flow_control_tx_quanta_reg.fc_tx_pause_quanta_xon), sizeof(uint32) * 0x521b, sizeof(uint32) * 0x0040, 31, 16);

  /* Flow Control Source Addr */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif_mac_lane.flow_control_source_addr_reg[0], sizeof(uint32) * 0x521c, sizeof(uint32) * 0x0040);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.flow_control_source_addr_reg[0].fc_mal_source_address), sizeof(uint32) * 0x521c, sizeof(uint32) * 0x0040, 31, 0);

  /* Flow Control Source Addr */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif_mac_lane.flow_control_source_addr_reg[1], sizeof(uint32) * 0x521d, sizeof(uint32) * 0x0040);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.flow_control_source_addr_reg[1].fc_mal_source_address), sizeof(uint32) * 0x521d, sizeof(uint32) * 0x0040, 15, 0);

  /* Flow Control Rx */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif_mac_lane.flow_control_rx_reg, sizeof(uint32) * 0x521e, sizeof(uint32) * 0x0040);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.flow_control_rx_reg.fc_rx_llfc_en), sizeof(uint32) * 0x521e, sizeof(uint32) * 0x0040, 3, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.flow_control_rx_reg.fc_rx_cbfc_en), sizeof(uint32) * 0x521e, sizeof(uint32) * 0x0040, 7, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.flow_control_rx_reg.fc_rx_bct_llfc_en), sizeof(uint32) * 0x521e, sizeof(uint32) * 0x0040, 12, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.flow_control_rx_reg.fc_rx_shift_2_byte), sizeof(uint32) * 0x521e, sizeof(uint32) * 0x0040, 14, 14);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.flow_control_rx_reg.fc_rx_llfc_as_cbfc_en), sizeof(uint32) * 0x521e, sizeof(uint32) * 0x0040, 19, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.flow_control_rx_reg.fc_rx_cbfc_prioritize_dn_en), sizeof(uint32) * 0x521e, sizeof(uint32) * 0x0040, 20, 20);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.flow_control_rx_reg.fc_rx_cbfc_prioritize_up_en), sizeof(uint32) * 0x521e, sizeof(uint32) * 0x0040, 21, 21);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.flow_control_rx_reg.fc_rx_xoff_en), sizeof(uint32) * 0x521e, sizeof(uint32) * 0x0040, 22, 22);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.flow_control_rx_reg.fc_rx_terminate_pause), sizeof(uint32) * 0x521e, sizeof(uint32) * 0x0040, 24, 24);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.flow_control_rx_reg.fc_rx_terminate_mac_ctrl), sizeof(uint32) * 0x521e, sizeof(uint32) * 0x0040, 25, 25);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.flow_control_rx_reg.fc_rx_terminate_fc_burst), sizeof(uint32) * 0x521e, sizeof(uint32) * 0x0040, 26, 26);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.flow_control_rx_reg.fc_rx_mask_mac_ctrl), sizeof(uint32) * 0x521e, sizeof(uint32) * 0x0040, 29, 29);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.flow_control_rx_reg.fc_rx_mask_fc_burst), sizeof(uint32) * 0x521e, sizeof(uint32) * 0x0040, 30, 30);

  /* Flow Control Rx2 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif_mac_lane.flow_control_rx2_reg, sizeof(uint32) * 0x521f, sizeof(uint32) * 0x0040);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.flow_control_rx2_reg.fc_rx0_cbfc_map_class0), sizeof(uint32) * 0x521f, sizeof(uint32) * 0x0040, 2, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.flow_control_rx2_reg.fc_rx0_cbfc_map_class1), sizeof(uint32) * 0x521f, sizeof(uint32) * 0x0040, 6, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.flow_control_rx2_reg.fc_rx1_cbfc_map_class0), sizeof(uint32) * 0x521f, sizeof(uint32) * 0x0040, 10, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.flow_control_rx2_reg.fc_rx1_cbfc_map_class1), sizeof(uint32) * 0x521f, sizeof(uint32) * 0x0040, 14, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.flow_control_rx2_reg.fc_rx2_cbfc_map_class0), sizeof(uint32) * 0x521f, sizeof(uint32) * 0x0040, 18, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.flow_control_rx2_reg.fc_rx2_cbfc_map_class1), sizeof(uint32) * 0x521f, sizeof(uint32) * 0x0040, 22, 20);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.flow_control_rx2_reg.fc_rx3_cbfc_map_class0), sizeof(uint32) * 0x521f, sizeof(uint32) * 0x0040, 26, 24);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.flow_control_rx2_reg.fc_rx3_cbfc_map_class1), sizeof(uint32) * 0x521f, sizeof(uint32) * 0x0040, 30, 28);

  /* LLFC Pause Quanta */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif_mac_lane.llfc_pause_quanta_reg, sizeof(uint32) * 0x5220, sizeof(uint32) * 0x0040);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.llfc_pause_quanta_reg.fc_rx_bct_llfc_pause_quanta), sizeof(uint32) * 0x5220, sizeof(uint32) * 0x0040, 15, 0);

  /* Flow Control Tx Overrides */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif_mac_lane.flow_control_tx_overrides_reg, sizeof(uint32) * 0x5221, sizeof(uint32) * 0x0040);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.flow_control_tx_overrides_reg.fc_tx_llfc_stop_tx_en), sizeof(uint32) * 0x5221, sizeof(uint32) * 0x0040, 3, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.flow_control_tx_overrides_reg.fc_tx_llfc_stop_tx_force), sizeof(uint32) * 0x5221, sizeof(uint32) * 0x0040, 7, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.flow_control_tx_overrides_reg.fc_tx_gen_llfc_en), sizeof(uint32) * 0x5221, sizeof(uint32) * 0x0040, 11, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.flow_control_tx_overrides_reg.fc_tx_gen_llfc_force), sizeof(uint32) * 0x5221, sizeof(uint32) * 0x0040, 15, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.flow_control_tx_overrides_reg.fc_tx_gen_cbfc_en), sizeof(uint32) * 0x5221, sizeof(uint32) * 0x0040, 23, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.flow_control_tx_overrides_reg.fc_tx_gen_cbfc_force), sizeof(uint32) * 0x5221, sizeof(uint32) * 0x0040, 31, 24);

  /* Flow Control Rx Overrides1 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif_mac_lane.flow_control_rx_overrides1_reg, sizeof(uint32) * 0x5222, sizeof(uint32) * 0x0040);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.flow_control_rx_overrides1_reg.fc_rx_start_en), sizeof(uint32) * 0x5222, sizeof(uint32) * 0x0040, 3, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.flow_control_rx_overrides1_reg.fc_rx_start_force), sizeof(uint32) * 0x5222, sizeof(uint32) * 0x0040, 7, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.flow_control_rx_overrides1_reg.fc_rx_stop_en), sizeof(uint32) * 0x5222, sizeof(uint32) * 0x0040, 11, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.flow_control_rx_overrides1_reg.fc_rx_stop_force), sizeof(uint32) * 0x5222, sizeof(uint32) * 0x0040, 15, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.flow_control_rx_overrides1_reg.fc_rx_short_pause), sizeof(uint32) * 0x5222, sizeof(uint32) * 0x0040, 16, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.flow_control_rx_overrides1_reg.fc_tx_short_pause), sizeof(uint32) * 0x5222, sizeof(uint32) * 0x0040, 17, 17);

  /* Flow Control Rx Overrides2 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif_mac_lane.flow_control_rx_overrides2_reg, sizeof(uint32) * 0x5223, sizeof(uint32) * 0x0040);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.flow_control_rx_overrides2_reg.fc_rx_cbfc_en_out), sizeof(uint32) * 0x5223, sizeof(uint32) * 0x0040, 7, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.flow_control_rx_overrides2_reg.fc_rx_cbfc_force_out), sizeof(uint32) * 0x5223, sizeof(uint32) * 0x0040, 15, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.flow_control_rx_overrides2_reg.fc_rx_llfc_en_out), sizeof(uint32) * 0x5223, sizeof(uint32) * 0x0040, 16, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.flow_control_rx_overrides2_reg.fc_rx_llfc_force_out), sizeof(uint32) * 0x5223, sizeof(uint32) * 0x0040, 17, 17);

  /* Flow Control Status */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif_mac_lane.flow_control_status_reg, sizeof(uint32) * 0x5224, sizeof(uint32) * 0x0040);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.flow_control_status_reg.fc_tx_link_is_paused), sizeof(uint32) * 0x5224, sizeof(uint32) * 0x0040, 3, 0);

  /* IEEE 1588 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif_mac_lane.ieee_1588_reg, sizeof(uint32) * 0x5225, sizeof(uint32) * 0x0040);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.ieee_1588_reg.ptp_stamping_reset), sizeof(uint32) * 0x5225, sizeof(uint32) * 0x0040, 3, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.ieee_1588_reg.ptp_tslc_reset), sizeof(uint32) * 0x5225, sizeof(uint32) * 0x0040, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.ieee_1588_reg.ptp_tslc_sync_en), sizeof(uint32) * 0x5225, sizeof(uint32) * 0x0040, 5, 5);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.ieee_1588_reg.ptp_tslc_force_sync), sizeof(uint32) * 0x5225, sizeof(uint32) * 0x0040, 6, 6);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.ieee_1588_reg.ptp_pause_local_timer), sizeof(uint32) * 0x5225, sizeof(uint32) * 0x0040, 7, 7);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.ieee_1588_reg.ptp_gtimer_mode), sizeof(uint32) * 0x5225, sizeof(uint32) * 0x0040, 8, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.ieee_1588_reg.ptp_tx_1588_stamping_en), sizeof(uint32) * 0x5225, sizeof(uint32) * 0x0040, 9, 9);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.ieee_1588_reg.ptp_rx_1588_stamping_en), sizeof(uint32) * 0x5225, sizeof(uint32) * 0x0040, 10, 10);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.ieee_1588_reg.ptp_tx_1588_vlan1_stamping_en), sizeof(uint32) * 0x5225, sizeof(uint32) * 0x0040, 11, 11);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.ieee_1588_reg.ptp_rx_1588_vlan1_stamping_en), sizeof(uint32) * 0x5225, sizeof(uint32) * 0x0040, 12, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.ieee_1588_reg.ptp_tx_1588_vlan2_stamping_en), sizeof(uint32) * 0x5225, sizeof(uint32) * 0x0040, 13, 13);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.ieee_1588_reg.ptp_rx_1588_vlan2_stamping_en), sizeof(uint32) * 0x5225, sizeof(uint32) * 0x0040, 14, 14);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.ieee_1588_reg.ptp_tx_1588_udp_stamping_en), sizeof(uint32) * 0x5225, sizeof(uint32) * 0x0040, 15, 15);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.ieee_1588_reg.ptp_rx_1588_udp_stamping_en), sizeof(uint32) * 0x5225, sizeof(uint32) * 0x0040, 16, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.ieee_1588_reg.ptp_tx_1588_udp_vlan1_stamping_en), sizeof(uint32) * 0x5225, sizeof(uint32) * 0x0040, 17, 17);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.ieee_1588_reg.ptp_rx_1588_udp_vlan1_stamping_en), sizeof(uint32) * 0x5225, sizeof(uint32) * 0x0040, 18, 18);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.ieee_1588_reg.ptp_tx_1588_udp_vlan2_stamping_en), sizeof(uint32) * 0x5225, sizeof(uint32) * 0x0040, 19, 19);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.ieee_1588_reg.ptp_rx_1588_udp_vlan2_stamping_en), sizeof(uint32) * 0x5225, sizeof(uint32) * 0x0040, 20, 20);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.ieee_1588_reg.ptp_tx_1588_udp_clr_cs_en), sizeof(uint32) * 0x5225, sizeof(uint32) * 0x0040, 21, 21);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.ieee_1588_reg.ptp_rx_1588_udp_clr_cs_en), sizeof(uint32) * 0x5225, sizeof(uint32) * 0x0040, 22, 22);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.ieee_1588_reg.ptp_tx_saturate_en), sizeof(uint32) * 0x5225, sizeof(uint32) * 0x0040, 23, 23);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.ieee_1588_reg.ptp_rx_saturate_en), sizeof(uint32) * 0x5225, sizeof(uint32) * 0x0040, 24, 24);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.ieee_1588_reg.ptp_1588_stamp_timer_en), sizeof(uint32) * 0x5225, sizeof(uint32) * 0x0040, 25, 25);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.ieee_1588_reg.tx_wait_for_2_words_at_sob), sizeof(uint32) * 0x5225, sizeof(uint32) * 0x0040, 26, 26);

  /* IEEE 1588 Timer */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif_mac_lane.ieee_1588_timer_reg, sizeof(uint32) * 0x5226, sizeof(uint32) * 0x0040);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.ieee_1588_timer_reg.ptp_delta_each_mal_clock), sizeof(uint32) * 0x5226, sizeof(uint32) * 0x0040, 15, 0);

  /* IEEE 1588 Tx */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif_mac_lane.ieee_1588_tx_reg, sizeof(uint32) * 0x5228, sizeof(uint32) * 0x0040);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.ieee_1588_tx_reg.ptp_tx_tslc_bias), sizeof(uint32) * 0x5228, sizeof(uint32) * 0x0040, 19, 0);

  /* IEEE 1588 Rx */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif_mac_lane.ieee_1588_rx_reg, sizeof(uint32) * 0x5229, sizeof(uint32) * 0x0040);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.ieee_1588_rx_reg.ptp_rx_tslc_bias), sizeof(uint32) * 0x5229, sizeof(uint32) * 0x0040, 19, 0);

  /* GMII Config1 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif_mac_lane.gmii_config1_reg, sizeof(uint32) * 0x5236, sizeof(uint32) * 0x0040);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.gmii_config1_reg.gmii_rx_crc_check_en), sizeof(uint32) * 0x5236, sizeof(uint32) * 0x0040, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.gmii_config1_reg.gmii_rx_ignore_comma_position), sizeof(uint32) * 0x5236, sizeof(uint32) * 0x0040, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.gmii_config1_reg.gmii_rx_mid_pkt_ppm_comp_en), sizeof(uint32) * 0x5236, sizeof(uint32) * 0x0040, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.gmii_config1_reg.gmii_rx_ignore_xmit_idle), sizeof(uint32) * 0x5236, sizeof(uint32) * 0x0040, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.gmii_config1_reg.gmii_rx_min_pkt_length), sizeof(uint32) * 0x5236, sizeof(uint32) * 0x0040, 15, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.gmii_config1_reg.gmii_tx_min_pkt_length), sizeof(uint32) * 0x5236, sizeof(uint32) * 0x0040, 23, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.gmii_config1_reg.gmii_tx_ipg_length), sizeof(uint32) * 0x5236, sizeof(uint32) * 0x0040, 31, 24);

  /* GMII Config2 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nif_mac_lane.gmii_config2_reg, sizeof(uint32) * 0x5237, sizeof(uint32) * 0x0040);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.gmii_config2_reg.an_num_clks_in100us), sizeof(uint32) * 0x5237, sizeof(uint32) * 0x0040, 15, 0);

  /* Auto Neg Config[0..3] */
  for(reg_ndx = 0; reg_ndx < SOC_PB_NIF_REGS_AUTO_NEG_CONFIG_REG_ARRAY_SIZE; reg_ndx++)
  {
    SOC_PB_DB_REG_SET(Soc_pb_regs.nif_mac_lane.auto_neg_config_reg[reg_ndx], sizeof(uint32) * (0x5238 + (reg_ndx * 2)), sizeof(uint32) * 0x0040);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.auto_neg_config_reg[reg_ndx].an_enable), sizeof(uint32) * (0x5238 + (reg_ndx * 2)), sizeof(uint32) * 0x0040, 0, 0);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.auto_neg_config_reg[reg_ndx].an_restart), sizeof(uint32) * (0x5238 + (reg_ndx * 2)), sizeof(uint32) * 0x0040, 1, 1);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.auto_neg_config_reg[reg_ndx].an_sgmii_phy_mode), sizeof(uint32) * (0x5238 + (reg_ndx * 2)), sizeof(uint32) * 0x0040, 2, 2);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.auto_neg_config_reg[reg_ndx].an_restart_on_rudi_invalid), sizeof(uint32) * (0x5238 + (reg_ndx * 2)), sizeof(uint32) * 0x0040, 3, 3);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.auto_neg_config_reg[reg_ndx].an_xmit_ovrd), sizeof(uint32) * (0x5238 + (reg_ndx * 2)), sizeof(uint32) * 0x0040, 6, 4);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.auto_neg_config_reg[reg_ndx].an_link_speed_ovrd), sizeof(uint32) * (0x5238 + (reg_ndx * 2)), sizeof(uint32) * 0x0040, 10, 8);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.auto_neg_config_reg[reg_ndx].an_lp_pause_ovrd), sizeof(uint32) * (0x5238 + (reg_ndx * 2)), sizeof(uint32) * 0x0040, 13, 12);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.auto_neg_config_reg[reg_ndx].an_tx_fsm_zero_en), sizeof(uint32) * (0x5238 + (reg_ndx * 2)), sizeof(uint32) * 0x0040, 14, 14);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.auto_neg_config_reg[reg_ndx].an_tx_cfg_reg), sizeof(uint32) * (0x5238 + (reg_ndx * 2)), sizeof(uint32) * 0x0040, 31, 16);
  }

  /* Auto Neg Status[0..3] */
  for(reg_ndx = 0; reg_ndx < SOC_PB_NIF_REGS_AUTO_NEG_STATUS_REG_ARRAY_SIZE; reg_ndx++)
  {
    SOC_PB_DB_REG_SET(Soc_pb_regs.nif_mac_lane.auto_neg_status_reg[reg_ndx], sizeof(uint32) * (0x5239 + (reg_ndx * 2)), sizeof(uint32) * 0x0040);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.auto_neg_status_reg[reg_ndx].an_complete), sizeof(uint32) * (0x5239 + (reg_ndx * 2)), sizeof(uint32) * 0x0040, 0, 0);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.auto_neg_status_reg[reg_ndx].an_link_status), sizeof(uint32) * (0x5239 + (reg_ndx * 2)), sizeof(uint32) * 0x0040, 1, 1);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.auto_neg_status_reg[reg_ndx].an_remote_fault), sizeof(uint32) * (0x5239 + (reg_ndx * 2)), sizeof(uint32) * 0x0040, 2, 2);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.auto_neg_status_reg[reg_ndx].an_error), sizeof(uint32) * (0x5239 + (reg_ndx * 2)), sizeof(uint32) * 0x0040, 3, 3);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.auto_neg_status_reg[reg_ndx].an_fsm_restart), sizeof(uint32) * (0x5239 + (reg_ndx * 2)), sizeof(uint32) * 0x0040, 4, 4);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.auto_neg_status_reg[reg_ndx].an_fsm_complete_ack), sizeof(uint32) * (0x5239 + (reg_ndx * 2)), sizeof(uint32) * 0x0040, 5, 5);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.auto_neg_status_reg[reg_ndx].an_fsm_idle_detect), sizeof(uint32) * (0x5239 + (reg_ndx * 2)), sizeof(uint32) * 0x0040, 6, 6);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.auto_neg_status_reg[reg_ndx].an_xmit), sizeof(uint32) * (0x5239 + (reg_ndx * 2)), sizeof(uint32) * 0x0040, 10, 8);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.auto_neg_status_reg[reg_ndx].an_fsm_state), sizeof(uint32) * (0x5239 + (reg_ndx * 2)), sizeof(uint32) * 0x0040, 14, 12);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.auto_neg_status_reg[reg_ndx].an_rx_cfg_reg), sizeof(uint32) * (0x5239 + (reg_ndx * 2)), sizeof(uint32) * 0x0040, 31, 16);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.auto_neg_status_reg[reg_ndx].an_rx_cfg_sgmii_link_up), sizeof(uint32) * (0x5239 + (reg_ndx * 2)), sizeof(uint32) * 0x0040, 31, 31);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nif_mac_lane.auto_neg_status_reg[reg_ndx].an_rx_cfg_1000b_x_rf_type), sizeof(uint32) * (0x5239 + (reg_ndx * 2)), sizeof(uint32) * 0x0040, 29, 28);
  }
}

/* Block registers initialization: NBI */
STATIC void
  soc_pb_regs_init_NBI(void)
{
  uint32
    reg_idx,
    reg_ndx,
    idx2;
  uint8
    fld_idx;

  Soc_pb_regs.nbi.nof_instances = SOC_PB_BLK_NOF_INSTANCES_NBI;
  Soc_pb_regs.nbi.addr.base = sizeof(uint32) * 0x4a00;
  Soc_pb_regs.nbi.addr.step = sizeof(uint32) * 0x0000;

  /* Interrupt Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.interrupt_reg, sizeof(uint32) * 0x4a00, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.interrupt_reg.tx_fifo_overflow_int), sizeof(uint32) * 0x4a00, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.interrupt_reg.rx_fifo_overflow_int), sizeof(uint32) * 0x4a00, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.interrupt_reg.ilegal_ilkn_input_from_rx0_int), sizeof(uint32) * 0x4a00, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.interrupt_reg.ilegal_ilkn_input_from_rx1_int), sizeof(uint32) * 0x4a00, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.interrupt_reg.err_bits_from_egq_int), sizeof(uint32) * 0x4a00, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.interrupt_reg.wrong_malg_word_int), sizeof(uint32) * 0x4a00, sizeof(uint32) * 0x0000, 5, 5);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.interrupt_reg.wrong_egq_word_int), sizeof(uint32) * 0x4a00, sizeof(uint32) * 0x0000, 6, 6);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.interrupt_reg.wrong_port_from_egq_int), sizeof(uint32) * 0x4a00, sizeof(uint32) * 0x0000, 7, 7);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.interrupt_reg.rx_port_discarded_packet_int), sizeof(uint32) * 0x4a00, sizeof(uint32) * 0x0000, 8, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.interrupt_reg.rx_num_thrown_eops_int), sizeof(uint32) * 0x4a00, sizeof(uint32) * 0x0000, 9, 9);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.interrupt_reg.rx_num_thrown_eops_75p_int), sizeof(uint32) * 0x4a00, sizeof(uint32) * 0x0000, 10, 10);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.interrupt_reg.stat_interrupt), sizeof(uint32) * 0x4a00, sizeof(uint32) * 0x0000, 11, 11);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.interrupt_reg.ilkn_interrupt), sizeof(uint32) * 0x4a00, sizeof(uint32) * 0x0000, 12, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.interrupt_reg.nbi_thrown_bursts_counters0_75p_interrupt), sizeof(uint32) * 0x4a00, sizeof(uint32) * 0x0000, 13, 13);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.interrupt_reg.nbi_thrown_bursts_counters1_75p_interrupt), sizeof(uint32) * 0x4a00, sizeof(uint32) * 0x0000, 14, 14);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.interrupt_reg.ilkn_tx0_ecc_err0_int), sizeof(uint32) * 0x4a00, sizeof(uint32) * 0x0000, 17, 15);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.interrupt_reg.ilkn_tx0_ecc_err1_int), sizeof(uint32) * 0x4a00, sizeof(uint32) * 0x0000, 20, 18);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.interrupt_reg.ilkn_tx1_ecc_err0_int), sizeof(uint32) * 0x4a00, sizeof(uint32) * 0x0000, 22, 21);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.interrupt_reg.ilkn_tx1_ecc_err1_int), sizeof(uint32) * 0x4a00, sizeof(uint32) * 0x0000, 24, 23);

  /* Stat Interrupt Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.stat_interrupt_reg, sizeof(uint32) * 0x4a01, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.stat_interrupt_reg.stat_read_err_int), sizeof(uint32) * 0x4a01, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.stat_interrupt_reg.stat_rx_frame_err_int), sizeof(uint32) * 0x4a01, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.stat_interrupt_reg.stat_tx_frame_err_int), sizeof(uint32) * 0x4a01, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.stat_interrupt_reg.stat_rx_burst_length_overflow_int), sizeof(uint32) * 0x4a01, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.stat_interrupt_reg.stat_tx_burst_length_overflow_int), sizeof(uint32) * 0x4a01, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.stat_interrupt_reg.stat_cnt75p_port0_31), sizeof(uint32) * 0x4a01, sizeof(uint32) * 0x0000, 5, 5);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.stat_interrupt_reg.stat_cnt75p_port32_63), sizeof(uint32) * 0x4a01, sizeof(uint32) * 0x0000, 6, 6);

  /* Stat Cnt75p Port0 31 Interrupt */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.stat_cnt75p_port0_31_interrupt_reg, sizeof(uint32) * 0x4a02, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.stat_cnt75p_port0_31_interrupt_reg.stat_cnt75p_port0_31_int), sizeof(uint32) * 0x4a02, sizeof(uint32) * 0x0000, 31, 0);

  /* Stat Cnt75p Port32 63 Interrupt */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.stat_cnt75p_port32_63_interrupt_reg, sizeof(uint32) * 0x4a03, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.stat_cnt75p_port32_63_interrupt_reg.stat_cnt75p_port32_63_int), sizeof(uint32) * 0x4a03, sizeof(uint32) * 0x0000, 31, 0);

  /* Ilkn Interrupt Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.ilkn_interrupt_reg, sizeof(uint32) * 0x4a04, sizeof(uint32) * 0x0000);
  for (fld_idx = 0; fld_idx < SOC_PB_REG_NOF_ILKNS; fld_idx++)
  {
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.ilkn_interrupt_reg.ilkn_rx_port_status_change_int[fld_idx]), sizeof(uint32) * 0x4a04, sizeof(uint32) * 0x0000, 0 + fld_idx, 0 + fld_idx);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.ilkn_interrupt_reg.ilkn_link_partner_status_change_lanes_int[fld_idx]), sizeof(uint32) * 0x4a04, sizeof(uint32) * 0x0000, 2 + fld_idx, 2 + fld_idx);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.ilkn_interrupt_reg.ilkn_rx_port_align_err_int[fld_idx]), sizeof(uint32) * 0x4a04, sizeof(uint32) * 0x0000, 4 + fld_idx, 4 + fld_idx);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.ilkn_interrupt_reg.ilkn_crc32_lane_err_indication_lanes_int[fld_idx]), sizeof(uint32) * 0x4a04, sizeof(uint32) * 0x0000, 6 + fld_idx, 6 + fld_idx);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.ilkn_interrupt_reg.ilkn_lane_synch_err_lanes_int[fld_idx]), sizeof(uint32) * 0x4a04, sizeof(uint32) * 0x0000, 8 + fld_idx, 8 + fld_idx);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.ilkn_interrupt_reg.ilkn_lane_framing_err_lanes_int[fld_idx]), sizeof(uint32) * 0x4a04, sizeof(uint32) * 0x0000, 10 + fld_idx, 10 + fld_idx);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.ilkn_interrupt_reg.ilkn_lane_bad_framing_type_err_lanes_int[fld_idx]), sizeof(uint32) * 0x4a04, sizeof(uint32) * 0x0000, 12 + fld_idx, 12 + fld_idx);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.ilkn_interrupt_reg.ilkn_lane_meta_frame_sync_word_err_lanes_int[fld_idx]), sizeof(uint32) * 0x4a04, sizeof(uint32) * 0x0000, 14 + fld_idx, 14 + fld_idx);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.ilkn_interrupt_reg.ilkn_lane_scrambler_state_err_lanes_int[fld_idx]), sizeof(uint32) * 0x4a04, sizeof(uint32) * 0x0000, 16 + fld_idx, 16 + fld_idx);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.ilkn_interrupt_reg.ilkn_lane_meta_frame_length_err_lanes_int[fld_idx]), sizeof(uint32) * 0x4a04, sizeof(uint32) * 0x0000, 18 + fld_idx, 18 + fld_idx);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.ilkn_interrupt_reg.ilkn_lane_meta_frame_repeat_err_lanes_int[fld_idx]), sizeof(uint32) * 0x4a04, sizeof(uint32) * 0x0000, 20 + fld_idx, 20 + fld_idx);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.ilkn_interrupt_reg.ilkn_rx_port_status_err_int[fld_idx]), sizeof(uint32) * 0x4a04, sizeof(uint32) * 0x0000, 24 + fld_idx, 24 + fld_idx);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.ilkn_interrupt_reg.ilkn_tx_port_status_err_int[fld_idx]), sizeof(uint32) * 0x4a04, sizeof(uint32) * 0x0000, 26 + fld_idx, 26 + fld_idx);
  }
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.ilkn_interrupt_reg.ilkn_rx_parity_err_int), sizeof(uint32) * 0x4a04, sizeof(uint32) * 0x0000, 22, 22);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.ilkn_interrupt_reg.ilkn_tx_parity_err_int), sizeof(uint32) * 0x4a04, sizeof(uint32) * 0x0000, 23, 23);
    

  /* Nbi Thrown Bursts Counters0 75p Interrupt Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.nbi_thrown_bursts_counters0_75p_interrupt_reg, sizeof(uint32) * 0x4a05, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters0_75p_interrupt_reg.num_thrown_bursts_counter_75p_rx0_port0_int), sizeof(uint32) * 0x4a05, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters0_75p_interrupt_reg.num_thrown_bursts_counter_75p_rx0_port1_int), sizeof(uint32) * 0x4a05, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters0_75p_interrupt_reg.num_thrown_bursts_counter_75p_rx0_port2_int), sizeof(uint32) * 0x4a05, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters0_75p_interrupt_reg.num_thrown_bursts_counter_75p_rx0_port3_int), sizeof(uint32) * 0x4a05, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters0_75p_interrupt_reg.num_thrown_bursts_counter_75p_rx1_port0_int), sizeof(uint32) * 0x4a05, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters0_75p_interrupt_reg.num_thrown_bursts_counter_75p_rx1_port1_int), sizeof(uint32) * 0x4a05, sizeof(uint32) * 0x0000, 5, 5);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters0_75p_interrupt_reg.num_thrown_bursts_counter_75p_rx1_port2_int), sizeof(uint32) * 0x4a05, sizeof(uint32) * 0x0000, 6, 6);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters0_75p_interrupt_reg.num_thrown_bursts_counter_75p_rx1_port3_int), sizeof(uint32) * 0x4a05, sizeof(uint32) * 0x0000, 7, 7);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters0_75p_interrupt_reg.num_thrown_bursts_counter_75p_rx2_port0_int), sizeof(uint32) * 0x4a05, sizeof(uint32) * 0x0000, 8, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters0_75p_interrupt_reg.num_thrown_bursts_counter_75p_rx2_port1_int), sizeof(uint32) * 0x4a05, sizeof(uint32) * 0x0000, 9, 9);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters0_75p_interrupt_reg.num_thrown_bursts_counter_75p_rx2_port2_int), sizeof(uint32) * 0x4a05, sizeof(uint32) * 0x0000, 10, 10);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters0_75p_interrupt_reg.num_thrown_bursts_counter_75p_rx2_port3_int), sizeof(uint32) * 0x4a05, sizeof(uint32) * 0x0000, 11, 11);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters0_75p_interrupt_reg.num_thrown_bursts_counter_75p_rx3_port0_int), sizeof(uint32) * 0x4a05, sizeof(uint32) * 0x0000, 12, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters0_75p_interrupt_reg.num_thrown_bursts_counter_75p_rx3_port1_int), sizeof(uint32) * 0x4a05, sizeof(uint32) * 0x0000, 13, 13);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters0_75p_interrupt_reg.num_thrown_bursts_counter_75p_rx3_port2_int), sizeof(uint32) * 0x4a05, sizeof(uint32) * 0x0000, 14, 14);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters0_75p_interrupt_reg.num_thrown_bursts_counter_75p_rx3_port3_int), sizeof(uint32) * 0x4a05, sizeof(uint32) * 0x0000, 15, 15);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters0_75p_interrupt_reg.num_thrown_bursts_counter_75p_rx4_port0_int), sizeof(uint32) * 0x4a05, sizeof(uint32) * 0x0000, 16, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters0_75p_interrupt_reg.num_thrown_bursts_counter_75p_rx4_port1_int), sizeof(uint32) * 0x4a05, sizeof(uint32) * 0x0000, 17, 17);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters0_75p_interrupt_reg.num_thrown_bursts_counter_75p_rx4_port2_int), sizeof(uint32) * 0x4a05, sizeof(uint32) * 0x0000, 18, 18);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters0_75p_interrupt_reg.num_thrown_bursts_counter_75p_rx4_port3_int), sizeof(uint32) * 0x4a05, sizeof(uint32) * 0x0000, 19, 19);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters0_75p_interrupt_reg.num_thrown_bursts_counter_75p_rx5_port0_int), sizeof(uint32) * 0x4a05, sizeof(uint32) * 0x0000, 20, 20);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters0_75p_interrupt_reg.num_thrown_bursts_counter_75p_rx5_port1_int), sizeof(uint32) * 0x4a05, sizeof(uint32) * 0x0000, 21, 21);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters0_75p_interrupt_reg.num_thrown_bursts_counter_75p_rx5_port2_int), sizeof(uint32) * 0x4a05, sizeof(uint32) * 0x0000, 22, 22);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters0_75p_interrupt_reg.num_thrown_bursts_counter_75p_rx5_port3_int), sizeof(uint32) * 0x4a05, sizeof(uint32) * 0x0000, 23, 23);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters0_75p_interrupt_reg.num_thrown_bursts_counter_75p_rx6_port0_int), sizeof(uint32) * 0x4a05, sizeof(uint32) * 0x0000, 24, 24);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters0_75p_interrupt_reg.num_thrown_bursts_counter_75p_rx6_port1_int), sizeof(uint32) * 0x4a05, sizeof(uint32) * 0x0000, 25, 25);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters0_75p_interrupt_reg.num_thrown_bursts_counter_75p_rx6_port2_int), sizeof(uint32) * 0x4a05, sizeof(uint32) * 0x0000, 26, 26);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters0_75p_interrupt_reg.num_thrown_bursts_counter_75p_rx6_port3_int), sizeof(uint32) * 0x4a05, sizeof(uint32) * 0x0000, 27, 27);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters0_75p_interrupt_reg.num_thrown_bursts_counter_75p_rx7_port0_int), sizeof(uint32) * 0x4a05, sizeof(uint32) * 0x0000, 28, 28);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters0_75p_interrupt_reg.num_thrown_bursts_counter_75p_rx7_port1_int), sizeof(uint32) * 0x4a05, sizeof(uint32) * 0x0000, 29, 29);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters0_75p_interrupt_reg.num_thrown_bursts_counter_75p_rx7_port2_int), sizeof(uint32) * 0x4a05, sizeof(uint32) * 0x0000, 30, 30);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters0_75p_interrupt_reg.num_thrown_bursts_counter_75p_rx7_port3_int), sizeof(uint32) * 0x4a05, sizeof(uint32) * 0x0000, 31, 31);

  /* Nbi Thrown Bursts Counters1 75p Interrupt Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.nbi_thrown_bursts_counters1_75p_interrupt_reg, sizeof(uint32) * 0x4a06, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters1_75p_interrupt_reg.num_thrown_bursts_counter_75p_rx8_port0_int), sizeof(uint32) * 0x4a06, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters1_75p_interrupt_reg.num_thrown_bursts_counter_75p_rx8_port1_int), sizeof(uint32) * 0x4a06, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters1_75p_interrupt_reg.num_thrown_bursts_counter_75p_rx8_port2_int), sizeof(uint32) * 0x4a06, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters1_75p_interrupt_reg.num_thrown_bursts_counter_75p_rx8_port3_int), sizeof(uint32) * 0x4a06, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters1_75p_interrupt_reg.num_thrown_bursts_counter_75p_rx9_port0_int), sizeof(uint32) * 0x4a06, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters1_75p_interrupt_reg.num_thrown_bursts_counter_75p_rx9_port1_int), sizeof(uint32) * 0x4a06, sizeof(uint32) * 0x0000, 5, 5);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters1_75p_interrupt_reg.num_thrown_bursts_counter_75p_rx9_port2_int), sizeof(uint32) * 0x4a06, sizeof(uint32) * 0x0000, 6, 6);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters1_75p_interrupt_reg.num_thrown_bursts_counter_75p_rx9_port3_int), sizeof(uint32) * 0x4a06, sizeof(uint32) * 0x0000, 7, 7);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters1_75p_interrupt_reg.num_thrown_bursts_counter_75p_rx10_port0_int), sizeof(uint32) * 0x4a06, sizeof(uint32) * 0x0000, 8, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters1_75p_interrupt_reg.num_thrown_bursts_counter_75p_rx10_port1_int), sizeof(uint32) * 0x4a06, sizeof(uint32) * 0x0000, 9, 9);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters1_75p_interrupt_reg.num_thrown_bursts_counter_75p_rx10_port2_int), sizeof(uint32) * 0x4a06, sizeof(uint32) * 0x0000, 10, 10);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters1_75p_interrupt_reg.num_thrown_bursts_counter_75p_rx10_port3_int), sizeof(uint32) * 0x4a06, sizeof(uint32) * 0x0000, 11, 11);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters1_75p_interrupt_reg.num_thrown_bursts_counter_75p_rx11_port0_int), sizeof(uint32) * 0x4a06, sizeof(uint32) * 0x0000, 12, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters1_75p_interrupt_reg.num_thrown_bursts_counter_75p_rx11_port1_int), sizeof(uint32) * 0x4a06, sizeof(uint32) * 0x0000, 13, 13);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters1_75p_interrupt_reg.num_thrown_bursts_counter_75p_rx11_port2_int), sizeof(uint32) * 0x4a06, sizeof(uint32) * 0x0000, 14, 14);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters1_75p_interrupt_reg.num_thrown_bursts_counter_75p_rx11_port3_int), sizeof(uint32) * 0x4a06, sizeof(uint32) * 0x0000, 15, 15);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters1_75p_interrupt_reg.num_thrown_bursts_counter_75p_rx12_port0_int), sizeof(uint32) * 0x4a06, sizeof(uint32) * 0x0000, 16, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters1_75p_interrupt_reg.num_thrown_bursts_counter_75p_rx12_port1_int), sizeof(uint32) * 0x4a06, sizeof(uint32) * 0x0000, 17, 17);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters1_75p_interrupt_reg.num_thrown_bursts_counter_75p_rx12_port2_int), sizeof(uint32) * 0x4a06, sizeof(uint32) * 0x0000, 18, 18);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters1_75p_interrupt_reg.num_thrown_bursts_counter_75p_rx12_port3_int), sizeof(uint32) * 0x4a06, sizeof(uint32) * 0x0000, 19, 19);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters1_75p_interrupt_reg.num_thrown_bursts_counter_75p_rx13_port0_int), sizeof(uint32) * 0x4a06, sizeof(uint32) * 0x0000, 20, 20);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters1_75p_interrupt_reg.num_thrown_bursts_counter_75p_rx13_port1_int), sizeof(uint32) * 0x4a06, sizeof(uint32) * 0x0000, 21, 21);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters1_75p_interrupt_reg.num_thrown_bursts_counter_75p_rx13_port2_int), sizeof(uint32) * 0x4a06, sizeof(uint32) * 0x0000, 22, 22);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters1_75p_interrupt_reg.num_thrown_bursts_counter_75p_rx13_port3_int), sizeof(uint32) * 0x4a06, sizeof(uint32) * 0x0000, 23, 23);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters1_75p_interrupt_reg.num_thrown_bursts_counter_75p_rx14_port0_int), sizeof(uint32) * 0x4a06, sizeof(uint32) * 0x0000, 24, 24);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters1_75p_interrupt_reg.num_thrown_bursts_counter_75p_rx14_port1_int), sizeof(uint32) * 0x4a06, sizeof(uint32) * 0x0000, 25, 25);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters1_75p_interrupt_reg.num_thrown_bursts_counter_75p_rx14_port2_int), sizeof(uint32) * 0x4a06, sizeof(uint32) * 0x0000, 26, 26);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters1_75p_interrupt_reg.num_thrown_bursts_counter_75p_rx14_port3_int), sizeof(uint32) * 0x4a06, sizeof(uint32) * 0x0000, 27, 27);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters1_75p_interrupt_reg.num_thrown_bursts_counter_75p_rx15_port0_int), sizeof(uint32) * 0x4a06, sizeof(uint32) * 0x0000, 28, 28);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters1_75p_interrupt_reg.num_thrown_bursts_counter_75p_rx15_port1_int), sizeof(uint32) * 0x4a06, sizeof(uint32) * 0x0000, 29, 29);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters1_75p_interrupt_reg.num_thrown_bursts_counter_75p_rx15_port2_int), sizeof(uint32) * 0x4a06, sizeof(uint32) * 0x0000, 30, 30);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters1_75p_interrupt_reg.num_thrown_bursts_counter_75p_rx15_port3_int), sizeof(uint32) * 0x4a06, sizeof(uint32) * 0x0000, 31, 31);

  /* Interrupt Mask Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.interrupt_mask_reg, sizeof(uint32) * 0x4a10, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.interrupt_mask_reg.tx_fifo_overflow_int_mask), sizeof(uint32) * 0x4a10, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.interrupt_mask_reg.rx_fifo_overflow_int_mask), sizeof(uint32) * 0x4a10, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.interrupt_mask_reg.ilegal_ilkn_input_from_rx0_int_mask), sizeof(uint32) * 0x4a10, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.interrupt_mask_reg.ilegal_ilkn_input_from_rx1_int_mask), sizeof(uint32) * 0x4a10, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.interrupt_mask_reg.err_bits_from_egq_int_mask), sizeof(uint32) * 0x4a10, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.interrupt_mask_reg.wrong_malg_word_int_mask), sizeof(uint32) * 0x4a10, sizeof(uint32) * 0x0000, 5, 5);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.interrupt_mask_reg.wrong_egq_word_int_mask), sizeof(uint32) * 0x4a10, sizeof(uint32) * 0x0000, 6, 6);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.interrupt_mask_reg.wrong_port_from_egq_int_mask), sizeof(uint32) * 0x4a10, sizeof(uint32) * 0x0000, 7, 7);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.interrupt_mask_reg.rx_port_discarded_packet_int_mask), sizeof(uint32) * 0x4a10, sizeof(uint32) * 0x0000, 8, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.interrupt_mask_reg.rx_num_thrown_eops_int_mask), sizeof(uint32) * 0x4a10, sizeof(uint32) * 0x0000, 9, 9);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.interrupt_mask_reg.rx_num_thrown_eops_75p_int_mask), sizeof(uint32) * 0x4a10, sizeof(uint32) * 0x0000, 10, 10);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.interrupt_mask_reg.stat_interrupt_mask), sizeof(uint32) * 0x4a10, sizeof(uint32) * 0x0000, 11, 11);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.interrupt_mask_reg.ilkn_interrupt_mask), sizeof(uint32) * 0x4a10, sizeof(uint32) * 0x0000, 12, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.interrupt_mask_reg.nbi_thrown_bursts_counters0_75p_interrupt_mask), sizeof(uint32) * 0x4a10, sizeof(uint32) * 0x0000, 13, 13);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.interrupt_mask_reg.nbi_thrown_bursts_counters1_75p_interrupt_mask), sizeof(uint32) * 0x4a10, sizeof(uint32) * 0x0000, 14, 14);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.interrupt_mask_reg.ilkn_tx0_ecc_err0_int_mask), sizeof(uint32) * 0x4a10, sizeof(uint32) * 0x0000, 17, 15);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.interrupt_mask_reg.ilkn_tx0_ecc_err1_int_mask), sizeof(uint32) * 0x4a10, sizeof(uint32) * 0x0000, 20, 18);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.interrupt_mask_reg.ilkn_tx1_ecc_err0_int_mask), sizeof(uint32) * 0x4a10, sizeof(uint32) * 0x0000, 22, 21);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.interrupt_mask_reg.ilkn_tx1_ecc_err1_int_mask), sizeof(uint32) * 0x4a10, sizeof(uint32) * 0x0000, 24, 23);

  /* Stat Interrupt Mask Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.stat_interrupt_mask_reg, sizeof(uint32) * 0x4a11, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.stat_interrupt_mask_reg.stat_read_err_int_mask), sizeof(uint32) * 0x4a11, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.stat_interrupt_mask_reg.stat_rx_frame_err_int_mask), sizeof(uint32) * 0x4a11, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.stat_interrupt_mask_reg.stat_tx_frame_err_int_mask), sizeof(uint32) * 0x4a11, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.stat_interrupt_mask_reg.stat_rx_burst_length_overflow_int_mask), sizeof(uint32) * 0x4a11, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.stat_interrupt_mask_reg.stat_tx_burst_length_overflow_int_mask), sizeof(uint32) * 0x4a11, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.stat_interrupt_mask_reg.stat_cnt75p_port0_31_mask), sizeof(uint32) * 0x4a11, sizeof(uint32) * 0x0000, 5, 5);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.stat_interrupt_mask_reg.stat_cnt75p_port32_63_mask), sizeof(uint32) * 0x4a11, sizeof(uint32) * 0x0000, 6, 6);

  /* Stat Cnt75p Port0 31 Int Mask Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.stat_cnt75p_port0_31_int_mask_reg, sizeof(uint32) * 0x4a12, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.stat_cnt75p_port0_31_int_mask_reg.stat_cnt75p_port0_31_int_mask), sizeof(uint32) * 0x4a12, sizeof(uint32) * 0x0000, 31, 0);

  /* Stat Cnt75p Port32 63 Int Mask Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.stat_cnt75p_port32_63_int_mask_reg, sizeof(uint32) * 0x4a13, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.stat_cnt75p_port32_63_int_mask_reg.stat_cnt75p_port32_63_int_mask), sizeof(uint32) * 0x4a13, sizeof(uint32) * 0x0000, 31, 0);

  /* Ilkn Interrupt Mask Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.ilkn_interrupt_mask_reg, sizeof(uint32) * 0x4a14, sizeof(uint32) * 0x0000);
  for (fld_idx = 0; fld_idx < SOC_PB_REG_NOF_ILKNS; fld_idx++)
  {
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.ilkn_interrupt_mask_reg.ilkn_rx_port_status_change_int_mask[fld_idx]), sizeof(uint32) * 0x4a14, sizeof(uint32) * 0x0000, 0 + fld_idx, 0 + fld_idx);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.ilkn_interrupt_mask_reg.ilkn_link_partner_status_change_lanes_int_mask[fld_idx]), sizeof(uint32) * 0x4a14, sizeof(uint32) * 0x0000, 2 + fld_idx, 2 + fld_idx);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.ilkn_interrupt_mask_reg.ilkn_rx_port_align_err_int_mask[fld_idx]), sizeof(uint32) * 0x4a14, sizeof(uint32) * 0x0000, 4 + fld_idx, 4 + fld_idx);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.ilkn_interrupt_mask_reg.ilkn_crc32_lane_err_indication_lanes_int_mask[fld_idx]), sizeof(uint32) * 0x4a14, sizeof(uint32) * 0x0000, 6 + fld_idx, 6 + fld_idx);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.ilkn_interrupt_mask_reg.ilkn_lane_synch_err_lanes_int_mask[fld_idx]), sizeof(uint32) * 0x4a14, sizeof(uint32) * 0x0000, 8 + fld_idx, 8 + fld_idx);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.ilkn_interrupt_mask_reg.ilkn_lane_framing_err_lanes_int_mask[fld_idx]), sizeof(uint32) * 0x4a14, sizeof(uint32) * 0x0000, 10 + fld_idx, 10 + fld_idx);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.ilkn_interrupt_mask_reg.ilkn_lane_bad_framing_type_err_lanes_int_mask[fld_idx]), sizeof(uint32) * 0x4a14, sizeof(uint32) * 0x0000, 12 + fld_idx, 12 + fld_idx);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.ilkn_interrupt_mask_reg.ilkn_lane_meta_frame_sync_word_err_lanes_int_mask[fld_idx]), sizeof(uint32) * 0x4a14, sizeof(uint32) * 0x0000, 14 + fld_idx, 14 + fld_idx);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.ilkn_interrupt_mask_reg.ilkn_lane_scrambler_state_err_lanes_int_mask[fld_idx]), sizeof(uint32) * 0x4a14, sizeof(uint32) * 0x0000, 16 + fld_idx, 16 + fld_idx);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.ilkn_interrupt_mask_reg.ilkn_lane_meta_frame_length_err_lanes_int_mask[fld_idx]), sizeof(uint32) * 0x4a14, sizeof(uint32) * 0x0000, 18 + fld_idx, 18 + fld_idx);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.ilkn_interrupt_mask_reg.ilkn_lane_meta_frame_repeat_err_lanes_int_mask[fld_idx]), sizeof(uint32) * 0x4a14, sizeof(uint32) * 0x0000, 20 + fld_idx, 20 + fld_idx);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.ilkn_interrupt_mask_reg.ilkn_rx_port_status_err_int_mask[fld_idx]), sizeof(uint32) * 0x4a14, sizeof(uint32) * 0x0000, 24 + fld_idx, 24 + fld_idx);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.ilkn_interrupt_mask_reg.ilkn_tx_port_status_err_int_mask[fld_idx]), sizeof(uint32) * 0x4a14, sizeof(uint32) * 0x0000, 26 + fld_idx, 26 + fld_idx);
  }
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.ilkn_interrupt_mask_reg.ilkn_rx_parity_err_int_mask), sizeof(uint32) * 0x4a14, sizeof(uint32) * 0x0000, 22, 22);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.ilkn_interrupt_mask_reg.ilkn_tx_parity_err_int_mask), sizeof(uint32) * 0x4a14, sizeof(uint32) * 0x0000, 23, 23);

  /* Nbi Thrown Bursts Counters0 75p Interrupt Mask Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.nbi_thrown_bursts_counters0_75p_interrupt_mask_reg, sizeof(uint32) * 0x4a15, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters0_75p_interrupt_mask_reg.num_thrown_bursts_counter75p_rx0_port0_int_mask), sizeof(uint32) * 0x4a15, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters0_75p_interrupt_mask_reg.num_thrown_bursts_counter75p_rx0_port1_int_mask), sizeof(uint32) * 0x4a15, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters0_75p_interrupt_mask_reg.num_thrown_bursts_counter75p_rx0_port2_int_mask), sizeof(uint32) * 0x4a15, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters0_75p_interrupt_mask_reg.num_thrown_bursts_counter75p_rx0_port3_int_mask), sizeof(uint32) * 0x4a15, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters0_75p_interrupt_mask_reg.num_thrown_bursts_counter75p_rx1_port0_int_mask), sizeof(uint32) * 0x4a15, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters0_75p_interrupt_mask_reg.num_thrown_bursts_counter75p_rx1_port1_int_mask), sizeof(uint32) * 0x4a15, sizeof(uint32) * 0x0000, 5, 5);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters0_75p_interrupt_mask_reg.num_thrown_bursts_counter75p_rx1_port2_int_mask), sizeof(uint32) * 0x4a15, sizeof(uint32) * 0x0000, 6, 6);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters0_75p_interrupt_mask_reg.num_thrown_bursts_counter75p_rx1_port3_int_mask), sizeof(uint32) * 0x4a15, sizeof(uint32) * 0x0000, 7, 7);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters0_75p_interrupt_mask_reg.num_thrown_bursts_counter75p_rx2_port0_int_mask), sizeof(uint32) * 0x4a15, sizeof(uint32) * 0x0000, 8, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters0_75p_interrupt_mask_reg.num_thrown_bursts_counter75p_rx2_port1_int_mask), sizeof(uint32) * 0x4a15, sizeof(uint32) * 0x0000, 9, 9);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters0_75p_interrupt_mask_reg.num_thrown_bursts_counter75p_rx2_port2_int_mask), sizeof(uint32) * 0x4a15, sizeof(uint32) * 0x0000, 10, 10);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters0_75p_interrupt_mask_reg.num_thrown_bursts_counter75p_rx2_port3_int_mask), sizeof(uint32) * 0x4a15, sizeof(uint32) * 0x0000, 11, 11);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters0_75p_interrupt_mask_reg.num_thrown_bursts_counter75p_rx3_port0_int_mask), sizeof(uint32) * 0x4a15, sizeof(uint32) * 0x0000, 12, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters0_75p_interrupt_mask_reg.num_thrown_bursts_counter75p_rx3_port1_int_mask), sizeof(uint32) * 0x4a15, sizeof(uint32) * 0x0000, 13, 13);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters0_75p_interrupt_mask_reg.num_thrown_bursts_counter75p_rx3_port2_int_mask), sizeof(uint32) * 0x4a15, sizeof(uint32) * 0x0000, 14, 14);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters0_75p_interrupt_mask_reg.num_thrown_bursts_counter75p_rx3_port3_int_mask), sizeof(uint32) * 0x4a15, sizeof(uint32) * 0x0000, 15, 15);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters0_75p_interrupt_mask_reg.num_thrown_bursts_counter75p_rx4_port0_int_mask), sizeof(uint32) * 0x4a15, sizeof(uint32) * 0x0000, 16, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters0_75p_interrupt_mask_reg.num_thrown_bursts_counter75p_rx4_port1_int_mask), sizeof(uint32) * 0x4a15, sizeof(uint32) * 0x0000, 17, 17);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters0_75p_interrupt_mask_reg.num_thrown_bursts_counter75p_rx4_port2_int_mask), sizeof(uint32) * 0x4a15, sizeof(uint32) * 0x0000, 18, 18);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters0_75p_interrupt_mask_reg.num_thrown_bursts_counter75p_rx4_port3_int_mask), sizeof(uint32) * 0x4a15, sizeof(uint32) * 0x0000, 19, 19);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters0_75p_interrupt_mask_reg.num_thrown_bursts_counter75p_rx5_port0_int_mask), sizeof(uint32) * 0x4a15, sizeof(uint32) * 0x0000, 20, 20);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters0_75p_interrupt_mask_reg.num_thrown_bursts_counter75p_rx5_port1_int_mask), sizeof(uint32) * 0x4a15, sizeof(uint32) * 0x0000, 21, 21);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters0_75p_interrupt_mask_reg.num_thrown_bursts_counter75p_rx5_port2_int_mask), sizeof(uint32) * 0x4a15, sizeof(uint32) * 0x0000, 22, 22);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters0_75p_interrupt_mask_reg.num_thrown_bursts_counter75p_rx5_port3_int_mask), sizeof(uint32) * 0x4a15, sizeof(uint32) * 0x0000, 23, 23);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters0_75p_interrupt_mask_reg.num_thrown_bursts_counter75p_rx6_port0_int_mask), sizeof(uint32) * 0x4a15, sizeof(uint32) * 0x0000, 24, 24);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters0_75p_interrupt_mask_reg.num_thrown_bursts_counter75p_rx6_port1_int_mask), sizeof(uint32) * 0x4a15, sizeof(uint32) * 0x0000, 25, 25);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters0_75p_interrupt_mask_reg.num_thrown_bursts_counter75p_rx6_port2_int_mask), sizeof(uint32) * 0x4a15, sizeof(uint32) * 0x0000, 26, 26);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters0_75p_interrupt_mask_reg.num_thrown_bursts_counter75p_rx6_port3_int_mask), sizeof(uint32) * 0x4a15, sizeof(uint32) * 0x0000, 27, 27);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters0_75p_interrupt_mask_reg.num_thrown_bursts_counter75p_rx7_port0_int_mask), sizeof(uint32) * 0x4a15, sizeof(uint32) * 0x0000, 28, 28);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters0_75p_interrupt_mask_reg.num_thrown_bursts_counter75p_rx7_port1_int_mask), sizeof(uint32) * 0x4a15, sizeof(uint32) * 0x0000, 29, 29);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters0_75p_interrupt_mask_reg.num_thrown_bursts_counter75p_rx7_port2_int_mask), sizeof(uint32) * 0x4a15, sizeof(uint32) * 0x0000, 30, 30);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters0_75p_interrupt_mask_reg.num_thrown_bursts_counter75p_rx7_port3_int_mask), sizeof(uint32) * 0x4a15, sizeof(uint32) * 0x0000, 31, 31);

  /* Nbi Thrown Bursts Counters1 75p Interrupt Mask Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.nbi_thrown_bursts_counters1_75p_interrupt_mask_reg, sizeof(uint32) * 0x4a16, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters1_75p_interrupt_mask_reg.num_thrown_bursts_counter75p_rx8_port0_int_mask), sizeof(uint32) * 0x4a16, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters1_75p_interrupt_mask_reg.num_thrown_bursts_counter75p_rx8_port1_int_mask), sizeof(uint32) * 0x4a16, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters1_75p_interrupt_mask_reg.num_thrown_bursts_counter75p_rx8_port2_int_mask), sizeof(uint32) * 0x4a16, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters1_75p_interrupt_mask_reg.num_thrown_bursts_counter75p_rx8_port3_int_mask), sizeof(uint32) * 0x4a16, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters1_75p_interrupt_mask_reg.num_thrown_bursts_counter75p_rx9_port0_int_mask), sizeof(uint32) * 0x4a16, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters1_75p_interrupt_mask_reg.num_thrown_bursts_counter75p_rx9_port1_int_mask), sizeof(uint32) * 0x4a16, sizeof(uint32) * 0x0000, 5, 5);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters1_75p_interrupt_mask_reg.num_thrown_bursts_counter75p_rx9_port2_int_mask), sizeof(uint32) * 0x4a16, sizeof(uint32) * 0x0000, 6, 6);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters1_75p_interrupt_mask_reg.num_thrown_bursts_counter75p_rx9_port3_int_mask), sizeof(uint32) * 0x4a16, sizeof(uint32) * 0x0000, 7, 7);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters1_75p_interrupt_mask_reg.num_thrown_bursts_counter75p_rx10_port0_int_mask), sizeof(uint32) * 0x4a16, sizeof(uint32) * 0x0000, 8, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters1_75p_interrupt_mask_reg.num_thrown_bursts_counter75p_rx10_port1_int_mask), sizeof(uint32) * 0x4a16, sizeof(uint32) * 0x0000, 9, 9);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters1_75p_interrupt_mask_reg.num_thrown_bursts_counter75p_rx10_port2_int_mask), sizeof(uint32) * 0x4a16, sizeof(uint32) * 0x0000, 10, 10);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters1_75p_interrupt_mask_reg.num_thrown_bursts_counter75p_rx10_port3_int_mask), sizeof(uint32) * 0x4a16, sizeof(uint32) * 0x0000, 11, 11);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters1_75p_interrupt_mask_reg.num_thrown_bursts_counter75p_rx11_port0_int_mask), sizeof(uint32) * 0x4a16, sizeof(uint32) * 0x0000, 12, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters1_75p_interrupt_mask_reg.num_thrown_bursts_counter75p_rx11_port1_int_mask), sizeof(uint32) * 0x4a16, sizeof(uint32) * 0x0000, 13, 13);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters1_75p_interrupt_mask_reg.num_thrown_bursts_counter75p_rx11_port2_int_mask), sizeof(uint32) * 0x4a16, sizeof(uint32) * 0x0000, 14, 14);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters1_75p_interrupt_mask_reg.num_thrown_bursts_counter75p_rx11_port3_int_mask), sizeof(uint32) * 0x4a16, sizeof(uint32) * 0x0000, 15, 15);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters1_75p_interrupt_mask_reg.num_thrown_bursts_counter75p_rx12_port0_int_mask), sizeof(uint32) * 0x4a16, sizeof(uint32) * 0x0000, 16, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters1_75p_interrupt_mask_reg.num_thrown_bursts_counter75p_rx12_port1_int_mask), sizeof(uint32) * 0x4a16, sizeof(uint32) * 0x0000, 17, 17);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters1_75p_interrupt_mask_reg.num_thrown_bursts_counter75p_rx12_port2_int_mask), sizeof(uint32) * 0x4a16, sizeof(uint32) * 0x0000, 18, 18);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters1_75p_interrupt_mask_reg.num_thrown_bursts_counter75p_rx12_port3_int_mask), sizeof(uint32) * 0x4a16, sizeof(uint32) * 0x0000, 19, 19);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters1_75p_interrupt_mask_reg.num_thrown_bursts_counter75p_rx13_port0_int_mask), sizeof(uint32) * 0x4a16, sizeof(uint32) * 0x0000, 20, 20);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters1_75p_interrupt_mask_reg.num_thrown_bursts_counter75p_rx13_port1_int_mask), sizeof(uint32) * 0x4a16, sizeof(uint32) * 0x0000, 21, 21);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters1_75p_interrupt_mask_reg.num_thrown_bursts_counter75p_rx13_port2_int_mask), sizeof(uint32) * 0x4a16, sizeof(uint32) * 0x0000, 22, 22);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters1_75p_interrupt_mask_reg.num_thrown_bursts_counter75p_rx13_port3_int_mask), sizeof(uint32) * 0x4a16, sizeof(uint32) * 0x0000, 23, 23);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters1_75p_interrupt_mask_reg.num_thrown_bursts_counter75p_rx14_port0_int_mask), sizeof(uint32) * 0x4a16, sizeof(uint32) * 0x0000, 24, 24);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters1_75p_interrupt_mask_reg.num_thrown_bursts_counter75p_rx14_port1_int_mask), sizeof(uint32) * 0x4a16, sizeof(uint32) * 0x0000, 25, 25);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters1_75p_interrupt_mask_reg.num_thrown_bursts_counter75p_rx14_port2_int_mask), sizeof(uint32) * 0x4a16, sizeof(uint32) * 0x0000, 26, 26);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters1_75p_interrupt_mask_reg.num_thrown_bursts_counter75p_rx14_port3_int_mask), sizeof(uint32) * 0x4a16, sizeof(uint32) * 0x0000, 27, 27);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters1_75p_interrupt_mask_reg.num_thrown_bursts_counter75p_rx15_port0_int_mask), sizeof(uint32) * 0x4a16, sizeof(uint32) * 0x0000, 28, 28);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters1_75p_interrupt_mask_reg.num_thrown_bursts_counter75p_rx15_port1_int_mask), sizeof(uint32) * 0x4a16, sizeof(uint32) * 0x0000, 29, 29);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters1_75p_interrupt_mask_reg.num_thrown_bursts_counter75p_rx15_port2_int_mask), sizeof(uint32) * 0x4a16, sizeof(uint32) * 0x0000, 30, 30);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.nbi_thrown_bursts_counters1_75p_interrupt_mask_reg.num_thrown_bursts_counter75p_rx15_port3_int_mask), sizeof(uint32) * 0x4a16, sizeof(uint32) * 0x0000, 31, 31);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.indirect_command_wr_data_reg[0], sizeof(uint32) * 0x4a20, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.indirect_command_wr_data_reg[0].indirect_command_wr_data), sizeof(uint32) * 0x4a20, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.indirect_command_wr_data_reg[1], sizeof(uint32) * 0x4a21, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.indirect_command_wr_data_reg[1].indirect_command_wr_data), sizeof(uint32) * 0x4a21, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.indirect_command_wr_data_reg[2], sizeof(uint32) * 0x4a22, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.indirect_command_wr_data_reg[2].indirect_command_wr_data), sizeof(uint32) * 0x4a22, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.indirect_command_wr_data_reg[3], sizeof(uint32) * 0x4a23, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.indirect_command_wr_data_reg[3].indirect_command_wr_data), sizeof(uint32) * 0x4a23, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.indirect_command_rd_data_reg[0], sizeof(uint32) * 0x4a30, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.indirect_command_rd_data_reg[0].indirect_command_rd_data), sizeof(uint32) * 0x4a30, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.indirect_command_rd_data_reg[1], sizeof(uint32) * 0x4a31, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.indirect_command_rd_data_reg[1].indirect_command_rd_data), sizeof(uint32) * 0x4a31, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.indirect_command_rd_data_reg[2], sizeof(uint32) * 0x4a32, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.indirect_command_rd_data_reg[2].indirect_command_rd_data), sizeof(uint32) * 0x4a32, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.indirect_command_rd_data_reg[3], sizeof(uint32) * 0x4a33, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.indirect_command_rd_data_reg[3].indirect_command_rd_data), sizeof(uint32) * 0x4a33, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.indirect_command_reg, sizeof(uint32) * 0x4a40, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.indirect_command_reg.indirect_command_trigger), sizeof(uint32) * 0x4a40, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.indirect_command_reg.indirect_command_trigger_on_data), sizeof(uint32) * 0x4a40, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.indirect_command_reg.indirect_command_count), sizeof(uint32) * 0x4a40, sizeof(uint32) * 0x0000, 15, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.indirect_command_reg.indirect_command_timeout), sizeof(uint32) * 0x4a40, sizeof(uint32) * 0x0000, 30, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.indirect_command_reg.indirect_command_status), sizeof(uint32) * 0x4a40, sizeof(uint32) * 0x0000, 31, 31);

  /* Indirect Command Address */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.indirect_command_address_reg, sizeof(uint32) * 0x4a41, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.indirect_command_address_reg.indirect_command_addr), sizeof(uint32) * 0x4a41, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.indirect_command_address_reg.indirect_command_type), sizeof(uint32) * 0x4a41, sizeof(uint32) * 0x0000, 31, 31);

  /* Indirect Command Data Increment */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.indirect_command_data_increment_reg[0], sizeof(uint32) * 0x4a42, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.indirect_command_data_increment_reg[0].indirect_command_data_increment), sizeof(uint32) * 0x4a42, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Data Increment */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.indirect_command_data_increment_reg[1], sizeof(uint32) * 0x4a43, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.indirect_command_data_increment_reg[1].indirect_command_data_increment), sizeof(uint32) * 0x4a43, sizeof(uint32) * 0x0000, 31, 0);

  /* Gtimer Configuration */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.gtimer_configuration_reg, sizeof(uint32) * 0x4a58, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.gtimer_configuration_reg.gtimer_cycle), sizeof(uint32) * 0x4a58, sizeof(uint32) * 0x0000, 29, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.gtimer_configuration_reg.gtimer_enable), sizeof(uint32) * 0x4a58, sizeof(uint32) * 0x0000, 30, 30);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.gtimer_configuration_reg.gtimer_reset_on_trigger), sizeof(uint32) * 0x4a58, sizeof(uint32) * 0x0000, 31, 31);

  /* Gtimer Trigger */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.gtimer_trigger_reg, sizeof(uint32) * 0x4a59, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.gtimer_trigger_reg.gtimer_trigger), sizeof(uint32) * 0x4a59, sizeof(uint32) * 0x0000, 0, 0);

  /* Rx Mlf Reset Ports0to31 */
  /* Rx Mlf Reset Ports32to63 */
  /* Tx Mlf Reset Ports0to31 */
  /* Tx Mlf Reset Ports32to63 */
  for (reg_idx = 0; reg_idx < SOC_PB_REG_NOF_MALGS; reg_idx++)
  {
    for (idx2 = 0; idx2 < SOC_PB_REG_NOF_NIF_DIRECTIONS; idx2++)
    {
      for (fld_idx = 0; fld_idx < SOC_PB_REG_NOF_NIFS_IN_MALG; fld_idx++)
      {
        /* Idx2 here is direction */
        SOC_PB_DB_REG_SET(
          Soc_pb_regs.nbi.mlf_reset_ports_reg[reg_idx][idx2],
          sizeof(uint32) * (0x4a60 + (SOC_PB_REG_NOF_MALGS * idx2) + reg_idx),
          sizeof(uint32) * 0x0000
        );

        SOC_PB_DB_REG_FLD_SET(
          &(Soc_pb_regs.nbi.mlf_reset_ports_reg[reg_idx][idx2].ports_srstn[fld_idx]),
          sizeof(uint32) * (0x4a60 + (SOC_PB_REG_NOF_MALGS * idx2) + reg_idx),
          sizeof(uint32) * 0x0000,
          fld_idx,
          fld_idx
        );
      }
    }
  }
  
  /* ILKNReset */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.ilknreset_reg, sizeof(uint32) * 0x4a64, sizeof(uint32) * 0x0000);
  for (fld_idx = 0; fld_idx < SOC_PB_REG_NOF_ILKNS; fld_idx++)
  {
    {
      SOC_PB_DB_REG_FLD_SET(
        &(Soc_pb_regs.nbi.ilknreset_reg.ilkn_port_rstn[fld_idx][SOC_PB_REG_NIF_DIRECTION_RX]),
        sizeof(uint32) * 0x4a64,
        sizeof(uint32) * 0x0000,
        0 + fld_idx,
        0 + fld_idx
      );
      SOC_PB_DB_REG_FLD_SET(
        &(Soc_pb_regs.nbi.ilknreset_reg.ilkn_port_rstn[fld_idx][SOC_PB_REG_NIF_DIRECTION_TX]),
        sizeof(uint32) * 0x4a64,
        sizeof(uint32) * 0x0000,
        2 + fld_idx,
        2 + fld_idx
      );
      SOC_PB_DB_REG_FLD_SET(
        &(Soc_pb_regs.nbi.ilknreset_reg.ilkn_lbus_rstn[fld_idx][SOC_PB_REG_NIF_DIRECTION_RX]),
        sizeof(uint32) * 0x4a64,
        sizeof(uint32) * 0x0000,
        4 + fld_idx,
        4 + fld_idx
      );
      SOC_PB_DB_REG_FLD_SET(
        &(Soc_pb_regs.nbi.ilknreset_reg.ilkn_lbus_rstn[fld_idx][SOC_PB_REG_NIF_DIRECTION_TX]),
        sizeof(uint32) * 0x4a64,
        sizeof(uint32) * 0x0000,
        6 + fld_idx,
        6 + fld_idx
      );
      SOC_PB_DB_REG_FLD_SET(
        &(Soc_pb_regs.nbi.ilknreset_reg.ilkn_logic_lanes_rstn[fld_idx][SOC_PB_REG_NIF_DIRECTION_RX]),
        sizeof(uint32) * 0x4a64,
        sizeof(uint32) * 0x0000,
        8 + fld_idx,
        8 + fld_idx
      );
      SOC_PB_DB_REG_FLD_SET(
        &(Soc_pb_regs.nbi.ilknreset_reg.ilkn_logic_lanes_rstn[fld_idx][SOC_PB_REG_NIF_DIRECTION_TX]),
        sizeof(uint32) * 0x4a64,
        sizeof(uint32) * 0x0000,
        10 + fld_idx,
        10 + fld_idx
      );
      
      SOC_PB_DB_REG_FLD_SET(
        &(Soc_pb_regs.nbi.ilknreset_reg.ilkn_controller_rstn[fld_idx][SOC_PB_REG_NIF_DIRECTION_RX]),
        sizeof(uint32) * 0x4a64,
        sizeof(uint32) * 0x0000,
        20 + fld_idx,
        20 + fld_idx
      );
      SOC_PB_DB_REG_FLD_SET(
        &(Soc_pb_regs.nbi.ilknreset_reg.ilkn_controller_rstn[fld_idx][SOC_PB_REG_NIF_DIRECTION_TX]),
        sizeof(uint32) * 0x4a64,
        sizeof(uint32) * 0x0000,
        22 + fld_idx,
        22 + fld_idx
      );
    }
    SOC_PB_DB_REG_FLD_SET(
        &(Soc_pb_regs.nbi.ilknreset_reg.ilkn_tx_striper_rstn[fld_idx]),
        sizeof(uint32) * 0x4a64,
        sizeof(uint32) * 0x0000,
        12 + fld_idx,
        12 + fld_idx
      );
  }
  
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.ilknreset_reg.ilkn_wrap_rstn), sizeof(uint32) * 0x4a64, sizeof(uint32) * 0x0000, 16, 16);
  
  /* ILKNRx Lanes Reset */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.ilknrx_lanes_reset_reg, sizeof(uint32) * 0x4a65, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.ilknrx_lanes_reset_reg.ilkn_rx_logic_lane_rstn), sizeof(uint32) * 0x4a65, sizeof(uint32) * 0x0000, 23, 0);

  /* ILKNTx Lanes Reset */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.ilkntx_lanes_reset_reg, sizeof(uint32) * 0x4a66, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.ilkntx_lanes_reset_reg.ilkn_tx_logic_lane_rstn), sizeof(uint32) * 0x4a66, sizeof(uint32) * 0x0000, 23, 0);

  /* Rx Mlf Config[0..15] */
  for(reg_idx = 0; reg_idx < SOC_PB_NBI_REGS_RX_MLF_CONFIG_REG_ARRAY_SIZE; reg_idx++)
  {
    SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.rx_mlf_config_reg[reg_idx], sizeof(uint32) * (0x4a70 + (reg_idx * 3)), sizeof(uint32) * 0x0000);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.rx_mlf_config_reg[reg_idx].rx_num_logical_fifos_mode), sizeof(uint32) * (0x4a70 + (reg_idx * 3)), sizeof(uint32) * 0x0000, 1, 0);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.rx_mlf_config_reg[reg_idx].rx_enable_req3), sizeof(uint32) * (0x4a70 + (reg_idx * 3)), sizeof(uint32) * 0x0000, 4, 4);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.rx_mlf_config_reg[reg_idx].rx_discard_too_short_err_pkts), sizeof(uint32) * (0x4a70 + (reg_idx * 3)), sizeof(uint32) * 0x0000, 8, 8);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.rx_mlf_config_reg[reg_idx].rx_ensure_discard_ind), sizeof(uint32) * (0x4a70 + (reg_idx * 3)), sizeof(uint32) * 0x0000, 12, 12);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.rx_mlf_config_reg[reg_idx].rx_high_req_threshold), sizeof(uint32) * (0x4a70 + (reg_idx * 3)), sizeof(uint32) * 0x0000, 22, 16);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.rx_mlf_config_reg[reg_idx].rx_threshold_after_overflow), sizeof(uint32) * (0x4a70 + (reg_idx * 3)), sizeof(uint32) * 0x0000, 30, 24);
  }

  /* Rx Mlf Thresholds Config[0..15] */
  for(reg_idx = 0; reg_idx < SOC_PB_NBI_REGS_RX_MLF_THRESHOLDS_CONFIG_REG_ARRAY_SIZE; reg_idx++)
  {
    SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.rx_mlf_thresholds_config_reg[reg_idx], sizeof(uint32) * (0x4a71 + (reg_idx * 3)), sizeof(uint32) * 0x0000);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.rx_mlf_thresholds_config_reg[reg_idx].rx_llfc_threshold_set), sizeof(uint32) * (0x4a71 + (reg_idx * 3)), sizeof(uint32) * 0x0000, 6, 0);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.rx_mlf_thresholds_config_reg[reg_idx].rx_llfc_threshold_clr), sizeof(uint32) * (0x4a71 + (reg_idx * 3)), sizeof(uint32) * 0x0000, 14, 8);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.rx_mlf_thresholds_config_reg[reg_idx].rx_cbfc_threshold_set), sizeof(uint32) * (0x4a71 + (reg_idx * 3)), sizeof(uint32) * 0x0000, 22, 16);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.rx_mlf_thresholds_config_reg[reg_idx].rx_cbfc_threshold_clr), sizeof(uint32) * (0x4a71 + (reg_idx * 3)), sizeof(uint32) * 0x0000, 30, 24);
  }

  /* Tx Mlf Config[0..15] */
  for(reg_idx = 0; reg_idx < SOC_PB_NBI_REGS_TX_MLF_CONFIG_REG_ARRAY_SIZE; reg_idx++)
  {
    SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.tx_mlf_config_reg[reg_idx], sizeof(uint32) * (0x4a72 + (reg_idx * 3)), sizeof(uint32) * 0x0000);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.tx_mlf_config_reg[reg_idx].tx_num_logical_fifos_mode), sizeof(uint32) * (0x4a72 + (reg_idx * 3)), sizeof(uint32) * 0x0000, 1, 0);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.tx_mlf_config_reg[reg_idx].tx_start_tx_threshold), sizeof(uint32) * (0x4a72 + (reg_idx * 3)), sizeof(uint32) * 0x0000, 8, 4);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.tx_mlf_config_reg[reg_idx].tx_threshold_after_overflow), sizeof(uint32) * (0x4a72 + (reg_idx * 3)), sizeof(uint32) * 0x0000, 28, 24);
  }

  /* Rx Request Low Enable */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.rx_request_low_enable_reg, sizeof(uint32) * 0x4aa0, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.rx_request_low_enable_reg.rx_req_low_en), sizeof(uint32) * 0x4aa0, sizeof(uint32) * 0x0000, 31, 0);

  /* Rx Request High Enable */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.rx_request_high_enable_reg, sizeof(uint32) * 0x4aa1, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.rx_request_high_enable_reg.rx_req_hi_en), sizeof(uint32) * 0x4aa1, sizeof(uint32) * 0x0000, 31, 0);

  /* Elk Cfg */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.elk_cfg_reg, sizeof(uint32) * 0x4aa2, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.elk_cfg_reg.elk_enable_mal0), sizeof(uint32) * 0x4aa2, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.elk_cfg_reg.elk_enable_mal12), sizeof(uint32) * 0x4aa2, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.elk_cfg_reg.elk_enable_mal14), sizeof(uint32) * 0x4aa2, sizeof(uint32) * 0x0000, 2, 2);

  /* Tx Flush Egress1 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.tx_flush_egress1_reg, sizeof(uint32) * 0x4aa3, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.tx_flush_egress1_reg.tx_flush_egress1), sizeof(uint32) * 0x4aa3, sizeof(uint32) * 0x0000, 31, 0);

  /* Tx Flush Egress2 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.tx_flush_egress2_reg, sizeof(uint32) * 0x4aa4, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.tx_flush_egress2_reg.tx_flush_egress2), sizeof(uint32) * 0x4aa4, sizeof(uint32) * 0x0000, 31, 0);

  /* Tx Stop Egress1 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.tx_stop_egress1_reg, sizeof(uint32) * 0x4aa5, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.tx_stop_egress1_reg.tx_stop_egress1), sizeof(uint32) * 0x4aa5, sizeof(uint32) * 0x0000, 31, 0);

  /* Tx Stop Egress2 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.tx_stop_egress2_reg, sizeof(uint32) * 0x4aa6, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.tx_stop_egress2_reg.tx_stop_egress2), sizeof(uint32) * 0x4aa6, sizeof(uint32) * 0x0000, 31, 0);

  /* Enable Interlaken */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.enable_interlaken_reg, sizeof(uint32) * 0x4ab0, sizeof(uint32) * 0x0000);
  
  for (fld_idx = 0; fld_idx < SOC_PB_REG_NOF_ILKNS; fld_idx++)
  {
    SOC_PB_DB_REG_FLD_SET(
      &(Soc_pb_regs.nbi.enable_interlaken_reg.enable_ilkn[fld_idx]),
      sizeof(uint32) * 0x4ab0,
      sizeof(uint32) * 0x0000,
      0 + fld_idx,
      0 + fld_idx
    );
  }
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.enable_interlaken_reg.force_egq_segmentation), sizeof(uint32) * 0x4ab0, sizeof(uint32) * 0x0000, 2, 2);
 
  SOC_PB_DB_REG_FLD_SET(
    &(Soc_pb_regs.nbi.enable_interlaken_reg.ilkn_1_external_clock_sel[SOC_PB_REG_NIF_DIRECTION_RX]),
    sizeof(uint32) * 0x4ab0,
    sizeof(uint32) * 0x0000,
    4,
    4
  );
  SOC_PB_DB_REG_FLD_SET(
      &(Soc_pb_regs.nbi.enable_interlaken_reg.ilkn_1_internal_clock_sel[SOC_PB_REG_NIF_DIRECTION_RX]),
      sizeof(uint32) * 0x4ab0,
      sizeof(uint32) * 0x0000,
      5,
      5
    );
  SOC_PB_DB_REG_FLD_SET(
      &(Soc_pb_regs.nbi.enable_interlaken_reg.ilkn_1_external_clock_sel[SOC_PB_REG_NIF_DIRECTION_TX]),
      sizeof(uint32) * 0x4ab0,
      sizeof(uint32) * 0x0000,
      6,
      6
    );
  SOC_PB_DB_REG_FLD_SET(
      &(Soc_pb_regs.nbi.enable_interlaken_reg.ilkn_1_internal_clock_sel[SOC_PB_REG_NIF_DIRECTION_TX]),
      sizeof(uint32) * 0x4ab0,
      sizeof(uint32) * 0x0000,
      7,
      7
    );
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.enable_interlaken_reg.rx_force_lanes_resync), sizeof(uint32) * 0x4ab0, sizeof(uint32) * 0x0000, 31, 8);

  /* Ilkn Rx0 Controller Config1 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.ilkn_rx0_controller_config1_reg, sizeof(uint32) * 0x4ab1, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.ilkn_rx0_controller_config1_reg.ilkn_rx0_high_req_threshold), sizeof(uint32) * 0x4ab1, sizeof(uint32) * 0x0000, 9, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.ilkn_rx0_controller_config1_reg.ilkn_rx0_llfc_threshold), sizeof(uint32) * 0x4ab1, sizeof(uint32) * 0x0000, 19, 10);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.ilkn_rx0_controller_config1_reg.ilkn_rx0_threshold_after_overflow), sizeof(uint32) * 0x4ab1, sizeof(uint32) * 0x0000, 29, 20);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.ilkn_rx0_controller_config1_reg.ilkn_rx0_enable_req3), sizeof(uint32) * 0x4ab1, sizeof(uint32) * 0x0000, 30, 30);

  /* Ilkn Rx1 Controller Config1 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.ilkn_rx1_controller_config1_reg, sizeof(uint32) * 0x4ab2, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.ilkn_rx1_controller_config1_reg.ilkn_rx1_high_req_threshold), sizeof(uint32) * 0x4ab2, sizeof(uint32) * 0x0000, 9, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.ilkn_rx1_controller_config1_reg.ilkn_rx1_llfc_threshold), sizeof(uint32) * 0x4ab2, sizeof(uint32) * 0x0000, 19, 10);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.ilkn_rx1_controller_config1_reg.ilkn_rx1_threshold_after_overflow), sizeof(uint32) * 0x4ab2, sizeof(uint32) * 0x0000, 29, 20);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.ilkn_rx1_controller_config1_reg.ilkn_rx1_enable_req3), sizeof(uint32) * 0x4ab2, sizeof(uint32) * 0x0000, 30, 30);

  /* Ilkn Tx0 Controller Config */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.ilkn_tx0_controller_config_reg, sizeof(uint32) * 0x4ab3, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.ilkn_tx0_controller_config_reg.ilkn_tx0_start_tx_threshold), sizeof(uint32) * 0x4ab3, sizeof(uint32) * 0x0000, 7, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.ilkn_tx0_controller_config_reg.ilkn_tx0_threshold_after_overflow), sizeof(uint32) * 0x4ab3, sizeof(uint32) * 0x0000, 15, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.ilkn_tx0_controller_config_reg.ilkn_tx0_num_credits_to_egq), sizeof(uint32) * 0x4ab3, sizeof(uint32) * 0x0000, 24, 16);

  /* Ilkn Tx1 Controller Config */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.ilkn_tx1_controller_config_reg, sizeof(uint32) * 0x4ab4, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.ilkn_tx1_controller_config_reg.ilkn_tx1_start_tx_threshold), sizeof(uint32) * 0x4ab4, sizeof(uint32) * 0x0000, 7, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.ilkn_tx1_controller_config_reg.ilkn_tx1_threshold_after_overflow), sizeof(uint32) * 0x4ab4, sizeof(uint32) * 0x0000, 15, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.ilkn_tx1_controller_config_reg.ilkn_tx1_num_credits_to_egq), sizeof(uint32) * 0x4ab4, sizeof(uint32) * 0x0000, 24, 16);

  /* Rx[0..1]Ilkn Control */
  for(reg_idx = 0; reg_idx < SOC_PB_NBI_REGS_RX_ILKN_CONTROL_REG_ARRAY_SIZE; reg_idx++)
  {
    SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.rx_ilkn_control_reg[reg_idx], sizeof(uint32) * (0x4ab5 + (reg_idx * SOC_PB_REG_ILKN_CTRL_0_1_OFFSET_REGS)), sizeof(uint32) * 0x0000);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.rx_ilkn_control_reg[reg_idx].rx_full_packet_mode), sizeof(uint32) * (0x4ab5 + (reg_idx * SOC_PB_REG_ILKN_CTRL_0_1_OFFSET_REGS)), sizeof(uint32) * 0x0000, 0, 0);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.rx_ilkn_control_reg[reg_idx].rx_burstmax), sizeof(uint32) * (0x4ab5 + (reg_idx * SOC_PB_REG_ILKN_CTRL_0_1_OFFSET_REGS)), sizeof(uint32) * 0x0000, 5, 4);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.rx_ilkn_control_reg[reg_idx].rx_mframe_len_minus1), sizeof(uint32) * (0x4ab5 + (reg_idx * SOC_PB_REG_ILKN_CTRL_0_1_OFFSET_REGS)), sizeof(uint32) * 0x0000, 23, 8);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.rx_ilkn_control_reg[reg_idx].ilkn_rx_stat_diagword_from_oob), sizeof(uint32) * (0x4ab5 + (reg_idx * SOC_PB_REG_ILKN_CTRL_0_1_OFFSET_REGS)), sizeof(uint32) * 0x0000, 24, 24);
  }

  /* Tx[0..1]Ilkn Control0 */
  for(reg_idx = 0; reg_idx < SOC_PB_NBI_REGS_TX_ILKN_CONTROL_REG_ARRAY_SIZE; reg_idx++)
  {
    SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.tx_ilkn_control_reg_0[reg_idx], sizeof(uint32) * (0x4ab6 + (reg_idx * SOC_PB_REG_ILKN_CTRL_0_1_OFFSET_REGS)), sizeof(uint32) * 0x0000);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.tx_ilkn_control_reg_0[reg_idx].tx_enable_cpu_override), sizeof(uint32) * (0x4ab6 + (reg_idx * SOC_PB_REG_ILKN_CTRL_0_1_OFFSET_REGS)), sizeof(uint32) * 0x0000, 0, 0);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.tx_ilkn_control_reg_0[reg_idx].tx_enable_cpu_value), sizeof(uint32) * (0x4ab6 + (reg_idx * SOC_PB_REG_ILKN_CTRL_0_1_OFFSET_REGS)), sizeof(uint32) * 0x0000, 1, 1);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.tx_ilkn_control_reg_0[reg_idx].tx_diagword_interface_stat_override), sizeof(uint32) * (0x4ab6 + (reg_idx * SOC_PB_REG_ILKN_CTRL_0_1_OFFSET_REGS)), sizeof(uint32) * 0x0000, 2, 2);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.tx_ilkn_control_reg_0[reg_idx].tx_diagword_interface_stat_value), sizeof(uint32) * (0x4ab6 + (reg_idx * SOC_PB_REG_ILKN_CTRL_0_1_OFFSET_REGS)), sizeof(uint32) * 0x0000, 3, 3);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.tx_ilkn_control_reg_0[reg_idx].tx_burstmax), sizeof(uint32) * (0x4ab6 + (reg_idx * SOC_PB_REG_ILKN_CTRL_0_1_OFFSET_REGS)), sizeof(uint32) * 0x0000, 5, 4);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.tx_ilkn_control_reg_0[reg_idx].tx_disable_skipword), sizeof(uint32) * (0x4ab6 + (reg_idx * SOC_PB_REG_ILKN_CTRL_0_1_OFFSET_REGS)), sizeof(uint32) * 0x0000, 6, 6);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.tx_ilkn_control_reg_0[reg_idx].tx_rate_limiter_enable), sizeof(uint32) * (0x4ab6 + (reg_idx * SOC_PB_REG_ILKN_CTRL_0_1_OFFSET_REGS)), sizeof(uint32) * 0x0000, 7, 7);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.tx_ilkn_control_reg_0[reg_idx].tx_burstshort), sizeof(uint32) * (0x4ab6 + (reg_idx * SOC_PB_REG_ILKN_CTRL_0_1_OFFSET_REGS)), sizeof(uint32) * 0x0000, 10, 8);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.tx_ilkn_control_reg_0[reg_idx].tx_num_free_entries_for_almost_full), sizeof(uint32) * (0x4ab6 + (reg_idx * SOC_PB_REG_ILKN_CTRL_0_1_OFFSET_REGS)), sizeof(uint32) * 0x0000, 13, 11);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.tx_ilkn_control_reg_0[reg_idx].tx_mframe_len_minus1), sizeof(uint32) * (0x4ab6 + (reg_idx * SOC_PB_REG_ILKN_CTRL_0_1_OFFSET_REGS)), sizeof(uint32) * 0x0000, 29, 14);
  }

  /* Tx[0..1]Ilkn Control1 */
  for(reg_idx = 0; reg_idx < SOC_PB_NBI_REGS_TX_ILKN_CONTROL_REG_ARRAY_SIZE; reg_idx++)
  {
    SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.tx_ilkn_control1_reg[reg_idx], sizeof(uint32) * (0x4ab7 + (reg_idx * SOC_PB_REG_ILKN_CTRL_0_1_OFFSET_REGS)), sizeof(uint32) * 0x0000);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.tx_ilkn_control1_reg[reg_idx].tx_fc_cal_len), sizeof(uint32) * (0x4ab7 + (reg_idx * SOC_PB_REG_ILKN_CTRL_0_1_OFFSET_REGS)), sizeof(uint32) * 0x0000, 3, 0);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.tx_ilkn_control1_reg[reg_idx].tx_flush_tx_on_link_status_fail), sizeof(uint32) * (0x4ab7 + (reg_idx * SOC_PB_REG_ILKN_CTRL_0_1_OFFSET_REGS)), sizeof(uint32) * 0x0000, 4, 4);
  }

  /* Tx Ilkn[0..1]Rate Limiter Config */
  for(reg_idx = 0; reg_idx < SOC_PB_NBI_REGS_TX_ILKN_RATE_LIMITER_CONFIG_REG_ARRAY_SIZE; reg_idx++)
  {
    SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.tx_ilkn_rate_limiter_config_reg[reg_idx], sizeof(uint32) * (0x4ab8 + (reg_idx * SOC_PB_REG_ILKN_CTRL_0_1_OFFSET_REGS)), sizeof(uint32) * 0x0000);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.tx_ilkn_rate_limiter_config_reg[reg_idx].tx_rate_limiter_max_tokens), sizeof(uint32) * (0x4ab8 + (reg_idx * SOC_PB_REG_ILKN_CTRL_0_1_OFFSET_REGS)), sizeof(uint32) * 0x0000, 11, 0);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.tx_ilkn_rate_limiter_config_reg[reg_idx].tx_rate_limiter_delta), sizeof(uint32) * (0x4ab8 + (reg_idx * SOC_PB_REG_ILKN_CTRL_0_1_OFFSET_REGS)), sizeof(uint32) * 0x0000, 23, 12);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.tx_ilkn_rate_limiter_config_reg[reg_idx].tx_rate_limiter_interval), sizeof(uint32) * (0x4ab8 + (reg_idx * SOC_PB_REG_ILKN_CTRL_0_1_OFFSET_REGS)), sizeof(uint32) * 0x0000, 31, 24);
  }

  /* Ilkn[0..1]Num Lanes Config */
  for(reg_idx = 0; reg_idx < SOC_PB_NBI_REGS_ILKN_NUM_LANES_CONFIG_REG_ARRAY_SIZE; reg_idx++)
  {
    SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.ilkn_num_lanes_config_reg[reg_idx], sizeof(uint32) * (0x4ab9 + (reg_idx * SOC_PB_REG_ILKN_CTRL_0_1_OFFSET_REGS)), sizeof(uint32) * 0x0000);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.ilkn_num_lanes_config_reg[reg_idx].last_lane[SOC_PB_REG_NIF_DIRECTION_RX]), sizeof(uint32) * (0x4ab9 + (reg_idx * SOC_PB_REG_ILKN_CTRL_0_1_OFFSET_REGS)), sizeof(uint32) * 0x0000, 4, 0);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.ilkn_num_lanes_config_reg[reg_idx].has_bad_lane[SOC_PB_REG_NIF_DIRECTION_RX]), sizeof(uint32) * (0x4ab9 + (reg_idx * SOC_PB_REG_ILKN_CTRL_0_1_OFFSET_REGS)), sizeof(uint32) * 0x0000, 8, 8);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.ilkn_num_lanes_config_reg[reg_idx].bad_lane[SOC_PB_REG_NIF_DIRECTION_RX]), sizeof(uint32) * (0x4ab9 + (reg_idx * SOC_PB_REG_ILKN_CTRL_0_1_OFFSET_REGS)), sizeof(uint32) * 0x0000, 13, 9);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.ilkn_num_lanes_config_reg[reg_idx].last_lane[SOC_PB_REG_NIF_DIRECTION_TX]), sizeof(uint32) * (0x4ab9 + (reg_idx * SOC_PB_REG_ILKN_CTRL_0_1_OFFSET_REGS)), sizeof(uint32) * 0x0000, 20, 16);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.ilkn_num_lanes_config_reg[reg_idx].has_bad_lane[SOC_PB_REG_NIF_DIRECTION_TX]), sizeof(uint32) * (0x4ab9 + (reg_idx * SOC_PB_REG_ILKN_CTRL_0_1_OFFSET_REGS)), sizeof(uint32) * 0x0000, 24, 24);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.ilkn_num_lanes_config_reg[reg_idx].bad_lane[SOC_PB_REG_NIF_DIRECTION_TX]), sizeof(uint32) * (0x4ab9 + (reg_idx * SOC_PB_REG_ILKN_CTRL_0_1_OFFSET_REGS)), sizeof(uint32) * 0x0000, 29, 25);
  }

  /* ILKN0 Multiple Use Bits */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.ilkn0_multiple_use_bits_reg, sizeof(uint32) * 0x4ac0, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.ilkn0_multiple_use_bits_reg.ilkn_rx0_multiple_use_bits_mask_to_llfc), sizeof(uint32) * 0x4ac0, sizeof(uint32) * 0x0000, 7, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.ilkn0_multiple_use_bits_reg.ilkn_tx0_multiple_use_bits_mask_for_llfc), sizeof(uint32) * 0x4ac0, sizeof(uint32) * 0x0000, 15, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.ilkn0_multiple_use_bits_reg.ilkn_tx0_multiple_use_bits_set), sizeof(uint32) * 0x4ac0, sizeof(uint32) * 0x0000, 23, 16);

  /* ILKN1 Multiple Use Bits */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.ilkn1_multiple_use_bits_reg, sizeof(uint32) * 0x4ac1, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.ilkn1_multiple_use_bits_reg.ilkn_rx1_multiple_use_bits_mask_to_llfc), sizeof(uint32) * 0x4ac1, sizeof(uint32) * 0x0000, 7, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.ilkn1_multiple_use_bits_reg.ilkn_tx1_multiple_use_bits_mask_for_llfc), sizeof(uint32) * 0x4ac1, sizeof(uint32) * 0x0000, 15, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.ilkn1_multiple_use_bits_reg.ilkn_tx1_multiple_use_bits_set), sizeof(uint32) * 0x4ac1, sizeof(uint32) * 0x0000, 23, 16);

  /* Ilkn Memory Control */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.ilkn_memory_control_reg, sizeof(uint32) * 0x4ac2, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.ilkn_memory_control_reg.ilkn_tx_ecc_disable), sizeof(uint32) * 0x4ac2, sizeof(uint32) * 0x0000, 0, 0);

  /* Statistics */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.statistics_reg, sizeof(uint32) * 0x4ad0, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.statistics_reg.stat_en), sizeof(uint32) * 0x4ad0, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.statistics_reg.stat_reset_start), sizeof(uint32) * 0x4ad0, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.statistics_reg.stat_cnt_overflow_enable), sizeof(uint32) * 0x4ad0, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.statistics_reg.stat_count_leng_with_err), sizeof(uint32) * 0x4ad0, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.statistics_reg.stat_count_type_with_err), sizeof(uint32) * 0x4ad0, sizeof(uint32) * 0x0000, 5, 5);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.statistics_reg.stat_count_bins_with_err), sizeof(uint32) * 0x4ad0, sizeof(uint32) * 0x0000, 6, 6);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.statistics_reg.stat_sob_frame_err_mask), sizeof(uint32) * 0x4ad0, sizeof(uint32) * 0x0000, 8, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.statistics_reg.stat_eob_frame_err_mask), sizeof(uint32) * 0x4ad0, sizeof(uint32) * 0x0000, 9, 9);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.statistics_reg.stat_bob_frame_err_mask), sizeof(uint32) * 0x4ad0, sizeof(uint32) * 0x0000, 10, 10);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.statistics_reg.stat_clear_on_read), sizeof(uint32) * 0x4ad0, sizeof(uint32) * 0x0000, 12, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.statistics_reg.stat_gtimer_mode), sizeof(uint32) * 0x4ad0, sizeof(uint32) * 0x0000, 13, 13);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.statistics_reg.stat_ucast_count_enable), sizeof(uint32) * 0x4ad0, sizeof(uint32) * 0x0000, 14, 14);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.statistics_reg.ignore_stat_req), sizeof(uint32) * 0x4ad0, sizeof(uint32) * 0x0000, 16, 16);
  for (fld_idx = 0; fld_idx < SOC_PB_REG_NOF_ILKNS; fld_idx++)
  {
    SOC_PB_DB_REG_FLD_SET(
      &(Soc_pb_regs.nbi.statistics_reg.stat_ilkn_enable[fld_idx]),
      sizeof(uint32) * 0x4ad0,
      sizeof(uint32) * 0x0000,
      20 + fld_idx,
      20 + fld_idx
    );
  }
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.statistics_reg.stat_rx_sop_count_enable), sizeof(uint32) * 0x4ad0, sizeof(uint32) * 0x0000, 24, 24);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.statistics_reg.stat_rx_bop_count_enable), sizeof(uint32) * 0x4ad0, sizeof(uint32) * 0x0000, 25, 25);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.statistics_reg.stat_rx_eop_count_enable), sizeof(uint32) * 0x4ad0, sizeof(uint32) * 0x0000, 26, 26);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.statistics_reg.stat_packet_count_en), sizeof(uint32) * 0x4ad0, sizeof(uint32) * 0x0000, 27, 27);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.statistics_reg.stat_tx_sop_count_enable), sizeof(uint32) * 0x4ad0, sizeof(uint32) * 0x0000, 28, 28);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.statistics_reg.stat_tx_bop_count_enable), sizeof(uint32) * 0x4ad0, sizeof(uint32) * 0x0000, 29, 29);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.statistics_reg.stat_tx_eop_count_enable), sizeof(uint32) * 0x4ad0, sizeof(uint32) * 0x0000, 30, 30);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.statistics_reg.stat_bus_cycles_count_en), sizeof(uint32) * 0x4ad0, sizeof(uint32) * 0x0000, 31, 31);

  /* Statistics Rx Binning */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.statistics_rx_binning_reg, sizeof(uint32) * 0x4ad1, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.statistics_rx_binning_reg.stat_rx_min_burst_length), sizeof(uint32) * 0x4ad1, sizeof(uint32) * 0x0000, 7, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.statistics_rx_binning_reg.stat_rx_max_burst_length), sizeof(uint32) * 0x4ad1, sizeof(uint32) * 0x0000, 21, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.statistics_rx_binning_reg.stat_rx_bins_cfg), sizeof(uint32) * 0x4ad1, sizeof(uint32) * 0x0000, 24, 24);

  /* Statistics Status */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.statistics_status_reg, sizeof(uint32) * 0x4ad2, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.statistics_status_reg.stat_reset_is_done), sizeof(uint32) * 0x4ad2, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.statistics_status_reg.stat_read_in_progress), sizeof(uint32) * 0x4ad2, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.statistics_status_reg.stat_is_ready), sizeof(uint32) * 0x4ad2, sizeof(uint32) * 0x0000, 8, 8);

  /* Statistics Read Select */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.statistics_read_select_reg, sizeof(uint32) * 0x4ad3, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.statistics_read_select_reg.stat_read_cnt_id), sizeof(uint32) * 0x4ad3, sizeof(uint32) * 0x0000, 6, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.statistics_read_select_reg.stat_read_port), sizeof(uint32) * 0x4ad3, sizeof(uint32) * 0x0000, 13, 8);

  /* Statistics Read LSB */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.statistics_read_lsb_reg, sizeof(uint32) * 0x4ad4, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.statistics_read_lsb_reg.stat_read_cnt_lsb), sizeof(uint32) * 0x4ad4, sizeof(uint32) * 0x0000, 31, 0);

  /* Statistics Read MSB */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.statistics_read_msb_reg, sizeof(uint32) * 0x4ad5, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.statistics_read_msb_reg.stat_read_cnt_msb), sizeof(uint32) * 0x4ad5, sizeof(uint32) * 0x0000, 29, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.statistics_read_msb_reg.stat_cnt_data_overflow), sizeof(uint32) * 0x4ad5, sizeof(uint32) * 0x0000, 30, 30);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.statistics_read_msb_reg.stat_cnt_data_valid), sizeof(uint32) * 0x4ad5, sizeof(uint32) * 0x0000, 31, 31);

  /* Statistics Rx Frame Err Cnt */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.statistics_rx_frame_err_cnt_reg, sizeof(uint32) * 0x4ad6, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.statistics_rx_frame_err_cnt_reg.stat_rx_frame_err_cnt), sizeof(uint32) * 0x4ad6, sizeof(uint32) * 0x0000, 15, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.statistics_rx_frame_err_cnt_reg.stat_rx_sob_frame_err), sizeof(uint32) * 0x4ad6, sizeof(uint32) * 0x0000, 16, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.statistics_rx_frame_err_cnt_reg.stat_rx_bob_frame_err), sizeof(uint32) * 0x4ad6, sizeof(uint32) * 0x0000, 17, 17);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.statistics_rx_frame_err_cnt_reg.stat_rx_eob_frame_err), sizeof(uint32) * 0x4ad6, sizeof(uint32) * 0x0000, 18, 18);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.statistics_rx_frame_err_cnt_reg.stat_rx_last_frame_err_port), sizeof(uint32) * 0x4ad6, sizeof(uint32) * 0x0000, 25, 20);

  /* Statistics Tx Frame Err Cnt */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.statistics_tx_frame_err_cnt_reg, sizeof(uint32) * 0x4ad7, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.statistics_tx_frame_err_cnt_reg.stat_tx_frame_err_cnt), sizeof(uint32) * 0x4ad7, sizeof(uint32) * 0x0000, 15, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.statistics_tx_frame_err_cnt_reg.stat_tx_sob_frame_err), sizeof(uint32) * 0x4ad7, sizeof(uint32) * 0x0000, 16, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.statistics_tx_frame_err_cnt_reg.stat_tx_bob_frame_err), sizeof(uint32) * 0x4ad7, sizeof(uint32) * 0x0000, 17, 17);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.statistics_tx_frame_err_cnt_reg.stat_tx_eob_frame_err), sizeof(uint32) * 0x4ad7, sizeof(uint32) * 0x0000, 18, 18);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.statistics_tx_frame_err_cnt_reg.stat_tx_last_frame_err_port), sizeof(uint32) * 0x4ad7, sizeof(uint32) * 0x0000, 25, 20);

  /* Statistics Rx Bursts Ok Cnt */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.statistics_rx_bursts_ok_cnt_reg, sizeof(uint32) * 0x4ad8, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.statistics_rx_bursts_ok_cnt_reg.stat_rx_bursts_ok_cnt), sizeof(uint32) * 0x4ad8, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.statistics_rx_bursts_ok_cnt_reg.stat_rx_bursts_ok_cnt_ovf), sizeof(uint32) * 0x4ad8, sizeof(uint32) * 0x0000, 31, 31);

  /* Statistics Rx Bursts Err Cnt */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.statistics_rx_bursts_err_cnt_reg, sizeof(uint32) * 0x4ad9, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.statistics_rx_bursts_err_cnt_reg.stat_rx_bursts_err_cnt), sizeof(uint32) * 0x4ad9, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.statistics_rx_bursts_err_cnt_reg.stat_rx_bursts_err_cnt_ovf), sizeof(uint32) * 0x4ad9, sizeof(uint32) * 0x0000, 31, 31);

  /* Statistics Tx Bursts Cnt */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.statistics_tx_bursts_cnt_reg, sizeof(uint32) * 0x4ada, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.statistics_tx_bursts_cnt_reg.stat_tx_bursts_cnt), sizeof(uint32) * 0x4ada, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.statistics_tx_bursts_cnt_reg.stat_tx_bursts_cnt_ovf), sizeof(uint32) * 0x4ada, sizeof(uint32) * 0x0000, 31, 31);

  /* Fc Reset */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.fc_reset_reg, sizeof(uint32) * 0x4ae0, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fc_reset_reg.fc_reset), sizeof(uint32) * 0x4ae0, sizeof(uint32) * 0x0000, 0, 0);
  for (fld_idx = 0; fld_idx < SOC_PB_REG_NOF_MALS; fld_idx++)
  {
    SOC_PB_DB_REG_FLD_SET(
      &(Soc_pb_regs.nbi.fc_reset_reg.fc_mal_xaui_mode[fld_idx]),
      sizeof(uint32) * 0x4ae0,
      sizeof(uint32) * 0x0000,
      16 + fld_idx,
      16 + fld_idx
    );
  }

  /* Fc Groups */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.fc_groups_reg, sizeof(uint32) * 0x4ae1, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fc_groups_reg.fc_llfc_grp1), sizeof(uint32) * 0x4ae1, sizeof(uint32) * 0x0000, 15, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fc_groups_reg.fc_llfc_grp2), sizeof(uint32) * 0x4ae1, sizeof(uint32) * 0x0000, 31, 16);

  /* Fc Cbfc Mapping0 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.fc_cbfc_mapping_reg[0], sizeof(uint32) * 0x4ae2, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fc_cbfc_mapping_reg[0].fc_tx_gen_cbfc_bitmap), sizeof(uint32) * 0x4ae2, sizeof(uint32) * 0x0000, 7, 0);
                                                                                
  /* Fc Cbfc Mapping1 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.fc_cbfc_mapping_reg[1], sizeof(uint32) * 0x4ae3, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fc_cbfc_mapping_reg[1].fc_tx_gen_cbfc_bitmap), sizeof(uint32) * 0x4ae3, sizeof(uint32) * 0x0000, 7, 0);

  /* Fc Cbfc Mapping2 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.fc_cbfc_mapping_reg[2], sizeof(uint32) * 0x4ae4, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fc_cbfc_mapping_reg[2].fc_tx_gen_cbfc_bitmap), sizeof(uint32) * 0x4ae4, sizeof(uint32) * 0x0000, 7, 0);

  /* Fc Cbfc Mapping3 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.fc_cbfc_mapping_reg[3], sizeof(uint32) * 0x4ae5, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fc_cbfc_mapping_reg[3].fc_tx_gen_cbfc_bitmap), sizeof(uint32) * 0x4ae5, sizeof(uint32) * 0x0000, 7, 0);

  /* Fc Llfc Stop Tx Force */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.fc_llfc_stop_tx_force_reg[0], sizeof(uint32) * 0x4ae6, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fc_llfc_stop_tx_force_reg[0].fc_llfc_stop_tx_force), sizeof(uint32) * 0x4ae6, sizeof(uint32) * 0x0000, 31, 0);

  /* Fc Llfc Stop Tx Force */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.fc_llfc_stop_tx_force_reg[1], sizeof(uint32) * 0x4ae7, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fc_llfc_stop_tx_force_reg[1].fc_llfc_stop_tx_force), sizeof(uint32) * 0x4ae7, sizeof(uint32) * 0x0000, 31, 0);

  /* Fc Llfc Stop Tx En Cfc */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.fc_llfc_stop_tx_en_cfc_reg[0], sizeof(uint32) * 0x4ae8, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fc_llfc_stop_tx_en_cfc_reg[0].fc_llfc_stop_tx_en_cfc), sizeof(uint32) * 0x4ae8, sizeof(uint32) * 0x0000, 31, 0);

  /* Fc Llfc Stop Tx En Cfc */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.fc_llfc_stop_tx_en_cfc_reg[1], sizeof(uint32) * 0x4ae9, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fc_llfc_stop_tx_en_cfc_reg[1].fc_llfc_stop_tx_en_cfc), sizeof(uint32) * 0x4ae9, sizeof(uint32) * 0x0000, 31, 0);

  /* Fc Tx Gen Llfc Force */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.fc_tx_gen_llfc_force_reg[0], sizeof(uint32) * 0x4aea, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fc_tx_gen_llfc_force_reg[0].fc_tx_gen_llfc_force), sizeof(uint32) * 0x4aea, sizeof(uint32) * 0x0000, 31, 0);

  /* Fc Tx Gen Llfc Force */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.fc_tx_gen_llfc_force_reg[1], sizeof(uint32) * 0x4aeb, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fc_tx_gen_llfc_force_reg[1].fc_tx_gen_llfc_force), sizeof(uint32) * 0x4aeb, sizeof(uint32) * 0x0000, 31, 0);

  /* Fc Tx Gen Llfc En MLF */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.fc_tx_gen_llfc_en_mlf_reg[0], sizeof(uint32) * 0x4aec, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fc_tx_gen_llfc_en_mlf_reg[0].fc_tx_gen_llfc_en_mlf), sizeof(uint32) * 0x4aec, sizeof(uint32) * 0x0000, 31, 0);

  /* Fc Tx Gen Llfc En MLF */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.fc_tx_gen_llfc_en_mlf_reg[1], sizeof(uint32) * 0x4aed, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fc_tx_gen_llfc_en_mlf_reg[1].fc_tx_gen_llfc_en_mlf), sizeof(uint32) * 0x4aed, sizeof(uint32) * 0x0000, 31, 0);

  /* Fc Tx Gen Llfc En CFC */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.fc_tx_gen_llfc_en_cfc_reg[0], sizeof(uint32) * 0x4aee, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fc_tx_gen_llfc_en_cfc_reg[0].fc_tx_gen_llfc_en_cfc), sizeof(uint32) * 0x4aee, sizeof(uint32) * 0x0000, 31, 0);

  /* Fc Tx Gen Llfc En CFC */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.fc_tx_gen_llfc_en_cfc_reg[1], sizeof(uint32) * 0x4aef, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fc_tx_gen_llfc_en_cfc_reg[1].fc_tx_gen_llfc_en_cfc), sizeof(uint32) * 0x4aef, sizeof(uint32) * 0x0000, 31, 0);

  /* Fc Tx Gen Cbfc Force */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.fc_tx_gen_cbfc_force_reg[0], sizeof(uint32) * 0x4af0, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fc_tx_gen_cbfc_force_reg[0].fc_tx_gen_cbfc_force_mlf), sizeof(uint32) * 0x4af0, sizeof(uint32) * 0x0000, 31, 0);

  /* Fc Tx Gen Cbfc Force */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.fc_tx_gen_cbfc_force_reg[1], sizeof(uint32) * 0x4af1, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fc_tx_gen_cbfc_force_reg[1].fc_tx_gen_cbfc_force_mlf), sizeof(uint32) * 0x4af1, sizeof(uint32) * 0x0000, 31, 0);

  /* Fc Tx Gen Cbfc En MLF */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.fc_tx_gen_cbfc_en_mlf_reg[0], sizeof(uint32) * 0x4af2, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fc_tx_gen_cbfc_en_mlf_reg[0].fc_tx_gen_cbfc_en_mlf), sizeof(uint32) * 0x4af2, sizeof(uint32) * 0x0000, 31, 0);

  /* Fc Tx Gen Cbfc En MLF */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.fc_tx_gen_cbfc_en_mlf_reg[1], sizeof(uint32) * 0x4af3, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fc_tx_gen_cbfc_en_mlf_reg[1].fc_tx_gen_cbfc_en_mlf), sizeof(uint32) * 0x4af3, sizeof(uint32) * 0x0000, 31, 0);

  /* Fc Tx Gen Cbfc En CFC */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.fc_tx_gen_cbfc_en_cfc_reg[0], sizeof(uint32) * 0x4af4, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fc_tx_gen_cbfc_en_cfc_reg[0].fc_tx_gen_cbfc_en_cfc), sizeof(uint32) * 0x4af4, sizeof(uint32) * 0x0000, 31, 0);

  /* Fc Tx Gen Cbfc En CFC */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.fc_tx_gen_cbfc_en_cfc_reg[1], sizeof(uint32) * 0x4af5, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fc_tx_gen_cbfc_en_cfc_reg[1].fc_tx_gen_cbfc_en_cfc), sizeof(uint32) * 0x4af5, sizeof(uint32) * 0x0000, 31, 0);

  /* Fc ILKN */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.fc_ilkn_reg, sizeof(uint32) * 0x4af6, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fc_ilkn_reg.fc_ilkn_mode), sizeof(uint32) * 0x4af6, sizeof(uint32) * 0x0000, 1, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fc_ilkn_reg.fc_ilkn_rx_llfc_en), sizeof(uint32) * 0x4af6, sizeof(uint32) * 0x0000, 5, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fc_ilkn_reg.fc_tx_gen_llfc_en_ilkn), sizeof(uint32) * 0x4af6, sizeof(uint32) * 0x0000, 9, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fc_ilkn_reg.fc_ilkn_tx_gen_llfc_on_ch0), sizeof(uint32) * 0x4af6, sizeof(uint32) * 0x0000, 13, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fc_ilkn_reg.fc_ilkn_tx_gen_llfc_every_16_chs), sizeof(uint32) * 0x4af6, sizeof(uint32) * 0x0000, 17, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fc_ilkn_reg.fc_ilkn_tx_gen_llfc_on_all_chs), sizeof(uint32) * 0x4af6, sizeof(uint32) * 0x0000, 21, 20);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fc_ilkn_reg.fc_ilkn_rx_llfc_on_ch0), sizeof(uint32) * 0x4af6, sizeof(uint32) * 0x0000, 25, 24);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fc_ilkn_reg.fc_ilkn_rx_llfc_every_16_chs), sizeof(uint32) * 0x4af6, sizeof(uint32) * 0x0000, 29, 28);

  /* Fc Ilkn Tx0 Gen Chfc Force */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.fc_ilkn_tx0_gen_chfc_force_reg, sizeof(uint32) * 0x4af7, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fc_ilkn_tx0_gen_chfc_force_reg.fc_ilkn_tx0_gen_chfc_force), sizeof(uint32) * 0x4af7, sizeof(uint32) * 0x0000, 31, 0);

  /* Fc Ilkn Tx0 Gen Chfc En CFC */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.fc_ilkn_tx0_gen_chfc_en_cfc_reg, sizeof(uint32) * 0x4af8, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fc_ilkn_tx0_gen_chfc_en_cfc_reg.fc_ilkn_tx0_gen_chfc_en_cfc), sizeof(uint32) * 0x4af8, sizeof(uint32) * 0x0000, 31, 0);

  /* Fc Ilkn Tx1 Gen Chfc Force */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.fc_ilkn_tx1_gen_chfc_force_reg, sizeof(uint32) * 0x4af9, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fc_ilkn_tx1_gen_chfc_force_reg.fc_ilkn_tx1_gen_chfc_force), sizeof(uint32) * 0x4af9, sizeof(uint32) * 0x0000, 31, 0);

  /* Fc Ilkn Tx1 Gen Chfc En CFC */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.fc_ilkn_tx1_gen_chfc_en_cfc_reg, sizeof(uint32) * 0x4afa, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fc_ilkn_tx1_gen_chfc_en_cfc_reg.fc_ilkn_tx1_gen_chfc_en_cfc), sizeof(uint32) * 0x4afa, sizeof(uint32) * 0x0000, 31, 0);

  /* Fc Ilkn Rx0 Chfc Force */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.fc_ilkn_rx0_chfc_force_reg, sizeof(uint32) * 0x4afb, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fc_ilkn_rx0_chfc_force_reg.fc_ilkn_rx0_chfc_force), sizeof(uint32) * 0x4afb, sizeof(uint32) * 0x0000, 31, 0);

  /* Fc Ilkn Rx0 Chfc En CFC */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.fc_ilkn_rx0_chfc_en_cfc_reg, sizeof(uint32) * 0x4afc, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fc_ilkn_rx0_chfc_en_cfc_reg.fc_ilkn_rx0_chfc_en_cfc), sizeof(uint32) * 0x4afc, sizeof(uint32) * 0x0000, 31, 0);

  /* Fc Ilkn Rx1 Chfc Force */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.fc_ilkn_rx1_chfc_force_reg, sizeof(uint32) * 0x4afd, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fc_ilkn_rx1_chfc_force_reg.fc_ilkn_rx1_chfc_force), sizeof(uint32) * 0x4afd, sizeof(uint32) * 0x0000, 31, 0);

  /* Fc Ilkn Rx1 Chfc En CFC */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.fc_ilkn_rx1_chfc_en_cfc_reg, sizeof(uint32) * 0x4afe, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fc_ilkn_rx1_chfc_en_cfc_reg.fc_ilkn_rx1_chfc_en_cfc), sizeof(uint32) * 0x4afe, sizeof(uint32) * 0x0000, 31, 0);

  /* Fc Rx Gen Llfc From Mlf */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.fc_rx_gen_llfc_from_mlf_reg_0, sizeof(uint32) * 0x4aff, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fc_rx_gen_llfc_from_mlf_reg_0.fc_rx_gen_llfc_from_mlf), sizeof(uint32) * 0x4aff, sizeof(uint32) * 0x0000, 31, 0);

  /* Fc Rx Gen Llfc From Mlf */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.fc_rx_gen_llfc_from_mlf_reg_1, sizeof(uint32) * 0x4b00, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fc_rx_gen_llfc_from_mlf_reg_1.fc_rx_gen_llfc_from_mlf), sizeof(uint32) * 0x4b00, sizeof(uint32) * 0x0000, 31, 0);

  /* Fc Tx Gen Llfc From CFC */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.fc_tx_gen_llfc_from_cfc_reg_0, sizeof(uint32) * 0x4b01, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fc_tx_gen_llfc_from_cfc_reg_0.fc_tx_gen_llfc_from_cfc), sizeof(uint32) * 0x4b01, sizeof(uint32) * 0x0000, 31, 0);

  /* Fc Tx Gen Llfc From CFC */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.fc_tx_gen_llfc_from_cfc_reg_1, sizeof(uint32) * 0x4b02, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fc_tx_gen_llfc_from_cfc_reg_1.fc_tx_gen_llfc_from_cfc), sizeof(uint32) * 0x4b02, sizeof(uint32) * 0x0000, 31, 0);

  /* Fc Tx Llfc Stop Tx From Cfc */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.fc_tx_llfc_stop_tx_from_cfc_reg[0], sizeof(uint32) * 0x4b03, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fc_tx_llfc_stop_tx_from_cfc_reg[0].fc_tx_llfc_stop_tx_from_cfc), sizeof(uint32) * 0x4b03, sizeof(uint32) * 0x0000, 31, 0);

  /* Fc Tx Llfc Stop Tx From Cfc */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.fc_tx_llfc_stop_tx_from_cfc_reg[1], sizeof(uint32) * 0x4b04, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fc_tx_llfc_stop_tx_from_cfc_reg[1].fc_tx_llfc_stop_tx_from_cfc), sizeof(uint32) * 0x4b04, sizeof(uint32) * 0x0000, 31, 0);

  /* Fc Rx Cbfc From MAL */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.fc_rx_cbfc_from_mal_reg, sizeof(uint32) * 0x4b05, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fc_rx_cbfc_from_mal_reg.fc_rx_cbfc_from_mal), sizeof(uint32) * 0x4b05, sizeof(uint32) * 0x0000, 31, 0);

  /* Fc Ilkn Rx0 CHFC */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.fc_ilkn_rx0_chfc_reg, sizeof(uint32) * 0x4b06, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fc_ilkn_rx0_chfc_reg.fc_ilkn_rx0_chfc), sizeof(uint32) * 0x4b06, sizeof(uint32) * 0x0000, 31, 0);

  /* Fc Ilkn Rx1 CHFC */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.fc_ilkn_rx1_chfc_reg, sizeof(uint32) * 0x4b07, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fc_ilkn_rx1_chfc_reg.fc_ilkn_rx1_chfc), sizeof(uint32) * 0x4b07, sizeof(uint32) * 0x0000, 31, 0);

  /* Fc Ilkn Tx0 Llfc Stop Tx Cnt */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.fc_ilkn_tx0_llfc_stop_tx_cnt_reg, sizeof(uint32) * 0x4b08, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fc_ilkn_tx0_llfc_stop_tx_cnt_reg.ilkn_tx0_llfc_stop_tx_cnt), sizeof(uint32) * 0x4b08, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fc_ilkn_tx0_llfc_stop_tx_cnt_reg.ilkn_tx0_llfc_stop_tx_cnt_ovf), sizeof(uint32) * 0x4b08, sizeof(uint32) * 0x0000, 31, 31);

  /* Fc Ilkn Tx0 Gen Llfc Cnt */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.fc_ilkn_tx0_gen_llfc_cnt_reg, sizeof(uint32) * 0x4b09, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fc_ilkn_tx0_gen_llfc_cnt_reg.ilkn_tx0_gen_llfc_cnt), sizeof(uint32) * 0x4b09, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fc_ilkn_tx0_gen_llfc_cnt_reg.ilkn_tx0_gen_llfc_cnt_ovf), sizeof(uint32) * 0x4b09, sizeof(uint32) * 0x0000, 31, 31);

  /* Fc Ilkn Rx0 Llfc From Rx Cnt */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.fc_ilkn_rx0_llfc_from_rx_cnt_reg, sizeof(uint32) * 0x4b0a, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fc_ilkn_rx0_llfc_from_rx_cnt_reg.ilkn_rx0_llfc_from_rx_cnt), sizeof(uint32) * 0x4b0a, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fc_ilkn_rx0_llfc_from_rx_cnt_reg.ilkn_rx0_llfc_from_rx_cnt_ovf), sizeof(uint32) * 0x4b0a, sizeof(uint32) * 0x0000, 31, 31);

  /* Fc Ilkn Tx1 Llfc Stop Tx Cnt */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.fc_ilkn_tx1_llfc_stop_tx_cnt_reg, sizeof(uint32) * 0x4b0b, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fc_ilkn_tx1_llfc_stop_tx_cnt_reg.ilkn_tx1_llfc_stop_tx_cnt), sizeof(uint32) * 0x4b0b, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fc_ilkn_tx1_llfc_stop_tx_cnt_reg.ilkn_tx1_llfc_stop_tx_cnt_ovf), sizeof(uint32) * 0x4b0b, sizeof(uint32) * 0x0000, 31, 31);

  /* Fc Ilkn Tx1 Gen Llfc Cnt */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.fc_ilkn_tx1_gen_llfc_cnt_reg, sizeof(uint32) * 0x4b0c, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fc_ilkn_tx1_gen_llfc_cnt_reg.ilkn_tx1_gen_llfc_cnt), sizeof(uint32) * 0x4b0c, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fc_ilkn_tx1_gen_llfc_cnt_reg.ilkn_tx1_gen_llfc_cnt_ovf), sizeof(uint32) * 0x4b0c, sizeof(uint32) * 0x0000, 31, 31);

  /* Fc Ilkn Rx1 Llfc From Rx Cnt */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.fc_ilkn_rx1_llfc_from_rx_cnt_reg, sizeof(uint32) * 0x4b0d, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fc_ilkn_rx1_llfc_from_rx_cnt_reg.ilkn_rx1_llfc_from_rx_cnt), sizeof(uint32) * 0x4b0d, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fc_ilkn_rx1_llfc_from_rx_cnt_reg.ilkn_rx1_llfc_from_rx_cnt_ovf), sizeof(uint32) * 0x4b0d, sizeof(uint32) * 0x0000, 31, 31);

  /* Fc Bist */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.fc_bist_reg, sizeof(uint32) * 0x4b0e, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fc_bist_reg.fc_bist_enable), sizeof(uint32) * 0x4b0e, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fc_bist_reg.fc_bist_select), sizeof(uint32) * 0x4b0e, sizeof(uint32) * 0x0000, 9, 4);

  /* Fc Bist Cycle1 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.fc_bist_cycle_reg[0], sizeof(uint32) * 0x4b0f, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fc_bist_cycle_reg[0].fc_bist_cycle), sizeof(uint32) * 0x4b0f, sizeof(uint32) * 0x0000, 31, 0);

  /* Fc Bist Cycle2 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.fc_bist_cycle_reg[1], sizeof(uint32) * 0x4b10, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fc_bist_cycle_reg[1].fc_bist_cycle), sizeof(uint32) * 0x4b10, sizeof(uint32) * 0x0000, 31, 0);

  /* Fc Rtm */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.fc_rtm_reg, sizeof(uint32) * 0x4b11, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fc_rtm_reg.fc_rtm_enable), sizeof(uint32) * 0x4b11, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fc_rtm_reg.fc_rtm_mode_xoff), sizeof(uint32) * 0x4b11, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fc_rtm_reg.fc_rtm_mode_mtbp), sizeof(uint32) * 0x4b11, sizeof(uint32) * 0x0000, 5, 5);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fc_rtm_reg.fc_rtm_event_sel), sizeof(uint32) * 0x4b11, sizeof(uint32) * 0x0000, 12, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fc_rtm_reg.fc_rtm_ch_sel), sizeof(uint32) * 0x4b11, sizeof(uint32) * 0x0000, 19, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fc_rtm_reg.fc_rtm_trig_sel), sizeof(uint32) * 0x4b11, sizeof(uint32) * 0x0000, 26, 20);

  /* Fc Rtm Threshold */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.fc_rtm_threshold_reg, sizeof(uint32) * 0x4b12, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fc_rtm_threshold_reg.fc_rtm_event_idle_th), sizeof(uint32) * 0x4b12, sizeof(uint32) * 0x0000, 19, 0);

  /* Fc Rtm Timer */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.fc_rtm_timer_reg, sizeof(uint32) * 0x4b13, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fc_rtm_timer_reg.fc_rtm_timer), sizeof(uint32) * 0x4b13, sizeof(uint32) * 0x0000, 31, 0);

  /* Rx Mlf Status[0..15] */
  for(reg_idx = 0; reg_idx < SOC_PB_NBI_REGS_RX_MLF_STATUS_REG_ARRAY_SIZE; reg_idx++)
  {
    SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.rx_mlf_status_reg[reg_idx], sizeof(uint32) * (0x4b20 + (reg_idx * 3)), sizeof(uint32) * 0x0000);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.rx_mlf_status_reg[reg_idx].rx_mlf_status_port0), sizeof(uint32) * (0x4b20 + (reg_idx * 3)), sizeof(uint32) * 0x0000, 6, 0);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.rx_mlf_status_reg[reg_idx].rx_mlf_overflow_err_port0), sizeof(uint32) * (0x4b20 + (reg_idx * 3)), sizeof(uint32) * 0x0000, 7, 7);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.rx_mlf_status_reg[reg_idx].rx_mlf_status_port1), sizeof(uint32) * (0x4b20 + (reg_idx * 3)), sizeof(uint32) * 0x0000, 14, 8);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.rx_mlf_status_reg[reg_idx].rx_mlf_overflow_err_port1), sizeof(uint32) * (0x4b20 + (reg_idx * 3)), sizeof(uint32) * 0x0000, 15, 15);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.rx_mlf_status_reg[reg_idx].rx_mlf_status_port2), sizeof(uint32) * (0x4b20 + (reg_idx * 3)), sizeof(uint32) * 0x0000, 22, 16);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.rx_mlf_status_reg[reg_idx].rx_mlf_overflow_err_port2), sizeof(uint32) * (0x4b20 + (reg_idx * 3)), sizeof(uint32) * 0x0000, 23, 23);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.rx_mlf_status_reg[reg_idx].rx_mlf_status_port3), sizeof(uint32) * (0x4b20 + (reg_idx * 3)), sizeof(uint32) * 0x0000, 30, 24);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.rx_mlf_status_reg[reg_idx].rx_mlf_overflow_err_port3), sizeof(uint32) * (0x4b20 + (reg_idx * 3)), sizeof(uint32) * 0x0000, 31, 31);
  }

  /* Rx Mlf Max Occupancy[0..15] */
  for(reg_idx = 0; reg_idx < SOC_PB_NBI_REGS_RX_MLF_MAX_OCCUPANCY_REG_ARRAY_SIZE; reg_idx++)
  {
    SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.rx_mlf_max_occupancy_reg[reg_idx], sizeof(uint32) * (0x4b21 + (reg_idx * 3)), sizeof(uint32) * 0x0000);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.rx_mlf_max_occupancy_reg[reg_idx].rx_mlf_max_occupancy_port0), sizeof(uint32) * (0x4b21 + (reg_idx * 3)), sizeof(uint32) * 0x0000, 6, 0);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.rx_mlf_max_occupancy_reg[reg_idx].rx_mlf_was_empty_port0), sizeof(uint32) * (0x4b21 + (reg_idx * 3)), sizeof(uint32) * 0x0000, 7, 7);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.rx_mlf_max_occupancy_reg[reg_idx].rx_mlf_max_occupancy_port1), sizeof(uint32) * (0x4b21 + (reg_idx * 3)), sizeof(uint32) * 0x0000, 14, 8);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.rx_mlf_max_occupancy_reg[reg_idx].rx_mlf_was_empty_port1), sizeof(uint32) * (0x4b21 + (reg_idx * 3)), sizeof(uint32) * 0x0000, 15, 15);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.rx_mlf_max_occupancy_reg[reg_idx].rx_mlf_max_occupancy_port2), sizeof(uint32) * (0x4b21 + (reg_idx * 3)), sizeof(uint32) * 0x0000, 22, 16);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.rx_mlf_max_occupancy_reg[reg_idx].rx_mlf_was_empty_port2), sizeof(uint32) * (0x4b21 + (reg_idx * 3)), sizeof(uint32) * 0x0000, 23, 23);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.rx_mlf_max_occupancy_reg[reg_idx].rx_mlf_max_occupancy_port3), sizeof(uint32) * (0x4b21 + (reg_idx * 3)), sizeof(uint32) * 0x0000, 30, 24);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.rx_mlf_max_occupancy_reg[reg_idx].rx_mlf_was_empty_port3), sizeof(uint32) * (0x4b21 + (reg_idx * 3)), sizeof(uint32) * 0x0000, 31, 31);
  }

  /* Tx Mlf Status[0..15] */
  for(reg_idx = 0; reg_idx < SOC_PB_NBI_REGS_TX_MLF_STATUS_REG_ARRAY_SIZE; reg_idx++)
  {
    SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.tx_mlf_status_reg[reg_idx], sizeof(uint32) * (0x4b22 + (reg_idx * 3)), sizeof(uint32) * 0x0000);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.tx_mlf_status_reg[reg_idx].tx_mlf_status_port0), sizeof(uint32) * (0x4b22 + (reg_idx * 3)), sizeof(uint32) * 0x0000, 5, 0);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.tx_mlf_status_reg[reg_idx].tx_mlf_overflow_err_port0), sizeof(uint32) * (0x4b22 + (reg_idx * 3)), sizeof(uint32) * 0x0000, 6, 6);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.tx_mlf_status_reg[reg_idx].tx_mlf_status_port1), sizeof(uint32) * (0x4b22 + (reg_idx * 3)), sizeof(uint32) * 0x0000, 13, 8);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.tx_mlf_status_reg[reg_idx].tx_mlf_overflow_err_port1), sizeof(uint32) * (0x4b22 + (reg_idx * 3)), sizeof(uint32) * 0x0000, 14, 14);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.tx_mlf_status_reg[reg_idx].tx_mlf_status_port2), sizeof(uint32) * (0x4b22 + (reg_idx * 3)), sizeof(uint32) * 0x0000, 21, 16);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.tx_mlf_status_reg[reg_idx].tx_mlf_overflow_err_port2), sizeof(uint32) * (0x4b22 + (reg_idx * 3)), sizeof(uint32) * 0x0000, 22, 22);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.tx_mlf_status_reg[reg_idx].tx_mlf_status_port3), sizeof(uint32) * (0x4b22 + (reg_idx * 3)), sizeof(uint32) * 0x0000, 29, 24);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.tx_mlf_status_reg[reg_idx].tx_mlf_overflow_err_port3), sizeof(uint32) * (0x4b22 + (reg_idx * 3)), sizeof(uint32) * 0x0000, 30, 30);
  }

  /* Ilkn Rx Controller Status */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.ilkn_rx_controller_status_reg, sizeof(uint32) * 0x4b50, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.ilkn_rx_controller_status_reg.ilkn_rx0_status), sizeof(uint32) * 0x4b50, sizeof(uint32) * 0x0000, 9, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.ilkn_rx_controller_status_reg.ilkn_rx0_overflow_err), sizeof(uint32) * 0x4b50, sizeof(uint32) * 0x0000, 12, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.ilkn_rx_controller_status_reg.ilkn_rx1_status), sizeof(uint32) * 0x4b50, sizeof(uint32) * 0x0000, 25, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.ilkn_rx_controller_status_reg.ilkn_rx1_overflow_err), sizeof(uint32) * 0x4b50, sizeof(uint32) * 0x0000, 28, 28);

  /* Ilkn Rx Controller Max Occupancy */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.ilkn_rx_controller_max_occupancy_reg, sizeof(uint32) * 0x4b51, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.ilkn_rx_controller_max_occupancy_reg.ilkn_rx0_max_occupancy), sizeof(uint32) * 0x4b51, sizeof(uint32) * 0x0000, 9, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.ilkn_rx_controller_max_occupancy_reg.ilkn_rx0_was_empty), sizeof(uint32) * 0x4b51, sizeof(uint32) * 0x0000, 12, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.ilkn_rx_controller_max_occupancy_reg.ilkn_rx1_max_occupancy), sizeof(uint32) * 0x4b51, sizeof(uint32) * 0x0000, 25, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.ilkn_rx_controller_max_occupancy_reg.ilkn_rx1_was_empty), sizeof(uint32) * 0x4b51, sizeof(uint32) * 0x0000, 28, 28);

  /* Ilkn Tx Controller Status */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.ilkn_tx_controller_status_reg, sizeof(uint32) * 0x4b52, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.ilkn_tx_controller_status_reg.ilkn_tx0_status), sizeof(uint32) * 0x4b52, sizeof(uint32) * 0x0000, 8, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.ilkn_tx_controller_status_reg.ilkn_tx0_overflow_err), sizeof(uint32) * 0x4b52, sizeof(uint32) * 0x0000, 12, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.ilkn_tx_controller_status_reg.ilkn_tx1_status), sizeof(uint32) * 0x4b52, sizeof(uint32) * 0x0000, 24, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.ilkn_tx_controller_status_reg.ilkn_tx1_overflow_err), sizeof(uint32) * 0x4b52, sizeof(uint32) * 0x0000, 28, 28);

  /* Rx[0..1]Ilkn Status */
  for(reg_idx = 0; reg_idx < SOC_PB_NBI_REGS_RX_ILKN_STATUS_REG_ARRAY_SIZE; reg_idx++)
  {
    SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.rx_ilkn_status_reg[reg_idx], sizeof(uint32) * (0x4b53 + (reg_idx * 2)), sizeof(uint32) * 0x0000);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.rx_ilkn_status_reg[reg_idx].rx_stat_aligned), sizeof(uint32) * (0x4b53 + (reg_idx * 2)), sizeof(uint32) * 0x0000, 0, 0);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.rx_ilkn_status_reg[reg_idx].rx_port_active), sizeof(uint32) * (0x4b53 + (reg_idx * 2)), sizeof(uint32) * 0x0000, 2, 2);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.rx_ilkn_status_reg[reg_idx].rx_stat_misaligned), sizeof(uint32) * (0x4b53 + (reg_idx * 2)), sizeof(uint32) * 0x0000, 3, 3);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.rx_ilkn_status_reg[reg_idx].rx_stat_aligned_raw), sizeof(uint32) * (0x4b53 + (reg_idx * 2)), sizeof(uint32) * 0x0000, 1, 1);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.rx_ilkn_status_reg[reg_idx].rx_stat_aligned_err), sizeof(uint32) * (0x4b53 + (reg_idx * 2)), sizeof(uint32) * 0x0000, 4, 4);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.rx_ilkn_status_reg[reg_idx].rx_stat_crc24_err), sizeof(uint32) * (0x4b53 + (reg_idx * 2)), sizeof(uint32) * 0x0000, 8, 8);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.rx_ilkn_status_reg[reg_idx].rx_stat_miss_sop_err), sizeof(uint32) * (0x4b53 + (reg_idx * 2)), sizeof(uint32) * 0x0000, 12, 12);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.rx_ilkn_status_reg[reg_idx].rx_stat_miss_eop_err), sizeof(uint32) * (0x4b53 + (reg_idx * 2)), sizeof(uint32) * 0x0000, 16, 16);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.rx_ilkn_status_reg[reg_idx].rx_stat_overflow_err), sizeof(uint32) * (0x4b53 + (reg_idx * 2)), sizeof(uint32) * 0x0000, 20, 20);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.rx_ilkn_status_reg[reg_idx].rx_stat_burstmax_err), sizeof(uint32) * (0x4b53 + (reg_idx * 2)), sizeof(uint32) * 0x0000, 24, 24);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.rx_ilkn_status_reg[reg_idx].rx_stat_burst_err), sizeof(uint32) * (0x4b53 + (reg_idx * 2)), sizeof(uint32) * 0x0000, 28, 28);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.rx_ilkn_status_reg[reg_idx].rx_lp_ifc_status), sizeof(uint32) * (0x4b53 + (reg_idx * 2)), sizeof(uint32) * 0x0000, 29, 29);
  }

  /* Tx[0..1]Ilkn Status */
  for(reg_idx = 0; reg_idx < SOC_PB_NBI_REGS_TX_ILKN_STATUS_REG_ARRAY_SIZE; reg_idx++)
  {
    SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.tx_ilkn_status_reg[reg_idx], sizeof(uint32) * (0x4b54 + (reg_idx * 2)), sizeof(uint32) * 0x0000);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.tx_ilkn_status_reg[reg_idx].tx_ovfout), sizeof(uint32) * (0x4b54 + (reg_idx * 2)), sizeof(uint32) * 0x0000, 0, 0);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.tx_ilkn_status_reg[reg_idx].tx_port_active), sizeof(uint32) * (0x4b54 + (reg_idx * 2)), sizeof(uint32) * 0x0000, 1, 1);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.tx_ilkn_status_reg[reg_idx].tx_stat_underflow_err), sizeof(uint32) * (0x4b54 + (reg_idx * 2)), sizeof(uint32) * 0x0000, 4, 4);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.tx_ilkn_status_reg[reg_idx].tx_stat_burst_err), sizeof(uint32) * (0x4b54 + (reg_idx * 2)), sizeof(uint32) * 0x0000, 8, 8);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.tx_ilkn_status_reg[reg_idx].tx_stat_overflow_err), sizeof(uint32) * (0x4b54 + (reg_idx * 2)), sizeof(uint32) * 0x0000, 12, 12);
  }

  /* Rx Port Ovf Port 0 to31 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.rx_port_ovf_port_0_to31_reg, sizeof(uint32) * 0x4b57, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.rx_port_ovf_port_0_to31_reg.rx_port_ovf_port0_31), sizeof(uint32) * 0x4b57, sizeof(uint32) * 0x0000, 31, 0);

  /* Rx Port Ovf Port32 63 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.rx_port_ovf_port32_63_reg, sizeof(uint32) * 0x4b58, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.rx_port_ovf_port32_63_reg.rx_port_ovf_port32_63), sizeof(uint32) * 0x4b58, sizeof(uint32) * 0x0000, 31, 0);

  /* Rx FIFO Discard Short Err Packet Port 0 To 31 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.rx_fifo_discard_short_err_packet_port_0_to_31_reg, sizeof(uint32) * 0x4b59, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.rx_fifo_discard_short_err_packet_port_0_to_31_reg.rx_discard_short_err_packet_port0_31), sizeof(uint32) * 0x4b59, sizeof(uint32) * 0x0000, 31, 0);

  /* Rx FIFO Discard Short Err Packet Port 32 To 63 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.rx_fifo_discard_short_err_packet_port_32_to_63_reg, sizeof(uint32) * 0x4b5a, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.rx_fifo_discard_short_err_packet_port_32_to_63_reg.rx_discard_short_err_packet_port32_63), sizeof(uint32) * 0x4b5a, sizeof(uint32) * 0x0000, 31, 0);

  /* Link Partner Lanes Status  */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.link_partner_lanes_status_reg, sizeof(uint32) * 0x4b5b, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.link_partner_lanes_status_reg.ilkn_rx_stat_diagword_lanes_stat), sizeof(uint32) * 0x4b5b, sizeof(uint32) * 0x0000, 23, 0);

  /* Link Partner Interface Status  */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.link_partner_interface_status_reg, sizeof(uint32) * 0x4b5c, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.link_partner_interface_status_reg.ilkn_rx_stat_diagword_interface_stat), sizeof(uint32) * 0x4b5c, sizeof(uint32) * 0x0000, 23, 0);

  /* CRC32 Lane Valid Indication */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.crc32_lane_valid_indication_reg, sizeof(uint32) * 0x4b5d, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.crc32_lane_valid_indication_reg.ilkn_rx_stat_crc32_valid), sizeof(uint32) * 0x4b5d, sizeof(uint32) * 0x0000, 23, 0);

  /* CRC32 Lane Err Indication  */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.crc32_lane_err_indication_reg, sizeof(uint32) * 0x4b5e, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.crc32_lane_err_indication_reg.ilkn_rx_stat_crc32_err), sizeof(uint32) * 0x4b5e, sizeof(uint32) * 0x0000, 23, 0);

  /* Lane Synchronization Achieved  */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.lane_synchronization_achieved_reg, sizeof(uint32) * 0x4b5f, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.lane_synchronization_achieved_reg.ilkn_rx_stat_lanes_synced), sizeof(uint32) * 0x4b5f, sizeof(uint32) * 0x0000, 23, 0);

  /* Lane Synchronization Err  */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.lane_synchronization_err_reg, sizeof(uint32) * 0x4b60, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.lane_synchronization_err_reg.ilkn_rx_stat_lanes_synced_err), sizeof(uint32) * 0x4b60, sizeof(uint32) * 0x0000, 23, 0);

  /* Lane Framing Err  */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.lane_framing_err_reg, sizeof(uint32) * 0x4b61, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.lane_framing_err_reg.ilkn_rx_stat_lanes_framing_err), sizeof(uint32) * 0x4b61, sizeof(uint32) * 0x0000, 23, 0);

  /* Lane Bad Framing Layer Err  */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.lane_bad_framing_layer_err_reg, sizeof(uint32) * 0x4b62, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.lane_bad_framing_layer_err_reg.ilkn_rx_stat_lanes_bad_type_err), sizeof(uint32) * 0x4b62, sizeof(uint32) * 0x0000, 23, 0);

  /* Lane Meta Frame Sync Word Err  */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.lane_meta_frame_sync_word_err_reg, sizeof(uint32) * 0x4b63, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.lane_meta_frame_sync_word_err_reg.ilkn_rx_stat_lanes_mf_err), sizeof(uint32) * 0x4b63, sizeof(uint32) * 0x0000, 23, 0);

  /* Lane Scrambler state Err  */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.lane_scrambler_state_err_reg, sizeof(uint32) * 0x4b64, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.lane_scrambler_state_err_reg.ilkn_rx_stat_lanes_descram_err), sizeof(uint32) * 0x4b64, sizeof(uint32) * 0x0000, 23, 0);

  /* Lane Meta Frame Length Err  */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.lane_meta_frame_length_err_reg, sizeof(uint32) * 0x4b65, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.lane_meta_frame_length_err_reg.ilkn_rx_stat_lanes_mf_len_err), sizeof(uint32) * 0x4b65, sizeof(uint32) * 0x0000, 23, 0);

  /* Lane Meta Frame Repeat Err  */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.lane_meta_frame_repeat_err_reg, sizeof(uint32) * 0x4b66, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.lane_meta_frame_repeat_err_reg.ilkn_rx_stat_lanes_mf_repeat_err), sizeof(uint32) * 0x4b66, sizeof(uint32) * 0x0000, 23, 0);

  /* Rx Ilkn Status Parity Error */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.rx_ilkn_status_parity_error_reg, sizeof(uint32) * 0x4b67, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.rx_ilkn_status_parity_error_reg.ilkn_rx_stat_lanes_parity_err), sizeof(uint32) * 0x4b67, sizeof(uint32) * 0x0000, 23, 0);
  for (fld_idx = 0; fld_idx < SOC_PB_REG_NOF_ILKNS; fld_idx++)
  {
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.rx_ilkn_status_parity_error_reg.ilkn_rx_stat_buff_parity_err[fld_idx]), sizeof(uint32) * 0x4b67, sizeof(uint32) * 0x0000, 24 + 4*fld_idx, 24 + 4*fld_idx);
  }

  /* Tx0 Ilkn Status Parity Error */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.tx_ilkn_status_parity_error_reg[0], sizeof(uint32) * 0x4b68, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.tx_ilkn_status_parity_error_reg[0].ilkn_tx_stat_lanes_parity_err), sizeof(uint32) * 0x4b68, sizeof(uint32) * 0x0000, 23, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.tx_ilkn_status_parity_error_reg[0].ilkn_tx_stat_buff_parity_err), sizeof(uint32) * 0x4b68, sizeof(uint32) * 0x0000, 24, 24);

  /* Tx1 Ilkn Status Parity Err */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.tx_ilkn_status_parity_error_reg[1], sizeof(uint32) * 0x4b69, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.tx_ilkn_status_parity_error_reg[1].ilkn_tx_stat_lanes_parity_err), sizeof(uint32) * 0x4b69, sizeof(uint32) * 0x0000, 11, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.tx_ilkn_status_parity_error_reg[1].ilkn_tx_stat_buff_parity_err), sizeof(uint32) * 0x4b69, sizeof(uint32) * 0x0000, 12, 12);

  /* Ilkn Rx Multiple Use Bits Status */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.ilkn_rx_multiple_use_bits_status_reg, sizeof(uint32) * 0x4b6a, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.ilkn_rx_multiple_use_bits_status_reg.ilkn_rx0_multiple_use_bits_value), sizeof(uint32) * 0x4b6a, sizeof(uint32) * 0x0000, 7, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.ilkn_rx_multiple_use_bits_status_reg.ilkn_rx1_multiple_use_bits_value), sizeof(uint32) * 0x4b6a, sizeof(uint32) * 0x0000, 15, 8);

  /* Num Thrown Bursts Counter Rx[0..15]Port0 */
  for(reg_idx = 0; reg_idx < SOC_PB_NBI_REGS_NUM_THROWN_BURSTS_COUNTER_RX_PORT_REG_ARRAY_SIZE; reg_idx++)
  {
    SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.num_thrown_bursts_counter_rx_port_reg[reg_idx][0], sizeof(uint32) * (0x4b70 + (reg_idx * 4)), sizeof(uint32) * 0x0000);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.num_thrown_bursts_counter_rx_port_reg[reg_idx][0].num_thrown_bursts_counter_rx_port0), sizeof(uint32) * (0x4b70 + (reg_idx * 4)), sizeof(uint32) * 0x0000, 30, 0);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.num_thrown_bursts_counter_rx_port_reg[reg_idx][0].num_thrown_bursts_counter_rx_port0_ovf), sizeof(uint32) * (0x4b70 + (reg_idx * 4)), sizeof(uint32) * 0x0000, 31, 31);
  }

  /* Num Thrown Bursts Counter Rx[0..15]Port1 */
  for(reg_idx = 0; reg_idx < SOC_PB_NBI_REGS_NUM_THROWN_BURSTS_COUNTER_RX_PORT_REG_ARRAY_SIZE; reg_idx++)
  {
    SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.num_thrown_bursts_counter_rx_port_reg[reg_idx][1], sizeof(uint32) * (0x4b71 + (reg_idx * 4)), sizeof(uint32) * 0x0000);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.num_thrown_bursts_counter_rx_port_reg[reg_idx][1].num_thrown_bursts_counter_rx_port0), sizeof(uint32) * (0x4b71 + (reg_idx * 4)), sizeof(uint32) * 0x0000, 30, 0);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.num_thrown_bursts_counter_rx_port_reg[reg_idx][1].num_thrown_bursts_counter_rx_port0_ovf), sizeof(uint32) * (0x4b71 + (reg_idx * 4)), sizeof(uint32) * 0x0000, 31, 31);
  }

  /* Num Thrown Bursts Counter Rx[0..15]Port2 */
  for(reg_idx = 0; reg_idx < SOC_PB_NBI_REGS_NUM_THROWN_BURSTS_COUNTER_RX_PORT_REG_ARRAY_SIZE; reg_idx++)
  {
    SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.num_thrown_bursts_counter_rx_port_reg[reg_idx][2], sizeof(uint32) * (0x4b72 + (reg_idx * 4)), sizeof(uint32) * 0x0000);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.num_thrown_bursts_counter_rx_port_reg[reg_idx][2].num_thrown_bursts_counter_rx_port0), sizeof(uint32) * (0x4b72 + (reg_idx * 4)), sizeof(uint32) * 0x0000, 30, 0);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.num_thrown_bursts_counter_rx_port_reg[reg_idx][2].num_thrown_bursts_counter_rx_port0_ovf), sizeof(uint32) * (0x4b72 + (reg_idx * 4)), sizeof(uint32) * 0x0000, 31, 31);
  }

  /* Num Thrown Bursts Counter Rx[0..15]Port3 */
  for(reg_idx = 0; reg_idx < SOC_PB_NBI_REGS_NUM_THROWN_BURSTS_COUNTER_RX_PORT_REG_ARRAY_SIZE; reg_idx++)
  {
    SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.num_thrown_bursts_counter_rx_port_reg[reg_idx][3], sizeof(uint32) * (0x4b73 + (reg_idx * 4)), sizeof(uint32) * 0x0000);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.num_thrown_bursts_counter_rx_port_reg[reg_idx][3].num_thrown_bursts_counter_rx_port0), sizeof(uint32) * (0x4b73 + (reg_idx * 4)), sizeof(uint32) * 0x0000, 30, 0);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.num_thrown_bursts_counter_rx_port_reg[reg_idx][3].num_thrown_bursts_counter_rx_port0_ovf), sizeof(uint32) * (0x4b73 + (reg_idx * 4)), sizeof(uint32) * 0x0000, 31, 31);
  }

  /* Num Thrown Bursts Counter Rx Ilkn Port0 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.num_thrown_bursts_counter_rx_ilkn_port_reg[0], sizeof(uint32) * 0x4bb0, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.num_thrown_bursts_counter_rx_ilkn_port_reg[0].num_thrown_bursts_counter_rx_ilkn_port0), sizeof(uint32) * 0x4bb0, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.num_thrown_bursts_counter_rx_ilkn_port_reg[0].num_thrown_bursts_counter_rx_ilkn_port0_ovf), sizeof(uint32) * 0x4bb0, sizeof(uint32) * 0x0000, 31, 31);

  /* Num Thrown Bursts Counter Rx Ilkn Port1 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.num_thrown_bursts_counter_rx_ilkn_port_reg[1], sizeof(uint32) * 0x4bb1, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.num_thrown_bursts_counter_rx_ilkn_port_reg[1].num_thrown_bursts_counter_rx_ilkn_port0), sizeof(uint32) * 0x4bb1, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.num_thrown_bursts_counter_rx_ilkn_port_reg[1].num_thrown_bursts_counter_rx_ilkn_port0_ovf), sizeof(uint32) * 0x4bb1, sizeof(uint32) * 0x0000, 31, 31);

  /* Rx Num Thrown Eops Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.rx_num_thrown_eops_counter_reg, sizeof(uint32) * 0x4bb2, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.rx_num_thrown_eops_counter_reg.rx_num_thrown_eops), sizeof(uint32) * 0x4bb2, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.rx_num_thrown_eops_counter_reg.rx_num_thrown_eops_ovf), sizeof(uint32) * 0x4bb2, sizeof(uint32) * 0x0000, 31, 31);

  /* Txi Irdy */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.txi_irdy_reg, sizeof(uint32) * 0x4bb3, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.txi_irdy_reg.txi_irdy_cnt), sizeof(uint32) * 0x4bb3, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.txi_irdy_reg.txi_irdy_cnt_ovf), sizeof(uint32) * 0x4bb3, sizeof(uint32) * 0x0000, 31, 31);

  /* FIFO Write Pointer MLF Select */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.fifo_write_pointer_mlf_select_reg, sizeof(uint32) * 0x4bb4, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fifo_write_pointer_mlf_select_reg.chosen_rx_port_for_write_pointer), sizeof(uint32) * 0x4bb4, sizeof(uint32) * 0x0000, 3, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fifo_write_pointer_mlf_select_reg.chosen_tx_port_for_write_pointer), sizeof(uint32) * 0x4bb4, sizeof(uint32) * 0x0000, 7, 4);

  /* FIFO Write Pointer Result */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.fifo_write_pointer_result_reg, sizeof(uint32) * 0x4bb5, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fifo_write_pointer_result_reg.write_pointer_of_chosen_rx_port), sizeof(uint32) * 0x4bb5, sizeof(uint32) * 0x0000, 9, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fifo_write_pointer_result_reg.write_pointer_of_chosen_tx_port), sizeof(uint32) * 0x4bb5, sizeof(uint32) * 0x0000, 19, 12);

  /* FIFO Status Histogram Ports */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.fifo_status_histogram_ports_reg, sizeof(uint32) * 0x4bb6, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fifo_status_histogram_ports_reg.fifo_status_histogram_port0_mlf), sizeof(uint32) * 0x4bb6, sizeof(uint32) * 0x0000, 2, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fifo_status_histogram_ports_reg.fifo_status_histogram_port1_mlf), sizeof(uint32) * 0x4bb6, sizeof(uint32) * 0x0000, 6, 4);

  /* FIFO Status Histogram Port0 Th */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.fifo_status_histogram_port_th_reg[0], sizeof(uint32) * 0x4bb7, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fifo_status_histogram_port_th_reg[0].fifo_status_histogram_port_th0), sizeof(uint32) * 0x4bb7, sizeof(uint32) * 0x0000, 9, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fifo_status_histogram_port_th_reg[0].fifo_status_histogram_port_th1), sizeof(uint32) * 0x4bb7, sizeof(uint32) * 0x0000, 19, 10);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fifo_status_histogram_port_th_reg[0].fifo_status_histogram_port_th2), sizeof(uint32) * 0x4bb7, sizeof(uint32) * 0x0000, 29, 20);

  /* FIFO Status Histogram Port0 Bin0 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.fifo_status_histogram_port_bin_reg[0][0], sizeof(uint32) * 0x4bb8, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fifo_status_histogram_port_bin_reg[0][0].fifo_status_histogram_port_bin), sizeof(uint32) * 0x4bb8, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fifo_status_histogram_port_bin_reg[0][0].fifo_status_histogram_port_bin_ovf), sizeof(uint32) * 0x4bb8, sizeof(uint32) * 0x0000, 31, 31);

  /* Fifo Status Histogram Port0 Bin1 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.fifo_status_histogram_port_bin_reg[0][1], sizeof(uint32) * 0x4bb9, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fifo_status_histogram_port_bin_reg[0][1].fifo_status_histogram_port_bin), sizeof(uint32) * 0x4bb9, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fifo_status_histogram_port_bin_reg[0][1].fifo_status_histogram_port_bin_ovf), sizeof(uint32) * 0x4bb9, sizeof(uint32) * 0x0000, 31, 31);

  /* FIFO Status Histogram Port0 Bin2 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.fifo_status_histogram_port_bin_reg[0][2], sizeof(uint32) * 0x4bba, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fifo_status_histogram_port_bin_reg[0][2].fifo_status_histogram_port_bin), sizeof(uint32) * 0x4bba, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fifo_status_histogram_port_bin_reg[0][2].fifo_status_histogram_port_bin_ovf), sizeof(uint32) * 0x4bba, sizeof(uint32) * 0x0000, 31, 31);

  /* FIFO Status Histogram Port0 Bin3 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.fifo_status_histogram_port_bin_reg[0][3], sizeof(uint32) * 0x4bbb, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fifo_status_histogram_port_bin_reg[0][3].fifo_status_histogram_port_bin), sizeof(uint32) * 0x4bbb, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fifo_status_histogram_port_bin_reg[0][3].fifo_status_histogram_port_bin_ovf), sizeof(uint32) * 0x4bbb, sizeof(uint32) * 0x0000, 31, 31);

  /* FIFO Status Histogram Port1 Th */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.fifo_status_histogram_port_th_reg[1], sizeof(uint32) * 0x4bbc, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fifo_status_histogram_port_th_reg[1].fifo_status_histogram_port_th0), sizeof(uint32) * 0x4bbc, sizeof(uint32) * 0x0000, 9, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fifo_status_histogram_port_th_reg[1].fifo_status_histogram_port_th1), sizeof(uint32) * 0x4bbc, sizeof(uint32) * 0x0000, 19, 10);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fifo_status_histogram_port_th_reg[1].fifo_status_histogram_port_th2), sizeof(uint32) * 0x4bbc, sizeof(uint32) * 0x0000, 29, 20);

  /* FIFO Status Histogram Port1 Bin0 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.fifo_status_histogram_port_bin_reg[1][0], sizeof(uint32) * 0x4bbd, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fifo_status_histogram_port_bin_reg[1][0].fifo_status_histogram_port_bin), sizeof(uint32) * 0x4bbd, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fifo_status_histogram_port_bin_reg[1][0].fifo_status_histogram_port_bin_ovf), sizeof(uint32) * 0x4bbd, sizeof(uint32) * 0x0000, 31, 31);

  /* FIFO Status Histogram Port1 Bin1 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.fifo_status_histogram_port_bin_reg[1][1], sizeof(uint32) * 0x4bbe, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fifo_status_histogram_port_bin_reg[1][1].fifo_status_histogram_port_bin), sizeof(uint32) * 0x4bbe, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fifo_status_histogram_port_bin_reg[1][1].fifo_status_histogram_port_bin_ovf), sizeof(uint32) * 0x4bbe, sizeof(uint32) * 0x0000, 31, 31);

  /* FIFO Status Histogram Port1 Bin2 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.fifo_status_histogram_port_bin_reg[1][2], sizeof(uint32) * 0x4bbf, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fifo_status_histogram_port_bin_reg[1][2].fifo_status_histogram_port_bin), sizeof(uint32) * 0x4bbf, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fifo_status_histogram_port_bin_reg[1][2].fifo_status_histogram_port_bin_ovf), sizeof(uint32) * 0x4bbf, sizeof(uint32) * 0x0000, 31, 31);

  /* FIFO Status Histogram Port1 Bin3 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.fifo_status_histogram_port_bin_reg[1][3], sizeof(uint32) * 0x4bc0, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fifo_status_histogram_port_bin_reg[1][3].fifo_status_histogram_port_bin), sizeof(uint32) * 0x4bc0, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.fifo_status_histogram_port_bin_reg[1][3].fifo_status_histogram_port_bin_ovf), sizeof(uint32) * 0x4bc0, sizeof(uint32) * 0x0000, 31, 31);

  /* Rx Round Robin Req */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.rx_round_robin_req_reg, sizeof(uint32) * 0x4bc1, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.rx_round_robin_req_reg.req_mal0_to6), sizeof(uint32) * 0x4bc1, sizeof(uint32) * 0x0000, 13, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.rx_round_robin_req_reg.req_mal8_to14), sizeof(uint32) * 0x4bc1, sizeof(uint32) * 0x0000, 27, 14);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.rx_round_robin_req_reg.rd_mlf_index), sizeof(uint32) * 0x4bc1, sizeof(uint32) * 0x0000, 31, 28);

  /* Rx Ilkn Crc32 Err Cnt */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.rx_ilkn_crc32_err_cnt_reg, sizeof(uint32) * 0x4bc2, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.rx_ilkn_crc32_err_cnt_reg.rx_ilkn_crc32_err_cnt), sizeof(uint32) * 0x4bc2, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.rx_ilkn_crc32_err_cnt_reg.rx_ilkn_crc32_err_cnt_ovf), sizeof(uint32) * 0x4bc2, sizeof(uint32) * 0x0000, 31, 31);

  /* Rx Ilkn0 Crc24 Err Cnt */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.rx_ilkn0_crc24_err_cnt_reg, sizeof(uint32) * 0x4bc3, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.rx_ilkn0_crc24_err_cnt_reg.rx_ilkn0_crc24_err_cnt), sizeof(uint32) * 0x4bc3, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.rx_ilkn0_crc24_err_cnt_reg.rx_ilkn0_crc24_err_cnt_ovf), sizeof(uint32) * 0x4bc3, sizeof(uint32) * 0x0000, 31, 31);

  /* Rx Ilkn0 Burst Err Cnt */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.rx_ilkn0_burst_err_cnt_reg, sizeof(uint32) * 0x4bc4, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.rx_ilkn0_burst_err_cnt_reg.rx_ilkn0_burst_err_cnt), sizeof(uint32) * 0x4bc4, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.rx_ilkn0_burst_err_cnt_reg.rx_ilkn0_burst_err_cnt_ovf), sizeof(uint32) * 0x4bc4, sizeof(uint32) * 0x0000, 31, 31);

  /* Rx Ilkn0 Miss Sop Err Cnt */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.rx_ilkn0_miss_sop_err_cnt_reg, sizeof(uint32) * 0x4bc5, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.rx_ilkn0_miss_sop_err_cnt_reg.rx_ilkn0_miss_sop_err_cnt), sizeof(uint32) * 0x4bc5, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.rx_ilkn0_miss_sop_err_cnt_reg.rx_ilkn0_miss_sop_err_cnt_ovf), sizeof(uint32) * 0x4bc5, sizeof(uint32) * 0x0000, 31, 31);

  /* Rx Ilkn0 Miss Eop Err Cnt */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.rx_ilkn0_miss_eop_err_cnt_reg, sizeof(uint32) * 0x4bc6, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.rx_ilkn0_miss_eop_err_cnt_reg.rx_ilkn0_miss_eop_err_cnt), sizeof(uint32) * 0x4bc6, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.rx_ilkn0_miss_eop_err_cnt_reg.rx_ilkn0_miss_eop_err_cnt_ovf), sizeof(uint32) * 0x4bc6, sizeof(uint32) * 0x0000, 31, 31);

  /* Rx Ilkn0 Misaligned Cnt */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.rx_ilkn0_misaligned_cnt_reg, sizeof(uint32) * 0x4bc7, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.rx_ilkn0_misaligned_cnt_reg.rx_ilkn0_misaligned_cnt), sizeof(uint32) * 0x4bc7, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.rx_ilkn0_misaligned_cnt_reg.rx_ilkn0_misaligned_cnt_ovf), sizeof(uint32) * 0x4bc7, sizeof(uint32) * 0x0000, 31, 31);

  /* Rx Ilkn1 Crc24 Err Cnt */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.rx_ilkn1_crc24_err_cnt_reg, sizeof(uint32) * 0x4bc8, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.rx_ilkn1_crc24_err_cnt_reg.rx_ilkn1_crc24_err_cnt), sizeof(uint32) * 0x4bc8, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.rx_ilkn1_crc24_err_cnt_reg.rx_ilkn1_crc24_err_cnt_ovf), sizeof(uint32) * 0x4bc8, sizeof(uint32) * 0x0000, 31, 31);

  /* Rx Ilkn1 Burst Err Cnt */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.rx_ilkn1_burst_err_cnt_reg, sizeof(uint32) * 0x4bc9, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.rx_ilkn1_burst_err_cnt_reg.rx_ilkn1_burst_err_cnt), sizeof(uint32) * 0x4bc9, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.rx_ilkn1_burst_err_cnt_reg.rx_ilkn1_burst_err_cnt_ovf), sizeof(uint32) * 0x4bc9, sizeof(uint32) * 0x0000, 31, 31);

  /* Rx Ilkn1 Miss Sop Err Cnt */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.rx_ilkn1_miss_sop_err_cnt_reg, sizeof(uint32) * 0x4bca, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.rx_ilkn1_miss_sop_err_cnt_reg.rx_ilkn1_miss_sop_err_cnt), sizeof(uint32) * 0x4bca, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.rx_ilkn1_miss_sop_err_cnt_reg.rx_ilkn1_miss_sop_err_cnt_ovf), sizeof(uint32) * 0x4bca, sizeof(uint32) * 0x0000, 31, 31);

  /* Rx Ilkn1 Miss Eop Err Cnt */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.rx_ilkn1_miss_eop_err_cnt_reg, sizeof(uint32) * 0x4bcb, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.rx_ilkn1_miss_eop_err_cnt_reg.rx_ilkn1_miss_eop_err_cnt), sizeof(uint32) * 0x4bcb, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.rx_ilkn1_miss_eop_err_cnt_reg.rx_ilkn1_miss_eop_err_cnt_ovf), sizeof(uint32) * 0x4bcb, sizeof(uint32) * 0x0000, 31, 31);

  /* Rx Ilkn1 Misaligned Cnt */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.rx_ilkn1_misaligned_cnt_reg, sizeof(uint32) * 0x4bcc, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.rx_ilkn1_misaligned_cnt_reg.rx_ilkn1_misaligned_cnt), sizeof(uint32) * 0x4bcc, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.rx_ilkn1_misaligned_cnt_reg.rx_ilkn1_misaligned_cnt_ovf), sizeof(uint32) * 0x4bcc, sizeof(uint32) * 0x0000, 31, 31);

  /* Ilkn Invert Polarity Signals */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.ilkn_invert_polarity_signals_reg, sizeof(uint32) * 0x4bcd, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.ilkn_invert_polarity_signals_reg.ilkn_invert_stat_rx_diagword_intfstat_polarity), sizeof(uint32) * 0x4bcd, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.ilkn_invert_polarity_signals_reg.ilkn_invert_stat_rx_fc_stat_polarity), sizeof(uint32) * 0x4bcd, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.ilkn_invert_polarity_signals_reg.ilkn_invert_stat_rx_fc_stat_bbb_polarity), sizeof(uint32) * 0x4bcd, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.ilkn_invert_polarity_signals_reg.ilkn_invert_ctl_tx_diagword_lanestat_polarity), sizeof(uint32) * 0x4bcd, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.ilkn_invert_polarity_signals_reg.ilkn_invert_ctl_tx_diagword_intfstat_polarity), sizeof(uint32) * 0x4bcd, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.ilkn_invert_polarity_signals_reg.ilkn_invert_ctl_tx_diagword_intfstat_bbb_polarity), sizeof(uint32) * 0x4bcd, sizeof(uint32) * 0x0000, 5, 5);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.ilkn_invert_polarity_signals_reg.ilkn_invert_ctl_tx_fc_stat_polarity), sizeof(uint32) * 0x4bcd, sizeof(uint32) * 0x0000, 6, 6);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.ilkn_invert_polarity_signals_reg.ilkn_invert_ctl_tx_fc_stat_bbb_polarity), sizeof(uint32) * 0x4bcd, sizeof(uint32) * 0x0000, 7, 7);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.ilkn_invert_polarity_signals_reg.ilkn_invert_stat_rx_mubits_polarity), sizeof(uint32) * 0x4bcd, sizeof(uint32) * 0x0000, 8, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.ilkn_invert_polarity_signals_reg.ilkn_invert_stat_rx_mubits_bbb_polarity), sizeof(uint32) * 0x4bcd, sizeof(uint32) * 0x0000, 9, 9);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.ilkn_invert_polarity_signals_reg.ilkn_invert_ctl_tx_mubits_polarity), sizeof(uint32) * 0x4bcd, sizeof(uint32) * 0x0000, 10, 10);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.ilkn_invert_polarity_signals_reg.ilkn_invert_ctl_tx_mubits_bbb_polarity), sizeof(uint32) * 0x4bcd, sizeof(uint32) * 0x0000, 11, 11);

  /* BIST general configuration */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.bist_general_configuration_reg, sizeof(uint32) * 0x4bd0, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.bist_general_configuration_reg.bist_generator_enable), sizeof(uint32) * 0x4bd0, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.bist_general_configuration_reg.bist_checker_enable), sizeof(uint32) * 0x4bd0, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.bist_general_configuration_reg.bist_mode), sizeof(uint32) * 0x4bd0, sizeof(uint32) * 0x0000, 6, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.bist_general_configuration_reg.bist_contexts_mask), sizeof(uint32) * 0x4bd0, sizeof(uint32) * 0x0000, 23, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.bist_general_configuration_reg.bist_ch_chosing_method), sizeof(uint32) * 0x4bd0, sizeof(uint32) * 0x0000, 26, 24);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.bist_general_configuration_reg.bist_bt_chosing_method), sizeof(uint32) * 0x4bd0, sizeof(uint32) * 0x0000, 28, 28);

  /* Bist RX Shaper */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.bist_rx_shaper_reg, sizeof(uint32) * 0x4bd1, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.bist_rx_shaper_reg.bist_rx_shaper_cycle), sizeof(uint32) * 0x4bd1, sizeof(uint32) * 0x0000, 11, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.bist_rx_shaper_reg.bist_rx_shaper_duty), sizeof(uint32) * 0x4bd1, sizeof(uint32) * 0x0000, 23, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.bist_rx_shaper_reg.bist_rx_shaper_force), sizeof(uint32) * 0x4bd1, sizeof(uint32) * 0x0000, 24, 24);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.bist_rx_shaper_reg.bist_rx_shaper_clear), sizeof(uint32) * 0x4bd1, sizeof(uint32) * 0x0000, 25, 25);

  /* Bist TX Bursts Threshold */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.bist_tx_bursts_threshold_reg[0], sizeof(uint32) * 0x4bd2, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.bist_tx_bursts_threshold_reg[0].bist_tx_burst_th), sizeof(uint32) * 0x4bd2, sizeof(uint32) * 0x0000, 31, 0);

  /* Bist TX Bursts Threshold */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.bist_tx_bursts_threshold_reg[1], sizeof(uint32) * 0x4bd3, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.bist_tx_bursts_threshold_reg[1].bist_tx_burst_th), sizeof(uint32) * 0x4bd3, sizeof(uint32) * 0x0000, 15, 0);

  /* BIST TX bursts counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.bist_tx_bursts_counter_reg[0], sizeof(uint32) * 0x4bd4, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.bist_tx_bursts_counter_reg[0].bist_tx_burst_cnt), sizeof(uint32) * 0x4bd4, sizeof(uint32) * 0x0000, 31, 0);

  /* BIST TX bursts counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.bist_tx_bursts_counter_reg[1], sizeof(uint32) * 0x4bd5, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.bist_tx_bursts_counter_reg[1].bist_tx_burst_cnt), sizeof(uint32) * 0x4bd5, sizeof(uint32) * 0x0000, 15, 0);

  /* BIST TX Additional counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.bist_tx_additional_counter_reg, sizeof(uint32) * 0x4bd6, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.bist_tx_additional_counter_reg.bist_tx_crc_err_bursts_cnt), sizeof(uint32) * 0x4bd6, sizeof(uint32) * 0x0000, 15, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.bist_tx_additional_counter_reg.bist_tx_flow_cnt), sizeof(uint32) * 0x4bd6, sizeof(uint32) * 0x0000, 31, 16);

  /* BIST Seed */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.bist_seed_reg, sizeof(uint32) * 0x4bd7, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.bist_seed_reg.bist_seed), sizeof(uint32) * 0x4bd7, sizeof(uint32) * 0x0000, 13, 0);

  /* BIST Flow First descriptor[0..3] */
  for(reg_ndx = 0; reg_ndx < SOC_PB_NBI_REGS_BIST_FLOW_FIRST_DESCRIPTOR_REG_ARRAY_SIZE; reg_ndx++)
  {
    SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.bist_flow_first_descriptor_reg[reg_ndx], sizeof(uint32) * (0x4bd8 + (reg_ndx * 2)), sizeof(uint32) * 0x0000);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.bist_flow_first_descriptor_reg[reg_ndx].flow_num_of_bursts), sizeof(uint32) * (0x4bd8 + (reg_ndx * 2)), sizeof(uint32) * 0x0000, 7, 0);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.bist_flow_first_descriptor_reg[reg_ndx].flow_data_type), sizeof(uint32) * (0x4bd8 + (reg_ndx * 2)), sizeof(uint32) * 0x0000, 8, 8);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.bist_flow_first_descriptor_reg[reg_ndx].flow_create_err), sizeof(uint32) * (0x4bd8 + (reg_ndx * 2)), sizeof(uint32) * 0x0000, 12, 12);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.bist_flow_first_descriptor_reg[reg_ndx].flow_class), sizeof(uint32) * (0x4bd8 + (reg_ndx * 2)), sizeof(uint32) * 0x0000, 19, 16);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.bist_flow_first_descriptor_reg[reg_ndx].flow_constant_ch), sizeof(uint32) * (0x4bd8 + (reg_ndx * 2)), sizeof(uint32) * 0x0000, 27, 20);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.bist_flow_first_descriptor_reg[reg_ndx].flow_constant_bt), sizeof(uint32) * (0x4bd8 + (reg_ndx * 2)), sizeof(uint32) * 0x0000, 30, 28);
  }

  /* BIST Flow Second descriptor [0..3]  */
  for(reg_ndx = 0; reg_ndx < SOC_PB_NBI_REGS_BIST_FLOW_SECOND_DESCRIPTOR_REG_ARRAY_SIZE; reg_ndx++)
  {
    SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.bist_flow_second_descriptor_reg[reg_ndx], sizeof(uint32) * (0x4bd9 + (reg_ndx * 2)), sizeof(uint32) * 0x0000);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.bist_flow_second_descriptor_reg[reg_ndx].flow_min_burst_size), sizeof(uint32) * (0x4bd9 + (reg_ndx * 2)), sizeof(uint32) * 0x0000, 13, 0);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.bist_flow_second_descriptor_reg[reg_ndx].flow_burst_size_mask), sizeof(uint32) * (0x4bd9 + (reg_ndx * 2)), sizeof(uint32) * 0x0000, 29, 16);
  }

  /* BIST RX OK bursts counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.bist_rx_ok_bursts_counter_reg[0], sizeof(uint32) * 0x4be0, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.bist_rx_ok_bursts_counter_reg[0].bist_rx_ok_bursts_cnt), sizeof(uint32) * 0x4be0, sizeof(uint32) * 0x0000, 31, 0);

  /* BIST RX OK bursts counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.bist_rx_ok_bursts_counter_reg[1], sizeof(uint32) * 0x4be1, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.bist_rx_ok_bursts_counter_reg[1].bist_rx_ok_bursts_cnt), sizeof(uint32) * 0x4be1, sizeof(uint32) * 0x0000, 15, 0);

  /* BIST RX counters 1 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.bist_rx_counters_1_reg, sizeof(uint32) * 0x4be2, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.bist_rx_counters_1_reg.bist_rx_err_length_bursts_cnt), sizeof(uint32) * 0x4be2, sizeof(uint32) * 0x0000, 15, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.bist_rx_counters_1_reg.bist_rx_err_burst_index_cnt), sizeof(uint32) * 0x4be2, sizeof(uint32) * 0x0000, 31, 16);

  /* BIST RX counters 2 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.bist_rx_counters_2_reg, sizeof(uint32) * 0x4be3, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.bist_rx_counters_2_reg.bist_rx_err_bct_cnt), sizeof(uint32) * 0x4be3, sizeof(uint32) * 0x0000, 15, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.bist_rx_counters_2_reg.bist_rx_err_data_cnt), sizeof(uint32) * 0x4be3, sizeof(uint32) * 0x0000, 31, 16);

  /* BIST RX counters 3 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.bist_rx_counters_3_reg, sizeof(uint32) * 0x4be4, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.bist_rx_counters_3_reg.bist_rx_err_in_crc_err_cnt), sizeof(uint32) * 0x4be4, sizeof(uint32) * 0x0000, 15, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.bist_rx_counters_3_reg.bist_rx_err_sob_cnt), sizeof(uint32) * 0x4be4, sizeof(uint32) * 0x0000, 31, 16);

  /* BIST RX flow counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.bist_rx_flow_counter_reg, sizeof(uint32) * 0x4be5, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.bist_rx_flow_counter_reg.bist_rx_flow_cnt), sizeof(uint32) * 0x4be5, sizeof(uint32) * 0x0000, 15, 0);

  /* BIST Status */
  SOC_PB_DB_REG_SET(Soc_pb_regs.nbi.bist_status_reg, sizeof(uint32) * 0x4be6, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.bist_status_reg.bist_tx_done), sizeof(uint32) * 0x4be6, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.bist_status_reg.bist_rx_done), sizeof(uint32) * 0x4be6, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.bist_status_reg.bist_rx_err_length), sizeof(uint32) * 0x4be6, sizeof(uint32) * 0x0000, 8, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.bist_status_reg.bist_rx_err_index), sizeof(uint32) * 0x4be6, sizeof(uint32) * 0x0000, 12, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.bist_status_reg.bist_rx_err_bct), sizeof(uint32) * 0x4be6, sizeof(uint32) * 0x0000, 16, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.bist_status_reg.bist_rx_err_data), sizeof(uint32) * 0x4be6, sizeof(uint32) * 0x0000, 20, 20);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.bist_status_reg.bist_rx_err_crc), sizeof(uint32) * 0x4be6, sizeof(uint32) * 0x0000, 24, 24);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.nbi.bist_status_reg.bist_rx_err_sob), sizeof(uint32) * 0x4be6, sizeof(uint32) * 0x0000, 28, 28);
}

/* Block registers initialization: IRE */
STATIC void
  soc_pb_regs_init_IRE(void)
{
  Soc_pb_regs.ire.nof_instances = SOC_PB_BLK_NOF_INSTANCES_IRE;
  Soc_pb_regs.ire.addr.base = sizeof(uint32) * 0x2400;
  Soc_pb_regs.ire.addr.step = sizeof(uint32) * 0x0000;

  /* Interrupt Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ire.interrupt_reg, sizeof(uint32) * 0x2400, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.interrupt_reg.cpu_if_err_data_arrived), sizeof(uint32) * 0x2400, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.interrupt_reg.cpu_if_32bytes_pack_err), sizeof(uint32) * 0x2400, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.interrupt_reg.cpu_if_packet_size_err), sizeof(uint32) * 0x2400, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.interrupt_reg.cpu_if_64bytes_pack_err), sizeof(uint32) * 0x2400, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.interrupt_reg.olp_if_err_data_arrived), sizeof(uint32) * 0x2400, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.interrupt_reg.olp_if_32bytes_pack_err), sizeof(uint32) * 0x2400, sizeof(uint32) * 0x0000, 5, 5);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.interrupt_reg.olp_if_packet_size_err), sizeof(uint32) * 0x2400, sizeof(uint32) * 0x0000, 6, 6);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.interrupt_reg.olp_if_64bytes_pack_err), sizeof(uint32) * 0x2400, sizeof(uint32) * 0x0000, 7, 7);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.interrupt_reg.nif_packet_size_err), sizeof(uint32) * 0x2400, sizeof(uint32) * 0x0000, 8, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.interrupt_reg.rcy_err_data_arrived), sizeof(uint32) * 0x2400, sizeof(uint32) * 0x0000, 9, 9);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.interrupt_reg.rcy_packet_size_err), sizeof(uint32) * 0x2400, sizeof(uint32) * 0x0000, 10, 10);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.interrupt_reg.rcy_64bytes_pack_err), sizeof(uint32) * 0x2400, sizeof(uint32) * 0x0000, 11, 11);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.interrupt_reg.burst_err_follow_sop_not_valid), sizeof(uint32) * 0x2400, sizeof(uint32) * 0x0000, 12, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.interrupt_reg.burst_err_follow_sop_dif_context), sizeof(uint32) * 0x2400, sizeof(uint32) * 0x0000, 13, 13);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.interrupt_reg.burst_err_follow_sop_is_sop), sizeof(uint32) * 0x2400, sizeof(uint32) * 0x0000, 14, 14);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.interrupt_reg.burst_err_follow_sop_is_err), sizeof(uint32) * 0x2400, sizeof(uint32) * 0x0000, 15, 15);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.interrupt_reg.fap_port_err), sizeof(uint32) * 0x2400, sizeof(uint32) * 0x0000, 16, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.interrupt_reg.tdm_err), sizeof(uint32) * 0x2400, sizeof(uint32) * 0x0000, 17, 17);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.interrupt_reg.tdm_size_err), sizeof(uint32) * 0x2400, sizeof(uint32) * 0x0000, 18, 18);

  /* Interrupt Mask Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ire.interrupt_mask_reg, sizeof(uint32) * 0x2410, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.interrupt_mask_reg.cpu_if_err_data_arrived_mask), sizeof(uint32) * 0x2410, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.interrupt_mask_reg.cpu_if_32bytes_pack_err_mask), sizeof(uint32) * 0x2410, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.interrupt_mask_reg.cpu_if_packet_size_err_mask), sizeof(uint32) * 0x2410, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.interrupt_mask_reg.cpu_if_64bytes_pack_err_mask), sizeof(uint32) * 0x2410, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.interrupt_mask_reg.olp_if_err_data_arrived_mask), sizeof(uint32) * 0x2410, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.interrupt_mask_reg.olp_if_32bytes_pack_err_mask), sizeof(uint32) * 0x2410, sizeof(uint32) * 0x0000, 5, 5);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.interrupt_mask_reg.olp_if_packet_size_err_mask), sizeof(uint32) * 0x2410, sizeof(uint32) * 0x0000, 6, 6);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.interrupt_mask_reg.olp_if_64bytes_pack_err_mask), sizeof(uint32) * 0x2410, sizeof(uint32) * 0x0000, 7, 7);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.interrupt_mask_reg.nif_packet_size_err_mask), sizeof(uint32) * 0x2410, sizeof(uint32) * 0x0000, 8, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.interrupt_mask_reg.rcy_err_data_arrived_mask), sizeof(uint32) * 0x2410, sizeof(uint32) * 0x0000, 9, 9);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.interrupt_mask_reg.rcy_packet_size_err_mask), sizeof(uint32) * 0x2410, sizeof(uint32) * 0x0000, 10, 10);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.interrupt_mask_reg.rcy_64bytes_pack_err_mask), sizeof(uint32) * 0x2410, sizeof(uint32) * 0x0000, 11, 11);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.interrupt_mask_reg.burst_err_follow_sop_not_valid_mask), sizeof(uint32) * 0x2410, sizeof(uint32) * 0x0000, 12, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.interrupt_mask_reg.burst_err_follow_sop_dif_context_mask), sizeof(uint32) * 0x2410, sizeof(uint32) * 0x0000, 13, 13);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.interrupt_mask_reg.burst_err_follow_sop_is_sop_mask), sizeof(uint32) * 0x2410, sizeof(uint32) * 0x0000, 14, 14);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.interrupt_mask_reg.burst_err_follow_sop_is_err_mask), sizeof(uint32) * 0x2410, sizeof(uint32) * 0x0000, 15, 15);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.interrupt_mask_reg.fap_port_err_mask), sizeof(uint32) * 0x2410, sizeof(uint32) * 0x0000, 16, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.interrupt_mask_reg.tdm_err_mask), sizeof(uint32) * 0x2410, sizeof(uint32) * 0x0000, 17, 17);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.interrupt_mask_reg.tdm_size_err_mask), sizeof(uint32) * 0x2410, sizeof(uint32) * 0x0000, 18, 18);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ire.indirect_command_wr_data_reg[0], sizeof(uint32) * 0x2420, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.indirect_command_wr_data_reg[0].indirect_command_wr_data), sizeof(uint32) * 0x2420, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ire.indirect_command_wr_data_reg[1], sizeof(uint32) * 0x2421, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.indirect_command_wr_data_reg[1].indirect_command_wr_data), sizeof(uint32) * 0x2421, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ire.indirect_command_wr_data_reg[2], sizeof(uint32) * 0x2422, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.indirect_command_wr_data_reg[2].indirect_command_wr_data), sizeof(uint32) * 0x2422, sizeof(uint32) * 0x0000, 16, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ire.indirect_command_rd_data_reg[0], sizeof(uint32) * 0x2430, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.indirect_command_rd_data_reg[0].indirect_command_rd_data), sizeof(uint32) * 0x2430, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ire.indirect_command_rd_data_reg[1], sizeof(uint32) * 0x2431, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.indirect_command_rd_data_reg[1].indirect_command_rd_data), sizeof(uint32) * 0x2431, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ire.indirect_command_rd_data_reg[2], sizeof(uint32) * 0x2432, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.indirect_command_rd_data_reg[2].indirect_command_rd_data), sizeof(uint32) * 0x2432, sizeof(uint32) * 0x0000, 16, 0);

  /* Indirect Command */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ire.indirect_command_reg, sizeof(uint32) * 0x2440, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.indirect_command_reg.indirect_command_trigger), sizeof(uint32) * 0x2440, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.indirect_command_reg.indirect_command_trigger_on_data), sizeof(uint32) * 0x2440, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.indirect_command_reg.indirect_command_count), sizeof(uint32) * 0x2440, sizeof(uint32) * 0x0000, 15, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.indirect_command_reg.indirect_command_timeout), sizeof(uint32) * 0x2440, sizeof(uint32) * 0x0000, 30, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.indirect_command_reg.indirect_command_status), sizeof(uint32) * 0x2440, sizeof(uint32) * 0x0000, 31, 31);

  /* Indirect Command Address */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ire.indirect_command_address_reg, sizeof(uint32) * 0x2441, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.indirect_command_address_reg.indirect_command_addr), sizeof(uint32) * 0x2441, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.indirect_command_address_reg.indirect_command_type), sizeof(uint32) * 0x2441, sizeof(uint32) * 0x0000, 31, 31);

  /* Indirect Command Data Increment */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ire.indirect_command_data_increment_reg[0], sizeof(uint32) * 0x2442, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.indirect_command_data_increment_reg[0].indirect_command_data_increment), sizeof(uint32) * 0x2442, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Data Increment */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ire.indirect_command_data_increment_reg[1], sizeof(uint32) * 0x2443, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.indirect_command_data_increment_reg[1].indirect_command_data_increment), sizeof(uint32) * 0x2443, sizeof(uint32) * 0x0000, 31, 0);

  /* Gtimer Configuration */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ire.gtimer_configuration_reg, sizeof(uint32) * 0x2500, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.gtimer_configuration_reg.gtimer_cycle), sizeof(uint32) * 0x2500, sizeof(uint32) * 0x0000, 29, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.gtimer_configuration_reg.gtimer_enable), sizeof(uint32) * 0x2500, sizeof(uint32) * 0x0000, 30, 30);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.gtimer_configuration_reg.gtimer_reset_on_trigger), sizeof(uint32) * 0x2500, sizeof(uint32) * 0x0000, 31, 31);

  /* Gtimer Trigger */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ire.gtimer_trigger_reg, sizeof(uint32) * 0x2501, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.gtimer_trigger_reg.gtimer_trigger), sizeof(uint32) * 0x2501, sizeof(uint32) * 0x0000, 0, 0);

  /* Dynamic Configuration */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ire.dynamic_configuration_reg, sizeof(uint32) * 0x2502, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.dynamic_configuration_reg.enable_data_path), sizeof(uint32) * 0x2502, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.dynamic_configuration_reg.dis_ecc), sizeof(uint32) * 0x2502, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.dynamic_configuration_reg.ftmh_version), sizeof(uint32) * 0x2502, sizeof(uint32) * 0x0000, 3, 2);

  /*
   *	CAUTION: the following register has in practice a different appearance (Alignment with Soc_petra-A).
   */

  /* Cpu Fap Port Configuration Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ire.cpu_fap_port_configuration_reg, sizeof(uint32) * 0x2503, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.cpu_fap_port_configuration_reg.cpu_fap_port), sizeof(uint32) * 0x2503, sizeof(uint32) * 0x0000, 6, 0);

  /*
   *	CAUTION: the following register has in practice a different appearance (Alignment with Soc_petra-A).
   */
  /* Olp Fap Port Configuration Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ire.olp_fap_port_configuration_reg, sizeof(uint32) * 0x2503, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.olp_fap_port_configuration_reg.olp_fap_port), sizeof(uint32) * 0x2503, sizeof(uint32) * 0x0000, 14, 8);

  /* FAP Port Configuration */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ire.fap_port_configuration_reg, sizeof(uint32) * 0x2503, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.fap_port_configuration_reg.reg_fap_port), sizeof(uint32) * 0x2503, sizeof(uint32) * 0x0000, 22, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.fap_port_configuration_reg.use_all_channels), sizeof(uint32) * 0x2503, sizeof(uint32) * 0x0000, 27, 24);

  /* Set Ftmh Version */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ire.set_ftmh_version_reg[0], sizeof(uint32) * 0x2504, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.set_ftmh_version_reg[0].set_ftmh_version), sizeof(uint32) * 0x2504, sizeof(uint32) * 0x0000, 31, 0);

  /* Set Ftmh Version */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ire.set_ftmh_version_reg[1], sizeof(uint32) * 0x2505, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.set_ftmh_version_reg[1].set_ftmh_version), sizeof(uint32) * 0x2505, sizeof(uint32) * 0x0000, 31, 0);

  /* Set Ftmh Version */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ire.set_ftmh_version_reg[2], sizeof(uint32) * 0x2506, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.set_ftmh_version_reg[2].set_ftmh_version), sizeof(uint32) * 0x2506, sizeof(uint32) * 0x0000, 15, 0);

  /* Recycling Shaper */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ire.recycling_shaper_reg, sizeof(uint32) * 0x2507, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.recycling_shaper_reg.rcy_shaper_timer_cycles), sizeof(uint32) * 0x2507, sizeof(uint32) * 0x0000, 7, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.recycling_shaper_reg.rcy_shaper_grant_size), sizeof(uint32) * 0x2507, sizeof(uint32) * 0x0000, 11, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.recycling_shaper_reg.rcy_shaper_max_burst), sizeof(uint32) * 0x2507, sizeof(uint32) * 0x0000, 29, 16);

  /* Word Fifo Thresholds */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ire.word_fifo_thresholds_reg, sizeof(uint32) * 0x2508, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.word_fifo_thresholds_reg.threshold_wdf_low), sizeof(uint32) * 0x2508, sizeof(uint32) * 0x0000, 10, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.word_fifo_thresholds_reg.threshold_wdf_high), sizeof(uint32) * 0x2508, sizeof(uint32) * 0x0000, 26, 16);

  /* Word Fifo Status */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ire.word_fifo_status_reg, sizeof(uint32) * 0x2509, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.word_fifo_status_reg.wdf_empty), sizeof(uint32) * 0x2509, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.word_fifo_status_reg.wdf_full), sizeof(uint32) * 0x2509, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.word_fifo_status_reg.wdf_fifo_count), sizeof(uint32) * 0x2509, sizeof(uint32) * 0x0000, 18, 8);

  /* Ihp Fifo Thresholds */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ire.ihp_fifo_thresholds_reg, sizeof(uint32) * 0x250a, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.ihp_fifo_thresholds_reg.threshold_hpf_low), sizeof(uint32) * 0x250a, sizeof(uint32) * 0x0000, 5, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.ihp_fifo_thresholds_reg.threshold_hpf_high), sizeof(uint32) * 0x250a, sizeof(uint32) * 0x0000, 13, 8);

  /* Ihp Fifo Status */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ire.ihp_fifo_status_reg, sizeof(uint32) * 0x250b, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.ihp_fifo_status_reg.hpf_empty), sizeof(uint32) * 0x250b, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.ihp_fifo_status_reg.hpf_full), sizeof(uint32) * 0x250b, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.ihp_fifo_status_reg.hpf_fifo_count), sizeof(uint32) * 0x250b, sizeof(uint32) * 0x0000, 13, 8);

  /* Packet Edit Fifo Thresholds */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ire.packet_edit_fifo_thresholds_reg, sizeof(uint32) * 0x250c, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.packet_edit_fifo_thresholds_reg.threshold_pef_low), sizeof(uint32) * 0x250c, sizeof(uint32) * 0x0000, 8, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.packet_edit_fifo_thresholds_reg.threshold_pef_high), sizeof(uint32) * 0x250c, sizeof(uint32) * 0x0000, 24, 16);

  /* Packet Edit Fifo Status */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ire.packet_edit_fifo_status_reg, sizeof(uint32) * 0x250d, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.packet_edit_fifo_status_reg.pef_empty), sizeof(uint32) * 0x250d, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.packet_edit_fifo_status_reg.pef_full), sizeof(uint32) * 0x250d, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.packet_edit_fifo_status_reg.pef_fifo_count), sizeof(uint32) * 0x250d, sizeof(uint32) * 0x0000, 14, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.packet_edit_fifo_status_reg.pef_count), sizeof(uint32) * 0x250d, sizeof(uint32) * 0x0000, 21, 16);

  /* Register Interface Packet Control */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ire.cpu_interface_packet_control_reg, sizeof(uint32) * 0x250e, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.cpu_interface_packet_control_reg.cpu_if_pkt_send_data), sizeof(uint32) * 0x250e, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.cpu_interface_packet_control_reg.cpu_if_pkt_start), sizeof(uint32) * 0x250e, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.cpu_interface_packet_control_reg.cpu_if_pkt_end), sizeof(uint32) * 0x250e, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.cpu_interface_packet_control_reg.cpu_if_pkt_err), sizeof(uint32) * 0x250e, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.cpu_interface_packet_control_reg.cpu_if_pkt_be), sizeof(uint32) * 0x250e, sizeof(uint32) * 0x0000, 8, 4);

  /* Register Interface Packet Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ire.cpu_interface_packet_data_reg_0, sizeof(uint32) * 0x250f, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.cpu_interface_packet_data_reg_0.cpu_if_pkt_data), sizeof(uint32) * 0x250f, sizeof(uint32) * 0x0000, 31, 0);

  /* Register Interface Packet Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ire.cpu_interface_packet_data_reg_1, sizeof(uint32) * 0x2510, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.cpu_interface_packet_data_reg_1.cpu_if_pkt_data), sizeof(uint32) * 0x2510, sizeof(uint32) * 0x0000, 31, 0);

  /* Register Interface Packet Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ire.cpu_interface_packet_data_reg_2, sizeof(uint32) * 0x2511, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.cpu_interface_packet_data_reg_2.cpu_if_pkt_data), sizeof(uint32) * 0x2511, sizeof(uint32) * 0x0000, 31, 0);

  /* Register Interface Packet Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ire.cpu_interface_packet_data_reg_3, sizeof(uint32) * 0x2512, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.cpu_interface_packet_data_reg_3.cpu_if_pkt_data), sizeof(uint32) * 0x2512, sizeof(uint32) * 0x0000, 31, 0);

  /* Register Interface Packet Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ire.cpu_interface_packet_data_reg_4, sizeof(uint32) * 0x2513, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.cpu_interface_packet_data_reg_4.cpu_if_pkt_data), sizeof(uint32) * 0x2513, sizeof(uint32) * 0x0000, 31, 0);

  /* Register Interface Packet Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ire.cpu_interface_packet_data_reg_5, sizeof(uint32) * 0x2514, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.cpu_interface_packet_data_reg_5.cpu_if_pkt_data), sizeof(uint32) * 0x2514, sizeof(uint32) * 0x0000, 31, 0);

  /* Register Interface Packet Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ire.cpu_interface_packet_data_reg_6, sizeof(uint32) * 0x2515, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.cpu_interface_packet_data_reg_6.cpu_if_pkt_data), sizeof(uint32) * 0x2515, sizeof(uint32) * 0x0000, 31, 0);

  /* Register Interface Packet Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ire.cpu_interface_packet_data_reg_7, sizeof(uint32) * 0x2516, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.cpu_interface_packet_data_reg_7.cpu_if_pkt_data), sizeof(uint32) * 0x2516, sizeof(uint32) * 0x0000, 31, 0);

  /* Invalid Port */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ire.invalid_port_reg, sizeof(uint32) * 0x2517, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.invalid_port_reg.port), sizeof(uint32) * 0x2517, sizeof(uint32) * 0x0000, 6, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.invalid_port_reg.channel), sizeof(uint32) * 0x2517, sizeof(uint32) * 0x0000, 15, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.invalid_port_reg.interfac), sizeof(uint32) * 0x2517, sizeof(uint32) * 0x0000, 17, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.invalid_port_reg.nif_error_indication), sizeof(uint32) * 0x2517, sizeof(uint32) * 0x0000, 27, 24);

  /* TDM Size */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ire.tdm_size_reg, sizeof(uint32) * 0x2518, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.tdm_size_reg.tdm_min_size), sizeof(uint32) * 0x2518, sizeof(uint32) * 0x0000, 7, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.tdm_size_reg.tdm_max_size), sizeof(uint32) * 0x2518, sizeof(uint32) * 0x0000, 15, 8);

  /* Cpu Packet Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ire.cpu_packet_counter_reg[0], sizeof(uint32) * 0x251a, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.cpu_packet_counter_reg[0].cpu_packet_counter), sizeof(uint32) * 0x251a, sizeof(uint32) * 0x0000, 31, 0);

  /* Cpu Packet Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ire.cpu_packet_counter_reg[1], sizeof(uint32) * 0x251b, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.cpu_packet_counter_reg[1].cpu_packet_counter), sizeof(uint32) * 0x251b, sizeof(uint32) * 0x0000, 31, 0);

  /* Cpu Packet Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ire.cpu_packet_counter_reg[2], sizeof(uint32) * 0x251c, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.cpu_packet_counter_reg[2].cpu_packet_counter), sizeof(uint32) * 0x251c, sizeof(uint32) * 0x0000, 0, 0);

  /* Olp Packet Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ire.olp_packet_counter_reg[0], sizeof(uint32) * 0x251d, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.olp_packet_counter_reg[0].olp_packet_counter), sizeof(uint32) * 0x251d, sizeof(uint32) * 0x0000, 31, 0);

  /* Olp Packet Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ire.olp_packet_counter_reg[1], sizeof(uint32) * 0x251e, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.olp_packet_counter_reg[1].olp_packet_counter), sizeof(uint32) * 0x251e, sizeof(uint32) * 0x0000, 31, 0);

  /* Olp Packet Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ire.olp_packet_counter_reg[2], sizeof(uint32) * 0x251f, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.olp_packet_counter_reg[2].olp_packet_counter), sizeof(uint32) * 0x251f, sizeof(uint32) * 0x0000, 0, 0);

  /* Rcy Packet Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ire.rcy_packet_counter_reg[0], sizeof(uint32) * 0x2520, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.rcy_packet_counter_reg[0].rcy_packet_counter), sizeof(uint32) * 0x2520, sizeof(uint32) * 0x0000, 31, 0);

  /* Rcy Packet Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ire.rcy_packet_counter_reg[1], sizeof(uint32) * 0x2521, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.rcy_packet_counter_reg[1].rcy_packet_counter), sizeof(uint32) * 0x2521, sizeof(uint32) * 0x0000, 31, 0);

  /* Rcy Packet Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ire.rcy_packet_counter_reg[2], sizeof(uint32) * 0x2522, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ire.rcy_packet_counter_reg[2].rcy_packet_counter), sizeof(uint32) * 0x2522, sizeof(uint32) * 0x0000, 0, 0);
}

/* Block registers initialization: IDR */
STATIC void
  soc_pb_regs_init_IDR(void)
{
  uint32
    fld_idx,
    reg_ndx;

  Soc_pb_regs.idr.nof_instances = SOC_PB_BLK_NOF_INSTANCES_IDR;
  Soc_pb_regs.idr.addr.base = sizeof(uint32) * 0x2800;
  Soc_pb_regs.idr.addr.step = sizeof(uint32) * 0x0000;

  /* Interrupt Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.idr.interrupt_reg, sizeof(uint32) * 0x2800, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.interrupt_reg.error_unicast_recycle), sizeof(uint32) * 0x2800, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.interrupt_reg.error_mini_multicast_recycle), sizeof(uint32) * 0x2800, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.interrupt_reg.error_full_multicast_recycle), sizeof(uint32) * 0x2800, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.interrupt_reg.error_reassembly), sizeof(uint32) * 0x2800, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.interrupt_reg.error_timeout), sizeof(uint32) * 0x2800, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.interrupt_reg.error_memory0), sizeof(uint32) * 0x2800, sizeof(uint32) * 0x0000, 5, 5);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.interrupt_reg.error_memory1), sizeof(uint32) * 0x2800, sizeof(uint32) * 0x0000, 6, 6);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.interrupt_reg.error_memory2), sizeof(uint32) * 0x2800, sizeof(uint32) * 0x0000, 7, 7);

  /* Reassembly Interrupt Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.idr.reassembly_interrupt_reg, sizeof(uint32) * 0x2801, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.reassembly_interrupt_reg.reassembly_error_minimum_original_size), sizeof(uint32) * 0x2801, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.reassembly_interrupt_reg.reassembly_error_minimum_size), sizeof(uint32) * 0x2801, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.reassembly_interrupt_reg.reassembly_error_maximum_original_size), sizeof(uint32) * 0x2801, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.reassembly_interrupt_reg.reassembly_error_maximum_size), sizeof(uint32) * 0x2801, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.reassembly_interrupt_reg.reassembly_error_maximum_dp), sizeof(uint32) * 0x2801, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.reassembly_interrupt_reg.reassembly_error_no_pcb), sizeof(uint32) * 0x2801, sizeof(uint32) * 0x0000, 5, 5);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.reassembly_interrupt_reg.reassembly_error_no_sop_pcb), sizeof(uint32) * 0x2801, sizeof(uint32) * 0x0000, 6, 6);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.reassembly_interrupt_reg.reassembly_error_no_dp), sizeof(uint32) * 0x2801, sizeof(uint32) * 0x0000, 7, 7);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.reassembly_interrupt_reg.reassembly_error_unexpected_eop), sizeof(uint32) * 0x2801, sizeof(uint32) * 0x0000, 8, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.reassembly_interrupt_reg.reassembly_error_unexpected_mop), sizeof(uint32) * 0x2801, sizeof(uint32) * 0x0000, 9, 9);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.reassembly_interrupt_reg.reassembly_error_unexpected_sop), sizeof(uint32) * 0x2801, sizeof(uint32) * 0x0000, 10, 10);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.reassembly_interrupt_reg.reassembly_error_general_mop), sizeof(uint32) * 0x2801, sizeof(uint32) * 0x0000, 11, 11);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.reassembly_interrupt_reg.reassembly_error_general_idle), sizeof(uint32) * 0x2801, sizeof(uint32) * 0x0000, 12, 12);

  /* Memory Interrupt Register0 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.idr.memory_interrupt_0_reg, sizeof(uint32) * 0x2802, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.memory_interrupt_0_reg.reassembly4_bit_error), sizeof(uint32) * 0x2802, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.memory_interrupt_0_reg.ethernet_meter_profiles_bit_error), sizeof(uint32) * 0x2802, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.memory_interrupt_0_reg.ethernet_meter_status_bit_error), sizeof(uint32) * 0x2802, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.memory_interrupt_0_reg.context_status_bit_error), sizeof(uint32) * 0x2802, sizeof(uint32) * 0x0000, 3, 3);

  /* Memory Interrupt Register[1..2] */
  for(reg_ndx = 0; reg_ndx < SOC_PB_IDR_REGS_MEMORY_INTERRUPT_REG_ARRAY_SIZE; reg_ndx++)
  {
    SOC_PB_DB_REG_SET(Soc_pb_regs.idr.memory_interrupt_reg[reg_ndx], sizeof(uint32) * (0x2804 + (reg_ndx * 1)), sizeof(uint32) * 0x0000);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.memory_interrupt_reg[reg_ndx].chunk_status_ecc_error), sizeof(uint32) * (0x2804 + (reg_ndx * 1)), sizeof(uint32) * 0x0000, 0, 0);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.memory_interrupt_reg[reg_ndx].chunk_fifo_ecc_error), sizeof(uint32) * (0x2804 + (reg_ndx * 1)), sizeof(uint32) * 0x0000, 1, 1);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.memory_interrupt_reg[reg_ndx].dbuff_pointer_cache01_ecc_error), sizeof(uint32) * (0x2804 + (reg_ndx * 1)), sizeof(uint32) * 0x0000, 2, 2);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.memory_interrupt_reg[reg_ndx].dbuff_pointer_cache23_ecc_error), sizeof(uint32) * (0x2804 + (reg_ndx * 1)), sizeof(uint32) * 0x0000, 3, 3);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.memory_interrupt_reg[reg_ndx].dbuff_pointer_cache45_ecc_error), sizeof(uint32) * (0x2804 + (reg_ndx * 1)), sizeof(uint32) * 0x0000, 4, 4);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.memory_interrupt_reg[reg_ndx].free_pcbs_ecc_error), sizeof(uint32) * (0x2804 + (reg_ndx * 1)), sizeof(uint32) * 0x0000, 5, 5);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.memory_interrupt_reg[reg_ndx].pcb_link_table_ecc_error), sizeof(uint32) * (0x2804 + (reg_ndx * 1)), sizeof(uint32) * 0x0000, 6, 6);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.memory_interrupt_reg[reg_ndx].dp_reassembly_ecc_error), sizeof(uint32) * (0x2804 + (reg_ndx * 1)), sizeof(uint32) * 0x0000, 7, 7);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.memory_interrupt_reg[reg_ndx].cd_reassembly_ecc_error), sizeof(uint32) * (0x2804 + (reg_ndx * 1)), sizeof(uint32) * 0x0000, 8, 8);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.memory_interrupt_reg[reg_ndx].context_status_ecc_error), sizeof(uint32) * (0x2804 + (reg_ndx * 1)), sizeof(uint32) * 0x0000, 9, 9);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.memory_interrupt_reg[reg_ndx].word_index_ecc_error), sizeof(uint32) * (0x2804 + (reg_ndx * 1)), sizeof(uint32) * 0x0000, 10, 10);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.memory_interrupt_reg[reg_ndx].complete_pc_ecc_error), sizeof(uint32) * (0x2804 + (reg_ndx * 1)), sizeof(uint32) * 0x0000, 11, 11);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.memory_interrupt_reg[reg_ndx].mmu_ecc_error), sizeof(uint32) * (0x2804 + (reg_ndx * 1)), sizeof(uint32) * 0x0000, 12, 12);
  }

  /* Interrupt Register Mask */
  SOC_PB_DB_REG_SET(Soc_pb_regs.idr.interrupt_register_mask_reg, sizeof(uint32) * 0x2810, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.interrupt_register_mask_reg.error_unicast_recycle_mask), sizeof(uint32) * 0x2810, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.interrupt_register_mask_reg.error_mini_multicast_recycle_mask), sizeof(uint32) * 0x2810, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.interrupt_register_mask_reg.error_full_multicast_recycle_mask), sizeof(uint32) * 0x2810, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.interrupt_register_mask_reg.error_reassembly_mask), sizeof(uint32) * 0x2810, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.interrupt_register_mask_reg.error_timeout_mask), sizeof(uint32) * 0x2810, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.interrupt_register_mask_reg.error_memory0_mask), sizeof(uint32) * 0x2810, sizeof(uint32) * 0x0000, 5, 5);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.interrupt_register_mask_reg.error_memory1_mask), sizeof(uint32) * 0x2810, sizeof(uint32) * 0x0000, 6, 6);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.interrupt_register_mask_reg.error_memory2_mask), sizeof(uint32) * 0x2810, sizeof(uint32) * 0x0000, 7, 7);

  /* Reassembly Interrupt Register Mask */
  SOC_PB_DB_REG_SET(Soc_pb_regs.idr.reassembly_interrupt_register_mask_reg, sizeof(uint32) * 0x2811, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.reassembly_interrupt_register_mask_reg.reassembly_error_minimum_original_size_mask), sizeof(uint32) * 0x2811, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.reassembly_interrupt_register_mask_reg.reassembly_error_minimum_size_mask), sizeof(uint32) * 0x2811, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.reassembly_interrupt_register_mask_reg.reassembly_error_maximum_original_size_mask), sizeof(uint32) * 0x2811, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.reassembly_interrupt_register_mask_reg.reassembly_error_maximum_size_mask), sizeof(uint32) * 0x2811, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.reassembly_interrupt_register_mask_reg.reassembly_error_maximum_dpmask), sizeof(uint32) * 0x2811, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.reassembly_interrupt_register_mask_reg.reassembly_error_no_pcbmask), sizeof(uint32) * 0x2811, sizeof(uint32) * 0x0000, 5, 5);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.reassembly_interrupt_register_mask_reg.reassembly_error_no_sop_pcbmask), sizeof(uint32) * 0x2811, sizeof(uint32) * 0x0000, 6, 6);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.reassembly_interrupt_register_mask_reg.reassembly_error_no_dpmask), sizeof(uint32) * 0x2811, sizeof(uint32) * 0x0000, 7, 7);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.reassembly_interrupt_register_mask_reg.reassembly_error_unexpected_eopmask), sizeof(uint32) * 0x2811, sizeof(uint32) * 0x0000, 8, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.reassembly_interrupt_register_mask_reg.reassembly_error_unexpected_mopmask), sizeof(uint32) * 0x2811, sizeof(uint32) * 0x0000, 9, 9);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.reassembly_interrupt_register_mask_reg.reassembly_error_unexpected_sopmask), sizeof(uint32) * 0x2811, sizeof(uint32) * 0x0000, 10, 10);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.reassembly_interrupt_register_mask_reg.reassembly_error_general_mopmask), sizeof(uint32) * 0x2811, sizeof(uint32) * 0x0000, 11, 11);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.reassembly_interrupt_register_mask_reg.reassembly_error_general_idle_mask), sizeof(uint32) * 0x2811, sizeof(uint32) * 0x0000, 12, 12);

  /* Memory Interrupt Register0 Mask */
  SOC_PB_DB_REG_SET(Soc_pb_regs.idr.memory_interrupt_register0_mask_reg, sizeof(uint32) * 0x2812, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.memory_interrupt_register0_mask_reg.reassembly4_bit_error_mask), sizeof(uint32) * 0x2812, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.memory_interrupt_register0_mask_reg.ethernet_meter_profiles_bit_error_mask), sizeof(uint32) * 0x2812, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.memory_interrupt_register0_mask_reg.ethernet_meter_status_bit_error_mask), sizeof(uint32) * 0x2812, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.memory_interrupt_register0_mask_reg.context_status_bit_error_mask), sizeof(uint32) * 0x2812, sizeof(uint32) * 0x0000, 3, 3);

  /* Memory Interrupt Register[1..2]Mask */
  for(reg_ndx = 0; reg_ndx < SOC_PB_IDR_REGS_MEMORY_INTERRUPT_REGISTER_MASK_REG_ARRAY_SIZE; reg_ndx++)
  {
    SOC_PB_DB_REG_SET(Soc_pb_regs.idr.memory_interrupt_register_mask_reg[reg_ndx], sizeof(uint32) * (0x2814 + (reg_ndx * 1)), sizeof(uint32) * 0x0000);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.memory_interrupt_register_mask_reg[reg_ndx].chunk_status_ecc_error_mask), sizeof(uint32) * (0x2814 + (reg_ndx * 1)), sizeof(uint32) * 0x0000, 0, 0);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.memory_interrupt_register_mask_reg[reg_ndx].chunk_fifo_ecc_error_mask), sizeof(uint32) * (0x2814 + (reg_ndx * 1)), sizeof(uint32) * 0x0000, 1, 1);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.memory_interrupt_register_mask_reg[reg_ndx].dbuff_pointer_cache01_ecc_error_mask), sizeof(uint32) * (0x2814 + (reg_ndx * 1)), sizeof(uint32) * 0x0000, 2, 2);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.memory_interrupt_register_mask_reg[reg_ndx].dbuff_pointer_cache23_ecc_error_mask), sizeof(uint32) * (0x2814 + (reg_ndx * 1)), sizeof(uint32) * 0x0000, 3, 3);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.memory_interrupt_register_mask_reg[reg_ndx].dbuff_pointer_cache45_ecc_error_mask), sizeof(uint32) * (0x2814 + (reg_ndx * 1)), sizeof(uint32) * 0x0000, 4, 4);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.memory_interrupt_register_mask_reg[reg_ndx].free_pcbs_ecc_error_mask), sizeof(uint32) * (0x2814 + (reg_ndx * 1)), sizeof(uint32) * 0x0000, 5, 5);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.memory_interrupt_register_mask_reg[reg_ndx].pcb_link_table_ecc_error_mask), sizeof(uint32) * (0x2814 + (reg_ndx * 1)), sizeof(uint32) * 0x0000, 6, 6);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.memory_interrupt_register_mask_reg[reg_ndx].dp_reassembly_ecc_error_mask), sizeof(uint32) * (0x2814 + (reg_ndx * 1)), sizeof(uint32) * 0x0000, 7, 7);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.memory_interrupt_register_mask_reg[reg_ndx].cd_reassembly_ecc_error_mask), sizeof(uint32) * (0x2814 + (reg_ndx * 1)), sizeof(uint32) * 0x0000, 8, 8);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.memory_interrupt_register_mask_reg[reg_ndx].context_status_ecc_error_mask), sizeof(uint32) * (0x2814 + (reg_ndx * 1)), sizeof(uint32) * 0x0000, 9, 9);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.memory_interrupt_register_mask_reg[reg_ndx].word_index_ecc_error_mask), sizeof(uint32) * (0x2814 + (reg_ndx * 1)), sizeof(uint32) * 0x0000, 10, 10);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.memory_interrupt_register_mask_reg[reg_ndx].complete_pc_ecc_error_mask), sizeof(uint32) * (0x2814 + (reg_ndx * 1)), sizeof(uint32) * 0x0000, 11, 11);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.memory_interrupt_register_mask_reg[reg_ndx].mmu_ecc_error_mask), sizeof(uint32) * (0x2814 + (reg_ndx * 1)), sizeof(uint32) * 0x0000, 12, 12);
  }

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.idr.indirect_command_wr_data_reg[0], sizeof(uint32) * 0x2820, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.indirect_command_wr_data_reg[0].indirect_command_wr_data), sizeof(uint32) * 0x2820, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.idr.indirect_command_wr_data_reg[1], sizeof(uint32) * 0x2821, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.indirect_command_wr_data_reg[1].indirect_command_wr_data), sizeof(uint32) * 0x2821, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.idr.indirect_command_wr_data_reg[2], sizeof(uint32) * 0x2822, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.indirect_command_wr_data_reg[2].indirect_command_wr_data), sizeof(uint32) * 0x2822, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.idr.indirect_command_wr_data_reg[3], sizeof(uint32) * 0x2823, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.indirect_command_wr_data_reg[3].indirect_command_wr_data), sizeof(uint32) * 0x2823, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.idr.indirect_command_wr_data_reg[4], sizeof(uint32) * 0x2824, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.indirect_command_wr_data_reg[4].indirect_command_wr_data), sizeof(uint32) * 0x2824, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.idr.indirect_command_wr_data_reg[5], sizeof(uint32) * 0x2825, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.indirect_command_wr_data_reg[5].indirect_command_wr_data), sizeof(uint32) * 0x2825, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.idr.indirect_command_wr_data_reg[6], sizeof(uint32) * 0x2826, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.indirect_command_wr_data_reg[6].indirect_command_wr_data), sizeof(uint32) * 0x2826, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.idr.indirect_command_wr_data_reg[7], sizeof(uint32) * 0x2827, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.indirect_command_wr_data_reg[7].indirect_command_wr_data), sizeof(uint32) * 0x2827, sizeof(uint32) * 0x0000, 20, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.idr.indirect_command_rd_data_reg[0], sizeof(uint32) * 0x2830, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.indirect_command_rd_data_reg[0].indirect_command_rd_data), sizeof(uint32) * 0x2830, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.idr.indirect_command_rd_data_reg[1], sizeof(uint32) * 0x2831, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.indirect_command_rd_data_reg[1].indirect_command_rd_data), sizeof(uint32) * 0x2831, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.idr.indirect_command_rd_data_reg[2], sizeof(uint32) * 0x2832, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.indirect_command_rd_data_reg[2].indirect_command_rd_data), sizeof(uint32) * 0x2832, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.idr.indirect_command_rd_data_reg[3], sizeof(uint32) * 0x2833, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.indirect_command_rd_data_reg[3].indirect_command_rd_data), sizeof(uint32) * 0x2833, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.idr.indirect_command_rd_data_reg[4], sizeof(uint32) * 0x2834, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.indirect_command_rd_data_reg[4].indirect_command_rd_data), sizeof(uint32) * 0x2834, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.idr.indirect_command_rd_data_reg[5], sizeof(uint32) * 0x2835, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.indirect_command_rd_data_reg[5].indirect_command_rd_data), sizeof(uint32) * 0x2835, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.idr.indirect_command_rd_data_reg[6], sizeof(uint32) * 0x2836, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.indirect_command_rd_data_reg[6].indirect_command_rd_data), sizeof(uint32) * 0x2836, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.idr.indirect_command_rd_data_reg[7], sizeof(uint32) * 0x2837, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.indirect_command_rd_data_reg[7].indirect_command_rd_data), sizeof(uint32) * 0x2837, sizeof(uint32) * 0x0000, 20, 0);

  /* Indirect Command */
  SOC_PB_DB_REG_SET(Soc_pb_regs.idr.indirect_command_reg, sizeof(uint32) * 0x2840, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.indirect_command_reg.indirect_command_trigger), sizeof(uint32) * 0x2840, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.indirect_command_reg.indirect_command_trigger_on_data), sizeof(uint32) * 0x2840, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.indirect_command_reg.indirect_command_count), sizeof(uint32) * 0x2840, sizeof(uint32) * 0x0000, 15, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.indirect_command_reg.indirect_command_timeout), sizeof(uint32) * 0x2840, sizeof(uint32) * 0x0000, 30, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.indirect_command_reg.indirect_command_status), sizeof(uint32) * 0x2840, sizeof(uint32) * 0x0000, 31, 31);

  /* Indirect Command Address */
  SOC_PB_DB_REG_SET(Soc_pb_regs.idr.indirect_command_address_reg, sizeof(uint32) * 0x2841, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.indirect_command_address_reg.indirect_command_addr), sizeof(uint32) * 0x2841, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.indirect_command_address_reg.indirect_command_type), sizeof(uint32) * 0x2841, sizeof(uint32) * 0x0000, 31, 31);

  /* Indirect Command Data Increment */
  SOC_PB_DB_REG_SET(Soc_pb_regs.idr.indirect_command_data_increment_reg[0], sizeof(uint32) * 0x2842, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.indirect_command_data_increment_reg[0].indirect_command_data_increment), sizeof(uint32) * 0x2842, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Data Increment */
  SOC_PB_DB_REG_SET(Soc_pb_regs.idr.indirect_command_data_increment_reg[1], sizeof(uint32) * 0x2843, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.indirect_command_data_increment_reg[1].indirect_command_data_increment), sizeof(uint32) * 0x2843, sizeof(uint32) * 0x0000, 31, 0);

  /* Soc_petra C fix     */
  SOC_PB_DB_REG_SET(Soc_pb_regs.idr.soc_petra_c_fix, sizeof(uint32) * 0x2852, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.soc_petra_c_fix.meter_mode_0), sizeof(uint32) * 0x2852, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.soc_petra_c_fix.meter_mode_1), sizeof(uint32) * 0x2852, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.soc_petra_c_fix.gmeter_mode_0), sizeof(uint32) * 0x2852, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.soc_petra_c_fix.gmeter_mode_1), sizeof(uint32) * 0x2852, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.soc_petra_c_fix.mc_id_use_uc_buffer), sizeof(uint32) * 0x2852, sizeof(uint32) * 0x0000, 31, 16);

  /* Gtimer Configuration */
  SOC_PB_DB_REG_SET(Soc_pb_regs.idr.gtimer_configuration_reg, sizeof(uint32) * 0x2900, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.gtimer_configuration_reg.gtimer_cycle), sizeof(uint32) * 0x2900, sizeof(uint32) * 0x0000, 29, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.gtimer_configuration_reg.gtimer_enable), sizeof(uint32) * 0x2900, sizeof(uint32) * 0x0000, 30, 30);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.gtimer_configuration_reg.gtimer_reset_on_trigger), sizeof(uint32) * 0x2900, sizeof(uint32) * 0x0000, 31, 31);

  /* Gtimer Trigger */
  SOC_PB_DB_REG_SET(Soc_pb_regs.idr.gtimer_trigger_reg, sizeof(uint32) * 0x2901, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.gtimer_trigger_reg.gtimer_trigger), sizeof(uint32) * 0x2901, sizeof(uint32) * 0x0000, 0, 0);

  /* Reset Status Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.idr.reset_status_reg, sizeof(uint32) * 0x2902, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.reset_status_reg.context_status_init_done), sizeof(uint32) * 0x2902, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.reset_status_reg.chunk_status_init_done), sizeof(uint32) * 0x2902, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.reset_status_reg.word_index_fifo_init_done), sizeof(uint32) * 0x2902, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.reset_status_reg.free_pcb_fifo_init_done), sizeof(uint32) * 0x2902, sizeof(uint32) * 0x0000, 3, 3);

  /* Static Configuration */
  SOC_PB_DB_REG_SET(Soc_pb_regs.idr.static_configuration_reg, sizeof(uint32) * 0x2903, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.static_configuration_reg.dis_ecc), sizeof(uint32) * 0x2903, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.static_configuration_reg.enable_buffer_change), sizeof(uint32) * 0x2903, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.static_configuration_reg.reassembly_no_mmc_mirror_only), sizeof(uint32) * 0x2903, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.static_configuration_reg.fbc_internal_reuse), sizeof(uint32) * 0x2903, sizeof(uint32) * 0x0000, 5, 5);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.static_configuration_reg.fbc_unicast_autogen_enable), sizeof(uint32) * 0x2903, sizeof(uint32) * 0x0000, 6, 6);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.static_configuration_reg.fbc_mini_multicast_autogen_enable), sizeof(uint32) * 0x2903, sizeof(uint32) * 0x0000, 7, 7);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.static_configuration_reg.fbc_full_multicast_autogen_enable), sizeof(uint32) * 0x2903, sizeof(uint32) * 0x0000, 8, 8);

  /*
   *	CAUTION: the following register has in practice a different appearance (Alignment with Soc_petra-A).
   */
  /* Dynamic Configuration */
  SOC_PB_DB_REG_SET(Soc_pb_regs.idr.dynamic_configuration_reg, sizeof(uint32) * 0x2904, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.dynamic_configuration_reg.dbuff_pointer_write_disable), sizeof(uint32) * 0x2904, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_SET(Soc_pb_regs.idr.dynamic_configuration_reg_cmn, sizeof(uint32) * 0x2904, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.dynamic_configuration_reg_cmn.enable_data_path), sizeof(uint32) * 0x2904, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.dynamic_configuration_reg_cmn.fbc_halt), sizeof(uint32) * 0x2904, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.dynamic_configuration_reg_cmn.max_dp_threshold), sizeof(uint32) * 0x2904, sizeof(uint32) * 0x0000, 9, 6);

  /* Bcn Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.idr.bcn_reg, sizeof(uint32) * 0x2905, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.bcn_reg.bcn_threshold), sizeof(uint32) * 0x2905, sizeof(uint32) * 0x0000, 19, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.bcn_reg.bcn_mode), sizeof(uint32) * 0x2905, sizeof(uint32) * 0x0000, 20, 20);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.bcn_reg.bcn_snoop_cmd), sizeof(uint32) * 0x2905, sizeof(uint32) * 0x0000, 27, 24);

  /* Context Outbound Mirror */
  SOC_PB_DB_REG_SET(Soc_pb_regs.idr.context_outbound_mirror_reg[0], sizeof(uint32) * 0x2906, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.context_outbound_mirror_reg[0].context_outbound_mirror), sizeof(uint32) * 0x2906, sizeof(uint32) * 0x0000, 31, 0);

  /* Context Outbound Mirror */
  SOC_PB_DB_REG_SET(Soc_pb_regs.idr.context_outbound_mirror_reg[1], sizeof(uint32) * 0x2907, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.context_outbound_mirror_reg[1].context_outbound_mirror), sizeof(uint32) * 0x2907, sizeof(uint32) * 0x0000, 31, 0);

  /* Context Outbound Mirror */
  SOC_PB_DB_REG_SET(Soc_pb_regs.idr.context_outbound_mirror_reg[2], sizeof(uint32) * 0x2908, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.context_outbound_mirror_reg[2].context_outbound_mirror), sizeof(uint32) * 0x2908, sizeof(uint32) * 0x0000, 15, 0);

  /* Ingress Multicast Indication */
  SOC_PB_DB_REG_SET(Soc_pb_regs.idr.ingress_multicast_indication_reg, sizeof(uint32) * 0x2909, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.ingress_multicast_indication_reg.snoop_is_ing_mc), sizeof(uint32) * 0x2909, sizeof(uint32) * 0x0000, 15, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.ingress_multicast_indication_reg.mirror_is_ing_mc), sizeof(uint32) * 0x2909, sizeof(uint32) * 0x0000, 31, 16);

  /* Packet Sizes */
  SOC_PB_DB_REG_SET(Soc_pb_regs.idr.packet_sizes_reg, sizeof(uint32) * 0x290a, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.packet_sizes_reg.min_packet_size), sizeof(uint32) * 0x290a, sizeof(uint32) * 0x0000, 13, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.packet_sizes_reg.min_org_packet_size), sizeof(uint32) * 0x290a, sizeof(uint32) * 0x0000, 29, 16);

  /* Rct Cpu Request Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.idr.rct_cpu_request_reg, sizeof(uint32) * 0x290b, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.rct_cpu_request_reg.rct_cpu_request), sizeof(uint32) * 0x290b, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.rct_cpu_request_reg.rct_cpu_request_fap_port), sizeof(uint32) * 0x290b, sizeof(uint32) * 0x0000, 7, 1);

  /* Fbc Full Multicast Autogen Start */
  SOC_PB_DB_REG_SET(Soc_pb_regs.idr.fbc_full_multicast_autogen_start_reg, sizeof(uint32) * 0x290c, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.fbc_full_multicast_autogen_start_reg.fbc_full_multicast_autogen_start), sizeof(uint32) * 0x290c, sizeof(uint32) * 0x0000, 20, 0);

  /* Fbc Full Multicast Autogen End */
  SOC_PB_DB_REG_SET(Soc_pb_regs.idr.fbc_full_multicast_autogen_end_reg, sizeof(uint32) * 0x290d, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.fbc_full_multicast_autogen_end_reg.fbc_full_multicast_autogen_end), sizeof(uint32) * 0x290d, sizeof(uint32) * 0x0000, 20, 0);

  /* Fbc Mini Multicast Autogen Start */
  SOC_PB_DB_REG_SET(Soc_pb_regs.idr.fbc_mini_multicast_autogen_start_reg, sizeof(uint32) * 0x290e, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.fbc_mini_multicast_autogen_start_reg.fbc_mini_multicast_autogen_start), sizeof(uint32) * 0x290e, sizeof(uint32) * 0x0000, 20, 0);

  /* Fbc Mini Multicast Autogen End */
  SOC_PB_DB_REG_SET(Soc_pb_regs.idr.fbc_mini_multicast_autogen_end_reg, sizeof(uint32) * 0x290f, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.fbc_mini_multicast_autogen_end_reg.fbc_mini_multicast_autogen_end), sizeof(uint32) * 0x290f, sizeof(uint32) * 0x0000, 20, 0);

  /* Fbc Unicast Autogen Start */
  SOC_PB_DB_REG_SET(Soc_pb_regs.idr.fbc_unicast_autogen_start_reg, sizeof(uint32) * 0x2910, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.fbc_unicast_autogen_start_reg.fbc_unicast_autogen_start), sizeof(uint32) * 0x2910, sizeof(uint32) * 0x0000, 20, 0);

  /* Fbc Unicast Autogen End */
  SOC_PB_DB_REG_SET(Soc_pb_regs.idr.fbc_unicast_autogen_end_reg, sizeof(uint32) * 0x2911, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.fbc_unicast_autogen_end_reg.fbc_unicast_autogen_end), sizeof(uint32) * 0x2911, sizeof(uint32) * 0x0000, 20, 0);

  /* Fbc Cache Configuration */
  SOC_PB_DB_REG_SET(Soc_pb_regs.idr.fbc_cache_configuration_reg, sizeof(uint32) * 0x2912, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.fbc_cache_configuration_reg.fbc_unicast_cache_divider), sizeof(uint32) * 0x2912, sizeof(uint32) * 0x0000, 7, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.fbc_cache_configuration_reg.fbc_mini_multicast_cache_divider), sizeof(uint32) * 0x2912, sizeof(uint32) * 0x0000, 15, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.fbc_cache_configuration_reg.fbc_full_multicast_cache_divider), sizeof(uint32) * 0x2912, sizeof(uint32) * 0x0000, 23, 16);

  /* Fbc Unicast Thresholds */
  SOC_PB_DB_REG_SET(Soc_pb_regs.idr.fbc_unicast_thresholds_reg, sizeof(uint32) * 0x2913, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.fbc_unicast_thresholds_reg.fbc_internal_unicast_new_write_th), sizeof(uint32) * 0x2913, sizeof(uint32) * 0x0000, 8, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.fbc_unicast_thresholds_reg.fbc_internal_unicast_new_read_th), sizeof(uint32) * 0x2913, sizeof(uint32) * 0x0000, 24, 16);

  /* Fbc Mini Multicast Thresholds */
  SOC_PB_DB_REG_SET(Soc_pb_regs.idr.fbc_mini_multicast_thresholds_reg, sizeof(uint32) * 0x2914, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.fbc_mini_multicast_thresholds_reg.fbc_internal_mini_multicast_new_write_th), sizeof(uint32) * 0x2914, sizeof(uint32) * 0x0000, 8, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.fbc_mini_multicast_thresholds_reg.fbc_internal_mini_multicast_new_read_th), sizeof(uint32) * 0x2914, sizeof(uint32) * 0x0000, 24, 16);

  /* Fbc Full Multicast Thresholds */
  SOC_PB_DB_REG_SET(Soc_pb_regs.idr.fbc_full_multicast_thresholds_reg, sizeof(uint32) * 0x2915, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.fbc_full_multicast_thresholds_reg.fbc_internal_full_multicast_new_write_th), sizeof(uint32) * 0x2915, sizeof(uint32) * 0x0000, 8, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.fbc_full_multicast_thresholds_reg.fbc_internal_full_multicast_new_read_th), sizeof(uint32) * 0x2915, sizeof(uint32) * 0x0000, 24, 16);

  /* Fbc External Full Multicast Limit Low */
  SOC_PB_DB_REG_SET(Soc_pb_regs.idr.fbc_external_full_multicast_limit_low_reg, sizeof(uint32) * 0x2916, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.fbc_external_full_multicast_limit_low_reg.fbc_external_full_multicast_limit_low), sizeof(uint32) * 0x2916, sizeof(uint32) * 0x0000, 21, 0);

  /* Fbc External Full Multicast Limit High */
  SOC_PB_DB_REG_SET(Soc_pb_regs.idr.fbc_external_full_multicast_limit_high_reg, sizeof(uint32) * 0x2917, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.fbc_external_full_multicast_limit_high_reg.fbc_external_full_multicast_limit_high), sizeof(uint32) * 0x2917, sizeof(uint32) * 0x0000, 21, 0);

  /* Fbc External Mini Multicast Limit Low */
  SOC_PB_DB_REG_SET(Soc_pb_regs.idr.fbc_external_mini_multicast_limit_low_reg, sizeof(uint32) * 0x2918, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.fbc_external_mini_multicast_limit_low_reg.fbc_external_mini_multicast_limit_low), sizeof(uint32) * 0x2918, sizeof(uint32) * 0x0000, 21, 0);

  /* Fbc External Mini Multicast Limit High */
  SOC_PB_DB_REG_SET(Soc_pb_regs.idr.fbc_external_mini_multicast_limit_high_reg, sizeof(uint32) * 0x2919, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.fbc_external_mini_multicast_limit_high_reg.fbc_external_mini_multicast_limit_high), sizeof(uint32) * 0x2919, sizeof(uint32) * 0x0000, 21, 0);

  /* Fbc External Unicast Limit Low */
  SOC_PB_DB_REG_SET(Soc_pb_regs.idr.fbc_external_unicast_limit_low_reg, sizeof(uint32) * 0x291a, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.fbc_external_unicast_limit_low_reg.fbc_external_unicast_limit_low), sizeof(uint32) * 0x291a, sizeof(uint32) * 0x0000, 21, 0);

  /* Fbc External Unicast Limit High */
  SOC_PB_DB_REG_SET(Soc_pb_regs.idr.fbc_external_unicast_limit_high_reg, sizeof(uint32) * 0x291b, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.fbc_external_unicast_limit_high_reg.fbc_external_unicast_limit_high), sizeof(uint32) * 0x291b, sizeof(uint32) * 0x0000, 21, 0);

  /*
   *	CAUTION: the following register has in practice a different appearance (Alignment with Soc_petra-A).
   */
  /* Reassembly Errors */
  SOC_PB_DB_REG_SET(Soc_pb_regs.idr.reassembly_errors_reg, sizeof(uint32) * 0x2991, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.reassembly_errors_reg.reassembly_errors), sizeof(uint32) * 0x2991, sizeof(uint32) * 0x0000, 15, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.reassembly_errors_reg.reassembly_error_mask), sizeof(uint32) * 0x2991, sizeof(uint32) * 0x0000, 28, 16);

  /* Reassembly Errors Overflow */
  SOC_PB_DB_REG_SET(Soc_pb_regs.idr.reassembly_errors_ovf_reg, sizeof(uint32) * 0x2991, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.reassembly_errors_ovf_reg.reassembly_errors_ovf), sizeof(uint32) * 0x2991, sizeof(uint32) * 0x0000, 31, 31);

 /* Reassembly Errors Hit */
  SOC_PB_DB_REG_SET(Soc_pb_regs.idr.reassembly_errors_hit_reg, sizeof(uint32) * 0x2992, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.reassembly_errors_hit_reg.reassembly_errors_hit), sizeof(uint32) * 0x2992, sizeof(uint32) * 0x0000, 12, 0);

  /* Reassembly Timeout */
  SOC_PB_DB_REG_SET(Soc_pb_regs.idr.reassembly_timeout_reg, sizeof(uint32) * 0x2993, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.reassembly_timeout_reg.reassembly_timeout), sizeof(uint32) * 0x2993, sizeof(uint32) * 0x0000, 23, 0);

  /* Timeout Reg */
  SOC_PB_DB_REG_SET(Soc_pb_regs.idr.timeout_reg[0], sizeof(uint32) * 0x2997, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.timeout_reg[0].timeout_reg), sizeof(uint32) * 0x2997, sizeof(uint32) * 0x0000, 31, 0);

  /* Timeout Reg */
  SOC_PB_DB_REG_SET(Soc_pb_regs.idr.timeout_reg[1], sizeof(uint32) * 0x2998, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.timeout_reg[1].timeout_reg), sizeof(uint32) * 0x2998, sizeof(uint32) * 0x0000, 31, 0);

  /* Timeout Reg */
  SOC_PB_DB_REG_SET(Soc_pb_regs.idr.timeout_reg[2], sizeof(uint32) * 0x2999, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.timeout_reg[2].timeout_reg), sizeof(uint32) * 0x2999, sizeof(uint32) * 0x0000, 15, 0);

  /* Counters Fap Ports */
  SOC_PB_DB_REG_SET(Soc_pb_regs.idr.counters_fap_ports_reg, sizeof(uint32) * 0x299f, sizeof(uint32) * 0x0000);
  for (fld_idx = 0; fld_idx < SOC_PB_COUNTERS_FAP_PORTS_NOF_FLDS; fld_idx++)
  {
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.counters_fap_ports_reg.fap_port[fld_idx]),
      sizeof(uint32) * 0x299f, sizeof(uint32) * 0x0000,
      (uint8)(6 + fld_idx*8), (uint8)(0 + fld_idx*8)
    );
  }

  /* Ire Ready Clks Cnt */
  SOC_PB_DB_REG_SET(Soc_pb_regs.idr.ire_ready_clks_cnt_reg, sizeof(uint32) * 0x29a0, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.ire_ready_clks_cnt_reg.ire_ready_clks), sizeof(uint32) * 0x29a0, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.ire_ready_clks_cnt_reg.ire_ready_clks_ovf), sizeof(uint32) * 0x29a0, sizeof(uint32) * 0x0000, 31, 31);

  /* Mmu Desc Credits Cnt */
  SOC_PB_DB_REG_SET(Soc_pb_regs.idr.mmu_desc_credits_cnt_reg, sizeof(uint32) * 0x29a1, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.mmu_desc_credits_cnt_reg.mmu_desc_credits), sizeof(uint32) * 0x29a1, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.mmu_desc_credits_cnt_reg.mmu_desc_credits_ovf), sizeof(uint32) * 0x29a1, sizeof(uint32) * 0x0000, 31, 31);


  /*
   *	CAUTION: the following register has in practice a different appearance (Alignment with Soc_petra-A).
   */
  /* Received Packets0 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.idr.received_packets0_reg_0, sizeof(uint32) * 0x29a2, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.received_packets0_reg_0.received_packets0), sizeof(uint32) * 0x29a2, sizeof(uint32) * 0x0000, 30, 0);

  /* Received Packets1 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.idr.received_packets1_reg_0, sizeof(uint32) * 0x29aa, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.received_packets1_reg_0.received_packets1), sizeof(uint32) * 0x29aa, sizeof(uint32) * 0x0000, 30, 0);

  /* Received Packets2 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.idr.received_packets2_reg_0, sizeof(uint32) * 0x29b2, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.received_packets2_reg_0.received_packets2), sizeof(uint32) * 0x29b2, sizeof(uint32) * 0x0000, 30, 0);

  /* Received Packets3 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.idr.received_packets3_reg_0, sizeof(uint32) * 0x29ba, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.received_packets3_reg_0.received_packets3), sizeof(uint32) * 0x29ae, sizeof(uint32) * 0x0000, 30, 0);

  /* Received Packets[0..3]Cnt */
  for(reg_ndx = 0; reg_ndx < SOC_PB_IDR_REGS_RECEIVED_PACKETS_CNT_REG_ARRAY_SIZE; reg_ndx++)
  {
    SOC_PB_DB_REG_SET(Soc_pb_regs.idr.received_packets_cnt_reg[reg_ndx][0], sizeof(uint32) * (0x29a2 + (reg_ndx * 8)), sizeof(uint32) * 0x0000);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.received_packets_cnt_reg[reg_ndx][0].received_packets_cnt), sizeof(uint32) * (0x29a2 + (reg_ndx * 8)), sizeof(uint32) * 0x0000, 31, 31);
  }

  /* Received Packets[0..3]Cnt */
  for(reg_ndx = 0; reg_ndx < SOC_PB_IDR_REGS_RECEIVED_PACKETS_CNT_REG_ARRAY_SIZE; reg_ndx++)
  {
    SOC_PB_DB_REG_SET(Soc_pb_regs.idr.received_packets_cnt_reg[reg_ndx][1], sizeof(uint32) * (0x29a3 + (reg_ndx * 8)), sizeof(uint32) * 0x0000);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.received_packets_cnt_reg[reg_ndx][1].received_packets_cnt), sizeof(uint32) * (0x29a3 + (reg_ndx * 8)), sizeof(uint32) * 0x0000, 31, 0);
  }

  /* Discarded Packets[0..3]Cnt */
  for(reg_ndx = 0; reg_ndx < SOC_PB_IDR_REGS_DISCARDED_PACKETS_CNT_REG_ARRAY_SIZE; reg_ndx++)
  {
    SOC_PB_DB_REG_SET(Soc_pb_regs.idr.discarded_packets_cnt_reg[reg_ndx][0], sizeof(uint32) * (0x29a4 + (reg_ndx * 8)), sizeof(uint32) * 0x0000);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.discarded_packets_cnt_reg[reg_ndx][0].discarded_packets_cnt), sizeof(uint32) * (0x29a1 + (reg_ndx * 4)), sizeof(uint32) * 0x0000, 31, 0);
  }

  /* Discarded Packets[0..3]Cnt */
  for(reg_ndx = 0; reg_ndx < SOC_PB_IDR_REGS_DISCARDED_PACKETS_CNT_REG_ARRAY_SIZE; reg_ndx++)
  {
    SOC_PB_DB_REG_SET(Soc_pb_regs.idr.discarded_packets_cnt_reg[reg_ndx][1], sizeof(uint32) * (0x29a5 + (reg_ndx * 8)), sizeof(uint32) * 0x0000);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.discarded_packets_cnt_reg[reg_ndx][1].discarded_packets_cnt), sizeof(uint32) * (0x29a5 + (reg_ndx * 8)), sizeof(uint32) * 0x0000, 31, 0);
  }

  /* Received Octets[0..3]Cnt */
  for(reg_ndx = 0; reg_ndx < SOC_PB_IDR_REGS_RECEIVED_OCTETS_CNT_REG_ARRAY_SIZE; reg_ndx++)
  {
    SOC_PB_DB_REG_SET(Soc_pb_regs.idr.received_octets_cnt_reg[reg_ndx][0], sizeof(uint32) * (0x29a6 + (reg_ndx * 8)), sizeof(uint32) * 0x0000);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.received_octets_cnt_reg[reg_ndx][0].received_octets_cnt), sizeof(uint32) * (0x29a6 + (reg_ndx * 8)), sizeof(uint32) * 0x0000, 31, 0);
  }

  /* Received Octets[0..3]Cnt */
  for(reg_ndx = 0; reg_ndx < SOC_PB_IDR_REGS_RECEIVED_OCTETS_CNT_REG_ARRAY_SIZE; reg_ndx++)
  {
    SOC_PB_DB_REG_SET(Soc_pb_regs.idr.received_octets_cnt_reg[reg_ndx][1], sizeof(uint32) * (0x29a7 + (reg_ndx * 8)), sizeof(uint32) * 0x0000);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.received_octets_cnt_reg[reg_ndx][1].received_octets_cnt), sizeof(uint32) * (0x29a7 + (reg_ndx * 8)), sizeof(uint32) * 0x0000, 31, 0);
  }

  /* Discarded Octets[0..3]Cnt */
  for(reg_ndx = 0; reg_ndx < SOC_PB_IDR_REGS_DISCARDED_OCTETS_CNT_REG_ARRAY_SIZE; reg_ndx++)
  {
    SOC_PB_DB_REG_SET(Soc_pb_regs.idr.discarded_octets_cnt_reg[reg_ndx][0], sizeof(uint32) * (0x29a8 + (reg_ndx * 8)), sizeof(uint32) * 0x0000);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.discarded_octets_cnt_reg[reg_ndx][0].discarded_octets_cnt), sizeof(uint32) * (0x29a8 + (reg_ndx * 8)), sizeof(uint32) * 0x0000, 31, 0);
  }

  /* Discarded Octets[0..3]Cnt */
  for(reg_ndx = 0; reg_ndx < SOC_PB_IDR_REGS_DISCARDED_OCTETS_CNT_REG_ARRAY_SIZE; reg_ndx++)
  {
    SOC_PB_DB_REG_SET(Soc_pb_regs.idr.discarded_octets_cnt_reg[reg_ndx][1], sizeof(uint32) * (0x29a9 + (reg_ndx * 8)), sizeof(uint32) * 0x0000);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.idr.discarded_octets_cnt_reg[reg_ndx][1].discarded_octets_cnt), sizeof(uint32) * (0x29a9 + (reg_ndx * 8)), sizeof(uint32) * 0x0000, 31, 0);
  }
}

/* Block registers initialization: IRR */
STATIC void
  soc_pb_regs_init_IRR(void)
{
  uint8
    fld_idx;
  uint32
    reg_idx;

  Soc_pb_regs.irr.nof_instances = SOC_PB_BLK_NOF_INSTANCES_IRR;
  Soc_pb_regs.irr.addr.base = sizeof(uint32) * 0x2a00;
  Soc_pb_regs.irr.addr.step = sizeof(uint32) * 0x0000;

  /* Interrupt Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.irr.interrupt_reg, sizeof(uint32) * 0x2a00, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.interrupt_reg.err_max_replication), sizeof(uint32) * 0x2a00, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.interrupt_reg.err_is_max_replication), sizeof(uint32) * 0x2a00, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.interrupt_reg.error_resequencer0_out_of_seq), sizeof(uint32) * 0x2a00, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.interrupt_reg.error_resequencer1_out_of_seq), sizeof(uint32) * 0x2a00, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.interrupt_reg.error_resequencer2_out_of_seq), sizeof(uint32) * 0x2a00, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.interrupt_reg.error_resequencer0_out_of_sync), sizeof(uint32) * 0x2a00, sizeof(uint32) * 0x0000, 5, 5);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.interrupt_reg.error_resequencer1_out_of_sync), sizeof(uint32) * 0x2a00, sizeof(uint32) * 0x0000, 6, 6);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.interrupt_reg.error_resequencer2_out_of_sync), sizeof(uint32) * 0x2a00, sizeof(uint32) * 0x0000, 7, 7);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.interrupt_reg.error_memory0), sizeof(uint32) * 0x2a00, sizeof(uint32) * 0x0000, 8, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.interrupt_reg.error_memory1), sizeof(uint32) * 0x2a00, sizeof(uint32) * 0x0000, 9, 9);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.interrupt_reg.error_memory2), sizeof(uint32) * 0x2a00, sizeof(uint32) * 0x0000, 10, 10);

  /* Memory Interrupt Register0 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.irr.memory_interrupt_0_reg, sizeof(uint32) * 0x2a01, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.memory_interrupt_0_reg.lag_mapping_bit_error), sizeof(uint32) * 0x2a01, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.memory_interrupt_0_reg.lag_next_member_bit_error), sizeof(uint32) * 0x2a01, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.memory_interrupt_0_reg.lag_to_lag_range_bit_error), sizeof(uint32) * 0x2a01, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.memory_interrupt_0_reg.mcdb_bit_error), sizeof(uint32) * 0x2a01, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.memory_interrupt_0_reg.irdb_bit_error), sizeof(uint32) * 0x2a01, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.memory_interrupt_0_reg.destination_table_bit_error), sizeof(uint32) * 0x2a01, sizeof(uint32) * 0x0000, 5, 5);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.memory_interrupt_0_reg.smooth_division_bit_error), sizeof(uint32) * 0x2a01, sizeof(uint32) * 0x0000, 6, 6);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.memory_interrupt_0_reg.snoop_mirror_table0_bit_error), sizeof(uint32) * 0x2a01, sizeof(uint32) * 0x0000, 7, 7);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.memory_interrupt_0_reg.snoop_mirror_table1_bit_error), sizeof(uint32) * 0x2a01, sizeof(uint32) * 0x0000, 8, 8);

  /* Memory Interrupt Register[1..2] */
  for(reg_idx = 0; reg_idx < SOC_PB_IRR_REGS_MEMORY_INTERRUPT_REG_ARRAY_SIZE; reg_idx++)
  {
    SOC_PB_DB_REG_SET(Soc_pb_regs.irr.memory_interrupt_reg[reg_idx], sizeof(uint32) * (0x2a03 + (reg_idx * 1)), sizeof(uint32) * 0x0000);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.memory_interrupt_reg[reg_idx].free_pcb_memory_ecc_error), sizeof(uint32) * (0x2a03 + (reg_idx * 1)), sizeof(uint32) * 0x0000, 0, 0);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.memory_interrupt_reg[reg_idx].is_free_pcb_memory_ecc_error), sizeof(uint32) * (0x2a03 + (reg_idx * 1)), sizeof(uint32) * 0x0000, 1, 1);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.memory_interrupt_reg[reg_idx].is_pc_memory_ecc_error), sizeof(uint32) * (0x2a03 + (reg_idx * 1)), sizeof(uint32) * 0x0000, 2, 2);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.memory_interrupt_reg[reg_idx].is_pcb_link_table_ecc_error), sizeof(uint32) * (0x2a03 + (reg_idx * 1)), sizeof(uint32) * 0x0000, 3, 3);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.memory_interrupt_reg[reg_idx].isf_memory_ecc_error), sizeof(uint32) * (0x2a03 + (reg_idx * 1)), sizeof(uint32) * 0x0000, 4, 4);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.memory_interrupt_reg[reg_idx].mcr_memory_ecc_error), sizeof(uint32) * (0x2a03 + (reg_idx * 1)), sizeof(uint32) * 0x0000, 5, 5);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.memory_interrupt_reg[reg_idx].pc_memory_ecc_error), sizeof(uint32) * (0x2a03 + (reg_idx * 1)), sizeof(uint32) * 0x0000, 6, 6);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.memory_interrupt_reg[reg_idx].pcb_link_table_ecc_error), sizeof(uint32) * (0x2a03 + (reg_idx * 1)), sizeof(uint32) * 0x0000, 7, 7);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.memory_interrupt_reg[reg_idx].rpf_memory_ecc_error), sizeof(uint32) * (0x2a03 + (reg_idx * 1)), sizeof(uint32) * 0x0000, 8, 8);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.memory_interrupt_reg[reg_idx].rsq_fifo_ecc_error), sizeof(uint32) * (0x2a03 + (reg_idx * 1)), sizeof(uint32) * 0x0000, 9, 9);
  }

  /* Interrupt Register Mask */
  SOC_PB_DB_REG_SET(Soc_pb_regs.irr.interrupt_register_mask_reg, sizeof(uint32) * 0x2a10, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.interrupt_register_mask_reg.err_max_replication_mask), sizeof(uint32) * 0x2a10, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.interrupt_register_mask_reg.err_is_max_replication_mask), sizeof(uint32) * 0x2a10, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.interrupt_register_mask_reg.error_resequencer0_out_of_seq_mask), sizeof(uint32) * 0x2a10, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.interrupt_register_mask_reg.error_resequencer1_out_of_seq_mask), sizeof(uint32) * 0x2a10, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.interrupt_register_mask_reg.error_resequencer2_out_of_seq_mask), sizeof(uint32) * 0x2a10, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.interrupt_register_mask_reg.error_resequencer0_out_of_sync_mask), sizeof(uint32) * 0x2a10, sizeof(uint32) * 0x0000, 5, 5);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.interrupt_register_mask_reg.error_resequencer1_out_of_sync_mask), sizeof(uint32) * 0x2a10, sizeof(uint32) * 0x0000, 6, 6);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.interrupt_register_mask_reg.error_resequencer2_out_of_sync_mask), sizeof(uint32) * 0x2a10, sizeof(uint32) * 0x0000, 7, 7);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.interrupt_register_mask_reg.error_memory0_mask), sizeof(uint32) * 0x2a10, sizeof(uint32) * 0x0000, 8, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.interrupt_register_mask_reg.error_memory1_mask), sizeof(uint32) * 0x2a10, sizeof(uint32) * 0x0000, 9, 9);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.interrupt_register_mask_reg.error_memory2_mask), sizeof(uint32) * 0x2a10, sizeof(uint32) * 0x0000, 10, 10);

  /* Memory Interrupt Register0 Mask */
  SOC_PB_DB_REG_SET(Soc_pb_regs.irr.memory_interrupt_register0_mask_reg, sizeof(uint32) * 0x2a11, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.memory_interrupt_register0_mask_reg.lag_mapping_bit_error_mask), sizeof(uint32) * 0x2a11, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.memory_interrupt_register0_mask_reg.lag_next_member_bit_error_mask), sizeof(uint32) * 0x2a11, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.memory_interrupt_register0_mask_reg.lag_to_lag_range_bit_error_mask), sizeof(uint32) * 0x2a11, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.memory_interrupt_register0_mask_reg.mcdb_bit_error_mask), sizeof(uint32) * 0x2a11, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.memory_interrupt_register0_mask_reg.irdb_bit_error_mask), sizeof(uint32) * 0x2a11, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.memory_interrupt_register0_mask_reg.destination_table_bit_error_mask), sizeof(uint32) * 0x2a11, sizeof(uint32) * 0x0000, 5, 5);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.memory_interrupt_register0_mask_reg.smooth_division_bit_error_mask), sizeof(uint32) * 0x2a11, sizeof(uint32) * 0x0000, 6, 6);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.memory_interrupt_register0_mask_reg.snoop_mirror_table0_bit_error_mask), sizeof(uint32) * 0x2a11, sizeof(uint32) * 0x0000, 7, 7);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.memory_interrupt_register0_mask_reg.snoop_mirror_table1_bit_error_mask), sizeof(uint32) * 0x2a11, sizeof(uint32) * 0x0000, 8, 8);

  /* Memory Interrupt Register[1..2]Mask */
  for(reg_idx = 0; reg_idx < SOC_PB_IRR_REGS_MEMORY_INTERRUPT_REGISTER_MASK_REG_ARRAY_SIZE; reg_idx++)
  {
    SOC_PB_DB_REG_SET(Soc_pb_regs.irr.memory_interrupt_register_mask_reg[reg_idx], sizeof(uint32) * (0x2a13 + (reg_idx * 1)), sizeof(uint32) * 0x0000);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.memory_interrupt_register_mask_reg[reg_idx].free_pcb_memory_ecc_error_mask_mask), sizeof(uint32) * (0x2a13 + (reg_idx * 1)), sizeof(uint32) * 0x0000, 0, 0);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.memory_interrupt_register_mask_reg[reg_idx].is_free_pcb_memory_ecc_error_mask_mask), sizeof(uint32) * (0x2a13 + (reg_idx * 1)), sizeof(uint32) * 0x0000, 1, 1);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.memory_interrupt_register_mask_reg[reg_idx].is_pc_memory_ecc_error_mask_mask), sizeof(uint32) * (0x2a13 + (reg_idx * 1)), sizeof(uint32) * 0x0000, 2, 2);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.memory_interrupt_register_mask_reg[reg_idx].is_pcb_link_table_ecc_error_mask_mask), sizeof(uint32) * (0x2a13 + (reg_idx * 1)), sizeof(uint32) * 0x0000, 3, 3);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.memory_interrupt_register_mask_reg[reg_idx].isf_memory_ecc_error_mask_mask), sizeof(uint32) * (0x2a13 + (reg_idx * 1)), sizeof(uint32) * 0x0000, 4, 4);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.memory_interrupt_register_mask_reg[reg_idx].mcr_memory_ecc_error_mask_mask), sizeof(uint32) * (0x2a13 + (reg_idx * 1)), sizeof(uint32) * 0x0000, 5, 5);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.memory_interrupt_register_mask_reg[reg_idx].pc_memory_ecc_error_mask_mask), sizeof(uint32) * (0x2a13 + (reg_idx * 1)), sizeof(uint32) * 0x0000, 6, 6);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.memory_interrupt_register_mask_reg[reg_idx].pcb_link_table_ecc_error_mask_mask), sizeof(uint32) * (0x2a13 + (reg_idx * 1)), sizeof(uint32) * 0x0000, 7, 7);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.memory_interrupt_register_mask_reg[reg_idx].rpf_memory_ecc_error_mask_mask), sizeof(uint32) * (0x2a13 + (reg_idx * 1)), sizeof(uint32) * 0x0000, 8, 8);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.memory_interrupt_register_mask_reg[reg_idx].rsq_fifo_ecc_error_mask_mask), sizeof(uint32) * (0x2a13 + (reg_idx * 1)), sizeof(uint32) * 0x0000, 9, 9);
  }

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.irr.indirect_command_wr_data_reg[0], sizeof(uint32) * 0x2a20, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.indirect_command_wr_data_reg[0].indirect_command_wr_data), sizeof(uint32) * 0x2a20, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.irr.indirect_command_wr_data_reg[1], sizeof(uint32) * 0x2a21, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.indirect_command_wr_data_reg[1].indirect_command_wr_data), sizeof(uint32) * 0x2a21, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.irr.indirect_command_wr_data_reg[2], sizeof(uint32) * 0x2a22, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.indirect_command_wr_data_reg[2].indirect_command_wr_data), sizeof(uint32) * 0x2a22, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.irr.indirect_command_wr_data_reg[3], sizeof(uint32) * 0x2a23, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.indirect_command_wr_data_reg[3].indirect_command_wr_data), sizeof(uint32) * 0x2a23, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.irr.indirect_command_rd_data_reg[0], sizeof(uint32) * 0x2a30, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.indirect_command_rd_data_reg[0].indirect_command_rd_data), sizeof(uint32) * 0x2a30, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.irr.indirect_command_rd_data_reg[1], sizeof(uint32) * 0x2a31, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.indirect_command_rd_data_reg[1].indirect_command_rd_data), sizeof(uint32) * 0x2a31, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.irr.indirect_command_rd_data_reg[2], sizeof(uint32) * 0x2a32, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.indirect_command_rd_data_reg[2].indirect_command_rd_data), sizeof(uint32) * 0x2a32, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.irr.indirect_command_rd_data_reg[3], sizeof(uint32) * 0x2a33, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.indirect_command_rd_data_reg[3].indirect_command_rd_data), sizeof(uint32) * 0x2a33, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command */
  SOC_PB_DB_REG_SET(Soc_pb_regs.irr.indirect_command_reg, sizeof(uint32) * 0x2a40, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.indirect_command_reg.indirect_command_trigger), sizeof(uint32) * 0x2a40, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.indirect_command_reg.indirect_command_trigger_on_data), sizeof(uint32) * 0x2a40, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.indirect_command_reg.indirect_command_count), sizeof(uint32) * 0x2a40, sizeof(uint32) * 0x0000, 15, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.indirect_command_reg.indirect_command_timeout), sizeof(uint32) * 0x2a40, sizeof(uint32) * 0x0000, 30, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.indirect_command_reg.indirect_command_status), sizeof(uint32) * 0x2a40, sizeof(uint32) * 0x0000, 31, 31);

  /* Indirect Command Address */
  SOC_PB_DB_REG_SET(Soc_pb_regs.irr.indirect_command_address_reg, sizeof(uint32) * 0x2a41, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.indirect_command_address_reg.indirect_command_addr), sizeof(uint32) * 0x2a41, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.indirect_command_address_reg.indirect_command_type), sizeof(uint32) * 0x2a41, sizeof(uint32) * 0x0000, 31, 31);

  /* Indirect Command Data Increment */
  SOC_PB_DB_REG_SET(Soc_pb_regs.irr.indirect_command_data_increment_reg[0], sizeof(uint32) * 0x2a42, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.indirect_command_data_increment_reg[0].indirect_command_data_increment), sizeof(uint32) * 0x2a42, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Data Increment */
  SOC_PB_DB_REG_SET(Soc_pb_regs.irr.indirect_command_data_increment_reg[1], sizeof(uint32) * 0x2a43, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.indirect_command_data_increment_reg[1].indirect_command_data_increment), sizeof(uint32) * 0x2a43, sizeof(uint32) * 0x0000, 31, 0);

  /* Gtimer Configuration */
  SOC_PB_DB_REG_SET(Soc_pb_regs.irr.gtimer_configuration_reg, sizeof(uint32) * 0x2b00, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.gtimer_configuration_reg.gtimer_cycle), sizeof(uint32) * 0x2b00, sizeof(uint32) * 0x0000, 29, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.gtimer_configuration_reg.gtimer_enable), sizeof(uint32) * 0x2b00, sizeof(uint32) * 0x0000, 30, 30);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.gtimer_configuration_reg.gtimer_reset_on_trigger), sizeof(uint32) * 0x2b00, sizeof(uint32) * 0x0000, 31, 31);

  /* Gtimer Trigger */
  SOC_PB_DB_REG_SET(Soc_pb_regs.irr.gtimer_trigger_reg, sizeof(uint32) * 0x2b01, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.gtimer_trigger_reg.gtimer_trigger), sizeof(uint32) * 0x2b01, sizeof(uint32) * 0x0000, 0, 0);

  /* Static Configuration */
  SOC_PB_DB_REG_SET(Soc_pb_regs.irr.static_configuration_reg, sizeof(uint32) * 0x2b02, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.static_configuration_reg.dis_ecc), sizeof(uint32) * 0x2b02, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.static_configuration_reg.dis_lag_ecc), sizeof(uint32) * 0x2b02, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.static_configuration_reg.tc_map_disable_ingress_shaping), sizeof(uint32) * 0x2b02, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.static_configuration_reg.meter_update_all_copies), sizeof(uint32) * 0x2b02, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.static_configuration_reg.count_all_copies), sizeof(uint32) * 0x2b02, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.static_configuration_reg.traffic_class_hp), sizeof(uint32) * 0x2b02, sizeof(uint32) * 0x0000, 15, 8);

  /* Flow-Control Thresholds */
  SOC_PB_DB_REG_SET(Soc_pb_regs.irr.flow_control_thresholds_reg, sizeof(uint32) * 0x2b03, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.flow_control_thresholds_reg.deq_fc_threshold_l), sizeof(uint32) * 0x2b03, sizeof(uint32) * 0x0000, 6, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.flow_control_thresholds_reg.deq_fc_threshold_h), sizeof(uint32) * 0x2b03, sizeof(uint32) * 0x0000, 14, 8);

  /* Dynamic Configuration */
  SOC_PB_DB_REG_SET(Soc_pb_regs.irr.dynamic_configuration_reg, sizeof(uint32) * 0x2b04, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.dynamic_configuration_reg.enable_data_path_idr), sizeof(uint32) * 0x2b04, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.dynamic_configuration_reg.enable_data_path_iqm), sizeof(uint32) * 0x2b04, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.dynamic_configuration_reg.use_dest_as_mc_cud), sizeof(uint32) * 0x2b04, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.dynamic_configuration_reg.use_dest_as_ingress_mc_cud), sizeof(uint32) * 0x2b04, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.dynamic_configuration_reg.use_dest_as_uc_cud), sizeof(uint32) * 0x2b04, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.dynamic_configuration_reg.use_outlif_as_mcid_in_report), sizeof(uint32) * 0x2b04, sizeof(uint32) * 0x0000, 8, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.dynamic_configuration_reg.uc_fifo_threshold), sizeof(uint32) * 0x2b04, sizeof(uint32) * 0x0000, 25, 16);

  /* Arbiter Configuration */
  SOC_PB_DB_REG_SET(Soc_pb_regs.irr.arbiter_configuration_reg, sizeof(uint32) * 0x2b05, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.arbiter_configuration_reg.arbiter_threshold), sizeof(uint32) * 0x2b05, sizeof(uint32) * 0x0000, 15, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.arbiter_configuration_reg.arbiter_multicast_weight), sizeof(uint32) * 0x2b05, sizeof(uint32) * 0x0000, 19, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.arbiter_configuration_reg.arbiter_ingress_shaping_weight), sizeof(uint32) * 0x2b05, sizeof(uint32) * 0x0000, 23, 20);

  /* Snoop Size */
  SOC_PB_DB_REG_SET(Soc_pb_regs.irr.snoop_size_reg, sizeof(uint32) * 0x2b06, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.snoop_size_reg.snoop_size), sizeof(uint32) * 0x2b06, sizeof(uint32) * 0x0000, 29, 0);

  /* Port Is Outbound Mirror */
  SOC_PB_DB_REG_SET(Soc_pb_regs.irr.port_is_outbound_mirror_reg[0], sizeof(uint32) * 0x2b07, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.port_is_outbound_mirror_reg[0].port_is_outbound_mirror), sizeof(uint32) * 0x2b07, sizeof(uint32) * 0x0000, 31, 0);

  /* Port Is Outbound Mirror */
  SOC_PB_DB_REG_SET(Soc_pb_regs.irr.port_is_outbound_mirror_reg[1], sizeof(uint32) * 0x2b08, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.port_is_outbound_mirror_reg[1].port_is_outbound_mirror), sizeof(uint32) * 0x2b08, sizeof(uint32) * 0x0000, 31, 0);

  /* Port Is Outbound Mirror */
  SOC_PB_DB_REG_SET(Soc_pb_regs.irr.port_is_outbound_mirror_reg[2], sizeof(uint32) * 0x2b09, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.port_is_outbound_mirror_reg[2].port_is_outbound_mirror), sizeof(uint32) * 0x2b09, sizeof(uint32) * 0x0000, 15, 0);

  /* Mcr Fifo Config */
  SOC_PB_DB_REG_SET(Soc_pb_regs.irr.mcr_fifo_config_reg, sizeof(uint32) * 0x2b0a, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.mcr_fifo_config_reg.mcr_limit_uc), sizeof(uint32) * 0x2b0a, sizeof(uint32) * 0x0000, 9, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.mcr_fifo_config_reg.mcr_limit_mc_hp), sizeof(uint32) * 0x2b0a, sizeof(uint32) * 0x0000, 25, 16);

  /* Error Max Replication Multicast ID */
  SOC_PB_DB_REG_SET(Soc_pb_regs.irr.error_max_replication_multicast_id_reg, sizeof(uint32) * 0x2b0b, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.error_max_replication_multicast_id_reg.error_max_replication_multicast_id), sizeof(uint32) * 0x2b0b, sizeof(uint32) * 0x0000, 13, 0);

  /* Error Ingress Shaping Max Replication Multicast ID */
  SOC_PB_DB_REG_SET(Soc_pb_regs.irr.error_ingress_shaping_max_replication_multicast_id_reg, sizeof(uint32) * 0x2b0c, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.error_ingress_shaping_max_replication_multicast_id_reg.error_ingress_shaping_max_replication_multicast_id), sizeof(uint32) * 0x2b0c, sizeof(uint32) * 0x0000, 13, 0);

  /* Max Replications */
  SOC_PB_DB_REG_SET(Soc_pb_regs.irr.max_replications_reg, sizeof(uint32) * 0x2b0d, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.max_replications_reg.max_replications), sizeof(uint32) * 0x2b0d, sizeof(uint32) * 0x0000, 12, 0);

  /* Fabric Multicast Base Queue */
  SOC_PB_DB_REG_SET(Soc_pb_regs.irr.egress_or_fabric_multicast_base_queue_reg, sizeof(uint32) * 0x2b0e, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.egress_or_fabric_multicast_base_queue_reg.egress_or_fabric_multicast_base_queue_register), sizeof(uint32) * 0x2b0e, sizeof(uint32) * 0x0000, 15, 0);

  /* Resequencer Configuration */
  SOC_PB_DB_REG_SET(Soc_pb_regs.irr.resequencer_configuration_reg, sizeof(uint32) * 0x2b0f, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.resequencer_configuration_reg.resequencer_mode), sizeof(uint32) * 0x2b0f, sizeof(uint32) * 0x0000, 1, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.resequencer_configuration_reg.resequencer_bypass_enable), sizeof(uint32) * 0x2b0f, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.resequencer_configuration_reg.resequencer_fast_enable), sizeof(uint32) * 0x2b0f, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.resequencer_configuration_reg.resequencer0_flush), sizeof(uint32) * 0x2b0f, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.resequencer_configuration_reg.resequencer1_flush), sizeof(uint32) * 0x2b0f, sizeof(uint32) * 0x0000, 5, 5);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.resequencer_configuration_reg.resequencer2_flush), sizeof(uint32) * 0x2b0f, sizeof(uint32) * 0x0000, 6, 6);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.resequencer_configuration_reg.resequencer_drop_out_of_seq), sizeof(uint32) * 0x2b0f, sizeof(uint32) * 0x0000, 7, 7);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.resequencer_configuration_reg.resequencer_fifo_full_mark), sizeof(uint32) * 0x2b0f, sizeof(uint32) * 0x0000, 27, 16);

  /* Resequencer Ports */
  SOC_PB_DB_REG_SET(Soc_pb_regs.irr.resequencer_ports_reg, sizeof(uint32) * 0x2b10, sizeof(uint32) * 0x0000);
  for (fld_idx = 0; fld_idx < SOC_PB_REG_NOF_RESEQS; fld_idx++)
  {
    SOC_PB_DB_REG_FLD_SET(
      &(Soc_pb_regs.irr.resequencer_ports_reg.resequencer_port[fld_idx]),
      sizeof(uint32) * 0x2b10,
      sizeof(uint32) * 0x0000,
      6 + 8*fld_idx,
      0 + 8*fld_idx
    );
  }
  
  /* Resequencer Thresholds */
  SOC_PB_DB_REG_SET(Soc_pb_regs.irr.resequencer_thresholds_reg, sizeof(uint32) * 0x2b11, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.resequencer_thresholds_reg.resequencer_fifo_th), sizeof(uint32) * 0x2b11, sizeof(uint32) * 0x0000, 11, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.resequencer_thresholds_reg.resequencer_no_activity_th), sizeof(uint32) * 0x2b11, sizeof(uint32) * 0x0000, 31, 12);

  /* Resequencer Fifo Index */
  for (reg_idx = 0; reg_idx < SOC_PB_IRR_RESEQUENCER_FIFO_INDEX_REG_MULT_NOF_REGS; reg_idx++)
  {
    SOC_PB_DB_REG_SET(
        Soc_pb_regs.irr.resequencer_fifo_index_reg[reg_idx],
        sizeof(uint32) * (0x2b12 +reg_idx),
        sizeof(uint32) * 0x0000
      );

    for (fld_idx = 0; fld_idx < SOC_PB_REG_NOF_IRR_RESEQ_PORT_PER_FIFO; fld_idx++)
    {
      SOC_PB_DB_REG_FLD_SET(
        &(Soc_pb_regs.irr.resequencer_fifo_index_reg[reg_idx].resequencer_fifo_index[fld_idx]),
        sizeof(uint32) * (0x2b12 +reg_idx),
        sizeof(uint32) * 0x0000,
        3 + 4*fld_idx,
        0 + 4*fld_idx
      );
    }
  }

  /* Resequencer Fifo Valid */
  SOC_PB_DB_REG_SET(Soc_pb_regs.irr.resequencer_fifo_valid_reg, sizeof(uint32) * 0x2b14, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.resequencer_fifo_valid_reg.resequencer_fifo_valid), sizeof(uint32) * 0x2b14, sizeof(uint32) * 0x0000, 11, 0);

  /* Resequencer Error Overflow */
  SOC_PB_DB_REG_SET(Soc_pb_regs.irr.resequencer_error_overflow_reg, sizeof(uint32) * 0x2b15, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.resequencer_error_overflow_reg.resequencer0_error_out_of_seq_ovf), sizeof(uint32) * 0x2b15, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.resequencer_error_overflow_reg.resequencer0_error_out_of_sync_ovf), sizeof(uint32) * 0x2b15, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.resequencer_error_overflow_reg.resequencer1_error_out_of_seq_ovf), sizeof(uint32) * 0x2b15, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.resequencer_error_overflow_reg.resequencer1_error_out_of_sync_ovf), sizeof(uint32) * 0x2b15, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.resequencer_error_overflow_reg.resequencer2_error_out_of_seq_ovf), sizeof(uint32) * 0x2b15, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.resequencer_error_overflow_reg.resequencer2_error_out_of_sync_ovf), sizeof(uint32) * 0x2b15, sizeof(uint32) * 0x0000, 5, 5);

  /* Resequencer Status[0..2] */
  for(reg_idx = 0; reg_idx < SOC_PB_IRR_REGS_RESEQUENCER_STATUS_REG_ARRAY_SIZE; reg_idx++)
  {
    SOC_PB_DB_REG_SET(Soc_pb_regs.irr.resequencer_status_reg[reg_idx], sizeof(uint32) * (0x2b16 + (reg_idx * 2)), sizeof(uint32) * 0x0000);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.resequencer_status_reg[reg_idx].resequencer_next_sn), sizeof(uint32) * (0x2b16 + (reg_idx * 2)), sizeof(uint32) * 0x0000, 15, 0);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.resequencer_status_reg[reg_idx].resequencer_next_sn_valid), sizeof(uint32) * (0x2b16 + (reg_idx * 2)), sizeof(uint32) * 0x0000, 16, 16);
  }

  /* Resequencer Errors[0..2] */
  for(reg_idx = 0; reg_idx < SOC_PB_IRR_REGS_RESEQUENCER_ERRORS_REG_ARRAY_SIZE; reg_idx++)
  {
    SOC_PB_DB_REG_SET(Soc_pb_regs.irr.resequencer_errors_reg[reg_idx], sizeof(uint32) * (0x2b17 + (reg_idx * 2)), sizeof(uint32) * 0x0000);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.resequencer_errors_reg[reg_idx].resequencer_error_out_of_seq), sizeof(uint32) * (0x2b17 + (reg_idx * 2)), sizeof(uint32) * 0x0000, 15, 0);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.irr.resequencer_errors_reg[reg_idx].resequencer_error_out_of_sync), sizeof(uint32) * (0x2b17 + (reg_idx * 2)), sizeof(uint32) * 0x0000, 31, 16);
  }
}

/* Block registers initialization: IHP  */
STATIC void
  soc_pb_regs_init_IHP(void)
{
  uint32
    reg_ndx;

  Soc_pb_regs.ihp.nof_instances = SOC_PB_BLK_NOF_INSTANCES_IHP;
  Soc_pb_regs.ihp.addr.base = sizeof(uint32) * 0x6000;
  Soc_pb_regs.ihp.addr.step = sizeof(uint32) * 0x0000;

  /* Interrupt Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ihp.interrupt_reg, sizeof(uint32) * 0x6000, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.interrupt_reg.isem_interrupt), sizeof(uint32) * 0x6000, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.interrupt_reg.mact_interrupt), sizeof(uint32) * 0x6000, sizeof(uint32) * 0x0000, 1, 1);

  /* Isem Interrupt Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ihp.isem_interrupt_reg, sizeof(uint32) * 0x6001, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.isem_interrupt_reg.isem_error_cam_table_full), sizeof(uint32) * 0x6001, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.isem_interrupt_reg.isem_error_table_coherency), sizeof(uint32) * 0x6001, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.isem_interrupt_reg.isem_error_delete_unknown_key), sizeof(uint32) * 0x6001, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.isem_interrupt_reg.isem_error_reached_max_entry_limit), sizeof(uint32) * 0x6001, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.isem_interrupt_reg.isem_warning_inserted_existing), sizeof(uint32) * 0x6001, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.isem_interrupt_reg.isem_management_unit_failure_valid), sizeof(uint32) * 0x6001, sizeof(uint32) * 0x0000, 5, 5);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.isem_interrupt_reg.isem_management_completed), sizeof(uint32) * 0x6001, sizeof(uint32) * 0x0000, 6, 6);

  /* Mact Interrupt Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ihp.mact_interrupt_reg, sizeof(uint32) * 0x6002, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.mact_interrupt_reg.mact_error_cam_table_full), sizeof(uint32) * 0x6002, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.mact_interrupt_reg.mact_error_table_coherency), sizeof(uint32) * 0x6002, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.mact_interrupt_reg.mact_error_delete_unknown_key), sizeof(uint32) * 0x6002, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.mact_interrupt_reg.mact_error_reached_max_entry_limit), sizeof(uint32) * 0x6002, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.mact_interrupt_reg.mact_warning_inserted_existing), sizeof(uint32) * 0x6002, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.mact_interrupt_reg.mact_error_learn_request_over_static), sizeof(uint32) * 0x6002, sizeof(uint32) * 0x0000, 5, 5);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.mact_interrupt_reg.mact_warning_learn_over_existing), sizeof(uint32) * 0x6002, sizeof(uint32) * 0x0000, 6, 6);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.mact_interrupt_reg.mact_error_change_fail_non_exist), sizeof(uint32) * 0x6002, sizeof(uint32) * 0x0000, 7, 7);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.mact_interrupt_reg.mact_error_change_request_over_static), sizeof(uint32) * 0x6002, sizeof(uint32) * 0x0000, 8, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.mact_interrupt_reg.mact_warning_change_non_exist_from_other), sizeof(uint32) * 0x6002, sizeof(uint32) * 0x0000, 9, 9);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.mact_interrupt_reg.mact_warning_change_non_exist_from_self), sizeof(uint32) * 0x6002, sizeof(uint32) * 0x0000, 10, 10);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.mact_interrupt_reg.mact_management_unit_failure_valid), sizeof(uint32) * 0x6002, sizeof(uint32) * 0x0000, 11, 11);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.mact_interrupt_reg.mact_mngmnt_req_fid_exceed_limit), sizeof(uint32) * 0x6002, sizeof(uint32) * 0x0000, 12, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.mact_interrupt_reg.mact_mngmnt_req_fid_exceed_limit_static_allowed), sizeof(uint32) * 0x6002, sizeof(uint32) * 0x0000, 13, 13);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.mact_interrupt_reg.mact_mngmnt_req_system_vsi_not_found), sizeof(uint32) * 0x6002, sizeof(uint32) * 0x0000, 14, 14);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.mact_interrupt_reg.mact_event_ready), sizeof(uint32) * 0x6002, sizeof(uint32) * 0x0000, 15, 15);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.mact_interrupt_reg.mact_event_fifo_event_drop), sizeof(uint32) * 0x6002, sizeof(uint32) * 0x0000, 16, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.mact_interrupt_reg.mact_event_fifo_high_threshold_reached), sizeof(uint32) * 0x6002, sizeof(uint32) * 0x0000, 17, 17);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.mact_interrupt_reg.mact_reply_ready), sizeof(uint32) * 0x6002, sizeof(uint32) * 0x0000, 18, 18);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.mact_interrupt_reg.mact_reply_fifo_reply_drop), sizeof(uint32) * 0x6002, sizeof(uint32) * 0x0000, 19, 19);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.mact_interrupt_reg.mact_lookup_burst_fifo_drop), sizeof(uint32) * 0x6002, sizeof(uint32) * 0x0000, 20, 20);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.mact_interrupt_reg.mact_age_reached_end_index), sizeof(uint32) * 0x6002, sizeof(uint32) * 0x0000, 21, 21);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.mact_interrupt_reg.mact_flu_reached_end_index), sizeof(uint32) * 0x6002, sizeof(uint32) * 0x0000, 22, 22);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.mact_interrupt_reg.mact_amsg_drop), sizeof(uint32) * 0x6002, sizeof(uint32) * 0x0000, 23, 23);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.mact_interrupt_reg.mact_fmsg_drop), sizeof(uint32) * 0x6002, sizeof(uint32) * 0x0000, 24, 24);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.mact_interrupt_reg.mact_lookup_request_contention), sizeof(uint32) * 0x6002, sizeof(uint32) * 0x0000, 25, 25);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.mact_interrupt_reg.mact_src_or_ll_lookup_on_wrong_cycle), sizeof(uint32) * 0x6002, sizeof(uint32) * 0x0000, 26, 26);

  /* Interrupt Mask Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ihp.interrupt_mask_reg, sizeof(uint32) * 0x6010, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.interrupt_mask_reg.isem_interrupt_mask), sizeof(uint32) * 0x6010, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.interrupt_mask_reg.mact_interrupt_mask), sizeof(uint32) * 0x6010, sizeof(uint32) * 0x0000, 1, 1);

  /* Isem Interrupt Mask Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ihp.isem_interrupt_mask_reg, sizeof(uint32) * 0x6011, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.isem_interrupt_mask_reg.isem_error_cam_table_full_mask), sizeof(uint32) * 0x6011, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.isem_interrupt_mask_reg.isem_error_table_coherency_mask), sizeof(uint32) * 0x6011, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.isem_interrupt_mask_reg.isem_error_delete_unknown_key_mask), sizeof(uint32) * 0x6011, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.isem_interrupt_mask_reg.isem_error_reached_max_entry_limit_mask), sizeof(uint32) * 0x6011, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.isem_interrupt_mask_reg.isem_warning_inserted_existing_mask), sizeof(uint32) * 0x6011, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.isem_interrupt_mask_reg.isem_management_unit_failure_valid_mask), sizeof(uint32) * 0x6011, sizeof(uint32) * 0x0000, 5, 5);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.isem_interrupt_mask_reg.isem_management_completed_mask), sizeof(uint32) * 0x6011, sizeof(uint32) * 0x0000, 6, 6);

  /* Mact Interrupt Mask Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ihp.mact_interrupt_mask_reg, sizeof(uint32) * 0x6012, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.mact_interrupt_mask_reg.mact_error_cam_table_full_mask), sizeof(uint32) * 0x6012, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.mact_interrupt_mask_reg.mact_error_table_coherency_mask), sizeof(uint32) * 0x6012, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.mact_interrupt_mask_reg.mact_error_delete_unknown_key_mask), sizeof(uint32) * 0x6012, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.mact_interrupt_mask_reg.mact_error_reached_max_entry_limit_mask), sizeof(uint32) * 0x6012, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.mact_interrupt_mask_reg.mact_warning_inserted_existing_mask), sizeof(uint32) * 0x6012, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.mact_interrupt_mask_reg.mact_error_learn_request_over_static_mask), sizeof(uint32) * 0x6012, sizeof(uint32) * 0x0000, 5, 5);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.mact_interrupt_mask_reg.mact_warning_learn_over_existing_mask), sizeof(uint32) * 0x6012, sizeof(uint32) * 0x0000, 6, 6);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.mact_interrupt_mask_reg.mact_error_change_fail_non_exist_mask), sizeof(uint32) * 0x6012, sizeof(uint32) * 0x0000, 7, 7);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.mact_interrupt_mask_reg.mact_error_change_request_over_static_mask), sizeof(uint32) * 0x6012, sizeof(uint32) * 0x0000, 8, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.mact_interrupt_mask_reg.mact_warning_change_non_exist_from_other_mask), sizeof(uint32) * 0x6012, sizeof(uint32) * 0x0000, 9, 9);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.mact_interrupt_mask_reg.mact_warning_change_non_exist_from_self_mask), sizeof(uint32) * 0x6012, sizeof(uint32) * 0x0000, 10, 10);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.mact_interrupt_mask_reg.mact_management_unit_failure_valid_mask), sizeof(uint32) * 0x6012, sizeof(uint32) * 0x0000, 11, 11);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.mact_interrupt_mask_reg.mact_mngmnt_req_fid_exceed_limit_mask), sizeof(uint32) * 0x6012, sizeof(uint32) * 0x0000, 12, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.mact_interrupt_mask_reg.mact_mngmnt_req_fid_exceed_limit_static_allowed_mask), sizeof(uint32) * 0x6012, sizeof(uint32) * 0x0000, 13, 13);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.mact_interrupt_mask_reg.mact_mngmnt_req_system_vsi_not_found_mask), sizeof(uint32) * 0x6012, sizeof(uint32) * 0x0000, 14, 14);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.mact_interrupt_mask_reg.mact_event_ready_mask), sizeof(uint32) * 0x6012, sizeof(uint32) * 0x0000, 15, 15);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.mact_interrupt_mask_reg.mact_event_fifo_event_drop_mask), sizeof(uint32) * 0x6012, sizeof(uint32) * 0x0000, 16, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.mact_interrupt_mask_reg.mact_event_fifo_high_threshold_reached_mask), sizeof(uint32) * 0x6012, sizeof(uint32) * 0x0000, 17, 17);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.mact_interrupt_mask_reg.mact_reply_ready_mask), sizeof(uint32) * 0x6012, sizeof(uint32) * 0x0000, 18, 18);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.mact_interrupt_mask_reg.mact_reply_fifo_reply_drop_mask), sizeof(uint32) * 0x6012, sizeof(uint32) * 0x0000, 19, 19);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.mact_interrupt_mask_reg.mact_lookup_burst_fifo_drop_mask), sizeof(uint32) * 0x6012, sizeof(uint32) * 0x0000, 20, 20);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.mact_interrupt_mask_reg.mact_age_reached_end_index_mask), sizeof(uint32) * 0x6012, sizeof(uint32) * 0x0000, 21, 21);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.mact_interrupt_mask_reg.mact_flu_reached_end_index_mask), sizeof(uint32) * 0x6012, sizeof(uint32) * 0x0000, 22, 22);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.mact_interrupt_mask_reg.mact_amsg_drop_mask), sizeof(uint32) * 0x6012, sizeof(uint32) * 0x0000, 23, 23);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.mact_interrupt_mask_reg.mact_fmsg_drop_mask), sizeof(uint32) * 0x6012, sizeof(uint32) * 0x0000, 24, 24);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.mact_interrupt_mask_reg.mact_lookup_request_contention_mask), sizeof(uint32) * 0x6012, sizeof(uint32) * 0x0000, 25, 25);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.mact_interrupt_mask_reg.mact_src_or_ll_lookup_on_wrong_cycle_mask), sizeof(uint32) * 0x6012, sizeof(uint32) * 0x0000, 26, 26);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ihp.indirect_command_wr_data_reg[0], sizeof(uint32) * 0x6020, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.indirect_command_wr_data_reg[0].indirect_command_wr_data), sizeof(uint32) * 0x6020, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ihp.indirect_command_wr_data_reg[1], sizeof(uint32) * 0x6021, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.indirect_command_wr_data_reg[1].indirect_command_wr_data), sizeof(uint32) * 0x6021, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ihp.indirect_command_wr_data_reg[2], sizeof(uint32) * 0x6022, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.indirect_command_wr_data_reg[2].indirect_command_wr_data), sizeof(uint32) * 0x6022, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ihp.indirect_command_wr_data_reg[3], sizeof(uint32) * 0x6023, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.indirect_command_wr_data_reg[3].indirect_command_wr_data), sizeof(uint32) * 0x6023, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ihp.indirect_command_wr_data_reg[4], sizeof(uint32) * 0x6024, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.indirect_command_wr_data_reg[4].indirect_command_wr_data), sizeof(uint32) * 0x6024, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ihp.indirect_command_wr_data_reg[5], sizeof(uint32) * 0x6025, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.indirect_command_wr_data_reg[5].indirect_command_wr_data), sizeof(uint32) * 0x6025, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ihp.indirect_command_wr_data_reg[6], sizeof(uint32) * 0x6026, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.indirect_command_wr_data_reg[6].indirect_command_wr_data), sizeof(uint32) * 0x6026, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ihp.indirect_command_wr_data_reg[7], sizeof(uint32) * 0x6027, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.indirect_command_wr_data_reg[7].indirect_command_wr_data), sizeof(uint32) * 0x6027, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ihp.indirect_command_wr_data_reg[8], sizeof(uint32) * 0x6028, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.indirect_command_wr_data_reg[8].indirect_command_wr_data), sizeof(uint32) * 0x6028, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ihp.indirect_command_wr_data_reg[9], sizeof(uint32) * 0x6029, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.indirect_command_wr_data_reg[9].indirect_command_wr_data), sizeof(uint32) * 0x6029, sizeof(uint32) * 0x0000, 21, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ihp.indirect_command_rd_data_reg[0], sizeof(uint32) * 0x6030, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.indirect_command_rd_data_reg[0].indirect_command_rd_data), sizeof(uint32) * 0x6030, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ihp.indirect_command_rd_data_reg[1], sizeof(uint32) * 0x6031, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.indirect_command_rd_data_reg[1].indirect_command_rd_data), sizeof(uint32) * 0x6031, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ihp.indirect_command_rd_data_reg[2], sizeof(uint32) * 0x6032, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.indirect_command_rd_data_reg[2].indirect_command_rd_data), sizeof(uint32) * 0x6032, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ihp.indirect_command_rd_data_reg[3], sizeof(uint32) * 0x6033, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.indirect_command_rd_data_reg[3].indirect_command_rd_data), sizeof(uint32) * 0x6033, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ihp.indirect_command_rd_data_reg[4], sizeof(uint32) * 0x6034, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.indirect_command_rd_data_reg[4].indirect_command_rd_data), sizeof(uint32) * 0x6034, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ihp.indirect_command_rd_data_reg[5], sizeof(uint32) * 0x6035, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.indirect_command_rd_data_reg[5].indirect_command_rd_data), sizeof(uint32) * 0x6035, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ihp.indirect_command_rd_data_reg[6], sizeof(uint32) * 0x6036, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.indirect_command_rd_data_reg[6].indirect_command_rd_data), sizeof(uint32) * 0x6036, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ihp.indirect_command_rd_data_reg[7], sizeof(uint32) * 0x6037, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.indirect_command_rd_data_reg[7].indirect_command_rd_data), sizeof(uint32) * 0x6037, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ihp.indirect_command_rd_data_reg[8], sizeof(uint32) * 0x6038, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.indirect_command_rd_data_reg[8].indirect_command_rd_data), sizeof(uint32) * 0x6038, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ihp.indirect_command_rd_data_reg[9], sizeof(uint32) * 0x6039, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.indirect_command_rd_data_reg[9].indirect_command_rd_data), sizeof(uint32) * 0x6039, sizeof(uint32) * 0x0000, 21, 0);

  /* Indirect Command */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ihp.indirect_command_reg, sizeof(uint32) * 0x6040, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.indirect_command_reg.indirect_command_trigger), sizeof(uint32) * 0x6040, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.indirect_command_reg.indirect_command_trigger_on_data), sizeof(uint32) * 0x6040, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.indirect_command_reg.indirect_command_count), sizeof(uint32) * 0x6040, sizeof(uint32) * 0x0000, 15, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.indirect_command_reg.indirect_command_timeout), sizeof(uint32) * 0x6040, sizeof(uint32) * 0x0000, 30, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.indirect_command_reg.indirect_command_status), sizeof(uint32) * 0x6040, sizeof(uint32) * 0x0000, 31, 31);

  /* Indirect Command Address */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ihp.indirect_command_address_reg, sizeof(uint32) * 0x6041, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.indirect_command_address_reg.indirect_command_addr), sizeof(uint32) * 0x6041, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.indirect_command_address_reg.indirect_command_type), sizeof(uint32) * 0x6041, sizeof(uint32) * 0x0000, 31, 31);

  /* Indirect Command Data Increment */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ihp.indirect_command_data_increment_reg[0], sizeof(uint32) * 0x6042, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.indirect_command_data_increment_reg[0].indirect_command_data_increment), sizeof(uint32) * 0x6042, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Data Increment */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ihp.indirect_command_data_increment_reg[1], sizeof(uint32) * 0x6043, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.indirect_command_data_increment_reg[1].indirect_command_data_increment), sizeof(uint32) * 0x6043, sizeof(uint32) * 0x0000, 31, 0);

  /* Gtimer Configuration */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ihp.gtimer_configuration_reg, sizeof(uint32) * 0x6054, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.gtimer_configuration_reg.gtimer_cycle), sizeof(uint32) * 0x6054, sizeof(uint32) * 0x0000, 29, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.gtimer_configuration_reg.gtimer_enable), sizeof(uint32) * 0x6054, sizeof(uint32) * 0x0000, 30, 30);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.gtimer_configuration_reg.gtimer_reset_on_trigger), sizeof(uint32) * 0x6054, sizeof(uint32) * 0x0000, 31, 31);

  /* Gtimer Trigger */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ihp.gtimer_trigger_reg, sizeof(uint32) * 0x6055, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.gtimer_trigger_reg.gtimer_trigger), sizeof(uint32) * 0x6055, sizeof(uint32) * 0x0000, 0, 0);

  /* Debug*/
  SOC_PB_DB_REG_SET(Soc_pb_regs.ihp.ihp_debug_reg, sizeof(uint32) * 0x6056, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.ihp_debug_reg.dbg_addr), sizeof(uint32) * 0x6056, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.ihp_debug_reg.enable), sizeof(uint32) * 0x6056, sizeof(uint32) * 0x0000, 31, 31);

  /* Debug*/
  SOC_PB_DB_REG_SET(Soc_pb_regs.ihp.ihp_debug_res_reg, sizeof(uint32) * 0x6057, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.ihp_debug_res_reg.val), sizeof(uint32) * 0x6057, sizeof(uint32) * 0x0000, 255, 0);

  Soc_pb_regs.ihp.nof_instances = SOC_PB_BLK_NOF_INSTANCES_IHP;
  Soc_pb_regs.ihp.addr.base = sizeof(uint32) * 0x6000;
  Soc_pb_regs.ihp.addr.step = sizeof(uint32) * 0x0000;

  /* Ihp Enablers */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ihp.ihp_enablers_reg, sizeof(uint32) * 0x6080, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.ihp_enablers_reg.enable_data_path), sizeof(uint32) * 0x6080, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.ihp_enablers_reg.accept_one_packet), sizeof(uint32) * 0x6080, sizeof(uint32) * 0x0000, 28, 28);

  /* Debug Header */
  for (reg_ndx = 0; reg_ndx < SOC_PB_NOF_DEBUG_HEADER_REGS; reg_ndx++)
  {
    SOC_PB_DB_REG_SET(Soc_pb_regs.ihp.debug_header_reg[reg_ndx], sizeof(uint32) * (0x6090 + reg_ndx), 0x0000);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.debug_header_reg[reg_ndx].debug_header), sizeof(uint32) * (0x6090 + reg_ndx), 0x0000, 31, 0);
  }

  /* Last Received Port */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ihp.debug_port_type_reg, sizeof(uint32) * 0x60b1, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.debug_port_type_reg.last_rcvd_tm_port), sizeof(uint32) * 0x60b1, sizeof(uint32) * 0x0000, 6, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.debug_port_type_reg.last_rcvd_packet_size), sizeof(uint32) * 0x60b1, sizeof(uint32) * 0x0000, 14, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.debug_port_type_reg.last_rcvd_valid), sizeof(uint32) * 0x60b1, sizeof(uint32) * 0x0000, 16, 16);

  /* Rcvd Packet Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ihp.rcvd_packet_counter_reg, sizeof(uint32) * 0x60b2, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.rcvd_packet_counter_reg.rcvd_packet_counter), sizeof(uint32) * 0x60b2, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihp.rcvd_packet_counter_reg.rcvd_packet_counter_overflow), sizeof(uint32) * 0x60b2, sizeof(uint32) * 0x0000, 31, 31);
}

/* Block registers initialization: IHB  */
STATIC void
  soc_pb_regs_init_IHB(void)
{
  uint8
    reg_ndx,
    fld_ndx;

  Soc_pb_regs.ihb.nof_instances = SOC_PB_BLK_NOF_INSTANCES_IHB;
  Soc_pb_regs.ihb.addr.base = sizeof(uint32) * 0x6400;
  Soc_pb_regs.ihb.addr.step = sizeof(uint32) * 0x0000;

  /* Interrupt Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ihb.interrupt_reg, sizeof(uint32) * 0x6400, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.interrupt_reg.invalid_destination_valid), sizeof(uint32) * 0x6400, sizeof(uint32) * 0x0000, 15, 15);

  /* Interrupt Mask Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ihb.interrupt_mask_reg, 0x6410, 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.interrupt_mask_reg.invalid_destination_valid_mask), 0x6410, 0x0000, 15, 15);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ihb.indirect_command_wr_data_reg[0], sizeof(uint32) * 0x6420, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.indirect_command_wr_data_reg[0].indirect_command_wr_data), sizeof(uint32) * 0x6420, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ihb.indirect_command_wr_data_reg[1], sizeof(uint32) * 0x6421, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.indirect_command_wr_data_reg[1].indirect_command_wr_data), sizeof(uint32) * 0x6421, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ihb.indirect_command_wr_data_reg[2], sizeof(uint32) * 0x6422, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.indirect_command_wr_data_reg[2].indirect_command_wr_data), sizeof(uint32) * 0x6422, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ihb.indirect_command_wr_data_reg[3], sizeof(uint32) * 0x6423, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.indirect_command_wr_data_reg[3].indirect_command_wr_data), sizeof(uint32) * 0x6423, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ihb.indirect_command_wr_data_reg[4], sizeof(uint32) * 0x6424, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.indirect_command_wr_data_reg[4].indirect_command_wr_data), sizeof(uint32) * 0x6424, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ihb.indirect_command_wr_data_reg[5], sizeof(uint32) * 0x6425, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.indirect_command_wr_data_reg[5].indirect_command_wr_data), sizeof(uint32) * 0x6425, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ihb.indirect_command_wr_data_reg[6], sizeof(uint32) * 0x6426, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.indirect_command_wr_data_reg[6].indirect_command_wr_data), sizeof(uint32) * 0x6426, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ihb.indirect_command_wr_data_reg[7], sizeof(uint32) * 0x6427, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.indirect_command_wr_data_reg[7].indirect_command_wr_data), sizeof(uint32) * 0x6427, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ihb.indirect_command_wr_data_reg[8], sizeof(uint32) * 0x6428, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.indirect_command_wr_data_reg[8].indirect_command_wr_data), sizeof(uint32) * 0x6428, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ihb.indirect_command_wr_data_reg[9], sizeof(uint32) * 0x6429, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.indirect_command_wr_data_reg[9].indirect_command_wr_data), sizeof(uint32) * 0x6429, sizeof(uint32) * 0x0000, 21, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ihb.indirect_command_rd_data_reg[0], sizeof(uint32) * 0x6430, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.indirect_command_rd_data_reg[0].indirect_command_rd_data), sizeof(uint32) * 0x6430, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ihb.indirect_command_rd_data_reg[1], sizeof(uint32) * 0x6431, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.indirect_command_rd_data_reg[1].indirect_command_rd_data), sizeof(uint32) * 0x6431, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ihb.indirect_command_rd_data_reg[2], sizeof(uint32) * 0x6432, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.indirect_command_rd_data_reg[2].indirect_command_rd_data), sizeof(uint32) * 0x6432, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ihb.indirect_command_rd_data_reg[3], sizeof(uint32) * 0x6433, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.indirect_command_rd_data_reg[3].indirect_command_rd_data), sizeof(uint32) * 0x6433, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ihb.indirect_command_rd_data_reg[4], sizeof(uint32) * 0x6434, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.indirect_command_rd_data_reg[4].indirect_command_rd_data), sizeof(uint32) * 0x6434, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ihb.indirect_command_rd_data_reg[5], sizeof(uint32) * 0x6435, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.indirect_command_rd_data_reg[5].indirect_command_rd_data), sizeof(uint32) * 0x6435, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ihb.indirect_command_rd_data_reg[6], sizeof(uint32) * 0x6436, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.indirect_command_rd_data_reg[6].indirect_command_rd_data), sizeof(uint32) * 0x6436, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ihb.indirect_command_rd_data_reg[7], sizeof(uint32) * 0x6437, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.indirect_command_rd_data_reg[7].indirect_command_rd_data), sizeof(uint32) * 0x6437, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ihb.indirect_command_rd_data_reg[8], sizeof(uint32) * 0x6438, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.indirect_command_rd_data_reg[8].indirect_command_rd_data), sizeof(uint32) * 0x6438, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ihb.indirect_command_rd_data_reg[9], sizeof(uint32) * 0x6439, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.indirect_command_rd_data_reg[9].indirect_command_rd_data), sizeof(uint32) * 0x6439, sizeof(uint32) * 0x0000, 21, 0);

  /* Indirect Command */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ihb.indirect_command_reg, sizeof(uint32) * 0x6440, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.indirect_command_reg.indirect_command_trigger), sizeof(uint32) * 0x6440, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.indirect_command_reg.indirect_command_trigger_on_data), sizeof(uint32) * 0x6440, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.indirect_command_reg.indirect_command_count), sizeof(uint32) * 0x6440, sizeof(uint32) * 0x0000, 15, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.indirect_command_reg.indirect_command_timeout), sizeof(uint32) * 0x6440, sizeof(uint32) * 0x0000, 30, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.indirect_command_reg.indirect_command_status), sizeof(uint32) * 0x6440, sizeof(uint32) * 0x0000, 31, 31);

  /* Indirect Command Address */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ihb.indirect_command_address_reg, sizeof(uint32) * 0x6441, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.indirect_command_address_reg.indirect_command_addr), sizeof(uint32) * 0x6441, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.indirect_command_address_reg.indirect_command_type), sizeof(uint32) * 0x6441, sizeof(uint32) * 0x0000, 31, 31);

  /* Indirect Command Data Increment */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ihb.indirect_command_data_increment_reg[0], sizeof(uint32) * 0x6442, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.indirect_command_data_increment_reg[0].indirect_command_data_increment), sizeof(uint32) * 0x6442, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Data Increment */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ihb.indirect_command_data_increment_reg[1], sizeof(uint32) * 0x6443, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.indirect_command_data_increment_reg[1].indirect_command_data_increment), sizeof(uint32) * 0x6443, sizeof(uint32) * 0x0000, 31, 0);

  /* Gtimer Configuration */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ihb.gtimer_configuration_reg, sizeof(uint32) * 0x6454, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.gtimer_configuration_reg.gtimer_cycle), sizeof(uint32) * 0x6454, sizeof(uint32) * 0x0000, 29, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.gtimer_configuration_reg.gtimer_enable), sizeof(uint32) * 0x6454, sizeof(uint32) * 0x0000, 30, 30);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.gtimer_configuration_reg.gtimer_reset_on_trigger), sizeof(uint32) * 0x6454, sizeof(uint32) * 0x0000, 31, 31);

  /* Gtimer Trigger */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ihb.gtimer_trigger_reg, sizeof(uint32) * 0x6455, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.gtimer_trigger_reg.gtimer_trigger), sizeof(uint32) * 0x6455, sizeof(uint32) * 0x0000, 0, 0);

  /* Debug*/
  SOC_PB_DB_REG_SET(Soc_pb_regs.ihb.ihb_debug_reg, sizeof(uint32) * 0x6456, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.ihb_debug_reg.dbg_addr), sizeof(uint32) * 0x6456, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.ihb_debug_reg.enable), sizeof(uint32) * 0x6456, sizeof(uint32) * 0x0000, 31, 31);

  /* Debug*/
  SOC_PB_DB_REG_SET(Soc_pb_regs.ihb.ihb_debug_res_reg, sizeof(uint32) * 0x6457, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.ihb_debug_res_reg.val), sizeof(uint32) * 0x6457, sizeof(uint32) * 0x0000, 255, 0);

  /* Lag Lb Key Cfg */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ihb.lag_lb_key_cfg_reg, sizeof(uint32) * 0x6560, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.lag_lb_key_cfg_reg.lag_lb_key_seed), sizeof(uint32) * 0x6560, sizeof(uint32) * 0x0000, 7, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.lag_lb_key_cfg_reg.lag_lb_hash_index), sizeof(uint32) * 0x6560, sizeof(uint32) * 0x0000, 10, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.lag_lb_key_cfg_reg.lag_lb_key_use_in_port), sizeof(uint32) * 0x6560, sizeof(uint32) * 0x0000, 11, 11);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.lag_lb_key_cfg_reg.lag_lb_key_shift), sizeof(uint32) * 0x6560, sizeof(uint32) * 0x0000, 14, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.lag_lb_key_cfg_reg.lb_mpls_control_word), sizeof(uint32) * 0x6560, sizeof(uint32) * 0x0000, 15, 15);

  /* Tm Domain */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ihb.tm_domain_reg, sizeof(uint32) * 0x6591, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.tm_domain_reg.tm_domain), sizeof(uint32) * 0x6591, sizeof(uint32) * 0x0000, 3, 0);

  /* Vsq Tc Threshold */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ihb.vsq_tc_threshold_reg, sizeof(uint32) * 0x6592, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.vsq_tc_threshold_reg.vsq_tc_threshold), sizeof(uint32) * 0x6592, sizeof(uint32) * 0x0000, 2, 0);

  /* Invalid Destination */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ihb.invalid_destination_reg, sizeof(uint32) * 0x6594, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.invalid_destination_reg.invalid_destination_destination), sizeof(uint32) * 0x6594, sizeof(uint32) * 0x0000, 15, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.invalid_destination_reg.invalid_destination_source), sizeof(uint32) * 0x6594, sizeof(uint32) * 0x0000, 16, 16);
  /* PMFGeneral Configuration0 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ihb.pmfgeneral_configuration0_reg, sizeof(uint32) * 0x6500, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.pmfgeneral_configuration0_reg.destination_action_enable), sizeof(uint32) * 0x6500, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.pmfgeneral_configuration0_reg.dp_action_enable), sizeof(uint32) * 0x6500, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.pmfgeneral_configuration0_reg.dp_meter_cmd_action_enable), sizeof(uint32) * 0x6500, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.pmfgeneral_configuration0_reg.tc_action_enable), sizeof(uint32) * 0x6500, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.pmfgeneral_configuration0_reg.forward_action_enable), sizeof(uint32) * 0x6500, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.pmfgeneral_configuration0_reg.snoop_action_enable), sizeof(uint32) * 0x6500, sizeof(uint32) * 0x0000, 5, 5);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.pmfgeneral_configuration0_reg.mirror_action_enable), sizeof(uint32) * 0x6500, sizeof(uint32) * 0x0000, 6, 6);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.pmfgeneral_configuration0_reg.outbound_mirror_disable_action_enable), sizeof(uint32) * 0x6500, sizeof(uint32) * 0x0000, 7, 7);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.pmfgeneral_configuration0_reg.exclude_source_action_enable), sizeof(uint32) * 0x6500, sizeof(uint32) * 0x0000, 8, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.pmfgeneral_configuration0_reg.ingress_shaping_action_enable), sizeof(uint32) * 0x6500, sizeof(uint32) * 0x0000, 9, 9);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.pmfgeneral_configuration0_reg.meter_action_enable), sizeof(uint32) * 0x6500, sizeof(uint32) * 0x0000, 10, 10);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.pmfgeneral_configuration0_reg.counter_action_enable), sizeof(uint32) * 0x6500, sizeof(uint32) * 0x0000, 11, 11);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.pmfgeneral_configuration0_reg.statistics_action_enable), sizeof(uint32) * 0x6500, sizeof(uint32) * 0x0000, 12, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.pmfgeneral_configuration0_reg.outlif_action_enable), sizeof(uint32) * 0x6500, sizeof(uint32) * 0x0000, 13, 13);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.pmfgeneral_configuration0_reg.second_pass_data_update_action_enable), sizeof(uint32) * 0x6500, sizeof(uint32) * 0x0000, 14, 14);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.pmfgeneral_configuration0_reg.second_pass_profile_update_action_enable), sizeof(uint32) * 0x6500, sizeof(uint32) * 0x0000, 15, 15);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.pmfgeneral_configuration0_reg.disable_first_pass_fem0), sizeof(uint32) * 0x6500, sizeof(uint32) * 0x0000, 16, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.pmfgeneral_configuration0_reg.disable_first_pass_fem1), sizeof(uint32) * 0x6500, sizeof(uint32) * 0x0000, 17, 17);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.pmfgeneral_configuration0_reg.disable_first_pass_fem2), sizeof(uint32) * 0x6500, sizeof(uint32) * 0x0000, 18, 18);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.pmfgeneral_configuration0_reg.disable_first_pass_fem3), sizeof(uint32) * 0x6500, sizeof(uint32) * 0x0000, 19, 19);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.pmfgeneral_configuration0_reg.disable_first_pass_fem4), sizeof(uint32) * 0x6500, sizeof(uint32) * 0x0000, 20, 20);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.pmfgeneral_configuration0_reg.disable_first_pass_fem5), sizeof(uint32) * 0x6500, sizeof(uint32) * 0x0000, 21, 21);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.pmfgeneral_configuration0_reg.disable_first_pass_fem6), sizeof(uint32) * 0x6500, sizeof(uint32) * 0x0000, 22, 22);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.pmfgeneral_configuration0_reg.disable_first_pass_fem7), sizeof(uint32) * 0x6500, sizeof(uint32) * 0x0000, 23, 23);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.pmfgeneral_configuration0_reg.disable_second_pass_fem0), sizeof(uint32) * 0x6500, sizeof(uint32) * 0x0000, 24, 24);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.pmfgeneral_configuration0_reg.disable_second_pass_fem1), sizeof(uint32) * 0x6500, sizeof(uint32) * 0x0000, 25, 25);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.pmfgeneral_configuration0_reg.disable_second_pass_fem2), sizeof(uint32) * 0x6500, sizeof(uint32) * 0x0000, 26, 26);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.pmfgeneral_configuration0_reg.disable_second_pass_fem3), sizeof(uint32) * 0x6500, sizeof(uint32) * 0x0000, 27, 27);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.pmfgeneral_configuration0_reg.disable_second_pass_fem4), sizeof(uint32) * 0x6500, sizeof(uint32) * 0x0000, 28, 28);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.pmfgeneral_configuration0_reg.disable_second_pass_fem5), sizeof(uint32) * 0x6500, sizeof(uint32) * 0x0000, 29, 29);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.pmfgeneral_configuration0_reg.disable_second_pass_fem6), sizeof(uint32) * 0x6500, sizeof(uint32) * 0x0000, 30, 30);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.pmfgeneral_configuration0_reg.disable_second_pass_fem7), sizeof(uint32) * 0x6500, sizeof(uint32) * 0x0000, 31, 31);

  /* Statistics Key Select */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ihb.statistics_key_select_reg, sizeof(uint32) * 0x650f, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.statistics_key_select_reg.statistics_key_select[0]), sizeof(uint32) * 0x650f, sizeof(uint32) * 0x0000, 2, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.statistics_key_select_reg.statistics_key_select[1]), sizeof(uint32) * 0x650f, sizeof(uint32) * 0x0000, 6, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.statistics_key_select_reg.statistics_key_select[2]), sizeof(uint32) * 0x650f, sizeof(uint32) * 0x0000, 10, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.statistics_key_select_reg.statistics_key_select[3]), sizeof(uint32) * 0x650f, sizeof(uint32) * 0x0000, 14, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.statistics_key_select_reg.statistics_key_select[4]), sizeof(uint32) * 0x650f, sizeof(uint32) * 0x0000, 18, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.statistics_key_select_reg.statistics_key_select[5]), sizeof(uint32) * 0x650f, sizeof(uint32) * 0x0000, 22, 20);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.statistics_key_select_reg.statistics_key_select[6]), sizeof(uint32) * 0x650f, sizeof(uint32) * 0x0000, 26, 24);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.statistics_key_select_reg.statistics_key_select[7]), sizeof(uint32) * 0x650f, sizeof(uint32) * 0x0000, 30, 28);

  /* LAG LB Key Select */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ihb.lag_lb_key_select_reg, sizeof(uint32) * 0x6510, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.lag_lb_key_select_reg.lag_lb_key_select[0]), sizeof(uint32) * 0x6510, sizeof(uint32) * 0x0000, 2, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.lag_lb_key_select_reg.lag_lb_key_select[1]), sizeof(uint32) * 0x6510, sizeof(uint32) * 0x0000, 6, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.lag_lb_key_select_reg.lag_lb_key_select[2]), sizeof(uint32) * 0x6510, sizeof(uint32) * 0x0000, 10, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.lag_lb_key_select_reg.lag_lb_key_select[3]), sizeof(uint32) * 0x6510, sizeof(uint32) * 0x0000, 14, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.lag_lb_key_select_reg.lag_lb_key_select[4]), sizeof(uint32) * 0x6510, sizeof(uint32) * 0x0000, 18, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.lag_lb_key_select_reg.lag_lb_key_select[5]), sizeof(uint32) * 0x6510, sizeof(uint32) * 0x0000, 22, 20);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.lag_lb_key_select_reg.lag_lb_key_select[6]), sizeof(uint32) * 0x6510, sizeof(uint32) * 0x0000, 26, 24);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.lag_lb_key_select_reg.lag_lb_key_select[7]), sizeof(uint32) * 0x6510, sizeof(uint32) * 0x0000, 30, 28);

  /* Stacking Route History Select */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ihb.stacking_route_history_select_reg, sizeof(uint32) * 0x6512, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.stacking_route_history_select_reg.stacking_route_history_select[0]), sizeof(uint32) * 0x6512, sizeof(uint32) * 0x0000, 2, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.stacking_route_history_select_reg.stacking_route_history_select[1]), sizeof(uint32) * 0x6512, sizeof(uint32) * 0x0000, 6, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.stacking_route_history_select_reg.stacking_route_history_select[2]), sizeof(uint32) * 0x6512, sizeof(uint32) * 0x0000, 10, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.stacking_route_history_select_reg.stacking_route_history_select[3]), sizeof(uint32) * 0x6512, sizeof(uint32) * 0x0000, 14, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.stacking_route_history_select_reg.stacking_route_history_select[4]), sizeof(uint32) * 0x6512, sizeof(uint32) * 0x0000, 18, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.stacking_route_history_select_reg.stacking_route_history_select[5]), sizeof(uint32) * 0x6512, sizeof(uint32) * 0x0000, 22, 20);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.stacking_route_history_select_reg.stacking_route_history_select[6]), sizeof(uint32) * 0x6512, sizeof(uint32) * 0x0000, 26, 24);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.stacking_route_history_select_reg.stacking_route_history_select[7]), sizeof(uint32) * 0x6512, sizeof(uint32) * 0x0000, 30, 28);

  /* statistics_key_shift_reg */
  for (reg_ndx = 0; reg_ndx < SOC_PB_IHB_STATISTICS_KEY_SHIFT_REG_REG_NOF_REGS; ++reg_ndx)
  {
    SOC_PB_DB_REG_SET(Soc_pb_regs.ihb.statistics_key_shift_reg_reg[reg_ndx], sizeof(uint32) * (0x6513 + reg_ndx), sizeof(uint32) * 0x0000);
    for (fld_ndx = 0; fld_ndx < SOC_PB_PMF_NOF_STAT_SHIFT_FLDS_PER_REG; ++fld_ndx)
    {
      SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.statistics_key_shift_reg_reg[reg_ndx].statistics_key_shift[fld_ndx]), sizeof(uint32) * (0x6513 + reg_ndx), sizeof(uint32) * 0x0000, (8 * fld_ndx) + 4, 8 * fld_ndx);
    }

  /* Dbg PMF Force action1 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ihb.dbg_pmf_force_action1_reg, sizeof(uint32) * 0x6515, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.dbg_pmf_force_action1_reg.force_action), sizeof(uint32) * 0x6515, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.dbg_pmf_force_action1_reg.force_action_type), sizeof(uint32) * 0x6515, sizeof(uint32) * 0x0000, 8, 4);

  /* Dbg PMF Force action2 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ihb.dbg_pmf_force_action2_reg, sizeof(uint32) * 0x6516, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.dbg_pmf_force_action2_reg.force_action_value), sizeof(uint32) * 0x6516, sizeof(uint32) * 0x0000, 31, 0);

  /* Dbg Selected Program */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ihb.dbg_selected_program_reg, sizeof(uint32) * 0x6517, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.dbg_selected_program_reg.dbg_selected_program), sizeof(uint32) * 0x6517, sizeof(uint32) * 0x0000, 31, 0);

  /* Dbg Key A */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ihb.dbg_key_a_reg[0], sizeof(uint32) * 0x6518, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.dbg_key_a_reg[0].dbg_key_a), sizeof(uint32) * 0x6518, sizeof(uint32) * 0x0000, 31, 0);

  /* Dbg Key A */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ihb.dbg_key_a_reg[1], sizeof(uint32) * 0x6519, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.dbg_key_a_reg[1].dbg_key_a), sizeof(uint32) * 0x6519, sizeof(uint32) * 0x0000, 31, 0);

  /* Dbg Key A */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ihb.dbg_key_a_reg[2], sizeof(uint32) * 0x651a, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.dbg_key_a_reg[2].dbg_key_a), sizeof(uint32) * 0x651a, sizeof(uint32) * 0x0000, 31, 0);

  /* Dbg Key A */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ihb.dbg_key_a_reg[3], sizeof(uint32) * 0x651b, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.dbg_key_a_reg[3].dbg_key_a), sizeof(uint32) * 0x651b, sizeof(uint32) * 0x0000, 31, 0);

  /* Dbg Key A */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ihb.dbg_key_a_reg[4], sizeof(uint32) * 0x651c, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.dbg_key_a_reg[4].dbg_key_a), sizeof(uint32) * 0x651c, sizeof(uint32) * 0x0000, 31, 0);

  /* Dbg Key A */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ihb.dbg_key_a_reg[5], sizeof(uint32) * 0x651d, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.dbg_key_a_reg[5].dbg_key_a), sizeof(uint32) * 0x651d, sizeof(uint32) * 0x0000, 15, 0);

  /* Dbg Key B */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ihb.dbg_key_b_reg[0], sizeof(uint32) * 0x651e, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.dbg_key_b_reg[0].dbg_key_b), sizeof(uint32) * 0x651e, sizeof(uint32) * 0x0000, 31, 0);

  /* Dbg Key B */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ihb.dbg_key_b_reg[1], sizeof(uint32) * 0x651f, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.dbg_key_b_reg[1].dbg_key_b), sizeof(uint32) * 0x651f, sizeof(uint32) * 0x0000, 31, 0);

  /* Dbg Key B */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ihb.dbg_key_b_reg[2], sizeof(uint32) * 0x6520, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.dbg_key_b_reg[2].dbg_key_b), sizeof(uint32) * 0x6520, sizeof(uint32) * 0x0000, 31, 0);

  /* Dbg Key B */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ihb.dbg_key_b_reg[3], sizeof(uint32) * 0x6521, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.dbg_key_b_reg[3].dbg_key_b), sizeof(uint32) * 0x6521, sizeof(uint32) * 0x0000, 31, 0);

  /* Dbg Key B */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ihb.dbg_key_b_reg[4], sizeof(uint32) * 0x6522, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.dbg_key_b_reg[4].dbg_key_b), sizeof(uint32) * 0x6522, sizeof(uint32) * 0x0000, 31, 0);

  /* Dbg Key B */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ihb.dbg_key_b_reg[5], sizeof(uint32) * 0x6523, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.dbg_key_b_reg[5].dbg_key_b), sizeof(uint32) * 0x6523, sizeof(uint32) * 0x0000, 15, 0);

  /* Dbg FEM */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ihb.dbg_fem_reg, sizeof(uint32) * 0x6537, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.dbg_fem_reg.dbg_1st_pass_fem0), sizeof(uint32) * 0x6537, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.dbg_fem_reg.dbg_1st_pass_fem1), sizeof(uint32) * 0x6537, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.dbg_fem_reg.dbg_1st_pass_fem2), sizeof(uint32) * 0x6537, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.dbg_fem_reg.dbg_1st_pass_fem3), sizeof(uint32) * 0x6537, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.dbg_fem_reg.dbg_1st_pass_fem4), sizeof(uint32) * 0x6537, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.dbg_fem_reg.dbg_1st_pass_fem5), sizeof(uint32) * 0x6537, sizeof(uint32) * 0x0000, 5, 5);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.dbg_fem_reg.dbg_1st_pass_fem6), sizeof(uint32) * 0x6537, sizeof(uint32) * 0x0000, 6, 6);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.dbg_fem_reg.dbg_1st_pass_fem7), sizeof(uint32) * 0x6537, sizeof(uint32) * 0x0000, 7, 7);

  /* Dbg Freeze FEM */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ihb.dbg_freeze_fem_reg, sizeof(uint32) * 0x6538, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.dbg_freeze_fem_reg.dbg_freeze_fem), sizeof(uint32) * 0x6538, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.dbg_freeze_fem_reg.dbg_freeze_fem_at_pmf_program), sizeof(uint32) * 0x6538, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.dbg_freeze_fem_reg.dbg_freeze_pmf_program), sizeof(uint32) * 0x6538, sizeof(uint32) * 0x0000, 12, 8);

  /* Dbg FEM Status */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ihb.dbg_fem_status_reg, sizeof(uint32) * 0x6539, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.dbg_fem_status_reg.dbg_fem_freezed), sizeof(uint32) * 0x6539, sizeof(uint32) * 0x0000, 0, 0);
  }

  /* Tcam Power */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ihb.tcam_power_reg, sizeof(uint32) * 0x65e5, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.tcam_power_reg.tcam_power_down), sizeof(uint32) * 0x65e5, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ihb.tcam_power_reg.tcam_disable), sizeof(uint32) * 0x65e5, sizeof(uint32) * 0x0000, 4, 1);
}

/* Block registers initialization: IQM  */
STATIC void
  soc_pb_regs_init_IQM(void)
{
  uint32
    reg_idx = 0;
  uint8
    fld_idx = 0;

  Soc_pb_regs.iqm.nof_instances = SOC_PB_BLK_NOF_INSTANCES_IQM;
  Soc_pb_regs.iqm.addr.base = sizeof(uint32) * 0x0400;
  Soc_pb_regs.iqm.addr.step = sizeof(uint32) * 0x0000;

  /* Interrupt Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.interrupt_reg, sizeof(uint32) * 0x0400, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.interrupt_reg.free_bdb_ovf), sizeof(uint32) * 0x0400, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.interrupt_reg.free_bdb_unf), sizeof(uint32) * 0x0400, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.interrupt_reg.full_uscnt_ovf), sizeof(uint32) * 0x0400, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.interrupt_reg.mini_uscnt_ovf), sizeof(uint32) * 0x0400, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.interrupt_reg.qdr_sft_err), sizeof(uint32) * 0x0400, sizeof(uint32) * 0x0000, 8, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.interrupt_reg.pkt_enq_rsrc_err), sizeof(uint32) * 0x0400, sizeof(uint32) * 0x0000, 11, 11);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.interrupt_reg.pkt_enq_sn_err), sizeof(uint32) * 0x0400, sizeof(uint32) * 0x0000, 12, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.interrupt_reg.pkt_enq_mc_err), sizeof(uint32) * 0x0400, sizeof(uint32) * 0x0000, 13, 13);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.interrupt_reg.pkt_enq_qnvalid_err), sizeof(uint32) * 0x0400, sizeof(uint32) * 0x0000, 15, 15);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.interrupt_reg.st_rpt_ovf), sizeof(uint32) * 0x0400, sizeof(uint32) * 0x0000, 16, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.interrupt_reg.qroll_over), sizeof(uint32) * 0x0400, sizeof(uint32) * 0x0000, 17, 17);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.interrupt_reg.vsq_roll_over), sizeof(uint32) * 0x0400, sizeof(uint32) * 0x0000, 18, 18);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.interrupt_reg.dram_dyn_size_roll_over), sizeof(uint32) * 0x0400, sizeof(uint32) * 0x0000, 19, 19);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.interrupt_reg.cnm_pkt_rjct), sizeof(uint32) * 0x0400, sizeof(uint32) * 0x0000, 20, 20);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.interrupt_reg.double_cd_err), sizeof(uint32) * 0x0400, sizeof(uint32) * 0x0000, 22, 22);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.interrupt_reg.mtrpa_packet_size_err), sizeof(uint32) * 0x0400, sizeof(uint32) * 0x0000, 23, 23);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.interrupt_reg.mtrpb_packet_size_err), sizeof(uint32) * 0x0400, sizeof(uint32) * 0x0000, 24, 24);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.interrupt_reg.crps_intr), sizeof(uint32) * 0x0400, sizeof(uint32) * 0x0000, 25, 25);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.interrupt_reg.ecc_intr_err), sizeof(uint32) * 0x0400, sizeof(uint32) * 0x0000, 26, 26);

  /* Ecc Interrupt Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.ecc_interrupt_reg, sizeof(uint32) * 0x0401, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.ecc_interrupt_reg.pqdmd_two_berr), sizeof(uint32) * 0x0401, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.ecc_interrupt_reg.taildscr_two_berr), sizeof(uint32) * 0x0401, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.ecc_interrupt_reg.bdbll_two_berr), sizeof(uint32) * 0x0401, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.ecc_interrupt_reg.fluscnt_two_berr), sizeof(uint32) * 0x0401, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.ecc_interrupt_reg.mnuscnt_two_berr), sizeof(uint32) * 0x0401, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.ecc_interrupt_reg.txpdm_two_berr), sizeof(uint32) * 0x0401, sizeof(uint32) * 0x0000, 5, 5);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.ecc_interrupt_reg.txdscrm_two_berr), sizeof(uint32) * 0x0401, sizeof(uint32) * 0x0000, 6, 6);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.ecc_interrupt_reg.dbffm_two_berr), sizeof(uint32) * 0x0401, sizeof(uint32) * 0x0000, 7, 7);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.ecc_interrupt_reg.delffm_two_berr), sizeof(uint32) * 0x0401, sizeof(uint32) * 0x0000, 8, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.ecc_interrupt_reg.vsqb_qsz_two_berr), sizeof(uint32) * 0x0401, sizeof(uint32) * 0x0000, 9, 9);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.ecc_interrupt_reg.vsqc_qsz_two_berr), sizeof(uint32) * 0x0401, sizeof(uint32) * 0x0000, 10, 10);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.ecc_interrupt_reg.vsqd_qsz_two_berr), sizeof(uint32) * 0x0401, sizeof(uint32) * 0x0000, 11, 11);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.ecc_interrupt_reg.cpdmd_two_berr), sizeof(uint32) * 0x0401, sizeof(uint32) * 0x0000, 12, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.ecc_interrupt_reg.pqdmd_one_berr_fixed), sizeof(uint32) * 0x0401, sizeof(uint32) * 0x0000, 13, 13);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.ecc_interrupt_reg.taildscr_one_berr_fixed), sizeof(uint32) * 0x0401, sizeof(uint32) * 0x0000, 14, 14);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.ecc_interrupt_reg.bdbll_one_berr_fixed), sizeof(uint32) * 0x0401, sizeof(uint32) * 0x0000, 15, 15);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.ecc_interrupt_reg.fluscnt_one_berr_fixed), sizeof(uint32) * 0x0401, sizeof(uint32) * 0x0000, 16, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.ecc_interrupt_reg.mnuscnt_one_berr_fixed), sizeof(uint32) * 0x0401, sizeof(uint32) * 0x0000, 17, 17);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.ecc_interrupt_reg.txpdm_one_berr_fixed), sizeof(uint32) * 0x0401, sizeof(uint32) * 0x0000, 18, 18);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.ecc_interrupt_reg.txdscrm_one_berr_fixed), sizeof(uint32) * 0x0401, sizeof(uint32) * 0x0000, 19, 19);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.ecc_interrupt_reg.dbffm_one_berr_fixed), sizeof(uint32) * 0x0401, sizeof(uint32) * 0x0000, 20, 20);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.ecc_interrupt_reg.delffm_one_berr_fixed), sizeof(uint32) * 0x0401, sizeof(uint32) * 0x0000, 21, 21);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.ecc_interrupt_reg.vsqb_qsz_one_berr_fixed), sizeof(uint32) * 0x0401, sizeof(uint32) * 0x0000, 22, 22);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.ecc_interrupt_reg.vsqc_qsz_one_berr_fixed), sizeof(uint32) * 0x0401, sizeof(uint32) * 0x0000, 23, 23);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.ecc_interrupt_reg.vsqd_qsz_one_berr_fixed), sizeof(uint32) * 0x0401, sizeof(uint32) * 0x0000, 24, 24);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.ecc_interrupt_reg.cpdmd_one_berr_fixed), sizeof(uint32) * 0x0401, sizeof(uint32) * 0x0000, 25, 25);

  /* Crps Interrupt Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.crps_interrupt_reg, sizeof(uint32) * 0x0402, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.crps_interrupt_reg.crps_cnt_ovf[0]), sizeof(uint32) * 0x0402, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.crps_interrupt_reg.crps_invld_ad_acc[0]), sizeof(uint32) * 0x0402, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.crps_interrupt_reg.crps_invld_ptr_acc[0]), sizeof(uint32) * 0x0402, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.crps_interrupt_reg.crps_pre_read_fifo_full[0]), sizeof(uint32) * 0x0402, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.crps_interrupt_reg.crps_pre_read_fifo_not_empty[0]), sizeof(uint32) * 0x0402, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.crps_interrupt_reg.crps_direct_rd_when_waiting[0]), sizeof(uint32) * 0x0402, sizeof(uint32) * 0x0000, 5, 5);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.crps_interrupt_reg.crps_static_rd_when_waiting[0]), sizeof(uint32) * 0x0402, sizeof(uint32) * 0x0000, 6, 6);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.crps_interrupt_reg.crps_cnt_ovf[1]), sizeof(uint32) * 0x0402, sizeof(uint32) * 0x0000, 7, 7);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.crps_interrupt_reg.crps_invld_ad_acc[1]), sizeof(uint32) * 0x0402, sizeof(uint32) * 0x0000, 8, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.crps_interrupt_reg.crps_invld_ptr_acc[1]), sizeof(uint32) * 0x0402, sizeof(uint32) * 0x0000, 9, 9);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.crps_interrupt_reg.crps_pre_read_fifo_full[1]), sizeof(uint32) * 0x0402, sizeof(uint32) * 0x0000, 10, 10);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.crps_interrupt_reg.crps_pre_read_fifo_not_empty[1]), sizeof(uint32) * 0x0402, sizeof(uint32) * 0x0000, 11, 11);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.crps_interrupt_reg.crps_direct_rd_when_waiting[1]), sizeof(uint32) * 0x0402, sizeof(uint32) * 0x0000, 12, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.crps_interrupt_reg.crps_static_rd_when_waiting[1]), sizeof(uint32) * 0x0402, sizeof(uint32) * 0x0000, 13, 13);

  /* Interrupt Mask Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.interrupt_mask_reg, sizeof(uint32) * 0x0410, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.interrupt_mask_reg.free_bdb_ovf_mask), sizeof(uint32) * 0x0410, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.interrupt_mask_reg.free_bdb_unf_mask), sizeof(uint32) * 0x0410, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.interrupt_mask_reg.full_uscnt_ovf_mask), sizeof(uint32) * 0x0410, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.interrupt_mask_reg.mini_uscnt_ovf_mask), sizeof(uint32) * 0x0410, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.interrupt_mask_reg.qdr_sft_err_mask), sizeof(uint32) * 0x0410, sizeof(uint32) * 0x0000, 8, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.interrupt_mask_reg.isp_dup_err_mask), sizeof(uint32) * 0x0410, sizeof(uint32) * 0x0000, 9, 9);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.interrupt_mask_reg.pkt_enq_rsrc_err_mask), sizeof(uint32) * 0x0410, sizeof(uint32) * 0x0000, 11, 11);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.interrupt_mask_reg.pkt_enq_sn_err_mask), sizeof(uint32) * 0x0410, sizeof(uint32) * 0x0000, 12, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.interrupt_mask_reg.pkt_enq_mc_err_mask), sizeof(uint32) * 0x0410, sizeof(uint32) * 0x0000, 13, 13);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.interrupt_mask_reg.free_bdb_prot_err_mask), sizeof(uint32) * 0x0410, sizeof(uint32) * 0x0000, 14, 14);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.interrupt_mask_reg.pkt_enq_qnvalid_err_mask), sizeof(uint32) * 0x0410, sizeof(uint32) * 0x0000, 15, 15);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.interrupt_mask_reg.st_rpt_ovf_mask), sizeof(uint32) * 0x0410, sizeof(uint32) * 0x0000, 16, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.interrupt_mask_reg.qroll_over_mask), sizeof(uint32) * 0x0410, sizeof(uint32) * 0x0000, 17, 17);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.interrupt_mask_reg.vsq_roll_over_mask), sizeof(uint32) * 0x0410, sizeof(uint32) * 0x0000, 18, 18);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.interrupt_mask_reg.dram_dyn_size_roll_over_mask), sizeof(uint32) * 0x0410, sizeof(uint32) * 0x0000, 19, 19);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.interrupt_mask_reg.cnm_pkt_rjct_mask), sizeof(uint32) * 0x0410, sizeof(uint32) * 0x0000, 20, 20);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.interrupt_mask_reg.deq_stop_qdr_err_mask), sizeof(uint32) * 0x0410, sizeof(uint32) * 0x0000, 21, 21);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.interrupt_mask_reg.double_cd_err_mask), sizeof(uint32) * 0x0410, sizeof(uint32) * 0x0000, 22, 22);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.interrupt_mask_reg.mtrpa_packet_size_err_mask), sizeof(uint32) * 0x0410, sizeof(uint32) * 0x0000, 23, 23);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.interrupt_mask_reg.mtrpb_packet_size_err_mask), sizeof(uint32) * 0x0410, sizeof(uint32) * 0x0000, 24, 24);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.interrupt_mask_reg.crps_intr_mask), sizeof(uint32) * 0x0410, sizeof(uint32) * 0x0000, 25, 25);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.interrupt_mask_reg.ecc_intr_err_mask), sizeof(uint32) * 0x0410, sizeof(uint32) * 0x0000, 26, 26);

  /* Ecc Interrupt Register Mask */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.ecc_interrupt_register_mask_reg, sizeof(uint32) * 0x0411, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.ecc_interrupt_register_mask_reg.pqdmd_two_berr_mask), sizeof(uint32) * 0x0411, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.ecc_interrupt_register_mask_reg.taildscr_two_berr_mask), sizeof(uint32) * 0x0411, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.ecc_interrupt_register_mask_reg.bdbll_two_berr_mask), sizeof(uint32) * 0x0411, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.ecc_interrupt_register_mask_reg.fluscnt_two_berr_mask), sizeof(uint32) * 0x0411, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.ecc_interrupt_register_mask_reg.mnuscnt_two_berr_mask), sizeof(uint32) * 0x0411, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.ecc_interrupt_register_mask_reg.txpdm_two_berr_mask), sizeof(uint32) * 0x0411, sizeof(uint32) * 0x0000, 5, 5);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.ecc_interrupt_register_mask_reg.txdscrm_two_berr_mask), sizeof(uint32) * 0x0411, sizeof(uint32) * 0x0000, 6, 6);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.ecc_interrupt_register_mask_reg.dbffm_two_berr_mask), sizeof(uint32) * 0x0411, sizeof(uint32) * 0x0000, 7, 7);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.ecc_interrupt_register_mask_reg.delffm_two_berr_mask), sizeof(uint32) * 0x0411, sizeof(uint32) * 0x0000, 8, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.ecc_interrupt_register_mask_reg.vsqb_qsz_two_berr_mask), sizeof(uint32) * 0x0411, sizeof(uint32) * 0x0000, 9, 9);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.ecc_interrupt_register_mask_reg.vsqc_qsz_two_berr_mask), sizeof(uint32) * 0x0411, sizeof(uint32) * 0x0000, 10, 10);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.ecc_interrupt_register_mask_reg.vsqd_qsz_two_berr_mask), sizeof(uint32) * 0x0411, sizeof(uint32) * 0x0000, 11, 11);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.ecc_interrupt_register_mask_reg.cpdmd_two_berr_mask), sizeof(uint32) * 0x0411, sizeof(uint32) * 0x0000, 12, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.ecc_interrupt_register_mask_reg.pqdmd_one_berr_fixed_mask), sizeof(uint32) * 0x0411, sizeof(uint32) * 0x0000, 13, 13);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.ecc_interrupt_register_mask_reg.taildscr_one_berr_fixed_mask), sizeof(uint32) * 0x0411, sizeof(uint32) * 0x0000, 14, 14);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.ecc_interrupt_register_mask_reg.bdbll_one_berr_fixed_mask), sizeof(uint32) * 0x0411, sizeof(uint32) * 0x0000, 15, 15);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.ecc_interrupt_register_mask_reg.fluscnt_one_berr_fixed_mask), sizeof(uint32) * 0x0411, sizeof(uint32) * 0x0000, 16, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.ecc_interrupt_register_mask_reg.mnuscnt_one_berr_fixed_mask), sizeof(uint32) * 0x0411, sizeof(uint32) * 0x0000, 17, 17);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.ecc_interrupt_register_mask_reg.txpdm_one_berr_fixed_mask), sizeof(uint32) * 0x0411, sizeof(uint32) * 0x0000, 18, 18);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.ecc_interrupt_register_mask_reg.txdscrm_one_berr_fixed_mask), sizeof(uint32) * 0x0411, sizeof(uint32) * 0x0000, 19, 19);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.ecc_interrupt_register_mask_reg.dbffm_one_berr_fixed_mask), sizeof(uint32) * 0x0411, sizeof(uint32) * 0x0000, 20, 20);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.ecc_interrupt_register_mask_reg.delffm_one_berr_fixed_mask), sizeof(uint32) * 0x0411, sizeof(uint32) * 0x0000, 21, 21);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.ecc_interrupt_register_mask_reg.vsqb_qsz_one_berr_fixed_mask), sizeof(uint32) * 0x0411, sizeof(uint32) * 0x0000, 22, 22);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.ecc_interrupt_register_mask_reg.vsqc_qsz_one_berr_fixed_mask), sizeof(uint32) * 0x0411, sizeof(uint32) * 0x0000, 23, 23);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.ecc_interrupt_register_mask_reg.vsqd_qsz_one_berr_fixed_mask), sizeof(uint32) * 0x0411, sizeof(uint32) * 0x0000, 24, 24);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.ecc_interrupt_register_mask_reg.cpdmd_one_berr_fixed_mask), sizeof(uint32) * 0x0411, sizeof(uint32) * 0x0000, 25, 25);

  /* Crps Interrupt Register Mask */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.crps_interrupt_register_mask_reg, sizeof(uint32) * 0x0412, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.crps_interrupt_register_mask_reg.crps_cnt_ovf_mask[0]), sizeof(uint32) * 0x0412, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.crps_interrupt_register_mask_reg.crps_invld_ad_acc_mask[0]), sizeof(uint32) * 0x0412, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.crps_interrupt_register_mask_reg.crps_invld_ptr_acc_mask[0]), sizeof(uint32) * 0x0412, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.crps_interrupt_register_mask_reg.crps_pre_read_fifo_full_mask[0]), sizeof(uint32) * 0x0412, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.crps_interrupt_register_mask_reg.crps_pre_read_fifo_not_empty_mask[0]), sizeof(uint32) * 0x0412, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.crps_interrupt_register_mask_reg.crps_direct_rd_when_waiting_mask[0]), sizeof(uint32) * 0x0412, sizeof(uint32) * 0x0000, 5, 5);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.crps_interrupt_register_mask_reg.crps_static_rd_when_waiting_mask[0]), sizeof(uint32) * 0x0412, sizeof(uint32) * 0x0000, 6, 6);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.crps_interrupt_register_mask_reg.crps_cnt_ovf_mask[1]), sizeof(uint32) * 0x0412, sizeof(uint32) * 0x0000, 7, 7);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.crps_interrupt_register_mask_reg.crps_invld_ad_acc_mask[1]), sizeof(uint32) * 0x0412, sizeof(uint32) * 0x0000, 8, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.crps_interrupt_register_mask_reg.crps_invld_ptr_acc_mask[1]), sizeof(uint32) * 0x0412, sizeof(uint32) * 0x0000, 9, 9);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.crps_interrupt_register_mask_reg.crps_pre_read_fifo_full_mask[1]), sizeof(uint32) * 0x0412, sizeof(uint32) * 0x0000, 10, 10);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.crps_interrupt_register_mask_reg.crps_pre_read_fifo_not_empty_mask[1]), sizeof(uint32) * 0x0412, sizeof(uint32) * 0x0000, 11, 11);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.crps_interrupt_register_mask_reg.crps_direct_rd_when_waiting_mask[1]), sizeof(uint32) * 0x0412, sizeof(uint32) * 0x0000, 12, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.crps_interrupt_register_mask_reg.crps_static_rd_when_waiting_mask[1]), sizeof(uint32) * 0x0412, sizeof(uint32) * 0x0000, 13, 13);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.indirect_command_wr_data_reg[0], sizeof(uint32) * 0x0420, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.indirect_command_wr_data_reg[0].indirect_command_wr_data), sizeof(uint32) * 0x0420, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.indirect_command_wr_data_reg[1], sizeof(uint32) * 0x0421, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.indirect_command_wr_data_reg[1].indirect_command_wr_data), sizeof(uint32) * 0x0421, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.indirect_command_wr_data_reg[2], sizeof(uint32) * 0x0422, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.indirect_command_wr_data_reg[2].indirect_command_wr_data), sizeof(uint32) * 0x0422, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.indirect_command_wr_data_reg[3], sizeof(uint32) * 0x0423, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.indirect_command_wr_data_reg[3].indirect_command_wr_data), sizeof(uint32) * 0x0423, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.indirect_command_wr_data_reg[4], sizeof(uint32) * 0x0424, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.indirect_command_wr_data_reg[4].indirect_command_wr_data), sizeof(uint32) * 0x0424, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.indirect_command_wr_data_reg[5], sizeof(uint32) * 0x0425, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.indirect_command_wr_data_reg[5].indirect_command_wr_data), sizeof(uint32) * 0x0425, sizeof(uint32) * 0x0000, 19, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.indirect_command_rd_data_reg[0], sizeof(uint32) * 0x0430, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.indirect_command_rd_data_reg[0].indirect_command_rd_data), sizeof(uint32) * 0x0430, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.indirect_command_rd_data_reg[1], sizeof(uint32) * 0x0431, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.indirect_command_rd_data_reg[1].indirect_command_rd_data), sizeof(uint32) * 0x0431, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.indirect_command_rd_data_reg[2], sizeof(uint32) * 0x0432, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.indirect_command_rd_data_reg[2].indirect_command_rd_data), sizeof(uint32) * 0x0432, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.indirect_command_rd_data_reg[3], sizeof(uint32) * 0x0433, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.indirect_command_rd_data_reg[3].indirect_command_rd_data), sizeof(uint32) * 0x0433, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.indirect_command_rd_data_reg[4], sizeof(uint32) * 0x0434, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.indirect_command_rd_data_reg[4].indirect_command_rd_data), sizeof(uint32) * 0x0434, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.indirect_command_rd_data_reg[5], sizeof(uint32) * 0x0435, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.indirect_command_rd_data_reg[5].indirect_command_rd_data), sizeof(uint32) * 0x0435, sizeof(uint32) * 0x0000, 19, 0);

  /* Indirect Command */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.indirect_command_reg, sizeof(uint32) * 0x0440, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.indirect_command_reg.indirect_command_trigger), sizeof(uint32) * 0x0440, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.indirect_command_reg.indirect_command_trigger_on_data), sizeof(uint32) * 0x0440, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.indirect_command_reg.indirect_command_count), sizeof(uint32) * 0x0440, sizeof(uint32) * 0x0000, 15, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.indirect_command_reg.indirect_command_timeout), sizeof(uint32) * 0x0440, sizeof(uint32) * 0x0000, 30, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.indirect_command_reg.indirect_command_status), sizeof(uint32) * 0x0440, sizeof(uint32) * 0x0000, 31, 31);

  /* Indirect Command Address */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.indirect_command_address_reg, sizeof(uint32) * 0x0441, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.indirect_command_address_reg.indirect_command_addr), sizeof(uint32) * 0x0441, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.indirect_command_address_reg.indirect_command_type), sizeof(uint32) * 0x0441, sizeof(uint32) * 0x0000, 31, 31);

  /* Indirect Command Data Increment */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.indirect_command_data_increment_reg[0], sizeof(uint32) * 0x0442, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.indirect_command_data_increment_reg[0].indirect_command_data_increment), sizeof(uint32) * 0x0442, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Data Increment */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.indirect_command_data_increment_reg[1], sizeof(uint32) * 0x0443, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.indirect_command_data_increment_reg[1].indirect_command_data_increment), sizeof(uint32) * 0x0443, sizeof(uint32) * 0x0000, 31, 0);

  /* Soc_petra-C Crps fix  */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.soc_petra_c_crps_fix_reg, sizeof(uint32) * 0x0452, sizeof(uint32) * 0x0000);
  for (fld_idx = 0; fld_idx < SOC_PB_CHIP_REGS_NOF_CNT_PROCESSOR_IDS; fld_idx++)
  {
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.soc_petra_c_crps_fix_reg.crps_scan_fix_en[fld_idx]), sizeof(uint32) * 0x0452, sizeof(uint32) * 0x0000, 0 + fld_idx, 0 + fld_idx);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.soc_petra_c_crps_fix_reg.crps_mapping_fix_en[fld_idx]), sizeof(uint32) * 0x0452, sizeof(uint32) * 0x0000, 2 + fld_idx, 2 + fld_idx);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.soc_petra_c_crps_fix_reg.crps_ovt_clr_fix_en[fld_idx]), sizeof(uint32) * 0x0452, sizeof(uint32) * 0x0000, 4 + fld_idx, 4 + fld_idx);
  }

  /* ECC Configuration register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.ecc_configuration_reg, sizeof(uint32) * 0x0460, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.ecc_configuration_reg.dis_ecc), sizeof(uint32) * 0x0460, sizeof(uint32) * 0x0000, 0, 0);

  /* Iqm Init */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.iqm_init_reg, sizeof(uint32) * 0x0480, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.iqm_init_reg.iqc_init), sizeof(uint32) * 0x0480, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.iqm_init_reg.ste_init), sizeof(uint32) * 0x0480, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.iqm_init_reg.mrps_init_a), sizeof(uint32) * 0x0480, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.iqm_init_reg.mrps_init_b), sizeof(uint32) * 0x0480, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.iqm_init_reg.crps_init[0]), sizeof(uint32) * 0x0480, sizeof(uint32) * 0x0000, 5, 5);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.iqm_init_reg.crps_init[1]), sizeof(uint32) * 0x0480, sizeof(uint32) * 0x0000, 6, 6);

  /* Iqm Enablers */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.iqm_enablers_reg, sizeof(uint32) * 0x0481, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.iqm_enablers_reg.frc_ipt_cd), sizeof(uint32) * 0x0481, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.iqm_enablers_reg.fwd_act_sel), sizeof(uint32) * 0x0481, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.iqm_enablers_reg.dscrd_all_pkt), sizeof(uint32) * 0x0481, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.iqm_enablers_reg.ecn_enable), sizeof(uint32) * 0x0481, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.iqm_enablers_reg.cnm_enable), sizeof(uint32) * 0x0481, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.iqm_enablers_reg.en_ipt_cd4_snoop), sizeof(uint32) * 0x0481, sizeof(uint32) * 0x0000, 5, 5);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.iqm_enablers_reg.meter_en), sizeof(uint32) * 0x0481, sizeof(uint32) * 0x0000, 6, 6);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.iqm_enablers_reg.ignore_dp), sizeof(uint32) * 0x0481, sizeof(uint32) * 0x0000, 11, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.iqm_enablers_reg.dscrd_dp), sizeof(uint32) * 0x0481, sizeof(uint32) * 0x0000, 14, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.iqm_enablers_reg.crps_cmd_en[0]), sizeof(uint32) * 0x0481, sizeof(uint32) * 0x0000, 18, 18);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.iqm_enablers_reg.crps_cmd_en[1]), sizeof(uint32) * 0x0481, sizeof(uint32) * 0x0000, 19, 19);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.iqm_enablers_reg.vsq_bd_size_mode), sizeof(uint32) * 0x0481, sizeof(uint32) * 0x0000, 20, 20);

  /* Packet Queues Categories1 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.packet_queues_categories1_reg, sizeof(uint32) * 0x0482, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.packet_queues_categories1_reg.top_pkt_qcat0), sizeof(uint32) * 0x0482, sizeof(uint32) * 0x0000, 14, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.packet_queues_categories1_reg.top_pkt_qcat1), sizeof(uint32) * 0x0482, sizeof(uint32) * 0x0000, 30, 16);

  /* Packet Queues Categories2 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.packet_queues_categories2_reg, sizeof(uint32) * 0x0483, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.packet_queues_categories2_reg.top_pkt_qcat2), sizeof(uint32) * 0x0483, sizeof(uint32) * 0x0000, 14, 0);

  /* General Flow Control Configuration Bdb High Priority */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.general_flow_control_configuration_bdb_high_priority_reg, sizeof(uint32) * 0x0484, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.general_flow_control_configuration_bdb_high_priority_reg.fc_set_fr_bdb_th_hp_mnt), sizeof(uint32) *0x0484, sizeof(uint32) * 0x0000, 7, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.general_flow_control_configuration_bdb_high_priority_reg.fc_set_fr_bdb_th_hp_exp), sizeof(uint32) *0x0484, sizeof(uint32) * 0x0000, 11, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.general_flow_control_configuration_bdb_high_priority_reg.fc_clr_fr_bdb_th_hp_mnt), sizeof(uint32) *0x0484, sizeof(uint32) * 0x0000, 19, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.general_flow_control_configuration_bdb_high_priority_reg.fc_clr_fr_bdb_th_hp_exp), sizeof(uint32) *0x0484, sizeof(uint32) * 0x0000, 23, 20);

  /* General Flow Control Configuration Bdb Low Priority */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.general_flow_control_configuration_bdb_low_priority_reg, sizeof(uint32) * 0x0485, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.general_flow_control_configuration_bdb_low_priority_reg.fc_set_fr_bdb_th_lp_mnt), sizeof(uint32) * 0x0485, sizeof(uint32) * 0x0000, 7, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.general_flow_control_configuration_bdb_low_priority_reg.fc_set_fr_bdb_th_lp_exp), sizeof(uint32) * 0x0485, sizeof(uint32) * 0x0000, 11, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.general_flow_control_configuration_bdb_low_priority_reg.fc_clr_fr_bdb_th_lp_mnt), sizeof(uint32) * 0x0485, sizeof(uint32) * 0x0000, 19, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.general_flow_control_configuration_bdb_low_priority_reg.fc_clr_fr_bdb_th_lp_exp), sizeof(uint32) * 0x0485, sizeof(uint32) * 0x0000, 23, 20);


  /* General Reject Configuration BDBs  */
  for (reg_idx = 0; reg_idx < SOC_PETRA_NOF_DROP_PRECEDENCE; reg_idx++)
  {
    SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.general_reject_configuration_bdbs_reg[reg_idx], sizeof(uint32) * (0x0486 + reg_idx), sizeof(uint32) * 0x0000);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.general_reject_configuration_bdbs_reg[reg_idx].rjct_set_fr_bdb_th_mnt), sizeof(uint32) * (0x0486 + reg_idx), sizeof(uint32) * 0x0000, 7, 0);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.general_reject_configuration_bdbs_reg[reg_idx].rjct_set_fr_bdb_th_exp), sizeof(uint32) * (0x0486 + reg_idx), sizeof(uint32) * 0x0000, 11, 8);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.general_reject_configuration_bdbs_reg[reg_idx].rjct_clr_fr_bdb_th_mnt), sizeof(uint32) * (0x0486 + reg_idx), sizeof(uint32) * 0x0000, 19, 12);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.general_reject_configuration_bdbs_reg[reg_idx].rjct_clr_fr_bdb_th_exp), sizeof(uint32) * (0x0486 + reg_idx), sizeof(uint32) * 0x0000, 23, 20);
  }

  /* General Reject Configuration BDs  */
  for (reg_idx = 0; reg_idx < SOC_PETRA_NOF_DROP_PRECEDENCE; reg_idx++)
  {
    SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.general_reject_configuration_bds_reg[reg_idx], sizeof(uint32) * (0x048a + reg_idx), sizeof(uint32) * 0x0000);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.general_reject_configuration_bds_reg[reg_idx].rjct_set_oc_bd_th_mnt), sizeof(uint32) * (0x048a + reg_idx), sizeof(uint32) * 0x0000, 11, 0);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.general_reject_configuration_bds_reg[reg_idx].rjct_set_oc_bd_th_exp), sizeof(uint32) * (0x048a + reg_idx), sizeof(uint32) * 0x0000, 15, 12);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.general_reject_configuration_bds_reg[reg_idx].rjct_clr_oc_bd_th_mnt), sizeof(uint32) * (0x048a + reg_idx), sizeof(uint32) * 0x0000, 27, 16);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.general_reject_configuration_bds_reg[reg_idx].rjct_clr_oc_bd_th_exp), sizeof(uint32) * (0x048a + reg_idx), sizeof(uint32) * 0x0000, 31, 28);
  }
 
  /* General Set Flow Control Configuration DBs High Priority */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.general_set_flow_control_configuration_bds_high_priority_reg, sizeof(uint32) * 0x048e, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.general_set_flow_control_configuration_bds_high_priority_reg.fc_set_fr_db_uc_th_hp_mnt), sizeof(uint32) *0x048e, sizeof(uint32) * 0x0000, 6, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.general_set_flow_control_configuration_bds_high_priority_reg.fc_set_fr_db_uc_th_hp_exp), sizeof(uint32) *0x048e, sizeof(uint32) * 0x0000, 10, 7);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.general_set_flow_control_configuration_bds_high_priority_reg.fc_set_fr_db_flmc_th_hp_mnt), sizeof(uint32) *0x048e, sizeof(uint32) * 0x0000, 18, 11);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.general_set_flow_control_configuration_bds_high_priority_reg.fc_set_fr_db_flmc_th_hp_exp), sizeof(uint32) *0x048e, sizeof(uint32) * 0x0000, 21, 19);

  /* General Clear Flow Control Configuration DBs High Priority */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.general_clear_flow_control_configuration_dbs_high_priority_reg, sizeof(uint32) * 0x048f, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.general_clear_flow_control_configuration_dbs_high_priority_reg.fc_clr_fr_db_uc_th_hp_mnt), sizeof(uint32) *0x048f, sizeof(uint32) * 0x0000, 6, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.general_clear_flow_control_configuration_dbs_high_priority_reg.fc_clr_fr_db_uc_th_hp_exp), sizeof(uint32) *0x048f, sizeof(uint32) * 0x0000, 10, 7);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.general_clear_flow_control_configuration_dbs_high_priority_reg.fc_clr_fr_db_flmc_th_hp_mnt), sizeof(uint32) *0x048f, sizeof(uint32) * 0x0000, 18, 11);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.general_clear_flow_control_configuration_dbs_high_priority_reg.fc_clr_fr_db_flmc_th_hp_exp), sizeof(uint32) *0x048f, sizeof(uint32) * 0x0000, 21, 19);

  /* General Set Flow Control Configuration DBs Low Priority */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.general_set_flow_control_configuration_dbs_low_priority_reg, sizeof(uint32) * 0x0490, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.general_set_flow_control_configuration_dbs_low_priority_reg.fc_set_fr_db_uc_th_lp_mnt), sizeof(uint32) *0x0490, sizeof(uint32) * 0x0000, 6, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.general_set_flow_control_configuration_dbs_low_priority_reg.fc_set_fr_db_uc_th_lp_exp), sizeof(uint32) *0x0490, sizeof(uint32) * 0x0000, 10, 7);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.general_set_flow_control_configuration_dbs_low_priority_reg.fc_set_fr_db_flmc_th_lp_mnt), sizeof(uint32) *0x0490, sizeof(uint32) * 0x0000, 18, 11);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.general_set_flow_control_configuration_dbs_low_priority_reg.fc_set_fr_db_flmc_th_lp_exp), sizeof(uint32) *0x0490, sizeof(uint32) * 0x0000, 21, 19);

  /* General Clear Flow Control Configuration DBs Low Priority */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.general_clear_flow_control_configuration_dbs_low_priority_reg, sizeof(uint32) * 0x0491, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.general_clear_flow_control_configuration_dbs_low_priority_reg.fc_clr_fr_db_uc_th_lp_mnt), sizeof(uint32) *0x0491, sizeof(uint32) * 0x0000, 6, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.general_clear_flow_control_configuration_dbs_low_priority_reg.fc_clr_fr_db_uc_th_lp_exp), sizeof(uint32) *0x0491, sizeof(uint32) * 0x0000, 10, 7);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.general_clear_flow_control_configuration_dbs_low_priority_reg.fc_clr_fr_db_flmc_th_lp_mnt), sizeof(uint32) *0x0491, sizeof(uint32) * 0x0000, 18, 11);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.general_clear_flow_control_configuration_dbs_low_priority_reg.fc_clr_fr_db_flmc_th_lp_exp), sizeof(uint32) *0x0491, sizeof(uint32) * 0x0000, 21, 19);

  /* General Reject Set Configuration DBuffs   */
  for (reg_idx = 0; reg_idx < SOC_PETRA_NOF_DROP_PRECEDENCE; reg_idx++)
  {
    SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.general_reject_set_configuration_dbuffs_reg[reg_idx], sizeof(uint32) * (0x0492 + reg_idx), sizeof(uint32) * 0x0000);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.general_reject_set_configuration_dbuffs_reg[reg_idx].rjct_set_fr_db_uc_th_mnt), sizeof(uint32) * (0x0492 + reg_idx), sizeof(uint32) * 0x0000, 6, 0);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.general_reject_set_configuration_dbuffs_reg[reg_idx].rjct_set_fr_db_uc_th_exp), sizeof(uint32) * (0x0492 + reg_idx), sizeof(uint32) * 0x0000, 10, 7);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.general_reject_set_configuration_dbuffs_reg[reg_idx].rjct_set_fr_db_mnmc_th_mnt), sizeof(uint32) * (0x0492 + reg_idx), sizeof(uint32) * 0x0000, 16, 11);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.general_reject_set_configuration_dbuffs_reg[reg_idx].rjct_set_fr_db_mnmc_th_exp), sizeof(uint32) * (0x0492 + reg_idx), sizeof(uint32) * 0x0000, 20, 17);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.general_reject_set_configuration_dbuffs_reg[reg_idx].rjct_set_fr_db_flmc_th_mnt), sizeof(uint32) * (0x0492 + reg_idx), sizeof(uint32) * 0x0000, 28, 21);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.general_reject_set_configuration_dbuffs_reg[reg_idx].rjct_set_fr_db_flmc_th_exp), sizeof(uint32) * (0x0492 + reg_idx), sizeof(uint32) * 0x0000, 31, 29);
  }

  /* General Reject Clear Configuration DBuffs  */
  for (reg_idx = 0; reg_idx < SOC_PETRA_NOF_DROP_PRECEDENCE; reg_idx++)
  {
    SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.general_reject_clear_configuration_dbuffs_reg[reg_idx], sizeof(uint32) * (0x0496 + reg_idx), sizeof(uint32) * 0x0000);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.general_reject_clear_configuration_dbuffs_reg[reg_idx].rjct_clr_fr_db_uc_th_mnt), sizeof(uint32) * (0x0496 + reg_idx), sizeof(uint32) * 0x0000, 6, 0);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.general_reject_clear_configuration_dbuffs_reg[reg_idx].rjct_clr_fr_db_uc_th_exp), sizeof(uint32) * (0x0496 + reg_idx), sizeof(uint32) * 0x0000, 10, 7);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.general_reject_clear_configuration_dbuffs_reg[reg_idx].rjct_clr_fr_db_mnmc_th_mnt), sizeof(uint32) * (0x0496 + reg_idx), sizeof(uint32) * 0x0000, 16, 11);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.general_reject_clear_configuration_dbuffs_reg[reg_idx].rjct_clr_fr_db_mnmc_th_exp), sizeof(uint32) * (0x0496 + reg_idx), sizeof(uint32) * 0x0000, 20, 17);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.general_reject_clear_configuration_dbuffs_reg[reg_idx].rjct_clr_fr_db_flmc_th_mnt), sizeof(uint32) * (0x0496 + reg_idx), sizeof(uint32) * 0x0000, 28, 21);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.general_reject_clear_configuration_dbuffs_reg[reg_idx].rjct_clr_fr_db_flmc_th_exp), sizeof(uint32) * (0x0496 + reg_idx), sizeof(uint32) * 0x0000, 31, 29);
  }
 
  /* Statistics Tag Configuration */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.statistics_tag_configuration_reg, sizeof(uint32) * 0x049a, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.statistics_tag_configuration_reg.stat_tag_vsq_width), sizeof(uint32) * 0x049a, sizeof(uint32) * 0x0000, 3, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.statistics_tag_configuration_reg.stat_tag_vsq_en), sizeof(uint32) * 0x049a, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.statistics_tag_configuration_reg.stat_tag_crps_cmd_lsb), sizeof(uint32) * 0x049a, sizeof(uint32) * 0x0000, 11, 8);

  /* Statistics Report Configurations */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.statistics_report_configurations_reg, sizeof(uint32) * 0x049b, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.statistics_report_configurations_reg.st_rpt_bill), sizeof(uint32) * 0x049b, sizeof(uint32) * 0x0000, 2, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.statistics_report_configurations_reg.st_rpt_pckt_size), sizeof(uint32) * 0x049b, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.statistics_report_configurations_reg.st_rpt_mcid_spt_mc), sizeof(uint32) * 0x049b, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.statistics_report_configurations_reg.st_rpt_mcid_ing_rep), sizeof(uint32) * 0x049b, sizeof(uint32) * 0x0000, 5, 5);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.statistics_report_configurations_reg.st_rpt_cnt_snp), sizeof(uint32) * 0x049b, sizeof(uint32) * 0x0000, 6, 6);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.statistics_report_configurations_reg.st_rpt_ddr_mode), sizeof(uint32) * 0x049b, sizeof(uint32) * 0x0000, 7, 7);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.statistics_report_configurations_reg.st_rpt_sync_prd), sizeof(uint32) * 0x049b, sizeof(uint32) * 0x0000, 12, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.statistics_report_configurations_reg.st_rpt_mcid_once), sizeof(uint32) * 0x049b, sizeof(uint32) * 0x0000, 16, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.statistics_report_configurations_reg.st_rpt_cnm_en), sizeof(uint32) * 0x049b, sizeof(uint32) * 0x0000, 17, 17);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.statistics_report_configurations_reg.st_rpt_ecc_en), sizeof(uint32) * 0x049b, sizeof(uint32) * 0x0000, 18, 18);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.statistics_report_configurations_reg.st_rpt_par_en), sizeof(uint32) * 0x049b, sizeof(uint32) * 0x0000, 19, 19);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.statistics_report_configurations_reg.st_rpt_show_org_pckt_size), sizeof(uint32) * 0x049b, sizeof(uint32) * 0x0000, 20, 20);

  /* Bdb Configuration */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.bdb_configuration_reg, sizeof(uint32) * 0x049c, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.bdb_configuration_reg.bdb_size), sizeof(uint32) * 0x049c, sizeof(uint32) * 0x0000, 1, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.bdb_configuration_reg.recycle_fr_bdb), sizeof(uint32) * 0x049c, sizeof(uint32) * 0x0000, 3, 3);

  /* Internal Thesholds */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.intern_thresh_reg, sizeof(uint32) * 0x049d, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.intern_thresh_reg.thr_0), sizeof(uint32) *0x049d, sizeof(uint32) * 0x0000, 6, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.intern_thresh_reg.thr_1), sizeof(uint32) *0x049d, sizeof(uint32) * 0x0000, 11, 7);

  /* Reject Admission */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.reject_admission_reg, sizeof(uint32) * 0x049e, sizeof(uint32) * 0x0000);
  for (fld_idx = 0; fld_idx<SOC_PB_NOF_RJCT_ADMIT_TMPLTS; ++fld_idx)
  {
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.reject_admission_reg.rjct_tmplt_set[fld_idx]), sizeof(uint32) *0x049e, sizeof(uint32) * 0x0000, (uint8)((fld_idx*4)+3), (uint8)(fld_idx*4));
  }

  /* Free Unicast Dbuff Threshold0 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.free_unicast_dbuff_threshold_reg[0], sizeof(uint32) * 0x049f, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.free_unicast_dbuff_threshold_reg[0].fr_un_db_th), sizeof(uint32) * 0x049f, sizeof(uint32) * 0x0000, 20, 0);

  /* Free Unicast Dbuff Threshold1 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.free_unicast_dbuff_threshold_reg[1], sizeof(uint32) * 0x04a0, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.free_unicast_dbuff_threshold_reg[1].fr_un_db_th), sizeof(uint32) * 0x04a0, sizeof(uint32) * 0x0000, 20, 0);

  /* Free Unicast Dbuff Threshold2 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.free_unicast_dbuff_threshold_reg[2], sizeof(uint32) * 0x04a1, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.free_unicast_dbuff_threshold_reg[2].fr_un_db_th), sizeof(uint32) * 0x04a1, sizeof(uint32) * 0x0000, 20, 0);

  /* Free Unicast Dbuff Range Values */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.free_unicast_dbuff_range_values_reg, sizeof(uint32) * 0x04a2, sizeof(uint32) * 0x0000);
  for (fld_idx = 0 ; fld_idx < SOC_PB_NOF_DBUFFS_VALS ; ++fld_idx)
  {
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.free_unicast_dbuff_range_values_reg.fr_un_db_rng_val[fld_idx]), sizeof(uint32) *0x04a2, sizeof(uint32) * 0x0000, (uint8)(4 * (fld_idx + 1) - 1), (uint8)(4 * fld_idx));
  }


  /* Free Full Multicast Dbuff Threshold0 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.free_full_multicast_dbuff_threshold_reg[0], sizeof(uint32) * 0x04a3, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.free_full_multicast_dbuff_threshold_reg[0].fr_fl_mul_db_th), sizeof(uint32) * 0x04a3, sizeof(uint32) * 0x0000, 15, 0);

  /* Free Full Multicast Dbuff Threshold1 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.free_full_multicast_dbuff_threshold_reg[1], sizeof(uint32) * 0x04a4, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.free_full_multicast_dbuff_threshold_reg[1].fr_fl_mul_db_th), sizeof(uint32) * 0x04a4, sizeof(uint32) * 0x0000, 15, 0);

  /* Free Full Multicast Dbuff Threshold2 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.free_full_multicast_dbuff_threshold_reg[2], sizeof(uint32) * 0x04a5, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.free_full_multicast_dbuff_threshold_reg[2].fr_fl_mul_db_th), sizeof(uint32) * 0x04a5, sizeof(uint32) * 0x0000, 15, 0);

  /* Free Full Multicast Dbuff Range Values */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.free_full_multicast_dbuff_range_values_reg, sizeof(uint32) * 0x04a6, sizeof(uint32) * 0x0000);
  for (fld_idx = 0 ; fld_idx < SOC_PB_NOF_DBUFFS_VALS ; ++fld_idx)
  {
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.free_full_multicast_dbuff_range_values_reg.fr_fl_ml_db_rng_val[fld_idx]), sizeof(uint32) *0x04a6, sizeof(uint32) * 0x0000, (uint8)(4 * (fld_idx + 1) - 1),(uint8)(4 * fld_idx));
  }

  /* Free Bdb Threshold0 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.free_bdb_threshold_reg[0], sizeof(uint32) * 0x04a7, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.free_bdb_threshold_reg[0].fr_bdb_th), sizeof(uint32) * 0x04a7, sizeof(uint32) * 0x0000, 15, 0);

  /* Free Bdb Threshold1 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.free_bdb_threshold_reg[1], sizeof(uint32) * 0x04a8, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.free_bdb_threshold_reg[1].fr_bdb_th), sizeof(uint32) * 0x04a8, sizeof(uint32) * 0x0000, 15, 0);

  /* Free Bdb Threshold2 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.free_bdb_threshold_reg[2], sizeof(uint32) * 0x04a9, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.free_bdb_threshold_reg[2].fr_bdb_th), sizeof(uint32) * 0x04a9, sizeof(uint32) * 0x0000, 15, 0);

  /* Free Bdb Range Values */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.free_bdb_range_values_reg, sizeof(uint32) * 0x04aa, sizeof(uint32) * 0x0000);
  for (fld_idx = 0 ; fld_idx < SOC_PB_NOF_DBUFFS_VALS ; ++fld_idx)
  {
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.free_bdb_range_values_reg.fr_bdb_rng_val[fld_idx]), sizeof(uint32) *0x04aa, sizeof(uint32) * 0x0000, (uint8)(4 * (fld_idx + 1) - 1), (uint8)(4 * fld_idx));
  }

  /* Programmable Counter Queue Select */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.programmable_counter_queue_select_reg, sizeof(uint32) * 0x0500, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.programmable_counter_queue_select_reg.prg_cnt_q), sizeof(uint32) * 0x0500, sizeof(uint32) * 0x0000, 14, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.programmable_counter_queue_select_reg.prg_cnt_msk), sizeof(uint32) * 0x0500, sizeof(uint32) * 0x0000, 31, 17);

  /* Vsq Programmable Counter Select */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.vsq_programmable_counter_select_reg, sizeof(uint32) * 0x0501, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.vsq_programmable_counter_select_reg.vsq_prg_cnt_q), sizeof(uint32) * 0x0501, sizeof(uint32) * 0x0000, 7, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.vsq_programmable_counter_select_reg.vsq_prg_cnt_msk), sizeof(uint32) * 0x0501, sizeof(uint32) * 0x0000, 19, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.vsq_programmable_counter_select_reg.vsq_prg_grp_sel), sizeof(uint32) * 0x0501, sizeof(uint32) * 0x0000, 21, 20);

  /* Global Time Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.global_time_counter_reg, sizeof(uint32) * 0x0502, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.global_time_counter_reg.gt_prd), sizeof(uint32) * 0x0502, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.global_time_counter_reg.gt_rst_cntrs), sizeof(uint32) * 0x0502, sizeof(uint32) * 0x0000, 31, 31);

  /* Global Time Counter Trigger */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.global_time_counter_trigger_reg, sizeof(uint32) * 0x0503, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.global_time_counter_trigger_reg.glb_cnt_trg), sizeof(uint32) * 0x0503, sizeof(uint32) * 0x0000, 0, 0);

  /* Global Time Counter Configuration */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.global_time_counter_configuration_reg, sizeof(uint32) * 0x0504, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.global_time_counter_configuration_reg.iqc_cnt_by_gt), sizeof(uint32) * 0x0504, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.global_time_counter_configuration_reg.iqc_prg_cnt_by_gt), sizeof(uint32) * 0x0504, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.global_time_counter_configuration_reg.ste_cnt_by_gt), sizeof(uint32) * 0x0504, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.global_time_counter_configuration_reg.mrps_cnt_by_gt), sizeof(uint32) * 0x0504, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.global_time_counter_configuration_reg.crps_cnt_by_gt), sizeof(uint32) * 0x0504, sizeof(uint32) * 0x0000, 5, 5);

  /* Grnt Bytes Set0 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.grnt_bytes_set_reg[0], sizeof(uint32) * 0x0505, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.grnt_bytes_set_reg[0].grnt_bytes_mnt[0]), sizeof(uint32) * 0x0505, sizeof(uint32) * 0x0000, 5, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.grnt_bytes_set_reg[0].grnt_bytes_exp[0]), sizeof(uint32) * 0x0505, sizeof(uint32) * 0x0000, 10, 6);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.grnt_bytes_set_reg[0].grnt_bytes_mnt[1]), sizeof(uint32) * 0x0505, sizeof(uint32) * 0x0000, 17, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.grnt_bytes_set_reg[0].grnt_bytes_exp[1]), sizeof(uint32) * 0x0505, sizeof(uint32) * 0x0000, 22, 18);

  /* Grnt Bytes Set1 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.grnt_bytes_set_reg[1], sizeof(uint32) * 0x0506, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.grnt_bytes_set_reg[1].grnt_bytes_mnt[0]), sizeof(uint32) * 0x0506, sizeof(uint32) * 0x0000, 5, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.grnt_bytes_set_reg[1].grnt_bytes_exp[0]), sizeof(uint32) * 0x0506, sizeof(uint32) * 0x0000, 10, 6);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.grnt_bytes_set_reg[1].grnt_bytes_mnt[1]), sizeof(uint32) * 0x0506, sizeof(uint32) * 0x0000, 17, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.grnt_bytes_set_reg[1].grnt_bytes_exp[1]), sizeof(uint32) * 0x0506, sizeof(uint32) * 0x0000, 22, 18);

  /* Dram Dyn Size Th Cfg0 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.dram_dyn_size_th_cfg_reg[0], sizeof(uint32) * 0x0507, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.dram_dyn_size_th_cfg_reg[0].dram_dyn_size_rjct_set_th_mnt), sizeof(uint32) * 0x0507, sizeof(uint32) * 0x0000, 11, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.dram_dyn_size_th_cfg_reg[0].dram_dyn_size_rjct_set_th_exp), sizeof(uint32) * 0x0507, sizeof(uint32) * 0x0000, 15, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.dram_dyn_size_th_cfg_reg[0].dram_dyn_size_rjct_clr_th_mnt), sizeof(uint32) * 0x0507, sizeof(uint32) * 0x0000, 27, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.dram_dyn_size_th_cfg_reg[0].dram_dyn_size_rjct_clr_th_exp), sizeof(uint32) * 0x0507, sizeof(uint32) * 0x0000, 31, 28);

  /* Dram Dyn Size Th Cfg1 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.dram_dyn_size_th_cfg_reg[1], sizeof(uint32) * 0x0508, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.dram_dyn_size_th_cfg_reg[1].dram_dyn_size_rjct_set_th_mnt), sizeof(uint32) * 0x0508, sizeof(uint32) * 0x0000, 11, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.dram_dyn_size_th_cfg_reg[1].dram_dyn_size_rjct_set_th_exp), sizeof(uint32) * 0x0508, sizeof(uint32) * 0x0000, 15, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.dram_dyn_size_th_cfg_reg[1].dram_dyn_size_rjct_clr_th_mnt), sizeof(uint32) * 0x0508, sizeof(uint32) * 0x0000, 27, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.dram_dyn_size_th_cfg_reg[1].dram_dyn_size_rjct_clr_th_exp), sizeof(uint32) * 0x0508, sizeof(uint32) * 0x0000, 31, 28);

  /* Dram Dyn Size Th Cfg2 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.dram_dyn_size_th_cfg_reg[2], sizeof(uint32) * 0x0509, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.dram_dyn_size_th_cfg_reg[2].dram_dyn_size_rjct_set_th_mnt), sizeof(uint32) * 0x0509, sizeof(uint32) * 0x0000, 11, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.dram_dyn_size_th_cfg_reg[2].dram_dyn_size_rjct_set_th_exp), sizeof(uint32) * 0x0509, sizeof(uint32) * 0x0000, 15, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.dram_dyn_size_th_cfg_reg[2].dram_dyn_size_rjct_clr_th_mnt), sizeof(uint32) * 0x0509, sizeof(uint32) * 0x0000, 27, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.dram_dyn_size_th_cfg_reg[2].dram_dyn_size_rjct_clr_th_exp), sizeof(uint32) * 0x0509, sizeof(uint32) * 0x0000, 31, 28);

  /* Dram Dyn Size Th Cfg3 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.dram_dyn_size_th_cfg_reg[3], sizeof(uint32) * 0x050a, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.dram_dyn_size_th_cfg_reg[3].dram_dyn_size_rjct_set_th_mnt), sizeof(uint32) * 0x050a, sizeof(uint32) * 0x0000, 11, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.dram_dyn_size_th_cfg_reg[3].dram_dyn_size_rjct_set_th_exp), sizeof(uint32) * 0x050a, sizeof(uint32) * 0x0000, 15, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.dram_dyn_size_th_cfg_reg[3].dram_dyn_size_rjct_clr_th_mnt), sizeof(uint32) * 0x050a, sizeof(uint32) * 0x0000, 27, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.dram_dyn_size_th_cfg_reg[3].dram_dyn_size_rjct_clr_th_exp), sizeof(uint32) * 0x050a, sizeof(uint32) * 0x0000, 31, 28);

  /* Cp Queues Range */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.cp_queues_range_reg, sizeof(uint32) * 0x050b, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.cp_queues_range_reg.cp_qnum_low), sizeof(uint32) * 0x050b, sizeof(uint32) * 0x0000, 14, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.cp_queues_range_reg.cp_qnum_high), sizeof(uint32) * 0x050b, sizeof(uint32) * 0x0000, 30, 16);

  /* Cp Configuration */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.cp_configuration_reg, sizeof(uint32) * 0x050c, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.cp_configuration_reg.cp_qnum_odd_sel), sizeof(uint32) * 0x050c, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.cp_configuration_reg.cnm_smp_mode_en), sizeof(uint32) * 0x050c, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.cp_configuration_reg.cp_eight_qs_set_mode), sizeof(uint32) * 0x050c, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.cp_configuration_reg.en_cnm_mc_da), sizeof(uint32) * 0x050c, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.cp_configuration_reg.en_cnm_ing_rep), sizeof(uint32) * 0x050c, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.cp_configuration_reg.en_cnm_snp), sizeof(uint32) * 0x050c, sizeof(uint32) * 0x0000, 5, 5);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.cp_configuration_reg.en_cnm_mirr), sizeof(uint32) * 0x050c, sizeof(uint32) * 0x0000, 6, 6);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.cp_configuration_reg.cp_enq_early_up), sizeof(uint32) * 0x050c, sizeof(uint32) * 0x0000, 7, 7);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.cp_configuration_reg.rst_cp_enq_on_smp), sizeof(uint32) * 0x050c, sizeof(uint32) * 0x0000, 8, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.cp_configuration_reg.cp_smp_res_shift), sizeof(uint32) * 0x050c, sizeof(uint32) * 0x0000, 10, 9);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.cp_configuration_reg.cnm_shp_intrvl), sizeof(uint32) * 0x050c, sizeof(uint32) * 0x0000, 22, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.cp_configuration_reg.cnm_shp_max_burst), sizeof(uint32) * 0x050c, sizeof(uint32) * 0x0000, 27, 24);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.cp_configuration_reg.cnm_shp_pkt_evnt), sizeof(uint32) * 0x050c, sizeof(uint32) * 0x0000, 28, 28);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.cp_configuration_reg.cnm_shp_en), sizeof(uint32) * 0x050c, sizeof(uint32) * 0x0000, 31, 31);

  /* Force Cmn */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.force_cmn_reg, sizeof(uint32) * 0x050d, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.force_cmn_reg.force_cnm), sizeof(uint32) * 0x050d, sizeof(uint32) * 0x0000, 0, 0);

  /* Etm De To Dpmap */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.etm_de_to_dpmap_reg, sizeof(uint32) * 0x050e, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.etm_de_to_dpmap_reg.etm_de2_iqm_dp_map0), sizeof(uint32) * 0x050e, sizeof(uint32) * 0x0000, 1, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.etm_de_to_dpmap_reg.etm_de2_iqm_dp_map1), sizeof(uint32) * 0x050e, sizeof(uint32) * 0x0000, 3, 2);

  /* Irr Dp To Enq Dp Map */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.irr_dp_to_enq_dp_map_reg, sizeof(uint32) * 0x050f, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.irr_dp_to_enq_dp_map_reg.irr2_enq_dp_map0), sizeof(uint32) * 0x050f, sizeof(uint32) * 0x0000, 1, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.irr_dp_to_enq_dp_map_reg.irr2_enq_dp_map1), sizeof(uint32) * 0x050f, sizeof(uint32) * 0x0000, 3, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.irr_dp_to_enq_dp_map_reg.irr2_enq_dp_map2), sizeof(uint32) * 0x050f, sizeof(uint32) * 0x0000, 5, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.irr_dp_to_enq_dp_map_reg.irr2_enq_dp_map3), sizeof(uint32) * 0x050f, sizeof(uint32) * 0x0000, 7, 6);

  /* Mrps Config1 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.mrps_config1_reg, sizeof(uint32) * 0x0510, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.mrps_config1_reg.mtrpa_high_rate_ena), sizeof(uint32) * 0x0510, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.mrps_config1_reg.mtrpb_high_rate_ena), sizeof(uint32) * 0x0510, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.mrps_config1_reg.mtrpa_refresh_ena), sizeof(uint32) * 0x0510, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.mrps_config1_reg.mtrpb_refresh_ena), sizeof(uint32) * 0x0510, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.mrps_config1_reg.mtrpa_max_packet_size), sizeof(uint32) * 0x0510, sizeof(uint32) * 0x0000, 17, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.mrps_config1_reg.mtrpb_max_packet_size), sizeof(uint32) * 0x0510, sizeof(uint32) * 0x0000, 31, 18);

  /* Mrpsa Config2 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.mrpsa_config2_reg, sizeof(uint32) * 0x0511, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.mrpsa_config2_reg.mtrpa_refresh_start_index), sizeof(uint32) * 0x0511, sizeof(uint32) * 0x0000, 12, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.mrpsa_config2_reg.mtrpa_refresh_end_index), sizeof(uint32) * 0x0511, sizeof(uint32) * 0x0000, 25, 13);

  /* Mrpsb Config2 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.mrpsb_config2_reg, sizeof(uint32) * 0x0512, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.mrpsb_config2_reg.mtrpb_refresh_start_index), sizeof(uint32) * 0x0512, sizeof(uint32) * 0x0000, 12, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.mrpsb_config2_reg.mtrpb_refresh_end_index), sizeof(uint32) * 0x0512, sizeof(uint32) * 0x0000, 25, 13);

  /* Mrps Config3 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.mrps_config3_reg, sizeof(uint32) * 0x0513, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.mrps_config3_reg.mtrpa_bubble_rate), sizeof(uint32) * 0x0513, sizeof(uint32) * 0x0000, 7, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.mrps_config3_reg.mtrpb_bubble_rate), sizeof(uint32) * 0x0513, sizeof(uint32) * 0x0000, 15, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.mrps_config3_reg.mtrpa_timer_en), sizeof(uint32) * 0x0513, sizeof(uint32) * 0x0000, 16, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.mrps_config3_reg.mtrpb_timer_en), sizeof(uint32) * 0x0513, sizeof(uint32) * 0x0000, 17, 17);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.mrps_config3_reg.mtrpa_meter_on_qnvalid), sizeof(uint32) * 0x0513, sizeof(uint32) * 0x0000, 18, 18);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.mrps_config3_reg.mtrpb_meter_on_qnvalid), sizeof(uint32) * 0x0513, sizeof(uint32) * 0x0000, 19, 19);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.mrps_config3_reg.mtrpa_meter_on_errors), sizeof(uint32) * 0x0513, sizeof(uint32) * 0x0000, 20, 20);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.mrps_config3_reg.mtrpb_meter_on_errors), sizeof(uint32) * 0x0513, sizeof(uint32) * 0x0000, 21, 21);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.mrps_config3_reg.mtrpa_meter_on_dp_rjct), sizeof(uint32) * 0x0513, sizeof(uint32) * 0x0000, 22, 22);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.mrps_config3_reg.mtrpb_meter_on_dp_rjct), sizeof(uint32) * 0x0513, sizeof(uint32) * 0x0000, 23, 23);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.mrps_config3_reg.mtrpa_rnd_mode_en), sizeof(uint32) * 0x0513, sizeof(uint32) * 0x0000, 24, 24);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.mrps_config3_reg.mtrpb_rnd_mode_en), sizeof(uint32) * 0x0513, sizeof(uint32) * 0x0000, 25, 25);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.mrps_config3_reg.mtrpa_rnd_range), sizeof(uint32) * 0x0513, sizeof(uint32) * 0x0000, 29, 28);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.mrps_config3_reg.mtrpb_rnd_range), sizeof(uint32) * 0x0513, sizeof(uint32) * 0x0000, 31, 30);

  /* Cntprocessor Config1 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.cntprocessor_config1_reg, sizeof(uint32) * 0x0514, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.cntprocessor_config1_reg.crps_cnt_work_mode[0]), sizeof(uint32) * 0x0514, sizeof(uint32) * 0x0000, 1, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.cntprocessor_config1_reg.crps_cnt_work_mode[1]), sizeof(uint32) * 0x0514, sizeof(uint32) * 0x0000, 3, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.cntprocessor_config1_reg.crps_cache_read_en[0]), sizeof(uint32) * 0x0514, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.cntprocessor_config1_reg.crps_cache_read_en[1]), sizeof(uint32) * 0x0514, sizeof(uint32) * 0x0000, 5, 5);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.cntprocessor_config1_reg.crps_prefetch_tmr_cfg[0]), sizeof(uint32) * 0x0514, sizeof(uint32) * 0x0000, 12, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.cntprocessor_config1_reg.crps_prefetch_tmr_cfg[1]), sizeof(uint32) * 0x0514, sizeof(uint32) * 0x0000, 17, 13);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.cntprocessor_config1_reg.crps_bubble_en[0]), sizeof(uint32) * 0x0514, sizeof(uint32) * 0x0000, 20, 20);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.cntprocessor_config1_reg.crps_bubble_en[1]), sizeof(uint32) * 0x0514, sizeof(uint32) * 0x0000, 21, 21);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.cntprocessor_config1_reg.crps_cnt_on_qnvalid[0]), sizeof(uint32) * 0x0514, sizeof(uint32) * 0x0000, 22, 22);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.cntprocessor_config1_reg.crps_cnt_on_qnvalid[1]), sizeof(uint32) * 0x0514, sizeof(uint32) * 0x0000, 23, 23);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.cntprocessor_config1_reg.crps_cnt_on_errors[0]), sizeof(uint32) * 0x0514, sizeof(uint32) * 0x0000, 24, 24);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.cntprocessor_config1_reg.crps_cnt_on_errors[1]), sizeof(uint32) * 0x0514, sizeof(uint32) * 0x0000, 25, 25);

  /* Cnt Processor Config2 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.cnt_processor_config_reg[0], sizeof(uint32) * 0x0515, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.cnt_processor_config_reg[0].crps_pkt_cnt_thresh), sizeof(uint32) * 0x0515, sizeof(uint32) * 0x0000, 13, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.cnt_processor_config_reg[0].crps_oct_cnt_thresh), sizeof(uint32) * 0x0515, sizeof(uint32) * 0x0000, 30, 16);

  /* Cnt Processor Config3 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.cnt_processor_config_reg[1], sizeof(uint32) * 0x0516, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.cnt_processor_config_reg[1].crps_pkt_cnt_thresh), sizeof(uint32) * 0x0516, sizeof(uint32) * 0x0000, 13, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.cnt_processor_config_reg[1].crps_oct_cnt_thresh), sizeof(uint32) * 0x0516, sizeof(uint32) * 0x0000, 30, 16);

  /* Cnt Processor Config4 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.cnt_processor_config4_reg, sizeof(uint32) * 0x0517, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.cnt_processor_config4_reg.crps_src_type[0]), sizeof(uint32) * 0x0517, sizeof(uint32) * 0x0000, 2, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.cnt_processor_config4_reg.crps_src_type[1]), sizeof(uint32) * 0x0517, sizeof(uint32) * 0x0000, 6, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.cnt_processor_config4_reg.crps_queue_shift[0]), sizeof(uint32) * 0x0517, sizeof(uint32) * 0x0000, 11, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.cnt_processor_config4_reg.crps_queue_shift[1]), sizeof(uint32) * 0x0517, sizeof(uint32) * 0x0000, 15, 12);

  /* Cnt Processor AShift Cfg1 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.cnt_processor_shift_cfg1_reg[0], sizeof(uint32) * 0x0518, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.cnt_processor_shift_cfg1_reg[0].crps_base_q), sizeof(uint32) * 0x0518, sizeof(uint32) * 0x0000, 14, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.cnt_processor_shift_cfg1_reg[0].crps_top_q), sizeof(uint32) * 0x0518, sizeof(uint32) * 0x0000, 30, 16);

  /* Cnt Processor BShift Cfg1 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.cnt_processor_shift_cfg1_reg[1], sizeof(uint32) * 0x0519, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.cnt_processor_shift_cfg1_reg[1].crps_base_q), sizeof(uint32) * 0x0519, sizeof(uint32) * 0x0000, 14, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.cnt_processor_shift_cfg1_reg[1].crps_top_q), sizeof(uint32) * 0x0519, sizeof(uint32) * 0x0000, 30, 16);

  /* Cnt Processor ARead */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.cnt_processor_read_reg[0], sizeof(uint32) * 0x051a, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.cnt_processor_read_reg[0].crps_rd_req), sizeof(uint32) * 0x051a, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.cnt_processor_read_reg[0].crps_rd_req_type), sizeof(uint32) * 0x051a, sizeof(uint32) * 0x0000, 5, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.cnt_processor_read_reg[0].crps_rd_req_addr), sizeof(uint32) * 0x051a, sizeof(uint32) * 0x0000, 20, 8);

  /* Cnt Processor BRead */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.cnt_processor_read_reg[1], sizeof(uint32) * 0x051b, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.cnt_processor_read_reg[1].crps_rd_req), sizeof(uint32) * 0x051b, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.cnt_processor_read_reg[1].crps_rd_req_type), sizeof(uint32) * 0x051b, sizeof(uint32) * 0x0000, 5, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.cnt_processor_read_reg[1].crps_rd_req_addr), sizeof(uint32) * 0x051b, sizeof(uint32) * 0x0000, 20, 8);

  /* Cnt Proccesso ARd Result0 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.cnt_proccesso_rd_result0_reg[0], sizeof(uint32) * 0x051c, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.cnt_proccesso_rd_result0_reg[0].crps_data_valid), sizeof(uint32) * 0x051c, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.cnt_proccesso_rd_result0_reg[0].crps_cnt_addr), sizeof(uint32) * 0x051c, sizeof(uint32) * 0x0000, 20, 8);

  /* Cnt Proccesso ARd Result1 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.cnt_proccesso_rd_result1_reg[0], sizeof(uint32) * 0x051d, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.cnt_proccesso_rd_result1_reg[0].crps_pkts_cnt), sizeof(uint32) * 0x051d, sizeof(uint32) * 0x0000, 24, 0);

  /* Cnt Proccesso ARd Result2 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.cnt_proccesso_rd_result2_reg[0], sizeof(uint32) * 0x051e, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.cnt_proccesso_rd_result2_reg[0].crps_octs_cnt), sizeof(uint32) * 0x051e, sizeof(uint32) * 0x0000, 31, 0);

  /* Cnt Proccesso BRd Result0 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.cnt_proccesso_rd_result0_reg[1], sizeof(uint32) * 0x051f, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.cnt_proccesso_rd_result0_reg[1].crps_data_valid), sizeof(uint32) * 0x051f, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.cnt_proccesso_rd_result0_reg[1].crps_cnt_addr), sizeof(uint32) * 0x051f, sizeof(uint32) * 0x0000, 20, 8);

  /* Cnt Proccesso BRd Result1 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.cnt_proccesso_rd_result1_reg[1], sizeof(uint32) * 0x0520, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.cnt_proccesso_rd_result1_reg[1].crps_pkts_cnt), sizeof(uint32) * 0x0520, sizeof(uint32) * 0x0000, 24, 0);

  /* Cnt Proccesso BRd Result2 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.cnt_proccesso_rd_result2_reg[1], sizeof(uint32) * 0x0521, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.cnt_proccesso_rd_result2_reg[1].crps_octs_cnt), sizeof(uint32) * 0x0521, sizeof(uint32) * 0x0000, 31, 0);

  /* Cnt Proccesso ADirect Rd Result0 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.cnt_proccesso_direct_rd_result0_reg[0], sizeof(uint32) * 0x0522, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.cnt_proccesso_direct_rd_result0_reg[0].crps_direct_data_valid), sizeof(uint32) * 0x0522, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.cnt_proccesso_direct_rd_result0_reg[0].crps_direct_cnt_addr), sizeof(uint32) * 0x0522, sizeof(uint32) * 0x0000, 20, 8);

  /* Cnt Proccesso ADirect Rd Result1 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.cnt_proccesso_direct_rd_result1_reg[0], sizeof(uint32) * 0x0523, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.cnt_proccesso_direct_rd_result1_reg[0].crps_direct_pkts_cnt), sizeof(uint32) * 0x0523, sizeof(uint32) * 0x0000, 24, 0);

  /* Cnt Proccesso ADirect Rd Result2 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.cnt_proccesso_direct_rd_result2_reg[0], sizeof(uint32) * 0x0524, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.cnt_proccesso_direct_rd_result2_reg[0].crps_direct_octs_cnt), sizeof(uint32) * 0x0524, sizeof(uint32) * 0x0000, 31, 0);

  /* Cnt Proccesso BDirect Rd Result0 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.cnt_proccesso_direct_rd_result0_reg[1], sizeof(uint32) * 0x0525, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.cnt_proccesso_direct_rd_result0_reg[1].crps_direct_data_valid), sizeof(uint32) * 0x0525, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.cnt_proccesso_direct_rd_result0_reg[1].crps_direct_cnt_addr), sizeof(uint32) * 0x0525, sizeof(uint32) * 0x0000, 20, 8);

  /* Cnt Proccesso BDirect Rd Result1 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.cnt_proccesso_direct_rd_result1_reg[1], sizeof(uint32) * 0x0526, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.cnt_proccesso_direct_rd_result1_reg[1].crps_direct_pkts_cnt), sizeof(uint32) * 0x0526, sizeof(uint32) * 0x0000, 24, 0);

  /* Cnt Proccesso BDirect Rd Result2 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.cnt_proccesso_direct_rd_result2_reg[1], sizeof(uint32) * 0x0527, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.cnt_proccesso_direct_rd_result2_reg[1].crps_direct_octs_cnt), sizeof(uint32) * 0x0527, sizeof(uint32) * 0x0000, 31, 0);

  /* Stat If Bist1 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.stat_if_bist_reg, sizeof(uint32) * 0x0528, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.stat_if_bist_reg.bist_en), sizeof(uint32) * 0x0528, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.stat_if_bist_reg.bist_mode), sizeof(uint32) * 0x0528, sizeof(uint32) * 0x0000, 3, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.stat_if_bist_reg.bist_burst_actions), sizeof(uint32) * 0x0528, sizeof(uint32) * 0x0000, 9, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.stat_if_bist_reg.bist_gap), sizeof(uint32) * 0x0528, sizeof(uint32) * 0x0000, 16, 11);

  /* Stat If Bist Patern0 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.stat_if_bist_patern_reg[0], sizeof(uint32) * 0x0529, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.stat_if_bist_patern_reg[0].bist_ptrn0), sizeof(uint32) * 0x0529, sizeof(uint32) * 0x0000, 19, 0);

  /* Stat If Bist Patern1 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.stat_if_bist_patern_reg[1], sizeof(uint32) * 0x052a, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.stat_if_bist_patern_reg[1].bist_ptrn0), sizeof(uint32) * 0x052a, sizeof(uint32) * 0x0000, 19, 0);

  /* Global Reject State */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.global_reject_state_reg, sizeof(uint32) * 0x0550, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.global_reject_state_reg.glb_rjct_bdb), sizeof(uint32) * 0x0550, sizeof(uint32) * 0x0000, 3, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.global_reject_state_reg.glb_rjct_oc_bd), sizeof(uint32) * 0x0550, sizeof(uint32) * 0x0000, 7, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.global_reject_state_reg.glb_rjct_frdb_flmc), sizeof(uint32) * 0x0550, sizeof(uint32) * 0x0000, 11, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.global_reject_state_reg.glb_rjct_frdb_mnmc), sizeof(uint32) * 0x0550, sizeof(uint32) * 0x0000, 15, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.global_reject_state_reg.glb_rjct_frdb_uc), sizeof(uint32) * 0x0550, sizeof(uint32) * 0x0000, 19, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.global_reject_state_reg.glb_rjct_dram_dyn_space), sizeof(uint32) * 0x0550, sizeof(uint32) * 0x0000, 23, 20);

  /* Global Flow Control State */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.global_flow_control_state_reg, sizeof(uint32) * 0x0551, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.global_flow_control_state_reg.glb_fc_bdb), sizeof(uint32) * 0x0551, sizeof(uint32) * 0x0000, 1, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.global_flow_control_state_reg.glb_fc_frdb_uc), sizeof(uint32) * 0x0551, sizeof(uint32) * 0x0000, 3, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.global_flow_control_state_reg.glb_fc_frdb_flmc), sizeof(uint32) * 0x0551, sizeof(uint32) * 0x0000, 5, 4);

  /* Global Resource Counters */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.global_resource_counters_reg, sizeof(uint32) * 0x0552, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.global_resource_counters_reg.free_bdb_count), sizeof(uint32) * 0x0552, sizeof(uint32) * 0x0000, 16, 0);

  /* Global Resource Counters BD */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.global_resource_counters_bd_reg, sizeof(uint32) * 0x0553, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.global_resource_counters_bd_reg.oc_bd_count), sizeof(uint32) * 0x0553, sizeof(uint32) * 0x0000, 22, 0);

  /* Free Unicast Dbuffs Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.free_unicast_dbuffs_counter_reg, sizeof(uint32) * 0x0554, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.free_unicast_dbuffs_counter_reg.fr_db_count_uc), sizeof(uint32) * 0x0554, sizeof(uint32) * 0x0000, 21, 0);

  /* Free Full Multicast Dbuffs Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.free_full_multicast_dbuffs_counter_reg, sizeof(uint32) * 0x0555, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.free_full_multicast_dbuffs_counter_reg.fr_db_count_flmc), sizeof(uint32) * 0x0555, sizeof(uint32) * 0x0000, 15, 0);

  /* Free Mini Multicast Dbuffs Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.free_mini_multicast_dbuffs_counter_reg, sizeof(uint32) * 0x0556, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.free_mini_multicast_dbuffs_counter_reg.fr_db_count_mnmc), sizeof(uint32) * 0x0556, sizeof(uint32) * 0x0000, 16, 0);

  /* Global Resource Minimum Occupancy */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.global_resource_minimum_occupancy_reg, sizeof(uint32) * 0x0557, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.global_resource_minimum_occupancy_reg.free_bdb_min_oc), sizeof(uint32) * 0x0557, sizeof(uint32) * 0x0000, 16, 0);

  /* Free Unicast Dbuffs Minimum Occupancy */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.free_unicast_dbuffs_minimum_occupancy_reg, sizeof(uint32) * 0x0558, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.free_unicast_dbuffs_minimum_occupancy_reg.fr_db_min_oc), sizeof(uint32) * 0x0558, sizeof(uint32) * 0x0000, 21, 0);

  /* Free Full Multicast Dbuffs Minimum Occupancy */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.free_full_multicast_dbuffs_minimum_occupancy_reg, sizeof(uint32) * 0x0559, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.free_full_multicast_dbuffs_minimum_occupancy_reg.fr_db_flmc_min_oc), sizeof(uint32) * 0x0559, sizeof(uint32) * 0x0000, 15, 0);

  /* Free Mini Multicast Dbuffs Minimum Occupancy */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.free_mini_multicast_dbuffs_minimum_occupancy_reg, sizeof(uint32) * 0x055a, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.free_mini_multicast_dbuffs_minimum_occupancy_reg.fr_db_mnmc_min_oc), sizeof(uint32) * 0x055a, sizeof(uint32) * 0x0000, 16, 0);

  /* Enqueue Packet Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.enqueue_packet_counter_reg, sizeof(uint32) * 0x055b, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.enqueue_packet_counter_reg.enq_pkt_cnt), sizeof(uint32) * 0x055b, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.enqueue_packet_counter_reg.enq_pkt_cnt_ovf), sizeof(uint32) * 0x055b, sizeof(uint32) * 0x0000, 31, 31);

  /* Dequeue Packet Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.dequeue_packet_counter_reg, sizeof(uint32) * 0x055c, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.dequeue_packet_counter_reg.deq_pkt_cnt), sizeof(uint32) * 0x055c, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.dequeue_packet_counter_reg.deq_pkt_cnt_ovf), sizeof(uint32) * 0x055c, sizeof(uint32) * 0x0000, 31, 31);

  /* Total Discarded Packet Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.total_discarded_packet_counter_reg, sizeof(uint32) * 0x055d, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.total_discarded_packet_counter_reg.tot_dscrd_pkt_cnt), sizeof(uint32) * 0x055d, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.total_discarded_packet_counter_reg.tot_dscrd_pkt_cnt_ovf), sizeof(uint32) * 0x055d, sizeof(uint32) * 0x0000, 31, 31);

  /* Deleted Packet Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.deleted_packet_counter_reg, sizeof(uint32) * 0x055e, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.deleted_packet_counter_reg.deq_delete_pkt_cnt), sizeof(uint32) * 0x055e, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.deleted_packet_counter_reg.deq_delete_pkt_cnt_ovf), sizeof(uint32) * 0x055e, sizeof(uint32) * 0x0000, 31, 31);

  /* Isp Packet Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.isp_packet_counter_reg, sizeof(uint32) * 0x055f, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.isp_packet_counter_reg.isp_pkt_cnt), sizeof(uint32) * 0x055f, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.isp_packet_counter_reg.isp_pkt_cnt_ovf), sizeof(uint32) * 0x055f, sizeof(uint32) * 0x0000, 31, 31);

  /* Queue Enqueue Packet Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.queue_enqueue_packet_counter_reg, sizeof(uint32) * 0x0560, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.queue_enqueue_packet_counter_reg.qenq_pkt_cnt), sizeof(uint32) * 0x0560, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.queue_enqueue_packet_counter_reg.qenq_pkt_cnt_ovf), sizeof(uint32) * 0x0560, sizeof(uint32) * 0x0000, 31, 31);

  /* Queue Dequeue Packet Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.queue_dequeue_packet_counter_reg, sizeof(uint32) * 0x0561, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.queue_dequeue_packet_counter_reg.qdeq_pkt_cnt), sizeof(uint32) * 0x0561, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.queue_dequeue_packet_counter_reg.qdeq_pkt_cnt_ovf), sizeof(uint32) * 0x0561, sizeof(uint32) * 0x0000, 31, 31);

  /* Queue Total Discarded Packet Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.queue_total_discarded_packet_counter_reg, sizeof(uint32) * 0x0562, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.queue_total_discarded_packet_counter_reg.qtot_dscrd_pkt_cnt), sizeof(uint32) * 0x0562, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.queue_total_discarded_packet_counter_reg.qtot_dscrd_pkt_cnt_ovf), sizeof(uint32) * 0x0562, sizeof(uint32) * 0x0000, 31, 31);

  /* Queue Deleted Packet Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.queue_deleted_packet_counter_reg, sizeof(uint32) * 0x0563, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.queue_deleted_packet_counter_reg.qdeq_delete_pkt_cnt), sizeof(uint32) * 0x0563, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.queue_deleted_packet_counter_reg.qdeq_delete_pkt_cnt_ovf), sizeof(uint32) * 0x0563, sizeof(uint32) * 0x0000, 31, 31);

  /* Free Resource Rejected Packet Counter1 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.free_resource_rejected_packet_counter1_reg, sizeof(uint32) * 0x0564, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.free_resource_rejected_packet_counter1_reg.rjct_db_pkt_cnt), sizeof(uint32) * 0x0564, sizeof(uint32) * 0x0000, 14, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.free_resource_rejected_packet_counter1_reg.rjct_db_pkt_cnt_ovf), sizeof(uint32) * 0x0564, sizeof(uint32) * 0x0000, 15, 15);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.free_resource_rejected_packet_counter1_reg.rjct_bdb_pkt_cnt), sizeof(uint32) * 0x0564, sizeof(uint32) * 0x0000, 30, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.free_resource_rejected_packet_counter1_reg.rjct_bdb_pkt_cnt_ovf), sizeof(uint32) * 0x0564, sizeof(uint32) * 0x0000, 31, 31);

  /* Free Resource Rejected Packet Counter2 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.free_resource_rejected_packet_counter2_reg, sizeof(uint32) * 0x0565, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.free_resource_rejected_packet_counter2_reg.rjct_bdb_protct_pkt_cnt), sizeof(uint32) * 0x0565, sizeof(uint32) * 0x0000, 14, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.free_resource_rejected_packet_counter2_reg.rjct_bdb_protct_pkt_cnt_ovf), sizeof(uint32) * 0x0565, sizeof(uint32) * 0x0000, 15, 15);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.free_resource_rejected_packet_counter2_reg.rjct_oc_bd_pkt_cnt), sizeof(uint32) * 0x0565, sizeof(uint32) * 0x0000, 30, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.free_resource_rejected_packet_counter2_reg.rjct_oc_bd_pkt_cnt_ovf), sizeof(uint32) * 0x0565, sizeof(uint32) * 0x0000, 31, 31);

  /* Irr Error Rejected Packet Counters  */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.irr_error_rejected_packet_counters_reg, sizeof(uint32) * 0x0566, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.irr_error_rejected_packet_counters_reg.rjct_sn_err_pkt_cnt), sizeof(uint32) * 0x0566, sizeof(uint32) * 0x0000, 14, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.irr_error_rejected_packet_counters_reg.rjct_sn_err_pkt_cnt_ovf), sizeof(uint32) * 0x0566, sizeof(uint32) * 0x0000, 15, 15);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.irr_error_rejected_packet_counters_reg.rjct_mc_err_pkt_cnt), sizeof(uint32) * 0x0566, sizeof(uint32) * 0x0000, 30, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.irr_error_rejected_packet_counters_reg.rjct_mc_err_pkt_cnt_ovf), sizeof(uint32) * 0x0566, sizeof(uint32) * 0x0000, 31, 31);

  /* Idr Error Reject Packet Counters  */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.idr_error_reject_packet_counters_reg, sizeof(uint32) * 0x0567, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.idr_error_reject_packet_counters_reg.rjct_rsrc_err_pkt_cnt), sizeof(uint32) * 0x0567, sizeof(uint32) * 0x0000, 14, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.idr_error_reject_packet_counters_reg.rjct_rsrc_err_pkt_cnt_ovf), sizeof(uint32) * 0x0567, sizeof(uint32) * 0x0000, 15, 15);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.idr_error_reject_packet_counters_reg.rjct_qnvalid_err_pkt_cnt), sizeof(uint32) * 0x0567, sizeof(uint32) * 0x0000, 30, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.idr_error_reject_packet_counters_reg.rjct_qnvalid_err_pkt_cnt_ovf), sizeof(uint32) * 0x0567, sizeof(uint32) * 0x0000, 31, 31);

  /* Maximum Occupancy Queue Size0 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.maximum_occupancy_queue_size0_reg, sizeof(uint32) * 0x0568, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.maximum_occupancy_queue_size0_reg.mx_oc_qsz), sizeof(uint32) * 0x0568, sizeof(uint32) * 0x0000, 23, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.maximum_occupancy_queue_size0_reg.mx_oc_rfrsh), sizeof(uint32) * 0x0568, sizeof(uint32) * 0x0000, 31, 31);

  /* Maximum Occupancy Queue Size1 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.maximum_occupancy_queue_size1_reg, sizeof(uint32) * 0x0569, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.maximum_occupancy_queue_size1_reg.mx_oc_qnum), sizeof(uint32) * 0x0569, sizeof(uint32) * 0x0000, 14, 0);

  /* Queue Maximum Occupancy Queue Size0 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.queue_maximum_occupancy_queue_size0_reg, sizeof(uint32) * 0x056a, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.queue_maximum_occupancy_queue_size0_reg.qmx_oc_qsz), sizeof(uint32) * 0x056a, sizeof(uint32) * 0x0000, 23, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.queue_maximum_occupancy_queue_size0_reg.qmx_oc_rfrsh), sizeof(uint32) * 0x056a, sizeof(uint32) * 0x0000, 31, 31);

  /* Vsq Maximum Occupancy0 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.vsq_maximum_occupancy0_reg, sizeof(uint32) * 0x056b, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.vsq_maximum_occupancy0_reg.vsq_mx_oc_qsz), sizeof(uint32) * 0x056b, sizeof(uint32) * 0x0000, 27, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.vsq_maximum_occupancy0_reg.vsq_mx_oc_rfrsh), sizeof(uint32) * 0x056b, sizeof(uint32) * 0x0000, 31, 31);

  /* Vsq Maximum Occupancy1 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.vsq_maximum_occupancy1_reg, sizeof(uint32) * 0x056c, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.vsq_maximum_occupancy1_reg.vsq_mx_oc_qnum), sizeof(uint32) * 0x056c, sizeof(uint32) * 0x0000, 8, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.vsq_maximum_occupancy1_reg.vsq_mx_oc_bdsz), sizeof(uint32) * 0x056c, sizeof(uint32) * 0x0000, 30, 9);

  /* Vsq Enqueue Packet Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.vsq_enqueue_packet_counter_reg, sizeof(uint32) * 0x056d, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.vsq_enqueue_packet_counter_reg.vsq_enq_pkt_cnt), sizeof(uint32) * 0x056d, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.vsq_enqueue_packet_counter_reg.vsq_enq_pkt_cnt_ovf), sizeof(uint32) * 0x056d, sizeof(uint32) * 0x0000, 31, 31);

  /* Vsq Dequeue Packet Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.vsq_dequeue_packet_counter_reg, sizeof(uint32) * 0x056e, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.vsq_dequeue_packet_counter_reg.vsq_deq_pkt_cnt), sizeof(uint32) * 0x056e, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.vsq_dequeue_packet_counter_reg.vsq_deq_pkt_cnt_ovf), sizeof(uint32) * 0x056e, sizeof(uint32) * 0x0000, 31, 31);

  /* Qdc Tag Ctrl Dbg Sel */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.qdc_tag_ctrl_dbg_sel_reg, sizeof(uint32) * 0x056f, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.qdc_tag_ctrl_dbg_sel_reg.tag_ctl_dbg_sel), sizeof(uint32) * 0x056f, sizeof(uint32) * 0x0000, 4, 0);

  /* Qdc Tag Ctrl Dbg */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.qdc_tag_ctrl_dbg_reg, sizeof(uint32) * 0x0570, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.qdc_tag_ctrl_dbg_reg.tag_dbg_free), sizeof(uint32) * 0x0570, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.qdc_tag_ctrl_dbg_reg.tag_dbg_line_v), sizeof(uint32) * 0x0570, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.qdc_tag_ctrl_dbg_reg.tag_dbg_dirty), sizeof(uint32) * 0x0570, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.qdc_tag_ctrl_dbg_reg.tag_dbg_user_cnt), sizeof(uint32) * 0x0570, sizeof(uint32) * 0x0000, 7, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.qdc_tag_ctrl_dbg_reg.tag_dbg_rd_pnd), sizeof(uint32) * 0x0570, sizeof(uint32) * 0x0000, 11, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.qdc_tag_ctrl_dbg_reg.tag_dbg_qnum), sizeof(uint32) * 0x0570, sizeof(uint32) * 0x0000, 26, 12);

  /* Enqueue Byte Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.enqueue_byte_counter_reg, sizeof(uint32) * 0x0571, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.enqueue_byte_counter_reg.enq_byte_cnt), sizeof(uint32) * 0x0571, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.enqueue_byte_counter_reg.enq_byte_cnt_ovf), sizeof(uint32) * 0x0571, sizeof(uint32) * 0x0000, 31, 31);

  /* Dequeue Byte Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.dequeue_byte_counter_reg, sizeof(uint32) * 0x0572, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.dequeue_byte_counter_reg.deq_byte_cnt), sizeof(uint32) * 0x0572, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.dequeue_byte_counter_reg.deq_byte_cnt_ovf), sizeof(uint32) * 0x0572, sizeof(uint32) * 0x0000, 31, 31);

  /* Tot Dscrd Byte Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.tot_dscrd_byte_counter_reg, sizeof(uint32) * 0x0573, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.tot_dscrd_byte_counter_reg.tot_dscrd_byte_cnt), sizeof(uint32) * 0x0573, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.tot_dscrd_byte_counter_reg.tot_dscrd_byte_cnt_ovf), sizeof(uint32) * 0x0573, sizeof(uint32) * 0x0000, 31, 31);

  /* Qdr Read Cnt */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.qdr_read_cnt_reg, sizeof(uint32) * 0x0574, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.qdr_read_cnt_reg.qdr_read_rply_cnt), sizeof(uint32) * 0x0574, sizeof(uint32) * 0x0000, 14, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.qdr_read_cnt_reg.qdr_read_rply_cnt_ovf), sizeof(uint32) * 0x0574, sizeof(uint32) * 0x0000, 15, 15);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.qdr_read_cnt_reg.qdr_val_read_rply_cnt), sizeof(uint32) * 0x0574, sizeof(uint32) * 0x0000, 30, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.qdr_read_cnt_reg.qdr_val_read_rply_cnt_ovf), sizeof(uint32) * 0x0574, sizeof(uint32) * 0x0000, 31, 31);

  /* Cnm Pckt Cnt */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.cnm_pckt_cnt_reg, sizeof(uint32) * 0x0575, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.cnm_pckt_cnt_reg.cnm_pkt_cnt), sizeof(uint32) * 0x0575, sizeof(uint32) * 0x0000, 14, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.cnm_pckt_cnt_reg.cnm_pkt_cnt_ovf), sizeof(uint32) * 0x0575, sizeof(uint32) * 0x0000, 15, 15);

  /* Rjct Cnm Pckt Cnt */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.rjct_cnm_pckt_cnt_reg, sizeof(uint32) * 0x0576, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.rjct_cnm_pckt_cnt_reg.rjct_cnm_pkt_cnt), sizeof(uint32) * 0x0576, sizeof(uint32) * 0x0000, 14, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.rjct_cnm_pckt_cnt_reg.rjct_cnm_pkt_cnt_ovf), sizeof(uint32) * 0x0576, sizeof(uint32) * 0x0000, 15, 15);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.rjct_cnm_pckt_cnt_reg.rjct_cnm_cpid), sizeof(uint32) * 0x0576, sizeof(uint32) * 0x0000, 27, 16);

  /* Dram Dyn Reject Packet Counters  */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.dram_dyn_reject_packet_counters_reg, sizeof(uint32) * 0x0577, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.dram_dyn_reject_packet_counters_reg.rjct_dram_dyn_pkt_cnt), sizeof(uint32) * 0x0577, sizeof(uint32) * 0x0000, 14, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.dram_dyn_reject_packet_counters_reg.rjct_dram_dyn_pkt_cnt_ovf), sizeof(uint32) * 0x0577, sizeof(uint32) * 0x0000, 15, 15);

  /* Dram Dyn Size Cnt */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.dram_dyn_size_cnt_reg, sizeof(uint32) * 0x0578, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.dram_dyn_size_cnt_reg.dram_dyn_size), sizeof(uint32) * 0x0578, sizeof(uint32) * 0x0000, 28, 0);

  /* Global Resource Counters2 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.global_resource_counters2_reg, sizeof(uint32) * 0x0579, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.global_resource_counters2_reg.oc_bdb_count), sizeof(uint32) * 0x0579, sizeof(uint32) * 0x0000, 16, 0);

  /* Reject Status Bmp */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.reject_status_bmp_reg, sizeof(uint32) * 0x057a, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.reject_status_bmp_reg.fr_bdb_rjct), sizeof(uint32) * 0x057a, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.reject_status_bmp_reg.fr_db_uc_rjct), sizeof(uint32) * 0x057a, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.reject_status_bmp_reg.fr_db_flmc_rjct), sizeof(uint32) * 0x057a, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.reject_status_bmp_reg.fr_db_mnmc_rjct), sizeof(uint32) * 0x057a, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.reject_status_bmp_reg.oc_bd_rjct), sizeof(uint32) * 0x057a, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.reject_status_bmp_reg.dram_dyn_size_rjct), sizeof(uint32) * 0x057a, sizeof(uint32) * 0x0000, 5, 5);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.reject_status_bmp_reg.dropp_lvl_rjct), sizeof(uint32) * 0x057a, sizeof(uint32) * 0x0000, 7, 7);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.reject_status_bmp_reg.rsrc_err_rjct), sizeof(uint32) * 0x057a, sizeof(uint32) * 0x0000, 8, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.reject_status_bmp_reg.seq_err_rjct), sizeof(uint32) * 0x057a, sizeof(uint32) * 0x0000, 9, 9);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.reject_status_bmp_reg.mc_err_rjct), sizeof(uint32) * 0x057a, sizeof(uint32) * 0x0000, 10, 10);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.reject_status_bmp_reg.qnot_valid_rjct), sizeof(uint32) * 0x057a, sizeof(uint32) * 0x0000, 11, 11);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.reject_status_bmp_reg.isp_dup_err_rjct), sizeof(uint32) * 0x057a, sizeof(uint32) * 0x0000, 12, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.reject_status_bmp_reg.pkt_qmax_size_rjct), sizeof(uint32) * 0x057a, sizeof(uint32) * 0x0000, 13, 13);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.reject_status_bmp_reg.pkt_qwred_rjct), sizeof(uint32) * 0x057a, sizeof(uint32) * 0x0000, 14, 14);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.reject_status_bmp_reg.vsqa_max_size_rjct), sizeof(uint32) * 0x057a, sizeof(uint32) * 0x0000, 15, 15);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.reject_status_bmp_reg.vsqb_max_size_rjct), sizeof(uint32) * 0x057a, sizeof(uint32) * 0x0000, 16, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.reject_status_bmp_reg.vsqc_max_size_rjct), sizeof(uint32) * 0x057a, sizeof(uint32) * 0x0000, 17, 17);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.reject_status_bmp_reg.vsqd_max_size_rjct), sizeof(uint32) * 0x057a, sizeof(uint32) * 0x0000, 18, 18);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.reject_status_bmp_reg.vsqa_max_bd_size_rjct), sizeof(uint32) * 0x057a, sizeof(uint32) * 0x0000, 19, 19);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.reject_status_bmp_reg.vsqb_max_bd_size_rjct), sizeof(uint32) * 0x057a, sizeof(uint32) * 0x0000, 20, 20);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.reject_status_bmp_reg.vsqc_max_bd_size_rjct), sizeof(uint32) * 0x057a, sizeof(uint32) * 0x0000, 21, 21);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.reject_status_bmp_reg.vsqd_max_bd_size_rjct), sizeof(uint32) * 0x057a, sizeof(uint32) * 0x0000, 22, 22);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.reject_status_bmp_reg.vsqa_wred_rjct), sizeof(uint32) * 0x057a, sizeof(uint32) * 0x0000, 23, 23);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.reject_status_bmp_reg.vsqb_wred_rjct), sizeof(uint32) * 0x057a, sizeof(uint32) * 0x0000, 24, 24);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.reject_status_bmp_reg.vsqc_wred_rjct), sizeof(uint32) * 0x057a, sizeof(uint32) * 0x0000, 25, 25);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.reject_status_bmp_reg.vsqd_wred_rjct), sizeof(uint32) * 0x057a, sizeof(uint32) * 0x0000, 26, 26);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.reject_status_bmp_reg.sred_rjct), sizeof(uint32) * 0x057a, sizeof(uint32) * 0x0000, 27, 27);

  /* Lst Qdr Read Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.lst_qdr_read_data_reg, sizeof(uint32) * 0x057b, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.lst_qdr_read_data_reg.lst_qdr_read_data), sizeof(uint32) * 0x057b, sizeof(uint32) * 0x0000, 31, 0);

  /* Crps Cnt Ovrf Sts */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.crps_cnt_ovrf_sts_reg, sizeof(uint32) * 0x057c, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.crps_cnt_ovrf_sts_reg.crps_counter_ovf_addr[0]), sizeof(uint32) * 0x057c, sizeof(uint32) * 0x0000, 12, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.crps_cnt_ovrf_sts_reg.crps_is_ovf_cnt_pkts[0]), sizeof(uint32) * 0x057c, sizeof(uint32) * 0x0000, 13, 13);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.crps_cnt_ovrf_sts_reg.crps_is_ovf_cnt_octs[0]), sizeof(uint32) * 0x057c, sizeof(uint32) * 0x0000, 14, 14);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.crps_cnt_ovrf_sts_reg.crps_counter_ovf_addr[1]), sizeof(uint32) * 0x057c, sizeof(uint32) * 0x0000, 28, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.crps_cnt_ovrf_sts_reg.crps_is_ovf_cnt_pkts[1]), sizeof(uint32) * 0x057c, sizeof(uint32) * 0x0000, 29, 29);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.crps_cnt_ovrf_sts_reg.crps_is_ovf_cnt_octs[1]), sizeof(uint32) * 0x057c, sizeof(uint32) * 0x0000, 30, 30);

  /* Crpsa Counter Sts */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.crps_counter_sts_reg[0], sizeof(uint32) * 0x057d, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.crps_counter_sts_reg[0].crps_cmd_cnt), sizeof(uint32) * 0x057d, sizeof(uint32) * 0x0000, 14, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.crps_counter_sts_reg[0].crps_cmd_cnt_ovf), sizeof(uint32) * 0x057d, sizeof(uint32) * 0x0000, 15, 15);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.crps_counter_sts_reg[0].crps_cpu_req_cnt), sizeof(uint32) * 0x057d, sizeof(uint32) * 0x0000, 30, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.crps_counter_sts_reg[0].crps_cpu_req_cnt_ovf), sizeof(uint32) * 0x057d, sizeof(uint32) * 0x0000, 31, 31);

  /* Crpsb Counter Sts */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.crps_counter_sts_reg[1], sizeof(uint32) * 0x057e, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.crps_counter_sts_reg[1].crps_cmd_cnt), sizeof(uint32) * 0x057e, sizeof(uint32) * 0x0000, 14, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.crps_counter_sts_reg[1].crps_cmd_cnt_ovf), sizeof(uint32) * 0x057e, sizeof(uint32) * 0x0000, 15, 15);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.crps_counter_sts_reg[1].crps_cpu_req_cnt), sizeof(uint32) * 0x057e, sizeof(uint32) * 0x0000, 30, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.crps_counter_sts_reg[1].crps_cpu_req_cnt_ovf), sizeof(uint32) * 0x057e, sizeof(uint32) * 0x0000, 31, 31);

  /* Crpsa Counter Sts1 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.crps_counter_sts1_reg[0], sizeof(uint32) * 0x057f, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.crps_counter_sts1_reg[0].crps_ovth_cntrs_cnt), sizeof(uint32) * 0x057f, sizeof(uint32) * 0x0000, 12, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.crps_counter_sts1_reg[0].crps_act_cntrs_cnt), sizeof(uint32) * 0x057f, sizeof(uint32) * 0x0000, 28, 16);

  /* Crpsb Counter Sts1 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.crps_counter_sts1_reg[1], sizeof(uint32) * 0x0580, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.crps_counter_sts1_reg[1].crps_ovth_cntrs_cnt), sizeof(uint32) * 0x0580, sizeof(uint32) * 0x0000, 12, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.crps_counter_sts1_reg[1].crps_act_cntrs_cnt), sizeof(uint32) * 0x0580, sizeof(uint32) * 0x0000, 28, 16);

  /* Mtrpa Stats Cfg */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.mtrpa_stats_cfg_reg, sizeof(uint32) * 0x0581, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.mtrpa_stats_cfg_reg.mtrpa_stats_granularity), sizeof(uint32) * 0x0581, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.mtrpa_stats_cfg_reg.mtrpa_stats_is_high), sizeof(uint32) * 0x0581, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.mtrpa_stats_cfg_reg.mtrpa_stats_cfg_index), sizeof(uint32) * 0x0581, sizeof(uint32) * 0x0000, 14, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.mtrpa_stats_cfg_reg.mtrpa_stats_cfg_index_mask), sizeof(uint32) * 0x0581, sizeof(uint32) * 0x0000, 27, 15);

  /* Mtrpa Cbl Cnt */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.mtrpa_cbl_cnt_reg, sizeof(uint32) * 0x0582, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.mtrpa_cbl_cnt_reg.mtrpa_cbl_cnt), sizeof(uint32) * 0x0582, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.mtrpa_cbl_cnt_reg.mtrpa_cbl_cnt_ovf), sizeof(uint32) * 0x0582, sizeof(uint32) * 0x0000, 31, 31);

  /* Mtrpa Ebl Cnt */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.mtrpa_ebl_cnt_reg, sizeof(uint32) * 0x0583, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.mtrpa_ebl_cnt_reg.mtrpa_ebl_cnt), sizeof(uint32) * 0x0583, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.mtrpa_ebl_cnt_reg.mtrpa_ebl_cnt_ovf), sizeof(uint32) * 0x0583, sizeof(uint32) * 0x0000, 31, 31);

  /* Mtrpa Bubble Cnt */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.mtrpa_bubble_cnt_reg, sizeof(uint32) * 0x0584, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.mtrpa_bubble_cnt_reg.mtrpa_bubble_cnt), sizeof(uint32) * 0x0584, sizeof(uint32) * 0x0000, 14, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.mtrpa_bubble_cnt_reg.mtrpa_bubble_cnt_ovf), sizeof(uint32) * 0x0584, sizeof(uint32) * 0x0000, 15, 15);

  /* Mtrpb Stats Cfg */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.mtrpb_stats_cfg_reg, sizeof(uint32) * 0x0585, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.mtrpb_stats_cfg_reg.mtrpb_stats_granularity), sizeof(uint32) * 0x0585, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.mtrpb_stats_cfg_reg.mtrpb_stats_is_high), sizeof(uint32) * 0x0585, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.mtrpb_stats_cfg_reg.mtrpb_stats_cfg_index), sizeof(uint32) * 0x0585, sizeof(uint32) * 0x0000, 14, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.mtrpb_stats_cfg_reg.mtrpb_stats_cfg_index_mask), sizeof(uint32) * 0x0585, sizeof(uint32) * 0x0000, 27, 15);

  /* Mtrpb Cbl Cnt */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.mtrpb_cbl_cnt_reg, sizeof(uint32) * 0x0586, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.mtrpb_cbl_cnt_reg.mtrpb_cbl_cnt), sizeof(uint32) * 0x0586, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.mtrpb_cbl_cnt_reg.mtrpb_cbl_cnt_ovf), sizeof(uint32) * 0x0586, sizeof(uint32) * 0x0000, 31, 31);

  /* Mtrpb Ebl Cnt */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.mtrpb_ebl_cnt_reg, sizeof(uint32) * 0x0587, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.mtrpb_ebl_cnt_reg.mtrpb_ebl_cnt), sizeof(uint32) * 0x0587, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.mtrpb_ebl_cnt_reg.mtrpb_ebl_cnt_ovf), sizeof(uint32) * 0x0587, sizeof(uint32) * 0x0000, 31, 31);

  /* Mtrpb Bubble Cnt */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.mtrpb_bubble_cnt_reg, sizeof(uint32) * 0x0588, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.mtrpb_bubble_cnt_reg.mtrpb_bubble_cnt), sizeof(uint32) * 0x0588, sizeof(uint32) * 0x0000, 14, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.mtrpb_bubble_cnt_reg.mtrpb_bubble_cnt_ovf), sizeof(uint32) * 0x0588, sizeof(uint32) * 0x0000, 15, 15);

  /* Mrpsa Last Idx */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.mrpsa_last_idx_reg, sizeof(uint32) * 0x0589, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.mrpsa_last_idx_reg.mtrpa_cmd_last_index), sizeof(uint32) * 0x0589, sizeof(uint32) * 0x0000, 12, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.mrpsa_last_idx_reg.mtrpa_cmd_last_index_updated), sizeof(uint32) * 0x0589, sizeof(uint32) * 0x0000, 13, 13);

  /* Mrpsb Last Idx */
  SOC_PB_DB_REG_SET(Soc_pb_regs.iqm.mrpsb_last_idx_reg, sizeof(uint32) * 0x058a, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.mrpsb_last_idx_reg.mtrpb_cmd_last_index), sizeof(uint32) * 0x058a, sizeof(uint32) * 0x0000, 12, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.iqm.mrpsb_last_idx_reg.mtrpb_cmd_last_index_updated), sizeof(uint32) * 0x058a, sizeof(uint32) * 0x0000, 13, 13);
}

/* Block registers initialization: QDR */
STATIC void
  soc_pb_regs_init_QDR(void)
{
  Soc_pb_regs.qdr.nof_instances = SOC_PB_BLK_NOF_INSTANCES_QDR;
  Soc_pb_regs.qdr.addr.base = sizeof(uint32) * 0x0600;
  Soc_pb_regs.qdr.addr.step = sizeof(uint32) * 0x0000;

  /* Interrupt Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.qdr.interrupt_reg, sizeof(uint32) * 0x0600, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.interrupt_reg.qdr_ecc_int), sizeof(uint32) * 0x0600, sizeof(uint32) * 0x0000, 0, 0);

  /* Interrupt Mask Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.qdr.interrupt_mask_reg, sizeof(uint32) * 0x0610, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.interrupt_mask_reg.qdr_ecc_int_mask), sizeof(uint32) * 0x0610, sizeof(uint32) * 0x0000, 0, 0);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.qdr.indirect_command_wr_data_reg, sizeof(uint32) * 0x0620, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.indirect_command_wr_data_reg.indirect_command_wr_data), sizeof(uint32) * 0x0620, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.qdr.indirect_command_rd_data_reg, sizeof(uint32) * 0x0630, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.indirect_command_rd_data_reg.indirect_command_rd_data), sizeof(uint32) * 0x0630, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command */
  SOC_PB_DB_REG_SET(Soc_pb_regs.qdr.indirect_command_reg, sizeof(uint32) * 0x0640, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.indirect_command_reg.indirect_command_trigger), sizeof(uint32) * 0x0640, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.indirect_command_reg.indirect_command_trigger_on_data), sizeof(uint32) * 0x0640, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.indirect_command_reg.indirect_command_count), sizeof(uint32) * 0x0640, sizeof(uint32) * 0x0000, 15, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.indirect_command_reg.indirect_command_timeout), sizeof(uint32) * 0x0640, sizeof(uint32) * 0x0000, 30, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.indirect_command_reg.indirect_command_status), sizeof(uint32) * 0x0640, sizeof(uint32) * 0x0000, 31, 31);

  /* Indirect Command Address */
  SOC_PB_DB_REG_SET(Soc_pb_regs.qdr.indirect_command_address_reg, sizeof(uint32) * 0x0641, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.indirect_command_address_reg.indirect_command_addr), sizeof(uint32) * 0x0641, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.indirect_command_address_reg.indirect_command_type), sizeof(uint32) * 0x0641, sizeof(uint32) * 0x0000, 31, 31);

  /* Indirect Command Data Increment */
  SOC_PB_DB_REG_SET(Soc_pb_regs.qdr.indirect_command_data_increment_reg[0], sizeof(uint32) * 0x0642, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.indirect_command_data_increment_reg[0].indirect_command_data_increment), sizeof(uint32) * 0x0642, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Data Increment */
  SOC_PB_DB_REG_SET(Soc_pb_regs.qdr.indirect_command_data_increment_reg[1], sizeof(uint32) * 0x0643, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.indirect_command_data_increment_reg[1].indirect_command_data_increment), sizeof(uint32) * 0x0643, sizeof(uint32) * 0x0000, 31, 0);

  /* Qdr Ecc Error Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.qdr.qdr_ecc_error_counter_reg, sizeof(uint32) * 0x0660, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.qdr_ecc_error_counter_reg.qdr_ecc_err_cnt), sizeof(uint32) * 0x0660, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.qdr_ecc_error_counter_reg.qdr_ecc_err_cnt_ovf), sizeof(uint32) * 0x0660, sizeof(uint32) * 0x0000, 31, 31);

  /* Reply Threshold */
  SOC_PB_DB_REG_SET(Soc_pb_regs.qdr.reply_threshold_reg, sizeof(uint32) * 0x0661, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.reply_threshold_reg.reply_th), sizeof(uint32) * 0x0661, sizeof(uint32) * 0x0000, 5, 0);

  /* Dll Update Period */
  SOC_PB_DB_REG_SET(Soc_pb_regs.qdr.dll_update_period_reg, sizeof(uint32) * 0x0662, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.dll_update_period_reg.dll_update_prd), sizeof(uint32) * 0x0662, sizeof(uint32) * 0x0000, 7, 0);

  /* Qdr Protect Disable */
  SOC_PB_DB_REG_SET(Soc_pb_regs.qdr.qdr_protect_disable_reg, sizeof(uint32) * 0x0663, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.qdr_protect_disable_reg.qdr_protect_dis), sizeof(uint32) * 0x0663, sizeof(uint32) * 0x0000, 0, 0);

  /* Qdr Ecc Bit Correction Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.qdr.qdr_ecc_bit_correction_counter_reg, sizeof(uint32) * 0x0664, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.qdr_ecc_bit_correction_counter_reg.qdr_ecc_bit_corr_cnt), sizeof(uint32) * 0x0664, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.qdr_ecc_bit_correction_counter_reg.qdr_ecc_bit_corr_cnt_ovf), sizeof(uint32) * 0x0664, sizeof(uint32) * 0x0000, 31, 31);

  /* Qdr Bist Enable */
  SOC_PB_DB_REG_SET(Soc_pb_regs.qdr.qdr_bist_enable_reg, sizeof(uint32) * 0x0667, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.qdr_bist_enable_reg.qdr_bist_en), sizeof(uint32) * 0x0667, sizeof(uint32) * 0x0000, 0, 0);

  /* Bist Write Number Configuration Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.qdr.bist_write_number_configuration_reg, sizeof(uint32) * 0x0668, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.bist_write_number_configuration_reg.bist_write_num), sizeof(uint32) * 0x0668, sizeof(uint32) * 0x0000, 31, 0);

  /* Bist Read Number Configuration Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.qdr.bist_read_number_configuration_reg, sizeof(uint32) * 0x0669, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.bist_read_number_configuration_reg.bist_read_num), sizeof(uint32) * 0x0669, sizeof(uint32) * 0x0000, 31, 0);

  /* Bist Infinite Test */
  SOC_PB_DB_REG_SET(Soc_pb_regs.qdr.bist_infinite_test_reg, sizeof(uint32) * 0x066a, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.bist_infinite_test_reg.bist_write_infinite), sizeof(uint32) * 0x066a, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.bist_infinite_test_reg.bist_read_infinite), sizeof(uint32) * 0x066a, sizeof(uint32) * 0x0000, 4, 4);

  /* Bist Read Delay */
  SOC_PB_DB_REG_SET(Soc_pb_regs.qdr.bist_read_delay_reg, sizeof(uint32) * 0x066b, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.bist_read_delay_reg.bist_read_delay), sizeof(uint32) * 0x066b, sizeof(uint32) * 0x0000, 31, 0);

  /* Bist Thresholds */
  SOC_PB_DB_REG_SET(Soc_pb_regs.qdr.bist_thresholds_reg, sizeof(uint32) * 0x066c, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.bist_thresholds_reg.bist_wr_th), sizeof(uint32) * 0x066c, sizeof(uint32) * 0x0000, 3, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.bist_thresholds_reg.bist_rd_th), sizeof(uint32) * 0x066c, sizeof(uint32) * 0x0000, 11, 8);

  /* Bist Gap */
  SOC_PB_DB_REG_SET(Soc_pb_regs.qdr.bist_gap_reg, sizeof(uint32) * 0x066e, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.bist_gap_reg.bist_gap), sizeof(uint32) * 0x066e, sizeof(uint32) * 0x0000, 7, 0);

  /* Bist Pattern0 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.qdr.bist_pattern_regs[0], sizeof(uint32) * 0x066f, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.bist_pattern_regs[0].bist_pattern0), sizeof(uint32) * 0x066f, sizeof(uint32) * 0x0000, 31, 0);

  /* Bist Pattern1 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.qdr.bist_pattern_regs[1], sizeof(uint32) * 0x0670, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.bist_pattern_regs[1].bist_pattern0), sizeof(uint32) * 0x0670, sizeof(uint32) * 0x0000, 31, 0);

  /* Bist Pattern2 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.qdr.bist_pattern_regs[2], sizeof(uint32) * 0x0671, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.bist_pattern_regs[2].bist_pattern0), sizeof(uint32) * 0x0671, sizeof(uint32) * 0x0000, 31, 0);

  /* Bist Pattern3 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.qdr.bist_pattern_regs[3], sizeof(uint32) * 0x0672, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.bist_pattern_regs[3].bist_pattern0), sizeof(uint32) * 0x0672, sizeof(uint32) * 0x0000, 31, 0);

  /* Bist Pattern4 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.qdr.bist_pattern_regs[4], sizeof(uint32) * 0x0673, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.bist_pattern_regs[4].bist_pattern0), sizeof(uint32) * 0x0673, sizeof(uint32) * 0x0000, 31, 0);

  /* Bist Pattern5 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.qdr.bist_pattern_regs[5], sizeof(uint32) * 0x0674, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.bist_pattern_regs[5].bist_pattern0), sizeof(uint32) * 0x0674, sizeof(uint32) * 0x0000, 31, 0);

  /* Bist Pattern6 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.qdr.bist_pattern_regs[6], sizeof(uint32) * 0x0675, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.bist_pattern_regs[6].bist_pattern0), sizeof(uint32) * 0x0675, sizeof(uint32) * 0x0000, 31, 0);

  /* Bist Pattern7 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.qdr.bist_pattern_regs[7], sizeof(uint32) * 0x0676, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.bist_pattern_regs[7].bist_pattern0), sizeof(uint32) * 0x0676, sizeof(uint32) * 0x0000, 31, 0);

  /* Bist Start Address */
  SOC_PB_DB_REG_SET(Soc_pb_regs.qdr.bist_start_address_reg, sizeof(uint32) * 0x0677, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.bist_start_address_reg.bist_start_address), sizeof(uint32) * 0x0677, sizeof(uint32) * 0x0000, 21, 0);

  /* Bist End Address */
  SOC_PB_DB_REG_SET(Soc_pb_regs.qdr.bist_end_address_reg, sizeof(uint32) * 0x0678, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.bist_end_address_reg.bist_end_address), sizeof(uint32) * 0x0678, sizeof(uint32) * 0x0000, 21, 0);

  /* Bist Offset Address */
  SOC_PB_DB_REG_SET(Soc_pb_regs.qdr.bist_offset_address_reg, sizeof(uint32) * 0x0679, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.bist_offset_address_reg.bist_offset_address), sizeof(uint32) * 0x0679, sizeof(uint32) * 0x0000, 21, 0);

  /* Bist Test Mode */
  SOC_PB_DB_REG_SET(Soc_pb_regs.qdr.bist_test_mode_reg, sizeof(uint32) * 0x067a, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.bist_test_mode_reg.bist_pattern_bit_mode), sizeof(uint32) * 0x067a, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.bist_test_mode_reg.bist_data_random_mode), sizeof(uint32) * 0x067a, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.bist_test_mode_reg.bist_data_shift_mode), sizeof(uint32) * 0x067a, sizeof(uint32) * 0x0000, 8, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.bist_test_mode_reg.bist_address_shift_mode), sizeof(uint32) * 0x067a, sizeof(uint32) * 0x0000, 12, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.bist_test_mode_reg.bist_address_test), sizeof(uint32) * 0x067a, sizeof(uint32) * 0x0000, 16, 16);

  /* Bist Address Bits Number */
  SOC_PB_DB_REG_SET(Soc_pb_regs.qdr.bist_address_bits_number_reg, sizeof(uint32) * 0x067b, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.bist_address_bits_number_reg.bist_addr_bit_num), sizeof(uint32) * 0x067b, sizeof(uint32) * 0x0000, 4, 0);

  /* Bist Data Shift Mod Offset */
  SOC_PB_DB_REG_SET(Soc_pb_regs.qdr.bist_data_shift_mod_offset_reg, sizeof(uint32) * 0x067c, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.bist_data_shift_mod_offset_reg.bist_data_shift_mod_offset), sizeof(uint32) * 0x067c, sizeof(uint32) * 0x0000, 4, 0);

  /* Bist Burst Mask0 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.qdr.bist_burst_mask_reg[0], sizeof(uint32) * 0x067d, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.bist_burst_mask_reg[0].bist_burst_mask0), sizeof(uint32) * 0x067d, sizeof(uint32) * 0x0000, 17, 0);

  /* Bist Burst Mask1 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.qdr.bist_burst_mask_reg[1], sizeof(uint32) * 0x067e, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.bist_burst_mask_reg[1].bist_burst_mask0), sizeof(uint32) * 0x067e, sizeof(uint32) * 0x0000, 17, 0);

  /* Bist Bit Mask */
  SOC_PB_DB_REG_SET(Soc_pb_regs.qdr.bist_bit_mask_reg, sizeof(uint32) * 0x067f, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.bist_bit_mask_reg.bist_bit_mask), sizeof(uint32) * 0x067f, sizeof(uint32) * 0x0000, 17, 0);

  /* Bist Error Burst Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.qdr.bist_error_burst_counter_reg, sizeof(uint32) * 0x0680, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.bist_error_burst_counter_reg.bist_err_burst_counter), sizeof(uint32) * 0x0680, sizeof(uint32) * 0x0000, 31, 0);

  /* Bist Error Bit Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.qdr.bist_error_bit_counter_reg, sizeof(uint32) * 0x0681, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.bist_error_bit_counter_reg.bist_err_bit_counter), sizeof(uint32) * 0x0681, sizeof(uint32) * 0x0000, 31, 0);

  /* Bist Error Occurred */
  SOC_PB_DB_REG_SET(Soc_pb_regs.qdr.bist_error_occurred_reg, sizeof(uint32) * 0x0682, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.bist_error_occurred_reg.bist_err_occurred), sizeof(uint32) * 0x0682, sizeof(uint32) * 0x0000, 17, 0);

  /* Bist Global Error Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.qdr.bist_global_error_counter_reg, sizeof(uint32) * 0x0683, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.bist_global_error_counter_reg.bist_global_err_counter), sizeof(uint32) * 0x0683, sizeof(uint32) * 0x0000, 31, 0);

  /* Bist Error Address */
  SOC_PB_DB_REG_SET(Soc_pb_regs.qdr.bist_error_address_reg, sizeof(uint32) * 0x0684, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.bist_error_address_reg.bist_err_address), sizeof(uint32) * 0x0684, sizeof(uint32) * 0x0000, 21, 0);

  /* Bist Error Data1 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.qdr.bist_error_data1_reg, sizeof(uint32) * 0x0685, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.bist_error_data1_reg.bist_err_data1), sizeof(uint32) * 0x0685, sizeof(uint32) * 0x0000, 17, 0);

  /* Bist Error Data2 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.qdr.bist_error_data2_reg, sizeof(uint32) * 0x0686, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.bist_error_data2_reg.bist_err_data2), sizeof(uint32) * 0x0686, sizeof(uint32) * 0x0000, 17, 0);

  /* Bist Finished */
  SOC_PB_DB_REG_SET(Soc_pb_regs.qdr.bist_finished_reg, sizeof(uint32) * 0x0687, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.bist_finished_reg.bist_finished), sizeof(uint32) * 0x0687, sizeof(uint32) * 0x0000, 0, 0);

  /* Qdr Dll Control */
  SOC_PB_DB_REG_SET(Soc_pb_regs.qdr.qdr_dll_control_reg, sizeof(uint32) * 0x0688, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.qdr_dll_control_reg.dll_offn), sizeof(uint32) * 0x0688, sizeof(uint32) * 0x0000, 0, 0);

  /* Qdr Controller Reset Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.qdr.qdr_controller_reset_reg, sizeof(uint32) * 0x0689, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.qdr_controller_reset_reg.qdrc_rst_n), sizeof(uint32) * 0x0689, sizeof(uint32) * 0x0000, 0, 0);

  /* Qdr Dummy Data0 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.qdr.qdr_dummy_data0_reg, sizeof(uint32) * 0x068a, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.qdr_dummy_data0_reg.dummy_data0), sizeof(uint32) * 0x068a, sizeof(uint32) * 0x0000, 17, 0);

  /* Qdr Dummy Data1 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.qdr.qdr_dummy_data1_reg, sizeof(uint32) * 0x068b, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.qdr_dummy_data1_reg.dummy_data1), sizeof(uint32) * 0x068b, sizeof(uint32) * 0x0000, 17, 0);

  /* Qdr Dummy Data2 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.qdr.qdr_dummy_data2_reg, sizeof(uint32) * 0x068c, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.qdr_dummy_data2_reg.dummy_data2), sizeof(uint32) * 0x068c, sizeof(uint32) * 0x0000, 17, 0);

  /* Qdr Dummy Data3 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.qdr.qdr_dummy_data3_reg, sizeof(uint32) * 0x068d, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.qdr_dummy_data3_reg.dummy_data3), sizeof(uint32) * 0x068d, sizeof(uint32) * 0x0000, 17, 0);

  /* Qdr Dummy Data4 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.qdr.qdr_dummy_data4_reg, sizeof(uint32) * 0x068e, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.qdr_dummy_data4_reg.dummy_data4), sizeof(uint32) * 0x068e, sizeof(uint32) * 0x0000, 17, 0);

  /* Qdr Dummy Data5 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.qdr.qdr_dummy_data5_reg, sizeof(uint32) * 0x068f, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.qdr_dummy_data5_reg.dummy_data5), sizeof(uint32) * 0x068f, sizeof(uint32) * 0x0000, 17, 0);

  /* Qdr Dummy Data6 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.qdr.qdr_dummy_data6_reg, sizeof(uint32) * 0x0690, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.qdr_dummy_data6_reg.dummy_data6), sizeof(uint32) * 0x0690, sizeof(uint32) * 0x0000, 17, 0);

  /* Qdr Dummy Data7 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.qdr.qdr_dummy_data7_reg, sizeof(uint32) * 0x0691, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.qdr_dummy_data7_reg.dummy_data7), sizeof(uint32) * 0x0691, sizeof(uint32) * 0x0000, 17, 0);

  /* Qdr Seek Data1 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.qdr.qdr_seek_data_reg[0], sizeof(uint32) * 0x0692, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.qdr_seek_data_reg[0].seek_data1), sizeof(uint32) * 0x0692, sizeof(uint32) * 0x0000, 17, 0);

  /* Qdr Seek Data2 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.qdr.qdr_seek_data_reg[1], sizeof(uint32) * 0x0693, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.qdr_seek_data_reg[1].seek_data1), sizeof(uint32) * 0x0693, sizeof(uint32) * 0x0000, 17, 0);

  /* Qdr Calibration Configuration Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.qdr.qdr_calibration_configuration_reg, sizeof(uint32) * 0x0694, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.qdr_calibration_configuration_reg.pre_read), sizeof(uint32) * 0x0694, sizeof(uint32) * 0x0000, 3, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.qdr_calibration_configuration_reg.post_read), sizeof(uint32) * 0x0694, sizeof(uint32) * 0x0000, 7, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.qdr_calibration_configuration_reg.use_dummy_data), sizeof(uint32) * 0x0694, sizeof(uint32) * 0x0000, 8, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.qdr_calibration_configuration_reg.max_seek_cnt), sizeof(uint32) * 0x0694, sizeof(uint32) * 0x0000, 15, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.qdr_calibration_configuration_reg.max_iteration), sizeof(uint32) * 0x0694, sizeof(uint32) * 0x0000, 19, 16);

  /* Qdr Calibration Trigger */
  SOC_PB_DB_REG_SET(Soc_pb_regs.qdr.qdr_calibration_trigger_reg, sizeof(uint32) * 0x0695, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.qdr_calibration_trigger_reg.seek_trigger), sizeof(uint32) * 0x0695, sizeof(uint32) * 0x0000, 0, 0);

  /* Qdr Calibration Bypass */
  SOC_PB_DB_REG_SET(Soc_pb_regs.qdr.qdr_calibration_bypass_reg, sizeof(uint32) * 0x0696, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.qdr_calibration_bypass_reg.set_delay), sizeof(uint32) * 0x0696, sizeof(uint32) * 0x0000, 3, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.qdr_calibration_bypass_reg.bypass_calib), sizeof(uint32) * 0x0696, sizeof(uint32) * 0x0000, 4, 4);

  /* Qdr Reply Lock */
  SOC_PB_DB_REG_SET(Soc_pb_regs.qdr.qdr_reply_lock_reg, sizeof(uint32) * 0x0697, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.qdr_reply_lock_reg.reply_lock), sizeof(uint32) * 0x0697, sizeof(uint32) * 0x0000, 0, 0);

  /* Qdr Reply Delay */
  SOC_PB_DB_REG_SET(Soc_pb_regs.qdr.qdr_reply_delay_reg, sizeof(uint32) * 0x0698, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.qdr_reply_delay_reg.reply_delay), sizeof(uint32) * 0x0698, sizeof(uint32) * 0x0000, 3, 0);

  /* Qdr Phy Reset */
  SOC_PB_DB_REG_SET(Soc_pb_regs.qdr.qdr_phy_reset_reg, sizeof(uint32) * 0x069a, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.qdr_phy_reset_reg.qdio_reset), sizeof(uint32) * 0x069a, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.qdr_phy_reset_reg.ddl_init_reset), sizeof(uint32) * 0x069a, sizeof(uint32) * 0x0000, 8, 8);

  /* Qdr Init Status */
  SOC_PB_DB_REG_SET(Soc_pb_regs.qdr.qdr_init_status_reg, sizeof(uint32) * 0x069b, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.qdr_init_status_reg.ready), sizeof(uint32) * 0x069b, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.qdr_init_status_reg.ddl_init_done), sizeof(uint32) * 0x069b, sizeof(uint32) * 0x0000, 1, 1);

  /* QdrInitStatus */
  SOC_PB_DB_REG_SET(Soc_pb_regs.qdr.qdr_init_status_reg, sizeof(uint32) * 0x069b, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.qdr_init_status_reg.ready), sizeof(uint32) * 0x069b, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.qdr_init_status_reg.ddl_init_done), sizeof(uint32) * 0x069b, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.qdr_init_status_reg.dll_mstr_s), sizeof(uint32) * 0x069b, sizeof(uint32) * 0x0000, 8, 2);

  /* QDRQcSelVecLsb */
  SOC_PB_DB_REG_SET(Soc_pb_regs.qdr.qdr_qc_sel_vec_lsb_reg, sizeof(uint32) * 0x069c, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.qdr_qc_sel_vec_lsb_reg.qc_sel_vec_lsb), sizeof(uint32) * 0x069c, sizeof(uint32) * 0x0000, 31, 25);

  /* QdrTrnFail */
  SOC_PB_DB_REG_SET(Soc_pb_regs.qdr.qdr_training_fail_reg, sizeof(uint32) * 0x069d, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.qdr_training_fail_reg.qc_sel_vec_msb), sizeof(uint32) * 0x069d, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.qdr_training_fail_reg.fail), sizeof(uint32) * 0x069d, sizeof(uint32) * 0x0000, 11, 11);

  /* Output Clock Control */
  SOC_PB_DB_REG_SET(Soc_pb_regs.qdr.output_clock_control_reg, sizeof(uint32) * 0x06a0, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.output_clock_control_reg.ccn_del_sel), sizeof(uint32) * 0x06a0, sizeof(uint32) * 0x0000, 2, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.output_clock_control_reg.qdr3_mode), sizeof(uint32) * 0x06a0, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.output_clock_control_reg.qdr3_rst), sizeof(uint32) * 0x06a0, sizeof(uint32) * 0x0000, 8, 8);

  /* Dll Updtate Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.qdr.dll_updtate_counter_reg, sizeof(uint32) * 0x06a1, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.dll_updtate_counter_reg.dll_updt_cnt), sizeof(uint32) * 0x06a1, sizeof(uint32) * 0x0000, 31, 0);

  /* Periodic Training Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.qdr.periodic_training_counter_reg, sizeof(uint32) * 0x06a2, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.periodic_training_counter_reg.prd_trn_cnt), sizeof(uint32) * 0x06a2, sizeof(uint32) * 0x0000, 31, 0);

  /* Periodic Enable */
  SOC_PB_DB_REG_SET(Soc_pb_regs.qdr.periodic_enable_reg, sizeof(uint32) * 0x06a3, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.periodic_enable_reg.dll_updt_en), sizeof(uint32) * 0x06a3, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.periodic_enable_reg.prd_trn_en), sizeof(uint32) * 0x06a3, sizeof(uint32) * 0x0000, 4, 4);

  /* Qdr Cq Edge Select */
  SOC_PB_DB_REG_SET(Soc_pb_regs.qdr.qdr_cq_edge_select_reg, sizeof(uint32) * 0x06a4, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.qdr_cq_edge_select_reg.cq_edge_sel), sizeof(uint32) * 0x06a4, sizeof(uint32) * 0x0000, 0, 0);

  /* Dll Control */
  SOC_PB_DB_REG_SET(Soc_pb_regs.qdr.dll_control_reg, sizeof(uint32) * 0x06a5, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.dll_control_reg.dll_div2_en), sizeof(uint32) * 0x06a5, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.dll_control_reg.dll_update_single), sizeof(uint32) * 0x06a5, sizeof(uint32) * 0x0000, 12, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.dll_control_reg.dll_slave_override_en), sizeof(uint32) * 0x06a5, sizeof(uint32) * 0x0000, 14, 14);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.qdr.dll_control_reg.dll_ready), sizeof(uint32) * 0x06a5, sizeof(uint32) * 0x0000, 16, 16);
}

/* Block registers initialization: IPS */
STATIC void
  soc_pb_regs_init_IPS(void)
{
  Soc_pb_regs.ips.nof_instances = SOC_PB_BLK_NOF_INSTANCES_IPS;
  Soc_pb_regs.ips.addr.base = sizeof(uint32) * 0x0200;
  Soc_pb_regs.ips.addr.step = sizeof(uint32) * 0x0000;

  /* Interrupt Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ips.interrupt_reg, sizeof(uint32) * 0x0200, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.interrupt_reg.dqcq_depth_ovf), sizeof(uint32) * 0x0200, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.interrupt_reg.empty_dqcq_write), sizeof(uint32) * 0x0200, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.interrupt_reg.queue_entered_del), sizeof(uint32) * 0x0200, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.interrupt_reg.credit_lost), sizeof(uint32) * 0x0200, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.interrupt_reg.credit_overflow), sizeof(uint32) * 0x0200, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.interrupt_reg.deq_command_timeout), sizeof(uint32) * 0x0200, sizeof(uint32) * 0x0000, 5, 5);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.interrupt_reg.dqcq_overflow), sizeof(uint32) * 0x0200, sizeof(uint32) * 0x0000, 6, 6);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.interrupt_reg.push_queue_active), sizeof(uint32) * 0x0200, sizeof(uint32) * 0x0000, 7, 7);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.interrupt_reg.qdesc_ecc_err), sizeof(uint32) * 0x0200, sizeof(uint32) * 0x0000, 26, 26);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.interrupt_reg.qdesc_ecc_one_err_fixed), sizeof(uint32) * 0x0200, sizeof(uint32) * 0x0000, 27, 27);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.interrupt_reg.dqcqmem_ecc_err), sizeof(uint32) * 0x0200, sizeof(uint32) * 0x0000, 28, 28);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.interrupt_reg.dqcqmem_ecc_one_err_fixed), sizeof(uint32) * 0x0200, sizeof(uint32) * 0x0000, 29, 29);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.interrupt_reg.fsmrqmem_ecc_err), sizeof(uint32) * 0x0200, sizeof(uint32) * 0x0000, 30, 30);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.interrupt_reg.fsmrqmem_ecc_one_err_fixed), sizeof(uint32) * 0x0200, sizeof(uint32) * 0x0000, 31, 31);

  /* Interrupt Mask Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ips.interrupt_mask_reg, sizeof(uint32) * 0x0210, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.interrupt_mask_reg.dqcq_depth_ovf_mask), sizeof(uint32) * 0x0210, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.interrupt_mask_reg.empty_dqcq_write_mask), sizeof(uint32) * 0x0210, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.interrupt_mask_reg.queue_entered_del_mask), sizeof(uint32) * 0x0210, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.interrupt_mask_reg.credit_lost_mask), sizeof(uint32) * 0x0210, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.interrupt_mask_reg.credit_overflow_mask), sizeof(uint32) * 0x0210, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.interrupt_mask_reg.deq_command_timeout_mask), sizeof(uint32) * 0x0210, sizeof(uint32) * 0x0000, 5, 5);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.interrupt_mask_reg.dqcq_overflow_mask), sizeof(uint32) * 0x0210, sizeof(uint32) * 0x0000, 6, 6);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.interrupt_mask_reg.push_queue_active_mask), sizeof(uint32) * 0x0210, sizeof(uint32) * 0x0000, 7, 7);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.interrupt_mask_reg.qdesc_ecc_err_mask), sizeof(uint32) * 0x0210, sizeof(uint32) * 0x0000, 26, 26);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.interrupt_mask_reg.qdesc_ecc_one_err_fixed_mask), sizeof(uint32) * 0x0210, sizeof(uint32) * 0x0000, 27, 27);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.interrupt_mask_reg.dqcqmem_ecc_err_mask), sizeof(uint32) * 0x0210, sizeof(uint32) * 0x0000, 28, 28);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.interrupt_mask_reg.dqcqmem_ecc_one_err_fixed_mask), sizeof(uint32) * 0x0210, sizeof(uint32) * 0x0000, 29, 29);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.interrupt_mask_reg.fsmrqmem_ecc_err_mask), sizeof(uint32) * 0x0210, sizeof(uint32) * 0x0000, 30, 30);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.interrupt_mask_reg.fsmrqmem_ecc_one_err_fixed_mask), sizeof(uint32) * 0x0210, sizeof(uint32) * 0x0000, 31, 31);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ips.indirect_command_wr_data_reg[0], sizeof(uint32) * 0x0220, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.indirect_command_wr_data_reg[0].indirect_command_wr_data), sizeof(uint32) * 0x0220, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ips.indirect_command_wr_data_reg[1], sizeof(uint32) * 0x0221, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.indirect_command_wr_data_reg[1].indirect_command_wr_data), sizeof(uint32) * 0x0221, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ips.indirect_command_rd_data_reg[0], sizeof(uint32) * 0x0230, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.indirect_command_rd_data_reg[0].indirect_command_rd_data), sizeof(uint32) * 0x0230, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ips.indirect_command_rd_data_reg[1], sizeof(uint32) * 0x0231, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.indirect_command_rd_data_reg[1].indirect_command_rd_data), sizeof(uint32) * 0x0231, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ips.indirect_command_reg, sizeof(uint32) * 0x0240, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.indirect_command_reg.indirect_command_trigger), sizeof(uint32) * 0x0240, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.indirect_command_reg.indirect_command_trigger_on_data), sizeof(uint32) * 0x0240, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.indirect_command_reg.indirect_command_count), sizeof(uint32) * 0x0240, sizeof(uint32) * 0x0000, 15, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.indirect_command_reg.indirect_command_timeout), sizeof(uint32) * 0x0240, sizeof(uint32) * 0x0000, 30, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.indirect_command_reg.indirect_command_status), sizeof(uint32) * 0x0240, sizeof(uint32) * 0x0000, 31, 31);

  /* Indirect Command Address */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ips.indirect_command_address_reg, sizeof(uint32) * 0x0241, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.indirect_command_address_reg.indirect_command_addr), sizeof(uint32) * 0x0241, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.indirect_command_address_reg.indirect_command_type), sizeof(uint32) * 0x0241, sizeof(uint32) * 0x0000, 31, 31);

  /* Indirect Command Data Increment */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ips.indirect_command_data_increment_reg[0], sizeof(uint32) * 0x0242, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.indirect_command_data_increment_reg[0].indirect_command_data_increment), sizeof(uint32) * 0x0242, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Data Increment */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ips.indirect_command_data_increment_reg[1], sizeof(uint32) * 0x0243, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.indirect_command_data_increment_reg[1].indirect_command_data_increment), sizeof(uint32) * 0x0243, sizeof(uint32) * 0x0000, 31, 0);

  /* ECC Configuration register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ips.ecc_configuration_reg, sizeof(uint32) * 0x0260, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.ecc_configuration_reg.dis_ecc), sizeof(uint32) * 0x0260, sizeof(uint32) * 0x0000, 0, 0);

  /* Ips General Configurations */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ips.ips_general_configurations_reg, sizeof(uint32) * 0x0300, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.ips_general_configurations_reg.discard_all_iqmmsg), sizeof(uint32) * 0x0300, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.ips_general_configurations_reg.discard_all_crdt), sizeof(uint32) * 0x0300, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.ips_general_configurations_reg.disable_status_msg_gen), sizeof(uint32) * 0x0300, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.ips_general_configurations_reg.disable_credit_surplus), sizeof(uint32) * 0x0300, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.ips_general_configurations_reg.dis_single_del_deq_cmd), sizeof(uint32) * 0x0300, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.ips_general_configurations_reg.fmc_credits_from_sch), sizeof(uint32) * 0x0300, sizeof(uint32) * 0x0000, 5, 5);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.ips_general_configurations_reg.dis_off_send_after_deq), sizeof(uint32) * 0x0300, sizeof(uint32) * 0x0000, 6, 6);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.ips_general_configurations_reg.send_fsm_on_credit), sizeof(uint32) * 0x0300, sizeof(uint32) * 0x0000, 7, 7);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.ips_general_configurations_reg.send_no_chg_on_credit), sizeof(uint32) * 0x0300, sizeof(uint32) * 0x0000, 8, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.ips_general_configurations_reg.send_fsm_for_bigger_max_queue_size), sizeof(uint32) * 0x0300, sizeof(uint32) * 0x0000, 9, 9);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.ips_general_configurations_reg.send_fsm_for_mul_cross_down), sizeof(uint32) * 0x0300, sizeof(uint32) * 0x0000, 10, 10);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.ips_general_configurations_reg.update_max_qsz_from_local), sizeof(uint32) * 0x0300, sizeof(uint32) * 0x0000, 11, 11);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.ips_general_configurations_reg.dis_auto_credit_send_msg), sizeof(uint32) * 0x0300, sizeof(uint32) * 0x0000, 12, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.ips_general_configurations_reg.en_int_lp_dqcq_fc), sizeof(uint32) * 0x0300, sizeof(uint32) * 0x0000, 13, 13);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.ips_general_configurations_reg.dis_deq_cmds), sizeof(uint32) * 0x0300, sizeof(uint32) * 0x0000, 14, 14);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.ips_general_configurations_reg.discard_credits), sizeof(uint32) * 0x0300, sizeof(uint32) * 0x0000, 15, 15);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.ips_general_configurations_reg.gtimer_enable), sizeof(uint32) * 0x0300, sizeof(uint32) * 0x0000, 27, 27);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.ips_general_configurations_reg.ips_init_trigger), sizeof(uint32) * 0x0300, sizeof(uint32) * 0x0000, 31, 31);

  /* Ips Credit Config */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ips.ips_credit_config_reg, sizeof(uint32) * 0x0301, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.ips_credit_config_reg.credit_value), sizeof(uint32) * 0x0301, sizeof(uint32) * 0x0000, 12, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.ips_credit_config_reg.use_random_cr_bal), sizeof(uint32) * 0x0301, sizeof(uint32) * 0x0000, 13, 13);

  /* Auto Credit Mechanism Queue Boundaries */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ips.auto_credit_mechanism_queue_boundaries_reg, sizeof(uint32) * 0x0304, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.auto_credit_mechanism_queue_boundaries_reg.auto_cr_frst_que), sizeof(uint32) * 0x0304, sizeof(uint32) * 0x0000, 14, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.auto_credit_mechanism_queue_boundaries_reg.auto_cr_last_que), sizeof(uint32) * 0x0304, sizeof(uint32) * 0x0000, 30, 16);

  /* Auto Credit Mechanism Rate Configuration */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ips.auto_credit_mechanism_rate_configuration_reg, sizeof(uint32) * 0x0305, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.auto_credit_mechanism_rate_configuration_reg.auto_cr_rate), sizeof(uint32) * 0x0305, sizeof(uint32) * 0x0000, 3, 0);

  /* High Priority Dqcq Depth Config1 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ips.high_priority_dqcq_depth_config1_reg, sizeof(uint32) * 0x0306, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.high_priority_dqcq_depth_config1_reg.del_depth), sizeof(uint32) * 0x0306, sizeof(uint32) * 0x0000, 11, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.high_priority_dqcq_depth_config1_reg.is_depth), sizeof(uint32) * 0x0306, sizeof(uint32) * 0x0000, 27, 16);

  /* High Priority Dqcq Depth Config2 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ips.high_priority_dqcq_depth_config2_reg, sizeof(uint32) * 0x0307, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.high_priority_dqcq_depth_config2_reg.low_delay_depth), sizeof(uint32) * 0x0307, sizeof(uint32) * 0x0000, 11, 0);

  /* Low Priority Dqcq Depth Config1 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ips.low_priority_dqcq_depth_config1_reg, sizeof(uint32) * 0x0308, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.low_priority_dqcq_depth_config1_reg.dest0_depth), sizeof(uint32) * 0x0308, sizeof(uint32) * 0x0000, 11, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.low_priority_dqcq_depth_config1_reg.dest1_depth), sizeof(uint32) * 0x0308, sizeof(uint32) * 0x0000, 27, 16);

  /* Low Priority Dqcq Depth Config2 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ips.low_priority_dqcq_depth_config2_reg, sizeof(uint32) * 0x0309, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.low_priority_dqcq_depth_config2_reg.dest2_depth), sizeof(uint32) * 0x0309, sizeof(uint32) * 0x0000, 11, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.low_priority_dqcq_depth_config2_reg.dest3_depth), sizeof(uint32) * 0x0309, sizeof(uint32) * 0x0000, 27, 16);

  /* Low Priority Dqcq Depth Config3 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ips.low_priority_dqcq_depth_config3_reg, sizeof(uint32) * 0x030a, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.low_priority_dqcq_depth_config3_reg.dest4_depth), sizeof(uint32) * 0x030a, sizeof(uint32) * 0x0000, 11, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.low_priority_dqcq_depth_config3_reg.dest5_depth), sizeof(uint32) * 0x030a, sizeof(uint32) * 0x0000, 27, 16);

  /* Low Priority Dqcq Depth Config4 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ips.low_priority_dqcq_depth_config4_reg, sizeof(uint32) * 0x030b, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.low_priority_dqcq_depth_config4_reg.dest6_depth), sizeof(uint32) * 0x030b, sizeof(uint32) * 0x0000, 11, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.low_priority_dqcq_depth_config4_reg.dest7_depth), sizeof(uint32) * 0x030b, sizeof(uint32) * 0x0000, 27, 16);

  /* Fmc Credit Flow Control Threshold */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ips.fmc_credit_flow_control_threshold_reg, sizeof(uint32) * 0x030c, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.fmc_credit_flow_control_threshold_reg.fmc_crdt_fc_set), sizeof(uint32) * 0x030c, sizeof(uint32) * 0x0000, 11, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.fmc_credit_flow_control_threshold_reg.fmc_crdt_fc_reset), sizeof(uint32) * 0x030c, sizeof(uint32) * 0x0000, 27, 16);

  /* Ipt Flow-Control Configuration */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ips.ipt_flow_control_configuration_reg, sizeof(uint32) * 0x030d, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.ipt_flow_control_configuration_reg.ipt_hp_fc_mask), sizeof(uint32) * 0x030d, sizeof(uint32) * 0x0000, 7, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.ipt_flow_control_configuration_reg.gfmc_fc_map), sizeof(uint32) * 0x030d, sizeof(uint32) * 0x0000, 11, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.ipt_flow_control_configuration_reg.bfmc2_fc_map), sizeof(uint32) * 0x030d, sizeof(uint32) * 0x0000, 15, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.ipt_flow_control_configuration_reg.bfmc1_fc_map), sizeof(uint32) * 0x030d, sizeof(uint32) * 0x0000, 19, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.ipt_flow_control_configuration_reg.bfmc0_fc_map), sizeof(uint32) * 0x030d, sizeof(uint32) * 0x0000, 23, 20);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.ipt_flow_control_configuration_reg.ipt_hp_fc_stop_lp), sizeof(uint32) * 0x030d, sizeof(uint32) * 0x0000, 24, 24);

  /* Fmc Scheduler Configs */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ips.fmc_scheduler_configs_reg, sizeof(uint32) * 0x030e, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.fmc_scheduler_configs_reg.fmc_max_cr_rate), sizeof(uint32) * 0x030e, sizeof(uint32) * 0x0000, 25, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.fmc_scheduler_configs_reg.fmc_max_burst), sizeof(uint32) * 0x030e, sizeof(uint32) * 0x0000, 31, 26);

  /* Gfmc Shaper Configs */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ips.gfmc_shaper_configs_reg, sizeof(uint32) * 0x030f, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.gfmc_shaper_configs_reg.gfmc_max_cr_rate), sizeof(uint32) * 0x030f, sizeof(uint32) * 0x0000, 25, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.gfmc_shaper_configs_reg.gfmc_max_burst), sizeof(uint32) * 0x030f, sizeof(uint32) * 0x0000, 31, 26);

  /* Bfmc Shaper Configs */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ips.bfmc_shaper_configs_reg, sizeof(uint32) * 0x0310, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.bfmc_shaper_configs_reg.bfmc_max_cr_rate), sizeof(uint32) * 0x0310, sizeof(uint32) * 0x0000, 25, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.bfmc_shaper_configs_reg.bfmc_max_burst), sizeof(uint32) * 0x0310, sizeof(uint32) * 0x0000, 31, 26);

  /* Bfmc Class Configs */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ips.bfmc_class_configs_reg, sizeof(uint32) * 0x0311, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.bfmc_class_configs_reg.bfmc_class_w[SOC_PETRA_MULTICAST_CLASS_0]), sizeof(uint32) * 0x0311, sizeof(uint32) * 0x0000, 4, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.bfmc_class_configs_reg.bfmc_class_w[SOC_PETRA_MULTICAST_CLASS_1]), sizeof(uint32) * 0x0311, sizeof(uint32) * 0x0000, 12, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.bfmc_class_configs_reg.bfmc_class_w[SOC_PETRA_MULTICAST_CLASS_2]), sizeof(uint32) * 0x0311, sizeof(uint32) * 0x0000, 20, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.bfmc_class_configs_reg.bfmc_wfq_en), sizeof(uint32) * 0x0311, sizeof(uint32) * 0x0000, 31, 31);

  /* Ingress Shape Scheduler Config */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ips.ingress_shape_scheduler_config_reg, sizeof(uint32) * 0x0312, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.ingress_shape_scheduler_config_reg.iss_max_cr_rate), sizeof(uint32) * 0x0312, sizeof(uint32) * 0x0000, 25, 0);

  /* Credit Watchdog Queue Boundaries */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ips.credit_watchdog_queue_boundaries_reg, sizeof(uint32) * 0x0313, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.credit_watchdog_queue_boundaries_reg.cr_wd_bottom_q), sizeof(uint32) * 0x0313, sizeof(uint32) * 0x0000, 14, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.credit_watchdog_queue_boundaries_reg.cr_wd_top_q), sizeof(uint32) * 0x0313, sizeof(uint32) * 0x0000, 30, 16);

  /* Credit Watchdog Configuration */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ips.credit_watchdog_configuration_reg, sizeof(uint32) * 0x0314, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.credit_watchdog_configuration_reg.cr_wd_max_flow_msg_gen_rate), sizeof(uint32) * 0x0314, sizeof(uint32) * 0x0000, 7, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.credit_watchdog_configuration_reg.cr_wd_max_flow_msg_gen_burst_size), sizeof(uint32) * 0x0314, sizeof(uint32) * 0x0000, 15, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.credit_watchdog_configuration_reg.cr_wd_min_scan_cycle_period), sizeof(uint32) * 0x0314, sizeof(uint32) * 0x0000, 30, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.credit_watchdog_configuration_reg.cr_wd_gen_off_msgs), sizeof(uint32) * 0x0314, sizeof(uint32) * 0x0000, 31, 31);

  /* Fsm On Message Shaper */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ips.fsm_on_message_shaper_reg, sizeof(uint32) * 0x0315, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.fsm_on_message_shaper_reg.fsm_max_rate), sizeof(uint32) * 0x0315, sizeof(uint32) * 0x0000, 15, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.fsm_on_message_shaper_reg.fsm_max_burst), sizeof(uint32) * 0x0315, sizeof(uint32) * 0x0000, 20, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.fsm_on_message_shaper_reg.shaper_low_pri), sizeof(uint32) * 0x0315, sizeof(uint32) * 0x0000, 31, 31);

  /* Fms Parameters */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ips.fms_parameters_reg, sizeof(uint32) * 0x0316, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.fms_parameters_reg.bypass_shaper), sizeof(uint32) * 0x0316, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.fms_parameters_reg.disable_slow_delay), sizeof(uint32) * 0x0316, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.fms_parameters_reg.local_route_bypass), sizeof(uint32) * 0x0316, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.fms_parameters_reg.min_dly), sizeof(uint32) * 0x0316, sizeof(uint32) * 0x0000, 8, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.fms_parameters_reg.time_scale), sizeof(uint32) * 0x0316, sizeof(uint32) * 0x0000, 13, 12);

  /* System Red Aging Configuration */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ips.system_red_aging_configuration_reg, sizeof(uint32) * 0x0317, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.system_red_aging_configuration_reg.system_red_age_period), sizeof(uint32) * 0x0317, sizeof(uint32) * 0x0000, 13, 0);

  /* Interdigitated Mode */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ips.interdigitated_mode_reg, sizeof(uint32) * 0x0318, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.interdigitated_mode_reg.interdigitated_mode), sizeof(uint32) * 0x0318, sizeof(uint32) * 0x0000, 31, 0);

  /* Int Lp Dqcq Fc Config */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ips.int_lp_dqcq_fc_config_reg, sizeof(uint32) * 0x0319, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.int_lp_dqcq_fc_config_reg.int_lp_dqcq_fc_set_th), sizeof(uint32) * 0x0319, sizeof(uint32) * 0x0000, 13, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.int_lp_dqcq_fc_config_reg.int_lp_dqcq_fc_reset_th), sizeof(uint32) * 0x0319, sizeof(uint32) * 0x0000, 29, 16);

  /* Stored Credits Usage Configuration */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ips.stored_credits_usage_configuration_reg, sizeof(uint32) * 0x031a, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.stored_credits_usage_configuration_reg.mul_pkt_deq), sizeof(uint32) * 0x031a, sizeof(uint32) * 0x0000, 15, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.stored_credits_usage_configuration_reg.mul_pkt_deq_bytes), sizeof(uint32) * 0x031a, sizeof(uint32) * 0x0000, 23, 16);

  /* Deq Command Timeout Configuration */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ips.deq_command_timeout_configuration_reg, sizeof(uint32) * 0x031b, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.deq_command_timeout_configuration_reg.deq_cmd_timeout_time), sizeof(uint32) * 0x031b, sizeof(uint32) * 0x0000, 11, 0);

  /* Push Queue Types Config */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ips.push_queue_types_config_reg, sizeof(uint32) * 0x031c, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.push_queue_types_config_reg.push_queue_type), sizeof(uint32) * 0x031c, sizeof(uint32) * 0x0000, 3, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.push_queue_types_config_reg.push_queue_wd_del_en), sizeof(uint32) * 0x031c, sizeof(uint32) * 0x0000, 11, 11);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.push_queue_types_config_reg.push_queue_type_en), sizeof(uint32) * 0x031c, sizeof(uint32) * 0x0000, 15, 15);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.push_queue_types_config_reg.push_queue_cmd_bytes), sizeof(uint32) * 0x031c, sizeof(uint32) * 0x0000, 23, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.push_queue_types_config_reg.push_queue_cmd_bytes_en), sizeof(uint32) * 0x031c, sizeof(uint32) * 0x0000, 31, 31);

  /* Is Credit Flow Control Threshold */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ips.is_credit_flow_control_threshold_reg, sizeof(uint32) * 0x0321, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.is_credit_flow_control_threshold_reg.is_crdt_fc_set), sizeof(uint32) * 0x0321, sizeof(uint32) * 0x0000, 11, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.is_credit_flow_control_threshold_reg.is_crdt_fc_reset), sizeof(uint32) * 0x0321, sizeof(uint32) * 0x0000, 27, 16);

  /* Del Queue Number */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ips.del_queue_number_reg, sizeof(uint32) * 0x0340, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.del_queue_number_reg.del_queue_num), sizeof(uint32) * 0x0340, sizeof(uint32) * 0x0000, 14, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.del_queue_number_reg.queue_last_cr_time), sizeof(uint32) * 0x0340, sizeof(uint32) * 0x0000, 20, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.del_queue_number_reg.current_wd_time), sizeof(uint32) * 0x0340, sizeof(uint32) * 0x0000, 28, 24);

  /* Lost Credit Queue Number */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ips.lost_credit_queue_number_reg, sizeof(uint32) * 0x0341, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.lost_credit_queue_number_reg.lost_cr_queue_num), sizeof(uint32) * 0x0341, sizeof(uint32) * 0x0000, 14, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.lost_credit_queue_number_reg.dqcq_id), sizeof(uint32) * 0x0341, sizeof(uint32) * 0x0000, 19, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.lost_credit_queue_number_reg.dqcq_nrdy), sizeof(uint32) * 0x0341, sizeof(uint32) * 0x0000, 20, 20);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.lost_credit_queue_number_reg.fms_nrdy), sizeof(uint32) * 0x0341, sizeof(uint32) * 0x0000, 24, 24);

  /* Credit Overflow Queue Num */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ips.credit_overflow_queue_num_reg, sizeof(uint32) * 0x0342, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.credit_overflow_queue_num_reg.credit_overflow_queue_num), sizeof(uint32) * 0x0342, sizeof(uint32) * 0x0000, 14, 0);

  /* Deq Cmd Timeout Queue Num */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ips.deq_cmd_timeout_queue_num_reg, sizeof(uint32) * 0x0343, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.deq_cmd_timeout_queue_num_reg.deq_cmd_timeout_queue_num), sizeof(uint32) * 0x0343, sizeof(uint32) * 0x0000, 14, 0);

  /* Empty Dqcq Id */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ips.empty_dqcq_id_reg, sizeof(uint32) * 0x0344, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.empty_dqcq_id_reg.empty_dqcq_id), sizeof(uint32) * 0x0344, sizeof(uint32) * 0x0000, 3, 0);

  /* Overflow Dqcq Id */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ips.overflow_dqcq_id_reg, sizeof(uint32) * 0x0345, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.overflow_dqcq_id_reg.overflow_queue_num), sizeof(uint32) * 0x0345, sizeof(uint32) * 0x0000, 14, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.overflow_dqcq_id_reg.overflow_dqcq_id), sizeof(uint32) * 0x0345, sizeof(uint32) * 0x0000, 19, 16);

  /* Active Push Queue Id */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ips.active_push_queue_id_reg, sizeof(uint32) * 0x0346, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.active_push_queue_id_reg.active_push_queue_num), sizeof(uint32) * 0x0346, sizeof(uint32) * 0x0000, 14, 0);

  /* Manual Queue Operation */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ips.manual_queue_operation_reg, sizeof(uint32) * 0x0380, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.manual_queue_operation_reg.man_queue_id), sizeof(uint32) * 0x0380, sizeof(uint32) * 0x0000, 14, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.manual_queue_operation_reg.reject_credits_on_flush), sizeof(uint32) * 0x0380, sizeof(uint32) * 0x0000, 15, 15);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.manual_queue_operation_reg.deq_cmd_cr2send), sizeof(uint32) * 0x0380, sizeof(uint32) * 0x0000, 23, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.manual_queue_operation_reg.fs_value), sizeof(uint32) * 0x0380, sizeof(uint32) * 0x0000, 25, 24);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.manual_queue_operation_reg.fs_override), sizeof(uint32) * 0x0380, sizeof(uint32) * 0x0000, 26, 26);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.manual_queue_operation_reg.del_dqcq), sizeof(uint32) * 0x0380, sizeof(uint32) * 0x0000, 27, 27);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.manual_queue_operation_reg.fs_trigger), sizeof(uint32) * 0x0380, sizeof(uint32) * 0x0000, 28, 28);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.manual_queue_operation_reg.grant_credit), sizeof(uint32) * 0x0380, sizeof(uint32) * 0x0000, 29, 29);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.manual_queue_operation_reg.flush_trigger), sizeof(uint32) * 0x0380, sizeof(uint32) * 0x0000, 30, 30);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.manual_queue_operation_reg.send_pkt_trigger), sizeof(uint32) * 0x0380, sizeof(uint32) * 0x0000, 31, 31);

  /* Timer Configuration */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ips.timer_configuration_reg, sizeof(uint32) * 0x0381, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.timer_configuration_reg.gtimer_cycle), sizeof(uint32) * 0x0381, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.timer_configuration_reg.gtimer_reset_on_trigger), sizeof(uint32) * 0x0381, sizeof(uint32) * 0x0000, 31, 31);

  /* Gtimer Trigger */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ips.gtimer_trigger_reg, sizeof(uint32) * 0x0382, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.gtimer_trigger_reg.gtimer_trigger), sizeof(uint32) * 0x0382, sizeof(uint32) * 0x0000, 0, 0);

  /* Queue Num Filter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ips.queue_num_filter_reg, sizeof(uint32) * 0x0383, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.queue_num_filter_reg.queue_num_filter), sizeof(uint32) * 0x0383, sizeof(uint32) * 0x0000, 14, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.queue_num_filter_reg.queue_num_filter_mask), sizeof(uint32) * 0x0383, sizeof(uint32) * 0x0000, 30, 16);

  /* Flow Status Filter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ips.flow_status_filter_reg, sizeof(uint32) * 0x0384, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.flow_status_filter_reg.fs_dest_port_id), sizeof(uint32) * 0x0384, sizeof(uint32) * 0x0000, 7, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.flow_status_filter_reg.fs_dest_dev_id), sizeof(uint32) * 0x0384, sizeof(uint32) * 0x0000, 18, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.flow_status_filter_reg.flow_status_filter), sizeof(uint32) * 0x0384, sizeof(uint32) * 0x0000, 22, 20);

  /* Flow Status Filter Mask */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ips.flow_status_filter_mask_reg, sizeof(uint32) * 0x0385, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.flow_status_filter_mask_reg.fs_dest_port_id_mask), sizeof(uint32) * 0x0385, sizeof(uint32) * 0x0000, 7, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.flow_status_filter_mask_reg.fs_dest_dev_id_mask), sizeof(uint32) * 0x0385, sizeof(uint32) * 0x0000, 18, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.flow_status_filter_mask_reg.flow_status_filter_mask), sizeof(uint32) * 0x0385, sizeof(uint32) * 0x0000, 22, 20);

  /* Iqm Report Filter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ips.iqm_report_filter_reg, sizeof(uint32) * 0x0386, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.iqm_report_filter_reg.deq_not_enq_fltr), sizeof(uint32) * 0x0386, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.iqm_report_filter_reg.discard_fltr), sizeof(uint32) * 0x0386, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.iqm_report_filter_reg.wqup_fltr), sizeof(uint32) * 0x0386, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.iqm_report_filter_reg.deq_not_enq_fltr_mask), sizeof(uint32) * 0x0386, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.iqm_report_filter_reg.discard_fltr_mask), sizeof(uint32) * 0x0386, sizeof(uint32) * 0x0000, 5, 5);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.iqm_report_filter_reg.wqup_fltr_mask), sizeof(uint32) * 0x0386, sizeof(uint32) * 0x0000, 6, 6);

  /* Dqcq Id Filter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ips.dqcq_id_filter_reg, sizeof(uint32) * 0x0387, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.dqcq_id_filter_reg.dqcq_id_filter), sizeof(uint32) * 0x0387, sizeof(uint32) * 0x0000, 3, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.dqcq_id_filter_reg.dqcq_dest_port_filter), sizeof(uint32) * 0x0387, sizeof(uint32) * 0x0000, 11, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.dqcq_id_filter_reg.dqcq_dest_dev_filter), sizeof(uint32) * 0x0387, sizeof(uint32) * 0x0000, 22, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.dqcq_id_filter_reg.dqcq_id_filter_en), sizeof(uint32) * 0x0387, sizeof(uint32) * 0x0000, 28, 28);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.dqcq_id_filter_reg.dqcq_dest_port_filter_en), sizeof(uint32) * 0x0387, sizeof(uint32) * 0x0000, 29, 29);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.dqcq_id_filter_reg.dqcq_dest_dev_filter_en), sizeof(uint32) * 0x0387, sizeof(uint32) * 0x0000, 30, 30);

  /* Qtype Filter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ips.qtype_filter_reg, sizeof(uint32) * 0x0388, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.qtype_filter_reg.queue_type_filter), sizeof(uint32) * 0x0388, sizeof(uint32) * 0x0000, 3, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.qtype_filter_reg.queue_type_filter_mask), sizeof(uint32) * 0x0388, sizeof(uint32) * 0x0000, 7, 4);

  /* Fsmrq Max Occupancy */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ips.fsmrq_max_occupancy_reg, sizeof(uint32) * 0x03a0, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.fsmrq_max_occupancy_reg.lp_fsmrq_max_occ), sizeof(uint32) * 0x03a0, sizeof(uint32) * 0x0000, 11, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.fsmrq_max_occupancy_reg.hp_fsmrq_max_occ), sizeof(uint32) * 0x03a0, sizeof(uint32) * 0x0000, 24, 16);

  /* Dqcq Max Occupancy Hp */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ips.dqcq_max_occupancy_hp_reg, sizeof(uint32) * 0x03a1, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.dqcq_max_occupancy_hp_reg.hp_dqcq_max_occ), sizeof(uint32) * 0x03a1, sizeof(uint32) * 0x0000, 12, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.dqcq_max_occupancy_hp_reg.hp_dqcq_max_occ_id), sizeof(uint32) * 0x03a1, sizeof(uint32) * 0x0000, 19, 16);

  /* Dqcq Max Occupancy Lp */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ips.dqcq_max_occupancy_lp_reg, sizeof(uint32) * 0x03a2, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.dqcq_max_occupancy_lp_reg.lp_dqcq_max_occ), sizeof(uint32) * 0x03a2, sizeof(uint32) * 0x0000, 12, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.dqcq_max_occupancy_lp_reg.lp_dqcq_max_occ_id), sizeof(uint32) * 0x03a2, sizeof(uint32) * 0x0000, 19, 16);

  /* Active Queue Count */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ips.active_queue_count_reg, sizeof(uint32) * 0x03a3, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.active_queue_count_reg.max_active_queue_count), sizeof(uint32) * 0x03a3, sizeof(uint32) * 0x0000, 15, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.active_queue_count_reg.active_queue_count), sizeof(uint32) * 0x03a3, sizeof(uint32) * 0x0000, 31, 16);

  /* Fms Max Occupancy */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ips.fms_max_occupancy_reg, sizeof(uint32) * 0x03a4, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.fms_max_occupancy_reg.fms_max_occupancy), sizeof(uint32) * 0x03a4, sizeof(uint32) * 0x0000, 7, 0);

  /* Int Lp Dqcq Fc Status */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ips.int_lp_dqcq_fc_status_reg, sizeof(uint32) * 0x03a5, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.int_lp_dqcq_fc_status_reg.lp_dqcq_queue_id), sizeof(uint32) * 0x03a5, sizeof(uint32) * 0x0000, 14, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.int_lp_dqcq_fc_status_reg.lp_dqcq_queue_size), sizeof(uint32) * 0x03a5, sizeof(uint32) * 0x0000, 29, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.int_lp_dqcq_fc_status_reg.lp_dqcq_flow_control), sizeof(uint32) * 0x03a5, sizeof(uint32) * 0x0000, 31, 31);

  /* Fsmrq Delay Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ips.fsmrq_delay_counter_reg, sizeof(uint32) * 0x03a6, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.fsmrq_delay_counter_reg.fsmrq_delay_counter), sizeof(uint32) * 0x03a6, sizeof(uint32) * 0x0000, 15, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.fsmrq_delay_counter_reg.fsmrq_delay_queue), sizeof(uint32) * 0x03a6, sizeof(uint32) * 0x0000, 30, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.fsmrq_delay_counter_reg.fsmrq_delay_by_queue), sizeof(uint32) * 0x03a6, sizeof(uint32) * 0x0000, 31, 31);

  /* Fms Delay Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ips.fms_delay_counter_reg, sizeof(uint32) * 0x03a7, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.fms_delay_counter_reg.fms_delay_counter), sizeof(uint32) * 0x03a7, sizeof(uint32) * 0x0000, 15, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.fms_delay_counter_reg.fms_delay_queue), sizeof(uint32) * 0x03a7, sizeof(uint32) * 0x0000, 30, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.fms_delay_counter_reg.fms_delay_by_queue), sizeof(uint32) * 0x03a7, sizeof(uint32) * 0x0000, 31, 31);

  /* Credit Fabric Latency Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ips.credit_fabric_latency_counter_reg, sizeof(uint32) * 0x03a8, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.credit_fabric_latency_counter_reg.cr_ltncy_counter), sizeof(uint32) * 0x03a8, sizeof(uint32) * 0x0000, 15, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.credit_fabric_latency_counter_reg.cr_ltncy_que), sizeof(uint32) * 0x03a8, sizeof(uint32) * 0x0000, 30, 16);

  /* Flow Control Count Select */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ips.flow_control_count_select_reg, sizeof(uint32) * 0x03a9, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.flow_control_count_select_reg.fc_count_sel), sizeof(uint32) * 0x03a9, sizeof(uint32) * 0x0000, 4, 0);

  /* Capture Queue Descriptor Config */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ips.capture_queue_descriptor_config_reg, sizeof(uint32) * 0x03aa, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.capture_queue_descriptor_config_reg.capture_crs), sizeof(uint32) * 0x03aa, sizeof(uint32) * 0x0000, 1, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.capture_queue_descriptor_config_reg.capture_crs_en), sizeof(uint32) * 0x03aa, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.capture_queue_descriptor_config_reg.capture_fsmrq_ctrl), sizeof(uint32) * 0x03aa, sizeof(uint32) * 0x0000, 5, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.capture_queue_descriptor_config_reg.capture_fsmrq_ctrl_en), sizeof(uint32) * 0x03aa, sizeof(uint32) * 0x0000, 7, 7);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.capture_queue_descriptor_config_reg.capture_in_dqcq), sizeof(uint32) * 0x03aa, sizeof(uint32) * 0x0000, 8, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.capture_queue_descriptor_config_reg.capture_in_dqcq_en), sizeof(uint32) * 0x03aa, sizeof(uint32) * 0x0000, 9, 9);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.capture_queue_descriptor_config_reg.capture_wd_del), sizeof(uint32) * 0x03aa, sizeof(uint32) * 0x0000, 12, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.capture_queue_descriptor_config_reg.capture_wd_del_en), sizeof(uint32) * 0x03aa, sizeof(uint32) * 0x0000, 13, 13);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.capture_queue_descriptor_config_reg.capture_one_pkt_deq), sizeof(uint32) * 0x03aa, sizeof(uint32) * 0x0000, 16, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.capture_queue_descriptor_config_reg.capture_one_pkt_deq_en), sizeof(uint32) * 0x03aa, sizeof(uint32) * 0x0000, 17, 17);

  /* Capture Queue Descriptor */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ips.capture_queue_descriptor_reg, sizeof(uint32) * 0x03b0, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.capture_queue_descriptor_reg.cptrd_cr_bal), sizeof(uint32) * 0x03b0, sizeof(uint32) * 0x0000, 15, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.capture_queue_descriptor_reg.cptrd_qsz), sizeof(uint32) * 0x03b0, sizeof(uint32) * 0x0000, 22, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.capture_queue_descriptor_reg.cptrd_crs), sizeof(uint32) * 0x03b0, sizeof(uint32) * 0x0000, 25, 24);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.capture_queue_descriptor_reg.cptrd_fsmrq_ctrl), sizeof(uint32) * 0x03b0, sizeof(uint32) * 0x0000, 27, 26);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.capture_queue_descriptor_reg.cptrd_in_dqcq), sizeof(uint32) * 0x03b0, sizeof(uint32) * 0x0000, 28, 28);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.capture_queue_descriptor_reg.cptrd_one_pkt_deq), sizeof(uint32) * 0x03b0, sizeof(uint32) * 0x0000, 29, 29);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.capture_queue_descriptor_reg.cptrd_wd_del), sizeof(uint32) * 0x03b0, sizeof(uint32) * 0x0000, 30, 30);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.capture_queue_descriptor_reg.cptrd_valid), sizeof(uint32) * 0x03b0, sizeof(uint32) * 0x0000, 31, 31);

  /* Max Cr Bal */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ips.max_cr_bal_reg, sizeof(uint32) * 0x03b1, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.max_cr_bal_reg.max_cr_bal), sizeof(uint32) * 0x03b1, sizeof(uint32) * 0x0000, 15, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.max_cr_bal_reg.max_cr_bal_queue), sizeof(uint32) * 0x03b1, sizeof(uint32) * 0x0000, 30, 16);

  /* Max Fsmrq Req Queues */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ips.max_fsmrq_req_queues_reg, sizeof(uint32) * 0x03b2, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.max_fsmrq_req_queues_reg.max_fsmrq_req_queues), sizeof(uint32) * 0x03b2, sizeof(uint32) * 0x0000, 15, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.max_fsmrq_req_queues_reg.fsmrq_req_queues), sizeof(uint32) * 0x03b2, sizeof(uint32) * 0x0000, 31, 16);

  /* Max Port Queue Size */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ips.max_port_queue_size_reg, sizeof(uint32) * 0x03b3, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.max_port_queue_size_reg.max_port_queue_size), sizeof(uint32) * 0x03b3, sizeof(uint32) * 0x0000, 3, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.max_port_queue_size_reg.ins_port_queue_size), sizeof(uint32) * 0x03b3, sizeof(uint32) * 0x0000, 7, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.max_port_queue_size_reg.max_port_queue_size_port_id), sizeof(uint32) * 0x03b3, sizeof(uint32) * 0x0000, 27, 16);

  /* Time In Slow */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ips.time_in_slow_reg, sizeof(uint32) * 0x03b4, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.time_in_slow_reg.time_in_slow), sizeof(uint32) * 0x03b4, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.time_in_slow_reg.time_in_slow_valid), sizeof(uint32) * 0x03b4, sizeof(uint32) * 0x0000, 31, 31);

  /* Time In Norm */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ips.time_in_norm_reg, sizeof(uint32) * 0x03b5, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.time_in_norm_reg.time_in_norm), sizeof(uint32) * 0x03b5, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.time_in_norm_reg.time_in_norm_valid), sizeof(uint32) * 0x03b5, sizeof(uint32) * 0x0000, 31, 31);

  /* Fcr Credit Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ips.fcr_credit_counter_reg, sizeof(uint32) * 0x03d0, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.fcr_credit_counter_reg.fcr_credit_counter), sizeof(uint32) * 0x03d0, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.fcr_credit_counter_reg.fcr_credit_counter_overflow), sizeof(uint32) * 0x03d0, sizeof(uint32) * 0x0000, 31, 31);

  /* Global Credit Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ips.global_credit_counter_reg, sizeof(uint32) * 0x03d1, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.global_credit_counter_reg.global_credit_counter), sizeof(uint32) * 0x03d1, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.global_credit_counter_reg.global_credit_counter_overflow), sizeof(uint32) * 0x03d1, sizeof(uint32) * 0x0000, 31, 31);

  /* Gfmc Credit Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ips.gfmc_credit_counter_reg, sizeof(uint32) * 0x03d2, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.gfmc_credit_counter_reg.gfmc_credit_counter), sizeof(uint32) * 0x03d2, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.gfmc_credit_counter_reg.gfmc_credit_counter_overflow), sizeof(uint32) * 0x03d2, sizeof(uint32) * 0x0000, 31, 31);

  /* Bfmc1 Credit Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ips.bfmc1_credit_counter_reg, sizeof(uint32) * 0x03d3, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.bfmc1_credit_counter_reg.bfmc1_credit_counter), sizeof(uint32) * 0x03d3, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.bfmc1_credit_counter_reg.bfmc1_credit_counter_overflow), sizeof(uint32) * 0x03d3, sizeof(uint32) * 0x0000, 31, 31);

  /* Bfmc2 Credit Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ips.bfmc2_credit_counter_reg, sizeof(uint32) * 0x03d4, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.bfmc2_credit_counter_reg.bfmc2_credit_counter), sizeof(uint32) * 0x03d4, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.bfmc2_credit_counter_reg.bfmc2_credit_counter_overflow), sizeof(uint32) * 0x03d4, sizeof(uint32) * 0x0000, 31, 31);

  /* Bfmc3 Credit Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ips.bfmc3_credit_counter_reg, sizeof(uint32) * 0x03d5, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.bfmc3_credit_counter_reg.bfmc3_credit_counter), sizeof(uint32) * 0x03d5, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.bfmc3_credit_counter_reg.bfmc3_credit_counter_overflow), sizeof(uint32) * 0x03d5, sizeof(uint32) * 0x0000, 31, 31);

  /* Global Flow Status Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ips.global_flow_status_counter_reg, sizeof(uint32) * 0x03d6, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.global_flow_status_counter_reg.global_flow_status_counter), sizeof(uint32) * 0x03d6, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.global_flow_status_counter_reg.global_flow_status_counter_overflow), sizeof(uint32) * 0x03d6, sizeof(uint32) * 0x0000, 31, 31);

  /* Fsmrq Flow Status Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ips.fsmrq_flow_status_counter_reg, sizeof(uint32) * 0x03d7, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.fsmrq_flow_status_counter_reg.fsmrq_flow_status_counter), sizeof(uint32) * 0x03d7, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.fsmrq_flow_status_counter_reg.fsmrq_flow_status_counter_overflow), sizeof(uint32) * 0x03d7, sizeof(uint32) * 0x0000, 31, 31);

  /* Fms Flow Status Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ips.fms_flow_status_counter_reg, sizeof(uint32) * 0x03d8, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.fms_flow_status_counter_reg.fms_flow_status_counter), sizeof(uint32) * 0x03d8, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.fms_flow_status_counter_reg.fms_flow_status_counter_overflow), sizeof(uint32) * 0x03d8, sizeof(uint32) * 0x0000, 31, 31);

  /* Global Iqm Report Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ips.global_iqm_report_counter_reg, sizeof(uint32) * 0x03d9, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.global_iqm_report_counter_reg.glbl_iqm_rprt_counter), sizeof(uint32) * 0x03d9, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.global_iqm_report_counter_reg.glbl_iqm_rprt_counter_overflow), sizeof(uint32) * 0x03d9, sizeof(uint32) * 0x0000, 31, 31);

  /* Programmable Iqm Report Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ips.programmable_iqm_report_counter_reg, sizeof(uint32) * 0x03da, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.programmable_iqm_report_counter_reg.prg_iqm_rprt_counter), sizeof(uint32) * 0x03da, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.programmable_iqm_report_counter_reg.prg_iqm_rprt_counter_overflow), sizeof(uint32) * 0x03da, sizeof(uint32) * 0x0000, 31, 31);

  /* Crwd Event Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ips.crwd_event_counter_reg, sizeof(uint32) * 0x03db, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.crwd_event_counter_reg.crwd_counter), sizeof(uint32) * 0x03db, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.crwd_event_counter_reg.crwd_counter_overflow), sizeof(uint32) * 0x03db, sizeof(uint32) * 0x0000, 31, 31);

  /* Deq Cmd Byte Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ips.deq_cmd_byte_counter_reg, sizeof(uint32) * 0x03dc, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.deq_cmd_byte_counter_reg.deq_cmd_byte_counter), sizeof(uint32) * 0x03dc, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.deq_cmd_byte_counter_reg.deq_cmd_byte_counter_overflow), sizeof(uint32) * 0x03dc, sizeof(uint32) * 0x0000, 31, 31);

  /* Deq Cmd Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ips.deq_cmd_counter_reg, sizeof(uint32) * 0x03dd, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.deq_cmd_counter_reg.deq_cmd_counter), sizeof(uint32) * 0x03dd, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.deq_cmd_counter_reg.deq_cmd_counter_overflow), sizeof(uint32) * 0x03dd, sizeof(uint32) * 0x0000, 31, 31);

  /* Masked Iqm Event Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ips.masked_iqm_event_counter_reg, sizeof(uint32) * 0x03de, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.masked_iqm_event_counter_reg.mskd_iqm_evnts_counter), sizeof(uint32) * 0x03de, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.masked_iqm_event_counter_reg.mskd_iqm_evnts_counter_overflow), sizeof(uint32) * 0x03de, sizeof(uint32) * 0x0000, 31, 31);

  /* Flow Control Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ips.flow_control_counter_reg, sizeof(uint32) * 0x03df, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.flow_control_counter_reg.fc_count), sizeof(uint32) * 0x03df, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.flow_control_counter_reg.fc_count_overflow), sizeof(uint32) * 0x03df, sizeof(uint32) * 0x0000, 31, 31);

  /* Returned Credit Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ips.returned_credit_counter_reg, sizeof(uint32) * 0x03e0, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.returned_credit_counter_reg.returned_credit_count), sizeof(uint32) * 0x03e0, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ips.returned_credit_counter_reg.returned_credit_count_overflow), sizeof(uint32) * 0x03e0, sizeof(uint32) * 0x0000, 31, 31);
}

/* Block registers initialization: IPT */
STATIC void
  soc_pb_regs_init_IPT(void)
{
  uint32
    fld_idx,
    reg_idx;

  Soc_pb_regs.ipt.nof_instances = SOC_PB_BLK_NOF_INSTANCES_IPT;
  Soc_pb_regs.ipt.addr.base = sizeof(uint32) * 0x0800;
  Soc_pb_regs.ipt.addr.step = sizeof(uint32) * 0x0000;

  /* Interrupt Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.interrupt_reg, sizeof(uint32) * 0x0800, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.interrupt_reg.sop_ecc_error), sizeof(uint32) * 0x0800, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.interrupt_reg.mop_ecc_error), sizeof(uint32) * 0x0800, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.interrupt_reg.fdtc_ecc_error), sizeof(uint32) * 0x0800, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.interrupt_reg.bdq_ecc_error), sizeof(uint32) * 0x0800, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.interrupt_reg.pdq_ecc_error), sizeof(uint32) * 0x0800, sizeof(uint32) * 0x0000, 5, 5);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.interrupt_reg.sop_ecc_fixed), sizeof(uint32) * 0x0800, sizeof(uint32) * 0x0000, 6, 6);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.interrupt_reg.mop_ecc_fixed), sizeof(uint32) * 0x0800, sizeof(uint32) * 0x0000, 7, 7);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.interrupt_reg.fdtc_ecc_fixed), sizeof(uint32) * 0x0800, sizeof(uint32) * 0x0000, 8, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.interrupt_reg.bdq_ecc_fixed), sizeof(uint32) * 0x0800, sizeof(uint32) * 0x0000, 9, 9);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.interrupt_reg.pdq_ecc_fixed), sizeof(uint32) * 0x0800, sizeof(uint32) * 0x0000, 10, 10);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.interrupt_reg.crc_err_pkt), sizeof(uint32) * 0x0800, sizeof(uint32) * 0x0000, 11, 11);

  /* Interrupt Mask Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.interrupt_mask_reg, sizeof(uint32) * 0x0810, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.interrupt_mask_reg.sop_ecc_error_mask), sizeof(uint32) * 0x0810, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.interrupt_mask_reg.mop_ecc_error_mask), sizeof(uint32) * 0x0810, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.interrupt_mask_reg.fdtc_ecc_error_mask), sizeof(uint32) * 0x0810, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.interrupt_mask_reg.bdq_ecc_error_mask), sizeof(uint32) * 0x0810, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.interrupt_mask_reg.pdq_ecc_error_mask), sizeof(uint32) * 0x0810, sizeof(uint32) * 0x0000, 5, 5);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.interrupt_mask_reg.sop_ecc_fixed_mask), sizeof(uint32) * 0x0810, sizeof(uint32) * 0x0000, 6, 6);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.interrupt_mask_reg.mop_ecc_fixed_mask), sizeof(uint32) * 0x0810, sizeof(uint32) * 0x0000, 7, 7);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.interrupt_mask_reg.fdtc_ecc_fixed_mask), sizeof(uint32) * 0x0810, sizeof(uint32) * 0x0000, 8, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.interrupt_mask_reg.bdq_ecc_fixed_mask), sizeof(uint32) * 0x0810, sizeof(uint32) * 0x0000, 9, 9);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.interrupt_mask_reg.pdq_ecc_fixed_mask), sizeof(uint32) * 0x0810, sizeof(uint32) * 0x0000, 10, 10);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.interrupt_mask_reg.crc_err_pkt_mask), sizeof(uint32) * 0x0810, sizeof(uint32) * 0x0000, 11, 11);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.indirect_command_wr_data_reg[0], sizeof(uint32) * 0x0820, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.indirect_command_wr_data_reg[0].indirect_command_wr_data), sizeof(uint32) * 0x0820, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.indirect_command_wr_data_reg[1], sizeof(uint32) * 0x0821, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.indirect_command_wr_data_reg[1].indirect_command_wr_data), sizeof(uint32) * 0x0821, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.indirect_command_wr_data_reg[2], sizeof(uint32) * 0x0822, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.indirect_command_wr_data_reg[2].indirect_command_wr_data), sizeof(uint32) * 0x0822, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.indirect_command_wr_data_reg[3], sizeof(uint32) * 0x0823, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.indirect_command_wr_data_reg[3].indirect_command_wr_data), sizeof(uint32) * 0x0823, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.indirect_command_wr_data_reg[4], sizeof(uint32) * 0x0824, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.indirect_command_wr_data_reg[4].indirect_command_wr_data), sizeof(uint32) * 0x0824, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.indirect_command_wr_data_reg[5], sizeof(uint32) * 0x0825, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.indirect_command_wr_data_reg[5].indirect_command_wr_data), sizeof(uint32) * 0x0825, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.indirect_command_wr_data_reg[6], sizeof(uint32) * 0x0826, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.indirect_command_wr_data_reg[6].indirect_command_wr_data), sizeof(uint32) * 0x0826, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.indirect_command_wr_data_reg[7], sizeof(uint32) * 0x0827, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.indirect_command_wr_data_reg[7].indirect_command_wr_data), sizeof(uint32) * 0x0827, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.indirect_command_wr_data_reg[8], sizeof(uint32) * 0x0828, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.indirect_command_wr_data_reg[8].indirect_command_wr_data), sizeof(uint32) * 0x0828, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.indirect_command_wr_data_reg[9], sizeof(uint32) * 0x0829, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.indirect_command_wr_data_reg[9].indirect_command_wr_data), sizeof(uint32) * 0x0829, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.indirect_command_wr_data_reg[10], sizeof(uint32) * 0x082a, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.indirect_command_wr_data_reg[10].indirect_command_wr_data), sizeof(uint32) * 0x082a, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.indirect_command_wr_data_reg[11], sizeof(uint32) * 0x082b, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.indirect_command_wr_data_reg[11].indirect_command_wr_data), sizeof(uint32) * 0x082b, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.indirect_command_wr_data_reg[12], sizeof(uint32) * 0x082c, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.indirect_command_wr_data_reg[12].indirect_command_wr_data), sizeof(uint32) * 0x082c, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.indirect_command_wr_data_reg[13], sizeof(uint32) * 0x082d, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.indirect_command_wr_data_reg[13].indirect_command_wr_data), sizeof(uint32) * 0x082d, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.indirect_command_wr_data_reg[14], sizeof(uint32) * 0x082e, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.indirect_command_wr_data_reg[14].indirect_command_wr_data), sizeof(uint32) * 0x082e, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.indirect_command_wr_data_reg[15], sizeof(uint32) * 0x082f, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.indirect_command_wr_data_reg[15].indirect_command_wr_data), sizeof(uint32) * 0x082f, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.indirect_command_rd_data_reg[0], sizeof(uint32) * 0x0830, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.indirect_command_rd_data_reg[0].indirect_command_rd_data), sizeof(uint32) * 0x0830, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.indirect_command_rd_data_reg[1], sizeof(uint32) * 0x0831, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.indirect_command_rd_data_reg[1].indirect_command_rd_data), sizeof(uint32) * 0x0831, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.indirect_command_rd_data_reg[2], sizeof(uint32) * 0x0832, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.indirect_command_rd_data_reg[2].indirect_command_rd_data), sizeof(uint32) * 0x0832, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.indirect_command_rd_data_reg[3], sizeof(uint32) * 0x0833, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.indirect_command_rd_data_reg[3].indirect_command_rd_data), sizeof(uint32) * 0x0833, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.indirect_command_rd_data_reg[4], sizeof(uint32) * 0x0834, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.indirect_command_rd_data_reg[4].indirect_command_rd_data), sizeof(uint32) * 0x0834, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.indirect_command_rd_data_reg[5], sizeof(uint32) * 0x0835, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.indirect_command_rd_data_reg[5].indirect_command_rd_data), sizeof(uint32) * 0x0835, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.indirect_command_rd_data_reg[6], sizeof(uint32) * 0x0836, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.indirect_command_rd_data_reg[6].indirect_command_rd_data), sizeof(uint32) * 0x0836, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.indirect_command_rd_data_reg[7], sizeof(uint32) * 0x0837, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.indirect_command_rd_data_reg[7].indirect_command_rd_data), sizeof(uint32) * 0x0837, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.indirect_command_rd_data_reg[8], sizeof(uint32) * 0x0838, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.indirect_command_rd_data_reg[8].indirect_command_rd_data), sizeof(uint32) * 0x0838, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.indirect_command_rd_data_reg[9], sizeof(uint32) * 0x0839, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.indirect_command_rd_data_reg[9].indirect_command_rd_data), sizeof(uint32) * 0x0839, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.indirect_command_rd_data_reg[10], sizeof(uint32) * 0x083a, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.indirect_command_rd_data_reg[10].indirect_command_rd_data), sizeof(uint32) * 0x083a, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.indirect_command_rd_data_reg[11], sizeof(uint32) * 0x083b, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.indirect_command_rd_data_reg[11].indirect_command_rd_data), sizeof(uint32) * 0x083b, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.indirect_command_rd_data_reg[12], sizeof(uint32) * 0x083c, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.indirect_command_rd_data_reg[12].indirect_command_rd_data), sizeof(uint32) * 0x083c, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.indirect_command_rd_data_reg[13], sizeof(uint32) * 0x083d, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.indirect_command_rd_data_reg[13].indirect_command_rd_data), sizeof(uint32) * 0x083d, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.indirect_command_rd_data_reg[14], sizeof(uint32) * 0x083e, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.indirect_command_rd_data_reg[14].indirect_command_rd_data), sizeof(uint32) * 0x083e, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.indirect_command_rd_data_reg[15], sizeof(uint32) * 0x083f, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.indirect_command_rd_data_reg[15].indirect_command_rd_data), sizeof(uint32) * 0x083f, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.indirect_command_reg, sizeof(uint32) * 0x0840, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.indirect_command_reg.indirect_command_trigger), sizeof(uint32) * 0x0840, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.indirect_command_reg.indirect_command_trigger_on_data), sizeof(uint32) * 0x0840, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.indirect_command_reg.indirect_command_count), sizeof(uint32) * 0x0840, sizeof(uint32) * 0x0000, 15, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.indirect_command_reg.indirect_command_timeout), sizeof(uint32) * 0x0840, sizeof(uint32) * 0x0000, 30, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.indirect_command_reg.indirect_command_status), sizeof(uint32) * 0x0840, sizeof(uint32) * 0x0000, 31, 31);

  /* Indirect Command Address */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.indirect_command_address_reg, sizeof(uint32) * 0x0841, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.indirect_command_address_reg.indirect_command_addr), sizeof(uint32) * 0x0841, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.indirect_command_address_reg.indirect_command_type), sizeof(uint32) * 0x0841, sizeof(uint32) * 0x0000, 31, 31);

  /* Indirect Command Data Increment */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.indirect_command_data_increment_reg[0], sizeof(uint32) * 0x0842, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.indirect_command_data_increment_reg[0].indirect_command_data_increment), sizeof(uint32) * 0x0842, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Data Increment */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.indirect_command_data_increment_reg[1], sizeof(uint32) * 0x0843, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.indirect_command_data_increment_reg[1].indirect_command_data_increment), sizeof(uint32) * 0x0843, sizeof(uint32) * 0x0000, 31, 0);

  /* Disable Ecc */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.disable_ecc_reg, sizeof(uint32) * 0x0844, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.disable_ecc_reg.disable_ecc), sizeof(uint32) * 0x0844, sizeof(uint32) * 0x0000, 0, 0);

  /* Mirror Snoop fix                                */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.mirror_snp_fix_reg, sizeof(uint32) * 0x0852, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.mirror_snp_fix_reg.mirror_snoop_uc_fix_en), sizeof(uint32) * 0x0852, sizeof(uint32) * 0x0000, 0, 0);

  /* Data Queue EGQThreshold */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.data_queue_egqthreshold_reg, sizeof(uint32) * 0x0860, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.data_queue_egqthreshold_reg.dtq_egq_th), sizeof(uint32) * 0x0860, sizeof(uint32) * 0x0000, 4, 0);

  /* GCIMCILeaky Bucket Configuration Register0 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.gcimcileaky_bucket_configuration_0_reg, sizeof(uint32) * 0x0862, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.gcimcileaky_bucket_configuration_0_reg.lky_bkt_max_cnt), sizeof(uint32) * 0x0862, sizeof(uint32) * 0x0000, 7, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.gcimcileaky_bucket_configuration_0_reg.hold_mciprd), sizeof(uint32) * 0x0862, sizeof(uint32) * 0x0000, 29, 24);

  /* GCILeaky Bucket Configuration Register1 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.gcileaky_bucket_configuration_1_reg, sizeof(uint32) * 0x0863, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.gcileaky_bucket_configuration_1_reg.lky_bkt_dcr_rate1), sizeof(uint32) * 0x0863, sizeof(uint32) * 0x0000, 5, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.gcileaky_bucket_configuration_1_reg.lky_bkt_dcr_rate2), sizeof(uint32) * 0x0863, sizeof(uint32) * 0x0000, 13, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.gcileaky_bucket_configuration_1_reg.lky_bkt_dcr_rate3), sizeof(uint32) * 0x0863, sizeof(uint32) * 0x0000, 21, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.gcileaky_bucket_configuration_1_reg.lky_bkt_dcr_rate4), sizeof(uint32) * 0x0863, sizeof(uint32) * 0x0000, 29, 24);

  /* Mapping Traffic Class */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.mapping_traffic_class_reg, sizeof(uint32) * 0x0864, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.mapping_traffic_class_reg.class_table), sizeof(uint32) * 0x0864, sizeof(uint32) * 0x0000, 15, 0);

  /* Fabric Header Extended Mode */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.fabric_header_extended_mode_reg, sizeof(uint32) * 0x0865, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.fabric_header_extended_mode_reg.extmode), sizeof(uint32) * 0x0865, sizeof(uint32) * 0x0000, 0, 0);

  /* CRCErr Rate Configuration Register0 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.crcerr_rate_configuration_0_reg, sizeof(uint32) * 0x0866, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.crcerr_rate_configuration_0_reg.crcerr_rate_dcr), sizeof(uint32) * 0x0866, sizeof(uint32) * 0x0000, 15, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.crcerr_rate_configuration_0_reg.crcerr_rate_max_cnt), sizeof(uint32) * 0x0866, sizeof(uint32) * 0x0000, 31, 16);

  /* CRCErr Rate Configuration Register1 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.crcerr_rate_configuration_1_reg, sizeof(uint32) * 0x0867, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.crcerr_rate_configuration_1_reg.crcerr_rate_cng_th), sizeof(uint32) * 0x0867, sizeof(uint32) * 0x0000, 15, 0);

  /* CRCErr Weight Configuration Register0 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.crcerr_weight_configuration_0_reg, sizeof(uint32) * 0x0868, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.crcerr_weight_configuration_0_reg.crcerr_weight), sizeof(uint32) * 0x0868, sizeof(uint32) * 0x0000, 4, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.crcerr_weight_configuration_0_reg.crcnoerr_weight), sizeof(uint32) * 0x0868, sizeof(uint32) * 0x0000, 20, 16);

  /* CRCErr Weight Configuration Register1 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.crcerr_weight_configuration_1_reg, sizeof(uint32) * 0x0869, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.crcerr_weight_configuration_1_reg.crcerr_weight_max_cnt), sizeof(uint32) * 0x0869, sizeof(uint32) * 0x0000, 15, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.crcerr_weight_configuration_1_reg.crcerr_weight_cng_th), sizeof(uint32) * 0x0869, sizeof(uint32) * 0x0000, 31, 16);

  /* Force Local Or Fabric */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.force_local_or_fabric_reg, sizeof(uint32) * 0x086a, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.force_local_or_fabric_reg.force_local), sizeof(uint32) * 0x086a, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.force_local_or_fabric_reg.force_fabric), sizeof(uint32) * 0x086a, sizeof(uint32) * 0x0000, 1, 1);

  /* DRAMBuffer Pointer Queue Threshold0-1 */
  for (reg_idx = 0; reg_idx < SOC_PB_REGS_DBUFF_PTR_Q_THRESH_NOF_REGS; reg_idx++)
  {
    SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.drambuffer_pointer_queue_threshold_reg[reg_idx], sizeof(uint32) * (0x0870+reg_idx), sizeof(uint32) * 0x0000);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.drambuffer_pointer_queue_threshold_reg[reg_idx].dpq_th_hp), sizeof(uint32) * (0x0870+reg_idx), sizeof(uint32) * 0x0000, 11, 0);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.drambuffer_pointer_queue_threshold_reg[reg_idx].dpq_th_lp), sizeof(uint32) * (0x0870+reg_idx), sizeof(uint32) * 0x0000, 27, 16);
  }

  /* DRAMBuffer Pointer Queue Multicast Threshold4-5 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.drambuffer_pointer_queue_multicast_threshold4_5_reg, sizeof(uint32) * 0x0878, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.drambuffer_pointer_queue_multicast_threshold4_5_reg.dpq_mc_th4), sizeof(uint32) * 0x0878, sizeof(uint32) * 0x0000, 11, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.drambuffer_pointer_queue_multicast_threshold4_5_reg.dpq_mc_th5), sizeof(uint32) * 0x0878, sizeof(uint32) * 0x0000, 27, 16);

  /* GCILeaky Bucket Configuration Register2 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.gcileaky_bucket_configuration_2_reg, sizeof(uint32) * 0x0879, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.gcileaky_bucket_configuration_2_reg.lky_bkt_cng_th1), sizeof(uint32) * 0x0879, sizeof(uint32) * 0x0000, 7, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.gcileaky_bucket_configuration_2_reg.lky_bkt_cng_th2), sizeof(uint32) * 0x0879, sizeof(uint32) * 0x0000, 15, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.gcileaky_bucket_configuration_2_reg.lky_bkt_cng_th3), sizeof(uint32) * 0x0879, sizeof(uint32) * 0x0000, 23, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.gcileaky_bucket_configuration_2_reg.lky_bkt_cng_th4), sizeof(uint32) * 0x0879, sizeof(uint32) * 0x0000, 31, 24);

  /* DRAMBuffer Pointer Queue Size0-1 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.drambuffer_pointer_queue_size0_1_reg, sizeof(uint32) * 0x0880, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.drambuffer_pointer_queue_size0_1_reg.dpq_size0), sizeof(uint32) * 0x0880, sizeof(uint32) * 0x0000, 11, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.drambuffer_pointer_queue_size0_1_reg.dpq_size1), sizeof(uint32) * 0x0880, sizeof(uint32) * 0x0000, 27, 16);

  /* DRAMBuffer Pointer Queue Size2-3 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.drambuffer_pointer_queue_size2_3_reg, sizeof(uint32) * 0x0881, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.drambuffer_pointer_queue_size2_3_reg.dpq_size2), sizeof(uint32) * 0x0881, sizeof(uint32) * 0x0000, 11, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.drambuffer_pointer_queue_size2_3_reg.dpq_size3), sizeof(uint32) * 0x0881, sizeof(uint32) * 0x0000, 27, 16);

  /* DRAMBuffer Pointer Queue Size4-5 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.drambuffer_pointer_queue_size4_5_reg, sizeof(uint32) * 0x0882, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.drambuffer_pointer_queue_size4_5_reg.dpq_size4), sizeof(uint32) * 0x0882, sizeof(uint32) * 0x0000, 11, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.drambuffer_pointer_queue_size4_5_reg.dpq_size5), sizeof(uint32) * 0x0882, sizeof(uint32) * 0x0000, 27, 16);

  /* DRAMBuffer Pointer Queue Size6-7 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.drambuffer_pointer_queue_size6_7_reg, sizeof(uint32) * 0x0883, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.drambuffer_pointer_queue_size6_7_reg.dpq_size6), sizeof(uint32) * 0x0883, sizeof(uint32) * 0x0000, 11, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.drambuffer_pointer_queue_size6_7_reg.dpq_size7), sizeof(uint32) * 0x0883, sizeof(uint32) * 0x0000, 27, 16);

  /* DRAMBuffer Pointer Queue Size8-9 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.drambuffer_pointer_queue_size8_9_reg, sizeof(uint32) * 0x0884, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.drambuffer_pointer_queue_size8_9_reg.dpq_size8), sizeof(uint32) * 0x0884, sizeof(uint32) * 0x0000, 11, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.drambuffer_pointer_queue_size8_9_reg.dpq_size9), sizeof(uint32) * 0x0884, sizeof(uint32) * 0x0000, 27, 16);

  /* DRAMBuffer Pointer Queue Size10-11 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.drambuffer_pointer_queue_size10_11_reg, sizeof(uint32) * 0x0885, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.drambuffer_pointer_queue_size10_11_reg.dpq_size10), sizeof(uint32) * 0x0885, sizeof(uint32) * 0x0000, 11, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.drambuffer_pointer_queue_size10_11_reg.dpq_size11), sizeof(uint32) * 0x0885, sizeof(uint32) * 0x0000, 27, 16);

  /* DRAMBuffer Pointer Queue Size12-13 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.drambuffer_pointer_queue_size12_13_reg, sizeof(uint32) * 0x0886, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.drambuffer_pointer_queue_size12_13_reg.dpq_size12), sizeof(uint32) * 0x0886, sizeof(uint32) * 0x0000, 11, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.drambuffer_pointer_queue_size12_13_reg.dpq_size13), sizeof(uint32) * 0x0886, sizeof(uint32) * 0x0000, 27, 16);

  /* DRAMBuffer Pointer Queue Size14-15 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.drambuffer_pointer_queue_size14_15_reg, sizeof(uint32) * 0x0887, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.drambuffer_pointer_queue_size14_15_reg.dpq_size14), sizeof(uint32) * 0x0887, sizeof(uint32) * 0x0000, 11, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.drambuffer_pointer_queue_size14_15_reg.dpq_size15), sizeof(uint32) * 0x0887, sizeof(uint32) * 0x0000, 27, 16);

  /* DRAMBuffer Pointer Queue Start Address0-1 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.drambuffer_pointer_queue_start_address0_1_reg, sizeof(uint32) * 0x0890, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.drambuffer_pointer_queue_start_address0_1_reg.dpq_start0), sizeof(uint32) * 0x0890, sizeof(uint32) * 0x0000, 11, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.drambuffer_pointer_queue_start_address0_1_reg.dpq_start1), sizeof(uint32) * 0x0890, sizeof(uint32) * 0x0000, 27, 16);

  /* DRAMBuffer Pointer Queue Start Address2-3 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.drambuffer_pointer_queue_start_address2_3_reg, sizeof(uint32) * 0x0891, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.drambuffer_pointer_queue_start_address2_3_reg.dpq_start2), sizeof(uint32) * 0x0891, sizeof(uint32) * 0x0000, 11, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.drambuffer_pointer_queue_start_address2_3_reg.dpq_start3), sizeof(uint32) * 0x0891, sizeof(uint32) * 0x0000, 27, 16);

  /* DRAMBuffer Pointer Queue Start Address4-5 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.drambuffer_pointer_queue_start_address4_5_reg, sizeof(uint32) * 0x0892, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.drambuffer_pointer_queue_start_address4_5_reg.dpq_start4), sizeof(uint32) * 0x0892, sizeof(uint32) * 0x0000, 11, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.drambuffer_pointer_queue_start_address4_5_reg.dpq_start5), sizeof(uint32) * 0x0892, sizeof(uint32) * 0x0000, 27, 16);

  /* DRAMBuffer Pointer Queue Start Address6-7 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.drambuffer_pointer_queue_start_address6_7_reg, sizeof(uint32) * 0x0893, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.drambuffer_pointer_queue_start_address6_7_reg.dpq_start6), sizeof(uint32) * 0x0893, sizeof(uint32) * 0x0000, 11, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.drambuffer_pointer_queue_start_address6_7_reg.dpq_start7), sizeof(uint32) * 0x0893, sizeof(uint32) * 0x0000, 27, 16);

  /* DRAMBuffer Pointer Queue Start Address8-9 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.drambuffer_pointer_queue_start_address8_9_reg, sizeof(uint32) * 0x0894, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.drambuffer_pointer_queue_start_address8_9_reg.dpq_start8), sizeof(uint32) * 0x0894, sizeof(uint32) * 0x0000, 11, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.drambuffer_pointer_queue_start_address8_9_reg.dpq_start9), sizeof(uint32) * 0x0894, sizeof(uint32) * 0x0000, 27, 16);

  /* DRAMBuffer Pointer Queue Start Address10-11 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.drambuffer_pointer_queue_start_address10_11_reg, sizeof(uint32) * 0x0895, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.drambuffer_pointer_queue_start_address10_11_reg.dpq_start10), sizeof(uint32) * 0x0895, sizeof(uint32) * 0x0000, 11, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.drambuffer_pointer_queue_start_address10_11_reg.dpq_start11), sizeof(uint32) * 0x0895, sizeof(uint32) * 0x0000, 27, 16);

  /* DRAMBuffer Pointer Queue Start Address12-13 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.drambuffer_pointer_queue_start_address12_13_reg, sizeof(uint32) * 0x0896, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.drambuffer_pointer_queue_start_address12_13_reg.dpq_start12), sizeof(uint32) * 0x0896, sizeof(uint32) * 0x0000, 11, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.drambuffer_pointer_queue_start_address12_13_reg.dpq_start13), sizeof(uint32) * 0x0896, sizeof(uint32) * 0x0000, 27, 16);

  /* DRAMBuffer Pointer Queue Start Address14-15 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.drambuffer_pointer_queue_start_address14_15_reg, sizeof(uint32) * 0x0897, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.drambuffer_pointer_queue_start_address14_15_reg.dpq_start14), sizeof(uint32) * 0x0897, sizeof(uint32) * 0x0000, 11, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.drambuffer_pointer_queue_start_address14_15_reg.dpq_start15), sizeof(uint32) * 0x0897, sizeof(uint32) * 0x0000, 27, 16);

  /* Transmit Data Queue Size0-7 */
  for (reg_idx = 0; reg_idx < SOC_PB_TRANSMIT_DATA_QUEUE_NOF_REGS; reg_idx++)
  {
    SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.transmit_data_queue_size_reg[reg_idx], sizeof(uint32) * (0x0900 + reg_idx), sizeof(uint32) * 0x0000);
    for (fld_idx = 0; fld_idx < SOC_PB_TRANSMIT_DATA_QUEUE_NOF_FLDS; fld_idx++)
    {
      SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.transmit_data_queue_size_reg[reg_idx].dtq_size[fld_idx]),
        sizeof(uint32) * (0x0900 + reg_idx), sizeof(uint32) * 0x0000,
        (uint8)(8 + (16*fld_idx)),
        (uint8)(0 + (16*fld_idx))
      );
    }
  }

  /* Transmit Data Queue Start Adress0-7 */
  for (reg_idx = 0; reg_idx < SOC_PB_TRANSMIT_DATA_QUEUE_NOF_REGS; reg_idx++)
  {
    SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.transmit_data_queue_start_adress_reg[reg_idx], sizeof(uint32) * (0x0910 + reg_idx), sizeof(uint32) * 0x0000);
    for (fld_idx = 0; fld_idx < SOC_PB_TRANSMIT_DATA_QUEUE_NOF_FLDS; fld_idx++)
    {
      SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.transmit_data_queue_start_adress_reg[reg_idx].dtq_start[fld_idx]),
        sizeof(uint32) * (0x0910 + reg_idx), sizeof(uint32) * 0x0000,
        (uint8)(8 + (16*fld_idx)), (uint8)(0 + (16*fld_idx))
      );
    }
  }

  /* Transmit Data Queue Threshold0-1 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.transmit_data_queue_threshold0_1_reg, sizeof(uint32) * 0x0920, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.transmit_data_queue_threshold0_1_reg.dtq_th0), sizeof(uint32) * 0x0920, sizeof(uint32) * 0x0000, 8, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.transmit_data_queue_threshold0_1_reg.dtq_th1), sizeof(uint32) * 0x0920, sizeof(uint32) * 0x0000, 24, 16);

  /* Transmit Data Queue Threshold2-3 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.transmit_data_queue_threshold2_3_reg, sizeof(uint32) * 0x0921, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.transmit_data_queue_threshold2_3_reg.dtq_th2), sizeof(uint32) * 0x0921, sizeof(uint32) * 0x0000, 8, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.transmit_data_queue_threshold2_3_reg.dtq_th3), sizeof(uint32) * 0x0921, sizeof(uint32) * 0x0000, 24, 16);

  /* Transmit Data Queue Threshold4-5 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.transmit_data_queue_threshold4_5_reg, sizeof(uint32) * 0x0922, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.transmit_data_queue_threshold4_5_reg.dtq_th4), sizeof(uint32) * 0x0922, sizeof(uint32) * 0x0000, 8, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.transmit_data_queue_threshold4_5_reg.dtq_th5), sizeof(uint32) * 0x0922, sizeof(uint32) * 0x0000, 24, 16);

  /* Transmit Data Queue Threshold6 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.transmit_data_queue_threshold6_reg, sizeof(uint32) * 0x0923, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.transmit_data_queue_threshold6_reg.dtq_th6), sizeof(uint32) * 0x0923, sizeof(uint32) * 0x0000, 8, 0);

  /* Shaper0-7 Max Credit */
  for (reg_idx = 0; reg_idx< SOC_PB_NOF_SHAPER_MAX_CREDIT_REGS; ++reg_idx)
  {
    SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.shaper_max_credit_reg[reg_idx], sizeof(uint32) * (0x0930 + reg_idx), sizeof(uint32) * 0x0000);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.shaper_max_credit_reg[reg_idx].shaper0_max_credit), sizeof(uint32) * (0x0930 + reg_idx), sizeof(uint32) * 0x0000, 15, 0);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.shaper_max_credit_reg[reg_idx].shaper1_max_credit), sizeof(uint32) * (0x0930 + reg_idx), sizeof(uint32) * 0x0000, 31, 16);
  }


  /* Shaper8 Max Credit */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.shaper8_max_credit_reg, sizeof(uint32) * 0x0934, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.shaper8_max_credit_reg.shaper8_max_credit), sizeof(uint32) * 0x0934, sizeof(uint32) * 0x0000, 15, 0);

  /* Shaper0-7 Delay */
  for (reg_idx = 0; reg_idx< SOC_PB_NOF_SHAPER_DELAY_REGS; ++reg_idx)
  {
    SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.shaper_delay_reg[reg_idx], sizeof(uint32) * (0x0940 + reg_idx), sizeof(uint32) * 0x0000);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.shaper_delay_reg[reg_idx].shaper0_delay), sizeof(uint32) * (0x0940 + reg_idx), sizeof(uint32) * 0x0000, 15, 0);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.shaper_delay_reg[reg_idx].shaper1_delay), sizeof(uint32) * (0x0940 + reg_idx), sizeof(uint32) * 0x0000, 31, 16);
  }

  /* Shaper8 Delay */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.shaper8_delay_reg, sizeof(uint32) * 0x0944, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.shaper8_delay_reg.shaper8_delay), sizeof(uint32) * 0x0944, sizeof(uint32) * 0x0000, 15, 0);

  /* Shaper4 Slow Start Delay */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.shaper4_slow_start_delay_reg, sizeof(uint32) * 0x0945, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.shaper4_slow_start_delay_reg.shaper4_slow_start_delay0), sizeof(uint32) * 0x0945, sizeof(uint32) * 0x0000, 15, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.shaper4_slow_start_delay_reg.shaper4_slow_start_delay1), sizeof(uint32) * 0x0945, sizeof(uint32) * 0x0000, 31, 16);

  /* Shaper5 Slow Start Delay */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.shaper5_slow_start_delay_reg, sizeof(uint32) * 0x0946, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.shaper5_slow_start_delay_reg.shaper5_slow_start_delay0), sizeof(uint32) * 0x0946, sizeof(uint32) * 0x0000, 15, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.shaper5_slow_start_delay_reg.shaper5_slow_start_delay1), sizeof(uint32) * 0x0946, sizeof(uint32) * 0x0000, 31, 16);

  /* Shaper0-7 Cal */
  for (reg_idx = 0; reg_idx< SOC_PB_NOF_SHAPER_CAL_REGS; ++reg_idx)
  {
    SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.shaper_cal_reg[reg_idx], sizeof(uint32) * (0x0950 + reg_idx), sizeof(uint32) * 0x0000);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.shaper_cal_reg[reg_idx].shaper0_cal), sizeof(uint32) * (0x0950 + reg_idx), sizeof(uint32) * 0x0000, 15, 0);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.shaper_cal_reg[reg_idx].shaper1_cal), sizeof(uint32) * (0x0950 + reg_idx), sizeof(uint32) * 0x0000, 31, 16);
  }

  /* Shaper8 Cal */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.shaper8_cal_reg, sizeof(uint32) * 0x0954, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.shaper8_cal_reg.shaper8_cal), sizeof(uint32) * 0x0954, sizeof(uint32) * 0x0000, 15, 0);

  /* Shaper4 Slow Start Cal */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.shaper4_slow_start_cal_reg, sizeof(uint32) * 0x0955, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.shaper4_slow_start_cal_reg.shaper4_slow_start_cal0), sizeof(uint32) * 0x0955, sizeof(uint32) * 0x0000, 15, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.shaper4_slow_start_cal_reg.shaper4_slow_start_cal1), sizeof(uint32) * 0x0955, sizeof(uint32) * 0x0000, 31, 16);

  /* Shaper5 Slow Start Cal */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.shaper5_slow_start_cal_reg, sizeof(uint32) * 0x0956, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.shaper5_slow_start_cal_reg.shaper5_slow_start_cal0), sizeof(uint32) * 0x0956, sizeof(uint32) * 0x0000, 15, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.shaper5_slow_start_cal_reg.shaper5_slow_start_cal1), sizeof(uint32) * 0x0956, sizeof(uint32) * 0x0000, 31, 16);

  /* Wfq Weight0 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.wfq_weight_reg[0], sizeof(uint32) * 0x0960, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.wfq_weight_reg[0].wfq0_weight), sizeof(uint32) * 0x0960, sizeof(uint32) * 0x0000, 5, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.wfq_weight_reg[0].wfq1_weight), sizeof(uint32) * 0x0960, sizeof(uint32) * 0x0000, 13, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.wfq_weight_reg[0].wfq2_weight), sizeof(uint32) * 0x0960, sizeof(uint32) * 0x0000, 21, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.wfq_weight_reg[0].wfq3_weight), sizeof(uint32) * 0x0960, sizeof(uint32) * 0x0000, 29, 24);

  /* Wfq Weight1 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.wfq_weight_reg[1], sizeof(uint32) * 0x0961, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.wfq_weight_reg[1].wfq0_weight), sizeof(uint32) * 0x0961, sizeof(uint32) * 0x0000, 5, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.wfq_weight_reg[1].wfq1_weight), sizeof(uint32) * 0x0961, sizeof(uint32) * 0x0000, 13, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.wfq_weight_reg[1].wfq2_weight), sizeof(uint32) * 0x0961, sizeof(uint32) * 0x0000, 21, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.wfq_weight_reg[1].wfq3_weight), sizeof(uint32) * 0x0961, sizeof(uint32) * 0x0000, 29, 24);

  /* Slow Start Cfg Timer Period */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.slow_start_cfg_timer_period_reg, sizeof(uint32) * 0x0968, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.slow_start_cfg_timer_period_reg.shaper4_slow_start_cfg_timer_period0), sizeof(uint32) * 0x0968, sizeof(uint32) * 0x0000, 4, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.slow_start_cfg_timer_period_reg.shaper4_slow_start_cfg_timer_period1), sizeof(uint32) * 0x0968, sizeof(uint32) * 0x0000, 12, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.slow_start_cfg_timer_period_reg.shaper5_slow_start_cfg_timer_period0), sizeof(uint32) * 0x0968, sizeof(uint32) * 0x0000, 20, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.slow_start_cfg_timer_period_reg.shaper5_slow_start_cfg_timer_period1), sizeof(uint32) * 0x0968, sizeof(uint32) * 0x0000, 28, 24);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.slow_start_cfg_timer_period_reg.shaper4_slow_start_enable), sizeof(uint32) * 0x0968, sizeof(uint32) * 0x0000, 30, 30);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.slow_start_cfg_timer_period_reg.shaper5_slow_start_enable), sizeof(uint32) * 0x0968, sizeof(uint32) * 0x0000, 31, 31);

  /* Ipt Enables */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.ipt_enables_reg, sizeof(uint32) * 0x0969, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.ipt_enables_reg.tdm_en), sizeof(uint32) * 0x0969, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.ipt_enables_reg.tdm_strip_fabric_crc_en), sizeof(uint32) * 0x0969, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.ipt_enables_reg.act_links_fbrc_shp_en), sizeof(uint32) * 0x0969, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.ipt_enables_reg.zero_act_links_rate_en), sizeof(uint32) * 0x0969, sizeof(uint32) * 0x0000, 3, 3);

  /* Stamping Fabric Header Enable */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.stamping_fabric_header_enable_reg, sizeof(uint32) * 0x0970, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.stamping_fabric_header_enable_reg.stamp_fap_port), sizeof(uint32) * 0x0970, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.stamping_fabric_header_enable_reg.stamp_dp), sizeof(uint32) * 0x0970, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.stamping_fabric_header_enable_reg.stamp_fwdaction), sizeof(uint32) * 0x0970, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.stamping_fabric_header_enable_reg.stamp_outlif), sizeof(uint32) * 0x0970, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.stamping_fabric_header_enable_reg.stamp_eep), sizeof(uint32) * 0x0970, sizeof(uint32) * 0x0000, 4, 4);

  /* Mapping Queue Type To Snoop Packet */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.mapping_queue_type_to_snoop_packet_reg, sizeof(uint32) * 0x0971, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.mapping_queue_type_to_snoop_packet_reg.snoop_table), sizeof(uint32) * 0x0971, sizeof(uint32) * 0x0000, 3, 0);

  /* Crc Error Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.crc_error_counter_reg, sizeof(uint32) * 0x0972, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.crc_error_counter_reg.crc_err_cnt), sizeof(uint32) * 0x0972, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.crc_error_counter_reg.crc_err_cnt_ovf), sizeof(uint32) * 0x0972, sizeof(uint32) * 0x0000, 31, 31);

  /* Msb Mirror Data Bus */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.msb_mirror_data_bus_reg, sizeof(uint32) * 0x0973, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.msb_mirror_data_bus_reg.msb_mdata_bus), sizeof(uint32) * 0x0973, sizeof(uint32) * 0x0000, 17, 0);

  /* Lsb Mirror Data Bus */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.lsb_mirror_data_bus_reg, sizeof(uint32) * 0x0974, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.lsb_mirror_data_bus_reg.lsb_mdata_bus), sizeof(uint32) * 0x0974, sizeof(uint32) * 0x0000, 17, 0);

  /* Qnum Cnt Sel */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.qnum_cnt_sel_reg, sizeof(uint32) * 0x0975, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.qnum_cnt_sel_reg.qnum_cnt_sel), sizeof(uint32) * 0x0975, sizeof(uint32) * 0x0000, 3, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.qnum_cnt_sel_reg.qnum_cnt_sel_en), sizeof(uint32) * 0x0975, sizeof(uint32) * 0x0000, 4, 4);

  /* Fdt Qnum Cnt Sel */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.fdt_qnum_cnt_sel_reg, sizeof(uint32) * 0x0976, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.fdt_qnum_cnt_sel_reg.fdt_qnum_cnt_sel), sizeof(uint32) * 0x0976, sizeof(uint32) * 0x0000, 2, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.fdt_qnum_cnt_sel_reg.fdt_qnum_cnt_sel_en), sizeof(uint32) * 0x0976, sizeof(uint32) * 0x0000, 3, 3);

  /* Gtimer Config */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.gtimer_config_reg, sizeof(uint32) * 0x0977, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.gtimer_config_reg.timer_config), sizeof(uint32) * 0x0977, sizeof(uint32) * 0x0000, 30, 0);

  /* Gtimer Config Cont */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.gtimer_config_cont_reg, sizeof(uint32) * 0x0978, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.gtimer_config_cont_reg.clear_gtimer), sizeof(uint32) * 0x0978, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.gtimer_config_cont_reg.activate_gtimer), sizeof(uint32) * 0x0978, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.gtimer_config_cont_reg.gtimer_active), sizeof(uint32) * 0x0978, sizeof(uint32) * 0x0000, 2, 2);

  /* Cfg Event Cnt Sel */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.cfg_event_cnt_sel_reg, sizeof(uint32) * 0x0979, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.cfg_event_cnt_sel_reg.cfg_event_cnt_sel), sizeof(uint32) * 0x0979, sizeof(uint32) * 0x0000, 2, 0);

  /* Cfg Byte Cnt Src Sel */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.cfg_byte_cnt_src_sel_reg, sizeof(uint32) * 0x0980, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.cfg_byte_cnt_src_sel_reg.cfg_byte_cnt_src_sel), sizeof(uint32) * 0x0980, sizeof(uint32) * 0x0000, 1, 0);

  /* Gci Backoff Range Thresholds */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.gci_backoff_range_thresholds_reg, sizeof(uint32) * 0x0982, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.gci_backoff_range_thresholds_reg.cngst_lvl_thresh0), sizeof(uint32) * 0x0982, sizeof(uint32) * 0x0000, 9, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.gci_backoff_range_thresholds_reg.cngst_lvl_thresh1), sizeof(uint32) * 0x0982, sizeof(uint32) * 0x0000, 19, 10);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.gci_backoff_range_thresholds_reg.cngst_lvl_thresh2), sizeof(uint32) * 0x0982, sizeof(uint32) * 0x0000, 29, 20);

  /* Gci Backoff CSWeights */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.gci_backoff_csweights_reg, sizeof(uint32) * 0x0983, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.gci_backoff_csweights_reg.cngst_lvl_worse_weight), sizeof(uint32) * 0x0983, sizeof(uint32) * 0x0000, 3, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.gci_backoff_csweights_reg.cngst_lvl_better_weight), sizeof(uint32) * 0x0983, sizeof(uint32) * 0x0000, 7, 4);

  /* Cnm Contorl */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.cnm_contorl_reg, sizeof(uint32) * 0x0990, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.cnm_contorl_reg.cnm_dune_header_format), sizeof(uint32) * 0x0990, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.cnm_contorl_reg.cnm_disable_cn_tag), sizeof(uint32) * 0x0990, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.cnm_contorl_reg.cnm_sampling_mode), sizeof(uint32) * 0x0990, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.cnm_contorl_reg.cnm_orig_vlan_use_tc), sizeof(uint32) * 0x0990, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.cnm_contorl_reg.cnm_orig_vlan_priority), sizeof(uint32) * 0x0990, sizeof(uint32) * 0x0000, 6, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.cnm_contorl_reg.cnm_ext_cpid_msb), sizeof(uint32) * 0x0990, sizeof(uint32) * 0x0000, 11, 8);

  /* Cnm Ingress Vlan Edit Cmd Map */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.cnm_ingress_vlan_edit_cmd_map_reg[0], sizeof(uint32) * 0x0991, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.cnm_ingress_vlan_edit_cmd_map_reg[0].cnm_ingress_vlan_edit_cmd_map), sizeof(uint32) * 0x0991, sizeof(uint32) * 0x0000, 31, 0);

  /* Cnm Ingress Vlan Edit Cmd Map */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.cnm_ingress_vlan_edit_cmd_map_reg[1], sizeof(uint32) * 0x0992, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.cnm_ingress_vlan_edit_cmd_map_reg[1].cnm_ingress_vlan_edit_cmd_map), sizeof(uint32) * 0x0992, sizeof(uint32) * 0x0000, 31, 0);

  /* Cnm Ingress Vlan Edit Cmd Map */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.cnm_ingress_vlan_edit_cmd_map_reg[2], sizeof(uint32) * 0x0993, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.cnm_ingress_vlan_edit_cmd_map_reg[2].cnm_ingress_vlan_edit_cmd_map), sizeof(uint32) * 0x0993, sizeof(uint32) * 0x0000, 31, 0);

  /* Cnm Ingress Vlan Edit Cmd Map */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.cnm_ingress_vlan_edit_cmd_map_reg[3], sizeof(uint32) * 0x0994, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.cnm_ingress_vlan_edit_cmd_map_reg[3].cnm_ingress_vlan_edit_cmd_map), sizeof(uint32) * 0x0994, sizeof(uint32) * 0x0000, 31, 0);

  /* Cnm FTMH */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.cnm_ftmh_reg, sizeof(uint32) * 0x0995, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.cnm_ftmh_reg.cnmftmh_traffic_class), sizeof(uint32) * 0x0995, sizeof(uint32) * 0x0000, 2, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.cnm_ftmh_reg.cnmftmh_src_sys_port), sizeof(uint32) * 0x0995, sizeof(uint32) * 0x0000, 15, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.cnm_ftmh_reg.cnmftmh_otm_is_itm), sizeof(uint32) * 0x0995, sizeof(uint32) * 0x0000, 16, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.cnm_ftmh_reg.cnmftmh_otm_port), sizeof(uint32) * 0x0995, sizeof(uint32) * 0x0000, 23, 17);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.cnm_ftmh_reg.cnmftmh_dp), sizeof(uint32) * 0x0995, sizeof(uint32) * 0x0000, 25, 24);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.cnm_ftmh_reg.cnmftmh_qsig), sizeof(uint32) * 0x0995, sizeof(uint32) * 0x0000, 27, 26);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.cnm_ftmh_reg.cnmftmh_mirror_disable), sizeof(uint32) * 0x0995, sizeof(uint32) * 0x0000, 28, 28);

  /* Cnm PPH */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.cnm_pph_reg, sizeof(uint32) * 0x0996, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.cnm_pph_reg.cnmpph_pkt_is_ctl), sizeof(uint32) * 0x0996, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.cnm_pph_reg.cnmpph_vlan_edit_cmd_with_cnm), sizeof(uint32) * 0x0996, sizeof(uint32) * 0x0000, 9, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.cnm_pph_reg.cnmpph_vlan_edit_cmd_without_cnm), sizeof(uint32) * 0x0996, sizeof(uint32) * 0x0000, 15, 10);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.cnm_pph_reg.cnmpph_edit_pcp_dei), sizeof(uint32) * 0x0996, sizeof(uint32) * 0x0000, 19, 16);

  /* Cnm Vlan Tag */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.cnm_vlan_tag_reg, sizeof(uint32) * 0x0997, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.cnm_vlan_tag_reg.vlan_tag_tpid), sizeof(uint32) * 0x0997, sizeof(uint32) * 0x0000, 15, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.cnm_vlan_tag_reg.vlan_tag_priority), sizeof(uint32) * 0x0997, sizeof(uint32) * 0x0000, 18, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.cnm_vlan_tag_reg.vlan_tag_cfi), sizeof(uint32) * 0x0997, sizeof(uint32) * 0x0000, 19, 19);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.cnm_vlan_tag_reg.vlan_tag_vid), sizeof(uint32) * 0x0997, sizeof(uint32) * 0x0000, 31, 20);

  /* Cnm PDU */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.cnm_pdu_reg, sizeof(uint32) * 0x0998, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.cnm_pdu_reg.cnm_pdu_version), sizeof(uint32) * 0x0998, sizeof(uint32) * 0x0000, 3, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.cnm_pdu_reg.cnm_pdu_cpid_base), sizeof(uint32) * 0x0998, sizeof(uint32) * 0x0000, 31, 16);

  /* Cnm Pdu Cpid Msb */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.cnm_pdu_cpid_msb_reg[0], sizeof(uint32) * 0x0999, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.cnm_pdu_cpid_msb_reg[0].cnm_pdu_cpid_msb), sizeof(uint32) * 0x0999, sizeof(uint32) * 0x0000, 31, 0);

  /* Cnm Pdu Cpid Msb */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.cnm_pdu_cpid_msb_reg[1], sizeof(uint32) * 0x099a, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.cnm_pdu_cpid_msb_reg[1].cnm_pdu_cpid_msb), sizeof(uint32) * 0x099a, sizeof(uint32) * 0x0000, 15, 0);

  /* Cnm Mac Sa */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.cnm_mac_sa_reg[0], sizeof(uint32) * 0x099b, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.cnm_mac_sa_reg[0].cnm_mac_sa), sizeof(uint32) * 0x099b, sizeof(uint32) * 0x0000, 31, 0);

  /* Cnm Mac Sa */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.cnm_mac_sa_reg[1], sizeof(uint32) * 0x099c, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.cnm_mac_sa_reg[1].cnm_mac_sa), sizeof(uint32) * 0x099c, sizeof(uint32) * 0x0000, 15, 0);

  /* Cnm Ether Type */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.cnm_ether_type_reg, sizeof(uint32) * 0x099d, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.cnm_ether_type_reg.cnm_ether_type), sizeof(uint32) * 0x099d, sizeof(uint32) * 0x0000, 15, 0);

  /* Ipt Intrnl Fmc Fc Map */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.ipt_intrnl_fmc_fc_map_reg, sizeof(uint32) * 0x09a0, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.ipt_intrnl_fmc_fc_map_reg.mci2_ipt_gfmc_fc_map), sizeof(uint32) * 0x09a0, sizeof(uint32) * 0x0000, 1, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.ipt_intrnl_fmc_fc_map_reg.mci2_ipt_bfmc_fc_map), sizeof(uint32) * 0x09a0, sizeof(uint32) * 0x0000, 3, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.ipt_intrnl_fmc_fc_map_reg.gci_lb2_ipt_gfmc_fc_map), sizeof(uint32) * 0x09a0, sizeof(uint32) * 0x0000, 7, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.ipt_intrnl_fmc_fc_map_reg.gci_lb2_ipt_bfmc_fc_map), sizeof(uint32) * 0x09a0, sizeof(uint32) * 0x0000, 11, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.ipt_intrnl_fmc_fc_map_reg.gci_bckof2_ipt_gfmc_fc_map), sizeof(uint32) * 0x09a0, sizeof(uint32) * 0x0000, 14, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.ipt_intrnl_fmc_fc_map_reg.gci_bckof2_ipt_bfmc_fc_map), sizeof(uint32) * 0x09a0, sizeof(uint32) * 0x0000, 18, 16);

  /* Ipt Fmc Ips Fc Map1 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.ipt_fmc_ips_fc_map1_reg, sizeof(uint32) * 0x09a1, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.ipt_fmc_ips_fc_map1_reg.gci_lb2_ips_gfmc_fc_map), sizeof(uint32) * 0x09a1, sizeof(uint32) * 0x0000, 3, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.ipt_fmc_ips_fc_map1_reg.gci_lb2_ips_bfmc2_fc_map), sizeof(uint32) * 0x09a1, sizeof(uint32) * 0x0000, 7, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.ipt_fmc_ips_fc_map1_reg.gci_lb2_ips_bfmc1_fc_map), sizeof(uint32) * 0x09a1, sizeof(uint32) * 0x0000, 11, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.ipt_fmc_ips_fc_map1_reg.gci_lb2_ips_bfmc0_fc_map), sizeof(uint32) * 0x09a1, sizeof(uint32) * 0x0000, 15, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.ipt_fmc_ips_fc_map1_reg.gci_bckof2_ips_gfmc_fc_map), sizeof(uint32) * 0x09a1, sizeof(uint32) * 0x0000, 18, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.ipt_fmc_ips_fc_map1_reg.gci_bckof2_ips_bfmc2_fc_map), sizeof(uint32) * 0x09a1, sizeof(uint32) * 0x0000, 22, 20);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.ipt_fmc_ips_fc_map1_reg.gci_bckof2_ips_bfmc1_fc_map), sizeof(uint32) * 0x09a1, sizeof(uint32) * 0x0000, 26, 24);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.ipt_fmc_ips_fc_map1_reg.gci_bckof2_ips_bfmc0_fc_map), sizeof(uint32) * 0x09a1, sizeof(uint32) * 0x0000, 30, 28);

  /* Ipt Fmc Ips Fc Map2 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.ipt_fmc_ips_fc_map2_reg, sizeof(uint32) * 0x09a2, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.ipt_fmc_ips_fc_map2_reg.mci2_ips_gfmc_fc_map), sizeof(uint32) * 0x09a2, sizeof(uint32) * 0x0000, 1, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.ipt_fmc_ips_fc_map2_reg.mci2_ips_bfmc2_fc_map), sizeof(uint32) * 0x09a2, sizeof(uint32) * 0x0000, 3, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.ipt_fmc_ips_fc_map2_reg.mci2_ips_bfmc1_fc_map), sizeof(uint32) * 0x09a2, sizeof(uint32) * 0x0000, 5, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.ipt_fmc_ips_fc_map2_reg.mci2_ips_bfmc0_fc_map), sizeof(uint32) * 0x09a2, sizeof(uint32) * 0x0000, 7, 6);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.ipt_fmc_ips_fc_map2_reg.fmc_bdq2_ips_gfmc_fc_map), sizeof(uint32) * 0x09a2, sizeof(uint32) * 0x0000, 9, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.ipt_fmc_ips_fc_map2_reg.fmc_bdq2_ips_bfmc2_fc_map), sizeof(uint32) * 0x09a2, sizeof(uint32) * 0x0000, 11, 10);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.ipt_fmc_ips_fc_map2_reg.fmc_bdq2_ips_bfmc1_fc_map), sizeof(uint32) * 0x09a2, sizeof(uint32) * 0x0000, 13, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.ipt_fmc_ips_fc_map2_reg.fmc_bdq2_ips_bfmc0_fc_map), sizeof(uint32) * 0x09a2, sizeof(uint32) * 0x0000, 15, 14);

  /* Debug Controls */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.debug_controls_reg, sizeof(uint32) * 0x09d0, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.debug_controls_reg.gci_mci_cnt_sel), sizeof(uint32) * 0x09d0, sizeof(uint32) * 0x0000, 2, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.debug_controls_reg.mci_cnt_en), sizeof(uint32) * 0x09d0, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.debug_controls_reg.egq_cnt_sel), sizeof(uint32) * 0x09d0, sizeof(uint32) * 0x0000, 5, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.debug_controls_reg.fdt_dtq_rd_dis), sizeof(uint32) * 0x09d0, sizeof(uint32) * 0x0000, 8, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.debug_controls_reg.egq_dtq_rd_dis), sizeof(uint32) * 0x09d0, sizeof(uint32) * 0x0000, 9, 9);

  /* Cfg Event Cnt */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.cfg_event_cnt_reg, sizeof(uint32) * 0x09d1, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.cfg_event_cnt_reg.cfg_event_cnt), sizeof(uint32) * 0x09d1, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.cfg_event_cnt_reg.cfg_event_cnt_ovf), sizeof(uint32) * 0x09d1, sizeof(uint32) * 0x0000, 31, 31);

  /* Gci Mci Cnt */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.gci_mci_cnt_reg, sizeof(uint32) * 0x09d2, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.gci_mci_cnt_reg.gci_mci_cnt), sizeof(uint32) * 0x09d2, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.gci_mci_cnt_reg.gci_mci_cnt_ovf), sizeof(uint32) * 0x09d2, sizeof(uint32) * 0x0000, 31, 31);

  /* Enq Pkt Cnt */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.enq_pkt_cnt_reg, sizeof(uint32) * 0x09d3, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.enq_pkt_cnt_reg.enq_pkt_cnt), sizeof(uint32) * 0x09d3, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.enq_pkt_cnt_reg.enq_pkt_cnt_ovf), sizeof(uint32) * 0x09d3, sizeof(uint32) * 0x0000, 31, 31);

  /* Egq Pkt Cnt */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.egq_pkt_cnt_reg, sizeof(uint32) * 0x09d4, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.egq_pkt_cnt_reg.egq_pkt_cnt), sizeof(uint32) * 0x09d4, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.egq_pkt_cnt_reg.egq_pkt_cnt_ovf), sizeof(uint32) * 0x09d4, sizeof(uint32) * 0x0000, 31, 31);

  /* Fdt Pkt Cnt */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.fdt_pkt_cnt_reg, sizeof(uint32) * 0x09d5, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.fdt_pkt_cnt_reg.fdt_pkt_cnt), sizeof(uint32) * 0x09d5, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.fdt_pkt_cnt_reg.fdt_pkt_cnt_ovf), sizeof(uint32) * 0x09d5, sizeof(uint32) * 0x0000, 31, 31);

  /* Lst Rd Dbuff */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.lst_rd_dbuff_reg, sizeof(uint32) * 0x09d6, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.lst_rd_dbuff_reg.lst_rd_dbuff), sizeof(uint32) * 0x09d6, sizeof(uint32) * 0x0000, 20, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.lst_rd_dbuff_reg.lst_rd_dbuff_freezed), sizeof(uint32) * 0x09d6, sizeof(uint32) * 0x0000, 28, 28);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.lst_rd_dbuff_reg.lst_rd_dbuff_valid), sizeof(uint32) * 0x09d6, sizeof(uint32) * 0x0000, 31, 31);

  /* Fdt Num Links Status0 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.fdt_num_links_status_reg[0], sizeof(uint32) * 0x09d7, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.fdt_num_links_status_reg[0].fdt_num_links0), sizeof(uint32) * 0x09d7, sizeof(uint32) * 0x0000, 5, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.fdt_num_links_status_reg[0].fdt_num_links1), sizeof(uint32) * 0x09d7, sizeof(uint32) * 0x0000, 11, 6);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.fdt_num_links_status_reg[0].fdt_num_links2), sizeof(uint32) * 0x09d7, sizeof(uint32) * 0x0000, 17, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.fdt_num_links_status_reg[0].fdt_num_links3), sizeof(uint32) * 0x09d7, sizeof(uint32) * 0x0000, 23, 18);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.fdt_num_links_status_reg[0].fdt_num_links4), sizeof(uint32) * 0x09d7, sizeof(uint32) * 0x0000, 29, 24);

  /* Fdt Num Links Status1 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.fdt_num_links_status_reg[1], sizeof(uint32) * 0x09d8, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.fdt_num_links_status_reg[1].fdt_num_links0), sizeof(uint32) * 0x09d8, sizeof(uint32) * 0x0000, 5, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.fdt_num_links_status_reg[1].fdt_num_links1), sizeof(uint32) * 0x09d8, sizeof(uint32) * 0x0000, 11, 6);

  /* Fifos Max Occ0 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.fifos_max_occ0_reg, sizeof(uint32) * 0x09d9, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.fifos_max_occ0_reg.bdq_max_oc), sizeof(uint32) * 0x09d9, sizeof(uint32) * 0x0000, 12, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.fifos_max_occ0_reg.bdq_max_oc_qnum), sizeof(uint32) * 0x09d9, sizeof(uint32) * 0x0000, 18, 15);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.fifos_max_occ0_reg.dtq_max_oc), sizeof(uint32) * 0x09d9, sizeof(uint32) * 0x0000, 28, 19);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.fifos_max_occ0_reg.dtq_max_oc_qnum), sizeof(uint32) * 0x09d9, sizeof(uint32) * 0x0000, 31, 29);

  /* Fifos Max Oc1 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.fifos_max_oc1_reg, sizeof(uint32) * 0x09da, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.fifos_max_oc1_reg.egq_tx_fifo_max_oc), sizeof(uint32) * 0x09da, sizeof(uint32) * 0x0000, 5, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.fifos_max_oc1_reg.mop_fifo_max_oc), sizeof(uint32) * 0x09da, sizeof(uint32) * 0x0000, 20, 10);

  /* Gci Lky Max Oc1 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.gci_lky_max_oc1_reg, sizeof(uint32) * 0x09dd, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.gci_lky_max_oc1_reg.gci_lb_max_val1), sizeof(uint32) * 0x09dd, sizeof(uint32) * 0x0000, 7, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.gci_lky_max_oc1_reg.gci_lb_max_val2), sizeof(uint32) * 0x09dd, sizeof(uint32) * 0x0000, 15, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.gci_lky_max_oc1_reg.gci_lb_max_val3), sizeof(uint32) * 0x09dd, sizeof(uint32) * 0x0000, 23, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.gci_lky_max_oc1_reg.gci_lb_max_val4), sizeof(uint32) * 0x09dd, sizeof(uint32) * 0x0000, 31, 24);

  /* Fmc Fc Status Vec */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.fmc_fc_status_vec_reg, sizeof(uint32) * 0x09de, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.fmc_fc_status_vec_reg.gci2_ipt_bkff_gfmc_fc), sizeof(uint32) * 0x09de, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.fmc_fc_status_vec_reg.gci2_ipt_bkff_bfmc_fc), sizeof(uint32) * 0x09de, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.fmc_fc_status_vec_reg.gci2_ipt_lb0_fc), sizeof(uint32) * 0x09de, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.fmc_fc_status_vec_reg.gci2_ipt_lb1_fc), sizeof(uint32) * 0x09de, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.fmc_fc_status_vec_reg.gci2_ipt_mci0_fc), sizeof(uint32) * 0x09de, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.fmc_fc_status_vec_reg.gci2_ipt_mci1_fc), sizeof(uint32) * 0x09de, sizeof(uint32) * 0x0000, 5, 5);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.fmc_fc_status_vec_reg.gci2_ipt_fmc_fc0), sizeof(uint32) * 0x09de, sizeof(uint32) * 0x0000, 6, 6);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.fmc_fc_status_vec_reg.gci2_ipt_fmc_fc1), sizeof(uint32) * 0x09de, sizeof(uint32) * 0x0000, 7, 7);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.fmc_fc_status_vec_reg.gci2_ips_bkff_gfmc_fc), sizeof(uint32) * 0x09de, sizeof(uint32) * 0x0000, 8, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.fmc_fc_status_vec_reg.gci2_ips_bkff_bfmc0_fc), sizeof(uint32) * 0x09de, sizeof(uint32) * 0x0000, 9, 9);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.fmc_fc_status_vec_reg.gci2_ips_bkff_bfmc1_fc), sizeof(uint32) * 0x09de, sizeof(uint32) * 0x0000, 10, 10);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.fmc_fc_status_vec_reg.gci2_ips_bkff_bfmc2_fc), sizeof(uint32) * 0x09de, sizeof(uint32) * 0x0000, 11, 11);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.fmc_fc_status_vec_reg.gci2_ips_lb0_fc), sizeof(uint32) * 0x09de, sizeof(uint32) * 0x0000, 12, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.fmc_fc_status_vec_reg.gci2_ips_lb1_fc), sizeof(uint32) * 0x09de, sizeof(uint32) * 0x0000, 13, 13);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.fmc_fc_status_vec_reg.gci2_ips_lb2_fc), sizeof(uint32) * 0x09de, sizeof(uint32) * 0x0000, 14, 14);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.fmc_fc_status_vec_reg.gci2_ips_lb3_fc), sizeof(uint32) * 0x09de, sizeof(uint32) * 0x0000, 15, 15);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.fmc_fc_status_vec_reg.mci2_ips_bfmc0_fc), sizeof(uint32) * 0x09de, sizeof(uint32) * 0x0000, 16, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.fmc_fc_status_vec_reg.mci2_ips_bfmc1_fc), sizeof(uint32) * 0x09de, sizeof(uint32) * 0x0000, 17, 17);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.fmc_fc_status_vec_reg.mci2_ips_bfmc2_fc), sizeof(uint32) * 0x09de, sizeof(uint32) * 0x0000, 18, 18);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.fmc_fc_status_vec_reg.mci2_ips_gfmc_fc), sizeof(uint32) * 0x09de, sizeof(uint32) * 0x0000, 19, 19);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.fmc_fc_status_vec_reg.ipt2_ips_gfmc_fc), sizeof(uint32) * 0x09de, sizeof(uint32) * 0x0000, 20, 20);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.fmc_fc_status_vec_reg.ipt2_ips_bfmc0_fc), sizeof(uint32) * 0x09de, sizeof(uint32) * 0x0000, 21, 21);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.fmc_fc_status_vec_reg.ipt2_ips_bfmc1_fc), sizeof(uint32) * 0x09de, sizeof(uint32) * 0x0000, 22, 22);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.fmc_fc_status_vec_reg.ipt2_ips_bfmc2_fc), sizeof(uint32) * 0x09de, sizeof(uint32) * 0x0000, 23, 23);

  /* Gen Fc Status Vec */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.gen_fc_status_vec_reg, sizeof(uint32) * 0x09df, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.gen_fc_status_vec_reg.ipt2_ips_bdq_fc), sizeof(uint32) * 0x09df, sizeof(uint32) * 0x0000, 15, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.gen_fc_status_vec_reg.ipt2_ips_fmc_bdq_fc), sizeof(uint32) * 0x09df, sizeof(uint32) * 0x0000, 17, 16);

  /* Gci Bkff Level */
  SOC_PB_DB_REG_SET(Soc_pb_regs.ipt.gci_bkff_level_reg, sizeof(uint32) * 0x09e0, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.ipt.gci_bkff_level_reg.gci_bkff_max_level), sizeof(uint32) * 0x09e0, sizeof(uint32) * 0x0000, 17, 0);
}

/* Block registers initialization: MMU  */
STATIC void
  soc_pb_regs_init_MMU(void)
{
  Soc_pb_regs.mmu.nof_instances = SOC_PB_BLK_NOF_INSTANCES_MMU;
  Soc_pb_regs.mmu.addr.base = sizeof(uint32) * 0x0a00;
  Soc_pb_regs.mmu.addr.step = sizeof(uint32) * 0x0000;

  /* Interrupt Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.mmu.interrupt_reg, sizeof(uint32) * 0x0a00, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.interrupt_reg.error_ecc), sizeof(uint32) * 0x0a00, sizeof(uint32) * 0x0000, 0, 0);

  /* Ecc Interrupt Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.mmu.ecc_interrupt_reg, sizeof(uint32) * 0x0a01, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.ecc_interrupt_reg.wafaa_ecc_err), sizeof(uint32) * 0x0a01, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.ecc_interrupt_reg.wafab_ecc_err), sizeof(uint32) * 0x0a01, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.ecc_interrupt_reg.wafac_ecc_err), sizeof(uint32) * 0x0a01, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.ecc_interrupt_reg.wafad_ecc_err), sizeof(uint32) * 0x0a01, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.ecc_interrupt_reg.wafae_ecc_err), sizeof(uint32) * 0x0a01, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.ecc_interrupt_reg.wafaf_ecc_err), sizeof(uint32) * 0x0a01, sizeof(uint32) * 0x0000, 5, 5);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.ecc_interrupt_reg.wafba_ecc_err), sizeof(uint32) * 0x0a01, sizeof(uint32) * 0x0000, 6, 6);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.ecc_interrupt_reg.wafbb_ecc_err), sizeof(uint32) * 0x0a01, sizeof(uint32) * 0x0000, 7, 7);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.ecc_interrupt_reg.wafbc_ecc_err), sizeof(uint32) * 0x0a01, sizeof(uint32) * 0x0000, 8, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.ecc_interrupt_reg.wafbd_ecc_err), sizeof(uint32) * 0x0a01, sizeof(uint32) * 0x0000, 9, 9);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.ecc_interrupt_reg.wafbe_ecc_err), sizeof(uint32) * 0x0a01, sizeof(uint32) * 0x0000, 10, 10);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.ecc_interrupt_reg.wafbf_ecc_err), sizeof(uint32) * 0x0a01, sizeof(uint32) * 0x0000, 11, 11);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.ecc_interrupt_reg.rafa_ecc_err), sizeof(uint32) * 0x0a01, sizeof(uint32) * 0x0000, 12, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.ecc_interrupt_reg.rafb_ecc_err), sizeof(uint32) * 0x0a01, sizeof(uint32) * 0x0000, 13, 13);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.ecc_interrupt_reg.rafc_ecc_err), sizeof(uint32) * 0x0a01, sizeof(uint32) * 0x0000, 14, 14);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.ecc_interrupt_reg.rafd_ecc_err), sizeof(uint32) * 0x0a01, sizeof(uint32) * 0x0000, 15, 15);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.ecc_interrupt_reg.rafe_ecc_err), sizeof(uint32) * 0x0a01, sizeof(uint32) * 0x0000, 16, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.ecc_interrupt_reg.raff_ecc_err), sizeof(uint32) * 0x0a01, sizeof(uint32) * 0x0000, 17, 17);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.ecc_interrupt_reg.wfafa_ecc_err), sizeof(uint32) * 0x0a01, sizeof(uint32) * 0x0000, 18, 18);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.ecc_interrupt_reg.wfafb_ecc_err), sizeof(uint32) * 0x0a01, sizeof(uint32) * 0x0000, 19, 19);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.ecc_interrupt_reg.wfafc_ecc_err), sizeof(uint32) * 0x0a01, sizeof(uint32) * 0x0000, 20, 20);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.ecc_interrupt_reg.wfafd_ecc_err), sizeof(uint32) * 0x0a01, sizeof(uint32) * 0x0000, 21, 21);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.ecc_interrupt_reg.wfafe_ecc_err), sizeof(uint32) * 0x0a01, sizeof(uint32) * 0x0000, 22, 22);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.ecc_interrupt_reg.wfaff_ecc_err), sizeof(uint32) * 0x0a01, sizeof(uint32) * 0x0000, 23, 23);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.ecc_interrupt_reg.rfafa_ecc_err), sizeof(uint32) * 0x0a01, sizeof(uint32) * 0x0000, 24, 24);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.ecc_interrupt_reg.rfafb_ecc_err), sizeof(uint32) * 0x0a01, sizeof(uint32) * 0x0000, 25, 25);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.ecc_interrupt_reg.rfafc_ecc_err), sizeof(uint32) * 0x0a01, sizeof(uint32) * 0x0000, 26, 26);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.ecc_interrupt_reg.rfafd_ecc_err), sizeof(uint32) * 0x0a01, sizeof(uint32) * 0x0000, 27, 27);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.ecc_interrupt_reg.rfafe_ecc_err), sizeof(uint32) * 0x0a01, sizeof(uint32) * 0x0000, 28, 28);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.ecc_interrupt_reg.rfaff_ecc_err), sizeof(uint32) * 0x0a01, sizeof(uint32) * 0x0000, 29, 29);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.ecc_interrupt_reg.idf_ecc_err), sizeof(uint32) * 0x0a01, sizeof(uint32) * 0x0000, 30, 30);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.ecc_interrupt_reg.fdf_ecc_err), sizeof(uint32) * 0x0a01, sizeof(uint32) * 0x0000, 31, 31);

  /* Interrupt Mask Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.mmu.interrupt_mask_reg, sizeof(uint32) * 0x0a10, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.interrupt_mask_reg.error_ecc_mask), sizeof(uint32) * 0x0a10, sizeof(uint32) * 0x0000, 0, 0);

  /* Ecc Interrupt Register Mask */
  SOC_PB_DB_REG_SET(Soc_pb_regs.mmu.ecc_interrupt_register_mask_reg, sizeof(uint32) * 0x0a11, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.ecc_interrupt_register_mask_reg.wafaa_ecc_err_mask), sizeof(uint32) * 0x0a11, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.ecc_interrupt_register_mask_reg.wafab_ecc_err_mask), sizeof(uint32) * 0x0a11, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.ecc_interrupt_register_mask_reg.wafac_ecc_err_mask), sizeof(uint32) * 0x0a11, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.ecc_interrupt_register_mask_reg.wafad_ecc_err_mask), sizeof(uint32) * 0x0a11, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.ecc_interrupt_register_mask_reg.wafae_ecc_err_mask), sizeof(uint32) * 0x0a11, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.ecc_interrupt_register_mask_reg.wafaf_ecc_err_mask), sizeof(uint32) * 0x0a11, sizeof(uint32) * 0x0000, 5, 5);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.ecc_interrupt_register_mask_reg.wafba_ecc_err_mask), sizeof(uint32) * 0x0a11, sizeof(uint32) * 0x0000, 6, 6);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.ecc_interrupt_register_mask_reg.wafbb_ecc_err_mask), sizeof(uint32) * 0x0a11, sizeof(uint32) * 0x0000, 7, 7);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.ecc_interrupt_register_mask_reg.wafbc_ecc_err_mask), sizeof(uint32) * 0x0a11, sizeof(uint32) * 0x0000, 8, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.ecc_interrupt_register_mask_reg.wafbd_ecc_err_mask), sizeof(uint32) * 0x0a11, sizeof(uint32) * 0x0000, 9, 9);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.ecc_interrupt_register_mask_reg.wafbe_ecc_err_mask), sizeof(uint32) * 0x0a11, sizeof(uint32) * 0x0000, 10, 10);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.ecc_interrupt_register_mask_reg.wafbf_ecc_err_mask), sizeof(uint32) * 0x0a11, sizeof(uint32) * 0x0000, 11, 11);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.ecc_interrupt_register_mask_reg.rafa_ecc_err_mask), sizeof(uint32) * 0x0a11, sizeof(uint32) * 0x0000, 12, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.ecc_interrupt_register_mask_reg.rafb_ecc_err_mask), sizeof(uint32) * 0x0a11, sizeof(uint32) * 0x0000, 13, 13);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.ecc_interrupt_register_mask_reg.rafc_ecc_err_mask), sizeof(uint32) * 0x0a11, sizeof(uint32) * 0x0000, 14, 14);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.ecc_interrupt_register_mask_reg.rafd_ecc_err_mask), sizeof(uint32) * 0x0a11, sizeof(uint32) * 0x0000, 15, 15);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.ecc_interrupt_register_mask_reg.rafe_ecc_err_mask), sizeof(uint32) * 0x0a11, sizeof(uint32) * 0x0000, 16, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.ecc_interrupt_register_mask_reg.raff_ecc_err_mask), sizeof(uint32) * 0x0a11, sizeof(uint32) * 0x0000, 17, 17);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.ecc_interrupt_register_mask_reg.wfafa_ecc_err_mask), sizeof(uint32) * 0x0a11, sizeof(uint32) * 0x0000, 18, 18);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.ecc_interrupt_register_mask_reg.wfafb_ecc_err_mask), sizeof(uint32) * 0x0a11, sizeof(uint32) * 0x0000, 19, 19);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.ecc_interrupt_register_mask_reg.wfafc_ecc_err_mask), sizeof(uint32) * 0x0a11, sizeof(uint32) * 0x0000, 20, 20);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.ecc_interrupt_register_mask_reg.wfafd_ecc_err_mask), sizeof(uint32) * 0x0a11, sizeof(uint32) * 0x0000, 21, 21);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.ecc_interrupt_register_mask_reg.wfafe_ecc_err_mask), sizeof(uint32) * 0x0a11, sizeof(uint32) * 0x0000, 22, 22);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.ecc_interrupt_register_mask_reg.wfaff_ecc_err_mask), sizeof(uint32) * 0x0a11, sizeof(uint32) * 0x0000, 23, 23);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.ecc_interrupt_register_mask_reg.rfafa_ecc_err_mask), sizeof(uint32) * 0x0a11, sizeof(uint32) * 0x0000, 24, 24);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.ecc_interrupt_register_mask_reg.rfafb_ecc_err_mask), sizeof(uint32) * 0x0a11, sizeof(uint32) * 0x0000, 25, 25);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.ecc_interrupt_register_mask_reg.rfafc_ecc_err_mask), sizeof(uint32) * 0x0a11, sizeof(uint32) * 0x0000, 26, 26);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.ecc_interrupt_register_mask_reg.rfafd_ecc_err_mask), sizeof(uint32) * 0x0a11, sizeof(uint32) * 0x0000, 27, 27);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.ecc_interrupt_register_mask_reg.rfafe_ecc_err_mask), sizeof(uint32) * 0x0a11, sizeof(uint32) * 0x0000, 28, 28);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.ecc_interrupt_register_mask_reg.rfaff_ecc_err_mask), sizeof(uint32) * 0x0a11, sizeof(uint32) * 0x0000, 29, 29);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.ecc_interrupt_register_mask_reg.idf_ecc_err_mask), sizeof(uint32) * 0x0a11, sizeof(uint32) * 0x0000, 30, 30);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.ecc_interrupt_register_mask_reg.fdf_ecc_err_mask), sizeof(uint32) * 0x0a11, sizeof(uint32) * 0x0000, 31, 31);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.mmu.indirect_command_wr_data_reg_0, sizeof(uint32) * 0x0a20, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.indirect_command_wr_data_reg_0.indirect_command_wr_data), sizeof(uint32) * 0x0a20, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.mmu.indirect_command_wr_data_reg_1, sizeof(uint32) * 0x0a21, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.indirect_command_wr_data_reg_1.indirect_command_wr_data), sizeof(uint32) * 0x0a21, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.mmu.indirect_command_wr_data_reg_2, sizeof(uint32) * 0x0a22, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.indirect_command_wr_data_reg_2.indirect_command_wr_data), sizeof(uint32) * 0x0a22, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.mmu.indirect_command_wr_data_reg_3, sizeof(uint32) * 0x0a23, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.indirect_command_wr_data_reg_3.indirect_command_wr_data), sizeof(uint32) * 0x0a23, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.mmu.indirect_command_wr_data_reg_4, sizeof(uint32) * 0x0a24, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.indirect_command_wr_data_reg_4.indirect_command_wr_data), sizeof(uint32) * 0x0a24, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.mmu.indirect_command_wr_data_reg_5, sizeof(uint32) * 0x0a25, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.indirect_command_wr_data_reg_5.indirect_command_wr_data), sizeof(uint32) * 0x0a25, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.mmu.indirect_command_wr_data_reg_6, sizeof(uint32) * 0x0a26, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.indirect_command_wr_data_reg_6.indirect_command_wr_data), sizeof(uint32) * 0x0a26, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.mmu.indirect_command_wr_data_reg_7, sizeof(uint32) * 0x0a27, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.indirect_command_wr_data_reg_7.indirect_command_wr_data), sizeof(uint32) * 0x0a27, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.mmu.indirect_command_wr_data_reg_8, sizeof(uint32) * 0x0a28, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.indirect_command_wr_data_reg_8.indirect_command_wr_data), sizeof(uint32) * 0x0a28, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.mmu.indirect_command_wr_data_reg_9, sizeof(uint32) * 0x0a29, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.indirect_command_wr_data_reg_9.indirect_command_wr_data), sizeof(uint32) * 0x0a29, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.mmu.indirect_command_wr_data_reg_10, sizeof(uint32) * 0x0a2a, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.indirect_command_wr_data_reg_10.indirect_command_wr_data), sizeof(uint32) * 0x0a2a, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.mmu.indirect_command_wr_data_reg_11, sizeof(uint32) * 0x0a2b, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.indirect_command_wr_data_reg_11.indirect_command_wr_data), sizeof(uint32) * 0x0a2b, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.mmu.indirect_command_wr_data_reg_12, sizeof(uint32) * 0x0a2c, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.indirect_command_wr_data_reg_12.indirect_command_wr_data), sizeof(uint32) * 0x0a2c, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.mmu.indirect_command_wr_data_reg_13, sizeof(uint32) * 0x0a2d, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.indirect_command_wr_data_reg_13.indirect_command_wr_data), sizeof(uint32) * 0x0a2d, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.mmu.indirect_command_wr_data_reg_14, sizeof(uint32) * 0x0a2e, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.indirect_command_wr_data_reg_14.indirect_command_wr_data), sizeof(uint32) * 0x0a2e, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.mmu.indirect_command_wr_data_reg_15, sizeof(uint32) * 0x0a2f, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.indirect_command_wr_data_reg_15.indirect_command_wr_data), sizeof(uint32) * 0x0a2f, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.mmu.indirect_command_rd_data_reg_0, sizeof(uint32) * 0x0a30, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.indirect_command_rd_data_reg_0.indirect_command_rd_data), sizeof(uint32) * 0x0a30, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.mmu.indirect_command_rd_data_reg_1, sizeof(uint32) * 0x0a31, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.indirect_command_rd_data_reg_1.indirect_command_rd_data), sizeof(uint32) * 0x0a31, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.mmu.indirect_command_rd_data_reg_2, sizeof(uint32) * 0x0a32, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.indirect_command_rd_data_reg_2.indirect_command_rd_data), sizeof(uint32) * 0x0a32, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.mmu.indirect_command_rd_data_reg_3, sizeof(uint32) * 0x0a33, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.indirect_command_rd_data_reg_3.indirect_command_rd_data), sizeof(uint32) * 0x0a33, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.mmu.indirect_command_rd_data_reg_4, sizeof(uint32) * 0x0a34, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.indirect_command_rd_data_reg_4.indirect_command_rd_data), sizeof(uint32) * 0x0a34, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.mmu.indirect_command_rd_data_reg_5, sizeof(uint32) * 0x0a35, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.indirect_command_rd_data_reg_5.indirect_command_rd_data), sizeof(uint32) * 0x0a35, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.mmu.indirect_command_rd_data_reg_6, sizeof(uint32) * 0x0a36, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.indirect_command_rd_data_reg_6.indirect_command_rd_data), sizeof(uint32) * 0x0a36, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.mmu.indirect_command_rd_data_reg_7, sizeof(uint32) * 0x0a37, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.indirect_command_rd_data_reg_7.indirect_command_rd_data), sizeof(uint32) * 0x0a37, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.mmu.indirect_command_rd_data_reg_8, sizeof(uint32) * 0x0a38, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.indirect_command_rd_data_reg_8.indirect_command_rd_data), sizeof(uint32) * 0x0a38, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.mmu.indirect_command_rd_data_reg_9, sizeof(uint32) * 0x0a39, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.indirect_command_rd_data_reg_9.indirect_command_rd_data), sizeof(uint32) * 0x0a39, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.mmu.indirect_command_rd_data_reg_10, sizeof(uint32) * 0x0a3a, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.indirect_command_rd_data_reg_10.indirect_command_rd_data), sizeof(uint32) * 0x0a3a, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.mmu.indirect_command_rd_data_reg_11, sizeof(uint32) * 0x0a3b, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.indirect_command_rd_data_reg_11.indirect_command_rd_data), sizeof(uint32) * 0x0a3b, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.mmu.indirect_command_rd_data_reg_12, sizeof(uint32) * 0x0a3c, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.indirect_command_rd_data_reg_12.indirect_command_rd_data), sizeof(uint32) * 0x0a3c, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.mmu.indirect_command_rd_data_reg_13, sizeof(uint32) * 0x0a3d, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.indirect_command_rd_data_reg_13.indirect_command_rd_data), sizeof(uint32) * 0x0a3d, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.mmu.indirect_command_rd_data_reg_14, sizeof(uint32) * 0x0a3e, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.indirect_command_rd_data_reg_14.indirect_command_rd_data), sizeof(uint32) * 0x0a3e, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.mmu.indirect_command_rd_data_reg_15, sizeof(uint32) * 0x0a3f, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.indirect_command_rd_data_reg_15.indirect_command_rd_data), sizeof(uint32) * 0x0a3f, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command */
  SOC_PB_DB_REG_SET(Soc_pb_regs.mmu.indirect_command_reg, sizeof(uint32) * 0x0a40, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.indirect_command_reg.indirect_command_trigger), sizeof(uint32) * 0x0a40, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.indirect_command_reg.indirect_command_trigger_on_data), sizeof(uint32) * 0x0a40, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.indirect_command_reg.indirect_command_count), sizeof(uint32) * 0x0a40, sizeof(uint32) * 0x0000, 15, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.indirect_command_reg.indirect_command_timeout), sizeof(uint32) * 0x0a40, sizeof(uint32) * 0x0000, 30, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.indirect_command_reg.indirect_command_status), sizeof(uint32) * 0x0a40, sizeof(uint32) * 0x0000, 31, 31);

  /* Indirect Command Address */
  SOC_PB_DB_REG_SET(Soc_pb_regs.mmu.indirect_command_address_reg, sizeof(uint32) * 0x0a41, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.indirect_command_address_reg.indirect_command_addr), sizeof(uint32) * 0x0a41, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.indirect_command_address_reg.indirect_command_type), sizeof(uint32) * 0x0a41, sizeof(uint32) * 0x0000, 31, 31);

  /* Indirect Command Data Increment */
  SOC_PB_DB_REG_SET(Soc_pb_regs.mmu.indirect_command_data_increment_reg[0], sizeof(uint32) * 0x0a42, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.indirect_command_data_increment_reg[0].indirect_command_data_increment), sizeof(uint32) * 0x0a42, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Data Increment */
  SOC_PB_DB_REG_SET(Soc_pb_regs.mmu.indirect_command_data_increment_reg[1], sizeof(uint32) * 0x0a43, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.indirect_command_data_increment_reg[1].indirect_command_data_increment), sizeof(uint32) * 0x0a43, sizeof(uint32) * 0x0000, 31, 0);

  /* General Configuration Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.mmu.general_configuration_reg, sizeof(uint32) * 0x0a60, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.general_configuration_reg.dram_bank_num), sizeof(uint32) * 0x0a60, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.general_configuration_reg.dram_num), sizeof(uint32) * 0x0a60, sizeof(uint32) * 0x0000, 5, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.general_configuration_reg.scrambling_bit_position), sizeof(uint32) * 0x0a60, sizeof(uint32) * 0x0000, 7, 6);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.general_configuration_reg.dram_col_num), sizeof(uint32) * 0x0a60, sizeof(uint32) * 0x0000, 10, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.general_configuration_reg.bank_interleaving_mode), sizeof(uint32) * 0x0a60, sizeof(uint32) * 0x0000, 15, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.general_configuration_reg.interleaving_rvrse_mode), sizeof(uint32) * 0x0a60, sizeof(uint32) * 0x0000, 16, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.general_configuration_reg.cons_banks_addr_map_mode), sizeof(uint32) * 0x0a60, sizeof(uint32) * 0x0000, 17, 17);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.general_configuration_reg.layer_periodicity), sizeof(uint32) * 0x0a60, sizeof(uint32) * 0x0000, 19, 18);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.general_configuration_reg.read_fifos_allowed), sizeof(uint32) * 0x0a60, sizeof(uint32) * 0x0000, 23, 20);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.general_configuration_reg.min_read_commands), sizeof(uint32) * 0x0a60, sizeof(uint32) * 0x0000, 31, 24);

  /* Bank Access Controller Configurations */
  SOC_PB_DB_REG_SET(Soc_pb_regs.mmu.bank_access_controller_configurations_reg, sizeof(uint32) * 0x0a61, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.bank_access_controller_configurations_reg.write_inhibit_cnt_sat), sizeof(uint32) * 0x0a61, sizeof(uint32) * 0x0000, 8, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.bank_access_controller_configurations_reg.address_map_config_gen), sizeof(uint32) * 0x0a61, sizeof(uint32) * 0x0000, 14, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.bank_access_controller_configurations_reg.address_map_config_rd), sizeof(uint32) * 0x0a61, sizeof(uint32) * 0x0000, 18, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.bank_access_controller_configurations_reg.wr_cmd_distance), sizeof(uint32) * 0x0a61, sizeof(uint32) * 0x0000, 23, 20);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.bank_access_controller_configurations_reg.allow_consecutive16_byte), sizeof(uint32) * 0x0a61, sizeof(uint32) * 0x0000, 24, 24);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.bank_access_controller_configurations_reg.pbhm), sizeof(uint32) * 0x0a61, sizeof(uint32) * 0x0000, 25, 25);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.bank_access_controller_configurations_reg.indirect_logical_mode), sizeof(uint32) * 0x0a61, sizeof(uint32) * 0x0000, 26, 26);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.bank_access_controller_configurations_reg.fbc_wr_priority_enable), sizeof(uint32) * 0x0a61, sizeof(uint32) * 0x0000, 27, 27);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.bank_access_controller_configurations_reg.wr_priority_mode), sizeof(uint32) * 0x0a61, sizeof(uint32) * 0x0000, 29, 28);

  /* Ipt Data Fifo Configuration Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.mmu.ipt_data_fifo_configuration_reg, sizeof(uint32) * 0x0a62, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.ipt_data_fifo_configuration_reg.idf_pkt_th), sizeof(uint32) * 0x0a62, sizeof(uint32) * 0x0000, 10, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.ipt_data_fifo_configuration_reg.idf_size_th), sizeof(uint32) * 0x0a62, sizeof(uint32) * 0x0000, 30, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.ipt_data_fifo_configuration_reg.idf_use_size_th), sizeof(uint32) * 0x0a62, sizeof(uint32) * 0x0000, 31, 31);

  /* Idr Descriptor Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.mmu.idr_descriptor_counter_reg, sizeof(uint32) * 0x0a64, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.idr_descriptor_counter_reg.idr_desc_cnt), sizeof(uint32) * 0x0a64, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.idr_descriptor_counter_reg.idr_desc_cnt_ovf), sizeof(uint32) * 0x0a64, sizeof(uint32) * 0x0000, 31, 31);

  /* Ipt Descriptor Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.mmu.ipt_descriptor_counter_reg, sizeof(uint32) * 0x0a65, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.ipt_descriptor_counter_reg.ipt_desc_cnt), sizeof(uint32) * 0x0a65, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.ipt_descriptor_counter_reg.ipt_desc_cnt_ovf), sizeof(uint32) * 0x0a65, sizeof(uint32) * 0x0000, 31, 31);

  /* Global Time Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.mmu.global_time_counter_reg, sizeof(uint32) * 0x0a66, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.global_time_counter_reg.gt_prd), sizeof(uint32) * 0x0a66, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.global_time_counter_reg.gt_rst_cntrs), sizeof(uint32) * 0x0a66, sizeof(uint32) * 0x0000, 31, 31);

  /* Global Time Counter Trigger */
  SOC_PB_DB_REG_SET(Soc_pb_regs.mmu.global_time_counter_trigger_reg, sizeof(uint32) * 0x0a67, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.global_time_counter_trigger_reg.glb_cnt_trg), sizeof(uint32) * 0x0a67, sizeof(uint32) * 0x0000, 0, 0);

  /* Global Time Counter Configuration */
  SOC_PB_DB_REG_SET(Soc_pb_regs.mmu.global_time_counter_configuration_reg, sizeof(uint32) * 0x0a68, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.global_time_counter_configuration_reg.mmu_cnt_by_gt), sizeof(uint32) * 0x0a68, sizeof(uint32) * 0x0000, 0, 0);

  /* Dram Periodic Training */
  SOC_PB_DB_REG_SET(Soc_pb_regs.mmu.dram_periodic_training_reg, sizeof(uint32) * 0x0a6a, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.dram_periodic_training_reg.training_period), sizeof(uint32) * 0x0a6a, sizeof(uint32) * 0x0000, 31, 0);

  /* ECC Configuration register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.mmu.ecc_configuration_reg, sizeof(uint32) * 0x0a70, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mmu.ecc_configuration_reg.dis_ecc), sizeof(uint32) * 0x0a70, sizeof(uint32) * 0x0000, 0, 0);
}

/* Block registers initialization: DRC */
STATIC void
  soc_pb_regs_init_DRC(void)
{
  uint32
    reg_idx;

  Soc_pb_regs.drc.nof_instances = SOC_PB_BLK_NOF_INSTANCES_DRC;
  Soc_pb_regs.drc.addr.base = sizeof(uint32) * 0x1800;
  Soc_pb_regs.drc.addr.step = sizeof(uint32) * 0x0200;

  /* DDR Controller Triggers */
  SOC_PB_DB_REG_SET(Soc_pb_regs.drc.ddr_controller_triggers_reg, sizeof(uint32) * 0x1800, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.ddr_controller_triggers_reg.ddrrstn), sizeof(uint32) * 0x1800, sizeof(uint32) * 0x0200, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.ddr_controller_triggers_reg.ddrdef_valn), sizeof(uint32) * 0x1800, sizeof(uint32) * 0x0200, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.ddr_controller_triggers_reg.ddrinit_dis), sizeof(uint32) * 0x1800, sizeof(uint32) * 0x0200, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.ddr_controller_triggers_reg.ddrcke_dis), sizeof(uint32) * 0x1800, sizeof(uint32) * 0x0200, 3, 3);

  /* DDR Mode Register1 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.drc.ddr_mode_1_reg, sizeof(uint32) * 0x1801, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.ddr_mode_1_reg.mode_reg_wr1), sizeof(uint32) * 0x1801, sizeof(uint32) * 0x0200, 31, 0);

  /* DDR Mode Register2 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.drc.ddr_mode_2_reg, sizeof(uint32) * 0x1802, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.ddr_mode_2_reg.mode_reg_wr2), sizeof(uint32) * 0x1802, sizeof(uint32) * 0x0200, 31, 0);

  /* DDR Extended Mode Register1 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.drc.ddr_extended_mode_1_reg, sizeof(uint32) * 0x1803, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.ddr_extended_mode_1_reg.ext_mode_wr1), sizeof(uint32) * 0x1803, sizeof(uint32) * 0x0200, 31, 0);

  /* AC Operating Conditions1 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.drc.ac_operating_conditions1_reg, sizeof(uint32) * 0x1804, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.ac_operating_conditions1_reg.ddrt_rst), sizeof(uint32) * 0x1804, sizeof(uint32) * 0x0200, 13, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.ac_operating_conditions1_reg.ddrt_dll), sizeof(uint32) * 0x1804, sizeof(uint32) * 0x0200, 21, 14);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.ac_operating_conditions1_reg.ddrt_rc), sizeof(uint32) * 0x1804, sizeof(uint32) * 0x0200, 28, 22);

  /* AC Operating Conditions2 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.drc.ac_operating_conditions2_reg, sizeof(uint32) * 0x1805, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.ac_operating_conditions2_reg.ddrt_rrd), sizeof(uint32) * 0x1805, sizeof(uint32) * 0x0200, 3, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.ac_operating_conditions2_reg.ddrt_rfc), sizeof(uint32) * 0x1805, sizeof(uint32) * 0x0200, 11, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.ac_operating_conditions2_reg.ddrt_rcdrd), sizeof(uint32) * 0x1805, sizeof(uint32) * 0x0200, 16, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.ac_operating_conditions2_reg.ddrt_rcdwr), sizeof(uint32) * 0x1805, sizeof(uint32) * 0x0200, 24, 20);

  /* Init Sequence Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.drc.init_sequence_reg, sizeof(uint32) * 0x1806, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.init_sequence_reg.init_wait_prd), sizeof(uint32) * 0x1806, sizeof(uint32) * 0x0200, 6, 0);

  /* AC Operating Conditions3 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.drc.ac_operating_conditions3_reg, sizeof(uint32) * 0x1807, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.ac_operating_conditions3_reg.cnt_rasrdprd), sizeof(uint32) * 0x1807, sizeof(uint32) * 0x0200, 6, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.ac_operating_conditions3_reg.cnt_raswrprd), sizeof(uint32) * 0x1807, sizeof(uint32) * 0x0200, 13, 7);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.ac_operating_conditions3_reg.cnt_rdapprd), sizeof(uint32) * 0x1807, sizeof(uint32) * 0x0200, 19, 14);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.ac_operating_conditions3_reg.cnt_wrapprd), sizeof(uint32) * 0x1807, sizeof(uint32) * 0x0200, 25, 20);

  /* CPU Commands */
  SOC_PB_DB_REG_SET(Soc_pb_regs.drc.cpu_commands_reg, sizeof(uint32) * 0x1808, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.cpu_commands_reg.bank_address), sizeof(uint32) * 0x1808, sizeof(uint32) * 0x0200, 2, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.cpu_commands_reg.address), sizeof(uint32) * 0x1808, sizeof(uint32) * 0x0200, 17, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.cpu_commands_reg.we_n), sizeof(uint32) * 0x1808, sizeof(uint32) * 0x0200, 20, 20);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.cpu_commands_reg.cas_n), sizeof(uint32) * 0x1808, sizeof(uint32) * 0x0200, 21, 21);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.cpu_commands_reg.ras_n_or_ref_n), sizeof(uint32) * 0x1808, sizeof(uint32) * 0x0200, 22, 22);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.cpu_commands_reg.cs_n), sizeof(uint32) * 0x1808, sizeof(uint32) * 0x0200, 23, 23);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.cpu_commands_reg.cke), sizeof(uint32) * 0x1808, sizeof(uint32) * 0x0200, 24, 24);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.cpu_commands_reg.res), sizeof(uint32) * 0x1808, sizeof(uint32) * 0x0200, 25, 25);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.cpu_commands_reg.odt), sizeof(uint32) * 0x1808, sizeof(uint32) * 0x0200, 26, 26);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.cpu_commands_reg.const_val), sizeof(uint32) * 0x1808, sizeof(uint32) * 0x0200, 27, 27);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.cpu_commands_reg.stop_baccmds), sizeof(uint32) * 0x1808, sizeof(uint32) * 0x0200, 30, 30);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.cpu_commands_reg.cpu_cmdvld), sizeof(uint32) * 0x1808, sizeof(uint32) * 0x0200, 31, 31);

  /* Training Sequence */
  SOC_PB_DB_REG_SET(Soc_pb_regs.drc.training_sequence_reg, sizeof(uint32) * 0x1809, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.training_sequence_reg.ddrtrn_seq_gen_prd), sizeof(uint32) * 0x1809, sizeof(uint32) * 0x0200, 12, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.training_sequence_reg.ddrtrn_seq_gen_num), sizeof(uint32) * 0x1809, sizeof(uint32) * 0x0200, 21, 13);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.training_sequence_reg.start_train_seq), sizeof(uint32) * 0x1809, sizeof(uint32) * 0x0200, 31, 31);

  for (reg_idx = 0; reg_idx < SOC_PB_DRAM_NOF_TRAIN_SEQ_WORDS_REGS ; ++reg_idx)
  {
    /* Training Sequence Word */
    
    SOC_PB_DB_REG_SET(Soc_pb_regs.drc.training_sequence_word_reg[reg_idx], sizeof(uint32) * (0x180a + reg_idx), sizeof(uint32) * 0x0200);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.training_sequence_word_reg[reg_idx].ddrtrn_seq), sizeof(uint32) * (0x180a + reg_idx), sizeof(uint32) * 0x0200, 31, 0);
  }

  /* Training Sequence Address */
  SOC_PB_DB_REG_SET(Soc_pb_regs.drc.training_sequence_address_reg, sizeof(uint32) * 0x1812, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.training_sequence_address_reg.trn_seq_add), sizeof(uint32) * 0x1812, sizeof(uint32) * 0x0200, 25, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.training_sequence_address_reg.trn_seq_add_val), sizeof(uint32) * 0x1812, sizeof(uint32) * 0x0200, 28, 28);

  /* DRC General Configurations */
  SOC_PB_DB_REG_SET(Soc_pb_regs.drc.drc_general_configurations_reg, sizeof(uint32) * 0x1813, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.drc_general_configurations_reg.num_cols), sizeof(uint32) * 0x1813, sizeof(uint32) * 0x0200, 6, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.drc_general_configurations_reg.apbit_pos), sizeof(uint32) * 0x1813, sizeof(uint32) * 0x0200, 10, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.drc_general_configurations_reg.refresh_burst_size), sizeof(uint32) * 0x1813, sizeof(uint32) * 0x0200, 15, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.drc_general_configurations_reg.refresh_delay_prd), sizeof(uint32) * 0x1813, sizeof(uint32) * 0x0200, 29, 24);

  /* Write Read Rates */
  SOC_PB_DB_REG_SET(Soc_pb_regs.drc.write_read_rates_reg, sizeof(uint32) * 0x1814, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.write_read_rates_reg.cnt_wr_prd), sizeof(uint32) * 0x1814, sizeof(uint32) * 0x0200, 5, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.write_read_rates_reg.cnt_rd_prd), sizeof(uint32) * 0x1814, sizeof(uint32) * 0x0200, 13, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.write_read_rates_reg.ddrt_faw), sizeof(uint32) * 0x1814, sizeof(uint32) * 0x0200, 22, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.write_read_rates_reg.ddrt_zqcs), sizeof(uint32) * 0x1814, sizeof(uint32) * 0x0200, 31, 24);

  /* DRAM Compliance Configuration Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.drc.dram_compliance_configuration_reg, sizeof(uint32) * 0x1815, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.dram_compliance_configuration_reg.wr_latency), sizeof(uint32) * 0x1815, sizeof(uint32) * 0x0200, 3, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.dram_compliance_configuration_reg.burst_size_mode), sizeof(uint32) * 0x1815, sizeof(uint32) * 0x0200, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.dram_compliance_configuration_reg.dramtype), sizeof(uint32) * 0x1815, sizeof(uint32) * 0x0200, 10, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.dram_compliance_configuration_reg.addr_term_half), sizeof(uint32) * 0x1815, sizeof(uint32) * 0x0200, 12, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.dram_compliance_configuration_reg.gddr3_dummy_write), sizeof(uint32) * 0x1815, sizeof(uint32) * 0x0200, 13, 13);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.dram_compliance_configuration_reg.static_odt_en), sizeof(uint32) * 0x1815, sizeof(uint32) * 0x0200, 16, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.dram_compliance_configuration_reg.ddrreset_polarity), sizeof(uint32) * 0x1815, sizeof(uint32) * 0x0200, 17, 17);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.dram_compliance_configuration_reg.enable8_banks), sizeof(uint32) * 0x1815, sizeof(uint32) * 0x0200, 20, 20);

  /* Extended Mode WR2 Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.drc.extended_mode_wr2_reg, sizeof(uint32) * 0x1816, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.extended_mode_wr2_reg.ext_mode_wr2), sizeof(uint32) * 0x1816, sizeof(uint32) * 0x0200, 31, 0);

  /* DDR2 Extended Mode WR3 Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.drc.ddr2_extended_mode_wr3_reg, sizeof(uint32) * 0x1817, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.ddr2_extended_mode_wr3_reg.ext_mode_wr3), sizeof(uint32) * 0x1817, sizeof(uint32) * 0x0200, 31, 0);

  /* DDR Extended Mode Register2 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.drc.ddr_extended_mode_2_reg, sizeof(uint32) * 0x1818, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.ddr_extended_mode_2_reg.emr2), sizeof(uint32) * 0x1818, sizeof(uint32) * 0x0200, 31, 0);

  /* DDR Extended Mode Register3 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.drc.ddr_extended_mode_3_reg, sizeof(uint32) * 0x1819, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.ddr_extended_mode_3_reg.emr3), sizeof(uint32) * 0x1819, sizeof(uint32) * 0x0200, 31, 0);

  /* AC Operating Conditions4 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.drc.ac_operating_conditions4_reg, sizeof(uint32) * 0x181a, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.ac_operating_conditions4_reg.ddrt_refi), sizeof(uint32) * 0x181a, sizeof(uint32) * 0x0200, 12, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.ac_operating_conditions4_reg.cnt_wrrdprd), sizeof(uint32) * 0x181a, sizeof(uint32) * 0x0200, 20, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.ac_operating_conditions4_reg.cnt_rdwrprd), sizeof(uint32) * 0x181a, sizeof(uint32) * 0x0200, 28, 24);

  /* Odt Configuration Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.drc.odt_configuration_reg, sizeof(uint32) * 0x181b, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.odt_configuration_reg.ddr3_zqcalib_gen_prd), sizeof(uint32) * 0x181b, sizeof(uint32) * 0x0200, 12, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.odt_configuration_reg.dyn_odt_start_delay), sizeof(uint32) * 0x181b, sizeof(uint32) * 0x0200, 20, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.odt_configuration_reg.dyn_odt_length), sizeof(uint32) * 0x181b, sizeof(uint32) * 0x0200, 28, 24);

  /* BIST Configurations */
  SOC_PB_DB_REG_SET(Soc_pb_regs.drc.bist_configurations_reg, sizeof(uint32) * 0x1820, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.bist_configurations_reg.write_weight), sizeof(uint32) * 0x1820, sizeof(uint32) * 0x0200, 7, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.bist_configurations_reg.read_weight), sizeof(uint32) * 0x1820, sizeof(uint32) * 0x0200, 15, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.bist_configurations_reg.pattern_bit_mode), sizeof(uint32) * 0x1820, sizeof(uint32) * 0x0200, 16, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.bist_configurations_reg.two_addr_mode), sizeof(uint32) * 0x1820, sizeof(uint32) * 0x0200, 17, 17);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.bist_configurations_reg.prbsmode), sizeof(uint32) * 0x1820, sizeof(uint32) * 0x0200, 18, 18);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.bist_configurations_reg.ind_wr_rd_addr_mode), sizeof(uint32) * 0x1820, sizeof(uint32) * 0x0200, 19, 19);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.bist_configurations_reg.cons_addr4_banks), sizeof(uint32) * 0x1820, sizeof(uint32) * 0x0200, 20, 20);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.bist_configurations_reg.cons_addr8_banks), sizeof(uint32) * 0x1820, sizeof(uint32) * 0x0200, 21, 21);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.bist_configurations_reg.bist_en), sizeof(uint32) * 0x1820, sizeof(uint32) * 0x0200, 24, 24);

  /* BIST Number Of Actions */
  SOC_PB_DB_REG_SET(Soc_pb_regs.drc.bist_number_of_actions_reg, sizeof(uint32) * 0x1821, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.bist_number_of_actions_reg.bist_num_actions), sizeof(uint32) * 0x1821, sizeof(uint32) * 0x0200, 31, 0);

  /* BIST Start Address */
  SOC_PB_DB_REG_SET(Soc_pb_regs.drc.bist_start_address_reg, sizeof(uint32) * 0x1822, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.bist_start_address_reg.bist_start_address), sizeof(uint32) * 0x1822, sizeof(uint32) * 0x0200, 25, 0);

  /* BIST End Address */
  SOC_PB_DB_REG_SET(Soc_pb_regs.drc.bist_end_address_reg, sizeof(uint32) * 0x1823, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.bist_end_address_reg.bist_end_address), sizeof(uint32) * 0x1823, sizeof(uint32) * 0x0200, 25, 0);

  /* BIST Single Bit Mask */
  SOC_PB_DB_REG_SET(Soc_pb_regs.drc.bist_single_bit_mask_reg, sizeof(uint32) * 0x1824, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.bist_single_bit_mask_reg.bist_single_mask), sizeof(uint32) * 0x1824, sizeof(uint32) * 0x0200, 31, 0);

  for (reg_idx = 0; reg_idx < SOC_PB_DRAM_NOF_PATTERN_REGS ; ++reg_idx)
  {
    /* BIST Pattern Word */
    SOC_PB_DB_REG_SET(Soc_pb_regs.drc.bist_pattern_words_regs[reg_idx], sizeof(uint32) * (0x1830 + reg_idx), sizeof(uint32) * 0x0200);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.bist_pattern_words_regs[reg_idx].bist_pattern), sizeof(uint32) * (0x1830 + reg_idx), sizeof(uint32) * 0x0200, 31, 0);
  }

  /* BIST Pattern Word7 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.drc.bist_pattern_word7_reg, sizeof(uint32) * 0x1830, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.bist_pattern_word7_reg.bist_pattern7), sizeof(uint32) * 0x1830, sizeof(uint32) * 0x0200, 31, 0);

  /* BIST Pattern Word6 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.drc.bist_pattern_word6_reg, sizeof(uint32) * 0x1831, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.bist_pattern_word6_reg.bist_pattern6), sizeof(uint32) * 0x1831, sizeof(uint32) * 0x0200, 31, 0);

  /* BIST Pattern Word5 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.drc.bist_pattern_word5_reg, sizeof(uint32) * 0x1832, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.bist_pattern_word5_reg.bist_pattern5), sizeof(uint32) * 0x1832, sizeof(uint32) * 0x0200, 31, 0);

  /* BIST Pattern Word4 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.drc.bist_pattern_word4_reg, sizeof(uint32) * 0x1833, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.bist_pattern_word4_reg.bist_pattern4), sizeof(uint32) * 0x1833, sizeof(uint32) * 0x0200, 31, 0);

  /* BIST Pattern Word3 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.drc.bist_pattern_word3_reg, sizeof(uint32) * 0x1834, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.bist_pattern_word3_reg.bist_pattern3), sizeof(uint32) * 0x1834, sizeof(uint32) * 0x0200, 31, 0);

  /* BIST Pattern Word2 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.drc.bist_pattern_word2_reg, sizeof(uint32) * 0x1835, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.bist_pattern_word2_reg.bist_pattern2), sizeof(uint32) * 0x1835, sizeof(uint32) * 0x0200, 31, 0);

  /* BIST Pattern Word1 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.drc.bist_pattern_word1_reg, sizeof(uint32) * 0x1836, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.bist_pattern_word1_reg.bist_pattern1), sizeof(uint32) * 0x1836, sizeof(uint32) * 0x0200, 31, 0);

  /* BIST Pattern Word0 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.drc.bist_pattern_word0_reg, sizeof(uint32) * 0x1837, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.bist_pattern_word0_reg.bist_pattern0), sizeof(uint32) * 0x1837, sizeof(uint32) * 0x0200, 31, 0);

  /* BIST Full Mask Word7 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.drc.bist_full_mask_word7_reg, sizeof(uint32) * 0x1838, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.bist_full_mask_word7_reg.bist_full_mask7), sizeof(uint32) * 0x1838, sizeof(uint32) * 0x0200, 31, 0);

  /* BIST Full Mask Word6 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.drc.bist_full_mask_word6_reg, sizeof(uint32) * 0x1839, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.bist_full_mask_word6_reg.bist_full_mask6), sizeof(uint32) * 0x1839, sizeof(uint32) * 0x0200, 31, 0);

  /* BIST Full Mask Word5 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.drc.bist_full_mask_word5_reg, sizeof(uint32) * 0x183a, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.bist_full_mask_word5_reg.bist_full_mask5), sizeof(uint32) * 0x183a, sizeof(uint32) * 0x0200, 31, 0);

  /* BIST Full Mask Word4 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.drc.bist_full_mask_word4_reg, sizeof(uint32) * 0x183b, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.bist_full_mask_word4_reg.bist_full_mask4), sizeof(uint32) * 0x183b, sizeof(uint32) * 0x0200, 31, 0);

  /* BIST Full Mask Word3 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.drc.bist_full_mask_word3_reg, sizeof(uint32) * 0x183c, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.bist_full_mask_word3_reg.bist_full_mask3), sizeof(uint32) * 0x183c, sizeof(uint32) * 0x0200, 31, 0);

  /* BIST Full Mask Word2 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.drc.bist_full_mask_word2_reg, sizeof(uint32) * 0x183d, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.bist_full_mask_word2_reg.bist_full_mask2), sizeof(uint32) * 0x183d, sizeof(uint32) * 0x0200, 31, 0);

  /* BIST Full Mask Word1 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.drc.bist_full_mask_word1_reg, sizeof(uint32) * 0x183e, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.bist_full_mask_word1_reg.bist_full_mask1), sizeof(uint32) * 0x183e, sizeof(uint32) * 0x0200, 31, 0);

  /* BIST Full Mask Word0 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.drc.bist_full_mask_word0_reg, sizeof(uint32) * 0x183f, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.bist_full_mask_word0_reg.bist_full_mask0), sizeof(uint32) * 0x183f, sizeof(uint32) * 0x0200, 31, 0);

  /* BIST Statuses */
  SOC_PB_DB_REG_SET(Soc_pb_regs.drc.bist_statuses_reg, sizeof(uint32) * 0x1840, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.bist_statuses_reg.bist_finished), sizeof(uint32) * 0x1840, sizeof(uint32) * 0x0200, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.bist_statuses_reg.cqf_overflow), sizeof(uint32) * 0x1840, sizeof(uint32) * 0x0200, 16, 16);

  /* BIST Full Mask Error Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.drc.bist_full_mask_error_counter_reg, sizeof(uint32) * 0x1841, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.bist_full_mask_error_counter_reg.full_err_cnt), sizeof(uint32) * 0x1841, sizeof(uint32) * 0x0200, 31, 0);

  /* BIST Single Bit Mask Error Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.drc.bist_single_bit_mask_error_counter_reg, sizeof(uint32) * 0x1842, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.bist_single_bit_mask_error_counter_reg.single_err_cnt), sizeof(uint32) * 0x1842, sizeof(uint32) * 0x0200, 31, 0);

  /* BIST Error Occurred */
  SOC_PB_DB_REG_SET(Soc_pb_regs.drc.bist_error_occurred_reg, sizeof(uint32) * 0x1843, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.bist_error_occurred_reg.err_occurred), sizeof(uint32) * 0x1843, sizeof(uint32) * 0x0200, 31, 0);

  /* BIST Global Error Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.drc.bist_global_error_counter_reg, sizeof(uint32) * 0x1844, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.bist_global_error_counter_reg.global_err_cnt), sizeof(uint32) * 0x1844, sizeof(uint32) * 0x0200, 31, 0);

  /* Training Sequence Configuration Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.drc.training_sequence_configuration_reg, sizeof(uint32) * 0x1858, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.training_sequence_configuration_reg.train_seq_addr_num), sizeof(uint32) * 0x1858, sizeof(uint32) * 0x0200, 5, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.training_sequence_configuration_reg.train_seq_use_prbs), sizeof(uint32) * 0x1858, sizeof(uint32) * 0x0200, 8, 8);

  /* DCF Enable */
  SOC_PB_DB_REG_SET(Soc_pb_regs.drc.dcf, sizeof(uint32) * 0x18b0, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.dcf.dcf_cmd), sizeof(uint32) * 0x18b0, sizeof(uint32) * 0x0200, 1, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.dcf.dcf_ovrd_en), sizeof(uint32) * 0x18b0, sizeof(uint32) * 0x0200, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.drc.dcf.dcf_enable), sizeof(uint32) * 0x18b0, sizeof(uint32) * 0x0200, 4, 4);
}

/* Block registers initialization: DPI */
STATIC void
  soc_pb_regs_init_DPI(void)
{
  uint32
    reg_idx;
  uint8
    fld_idx;

  Soc_pb_regs.dpi.nof_instances = SOC_PB_BLK_NOF_INSTANCES_DPI;
  Soc_pb_regs.dpi.addr.base = sizeof(uint32) * 0x0c00;
  Soc_pb_regs.dpi.addr.step = sizeof(uint32) * 0x0200;

  /* Interrupt Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.dpi.interrupt_reg, sizeof(uint32) * 0x0c00, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.interrupt_reg.dpi_error_int), sizeof(uint32) * 0x0c00, sizeof(uint32) * 0x0200, 0, 0);

  /* Interrupt Mask Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.dpi.interrupt_mask_reg, sizeof(uint32) * 0x0c10, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.interrupt_mask_reg.dpi_error_int_mask), sizeof(uint32) * 0x0c10, sizeof(uint32) * 0x0200, 0, 0);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.dpi.indirect_command_wr_data_reg[0], sizeof(uint32) * 0x0c20, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.indirect_command_wr_data_reg[0].indirect_command_wr_data), sizeof(uint32) * 0x0c20, sizeof(uint32) * 0x0200, 31, 0);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.dpi.indirect_command_wr_data_reg[1], sizeof(uint32) * 0x0c21, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.indirect_command_wr_data_reg[1].indirect_command_wr_data), sizeof(uint32) * 0x0c21, sizeof(uint32) * 0x0200, 23, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.dpi.indirect_command_rd_data_reg[0], sizeof(uint32) * 0x0c30, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.indirect_command_rd_data_reg[0].indirect_command_rd_data), sizeof(uint32) * 0x0c30, sizeof(uint32) * 0x0200, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.dpi.indirect_command_rd_data_reg[1], sizeof(uint32) * 0x0c31, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.indirect_command_rd_data_reg[1].indirect_command_rd_data), sizeof(uint32) * 0x0c31, sizeof(uint32) * 0x0200, 23, 0);

  /* Indirect Command */
  SOC_PB_DB_REG_SET(Soc_pb_regs.dpi.indirect_command_reg, sizeof(uint32) * 0x0c40, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.indirect_command_reg.indirect_command_trigger), sizeof(uint32) * 0x0c40, sizeof(uint32) * 0x0200, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.indirect_command_reg.indirect_command_trigger_on_data), sizeof(uint32) * 0x0c40, sizeof(uint32) * 0x0200, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.indirect_command_reg.indirect_command_count), sizeof(uint32) * 0x0c40, sizeof(uint32) * 0x0200, 15, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.indirect_command_reg.indirect_command_timeout), sizeof(uint32) * 0x0c40, sizeof(uint32) * 0x0200, 30, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.indirect_command_reg.indirect_command_status), sizeof(uint32) * 0x0c40, sizeof(uint32) * 0x0200, 31, 31);

  /* Indirect Command Address */
  SOC_PB_DB_REG_SET(Soc_pb_regs.dpi.indirect_command_address_reg, sizeof(uint32) * 0x0c41, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.indirect_command_address_reg.indirect_command_addr), sizeof(uint32) * 0x0c41, sizeof(uint32) * 0x0200, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.indirect_command_address_reg.indirect_command_type), sizeof(uint32) * 0x0c41, sizeof(uint32) * 0x0200, 31, 31);

  /* Dprc Enable */
  SOC_PB_DB_REG_SET(Soc_pb_regs.dpi.dprc_enable_reg, sizeof(uint32) * 0x0c52, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.dprc_enable_reg.dprc_en), sizeof(uint32) * 0x0c52, sizeof(uint32) * 0x0200, 0, 0);

  /* DCF Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.dpi.dcf_reg, sizeof(uint32) * 0x0c53, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.dcf_reg.dcf_lc), sizeof(uint32) * 0x0c53, sizeof(uint32) * 0x0200, 1, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.dcf_reg.dcf_fcmm), sizeof(uint32) * 0x0c53, sizeof(uint32) * 0x0200, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.dcf_reg.dcf_thresh), sizeof(uint32) * 0x0c53, sizeof(uint32) * 0x0200, 4, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.dcf_reg.dcf_ovrd_vec), sizeof(uint32) * 0x0c53, sizeof(uint32) * 0x0200, 9, 5);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.dcf_reg.dcf_ovrd_pol), sizeof(uint32) * 0x0c53, sizeof(uint32) * 0x0200, 11, 10);

  /* Dpi Init Start */
  SOC_PB_DB_REG_SET(Soc_pb_regs.dpi.dpi_init_start_reg, sizeof(uint32) * 0x0c60, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.dpi_init_start_reg.dpi_init_start), sizeof(uint32) * 0x0c60, sizeof(uint32) * 0x0200, 0, 0);

  /* dpi_init_reset */
  SOC_PB_DB_REG_SET(Soc_pb_regs.dpi.dpi_init_reset_reg, sizeof(uint32) * 0x0c61, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.dpi_init_reset_reg.dpi_init_reset), sizeof(uint32) * 0x0c61, sizeof(uint32) * 0x0200, 31, 0);

  /* dpi init status */
  SOC_PB_DB_REG_SET(Soc_pb_regs.dpi.dpi_init_status_reg, sizeof(uint32) * 0x0c62, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.dpi_init_status_reg.ready), sizeof(uint32) * 0x0c62, sizeof(uint32) * 0x0200, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.dpi_init_status_reg.init_dn), sizeof(uint32) * 0x0c62, sizeof(uint32) * 0x0200, 4, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.dpi_init_status_reg.dll_mstr_s), sizeof(uint32) * 0x0c62, sizeof(uint32) * 0x0200,11, 5);

  /* dll_control */
  SOC_PB_DB_REG_SET(Soc_pb_regs.dpi.dll_control_reg, sizeof(uint32) * 0x0c63, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.dll_control_reg.dll_control), sizeof(uint32) * 0x0c63, sizeof(uint32) * 0x0200, 31, 0);

  /* ddl Periodic Training Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.dpi.ddl_periodic_training_reg, sizeof(uint32) * 0x0c64, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.ddl_periodic_training_reg.ddl_auto_trn_en), sizeof(uint32) * 0x0c64, sizeof(uint32) * 0x0200, 4, 4);

  for (reg_idx = 0; reg_idx < SOC_PB_DRAM_NOF_DLL_REGS ; ++reg_idx)
  {
    /* ddl_ctrl */
    SOC_PB_DB_REG_SET(Soc_pb_regs.dpi.ddl_ctrl_reg_0[reg_idx], sizeof(uint32) * (0x0c65 + (0x3 * reg_idx)), sizeof(uint32) * 0x0200);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.ddl_ctrl_reg_0[reg_idx].predef_en), sizeof(uint32) * (0x0c65 + (0x3 * reg_idx)), sizeof(uint32) * 0x0200, 0, 0);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.ddl_ctrl_reg_0[reg_idx].predef_main_ph_sel), sizeof(uint32) * (0x0c65 + (0x3 * reg_idx)), sizeof(uint32) * 0x0200, 2, 1);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.ddl_ctrl_reg_0[reg_idx].predef_ph2_sel), sizeof(uint32) * (0x0c65 + (0x3 * reg_idx)), sizeof(uint32) * 0x0200, 4, 3);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.ddl_ctrl_reg_0[reg_idx].unused4), sizeof(uint32) * (0x0c65 + (0x3 * reg_idx)), sizeof(uint32) * 0x0200, 10, 5);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.ddl_ctrl_reg_0[reg_idx].predef_dl_sel_hg), sizeof(uint32) * (0x0c65 + (0x3 * reg_idx)), sizeof(uint32) * 0x0200, 11, 11);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.ddl_ctrl_reg_0[reg_idx].predef_dl_sel_vec), sizeof(uint32) * (0x0c65 + (0x3 * reg_idx)), sizeof(uint32) * 0x0200, 19, 12);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.ddl_ctrl_reg_0[reg_idx].predef_dl_hc_sel_vec), sizeof(uint32) * (0x0c65 + (0x3 * reg_idx)), sizeof(uint32) * 0x0200, 27, 20);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.ddl_ctrl_reg_0[reg_idx].predef_dl_qc_sel_vec), sizeof(uint32) * (0x0c65 + (0x3 * reg_idx)), sizeof(uint32) * 0x0200, 31, 28);

    /* ddl_ctrl */
    SOC_PB_DB_REG_SET(Soc_pb_regs.dpi.ddl_ctrl_reg_1[reg_idx], sizeof(uint32) * (0x0c66 + (0x3 * reg_idx)), sizeof(uint32) * 0x0200);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.ddl_ctrl_reg_1[reg_idx].predef_dl_qc_sel_vec), sizeof(uint32) * (0x0c66 + (0x3 * reg_idx)), sizeof(uint32) * 0x0200, 3, 0);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.ddl_ctrl_reg_1[reg_idx].stat_predef_mode), sizeof(uint32) * (0x0c66 + (0x3 * reg_idx)), sizeof(uint32) * 0x0200, 4, 4);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.ddl_ctrl_reg_1[reg_idx].predef_ph_up), sizeof(uint32) * (0x0c66 + (0x3 * reg_idx)), sizeof(uint32) * 0x0200, 8, 5);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.ddl_ctrl_reg_1[reg_idx].predef_ph_dn), sizeof(uint32) * (0x0c66 + (0x3 * reg_idx)), sizeof(uint32) * 0x0200, 12, 9);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.ddl_ctrl_reg_1[reg_idx].tqc_x8_step_en), sizeof(uint32) * (0x0c66 + (0x3 * reg_idx)), sizeof(uint32) * 0x0200, 13, 13);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.ddl_ctrl_reg_1[reg_idx].fast_dlwalk_inc), sizeof(uint32) * (0x0c66 + (0x3 * reg_idx)), sizeof(uint32) * 0x0200, 15, 14);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.ddl_ctrl_reg_1[reg_idx].phsel_margin), sizeof(uint32) * (0x0c66 + (0x3 * reg_idx)), sizeof(uint32) * 0x0200, 17, 16);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.ddl_ctrl_reg_1[reg_idx].sel_margin), sizeof(uint32) * (0x0c66 + (0x3 * reg_idx)), sizeof(uint32) * 0x0200, 19, 18);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.ddl_ctrl_reg_1[reg_idx].train_trig_threshold), sizeof(uint32) * (0x0c66 + (0x3 * reg_idx)), sizeof(uint32) * 0x0200, 21, 20);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.ddl_ctrl_reg_1[reg_idx].train_trig_en), sizeof(uint32) * (0x0c66 + (0x3 * reg_idx)), sizeof(uint32) * 0x0200, 22, 22);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.ddl_ctrl_reg_1[reg_idx].unused7), sizeof(uint32) * (0x0c66 + (0x3 * reg_idx)), sizeof(uint32) * 0x0200, 24, 23);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.ddl_ctrl_reg_1[reg_idx].unused5), sizeof(uint32) * (0x0c66 + (0x3 * reg_idx)), sizeof(uint32) * 0x0200, 27, 25);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.ddl_ctrl_reg_1[reg_idx].phsel_hc_up), sizeof(uint32) * (0x0c66 + (0x3 * reg_idx)), sizeof(uint32) * 0x0200, 28, 28);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.ddl_ctrl_reg_1[reg_idx].unused6), sizeof(uint32) * (0x0c66 + (0x3 * reg_idx)), sizeof(uint32) * 0x0200, 29, 29);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.ddl_ctrl_reg_1[reg_idx].unused1), sizeof(uint32) * (0x0c66 + (0x3 * reg_idx)), sizeof(uint32) * 0x0200, 30, 30);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.ddl_ctrl_reg_1[reg_idx].dly_maxmin_mode), sizeof(uint32) * (0x0c66 + (0x3 * reg_idx)), sizeof(uint32) * 0x0200, 31, 31);

    /* ddl_ctrl */
    SOC_PB_DB_REG_SET(Soc_pb_regs.dpi.ddl_ctrl_reg_2[reg_idx], sizeof(uint32) * (0x0c67 + (0x3 * reg_idx)), sizeof(uint32) * 0x0200);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.ddl_ctrl_reg_2[reg_idx].ins_dly_comp_threshold), sizeof(uint32) * (0x0c67 + (0x3 * reg_idx)), sizeof(uint32) * 0x0200, 5, 0);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.ddl_ctrl_reg_2[reg_idx].unused2), sizeof(uint32) * (0x0c67 + (0x3 * reg_idx)), sizeof(uint32) * 0x0200, 9, 6);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.ddl_ctrl_reg_2[reg_idx].predef_ins_dly_min_vec), sizeof(uint32) * (0x0c67 + (0x3 * reg_idx)), sizeof(uint32) * 0x0200, 15, 10);

    /* ddl1 stat */
    SOC_PB_DB_REG_SET(Soc_pb_regs.dpi.ddl1_stat_lsb_reg[reg_idx], sizeof(uint32) * (0x0c71 + (0x2 * reg_idx)), sizeof(uint32) * 0x0200);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.ddl1_stat_lsb_reg[reg_idx].ph_sel), sizeof(uint32) * (0x0c71 + (0x2 * reg_idx)), sizeof(uint32) * 0x0200, 1, 0);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.ddl1_stat_lsb_reg[reg_idx].main_ph_sel), sizeof(uint32) * (0x0c71 + (0x2 * reg_idx)), sizeof(uint32) * 0x0200, 3, 2);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.ddl1_stat_lsb_reg[reg_idx].ph2_sel), sizeof(uint32) * (0x0c71 + (0x2 * reg_idx)), sizeof(uint32) * 0x0200, 5, 4);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.ddl1_stat_lsb_reg[reg_idx].dly_maxmin_mode), sizeof(uint32) * (0x0c71 + (0x2 * reg_idx)), sizeof(uint32) * 0x0200, 6, 6);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.ddl1_stat_lsb_reg[reg_idx].phsel_error), sizeof(uint32) * (0x0c71 + (0x2 * reg_idx)), sizeof(uint32) * 0x0200, 7, 7);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.ddl1_stat_lsb_reg[reg_idx].hc_sel_vec), sizeof(uint32) * (0x0c71 + (0x2 * reg_idx)), sizeof(uint32) * 0x0200, 15, 8);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.ddl1_stat_lsb_reg[reg_idx].sel_vec), sizeof(uint32) * (0x0c71 + (0x2 * reg_idx)), sizeof(uint32) * 0x0200, 23, 16);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.ddl1_stat_lsb_reg[reg_idx].sel_hg), sizeof(uint32) * (0x0c71 + (0x2 * reg_idx)), sizeof(uint32) * 0x0200, 24, 24);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.ddl1_stat_lsb_reg[reg_idx].qc_sel_vec_0), sizeof(uint32) * (0x0c71 + (0x2 * reg_idx)), sizeof(uint32) * 0x0200, 31, 25);

    /* ddl1 stat */
    SOC_PB_DB_REG_SET(Soc_pb_regs.dpi.ddl1_stat_msb_reg[reg_idx], sizeof(uint32) * (0x0c72 + (0x2 * reg_idx)), sizeof(uint32) * 0x0200);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.ddl1_stat_msb_reg[reg_idx].qc_sel_vec_1), sizeof(uint32) * (0x0c72 + (0x2 * reg_idx)), sizeof(uint32) * 0x0200, 0, 0);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.ddl1_stat_msb_reg[reg_idx].train_trigger), sizeof(uint32) * (0x0c72 + (0x2 * reg_idx)), sizeof(uint32) * 0x0200, 1, 1);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.ddl1_stat_msb_reg[reg_idx].ph_up), sizeof(uint32) * (0x0c72 + (0x2 * reg_idx)), sizeof(uint32) * 0x0200, 5, 2);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.ddl1_stat_msb_reg[reg_idx].phsel_hc_up), sizeof(uint32) * (0x0c72 + (0x2 * reg_idx)), sizeof(uint32) * 0x0200, 6, 6);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.ddl1_stat_msb_reg[reg_idx].unused1), sizeof(uint32) * (0x0c72 + (0x2 * reg_idx)), sizeof(uint32) * 0x0200, 11, 7);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.ddl1_stat_msb_reg[reg_idx].ins_dly_min_vec), sizeof(uint32) * (0x0c72 + (0x2 * reg_idx)), sizeof(uint32) * 0x0200, 17, 12);
  }

  /* calib bypass */
  SOC_PB_DB_REG_SET(Soc_pb_regs.dpi.calib_bypass_reg, sizeof(uint32) * 0x0c7b, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.calib_bypass_reg.set_rndtrp_diff0), sizeof(uint32) * 0x0c7b, sizeof(uint32) * 0x0200, 4, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.calib_bypass_reg.set_rndtrp_diff1), sizeof(uint32) * 0x0c7b, sizeof(uint32) * 0x0200, 9, 5);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.calib_bypass_reg.set_rndtrp_diff2), sizeof(uint32) * 0x0c7b, sizeof(uint32) * 0x0200, 14, 10);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.calib_bypass_reg.set_rndtrp_diff3), sizeof(uint32) * 0x0c7b, sizeof(uint32) * 0x0200, 19, 15);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.calib_bypass_reg.calib_bypass), sizeof(uint32) * 0x0c7b, sizeof(uint32) * 0x0200, 31, 31);

  /* calib bypass vec */
  SOC_PB_DB_REG_SET(Soc_pb_regs.dpi.calib_bypass_vec_reg, sizeof(uint32) * 0x0c7c, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.calib_bypass_vec_reg.set_delay0), sizeof(uint32) * 0x0c7c, sizeof(uint32) * 0x0200, 4, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.calib_bypass_vec_reg.set_delay1), sizeof(uint32) * 0x0c7c, sizeof(uint32) * 0x0200, 9, 5);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.calib_bypass_vec_reg.set_delay2), sizeof(uint32) * 0x0c7c, sizeof(uint32) * 0x0200, 14, 10);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.calib_bypass_vec_reg.set_delay3), sizeof(uint32) * 0x0c7c, sizeof(uint32) * 0x0200, 19, 15);

  /* IoConfig */
  SOC_PB_DB_REG_SET(Soc_pb_regs.dpi.io_config_reg, sizeof(uint32) * 0x0c7f, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.io_config_reg.tximp45_oct0), sizeof(uint32) * 0x0c7f, sizeof(uint32) * 0x0200, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.io_config_reg.pd50_oct0), sizeof(uint32) * 0x0c7f, sizeof(uint32) * 0x0200, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.io_config_reg.pu50_oct0), sizeof(uint32) * 0x0c7f, sizeof(uint32) * 0x0200, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.io_config_reg.tximp45_oct1), sizeof(uint32) * 0x0c7f, sizeof(uint32) * 0x0200, 5, 5);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.io_config_reg.pd50_oct1), sizeof(uint32) * 0x0c7f, sizeof(uint32) * 0x0200, 6, 6);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.io_config_reg.pu50_oct1), sizeof(uint32) * 0x0c7f, sizeof(uint32) * 0x0200, 7, 7);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.io_config_reg.tximp45_oct2), sizeof(uint32) * 0x0c7f, sizeof(uint32) * 0x0200, 9, 9);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.io_config_reg.pd50_oct2), sizeof(uint32) * 0x0c7f, sizeof(uint32) * 0x0200, 10, 10);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.io_config_reg.pu50_oct2), sizeof(uint32) * 0x0c7f, sizeof(uint32) * 0x0200, 11, 11);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.io_config_reg.tximp45_oct3), sizeof(uint32) * 0x0c7f, sizeof(uint32) * 0x0200, 13, 13);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.io_config_reg.pd50_oct3), sizeof(uint32) * 0x0c7f, sizeof(uint32) * 0x0200, 14, 14);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.io_config_reg.pu50_oct3), sizeof(uint32) * 0x0c7f, sizeof(uint32) * 0x0200, 15, 15);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.io_config_reg.tximp45_ctrl), sizeof(uint32) * 0x0c7f, sizeof(uint32) * 0x0200, 17, 17);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.io_config_reg.pd50_ctrl), sizeof(uint32) * 0x0c7f, sizeof(uint32) * 0x0200, 18, 18);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.io_config_reg.pu50_ctrl), sizeof(uint32) * 0x0c7f, sizeof(uint32) * 0x0200, 19, 19);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.io_config_reg.tximp45_ck), sizeof(uint32) * 0x0c7f, sizeof(uint32) * 0x0200, 21, 21);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.io_config_reg.pd50_ck), sizeof(uint32) * 0x0c7f, sizeof(uint32) * 0x0200, 22, 22);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.io_config_reg.pu50_ck), sizeof(uint32) * 0x0c7f, sizeof(uint32) * 0x0200, 23, 23);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.io_config_reg.enodtvref), sizeof(uint32) * 0x0c7f, sizeof(uint32) * 0x0200, 28, 28);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.io_config_reg.enable_outputs), sizeof(uint32) * 0x0c7f, sizeof(uint32) * 0x0200, 31, 31);

  /* io_calibration_status_reg */
  SOC_PB_DB_REG_SET(Soc_pb_regs.dpi.io_calibration_status_reg, sizeof(uint32) * 0x0c80, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.io_calibration_status_reg.cr), sizeof(uint32) * 0x0c80, sizeof(uint32) * 0x0200, 4, 0);

  /* Io Odt Read Config */
  SOC_PB_DB_REG_SET(Soc_pb_regs.dpi.io_odt_read_config_reg, sizeof(uint32) * 0x0c81, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.io_odt_read_config_reg.io_odt_read_rise_aloc), sizeof(uint32) * 0x0c81, sizeof(uint32) * 0x0200, 4, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.io_odt_read_config_reg.io_odt_read_fall_aloc), sizeof(uint32) * 0x0c81, sizeof(uint32) * 0x0200, 9, 5);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.io_odt_read_config_reg.io_odt_read_rise_ofset), sizeof(uint32) * 0x0c81, sizeof(uint32) * 0x0200, 14, 10);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.io_odt_read_config_reg.io_odt_read_fall_ofset), sizeof(uint32) * 0x0c81, sizeof(uint32) * 0x0200, 19, 15);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.io_odt_read_config_reg.io_odt_read_ofset_en), sizeof(uint32) * 0x0c81, sizeof(uint32) * 0x0200, 20, 20);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.io_odt_read_config_reg.io_odt_disable), sizeof(uint32) * 0x0c81, sizeof(uint32) * 0x0200, 24, 24);

  /* dpi general config */
  SOC_PB_DB_REG_SET(Soc_pb_regs.dpi.dpi_general_config_reg, sizeof(uint32) * 0x0c82, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.dpi_general_config_reg.addr_13_on_wdqs_en), sizeof(uint32) * 0x0c82, sizeof(uint32) * 0x0200, 17, 17);

  /* DdrPhyMode */
  SOC_PB_DB_REG_SET(Soc_pb_regs.dpi.ddr_phy_mode_reg, sizeof(uint32) * 0x0c83, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.ddr_phy_mode_reg.gddr3_mode), sizeof(uint32) * 0x0c83, sizeof(uint32) * 0x0200, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.ddr_phy_mode_reg.ddr3_mode), sizeof(uint32) * 0x0c83, sizeof(uint32) * 0x0200, 2, 2);

  /* dpi_rnd_trp_status_reg */
  SOC_PB_DB_REG_SET(Soc_pb_regs.dpi.dpi_rnd_trp_status_reg, sizeof(uint32) * 0x0c84, sizeof(uint32) * 0x0200);
  for (fld_idx = 0; fld_idx < SOC_PB_DRAM_NOF_RND_TRP_FLDS ; ++fld_idx)
  {
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.dpi_rnd_trp_status_reg.rnd_trp[fld_idx]), sizeof(uint32) * 0x0c84, sizeof(uint32) * 0x0200, 4 + (5 * fld_idx), 0 + (5 * fld_idx));
  }

  /* dpi_rnd_trp_diff_status_reg */
  SOC_PB_DB_REG_SET(Soc_pb_regs.dpi.dpi_rnd_trp_diff_status_reg, sizeof(uint32) * 0x0c85, sizeof(uint32) * 0x0200);
  for (fld_idx = 0; fld_idx < SOC_PB_DRAM_NOF_RND_TRP_DIFF_FLDS ; ++fld_idx)
  {
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.dpi_rnd_trp_diff_status_reg.rnd_trp_diff[fld_idx]), sizeof(uint32) * 0x0c85, sizeof(uint32) * 0x0200, 4 + (5 * fld_idx), 0 + (5 * fld_idx));
  }

  /* ddio_bit_align_control_reg */
  for (reg_idx = 0; reg_idx < SOC_PB_DRAM_NOF_SHIFT_REGS ; ++reg_idx)
  {
    SOC_PB_DB_REG_SET(Soc_pb_regs.dpi.ddio_bit_align_control_reg[reg_idx], sizeof(uint32) * (0x0c87 + reg_idx), sizeof(uint32) * 0x0200);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.ddio_bit_align_control_reg[reg_idx].shift_val), sizeof(uint32) * (0x0c87 + reg_idx), sizeof(uint32) * 0x0200, 31, 0);
  }

  /* Dpi Retrain */
  SOC_PB_DB_REG_SET(Soc_pb_regs.dpi.dpi_retrain_reg, sizeof(uint32) * 0x0c8b, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.dpi.dpi_retrain_reg.dpi_retrain), sizeof(uint32) * 0x0c8b, sizeof(uint32) * 0x0200, 0, 0);
}

/* Block registers initialization: FDR */
STATIC void
  soc_pb_regs_init_FDR(void)
{
  Soc_pb_regs.fdr.nof_instances = SOC_PB_BLK_NOF_INSTANCES_FDR;
  Soc_pb_regs.fdr.addr.base = sizeof(uint32) * 0x2e00;
  Soc_pb_regs.fdr.addr.step = sizeof(uint32) * 0x0000;

  /* Interrupt Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdr.interrupt_reg, sizeof(uint32) * 0x2e00, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.interrupt_reg.srtdesccnto_a), sizeof(uint32) * 0x2e00, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.interrupt_reg.orgtimeerr_a), sizeof(uint32) * 0x2e00, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.interrupt_reg.ifmafo_a), sizeof(uint32) * 0x2e00, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.interrupt_reg.ifmbfo_a), sizeof(uint32) * 0x2e00, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.interrupt_reg.cpudatacellfne_a0), sizeof(uint32) * 0x2e00, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.interrupt_reg.cpudatacellfne_a1), sizeof(uint32) * 0x2e00, sizeof(uint32) * 0x0000, 5, 5);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.interrupt_reg.alto_a), sizeof(uint32) * 0x2e00, sizeof(uint32) * 0x0000, 6, 6);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.interrupt_reg.fdra_out_of_sync), sizeof(uint32) * 0x2e00, sizeof(uint32) * 0x0000, 7, 7);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.interrupt_reg.fdra_tag_ecc_err), sizeof(uint32) * 0x2e00, sizeof(uint32) * 0x0000, 8, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.interrupt_reg.fdra_filrter_dropp_inta), sizeof(uint32) * 0x2e00, sizeof(uint32) * 0x0000, 9, 9);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.interrupt_reg.fdra_filrter_dropp_intb), sizeof(uint32) * 0x2e00, sizeof(uint32) * 0x0000, 10, 10);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.interrupt_reg.srtdesccnto_b), sizeof(uint32) * 0x2e00, sizeof(uint32) * 0x0000, 16, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.interrupt_reg.orgtimeerr_b), sizeof(uint32) * 0x2e00, sizeof(uint32) * 0x0000, 17, 17);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.interrupt_reg.ifmafo_b), sizeof(uint32) * 0x2e00, sizeof(uint32) * 0x0000, 18, 18);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.interrupt_reg.ifmbfo_b), sizeof(uint32) * 0x2e00, sizeof(uint32) * 0x0000, 19, 19);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.interrupt_reg.cpudatacellfne_b0), sizeof(uint32) * 0x2e00, sizeof(uint32) * 0x0000, 20, 20);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.interrupt_reg.cpudatacellfne_b1), sizeof(uint32) * 0x2e00, sizeof(uint32) * 0x0000, 21, 21);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.interrupt_reg.alto_b_), sizeof(uint32) * 0x2e00, sizeof(uint32) * 0x0000, 22, 22);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.interrupt_reg.fdrb_out_of_sync_), sizeof(uint32) * 0x2e00, sizeof(uint32) * 0x0000, 23, 23);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.interrupt_reg.fdrb_tag_ecc_err), sizeof(uint32) * 0x2e00, sizeof(uint32) * 0x0000, 24, 24);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.interrupt_reg.fdrb_filrter_dropp_inta), sizeof(uint32) * 0x2e00, sizeof(uint32) * 0x0000, 25, 25);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.interrupt_reg.fdrb_filrter_dropp_intb), sizeof(uint32) * 0x2e00, sizeof(uint32) * 0x0000, 26, 26);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.interrupt_reg.fdr_outpu_out_of_sync), sizeof(uint32) * 0x2e00, sizeof(uint32) * 0x0000, 30, 30);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.interrupt_reg.fdr_out_tag_ecc_err), sizeof(uint32) * 0x2e00, sizeof(uint32) * 0x0000, 31, 31);

  /* Interrupt Mask Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdr.interrupt_mask_reg, sizeof(uint32) * 0x2e10, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.interrupt_mask_reg.srtdesccnto_amask), sizeof(uint32) * 0x2e10, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.interrupt_mask_reg.orgtimeerr_amask), sizeof(uint32) * 0x2e10, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.interrupt_mask_reg.ifmafo_amask), sizeof(uint32) * 0x2e10, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.interrupt_mask_reg.ifmbfo_amask), sizeof(uint32) * 0x2e10, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.interrupt_mask_reg.cpudatacellfne_a0_mask), sizeof(uint32) * 0x2e10, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.interrupt_mask_reg.cpudatacellfne_a1_mask), sizeof(uint32) * 0x2e10, sizeof(uint32) * 0x0000, 5, 5);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.interrupt_mask_reg.alto_mask), sizeof(uint32) * 0x2e10, sizeof(uint32) * 0x0000, 6, 6);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.interrupt_mask_reg.fdra_out_of_sync_mask), sizeof(uint32) * 0x2e10, sizeof(uint32) * 0x0000, 7, 7);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.interrupt_mask_reg.fdra_tag_ecc_err_mask), sizeof(uint32) * 0x2e10, sizeof(uint32) * 0x0000, 8, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.interrupt_mask_reg.fdra_filrter_dropp_intamask), sizeof(uint32) * 0x2e10, sizeof(uint32) * 0x0000, 9, 9);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.interrupt_mask_reg.fdra_filrter_dropp_intbmask), sizeof(uint32) * 0x2e10, sizeof(uint32) * 0x0000, 10, 10);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.interrupt_mask_reg.srtdesccnto_bmask), sizeof(uint32) * 0x2e10, sizeof(uint32) * 0x0000, 16, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.interrupt_mask_reg.orgtimeerr_bmask), sizeof(uint32) * 0x2e10, sizeof(uint32) * 0x0000, 17, 17);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.interrupt_mask_reg.ifmafo_bmask), sizeof(uint32) * 0x2e10, sizeof(uint32) * 0x0000, 18, 18);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.interrupt_mask_reg.ifmbfo_bmask), sizeof(uint32) * 0x2e10, sizeof(uint32) * 0x0000, 19, 19);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.interrupt_mask_reg.cpudatacellfne_b0_mask), sizeof(uint32) * 0x2e10, sizeof(uint32) * 0x0000, 20, 20);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.interrupt_mask_reg.cpudatacellfne_b1_mask), sizeof(uint32) * 0x2e10, sizeof(uint32) * 0x0000, 21, 21);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.interrupt_mask_reg.alto_bmask), sizeof(uint32) * 0x2e10, sizeof(uint32) * 0x0000, 22, 22);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.interrupt_mask_reg.fdrb_out_of_sync_mask), sizeof(uint32) * 0x2e10, sizeof(uint32) * 0x0000, 23, 23);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.interrupt_mask_reg.fdrb_tag_ecc_err_mask), sizeof(uint32) * 0x2e10, sizeof(uint32) * 0x0000, 24, 24);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.interrupt_mask_reg.fdrb_filrter_dropp_intamask), sizeof(uint32) * 0x2e10, sizeof(uint32) * 0x0000, 25, 25);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.interrupt_mask_reg.fdrb_filrter_dropp_intbmask), sizeof(uint32) * 0x2e10, sizeof(uint32) * 0x0000, 26, 26);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.interrupt_mask_reg.fdr_outpu_out_of_sync_mask), sizeof(uint32) * 0x2e10, sizeof(uint32) * 0x0000, 30, 30);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.interrupt_mask_reg.fdr_out_tag_ecc_err_mask), sizeof(uint32) * 0x2e10, sizeof(uint32) * 0x0000, 31, 31);

  /* Fdr Enablers Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdr.fdr_enablers_reg, sizeof(uint32) * 0x2e60, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.fdr_enablers_reg.bits_1_0), sizeof(uint32) * 0x2e60, sizeof(uint32) * 0x0000, 1, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.fdr_enablers_reg.fdrmtch_act), sizeof(uint32) * 0x2e60, sizeof(uint32) * 0x0000, 29, 28);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.fdr_enablers_reg.fdrmtch_logicnot), sizeof(uint32) * 0x2e60, sizeof(uint32) * 0x0000, 30, 30);

  /* Programmable Data Cell Counter0 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdr.programmable_data_cell_counter_reg[0], sizeof(uint32) * 0x2e61, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.programmable_data_cell_counter_reg[0].pcmtch_lb0), sizeof(uint32) * 0x2e61, sizeof(uint32) * 0x0000, 31, 0);

  /* Programmable Data Cell Counter1 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdr.programmable_data_cell_counter_reg[1], sizeof(uint32) * 0x2e62, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.programmable_data_cell_counter_reg[1].pcmtch_lb0), sizeof(uint32) * 0x2e62, sizeof(uint32) * 0x0000, 31, 0);

  /* Programmable Data Cell Counter Mask0 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdr.programmable_data_cell_counter_mask_reg[0], sizeof(uint32) * 0x2e63, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.programmable_data_cell_counter_mask_reg[0].pcmtch_msk0), sizeof(uint32) * 0x2e63, sizeof(uint32) * 0x0000, 31, 0);

  /* Programmable Data Cell Counter Mask1 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdr.programmable_data_cell_counter_mask_reg[1], sizeof(uint32) * 0x2e64, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.programmable_data_cell_counter_mask_reg[1].pcmtch_msk0), sizeof(uint32) * 0x2e64, sizeof(uint32) * 0x0000, 31, 0);

  /* Link Level Flow Control */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdr.link_level_flow_control_reg, sizeof(uint32) * 0x2e65, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.link_level_flow_control_reg.lnk_lvl_fc_th), sizeof(uint32) * 0x2e65, sizeof(uint32) * 0x0000, 7, 0);

  /* Filter Match Input Link */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdr.filter_match_input_link_reg, sizeof(uint32) * 0x2e66, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.filter_match_input_link_reg.pc_mtch_link), sizeof(uint32) * 0x2e66, sizeof(uint32) * 0x0000, 5, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.filter_match_input_link_reg.pc_mtch_link_on), sizeof(uint32) * 0x2e66, sizeof(uint32) * 0x0000, 6, 6);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.filter_match_input_link_reg.crc_mtch_on), sizeof(uint32) * 0x2e66, sizeof(uint32) * 0x0000, 7, 7);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.filter_match_input_link_reg.data_mtch_on), sizeof(uint32) * 0x2e66, sizeof(uint32) * 0x0000, 8, 8);

  /* Programmable Cells Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdr.programmable_cells_counter_reg, sizeof(uint32) * 0x2e68, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.programmable_cells_counter_reg.prg_cell_cnt), sizeof(uint32) * 0x2e68, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.programmable_cells_counter_reg.prg_cell_cnt_o), sizeof(uint32) * 0x2e68, sizeof(uint32) * 0x0000, 31, 31);

  /* Tsc Link Up Status From FDRA */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdr.link_up_status_from_fdra_reg, sizeof(uint32) * 0x2e69, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.link_up_status_from_fdra_reg.fdrlink_up_a), sizeof(uint32) * 0x2e69, sizeof(uint32) * 0x0000, 17, 0);

  /* Tsc Link Up Statusf From FDRB */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdr.link_up_status_from_fdrb_reg, sizeof(uint32) * 0x2e6a, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.link_up_status_from_fdrb_reg.fdrlink_up_b), sizeof(uint32) * 0x2e6a, sizeof(uint32) * 0x0000, 17, 0);

  /* FDROverflows And Fifos Statuses FDRA */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdr.fdroverflows_and_fifos_statuses_fdra_reg, sizeof(uint32) * 0x2e6b, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.fdroverflows_and_fifos_statuses_fdra_reg.cpudata_cell_foa0), sizeof(uint32) * 0x2e6b, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.fdroverflows_and_fifos_statuses_fdra_reg.cpudata_cell_foa1), sizeof(uint32) * 0x2e6b, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.fdroverflows_and_fifos_statuses_fdra_reg.max_ifmaf), sizeof(uint32) * 0x2e6b, sizeof(uint32) * 0x0000, 9, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.fdroverflows_and_fifos_statuses_fdra_reg.max_ifmbf), sizeof(uint32) * 0x2e6b, sizeof(uint32) * 0x0000, 17, 10);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.fdroverflows_and_fifos_statuses_fdra_reg.max_ifmfanum), sizeof(uint32) * 0x2e6b, sizeof(uint32) * 0x0000, 21, 18);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.fdroverflows_and_fifos_statuses_fdra_reg.max_ifmfbnum), sizeof(uint32) * 0x2e6b, sizeof(uint32) * 0x0000, 25, 22);

  /* FDROverflows And Fifos Statuses Fdr B */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdr.fdroverflows_and_fifos_statuses_fdr_b_reg, sizeof(uint32) * 0x2e6c, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.fdroverflows_and_fifos_statuses_fdr_b_reg.cpudata_cell_fob0), sizeof(uint32) * 0x2e6c, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.fdroverflows_and_fifos_statuses_fdr_b_reg.cpudata_cell_fob1), sizeof(uint32) * 0x2e6c, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.fdroverflows_and_fifos_statuses_fdr_b_reg.max_ifmaf), sizeof(uint32) * 0x2e6c, sizeof(uint32) * 0x0000, 9, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.fdroverflows_and_fifos_statuses_fdr_b_reg.max_ifmbf), sizeof(uint32) * 0x2e6c, sizeof(uint32) * 0x0000, 17, 10);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.fdroverflows_and_fifos_statuses_fdr_b_reg.max_ifmfanum), sizeof(uint32) * 0x2e6c, sizeof(uint32) * 0x0000, 21, 18);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.fdroverflows_and_fifos_statuses_fdr_b_reg.max_ifmfanum), sizeof(uint32) * 0x2e6c, sizeof(uint32) * 0x0000, 25, 22);

  /* Local Fifo Rci Level */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdr.local_fifo_rci_level_reg, sizeof(uint32) * 0x2e6f, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.local_fifo_rci_level_reg.rci_low_level), sizeof(uint32) * 0x2e6f, sizeof(uint32) * 0x0000, 6, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.local_fifo_rci_level_reg.rci_high_level), sizeof(uint32) * 0x2e6f, sizeof(uint32) * 0x0000, 22, 16);

  /* Cpu Data Cell A */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdr.cpu_data_cell_a_reg[0], sizeof(uint32) * 0x2e70, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.cpu_data_cell_a_reg[0].cpudata_cell_a), sizeof(uint32) * 0x2e70, sizeof(uint32) * 0x0000, 31, 0);

  /* Cpu Data Cell A */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdr.cpu_data_cell_a_reg[1], sizeof(uint32) * 0x2e71, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.cpu_data_cell_a_reg[1].cpudata_cell_a), sizeof(uint32) * 0x2e71, sizeof(uint32) * 0x0000, 31, 0);

  /* Cpu Data Cell A */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdr.cpu_data_cell_a_reg[2], sizeof(uint32) * 0x2e72, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.cpu_data_cell_a_reg[2].cpudata_cell_a), sizeof(uint32) * 0x2e72, sizeof(uint32) * 0x0000, 31, 0);

  /* Cpu Data Cell A */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdr.cpu_data_cell_a_reg[3], sizeof(uint32) * 0x2e73, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.cpu_data_cell_a_reg[3].cpudata_cell_a), sizeof(uint32) * 0x2e73, sizeof(uint32) * 0x0000, 31, 0);

  /* Cpu Data Cell A */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdr.cpu_data_cell_a_reg[4], sizeof(uint32) * 0x2e74, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.cpu_data_cell_a_reg[4].cpudata_cell_a), sizeof(uint32) * 0x2e74, sizeof(uint32) * 0x0000, 31, 0);

  /* Cpu Data Cell A */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdr.cpu_data_cell_a_reg[5], sizeof(uint32) * 0x2e75, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.cpu_data_cell_a_reg[5].cpudata_cell_a), sizeof(uint32) * 0x2e75, sizeof(uint32) * 0x0000, 31, 0);

  /* Cpu Data Cell A */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdr.cpu_data_cell_a_reg[6], sizeof(uint32) * 0x2e76, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.cpu_data_cell_a_reg[6].cpudata_cell_a), sizeof(uint32) * 0x2e76, sizeof(uint32) * 0x0000, 31, 0);

  /* Cpu Data Cell A */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdr.cpu_data_cell_a_reg[7], sizeof(uint32) * 0x2e77, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.cpu_data_cell_a_reg[7].cpudata_cell_a), sizeof(uint32) * 0x2e77, sizeof(uint32) * 0x0000, 31, 0);

  /* Cpu Data Cell A */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdr.cpu_data_cell_a_reg[8], sizeof(uint32) * 0x2e78, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.cpu_data_cell_a_reg[8].cpudata_cell_a), sizeof(uint32) * 0x2e78, sizeof(uint32) * 0x0000, 31, 0);

  /* Cpu Data Cell A */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdr.cpu_data_cell_a_reg[9], sizeof(uint32) * 0x2e79, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.cpu_data_cell_a_reg[9].cpudata_cell_a), sizeof(uint32) * 0x2e79, sizeof(uint32) * 0x0000, 31, 0);

  /* Cpu Data Cell B */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdr.cpu_data_cell_b_reg[0], sizeof(uint32) * 0x2e80, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.cpu_data_cell_b_reg[0].cpudata_cell_b), sizeof(uint32) * 0x2e80, sizeof(uint32) * 0x0000, 31, 0);

  /* Cpu Data Cell B */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdr.cpu_data_cell_b_reg[1], sizeof(uint32) * 0x2e81, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.cpu_data_cell_b_reg[1].cpudata_cell_b), sizeof(uint32) * 0x2e81, sizeof(uint32) * 0x0000, 31, 0);

  /* Cpu Data Cell B */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdr.cpu_data_cell_b_reg[2], sizeof(uint32) * 0x2e82, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.cpu_data_cell_b_reg[2].cpudata_cell_b), sizeof(uint32) * 0x2e82, sizeof(uint32) * 0x0000, 31, 0);

  /* Cpu Data Cell B */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdr.cpu_data_cell_b_reg[3], sizeof(uint32) * 0x2e83, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.cpu_data_cell_b_reg[3].cpudata_cell_b), sizeof(uint32) * 0x2e83, sizeof(uint32) * 0x0000, 31, 0);

  /* Cpu Data Cell B */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdr.cpu_data_cell_b_reg[4], sizeof(uint32) * 0x2e84, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.cpu_data_cell_b_reg[4].cpudata_cell_b), sizeof(uint32) * 0x2e84, sizeof(uint32) * 0x0000, 31, 0);

  /* Cpu Data Cell B */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdr.cpu_data_cell_b_reg[5], sizeof(uint32) * 0x2e85, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.cpu_data_cell_b_reg[5].cpudata_cell_b), sizeof(uint32) * 0x2e85, sizeof(uint32) * 0x0000, 31, 0);

  /* Cpu Data Cell B */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdr.cpu_data_cell_b_reg[6], sizeof(uint32) * 0x2e86, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.cpu_data_cell_b_reg[6].cpudata_cell_b), sizeof(uint32) * 0x2e86, sizeof(uint32) * 0x0000, 31, 0);

  /* Cpu Data Cell B */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdr.cpu_data_cell_b_reg[7], sizeof(uint32) * 0x2e87, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.cpu_data_cell_b_reg[7].cpudata_cell_b), sizeof(uint32) * 0x2e87, sizeof(uint32) * 0x0000, 31, 0);

  /* Cpu Data Cell B */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdr.cpu_data_cell_b_reg[8], sizeof(uint32) * 0x2e88, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.cpu_data_cell_b_reg[8].cpudata_cell_b), sizeof(uint32) * 0x2e88, sizeof(uint32) * 0x0000, 31, 0);

  /* Cpu Data Cell B */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdr.cpu_data_cell_b_reg[9], sizeof(uint32) * 0x2e89, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.cpu_data_cell_b_reg[9].cpudata_cell_b), sizeof(uint32) * 0x2e89, sizeof(uint32) * 0x0000, 31, 0);

  /* Cpu Data Cell C */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdr.cpu_data_cell_c_reg[0], sizeof(uint32) * 0x2e90, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.cpu_data_cell_c_reg[0].cpudata_cell_c), sizeof(uint32) * 0x2e90, sizeof(uint32) * 0x0000, 31, 0);

  /* Cpu Data Cell C */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdr.cpu_data_cell_c_reg[1], sizeof(uint32) * 0x2e91, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.cpu_data_cell_c_reg[1].cpudata_cell_c), sizeof(uint32) * 0x2e91, sizeof(uint32) * 0x0000, 31, 0);

  /* Cpu Data Cell C */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdr.cpu_data_cell_c_reg[2], sizeof(uint32) * 0x2e92, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.cpu_data_cell_c_reg[2].cpudata_cell_c), sizeof(uint32) * 0x2e92, sizeof(uint32) * 0x0000, 31, 0);

  /* Cpu Data Cell C */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdr.cpu_data_cell_c_reg[3], sizeof(uint32) * 0x2e93, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.cpu_data_cell_c_reg[3].cpudata_cell_c), sizeof(uint32) * 0x2e93, sizeof(uint32) * 0x0000, 31, 0);

  /* Cpu Data Cell C */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdr.cpu_data_cell_c_reg[4], sizeof(uint32) * 0x2e94, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.cpu_data_cell_c_reg[4].cpudata_cell_c), sizeof(uint32) * 0x2e94, sizeof(uint32) * 0x0000, 31, 0);

  /* Cpu Data Cell C */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdr.cpu_data_cell_c_reg[5], sizeof(uint32) * 0x2e95, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.cpu_data_cell_c_reg[5].cpudata_cell_c), sizeof(uint32) * 0x2e95, sizeof(uint32) * 0x0000, 31, 0);

  /* Cpu Data Cell C */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdr.cpu_data_cell_c_reg[6], sizeof(uint32) * 0x2e96, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.cpu_data_cell_c_reg[6].cpudata_cell_c), sizeof(uint32) * 0x2e96, sizeof(uint32) * 0x0000, 31, 0);

  /* Cpu Data Cell C */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdr.cpu_data_cell_c_reg[7], sizeof(uint32) * 0x2e97, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.cpu_data_cell_c_reg[7].cpudata_cell_c), sizeof(uint32) * 0x2e97, sizeof(uint32) * 0x0000, 31, 0);

  /* Cpu Data Cell C */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdr.cpu_data_cell_c_reg[8], sizeof(uint32) * 0x2e98, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.cpu_data_cell_c_reg[8].cpudata_cell_c), sizeof(uint32) * 0x2e98, sizeof(uint32) * 0x0000, 31, 0);

  /* Cpu Data Cell C */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdr.cpu_data_cell_c_reg[9], sizeof(uint32) * 0x2e99, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.cpu_data_cell_c_reg[9].cpudata_cell_c), sizeof(uint32) * 0x2e99, sizeof(uint32) * 0x0000, 31, 0);

  /* Cpu Data Cell D */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdr.cpu_data_cell_d_reg[0], sizeof(uint32) * 0x2ea0, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.cpu_data_cell_d_reg[0].cpudata_cell_d), sizeof(uint32) * 0x2ea0, sizeof(uint32) * 0x0000, 31, 0);

  /* Cpu Data Cell D */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdr.cpu_data_cell_d_reg[1], sizeof(uint32) * 0x2ea1, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.cpu_data_cell_d_reg[1].cpudata_cell_d), sizeof(uint32) * 0x2ea1, sizeof(uint32) * 0x0000, 31, 0);

  /* Cpu Data Cell D */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdr.cpu_data_cell_d_reg[2], sizeof(uint32) * 0x2ea2, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.cpu_data_cell_d_reg[2].cpudata_cell_d), sizeof(uint32) * 0x2ea2, sizeof(uint32) * 0x0000, 31, 0);

  /* Cpu Data Cell D */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdr.cpu_data_cell_d_reg[3], sizeof(uint32) * 0x2ea3, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.cpu_data_cell_d_reg[3].cpudata_cell_d), sizeof(uint32) * 0x2ea3, sizeof(uint32) * 0x0000, 31, 0);

  /* Cpu Data Cell D */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdr.cpu_data_cell_d_reg[4], sizeof(uint32) * 0x2ea4, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.cpu_data_cell_d_reg[4].cpudata_cell_d), sizeof(uint32) * 0x2ea4, sizeof(uint32) * 0x0000, 31, 0);

  /* Cpu Data Cell D */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdr.cpu_data_cell_d_reg[5], sizeof(uint32) * 0x2ea5, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.cpu_data_cell_d_reg[5].cpudata_cell_d), sizeof(uint32) * 0x2ea5, sizeof(uint32) * 0x0000, 31, 0);

  /* Cpu Data Cell D */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdr.cpu_data_cell_d_reg[6], sizeof(uint32) * 0x2ea6, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.cpu_data_cell_d_reg[6].cpudata_cell_d), sizeof(uint32) * 0x2ea6, sizeof(uint32) * 0x0000, 31, 0);

  /* Cpu Data Cell D */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdr.cpu_data_cell_d_reg[7], sizeof(uint32) * 0x2ea7, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.cpu_data_cell_d_reg[7].cpudata_cell_d), sizeof(uint32) * 0x2ea7, sizeof(uint32) * 0x0000, 31, 0);

  /* Cpu Data Cell D */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdr.cpu_data_cell_d_reg[8], sizeof(uint32) * 0x2ea8, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.cpu_data_cell_d_reg[8].cpudata_cell_d), sizeof(uint32) * 0x2ea8, sizeof(uint32) * 0x0000, 31, 0);

  /* Cpu Data Cell D */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdr.cpu_data_cell_d_reg[9], sizeof(uint32) * 0x2ea9, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.cpu_data_cell_d_reg[9].cpudata_cell_d), sizeof(uint32) * 0x2ea9, sizeof(uint32) * 0x0000, 31, 0);

  /* Sorter Fifo Discard Counter A */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdr.sorter_fifo_discard_counter_a_reg, sizeof(uint32) * 0x2eb1, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.sorter_fifo_discard_counter_a_reg.srt_desc_cnt_b), sizeof(uint32) * 0x2eb1, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.sorter_fifo_discard_counter_a_reg.srt_desc_cnt_ob), sizeof(uint32) * 0x2eb1, sizeof(uint32) * 0x0000, 31, 31);

  /* Error Filter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdr.error_filter_reg[0], sizeof(uint32) * 0x2eb2, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.error_filter_reg[0].error_filter), sizeof(uint32) * 0x2eb2, sizeof(uint32) * 0x0000, 31, 0);

  /* Error Filter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdr.error_filter_reg[1], sizeof(uint32) * 0x2eb3, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.error_filter_reg[1].error_filter), sizeof(uint32) * 0x2eb3, sizeof(uint32) * 0x0000, 31, 0);

  /* Error Filter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdr.error_filter_reg[2], sizeof(uint32) * 0x2eb4, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.error_filter_reg[2].error_filter), sizeof(uint32) * 0x2eb4, sizeof(uint32) * 0x0000, 31, 0);

  /* Error Filter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdr.error_filter_reg[3], sizeof(uint32) * 0x2eb5, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.error_filter_reg[3].error_filter), sizeof(uint32) * 0x2eb5, sizeof(uint32) * 0x0000, 31, 0);

  /* Error Filter Mask */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdr.error_filter_mask_reg[0], sizeof(uint32) * 0x2eb6, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.error_filter_mask_reg[0].error_filter_mask), sizeof(uint32) * 0x2eb6, sizeof(uint32) * 0x0000, 31, 0);

  /* Error Filter Mask */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdr.error_filter_mask_reg[1], sizeof(uint32) * 0x2eb7, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.error_filter_mask_reg[1].error_filter_mask), sizeof(uint32) * 0x2eb7, sizeof(uint32) * 0x0000, 31, 0);

  /* Error Filter Mask */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdr.error_filter_mask_reg[2], sizeof(uint32) * 0x2eb8, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.error_filter_mask_reg[2].error_filter_mask), sizeof(uint32) * 0x2eb8, sizeof(uint32) * 0x0000, 31, 0);

  /* Error Filter Mask */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdr.error_filter_mask_reg[3], sizeof(uint32) * 0x2eb9, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.error_filter_mask_reg[3].error_filter_mask), sizeof(uint32) * 0x2eb9, sizeof(uint32) * 0x0000, 31, 0);

  /* Error Filter Mask En */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdr.error_filter_mask_en_reg, sizeof(uint32) * 0x2eba, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.error_filter_mask_en_reg.error_filter_mask_en), sizeof(uint32) * 0x2eba, sizeof(uint32) * 0x0000, 0, 0);

  /* Error Filter Cnt */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdr.error_filter_cnt_reg, sizeof(uint32) * 0x2ebb, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.error_filter_cnt_reg.error_filter_cnt), sizeof(uint32) * 0x2ebb, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.error_filter_cnt_reg.error_filter_cnt_o), sizeof(uint32) * 0x2ebb, sizeof(uint32) * 0x0000, 31, 31);

  /* Error Filter2 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdr.error_filter2_reg[0], sizeof(uint32) * 0x2ec2, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.error_filter2_reg[0].error_filter2), sizeof(uint32) * 0x2ec2, sizeof(uint32) * 0x0000, 31, 0);

  /* Error Filter2 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdr.error_filter2_reg[1], sizeof(uint32) * 0x2ec3, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.error_filter2_reg[1].error_filter2), sizeof(uint32) * 0x2ec3, sizeof(uint32) * 0x0000, 31, 0);

  /* Error Filter2 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdr.error_filter2_reg[2], sizeof(uint32) * 0x2ec4, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.error_filter2_reg[2].error_filter2), sizeof(uint32) * 0x2ec4, sizeof(uint32) * 0x0000, 31, 0);

  /* Error Filter2 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdr.error_filter2_reg[3], sizeof(uint32) * 0x2ec5, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.error_filter2_reg[3].error_filter2), sizeof(uint32) * 0x2ec5, sizeof(uint32) * 0x0000, 31, 0);

  /* Error Filter Mask2 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdr.error_filter_mask2_reg[0], sizeof(uint32) * 0x2ec6, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.error_filter_mask2_reg[0].error_filter_mask2), sizeof(uint32) * 0x2ec6, sizeof(uint32) * 0x0000, 31, 0);

  /* Error Filter Mask2 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdr.error_filter_mask2_reg[1], sizeof(uint32) * 0x2ec7, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.error_filter_mask2_reg[1].error_filter_mask2), sizeof(uint32) * 0x2ec7, sizeof(uint32) * 0x0000, 31, 0);

  /* Error Filter Mask2 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdr.error_filter_mask2_reg[2], sizeof(uint32) * 0x2ec8, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.error_filter_mask2_reg[2].error_filter_mask2), sizeof(uint32) * 0x2ec8, sizeof(uint32) * 0x0000, 31, 0);

  /* Error Filter Mask2 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdr.error_filter_mask2_reg[3], sizeof(uint32) * 0x2ec9, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.error_filter_mask2_reg[3].error_filter_mask2), sizeof(uint32) * 0x2ec9, sizeof(uint32) * 0x0000, 31, 0);

  /* Gtimer Configuration register  */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdr.gtimer_configuration_reg, sizeof(uint32) * 0x2eca, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.gtimer_configuration_reg.time_count_config), sizeof(uint32) * 0x2eca, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.gtimer_configuration_reg.counter_reset), sizeof(uint32) * 0x2eca, sizeof(uint32) * 0x0000, 31, 31);

  /* Activate Gtimer */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdr.activate_gtimer_reg, sizeof(uint32) * 0x2ecb, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.activate_gtimer_reg.activate_gtimer), sizeof(uint32) * 0x2ecb, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdr.activate_gtimer_reg.use_gtimer), sizeof(uint32) * 0x2ecb, sizeof(uint32) * 0x0000, 1, 1);
}

/* Block registers initialization: FDT */
STATIC void
  soc_pb_regs_init_FDT(void)
{
  Soc_pb_regs.fdt.nof_instances = SOC_PB_BLK_NOF_INSTANCES_FDT;
  Soc_pb_regs.fdt.addr.base = sizeof(uint32) * 0x2c00;
  Soc_pb_regs.fdt.addr.step = sizeof(uint32) * 0x0000;

  /* Interrupt Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdt.interrupt_reg, sizeof(uint32) * 0x2c00, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdt.interrupt_reg.unrch_dest_evt), sizeof(uint32) * 0x2c00, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdt.interrupt_reg.ecc_error), sizeof(uint32) * 0x2c00, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdt.interrupt_reg.ecc_error_fixed), sizeof(uint32) * 0x2c00, sizeof(uint32) * 0x0000, 2, 2);

  /* Interrupt Mask Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdt.interrupt_mask_reg, sizeof(uint32) * 0x2c10, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdt.interrupt_mask_reg.unrch_dest_evt_mask), sizeof(uint32) * 0x2c10, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdt.interrupt_mask_reg.ecc_error_mask), sizeof(uint32) * 0x2c10, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdt.interrupt_mask_reg.ecc_error_fixed_mask), sizeof(uint32) * 0x2c10, sizeof(uint32) * 0x0000, 2, 2);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdt.indirect_command_rd_data_reg[0], sizeof(uint32) * 0x2c30, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdt.indirect_command_rd_data_reg[0].indirect_command_rd_data), sizeof(uint32) * 0x2c30, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdt.indirect_command_rd_data_reg[1], sizeof(uint32) * 0x2c31, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdt.indirect_command_rd_data_reg[1].indirect_command_rd_data), sizeof(uint32) * 0x2c31, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdt.indirect_command_reg, sizeof(uint32) * 0x2c40, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdt.indirect_command_reg.indirect_command_trigger), sizeof(uint32) * 0x2c40, sizeof(uint32) * 0x0000, 0, 0);

  /* Indirect Command Address */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdt.indirect_command_address_reg, sizeof(uint32) * 0x2c41, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdt.indirect_command_address_reg.indirect_command_addr), sizeof(uint32) * 0x2c41, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdt.indirect_command_address_reg.indirect_command_type), sizeof(uint32) * 0x2c41, sizeof(uint32) * 0x0000, 31, 31);

  /* MC Static routing                            */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdt.stat_route_config_reg, sizeof(uint32) * 0x2c52, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdt.stat_route_config_reg.soc_pb_gc_bugfix), sizeof(uint32) * 0x2c52, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdt.stat_route_config_reg.soc_petra_c_str_en), sizeof(uint32) * 0x2c52, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdt.stat_route_config_reg.soc_petra_c_str_ofst), sizeof(uint32) * 0x2c52, sizeof(uint32) * 0x0000, 10, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdt.stat_route_config_reg.soc_petra_c_str_mode), sizeof(uint32) * 0x2c52, sizeof(uint32) * 0x0000, 13, 12);

  /* Fdt Enabler Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdt.fdt_enabler_reg, sizeof(uint32) * 0x2c60, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdt.fdt_enabler_reg.discard_dll_pkts), sizeof(uint32) * 0x2c60, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdt.fdt_enabler_reg.segment_pkt), sizeof(uint32) * 0x2c60, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdt.fdt_enabler_reg.del_crc_pkt), sizeof(uint32) * 0x2c60, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdt.fdt_enabler_reg.context_stat), sizeof(uint32) * 0x2c60, sizeof(uint32) * 0x0000, 6, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdt.fdt_enabler_reg.use_coex_in_multicast), sizeof(uint32) * 0x2c60, sizeof(uint32) * 0x0000, 7, 7);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdt.fdt_enabler_reg.mask_tdm_bmp), sizeof(uint32) * 0x2c60, sizeof(uint32) * 0x0000, 8, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdt.fdt_enabler_reg.dis_lclrt), sizeof(uint32) * 0x2c60, sizeof(uint32) * 0x0000, 9, 9);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdt.fdt_enabler_reg.rand_limk_en), sizeof(uint32) * 0x2c60, sizeof(uint32) * 0x0000, 10, 10);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdt.fdt_enabler_reg.force_all_local), sizeof(uint32) * 0x2c60, sizeof(uint32) * 0x0000, 11, 11);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdt.fdt_enabler_reg.en_500m_cell), sizeof(uint32) * 0x2c60, sizeof(uint32) * 0x0000, 12, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdt.fdt_enabler_reg.count_by_gtimer), sizeof(uint32) * 0x2c60, sizeof(uint32) * 0x0000, 14, 14);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdt.fdt_enabler_reg.use_4seg_mode), sizeof(uint32) * 0x2c60, sizeof(uint32) * 0x0000, 15, 15);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdt.fdt_enabler_reg.fe1200_mode), sizeof(uint32) * 0x2c60, sizeof(uint32) * 0x0000, 16, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdt.fdt_enabler_reg.small_packet_en), sizeof(uint32) * 0x2c60, sizeof(uint32) * 0x0000, 18, 18);
  
  /* Transmitted Data Cells Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdt.transmitted_data_cells_counter_reg, sizeof(uint32) * 0x2c61, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdt.transmitted_data_cells_counter_reg.data_cell_cnt), sizeof(uint32) * 0x2c61, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdt.transmitted_data_cells_counter_reg.data_cell_cnt0), sizeof(uint32) * 0x2c61, sizeof(uint32) * 0x0000, 31, 31);

  /* Unreachable Destination Discarded Cells Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdt.unreachable_destination_discarded_cells_counter_reg, sizeof(uint32) * 0x2c62, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdt.unreachable_destination_discarded_cells_counter_reg.unrch_dest), sizeof(uint32) * 0x2c62, sizeof(uint32) * 0x0000, 12, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdt.unreachable_destination_discarded_cells_counter_reg.unrch_dest_cnt), sizeof(uint32) * 0x2c62, sizeof(uint32) * 0x0000, 28, 13);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdt.unreachable_destination_discarded_cells_counter_reg.unrch_dest_cnto), sizeof(uint32) * 0x2c62, sizeof(uint32) * 0x0000, 29, 29);

  /* Context Cell Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdt.context_cell_counter_reg, sizeof(uint32) * 0x2c63, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdt.context_cell_counter_reg.context_cell_cnt), sizeof(uint32) * 0x2c63, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdt.context_cell_counter_reg.context_cell_cnto), sizeof(uint32) * 0x2c63, sizeof(uint32) * 0x0000, 31, 31);

  /* Desc Cell Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdt.desc_cell_counter_reg, sizeof(uint32) * 0x2c64, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdt.desc_cell_counter_reg.desc_cell_cnt), sizeof(uint32) * 0x2c64, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdt.desc_cell_counter_reg.desc_cell_cnto), sizeof(uint32) * 0x2c64, sizeof(uint32) * 0x0000, 31, 31);

  /* CRCDropped Cell Cnt */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdt.crcdropped_cell_cnt_reg, sizeof(uint32) * 0x2c65, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdt.crcdropped_cell_cnt_reg.crc_dropped_cell_cnt), sizeof(uint32) * 0x2c65, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdt.crcdropped_cell_cnt_reg.crc_dropped_cell_cnt0), sizeof(uint32) * 0x2c65, sizeof(uint32) * 0x0000, 31, 31);

  /* CPUData Cell */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdt.cpu_data_cell_reg[0], sizeof(uint32) * 0x2c81, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdt.cpu_data_cell_reg[0].cpudata_cell), sizeof(uint32) * 0x2c81, sizeof(uint32) * 0x0000, 31, 0);

  /* CPUData Cell */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdt.cpu_data_cell_reg[1], sizeof(uint32) * 0x2c82, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdt.cpu_data_cell_reg[1].cpudata_cell), sizeof(uint32) * 0x2c82, sizeof(uint32) * 0x0000, 31, 0);

  /* CPUData Cell */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdt.cpu_data_cell_reg[2], sizeof(uint32) * 0x2c83, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdt.cpu_data_cell_reg[2].cpudata_cell), sizeof(uint32) * 0x2c83, sizeof(uint32) * 0x0000, 31, 0);

  /* CPUData Cell */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdt.cpu_data_cell_reg[3], sizeof(uint32) * 0x2c84, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdt.cpu_data_cell_reg[3].cpudata_cell), sizeof(uint32) * 0x2c84, sizeof(uint32) * 0x0000, 31, 0);

  /* CPUData Cell */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdt.cpu_data_cell_reg[4], sizeof(uint32) * 0x2c85, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdt.cpu_data_cell_reg[4].cpudata_cell), sizeof(uint32) * 0x2c85, sizeof(uint32) * 0x0000, 31, 0);

  /* CPUData Cell */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdt.cpu_data_cell_reg[5], sizeof(uint32) * 0x2c86, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdt.cpu_data_cell_reg[5].cpudata_cell), sizeof(uint32) * 0x2c86, sizeof(uint32) * 0x0000, 31, 0);

  /* CPUData Cell */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdt.cpu_data_cell_reg[6], sizeof(uint32) * 0x2c87, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdt.cpu_data_cell_reg[6].cpudata_cell), sizeof(uint32) * 0x2c87, sizeof(uint32) * 0x0000, 31, 0);

  /* CPUData Cell */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdt.cpu_data_cell_reg[7], sizeof(uint32) * 0x2c88, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdt.cpu_data_cell_reg[7].cpudata_cell), sizeof(uint32) * 0x2c88, sizeof(uint32) * 0x0000, 31, 0);

  /* CPUData Cell */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdt.cpu_data_cell_reg[8], sizeof(uint32) * 0x2c89, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdt.cpu_data_cell_reg[8].cpudata_cell), sizeof(uint32) * 0x2c89, sizeof(uint32) * 0x0000, 31, 0);

  /* CPUData Cell */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdt.cpu_data_cell_reg[9], sizeof(uint32) * 0x2c8a, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdt.cpu_data_cell_reg[9].cpudata_cell), sizeof(uint32) * 0x2c8a, sizeof(uint32) * 0x0000, 31, 0);

  /* Transmit Cell Output Link Number */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdt.transmit_cell_output_link_number_reg, sizeof(uint32) * 0x2c8b, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdt.transmit_cell_output_link_number_reg.cpu_link_num), sizeof(uint32) * 0x2c8b, sizeof(uint32) * 0x0000, 5, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdt.transmit_cell_output_link_number_reg.cpu_cell_size), sizeof(uint32) * 0x2c8b, sizeof(uint32) * 0x0000, 14, 8);

  /* Transmit Data Cell Trigger */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdt.transmit_data_cell_trigger_reg, sizeof(uint32) * 0x2c8c, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdt.transmit_data_cell_trigger_reg.cpu_trg), sizeof(uint32) * 0x2c8c, sizeof(uint32) * 0x0000, 0, 0);

  /* Coexist Dupx2 Unicast Bitmap */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdt.coexist_dupx2_unicast_bitmap_reg[0], sizeof(uint32) * 0x2c90, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdt.coexist_dupx2_unicast_bitmap_reg[0].coexist_dupx2_unicast_bitmap), sizeof(uint32) * 0x2c90, sizeof(uint32) * 0x0000, 31, 0);

  /* Coexist Dupx2 Unicast Bitmap */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdt.coexist_dupx2_unicast_bitmap_reg[1], sizeof(uint32) * 0x2c91, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdt.coexist_dupx2_unicast_bitmap_reg[1].coexist_dupx2_unicast_bitmap), sizeof(uint32) * 0x2c91, sizeof(uint32) * 0x0000, 31, 0);

  /* Coexist Dupx2 Unicast Bitmap */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdt.coexist_dupx2_unicast_bitmap_reg[2], sizeof(uint32) * 0x2c92, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdt.coexist_dupx2_unicast_bitmap_reg[2].coexist_dupx2_unicast_bitmap), sizeof(uint32) * 0x2c92, sizeof(uint32) * 0x0000, 31, 0);

  /* Coexist Dupx2 Unicast Bitmap */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdt.coexist_dupx2_unicast_bitmap_reg[3], sizeof(uint32) * 0x2c93, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdt.coexist_dupx2_unicast_bitmap_reg[3].coexist_dupx2_unicast_bitmap), sizeof(uint32) * 0x2c93, sizeof(uint32) * 0x0000, 31, 0);

  /* Gci Link Mask */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdt.gci_link_mask_reg[0], sizeof(uint32) * 0x2ca7, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdt.gci_link_mask_reg[0].gci_link_mask), sizeof(uint32) * 0x2ca7, sizeof(uint32) * 0x0000, 31, 0);

  /* Gci Link Mask */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdt.gci_link_mask_reg[1], sizeof(uint32) * 0x2ca8, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdt.gci_link_mask_reg[1].gci_link_mask), sizeof(uint32) * 0x2ca8, sizeof(uint32) * 0x0000, 3, 0);

  /* Tdm Link Mask */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdt.tdm_link_mask_reg[0], sizeof(uint32) * 0x2ca9, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdt.tdm_link_mask_reg[0].tdm_link_mask), sizeof(uint32) * 0x2ca9, sizeof(uint32) * 0x0000, 31, 0);

  /* Tdm Link Mask */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdt.tdm_link_mask_reg[1], sizeof(uint32) * 0x2caa, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdt.tdm_link_mask_reg[1].tdm_link_mask), sizeof(uint32) * 0x2caa, sizeof(uint32) * 0x0000, 3, 0);

  /* CRCDropped Pck Cnt */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdt.crcdropped_pck_cnt_reg, sizeof(uint32) * 0x2cab, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdt.crcdropped_pck_cnt_reg.crc_dropped_pck_cnt), sizeof(uint32) * 0x2cab, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdt.crcdropped_pck_cnt_reg.crc_dropped_pck_cnt0), sizeof(uint32) * 0x2cab, sizeof(uint32) * 0x0000, 31, 31);

  /* Tdm Cells Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdt.tdm_cells_counter_reg, sizeof(uint32) * 0x2cac, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdt.tdm_cells_counter_reg.tdm_data_cell_cnt), sizeof(uint32) * 0x2cac, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdt.tdm_cells_counter_reg.tdm_data_cell_cnt0), sizeof(uint32) * 0x2cac, sizeof(uint32) * 0x0000, 31, 31);

  /* Local Tdm Cells Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdt.local_tdm_cells_counter_reg, sizeof(uint32) * 0x2cad, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdt.local_tdm_cells_counter_reg.local_tdm_data_cell_cnt), sizeof(uint32) * 0x2cad, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdt.local_tdm_cells_counter_reg.local_tdm_data_cell_cnt0), sizeof(uint32) * 0x2cad, sizeof(uint32) * 0x0000, 31, 31);

  /* Tdm And Link Load Configuration */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fdt.tdm_and_link_load_configuration_reg, sizeof(uint32) * 0x2cae, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdt.tdm_and_link_load_configuration_reg.tdm_dif_size_en), sizeof(uint32) * 0x2cae, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdt.tdm_and_link_load_configuration_reg.ipt_tdm_dif_size_en), sizeof(uint32) * 0x2cae, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdt.tdm_and_link_load_configuration_reg.gci_link_load_event), sizeof(uint32) * 0x2cae, sizeof(uint32) * 0x0000, 3, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdt.tdm_and_link_load_configuration_reg.gcilinkloadwdp), sizeof(uint32) * 0x2cae, sizeof(uint32) * 0x0000, 6, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdt.tdm_and_link_load_configuration_reg.gci_mask_reset_th), sizeof(uint32) * 0x2cae, sizeof(uint32) * 0x0000, 12, 7);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdt.tdm_and_link_load_configuration_reg.gci_mask_reset_hold_pd), sizeof(uint32) * 0x2cae, sizeof(uint32) * 0x0000, 15, 13);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fdt.tdm_and_link_load_configuration_reg.cpu_tdm2_bytes_ftmh), sizeof(uint32) * 0x2cae, sizeof(uint32) * 0x0000, 16, 16);
}

/* Block registers initialization: FCR */
STATIC void
  soc_pb_regs_init_FCR(void)
{
  uint32
    reg_ndx;

  Soc_pb_regs.fcr.nof_instances = SOC_PB_BLK_NOF_INSTANCES_FCR;
  Soc_pb_regs.fcr.addr.base = sizeof(uint32) * 0x3200;
  Soc_pb_regs.fcr.addr.step = sizeof(uint32) * 0x0000;

  /* Interrupt Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fcr.interrupt_reg, sizeof(uint32) * 0x3200, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fcr.interrupt_reg.src_dv_cng_link_ev), sizeof(uint32) * 0x3200, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fcr.interrupt_reg.cpucnt_cell_fne), sizeof(uint32) * 0x3200, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fcr.interrupt_reg.local_rout_fs_ovf), sizeof(uint32) * 0x3200, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fcr.interrupt_reg.local_routrc_ovf), sizeof(uint32) * 0x3200, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fcr.interrupt_reg.reach_fifo_ovf), sizeof(uint32) * 0x3200, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fcr.interrupt_reg.flow_fifo_ovf), sizeof(uint32) * 0x3200, sizeof(uint32) * 0x0000, 5, 5);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fcr.interrupt_reg.credit_fifo_ovf), sizeof(uint32) * 0x3200, sizeof(uint32) * 0x0000, 6, 6);

  /* Interrupt Mask Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fcr.interrupt_mask_reg, sizeof(uint32) * 0x3210, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fcr.interrupt_mask_reg.src_dv_cng_link_ev_mask), sizeof(uint32) * 0x3210, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fcr.interrupt_mask_reg.cpucnt_cell_fnemask), sizeof(uint32) * 0x3210, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fcr.interrupt_mask_reg.local_routfs_ovf_mask), sizeof(uint32) * 0x3210, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fcr.interrupt_mask_reg.local_routrc_ovf_mask), sizeof(uint32) * 0x3210, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fcr.interrupt_mask_reg.reach_fifoovf_mask), sizeof(uint32) * 0x3210, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fcr.interrupt_mask_reg.flow_fifoovf_mask), sizeof(uint32) * 0x3210, sizeof(uint32) * 0x0000, 5, 5);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fcr.interrupt_mask_reg.credit_fifoovf_mask), sizeof(uint32) * 0x3210, sizeof(uint32) * 0x0000, 6, 6);

  /* Gtimer Configuration register  */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fcr.gtimer_configuration_reg, sizeof(uint32) * 0x3254, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fcr.gtimer_configuration_reg.time_count_config), sizeof(uint32) * 0x3254, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fcr.gtimer_configuration_reg.counter_reset), sizeof(uint32) * 0x3254, sizeof(uint32) * 0x0000, 31, 31);

  /* Activate Gtimer */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fcr.activate_gtimer_reg, sizeof(uint32) * 0x3255, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fcr.activate_gtimer_reg.activate_gtimer), sizeof(uint32) * 0x3255, sizeof(uint32) * 0x0000, 0, 0);

  /* FCREnablers And Filter Match Input Link */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fcr.fcrenablers_and_filter_match_input_link_reg, sizeof(uint32) * 0x3260, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fcr.fcrenablers_and_filter_match_input_link_reg.dis_fl_sts), sizeof(uint32) * 0x3260, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fcr.fcrenablers_and_filter_match_input_link_reg.dis_crd_fcr), sizeof(uint32) * 0x3260, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fcr.fcrenablers_and_filter_match_input_link_reg.dis_sr), sizeof(uint32) * 0x3260, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fcr.fcrenablers_and_filter_match_input_link_reg.trap_all_cnt), sizeof(uint32) * 0x3260, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fcr.fcrenablers_and_filter_match_input_link_reg.mtch_act), sizeof(uint32) * 0x3260, sizeof(uint32) * 0x0000, 5, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fcr.fcrenablers_and_filter_match_input_link_reg.fcrmtch_logic_not), sizeof(uint32) * 0x3260, sizeof(uint32) * 0x0000, 6, 6);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fcr.fcrenablers_and_filter_match_input_link_reg.pc_mtch_link), sizeof(uint32) * 0x3260, sizeof(uint32) * 0x0000, 12, 7);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fcr.fcrenablers_and_filter_match_input_link_reg.pc_mtch_link_on), sizeof(uint32) * 0x3260, sizeof(uint32) * 0x0000, 13, 13);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fcr.fcrenablers_and_filter_match_input_link_reg.fcr_count_by_gtimer), sizeof(uint32) * 0x3260, sizeof(uint32) * 0x0000, 14, 14);

  /* Connectivity Map Change Event Registers0 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fcr.connectivity_map_change_event_registers_reg[0], sizeof(uint32) * 0x3261, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fcr.connectivity_map_change_event_registers_reg[0].src_dv_cng_link_l), sizeof(uint32) * 0x3261, sizeof(uint32) * 0x0000, 31, 0);

  /* Connectivity Map Change Event Registers1 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fcr.connectivity_map_change_event_registers_reg[1], sizeof(uint32) * 0x3262, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fcr.connectivity_map_change_event_registers_reg[1].src_dv_cng_link_l), sizeof(uint32) * 0x3262, sizeof(uint32) * 0x0000, 3, 0);

  /* Fap20b Destination Id Bitmap */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fcr.fap20b_destination_id_bitmap_reg[0], sizeof(uint32) * 0x3263, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fcr.fap20b_destination_id_bitmap_reg[0].fap20b_destination_id_bitmap), sizeof(uint32) * 0x3263, sizeof(uint32) * 0x0000, 31, 0);

  /* Fap20b Destination Id Bitmap */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fcr.fap20b_destination_id_bitmap_reg[1], sizeof(uint32) * 0x3264, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fcr.fap20b_destination_id_bitmap_reg[1].fap20b_destination_id_bitmap), sizeof(uint32) * 0x3264, sizeof(uint32) * 0x0000, 31, 0);

  /* Fap20b Destination Id Bitmap */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fcr.fap20b_destination_id_bitmap_reg[2], sizeof(uint32) * 0x3265, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fcr.fap20b_destination_id_bitmap_reg[2].fap20b_destination_id_bitmap), sizeof(uint32) * 0x3265, sizeof(uint32) * 0x0000, 31, 0);

  /* Fap20b Destination Id Bitmap */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fcr.fap20b_destination_id_bitmap_reg[3], sizeof(uint32) * 0x3266, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fcr.fap20b_destination_id_bitmap_reg[3].fap20b_destination_id_bitmap), sizeof(uint32) * 0x3266, sizeof(uint32) * 0x0000, 31, 0);

  /* Connectivity Map Registers[0..35] */
  for(reg_ndx = 0; reg_ndx < SOC_PB_FCR_REGS_CONNECTIVITY_MAP_REGISTERS_REG_ARRAY_SIZE; reg_ndx++)
  {
    SOC_PB_DB_REG_SET(Soc_pb_regs.fcr.connectivity_map_registers_reg[reg_ndx], sizeof(uint32) * (0x3270 + (reg_ndx * 1)), sizeof(uint32) * 0x0000);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fcr.connectivity_map_registers_reg[reg_ndx].source_unit), sizeof(uint32) * (0x3270 + (reg_ndx * 1)), sizeof(uint32) * 0x0000, 10, 0);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fcr.connectivity_map_registers_reg[reg_ndx].source_device_level), sizeof(uint32) * (0x3270 + (reg_ndx * 1)), sizeof(uint32) * 0x0000, 13, 11);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fcr.connectivity_map_registers_reg[reg_ndx].source_device_link), sizeof(uint32) * (0x3270 + (reg_ndx * 1)), sizeof(uint32) * 0x0000, 20, 14);
  }

  /* Credit Cells Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fcr.credit_cells_counter_reg, sizeof(uint32) * 0x3294, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fcr.credit_cells_counter_reg.credit_cells_counter), sizeof(uint32) * 0x3294, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fcr.credit_cells_counter_reg.credit_cells_counter_ovf), sizeof(uint32) * 0x3294, sizeof(uint32) * 0x0000, 31, 31);

  /* Flow Status Cells Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fcr.flow_status_cells_counter_reg, sizeof(uint32) * 0x3295, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fcr.flow_status_cells_counter_reg.fs_cells_counter), sizeof(uint32) * 0x3295, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fcr.flow_status_cells_counter_reg.fs_cells_counter_ovf), sizeof(uint32) * 0x3295, sizeof(uint32) * 0x0000, 31, 31);

  /* Reachability Cells Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fcr.reachability_cells_counter_reg, sizeof(uint32) * 0x3296, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fcr.reachability_cells_counter_reg.reach_cells_counter), sizeof(uint32) * 0x3296, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fcr.reachability_cells_counter_reg.reach_cells_counter_ovf), sizeof(uint32) * 0x3296, sizeof(uint32) * 0x0000, 31, 31);

  /* Total Cells Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fcr.total_cells_counter_reg, sizeof(uint32) * 0x3298, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fcr.total_cells_counter_reg.total_cells_counter), sizeof(uint32) * 0x3298, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fcr.total_cells_counter_reg.total_cells_counter_ovf), sizeof(uint32) * 0x3298, sizeof(uint32) * 0x0000, 31, 31);

  /* Cell Drop Counter0 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fcr.cell_drop_counter0_reg, sizeof(uint32) * 0x3299, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fcr.cell_drop_counter0_reg.credit_drop_count), sizeof(uint32) * 0x3299, sizeof(uint32) * 0x0000, 14, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fcr.cell_drop_counter0_reg.credit_drop_count_ovf), sizeof(uint32) * 0x3299, sizeof(uint32) * 0x0000, 15, 15);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fcr.cell_drop_counter0_reg.fs_drop_count), sizeof(uint32) * 0x3299, sizeof(uint32) * 0x0000, 30, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fcr.cell_drop_counter0_reg.fs_drop_count_ovf), sizeof(uint32) * 0x3299, sizeof(uint32) * 0x0000, 31, 31);

  /* Cell Drop Counter1 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fcr.cell_drop_counter1_reg, sizeof(uint32) * 0x329a, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fcr.cell_drop_counter1_reg.reach_drop_count), sizeof(uint32) * 0x329a, sizeof(uint32) * 0x0000, 14, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fcr.cell_drop_counter1_reg.reach_drop_count_ovf), sizeof(uint32) * 0x329a, sizeof(uint32) * 0x0000, 15, 15);

  /* Programmable Control Cell Counter0 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fcr.programmable_control_cell_counter_reg[0], sizeof(uint32) * 0x32a1, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fcr.programmable_control_cell_counter_reg[0].pcmtch_ctrl_lb0), sizeof(uint32) * 0x32a1, sizeof(uint32) * 0x0000, 31, 0);

  /* Programmable Control Cell Counter1 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fcr.programmable_control_cell_counter_reg[1], sizeof(uint32) * 0x32a2, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fcr.programmable_control_cell_counter_reg[1].pcmtch_ctrl_lb0), sizeof(uint32) * 0x32a2, sizeof(uint32) * 0x0000, 31, 0);

  /* Programmable Control Cell Counter2 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fcr.programmable_control_cell_counter_reg[2], sizeof(uint32) * 0x32a3, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fcr.programmable_control_cell_counter_reg[2].pcmtch_ctrl_lb0), sizeof(uint32) * 0x32a3, sizeof(uint32) * 0x0000, 5, 0);

  /* Programmable Control Cell Counter Mask0 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fcr.programmable_control_cell_counter_mask_reg[0], sizeof(uint32) * 0x32a4, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fcr.programmable_control_cell_counter_mask_reg[0].pcmtch_ctrl_msk0), sizeof(uint32) * 0x32a4, sizeof(uint32) * 0x0000, 31, 0);

  /* Programmable Control Cell Counter Mask1 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fcr.programmable_control_cell_counter_mask_reg[1], sizeof(uint32) * 0x32a5, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fcr.programmable_control_cell_counter_mask_reg[1].pcmtch_ctrl_msk0), sizeof(uint32) * 0x32a5, sizeof(uint32) * 0x0000, 31, 0);

  /* Programmable Control Cell Counter Mask2 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fcr.programmable_control_cell_counter_mask_reg[2], sizeof(uint32) * 0x32a6, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fcr.programmable_control_cell_counter_mask_reg[2].pcmtch_ctrl_msk0), sizeof(uint32) * 0x32a6, sizeof(uint32) * 0x0000, 5, 0);

  /* Programmable Cells Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fcr.programmable_cells_counter_reg, sizeof(uint32) * 0x32a7, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fcr.programmable_cells_counter_reg.prg_ctrl_cell_cnt), sizeof(uint32) * 0x32a7, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fcr.programmable_cells_counter_reg.prg_ctrl_cell_cnto), sizeof(uint32) * 0x32a7, sizeof(uint32) * 0x0000, 31, 31);

  /* Control Cell FIFOBuffer */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fcr.control_cell_fifobuffer_reg[0], sizeof(uint32) * 0x32a9, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fcr.control_cell_fifobuffer_reg[0].control_cell_fifobuffer), sizeof(uint32) * 0x32a9, sizeof(uint32) * 0x0000, 31, 8);

  /* Control Cell FIFOBuffer */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fcr.control_cell_fifobuffer_reg[1], sizeof(uint32) * 0x32aa, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fcr.control_cell_fifobuffer_reg[1].control_cell_fifobuffer), sizeof(uint32) * 0x32aa, sizeof(uint32) * 0x0000, 31, 0);

  /* Control Cell FIFOBuffer */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fcr.control_cell_fifobuffer_reg[2], sizeof(uint32) * 0x32ab, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fcr.control_cell_fifobuffer_reg[2].control_cell_fifobuffer), sizeof(uint32) * 0x32ab, sizeof(uint32) * 0x0000, 13, 0);
}

/* Block registers initialization: FCT */
STATIC void
  soc_pb_regs_init_FCT(void)
{
  Soc_pb_regs.fct.nof_instances = SOC_PB_BLK_NOF_INSTANCES_FCT;
  Soc_pb_regs.fct.addr.base = sizeof(uint32) * 0x3000;
  Soc_pb_regs.fct.addr.step = sizeof(uint32) * 0x0000;

  /* Interrupt Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fct.interrupt_reg, sizeof(uint32) * 0x3000, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fct.interrupt_reg.unrch_dest_evt), sizeof(uint32) * 0x3000, sizeof(uint32) * 0x0000, 0, 0);

  /* Interrupt Mask Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fct.interrupt_mask_reg, sizeof(uint32) * 0x3010, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fct.interrupt_mask_reg.unrch_dest_evt_mask), sizeof(uint32) * 0x3010, sizeof(uint32) * 0x0000, 0, 0);

  /* Fct Enabler Register  */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fct.fct_enabler_reg, sizeof(uint32) * 0x3060, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fct.fct_enabler_reg.dis_sts), sizeof(uint32) * 0x3060, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fct.fct_enabler_reg.dis_crd), sizeof(uint32) * 0x3060, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fct.fct_enabler_reg.dis_rch), sizeof(uint32) * 0x3060, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fct.fct_enabler_reg.dis_lclrt), sizeof(uint32) * 0x3060, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fct.fct_enabler_reg.force_all_local), sizeof(uint32) * 0x3060, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fct.fct_enabler_reg.stat_credit_and_rch_ctrl), sizeof(uint32) * 0x3060, sizeof(uint32) * 0x0000, 2, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fct.fct_enabler_reg.cnt_by_gtimer), sizeof(uint32) * 0x3060, sizeof(uint32) * 0x0000, 5, 5);

  /* Cpu Transmit Cell1 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fct.cpu_transmit_cell1_reg, sizeof(uint32) * 0x3061, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fct.cpu_transmit_cell1_reg.cpu_cell_buff0), sizeof(uint32) * 0x3061, sizeof(uint32) * 0x0000, 31, 0);

  /* Cpu Transmit Cell2 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fct.cpu_transmit_cell2_reg, sizeof(uint32) * 0x3062, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fct.cpu_transmit_cell2_reg.cpu_cell_buff1), sizeof(uint32) * 0x3062, sizeof(uint32) * 0x0000, 31, 0);

  /* Cpu Transmit Cell3 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fct.cpu_transmit_cell3_reg, sizeof(uint32) * 0x3063, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fct.cpu_transmit_cell3_reg.cpu_cell_buff2), sizeof(uint32) * 0x3063, sizeof(uint32) * 0x0000, 31, 0);

  /* Cpu Transmit Cell Link Number */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fct.cpu_transmit_cell_link_number_reg, sizeof(uint32) * 0x3064, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fct.cpu_transmit_cell_link_number_reg.cpu_link_num), sizeof(uint32) * 0x3064, sizeof(uint32) * 0x0000, 5, 0);

  /* Cpu Transmit Cells Trigger  */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fct.cpu_transmit_cells_trigger_reg, sizeof(uint32) * 0x3066, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fct.cpu_transmit_cells_trigger_reg.cpu_trg), sizeof(uint32) * 0x3066, sizeof(uint32) * 0x0000, 0, 0);

  /* Transmitted Control Cells Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fct.transmitted_control_cells_counter_reg, sizeof(uint32) * 0x3070, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fct.transmitted_control_cells_counter_reg.ctrl_cell_cnt), sizeof(uint32) * 0x3070, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fct.transmitted_control_cells_counter_reg.ctrl_cell_cnto), sizeof(uint32) * 0x3070, sizeof(uint32) * 0x0000, 31, 31);

  /* Unreachable Destination  */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fct.unreachable_destination_reg, sizeof(uint32) * 0x3071, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fct.unreachable_destination_reg.unrch_dest), sizeof(uint32) * 0x3071, sizeof(uint32) * 0x0000, 13, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fct.unreachable_destination_reg.unrch_dest_evt), sizeof(uint32) * 0x3071, sizeof(uint32) * 0x0000, 14, 14);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fct.unreachable_destination_reg.unrch_crdt_cnt), sizeof(uint32) * 0x3071, sizeof(uint32) * 0x0000, 30, 15);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fct.unreachable_destination_reg.unrch_crdt_cnto), sizeof(uint32) * 0x3071, sizeof(uint32) * 0x0000, 31, 31);

  /* Local Route Cells Counter  */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fct.local_route_cells_counter_reg, sizeof(uint32) * 0x3072, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fct.local_route_cells_counter_reg.local_rt_cellcnt), sizeof(uint32) * 0x3072, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fct.local_route_cells_counter_reg.local_rt_cellcnto), sizeof(uint32) * 0x3072, sizeof(uint32) * 0x0000, 31, 31);

  /* Transmitted Fs Cells Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fct.transmitted_fs_cells_counter_reg, sizeof(uint32) * 0x3075, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fct.transmitted_fs_cells_counter_reg.fs_cell_cnt), sizeof(uint32) * 0x3075, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fct.transmitted_fs_cells_counter_reg.fs_cell_cnto), sizeof(uint32) * 0x3075, sizeof(uint32) * 0x0000, 31, 31);

  /* Transmitted Cr Cells Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fct.transmitted_cr_cells_counter_reg, sizeof(uint32) * 0x3076, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fct.transmitted_cr_cells_counter_reg.cr_cell_cnt), sizeof(uint32) * 0x3076, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fct.transmitted_cr_cells_counter_reg.cr_cell_cnto), sizeof(uint32) * 0x3076, sizeof(uint32) * 0x0000, 31, 31);
}

/* Block registers initialization: MESH TOPOLOGY */
STATIC void
  soc_pb_regs_init_MESH_TOPOLOGY(void)
{
  Soc_pb_regs.mesh_topology.nof_instances = SOC_PB_BLK_NOF_INSTANCES_MESH_TOPOLOGY;
  Soc_pb_regs.mesh_topology.addr.base = sizeof(uint32) * 0x3400;
  Soc_pb_regs.mesh_topology.addr.step = sizeof(uint32) * 0x0000;

  /* Mesh Topology Enablers */
  SOC_PB_DB_REG_SET(Soc_pb_regs.mesh_topology.mesh_topology_reg, sizeof(uint32) * 0x3400, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mesh_topology.mesh_topology_reg.stan_aln), sizeof(uint32) * 0x3400, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mesh_topology.mesh_topology_reg.in_system), sizeof(uint32) * 0x3400, sizeof(uint32) * 0x0000, 8, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mesh_topology.mesh_topology_reg.fld0), sizeof(uint32) * 0x3400, sizeof(uint32) * 0x0000, 16, 9);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mesh_topology.mesh_topology_reg.fld1), sizeof(uint32) * 0x3400, sizeof(uint32) * 0x0000, 20, 17);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mesh_topology.mesh_topology_reg.reserved), sizeof(uint32) * 0x3400, sizeof(uint32) * 0x0000, 23, 21);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mesh_topology.mesh_topology_reg.multi_fap), sizeof(uint32) * 0x3400, sizeof(uint32) * 0x0000, 24, 24);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mesh_topology.mesh_topology_reg.stan_aln2), sizeof(uint32) * 0x3400, sizeof(uint32) * 0x0000, 26, 26);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mesh_topology.mesh_topology_reg.trig), sizeof(uint32) * 0x3400, sizeof(uint32) * 0x0000, 31, 31);

  /* Init */
  SOC_PB_DB_REG_SET(Soc_pb_regs.mesh_topology.init_reg, sizeof(uint32) * 0x3403, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mesh_topology.init_reg.config1), sizeof(uint32) * 0x3403, sizeof(uint32) * 0x0000, 3, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mesh_topology.init_reg.config2), sizeof(uint32) * 0x3403, sizeof(uint32) * 0x0000, 7, 4);

  /* mesh_config_1_reg */
  SOC_PB_DB_REG_SET(Soc_pb_regs.mesh_topology.mesh_config_1_reg, sizeof(uint32) * 0x3404, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mesh_topology.mesh_config_1_reg.mesh_config_1_reg), sizeof(uint32) * 0x3404, sizeof(uint32) * 0x0000, 31, 0);

  /* mesh_config_2_reg */
  SOC_PB_DB_REG_SET(Soc_pb_regs.mesh_topology.mesh_config_2_reg, sizeof(uint32) * 0x3405, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mesh_topology.mesh_config_2_reg.mesh_config_2_reg), sizeof(uint32) * 0x3405, sizeof(uint32) * 0x0000, 31, 0);


  /* Time Cell Count */
  SOC_PB_DB_REG_SET(Soc_pb_regs.mesh_topology.fap_detect_ctrl_cells_cnt_reg, sizeof(uint32) * 0x3440, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mesh_topology.fap_detect_ctrl_cells_cnt_reg.rcv_ctl1), sizeof(uint32) * 0x3440, sizeof(uint32) * 0x0000, 15, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mesh_topology.fap_detect_ctrl_cells_cnt_reg.rcv_ctl2), sizeof(uint32) * 0x3440, sizeof(uint32) * 0x0000, 31, 16);

  /* mesh_status_cnt_reg */
  SOC_PB_DB_REG_SET(Soc_pb_regs.mesh_topology.mesh_status_cnt_reg, sizeof(uint32) * 0x3445, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mesh_topology.mesh_status_cnt_reg.status), sizeof(uint32) * 0x3445, sizeof(uint32) * 0x0000, 14, 0);
}

/* Block registers initialization: RTP */
STATIC void
  soc_pb_regs_init_RTP(void)
{
  Soc_pb_regs.rtp.nof_instances = SOC_PB_BLK_NOF_INSTANCES_RTP;
  Soc_pb_regs.rtp.addr.base = sizeof(uint32) * 0x3600;
  Soc_pb_regs.rtp.addr.step = sizeof(uint32) * 0x0000;

  /* Interrupt Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.rtp.interrupt_reg, sizeof(uint32) * 0x3600, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.rtp.interrupt_reg.link_mask_change), sizeof(uint32) * 0x3600, sizeof(uint32) * 0x0000, 0, 0);

  /* Interrupt Mask Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.rtp.interrupt_mask_reg, sizeof(uint32) * 0x3610, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.rtp.interrupt_mask_reg.link_mask_change_mask), sizeof(uint32) * 0x3610, sizeof(uint32) * 0x0000, 1, 0);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.rtp.indirect_command_wr_data_reg[0], sizeof(uint32) * 0x3620, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.rtp.indirect_command_wr_data_reg[0].indirect_command_wr_data), sizeof(uint32) * 0x3620, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.rtp.indirect_command_wr_data_reg[1], sizeof(uint32) * 0x3621, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.rtp.indirect_command_wr_data_reg[1].indirect_command_wr_data), sizeof(uint32) * 0x3621, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.rtp.indirect_command_wr_data_reg[2], sizeof(uint32) * 0x3622, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.rtp.indirect_command_wr_data_reg[2].indirect_command_wr_data), sizeof(uint32) * 0x3622, sizeof(uint32) * 0x0000, 7, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.rtp.indirect_command_rd_data_reg[0], sizeof(uint32) * 0x3630, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.rtp.indirect_command_rd_data_reg[0].indirect_command_rd_data), sizeof(uint32) * 0x3630, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.rtp.indirect_command_rd_data_reg[1], sizeof(uint32) * 0x3631, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.rtp.indirect_command_rd_data_reg[1].indirect_command_rd_data), sizeof(uint32) * 0x3631, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.rtp.indirect_command_rd_data_reg[2], sizeof(uint32) * 0x3632, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.rtp.indirect_command_rd_data_reg[2].indirect_command_rd_data), sizeof(uint32) * 0x3632, sizeof(uint32) * 0x0000, 7, 0);

  /* Indirect Command */
  SOC_PB_DB_REG_SET(Soc_pb_regs.rtp.indirect_command_reg, sizeof(uint32) * 0x3640, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.rtp.indirect_command_reg.indirect_command_trigger), sizeof(uint32) * 0x3640, sizeof(uint32) * 0x0000, 0, 0);

  /* Indirect Command Address */
  SOC_PB_DB_REG_SET(Soc_pb_regs.rtp.indirect_command_address_reg, sizeof(uint32) * 0x3641, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.rtp.indirect_command_address_reg.indirect_command_addr), sizeof(uint32) * 0x3641, sizeof(uint32) * 0x0000, 15, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.rtp.indirect_command_address_reg.indirect_command_type), sizeof(uint32) * 0x3641, sizeof(uint32) * 0x0000, 31, 31);

  /* RTP Enable */
  SOC_PB_DB_REG_SET(Soc_pb_regs.rtp.rtp_enable_reg, sizeof(uint32) * 0x3660, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.rtp.rtp_enable_reg.rtpwp), sizeof(uint32) * 0x3660, sizeof(uint32) * 0x0000, 3, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.rtp.rtp_enable_reg.aclm), sizeof(uint32) * 0x3660, sizeof(uint32) * 0x0000, 5, 5);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.rtp.rtp_enable_reg.rtp_up_en), sizeof(uint32) * 0x3660, sizeof(uint32) * 0x0000, 6, 6);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.rtp.rtp_enable_reg.rtp_en_msk), sizeof(uint32) * 0x3660, sizeof(uint32) * 0x0000, 7, 7);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.rtp.rtp_enable_reg.rmgr), sizeof(uint32) * 0x3660, sizeof(uint32) * 0x0000, 12, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.rtp.rtp_enable_reg.en_local_link_reduction), sizeof(uint32) * 0x3660, sizeof(uint32) * 0x0000, 13, 13);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.rtp.rtp_enable_reg.en_local_link_reduction_mc), sizeof(uint32) * 0x3660, sizeof(uint32) * 0x0000, 14, 14);

  /* RTP By Pass */
  SOC_PB_DB_REG_SET(Soc_pb_regs.rtp.rtp_by_pass_reg, sizeof(uint32) * 0x3661, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.rtp.rtp_by_pass_reg.frc_lnks_high), sizeof(uint32) * 0x3661, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.rtp.rtp_by_pass_reg.frc_lnk_num_high), sizeof(uint32) * 0x3661, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.rtp.rtp_by_pass_reg.frc_lnk_num), sizeof(uint32) * 0x3661, sizeof(uint32) * 0x0000, 7, 2);

  /* RTP Coexist configuration register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.rtp.rtp_coexist_configuration_reg[0], sizeof(uint32) * 0x3662, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.rtp.rtp_coexist_configuration_reg[0].rtpcoexist), sizeof(uint32) * 0x3662, sizeof(uint32) * 0x0000, 31, 0);

  /* RTP Coexist configuration register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.rtp.rtp_coexist_configuration_reg[1], sizeof(uint32) * 0x3663, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.rtp.rtp_coexist_configuration_reg[1].rtpcoexist), sizeof(uint32) * 0x3663, sizeof(uint32) * 0x0000, 3, 0);

  /* Multicast Link Up */
  SOC_PB_DB_REG_SET(Soc_pb_regs.rtp.multicast_link_up_reg[0], sizeof(uint32) * 0x3664, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.rtp.multicast_link_up_reg[0].mclink_up), sizeof(uint32) * 0x3664, sizeof(uint32) * 0x0000, 31, 0);

  /* Multicast Link Up */
  SOC_PB_DB_REG_SET(Soc_pb_regs.rtp.multicast_link_up_reg[1], sizeof(uint32) * 0x3665, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.rtp.multicast_link_up_reg[1].mclink_up), sizeof(uint32) * 0x3665, sizeof(uint32) * 0x0000, 3, 0);

  /* Multicast Distribution Configuration register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.rtp.multicast_distribution_configuration_reg, sizeof(uint32) * 0x3666, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.rtp.multicast_distribution_configuration_reg.mul_num_trav), sizeof(uint32) * 0x3666, sizeof(uint32) * 0x0000, 1, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.rtp.multicast_distribution_configuration_reg.bypass_update), sizeof(uint32) * 0x3666, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.rtp.multicast_distribution_configuration_reg.enable_mclupdates), sizeof(uint32) * 0x3666, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.rtp.multicast_distribution_configuration_reg.mcslow_updates), sizeof(uint32) * 0x3666, sizeof(uint32) * 0x0000, 5, 4);

  /* Maximum Base Index */
  SOC_PB_DB_REG_SET(Soc_pb_regs.rtp.maximum_base_index_reg, sizeof(uint32) * 0x3667, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.rtp.maximum_base_index_reg.max_bi), sizeof(uint32) * 0x3667, sizeof(uint32) * 0x0000, 5, 0);

  /* Link Active Mask */
  SOC_PB_DB_REG_SET(Soc_pb_regs.rtp.link_active_mask_reg[0], sizeof(uint32) * 0x3668, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.rtp.link_active_mask_reg[0].lnk_actv_msk), sizeof(uint32) * 0x3668, sizeof(uint32) * 0x0000, 31, 0);

  /* Link Active Mask */
  SOC_PB_DB_REG_SET(Soc_pb_regs.rtp.link_active_mask_reg[1], sizeof(uint32) * 0x3669, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.rtp.link_active_mask_reg[1].lnk_actv_msk), sizeof(uint32) * 0x3669, sizeof(uint32) * 0x0000, 3, 0);

  /* ACL Received */
  SOC_PB_DB_REG_SET(Soc_pb_regs.rtp.acl_received_reg[0], sizeof(uint32) * 0x3670, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.rtp.acl_received_reg[0].aclrecieve), sizeof(uint32) * 0x3670, sizeof(uint32) * 0x0000, 31, 0);

  /* ACL Received */
  SOC_PB_DB_REG_SET(Soc_pb_regs.rtp.acl_received_reg[1], sizeof(uint32) * 0x3671, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.rtp.acl_received_reg[1].aclrecieve), sizeof(uint32) * 0x3671, sizeof(uint32) * 0x0000, 3, 0);

  /* Locally generated ACL */
  SOC_PB_DB_REG_SET(Soc_pb_regs.rtp.locally_generated_acl_reg[0], sizeof(uint32) * 0x3672, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.rtp.locally_generated_acl_reg[0].local_acl), sizeof(uint32) * 0x3672, sizeof(uint32) * 0x0000, 31, 0);

  /* Locally generated ACL */
  SOC_PB_DB_REG_SET(Soc_pb_regs.rtp.locally_generated_acl_reg[1], sizeof(uint32) * 0x3673, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.rtp.locally_generated_acl_reg[1].local_acl), sizeof(uint32) * 0x3673, sizeof(uint32) * 0x0000, 3, 0);

  /* MC Distribution map */
  SOC_PB_DB_REG_SET(Soc_pb_regs.rtp.mc_distribution_map_reg[0], sizeof(uint32) * 0x3674, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.rtp.mc_distribution_map_reg[0].mcdistribution), sizeof(uint32) * 0x3674, sizeof(uint32) * 0x0000, 31, 0);

  /* MC Distribution map */
  SOC_PB_DB_REG_SET(Soc_pb_regs.rtp.mc_distribution_map_reg[1], sizeof(uint32) * 0x3675, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.rtp.mc_distribution_map_reg[1].mcdistribution), sizeof(uint32) * 0x3675, sizeof(uint32) * 0x0000, 3, 0);

  /* Exclude Dest ID for MC Links 0 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.rtp.exclude_dest_id_for_mc_links__reg[0], sizeof(uint32) * 0x3676, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.rtp.exclude_dest_id_for_mc_links__reg[0].dest_id), sizeof(uint32) * 0x3676, sizeof(uint32) * 0x0000, 10, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.rtp.exclude_dest_id_for_mc_links__reg[0].valid), sizeof(uint32) * 0x3676, sizeof(uint32) * 0x0000, 11, 11);

  /* Exclude Dest ID for MC Links 1 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.rtp.exclude_dest_id_for_mc_links__reg[1], sizeof(uint32) * 0x3677, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.rtp.exclude_dest_id_for_mc_links__reg[1].dest_id), sizeof(uint32) * 0x3677, sizeof(uint32) * 0x0000, 10, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.rtp.exclude_dest_id_for_mc_links__reg[1].valid), sizeof(uint32) * 0x3677, sizeof(uint32) * 0x0000, 11, 11);

  /* Exclude Dest ID for MC Links 2 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.rtp.exclude_dest_id_for_mc_links__reg[2], sizeof(uint32) * 0x3678, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.rtp.exclude_dest_id_for_mc_links__reg[2].dest_id), sizeof(uint32) * 0x3678, sizeof(uint32) * 0x0000, 10, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.rtp.exclude_dest_id_for_mc_links__reg[2].valid), sizeof(uint32) * 0x3678, sizeof(uint32) * 0x0000, 11, 11);

  /* Exclude Dest ID for MC Links 3 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.rtp.exclude_dest_id_for_mc_links__reg[3], sizeof(uint32) * 0x3679, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.rtp.exclude_dest_id_for_mc_links__reg[3].dest_id), sizeof(uint32) * 0x3679, sizeof(uint32) * 0x0000, 10, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.rtp.exclude_dest_id_for_mc_links__reg[3].valid), sizeof(uint32) * 0x3679, sizeof(uint32) * 0x0000, 11, 11);

  /* Allowed Links */
  SOC_PB_DB_REG_SET(Soc_pb_regs.rtp.allowed_links_reg[0], sizeof(uint32) * 0x3680, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.rtp.allowed_links_reg[0].allowed_links), sizeof(uint32) * 0x3680, sizeof(uint32) * 0x0000, 31, 0);

  /* Allowed Links */
  SOC_PB_DB_REG_SET(Soc_pb_regs.rtp.allowed_links_reg[1], sizeof(uint32) * 0x3681, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.rtp.allowed_links_reg[1].allowed_links), sizeof(uint32) * 0x3681, sizeof(uint32) * 0x0000, 3, 0);

  /* MC Traverse Rate */
  SOC_PB_DB_REG_SET(Soc_pb_regs.rtp.mc_traverse_rate_reg, sizeof(uint32) * 0x3682, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.rtp.mc_traverse_rate_reg.mctraverse_rate), sizeof(uint32) * 0x3682, sizeof(uint32) * 0x0000, 31, 0);

  /* Allowed Links for Reachability messages */
  SOC_PB_DB_REG_SET(Soc_pb_regs.rtp.allowed_links_for_reachability_messages_reg[0], sizeof(uint32) * 0x3683, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.rtp.allowed_links_for_reachability_messages_reg[0].allowed_links_for_rm), sizeof(uint32) * 0x3683, sizeof(uint32) * 0x0000, 31, 0);

  /* Allowed Links for Reachability messages */
  SOC_PB_DB_REG_SET(Soc_pb_regs.rtp.allowed_links_for_reachability_messages_reg[1], sizeof(uint32) * 0x3684, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.rtp.allowed_links_for_reachability_messages_reg[1].allowed_links_for_rm), sizeof(uint32) * 0x3684, sizeof(uint32) * 0x0000, 3, 0);
}

/* Block registers initialization: FABRIC MAC */
STATIC void
  soc_pb_regs_init_FABRIC_MAC(void)
{
  uint8
    fld_idx = 0;

  Soc_pb_regs.fabric_mac.nof_instances = SOC_PB_BLK_NOF_INSTANCES_FABRIC_MAC;
  Soc_pb_regs.fabric_mac.addr.base = sizeof(uint32) * 0x3c00;
  Soc_pb_regs.fabric_mac.addr.step = sizeof(uint32) * 0x0200;

  /* Interrupt Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fabric_mac.interrupt_reg, sizeof(uint32) * 0x3c00, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.interrupt_reg.int_reg1), sizeof(uint32) * 0x3c00, sizeof(uint32) * 0x0200, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.interrupt_reg.int_reg2), sizeof(uint32) * 0x3c00, sizeof(uint32) * 0x0200, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.interrupt_reg.int_reg3), sizeof(uint32) * 0x3c00, sizeof(uint32) * 0x0200, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.interrupt_reg.int_reg4), sizeof(uint32) * 0x3c00, sizeof(uint32) * 0x0200, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.interrupt_reg.int_reg5), sizeof(uint32) * 0x3c00, sizeof(uint32) * 0x0200, 4, 4);

  /* Interrupt Register1 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fabric_mac.interrupt_1_reg, sizeof(uint32) * 0x3c01, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.interrupt_1_reg.rx_crcerr_n_int), sizeof(uint32) * 0x3c01, sizeof(uint32) * 0x0200, 11, 0);

  /*
   *	CAUTION: the following register has in practice a different appearance (Alignment with Soc_petra-A).
   */
  /* Interrupt Register5 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fabric_mac.interrupt_5_reg, sizeof(uint32) * 0x3c01, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.interrupt_5_reg.wrong_size_n_int), sizeof(uint32) * 0x3c01, sizeof(uint32) * 0x0200, 23, 12);

  /* Interrupt Register2 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fabric_mac.interrupt_2_reg, sizeof(uint32) * 0x3c02, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.interrupt_2_reg.los_int), sizeof(uint32) * 0x3c02, sizeof(uint32) * 0x0200, 11, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.interrupt_2_reg.rx_mis_aerr_n_int), sizeof(uint32) * 0x3c02, sizeof(uint32) * 0x0200, 23, 12);

  /* Interrupt Register3 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fabric_mac.interrupt_3_reg, sizeof(uint32) * 0x3c03, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.interrupt_3_reg.lnklvl_age_n_int), sizeof(uint32) * 0x3c03, sizeof(uint32) * 0x0200, 11, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.interrupt_3_reg.lnklvl_halt_n_int), sizeof(uint32) * 0x3c03, sizeof(uint32) * 0x0200, 23, 12);

  /* Interrupt Register4 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fabric_mac.interrupt_4_reg, sizeof(uint32) * 0x3c04, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.interrupt_4_reg.oof_int), sizeof(uint32) * 0x3c04, sizeof(uint32) * 0x0200, 11, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.interrupt_4_reg.dec_err_int), sizeof(uint32) * 0x3c04, sizeof(uint32) * 0x0200, 23, 12);

  /* Interrupt Register6 - Rename */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fabric_mac.interrupt_6_reg, sizeof(uint32) * 0x3c05, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.interrupt_6_reg.transmit_err_int), sizeof(uint32) * 0x3c05, sizeof(uint32) * 0x0200, 11, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.interrupt_6_reg.rx_ctrl_overflow_int), sizeof(uint32) * 0x3c05, sizeof(uint32) * 0x0200, 23, 12);

  /* Interrupt Mask Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fabric_mac.interrupt_mask_reg, sizeof(uint32) * 0x3c10, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.interrupt_mask_reg.int_reg1_int_mask), sizeof(uint32) * 0x3c10, sizeof(uint32) * 0x0200, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.interrupt_mask_reg.int_reg2_int_mask), sizeof(uint32) * 0x3c10, sizeof(uint32) * 0x0200, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.interrupt_mask_reg.int_reg3_int_mask), sizeof(uint32) * 0x3c10, sizeof(uint32) * 0x0200, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.interrupt_mask_reg.int_reg4_int_mask), sizeof(uint32) * 0x3c10, sizeof(uint32) * 0x0200, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.interrupt_mask_reg.int_reg5_int_mask), sizeof(uint32) * 0x3c10, sizeof(uint32) * 0x0200, 4, 4);

  /* Interrupt Mask Register1 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fabric_mac.interrupt_mask_1_reg, sizeof(uint32) * 0x3c11, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.interrupt_mask_1_reg.rx_crcerr_n_int_mask), sizeof(uint32) * 0x3c11, sizeof(uint32) * 0x0200, 11, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.interrupt_mask_1_reg.wrong_size_int_mask), sizeof(uint32) * 0x3c11, sizeof(uint32) * 0x0200, 23, 12);

  /* Interrupt Mask Register2 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fabric_mac.interrupt_mask_2_reg, sizeof(uint32) * 0x3c12, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.interrupt_mask_2_reg.los_int_mask), sizeof(uint32) * 0x3c12, sizeof(uint32) * 0x0200, 11, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.interrupt_mask_2_reg.rx_mis_aerr_n_int_mask), sizeof(uint32) * 0x3c12, sizeof(uint32) * 0x0200, 23, 12);

  /* Interrupt Mask Register3 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fabric_mac.interrupt_mask_3_reg, sizeof(uint32) * 0x3c13, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.interrupt_mask_3_reg.lnklvl_age_n_int_mask), sizeof(uint32) * 0x3c13, sizeof(uint32) * 0x0200, 11, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.interrupt_mask_3_reg.lnklvl_halt_n_int_mask), sizeof(uint32) * 0x3c13, sizeof(uint32) * 0x0200, 23, 12);

  /* Interrupt Mask Register4 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fabric_mac.interrupt_mask_4_reg, sizeof(uint32) * 0x3c14, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.interrupt_mask_4_reg.oof_int_mask), sizeof(uint32) * 0x3c14, sizeof(uint32) * 0x0200, 11, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.interrupt_mask_4_reg.dec_err_int_mask), sizeof(uint32) * 0x3c14, sizeof(uint32) * 0x0200, 23, 12);

  /* Interrupt Mask Register5 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fabric_mac.interrupt_mask_5_reg, sizeof(uint32) * 0x3c15, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.interrupt_mask_5_reg.transmit_err_int_mask), sizeof(uint32) * 0x3c15, sizeof(uint32) * 0x0200, 11, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.interrupt_mask_5_reg.rx_ctrl_overflow_int_mask), sizeof(uint32) * 0x3c15, sizeof(uint32) * 0x0200, 23, 12);

  /* Per-SerDes link registers */
  for (fld_idx = 0; fld_idx < SOC_PB_NOF_PER_LINK_REGS; fld_idx ++)
  {
    /*Loopback And Link Level Flow Control Enable Register */
    /*
     *	CAUTION: the following register has in practice a different appearance (Alignment with Soc_petra-A).
     */
    SOC_PB_DB_REG_SET(Soc_pb_regs.fabric_mac.loopback_and_link_level_flow_control_enable_reg[fld_idx], sizeof(uint32) * 0x3c16, sizeof(uint32) * 0x0200);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.loopback_and_link_level_flow_control_enable_reg[fld_idx].lcl_lpbk_on), sizeof(uint32) * 0x3c16, sizeof(uint32) * 0x0200, (0 + fld_idx), (0 + fld_idx));
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.loopback_and_link_level_flow_control_enable_reg[fld_idx].double_rate_en), sizeof(uint32) * 0x3c16, sizeof(uint32) * 0x0200, (12 + fld_idx), (12 + fld_idx));
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.loopback_and_link_level_flow_control_enable_reg[fld_idx].lnk_lvl_fc_tx_en), sizeof(uint32) * 0x3c17, sizeof(uint32) * 0x0200, (0 + fld_idx), (0 + fld_idx));
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.loopback_and_link_level_flow_control_enable_reg[fld_idx].lnk_lvl_fc_rx_en), sizeof(uint32) * 0x3c17, sizeof(uint32) * 0x0200, (12 + fld_idx), (12 + fld_idx));
  }

  /* Cntrl Intrlvd Mode Reg */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fabric_mac.cntrl_intrlvd_mode_reg, sizeof(uint32) * 0x3c18, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.cntrl_intrlvd_mode_reg.cntrl_intrlvd_mode), sizeof(uint32) * 0x3c18, sizeof(uint32) * 0x0200, 11, 0);

  /* General Configuration Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fabric_mac.enablers_reg, sizeof(uint32) * 0x3c60, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.enablers_reg.enable_serial_link), sizeof(uint32) * 0x3c60, sizeof(uint32) * 0x0200, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.enablers_reg.del_crcerr_cell), sizeof(uint32) * 0x3c60, sizeof(uint32) * 0x0200, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.enablers_reg.del_tdmcrcerr_cel), sizeof(uint32) * 0x3c60, sizeof(uint32) * 0x0200, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.enablers_reg.del_data_cell_lb), sizeof(uint32) * 0x3c60, sizeof(uint32) * 0x0200, 8, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.enablers_reg.del_fscr_cell_lb), sizeof(uint32) * 0x3c60, sizeof(uint32) * 0x0200, 9, 9);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.enablers_reg.del_allcells_lb), sizeof(uint32) * 0x3c60, sizeof(uint32) * 0x0200, 10, 10);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.enablers_reg.del_wrong_size_cell), sizeof(uint32) * 0x3c60, sizeof(uint32) * 0x0200, 11, 11);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.enablers_reg.tx_cnt_cfg), sizeof(uint32) * 0x3c60, sizeof(uint32) * 0x0200, 18, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.enablers_reg.rx_cnt_cfg), sizeof(uint32) * 0x3c60, sizeof(uint32) * 0x0200, 21, 19);

  /* Leaky Bucket Control Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fabric_mac.leaky_bucket_control_reg, sizeof(uint32) * 0x3c61, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.leaky_bucket_control_reg.bkt_fill_rate), sizeof(uint32) * 0x3c61, sizeof(uint32) * 0x0200, 3, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.leaky_bucket_control_reg.bkt_link_up_th), sizeof(uint32) * 0x3c61, sizeof(uint32) * 0x0200, 9, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.leaky_bucket_control_reg.bkt_link_dn_th), sizeof(uint32) * 0x3c61, sizeof(uint32) * 0x0200, 17, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.leaky_bucket_control_reg.sig_det_bkt_rst_ena), sizeof(uint32) * 0x3c61, sizeof(uint32) * 0x0200, 28, 28);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.leaky_bucket_control_reg.align_lck_bkt_rst_ena), sizeof(uint32) * 0x3c61, sizeof(uint32) * 0x0200, 30, 30);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.leaky_bucket_control_reg.fec_decoder_oof_rst_ena), sizeof(uint32) * 0x3c61, sizeof(uint32) * 0x0200, 31, 31);

  /* Control Cell Burst Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fabric_mac.control_cell_burst_and_tdmreg_reg, sizeof(uint32) * 0x3c62, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.control_cell_burst_and_tdmreg_reg.cntrl_burst_period), sizeof(uint32) * 0x3c62, sizeof(uint32) * 0x0200, 7, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.control_cell_burst_and_tdmreg_reg.max_cntrl_cell_burst), sizeof(uint32) * 0x3c62, sizeof(uint32) * 0x0200, 10, 9);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.control_cell_burst_and_tdmreg_reg.cntrl_cell_char), sizeof(uint32) * 0x3c62, sizeof(uint32) * 0x0200, 19, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.control_cell_burst_and_tdmreg_reg.tdmfragment_number), sizeof(uint32) * 0x3c62, sizeof(uint32) * 0x0200, 28, 20);

  /* Receive Reset Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fabric_mac.receive_reset_reg, sizeof(uint32) * 0x3c63, sizeof(uint32) * 0x0200);
  for(fld_idx = 0; fld_idx < SOC_PB_NOF_PER_LINK_REGS; fld_idx++)
  {
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.receive_reset_reg.fmacrx_rst_n[fld_idx]), sizeof(uint32) * 0x3c63, sizeof(uint32) * 0x0200, (0 + fld_idx), (0 + fld_idx));

    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.receive_reset_reg.fmactx_rst_n[fld_idx]), sizeof(uint32) * 0x3c63, sizeof(uint32) * 0x0200, (16 + fld_idx), (16 + fld_idx));
  }

  /* Link Level Flow Control And Comma Configuration Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fabric_mac.link_level_flow_control_and_comma_configuration_reg, sizeof(uint32) * 0x3c64, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.link_level_flow_control_and_comma_configuration_reg.lnk_lvl_age_prd), sizeof(uint32) * 0x3c64, sizeof(uint32) * 0x0200, 3, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.link_level_flow_control_and_comma_configuration_reg.lnk_lvl_frag_num), sizeof(uint32) * 0x3c64, sizeof(uint32) * 0x0200, 12, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.link_level_flow_control_and_comma_configuration_reg.cm_brst_size), sizeof(uint32) * 0x3c64, sizeof(uint32) * 0x0200, 23, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.link_level_flow_control_and_comma_configuration_reg.cm_tx_period), sizeof(uint32) * 0x3c64, sizeof(uint32) * 0x0200, 28, 24);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.link_level_flow_control_and_comma_configuration_reg.cm_tx_byte_mode), sizeof(uint32) * 0x3c64, sizeof(uint32) * 0x0200, 31, 31);

  /* Forward Error Correction Enabler */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fabric_mac.forward_error_correction_enabler_reg, sizeof(uint32) * 0x3c65, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.forward_error_correction_enabler_reg.use_fec), sizeof(uint32) * 0x3c65, sizeof(uint32) * 0x0200, 11, 0);

  /* Forward Error Correction Configuration */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fabric_mac.forward_error_correction_configuration_reg, sizeof(uint32) * 0x3c66, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.forward_error_correction_configuration_reg.fec_encoder_fec_inhibit), sizeof(uint32) * 0x3c66, sizeof(uint32) * 0x0200, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.forward_error_correction_configuration_reg.fec_encoder_scr_inhibit), sizeof(uint32) * 0x3c66, sizeof(uint32) * 0x0200, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.forward_error_correction_configuration_reg.fec_decoder_fec_inhibit), sizeof(uint32) * 0x3c66, sizeof(uint32) * 0x0200, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.forward_error_correction_configuration_reg.fec_decoder_scr_inhibit), sizeof(uint32) * 0x3c66, sizeof(uint32) * 0x0200, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.forward_error_correction_configuration_reg.fec_decoder_ec_inhibit), sizeof(uint32) * 0x3c66, sizeof(uint32) * 0x0200, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.forward_error_correction_configuration_reg.fec_decoder_az_inhibit), sizeof(uint32) * 0x3c66, sizeof(uint32) * 0x0200, 5, 5);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.forward_error_correction_configuration_reg.fec_decoder_if_count), sizeof(uint32) * 0x3c66, sizeof(uint32) * 0x0200, 11, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.forward_error_correction_configuration_reg.fec_decoder_of_count), sizeof(uint32) * 0x3c66, sizeof(uint32) * 0x0200, 19, 12);

  /* Leaky Bucket0 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fabric_mac.leaky_bucket_reg[0], sizeof(uint32) * 0x3c74, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.leaky_bucket_reg[0].lky_bkt_value), sizeof(uint32) * 0x3c74, sizeof(uint32) * 0x0200, 5, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.leaky_bucket_reg[0].rx_good_cell_cnt), sizeof(uint32) * 0x3c74, sizeof(uint32) * 0x0200, 19, 8);

  /* Leaky Bucket1 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fabric_mac.leaky_bucket_reg[1], sizeof(uint32) * 0x3c75, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.leaky_bucket_reg[1].lky_bkt_value), sizeof(uint32) * 0x3c75, sizeof(uint32) * 0x0200, 5, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.leaky_bucket_reg[1].rx_good_cell_cnt), sizeof(uint32) * 0x3c75, sizeof(uint32) * 0x0200, 19, 8);

  /* Leaky Bucket2 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fabric_mac.leaky_bucket_reg[2], sizeof(uint32) * 0x3c76, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.leaky_bucket_reg[2].lky_bkt_value), sizeof(uint32) * 0x3c76, sizeof(uint32) * 0x0200, 5, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.leaky_bucket_reg[2].rx_good_cell_cnt), sizeof(uint32) * 0x3c76, sizeof(uint32) * 0x0200, 19, 8);

  /* Leaky Bucket3 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fabric_mac.leaky_bucket_reg[3], sizeof(uint32) * 0x3c77, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.leaky_bucket_reg[3].lky_bkt_value), sizeof(uint32) * 0x3c77, sizeof(uint32) * 0x0200, 5, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.leaky_bucket_reg[3].rx_good_cell_cnt), sizeof(uint32) * 0x3c77, sizeof(uint32) * 0x0200, 19, 8);

  /* Leaky Bucket4 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fabric_mac.leaky_bucket_reg[4], sizeof(uint32) * 0x3c78, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.leaky_bucket_reg[4].lky_bkt_value), sizeof(uint32) * 0x3c78, sizeof(uint32) * 0x0200, 5, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.leaky_bucket_reg[4].rx_good_cell_cnt), sizeof(uint32) * 0x3c78, sizeof(uint32) * 0x0200, 19, 8);

  /* Leaky Bucket5 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fabric_mac.leaky_bucket_reg[5], sizeof(uint32) * 0x3c79, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.leaky_bucket_reg[5].lky_bkt_value), sizeof(uint32) * 0x3c79, sizeof(uint32) * 0x0200, 5, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.leaky_bucket_reg[5].rx_good_cell_cnt), sizeof(uint32) * 0x3c79, sizeof(uint32) * 0x0200, 19, 8);

  /* Leaky Bucket6 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fabric_mac.leaky_bucket_reg[6], sizeof(uint32) * 0x3c7a, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.leaky_bucket_reg[6].lky_bkt_value), sizeof(uint32) * 0x3c7a, sizeof(uint32) * 0x0200, 5, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.leaky_bucket_reg[6].rx_good_cell_cnt), sizeof(uint32) * 0x3c7a, sizeof(uint32) * 0x0200, 19, 8);

  /* Leaky Bucket7 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fabric_mac.leaky_bucket_reg[7], sizeof(uint32) * 0x3c7b, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.leaky_bucket_reg[7].lky_bkt_value), sizeof(uint32) * 0x3c7b, sizeof(uint32) * 0x0200, 5, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.leaky_bucket_reg[7].rx_good_cell_cnt), sizeof(uint32) * 0x3c7b, sizeof(uint32) * 0x0200, 19, 8);

  /* Leaky Bucket8 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fabric_mac.leaky_bucket_reg[8], sizeof(uint32) * 0x3c7c, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.leaky_bucket_reg[8].lky_bkt_value), sizeof(uint32) * 0x3c7c, sizeof(uint32) * 0x0200, 5, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.leaky_bucket_reg[8].rx_good_cell_cnt), sizeof(uint32) * 0x3c7c, sizeof(uint32) * 0x0200, 19, 8);

  /* Leaky Bucket9 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fabric_mac.leaky_bucket_reg[9], sizeof(uint32) * 0x3c7d, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.leaky_bucket_reg[9].lky_bkt_value), sizeof(uint32) * 0x3c7d, sizeof(uint32) * 0x0200, 5, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.leaky_bucket_reg[9].rx_good_cell_cnt), sizeof(uint32) * 0x3c7d, sizeof(uint32) * 0x0200, 19, 8);

  /* Leaky Bucket10 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fabric_mac.leaky_bucket_reg[10], sizeof(uint32) * 0x3c7e, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.leaky_bucket_reg[10].lky_bkt_value), sizeof(uint32) * 0x3c7e, sizeof(uint32) * 0x0200, 5, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.leaky_bucket_reg[10].rx_good_cell_cnt), sizeof(uint32) * 0x3c7e, sizeof(uint32) * 0x0200, 19, 8);

  /* Leaky Bucket11 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fabric_mac.leaky_bucket_reg[11], sizeof(uint32) * 0x3c7f, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.leaky_bucket_reg[11].lky_bkt_value), sizeof(uint32) * 0x3c7f, sizeof(uint32) * 0x0200, 5, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.leaky_bucket_reg[11].rx_good_cell_cnt), sizeof(uint32) * 0x3c7f, sizeof(uint32) * 0x0200, 19, 8);

  /* Transmit Cell Counters0 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fabric_mac.transmit_cell_counters_reg[0], sizeof(uint32) * 0x3c80, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.transmit_cell_counters_reg[0].tx_cell_cnt_n), sizeof(uint32) * 0x3c80, sizeof(uint32) * 0x0200, 14, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.transmit_cell_counters_reg[0].tx_cell_cnt_novf), sizeof(uint32) * 0x3c80, sizeof(uint32) * 0x0200, 15, 15);

  /* Transmit Cell Counters1 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fabric_mac.transmit_cell_counters_reg[1], sizeof(uint32) * 0x3c81, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.transmit_cell_counters_reg[1].tx_cell_cnt_n), sizeof(uint32) * 0x3c81, sizeof(uint32) * 0x0200, 14, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.transmit_cell_counters_reg[1].tx_cell_cnt_novf), sizeof(uint32) * 0x3c81, sizeof(uint32) * 0x0200, 15, 15);

  /* Transmit Cell Counters2 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fabric_mac.transmit_cell_counters_reg[2], sizeof(uint32) * 0x3c82, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.transmit_cell_counters_reg[2].tx_cell_cnt_n), sizeof(uint32) * 0x3c82, sizeof(uint32) * 0x0200, 14, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.transmit_cell_counters_reg[2].tx_cell_cnt_novf), sizeof(uint32) * 0x3c82, sizeof(uint32) * 0x0200, 15, 15);

  /* Transmit Cell Counters3 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fabric_mac.transmit_cell_counters_reg[3], sizeof(uint32) * 0x3c83, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.transmit_cell_counters_reg[3].tx_cell_cnt_n), sizeof(uint32) * 0x3c83, sizeof(uint32) * 0x0200, 14, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.transmit_cell_counters_reg[3].tx_cell_cnt_novf), sizeof(uint32) * 0x3c83, sizeof(uint32) * 0x0200, 15, 15);

  /* Transmit Cell Counters4 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fabric_mac.transmit_cell_counters_reg[4], sizeof(uint32) * 0x3c84, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.transmit_cell_counters_reg[4].tx_cell_cnt_n), sizeof(uint32) * 0x3c84, sizeof(uint32) * 0x0200, 14, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.transmit_cell_counters_reg[4].tx_cell_cnt_novf), sizeof(uint32) * 0x3c84, sizeof(uint32) * 0x0200, 15, 15);

  /* Transmit Cell Counters5 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fabric_mac.transmit_cell_counters_reg[5], sizeof(uint32) * 0x3c85, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.transmit_cell_counters_reg[5].tx_cell_cnt_n), sizeof(uint32) * 0x3c85, sizeof(uint32) * 0x0200, 14, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.transmit_cell_counters_reg[5].tx_cell_cnt_novf), sizeof(uint32) * 0x3c85, sizeof(uint32) * 0x0200, 15, 15);

  /* Transmit Cell Counters6 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fabric_mac.transmit_cell_counters_reg[6], sizeof(uint32) * 0x3c86, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.transmit_cell_counters_reg[6].tx_cell_cnt_n), sizeof(uint32) * 0x3c86, sizeof(uint32) * 0x0200, 14, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.transmit_cell_counters_reg[6].tx_cell_cnt_novf), sizeof(uint32) * 0x3c86, sizeof(uint32) * 0x0200, 15, 15);

  /* Transmit Cell Counters7 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fabric_mac.transmit_cell_counters_reg[7], sizeof(uint32) * 0x3c87, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.transmit_cell_counters_reg[7].tx_cell_cnt_n), sizeof(uint32) * 0x3c87, sizeof(uint32) * 0x0200, 14, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.transmit_cell_counters_reg[7].tx_cell_cnt_novf), sizeof(uint32) * 0x3c87, sizeof(uint32) * 0x0200, 15, 15);

  /* Transmit Cell Counters8 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fabric_mac.transmit_cell_counters_reg[8], sizeof(uint32) * 0x3c88, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.transmit_cell_counters_reg[8].tx_cell_cnt_n), sizeof(uint32) * 0x3c88, sizeof(uint32) * 0x0200, 14, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.transmit_cell_counters_reg[8].tx_cell_cnt_novf), sizeof(uint32) * 0x3c88, sizeof(uint32) * 0x0200, 15, 15);

  /* Transmit Cell Counters9 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fabric_mac.transmit_cell_counters_reg[9], sizeof(uint32) * 0x3c89, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.transmit_cell_counters_reg[9].tx_cell_cnt_n), sizeof(uint32) * 0x3c89, sizeof(uint32) * 0x0200, 14, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.transmit_cell_counters_reg[9].tx_cell_cnt_novf), sizeof(uint32) * 0x3c89, sizeof(uint32) * 0x0200, 15, 15);

  /* Transmit Cell Counters10 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fabric_mac.transmit_cell_counters_reg[10], sizeof(uint32) * 0x3c8a, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.transmit_cell_counters_reg[10].tx_cell_cnt_n), sizeof(uint32) * 0x3c8a, sizeof(uint32) * 0x0200, 14, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.transmit_cell_counters_reg[10].tx_cell_cnt_novf), sizeof(uint32) * 0x3c8a, sizeof(uint32) * 0x0200, 15, 15);

  /* Transmit Cell Counters11 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fabric_mac.transmit_cell_counters_reg[11], sizeof(uint32) * 0x3c8b, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.transmit_cell_counters_reg[11].tx_cell_cnt_n), sizeof(uint32) * 0x3c8b, sizeof(uint32) * 0x0200, 14, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.transmit_cell_counters_reg[11].tx_cell_cnt_novf), sizeof(uint32) * 0x3c8b, sizeof(uint32) * 0x0200, 15, 15);

  /* CRCError Counter0 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fabric_mac.crcerror_counter_reg[0], sizeof(uint32) * 0x3c8c, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.crcerror_counter_reg[0].crcerr_cnt), sizeof(uint32) * 0x3c8c, sizeof(uint32) * 0x0200, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.crcerror_counter_reg[0].crcerr_cnt_ovf), sizeof(uint32) * 0x3c8c, sizeof(uint32) * 0x0200, 31, 31);

  /* CRCError Counter1 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fabric_mac.crcerror_counter_reg[1], sizeof(uint32) * 0x3c8d, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.crcerror_counter_reg[1].crcerr_cnt), sizeof(uint32) * 0x3c8d, sizeof(uint32) * 0x0200, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.crcerror_counter_reg[1].crcerr_cnt_ovf), sizeof(uint32) * 0x3c8d, sizeof(uint32) * 0x0200, 31, 31);

  /* CRCError Counter2 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fabric_mac.crcerror_counter_reg[2], sizeof(uint32) * 0x3c8e, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.crcerror_counter_reg[2].crcerr_cnt), sizeof(uint32) * 0x3c8e, sizeof(uint32) * 0x0200, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.crcerror_counter_reg[2].crcerr_cnt_ovf), sizeof(uint32) * 0x3c8e, sizeof(uint32) * 0x0200, 31, 31);

  /* CRCError Counter3 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fabric_mac.crcerror_counter_reg[3], sizeof(uint32) * 0x3c8f, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.crcerror_counter_reg[3].crcerr_cnt), sizeof(uint32) * 0x3c8f, sizeof(uint32) * 0x0200, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.crcerror_counter_reg[3].crcerr_cnt_ovf), sizeof(uint32) * 0x3c8f, sizeof(uint32) * 0x0200, 31, 31);

  /* CRCError Counter4 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fabric_mac.crcerror_counter_reg[4], sizeof(uint32) * 0x3c90, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.crcerror_counter_reg[4].crcerr_cnt), sizeof(uint32) * 0x3c90, sizeof(uint32) * 0x0200, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.crcerror_counter_reg[4].crcerr_cnt_ovf), sizeof(uint32) * 0x3c90, sizeof(uint32) * 0x0200, 31, 31);

  /* CRCError Counter5 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fabric_mac.crcerror_counter_reg[5], sizeof(uint32) * 0x3c91, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.crcerror_counter_reg[5].crcerr_cnt), sizeof(uint32) * 0x3c91, sizeof(uint32) * 0x0200, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.crcerror_counter_reg[5].crcerr_cnt_ovf), sizeof(uint32) * 0x3c91, sizeof(uint32) * 0x0200, 31, 31);

  /* CRCError Counter6 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fabric_mac.crcerror_counter_reg[6], sizeof(uint32) * 0x3c92, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.crcerror_counter_reg[6].crcerr_cnt), sizeof(uint32) * 0x3c92, sizeof(uint32) * 0x0200, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.crcerror_counter_reg[6].crcerr_cnt_ovf), sizeof(uint32) * 0x3c92, sizeof(uint32) * 0x0200, 31, 31);

  /* CRCError Counter7 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fabric_mac.crcerror_counter_reg[7], sizeof(uint32) * 0x3c93, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.crcerror_counter_reg[7].crcerr_cnt), sizeof(uint32) * 0x3c93, sizeof(uint32) * 0x0200, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.crcerror_counter_reg[7].crcerr_cnt_ovf), sizeof(uint32) * 0x3c93, sizeof(uint32) * 0x0200, 31, 31);

  /* CRCError Counter8 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fabric_mac.crcerror_counter_reg[8], sizeof(uint32) * 0x3c94, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.crcerror_counter_reg[8].crcerr_cnt), sizeof(uint32) * 0x3c94, sizeof(uint32) * 0x0200, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.crcerror_counter_reg[8].crcerr_cnt_ovf), sizeof(uint32) * 0x3c94, sizeof(uint32) * 0x0200, 31, 31);

  /* CRCError Counter9 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fabric_mac.crcerror_counter_reg[9], sizeof(uint32) * 0x3c95, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.crcerror_counter_reg[9].crcerr_cnt), sizeof(uint32) * 0x3c95, sizeof(uint32) * 0x0200, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.crcerror_counter_reg[9].crcerr_cnt_ovf), sizeof(uint32) * 0x3c95, sizeof(uint32) * 0x0200, 31, 31);

  /* CRCError Counter10 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fabric_mac.crcerror_counter_reg[10], sizeof(uint32) * 0x3c96, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.crcerror_counter_reg[10].crcerr_cnt), sizeof(uint32) * 0x3c96, sizeof(uint32) * 0x0200, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.crcerror_counter_reg[10].crcerr_cnt_ovf), sizeof(uint32) * 0x3c96, sizeof(uint32) * 0x0200, 31, 31);

  /* CRCError Counter11 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fabric_mac.crcerror_counter_reg[11], sizeof(uint32) * 0x3c97, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.crcerror_counter_reg[11].crcerr_cnt), sizeof(uint32) * 0x3c97, sizeof(uint32) * 0x0200, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.crcerror_counter_reg[11].crcerr_cnt_ovf), sizeof(uint32) * 0x3c97, sizeof(uint32) * 0x0200, 31, 31);

  /* Fec Trasmittion Error Counter0 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fabric_mac.fec_transmission_error_counter_reg[0], sizeof(uint32) * 0x3c98, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.fec_transmission_error_counter_reg[0].tran_err_cnt), sizeof(uint32) * 0x3c98, sizeof(uint32) * 0x0200, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.fec_transmission_error_counter_reg[0].tran_err_cnt_ovf), sizeof(uint32) * 0x3c98, sizeof(uint32) * 0x0200, 31, 31);

  /* Fec Trasmittion Error Counter1 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fabric_mac.fec_transmission_error_counter_reg[1], sizeof(uint32) * 0x3c99, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.fec_transmission_error_counter_reg[1].tran_err_cnt), sizeof(uint32) * 0x3c99, sizeof(uint32) * 0x0200, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.fec_transmission_error_counter_reg[1].tran_err_cnt_ovf), sizeof(uint32) * 0x3c99, sizeof(uint32) * 0x0200, 31, 31);

  /* Fec Trasmittion Error Counter2 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fabric_mac.fec_transmission_error_counter_reg[2], sizeof(uint32) * 0x3c9a, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.fec_transmission_error_counter_reg[2].tran_err_cnt), sizeof(uint32) * 0x3c9a, sizeof(uint32) * 0x0200, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.fec_transmission_error_counter_reg[2].tran_err_cnt_ovf), sizeof(uint32) * 0x3c9a, sizeof(uint32) * 0x0200, 31, 31);

  /* Fec Trasmittion Error Counter3 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fabric_mac.fec_transmission_error_counter_reg[3], sizeof(uint32) * 0x3c9b, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.fec_transmission_error_counter_reg[3].tran_err_cnt), sizeof(uint32) * 0x3c9b, sizeof(uint32) * 0x0200, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.fec_transmission_error_counter_reg[3].tran_err_cnt_ovf), sizeof(uint32) * 0x3c9b, sizeof(uint32) * 0x0200, 31, 31);

  /* Fec Trasmittion Error Counter4 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fabric_mac.fec_transmission_error_counter_reg[4], sizeof(uint32) * 0x3c9c, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.fec_transmission_error_counter_reg[4].tran_err_cnt), sizeof(uint32) * 0x3c9c, sizeof(uint32) * 0x0200, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.fec_transmission_error_counter_reg[4].tran_err_cnt_ovf), sizeof(uint32) * 0x3c9c, sizeof(uint32) * 0x0200, 31, 31);

  /* Fec Trasmittion Error Counter5 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fabric_mac.fec_transmission_error_counter_reg[5], sizeof(uint32) * 0x3c9d, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.fec_transmission_error_counter_reg[5].tran_err_cnt), sizeof(uint32) * 0x3c9d, sizeof(uint32) * 0x0200, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.fec_transmission_error_counter_reg[5].tran_err_cnt_ovf), sizeof(uint32) * 0x3c9d, sizeof(uint32) * 0x0200, 31, 31);

  /* Fec Trasmittion Error Counter6 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fabric_mac.fec_transmission_error_counter_reg[6], sizeof(uint32) * 0x3c9e, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.fec_transmission_error_counter_reg[6].tran_err_cnt), sizeof(uint32) * 0x3c9e, sizeof(uint32) * 0x0200, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.fec_transmission_error_counter_reg[6].tran_err_cnt_ovf), sizeof(uint32) * 0x3c9e, sizeof(uint32) * 0x0200, 31, 31);

  /* Fec Trasmittion Error Counter7 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fabric_mac.fec_transmission_error_counter_reg[7], sizeof(uint32) * 0x3c9f, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.fec_transmission_error_counter_reg[7].tran_err_cnt), sizeof(uint32) * 0x3c9f, sizeof(uint32) * 0x0200, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.fec_transmission_error_counter_reg[7].tran_err_cnt_ovf), sizeof(uint32) * 0x3c9f, sizeof(uint32) * 0x0200, 31, 31);

  /* Fec Trasmittion Error Counter8 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fabric_mac.fec_transmission_error_counter_reg[8], sizeof(uint32) * 0x3ca0, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.fec_transmission_error_counter_reg[8].tran_err_cnt), sizeof(uint32) * 0x3ca0, sizeof(uint32) * 0x0200, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.fec_transmission_error_counter_reg[8].tran_err_cnt_ovf), sizeof(uint32) * 0x3ca0, sizeof(uint32) * 0x0200, 31, 31);

  /* Fec Trasmittion Error Counter9 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fabric_mac.fec_transmission_error_counter_reg[9], sizeof(uint32) * 0x3ca1, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.fec_transmission_error_counter_reg[9].tran_err_cnt), sizeof(uint32) * 0x3ca1, sizeof(uint32) * 0x0200, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.fec_transmission_error_counter_reg[9].tran_err_cnt_ovf), sizeof(uint32) * 0x3ca1, sizeof(uint32) * 0x0200, 31, 31);

  /* Fec Trasmittion Error Counter10 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fabric_mac.fec_transmission_error_counter_reg[10], sizeof(uint32) * 0x3ca2, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.fec_transmission_error_counter_reg[10].tran_err_cnt), sizeof(uint32) * 0x3ca2, sizeof(uint32) * 0x0200, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.fec_transmission_error_counter_reg[10].tran_err_cnt_ovf), sizeof(uint32) * 0x3ca2, sizeof(uint32) * 0x0200, 31, 31);

  /* Fec Trasmittion Error Counter11 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.fabric_mac.fec_transmission_error_counter_reg[11], sizeof(uint32) * 0x3ca3, sizeof(uint32) * 0x0200);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.fec_transmission_error_counter_reg[11].tran_err_cnt), sizeof(uint32) * 0x3ca3, sizeof(uint32) * 0x0200, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.fabric_mac.fec_transmission_error_counter_reg[11].tran_err_cnt_ovf), sizeof(uint32) * 0x3ca3, sizeof(uint32) * 0x0200, 31, 31);
}

/* Block registers initialization: MSW */
STATIC void
  soc_pb_regs_init_MSW(void)
{
  Soc_pb_regs.msw.nof_instances = SOC_PB_BLK_NOF_INSTANCES_MSW;
  Soc_pb_regs.msw.addr.base = sizeof(uint32) * 0x4800;
  Soc_pb_regs.msw.addr.step = sizeof(uint32) * 0x0000;

  /* Interrupt Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.interrupt_reg, sizeof(uint32) * 0x4800, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.interrupt_reg.srd_interrupt), sizeof(uint32) * 0x4800, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.interrupt_reg.srd0_macro_interrupt), sizeof(uint32) * 0x4800, sizeof(uint32) * 0x0000, 16, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.interrupt_reg.srd1_macro_interrupt), sizeof(uint32) * 0x4800, sizeof(uint32) * 0x0000, 17, 17);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.interrupt_reg.srd2_macro_interrupt), sizeof(uint32) * 0x4800, sizeof(uint32) * 0x0000, 18, 18);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.interrupt_reg.srd3_macro_interrupt), sizeof(uint32) * 0x4800, sizeof(uint32) * 0x0000, 19, 19);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.interrupt_reg.srd_ipu_interrupt_group_a), sizeof(uint32) * 0x4800, sizeof(uint32) * 0x0000, 20, 20);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.interrupt_reg.srd_epb_interrupt_group_a), sizeof(uint32) * 0x4800, sizeof(uint32) * 0x0000, 21, 21);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.interrupt_reg.srd4_macro_interrupt), sizeof(uint32) * 0x4800, sizeof(uint32) * 0x0000, 24, 24);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.interrupt_reg.srd5_macro_interrupt), sizeof(uint32) * 0x4800, sizeof(uint32) * 0x0000, 25, 25);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.interrupt_reg.srd6_macro_interrupt), sizeof(uint32) * 0x4800, sizeof(uint32) * 0x0000, 26, 26);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.interrupt_reg.srd_ipu_interrupt_group_b), sizeof(uint32) * 0x4800, sizeof(uint32) * 0x0000, 27, 27);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.interrupt_reg.srd_epb_interrupt_group_b), sizeof(uint32) * 0x4800, sizeof(uint32) * 0x0000, 28, 28);

  /* Srd Lane Interrupt Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd_lane_interrupt_reg, sizeof(uint32) * 0x4801, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd_lane_interrupt_reg.srd_lane_interrupt), sizeof(uint32) * 0x4801, sizeof(uint32) * 0x0000, 27, 0);

  /* Interrupt Mask Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.interrupt_mask_reg, sizeof(uint32) * 0x4810, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.interrupt_mask_reg.srd_interrupt_mask), sizeof(uint32) * 0x4810, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.interrupt_mask_reg.srd0_macro_interrupt_mask), sizeof(uint32) * 0x4810, sizeof(uint32) * 0x0000, 16, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.interrupt_mask_reg.srd1_macro_interrupt_mask), sizeof(uint32) * 0x4810, sizeof(uint32) * 0x0000, 17, 17);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.interrupt_mask_reg.srd2_macro_interrupt_mask), sizeof(uint32) * 0x4810, sizeof(uint32) * 0x0000, 18, 18);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.interrupt_mask_reg.srd3_macro_interrupt_mask), sizeof(uint32) * 0x4810, sizeof(uint32) * 0x0000, 19, 19);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.interrupt_mask_reg.srd_ipu_interrupt_mask_group_a), sizeof(uint32) * 0x4810, sizeof(uint32) * 0x0000, 20, 20);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.interrupt_mask_reg.srd_epb_interrupt_group_amask), sizeof(uint32) * 0x4810, sizeof(uint32) * 0x0000, 21, 21);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.interrupt_mask_reg.srd4_macro_interrupt_mask), sizeof(uint32) * 0x4810, sizeof(uint32) * 0x0000, 24, 24);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.interrupt_mask_reg.srd5_macro_interrupt_mask), sizeof(uint32) * 0x4810, sizeof(uint32) * 0x0000, 25, 25);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.interrupt_mask_reg.srd6_macro_interrupt_mask), sizeof(uint32) * 0x4810, sizeof(uint32) * 0x0000, 26, 26);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.interrupt_mask_reg.srd_ipu_interrupt_mask_group_b), sizeof(uint32) * 0x4810, sizeof(uint32) * 0x0000, 27, 27);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.interrupt_mask_reg.srd_epb_interrupt_group_bmask), sizeof(uint32) * 0x4810, sizeof(uint32) * 0x0000, 28, 28);

  /* Srd Lane Interrupt Mask Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd_lane_interrupt_mask_reg, sizeof(uint32) * 0x4811, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd_lane_interrupt_mask_reg.srd_lane_interrupt_mask), sizeof(uint32) * 0x4811, sizeof(uint32) * 0x0000, 27, 0);

  /* Scif Control */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.scif_control_reg, sizeof(uint32) * 0x4860, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.scif_control_reg.scif_en), sizeof(uint32) * 0x4860, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.scif_control_reg.scif_asel_en), sizeof(uint32) * 0x4860, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.scif_control_reg.scif_asel_reset), sizeof(uint32) * 0x4860, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.scif_control_reg.scif_star_sel), sizeof(uint32) * 0x4860, sizeof(uint32) * 0x0000, 6, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.scif_control_reg.scif_macro_sel), sizeof(uint32) * 0x4860, sizeof(uint32) * 0x0000, 11, 8);

  /* Scif Status */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.scif_status_reg, sizeof(uint32) * 0x4861, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.scif_status_reg.scif_macro_sel_status), sizeof(uint32) * 0x4861, sizeof(uint32) * 0x0000, 2, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.scif_status_reg.scif_star_sel_status), sizeof(uint32) * 0x4861, sizeof(uint32) * 0x0000, 7, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.scif_status_reg.scif_asel_status), sizeof(uint32) * 0x4861, sizeof(uint32) * 0x0000, 8, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.scif_status_reg.scif_ext_en_status), sizeof(uint32) * 0x4861, sizeof(uint32) * 0x0000, 12, 12);

  /* Srd0 Ln0 Cfga */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd0_ln0_cfga_reg, sizeof(uint32) * 0x4900, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd0_ln0_cfga_reg.srd0_ln0_cfga), sizeof(uint32) * 0x4900, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd0 Ln0 Stat */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd0_ln0_stat_reg, sizeof(uint32) * 0x4901, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd0_ln0_stat_reg.srd0_ln0_stat), sizeof(uint32) * 0x4901, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd0 Ln0 Ebist */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd0_ln0_ebist_reg, sizeof(uint32) * 0x4902, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd0_ln0_ebist_reg.srd0_ln0_ebist), sizeof(uint32) * 0x4902, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd0 Ln1 Cfga */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd0_ln1_cfga_reg, sizeof(uint32) * 0x4904, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd0_ln1_cfga_reg.srd0_ln1_cfga), sizeof(uint32) * 0x4904, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd0 Ln1 Stat */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd0_ln1_stat_reg, sizeof(uint32) * 0x4905, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd0_ln1_stat_reg.srd0_ln1_stat), sizeof(uint32) * 0x4905, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd0 Ln1 Ebist */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd0_ln1_ebist_reg, sizeof(uint32) * 0x4906, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd0_ln1_ebist_reg.srd0_ln1_ebist), sizeof(uint32) * 0x4906, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd0 Ln2 Cfga */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd0_ln2_cfga_reg, sizeof(uint32) * 0x4908, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd0_ln2_cfga_reg.srd0_ln2_cfga), sizeof(uint32) * 0x4908, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd0 Ln2 Stat */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd0_ln2_stat_reg, sizeof(uint32) * 0x4909, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd0_ln2_stat_reg.srd0_ln2_stat), sizeof(uint32) * 0x4909, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd0 Ln2 Ebist */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd0_ln2_ebist_reg, sizeof(uint32) * 0x490a, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd0_ln2_ebist_reg.srd0_ln2_ebist), sizeof(uint32) * 0x490a, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd0 Ln3 Cfga */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd0_ln3_cfga_reg, sizeof(uint32) * 0x490c, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd0_ln3_cfga_reg.srd0_ln3_cfga), sizeof(uint32) * 0x490c, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd0 Ln3 Stat */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd0_ln3_stat_reg, sizeof(uint32) * 0x490d, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd0_ln3_stat_reg.srd0_ln3_stat), sizeof(uint32) * 0x490d, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd0 Ln3 Ebist */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd0_ln3_ebist_reg, sizeof(uint32) * 0x490e, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd0_ln3_ebist_reg.srd0_ln3_ebist), sizeof(uint32) * 0x490e, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd0 Cmu Cfga */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd0_cmu_cfga_reg, sizeof(uint32) * 0x4910, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd0_cmu_cfga_reg.srd0_cmu_cfga), sizeof(uint32) * 0x4910, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd0 Cmu Cfgb */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd0_cmu_cfgb_reg, sizeof(uint32) * 0x4911, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd0_cmu_cfgb_reg.srd0_cmu_cfgb), sizeof(uint32) * 0x4911, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd0 Cmu Stat */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd0_cmu_stat_reg, sizeof(uint32) * 0x4912, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd0_cmu_stat_reg.srd0_cmu_stat), sizeof(uint32) * 0x4912, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd1 Ln0 Cfga */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd1_ln0_cfga_reg, sizeof(uint32) * 0x4920, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd1_ln0_cfga_reg.srd1_ln0_cfga), sizeof(uint32) * 0x4920, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd1 Ln0 Stat */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd1_ln0_stat_reg, sizeof(uint32) * 0x4921, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd1_ln0_stat_reg.srd1_ln0_stat), sizeof(uint32) * 0x4921, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd1 Ln0 Ebist */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd1_ln0_ebist_reg, sizeof(uint32) * 0x4922, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd1_ln0_ebist_reg.srd1_ln0_ebist), sizeof(uint32) * 0x4922, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd1 Ln1 Cfga */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd1_ln1_cfga_reg, sizeof(uint32) * 0x4924, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd1_ln1_cfga_reg.srd1_ln1_cfga), sizeof(uint32) * 0x4924, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd1 Ln1 Stat */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd1_ln1_stat_reg, sizeof(uint32) * 0x4925, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd1_ln1_stat_reg.srd1_ln1_stat), sizeof(uint32) * 0x4925, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd1 Ln1 Ebist */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd1_ln1_ebist_reg, sizeof(uint32) * 0x4926, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd1_ln1_ebist_reg.srd1_ln1_ebist), sizeof(uint32) * 0x4926, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd1 Ln2 Cfga */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd1_ln2_cfga_reg, sizeof(uint32) * 0x4928, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd1_ln2_cfga_reg.srd1_ln2_cfga), sizeof(uint32) * 0x4928, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd1 Ln2 Stat */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd1_ln2_stat_reg, sizeof(uint32) * 0x4929, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd1_ln2_stat_reg.srd1_ln2_stat), sizeof(uint32) * 0x4929, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd1 Ln2 Ebist */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd1_ln2_ebist_reg, sizeof(uint32) * 0x492a, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd1_ln2_ebist_reg.srd1_ln2_ebist), sizeof(uint32) * 0x492a, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd1 Ln3 Cfga */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd1_ln3_cfga_reg, sizeof(uint32) * 0x492c, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd1_ln3_cfga_reg.srd1_ln3_cfga), sizeof(uint32) * 0x492c, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd1 Ln3 Stat */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd1_ln3_stat_reg, sizeof(uint32) * 0x492d, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd1_ln3_stat_reg.srd1_ln3_stat), sizeof(uint32) * 0x492d, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd1 Ln3 Ebist */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd1_ln3_ebist_reg, sizeof(uint32) * 0x492e, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd1_ln3_ebist_reg.srd1_ln3_ebist), sizeof(uint32) * 0x492e, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd1 Cmu Cfga */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd1_cmu_cfga_reg, sizeof(uint32) * 0x4930, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd1_cmu_cfga_reg.srd1_cmu_cfga), sizeof(uint32) * 0x4930, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd1 Cmu Cfgb */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd1_cmu_cfgb_reg, sizeof(uint32) * 0x4931, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd1_cmu_cfgb_reg.srd1_cmu_cfgb), sizeof(uint32) * 0x4931, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd1 Cmu Stat */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd1_cmu_stat_reg, sizeof(uint32) * 0x4932, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd1_cmu_stat_reg.srd1_cmu_stat), sizeof(uint32) * 0x4932, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd2 Ln0 Cfga */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd2_ln0_cfga_reg, sizeof(uint32) * 0x4940, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd2_ln0_cfga_reg.srd2_ln0_cfga), sizeof(uint32) * 0x4940, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd2 Ln0 Stat */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd2_ln0_stat_reg, sizeof(uint32) * 0x4941, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd2_ln0_stat_reg.srd2_ln0_stat), sizeof(uint32) * 0x4941, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd2 Ln0 Ebist */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd2_ln0_ebist_reg, sizeof(uint32) * 0x4942, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd2_ln0_ebist_reg.srd2_ln0_ebist), sizeof(uint32) * 0x4942, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd2 Ln1 Cfga */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd2_ln1_cfga_reg, sizeof(uint32) * 0x4944, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd2_ln1_cfga_reg.srd2_ln1_cfga), sizeof(uint32) * 0x4944, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd2 Ln1 Stat */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd2_ln1_stat_reg, sizeof(uint32) * 0x4945, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd2_ln1_stat_reg.srd2_ln1_stat), sizeof(uint32) * 0x4945, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd2 Ln1 Ebist */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd2_ln1_ebist_reg, sizeof(uint32) * 0x4946, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd2_ln1_ebist_reg.srd2_ln1_ebist), sizeof(uint32) * 0x4946, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd2 Ln2 Cfga */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd2_ln2_cfga_reg, sizeof(uint32) * 0x4948, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd2_ln2_cfga_reg.srd2_ln2_cfga), sizeof(uint32) * 0x4948, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd2 Ln2 Stat */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd2_ln2_stat_reg, sizeof(uint32) * 0x4949, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd2_ln2_stat_reg.srd2_ln2_stat), sizeof(uint32) * 0x4949, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd2 Ln2 Ebist */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd2_ln2_ebist_reg, sizeof(uint32) * 0x494a, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd2_ln2_ebist_reg.srd2_ln2_ebist), sizeof(uint32) * 0x494a, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd2 Ln3 Cfga */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd2_ln3_cfga_reg, sizeof(uint32) * 0x494c, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd2_ln3_cfga_reg.srd2_ln3_cfga), sizeof(uint32) * 0x494c, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd2 Ln3 Stat */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd2_ln3_stat_reg, sizeof(uint32) * 0x494d, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd2_ln3_stat_reg.srd2_ln3_stat), sizeof(uint32) * 0x494d, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd2 Ln3 Ebist */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd2_ln3_ebist_reg, sizeof(uint32) * 0x494e, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd2_ln3_ebist_reg.srd2_ln3_ebist), sizeof(uint32) * 0x494e, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd2 Cmu Cfga */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd2_cmu_cfga_reg, sizeof(uint32) * 0x4950, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd2_cmu_cfga_reg.srd2_cmu_cfga), sizeof(uint32) * 0x4950, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd2 Cmu Cfgb */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd2_cmu_cfgb_reg, sizeof(uint32) * 0x4951, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd2_cmu_cfgb_reg.srd2_cmu_cfgb), sizeof(uint32) * 0x4951, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd2 Cmu Stat */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd2_cmu_stat_reg, sizeof(uint32) * 0x4952, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd2_cmu_stat_reg.srd2_cmu_stat), sizeof(uint32) * 0x4952, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd3 Ln0 Cfga */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd3_ln0_cfga_reg, sizeof(uint32) * 0x4960, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd3_ln0_cfga_reg.srd3_ln0_cfga), sizeof(uint32) * 0x4960, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd3 Ln0 Stat */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd3_ln0_stat_reg, sizeof(uint32) * 0x4961, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd3_ln0_stat_reg.srd3_ln0_stat), sizeof(uint32) * 0x4961, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd3 Ln0 Ebist */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd3_ln0_ebist_reg, sizeof(uint32) * 0x4962, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd3_ln0_ebist_reg.srd3_ln0_ebist), sizeof(uint32) * 0x4962, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd3 Ln1 Cfga */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd3_ln1_cfga_reg, sizeof(uint32) * 0x4964, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd3_ln1_cfga_reg.srd3_ln1_cfga), sizeof(uint32) * 0x4964, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd3 Ln1 Stat */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd3_ln1_stat_reg, sizeof(uint32) * 0x4965, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd3_ln1_stat_reg.srd3_ln1_stat), sizeof(uint32) * 0x4965, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd3 Ln1 Ebist */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd3_ln1_ebist_reg, sizeof(uint32) * 0x4966, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd3_ln1_ebist_reg.srd3_ln1_ebist), sizeof(uint32) * 0x4966, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd3 Ln2 Cfga */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd3_ln2_cfga_reg, sizeof(uint32) * 0x4968, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd3_ln2_cfga_reg.srd3_ln2_cfga), sizeof(uint32) * 0x4968, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd3 Ln2 Stat */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd3_ln2_stat_reg, sizeof(uint32) * 0x4969, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd3_ln2_stat_reg.srd3_ln2_stat), sizeof(uint32) * 0x4969, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd3 Ln2 Ebist */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd3_ln2_ebist_reg, sizeof(uint32) * 0x496a, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd3_ln2_ebist_reg.srd3_ln2_ebist), sizeof(uint32) * 0x496a, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd3 Ln3 Cfga */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd3_ln3_cfga_reg, sizeof(uint32) * 0x496c, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd3_ln3_cfga_reg.srd3_ln3_cfga), sizeof(uint32) * 0x496c, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd3 Ln3 Stat */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd3_ln3_stat_reg, sizeof(uint32) * 0x496d, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd3_ln3_stat_reg.srd3_ln3_stat), sizeof(uint32) * 0x496d, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd3 Ln3 Ebist */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd3_ln3_ebist_reg, sizeof(uint32) * 0x496e, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd3_ln3_ebist_reg.srd3_ln3_ebist), sizeof(uint32) * 0x496e, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd3 Cmu Cfga */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd3_cmu_cfga_reg, sizeof(uint32) * 0x4970, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd3_cmu_cfga_reg.srd3_cmu_cfga), sizeof(uint32) * 0x4970, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd3 Cmu Cfgb */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd3_cmu_cfgb_reg, sizeof(uint32) * 0x4971, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd3_cmu_cfgb_reg.srd3_cmu_cfgb), sizeof(uint32) * 0x4971, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd3 Cmu Stat */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd3_cmu_stat_reg, sizeof(uint32) * 0x4972, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd3_cmu_stat_reg.srd3_cmu_stat), sizeof(uint32) * 0x4972, sizeof(uint32) * 0x0000, 31, 0);

  /* Srda Ipu Cfg */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srda_ipu_cfg_reg, sizeof(uint32) * 0x4978, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srda_ipu_cfg_reg.srda_ipu_cfg), sizeof(uint32) * 0x4978, sizeof(uint32) * 0x0000, 31, 0);

  /* Srda Epb Op */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srda_epb_op_reg, sizeof(uint32) * 0x4979, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srda_epb_op_reg.srda_epb_op), sizeof(uint32) * 0x4979, sizeof(uint32) * 0x0000, 31, 0);

  /* Srda Epb Rd */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srda_epb_rd_reg, sizeof(uint32) * 0x497a, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srda_epb_rd_reg.srda_epb_rd), sizeof(uint32) * 0x497a, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd4 Ln0 Cfga */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd4_ln0_cfga_reg, sizeof(uint32) * 0x4980, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd4_ln0_cfga_reg.srd4_ln0_cfga), sizeof(uint32) * 0x4980, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd4 Ln0 Stat */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd4_ln0_stat_reg, sizeof(uint32) * 0x4981, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd4_ln0_stat_reg.srd4_ln0_stat), sizeof(uint32) * 0x4981, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd4 Ln0 Ebist */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd4_ln0_ebist_reg, sizeof(uint32) * 0x4982, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd4_ln0_ebist_reg.srd4_ln0_ebist), sizeof(uint32) * 0x4982, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd4 Ln1 Cfga */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd4_ln1_cfga_reg, sizeof(uint32) * 0x4984, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd4_ln1_cfga_reg.srd4_ln1_cfga), sizeof(uint32) * 0x4984, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd4 Ln1 Stat */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd4_ln1_stat_reg, sizeof(uint32) * 0x4985, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd4_ln1_stat_reg.srd4_ln1_stat), sizeof(uint32) * 0x4985, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd4 Ln1 Ebist */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd4_ln1_ebist_reg, sizeof(uint32) * 0x4986, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd4_ln1_ebist_reg.srd4_ln1_ebist), sizeof(uint32) * 0x4986, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd4 Ln2 Cfga */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd4_ln2_cfga_reg, sizeof(uint32) * 0x4988, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd4_ln2_cfga_reg.srd4_ln2_cfga), sizeof(uint32) * 0x4988, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd4 Ln2 Stat */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd4_ln2_stat_reg, sizeof(uint32) * 0x4989, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd4_ln2_stat_reg.srd4_ln2_stat), sizeof(uint32) * 0x4989, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd4 Ln2 Ebist */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd4_ln2_ebist_reg, sizeof(uint32) * 0x498a, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd4_ln2_ebist_reg.srd4_ln2_ebist), sizeof(uint32) * 0x498a, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd4 Ln3 Cfga */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd4_ln3_cfga_reg, sizeof(uint32) * 0x498c, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd4_ln3_cfga_reg.srd4_ln3_cfga), sizeof(uint32) * 0x498c, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd4 Ln3 Stat */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd4_ln3_stat_reg, sizeof(uint32) * 0x498d, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd4_ln3_stat_reg.srd4_ln3_stat), sizeof(uint32) * 0x498d, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd4 Ln3 Ebist */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd4_ln3_ebist_reg, sizeof(uint32) * 0x498e, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd4_ln3_ebist_reg.srd4_ln3_ebist), sizeof(uint32) * 0x498e, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd4 Cmu Cfga */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd4_cmu_cfga_reg, sizeof(uint32) * 0x4990, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd4_cmu_cfga_reg.srd4_cmu_cfga), sizeof(uint32) * 0x4990, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd4 Cmu Cfgb */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd4_cmu_cfgb_reg, sizeof(uint32) * 0x4991, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd4_cmu_cfgb_reg.srd4_cmu_cfgb), sizeof(uint32) * 0x4991, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd4 Cmu Stat */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd4_cmu_stat_reg, sizeof(uint32) * 0x4992, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd4_cmu_stat_reg.srd4_cmu_stat), sizeof(uint32) * 0x4992, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd5 Ln0 Cfga */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd5_ln0_cfga_reg, sizeof(uint32) * 0x49a0, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd5_ln0_cfga_reg.srd5_ln0_cfga), sizeof(uint32) * 0x49a0, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd5 Ln0 Stat */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd5_ln0_stat_reg, sizeof(uint32) * 0x49a1, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd5_ln0_stat_reg.srd5_ln0_stat), sizeof(uint32) * 0x49a1, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd5 Ln0 Ebist */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd5_ln0_ebist_reg, sizeof(uint32) * 0x49a2, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd5_ln0_ebist_reg.srd5_ln0_ebist), sizeof(uint32) * 0x49a2, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd5 Ln1 Cfga */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd5_ln1_cfga_reg, sizeof(uint32) * 0x49a4, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd5_ln1_cfga_reg.srd5_ln1_cfga), sizeof(uint32) * 0x49a4, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd5 Ln1 Stat */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd5_ln1_stat_reg, sizeof(uint32) * 0x49a5, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd5_ln1_stat_reg.srd5_ln1_stat), sizeof(uint32) * 0x49a5, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd5 Ln1 Ebist */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd5_ln1_ebist_reg, sizeof(uint32) * 0x49a6, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd5_ln1_ebist_reg.srd5_ln1_ebist), sizeof(uint32) * 0x49a6, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd5 Ln2 Cfga */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd5_ln2_cfga_reg, sizeof(uint32) * 0x49a8, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd5_ln2_cfga_reg.srd5_ln2_cfga), sizeof(uint32) * 0x49a8, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd5 Ln2 Stat */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd5_ln2_stat_reg, sizeof(uint32) * 0x49a9, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd5_ln2_stat_reg.srd5_ln2_stat), sizeof(uint32) * 0x49a9, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd5 Ln2 Ebist */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd5_ln2_ebist_reg, sizeof(uint32) * 0x49aa, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd5_ln2_ebist_reg.srd5_ln2_ebist), sizeof(uint32) * 0x49aa, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd5 Ln3 Cfga */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd5_ln3_cfga_reg, sizeof(uint32) * 0x49ac, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd5_ln3_cfga_reg.srd5_ln3_cfga), sizeof(uint32) * 0x49ac, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd5 Ln3 Stat */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd5_ln3_stat_reg, sizeof(uint32) * 0x49ad, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd5_ln3_stat_reg.srd5_ln3_stat), sizeof(uint32) * 0x49ad, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd5 Ln3 Ebist */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd5_ln3_ebist_reg, sizeof(uint32) * 0x49ae, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd5_ln3_ebist_reg.srd5_ln3_ebist), sizeof(uint32) * 0x49ae, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd5 Cmu Cfga */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd5_cmu_cfga_reg, sizeof(uint32) * 0x49b0, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd5_cmu_cfga_reg.srd5_cmu_cfga), sizeof(uint32) * 0x49b0, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd5 Cmu Cfgb */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd5_cmu_cfgb_reg, sizeof(uint32) * 0x49b1, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd5_cmu_cfgb_reg.srd5_cmu_cfgb), sizeof(uint32) * 0x49b1, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd5 Cmu Stat */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd5_cmu_stat_reg, sizeof(uint32) * 0x49b2, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd5_cmu_stat_reg.srd5_cmu_stat), sizeof(uint32) * 0x49b2, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd6 Ln0 Cfga */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd6_ln0_cfga_reg, sizeof(uint32) * 0x49c0, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd6_ln0_cfga_reg.srd6_ln0_cfga), sizeof(uint32) * 0x49c0, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd6 Ln0 Stat */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd6_ln0_stat_reg, sizeof(uint32) * 0x49c1, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd6_ln0_stat_reg.srd6_ln0_stat), sizeof(uint32) * 0x49c1, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd6 Ln0 Ebist */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd6_ln0_ebist_reg, sizeof(uint32) * 0x49c2, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd6_ln0_ebist_reg.srd6_ln0_ebist), sizeof(uint32) * 0x49c2, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd6 Ln1 Cfga */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd6_ln1_cfga_reg, sizeof(uint32) * 0x49c4, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd6_ln1_cfga_reg.srd6_ln1_cfga), sizeof(uint32) * 0x49c4, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd6 Ln1 Stat */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd6_ln1_stat_reg, sizeof(uint32) * 0x49c5, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd6_ln1_stat_reg.srd6_ln1_stat), sizeof(uint32) * 0x49c5, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd6 Ln1 Ebist */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd6_ln1_ebist_reg, sizeof(uint32) * 0x49c6, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd6_ln1_ebist_reg.srd6_ln1_ebist), sizeof(uint32) * 0x49c6, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd6 Ln2 Cfga */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd6_ln2_cfga_reg, sizeof(uint32) * 0x49c8, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd6_ln2_cfga_reg.srd6_ln2_cfga), sizeof(uint32) * 0x49c8, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd6 Ln2 Stat */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd6_ln2_stat_reg, sizeof(uint32) * 0x49c9, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd6_ln2_stat_reg.srd6_ln2_stat), sizeof(uint32) * 0x49c9, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd6 Ln2 Ebist */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd6_ln2_ebist_reg, sizeof(uint32) * 0x49ca, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd6_ln2_ebist_reg.srd6_ln2_ebist), sizeof(uint32) * 0x49ca, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd6 Ln3 Cfga */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd6_ln3_cfga_reg, sizeof(uint32) * 0x49cc, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd6_ln3_cfga_reg.srd6_ln3_cfga), sizeof(uint32) * 0x49cc, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd6 Ln3 Stat */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd6_ln3_stat_reg, sizeof(uint32) * 0x49cd, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd6_ln3_stat_reg.srd6_ln3_stat), sizeof(uint32) * 0x49cd, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd6 Ln3 Ebist */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd6_ln3_ebist_reg, sizeof(uint32) * 0x49ce, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd6_ln3_ebist_reg.srd6_ln3_ebist), sizeof(uint32) * 0x49ce, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd6 Cmu Cfga */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd6_cmu_cfga_reg, sizeof(uint32) * 0x49d0, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd6_cmu_cfga_reg.srd6_cmu_cfga), sizeof(uint32) * 0x49d0, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd6 Cmu Cfgb */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd6_cmu_cfgb_reg, sizeof(uint32) * 0x49d1, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd6_cmu_cfgb_reg.srd6_cmu_cfgb), sizeof(uint32) * 0x49d1, sizeof(uint32) * 0x0000, 31, 0);

  /* Srd6 Cmu Stat */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srd6_cmu_stat_reg, sizeof(uint32) * 0x49d2, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srd6_cmu_stat_reg.srd6_cmu_stat), sizeof(uint32) * 0x49d2, sizeof(uint32) * 0x0000, 31, 0);

  /* Srdb Ipu Cfg */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srdb_ipu_cfg_reg, sizeof(uint32) * 0x49f8, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srdb_ipu_cfg_reg.srdb_ipu_cfg), sizeof(uint32) * 0x49f8, sizeof(uint32) * 0x0000, 31, 0);

  /* Srdb Epb Op */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srdb_epb_op_reg, sizeof(uint32) * 0x49f9, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srdb_epb_op_reg.srdb_epb_op), sizeof(uint32) * 0x49f9, sizeof(uint32) * 0x0000, 31, 0);

  /* Srdb Epb Rd */
  SOC_PB_DB_REG_SET(Soc_pb_regs.msw.srdb_epb_rd_reg, sizeof(uint32) * 0x49fa, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.msw.srdb_epb_rd_reg.srdb_epb_rd), sizeof(uint32) * 0x49fa, sizeof(uint32) * 0x0000, 31, 0);
}

/* Block registers initialization: EGQ */
STATIC void
  soc_pb_regs_init_EGQ(void)
{
  uint32
    inner_reg_idx,
    q_prio_idx,
    reg_idx;
  uint8
    fld_idx;

  Soc_pb_regs.egq.nof_instances = SOC_PB_BLK_NOF_INSTANCES_EGQ;
  Soc_pb_regs.egq.addr.base = sizeof(uint32) * 0x5800;
  Soc_pb_regs.egq.addr.step = sizeof(uint32) * 0x0000;

  /* Interrupt Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.interrupt_reg, sizeof(uint32) * 0x5800, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.interrupt_reg.cpu_pack32_bytes_err), sizeof(uint32) * 0x5800, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.interrupt_reg.cpu_data_arrived_err), sizeof(uint32) * 0x5800, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.interrupt_reg.pdm_par_err), sizeof(uint32) * 0x5800, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.interrupt_reg.plm_par_err), sizeof(uint32) * 0x5800, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.interrupt_reg.packet_aged), sizeof(uint32) * 0x5800, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.interrupt_reg.int_vlantable_oor), sizeof(uint32) * 0x5800, sizeof(uint32) * 0x0000, 5, 5);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.interrupt_reg.vlan_empty_int), sizeof(uint32) * 0x5800, sizeof(uint32) * 0x0000, 7, 7);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.interrupt_reg.int_dif_af), sizeof(uint32) * 0x5800, sizeof(uint32) * 0x0000, 8, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.interrupt_reg.cfc_fc_int), sizeof(uint32) * 0x5800, sizeof(uint32) * 0x0000, 10, 10);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.interrupt_reg.nifa_fc_int), sizeof(uint32) * 0x5800, sizeof(uint32) * 0x0000, 11, 11);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.interrupt_reg.nifb_fc_int), sizeof(uint32) * 0x5800, sizeof(uint32) * 0x0000, 12, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.interrupt_reg.svem_error_cam_table_full), sizeof(uint32) * 0x5800, sizeof(uint32) * 0x0000, 14, 14);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.interrupt_reg.svem_error_table_coherency), sizeof(uint32) * 0x5800, sizeof(uint32) * 0x0000, 15, 15);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.interrupt_reg.svem_error_delete_unknown_key), sizeof(uint32) * 0x5800, sizeof(uint32) * 0x0000, 16, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.interrupt_reg.svem_error_reached_max_entry_limit), sizeof(uint32) * 0x5800, sizeof(uint32) * 0x0000, 17, 17);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.interrupt_reg.svem_warning_inserted_existing), sizeof(uint32) * 0x5800, sizeof(uint32) * 0x0000, 18, 18);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.interrupt_reg.svem_management_unit_failure_valid), sizeof(uint32) * 0x5800, sizeof(uint32) * 0x0000, 19, 19);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.interrupt_reg.svem_management_completed), sizeof(uint32) * 0x5800, sizeof(uint32) * 0x0000, 20, 20);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.interrupt_reg.erpp_error_code_int), sizeof(uint32) * 0x5800, sizeof(uint32) * 0x0000, 21, 21);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.interrupt_reg.erpp_discard_int_vec), sizeof(uint32) * 0x5800, sizeof(uint32) * 0x0000, 28, 28);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.interrupt_reg.pkt_reas_int_vec), sizeof(uint32) * 0x5800, sizeof(uint32) * 0x0000, 29, 29);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.interrupt_reg.cnt_ovf_int_vec), sizeof(uint32) * 0x5800, sizeof(uint32) * 0x0000, 30, 30);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.interrupt_reg.ecc_err_vec), sizeof(uint32) * 0x5800, sizeof(uint32) * 0x0000, 31, 31);

  /* Erpp Discard Interrupt Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.erpp_discard_interrupt_reg, sizeof(uint32) * 0x5801, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.erpp_discard_interrupt_reg.cnm_intercept_discard), sizeof(uint32) * 0x5801, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.erpp_discard_interrupt_reg.cfm_trap_discard), sizeof(uint32) * 0x5801, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.erpp_discard_interrupt_reg.no_vsi_translation_discard), sizeof(uint32) * 0x5801, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.erpp_discard_interrupt_reg.dss_stacking_discard), sizeof(uint32) * 0x5801, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.erpp_discard_interrupt_reg.lag_multicast_discard), sizeof(uint32) * 0x5801, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.erpp_discard_interrupt_reg.exclude_src_discard), sizeof(uint32) * 0x5801, sizeof(uint32) * 0x0000, 5, 5);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.erpp_discard_interrupt_reg.vlan_membership_discard), sizeof(uint32) * 0x5801, sizeof(uint32) * 0x0000, 6, 6);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.erpp_discard_interrupt_reg.unacceptable_frame_type_discard), sizeof(uint32) * 0x5801, sizeof(uint32) * 0x0000, 7, 7);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.erpp_discard_interrupt_reg.src_equal_dest_discard), sizeof(uint32) * 0x5801, sizeof(uint32) * 0x0000, 8, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.erpp_discard_interrupt_reg.unknown_da_discard), sizeof(uint32) * 0x5801, sizeof(uint32) * 0x0000, 9, 9);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.erpp_discard_interrupt_reg.split_horizon_discard), sizeof(uint32) * 0x5801, sizeof(uint32) * 0x0000, 10, 10);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.erpp_discard_interrupt_reg.private_vlan_discard), sizeof(uint32) * 0x5801, sizeof(uint32) * 0x0000, 11, 11);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.erpp_discard_interrupt_reg.ttl_scope_discard), sizeof(uint32) * 0x5801, sizeof(uint32) * 0x0000, 12, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.erpp_discard_interrupt_reg.mtu_violation_discard), sizeof(uint32) * 0x5801, sizeof(uint32) * 0x0000, 13, 13);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.erpp_discard_interrupt_reg.trill_ttl_zero_discard), sizeof(uint32) * 0x5801, sizeof(uint32) * 0x0000, 14, 14);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.erpp_discard_interrupt_reg.trill_same_interface_discard), sizeof(uint32) * 0x5801, sizeof(uint32) * 0x0000, 15, 15);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.erpp_discard_interrupt_reg.bounce_back_discard), sizeof(uint32) * 0x5801, sizeof(uint32) * 0x0000, 16, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.erpp_discard_interrupt_reg.illegal_eep_discard), sizeof(uint32) * 0x5801, sizeof(uint32) * 0x0000, 17, 17);

  /* Packet Reassembly Interrupt Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.packet_reassembly_interrupt_reg, sizeof(uint32) * 0x5802, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.packet_reassembly_interrupt_reg.vsc_pkt_size_err), sizeof(uint32) * 0x5802, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.packet_reassembly_interrupt_reg.vsc_missing_sop_err), sizeof(uint32) * 0x5802, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.packet_reassembly_interrupt_reg.vsc_frag_num_err), sizeof(uint32) * 0x5802, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.packet_reassembly_interrupt_reg.vsc_pkt_crc_err), sizeof(uint32) * 0x5802, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.packet_reassembly_interrupt_reg.vsc_sop_intr_mop_err), sizeof(uint32) * 0x5802, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.packet_reassembly_interrupt_reg.vsc_fix129_err), sizeof(uint32) * 0x5802, sizeof(uint32) * 0x0000, 5, 5);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.packet_reassembly_interrupt_reg.vsc_eop_size_err), sizeof(uint32) * 0x5802, sizeof(uint32) * 0x0000, 6, 6);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.packet_reassembly_interrupt_reg.fsc_sonts_err), sizeof(uint32) * 0x5802, sizeof(uint32) * 0x0000, 7, 7);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.packet_reassembly_interrupt_reg.fsc_pkt_size_err), sizeof(uint32) * 0x5802, sizeof(uint32) * 0x0000, 8, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.packet_reassembly_interrupt_reg.fsc_missing_sop_err), sizeof(uint32) * 0x5802, sizeof(uint32) * 0x0000, 9, 9);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.packet_reassembly_interrupt_reg.fsc_frag_num_err), sizeof(uint32) * 0x5802, sizeof(uint32) * 0x0000, 10, 10);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.packet_reassembly_interrupt_reg.fsc_sop_intr_mop_err), sizeof(uint32) * 0x5802, sizeof(uint32) * 0x0000, 11, 11);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.packet_reassembly_interrupt_reg.fsc_eop_size_err), sizeof(uint32) * 0x5802, sizeof(uint32) * 0x0000, 12, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.packet_reassembly_interrupt_reg.fsc_sequence_err), sizeof(uint32) * 0x5802, sizeof(uint32) * 0x0000, 13, 13);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.packet_reassembly_interrupt_reg.csr_pkt_size_err), sizeof(uint32) * 0x5802, sizeof(uint32) * 0x0000, 14, 14);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.packet_reassembly_interrupt_reg.csr_unexpected_eop_err), sizeof(uint32) * 0x5802, sizeof(uint32) * 0x0000, 15, 15);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.packet_reassembly_interrupt_reg.csr_missing_eop_err), sizeof(uint32) * 0x5802, sizeof(uint32) * 0x0000, 16, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.packet_reassembly_interrupt_reg.csr_sop_and_eop_err), sizeof(uint32) * 0x5802, sizeof(uint32) * 0x0000, 17, 17);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.packet_reassembly_interrupt_reg.csr_size_parity_err), sizeof(uint32) * 0x5802, sizeof(uint32) * 0x0000, 18, 18);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.packet_reassembly_interrupt_reg.rej_buff_sch), sizeof(uint32) * 0x5802, sizeof(uint32) * 0x0000, 19, 19);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.packet_reassembly_interrupt_reg.rej_buff_usc), sizeof(uint32) * 0x5802, sizeof(uint32) * 0x0000, 20, 20);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.packet_reassembly_interrupt_reg.rej_desc_sch), sizeof(uint32) * 0x5802, sizeof(uint32) * 0x0000, 21, 21);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.packet_reassembly_interrupt_reg.rej_desc_usc), sizeof(uint32) * 0x5802, sizeof(uint32) * 0x0000, 22, 22);

  /* Counter Interrupt Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.counter_interrupt_reg, sizeof(uint32) * 0x5803, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.counter_interrupt_reg.prp_sop_cnt_ovf_int), sizeof(uint32) * 0x5803, sizeof(uint32) * 0x0000, 0, 0);

  /* Ecc Interrupt Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.ecc_interrupt_reg, sizeof(uint32) * 0x5804, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.ecc_interrupt_reg.buflink_ecc_err), sizeof(uint32) * 0x5804, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.ecc_interrupt_reg.buflink_ecc_fix), sizeof(uint32) * 0x5804, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.ecc_interrupt_reg.rcnt_ecc_err), sizeof(uint32) * 0x5804, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.ecc_interrupt_reg.rcnt_ecc_fix), sizeof(uint32) * 0x5804, sizeof(uint32) * 0x0000, 3, 3);
  
  /* Interrupt Mask Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.interrupt_mask_reg, sizeof(uint32) * 0x5810, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.interrupt_mask_reg.mask_cpu_pack32_bytes_err), sizeof(uint32) * 0x5810, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.interrupt_mask_reg.mask_cpu_data_arrived_err), sizeof(uint32) * 0x5810, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.interrupt_mask_reg.mask_pdm_par_err), sizeof(uint32) * 0x5810, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.interrupt_mask_reg.mask_plm_par_err), sizeof(uint32) * 0x5810, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.interrupt_mask_reg.mask_packet_aged), sizeof(uint32) * 0x5810, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.interrupt_mask_reg.masknt_vlantable_oor), sizeof(uint32) * 0x5810, sizeof(uint32) * 0x0000, 5, 5);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.interrupt_mask_reg.mask_int_ucfifo_af), sizeof(uint32) * 0x5810, sizeof(uint32) * 0x0000, 6, 6);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.interrupt_mask_reg.mask_vlan_empty_int), sizeof(uint32) * 0x5810, sizeof(uint32) * 0x0000, 7, 7);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.interrupt_mask_reg.mask_int_dif_af), sizeof(uint32) * 0x5810, sizeof(uint32) * 0x0000, 8, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.interrupt_mask_reg.mask_pqp_lbp_th), sizeof(uint32) * 0x5810, sizeof(uint32) * 0x0000, 9, 9);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.interrupt_mask_reg.mask_cfc_fc_int), sizeof(uint32) * 0x5810, sizeof(uint32) * 0x0000, 10, 10);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.interrupt_mask_reg.mask_nifa_fc_int), sizeof(uint32) * 0x5810, sizeof(uint32) * 0x0000, 11, 11);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.interrupt_mask_reg.mask_nifb_fc_int), sizeof(uint32) * 0x5810, sizeof(uint32) * 0x0000, 12, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.interrupt_mask_reg.mask_cud_isnt_out_vsi_int), sizeof(uint32) * 0x5810, sizeof(uint32) * 0x0000, 13, 13);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.interrupt_mask_reg.svem_error_cam_table_full_mask), sizeof(uint32) * 0x5810, sizeof(uint32) * 0x0000, 14, 14);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.interrupt_mask_reg.svem_error_table_coherency_mask), sizeof(uint32) * 0x5810, sizeof(uint32) * 0x0000, 15, 15);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.interrupt_mask_reg.svem_error_delete_unknown_key_mask), sizeof(uint32) * 0x5810, sizeof(uint32) * 0x0000, 16, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.interrupt_mask_reg.svem_error_reached_max_entry_limit_mask), sizeof(uint32) * 0x5810, sizeof(uint32) * 0x0000, 17, 17);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.interrupt_mask_reg.svem_warning_inserted_existing_mask), sizeof(uint32) * 0x5810, sizeof(uint32) * 0x0000, 18, 18);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.interrupt_mask_reg.svem_management_unit_failure_valid_mask), sizeof(uint32) * 0x5810, sizeof(uint32) * 0x0000, 19, 19);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.interrupt_mask_reg.svem_management_completed_mask), sizeof(uint32) * 0x5810, sizeof(uint32) * 0x0000, 20, 20);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.interrupt_mask_reg.erpp_error_code_int_mask), sizeof(uint32) * 0x5810, sizeof(uint32) * 0x0000, 21, 21);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.interrupt_mask_reg.erpp_discard_int_vec_mask), sizeof(uint32) * 0x5810, sizeof(uint32) * 0x0000, 28, 28);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.interrupt_mask_reg.mask_pkt_reas_int_vec), sizeof(uint32) * 0x5810, sizeof(uint32) * 0x0000, 29, 29);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.interrupt_mask_reg.mask_cnt_ovf_int_vec), sizeof(uint32) * 0x5810, sizeof(uint32) * 0x0000, 30, 30);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.interrupt_mask_reg.mask_ecc_err_vec), sizeof(uint32) * 0x5810, sizeof(uint32) * 0x0000, 31, 31);

  /* Erpp Discards Interrupt Register Mask */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.erpp_discards_interrupt_register_mask_reg, sizeof(uint32) * 0x5811, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.erpp_discards_interrupt_register_mask_reg.cnm_intercept_discard_mask), sizeof(uint32) * 0x5811, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.erpp_discards_interrupt_register_mask_reg.cfm_trap_discard_mask), sizeof(uint32) * 0x5811, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.erpp_discards_interrupt_register_mask_reg.no_vsi_translation_discard_mask), sizeof(uint32) * 0x5811, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.erpp_discards_interrupt_register_mask_reg.dss_stacking_discard_mask), sizeof(uint32) * 0x5811, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.erpp_discards_interrupt_register_mask_reg.lag_multicast_discard_mask), sizeof(uint32) * 0x5811, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.erpp_discards_interrupt_register_mask_reg.exclude_src_discard_mask), sizeof(uint32) * 0x5811, sizeof(uint32) * 0x0000, 5, 5);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.erpp_discards_interrupt_register_mask_reg.vlan_membership_discard_mask), sizeof(uint32) * 0x5811, sizeof(uint32) * 0x0000, 6, 6);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.erpp_discards_interrupt_register_mask_reg.unacceptable_frame_type_discard_mask), sizeof(uint32) * 0x5811, sizeof(uint32) * 0x0000, 7, 7);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.erpp_discards_interrupt_register_mask_reg.src_equal_dest_discard_mask), sizeof(uint32) * 0x5811, sizeof(uint32) * 0x0000, 8, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.erpp_discards_interrupt_register_mask_reg.unknown_da_discard_mask), sizeof(uint32) * 0x5811, sizeof(uint32) * 0x0000, 9, 9);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.erpp_discards_interrupt_register_mask_reg.split_horizon_discard_mask), sizeof(uint32) * 0x5811, sizeof(uint32) * 0x0000, 10, 10);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.erpp_discards_interrupt_register_mask_reg.private_vlan_discard_mask), sizeof(uint32) * 0x5811, sizeof(uint32) * 0x0000, 11, 11);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.erpp_discards_interrupt_register_mask_reg.ttl_scope_discard_mask), sizeof(uint32) * 0x5811, sizeof(uint32) * 0x0000, 12, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.erpp_discards_interrupt_register_mask_reg.mtu_violation_discard_mask), sizeof(uint32) * 0x5811, sizeof(uint32) * 0x0000, 13, 13);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.erpp_discards_interrupt_register_mask_reg.trill_ttl_zero_discard_mask), sizeof(uint32) * 0x5811, sizeof(uint32) * 0x0000, 14, 14);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.erpp_discards_interrupt_register_mask_reg.trill_same_interface_discard_mask), sizeof(uint32) * 0x5811, sizeof(uint32) * 0x0000, 15, 15);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.erpp_discards_interrupt_register_mask_reg.bounce_back_discard_mask), sizeof(uint32) * 0x5811, sizeof(uint32) * 0x0000, 16, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.erpp_discards_interrupt_register_mask_reg.illegal_eep_discard_mask), sizeof(uint32) * 0x5811, sizeof(uint32) * 0x0000, 17, 17);

  /* Packet Reassembly Interrupt Register Mask */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.packet_reassembly_interrupt_register_mask_reg, sizeof(uint32) * 0x5812, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.packet_reassembly_interrupt_register_mask_reg.vsc_pkt_size_err_mask), sizeof(uint32) * 0x5812, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.packet_reassembly_interrupt_register_mask_reg.vsc_missing_sop_err_mask), sizeof(uint32) * 0x5812, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.packet_reassembly_interrupt_register_mask_reg.vsc_frag_num_err_mask), sizeof(uint32) * 0x5812, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.packet_reassembly_interrupt_register_mask_reg.vsc_pkt_crc_err_mask), sizeof(uint32) * 0x5812, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.packet_reassembly_interrupt_register_mask_reg.vsc_sop_intr_mop_err_mask), sizeof(uint32) * 0x5812, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.packet_reassembly_interrupt_register_mask_reg.vsc_fix129_err_mask), sizeof(uint32) * 0x5812, sizeof(uint32) * 0x0000, 5, 5);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.packet_reassembly_interrupt_register_mask_reg.vsc_eop_size_err_mask), sizeof(uint32) * 0x5812, sizeof(uint32) * 0x0000, 6, 6);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.packet_reassembly_interrupt_register_mask_reg.fsc_sonts_err_mask), sizeof(uint32) * 0x5812, sizeof(uint32) * 0x0000, 7, 7);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.packet_reassembly_interrupt_register_mask_reg.fsc_pkt_size_err_mask), sizeof(uint32) * 0x5812, sizeof(uint32) * 0x0000, 8, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.packet_reassembly_interrupt_register_mask_reg.fsc_missing_sop_err_mask), sizeof(uint32) * 0x5812, sizeof(uint32) * 0x0000, 9, 9);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.packet_reassembly_interrupt_register_mask_reg.fsc_frag_num_err_mask), sizeof(uint32) * 0x5812, sizeof(uint32) * 0x0000, 10, 10);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.packet_reassembly_interrupt_register_mask_reg.fsc_sop_intr_mop_err_mask), sizeof(uint32) * 0x5812, sizeof(uint32) * 0x0000, 11, 11);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.packet_reassembly_interrupt_register_mask_reg.fsc_eop_size_err_mask), sizeof(uint32) * 0x5812, sizeof(uint32) * 0x0000, 12, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.packet_reassembly_interrupt_register_mask_reg.fsc_sequence_err_mask), sizeof(uint32) * 0x5812, sizeof(uint32) * 0x0000, 13, 13);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.packet_reassembly_interrupt_register_mask_reg.csr_pkt_size_err_mask), sizeof(uint32) * 0x5812, sizeof(uint32) * 0x0000, 14, 14);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.packet_reassembly_interrupt_register_mask_reg.csr_unexpected_eop_err_mask), sizeof(uint32) * 0x5812, sizeof(uint32) * 0x0000, 15, 15);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.packet_reassembly_interrupt_register_mask_reg.csr_missing_eop_err_mask), sizeof(uint32) * 0x5812, sizeof(uint32) * 0x0000, 16, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.packet_reassembly_interrupt_register_mask_reg.csr_sop_and_eop_err_mask), sizeof(uint32) * 0x5812, sizeof(uint32) * 0x0000, 17, 17);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.packet_reassembly_interrupt_register_mask_reg.csr_size_parity_err_mask), sizeof(uint32) * 0x5812, sizeof(uint32) * 0x0000, 18, 18);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.packet_reassembly_interrupt_register_mask_reg.rej_buff_sch_mask), sizeof(uint32) * 0x5812, sizeof(uint32) * 0x0000, 19, 19);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.packet_reassembly_interrupt_register_mask_reg.rej_buff_usc_mask), sizeof(uint32) * 0x5812, sizeof(uint32) * 0x0000, 20, 20);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.packet_reassembly_interrupt_register_mask_reg.rej_desc_sch_mask), sizeof(uint32) * 0x5812, sizeof(uint32) * 0x0000, 21, 21);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.packet_reassembly_interrupt_register_mask_reg.rej_desc_usc_mask), sizeof(uint32) * 0x5812, sizeof(uint32) * 0x0000, 22, 22);

  /* Counter Interrupt Register Mask */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.counter_interrupt_register_mask_reg, sizeof(uint32) * 0x5813, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.counter_interrupt_register_mask_reg.prp_sop_cnt_ovf_int_mask), sizeof(uint32) * 0x5813, sizeof(uint32) * 0x0000, 0, 0);

  /* Ecc Interrupt Register Mask */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.ecc_interrupt_register_mask_reg, sizeof(uint32) * 0x5814, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.ecc_interrupt_register_mask_reg.buflink_ecc_err_mask), sizeof(uint32) * 0x5814, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.ecc_interrupt_register_mask_reg.buflink_ecc_fix_mask), sizeof(uint32) * 0x5814, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.ecc_interrupt_register_mask_reg.rcnt_ecc_err_mask), sizeof(uint32) * 0x5814, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.ecc_interrupt_register_mask_reg.rcnt_ecc_fix_mask), sizeof(uint32) * 0x5814, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.ecc_interrupt_register_mask_reg.rrdm_ecc_err_mask), sizeof(uint32) * 0x5814, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.ecc_interrupt_register_mask_reg.rrdm_ecc_fix_mask), sizeof(uint32) * 0x5814, sizeof(uint32) * 0x0000, 5, 5);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.ecc_interrupt_register_mask_reg.rpdm_ecc_err_mask), sizeof(uint32) * 0x5814, sizeof(uint32) * 0x0000, 6, 6);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.ecc_interrupt_register_mask_reg.rpdm_ecc_fix_mask), sizeof(uint32) * 0x5814, sizeof(uint32) * 0x0000, 7, 7);


  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.indirect_command_wr_data_reg[0], sizeof(uint32) * 0x5820, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.indirect_command_wr_data_reg[0].indirect_command_wr_data), sizeof(uint32) * 0x5820, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.indirect_command_wr_data_reg[1], sizeof(uint32) * 0x5821, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.indirect_command_wr_data_reg[1].indirect_command_wr_data), sizeof(uint32) * 0x5821, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.indirect_command_wr_data_reg[2], sizeof(uint32) * 0x5822, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.indirect_command_wr_data_reg[2].indirect_command_wr_data), sizeof(uint32) * 0x5822, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.indirect_command_wr_data_reg[3], sizeof(uint32) * 0x5823, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.indirect_command_wr_data_reg[3].indirect_command_wr_data), sizeof(uint32) * 0x5823, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.indirect_command_wr_data_reg[4], sizeof(uint32) * 0x5824, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.indirect_command_wr_data_reg[4].indirect_command_wr_data), sizeof(uint32) * 0x5824, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.indirect_command_wr_data_reg[5], sizeof(uint32) * 0x5825, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.indirect_command_wr_data_reg[5].indirect_command_wr_data), sizeof(uint32) * 0x5825, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.indirect_command_wr_data_reg[6], sizeof(uint32) * 0x5826, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.indirect_command_wr_data_reg[6].indirect_command_wr_data), sizeof(uint32) * 0x5826, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.indirect_command_wr_data_reg[7], sizeof(uint32) * 0x5827, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.indirect_command_wr_data_reg[7].indirect_command_wr_data), sizeof(uint32) * 0x5827, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.indirect_command_rd_data_reg[0], sizeof(uint32) * 0x5830, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.indirect_command_rd_data_reg[0].indirect_command_rd_data), sizeof(uint32) * 0x5830, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.indirect_command_rd_data_reg[1], sizeof(uint32) * 0x5831, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.indirect_command_rd_data_reg[1].indirect_command_rd_data), sizeof(uint32) * 0x5831, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.indirect_command_rd_data_reg[2], sizeof(uint32) * 0x5832, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.indirect_command_rd_data_reg[2].indirect_command_rd_data), sizeof(uint32) * 0x5832, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.indirect_command_rd_data_reg[3], sizeof(uint32) * 0x5833, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.indirect_command_rd_data_reg[3].indirect_command_rd_data), sizeof(uint32) * 0x5833, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.indirect_command_rd_data_reg[4], sizeof(uint32) * 0x5834, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.indirect_command_rd_data_reg[4].indirect_command_rd_data), sizeof(uint32) * 0x5834, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.indirect_command_rd_data_reg[5], sizeof(uint32) * 0x5835, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.indirect_command_rd_data_reg[5].indirect_command_rd_data), sizeof(uint32) * 0x5835, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.indirect_command_rd_data_reg[6], sizeof(uint32) * 0x5836, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.indirect_command_rd_data_reg[6].indirect_command_rd_data), sizeof(uint32) * 0x5836, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.indirect_command_rd_data_reg[7], sizeof(uint32) * 0x5837, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.indirect_command_rd_data_reg[7].indirect_command_rd_data), sizeof(uint32) * 0x5837, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.indirect_command_reg, sizeof(uint32) * 0x5840, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.indirect_command_reg.indirect_command_trigger), sizeof(uint32) * 0x5840, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.indirect_command_reg.indirect_command_trigger_on_data), sizeof(uint32) * 0x5840, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.indirect_command_reg.indirect_command_count), sizeof(uint32) * 0x5840, sizeof(uint32) * 0x0000, 15, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.indirect_command_reg.indirect_command_timeout), sizeof(uint32) * 0x5840, sizeof(uint32) * 0x0000, 30, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.indirect_command_reg.indirect_command_status), sizeof(uint32) * 0x5840, sizeof(uint32) * 0x0000, 31, 31);

  /* Indirect Command Address */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.indirect_command_address_reg, sizeof(uint32) * 0x5841, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.indirect_command_address_reg.indirect_command_addr), sizeof(uint32) * 0x5841, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.indirect_command_address_reg.indirect_command_type), sizeof(uint32) * 0x5841, sizeof(uint32) * 0x0000, 31, 31);

  /* Indirect Command Data Increment */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.indirect_command_data_increment_reg[0], sizeof(uint32) * 0x5842, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.indirect_command_data_increment_reg[0].indirect_command_data_increment), sizeof(uint32) * 0x5842, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Data Increment */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.indirect_command_data_increment_reg[1], sizeof(uint32) * 0x5843, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.indirect_command_data_increment_reg[1].indirect_command_data_increment), sizeof(uint32) * 0x5843, sizeof(uint32) * 0x0000, 31, 0);

  /* EGQ Chciken Bits                    */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.egq_chicken_bits, sizeof(uint32) * 0x5852, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.egq_chicken_bits.eep_resolution_chicken_bit), sizeof(uint32) * 0x5852, sizeof(uint32) * 0x0000, 5, 5);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.egq_chicken_bits.egress_learning_chicken_bit), sizeof(uint32) * 0x5852, sizeof(uint32) * 0x0000, 6, 6);

  /* Gtimer Configuration */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.gtimer_configuration_reg, sizeof(uint32) * 0x585c, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.gtimer_configuration_reg.gtimer_cycle), sizeof(uint32) * 0x585c, sizeof(uint32) * 0x0000, 29, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.gtimer_configuration_reg.gtimer_enable), sizeof(uint32) * 0x585c, sizeof(uint32) * 0x0000, 30, 30);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.gtimer_configuration_reg.gtimer_reset_on_trigger), sizeof(uint32) * 0x585c, sizeof(uint32) * 0x0000, 31, 31);

  /* Gtimer Trigger */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.gtimer_trigger_reg, sizeof(uint32) * 0x585d, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.gtimer_trigger_reg.gtimer_trigger), sizeof(uint32) * 0x585d, sizeof(uint32) * 0x0000, 0, 0);

  /* Cpu Packet Control */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.cpu_packet_control_reg, sizeof(uint32) * 0x585e, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.cpu_packet_control_reg.send_pkt_frag), sizeof(uint32) * 0x585e, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.cpu_packet_control_reg.start_of_packet), sizeof(uint32) * 0x585e, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.cpu_packet_control_reg.end_of_packet), sizeof(uint32) * 0x585e, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.cpu_packet_control_reg.pkt_frag_err), sizeof(uint32) * 0x585e, sizeof(uint32) * 0x0000, 3, 3);

  /* Cpu Packet Fragmentation Words */
  /* Cpu Packet Fragmentation Words */
  for (reg_idx = 0; reg_idx < SOC_PB_CPU_PACKET_FRAGMENTATION_REGS; reg_idx++)
  {
    SOC_PB_DB_REG_SET(Soc_pb_regs.egq.cpu_packet_fragmentation_words_reg[reg_idx], sizeof(uint32) * (0x585f + reg_idx), sizeof(uint32) * 0x0000);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.cpu_packet_fragmentation_words_reg[reg_idx].packet_word), sizeof(uint32) * (0x585f + reg_idx), sizeof(uint32) * 0x0000, 31, 0);
  }

  /* EGQBlock Init Status */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.egqblock_init_status_reg, sizeof(uint32) * 0x5867, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.egqblock_init_status_reg.egqblock_init), sizeof(uint32) * 0x5867, sizeof(uint32) * 0x0000, 0, 0);

  /* Ecc Corecction Disable */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.ecc_corecction_disable_reg, sizeof(uint32) * 0x5868, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.ecc_corecction_disable_reg.buflink_dis_ecc), sizeof(uint32) * 0x5868, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.ecc_corecction_disable_reg.rcnt_dis_ecc), sizeof(uint32) * 0x5868, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.ecc_corecction_disable_reg.rrdm_dis_ecc), sizeof(uint32) * 0x5868, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.ecc_corecction_disable_reg.rpdm_dis_ecc), sizeof(uint32) * 0x5868, sizeof(uint32) * 0x0000, 3, 3);

  /* Maximum Fragment Number */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.maximum_fragment_number_reg, sizeof(uint32) * 0x5869, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.maximum_fragment_number_reg.max_frg_num), sizeof(uint32) * 0x5869, sizeof(uint32) * 0x0000, 8, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.maximum_fragment_number_reg.fabric_min_pkt_size), sizeof(uint32) * 0x5869, sizeof(uint32) * 0x0000, 21, 12);

  /* Tdm Frag Num Config1 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.tdm_frag_num_config1_reg, sizeof(uint32) * 0x586a, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.tdm_frag_num_config1_reg.tdm_fdr_frag_num1_en), sizeof(uint32) * 0x586a, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.tdm_frag_num_config1_reg.tdm_fdr_frag_num1_num), sizeof(uint32) * 0x586a, sizeof(uint32) * 0x0000, 12, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.tdm_frag_num_config1_reg.tdm_fdr_frag_num2_en), sizeof(uint32) * 0x586a, sizeof(uint32) * 0x0000, 16, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.tdm_frag_num_config1_reg.tdm_fdr_frag_num2_num), sizeof(uint32) * 0x586a, sizeof(uint32) * 0x0000, 28, 20);

  /* Tdm Frag Num Config2 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.tdm_frag_num_config2_reg, sizeof(uint32) * 0x586b, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.tdm_frag_num_config2_reg.tdm_fdr_frag_num3_en), sizeof(uint32) * 0x586b, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.tdm_frag_num_config2_reg.tdm_fdr_frag_num3_num), sizeof(uint32) * 0x586b, sizeof(uint32) * 0x0000, 12, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.tdm_frag_num_config2_reg.tdm_fdr_frag_num4_en), sizeof(uint32) * 0x586b, sizeof(uint32) * 0x0000, 16, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.tdm_frag_num_config2_reg.tdm_fdr_frag_num4_num), sizeof(uint32) * 0x586b, sizeof(uint32) * 0x0000, 28, 20);

  /* Tdm Mcid Value Configuration */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.tdm_mcid_value_configuration_reg, sizeof(uint32) * 0x586c, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.tdm_mcid_value_configuration_reg.tdm_mcid_value_bottom), sizeof(uint32) * 0x586c, sizeof(uint32) * 0x0000, 13, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.tdm_mcid_value_configuration_reg.tdm_mcid_value_top), sizeof(uint32) * 0x586c, sizeof(uint32) * 0x0000, 29, 16);

  /* Tdm General Configuration */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.tdm_general_configuration_reg, sizeof(uint32) * 0x586d, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.tdm_general_configuration_reg.tdm_fdr_ofp_8b_en), sizeof(uint32) * 0x586d, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.tdm_general_configuration_reg.tdm_fdr_ofp_2b_en), sizeof(uint32) * 0x586d, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.tdm_general_configuration_reg.tdm_fdr_mc_id_8b_en), sizeof(uint32) * 0x586d, sizeof(uint32) * 0x0000, 8, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.tdm_general_configuration_reg.tdm_fdr_mc_id_2b_en), sizeof(uint32) * 0x586d, sizeof(uint32) * 0x0000, 12, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.tdm_general_configuration_reg.tdm_drop_en), sizeof(uint32) * 0x586d, sizeof(uint32) * 0x0000, 16, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.tdm_general_configuration_reg.tdm_2bytes_ftmh), sizeof(uint32) * 0x586d, sizeof(uint32) * 0x0000, 20, 20);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.tdm_general_configuration_reg.tdm_context_mode), sizeof(uint32) * 0x586d, sizeof(uint32) * 0x0000, 24, 24);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.tdm_general_configuration_reg.tdm_2bytes_shaper_size_en), sizeof(uint32) * 0x586d, sizeof(uint32) * 0x0000, 28, 28);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.tdm_general_configuration_reg.tdm_strip_fabric_crc_en), sizeof(uint32) * 0x586d, sizeof(uint32) * 0x0000, 29, 29);

  /* Ofp2tdm Map */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.ofp2tdm_map_reg[0], sizeof(uint32) * 0x586e, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.ofp2tdm_map_reg[0].ofp2tdm_map), sizeof(uint32) * 0x586e, sizeof(uint32) * 0x0000, 31, 0);

  /* Ofp2tdm Map */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.ofp2tdm_map_reg[1], sizeof(uint32) * 0x586f, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.ofp2tdm_map_reg[1].ofp2tdm_map), sizeof(uint32) * 0x586f, sizeof(uint32) * 0x0000, 31, 0);

  /* Ofp2tdm Map */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.ofp2tdm_map_reg[2], sizeof(uint32) * 0x5870, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.ofp2tdm_map_reg[2].ofp2tdm_map), sizeof(uint32) * 0x5870, sizeof(uint32) * 0x0000, 15, 0);

  /* Tdm Ehp Configuration */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.tdm_ehp_configuration_reg, sizeof(uint32) * 0x5871, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.tdm_ehp_configuration_reg.tdm_2bytes_pkt_size), sizeof(uint32) * 0x5871, sizeof(uint32) * 0x0000, 7, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.tdm_ehp_configuration_reg.tdm_pkt_tc), sizeof(uint32) * 0x5871, sizeof(uint32) * 0x0000, 10, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.tdm_ehp_configuration_reg.tdm_pkt_dp), sizeof(uint32) * 0x5871, sizeof(uint32) * 0x0000, 13, 12);

  /* Egq Local And Fabric Arbiter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.egq_local_and_fabric_arbiter_reg, sizeof(uint32) * 0x5872, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.egq_local_and_fabric_arbiter_reg.local_vs_fabric_arb), sizeof(uint32) * 0x5872, sizeof(uint32) * 0x0000, 2, 0);

  /* Reassembly Reject Threshold Enable Configuration */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.reassembly_reject_threshold_enable_configuration_reg, sizeof(uint32) * 0x5873, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.reassembly_reject_threshold_enable_configuration_reg.rej_schd_desc_th_en), sizeof(uint32) * 0x5873, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.reassembly_reject_threshold_enable_configuration_reg.rej_un_schd_desc_th_en), sizeof(uint32) * 0x5873, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.reassembly_reject_threshold_enable_configuration_reg.rej_schd_buff_th_en), sizeof(uint32) * 0x5873, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.reassembly_reject_threshold_enable_configuration_reg.rej_un_schd_buff_th_en), sizeof(uint32) * 0x5873, sizeof(uint32) * 0x0000, 3, 3);

  /* Scheduled Reject Buffer Threshold */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.schededuled_reject_buffer_threshold_reg, sizeof(uint32) * 0x5874, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.schededuled_reject_buffer_threshold_reg.clear_reas_rej_schd_buff_th), sizeof(uint32) * 0x5874, sizeof(uint32) * 0x0000, 8, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.schededuled_reject_buffer_threshold_reg.set_reas_rej_schd_buff_th), sizeof(uint32) * 0x5874, sizeof(uint32) * 0x0000, 24, 16);

  /* Scheduled Reject Descriptor Threshold */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.scheduled_reject_descriptor_threshold_reg, sizeof(uint32) * 0x5875, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.scheduled_reject_descriptor_threshold_reg.clear_reas_rej_schd_desc_th), sizeof(uint32) * 0x5875, sizeof(uint32) * 0x0000, 8, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.scheduled_reject_descriptor_threshold_reg.set_reas_rej_schd_desc_th), sizeof(uint32) * 0x5875, sizeof(uint32) * 0x0000, 24, 16);

  /* Unscheduled Reject Buffer Threshold */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.unscheduled_reject_buffer_threshold_reg, sizeof(uint32) * 0x5876, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.unscheduled_reject_buffer_threshold_reg.clear_reas_rej_un_schd_buff_th), sizeof(uint32) * 0x5876, sizeof(uint32) * 0x0000, 8, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.unscheduled_reject_buffer_threshold_reg.set_reas_rej_un_schd_buff_th), sizeof(uint32) * 0x5876, sizeof(uint32) * 0x0000, 24, 16);

  /* Unscheduled Reject Descriptor Threshold */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.unscheduled_reject_descriptor_threshold_reg, sizeof(uint32) * 0x5877, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.unscheduled_reject_descriptor_threshold_reg.clear_reas_rej_un_schd_desc_th), sizeof(uint32) * 0x5877, sizeof(uint32) * 0x0000, 8, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.unscheduled_reject_descriptor_threshold_reg.set_reas_rej_un_schd_desc_th), sizeof(uint32) * 0x5877, sizeof(uint32) * 0x0000, 24, 16);

  /* Multicast Packet Header Shim Layer Translation */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.multicast_packet_header_shim_layer_translation_reg, sizeof(uint32) * 0x5879, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.multicast_packet_header_shim_layer_translation_reg.mc_out_lif_msb), sizeof(uint32) * 0x5879, sizeof(uint32) * 0x0000, 2, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.multicast_packet_header_shim_layer_translation_reg.mc_epph_present), sizeof(uint32) * 0x5879, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.multicast_packet_header_shim_layer_translation_reg.mc_ing_qsig), sizeof(uint32) * 0x5879, sizeof(uint32) * 0x0000, 5, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.multicast_packet_header_shim_layer_translation_reg.mc_dp), sizeof(uint32) * 0x5879, sizeof(uint32) * 0x0000, 7, 6);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.multicast_packet_header_shim_layer_translation_reg.mc_out_mirror_disable), sizeof(uint32) * 0x5879, sizeof(uint32) * 0x0000, 8, 8);

  /* Shim Layer Translation Multicast Class Mapping Table */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.shim_layer_translation_multicast_class_mapping_table_reg, sizeof(uint32) * 0x587a, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.shim_layer_translation_multicast_class_mapping_table_reg.mc_class_map4to8), sizeof(uint32) * 0x587a, sizeof(uint32) * 0x0000, 11, 0);

  /* Unicast Packet Header Shim Layer Translation */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.unicast_packet_header_shim_layer_translation_reg, sizeof(uint32) * 0x587b, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.unicast_packet_header_shim_layer_translation_reg.uc_epph_present), sizeof(uint32) * 0x587b, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.unicast_packet_header_shim_layer_translation_reg.uc_ing_qsig), sizeof(uint32) * 0x587b, sizeof(uint32) * 0x0000, 2, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.unicast_packet_header_shim_layer_translation_reg.uc_dp), sizeof(uint32) * 0x587b, sizeof(uint32) * 0x0000, 4, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.unicast_packet_header_shim_layer_translation_reg.uc_out_mirror_disable), sizeof(uint32) * 0x587b, sizeof(uint32) * 0x0000, 5, 5);

  /* Available Free Resources */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.available_free_resources_reg, sizeof(uint32) * 0x587d, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.available_free_resources_reg.available_free_descriptors), sizeof(uint32) * 0x587d, sizeof(uint32) * 0x0000, 13, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.available_free_resources_reg.available_free_buffers), sizeof(uint32) * 0x587d, sizeof(uint32) * 0x0000, 28, 16);


  /* Fabric Route Sop Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.fabric_route_sop_counter, sizeof(uint32) * 0x587e, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.fabric_route_sop_counter.fsr_sop_cnt), sizeof(uint32) * 0x587e, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.fabric_route_sop_counter.fsr_sop_cnt_ovf), sizeof(uint32) * 0x587e, sizeof(uint32) * 0x0000, 31, 31);

  /* Local Route Sop Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.local_route_sop_counter, sizeof(uint32) * 0x587f, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.local_route_sop_counter.lsr_sop_cnt), sizeof(uint32) * 0x587f, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.local_route_sop_counter.lsr_sop_cnt_ovf), sizeof(uint32) * 0x587f, sizeof(uint32) * 0x0000, 31, 31);

  /* CPU interface Sop Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.cpu_interface_sop_counter, sizeof(uint32) * 0x5880, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.cpu_interface_sop_counter.csr_sop_cnt), sizeof(uint32) * 0x5880, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.cpu_interface_sop_counter.csr_sop_cnt_ovf), sizeof(uint32) * 0x5880, sizeof(uint32) * 0x0000, 31, 31);

  /* Packet reassembly output Sop Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.packet_reassembly_sop_counter_0, sizeof(uint32) * 0x5881, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.packet_reassembly_sop_counter_0.prp_sop_cnt), sizeof(uint32) * 0x5881, sizeof(uint32) * 0x0000, 31, 0);

  /* Packet reassembly output Sop Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.packet_reassembly_sop_counter_1, sizeof(uint32) * 0x5882, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.packet_reassembly_sop_counter_1.prp_sop_cnt), sizeof(uint32) * 0x5882, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.packet_reassembly_sop_counter_1.prp_sop_cnt_ovf), sizeof(uint32) * 0x5882, sizeof(uint32) * 0x0000, 31, 31);


  /* Packet Aged Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.packet_aged_counter_reg, sizeof(uint32) * 0x588c, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.packet_aged_counter_reg.pkt_aged_cnt), sizeof(uint32) * 0x588c, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.packet_aged_counter_reg.pkt_aged_cnt_ovf), sizeof(uint32) * 0x588c, sizeof(uint32) * 0x0000, 31, 31);

  /* Egress Replication Bitmap Group Value Configuration */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.egress_replication_bitmap_group_value_configuration_reg, sizeof(uint32) * 0x588f, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.egress_replication_bitmap_group_value_configuration_reg.egress_rep_bitmap_group_value_bot), sizeof(uint32) * 0x588f, sizeof(uint32) * 0x0000, 13, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.egress_replication_bitmap_group_value_configuration_reg.egress_rep_bitmap_group_value_top), sizeof(uint32) * 0x588f, sizeof(uint32) * 0x0000, 29, 16);

  /* Mc Priority Lookup Table */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.mc_priority_lookup_table_reg, sizeof(uint32) * 0x5890, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.mc_priority_lookup_table_reg.mc_priority), sizeof(uint32) * 0x5890, sizeof(uint32) * 0x0000, 31, 0);

  /* Multicast Link List Max Length */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.multicast_link_list_max_length_reg, sizeof(uint32) * 0x5891, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.multicast_link_list_max_length_reg.link_list_max_length), sizeof(uint32) * 0x5891, sizeof(uint32) * 0x0000, 14, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.multicast_link_list_max_length_reg.link_list_max_length_vld), sizeof(uint32) * 0x5891, sizeof(uint32) * 0x0000, 16, 16);


  /* Cnm Cpid To Fc Type0 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.cnm_cpid_to_fc_type_reg[0], sizeof(uint32) * 0x5892, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.cnm_cpid_to_fc_type_reg[0].cnm_cpid_to_fc_ll_type[0]), sizeof(uint32) * 0x5892, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.cnm_cpid_to_fc_type_reg[0].cnm_cpid_to_fc_cb_type[0]), sizeof(uint32) * 0x5892, sizeof(uint32) * 0x0000, 8, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.cnm_cpid_to_fc_type_reg[0].cnm_cpid_to_fc_ll_type[1]), sizeof(uint32) * 0x5892, sizeof(uint32) * 0x0000, 9, 9);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.cnm_cpid_to_fc_type_reg[0].cnm_cpid_to_fc_cb_type[1]), sizeof(uint32) * 0x5892, sizeof(uint32) * 0x0000, 17, 10);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.cnm_cpid_to_fc_type_reg[0].cnm_cpid_to_fc_ll_type[1]), sizeof(uint32) * 0x5892, sizeof(uint32) * 0x0000, 18, 18);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.cnm_cpid_to_fc_type_reg[0].cnm_cpid_to_fc_cb_type[2]), sizeof(uint32) * 0x5892, sizeof(uint32) * 0x0000, 26, 19);

  /* Cnm Cpid To Fc Type1 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.cnm_cpid_to_fc_type_reg[1], sizeof(uint32) * 0x5893, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.cnm_cpid_to_fc_type_reg[1].cnm_cpid_to_fc_ll_type[0]), sizeof(uint32) * 0x5893, sizeof(uint32) * 0x0000, 8, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.cnm_cpid_to_fc_type_reg[1].cnm_cpid_to_fc_cb_type[0]), sizeof(uint32) * 0x5893, sizeof(uint32) * 0x0000, 8, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.cnm_cpid_to_fc_type_reg[1].cnm_cpid_to_fc_ll_type[1]), sizeof(uint32) * 0x5893, sizeof(uint32) * 0x0000, 9, 9);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.cnm_cpid_to_fc_type_reg[1].cnm_cpid_to_fc_cb_type[1]), sizeof(uint32) * 0x5893, sizeof(uint32) * 0x0000, 17, 10);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.cnm_cpid_to_fc_type_reg[1].cnm_cpid_to_fc_ll_type[2]), sizeof(uint32) * 0x5893, sizeof(uint32) * 0x0000, 18, 18);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.cnm_cpid_to_fc_type_reg[1].cnm_cpid_to_fc_cb_type[2]), sizeof(uint32) * 0x5893, sizeof(uint32) * 0x0000, 26, 19);

  /* Cnm Cpid To Fc Type2 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.cnm_cpid_to_fc_type_reg[2], sizeof(uint32) * 0x5894, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.cnm_cpid_to_fc_type_reg[2].cnm_cpid_to_fc_ll_type[0]), sizeof(uint32) * 0x5894, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.cnm_cpid_to_fc_type_reg[2].cnm_cpid_to_fc_cb_type[0]), sizeof(uint32) * 0x5894, sizeof(uint32) * 0x0000, 8, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.cnm_cpid_to_fc_type_reg[2].cnm_cpid_to_fc_ll_type[1]), sizeof(uint32) * 0x5894, sizeof(uint32) * 0x0000, 9, 9);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.cnm_cpid_to_fc_type_reg[2].cnm_cpid_to_fc_cb_type[1]), sizeof(uint32) * 0x5894, sizeof(uint32) * 0x0000, 17, 10);

  /* Cnm General Config */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.cnm_general_config_reg, sizeof(uint32) * 0x5895, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.cnm_general_config_reg.action_profile_cnm_intercept), sizeof(uint32) * 0x5895, sizeof(uint32) * 0x0000, 6, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.cnm_general_config_reg.action_profile_cfm_trap), sizeof(uint32) * 0x5895, sizeof(uint32) * 0x0000, 11, 8);

  /* Cnm Timer Granularity Reg */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.cnm_timer_granularity_reg, sizeof(uint32) * 0x5896, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.cnm_timer_granularity_reg.cnm_timer_granularity), sizeof(uint32) * 0x5896, sizeof(uint32) * 0x0000, 31, 0);

  /* Action Profile1 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.action_profile1_reg, sizeof(uint32) * 0x58a4, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.action_profile1_reg.action_profile_rqp_discard), sizeof(uint32) * 0x58a4, sizeof(uint32) * 0x0000, 3, 0);

  /* Tc Dp Map Profile */
  for (reg_idx = 0; reg_idx < SOC_PB_EGQ_TC_DP_MAP_PROFILE_REG_MULT_NOF_REGS; reg_idx++)
  {
    for (fld_idx = 0; fld_idx < SOC_PB_EGQ_TC_DP_MAP_PROFILE_REG_MULT_NOF_FLDS; fld_idx++)
    {
      SOC_PB_DB_REG_SET(Soc_pb_regs.egq.tc_dp_map_profile_reg[reg_idx], sizeof(uint32) * (0x58ae + reg_idx), sizeof(uint32) * 0x0000);
      SOC_PB_DB_REG_FLD_SET(
        &(Soc_pb_regs.egq.tc_dp_map_profile_reg[reg_idx].tc_dp_map_profile[fld_idx]),
        sizeof(uint32) * (0x58ae + reg_idx),
        sizeof(uint32) * 0x0000,
        fld_idx * 2 + 1,
        fld_idx * 2
      );
    }
  }

  /* Learning Dis */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.learning_dis_reg[0], sizeof(uint32) * 0x58b3, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.learning_dis_reg[0].learning_dis), sizeof(uint32) * 0x58b3, sizeof(uint32) * 0x0000, 31, 0);

  /* Learning Dis */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.learning_dis_reg[1], sizeof(uint32) * 0x58b4, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.learning_dis_reg[1].learning_dis), sizeof(uint32) * 0x58b4, sizeof(uint32) * 0x0000, 31, 0);

  /* Learning Dis */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.learning_dis_reg[2], sizeof(uint32) * 0x58b5, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.learning_dis_reg[2].learning_dis), sizeof(uint32) * 0x58b5, sizeof(uint32) * 0x0000, 15, 0);

  /* Marvel Configuration Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.marvel_configuration_reg, sizeof(uint32) * 0x58bd, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.marvel_configuration_reg.marvel_mh_mode), sizeof(uint32) * 0x58bd, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.marvel_configuration_reg.marvel_mid_vidx), sizeof(uint32) * 0x58bd, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.marvel_configuration_reg.marvel_dsa_to_analyzer_ingress_ofp), sizeof(uint32) * 0x58bd, sizeof(uint32) * 0x0000, 9, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.marvel_configuration_reg.marvel_dsa_to_analyzer_egress_ofp), sizeof(uint32) * 0x58bd, sizeof(uint32) * 0x0000, 13, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.marvel_configuration_reg.marvel_other_low_pr_table), sizeof(uint32) * 0x58bd, sizeof(uint32) * 0x0000, 23, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.marvel_configuration_reg.marvel_to_cpu_low_pr), sizeof(uint32) * 0x58bd, sizeof(uint32) * 0x0000, 24, 24);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.marvel_configuration_reg.marvel_to_analyzer_low_pr), sizeof(uint32) * 0x58bd, sizeof(uint32) * 0x0000, 28, 28);

  /* Marvel Dx Forward Low Pr Table */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.marvel_dx_forward_low_pr_table_reg[0], sizeof(uint32) * 0x58be, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.marvel_dx_forward_low_pr_table_reg[0].marvel_dx_forward_low_pr_table), sizeof(uint32) * 0x58be, sizeof(uint32) * 0x0000, 31, 0);

  /* Marvel Dx Forward Low Pr Table */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.marvel_dx_forward_low_pr_table_reg[1], sizeof(uint32) * 0x58bf, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.marvel_dx_forward_low_pr_table_reg[1].marvel_dx_forward_low_pr_table), sizeof(uint32) * 0x58bf, sizeof(uint32) * 0x0000, 31, 0);

  /* Marvel Dx Forward Low Pr Table */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.marvel_dx_forward_low_pr_table_reg[2], sizeof(uint32) * 0x58c0, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.marvel_dx_forward_low_pr_table_reg[2].marvel_dx_forward_low_pr_table), sizeof(uint32) * 0x58c0, sizeof(uint32) * 0x0000, 31, 0);

  /* Marvel Dx Forward Low Pr Table */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.marvel_dx_forward_low_pr_table_reg[3], sizeof(uint32) * 0x58c1, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.marvel_dx_forward_low_pr_table_reg[3].marvel_dx_forward_low_pr_table), sizeof(uint32) * 0x58c1, sizeof(uint32) * 0x0000, 31, 0);

  /* Marvel Port Map Table Other */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.marvel_port_map_table_other_reg[0], sizeof(uint32) * 0x58c2, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.marvel_port_map_table_other_reg[0].marvel_port_map_table_other), sizeof(uint32) * 0x58c2, sizeof(uint32) * 0x0000, 31, 0);

  /* Marvel Port Map Table Other */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.marvel_port_map_table_other_reg[1], sizeof(uint32) * 0x58c3, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.marvel_port_map_table_other_reg[1].marvel_port_map_table_other), sizeof(uint32) * 0x58c3, sizeof(uint32) * 0x0000, 31, 0);

  /* Marvel Port Map Table Other */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.marvel_port_map_table_other_reg[2], sizeof(uint32) * 0x58c4, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.marvel_port_map_table_other_reg[2].marvel_port_map_table_other), sizeof(uint32) * 0x58c4, sizeof(uint32) * 0x0000, 31, 0);

  /* Marvel Port Map Table Other */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.marvel_port_map_table_other_reg[3], sizeof(uint32) * 0x58c5, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.marvel_port_map_table_other_reg[3].marvel_port_map_table_other), sizeof(uint32) * 0x58c5, sizeof(uint32) * 0x0000, 31, 0);

  /* Marvel Port Map Table Other */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.marvel_port_map_table_other_reg[4], sizeof(uint32) * 0x58c6, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.marvel_port_map_table_other_reg[4].marvel_port_map_table_other), sizeof(uint32) * 0x58c6, sizeof(uint32) * 0x0000, 31, 0);

  /* Marvel Port Map Table Other */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.marvel_port_map_table_other_reg[5], sizeof(uint32) * 0x58c7, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.marvel_port_map_table_other_reg[5].marvel_port_map_table_other), sizeof(uint32) * 0x58c7, sizeof(uint32) * 0x0000, 31, 0);

  /* Marvel Port Map Table Other */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.marvel_port_map_table_other_reg[6], sizeof(uint32) * 0x58c8, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.marvel_port_map_table_other_reg[6].marvel_port_map_table_other), sizeof(uint32) * 0x58c8, sizeof(uint32) * 0x0000, 31, 0);

  /* Marvel Port Map Table Other */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.marvel_port_map_table_other_reg[7], sizeof(uint32) * 0x58c9, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.marvel_port_map_table_other_reg[7].marvel_port_map_table_other), sizeof(uint32) * 0x58c9, sizeof(uint32) * 0x0000, 31, 0);

  /* Marvel Port Map Table Cpu */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.marvel_port_map_table_cpu_reg[0], sizeof(uint32) * 0x58ca, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.marvel_port_map_table_cpu_reg[0].marvel_port_map_table_cpu), sizeof(uint32) * 0x58ca, sizeof(uint32) * 0x0000, 31, 0);

  /* Marvel Port Map Table Cpu */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.marvel_port_map_table_cpu_reg[1], sizeof(uint32) * 0x58cb, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.marvel_port_map_table_cpu_reg[1].marvel_port_map_table_cpu), sizeof(uint32) * 0x58cb, sizeof(uint32) * 0x0000, 31, 0);

  /* Marvel Port Map Table Cpu */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.marvel_port_map_table_cpu_reg[2], sizeof(uint32) * 0x58cc, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.marvel_port_map_table_cpu_reg[2].marvel_port_map_table_cpu), sizeof(uint32) * 0x58cc, sizeof(uint32) * 0x0000, 31, 0);

  /* Marvel Port Map Table Cpu */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.marvel_port_map_table_cpu_reg[3], sizeof(uint32) * 0x58cd, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.marvel_port_map_table_cpu_reg[3].marvel_port_map_table_cpu), sizeof(uint32) * 0x58cd, sizeof(uint32) * 0x0000, 31, 0);

  /* Marvel Port Map Table Cpu */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.marvel_port_map_table_cpu_reg[4], sizeof(uint32) * 0x58ce, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.marvel_port_map_table_cpu_reg[4].marvel_port_map_table_cpu), sizeof(uint32) * 0x58ce, sizeof(uint32) * 0x0000, 31, 0);

  /* Marvel Port Map Table Cpu */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.marvel_port_map_table_cpu_reg[5], sizeof(uint32) * 0x58cf, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.marvel_port_map_table_cpu_reg[5].marvel_port_map_table_cpu), sizeof(uint32) * 0x58cf, sizeof(uint32) * 0x0000, 31, 0);

  /* Marvel Port Map Table Cpu */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.marvel_port_map_table_cpu_reg[6], sizeof(uint32) * 0x58d0, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.marvel_port_map_table_cpu_reg[6].marvel_port_map_table_cpu), sizeof(uint32) * 0x58d0, sizeof(uint32) * 0x0000, 31, 0);

  /* Marvel Port Map Table Cpu */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.marvel_port_map_table_cpu_reg[7], sizeof(uint32) * 0x58d1, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.marvel_port_map_table_cpu_reg[7].marvel_port_map_table_cpu), sizeof(uint32) * 0x58d1, sizeof(uint32) * 0x0000, 31, 0);

  /* Marvel Port Map Table Cpu */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.marvel_port_map_table_cpu_reg[8], sizeof(uint32) * 0x58d2, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.marvel_port_map_table_cpu_reg[8].marvel_port_map_table_cpu), sizeof(uint32) * 0x58d2, sizeof(uint32) * 0x0000, 31, 0);

  /* Marvel Port Map Table Cpu */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.marvel_port_map_table_cpu_reg[9], sizeof(uint32) * 0x58d3, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.marvel_port_map_table_cpu_reg[9].marvel_port_map_table_cpu), sizeof(uint32) * 0x58d3, sizeof(uint32) * 0x0000, 31, 0);

  /* Marvel Port Map Table Cpu */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.marvel_port_map_table_cpu_reg[10], sizeof(uint32) * 0x58d4, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.marvel_port_map_table_cpu_reg[10].marvel_port_map_table_cpu), sizeof(uint32) * 0x58d4, sizeof(uint32) * 0x0000, 31, 0);

  /* Marvel Port Map Table Cpu */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.marvel_port_map_table_cpu_reg[11], sizeof(uint32) * 0x58d5, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.marvel_port_map_table_cpu_reg[11].marvel_port_map_table_cpu), sizeof(uint32) * 0x58d5, sizeof(uint32) * 0x0000, 31, 0);

  /* Marvel Port Map Table Cpu */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.marvel_port_map_table_cpu_reg[12], sizeof(uint32) * 0x58d6, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.marvel_port_map_table_cpu_reg[12].marvel_port_map_table_cpu), sizeof(uint32) * 0x58d6, sizeof(uint32) * 0x0000, 31, 0);

  /* Marvel Port Map Table Cpu */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.marvel_port_map_table_cpu_reg[13], sizeof(uint32) * 0x58d7, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.marvel_port_map_table_cpu_reg[13].marvel_port_map_table_cpu), sizeof(uint32) * 0x58d7, sizeof(uint32) * 0x0000, 31, 0);

  /* Marvel Port Map Table Cpu */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.marvel_port_map_table_cpu_reg[14], sizeof(uint32) * 0x58d8, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.marvel_port_map_table_cpu_reg[14].marvel_port_map_table_cpu), sizeof(uint32) * 0x58d8, sizeof(uint32) * 0x0000, 31, 0);

  /* Marvel Port Map Table Cpu */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.marvel_port_map_table_cpu_reg[15], sizeof(uint32) * 0x58d9, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.marvel_port_map_table_cpu_reg[15].marvel_port_map_table_cpu), sizeof(uint32) * 0x58d9, sizeof(uint32) * 0x0000, 31, 0);

  /* Egress De Queue Scheme */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.egress_de_queue_scheme_reg, sizeof(uint32) * 0x58da, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.egress_de_queue_scheme_reg.schd_queue_scheme), sizeof(uint32) * 0x58da, sizeof(uint32) * 0x0000, 1, 0);

  /* Pqp Cpu Delay En */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.pqp_cpu_delay_en_reg, sizeof(uint32) * 0x58dc, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.pqp_cpu_delay_en_reg.cpu_delay_en), sizeof(uint32) * 0x58dc, sizeof(uint32) * 0x0000, 7, 0);

  /* Fast Port Configuration */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.fast_port_configuration_reg, sizeof(uint32) * 0x58de, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.fast_port_configuration_reg.fast_port_en), sizeof(uint32) * 0x58de, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.fast_port_configuration_reg.fast_port_wdrr_en), sizeof(uint32) * 0x58de, sizeof(uint32) * 0x0000, 1, 1);

  /*
   *	Manual modification to be adapted to Soc_petra-A names
   */
  /* Fast Port Wdrr Weights */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.oc768_unicast_multicast_weight_reg, sizeof(uint32) * 0x58df, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.oc768_unicast_multicast_weight_reg.oc768_unicast_weight), sizeof(uint32) * 0x58df, sizeof(uint32) * 0x0000, 7, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.oc768_unicast_multicast_weight_reg.oc768_multicast_weight), sizeof(uint32) * 0x58df, sizeof(uint32) * 0x0000, 15, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.oc768_unicast_multicast_weight_reg.fast_port_new_unicast_weight), sizeof(uint32) * 0x58df, sizeof(uint32) * 0x0000, 23, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.oc768_unicast_multicast_weight_reg.fast_port_new_multicast_weight), sizeof(uint32) * 0x58df, sizeof(uint32) * 0x0000, 31, 24);

  /* Statistics En */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.ad_statistics_en_reg, sizeof(uint32) * 0x58e0, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.ad_statistics_en_reg.ad_statistics_en), sizeof(uint32) * 0x58e0, sizeof(uint32) * 0x0000, 0, 0);

  /* Pqp2fqp Ofp Stop */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.pqp2fqp_ofp_stop_reg[0], sizeof(uint32) * 0x58e1, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.pqp2fqp_ofp_stop_reg[0].pqp2fqp_ofp_stop), sizeof(uint32) * 0x58e1, sizeof(uint32) * 0x0000, 31, 0);

  /* Pqp2fqp Ofp Stop */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.pqp2fqp_ofp_stop_reg[1], sizeof(uint32) * 0x58e2, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.pqp2fqp_ofp_stop_reg[1].pqp2fqp_ofp_stop), sizeof(uint32) * 0x58e2, sizeof(uint32) * 0x0000, 31, 0);

  /* Pqp2fqp Ofp Stop */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.pqp2fqp_ofp_stop_reg[2], sizeof(uint32) * 0x58e3, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.pqp2fqp_ofp_stop_reg[2].pqp2fqp_ofp_stop), sizeof(uint32) * 0x58e3, sizeof(uint32) * 0x0000, 15, 0);

  /* Pqp Spr Per Port Dis */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.pqp_spr_per_port_dis_reg[0], sizeof(uint32) * 0x58e4, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.pqp_spr_per_port_dis_reg[0].pqp_spr_per_port_dis), sizeof(uint32) * 0x58e4, sizeof(uint32) * 0x0000, 31, 0);

  /* Pqp Spr Per Port Dis */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.pqp_spr_per_port_dis_reg[1], sizeof(uint32) * 0x58e5, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.pqp_spr_per_port_dis_reg[1].pqp_spr_per_port_dis), sizeof(uint32) * 0x58e5, sizeof(uint32) * 0x0000, 31, 0);

  /* Pqp Spr Per Port Dis */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.pqp_spr_per_port_dis_reg[2], sizeof(uint32) * 0x58e6, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.pqp_spr_per_port_dis_reg[2].pqp_spr_per_port_dis), sizeof(uint32) * 0x58e6, sizeof(uint32) * 0x0000, 15, 0);

  /* Fqp Spr Per Port Dis */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.fqp_spr_per_port_dis_reg[0], sizeof(uint32) * 0x58e7, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.fqp_spr_per_port_dis_reg[0].fqp_spr_per_port_dis), sizeof(uint32) * 0x58e7, sizeof(uint32) * 0x0000, 31, 0);

  /* Fqp Spr Per Port Dis */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.fqp_spr_per_port_dis_reg[1], sizeof(uint32) * 0x58e8, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.fqp_spr_per_port_dis_reg[1].fqp_spr_per_port_dis), sizeof(uint32) * 0x58e8, sizeof(uint32) * 0x0000, 31, 0);

  /* Fqp Spr Per Port Dis */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.fqp_spr_per_port_dis_reg[2], sizeof(uint32) * 0x58e9, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.fqp_spr_per_port_dis_reg[2].fqp_spr_per_port_dis), sizeof(uint32) * 0x58e9, sizeof(uint32) * 0x0000, 15, 0);

  /* Queue Disabled */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.queue_disabled_reg[0], sizeof(uint32) * 0x58ea, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.queue_disabled_reg[0].queue_disabled), sizeof(uint32) * 0x58ea, sizeof(uint32) * 0x0000, 31, 0);

  /* Queue Disabled */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.queue_disabled_reg[1], sizeof(uint32) * 0x58eb, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.queue_disabled_reg[1].queue_disabled), sizeof(uint32) * 0x58eb, sizeof(uint32) * 0x0000, 31, 0);

  /* Queue Disabled */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.queue_disabled_reg[2], sizeof(uint32) * 0x58ec, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.queue_disabled_reg[2].queue_disabled), sizeof(uint32) * 0x58ec, sizeof(uint32) * 0x0000, 31, 0);

  /* Queue Disabled */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.queue_disabled_reg[3], sizeof(uint32) * 0x58ed, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.queue_disabled_reg[3].queue_disabled), sizeof(uint32) * 0x58ed, sizeof(uint32) * 0x0000, 31, 0);

  /* Queue Disabled */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.queue_disabled_reg[4], sizeof(uint32) * 0x58ee, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.queue_disabled_reg[4].queue_disabled), sizeof(uint32) * 0x58ee, sizeof(uint32) * 0x0000, 31, 0);

  /* Queue Disabled */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.queue_disabled_reg[5], sizeof(uint32) * 0x58ef, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.queue_disabled_reg[5].queue_disabled), sizeof(uint32) * 0x58ef, sizeof(uint32) * 0x0000, 31, 0);

  /* Queue Disabled */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.queue_disabled_reg[6], sizeof(uint32) * 0x58f0, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.queue_disabled_reg[6].queue_disabled), sizeof(uint32) * 0x58f0, sizeof(uint32) * 0x0000, 31, 0);

  /* Queue Disabled */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.queue_disabled_reg[7], sizeof(uint32) * 0x58f1, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.queue_disabled_reg[7].queue_disabled), sizeof(uint32) * 0x58f1, sizeof(uint32) * 0x0000, 31, 0);

  /* Queue Disabled */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.queue_disabled_reg[8], sizeof(uint32) * 0x58f2, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.queue_disabled_reg[8].queue_disabled), sizeof(uint32) * 0x58f2, sizeof(uint32) * 0x0000, 31, 0);

  /* Queue Disabled */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.queue_disabled_reg[9], sizeof(uint32) * 0x58f3, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.queue_disabled_reg[9].queue_disabled), sizeof(uint32) * 0x58f3, sizeof(uint32) * 0x0000, 31, 0);

  /* Unscheduled Resources Per-Queue-Priority Thresholds For Drop Precedence [0 - 3] */
  for (q_prio_idx = 0; q_prio_idx < SOC_PB_REGS_NOF_EGR_Q_PRIORITIES; q_prio_idx++)
  {
    for (reg_idx = 0; reg_idx < SOC_PETRA_NOF_DROP_PRECEDENCE; reg_idx++)
    {
      /* Unscheduled Resources Queues Thresholds */
      SOC_PB_DB_REG_SET(
        Soc_pb_regs.egq.unsched_qs_threshs_for_dp_reg_0[q_prio_idx][reg_idx],
        sizeof(uint32) * (0x58f4 + \
        (q_prio_idx * SOC_PETRA_NOF_DROP_PRECEDENCE * SOC_PB_NOF_UNSCHED_QS_THRESH_FOR_DP_REGS) + \
        (reg_idx * SOC_PB_NOF_UNSCHED_QS_THRESH_FOR_DP_REGS)),
        sizeof(uint32) * 0x0000
      );

      SOC_PB_DB_REG_FLD_SET(
        &(Soc_pb_regs.egq.unsched_qs_threshs_for_dp_reg_0[q_prio_idx][reg_idx].total_usc_wrds),
        sizeof(uint32) * (0x58f4 + \
        (q_prio_idx * SOC_PETRA_NOF_DROP_PRECEDENCE * SOC_PB_NOF_UNSCHED_QS_THRESH_FOR_DP_REGS) + \
        (reg_idx * SOC_PB_NOF_UNSCHED_QS_THRESH_FOR_DP_REGS)),
        sizeof(uint32) * 0x0000, 8, 0
      );
      
      SOC_PB_DB_REG_FLD_SET(
        &(Soc_pb_regs.egq.unsched_qs_threshs_for_dp_reg_0[q_prio_idx][reg_idx].total_usc_pkts),
        sizeof(uint32) * (0x58f4 + \
        (q_prio_idx * SOC_PETRA_NOF_DROP_PRECEDENCE * SOC_PB_NOF_UNSCHED_QS_THRESH_FOR_DP_REGS) + \
        (reg_idx * SOC_PB_NOF_UNSCHED_QS_THRESH_FOR_DP_REGS)),
        sizeof(uint32) * 0x0000, 24, 16
      );
    }
  }

  /* Unscheduled Resources Per-Queue-Priority Thresholds For Drop Precedence [0 - 3] */
  for (q_prio_idx = 0; q_prio_idx < SOC_PB_REGS_NOF_EGR_Q_PRIORITIES; q_prio_idx++)
  {
    for (reg_idx = 0; reg_idx < SOC_PETRA_NOF_DROP_PRECEDENCE; reg_idx++)
    {
      SOC_PB_DB_REG_SET(
        Soc_pb_regs.egq.unsched_qs_threshs_for_dp_reg_1[q_prio_idx][reg_idx],
        sizeof(uint32) * (0x58f5 + \
        (q_prio_idx * SOC_PETRA_NOF_DROP_PRECEDENCE * SOC_PB_NOF_UNSCHED_QS_THRESH_FOR_DP_REGS) + \
        (reg_idx * SOC_PB_NOF_UNSCHED_QS_THRESH_FOR_DP_REGS)),
        sizeof(uint32) * 0x0000
      );

      SOC_PB_DB_REG_FLD_SET(
        &(Soc_pb_regs.egq.unsched_qs_threshs_for_dp_reg_1[q_prio_idx][reg_idx].avail_usc_desc),
        sizeof(uint32) * (0x58f5 + \
        (q_prio_idx * SOC_PETRA_NOF_DROP_PRECEDENCE * SOC_PB_NOF_UNSCHED_QS_THRESH_FOR_DP_REGS) + \
        (reg_idx * SOC_PB_NOF_UNSCHED_QS_THRESH_FOR_DP_REGS)),
        sizeof(uint32) * 0x0000, 8, 0
      );

      SOC_PB_DB_REG_FLD_SET(
        &(Soc_pb_regs.egq.unsched_qs_threshs_for_dp_reg_1[q_prio_idx][reg_idx].avail_usc_bufs),
        sizeof(uint32) * (0x58f5 + \
        (q_prio_idx * SOC_PETRA_NOF_DROP_PRECEDENCE * SOC_PB_NOF_UNSCHED_QS_THRESH_FOR_DP_REGS) + \
        (reg_idx * SOC_PB_NOF_UNSCHED_QS_THRESH_FOR_DP_REGS)),
        sizeof(uint32) * 0x0000, 24, 16
      );
    }
  }

  /* Unscheduled Resources Per-Queue-Priority Thresholds For Drop Precedence [0 - 3] */
  for (q_prio_idx = 0; q_prio_idx < SOC_PB_REGS_NOF_EGR_Q_PRIORITIES; q_prio_idx++)
  {
    for (reg_idx = 0; reg_idx < SOC_PETRA_NOF_DROP_PRECEDENCE; reg_idx++)
    {
      /* Unscheduled Resources Low Queues Thresholds For Drop Precedence0 */
      SOC_PB_DB_REG_SET(
        Soc_pb_regs.egq.unsched_qs_threshs_for_dp_reg_2[q_prio_idx][reg_idx],
        sizeof(uint32) * (0x58f6 + \
        (q_prio_idx * SOC_PETRA_NOF_DROP_PRECEDENCE * SOC_PB_NOF_UNSCHED_QS_THRESH_FOR_DP_REGS) + \
        (reg_idx * SOC_PB_NOF_UNSCHED_QS_THRESH_FOR_DP_REGS)),
        sizeof(uint32) * 0x0000
      );

      SOC_PB_DB_REG_FLD_SET(
        &(Soc_pb_regs.egq.unsched_qs_threshs_for_dp_reg_2[q_prio_idx][reg_idx].total_usc_bufs),
        sizeof(uint32) * (0x58f6 + \
        (q_prio_idx * SOC_PETRA_NOF_DROP_PRECEDENCE * SOC_PB_NOF_UNSCHED_QS_THRESH_FOR_DP_REGS) + \
        (reg_idx * SOC_PB_NOF_UNSCHED_QS_THRESH_FOR_DP_REGS)),
        sizeof(uint32) * 0x0000, 8, 0
      );

      SOC_PB_DB_REG_FLD_SET(
        &(Soc_pb_regs.egq.unsched_qs_threshs_for_dp_reg_2[q_prio_idx][reg_idx].uch_queue_wrds_type0),
        sizeof(uint32) * (0x58f6 + \
        (q_prio_idx * SOC_PETRA_NOF_DROP_PRECEDENCE * SOC_PB_NOF_UNSCHED_QS_THRESH_FOR_DP_REGS) + \
        (reg_idx * SOC_PB_NOF_UNSCHED_QS_THRESH_FOR_DP_REGS)),
        sizeof(uint32) * 0x0000, 24, 16);
    }
  }

  /* Unscheduled Resources Per-Queue-Priority Thresholds For Drop Precedence [0 - 3] */
  for (q_prio_idx = 0; q_prio_idx < SOC_PB_REGS_NOF_EGR_Q_PRIORITIES; q_prio_idx++)
  {
    for (reg_idx = 0; reg_idx < SOC_PETRA_NOF_DROP_PRECEDENCE; reg_idx++)
    {
      SOC_PB_DB_REG_SET(
        Soc_pb_regs.egq.unsched_qs_threshs_for_dp_reg_3[q_prio_idx][reg_idx],
        sizeof(uint32) * (0x58f7 + \
        (q_prio_idx * SOC_PETRA_NOF_DROP_PRECEDENCE * SOC_PB_NOF_UNSCHED_QS_THRESH_FOR_DP_REGS) + \
        (reg_idx * SOC_PB_NOF_UNSCHED_QS_THRESH_FOR_DP_REGS)),
        sizeof(uint32) * 0x0000
      );
      
      SOC_PB_DB_REG_FLD_SET(
        &(Soc_pb_regs.egq.unsched_qs_threshs_for_dp_reg_3[q_prio_idx][reg_idx].uch_queue_wrds_type1),
        sizeof(uint32) * (0x58f7 + \
        (q_prio_idx * SOC_PETRA_NOF_DROP_PRECEDENCE * SOC_PB_NOF_UNSCHED_QS_THRESH_FOR_DP_REGS) + \
        (reg_idx * SOC_PB_NOF_UNSCHED_QS_THRESH_FOR_DP_REGS)),
        sizeof(uint32) * 0x0000, 8, 0
      );
      
      SOC_PB_DB_REG_FLD_SET(
        &(Soc_pb_regs.egq.unsched_qs_threshs_for_dp_reg_3[q_prio_idx][reg_idx].uch_queue_wrds_type2),
        sizeof(uint32) * (0x58f7 + \
        (q_prio_idx * SOC_PETRA_NOF_DROP_PRECEDENCE * SOC_PB_NOF_UNSCHED_QS_THRESH_FOR_DP_REGS) + \
        (reg_idx * SOC_PB_NOF_UNSCHED_QS_THRESH_FOR_DP_REGS)),
        sizeof(uint32) * 0x0000, 24, 16
      );
    }
  }

  /* Unscheduled Resources Per-Queue-Priority Thresholds For Drop Precedence [0 - 3] */
  for (q_prio_idx = 0; q_prio_idx < SOC_PB_REGS_NOF_EGR_Q_PRIORITIES; q_prio_idx++)
  {
    for (reg_idx = 0; reg_idx < SOC_PETRA_NOF_DROP_PRECEDENCE; reg_idx++)
    {
      /* Unscheduled Resources Low Queues Thresholds For Drop Precedence0 */
      SOC_PB_DB_REG_SET(
        Soc_pb_regs.egq.unsched_qs_threshs_for_dp_reg_4[q_prio_idx][reg_idx],
        sizeof(uint32) * (0x58f8 + \
        (q_prio_idx * SOC_PETRA_NOF_DROP_PRECEDENCE * SOC_PB_NOF_UNSCHED_QS_THRESH_FOR_DP_REGS) + \
        (reg_idx * SOC_PB_NOF_UNSCHED_QS_THRESH_FOR_DP_REGS)),
        sizeof(uint32) * 0x0000
      );

      SOC_PB_DB_REG_FLD_SET(
        &(Soc_pb_regs.egq.unsched_qs_threshs_for_dp_reg_4[q_prio_idx][reg_idx].uch_queue_wrds_type3),
        sizeof(uint32) * (0x58f8 + \
        (q_prio_idx * SOC_PETRA_NOF_DROP_PRECEDENCE * SOC_PB_NOF_UNSCHED_QS_THRESH_FOR_DP_REGS) + \
        (reg_idx * SOC_PB_NOF_UNSCHED_QS_THRESH_FOR_DP_REGS)),
        sizeof(uint32) * 0x0000, 8, 0
      );

      SOC_PB_DB_REG_FLD_SET(
        &(Soc_pb_regs.egq.unsched_qs_threshs_for_dp_reg_4[q_prio_idx][reg_idx].uch_queue_pkts_type0),
        sizeof(uint32) * (0x58f8 + \
        (q_prio_idx * SOC_PETRA_NOF_DROP_PRECEDENCE * SOC_PB_NOF_UNSCHED_QS_THRESH_FOR_DP_REGS) + \
        (reg_idx * SOC_PB_NOF_UNSCHED_QS_THRESH_FOR_DP_REGS)),
        sizeof(uint32) * 0x0000, 24, 16
      );
    }
  }

  /* Unscheduled Resources Per-Queue-Priority Thresholds For Drop Precedence [0 - 3] */
  for (q_prio_idx = 0; q_prio_idx < SOC_PB_REGS_NOF_EGR_Q_PRIORITIES; q_prio_idx++)
  {
    for (reg_idx = 0; reg_idx < SOC_PETRA_NOF_DROP_PRECEDENCE; reg_idx++)
    {
      SOC_PB_DB_REG_SET(
        Soc_pb_regs.egq.unsched_qs_threshs_for_dp_reg_5[q_prio_idx][reg_idx],
        sizeof(uint32) * (0x58f9 + \
        (q_prio_idx * SOC_PETRA_NOF_DROP_PRECEDENCE * SOC_PB_NOF_UNSCHED_QS_THRESH_FOR_DP_REGS) + \
        (reg_idx * SOC_PB_NOF_UNSCHED_QS_THRESH_FOR_DP_REGS)),
        sizeof(uint32) * 0x0000
      );

      SOC_PB_DB_REG_FLD_SET(
        &(Soc_pb_regs.egq.unsched_qs_threshs_for_dp_reg_5[q_prio_idx][reg_idx].uch_queue_pkts_type1),
        sizeof(uint32) * (0x58f9 + \
        (q_prio_idx * SOC_PETRA_NOF_DROP_PRECEDENCE * SOC_PB_NOF_UNSCHED_QS_THRESH_FOR_DP_REGS) + \
        (reg_idx * SOC_PB_NOF_UNSCHED_QS_THRESH_FOR_DP_REGS)),
        sizeof(uint32) * 0x0000, 8, 0
      );

      SOC_PB_DB_REG_FLD_SET(
        &(Soc_pb_regs.egq.unsched_qs_threshs_for_dp_reg_5[q_prio_idx][reg_idx].uch_queue_pkts_type2),
        sizeof(uint32) * (0x58f9 + \
        (q_prio_idx * SOC_PETRA_NOF_DROP_PRECEDENCE * SOC_PB_NOF_UNSCHED_QS_THRESH_FOR_DP_REGS) + \
        (reg_idx * SOC_PB_NOF_UNSCHED_QS_THRESH_FOR_DP_REGS)),
        sizeof(uint32) * 0x0000, 24, 16
      );
    }
  }
  /* Unscheduled Resources Per-Queue-Priority Thresholds For Drop Precedence [0 - 3] */
  for (q_prio_idx = 0; q_prio_idx < SOC_PB_REGS_NOF_EGR_Q_PRIORITIES; q_prio_idx++)
  {
    for (reg_idx = 0; reg_idx < SOC_PETRA_NOF_DROP_PRECEDENCE; reg_idx++)
    {
      SOC_PB_DB_REG_SET(
        Soc_pb_regs.egq.unsched_qs_threshs_for_dp_reg_6[q_prio_idx][reg_idx],
        sizeof(uint32) * (0x58fa + \
        (q_prio_idx * SOC_PETRA_NOF_DROP_PRECEDENCE * SOC_PB_NOF_UNSCHED_QS_THRESH_FOR_DP_REGS) + \
        (reg_idx * SOC_PB_NOF_UNSCHED_QS_THRESH_FOR_DP_REGS)),
        sizeof(uint32) * 0x0000
      );

      SOC_PB_DB_REG_FLD_SET(
        &(Soc_pb_regs.egq.unsched_qs_threshs_for_dp_reg_6[q_prio_idx][reg_idx].uch_queue_pkts_type3),
        sizeof(uint32) * (0x58fa + \
        (q_prio_idx * SOC_PETRA_NOF_DROP_PRECEDENCE * SOC_PB_NOF_UNSCHED_QS_THRESH_FOR_DP_REGS) + \
        (reg_idx * SOC_PB_NOF_UNSCHED_QS_THRESH_FOR_DP_REGS)),
        sizeof(uint32) * 0x0000, 8, 0
      );
    }
  }

  /* Scheduled Low Queues Resource Consumption Thresholds */
  for (q_prio_idx = 0; q_prio_idx < SOC_PB_REGS_NOF_EGR_Q_PRIORITIES; q_prio_idx++)
  {
    SOC_PB_DB_REG_SET(Soc_pb_regs.egq.sched_qs_rsc_consumption_threshs_reg_0[q_prio_idx], sizeof(uint32) * (0x592c + (q_prio_idx * SOC_PB_NOF_SCHED_QS_RSC_CONS_THR_REGS)), sizeof(uint32) * 0x0000);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.sched_qs_rsc_consumption_threshs_reg_0[q_prio_idx].total_sch_wrds),
      sizeof(uint32) * (0x592c + (q_prio_idx * SOC_PB_NOF_SCHED_QS_RSC_CONS_THR_REGS)), sizeof(uint32) * 0x0000, 8, 0);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.sched_qs_rsc_consumption_threshs_reg_0[q_prio_idx].total_sch_pkts),
      sizeof(uint32) * (0x592c + (q_prio_idx * SOC_PB_NOF_SCHED_QS_RSC_CONS_THR_REGS)), sizeof(uint32) * 0x0000, 24, 16);
  }

  /* Scheduled Low Queues Resource Consumption Thresholds */

  for (q_prio_idx = 0; q_prio_idx < SOC_PB_REGS_NOF_EGR_Q_PRIORITIES; q_prio_idx++)
  {
    SOC_PB_DB_REG_SET(Soc_pb_regs.egq.sched_qs_rsc_consumption_threshs_reg_1[q_prio_idx], sizeof(uint32) * (0x592d + (q_prio_idx * SOC_PB_NOF_SCHED_QS_RSC_CONS_THR_REGS)), sizeof(uint32) * 0x0000);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.sched_qs_rsc_consumption_threshs_reg_1[q_prio_idx].avail_sch_dscs),
      sizeof(uint32) * (0x592d + (q_prio_idx * SOC_PB_NOF_SCHED_QS_RSC_CONS_THR_REGS)), sizeof(uint32) * 0x0000, 8, 0);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.sched_qs_rsc_consumption_threshs_reg_1[q_prio_idx].avail_sch_bufs),
      sizeof(uint32) * (0x592d + (q_prio_idx * SOC_PB_NOF_SCHED_QS_RSC_CONS_THR_REGS)), sizeof(uint32) * 0x0000, 24, 16);
  }

  /* Scheduled Low Queues Resource Consumption Thresholds */
  for (q_prio_idx = 0; q_prio_idx < SOC_PB_REGS_NOF_EGR_Q_PRIORITIES; q_prio_idx++)
  {
    SOC_PB_DB_REG_SET(Soc_pb_regs.egq.sched_qs_rsc_consumption_threshs_reg_2[q_prio_idx], sizeof(uint32) * (0x592e + (q_prio_idx * SOC_PB_NOF_SCHED_QS_RSC_CONS_THR_REGS)), sizeof(uint32) * 0x0000);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.sched_qs_rsc_consumption_threshs_reg_2[q_prio_idx].sch_queue_wrds_type0),
      sizeof(uint32) * (0x592e + (q_prio_idx * SOC_PB_NOF_SCHED_QS_RSC_CONS_THR_REGS)), sizeof(uint32) * 0x0000, 8, 0);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.sched_qs_rsc_consumption_threshs_reg_2[q_prio_idx].sch_queue_wrds_type1),
      sizeof(uint32) * (0x592e + (q_prio_idx * SOC_PB_NOF_SCHED_QS_RSC_CONS_THR_REGS)), sizeof(uint32) * 0x0000, 24, 16);
  }

  /* Scheduled Low Queues Resource Consumption Thresholds */
  for (q_prio_idx = 0; q_prio_idx < SOC_PB_REGS_NOF_EGR_Q_PRIORITIES; q_prio_idx++)
  {
    SOC_PB_DB_REG_SET(Soc_pb_regs.egq.sched_qs_rsc_consumption_threshs_reg_3[q_prio_idx], sizeof(uint32) * (0x592f + (q_prio_idx * SOC_PB_NOF_SCHED_QS_RSC_CONS_THR_REGS)), sizeof(uint32) * 0x0000);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.sched_qs_rsc_consumption_threshs_reg_3[q_prio_idx].sch_queue_wrds_type2),
      sizeof(uint32) * (0x592f + (q_prio_idx * SOC_PB_NOF_SCHED_QS_RSC_CONS_THR_REGS)), sizeof(uint32) * 0x0000, 8, 0);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.sched_qs_rsc_consumption_threshs_reg_3[q_prio_idx].sch_queue_wrds_type3),
      sizeof(uint32) * (0x592f + (q_prio_idx * SOC_PB_NOF_SCHED_QS_RSC_CONS_THR_REGS)), sizeof(uint32) * 0x0000, 24, 16);
  }

  /* Scheduled Low Queues Resource Consumption Thresholds */
  for (q_prio_idx = 0; q_prio_idx < SOC_PB_REGS_NOF_EGR_Q_PRIORITIES; q_prio_idx++)
  {
    SOC_PB_DB_REG_SET(Soc_pb_regs.egq.sched_qs_rsc_consumption_threshs_reg_4[q_prio_idx], sizeof(uint32) * (0x5930 + (q_prio_idx * SOC_PB_NOF_SCHED_QS_RSC_CONS_THR_REGS)), sizeof(uint32) * 0x0000);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.sched_qs_rsc_consumption_threshs_reg_4[q_prio_idx].sch_queue_pkts_type0),
      sizeof(uint32) * (0x5930 + (q_prio_idx * SOC_PB_NOF_SCHED_QS_RSC_CONS_THR_REGS)), sizeof(uint32) * 0x0000, 8, 0);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.sched_qs_rsc_consumption_threshs_reg_4[q_prio_idx].sch_queue_pkts_type1),
      sizeof(uint32) * (0x5930 + (q_prio_idx * SOC_PB_NOF_SCHED_QS_RSC_CONS_THR_REGS)), sizeof(uint32) * 0x0000, 24, 16);
  }

  /* Scheduled Low Queues Resource Consumption Thresholds */
  for (q_prio_idx = 0; q_prio_idx < SOC_PB_REGS_NOF_EGR_Q_PRIORITIES; q_prio_idx++)
  {
    SOC_PB_DB_REG_SET(Soc_pb_regs.egq.sched_qs_rsc_consumption_threshs_reg_5[q_prio_idx], sizeof(uint32) * (0x5931 + (q_prio_idx * SOC_PB_NOF_SCHED_QS_RSC_CONS_THR_REGS)), sizeof(uint32) * 0x0000);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.sched_qs_rsc_consumption_threshs_reg_5[q_prio_idx].sch_queue_pkts_type2),
      sizeof(uint32) * (0x5931 + (q_prio_idx * SOC_PB_NOF_SCHED_QS_RSC_CONS_THR_REGS)), sizeof(uint32) * 0x0000, 8, 0);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.sched_qs_rsc_consumption_threshs_reg_5[q_prio_idx].sch_queue_pkts_type3),
      sizeof(uint32) * (0x5931 + (q_prio_idx * SOC_PB_NOF_SCHED_QS_RSC_CONS_THR_REGS)), sizeof(uint32) * 0x0000, 24, 16);
  }


  /* Total Resources Consumption Thresholds Configuration For Device Flow Control */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.total_rcs_consumption_threshs_conf_for_dev_flow_ctrl_reg_0, sizeof(uint32) * 0x5938, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.total_rcs_consumption_threshs_conf_for_dev_flow_ctrl_reg_0.total_dvc_fc_sch_wrds), sizeof(uint32) * 0x5938, sizeof(uint32) * 0x0000, 8, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.total_rcs_consumption_threshs_conf_for_dev_flow_ctrl_reg_0.total_dvc_fc_sch_bufs), sizeof(uint32) * 0x5938, sizeof(uint32) * 0x0000, 24, 16);

  /* Total Resources Consumption Thresholds Configuration For Device Flow Control */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.total_rcs_consumption_threshs_conf_for_dev_flow_ctrl_reg_1, sizeof(uint32) * 0x5939, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.total_rcs_consumption_threshs_conf_for_dev_flow_ctrl_reg_1.total_dvc_fc_sch_dscs), sizeof(uint32) * 0x5939, sizeof(uint32) * 0x0000, 8, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.total_rcs_consumption_threshs_conf_for_dev_flow_ctrl_reg_1.total_dvc_fc_wrds), sizeof(uint32) * 0x5939, sizeof(uint32) * 0x0000, 24, 16);

  /* Total Resources Consumption Thresholds Configuration For Device Flow Control */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.total_rcs_consumption_threshs_conf_for_dev_flow_ctrl_reg_2, sizeof(uint32) * 0x593a, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.total_rcs_consumption_threshs_conf_for_dev_flow_ctrl_reg_2.total_dvc_fc_bufs), sizeof(uint32) * 0x593a, sizeof(uint32) * 0x0000, 8, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.total_rcs_consumption_threshs_conf_for_dev_flow_ctrl_reg_2.total_dvc_fc_dscs), sizeof(uint32) * 0x593a, sizeof(uint32) * 0x0000, 24, 16);

  /* Mci0 Thresholds Configuration */
  for (reg_idx = 0; reg_idx < SOC_PB_NOF_MCI_LVLS_FOR_THRESH_CONF_REGS; reg_idx++)
  {
    SOC_PB_DB_REG_SET(Soc_pb_regs.egq.mci_thresolds_configuration_reg_0[reg_idx],
      sizeof(uint32) * (0x593b + SOC_PB_NOF_MCI_LVLS_FOR_THRESH_CONF_SKIP*reg_idx), sizeof(uint32) * 0x0000);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.mci_thresolds_configuration_reg_0[reg_idx].total_usc_wrds),
      sizeof(uint32) * (0x593b + SOC_PB_NOF_MCI_LVLS_FOR_THRESH_CONF_SKIP*reg_idx), sizeof(uint32) * 0x0000, 8, 0);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.mci_thresolds_configuration_reg_0[reg_idx].total_usc_pkts),
      sizeof(uint32) * (0x593b + SOC_PB_NOF_MCI_LVLS_FOR_THRESH_CONF_SKIP*reg_idx), sizeof(uint32) * 0x0000, 24, 16);
  }

  /* Mci0 Thresholds Configuration */
  for (reg_idx = 0; reg_idx < SOC_PB_NOF_MCI_LVLS_FOR_THRESH_CONF_REGS; reg_idx++)
  {
    SOC_PB_DB_REG_SET(Soc_pb_regs.egq.mci_thresolds_configuration_reg_1[reg_idx],
      sizeof(uint32) * (0x593c + SOC_PB_NOF_MCI_LVLS_FOR_THRESH_CONF_SKIP*reg_idx), sizeof(uint32) * 0x0000);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.mci_thresolds_configuration_reg_1[reg_idx].total_usc_bufs),
      sizeof(uint32) * (0x593c + SOC_PB_NOF_MCI_LVLS_FOR_THRESH_CONF_SKIP*reg_idx), sizeof(uint32) * 0x0000, 8, 0);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.mci_thresolds_configuration_reg_1[reg_idx].total_dscs),
      sizeof(uint32) * (0x593c + SOC_PB_NOF_MCI_LVLS_FOR_THRESH_CONF_SKIP*reg_idx), sizeof(uint32) * 0x0000, 24, 16);
  }

  /* Channelized Ports Total Packets Flow Control Threshold */
  for (reg_idx = 0; reg_idx < SOC_PB_EGQ_CHANNELIZED_PORTS_TOTAL_PACKETS_FLOW_CONTROL_THRESHOLD_REG_MULT_NOF_REGS; reg_idx++)
  {
    Soc_pb_regs.egq.channelized_ports_total_packets_flow_control_threshold_reg[reg_idx].addr.base =
      sizeof(uint32) * (0x593f + reg_idx);
    Soc_pb_regs.egq.channelized_ports_total_packets_flow_control_threshold_reg[reg_idx].addr.step = sizeof(uint32) * 0x0000;
    for (fld_idx = 0; fld_idx < SOC_PB_NOF_CH_PORTS_TOTAL_FC_THRESH_FLDS; fld_idx++)
    {
      soc_pb_reg_fld_set(
        &(Soc_pb_regs.egq.channelized_ports_total_packets_flow_control_threshold_reg[reg_idx].total_cp_npkts_th[fld_idx]),
        sizeof(uint32) * (0x593f + reg_idx),
        sizeof(uint32) * 0x0000,
        (uint8)((16 * fld_idx) + 8),
        (uint8)(16 * fld_idx)
      );
    }
  }

  /* Channelized Ports Total Words Flow Control Threshold */
  for (reg_idx = 0; reg_idx < SOC_PB_EGQ_CHANNELIZED_PORTS_TOTAL_WORDS_FLOW_CONTROL_THRESHOLD_REG_MULT_NOF_REGS; reg_idx++)
  {
    Soc_pb_regs.egq.channelized_ports_total_words_flow_control_threshold_reg[reg_idx].addr.base =
      sizeof(uint32) * (0x5948 + reg_idx);
    Soc_pb_regs.egq.channelized_ports_total_words_flow_control_threshold_reg[reg_idx].addr.step = sizeof(uint32) * 0x0000;
    for (fld_idx = 0; fld_idx < SOC_PB_NOF_CH_PORTS_TOTAL_FC_THRESH_FLDS; fld_idx++)
    {
      soc_pb_reg_fld_set(
        &(Soc_pb_regs.egq.channelized_ports_total_words_flow_control_threshold_reg[reg_idx].total_cp_nwrds_th[fld_idx]),
        sizeof(uint32) * (0x5948 + reg_idx),
        sizeof(uint32) * 0x0000,
        (uint8)((16 * fld_idx) + 8),
        (uint8)(16 * fld_idx)
      );
    }
  }
  /* Scheduled Low Queues Ofp Flow Control Threshold Types */
  for (q_prio_idx = 0; q_prio_idx < SOC_PB_REGS_NOF_EGR_Q_PRIORITIES; q_prio_idx++)
  {
    SOC_PB_DB_REG_SET(Soc_pb_regs.egq.sched_qs_ofp_flow_ctrl_thresh_types_reg_0[q_prio_idx],
      sizeof(uint32) * (0x5951 + (q_prio_idx * SOC_PB_NOF_SCHED_QS_FC_CONS_THR_REGS)), sizeof(uint32) * 0x0000);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.sched_qs_ofp_flow_ctrl_thresh_types_reg_0[q_prio_idx].fcl_wrds_type0),
      sizeof(uint32) * (0x5951 + (q_prio_idx * SOC_PB_NOF_SCHED_QS_FC_CONS_THR_REGS)), sizeof(uint32) * 0x0000, 8, 0);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.sched_qs_ofp_flow_ctrl_thresh_types_reg_0[q_prio_idx].fcl_wrds_type1),
      sizeof(uint32) * (0x5951 + (q_prio_idx * SOC_PB_NOF_SCHED_QS_FC_CONS_THR_REGS)), sizeof(uint32) * 0x0000, 24, 16);
  }

  /* Scheduled Low Queues Ofp Flow Control Threshold Types */
  for (q_prio_idx = 0; q_prio_idx < SOC_PB_REGS_NOF_EGR_Q_PRIORITIES; q_prio_idx++)
  {
    SOC_PB_DB_REG_SET(Soc_pb_regs.egq.sched_qs_ofp_flow_ctrl_thresh_types_reg_1[q_prio_idx], sizeof(uint32) * (0x5952 + (q_prio_idx * SOC_PB_NOF_SCHED_QS_FC_CONS_THR_REGS)), sizeof(uint32) * 0x0000);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.sched_qs_ofp_flow_ctrl_thresh_types_reg_1[q_prio_idx].fcl_wrds_type2),
      sizeof(uint32) * (0x5952 + (q_prio_idx * SOC_PB_NOF_SCHED_QS_FC_CONS_THR_REGS)), sizeof(uint32) * 0x0000, 8, 0);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.sched_qs_ofp_flow_ctrl_thresh_types_reg_1[q_prio_idx].fcl_wrds_type3),
      sizeof(uint32) * (0x5952 + (q_prio_idx * SOC_PB_NOF_SCHED_QS_FC_CONS_THR_REGS)), sizeof(uint32) * 0x0000, 24, 16);
  }

  /* Disable Mci */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.disable_mci_reg, sizeof(uint32) * 0x5955, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.disable_mci_reg.mci0_dis), sizeof(uint32) * 0x5955, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.disable_mci_reg.mci1_dis), sizeof(uint32) * 0x5955, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.disable_mci_reg.erp_fc_en), sizeof(uint32) * 0x5955, sizeof(uint32) * 0x0000, 2, 2);

  /* Ofp Threshold Type Select */
  for (reg_idx = 0; reg_idx < SOC_PB_EGQ_OFP_THRESHOLD_TYPE_SELECT_REG_MULT_NOF_REGS; reg_idx++)
  {
    SOC_PB_DB_REG_SET(Soc_pb_regs.egq.ofp_threshold_type_select_reg[reg_idx], sizeof(uint32) * (0x5957 + reg_idx), sizeof(uint32) * 0x0000);
    for (fld_idx = 0; fld_idx < SOC_PB_NOF_OFP_TH_TYPE_SEL_FLDS; fld_idx++)
    {
      SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.ofp_threshold_type_select_reg[reg_idx].qth_sel[fld_idx]), sizeof(uint32) * (0x5957 + reg_idx),
        sizeof(uint32) * 0x0000,
        (uint8)(1 + ((SOC_SAND_REG_SIZE_BITS/SOC_PB_NOF_OFP_TH_TYPE_SEL_FLDS)*fld_idx)),
        (uint8)(0 + ((SOC_SAND_REG_SIZE_BITS/SOC_PB_NOF_OFP_TH_TYPE_SEL_FLDS)*fld_idx))
      );
    }
  }

  /* Total Used Descriptor Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.total_used_descriptor_counter_reg, sizeof(uint32) * 0x5961, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.total_used_descriptor_counter_reg.total_desc), sizeof(uint32) * 0x5961, sizeof(uint32) * 0x0000, 13, 0);

  /* Total Available Descriptor Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.total_available_descriptor_counter_reg, sizeof(uint32) * 0x5962, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.total_available_descriptor_counter_reg.total_avail_desc), sizeof(uint32) * 0x5962, sizeof(uint32) * 0x0000, 13, 0);

  /* Total Scheduled Used Descriptor Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.total_scheduled_used_descriptor_counter_reg, sizeof(uint32) * 0x5963, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.total_scheduled_used_descriptor_counter_reg.total_sch_desc), sizeof(uint32) * 0x5963, sizeof(uint32) * 0x0000, 13, 0);

  /* Total Unscheduled Used Descriptor Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.total_unscheduled_used_descriptor_counter_reg, sizeof(uint32) * 0x5964, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.total_unscheduled_used_descriptor_counter_reg.total_usc_desc), sizeof(uint32) * 0x5964, sizeof(uint32) * 0x0000, 13, 0);

  /* Total Used Unicast High Descriptor Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.total_used_unicast_high_descriptor_counter_reg, sizeof(uint32) * 0x5965, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.total_used_unicast_high_descriptor_counter_reg.total_desc_uch), sizeof(uint32) * 0x5965, sizeof(uint32) * 0x0000, 13, 0);

  /* Total Used Unicast Low Descriptor Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.total_used_unicast_low_descriptor_counter_reg, sizeof(uint32) * 0x5966, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.total_used_unicast_low_descriptor_counter_reg.total_desc_ucl), sizeof(uint32) * 0x5966, sizeof(uint32) * 0x0000, 13, 0);

  /* Total Used Multicast High Descriptor Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.total_used_multicast_high_descriptor_counter_reg, sizeof(uint32) * 0x5967, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.total_used_multicast_high_descriptor_counter_reg.total_desc_mch), sizeof(uint32) * 0x5967, sizeof(uint32) * 0x0000, 13, 0);

  /* Total Used Multicast Low Descriptor Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.total_used_multicast_low_descriptor_counter_reg, sizeof(uint32) * 0x5968, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.total_used_multicast_low_descriptor_counter_reg.total_desc_mcl), sizeof(uint32) * 0x5968, sizeof(uint32) * 0x0000, 13, 0);

  /* Total Scheduled Used Buffers */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.total_scheduled_used_buffers_reg, sizeof(uint32) * 0x5969, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.total_scheduled_used_buffers_reg.total_sch_bufs), sizeof(uint32) * 0x5969, sizeof(uint32) * 0x0000, 12, 0);

  /* Total Unscheduled Used Buffers */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.total_unscheduled_used_buffers_reg, sizeof(uint32) * 0x596a, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.total_unscheduled_used_buffers_reg.total_usc_bufs), sizeof(uint32) * 0x596a, sizeof(uint32) * 0x0000, 12, 0);

  /* Total Scheduled Used Words */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.total_scheduled_used_words_reg, sizeof(uint32) * 0x596b, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.total_scheduled_used_words_reg.total_sch_wrds), sizeof(uint32) * 0x596b, sizeof(uint32) * 0x0000, 14, 0);

  /* Total Unscheduled Used Words */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.total_unscheduled_used_words_reg, sizeof(uint32) * 0x596c, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.total_unscheduled_used_words_reg.total_usc_wrds), sizeof(uint32) * 0x596c, sizeof(uint32) * 0x0000, 14, 0);

  /* Total Mal0 Used Packets */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.total_mal0_used_packets_reg, sizeof(uint32) * 0x596d, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.total_mal0_used_packets_reg.total_nifa_ch0_cp_pkts), sizeof(uint32) * 0x596d, sizeof(uint32) * 0x0000, 13, 0);

  /* Total Mal1 Used Packets */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.total_mal1_used_packets_reg, sizeof(uint32) * 0x596e, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.total_mal1_used_packets_reg.total_nifa_ch1_cp_pkts), sizeof(uint32) * 0x596e, sizeof(uint32) * 0x0000, 13, 0);

  /* Total Mal2 Used Packets */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.total_mal2_used_packets_reg, sizeof(uint32) * 0x596f, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.total_mal2_used_packets_reg.total_nifa_ch2_cp_pkts), sizeof(uint32) * 0x596f, sizeof(uint32) * 0x0000, 13, 0);

  /* Total Mal3 Used Packets */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.total_mal3_used_packets_reg, sizeof(uint32) * 0x5970, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.total_mal3_used_packets_reg.total_nifa_ch3_cp_pkts), sizeof(uint32) * 0x5970, sizeof(uint32) * 0x0000, 13, 0);

  /* Total Mal4 Used Packets */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.total_mal4_used_packets_reg, sizeof(uint32) * 0x5971, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.total_mal4_used_packets_reg.total_nifa_ch4_cp_pkts), sizeof(uint32) * 0x5971, sizeof(uint32) * 0x0000, 13, 0);

  /* Total Mal5 Used Packets */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.total_mal5_used_packets_reg, sizeof(uint32) * 0x5972, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.total_mal5_used_packets_reg.total_nifa_ch5_cp_pkts), sizeof(uint32) * 0x5972, sizeof(uint32) * 0x0000, 13, 0);

  /* Total Mal6 Used Packets */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.total_mal6_used_packets_reg, sizeof(uint32) * 0x5973, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.total_mal6_used_packets_reg.total_nifa_ch6_cp_pkts), sizeof(uint32) * 0x5973, sizeof(uint32) * 0x0000, 13, 0);

  /* Total Mal7 Used Packets */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.total_mal7_used_packets_reg, sizeof(uint32) * 0x5974, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.total_mal7_used_packets_reg.total_nifa_ch7_cp_pkts), sizeof(uint32) * 0x5974, sizeof(uint32) * 0x0000, 13, 0);

  /* Total Mal8 Used Packets */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.total_mal8_used_packets_reg, sizeof(uint32) * 0x5975, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.total_mal8_used_packets_reg.total_nifb_ch0_cp_pkts), sizeof(uint32) * 0x5975, sizeof(uint32) * 0x0000, 13, 0);

  /* Total Mal9 Used Packets */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.total_mal9_used_packets_reg, sizeof(uint32) * 0x5976, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.total_mal9_used_packets_reg.total_nifb_ch1_cp_pkts), sizeof(uint32) * 0x5976, sizeof(uint32) * 0x0000, 13, 0);

  /* Total Mal10 Used Packets */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.total_mal10_used_packets_reg, sizeof(uint32) * 0x5977, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.total_mal10_used_packets_reg.total_nifb_ch2_cp_pkts), sizeof(uint32) * 0x5977, sizeof(uint32) * 0x0000, 13, 0);

  /* Total Mal11 Used Packets */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.total_mal11_used_packets_reg, sizeof(uint32) * 0x5978, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.total_mal11_used_packets_reg.total_nifb_ch3_cp_pkts), sizeof(uint32) * 0x5978, sizeof(uint32) * 0x0000, 13, 0);

  /* Total Mal12 Used Packets */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.total_mal12_used_packets_reg, sizeof(uint32) * 0x5979, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.total_mal12_used_packets_reg.total_nifb_ch4_cp_pkts), sizeof(uint32) * 0x5979, sizeof(uint32) * 0x0000, 13, 0);

  /* Total Mal13 Used Packets */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.total_mal13_used_packets_reg, sizeof(uint32) * 0x597a, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.total_mal13_used_packets_reg.total_nifb_ch5_cp_pkts), sizeof(uint32) * 0x597a, sizeof(uint32) * 0x0000, 13, 0);

  /* Total Mal14 Used Packets */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.total_mal14_used_packets_reg, sizeof(uint32) * 0x597b, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.total_mal14_used_packets_reg.total_nifb_ch6_cp_pkts), sizeof(uint32) * 0x597b, sizeof(uint32) * 0x0000, 13, 0);

  /* Total Mal15 Used Packets */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.total_mal15_used_packets_reg, sizeof(uint32) * 0x597c, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.total_mal15_used_packets_reg.total_nifb_ch7_cp_pkts), sizeof(uint32) * 0x597c, sizeof(uint32) * 0x0000, 13, 0);

  /* Total CPUUsed Packets */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.total_cpuused_packets_reg, sizeof(uint32) * 0x597d, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.total_cpuused_packets_reg.total_cpu_cp_pkts), sizeof(uint32) * 0x597d, sizeof(uint32) * 0x0000, 13, 0);

  /* Total Recycling Used Packets */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.total_recycling_used_packets_reg, sizeof(uint32) * 0x597e, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.total_recycling_used_packets_reg.total_rcy_cp_pkts), sizeof(uint32) * 0x597e, sizeof(uint32) * 0x0000, 13, 0);

  /* Unicast Egress Packet Header Compensation For Type A */
  /* Unicast Egress Packet Header Compensation */
  for (reg_idx = 0; reg_idx < SOC_PB_REGS_PER_HDR_CR_DSCNT_TYPE_REGS; reg_idx++)
  {
    SOC_PB_DB_REG_SET(Soc_pb_regs.egq.unicast_egress_packet_header_compensation_reg[reg_idx], sizeof(uint32) * (0x5982 + reg_idx), sizeof(uint32) * 0x0000);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.unicast_egress_packet_header_compensation_reg[reg_idx].hdr_adjust_uc_raw), sizeof(uint32) * (0x5982 + reg_idx), sizeof(uint32) * 0x0000, 7, 0);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.unicast_egress_packet_header_compensation_reg[reg_idx].hdr_adjust_uc_cpu), sizeof(uint32) * (0x5982 + reg_idx), sizeof(uint32) * 0x0000, 15, 8);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.unicast_egress_packet_header_compensation_reg[reg_idx].hdr_adjust_uc_eth), sizeof(uint32) * (0x5982 + reg_idx), sizeof(uint32) * 0x0000, 23, 16);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.unicast_egress_packet_header_compensation_reg[reg_idx].hdr_adjust_uc_tm), sizeof(uint32) * (0x5982 + reg_idx), sizeof(uint32) * 0x0000, 31, 24);
  }

  /* Multicast Egress Packet Header Compensation */
  for (reg_idx = 0; reg_idx < SOC_PB_REGS_PER_HDR_CR_DSCNT_TYPE_REGS; reg_idx++)
  {
    SOC_PB_DB_REG_SET(Soc_pb_regs.egq.multicast_egress_packet_header_compensation_reg[reg_idx], sizeof(uint32) * (0x5984 + reg_idx), sizeof(uint32) * 0x0000);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.multicast_egress_packet_header_compensation_reg[reg_idx].hdr_adjust_mc_raw), sizeof(uint32) * (0x5984 + reg_idx), sizeof(uint32) * 0x0000, 7, 0);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.multicast_egress_packet_header_compensation_reg[reg_idx].hdr_adjust_mc_cpu), sizeof(uint32) * (0x5984 + reg_idx), sizeof(uint32) * 0x0000, 15, 8);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.multicast_egress_packet_header_compensation_reg[reg_idx].hdr_adjust_mc_eth), sizeof(uint32) * (0x5984 + reg_idx), sizeof(uint32) * 0x0000, 23, 16);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.multicast_egress_packet_header_compensation_reg[reg_idx].hdr_adjust_mc_tm), sizeof(uint32) * (0x5984 + reg_idx), sizeof(uint32) * 0x0000, 31, 24);
  }

  /* Egress Interface No Fragmentation Mode Configuration */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.egress_interface_no_fragmentation_mode_configuration_reg, sizeof(uint32) * 0x5986, sizeof(uint32) * 0x0000);
  for (fld_idx = 0; fld_idx < SOC_PB_REG_NOF_MALS; fld_idx++)
  {
    SOC_PB_DB_REG_FLD_SET(
      &(Soc_pb_regs.egq.egress_interface_no_fragmentation_mode_configuration_reg.nif_no_frag[fld_idx]),
      sizeof(uint32) * 0x5986,
      sizeof(uint32) * 0x0000,
      fld_idx,
      fld_idx
    );
  }
  
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.egress_interface_no_fragmentation_mode_configuration_reg.rcy_no_frag), sizeof(uint32) * 0x5986, sizeof(uint32) * 0x0000, 16, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.egress_interface_no_fragmentation_mode_configuration_reg.cpu_no_frag), sizeof(uint32) * 0x5986, sizeof(uint32) * 0x0000, 17, 17);

  /* Egress Aging Settings */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.egress_aging_settings_reg, sizeof(uint32) * 0x5987, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.egress_aging_settings_reg.aging_ena), sizeof(uint32) * 0x5987, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.egress_aging_settings_reg.aging_fc), sizeof(uint32) * 0x5987, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.egress_aging_settings_reg.aging_rd_q), sizeof(uint32) * 0x5987, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.egress_aging_settings_reg.aging_time), sizeof(uint32) * 0x5987, sizeof(uint32) * 0x0000, 6, 4);

  /* Ofp Aging Enable Settings */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.ofp_aging_enable_settings_reg[0], sizeof(uint32) * 0x5988, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.ofp_aging_enable_settings_reg[0].port_aging_en), sizeof(uint32) * 0x5988, sizeof(uint32) * 0x0000, 31, 0);

  /* Ofp Aging Enable Settings */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.ofp_aging_enable_settings_reg[1], sizeof(uint32) * 0x5989, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.ofp_aging_enable_settings_reg[1].port_aging_en), sizeof(uint32) * 0x5989, sizeof(uint32) * 0x0000, 31, 0);

  /* Ofp Aging Enable Settings */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.ofp_aging_enable_settings_reg[2], sizeof(uint32) * 0x598a, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.ofp_aging_enable_settings_reg[2].port_aging_en), sizeof(uint32) * 0x598a, sizeof(uint32) * 0x0000, 15, 0);

  /* Ofp Force Aging */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.ofp_force_aging_reg[0], sizeof(uint32) * 0x598b, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.ofp_force_aging_reg[0].ofp_force_aging), sizeof(uint32) * 0x598b, sizeof(uint32) * 0x0000, 31, 0);

  /* Ofp Force Aging */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.ofp_force_aging_reg[1], sizeof(uint32) * 0x598c, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.ofp_force_aging_reg[1].ofp_force_aging), sizeof(uint32) * 0x598c, sizeof(uint32) * 0x0000, 31, 0);

  /* Ofp Force Aging */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.ofp_force_aging_reg[2], sizeof(uint32) * 0x598d, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.ofp_force_aging_reg[2].ofp_force_aging), sizeof(uint32) * 0x598d, sizeof(uint32) * 0x0000, 15, 0);

  /* FQPConfiguration */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.fqpconfiguration_reg, sizeof(uint32) * 0x598e, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.fqpconfiguration_reg.force_not_rdy), sizeof(uint32) * 0x598e, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.fqpconfiguration_reg.cfc_fc_dis), sizeof(uint32) * 0x598e, sizeof(uint32) * 0x0000, 1, 1);

  /* Egress Port Priority Configuration Pqp */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.egress_port_priority_configuration_pqp_reg[0], sizeof(uint32) * 0x598f, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.egress_port_priority_configuration_pqp_reg[0].port_priority_pqp), sizeof(uint32) * 0x598f, sizeof(uint32) * 0x0000, 31, 0);

  /* Egress Port Priority Configuration Pqp */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.egress_port_priority_configuration_pqp_reg[1], sizeof(uint32) * 0x5990, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.egress_port_priority_configuration_pqp_reg[1].port_priority_pqp), sizeof(uint32) * 0x5990, sizeof(uint32) * 0x0000, 31, 0);

  /* Egress Port Priority Configuration Pqp */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.egress_port_priority_configuration_pqp_reg[2], sizeof(uint32) * 0x5991, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.egress_port_priority_configuration_pqp_reg[2].port_priority_pqp), sizeof(uint32) * 0x5991, sizeof(uint32) * 0x0000, 31, 0);

  /* Egress Port Priority Configuration Pqp */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.egress_port_priority_configuration_pqp_reg[3], sizeof(uint32) * 0x5992, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.egress_port_priority_configuration_pqp_reg[3].port_priority_pqp), sizeof(uint32) * 0x5992, sizeof(uint32) * 0x0000, 31, 0);

  /* Egress Port Priority Configuration Pqp */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.egress_port_priority_configuration_pqp_reg[4], sizeof(uint32) * 0x5993, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.egress_port_priority_configuration_pqp_reg[4].port_priority_pqp), sizeof(uint32) * 0x5993, sizeof(uint32) * 0x0000, 31, 0);

  /* Egress Port Priority Configuration */
  for (reg_idx = 0; reg_idx < SOC_PB_EGQ_EGRESS_PORT_PRIORITY_CONFIGURATION_REG_MULT_NOF_REGS; reg_idx++)
  {
    SOC_PB_DB_REG_SET(Soc_pb_regs.egq.egress_port_prio_conf_reg[reg_idx], sizeof(uint32) * (0x5994 + reg_idx), sizeof(uint32) * 0x0000);
    for (fld_idx = 0; fld_idx < SOC_PB_NOF_EGR_PORT_PRIO_CONF_FLDS; fld_idx++)
    {
      SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.egress_port_prio_conf_reg[reg_idx].port_priority[fld_idx]),
        sizeof(uint32) * (0x5994 + reg_idx), sizeof(uint32) * 0x0000,
        (uint8)(1 + ((SOC_SAND_REG_SIZE_BITS/SOC_PB_NOF_EGR_PORT_PRIO_CONF_FLDS)*fld_idx)),
        (uint8)(0 + ((SOC_SAND_REG_SIZE_BITS/SOC_PB_NOF_EGR_PORT_PRIO_CONF_FLDS)*fld_idx)));
    }
  }


  /* Mapping Configuration Mal0 In Spaui */
  for (reg_idx = 0; reg_idx < SOC_PB_NOF_MAP_CONF_CHNIF_REGS; reg_idx++)
  {
    for (inner_reg_idx = 0; inner_reg_idx < SOC_PB_EGQ_MAPPING_CONFIGURATION_MAL0_IN_SPAUI_REG_MULT_NOF_REGS; inner_reg_idx++)
    {
      SOC_PB_DB_REG_SET(
        Soc_pb_regs.egq.mapping_configuration_mal_in_spaui_reg[reg_idx][inner_reg_idx],
        sizeof(uint32) * (0x5999 + reg_idx * (SOC_PB_EGQ_MAPPING_CONFIGURATION_MAL0_IN_SPAUI_REG_MULT_NOF_REGS + 1) + inner_reg_idx),
        sizeof(uint32) * 0x0000
      );

      SOC_PB_DB_REG_FLD_SET(
        &(Soc_pb_regs.egq.mapping_configuration_mal_in_spaui_reg[reg_idx][inner_reg_idx].map_mal_spaui),
        sizeof(uint32) * (0x5999 + reg_idx * (SOC_PB_EGQ_MAPPING_CONFIGURATION_MAL0_IN_SPAUI_REG_MULT_NOF_REGS + 1) + inner_reg_idx),
        sizeof(uint32) * 0x0000, 31, 0
      );
    }
  }

  /* Mapping Configuration Mal0 In Sgmii */
  for (reg_idx = 0; reg_idx < SOC_PB_NOF_MAP_CONF_CHNIF_REGS; reg_idx++)
  {
    SOC_PB_DB_REG_SET(
      Soc_pb_regs.egq.mapping_configuration_mal_in_sgmii_reg[reg_idx],
      sizeof(uint32) * (0x599c + reg_idx * (SOC_PB_EGQ_MAPPING_CONFIGURATION_MAL0_IN_SPAUI_REG_MULT_NOF_REGS + 1)),
      sizeof(uint32) * 0x0000
    );

    for (fld_idx = 0; fld_idx < SOC_PB_NOF_MAP_CONF_CHNIF_NOF_FLDS; fld_idx++)
    {
      SOC_PB_DB_REG_FLD_SET(
        &(Soc_pb_regs.egq.mapping_configuration_mal_in_sgmii_reg[reg_idx].ofp_index[fld_idx]),
        sizeof(uint32) * (0x599c + reg_idx * (SOC_PB_EGQ_MAPPING_CONFIGURATION_MAL0_IN_SPAUI_REG_MULT_NOF_REGS + 1)),
        sizeof(uint32) * 0x0000,
        (uint8)(6 + (8 * fld_idx)),
        (uint8)(0 + (8 * fld_idx))
      );

      SOC_PB_DB_REG_FLD_SET(
        &(Soc_pb_regs.egq.mapping_configuration_mal_in_sgmii_reg[reg_idx].valid[fld_idx]),
        sizeof(uint32) * (0x599c + reg_idx * (SOC_PB_EGQ_MAPPING_CONFIGURATION_MAL0_IN_SPAUI_REG_MULT_NOF_REGS + 1)),
        sizeof(uint32) * 0x0000,
        (uint8)(7 + (8 * fld_idx)),
        (uint8)(7 + (8 * fld_idx))
        );
    }
  }

  /* Mapping Configuration For Recycling Ports */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.mapping_configuration_for_recycling_ports_reg[0], sizeof(uint32) * 0x59d9, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.mapping_configuration_for_recycling_ports_reg[0].map_rcy_port), sizeof(uint32) * 0x59d9, sizeof(uint32) * 0x0000, 31, 0);

  /* Mapping Configuration For Recycling Ports */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.mapping_configuration_for_recycling_ports_reg[1], sizeof(uint32) * 0x59da, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.mapping_configuration_for_recycling_ports_reg[1].map_rcy_port), sizeof(uint32) * 0x59da, sizeof(uint32) * 0x0000, 31, 0);

  /* Mapping Configuration For Recycling Ports */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.mapping_configuration_for_recycling_ports_reg[2], sizeof(uint32) * 0x59db, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.mapping_configuration_for_recycling_ports_reg[2].map_rcy_port), sizeof(uint32) * 0x59db, sizeof(uint32) * 0x0000, 15, 0);

  /* Mapping Configuration For Cpu Ports */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.mapping_configuration_for_cpu_ports_reg, sizeof(uint32) * 0x59dc, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.mapping_configuration_for_cpu_ports_reg.map_cpu_port), sizeof(uint32) * 0x59dc, sizeof(uint32) * 0x0000, 7, 0);

  /* Disable Egress OFP */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.disable_egress_ofp_reg[0], sizeof(uint32) * 0x59dd, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.disable_egress_ofp_reg[0].disable_egress_ofp), sizeof(uint32) * 0x59dd, sizeof(uint32) * 0x0000, 31, 0);

  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.disable_egress_ofp_reg[1], sizeof(uint32) * 0x59de, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.disable_egress_ofp_reg[1].disable_egress_ofp), sizeof(uint32) * 0x59de, sizeof(uint32) * 0x0000, 31, 0);

  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.disable_egress_ofp_reg[2], sizeof(uint32) * 0x59df, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.disable_egress_ofp_reg[2].disable_egress_ofp), sizeof(uint32) * 0x59df, sizeof(uint32) * 0x0000, 15, 0);


  /* Fragmentation Queues Ready Words Threshold */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.fragmentation_queues_ready_words_threshold_reg, sizeof(uint32) * 0x59e0, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.fragmentation_queues_ready_words_threshold_reg.fq_rdy_th), sizeof(uint32) * 0x59e0, sizeof(uint32) * 0x0000, 9, 0);

  /* Fc From Cfc High Enable */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.fc_from_cfc_high_enable_reg[0], sizeof(uint32) * 0x59e3, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.fc_from_cfc_high_enable_reg[0].fc_from_cfc_high_en), sizeof(uint32) * 0x59e3, sizeof(uint32) * 0x0000, 31, 0);

  /* Fc From Cfc High Enable */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.fc_from_cfc_high_enable_reg[1], sizeof(uint32) * 0x59e4, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.fc_from_cfc_high_enable_reg[1].fc_from_cfc_high_en), sizeof(uint32) * 0x59e4, sizeof(uint32) * 0x0000, 31, 0);

  /* Fc From Cfc High Enable */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.fc_from_cfc_high_enable_reg[2], sizeof(uint32) * 0x59e5, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.fc_from_cfc_high_enable_reg[2].fc_from_cfc_high_en), sizeof(uint32) * 0x59e5, sizeof(uint32) * 0x0000, 15, 0);

  for (reg_idx = 0; reg_idx < 3; reg_idx++)
  {
    SOC_PB_DB_REG_SET(Soc_pb_regs.egq.fragmentation_queues_empty_indication[reg_idx], sizeof(uint32) * (0x59e6 + reg_idx ), sizeof(uint32) * 0x0000);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.fragmentation_queues_empty_indication[reg_idx].fqempty), sizeof(uint32) * (0x59e6 + reg_idx ), sizeof(uint32) * 0x0000, 31, 0);
  }


  /* Oc768 Configuration */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.oc768_configuration_reg, sizeof(uint32) * 0x59e9, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.oc768_configuration_reg.seqnum_msk_dis), sizeof(uint32) * 0x59e9, sizeof(uint32) * 0x0000, 0, 0);

  /*
   *	Modified structure
   */
  /* Oc768 Qm3 Mask */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.oc768_qm_mask_reg[0], sizeof(uint32) * 0x59e9, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.oc768_qm_mask_reg[0].oc768_qm_mask), sizeof(uint32) * 0x59e9, sizeof(uint32) * 0x0000, 15, 4);
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.oc768_qm_mask_reg[1], sizeof(uint32) * 0x59e9, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.oc768_qm_mask_reg[1].oc768_qm_mask), sizeof(uint32) * 0x59e9, sizeof(uint32) * 0x0000, 27, 16);
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.oc768_qm_mask_reg[2], sizeof(uint32) * 0x59ea, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.oc768_qm_mask_reg[2].oc768_qm_mask), sizeof(uint32) * 0x59ea, sizeof(uint32) * 0x0000, 11, 0);

  /* Spaui Sel */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.spaui_sel_reg, sizeof(uint32) * 0x59eb, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.spaui_sel_reg.spaui_sel), sizeof(uint32) * 0x59eb, sizeof(uint32) * 0x0000, 15, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.spaui_sel_reg.mal_is_sgmii_2_5), sizeof(uint32) * 0x59eb, sizeof(uint32) * 0x0000, 31, 16);

  /* Nif Port Is Sgmii 2 5 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.nif_port_is_sgmii_2_5_reg[0], sizeof(uint32) * 0x59ec, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.nif_port_is_sgmii_2_5_reg[0].nif_port_is_sgmii_2_5), sizeof(uint32) * 0x59ec, sizeof(uint32) * 0x0000, 31, 0);

  /* Nif Port Is Sgmii 2 5 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.nif_port_is_sgmii_2_5_reg[1], sizeof(uint32) * 0x59ed, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.nif_port_is_sgmii_2_5_reg[1].nif_port_is_sgmii_2_5), sizeof(uint32) * 0x59ed, sizeof(uint32) * 0x0000, 31, 0);

  /* Spaui Port Delay */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.spaui_port_delay_reg[0], sizeof(uint32) * 0x59ee, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.spaui_port_delay_reg[0].spaui_port_delay), sizeof(uint32) * 0x59ee, sizeof(uint32) * 0x0000, 31, 0);

  /* Spaui Port Delay */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.spaui_port_delay_reg[1], sizeof(uint32) * 0x59ef, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.spaui_port_delay_reg[1].spaui_port_delay), sizeof(uint32) * 0x59ef, sizeof(uint32) * 0x0000, 31, 0);

  /* Sgmii Port Delay */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.sgmii_port_delay_reg[0], sizeof(uint32) * 0x59f0, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.sgmii_port_delay_reg[0].sgmii_port_delay), sizeof(uint32) * 0x59f0, sizeof(uint32) * 0x0000, 31, 0);

  /* Sgmii Port Delay */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.sgmii_port_delay_reg[1], sizeof(uint32) * 0x59f1, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.sgmii_port_delay_reg[1].sgmii_port_delay), sizeof(uint32) * 0x59f1, sizeof(uint32) * 0x0000, 31, 0);

  /* Cpu Olp Rcy Port Delay Configuration */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.cpu_olp_rcy_port_delay_configuration_reg, sizeof(uint32) * 0x59f2, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.cpu_olp_rcy_port_delay_configuration_reg.cpu_port_delay), sizeof(uint32) * 0x59f2, sizeof(uint32) * 0x0000, 3, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.cpu_olp_rcy_port_delay_configuration_reg.olp_port_delay), sizeof(uint32) * 0x59f2, sizeof(uint32) * 0x0000, 7, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.cpu_olp_rcy_port_delay_configuration_reg.rcy_port_delay), sizeof(uint32) * 0x59f2, sizeof(uint32) * 0x0000, 11, 8);

  /* FQPScheduler Configuration */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.fqpscheduler_configuration_reg, sizeof(uint32) * 0x59f3, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.fqpscheduler_configuration_reg.cfg_del_req_en), sizeof(uint32) * 0x59f3, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.fqpscheduler_configuration_reg.cfg_olp_req_en), sizeof(uint32) * 0x59f3, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.fqpscheduler_configuration_reg.cfg_cpu_req_en), sizeof(uint32) * 0x59f3, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.fqpscheduler_configuration_reg.cfg_rcy_req_en), sizeof(uint32) * 0x59f3, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.fqpscheduler_configuration_reg.cfg_del_higher_en), sizeof(uint32) * 0x59f3, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.fqpscheduler_configuration_reg.cfg_olp_higher_en), sizeof(uint32) * 0x59f3, sizeof(uint32) * 0x0000, 5, 5);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.fqpscheduler_configuration_reg.cfg_cpu_higher_en), sizeof(uint32) * 0x59f3, sizeof(uint32) * 0x0000, 6, 6);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.fqpscheduler_configuration_reg.cfg_rcy_higher_en), sizeof(uint32) * 0x59f3, sizeof(uint32) * 0x0000, 7, 7);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.fqpscheduler_configuration_reg.nif_sp_ovr_cpu), sizeof(uint32) * 0x59f3, sizeof(uint32) * 0x0000, 8, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.fqpscheduler_configuration_reg.nif_sp_ovr_rcy), sizeof(uint32) * 0x59f3, sizeof(uint32) * 0x0000, 9, 9);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.fqpscheduler_configuration_reg.cpu_strict_pr_en), sizeof(uint32) * 0x59f3, sizeof(uint32) * 0x0000, 10, 10);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.fqpscheduler_configuration_reg.work_conserving_mode_en), sizeof(uint32) * 0x59f3, sizeof(uint32) * 0x0000, 12, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.fqpscheduler_configuration_reg.work_conserving_mode_cancel_en), sizeof(uint32) * 0x59f3, sizeof(uint32) * 0x0000, 13, 13);

  /* Nif Interlaken Mode */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.nif_interlaken_mode_reg, sizeof(uint32) * 0x59f4, sizeof(uint32) * 0x0000);
  for (fld_idx = 0; fld_idx < SOC_PB_REG_NOF_ILKNS; fld_idx++)
  {
    SOC_PB_DB_REG_FLD_SET(
      &(Soc_pb_regs.egq.nif_interlaken_mode_reg.cfg_ilaken[fld_idx]),
      sizeof(uint32) * 0x59f4,
      sizeof(uint32) * 0x0000,
      0 + fld_idx,
      0 + fld_idx
    );
  }

  /* Nrdy Th Sel */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.nrdy_th_sel_reg[0], sizeof(uint32) * 0x59f5, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.nrdy_th_sel_reg[0].nrdy_th_sel), sizeof(uint32) * 0x59f5, sizeof(uint32) * 0x0000, 31, 0);

  /* Nrdy Th Sel */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.nrdy_th_sel_reg[1], sizeof(uint32) * 0x59f6, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.nrdy_th_sel_reg[1].nrdy_th_sel), sizeof(uint32) * 0x59f6, sizeof(uint32) * 0x0000, 31, 0);

  /* Nrdy Th Sel */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.nrdy_th_sel_reg[2], sizeof(uint32) * 0x59f7, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.nrdy_th_sel_reg[2].nrdy_th_sel), sizeof(uint32) * 0x59f7, sizeof(uint32) * 0x0000, 31, 0);

  /* Nrdy Th Sel */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.nrdy_th_sel_reg[3], sizeof(uint32) * 0x59f8, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.nrdy_th_sel_reg[3].nrdy_th_sel), sizeof(uint32) * 0x59f8, sizeof(uint32) * 0x0000, 31, 0);

  /* Nrdy Th Sel */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.nrdy_th_sel_reg[4], sizeof(uint32) * 0x59f9, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.nrdy_th_sel_reg[4].nrdy_th_sel), sizeof(uint32) * 0x59f9, sizeof(uint32) * 0x0000, 31, 0);

  /* Nrdy Th Sel */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.nrdy_th_sel_reg[5], sizeof(uint32) * 0x59fa, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.nrdy_th_sel_reg[5].nrdy_th_sel), sizeof(uint32) * 0x59fa, sizeof(uint32) * 0x0000, 31, 0);

  /* Nrdy Th Sel */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.nrdy_th_sel_reg[6], sizeof(uint32) * 0x59fb, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.nrdy_th_sel_reg[6].nrdy_th_sel), sizeof(uint32) * 0x59fb, sizeof(uint32) * 0x0000, 8, 0);

  /* Nrdy Th0 2 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.nrdy_th0_2_reg, sizeof(uint32) * 0x59fc, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.nrdy_th0_2_reg.nrdy_th0), sizeof(uint32) * 0x59fc, sizeof(uint32) * 0x0000, 9, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.nrdy_th0_2_reg.nrdy_th1), sizeof(uint32) * 0x59fc, sizeof(uint32) * 0x0000, 19, 10);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.nrdy_th0_2_reg.nrdy_th2), sizeof(uint32) * 0x59fc, sizeof(uint32) * 0x0000, 29, 20);

  /* Nrdy Th3 5 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.nrdy_th3_5_reg, sizeof(uint32) * 0x59fd, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.nrdy_th3_5_reg.nrdy_th3), sizeof(uint32) * 0x59fd, sizeof(uint32) * 0x0000, 9, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.nrdy_th3_5_reg.nrdy_th4), sizeof(uint32) * 0x59fd, sizeof(uint32) * 0x0000, 19, 10);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.nrdy_th3_5_reg.nrdy_th5), sizeof(uint32) * 0x59fd, sizeof(uint32) * 0x0000, 29, 20);

  /* Nrdy Th6 7 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.nrdy_th6_7_reg, sizeof(uint32) * 0x59fe, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.nrdy_th6_7_reg.nrdy_th6), sizeof(uint32) * 0x59fe, sizeof(uint32) * 0x0000, 9, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.nrdy_th6_7_reg.nrdy_th7), sizeof(uint32) * 0x59fe, sizeof(uint32) * 0x0000, 19, 10);

  /* Mal Priority3 Index0 3 */
  /* Mal Priority3 Index4 7 */
  /* Mal Priority3 Index8 11 */
  /* Mal Priority3 Index12 15 */
  for(reg_idx = 0; reg_idx < SOC_PB_REG_NOF_MAL_PRIO3_REGS; reg_idx++)
  {
    SOC_PB_DB_REG_SET(Soc_pb_regs.egq.mal_priority3[reg_idx], sizeof(uint32) * (0x59ff+reg_idx), sizeof(uint32) * 0x0000);
    for(fld_idx = 0; fld_idx < SOC_PB_REG_NOF_MAL_PRIO3_FLDS; fld_idx++)
    {
      SOC_PB_DB_REG_FLD_SET(
        &(Soc_pb_regs.egq.mal_priority3[reg_idx].mal_priority3_index[fld_idx]),
        sizeof(uint32) * (0x59ff+reg_idx),
        sizeof(uint32) * 0x0000,
        6+(fld_idx*8),
        0+(fld_idx*8)
      );
    }
  }

  /* Nif Mal Enable Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.nif_mal_enable_reg, sizeof(uint32) * 0x5a03, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.nif_mal_enable_reg.nif_cancel_en), sizeof(uint32) * 0x5a03, sizeof(uint32) * 0x0000, 15, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.nif_mal_enable_reg.higher_req_en_per_mal), sizeof(uint32) * 0x5a03, sizeof(uint32) * 0x0000, 31, 16);

  /* Egress Shaper Enable Settings */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.egress_shaper_enable_settings_reg, sizeof(uint32) * 0x5a04, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.egress_shaper_enable_settings_reg.sch_enable), sizeof(uint32) * 0x5a04, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.egress_shaper_enable_settings_reg.spr_set_sel), sizeof(uint32) * 0x5a04, sizeof(uint32) * 0x0000, 1, 1);

  /* Egress Shapers Credit Memory Init Status */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.egress_shapers_credit_memory_init_status_reg, sizeof(uint32) * 0x5a05, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.egress_shapers_credit_memory_init_status_reg.sch_init), sizeof(uint32) * 0x5a05, sizeof(uint32) * 0x0000, 0, 0);

  /* Egress Shaper Calendars Arbitration Cycle Length */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.egress_shaper_calendars_arbitration_cycle_length_reg, sizeof(uint32) * 0x5a06, sizeof(uint32) * 0x0000);
  for (fld_idx = 0; fld_idx < SOC_PB_NOF_INSTANCES_EGQ_CAL_SETS; fld_idx++)
  {
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.egress_shaper_calendars_arbitration_cycle_length_reg.cal_cal_len[fld_idx]), sizeof(uint32) * 0x5a06, sizeof(uint32) * 0x0000, (uint8)(fld_idx * 8 + 7), (uint8)(fld_idx * 8 + 0));
  }

  /* Egress Shaper Configuration For Nif Channelized Port */
  for (reg_idx = 0; reg_idx < SOC_PB_EGR_SHPR_CONF_NIF_NOF_REGS; reg_idx++)
  {
    SOC_PB_DB_REG_SET(Soc_pb_regs.egq.egress_shpr_conf_nif_reg[reg_idx], sizeof(uint32) * (0x5a07 + reg_idx), sizeof(uint32) * SOC_PB_INSTANCES_EGQ_CAL_SETS_OFFSET18);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.egress_shpr_conf_nif_reg[reg_idx].spr_rate), sizeof(uint32) * (0x5a07 + reg_idx), sizeof(uint32) * SOC_PB_INSTANCES_EGQ_CAL_SETS_OFFSET18, 15, 0);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.egress_shpr_conf_nif_reg[reg_idx].spr_max_burst), sizeof(uint32) * (0x5a07 + reg_idx), sizeof(uint32) * SOC_PB_INSTANCES_EGQ_CAL_SETS_OFFSET18, 28, 16);
  }

  /* Egress Shaper Configuration For Recycle Interface Ports */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.egress_shpr_conf_for_recycle_interface_ports_reg, sizeof(uint32) * 0x5a17, sizeof(uint32) * SOC_PB_INSTANCES_EGQ_CAL_SETS_OFFSET18);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.egress_shpr_conf_for_recycle_interface_ports_reg.rcy_spr_rate), sizeof(uint32) * 0x5a17, sizeof(uint32) * SOC_PB_INSTANCES_EGQ_CAL_SETS_OFFSET18, 15, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.egress_shpr_conf_for_recycle_interface_ports_reg.rcy_spr_max_burst), sizeof(uint32) * 0x5a17, sizeof(uint32) * SOC_PB_INSTANCES_EGQ_CAL_SETS_OFFSET18, 28, 16);

  /* Egress Shaper Configuration AFor Eci Ports */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.egress_shpr_conf_for_eci_ports_reg, sizeof(uint32) * 0x5a18, sizeof(uint32) * SOC_PB_INSTANCES_EGQ_CAL_SETS_OFFSET18);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.egress_shpr_conf_for_eci_ports_reg.cpu_spr_rate), sizeof(uint32) * 0x5a18, sizeof(uint32) * SOC_PB_INSTANCES_EGQ_CAL_SETS_OFFSET18, 15, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.egress_shpr_conf_for_eci_ports_reg.cpu_spr_max_burst), sizeof(uint32) * 0x5a18, sizeof(uint32) * SOC_PB_INSTANCES_EGQ_CAL_SETS_OFFSET18, 28, 16);

  /* Egress Shaper Configuration For Olp Port */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.egress_shaper_configuration_for_olp_port_reg, sizeof(uint32) * 0x5a19, sizeof(uint32) * SOC_PB_INSTANCES_EGQ_CAL_SETS_OFFSET18);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.egress_shaper_configuration_for_olp_port_reg.olp_spr_scm), sizeof(uint32) * 0x5a19, sizeof(uint32) * SOC_PB_INSTANCES_EGQ_CAL_SETS_OFFSET18, 24, 0);

  /* Egress Shaper Configuration AFor Nif Calendars0 To3 Length */
  for (reg_idx = 0; reg_idx < SOC_PB_EGR_SHPR_PER_NIF_GRP_NOF_REGS; reg_idx++)
  {
    SOC_PB_DB_REG_SET(Soc_pb_regs.egq.egress_shpr_conf_for_nif_cal_len_reg[reg_idx], sizeof(uint32) * 0x5a1a, sizeof(uint32) * SOC_PB_INSTANCES_EGQ_CAL_SETS_OFFSET17);
    for (fld_idx = 0; fld_idx < SOC_PB_EGR_SHPR_PER_NIF_GRP_NOF_FLDS; fld_idx++)
    {
      SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.egress_shpr_conf_for_nif_cal_len_reg[reg_idx].nif_ch_spr_cal_len[fld_idx]), sizeof(uint32) * (0x5a1a + reg_idx), sizeof(uint32) * SOC_PB_INSTANCES_EGQ_CAL_SETS_OFFSET17, (uint8)(6 + ((SOC_SAND_REG_SIZE_BITS/SOC_PB_EGR_SHPR_PER_NIF_GRP_NOF_FLDS)*fld_idx)), (uint8)(0 + ((SOC_SAND_REG_SIZE_BITS/SOC_PB_EGR_SHPR_PER_NIF_GRP_NOF_FLDS)*fld_idx)));
    }
  }

  /* Egress Shaper Configuration For Other Calendars Length */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.egress_shpr_conf_for_other_calendars_length_reg, sizeof(uint32) * 0x5a1e, sizeof(uint32) * SOC_PB_INSTANCES_EGQ_CAL_SETS_OFFSET17);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.egress_shpr_conf_for_other_calendars_length_reg.rcy_spr_cal_len), sizeof(uint32) * 0x5a1e, sizeof(uint32) * SOC_PB_INSTANCES_EGQ_CAL_SETS_OFFSET17, 6, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.egress_shpr_conf_for_other_calendars_length_reg.cpu_spr_cal_len), sizeof(uint32) * 0x5a1e, sizeof(uint32) * SOC_PB_INSTANCES_EGQ_CAL_SETS_OFFSET17, 14, 8);

  /* Check Bw To Ofp */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.check_bw_to_ofp_reg, sizeof(uint32) * 0x5a36, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.check_bw_to_ofp_reg.ofp_to_check_bw), sizeof(uint32) * 0x5a36, sizeof(uint32) * 0x0000, 6, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.check_bw_to_ofp_reg.check_bw_to_ofp), sizeof(uint32) * 0x5a36, sizeof(uint32) * 0x0000, 7, 7);

  /* Gtimer Config */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.gtimer_config_reg, sizeof(uint32) * 0x5a37, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.gtimer_config_reg.timer_config), sizeof(uint32) * 0x5a37, sizeof(uint32) * 0x0000, 30, 0);

  /* Gtimer Config Cont */
  SOC_PB_DB_REG_SET(Soc_pb_regs.egq.gtimer_config_cont_reg, sizeof(uint32) * 0x5a38, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.gtimer_config_cont_reg.clear_gtimer), sizeof(uint32) * 0x5a38, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.gtimer_config_cont_reg.activate_gtimer), sizeof(uint32) * 0x5a38, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.egq.gtimer_config_cont_reg.gtimer_active), sizeof(uint32) * 0x5a38, sizeof(uint32) * 0x0000, 2, 2);
}

/* Block registers initialization: EPNI */
STATIC void
  soc_pb_regs_init_EPNI(void)
{
  uint8
    fld_idx;

  Soc_pb_regs.epni.nof_instances = SOC_PB_BLK_NOF_INSTANCES_EPNI;
  Soc_pb_regs.epni.addr.base = sizeof(uint32) * 0x3a00;
  Soc_pb_regs.epni.addr.step = sizeof(uint32) * 0x0000;

  /* Interrupt Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.epni.interrupt_reg, sizeof(uint32) * 0x3a00, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.interrupt_reg.mirr_ovf_int), sizeof(uint32) * 0x3a00, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.interrupt_reg.invalid_mpls_cmd_int), sizeof(uint32) * 0x3a00, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.interrupt_reg.invalid_ip_tunnel_cmd_int), sizeof(uint32) * 0x3a00, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.interrupt_reg.invalid_eth_code_int), sizeof(uint32) * 0x3a00, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.interrupt_reg.esem_int_vec), sizeof(uint32) * 0x3a00, sizeof(uint32) * 0x0000, 27, 27);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.interrupt_reg.ecc_err_vec), sizeof(uint32) * 0x3a00, sizeof(uint32) * 0x0000, 28, 28);

  /* Ecc Int Reg */
  SOC_PB_DB_REG_SET(Soc_pb_regs.epni.ecc_int_reg, sizeof(uint32) * 0x3a01, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.ecc_int_reg.prdm_ecc_err), sizeof(uint32) * 0x3a01, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.ecc_int_reg.prdm_ecc_fix), sizeof(uint32) * 0x3a01, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.ecc_int_reg.mdm_ecc_err), sizeof(uint32) * 0x3a01, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.ecc_int_reg.mdm_ecc_fix), sizeof(uint32) * 0x3a01, sizeof(uint32) * 0x0000, 3, 3);

  /* Esem Int Reg */
  SOC_PB_DB_REG_SET(Soc_pb_regs.epni.esem_int_reg, sizeof(uint32) * 0x3a02, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.esem_int_reg.esem_error_cam_table_full), sizeof(uint32) * 0x3a02, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.esem_int_reg.esem_error_table_coherency), sizeof(uint32) * 0x3a02, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.esem_int_reg.esem_error_delete_unknown_key), sizeof(uint32) * 0x3a02, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.esem_int_reg.esem_error_reached_max_entry_limit), sizeof(uint32) * 0x3a02, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.esem_int_reg.esem_warning_inserted_existing), sizeof(uint32) * 0x3a02, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.esem_int_reg.esem_management_unit_failure_valid), sizeof(uint32) * 0x3a02, sizeof(uint32) * 0x0000, 5, 5);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.esem_int_reg.esem_management_completed), sizeof(uint32) * 0x3a02, sizeof(uint32) * 0x0000, 6, 6);

  /* Interrupt Mask Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.epni.interrupt_mask_reg, sizeof(uint32) * 0x3a10, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.interrupt_mask_reg.mask_mirr_ovf), sizeof(uint32) * 0x3a10, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.interrupt_mask_reg.mask_invalid_mpls_cmd_int), sizeof(uint32) * 0x3a10, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.interrupt_mask_reg.mask_invalid_ip_tunnel_cmd_int), sizeof(uint32) * 0x3a10, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.interrupt_mask_reg.mask_invalid_eth_code_int), sizeof(uint32) * 0x3a10, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.interrupt_mask_reg.mask_esem_int_vec), sizeof(uint32) * 0x3a10, sizeof(uint32) * 0x0000, 27, 27);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.interrupt_mask_reg.mask_ecc_err_vec), sizeof(uint32) * 0x3a10, sizeof(uint32) * 0x0000, 28, 28);

  /* Ecc Int Reg Mask */
  SOC_PB_DB_REG_SET(Soc_pb_regs.epni.ecc_int_reg_mask_reg, sizeof(uint32) * 0x3a11, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.ecc_int_reg_mask_reg.ecc_int_reg_mask), sizeof(uint32) * 0x3a11, sizeof(uint32) * 0x0000, 3, 0);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.epni.indirect_command_wr_data_reg[0], sizeof(uint32) * 0x3a20, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.indirect_command_wr_data_reg[0].indirect_command_wr_data), sizeof(uint32) * 0x3a20, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.epni.indirect_command_wr_data_reg[1], sizeof(uint32) * 0x3a21, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.indirect_command_wr_data_reg[1].indirect_command_wr_data), sizeof(uint32) * 0x3a21, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.epni.indirect_command_wr_data_reg[2], sizeof(uint32) * 0x3a22, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.indirect_command_wr_data_reg[2].indirect_command_wr_data), sizeof(uint32) * 0x3a22, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.epni.indirect_command_wr_data_reg[3], sizeof(uint32) * 0x3a23, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.indirect_command_wr_data_reg[3].indirect_command_wr_data), sizeof(uint32) * 0x3a23, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.epni.indirect_command_wr_data_reg[4], sizeof(uint32) * 0x3a24, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.indirect_command_wr_data_reg[4].indirect_command_wr_data), sizeof(uint32) * 0x3a24, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.epni.indirect_command_wr_data_reg[5], sizeof(uint32) * 0x3a25, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.indirect_command_wr_data_reg[5].indirect_command_wr_data), sizeof(uint32) * 0x3a25, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.epni.indirect_command_wr_data_reg[6], sizeof(uint32) * 0x3a26, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.indirect_command_wr_data_reg[6].indirect_command_wr_data), sizeof(uint32) * 0x3a26, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.epni.indirect_command_wr_data_reg[7], sizeof(uint32) * 0x3a27, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.indirect_command_wr_data_reg[7].indirect_command_wr_data), sizeof(uint32) * 0x3a27, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.epni.indirect_command_rd_data_reg[0], sizeof(uint32) * 0x3a30, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.indirect_command_rd_data_reg[0].indirect_command_rd_data), sizeof(uint32) * 0x3a30, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.epni.indirect_command_rd_data_reg[1], sizeof(uint32) * 0x3a31, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.indirect_command_rd_data_reg[1].indirect_command_rd_data), sizeof(uint32) * 0x3a31, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.epni.indirect_command_rd_data_reg[2], sizeof(uint32) * 0x3a32, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.indirect_command_rd_data_reg[2].indirect_command_rd_data), sizeof(uint32) * 0x3a32, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.epni.indirect_command_rd_data_reg[3], sizeof(uint32) * 0x3a33, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.indirect_command_rd_data_reg[3].indirect_command_rd_data), sizeof(uint32) * 0x3a33, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.epni.indirect_command_rd_data_reg[4], sizeof(uint32) * 0x3a34, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.indirect_command_rd_data_reg[4].indirect_command_rd_data), sizeof(uint32) * 0x3a34, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.epni.indirect_command_rd_data_reg[5], sizeof(uint32) * 0x3a35, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.indirect_command_rd_data_reg[5].indirect_command_rd_data), sizeof(uint32) * 0x3a35, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.epni.indirect_command_rd_data_reg[6], sizeof(uint32) * 0x3a36, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.indirect_command_rd_data_reg[6].indirect_command_rd_data), sizeof(uint32) * 0x3a36, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.epni.indirect_command_rd_data_reg[7], sizeof(uint32) * 0x3a37, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.indirect_command_rd_data_reg[7].indirect_command_rd_data), sizeof(uint32) * 0x3a37, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command */
  SOC_PB_DB_REG_SET(Soc_pb_regs.epni.indirect_command_reg, sizeof(uint32) * 0x3a40, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.indirect_command_reg.indirect_command_trigger), sizeof(uint32) * 0x3a40, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.indirect_command_reg.indirect_command_trigger_on_data), sizeof(uint32) * 0x3a40, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.indirect_command_reg.indirect_command_count), sizeof(uint32) * 0x3a40, sizeof(uint32) * 0x0000, 15, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.indirect_command_reg.indirect_command_timeout), sizeof(uint32) * 0x3a40, sizeof(uint32) * 0x0000, 30, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.indirect_command_reg.indirect_command_status), sizeof(uint32) * 0x3a40, sizeof(uint32) * 0x0000, 31, 31);

  /* Indirect Command Address */
  SOC_PB_DB_REG_SET(Soc_pb_regs.epni.indirect_command_address_reg, sizeof(uint32) * 0x3a41, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.indirect_command_address_reg.indirect_command_addr), sizeof(uint32) * 0x3a41, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.indirect_command_address_reg.indirect_command_type), sizeof(uint32) * 0x3a41, sizeof(uint32) * 0x0000, 31, 31);

  /* Indirect Command Data Increment */
  SOC_PB_DB_REG_SET(Soc_pb_regs.epni.indirect_command_data_increment_reg[0], sizeof(uint32) * 0x3a42, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.indirect_command_data_increment_reg[0].indirect_command_data_increment), sizeof(uint32) * 0x3a42, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Data Increment */
  SOC_PB_DB_REG_SET(Soc_pb_regs.epni.indirect_command_data_increment_reg[1], sizeof(uint32) * 0x3a43, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.indirect_command_data_increment_reg[1].indirect_command_data_increment), sizeof(uint32) * 0x3a43, sizeof(uint32) * 0x0000, 31, 0);

  /* Gtimer Configuration */
  SOC_PB_DB_REG_SET(Soc_pb_regs.epni.gtimer_configuration_reg, sizeof(uint32) * 0x3a58, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.gtimer_configuration_reg.gtimer_cycle), sizeof(uint32) * 0x3a58, sizeof(uint32) * 0x0000, 29, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.gtimer_configuration_reg.gtimer_enable), sizeof(uint32) * 0x3a58, sizeof(uint32) * 0x0000, 30, 30);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.gtimer_configuration_reg.gtimer_reset_on_trigger), sizeof(uint32) * 0x3a58, sizeof(uint32) * 0x0000, 31, 31);

  /* Gtimer Trigger */
  SOC_PB_DB_REG_SET(Soc_pb_regs.epni.gtimer_trigger_reg, sizeof(uint32) * 0x3a59, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.gtimer_trigger_reg.gtimer_trigger), sizeof(uint32) * 0x3a59, sizeof(uint32) * 0x0000, 0, 0);

  /* Recycling Interface Priority Settings */
  SOC_PB_DB_REG_SET(Soc_pb_regs.epni.recycling_interface_priority_settings_reg, sizeof(uint32) * 0x3a5a, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.recycling_interface_priority_settings_reg.rcy_sp_or_rr), sizeof(uint32) * 0x3a5a, sizeof(uint32) * 0x0000, 0, 0);

  /* Ecc Corecction Disable */
  SOC_PB_DB_REG_SET(Soc_pb_regs.epni.ecc_corecction_disable_reg, sizeof(uint32) * 0x3a5b, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.ecc_corecction_disable_reg.prdm_dis_ecc), sizeof(uint32) * 0x3a5b, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.ecc_corecction_disable_reg.mdm_dis_ecc), sizeof(uint32) * 0x3a5b, sizeof(uint32) * 0x0000, 1, 1);

  /* Egress Interface No Fragmentation Mode Configuration */
  SOC_PB_DB_REG_SET(Soc_pb_regs.epni.egress_interface_no_fragmentation_mode_configuration_reg, sizeof(uint32) * 0x3a5c, sizeof(uint32) * 0x0000);
  for (fld_idx = 0; fld_idx < SOC_PB_REG_NOF_MALS; fld_idx++)
  {
    SOC_PB_DB_REG_FLD_SET(
      &(Soc_pb_regs.epni.egress_interface_no_fragmentation_mode_configuration_reg.nif_no_frag[fld_idx]),
      sizeof(uint32) * 0x3a5c,
      sizeof(uint32) * 0x0000,
      fld_idx,
      fld_idx
    );
  }
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.egress_interface_no_fragmentation_mode_configuration_reg.rcy_no_frag), sizeof(uint32) * 0x3a5c, sizeof(uint32) * 0x0000, 16, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.egress_interface_no_fragmentation_mode_configuration_reg.cpu_no_frag), sizeof(uint32) * 0x3a5c, sizeof(uint32) * 0x0000, 17, 17);

  /* Map Ofp To Mirr Channel */
  SOC_PB_DB_REG_SET(Soc_pb_regs.epni.map_ofp_to_mirr_channel_reg[0], sizeof(uint32) * 0x3a5d, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.map_ofp_to_mirr_channel_reg[0].map_ofp_to_mirr_cha), sizeof(uint32) * 0x3a5d, sizeof(uint32) * 0x0000, 31, 0);

  /* Map Ofp To Mirr Channel */
  SOC_PB_DB_REG_SET(Soc_pb_regs.epni.map_ofp_to_mirr_channel_reg[1], sizeof(uint32) * 0x3a5e, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.map_ofp_to_mirr_channel_reg[1].map_ofp_to_mirr_cha), sizeof(uint32) * 0x3a5e, sizeof(uint32) * 0x0000, 31, 0);

  /* Map Ofp To Mirr Channel */
  SOC_PB_DB_REG_SET(Soc_pb_regs.epni.map_ofp_to_mirr_channel_reg[2], sizeof(uint32) * 0x3a5f, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.map_ofp_to_mirr_channel_reg[2].map_ofp_to_mirr_cha), sizeof(uint32) * 0x3a5f, sizeof(uint32) * 0x0000, 31, 0);

  /* Map Ofp To Mirr Channel */
  SOC_PB_DB_REG_SET(Soc_pb_regs.epni.map_ofp_to_mirr_channel_reg[3], sizeof(uint32) * 0x3a60, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.map_ofp_to_mirr_channel_reg[3].map_ofp_to_mirr_cha), sizeof(uint32) * 0x3a60, sizeof(uint32) * 0x0000, 31, 0);

  /* Map Ofp To Mirr Channel */
  SOC_PB_DB_REG_SET(Soc_pb_regs.epni.map_ofp_to_mirr_channel_reg[4], sizeof(uint32) * 0x3a61, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.map_ofp_to_mirr_channel_reg[4].map_ofp_to_mirr_cha), sizeof(uint32) * 0x3a61, sizeof(uint32) * 0x0000, 31, 0);

  /* Map Ofp To Mirr Channel */
  SOC_PB_DB_REG_SET(Soc_pb_regs.epni.map_ofp_to_mirr_channel_reg[5], sizeof(uint32) * 0x3a62, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.map_ofp_to_mirr_channel_reg[5].map_ofp_to_mirr_cha), sizeof(uint32) * 0x3a62, sizeof(uint32) * 0x0000, 31, 0);

  /* Map Ofp To Mirr Channel */
  SOC_PB_DB_REG_SET(Soc_pb_regs.epni.map_ofp_to_mirr_channel_reg[6], sizeof(uint32) * 0x3a63, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.map_ofp_to_mirr_channel_reg[6].map_ofp_to_mirr_cha), sizeof(uint32) * 0x3a63, sizeof(uint32) * 0x0000, 31, 0);

  /* Map Ofp To Mirr Channel */
  SOC_PB_DB_REG_SET(Soc_pb_regs.epni.map_ofp_to_mirr_channel_reg[7], sizeof(uint32) * 0x3a64, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.map_ofp_to_mirr_channel_reg[7].map_ofp_to_mirr_cha), sizeof(uint32) * 0x3a64, sizeof(uint32) * 0x0000, 31, 0);

  /* Map Ofp To Mirr Channel */
  SOC_PB_DB_REG_SET(Soc_pb_regs.epni.map_ofp_to_mirr_channel_reg[8], sizeof(uint32) * 0x3a65, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.map_ofp_to_mirr_channel_reg[8].map_ofp_to_mirr_cha), sizeof(uint32) * 0x3a65, sizeof(uint32) * 0x0000, 31, 0);

  /* Map Ofp To Mirr Channel */
  SOC_PB_DB_REG_SET(Soc_pb_regs.epni.map_ofp_to_mirr_channel_reg[9], sizeof(uint32) * 0x3a66, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.map_ofp_to_mirr_channel_reg[9].map_ofp_to_mirr_cha), sizeof(uint32) * 0x3a66, sizeof(uint32) * 0x0000, 31, 0);

  /* Map Ofp To Mirr Channel */
  SOC_PB_DB_REG_SET(Soc_pb_regs.epni.map_ofp_to_mirr_channel_reg[10], sizeof(uint32) * 0x3a67, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.map_ofp_to_mirr_channel_reg[10].map_ofp_to_mirr_cha), sizeof(uint32) * 0x3a67, sizeof(uint32) * 0x0000, 31, 0);

  /* Map Ofp To Mirr Channel */
  SOC_PB_DB_REG_SET(Soc_pb_regs.epni.map_ofp_to_mirr_channel_reg[11], sizeof(uint32) * 0x3a68, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.map_ofp_to_mirr_channel_reg[11].map_ofp_to_mirr_cha), sizeof(uint32) * 0x3a68, sizeof(uint32) * 0x0000, 31, 0);

  /* Map Ofp To Mirr Channel */
  SOC_PB_DB_REG_SET(Soc_pb_regs.epni.map_ofp_to_mirr_channel_reg[12], sizeof(uint32) * 0x3a69, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.map_ofp_to_mirr_channel_reg[12].map_ofp_to_mirr_cha), sizeof(uint32) * 0x3a69, sizeof(uint32) * 0x0000, 31, 0);

  /* Map Ofp To Mirr Channel */
  SOC_PB_DB_REG_SET(Soc_pb_regs.epni.map_ofp_to_mirr_channel_reg[13], sizeof(uint32) * 0x3a6a, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.map_ofp_to_mirr_channel_reg[13].map_ofp_to_mirr_cha), sizeof(uint32) * 0x3a6a, sizeof(uint32) * 0x0000, 31, 0);

  /* Map Ofp To Mirr Channel */
  SOC_PB_DB_REG_SET(Soc_pb_regs.epni.map_ofp_to_mirr_channel_reg[14], sizeof(uint32) * 0x3a6b, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.map_ofp_to_mirr_channel_reg[14].map_ofp_to_mirr_cha), sizeof(uint32) * 0x3a6b, sizeof(uint32) * 0x0000, 31, 0);

  /* Check Bw To Packet Descriptor */
  SOC_PB_DB_REG_SET(Soc_pb_regs.epni.check_bw_to_packet_descriptor_reg, sizeof(uint32) * 0x3a6d, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.check_bw_to_packet_descriptor_reg.ofp_to_check_bw), sizeof(uint32) * 0x3a6d, sizeof(uint32) * 0x0000, 7, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.check_bw_to_packet_descriptor_reg.fifo_to_check_bw), sizeof(uint32) * 0x3a6d, sizeof(uint32) * 0x0000, 9, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.check_bw_to_packet_descriptor_reg.nif_port_to_check_bw), sizeof(uint32) * 0x3a6d, sizeof(uint32) * 0x0000, 17, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.check_bw_to_packet_descriptor_reg.nif_channel_to_check_bw), sizeof(uint32) * 0x3a6d, sizeof(uint32) * 0x0000, 23, 18);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.check_bw_to_packet_descriptor_reg.outbound_mirror_to_check_bw), sizeof(uint32) * 0x3a6d, sizeof(uint32) * 0x0000, 24, 24);

  /* Mask Check Bw To Packet Descriptor */
  SOC_PB_DB_REG_SET(Soc_pb_regs.epni.mask_check_bw_to_packet_descriptor_reg, sizeof(uint32) * 0x3a6e, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.mask_check_bw_to_packet_descriptor_reg.mask_ofp_to_check_bw), sizeof(uint32) * 0x3a6e, sizeof(uint32) * 0x0000, 7, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.mask_check_bw_to_packet_descriptor_reg.mask_fifo_to_check_bw), sizeof(uint32) * 0x3a6e, sizeof(uint32) * 0x0000, 9, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.mask_check_bw_to_packet_descriptor_reg.mask_nif_port_to_check_bw), sizeof(uint32) * 0x3a6e, sizeof(uint32) * 0x0000, 17, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.mask_check_bw_to_packet_descriptor_reg.mask_nif_channel_to_check_bw), sizeof(uint32) * 0x3a6e, sizeof(uint32) * 0x0000, 23, 18);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.mask_check_bw_to_packet_descriptor_reg.mask_outbound_mirror_to_check_bw), sizeof(uint32) * 0x3a6e, sizeof(uint32) * 0x0000, 24, 24);

  /* Gtimer Config */
  SOC_PB_DB_REG_SET(Soc_pb_regs.epni.gtimer_config_reg, sizeof(uint32) * 0x3a6f, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.gtimer_config_reg.timer_config), sizeof(uint32) * 0x3a6f, sizeof(uint32) * 0x0000, 30, 0);

  /* Gtimer Config Cont */
  SOC_PB_DB_REG_SET(Soc_pb_regs.epni.gtimer_config_cont_reg, sizeof(uint32) * 0x3a70, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.gtimer_config_cont_reg.clear_gtimer), sizeof(uint32) * 0x3a70, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.gtimer_config_cont_reg.activate_gtimer), sizeof(uint32) * 0x3a70, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.gtimer_config_cont_reg.gtimer_active), sizeof(uint32) * 0x3a70, sizeof(uint32) * 0x0000, 2, 2);

  /* Ofp2tdm Map */
  SOC_PB_DB_REG_SET(Soc_pb_regs.epni.ofp2tdm_map_reg[0], sizeof(uint32) * 0x3a71, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.ofp2tdm_map_reg[0].ofp2tdm_map), sizeof(uint32) * 0x3a71, sizeof(uint32) * 0x0000, 31, 0);

  /* Ofp2tdm Map */
  SOC_PB_DB_REG_SET(Soc_pb_regs.epni.ofp2tdm_map_reg[1], sizeof(uint32) * 0x3a72, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.ofp2tdm_map_reg[1].ofp2tdm_map), sizeof(uint32) * 0x3a72, sizeof(uint32) * 0x0000, 31, 0);

  /* Ofp2tdm Map */
  SOC_PB_DB_REG_SET(Soc_pb_regs.epni.ofp2tdm_map_reg[2], sizeof(uint32) * 0x3a73, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.ofp2tdm_map_reg[2].ofp2tdm_map), sizeof(uint32) * 0x3a73, sizeof(uint32) * 0x0000, 15, 0);

  /* Tdm Epe Configuration */
  SOC_PB_DB_REG_SET(Soc_pb_regs.epni.tdm_epe_configuration_reg, sizeof(uint32) * 0x3a74, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.tdm_epe_configuration_reg.tdm_2bytes_pkt_size), sizeof(uint32) * 0x3a74, sizeof(uint32) * 0x0000, 7, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.tdm_epe_configuration_reg.tdm_2bytes_ftmh), sizeof(uint32) * 0x3a74, sizeof(uint32) * 0x0000, 8, 8);

  /* Tdm En Crc Per Port */
  SOC_PB_DB_REG_SET(Soc_pb_regs.epni.tdm_en_crc_per_port_reg[0], sizeof(uint32) * 0x3a75, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.tdm_en_crc_per_port_reg[0].tdm_en_crc_per_port), sizeof(uint32) * 0x3a75, sizeof(uint32) * 0x0000, 31, 0);

  /* Tdm En Crc Per Port */
  SOC_PB_DB_REG_SET(Soc_pb_regs.epni.tdm_en_crc_per_port_reg[1], sizeof(uint32) * 0x3a76, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.tdm_en_crc_per_port_reg[1].tdm_en_crc_per_port), sizeof(uint32) * 0x3a76, sizeof(uint32) * 0x0000, 31, 0);

  /* Tdm En Crc Per Port */
  SOC_PB_DB_REG_SET(Soc_pb_regs.epni.tdm_en_crc_per_port_reg[2], sizeof(uint32) * 0x3a77, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.tdm_en_crc_per_port_reg[2].tdm_en_crc_per_port), sizeof(uint32) * 0x3a77, sizeof(uint32) * 0x0000, 15, 0);

  /* Fat Pipe Configuration */
  SOC_PB_DB_REG_SET(Soc_pb_regs.epni.fat_pipe_configuration_reg, sizeof(uint32) * 0x3a78, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.fat_pipe_configuration_reg.fat_pipe_ports), sizeof(uint32) * 0x3a78, sizeof(uint32) * 0x0000, 11, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.fat_pipe_configuration_reg.seqnum_msk_dis), sizeof(uint32) * 0x3a78, sizeof(uint32) * 0x0000, 12, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.fat_pipe_configuration_reg.seqnum_msk_msb), sizeof(uint32) * 0x3a78, sizeof(uint32) * 0x0000, 13, 13);

  /* Otmh Ext Config */
  SOC_PB_DB_REG_SET(Soc_pb_regs.epni.otmh_ext_config_reg, sizeof(uint32) * 0x3a8b, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.otmh_ext_config_reg.otmh_srcext_bits15to13), sizeof(uint32) * 0x3a8b, sizeof(uint32) * 0x0000, 2, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.otmh_ext_config_reg.otmh_destext_bits15to13), sizeof(uint32) * 0x3a8b, sizeof(uint32) * 0x0000, 6, 4);

  /* Pmc Parity En */
  SOC_PB_DB_REG_SET(Soc_pb_regs.epni.pmc_parity_en_reg, sizeof(uint32) * 0x3acf, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.pmc_parity_en_reg.pmc_parity_en), sizeof(uint32) * 0x3acf, sizeof(uint32) * 0x0000, 0, 0);

  /* Mirror Enable */
  SOC_PB_DB_REG_SET(Soc_pb_regs.epni.mirror_enable_reg[0], sizeof(uint32) * 0x3ad0, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.mirror_enable_reg[0].mirror_enable), sizeof(uint32) * 0x3ad0, sizeof(uint32) * 0x0000, 31, 0);

  /* Mirror Enable */
  SOC_PB_DB_REG_SET(Soc_pb_regs.epni.mirror_enable_reg[1], sizeof(uint32) * 0x3ad1, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.mirror_enable_reg[1].mirror_enable), sizeof(uint32) * 0x3ad1, sizeof(uint32) * 0x0000, 31, 0);

  /* Mirror Enable */
  SOC_PB_DB_REG_SET(Soc_pb_regs.epni.mirror_enable_reg[2], sizeof(uint32) * 0x3ad2, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.mirror_enable_reg[2].mirror_enable), sizeof(uint32) * 0x3ad2, sizeof(uint32) * 0x0000, 31, 0);

  /* Mirror Enable */
  SOC_PB_DB_REG_SET(Soc_pb_regs.epni.mirror_enable_reg[3], sizeof(uint32) * 0x3ad3, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.mirror_enable_reg[3].mirror_enable), sizeof(uint32) * 0x3ad3, sizeof(uint32) * 0x0000, 31, 0);

  /* Mirror Enable */
  SOC_PB_DB_REG_SET(Soc_pb_regs.epni.mirror_enable_reg[4], sizeof(uint32) * 0x3ad4, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.mirror_enable_reg[4].mirror_enable), sizeof(uint32) * 0x3ad4, sizeof(uint32) * 0x0000, 31, 0);

  /* Mirror Enable */
  SOC_PB_DB_REG_SET(Soc_pb_regs.epni.mirror_enable_reg[5], sizeof(uint32) * 0x3ad5, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.mirror_enable_reg[5].mirror_enable), sizeof(uint32) * 0x3ad5, sizeof(uint32) * 0x0000, 31, 0);

  /* Mirror Enable */
  SOC_PB_DB_REG_SET(Soc_pb_regs.epni.mirror_enable_reg[6], sizeof(uint32) * 0x3ad6, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.mirror_enable_reg[6].mirror_enable), sizeof(uint32) * 0x3ad6, sizeof(uint32) * 0x0000, 31, 0);

  /* Mirror Enable */
  SOC_PB_DB_REG_SET(Soc_pb_regs.epni.mirror_enable_reg[7], sizeof(uint32) * 0x3ad7, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.mirror_enable_reg[7].mirror_enable), sizeof(uint32) * 0x3ad7, sizeof(uint32) * 0x0000, 31, 0);

  /* Mirror Enable */
  SOC_PB_DB_REG_SET(Soc_pb_regs.epni.mirror_enable_reg[8], sizeof(uint32) * 0x3ad8, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.mirror_enable_reg[8].mirror_enable), sizeof(uint32) * 0x3ad8, sizeof(uint32) * 0x0000, 31, 0);

  /* Mirror Enable */
  SOC_PB_DB_REG_SET(Soc_pb_regs.epni.mirror_enable_reg[9], sizeof(uint32) * 0x3ad9, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.mirror_enable_reg[9].mirror_enable), sizeof(uint32) * 0x3ad9, sizeof(uint32) * 0x0000, 31, 0);

  /* Mirror Enable */
  SOC_PB_DB_REG_SET(Soc_pb_regs.epni.mirror_enable_reg[10], sizeof(uint32) * 0x3ada, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.mirror_enable_reg[10].mirror_enable), sizeof(uint32) * 0x3ada, sizeof(uint32) * 0x0000, 31, 0);

  /* Mirror Enable */
  SOC_PB_DB_REG_SET(Soc_pb_regs.epni.mirror_enable_reg[11], sizeof(uint32) * 0x3adb, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.mirror_enable_reg[11].mirror_enable), sizeof(uint32) * 0x3adb, sizeof(uint32) * 0x0000, 31, 0);

  /* Mirror Enable */
  SOC_PB_DB_REG_SET(Soc_pb_regs.epni.mirror_enable_reg[12], sizeof(uint32) * 0x3adc, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.mirror_enable_reg[12].mirror_enable), sizeof(uint32) * 0x3adc, sizeof(uint32) * 0x0000, 31, 0);

  /* Mirror Enable */
  SOC_PB_DB_REG_SET(Soc_pb_regs.epni.mirror_enable_reg[13], sizeof(uint32) * 0x3add, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.mirror_enable_reg[13].mirror_enable), sizeof(uint32) * 0x3add, sizeof(uint32) * 0x0000, 31, 0);

  /* Mirror Enable */
  SOC_PB_DB_REG_SET(Soc_pb_regs.epni.mirror_enable_reg[14], sizeof(uint32) * 0x3ade, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.mirror_enable_reg[14].mirror_enable), sizeof(uint32) * 0x3ade, sizeof(uint32) * 0x0000, 31, 0);

  /* Mirror Enable */
  SOC_PB_DB_REG_SET(Soc_pb_regs.epni.mirror_enable_reg[15], sizeof(uint32) * 0x3adf, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.epni.mirror_enable_reg[15].mirror_enable), sizeof(uint32) * 0x3adf, sizeof(uint32) * 0x0000, 31, 0);
}

/* Block registers initialization: CFC */
STATIC void
  soc_pb_regs_init_CFC(void)
{
  Soc_pb_regs.cfc.nof_instances = SOC_PB_BLK_NOF_INSTANCES_CFC;
  Soc_pb_regs.cfc.addr.base = sizeof(uint32) * 0x4600;
  Soc_pb_regs.cfc.addr.step = sizeof(uint32) * 0x0000;

  /* Interrupt Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.interrupt_reg, sizeof(uint32) * 0x4600, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.interrupt_reg.obrx_lock_err[0]), sizeof(uint32) * 0x4600, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.interrupt_reg.obrx_lock_err[1]), sizeof(uint32) * 0x4600, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.interrupt_reg.obrx_out_of_frm[0]), sizeof(uint32) * 0x4600, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.interrupt_reg.obrx_out_of_frm[1]), sizeof(uint32) * 0x4600, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.interrupt_reg.obrx_dip2_alarm[0]), sizeof(uint32) * 0x4600, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.interrupt_reg.obrx_dip2_alarm[1]), sizeof(uint32) * 0x4600, sizeof(uint32) * 0x0000, 5, 5);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.interrupt_reg.obrx_frm_err[0]), sizeof(uint32) * 0x4600, sizeof(uint32) * 0x0000, 6, 6);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.interrupt_reg.obrx_frm_err[1]), sizeof(uint32) * 0x4600, sizeof(uint32) * 0x0000, 7, 7);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.interrupt_reg.obrx_dip2_err[0]), sizeof(uint32) * 0x4600, sizeof(uint32) * 0x0000, 8, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.interrupt_reg.obrx_dip2_err[1]), sizeof(uint32) * 0x4600, sizeof(uint32) * 0x0000, 9, 9);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.interrupt_reg.ilkn0_oob_rx_crc_err), sizeof(uint32) * 0x4600, sizeof(uint32) * 0x0000, 10, 10);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.interrupt_reg.ilkn0_oob_rx_overflow), sizeof(uint32) * 0x4600, sizeof(uint32) * 0x0000, 11, 11);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.interrupt_reg.ilkn0_oob_rx_if_stat_err), sizeof(uint32) * 0x4600, sizeof(uint32) * 0x0000, 12, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.interrupt_reg.ilkn0_oob_rx_lanes_stat_err), sizeof(uint32) * 0x4600, sizeof(uint32) * 0x0000, 13, 13);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.interrupt_reg.ilkn1_oob_rx_crc_err), sizeof(uint32) * 0x4600, sizeof(uint32) * 0x0000, 14, 14);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.interrupt_reg.ilkn1_oob_rx_overflow), sizeof(uint32) * 0x4600, sizeof(uint32) * 0x0000, 15, 15);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.interrupt_reg.ilkn1_oob_rx_if_stat_err), sizeof(uint32) * 0x4600, sizeof(uint32) * 0x0000, 16, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.interrupt_reg.ilkn1_oob_rx_lanes_stat_err), sizeof(uint32) * 0x4600, sizeof(uint32) * 0x0000, 17, 17);

  /* Interrupt Mask Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.interrupt_mask_reg, sizeof(uint32) * 0x4610, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.interrupt_mask_reg.obrxa_lock_err_mask), sizeof(uint32) * 0x4610, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.interrupt_mask_reg.obrxb_lock_err_mask), sizeof(uint32) * 0x4610, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.interrupt_mask_reg.obrxa_out_of_frm_mask), sizeof(uint32) * 0x4610, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.interrupt_mask_reg.obrxb_out_of_frm_mask), sizeof(uint32) * 0x4610, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.interrupt_mask_reg.obrxa_dip2_alarm_mask), sizeof(uint32) * 0x4610, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.interrupt_mask_reg.obrxb_dip2_alarm_mask), sizeof(uint32) * 0x4610, sizeof(uint32) * 0x0000, 5, 5);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.interrupt_mask_reg.obrxa_frm_err_mask), sizeof(uint32) * 0x4610, sizeof(uint32) * 0x0000, 6, 6);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.interrupt_mask_reg.obrxb_frm_err_mask), sizeof(uint32) * 0x4610, sizeof(uint32) * 0x0000, 7, 7);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.interrupt_mask_reg.obrxa_dip2_err_mask), sizeof(uint32) * 0x4610, sizeof(uint32) * 0x0000, 8, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.interrupt_mask_reg.obrxb_dip2_err_mask), sizeof(uint32) * 0x4610, sizeof(uint32) * 0x0000, 9, 9);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.interrupt_mask_reg.ilkn0_oob_rx_crc_err_mask), sizeof(uint32) * 0x4610, sizeof(uint32) * 0x0000, 10, 10);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.interrupt_mask_reg.ilkn0_oob_rx_overflow_mask), sizeof(uint32) * 0x4610, sizeof(uint32) * 0x0000, 11, 11);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.interrupt_mask_reg.ilkn0_oob_ox_if_stat_err_mask), sizeof(uint32) * 0x4610, sizeof(uint32) * 0x0000, 12, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.interrupt_mask_reg.ilkn0_oob_rx_lane_stat_err_mask), sizeof(uint32) * 0x4610, sizeof(uint32) * 0x0000, 13, 13);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.interrupt_mask_reg.ilkn1_oob_rx_crc_err_mask), sizeof(uint32) * 0x4610, sizeof(uint32) * 0x0000, 14, 14);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.interrupt_mask_reg.ilkn1_oob_rx_overflow_mask), sizeof(uint32) * 0x4610, sizeof(uint32) * 0x0000, 15, 15);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.interrupt_mask_reg.ilkn1_oob_ox_if_stat_err_mask), sizeof(uint32) * 0x4610, sizeof(uint32) * 0x0000, 16, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.interrupt_mask_reg.ilkn1_oob_rx_lane_stat_err_mask), sizeof(uint32) * 0x4610, sizeof(uint32) * 0x0000, 17, 17);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.indirect_command_wr_data_reg[0], sizeof(uint32) * 0x4620, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.indirect_command_wr_data_reg[0].indirect_command_wr_data), sizeof(uint32) * 0x4620, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.indirect_command_wr_data_reg[1], sizeof(uint32) * 0x4621, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.indirect_command_wr_data_reg[1].indirect_command_wr_data), sizeof(uint32) * 0x4621, sizeof(uint32) * 0x0000, 11, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.indirect_command_rd_data_reg[0], sizeof(uint32) * 0x4630, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.indirect_command_rd_data_reg[0].indirect_command_rd_data), sizeof(uint32) * 0x4630, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.indirect_command_rd_data_reg[1], sizeof(uint32) * 0x4631, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.indirect_command_rd_data_reg[1].indirect_command_rd_data), sizeof(uint32) * 0x4631, sizeof(uint32) * 0x0000, 11, 0);

  /* Indirect Command */
  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.indirect_command_reg, sizeof(uint32) * 0x4640, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.indirect_command_reg.indirect_command_trigger), sizeof(uint32) * 0x4640, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.indirect_command_reg.indirect_command_trigger_on_data), sizeof(uint32) * 0x4640, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.indirect_command_reg.indirect_command_count), sizeof(uint32) * 0x4640, sizeof(uint32) * 0x0000, 15, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.indirect_command_reg.indirect_command_timeout), sizeof(uint32) * 0x4640, sizeof(uint32) * 0x0000, 30, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.indirect_command_reg.indirect_command_status), sizeof(uint32) * 0x4640, sizeof(uint32) * 0x0000, 31, 31);

  /* Indirect Command Address */
  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.indirect_command_address_reg, sizeof(uint32) * 0x4641, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.indirect_command_address_reg.indirect_command_addr), sizeof(uint32) * 0x4641, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.indirect_command_address_reg.indirect_command_type), sizeof(uint32) * 0x4641, sizeof(uint32) * 0x0000, 31, 31);

  /* Indirect Command Data Increment */
  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.indirect_command_data_increment_reg[0], sizeof(uint32) * 0x4642, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.indirect_command_data_increment_reg[0].indirect_command_data_increment), sizeof(uint32) * 0x4642, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Data Increment */
  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.indirect_command_data_increment_reg[1], sizeof(uint32) * 0x4643, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.indirect_command_data_increment_reg[1].indirect_command_data_increment), sizeof(uint32) * 0x4643, sizeof(uint32) * 0x0000, 31, 0);

  /* FC priority Fix */
  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.sch_to_egq_priority_fc_fix_en_reg, sizeof(uint32) * 0x4652, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.sch_to_egq_priority_fc_fix_en_reg.sch_to_egq_priority_fc_fix_en), sizeof(uint32) * 0x4652, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.sch_to_egq_priority_fc_fix_en_reg.ilkn_rx_to_egq_port_fc_fix_en), sizeof(uint32) * 0x4652, sizeof(uint32) * 0x0000, 1, 1);


  /* Cfc Enablers */
  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.cfc_enablers_reg, sizeof(uint32) * 0x4654, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.cfc_enablers_reg.cfc_en), sizeof(uint32) * 0x4654, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.cfc_enablers_reg.glb_rsc_to_rcl_ofp_hp_cfg), sizeof(uint32) * 0x4654, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.cfc_enablers_reg.glb_rsc_to_rcl_ofp_lp_cfg), sizeof(uint32) * 0x4654, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.cfc_enablers_reg.glb_rsc_to_sch_rcl_hr_en), sizeof(uint32) * 0x4654, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.cfc_enablers_reg.glb_rsc_to_sch_rcl_ofp_en), sizeof(uint32) * 0x4654, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.cfc_enablers_reg.glb_rsc_to_egq_rcl_ofp_en), sizeof(uint32) * 0x4654, sizeof(uint32) * 0x0000, 5, 5);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.cfc_enablers_reg.rcl_vsq_to_sch_hr_en), sizeof(uint32) * 0x4654, sizeof(uint32) * 0x0000, 6, 6);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.cfc_enablers_reg.oob_rx_to_sch_hr_en), sizeof(uint32) * 0x4654, sizeof(uint32) * 0x0000, 7, 7);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.cfc_enablers_reg.oob_rx_to_egq_en), sizeof(uint32) * 0x4654, sizeof(uint32) * 0x0000, 8, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.cfc_enablers_reg.ilkn_rx_to_sch_hr_en), sizeof(uint32) * 0x4654, sizeof(uint32) * 0x0000, 9, 9);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.cfc_enablers_reg.ilkn_rx_to_egq_en), sizeof(uint32) * 0x4654, sizeof(uint32) * 0x0000, 10, 10);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.cfc_enablers_reg.frc_nif_llvl_en), sizeof(uint32) * 0x4654, sizeof(uint32) * 0x0000, 11, 11);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.cfc_enablers_reg.frc_nif_clsb_en), sizeof(uint32) * 0x4654, sizeof(uint32) * 0x0000, 12, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.cfc_enablers_reg.egq_to_sch_device_en), sizeof(uint32) * 0x4654, sizeof(uint32) * 0x0000, 13, 13);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.cfc_enablers_reg.egq_to_sch_erp_en), sizeof(uint32) * 0x4654, sizeof(uint32) * 0x0000, 14, 14);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.cfc_enablers_reg.egq_to_sch_ch_port_en), sizeof(uint32) * 0x4654, sizeof(uint32) * 0x0000, 15, 15);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.cfc_enablers_reg.egq_to_sch_cpu_port_en), sizeof(uint32) * 0x4654, sizeof(uint32) * 0x0000, 16, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.cfc_enablers_reg.egq_to_sch_rcl_port_en), sizeof(uint32) * 0x4654, sizeof(uint32) * 0x0000, 17, 17);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.cfc_enablers_reg.egq_to_sch_ofp_lp_en), sizeof(uint32) * 0x4654, sizeof(uint32) * 0x0000, 18, 18);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.cfc_enablers_reg.egq_to_sch_ofp_hp_en), sizeof(uint32) * 0x4654, sizeof(uint32) * 0x0000, 19, 19);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.cfc_enablers_reg.nif_clsb_vsq_src_sel), sizeof(uint32) * 0x4654, sizeof(uint32) * 0x0000, 20, 20);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.cfc_enablers_reg.oob_rx_to_nif_fast_llfc_en), sizeof(uint32) * 0x4654, sizeof(uint32) * 0x0000, 21, 21);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.cfc_enablers_reg.ilkn_rx_to_nif_fast_llfc_en), sizeof(uint32) * 0x4654, sizeof(uint32) * 0x0000, 22, 22);

  /* Lp Glb Rsc To Nif Clsb Map */
  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.lp_glb_rsc_to_nif_clsb_map_reg[0], sizeof(uint32) * 0x4655, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.lp_glb_rsc_to_nif_clsb_map_reg[0].lp_glb_rsc_to_nif_clsb_map), sizeof(uint32) * 0x4655, sizeof(uint32) * 0x0000, 31, 0);

  /* Lp Glb Rsc To Nif Clsb Map */
  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.lp_glb_rsc_to_nif_clsb_map_reg[1], sizeof(uint32) * 0x4656, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.lp_glb_rsc_to_nif_clsb_map_reg[1].lp_glb_rsc_to_nif_clsb_map), sizeof(uint32) * 0x4656, sizeof(uint32) * 0x0000, 31, 0);

  /* Lp Glb Rsc To Nif Clsb Map */
  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.lp_glb_rsc_to_nif_clsb_map_reg[2], sizeof(uint32) * 0x4657, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.lp_glb_rsc_to_nif_clsb_map_reg[2].lp_glb_rsc_to_nif_clsb_map), sizeof(uint32) * 0x4657, sizeof(uint32) * 0x0000, 31, 0);

  /* Lp Glb Rsc To Nif Clsb Map */
  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.lp_glb_rsc_to_nif_clsb_map_reg[3], sizeof(uint32) * 0x4658, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.lp_glb_rsc_to_nif_clsb_map_reg[3].lp_glb_rsc_to_nif_clsb_map), sizeof(uint32) * 0x4658, sizeof(uint32) * 0x0000, 31, 0);

  /* Glb Rsc To Rcl Ofp Hp Map */
  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.glb_rsc_to_rcl_ofp_hp_map_reg[0], sizeof(uint32) * 0x4659, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.glb_rsc_to_rcl_ofp_hp_map_reg[0].glb_rsc_to_rcl_ofp_hp_map), sizeof(uint32) * 0x4659, sizeof(uint32) * 0x0000, 31, 0);

  /* Glb Rsc To Rcl Ofp Hp Map */
  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.glb_rsc_to_rcl_ofp_hp_map_reg[1], sizeof(uint32) * 0x465a, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.glb_rsc_to_rcl_ofp_hp_map_reg[1].glb_rsc_to_rcl_ofp_hp_map), sizeof(uint32) * 0x465a, sizeof(uint32) * 0x0000, 31, 0);

  /* Glb Rsc To Rcl Ofp Hp Map */
  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.glb_rsc_to_rcl_ofp_hp_map_reg[2], sizeof(uint32) * 0x465b, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.glb_rsc_to_rcl_ofp_hp_map_reg[2].glb_rsc_to_rcl_ofp_hp_map), sizeof(uint32) * 0x465b, sizeof(uint32) * 0x0000, 15, 0);

  /* Glb Rsc To Rcl Ofp Lp Map */
  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.glb_rsc_to_rcl_ofp_lp_map_reg[0], sizeof(uint32) * 0x465c, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.glb_rsc_to_rcl_ofp_lp_map_reg[0].glb_rsc_to_rcl_ofp_lp_map), sizeof(uint32) * 0x465c, sizeof(uint32) * 0x0000, 31, 0);

  /* Glb Rsc To Rcl Ofp Lp Map */
  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.glb_rsc_to_rcl_ofp_lp_map_reg[1], sizeof(uint32) * 0x465d, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.glb_rsc_to_rcl_ofp_lp_map_reg[1].glb_rsc_to_rcl_ofp_lp_map), sizeof(uint32) * 0x465d, sizeof(uint32) * 0x0000, 31, 0);

  /* Glb Rsc To Rcl Ofp Lp Map */
  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.glb_rsc_to_rcl_ofp_lp_map_reg[2], sizeof(uint32) * 0x465e, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.glb_rsc_to_rcl_ofp_lp_map_reg[2].glb_rsc_to_rcl_ofp_lp_map), sizeof(uint32) * 0x465e, sizeof(uint32) * 0x0000, 15, 0);

  /* Glb Rsc To Sch Rcl Hr Map */
  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.glb_rsc_to_sch_rcl_hr_map_reg, sizeof(uint32) * 0x465f, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.glb_rsc_to_sch_rcl_hr_map_reg.glb_rsc_to_sch_rcl_hr_map), sizeof(uint32) * 0x465f, sizeof(uint32) * 0x0000, 31, 0);

  /* Ilkn Rx To Sch Hr Mask */
  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.ilkn_rx_to_sch_hr_mask_reg[0], sizeof(uint32) * 0x4660, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.ilkn_rx_to_sch_hr_mask_reg[0].rx_to_sch_hr_mask), sizeof(uint32) * 0x4660, sizeof(uint32) * 0x0000, 31, 0);

  /* Ilkn Rx To Sch Hr Mask */
  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.ilkn_rx_to_sch_hr_mask_reg[1], sizeof(uint32) * 0x4661, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.ilkn_rx_to_sch_hr_mask_reg[1].rx_to_sch_hr_mask), sizeof(uint32) * 0x4661, sizeof(uint32) * 0x0000, 31, 0);

  /* Ilkn Rx To Sch Hr Mask */
  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.ilkn_rx_to_sch_hr_mask_reg[2], sizeof(uint32) * 0x4662, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.ilkn_rx_to_sch_hr_mask_reg[2].rx_to_sch_hr_mask), sizeof(uint32) * 0x4662, sizeof(uint32) * 0x0000, 31, 0);

  /* Ilkn Rx To Sch Hr Mask */
  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.ilkn_rx_to_sch_hr_mask_reg[3], sizeof(uint32) * 0x4663, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.ilkn_rx_to_sch_hr_mask_reg[3].rx_to_sch_hr_mask), sizeof(uint32) * 0x4663, sizeof(uint32) * 0x0000, 31, 0);

  /* Oob Rx To Sch Hr Mask */
  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.oob_rx_to_sch_hr_mask_reg[0], sizeof(uint32) * 0x4664, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.oob_rx_to_sch_hr_mask_reg[0].rx_to_sch_hr_mask), sizeof(uint32) * 0x4664, sizeof(uint32) * 0x0000, 31, 0);

  /* Oob Rx To Sch Hr Mask */
  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.oob_rx_to_sch_hr_mask_reg[1], sizeof(uint32) * 0x4665, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.oob_rx_to_sch_hr_mask_reg[1].rx_to_sch_hr_mask), sizeof(uint32) * 0x4665, sizeof(uint32) * 0x0000, 31, 0);

  /* Oob Rx To Sch Hr Mask */
  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.oob_rx_to_sch_hr_mask_reg[2], sizeof(uint32) * 0x4666, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.oob_rx_to_sch_hr_mask_reg[2].rx_to_sch_hr_mask), sizeof(uint32) * 0x4666, sizeof(uint32) * 0x0000, 31, 0);

  /* Oob Rx To Sch Hr Mask */
  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.oob_rx_to_sch_hr_mask_reg[3], sizeof(uint32) * 0x4667, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.oob_rx_to_sch_hr_mask_reg[3].rx_to_sch_hr_mask), sizeof(uint32) * 0x4667, sizeof(uint32) * 0x0000, 31, 0);

  /* Nif Clsb To Sch Hr Mask */
  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.nif_clsb_to_sch_hr_mask_reg[0], sizeof(uint32) * 0x4668, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.nif_clsb_to_sch_hr_mask_reg[0].nif_clsb_to_sch_hr_mask), sizeof(uint32) * 0x4668, sizeof(uint32) * 0x0000, 31, 0);

  /* Nif Clsb To Sch Hr Mask */
  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.nif_clsb_to_sch_hr_mask_reg[1], sizeof(uint32) * 0x4669, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.nif_clsb_to_sch_hr_mask_reg[1].nif_clsb_to_sch_hr_mask), sizeof(uint32) * 0x4669, sizeof(uint32) * 0x0000, 31, 0);

  /* Nif Clsb To Sch Hr Mask */
  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.nif_clsb_to_sch_hr_mask_reg[2], sizeof(uint32) * 0x466a, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.nif_clsb_to_sch_hr_mask_reg[2].nif_clsb_to_sch_hr_mask), sizeof(uint32) * 0x466a, sizeof(uint32) * 0x0000, 31, 0);

  /* Nif Clsb To Sch Hr Mask */
  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.nif_clsb_to_sch_hr_mask_reg[3], sizeof(uint32) * 0x466b, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.nif_clsb_to_sch_hr_mask_reg[3].nif_clsb_to_sch_hr_mask), sizeof(uint32) * 0x466b, sizeof(uint32) * 0x0000, 31, 0);

  /* Oob Pad Configuration */
  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.oob_pad_configuration_reg, sizeof(uint32) * 0x466c, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.oob_pad_configuration_reg.oob_intrfb_sel), sizeof(uint32) * 0x466c, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.oob_pad_configuration_reg.oob_rx_rstn[0]), sizeof(uint32) * 0x466c, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.oob_pad_configuration_reg.oob_rx_rstn[1]), sizeof(uint32) * 0x466c, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.oob_pad_configuration_reg.oob_mode[0]), sizeof(uint32) * 0x466c, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.oob_pad_configuration_reg.oob_mode[1]), sizeof(uint32) * 0x466c, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.oob_pad_configuration_reg.ilkn_oob_tx_rstn), sizeof(uint32) * 0x466c, sizeof(uint32) * 0x0000, 5, 5);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.oob_pad_configuration_reg.ilkn_oob_polarity[0]), sizeof(uint32) * 0x466c, sizeof(uint32) * 0x0000, 6, 6);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.oob_pad_configuration_reg.ilkn_oob_polarity[1]), sizeof(uint32) * 0x466c, sizeof(uint32) * 0x0000, 7, 7);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.oob_pad_configuration_reg.oob_polarity[0]), sizeof(uint32) * 0x466c, sizeof(uint32) * 0x0000, 8, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.oob_pad_configuration_reg.oob_polarity[1]), sizeof(uint32) * 0x466c, sizeof(uint32) * 0x0000, 9, 9);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.oob_pad_configuration_reg.ilkn_oob_if_stat_polarity), sizeof(uint32) * 0x466c, sizeof(uint32) * 0x0000, 10, 10);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.oob_pad_configuration_reg.ilkn_oob_ln_stat_polarity), sizeof(uint32) * 0x466c, sizeof(uint32) * 0x0000, 11, 11);

  /* Ilkn0 Configuration */
  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.ilkn_configuration_reg[0], sizeof(uint32) * 0x466d, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.ilkn_configuration_reg[0].ilkn_rx_en), sizeof(uint32) * 0x466d, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.ilkn_configuration_reg[0].ilkn_tx_en), sizeof(uint32) * 0x466d, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.ilkn_configuration_reg[0].ilkn_rx_sel), sizeof(uint32) * 0x466d, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.ilkn_configuration_reg[0].ilkn_tx_sel), sizeof(uint32) * 0x466d, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.ilkn_configuration_reg[0].ilkn_rx_cal_len), sizeof(uint32) * 0x466d, sizeof(uint32) * 0x0000, 11, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.ilkn_configuration_reg[0].ilkn_tx_cal_len), sizeof(uint32) * 0x466d, sizeof(uint32) * 0x0000, 19, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.ilkn_configuration_reg[0].ilkn_rx_err_status_sel), sizeof(uint32) * 0x466d, sizeof(uint32) * 0x0000, 20, 20);

  /* Ilkn1 Configuration */
  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.ilkn_configuration_reg[1], sizeof(uint32) * 0x466e, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.ilkn_configuration_reg[1].ilkn_rx_en), sizeof(uint32) * 0x466e, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.ilkn_configuration_reg[1].ilkn_tx_en), sizeof(uint32) * 0x466e, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.ilkn_configuration_reg[1].ilkn_rx_sel), sizeof(uint32) * 0x466e, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.ilkn_configuration_reg[1].ilkn_tx_sel), sizeof(uint32) * 0x466e, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.ilkn_configuration_reg[1].ilkn_rx_cal_len), sizeof(uint32) * 0x466e, sizeof(uint32) * 0x0000, 11, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.ilkn_configuration_reg[1].ilkn_tx_cal_len), sizeof(uint32) * 0x466e, sizeof(uint32) * 0x0000, 19, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.ilkn_configuration_reg[1].ilkn_rx_err_status_sel), sizeof(uint32) * 0x466e, sizeof(uint32) * 0x0000, 20, 20);

  /* Ilkn Oob Configuration */
  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.ilkn_oob_configuration_reg, sizeof(uint32) * 0x466f, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.ilkn_oob_configuration_reg.ilkn_oob_rx_lanes_cfg), sizeof(uint32) * 0x466f, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.ilkn_oob_configuration_reg.ilkn_oob_tx_lanes), sizeof(uint32) * 0x466f, sizeof(uint32) * 0x0000, 5, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.ilkn_oob_configuration_reg.ilkn_oob_tx_lanes_cfg), sizeof(uint32) * 0x466f, sizeof(uint32) * 0x0000, 6, 6);

  /* Ilkn Oob Tx Mask */
  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.ilkn_oob_tx_mask_reg, sizeof(uint32) * 0x4670, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.ilkn_oob_tx_mask_reg.ilkn_oob_tx_lanes_mask), sizeof(uint32) * 0x4670, sizeof(uint32) * 0x0000, 23, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.ilkn_oob_tx_mask_reg.ilkn_oob_tx_intf0_mask), sizeof(uint32) * 0x4670, sizeof(uint32) * 0x0000, 24, 24);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.ilkn_oob_tx_mask_reg.ilkn_oob_tx_intf1_mask), sizeof(uint32) * 0x4670, sizeof(uint32) * 0x0000, 25, 25);

  /* Ilkn Oob Tx Force */
  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.ilkn_oob_tx_force_reg, sizeof(uint32) * 0x4671, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.ilkn_oob_tx_force_reg.frc_ilkn_oob_tx_lanes), sizeof(uint32) * 0x4671, sizeof(uint32) * 0x0000, 23, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.ilkn_oob_tx_force_reg.frc_ilkn_oob_tx_intf0), sizeof(uint32) * 0x4671, sizeof(uint32) * 0x0000, 24, 24);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.ilkn_oob_tx_force_reg.frc_ilkn_oob_tx_intf1), sizeof(uint32) * 0x4671, sizeof(uint32) * 0x0000, 25, 25);

  /* Ilkn0 Oob Rx Crc Err Cnt */
  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.ilkn0_oob_rx_crc_err_cnt_reg, sizeof(uint32) * 0x4672, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.ilkn0_oob_rx_crc_err_cnt_reg.ilkn0_oob_rx_crc_err_cnt), sizeof(uint32) * 0x4672, sizeof(uint32) * 0x0000, 14, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.ilkn0_oob_rx_crc_err_cnt_reg.ilkn0_oob_rx_crc_err_cnt_ovf), sizeof(uint32) * 0x4672, sizeof(uint32) * 0x0000, 15, 15);

  /* Ilkn1 Oob Rx Crc Err Cnt */
  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.ilkn1_oob_rx_crc_err_cnt_reg, sizeof(uint32) * 0x4673, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.ilkn1_oob_rx_crc_err_cnt_reg.ilkn1_oob_rx_crc_err_cnt), sizeof(uint32) * 0x4673, sizeof(uint32) * 0x0000, 14, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.ilkn1_oob_rx_crc_err_cnt_reg.ilkn1_oob_rx_crc_err_cnt_ovf), sizeof(uint32) * 0x4673, sizeof(uint32) * 0x0000, 15, 15);

  /* Ilkn0 Oob Rx Lanes Status */
  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.ilkn0_oob_rx_lanes_status_reg, sizeof(uint32) * 0x4674, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.ilkn0_oob_rx_lanes_status_reg.ilkn0_oob_rx_lanes_status), sizeof(uint32) * 0x4674, sizeof(uint32) * 0x0000, 23, 0);

  /* Ilkn1 Oob Rx Lanes Status */
  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.ilkn1_oob_rx_lanes_status_reg, sizeof(uint32) * 0x4675, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.ilkn1_oob_rx_lanes_status_reg.ilkn1_oob_rx_lanes_status), sizeof(uint32) * 0x4675, sizeof(uint32) * 0x0000, 23, 0);

  /* Ilkn Oob Rx Fc Status Sel */
  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.ilkn_oob_rx_fc_status_sel_reg, sizeof(uint32) * 0x4676, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.ilkn_oob_rx_fc_status_sel_reg.ilkn0_oob_rx_fc_status_sel), sizeof(uint32) * 0x4676, sizeof(uint32) * 0x0000, 2, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.ilkn_oob_rx_fc_status_sel_reg.ilkn1_oob_rx_fc_status_sel), sizeof(uint32) * 0x4676, sizeof(uint32) * 0x0000, 5, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.ilkn_oob_rx_fc_status_sel_reg.ilkn0_ib_rx_fc_status_sel), sizeof(uint32) * 0x4676, sizeof(uint32) * 0x0000, 8, 6);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.ilkn_oob_rx_fc_status_sel_reg.ilkn1_ib_rx_fc_status_sel), sizeof(uint32) * 0x4676, sizeof(uint32) * 0x0000, 11, 9);

  /* Ilkn0 Oob Rx Fc Status */
  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.ilkn0_oob_rx_fc_status_reg, sizeof(uint32) * 0x4677, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.ilkn0_oob_rx_fc_status_reg.ilkn0_oob_rx_fc_status), sizeof(uint32) * 0x4677, sizeof(uint32) * 0x0000, 31, 0);

  /* Ilkn1 Oob Rx Fc Status */
  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.ilkn1_oob_rx_fc_status_reg, sizeof(uint32) * 0x4678, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.ilkn1_oob_rx_fc_status_reg.ilkn1_oob_rx_fc_status), sizeof(uint32) * 0x4678, sizeof(uint32) * 0x0000, 31, 0);

  /* Ilkn0 Ib Rx Fc Status */
  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.ilkn0_ib_rx_fc_status_reg, sizeof(uint32) * 0x4679, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.ilkn0_ib_rx_fc_status_reg.ilkn0_ib_rx_fc_status), sizeof(uint32) * 0x4679, sizeof(uint32) * 0x0000, 31, 0);

  /* Ilkn1 Ib Rx Fc Status */
  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.ilkn1_ib_rx_fc_status_reg, sizeof(uint32) * 0x467a, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.ilkn1_ib_rx_fc_status_reg.ilkn1_ib_rx_fc_status), sizeof(uint32) * 0x467a, sizeof(uint32) * 0x0000, 31, 0);

  /* Out Of Band Tx Configuration0 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.out_of_band_tx_configuration0_reg, sizeof(uint32) * 0x467b, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.out_of_band_tx_configuration0_reg.tx_cal_len), sizeof(uint32) * 0x467b, sizeof(uint32) * 0x0000, 9, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.out_of_band_tx_configuration0_reg.tx_cal_m), sizeof(uint32) * 0x467b, sizeof(uint32) * 0x0000, 15, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.out_of_band_tx_configuration0_reg.oob_tx_en), sizeof(uint32) * 0x467b, sizeof(uint32) * 0x0000, 16, 16);

  /* Out Of Band Tx Configuration1 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.out_of_band_tx_configuration1_reg, sizeof(uint32) * 0x467c, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.out_of_band_tx_configuration1_reg.out_stat_phase_sel), sizeof(uint32) * 0x467c, sizeof(uint32) * 0x0000, 1, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.out_of_band_tx_configuration1_reg.out_stat_speed), sizeof(uint32) * 0x467c, sizeof(uint32) * 0x0000, 2, 2);

  /* Out Of Band Rx0 Configuration0 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.out_of_band_rx_configuration_reg[0], sizeof(uint32) * 0x467d, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.out_of_band_rx_configuration_reg[0].rx_cal_len), sizeof(uint32) * 0x467d, sizeof(uint32) * 0x0000, 9, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.out_of_band_rx_configuration_reg[0].rx_cal_m), sizeof(uint32) * 0x467d, sizeof(uint32) * 0x0000, 15, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.out_of_band_rx_configuration_reg[0].oob_rx_en), sizeof(uint32) * 0x467d, sizeof(uint32) * 0x0000, 16, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.out_of_band_rx_configuration_reg[0].oob_rx_lb_en), sizeof(uint32) * 0x467d, sizeof(uint32) * 0x0000, 17, 17);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.out_of_band_rx_configuration_reg[0].oofrm_sts_sel), sizeof(uint32) * 0x467d, sizeof(uint32) * 0x0000, 18, 18);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.out_of_band_rx_configuration_reg[0].in_stat_phase_sel), sizeof(uint32) * 0x467d, sizeof(uint32) * 0x0000, 19, 19);

  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.out_of_band_rx_configuration_reg[1], sizeof(uint32) * 0x4680, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.out_of_band_rx_configuration_reg[1].rx_cal_len), sizeof(uint32) * 0x4680, sizeof(uint32) * 0x0000, 9, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.out_of_band_rx_configuration_reg[1].rx_cal_m), sizeof(uint32) * 0x4680, sizeof(uint32) * 0x0000, 15, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.out_of_band_rx_configuration_reg[1].oob_rx_en), sizeof(uint32) * 0x4680, sizeof(uint32) * 0x0000, 16, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.out_of_band_rx_configuration_reg[1].oob_rx_lb_en), sizeof(uint32) * 0x4680, sizeof(uint32) * 0x0000, 17, 17);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.out_of_band_rx_configuration_reg[1].oofrm_sts_sel), sizeof(uint32) * 0x4680, sizeof(uint32) * 0x0000, 18, 18);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.out_of_band_rx_configuration_reg[1].in_stat_phase_sel), sizeof(uint32) * 0x4680, sizeof(uint32) * 0x0000, 19, 19);

  /* Out Of Band Rx0 Threshold Configuration0 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.out_of_band_rx_threshold_configuration0_reg[0], sizeof(uint32) * 0x467e, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.out_of_band_rx_threshold_configuration0_reg[0].dip2_good2_bad_ratio), sizeof(uint32) * 0x467e, sizeof(uint32) * 0x0000, 7, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.out_of_band_rx_threshold_configuration0_reg[0].max_frm_pattrn), sizeof(uint32) * 0x467e, sizeof(uint32) * 0x0000, 15, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.out_of_band_rx_threshold_configuration0_reg[0].in_frm_th), sizeof(uint32) * 0x467e, sizeof(uint32) * 0x0000, 23, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.out_of_band_rx_threshold_configuration0_reg[0].out_of_frm_th), sizeof(uint32) * 0x467e, sizeof(uint32) * 0x0000, 31, 24);

  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.out_of_band_rx_threshold_configuration0_reg[1], sizeof(uint32) * 0x4681, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.out_of_band_rx_threshold_configuration0_reg[1].dip2_good2_bad_ratio), sizeof(uint32) * 0x4681, sizeof(uint32) * 0x0000, 7, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.out_of_band_rx_threshold_configuration0_reg[1].max_frm_pattrn), sizeof(uint32) * 0x4681, sizeof(uint32) * 0x0000, 15, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.out_of_band_rx_threshold_configuration0_reg[1].in_frm_th), sizeof(uint32) * 0x4681, sizeof(uint32) * 0x0000, 23, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.out_of_band_rx_threshold_configuration0_reg[1].out_of_frm_th), sizeof(uint32) * 0x4681, sizeof(uint32) * 0x0000, 31, 24);

  /* Out Of Band Rx0 Threshold Configuration1 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.out_of_band_rx_threshold_configuration1_reg[0], sizeof(uint32) * 0x467f, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.out_of_band_rx_threshold_configuration1_reg[0].dip2_alrm_th), sizeof(uint32) * 0x467f, sizeof(uint32) * 0x0000, 7, 0);

  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.out_of_band_rx_threshold_configuration1_reg[1], sizeof(uint32) * 0x4682, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.out_of_band_rx_threshold_configuration1_reg[1].dip2_alrm_th), sizeof(uint32) * 0x4682, sizeof(uint32) * 0x0000, 7, 0);

  /* Oob Rx0 Error Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.oob_rx_error_counter_reg[0], sizeof(uint32) * 0x4683, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.oob_rx_error_counter_reg[0].frm_err_cnt), sizeof(uint32) * 0x4683, sizeof(uint32) * 0x0000, 6, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.oob_rx_error_counter_reg[0].frm_err_cnt_ovf), sizeof(uint32) * 0x4683, sizeof(uint32) * 0x0000, 7, 7);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.oob_rx_error_counter_reg[0].dip2_err_cnt), sizeof(uint32) * 0x4683, sizeof(uint32) * 0x0000, 14, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.oob_rx_error_counter_reg[0].dip2_err_cnt_ovf), sizeof(uint32) * 0x4683, sizeof(uint32) * 0x0000, 15, 15);

  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.oob_rx_error_counter_reg[1], sizeof(uint32) * 0x4684, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.oob_rx_error_counter_reg[1].frm_err_cnt), sizeof(uint32) * 0x4684, sizeof(uint32) * 0x0000, 6, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.oob_rx_error_counter_reg[1].frm_err_cnt_ovf), sizeof(uint32) * 0x4684, sizeof(uint32) * 0x0000, 7, 7);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.oob_rx_error_counter_reg[1].dip2_err_cnt), sizeof(uint32) * 0x4684, sizeof(uint32) * 0x0000, 14, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.oob_rx_error_counter_reg[1].dip2_err_cnt_ovf), sizeof(uint32) * 0x4684, sizeof(uint32) * 0x0000, 15, 15);

  /* Force Scheduler Flow Control */
  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.force_scheduler_flow_control_reg, sizeof(uint32) * 0x4685, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.force_scheduler_flow_control_reg.frc_sch_dev_fc), sizeof(uint32) * 0x4685, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.force_scheduler_flow_control_reg.frc_sch_erp_fc), sizeof(uint32) * 0x4685, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.force_scheduler_flow_control_reg.frc_sch_chn_port_fc), sizeof(uint32) * 0x4685, sizeof(uint32) * 0x0000, 17, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.force_scheduler_flow_control_reg.frc_sch_cpu_port_fc), sizeof(uint32) * 0x4685, sizeof(uint32) * 0x0000, 18, 18);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.force_scheduler_flow_control_reg.frc_sch_rcl_port_fc), sizeof(uint32) * 0x4685, sizeof(uint32) * 0x0000, 19, 19);

  /* Frc Sch Hr Fc */
  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.frc_sch_hr_fc_reg[0], sizeof(uint32) * 0x4686, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.frc_sch_hr_fc_reg[0].frc_sch_hr_fc), sizeof(uint32) * 0x4686, sizeof(uint32) * 0x0000, 31, 0);

  /* Frc Sch Hr Fc */
  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.frc_sch_hr_fc_reg[1], sizeof(uint32) * 0x4687, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.frc_sch_hr_fc_reg[1].frc_sch_hr_fc), sizeof(uint32) * 0x4687, sizeof(uint32) * 0x0000, 31, 0);

  /* Frc Sch Hr Fc */
  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.frc_sch_hr_fc_reg[2], sizeof(uint32) * 0x4688, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.frc_sch_hr_fc_reg[2].frc_sch_hr_fc), sizeof(uint32) * 0x4688, sizeof(uint32) * 0x0000, 31, 0);

  /* Frc Sch Hr Fc */
  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.frc_sch_hr_fc_reg[3], sizeof(uint32) * 0x4689, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.frc_sch_hr_fc_reg[3].frc_sch_hr_fc), sizeof(uint32) * 0x4689, sizeof(uint32) * 0x0000, 31, 0);

  /* Frc Sch Ofp Hr Fc */
  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.frc_sch_ofp_hr_fc_reg[0], sizeof(uint32) * 0x468a, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.frc_sch_ofp_hr_fc_reg[0].frc_sch_ofp_hr_fc), sizeof(uint32) * 0x468a, sizeof(uint32) * 0x0000, 31, 0);

  /* Frc Sch Ofp Hr Fc */
  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.frc_sch_ofp_hr_fc_reg[1], sizeof(uint32) * 0x468b, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.frc_sch_ofp_hr_fc_reg[1].frc_sch_ofp_hr_fc), sizeof(uint32) * 0x468b, sizeof(uint32) * 0x0000, 31, 0);

  /* Frc Sch Ofp Hr Fc */
  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.frc_sch_ofp_hr_fc_reg[2], sizeof(uint32) * 0x468c, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.frc_sch_ofp_hr_fc_reg[2].frc_sch_ofp_hr_fc), sizeof(uint32) * 0x468c, sizeof(uint32) * 0x0000, 15, 0);

  /* Frc Egq Ofp Fc */
  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.frc_egq_ofp_fc_reg[0], sizeof(uint32) * 0x468d, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.frc_egq_ofp_fc_reg[0].frc_egq_ofp_fc), sizeof(uint32) * 0x468d, sizeof(uint32) * 0x0000, 31, 0);

  /* Frc Egq Ofp Fc */
  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.frc_egq_ofp_fc_reg[1], sizeof(uint32) * 0x468e, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.frc_egq_ofp_fc_reg[1].frc_egq_ofp_fc), sizeof(uint32) * 0x468e, sizeof(uint32) * 0x0000, 31, 0);

  /* Frc Egq Ofp Fc */
  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.frc_egq_ofp_fc_reg[2], sizeof(uint32) * 0x468f, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.frc_egq_ofp_fc_reg[2].frc_egq_ofp_fc), sizeof(uint32) * 0x468f, sizeof(uint32) * 0x0000, 15, 0);

  /* Frc Nif Lnk Fc */
  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.frc_nif_lnk_fc_reg[0], sizeof(uint32) * 0x4690, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.frc_nif_lnk_fc_reg[0].frc_nif_lnk_fc), sizeof(uint32) * 0x4690, sizeof(uint32) * 0x0000, 31, 0);

  /* Frc Nif Lnk Fc */
  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.frc_nif_lnk_fc_reg[1], sizeof(uint32) * 0x4691, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.frc_nif_lnk_fc_reg[1].frc_nif_lnk_fc), sizeof(uint32) * 0x4691, sizeof(uint32) * 0x0000, 31, 0);

  /* Frc Nif Clsb Fc */
  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.frc_nif_clsb_fc_reg[0], sizeof(uint32) * 0x4692, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.frc_nif_clsb_fc_reg[0].frc_nif_clsb_fc), sizeof(uint32) * 0x4692, sizeof(uint32) * 0x0000, 31, 0);

  /* Frc Nif Clsb Fc */
  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.frc_nif_clsb_fc_reg[1], sizeof(uint32) * 0x4693, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.frc_nif_clsb_fc_reg[1].frc_nif_clsb_fc), sizeof(uint32) * 0x4693, sizeof(uint32) * 0x0000, 31, 0);

  /* Frc Nif Clsb Fc */
  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.frc_nif_clsb_fc_reg[2], sizeof(uint32) * 0x4694, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.frc_nif_clsb_fc_reg[2].frc_nif_clsb_fc), sizeof(uint32) * 0x4694, sizeof(uint32) * 0x0000, 31, 0);

  /* Frc Nif Clsb Fc */
  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.frc_nif_clsb_fc_reg[3], sizeof(uint32) * 0x4695, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.frc_nif_clsb_fc_reg[3].frc_nif_clsb_fc), sizeof(uint32) * 0x4695, sizeof(uint32) * 0x0000, 31, 0);

  /* Frc Nif Fast Llfc */
  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.frc_nif_fast_llfc_reg[0], sizeof(uint32) * 0x4696, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.frc_nif_fast_llfc_reg[0].frc_nif_fast_llfc), sizeof(uint32) * 0x4696, sizeof(uint32) * 0x0000, 31, 0);

  /* Frc Nif Fast Llfc */
  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.frc_nif_fast_llfc_reg[1], sizeof(uint32) * 0x4697, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.frc_nif_fast_llfc_reg[1].frc_nif_fast_llfc), sizeof(uint32) * 0x4697, sizeof(uint32) * 0x0000, 31, 0);

  /* Egq Fc Status */
  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.egq_fc_status_reg, sizeof(uint32) * 0x4698, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.egq_fc_status_reg.egq_dev_fc), sizeof(uint32) * 0x4698, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.egq_fc_status_reg.egq_erp_fc), sizeof(uint32) * 0x4698, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.egq_fc_status_reg.egq_chn_port_fc), sizeof(uint32) * 0x4698, sizeof(uint32) * 0x0000, 17, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.egq_fc_status_reg.egq_cpu_port_fc), sizeof(uint32) * 0x4698, sizeof(uint32) * 0x0000, 18, 18);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.egq_fc_status_reg.egq_rcl_port_fc), sizeof(uint32) * 0x4698, sizeof(uint32) * 0x0000, 19, 19);

  /* Egq Fc Sel */
  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.egq_fc_sel_reg, sizeof(uint32) * 0x4699, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.egq_fc_sel_reg.egq_ofp_fc_sel), sizeof(uint32) * 0x4699, sizeof(uint32) * 0x0000, 2, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.egq_fc_sel_reg.egq_ll_fc_sel), sizeof(uint32) * 0x4699, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.egq_fc_sel_reg.egq_clsb_fc_sel), sizeof(uint32) * 0x4699, sizeof(uint32) * 0x0000, 5, 4);

  /* Egq Ofp Fc */
  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.egq_ofp_fc_reg, sizeof(uint32) * 0x469a, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.egq_ofp_fc_reg.egq_ofp_fc), sizeof(uint32) * 0x469a, sizeof(uint32) * 0x0000, 31, 0);

  /* Egq Ll Fc */
  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.egq_ll_fc_reg, sizeof(uint32) * 0x469b, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.egq_ll_fc_reg.egq_ll_fc), sizeof(uint32) * 0x469b, sizeof(uint32) * 0x0000, 31, 0);

  /* Egq Clsb Fc */
  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.egq_clsb_fc_reg, sizeof(uint32) * 0x469c, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.egq_clsb_fc_reg.egq_clsb_fc), sizeof(uint32) * 0x469c, sizeof(uint32) * 0x0000, 31, 0);

  /* Nif Fc Sel */
  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.nif_fc_sel_reg, sizeof(uint32) * 0x469d, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.nif_fc_sel_reg.nif_af_fc_sel), sizeof(uint32) * 0x469d, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.nif_fc_sel_reg.nif_clsb_fc_sel), sizeof(uint32) * 0x469d, sizeof(uint32) * 0x0000, 2, 1);

  /* Nif Af Fc */
  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.nif_af_fc_reg, sizeof(uint32) * 0x469e, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.nif_af_fc_reg.nif_af_fc), sizeof(uint32) * 0x469e, sizeof(uint32) * 0x0000, 31, 0);

  /* Nif Clsb Fc */
  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.nif_clsb_fc_reg, sizeof(uint32) * 0x469f, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.nif_clsb_fc_reg.nif_clsb_fc), sizeof(uint32) * 0x469f, sizeof(uint32) * 0x0000, 31, 0);

  /* Obrx Fc Sel */
  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.obrx_fc_sel_reg, sizeof(uint32) * 0x46a0, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.obrx_fc_sel_reg.obrxa_schb_fc_sel), sizeof(uint32) * 0x46a0, sizeof(uint32) * 0x0000, 1, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.obrx_fc_sel_reg.obrxa_ofp_fc_sel), sizeof(uint32) * 0x46a0, sizeof(uint32) * 0x0000, 4, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.obrx_fc_sel_reg.obrxa_nif_fc_sel), sizeof(uint32) * 0x46a0, sizeof(uint32) * 0x0000, 5, 5);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.obrx_fc_sel_reg.obrxb_schb_fc_sel), sizeof(uint32) * 0x46a0, sizeof(uint32) * 0x0000, 7, 6);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.obrx_fc_sel_reg.obrxb_ofp_fc_sel), sizeof(uint32) * 0x46a0, sizeof(uint32) * 0x0000, 10, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.obrx_fc_sel_reg.obrxb_nif_fc_sel), sizeof(uint32) * 0x46a0, sizeof(uint32) * 0x0000, 11, 11);

  /* Obrxa Schb Fc */
  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.obrxa_schb_fc_reg, sizeof(uint32) * 0x46a1, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.obrxa_schb_fc_reg.obrxa_schb_fc), sizeof(uint32) * 0x46a1, sizeof(uint32) * 0x0000, 31, 0);

  /* Obrxa Ofp Fc */
  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.obrxa_ofp_fc_reg, sizeof(uint32) * 0x46a2, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.obrxa_ofp_fc_reg.obrxa_ofp_fc), sizeof(uint32) * 0x46a2, sizeof(uint32) * 0x0000, 31, 0);

  /* Obrxa Nif Fc */
  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.obrxa_nif_fc_reg, sizeof(uint32) * 0x46a3, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.obrxa_nif_fc_reg.obrxa_nif_fc), sizeof(uint32) * 0x46a3, sizeof(uint32) * 0x0000, 31, 0);

  /* Obrxb Schb Fc */
  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.obrxb_schb_fc_reg, sizeof(uint32) * 0x46a4, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.obrxb_schb_fc_reg.obrxb_schb_fc), sizeof(uint32) * 0x46a4, sizeof(uint32) * 0x0000, 31, 0);

  /* Obrxb Ofp Fc */
  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.obrxb_ofp_fc_reg, sizeof(uint32) * 0x46a5, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.obrxb_ofp_fc_reg.obrxb_ofp_fc), sizeof(uint32) * 0x46a5, sizeof(uint32) * 0x0000, 31, 0);

  /* Obrxb Nif Fc */
  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.obrxb_nif_fc_reg, sizeof(uint32) * 0x46a6, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.obrxb_nif_fc_reg.obrxb_nif_fc), sizeof(uint32) * 0x46a6, sizeof(uint32) * 0x0000, 31, 0);

  /* Iqm Glbl Fc Status */
  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.iqm_glbl_fc_status_reg, sizeof(uint32) * 0x46a7, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.iqm_glbl_fc_status_reg.fr_bdb_fc_lp), sizeof(uint32) * 0x46a7, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.iqm_glbl_fc_status_reg.fr_bdb_fc_hp), sizeof(uint32) * 0x46a7, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.iqm_glbl_fc_status_reg.fr_uc_db_fc_lp), sizeof(uint32) * 0x46a7, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.iqm_glbl_fc_status_reg.fr_uc_db_fc_hp), sizeof(uint32) * 0x46a7, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.iqm_glbl_fc_status_reg.fr_fl_mc_db_fc_lp), sizeof(uint32) * 0x46a7, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.iqm_glbl_fc_status_reg.fr_fl_mc_db_fc_hp), sizeof(uint32) * 0x46a7, sizeof(uint32) * 0x0000, 5, 5);

  /* Iqm Vsq Fc Status Sel */
  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.iqm_vsq_fc_status_sel_reg, sizeof(uint32) * 0x46a8, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.iqm_vsq_fc_status_sel_reg.iqm_vsq_fc_status_sel), sizeof(uint32) * 0x46a8, sizeof(uint32) * 0x0000, 3, 0);

  /* Iqm Vsq Fc Status */
  SOC_PB_DB_REG_SET(Soc_pb_regs.cfc.iqm_vsq_fc_status_reg, sizeof(uint32) * 0x46a9, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.cfc.iqm_vsq_fc_status_reg.vsq_fc), sizeof(uint32) * 0x46a9, sizeof(uint32) * 0x0000, 31, 0);
}

/* Block registers initialization: SCH */
STATIC void
  soc_pb_regs_init_SCH(void)
{
  uint32
    reg_idx = 0,
    fld_idx = 0,
    gap = 0;

 Soc_pb_regs.sch.nof_instances = SOC_PB_BLK_NOF_INSTANCES_SCH;
  Soc_pb_regs.sch.addr.base = sizeof(uint32) * 0x4200;
  Soc_pb_regs.sch.addr.step = sizeof(uint32) * 0x0000;

  /* Interrupt Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.sch.interrupt_reg, sizeof(uint32) * 0x4200, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.interrupt_reg.smp_bad_msg), sizeof(uint32) * 0x4200, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.interrupt_reg.act_flow_bad_params), sizeof(uint32) * 0x4200, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.interrupt_reg.shp_flow_bad_params), sizeof(uint32) * 0x4200, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.interrupt_reg.restart_flow_event), sizeof(uint32) * 0x4200, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.interrupt_reg.smpfull_level1), sizeof(uint32) * 0x4200, sizeof(uint32) * 0x0000, 6, 6);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.interrupt_reg.smpfull_level2), sizeof(uint32) * 0x4200, sizeof(uint32) * 0x0000, 7, 7);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.interrupt_reg.fctfifoovf), sizeof(uint32) * 0x4200, sizeof(uint32) * 0x0000, 14, 14);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.interrupt_reg.ecc_error_fixed), sizeof(uint32) * 0x4200, sizeof(uint32) * 0x0000, 20, 20);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.interrupt_reg.ecc_error), sizeof(uint32) * 0x4200, sizeof(uint32) * 0x0000, 24, 24);

  /* ECC status Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.sch.ecc_status_reg, sizeof(uint32) * 0x4201, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.ecc_status_reg.ecc_error_fields), sizeof(uint32) * 0x4201, sizeof(uint32) * 0x0000, 28, 16);
  

  /* Interrupt Mask Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.sch.interrupt_mask_data_reg, sizeof(uint32) * 0x4210, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.interrupt_mask_data_reg.smp_bad_msg_mask), sizeof(uint32) * 0x4210, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.interrupt_mask_data_reg.act_flow_bad_params_mask), sizeof(uint32) * 0x4210, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.interrupt_mask_data_reg.shp_flow_bad_params_mask), sizeof(uint32) * 0x4210, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.interrupt_mask_data_reg.restart_flow_event_mask), sizeof(uint32) * 0x4210, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.interrupt_mask_data_reg.smpfull_level1_mask), sizeof(uint32) * 0x4210, sizeof(uint32) * 0x0000, 6, 6);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.interrupt_mask_data_reg.smpfull_level2_mask), sizeof(uint32) * 0x4210, sizeof(uint32) * 0x0000, 7, 7);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.interrupt_mask_data_reg.fctfifoovf_mask), sizeof(uint32) * 0x4210, sizeof(uint32) * 0x0000, 14, 14);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.interrupt_mask_data_reg.ecc_error_fixed_mask), sizeof(uint32) * 0x4210, sizeof(uint32) * 0x0000, 20, 20);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.interrupt_mask_data_reg.ecc_error_mask), sizeof(uint32) * 0x4210, sizeof(uint32) * 0x0000, 24, 24);

  /* Indirect Command Wr Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.sch.indirect_command_wr_data_reg, sizeof(uint32) * 0x4220, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.indirect_command_wr_data_reg.indirect_command_wr_data), sizeof(uint32) * 0x4220, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command Rd Data */
  SOC_PB_DB_REG_SET(Soc_pb_regs.sch.indirect_command_rd_data_reg, sizeof(uint32) * 0x4230, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.indirect_command_rd_data_reg.indirect_command_rd_data), sizeof(uint32) * 0x4230, sizeof(uint32) * 0x0000, 31, 0);

  /* Indirect Command */
  SOC_PB_DB_REG_SET(Soc_pb_regs.sch.indirect_command_reg, sizeof(uint32) * 0x4240, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.indirect_command_reg.indirect_command_trigger), sizeof(uint32) * 0x4240, sizeof(uint32) * 0x0000, 0, 0);

  /* Indirect Command Address */
  SOC_PB_DB_REG_SET(Soc_pb_regs.sch.indirect_command_address_reg, sizeof(uint32) * 0x4241, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.indirect_command_address_reg.indirect_command_addr), sizeof(uint32) * 0x4241, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.indirect_command_address_reg.indirect_command_type), sizeof(uint32) * 0x4241, sizeof(uint32) * 0x0000, 31, 31);

  /* Credit Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.sch.credit_counter_reg, sizeof(uint32) * 0x4260, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.credit_counter_reg.credit_cnt), sizeof(uint32) * 0x4260, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.credit_counter_reg.credit_ovf), sizeof(uint32) * 0x4260, sizeof(uint32) * 0x0000, 31, 31);

  /* Scheduler Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.sch.scheduler_counter_reg, sizeof(uint32) * 0x4261, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.scheduler_counter_reg.cmlschcredit_cnt), sizeof(uint32) * 0x4261, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.scheduler_counter_reg.cmlschcredit_ovf), sizeof(uint32) * 0x4261, sizeof(uint32) * 0x0000, 31, 31);

  /* Incorrect Status Message - Register 1 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.sch.incorrect_status_message_1_reg, sizeof(uint32) * 0x4264, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.incorrect_status_message_1_reg.smpmsg_flow), sizeof(uint32) * 0x4264, sizeof(uint32) * 0x0000, 15, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.incorrect_status_message_1_reg.smpmsg_port), sizeof(uint32) * 0x4264, sizeof(uint32) * 0x0000, 22, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.incorrect_status_message_1_reg.smpmsg_type), sizeof(uint32) * 0x4264, sizeof(uint32) * 0x0000, 27, 24);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.incorrect_status_message_1_reg.smpmsg_bad_val), sizeof(uint32) * 0x4264, sizeof(uint32) * 0x0000, 30, 30);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.incorrect_status_message_1_reg.smpmsg_val), sizeof(uint32) * 0x4264, sizeof(uint32) * 0x0000, 31, 31);

  /* Incorrect Status Message - Register 2 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.sch.incorrect_status_message_2_reg, sizeof(uint32) * 0x4265, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.incorrect_status_message_2_reg.smpmsg_fap), sizeof(uint32) * 0x4265, sizeof(uint32) * 0x0000, 10, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.incorrect_status_message_2_reg.smpmsg_que), sizeof(uint32) * 0x4265, sizeof(uint32) * 0x0000, 30, 16);

  /* SMP Message Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.sch.smp_message_counter_reg, sizeof(uint32) * 0x4266, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.smp_message_counter_reg.smpmsg_cnt), sizeof(uint32) * 0x4266, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.smp_message_counter_reg.smpmsg_cnt_ovf), sizeof(uint32) * 0x4266, sizeof(uint32) * 0x0000, 31, 31);

  /* Attempt to Activate Flow / Scheduler with Bad Parameters */
  SOC_PB_DB_REG_SET(Soc_pb_regs.sch.attempt_to_activate_flow_scheduler_with_bad_parameters_reg, sizeof(uint32) * 0x4268, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.attempt_to_activate_flow_scheduler_with_bad_parameters_reg.act_flow_id), sizeof(uint32) * 0x4268, sizeof(uint32) * 0x0000, 15, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.attempt_to_activate_flow_scheduler_with_bad_parameters_reg.act_flow_cosn_valid), sizeof(uint32) * 0x4268, sizeof(uint32) * 0x0000, 16, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.attempt_to_activate_flow_scheduler_with_bad_parameters_reg.act_flow_bad_sch), sizeof(uint32) * 0x4268, sizeof(uint32) * 0x0000, 20, 20);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.attempt_to_activate_flow_scheduler_with_bad_parameters_reg.act_flow_bad_params), sizeof(uint32) * 0x4268, sizeof(uint32) * 0x0000, 31, 31);

  /* Attempt to Activate A shaper with Bad Parameters */
  SOC_PB_DB_REG_SET(Soc_pb_regs.sch.attempt_to_activate_a_shaper_with_bad_parameters_reg, sizeof(uint32) * 0x4269, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.attempt_to_activate_a_shaper_with_bad_parameters_reg.shp_flow_id), sizeof(uint32) * 0x4269, sizeof(uint32) * 0x0000, 15, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.attempt_to_activate_a_shaper_with_bad_parameters_reg.shp_flow_bad_params), sizeof(uint32) * 0x4269, sizeof(uint32) * 0x0000, 31, 31);

  /* Last Flow Restart Event */
  SOC_PB_DB_REG_SET(Soc_pb_regs.sch.last_flow_restart_event_reg, sizeof(uint32) * 0x426a, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.last_flow_restart_event_reg.restart_flow_id), sizeof(uint32) * 0x426a, sizeof(uint32) * 0x0000, 15, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.last_flow_restart_event_reg.restart_flow_event), sizeof(uint32) * 0x426a, sizeof(uint32) * 0x0000, 31, 31);

  /* SCL - SMP Messages */
  SOC_PB_DB_REG_SET(Soc_pb_regs.sch.scl_smp_messages_reg, sizeof(uint32) * 0x426c, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.scl_smp_messages_reg.smpsclmsg_id), sizeof(uint32) * 0x426c, sizeof(uint32) * 0x0000, 15, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.scl_smp_messages_reg.smpsclmsg_status), sizeof(uint32) * 0x426c, sizeof(uint32) * 0x0000, 17, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.scl_smp_messages_reg.smpsclmsg_type), sizeof(uint32) * 0x426c, sizeof(uint32) * 0x0000, 20, 20);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.scl_smp_messages_reg.smpsclmsg_throw), sizeof(uint32) * 0x426c, sizeof(uint32) * 0x0000, 24, 24);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.scl_smp_messages_reg.smpsclmsg), sizeof(uint32) * 0x426c, sizeof(uint32) * 0x0000, 31, 31);

  /* DVS Credit Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.sch.dvs_credit_counter_reg, sizeof(uint32) * 0x4270, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.dvs_credit_counter_reg.dvscreditcnt), sizeof(uint32) * 0x4270, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.dvs_credit_counter_reg.dvscreditcntovf), sizeof(uint32) * 0x4270, sizeof(uint32) * 0x0000, 31, 31);

  /* DVS RCI Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.sch.dvs_rci_counter_reg, sizeof(uint32) * 0x4271, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.dvs_rci_counter_reg.dvsrcicnt), sizeof(uint32) * 0x4271, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.dvs_rci_counter_reg.dvsrcicnt_fin), sizeof(uint32) * 0x4271, sizeof(uint32) * 0x0000, 31, 31);

  /* DVS Flow Control Counter */
  SOC_PB_DB_REG_SET(Soc_pb_regs.sch.dvs_flow_control_counter_reg, sizeof(uint32) * 0x4272, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.dvs_flow_control_counter_reg.dvsfccnt), sizeof(uint32) * 0x4272, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.dvs_flow_control_counter_reg.dvsfccnt_fin), sizeof(uint32) * 0x4272, sizeof(uint32) * 0x0000, 31, 31);

  /* DVS Link Status */
  SOC_PB_DB_REG_SET(Soc_pb_regs.sch.dvs_link_status_reg, sizeof(uint32) * 0x4273, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.dvs_link_status_reg.dvslink_cnt), sizeof(uint32) * 0x4273, sizeof(uint32) * 0x0000, 5, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.dvs_link_status_reg.dvsrci_level), sizeof(uint32) * 0x4273, sizeof(uint32) * 0x0000, 10, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.dvs_link_status_reg.dvsmax_rci_level), sizeof(uint32) * 0x4273, sizeof(uint32) * 0x0000, 14, 12);

  /* Scheduler Configuration Register  */
  SOC_PB_DB_REG_SET(Soc_pb_regs.sch.scheduler_configuration_reg, sizeof(uint32) * 0x4301, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.scheduler_configuration_reg.count_by_gtimer), sizeof(uint32) * 0x4301, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.scheduler_configuration_reg.sub_flow_enable), sizeof(uint32) * 0x4301, sizeof(uint32) * 0x0000, 16, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.scheduler_configuration_reg.smpdisable_fabric), sizeof(uint32) * 0x4301, sizeof(uint32) * 0x0000, 20, 20);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.scheduler_configuration_reg.no_msg), sizeof(uint32) * 0x4301, sizeof(uint32) * 0x0000, 21, 21);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.scheduler_configuration_reg.discard_credits), sizeof(uint32) * 0x4301, sizeof(uint32) * 0x0000, 24, 24);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.scheduler_configuration_reg.virtual_flow_enable), sizeof(uint32) * 0x4301, sizeof(uint32) * 0x0000, 31, 31);

  /* Shaper Configuration Register 1. */
  SOC_PB_DB_REG_SET(Soc_pb_regs.sch.shaper_configuration_1_reg, sizeof(uint32) * 0x4302, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.shaper_configuration_1_reg.shaper_slow_rate1), sizeof(uint32) * 0x4302, sizeof(uint32) * 0x0000, 17, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.shaper_configuration_1_reg.shaper_slow_rate2), sizeof(uint32) * 0x4302, sizeof(uint32) * 0x0000, 29, 20);

  /* Credit Counter Configuration Reg1 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.sch.credit_counter_configuration_1_reg, sizeof(uint32) * 0x4304, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.credit_counter_configuration_1_reg.filter_flow), sizeof(uint32) * 0x4304, sizeof(uint32) * 0x0000, 15, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.credit_counter_configuration_1_reg.filter_flow_mask), sizeof(uint32) * 0x4304, sizeof(uint32) * 0x0000, 31, 16);

  /* Credit Counter Configuration Reg2 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.sch.credit_counter_configuration_2_reg, sizeof(uint32) * 0x4305, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.credit_counter_configuration_2_reg.filter_dest_fap), sizeof(uint32) * 0x4305, sizeof(uint32) * 0x0000, 10, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.credit_counter_configuration_2_reg.filter_by_dest_fap), sizeof(uint32) * 0x4305, sizeof(uint32) * 0x0000, 16, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.credit_counter_configuration_2_reg.filter_by_flow), sizeof(uint32) * 0x4305, sizeof(uint32) * 0x0000, 20, 20);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.credit_counter_configuration_2_reg.filter_by_sub_flow), sizeof(uint32) * 0x4305, sizeof(uint32) * 0x0000, 24, 24);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.credit_counter_configuration_2_reg.cnt_by_gtimer), sizeof(uint32) * 0x4305, sizeof(uint32) * 0x0000, 31, 31);

  /* Credit Scheduler Counter in the CML Configuration */
  SOC_PB_DB_REG_SET(Soc_pb_regs.sch.credit_scheduler_counter_in_the_cml_configuration_reg, sizeof(uint32) * 0x4306, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.credit_scheduler_counter_in_the_cml_configuration_reg.filter_sch), sizeof(uint32) * 0x4306, sizeof(uint32) * 0x0000, 13, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.credit_scheduler_counter_in_the_cml_configuration_reg.filter_sch_mask), sizeof(uint32) * 0x4306, sizeof(uint32) * 0x0000, 29, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.credit_scheduler_counter_in_the_cml_configuration_reg.cnt_by_gtimer), sizeof(uint32) * 0x4306, sizeof(uint32) * 0x0000, 31, 31);

  /* SMP Message Counter and Status Configuration */
  SOC_PB_DB_REG_SET(Soc_pb_regs.sch.smp_message_counter_and_status_configuration_reg, sizeof(uint32) * 0x4307, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.smp_message_counter_and_status_configuration_reg.smpcnt_type), sizeof(uint32) * 0x4307, sizeof(uint32) * 0x0000, 3, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.smp_message_counter_and_status_configuration_reg.smpfilter_by_type), sizeof(uint32) * 0x4307, sizeof(uint32) * 0x0000, 4, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.smp_message_counter_and_status_configuration_reg.smpcnt_flow_port), sizeof(uint32) * 0x4307, sizeof(uint32) * 0x0000, 23, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.smp_message_counter_and_status_configuration_reg.smpfilter_by_flow_port), sizeof(uint32) * 0x4307, sizeof(uint32) * 0x0000, 25, 24);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.smp_message_counter_and_status_configuration_reg.cnt_by_timer), sizeof(uint32) * 0x4307, sizeof(uint32) * 0x0000, 31, 31);

  /* Global Timer Configuration Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.sch.global_timer_configuration_reg, sizeof(uint32) * 0x4308, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.global_timer_configuration_reg.gtimer_cnt), sizeof(uint32) * 0x4308, sizeof(uint32) * 0x0000, 30, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.global_timer_configuration_reg.gtimer_clr_cnt), sizeof(uint32) * 0x4308, sizeof(uint32) * 0x0000, 31, 31);

  /* Global Timer Activation Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.sch.global_timer_activation_reg, sizeof(uint32) * 0x4309, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.global_timer_activation_reg.gtimer_act), sizeof(uint32) * 0x4309, sizeof(uint32) * 0x0000, 0, 0);

  /* Counters-config */
  SOC_PB_DB_REG_SET(Soc_pb_regs.sch.credit_cnt_cfg_agg_reg, sizeof(uint32) * 0x430a, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.credit_cnt_cfg_agg_reg.scl_cr_cnt_by_flow), sizeof(uint32) * 0x430a, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.credit_cnt_cfg_agg_reg.scl_cr_cnt_flow), sizeof(uint32) * 0x430a, sizeof(uint32) * 0x0000, 31, 16);

  /* DLM */
  SOC_PB_DB_REG_SET(Soc_pb_regs.sch.dlm_reg, sizeof(uint32) * 0x430b, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.dlm_reg.dlm_ena), sizeof(uint32) * 0x430b, sizeof(uint32) * 0x0000, 2, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.dlm_reg.dlm_bw), sizeof(uint32) * 0x430b, sizeof(uint32) * 0x0000, 13, 4);

  /* Switch CIR EIR in dual shapers */
  SOC_PB_DB_REG_SET(Soc_pb_regs.sch.switch_cir_eir_in_dual_shapers_reg, sizeof(uint32) * 0x430c, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.switch_cir_eir_in_dual_shapers_reg.switch_cireir), sizeof(uint32) * 0x430c, sizeof(uint32) * 0x0000, 31, 0);

  /* FSF Composite Configuration */
  SOC_PB_DB_REG_SET(Soc_pb_regs.sch.fsf_composite_configuration_reg, sizeof(uint32) * 0x430d, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.fsf_composite_configuration_reg.fsfcomp_odd_even), sizeof(uint32) * 0x430d, sizeof(uint32) * 0x0000, 31, 0);

  /* Select flow to queue mapping */
  SOC_PB_DB_REG_SET(Soc_pb_regs.sch.select_flow_to_queue_mapping_reg, sizeof(uint32) * 0x430e, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.select_flow_to_queue_mapping_reg.inter_dig), sizeof(uint32) * 0x430e, sizeof(uint32) * 0x0000, 31, 0);

  /* System Red Configuration */
  SOC_PB_DB_REG_SET(Soc_pb_regs.sch.system_red_configuration_reg, sizeof(uint32) * 0x430f, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.system_red_configuration_reg.aging_timer_cfg), sizeof(uint32) * 0x430f, sizeof(uint32) * 0x0000, 20, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.system_red_configuration_reg.reset_xpired_qsz), sizeof(uint32) * 0x430f, sizeof(uint32) * 0x0000, 24, 24);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.system_red_configuration_reg.aging_only_dec_pqs), sizeof(uint32) * 0x430f, sizeof(uint32) * 0x0000, 25, 25);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.system_red_configuration_reg.enable_sys_red), sizeof(uint32) * 0x430f, sizeof(uint32) * 0x0000, 28, 28);

  /* HRPort En Register 1 */
  for (reg_idx = 0; reg_idx < SOC_PB_HRPORT_EN_NOF_REGS; reg_idx++)
  {
    SOC_PB_DB_REG_SET(Soc_pb_regs.sch.hrport_en_reg[reg_idx], sizeof(uint32) * (0x4310 + reg_idx), sizeof(uint32) * 0x0000);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.hrport_en_reg[reg_idx].hrport_en), sizeof(uint32) * (0x4310 + reg_idx), sizeof(uint32) * 0x0000, 31, 0);
  }

  /* HR Flow Control Mask 0 1  */
  SOC_PB_DB_REG_SET(Soc_pb_regs.sch.hr_flow_control_mask_0_1_reg, sizeof(uint32) * 0x4318, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.hr_flow_control_mask_0_1_reg.hrfcmask0), sizeof(uint32) * 0x4318, sizeof(uint32) * 0x0000, 15, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.hr_flow_control_mask_0_1_reg.hrfcmask1), sizeof(uint32) * 0x4318, sizeof(uint32) * 0x0000, 31, 16);

  /* HR Flow Control Mask 2 3  */
  SOC_PB_DB_REG_SET(Soc_pb_regs.sch.hr_flow_control_mask_2_3_reg, sizeof(uint32) * 0x4319, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.hr_flow_control_mask_2_3_reg.hrfcmask2), sizeof(uint32) * 0x4319, sizeof(uint32) * 0x0000, 15, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.hr_flow_control_mask_2_3_reg.hrfcmask3), sizeof(uint32) * 0x4319, sizeof(uint32) * 0x0000, 31, 16);

  /* Device Scheduler (DVS) Config0 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.sch.dvs_config_reg[0], sizeof(uint32) * 0x4320, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.dvs_config_reg[0].nifforce_pause0), sizeof(uint32) * 0x4320, sizeof(uint32) * 0x0000, 31, 0);

  /* Device Scheduler (DVS) Config1 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.sch.dvs_config_reg[1], sizeof(uint32) * 0x4321, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.dvs_config_reg[1].nifforce_pause0), sizeof(uint32) * 0x4321, sizeof(uint32) * 0x0000, 31, 0);

  /* Device Scheduler (DVS) Config2 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.sch.dvs_config1_reg, sizeof(uint32) * 0x4322, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.dvs_config1_reg.cpuforce_pause), sizeof(uint32) * 0x4322, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.dvs_config1_reg.rcyforce_pause), sizeof(uint32) * 0x4322, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.dvs_config1_reg.erpforce_pause), sizeof(uint32) * 0x4322, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.dvs_config1_reg.olpforce_pause), sizeof(uint32) * 0x4322, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.dvs_config1_reg.force_pause), sizeof(uint32) * 0x4322, sizeof(uint32) * 0x0000, 4, 4);

  /* Device Scheduler (DVS) Weight Config0-3 */
  for (reg_idx = 0; reg_idx < SOC_PB_NOF_DVS_WEIGHT_CONFIG_REGS; reg_idx++)
  {
    SOC_PB_DB_REG_SET(Soc_pb_regs.sch.dvs_weight_config_reg[reg_idx], sizeof(uint32) * (0x4323 + reg_idx), sizeof(uint32) * 0x0000);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.dvs_weight_config_reg[reg_idx].wfqweight_xx), sizeof(uint32) * (0x4323 + reg_idx), sizeof(uint32) * 0x0000, 9, 0);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.dvs_weight_config_reg[reg_idx].wfqweight_xx_plus_1), sizeof(uint32) * (0x4323 + reg_idx), sizeof(uint32) * 0x0000, 25, 16);
  }

  /* RCI Params */
  SOC_PB_DB_REG_SET(Soc_pb_regs.sch.rci_params_reg, sizeof(uint32) * 0x4327, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.rci_params_reg.rciena), sizeof(uint32) * 0x4327, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.rci_params_reg.fap_rciena), sizeof(uint32) * 0x4327, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.rci_params_reg.rciinc_val), sizeof(uint32) * 0x4327, sizeof(uint32) * 0x0000, 10, 4);

  /* RCI Decrement Values */
  SOC_PB_DB_REG_SET(Soc_pb_regs.sch.rci_decrement_values_reg, sizeof(uint32) * 0x4328, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.rci_decrement_values_reg.rcidecrement0), sizeof(uint32) * 0x4328, sizeof(uint32) * 0x0000, 3, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.rci_decrement_values_reg.rcidecrement1), sizeof(uint32) * 0x4328, sizeof(uint32) * 0x0000, 7, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.rci_decrement_values_reg.rcidecrement2), sizeof(uint32) * 0x4328, sizeof(uint32) * 0x0000, 11, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.rci_decrement_values_reg.rcidecrement3), sizeof(uint32) * 0x4328, sizeof(uint32) * 0x0000, 15, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.rci_decrement_values_reg.rcidecrement4), sizeof(uint32) * 0x4328, sizeof(uint32) * 0x0000, 19, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.rci_decrement_values_reg.rcidecrement5), sizeof(uint32) * 0x4328, sizeof(uint32) * 0x0000, 23, 20);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.rci_decrement_values_reg.rcidecrement6), sizeof(uint32) * 0x4328, sizeof(uint32) * 0x0000, 27, 24);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.rci_decrement_values_reg.rcidecrement7), sizeof(uint32) * 0x4328, sizeof(uint32) * 0x0000, 31, 28);

  /* NIF[0-3],[16-19] CAL Config (Ch NIF) */
  for (reg_idx = 0; reg_idx < SOC_PB_NOF_CH_NIF_CAL_REGS; reg_idx++)
  {
    SOC_PB_DB_REG_SET(Soc_pb_regs.sch.ch_nif_cal_config_reg[reg_idx], sizeof(uint32) * (0x4330 + 2*reg_idx), sizeof(uint32) * 0x0000);
    for (fld_idx = 0; fld_idx < SOC_PB_CH_NIF_CAL_LEN_NOF_FLDS; fld_idx++)
    {
      SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.ch_nif_cal_config_reg[reg_idx].cal_len[fld_idx]), sizeof(uint32) * (0x4330 + 2*reg_idx), sizeof(uint32) * 0x0000,(uint8)(9 + (12*fld_idx)),(uint8)(0 + (12*fld_idx)));
    }
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.ch_nif_cal_config_reg[reg_idx].ch_nifxx_weight), sizeof(uint32) * (0x4330 + 2*reg_idx), sizeof(uint32) * 0x0000, 26, 24);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.ch_nif_cal_config_reg[reg_idx].dvscalendar_sel_ch_nifxx), sizeof(uint32) * (0x4330 + 2*reg_idx), sizeof(uint32) * 0x0000, 28, 28);
  }

  /* NIF[0-3],[16-19] Rates (Ch NIF) */
  for (reg_idx = 0; reg_idx < SOC_PB_NOF_CH_NIF_RATE_REGS; reg_idx++)
  {
    SOC_PB_DB_REG_SET(Soc_pb_regs.sch.ch_nif_reg[reg_idx], sizeof(uint32) * (0x4331 + 2*reg_idx), sizeof(uint32) * 0x0000);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.ch_nif_reg[reg_idx].ch_nifxx_sum_of_ports), sizeof(uint32) * (0x4331 + 2*reg_idx), sizeof(uint32) * 0x0000, 17, 0);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.ch_nif_reg[reg_idx].ch_nifxx_max_cr_rate), sizeof(uint32) * (0x4331 + 2*reg_idx), sizeof(uint32) * 0x0000, 31, 18);
  }

  /* NIF[4-15], [20-31] Config (Port NIF) */
  for (reg_idx = 0; reg_idx < SOC_PB_NOF_1PORT_NIF_RATE_REGS; reg_idx++)
  {
    /* There is a gap in the addresses between NIF groups A/B */
    gap = (reg_idx >= SOC_PB_NOF_1PORT_NIF_RATE_REGS / 4)?0x4:0x0;
    gap += (reg_idx >= SOC_PB_NOF_1PORT_NIF_RATE_REGS / 2)?0x4:0x0;
    gap += (reg_idx >= (SOC_PB_NOF_1PORT_NIF_RATE_REGS * 3) / 4)?0x4:0x0;

    SOC_PB_DB_REG_SET(Soc_pb_regs.sch.port_nif_reg[reg_idx], sizeof(uint32) * (0x4354+reg_idx+gap), sizeof(uint32) * 0x0000);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.port_nif_reg[reg_idx].port_nifxx_max_cr_rate), sizeof(uint32) * (0x4354+reg_idx+gap), sizeof(uint32) * 0x0000,17,0);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.port_nif_reg[reg_idx].nifxx_port_id), sizeof(uint32) * (0x4354+reg_idx+gap), sizeof(uint32) * 0x0000,26,20);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.port_nif_reg[reg_idx].port_nifxx_weight), sizeof(uint32) * (0x4354+reg_idx+gap), sizeof(uint32) * 0x0000,30,28);
  }

  /* CPU CAL Configuration Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.sch.cpu_cal_configuration_reg, sizeof(uint32) * 0x4390, sizeof(uint32) * 0x0000);
  for (fld_idx = 0; fld_idx < SOC_PB_CH_NIF_CAL_LEN_NOF_FLDS; fld_idx++)
  {
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.cpu_cal_configuration_reg.cal_len[fld_idx]), sizeof(uint32) * 0x4390, sizeof(uint32) * 0x0000, (uint8)(9 + (12*fld_idx)), (uint8)(0 + (12*fld_idx)));
  }
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.cpu_cal_configuration_reg.cpuweight), sizeof(uint32) * 0x4390, sizeof(uint32) * 0x0000, 26, 24);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.cpu_cal_configuration_reg.dvscalendar_sel_cpu), sizeof(uint32) * 0x4390, sizeof(uint32) * 0x0000, 28, 28);

  /* CPU Rates0 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.sch.cpu_rates0_reg, sizeof(uint32) * 0x4391, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.cpu_rates0_reg.cpusum_of_ports), sizeof(uint32) * 0x4391, sizeof(uint32) * 0x0000, 17, 0);

  /* CPU Rate1 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.sch.cpu_rate1_reg, sizeof(uint32) * 0x4392, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.cpu_rate1_reg.cpumax_cr_rate), sizeof(uint32) * 0x4392, sizeof(uint32) * 0x0000, 21, 0);

  /* RCY CAL Configuration */
  SOC_PB_DB_REG_SET(Soc_pb_regs.sch.rcy_cal_configuration_reg, sizeof(uint32) * 0x4394, sizeof(uint32) * 0x0000);
  for (fld_idx = 0; fld_idx < SOC_PB_CH_NIF_CAL_LEN_NOF_FLDS; fld_idx++)
  {
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.rcy_cal_configuration_reg.cal_len[fld_idx]), sizeof(uint32) * 0x4394, sizeof(uint32) * 0x0000, (uint8)(9 + (12*fld_idx)), (uint8)(0 + (12*fld_idx)));
  }
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.rcy_cal_configuration_reg.rcyweight), sizeof(uint32) * 0x4394, sizeof(uint32) * 0x0000, 26, 24);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.rcy_cal_configuration_reg.dvscalendar_sel_rcy), sizeof(uint32) * 0x4394, sizeof(uint32) * 0x0000, 28, 28);

  /* RCY Rate0 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.sch.rcy_rate0_reg, sizeof(uint32) * 0x4395, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.rcy_rate0_reg.rcysum_of_ports), sizeof(uint32) * 0x4395, sizeof(uint32) * 0x0000, 17, 0);

  /* RCY Rate1 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.sch.rcy_rate1_reg, sizeof(uint32) * 0x4396, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.rcy_rate1_reg.rcymax_cr_rate), sizeof(uint32) * 0x4396, sizeof(uint32) * 0x0000, 21, 0);

  /* ERP Config */
  SOC_PB_DB_REG_SET(Soc_pb_regs.sch.erp_config_reg, sizeof(uint32) * 0x4398, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.erp_config_reg.erpmax_cr_rate), sizeof(uint32) * 0x4398, sizeof(uint32) * 0x0000, 17, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.erp_config_reg.erpport_id), sizeof(uint32) * 0x4398, sizeof(uint32) * 0x0000, 26, 20);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.erp_config_reg.erpweight), sizeof(uint32) * 0x4398, sizeof(uint32) * 0x0000, 30, 28);

  /* OLP Config */
  SOC_PB_DB_REG_SET(Soc_pb_regs.sch.olp_config_reg, sizeof(uint32) * 0x4399, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.olp_config_reg.olpmax_cr_rate), sizeof(uint32) * 0x4399, sizeof(uint32) * 0x0000, 17, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.olp_config_reg.olpport_id), sizeof(uint32) * 0x4399, sizeof(uint32) * 0x0000, 26, 20);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.olp_config_reg.olpweight), sizeof(uint32) * 0x4399, sizeof(uint32) * 0x0000, 30, 28);

  /* DVS Credit Counter Configuration register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.sch.dvs_credit_counter_configuration_reg, sizeof(uint32) * 0x439a, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.dvs_credit_counter_configuration_reg.dvsfilter_port), sizeof(uint32) * 0x439a, sizeof(uint32) * 0x0000, 6, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.dvs_credit_counter_configuration_reg.dvsfilter_nif), sizeof(uint32) * 0x439a, sizeof(uint32) * 0x0000, 18, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.dvs_credit_counter_configuration_reg.cnt_by_port), sizeof(uint32) * 0x439a, sizeof(uint32) * 0x0000, 20, 20);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.dvs_credit_counter_configuration_reg.cnt_by_nif), sizeof(uint32) * 0x439a, sizeof(uint32) * 0x0000, 21, 21);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.dvs_credit_counter_configuration_reg.cnt_by_gtimer), sizeof(uint32) * 0x439a, sizeof(uint32) * 0x0000, 31, 31);

  /* DVS FC and RCI Counters Configuration register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.sch.dvs_fc_and_rci_counters_configuration_reg, sizeof(uint32) * 0x439b, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.dvs_fc_and_rci_counters_configuration_reg.fccnt_port), sizeof(uint32) * 0x439b, sizeof(uint32) * 0x0000, 6, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.dvs_fc_and_rci_counters_configuration_reg.fcinterface), sizeof(uint32) * 0x439b, sizeof(uint32) * 0x0000, 12, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.dvs_fc_and_rci_counters_configuration_reg.clfc), sizeof(uint32) * 0x439b, sizeof(uint32) * 0x0000, 19, 13);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.dvs_fc_and_rci_counters_configuration_reg.cnt_high_fc), sizeof(uint32) * 0x439b, sizeof(uint32) * 0x0000, 20, 20);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.dvs_fc_and_rci_counters_configuration_reg.cnt_low_fc), sizeof(uint32) * 0x439b, sizeof(uint32) * 0x0000, 21, 21);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.dvs_fc_and_rci_counters_configuration_reg.cnt_interface_fc), sizeof(uint32) * 0x439b, sizeof(uint32) * 0x0000, 22, 22);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.dvs_fc_and_rci_counters_configuration_reg.cnt_clfc), sizeof(uint32) * 0x439b, sizeof(uint32) * 0x0000, 23, 23);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.dvs_fc_and_rci_counters_configuration_reg.cnt_device_fc), sizeof(uint32) * 0x439b, sizeof(uint32) * 0x0000, 24, 24);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.dvs_fc_and_rci_counters_configuration_reg.cnt_rcievents), sizeof(uint32) * 0x439b, sizeof(uint32) * 0x0000, 26, 26);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.dvs_fc_and_rci_counters_configuration_reg.cnt_faprcievents), sizeof(uint32) * 0x439b, sizeof(uint32) * 0x0000, 27, 27);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.dvs_fc_and_rci_counters_configuration_reg.cntrciby_level), sizeof(uint32) * 0x439b, sizeof(uint32) * 0x0000, 30, 28);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.dvs_fc_and_rci_counters_configuration_reg.cnt_by_gtimer), sizeof(uint32) * 0x439b, sizeof(uint32) * 0x0000, 31, 31);

  /* STL Group Config0 */
  for (reg_idx = 0; reg_idx < SOC_PB_NOF_STL_GROUP_CONFIG_REGS; reg_idx++)
  {
    SOC_PB_DB_REG_SET(Soc_pb_regs.sch.stl_group_config_reg[reg_idx], sizeof(uint32) * (0x43a0 + reg_idx), sizeof(uint32) * 0x0000);
    for (fld_idx = 0; fld_idx < SOC_PB_NOF_STL_GROUP_CONFIG_FLDS; fld_idx++)
    {
      SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.stl_group_config_reg[reg_idx].port_group[fld_idx]), sizeof(uint32) * (0x43a0 + reg_idx),
        sizeof(uint32) * 0x0000,
        (uint8)(1 + ((SOC_SAND_REG_SIZE_BITS/SOC_PB_NOF_STL_GROUP_CONFIG_FLDS)*fld_idx)),
        (uint8)(0 + ((SOC_SAND_REG_SIZE_BITS/SOC_PB_NOF_STL_GROUP_CONFIG_FLDS)*fld_idx))
      );
    }
  }

  /* SCH Fabric Multicast Port Configuration register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.sch.sch_fabric_multicast_port_configuration_reg, sizeof(uint32) * 0x43a6, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.sch_fabric_multicast_port_configuration_reg.multicast_class[SOC_PETRA_MULTICAST_CLASS_0].port_id), sizeof(uint32) * 0x43a6, sizeof(uint32) * 0x0000, 6, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.sch_fabric_multicast_port_configuration_reg.multicast_class[SOC_PETRA_MULTICAST_CLASS_0].enable), sizeof(uint32) * 0x43a6, sizeof(uint32) * 0x0000, 7, 7);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.sch_fabric_multicast_port_configuration_reg.multicast_class[SOC_PETRA_MULTICAST_CLASS_1].port_id), sizeof(uint32) * 0x43a6, sizeof(uint32) * 0x0000, 14, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.sch_fabric_multicast_port_configuration_reg.multicast_class[SOC_PETRA_MULTICAST_CLASS_1].enable), sizeof(uint32) * 0x43a6, sizeof(uint32) * 0x0000, 15, 15);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.sch_fabric_multicast_port_configuration_reg.multicast_class[SOC_PETRA_MULTICAST_CLASS_2].port_id), sizeof(uint32) * 0x43a6, sizeof(uint32) * 0x0000, 22, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.sch_fabric_multicast_port_configuration_reg.multicast_class[SOC_PETRA_MULTICAST_CLASS_2].enable), sizeof(uint32) * 0x43a6, sizeof(uint32) * 0x0000, 23, 23);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.sch_fabric_multicast_port_configuration_reg.multicast_class[SOC_PETRA_MULTICAST_CLASS_3].port_id), sizeof(uint32) * 0x43a6, sizeof(uint32) * 0x0000, 30, 24);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.sch_fabric_multicast_port_configuration_reg.multicast_class[SOC_PETRA_MULTICAST_CLASS_3].enable), sizeof(uint32) * 0x43a6, sizeof(uint32) * 0x0000, 31, 31);


  /* Ingress Shaping Port Configuration */
  SOC_PB_DB_REG_SET(Soc_pb_regs.sch.ingress_shaping_port_configuration_reg, sizeof(uint32) * 0x43a7, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.ingress_shaping_port_configuration_reg.ingress_shaping_port_id), sizeof(uint32) * 0x43a7, sizeof(uint32) * 0x0000, 6, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.ingress_shaping_port_configuration_reg.ingress_shaping_enable), sizeof(uint32) * 0x43a7, sizeof(uint32) * 0x0000, 8, 8);

  /* SMP Internal messages */
  SOC_PB_DB_REG_SET(Soc_pb_regs.sch.smp_internal_messages, sizeof(uint32) * 0x43aa, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.smp_internal_messages.delay), sizeof(uint32) * 0x43aa, sizeof(uint32) * 0x0000, 7, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.smp_internal_messages.enable), sizeof(uint32) * 0x43aa, sizeof(uint32) * 0x0000, 12, 12);

  /* Force High FC Register 0 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.sch.force_high_fc__reg[0], sizeof(uint32) * 0x43b0, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.force_high_fc__reg[0].force_high_fc31_0), sizeof(uint32) * 0x43b0, sizeof(uint32) * 0x0000, 31, 0);

  /* Force High FC Register 1 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.sch.force_high_fc__reg[1], sizeof(uint32) * 0x43b1, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.force_high_fc__reg[1].force_high_fc31_0), sizeof(uint32) * 0x43b1, sizeof(uint32) * 0x0000, 31, 0);

  /* Force High FC Register 2 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.sch.force_high_fc__reg[2], sizeof(uint32) * 0x43b2, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.force_high_fc__reg[2].force_high_fc31_0), sizeof(uint32) * 0x43b2, sizeof(uint32) * 0x0000, 16, 0);

  /* Force Low FC Register 0 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.sch.force_low_fc__reg[0], sizeof(uint32) * 0x43b4, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.force_low_fc__reg[0].force_low_fc31_0), sizeof(uint32) * 0x43b4, sizeof(uint32) * 0x0000, 31, 0);

  /* Force Low FC Register 1 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.sch.force_low_fc__reg[1], sizeof(uint32) * 0x43b5, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.force_low_fc__reg[1].force_low_fc31_0), sizeof(uint32) * 0x43b5, sizeof(uint32) * 0x0000, 31, 0);

  /* Force Low FC Register 2 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.sch.force_low_fc__reg[2], sizeof(uint32) * 0x43b6, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.force_low_fc__reg[2].force_low_fc31_0), sizeof(uint32) * 0x43b6, sizeof(uint32) * 0x0000, 16, 0);

  /* Force Aggr FC Register 0 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.sch.force_aggr_fc__reg[0], sizeof(uint32) * 0x43b8, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.force_aggr_fc__reg[0].force_aggr_fc159_128), sizeof(uint32) * 0x43b8, sizeof(uint32) * 0x0000, 31, 0);

  /* Force Aggr FC Register 1 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.sch.force_aggr_fc__reg[1], sizeof(uint32) * 0x43b9, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.force_aggr_fc__reg[1].force_aggr_fc159_128), sizeof(uint32) * 0x43b9, sizeof(uint32) * 0x0000, 31, 0);

  /* Force Aggr FC Register 2 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.sch.force_aggr_fc__reg[2], sizeof(uint32) * 0x43ba, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.force_aggr_fc__reg[2].force_aggr_fc159_128), sizeof(uint32) * 0x43ba, sizeof(uint32) * 0x0000, 31, 0);

  /* Force Aggr FC Register 3 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.sch.force_aggr_fc__reg[3], sizeof(uint32) * 0x43bb, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.force_aggr_fc__reg[3].force_aggr_fc159_128), sizeof(uint32) * 0x43bb, sizeof(uint32) * 0x0000, 31, 0);

  /* Force FC Configuration Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.sch.force_fc_configuration_reg, sizeof(uint32) * 0x43bc, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.force_fc_configuration_reg.force_high_fcoverride), sizeof(uint32) * 0x43bc, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.force_fc_configuration_reg.force_low_fcoverride), sizeof(uint32) * 0x43bc, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.force_fc_configuration_reg.aggr_fcen), sizeof(uint32) * 0x43bc, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.sch.force_fc_configuration_reg.force_aggr_fcoverride), sizeof(uint32) * 0x43bc, sizeof(uint32) * 0x0000, 3, 3);
}

/* Block registers initialization: SERDES  */
STATIC void
  soc_pb_regs_init_SERDES(void)
{
  uint32
    qrtt_idx,
    reg_idx;

  Soc_pb_regs.serdes.nof_instances = SOC_PB_BLK_NOF_INSTANCES_SERDES;
  Soc_pb_regs.serdes.addr.base = sizeof(uint32) * 0x0000;
  Soc_pb_regs.serdes.addr.step = sizeof(uint32) * 0x0000;

  for (qrtt_idx = 0; qrtt_idx < SOC_PB_SRD_NOF_PER_QRTT_REGS; qrtt_idx++)
  {
    for (reg_idx = 0; reg_idx < SOC_PB_SRD_NOF_PER_LANE_REGS; reg_idx++)
    {
      /* srd_LN_cfga */
      SOC_PB_DB_REG_SET(Soc_pb_regs.serdes.srd_ln_cfga_reg[qrtt_idx][reg_idx], sizeof(uint32) * (0x0000 + 4*reg_idx + qrtt_idx*SOC_PB_SRD_QRTT_DELTA_OFFSET), sizeof(uint32) * 0x0000);
      SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_ln_cfga_reg[qrtt_idx][reg_idx].ln_mask_disparity_errors), sizeof(uint32) * (0x0000 + 4*reg_idx + qrtt_idx*SOC_PB_SRD_QRTT_DELTA_OFFSET), sizeof(uint32) * 0x0000, 0, 0);
      SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_ln_cfga_reg[qrtt_idx][reg_idx].ln_tx_idle), sizeof(uint32) * (0x0000 + 4*reg_idx + qrtt_idx*SOC_PB_SRD_QRTT_DELTA_OFFSET), sizeof(uint32) * 0x0000, 1, 1);
      SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_ln_cfga_reg[qrtt_idx][reg_idx].ln_tx_inv), sizeof(uint32) * (0x0000 + 4*reg_idx + qrtt_idx*SOC_PB_SRD_QRTT_DELTA_OFFSET), sizeof(uint32) * 0x0000, 2, 2);
      SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_ln_cfga_reg[qrtt_idx][reg_idx].rx_nearest_comma_align), sizeof(uint32) * (0x0000 + 4*reg_idx + qrtt_idx*SOC_PB_SRD_QRTT_DELTA_OFFSET), sizeof(uint32) * 0x0000, 3, 3);
      SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_ln_cfga_reg[qrtt_idx][reg_idx].ln_tx_rate), sizeof(uint32) * (0x0000 + 4*reg_idx + qrtt_idx*SOC_PB_SRD_QRTT_DELTA_OFFSET), sizeof(uint32) * 0x0000, 5, 4);
      SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_ln_cfga_reg[qrtt_idx][reg_idx].ln_rx_rate), sizeof(uint32) * (0x0000 + 4*reg_idx + qrtt_idx*SOC_PB_SRD_QRTT_DELTA_OFFSET), sizeof(uint32) * 0x0000, 7, 6);
      SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_ln_cfga_reg[qrtt_idx][reg_idx].ln_decouple_disparity), sizeof(uint32) * (0x0000 + 4*reg_idx + qrtt_idx*SOC_PB_SRD_QRTT_DELTA_OFFSET), sizeof(uint32) * 0x0000, 8, 8);
      SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_ln_cfga_reg[qrtt_idx][reg_idx].ln_rx_idle), sizeof(uint32) * (0x0000 + 4*reg_idx + qrtt_idx*SOC_PB_SRD_QRTT_DELTA_OFFSET), sizeof(uint32) * 0x0000, 9, 9);
      SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_ln_cfga_reg[qrtt_idx][reg_idx].ln_rx_inv), sizeof(uint32) * (0x0000 + 4*reg_idx + qrtt_idx*SOC_PB_SRD_QRTT_DELTA_OFFSET), sizeof(uint32) * 0x0000, 10, 10);
      SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_ln_cfga_reg[qrtt_idx][reg_idx].ln_rx_align_en_req), sizeof(uint32) * (0x0000 + 4*reg_idx + qrtt_idx*SOC_PB_SRD_QRTT_DELTA_OFFSET), sizeof(uint32) * 0x0000, 11, 11);
      SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_ln_cfga_reg[qrtt_idx][reg_idx].ln_rx_comma_det_mask_lsb), sizeof(uint32) * (0x0000 + 4*reg_idx + qrtt_idx*SOC_PB_SRD_QRTT_DELTA_OFFSET), sizeof(uint32) * 0x0000, 12, 12);
      SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_ln_cfga_reg[qrtt_idx][reg_idx].ln_rx_comma_det_mask_msb), sizeof(uint32) * (0x0000 + 4*reg_idx + qrtt_idx*SOC_PB_SRD_QRTT_DELTA_OFFSET), sizeof(uint32) * 0x0000, 13, 13);
      SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_ln_cfga_reg[qrtt_idx][reg_idx].ln_rx_pcs_sync_fsm_init), sizeof(uint32) * (0x0000 + 4*reg_idx + qrtt_idx*SOC_PB_SRD_QRTT_DELTA_OFFSET), sizeof(uint32) * 0x0000, 14, 14);
      SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_ln_cfga_reg[qrtt_idx][reg_idx].ln_share_cfg), sizeof(uint32) * (0x0000 + 4*reg_idx + qrtt_idx*SOC_PB_SRD_QRTT_DELTA_OFFSET), sizeof(uint32) * 0x0000, 15, 15);
      SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_ln_cfga_reg[qrtt_idx][reg_idx].ln_int_en_rx_decode_err), sizeof(uint32) * (0x0000 + 4*reg_idx + qrtt_idx*SOC_PB_SRD_QRTT_DELTA_OFFSET), sizeof(uint32) * 0x0000, 16, 16);
      SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_ln_cfga_reg[qrtt_idx][reg_idx].ln_int_en_rx_disp_err), sizeof(uint32) * (0x0000 + 4*reg_idx + qrtt_idx*SOC_PB_SRD_QRTT_DELTA_OFFSET), sizeof(uint32) * 0x0000, 17, 17);
      SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_ln_cfga_reg[qrtt_idx][reg_idx].ln_int_en_rx_comma_realign), sizeof(uint32) * (0x0000 + 4*reg_idx + qrtt_idx*SOC_PB_SRD_QRTT_DELTA_OFFSET), sizeof(uint32) * 0x0000, 18, 18);
      SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_ln_cfga_reg[qrtt_idx][reg_idx].ln_int_en_rx_sig_det_change), sizeof(uint32) * (0x0000 + 4*reg_idx + qrtt_idx*SOC_PB_SRD_QRTT_DELTA_OFFSET), sizeof(uint32) * 0x0000, 19, 19);
      SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_ln_cfga_reg[qrtt_idx][reg_idx].ln_int_sel_rx_pcs_sync_fsm), sizeof(uint32) * (0x0000 + 4*reg_idx + qrtt_idx*SOC_PB_SRD_QRTT_DELTA_OFFSET), sizeof(uint32) * 0x0000, 23, 20);
      SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_ln_cfga_reg[qrtt_idx][reg_idx].ebist_rx_en), sizeof(uint32) * (0x0000 + 4*reg_idx + qrtt_idx*SOC_PB_SRD_QRTT_DELTA_OFFSET), sizeof(uint32) * 0x0000, 24, 24);
      SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_ln_cfga_reg[qrtt_idx][reg_idx].ebist_tx_en), sizeof(uint32) * (0x0000 + 4*reg_idx + qrtt_idx*SOC_PB_SRD_QRTT_DELTA_OFFSET), sizeof(uint32) * 0x0000, 25, 25);
      SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_ln_cfga_reg[qrtt_idx][reg_idx].ebist_prbs_pol_sel), sizeof(uint32) * (0x0000 + 4*reg_idx + qrtt_idx*SOC_PB_SRD_QRTT_DELTA_OFFSET), sizeof(uint32) * 0x0000, 26, 26);
      SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_ln_cfga_reg[qrtt_idx][reg_idx].ebist_tx_const_data_en), sizeof(uint32) * (0x0000 + 4*reg_idx + qrtt_idx*SOC_PB_SRD_QRTT_DELTA_OFFSET), sizeof(uint32) * 0x0000, 27, 27);
      SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_ln_cfga_reg[qrtt_idx][reg_idx].ebist_cnt_mode), sizeof(uint32) * (0x0000 + 4*reg_idx + qrtt_idx*SOC_PB_SRD_QRTT_DELTA_OFFSET), sizeof(uint32) * 0x0000, 29, 28);
      SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_ln_cfga_reg[qrtt_idx][reg_idx].ext_tx_data_ovrd_en), sizeof(uint32) * (0x0000 + 4*reg_idx + qrtt_idx*SOC_PB_SRD_QRTT_DELTA_OFFSET), sizeof(uint32) * 0x0000, 30, 30);
      SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_ln_cfga_reg[qrtt_idx][reg_idx].tx_use_ext_byte_toggle), sizeof(uint32) * (0x0000 + 4*reg_idx + qrtt_idx*SOC_PB_SRD_QRTT_DELTA_OFFSET), sizeof(uint32) * 0x0000, 31, 31);

      /* srd_ln_stat */
      SOC_PB_DB_REG_SET(Soc_pb_regs.serdes.srd_ln_stat_reg[qrtt_idx][reg_idx], sizeof(uint32) * (0x0001 + 4*reg_idx + qrtt_idx*SOC_PB_SRD_QRTT_DELTA_OFFSET), sizeof(uint32) * 0x0000);
      SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_ln_stat_reg[qrtt_idx][reg_idx].ln_rx_sig_det), sizeof(uint32) * (0x0001 + 4*reg_idx + qrtt_idx*SOC_PB_SRD_QRTT_DELTA_OFFSET), sizeof(uint32) * 0x0000, 0, 0);
      SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_ln_stat_reg[qrtt_idx][reg_idx].ln_rx_sig_det_change), sizeof(uint32) * (0x0001 + 4*reg_idx + qrtt_idx*SOC_PB_SRD_QRTT_DELTA_OFFSET), sizeof(uint32) * 0x0000, 1, 1);
      SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_ln_stat_reg[qrtt_idx][reg_idx].cmu_tx_trimming), sizeof(uint32) * (0x0001 + 4*reg_idx + qrtt_idx*SOC_PB_SRD_QRTT_DELTA_OFFSET), sizeof(uint32) * 0x0000, 2, 2);
      SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_ln_stat_reg[qrtt_idx][reg_idx].cmu_pll_rst), sizeof(uint32) * (0x0001 + 4*reg_idx + qrtt_idx*SOC_PB_SRD_QRTT_DELTA_OFFSET), sizeof(uint32) * 0x0000, 3, 3);
      SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_ln_stat_reg[qrtt_idx][reg_idx].ln_rx_rst), sizeof(uint32) * (0x0001 + 4*reg_idx + qrtt_idx*SOC_PB_SRD_QRTT_DELTA_OFFSET), sizeof(uint32) * 0x0000, 4, 4);
      SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_ln_stat_reg[qrtt_idx][reg_idx].ln_rx_sig_lost), sizeof(uint32) * (0x0001 + 4*reg_idx + qrtt_idx*SOC_PB_SRD_QRTT_DELTA_OFFSET), sizeof(uint32) * 0x0000, 5, 5);
      SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_ln_stat_reg[qrtt_idx][reg_idx].ln_rx_freq_invld), sizeof(uint32) * (0x0001 + 4*reg_idx + qrtt_idx*SOC_PB_SRD_QRTT_DELTA_OFFSET), sizeof(uint32) * 0x0000, 6, 6);
      SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_ln_stat_reg[qrtt_idx][reg_idx].ln_rx_sync_stat), sizeof(uint32) * (0x0001 + 4*reg_idx + qrtt_idx*SOC_PB_SRD_QRTT_DELTA_OFFSET), sizeof(uint32) * 0x0000, 8, 8);
      SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_ln_stat_reg[qrtt_idx][reg_idx].ln_rx_pcs_sync_fsm_ind), sizeof(uint32) * (0x0001 + 4*reg_idx + qrtt_idx*SOC_PB_SRD_QRTT_DELTA_OFFSET), sizeof(uint32) * 0x0000, 9, 9);
      SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_ln_stat_reg[qrtt_idx][reg_idx].ln_rx_code_err), sizeof(uint32) * (0x0001 + 4*reg_idx + qrtt_idx*SOC_PB_SRD_QRTT_DELTA_OFFSET), sizeof(uint32) * 0x0000, 13, 12);
      SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_ln_stat_reg[qrtt_idx][reg_idx].ln_rx_disp_err), sizeof(uint32) * (0x0001 + 4*reg_idx + qrtt_idx*SOC_PB_SRD_QRTT_DELTA_OFFSET), sizeof(uint32) * 0x0000, 15, 14);
      SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_ln_stat_reg[qrtt_idx][reg_idx].ln_rx_comma_align_en), sizeof(uint32) * (0x0001 + 4*reg_idx + qrtt_idx*SOC_PB_SRD_QRTT_DELTA_OFFSET), sizeof(uint32) * 0x0000, 16, 16);
      SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_ln_stat_reg[qrtt_idx][reg_idx].ln_rx_comma_realign), sizeof(uint32) * (0x0001 + 4*reg_idx + qrtt_idx*SOC_PB_SRD_QRTT_DELTA_OFFSET), sizeof(uint32) * 0x0000, 17, 17);
      SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_ln_stat_reg[qrtt_idx][reg_idx].ln_rx_comma_alignment), sizeof(uint32) * (0x0001 + 4*reg_idx + qrtt_idx*SOC_PB_SRD_QRTT_DELTA_OFFSET), sizeof(uint32) * 0x0000, 24, 20);

      /* srd_ln_EBIST */
      SOC_PB_DB_REG_SET(Soc_pb_regs.serdes.srd_ln_ebist_reg[qrtt_idx][reg_idx], sizeof(uint32) * (0x0002 + 4*reg_idx + qrtt_idx*SOC_PB_SRD_QRTT_DELTA_OFFSET), sizeof(uint32) * 0x0000);
      SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_ln_ebist_reg[qrtt_idx][reg_idx].ebist_err_cnt), sizeof(uint32) * (0x0002 + 4*reg_idx + qrtt_idx*SOC_PB_SRD_QRTT_DELTA_OFFSET), sizeof(uint32) * 0x0000, 30, 0);
      SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_ln_ebist_reg[qrtt_idx][reg_idx].ebist_sync), sizeof(uint32) * (0x0002 + 4*reg_idx + qrtt_idx*SOC_PB_SRD_QRTT_DELTA_OFFSET), sizeof(uint32) * 0x0000, 31, 31);
    }
    /* srd_cmu_cfga */
    SOC_PB_DB_REG_SET(Soc_pb_regs.serdes.srd_cmu_cfga_reg[qrtt_idx], sizeof(uint32) * (0x0010+ qrtt_idx*SOC_PB_SRD_QRTT_DELTA_OFFSET), sizeof(uint32) * 0x0000);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_cmu_cfga_reg[qrtt_idx].cmu_macro_pd), sizeof(uint32) * (0x0010+ qrtt_idx*SOC_PB_SRD_QRTT_DELTA_OFFSET), sizeof(uint32) * 0x0000, 0, 0);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_cmu_cfga_reg[qrtt_idx].cmu_macro_rst), sizeof(uint32) * (0x0010+ qrtt_idx*SOC_PB_SRD_QRTT_DELTA_OFFSET), sizeof(uint32) * 0x0000, 1, 1);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_cmu_cfga_reg[qrtt_idx].cmu_start_trim), sizeof(uint32) * (0x0010+ qrtt_idx*SOC_PB_SRD_QRTT_DELTA_OFFSET), sizeof(uint32) * 0x0000, 2, 2);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_cmu_cfga_reg[qrtt_idx].cmu_trim_self), sizeof(uint32) * (0x0010+ qrtt_idx*SOC_PB_SRD_QRTT_DELTA_OFFSET), sizeof(uint32) * 0x0000, 3, 3);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_cmu_cfga_reg[qrtt_idx].cmu_plln), sizeof(uint32) * (0x0010+ qrtt_idx*SOC_PB_SRD_QRTT_DELTA_OFFSET), sizeof(uint32) * 0x0000, 5, 4);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_cmu_cfga_reg[qrtt_idx].cmu_pllm), sizeof(uint32) * (0x0010+ qrtt_idx*SOC_PB_SRD_QRTT_DELTA_OFFSET), sizeof(uint32) * 0x0000, 8, 6);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_cmu_cfga_reg[qrtt_idx].ln_20b_mode), sizeof(uint32) * (0x0010+ qrtt_idx*SOC_PB_SRD_QRTT_DELTA_OFFSET), sizeof(uint32) * 0x0000, 9, 9);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_cmu_cfga_reg[qrtt_idx].ln_tx_sync_fifo_en), sizeof(uint32) * (0x0010+ qrtt_idx*SOC_PB_SRD_QRTT_DELTA_OFFSET), sizeof(uint32) * 0x0000, 10, 10);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_cmu_cfga_reg[qrtt_idx].ln_tx_sync_fifo_rstn), sizeof(uint32) * (0x0010+ qrtt_idx*SOC_PB_SRD_QRTT_DELTA_OFFSET), sizeof(uint32) * 0x0000, 11, 11);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_cmu_cfga_reg[qrtt_idx].ln_txob_pd), sizeof(uint32) * (0x0010+ qrtt_idx*SOC_PB_SRD_QRTT_DELTA_OFFSET), sizeof(uint32) * 0x0000, 15, 12);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_cmu_cfga_reg[qrtt_idx].ln_rx_sig_det_mode), sizeof(uint32) * (0x0010+ qrtt_idx*SOC_PB_SRD_QRTT_DELTA_OFFSET), sizeof(uint32) * 0x0000, 21, 16);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_cmu_cfga_reg[qrtt_idx].ln_tx_swap_i1_en), sizeof(uint32) * (0x0010+ qrtt_idx*SOC_PB_SRD_QRTT_DELTA_OFFSET), sizeof(uint32) * 0x0000, 22, 22);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_cmu_cfga_reg[qrtt_idx].ln_rx_sig_det_cnt), sizeof(uint32) * (0x0010+ qrtt_idx*SOC_PB_SRD_QRTT_DELTA_OFFSET), sizeof(uint32) * 0x0000, 31, 24);

    /* srd_cmu_cfgb */
    SOC_PB_DB_REG_SET(Soc_pb_regs.serdes.srd_cmu_cfgb_reg[qrtt_idx], sizeof(uint32) * (0x0011 + qrtt_idx*SOC_PB_SRD_QRTT_DELTA_OFFSET), sizeof(uint32) * 0x0000);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_cmu_cfgb_reg[qrtt_idx].ln_tx_const_data), sizeof(uint32) * (0x0011 + qrtt_idx*SOC_PB_SRD_QRTT_DELTA_OFFSET), sizeof(uint32) * 0x0000, 19, 0);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_cmu_cfgb_reg[qrtt_idx].cmu_msel_in), sizeof(uint32) * (0x0011 + qrtt_idx*SOC_PB_SRD_QRTT_DELTA_OFFSET), sizeof(uint32) * 0x0000, 23, 23);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_cmu_cfgb_reg[qrtt_idx].ln_pcomp_en), sizeof(uint32) * (0x0011 + qrtt_idx*SOC_PB_SRD_QRTT_DELTA_OFFSET), sizeof(uint32) * 0x0000, 24, 24);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_cmu_cfgb_reg[qrtt_idx].ln_set_ctl), sizeof(uint32) * (0x0011 + qrtt_idx*SOC_PB_SRD_QRTT_DELTA_OFFSET), sizeof(uint32) * 0x0000, 27, 25);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_cmu_cfgb_reg[qrtt_idx].ln_tx_rdet_en), sizeof(uint32) * (0x0011 + qrtt_idx*SOC_PB_SRD_QRTT_DELTA_OFFSET), sizeof(uint32) * 0x0000, 28, 28);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_cmu_cfgb_reg[qrtt_idx].ln_tx_beacon_en), sizeof(uint32) * (0x0011 + qrtt_idx*SOC_PB_SRD_QRTT_DELTA_OFFSET), sizeof(uint32) * 0x0000, 29, 29);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_cmu_cfgb_reg[qrtt_idx].ln_mac_phy_pd), sizeof(uint32) * (0x0011 + qrtt_idx*SOC_PB_SRD_QRTT_DELTA_OFFSET), sizeof(uint32) * 0x0000, 31, 30);

    /* srd_cmu_stat */
    SOC_PB_DB_REG_SET(Soc_pb_regs.serdes.srd_cmu_stat_reg[qrtt_idx], sizeof(uint32) * (0x0012 + qrtt_idx*SOC_PB_SRD_QRTT_DELTA_OFFSET), sizeof(uint32) * 0x0000);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_cmu_stat_reg[qrtt_idx].cmu_tx_trimming), sizeof(uint32) * (0x0012 + qrtt_idx*SOC_PB_SRD_QRTT_DELTA_OFFSET), sizeof(uint32) * 0x0000, 0, 0);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_cmu_stat_reg[qrtt_idx].cmu_pll_rst), sizeof(uint32) * (0x0012 + qrtt_idx*SOC_PB_SRD_QRTT_DELTA_OFFSET), sizeof(uint32) * 0x0000, 1, 1);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_cmu_stat_reg[qrtt_idx].ln_rx_rst), sizeof(uint32) * (0x0012 + qrtt_idx*SOC_PB_SRD_QRTT_DELTA_OFFSET), sizeof(uint32) * 0x0000, 7, 4);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_cmu_stat_reg[qrtt_idx].ln_rx_sig_det), sizeof(uint32) * (0x0012 + qrtt_idx*SOC_PB_SRD_QRTT_DELTA_OFFSET), sizeof(uint32) * 0x0000, 11, 8);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_cmu_stat_reg[qrtt_idx].ln_rx_sync_stat), sizeof(uint32) * (0x0012 + qrtt_idx*SOC_PB_SRD_QRTT_DELTA_OFFSET), sizeof(uint32) * 0x0000, 15, 12);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_cmu_stat_reg[qrtt_idx].ln_int_ind), sizeof(uint32) * (0x0012 + qrtt_idx*SOC_PB_SRD_QRTT_DELTA_OFFSET), sizeof(uint32) * 0x0000, 19, 16);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_cmu_stat_reg[qrtt_idx].cmu_scif_data_out), sizeof(uint32) * (0x0012 + qrtt_idx*SOC_PB_SRD_QRTT_DELTA_OFFSET), sizeof(uint32) * 0x0000, 20, 20);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_cmu_stat_reg[qrtt_idx].cmu_scif_int_req), sizeof(uint32) * (0x0012 + qrtt_idx*SOC_PB_SRD_QRTT_DELTA_OFFSET), sizeof(uint32) * 0x0000, 21, 21);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_cmu_stat_reg[qrtt_idx].ln_pcg2_p), sizeof(uint32) * (0x0012 + qrtt_idx*SOC_PB_SRD_QRTT_DELTA_OFFSET), sizeof(uint32) * 0x0000, 27, 24);
    SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_cmu_stat_reg[qrtt_idx].ln_pcg2_n), sizeof(uint32) * (0x0012 + qrtt_idx*SOC_PB_SRD_QRTT_DELTA_OFFSET), sizeof(uint32) * 0x0000, 31, 28);
  }

  /* Srd Ipu Cfg */
  SOC_PB_DB_REG_SET(Soc_pb_regs.serdes.srd_ipu_cfg_reg, sizeof(uint32) * 0x0078, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_ipu_cfg_reg.iram_rst), sizeof(uint32) * 0x0078, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_ipu_cfg_reg.rst8051), sizeof(uint32) * 0x0078, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_ipu_cfg_reg.epb_rst), sizeof(uint32) * 0x0078, sizeof(uint32) * 0x0000, 2, 2);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_ipu_cfg_reg.ext_scif_rst), sizeof(uint32) * 0x0078, sizeof(uint32) * 0x0000, 3, 3);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_ipu_cfg_reg.clk_sel8051), sizeof(uint32) * 0x0078, sizeof(uint32) * 0x0000, 5, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_ipu_cfg_reg.pd8051), sizeof(uint32) * 0x0078, sizeof(uint32) * 0x0000, 6, 6);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_ipu_cfg_reg.clk_pd8051), sizeof(uint32) * 0x0078, sizeof(uint32) * 0x0000, 7, 7);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_ipu_cfg_reg.chan_id), sizeof(uint32) * 0x0078, sizeof(uint32) * 0x0000, 10, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_ipu_cfg_reg.int8051), sizeof(uint32) * 0x0078, sizeof(uint32) * 0x0000, 11, 11);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_ipu_cfg_reg.epb_int_timeout_en), sizeof(uint32) * 0x0078, sizeof(uint32) * 0x0000, 12, 12);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_ipu_cfg_reg.scif_ipu_en_on_cmu_sel), sizeof(uint32) * 0x0078, sizeof(uint32) * 0x0000, 13, 13);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_ipu_cfg_reg.ipu_parity_en), sizeof(uint32) * 0x0078, sizeof(uint32) * 0x0000, 16, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_ipu_cfg_reg.ipu_parity_force_err), sizeof(uint32) * 0x0078, sizeof(uint32) * 0x0000, 17, 17);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_ipu_cfg_reg.ipu_parity_err_int_en), sizeof(uint32) * 0x0078, sizeof(uint32) * 0x0000, 18, 18);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_ipu_cfg_reg.ipu_intreq_int_en), sizeof(uint32) * 0x0078, sizeof(uint32) * 0x0000, 19, 19);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_ipu_cfg_reg.ipu_intack_int_en), sizeof(uint32) * 0x0078, sizeof(uint32) * 0x0000, 20, 20);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_ipu_cfg_reg.ipu_8051_prom_loaded), sizeof(uint32) * 0x0078, sizeof(uint32) * 0x0000, 21, 21);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_ipu_cfg_reg.epb_slow_fsm), sizeof(uint32) * 0x0078, sizeof(uint32) * 0x0000, 22, 22);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_ipu_cfg_reg.epb_skip_int_ack_release), sizeof(uint32) * 0x0078, sizeof(uint32) * 0x0000, 23, 23);

  /* Srd Epb Op */
  SOC_PB_DB_REG_SET(Soc_pb_regs.serdes.srd_epb_op_reg, sizeof(uint32) * 0x0079, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_epb_op_reg.addr_element), sizeof(uint32) * 0x0079, sizeof(uint32) * 0x0000, 3, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_epb_op_reg.addr_channel), sizeof(uint32) * 0x0079, sizeof(uint32) * 0x0000, 6, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_epb_op_reg.addr_global), sizeof(uint32) * 0x0079, sizeof(uint32) * 0x0000, 8, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_epb_op_reg.addr_reg), sizeof(uint32) * 0x0079, sizeof(uint32) * 0x0000, 14, 9);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_epb_op_reg.addr_ipu_cs), sizeof(uint32) * 0x0079, sizeof(uint32) * 0x0000, 15, 15);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_epb_op_reg.macro_sel), sizeof(uint32) * 0x0079, sizeof(uint32) * 0x0000, 17, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_epb_op_reg.macro_sel_all), sizeof(uint32) * 0x0079, sizeof(uint32) * 0x0000, 18, 18);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_epb_op_reg.wr_en), sizeof(uint32) * 0x0079, sizeof(uint32) * 0x0000, 19, 19);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_epb_op_reg.int_req), sizeof(uint32) * 0x0079, sizeof(uint32) * 0x0000, 22, 22);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_epb_op_reg.int_hold), sizeof(uint32) * 0x0079, sizeof(uint32) * 0x0000, 23, 23);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_epb_op_reg.data), sizeof(uint32) * 0x0079, sizeof(uint32) * 0x0000, 31, 24);

  /* Srd Epb Rd */
  SOC_PB_DB_REG_SET(Soc_pb_regs.serdes.srd_epb_rd_reg, sizeof(uint32) * 0x007a, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_epb_rd_reg.addr_element), sizeof(uint32) * 0x007a, sizeof(uint32) * 0x0000, 3, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_epb_rd_reg.addr_channel), sizeof(uint32) * 0x007a, sizeof(uint32) * 0x0000, 6, 4);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_epb_rd_reg.addr_global), sizeof(uint32) * 0x007a, sizeof(uint32) * 0x0000, 8, 8);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_epb_rd_reg.addr_reg), sizeof(uint32) * 0x007a, sizeof(uint32) * 0x0000, 14, 9);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_epb_rd_reg.addr_ipu_cs), sizeof(uint32) * 0x007a, sizeof(uint32) * 0x0000, 15, 15);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_epb_rd_reg.macro_sel), sizeof(uint32) * 0x007a, sizeof(uint32) * 0x0000, 17, 16);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_epb_rd_reg.macro_sel_all), sizeof(uint32) * 0x007a, sizeof(uint32) * 0x0000, 18, 18);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_epb_rd_reg.wr_op), sizeof(uint32) * 0x007a, sizeof(uint32) * 0x0000, 19, 19);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_epb_rd_reg.error), sizeof(uint32) * 0x007a, sizeof(uint32) * 0x0000, 20, 20);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_epb_rd_reg.valid), sizeof(uint32) * 0x007a, sizeof(uint32) * 0x0000, 21, 21);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_epb_rd_reg.int_req), sizeof(uint32) * 0x007a, sizeof(uint32) * 0x0000, 22, 22);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_epb_rd_reg.int_ack), sizeof(uint32) * 0x007a, sizeof(uint32) * 0x0000, 23, 23);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.serdes.srd_epb_rd_reg.data), sizeof(uint32) * 0x007a, sizeof(uint32) * 0x0000, 31, 24);
}

/* Block registers initialization: MCC */
STATIC void
  soc_pb_regs_init_MCC(void)
{
  Soc_pb_regs.mcc.nof_instances = SOC_PB_BLK_NOF_INSTANCES_MCC;
  Soc_pb_regs.mcc.addr.base = sizeof(uint32) * 0x4e00;
  Soc_pb_regs.mcc.addr.step = sizeof(uint32) * 0x0000;

  /* SMS Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.mcc.sms_reg, sizeof(uint32) * 0x4e00, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mcc.sms_reg.sms), sizeof(uint32) * 0x4e00, sizeof(uint32) * 0x0000, 31, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mcc.sms_reg.cmd_active), sizeof(uint32) * 0x4e00, sizeof(uint32) * 0x0000, 31, 31);

  /* TAP Configuration Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.mcc.tap_config_reg, sizeof(uint32) * 0x4e01, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mcc.tap_config_reg.tap), sizeof(uint32) * 0x4e01, sizeof(uint32) * 0x0000, 31, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mcc.tap_config_reg.tap_val), sizeof(uint32) * 0x4e01, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mcc.tap_config_reg.tap_cmd), sizeof(uint32) * 0x4e01, sizeof(uint32) * 0x0000, 4, 4);

  /* TAP Result-0 Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.mcc.tap_res_0_reg, sizeof(uint32) * 0x4e02, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mcc.tap_res_0_reg.res), sizeof(uint32) * 0x4e02, sizeof(uint32) * 0x0000, 31, 0);

  /* TAP Result-1 Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.mcc.tap_res_1_reg, sizeof(uint32) * 0x4e03, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mcc.tap_res_1_reg.res), sizeof(uint32) * 0x4e03, sizeof(uint32) * 0x0000, 31, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mcc.tap_res_1_reg.shift), sizeof(uint32) * 0x4e03, sizeof(uint32) * 0x0000, 3, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mcc.tap_res_1_reg.mask), sizeof(uint32) * 0x4e03, sizeof(uint32) * 0x0000, 9, 4);

  /* Memory Configuration Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.mcc.memory_configuration_reg, sizeof(uint32) * 0x4e04, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mcc.memory_configuration_reg.mbist_mode), sizeof(uint32) * 0x4e04, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mcc.memory_configuration_reg.repair_memories), sizeof(uint32) * 0x4e04, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mcc.memory_configuration_reg.dm), sizeof(uint32) * 0x4e04, sizeof(uint32) * 0x0000, 18, 16);

  /* Ready Sms Statuses1 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.mcc.ready_sms_statuses1, sizeof(uint32) * 0x4e05, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET(
    &(Soc_pb_regs.mcc.ready_sms_statuses1.ready_sms1),
    sizeof(uint32) * 0x4e05,
    sizeof(uint32) * 0x0000,
    31,
    0
  );

  /* Ready Sms Statuses2 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.mcc.ready_sms_statuses2, sizeof(uint32) * 0x4e06, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET(
    &(Soc_pb_regs.mcc.ready_sms_statuses2.ready_sms2),
    sizeof(uint32) * 0x4e06,
    sizeof(uint32) * 0x0000,
    31,
    0
  );

  /* Fail Sms Statuses1 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.mcc.fail_sms_statuses1, sizeof(uint32) * 0x4e07, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET(
    &(Soc_pb_regs.mcc.fail_sms_statuses1.fail_sms1),
    sizeof(uint32) * 0x4e07,
    sizeof(uint32) * 0x0000,
    31,
    0
  );

  /* Fail Sms Statuses2 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.mcc.fail_sms_statuses2, sizeof(uint32) * 0x4e08, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET(
    &(Soc_pb_regs.mcc.fail_sms_statuses2.fail_sms2),
    sizeof(uint32) * 0x4e08,
    sizeof(uint32) * 0x0000,
    31,
    0
  );

  /* SFP Ready Register */
  SOC_PB_DB_REG_SET(Soc_pb_regs.mcc.sfp_ready_reg, sizeof(uint32) * 0x4e09, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mcc.sfp_ready_reg.sfp_ready), sizeof(uint32) * 0x4e09, sizeof(uint32) * 0x0000, 0, 0);

  /* TAP General Register1 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.mcc.tap_gen_reg_1, sizeof(uint32) * 0x4e10, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mcc.tap_gen_reg_1.gen1), sizeof(uint32) * 0x4e10, sizeof(uint32) * 0x0000, 31, 0);

  /* TAP General Register2 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.mcc.tap_gen_reg_2, sizeof(uint32) * 0x4e11, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mcc.tap_gen_reg_2.gen2), sizeof(uint32) * 0x4e11, sizeof(uint32) * 0x0000, 31, 0);

  /* Mbist Resets */
  SOC_PB_DB_REG_SET(Soc_pb_regs.mcc.mbist_resets_reg, sizeof(uint32) * 0x4e0a, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mcc.mbist_resets_reg.sms_rst), sizeof(uint32) * 0x4e0a, sizeof(uint32) * 0x0000, 0, 0);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mcc.mbist_resets_reg.sfp_rst), sizeof(uint32) * 0x4e0a, sizeof(uint32) * 0x0000, 1, 1);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mcc.mbist_resets_reg.mbist_reset), sizeof(uint32) * 0x4e0a, sizeof(uint32) * 0x0000, 2, 2);

  /* TAP TMS value Register1 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.mcc.tap_tms_value_reg_1, sizeof(uint32) * 0x4e20, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mcc.tap_tms_value_reg_1.gen), sizeof(uint32) * 0x4e20, sizeof(uint32) * 0x0000, 31, 0);

  /* TAP TMS value Register2 */
  SOC_PB_DB_REG_SET(Soc_pb_regs.mcc.tap_tms_value_reg_2, sizeof(uint32) * 0x4e21, sizeof(uint32) * 0x0000);
  SOC_PB_DB_REG_FLD_SET( &(Soc_pb_regs.mcc.tap_tms_value_reg_2.gen), sizeof(uint32) * 0x4e21, sizeof(uint32) * 0x0000, 31, 0);
}
/*****************************************************
*NAME
* soc_pb_regs_get
*TYPE:
*  PROC
*FUNCTION:
*  Get a pointer to registers database.
*  The database is per chip-version.
*INPUT:
*  SOC_SAND_DIRECT:
*    SOC_SAND_IN  int   unit - device identifier
*    SOC_SAND_OUT SOC_PB_REGS  *soc_pb_regs - pointer to pb
*                           registers database.
*  SOC_SAND_INDIRECT:
*    None.
*OUTPUT:
*  SOC_SAND_DIRECT:
*    error indication
*  SOC_SAND_INDIRECT:
*    *soc_pb_regs.
*REMARKS:
*    If the database is not initialized - error will be indicated.
*SEE ALSO:
*****************************************************/
uint32
  soc_pb_regs_get(
    SOC_SAND_OUT SOC_PB_REGS  **soc_pb_regs
  )
{
  SOC_SAND_INIT_ERROR_DEFINITIONS(SOC_PB_REGS_GET);

  if (Soc_pb_regs_initialized == FALSE)
  {
    SOC_SAND_SET_ERROR_CODE(SOC_PB_REGS_NOT_INITIALIZED, 20, exit);
  }

  *soc_pb_regs = &Soc_pb_regs;
  
exit:
  SOC_SAND_EXIT_AND_SEND_ERROR("error in soc_pb_regs_get()", 0, 0);
}

/*****************************************************
*NAME
*  soc_pb_regs_init
*TYPE:
*  PROC
*FUNCTION:
*  Dynamically allocates and initializes Pb registers database.
*
*INPUT:
*  SOC_SAND_DIRECT:
*    None.
*  SOC_SAND_INDIRECT:
*    None.
*OUTPUT:
*  SOC_SAND_DIRECT:
*    error indication
*  SOC_SAND_INDIRECT:
*    None.
*REMARKS:
*   Calling upon already initialized registers will do nothing
*   User must make sure that this function is called after a semaphore was taken
*SEE ALSO:
*****************************************************/
uint32
  soc_pb_regs_init(void)
{
  SOC_SAND_INIT_ERROR_DEFINITIONS(SOC_PB_REGS_INIT);

  if (Soc_pb_regs_initialized == TRUE)
  {
    goto exit;
  }

  soc_pb_regs_init_ECI();
  soc_pb_regs_init_OLP();
  soc_pb_regs_init_NIF();
  soc_pb_regs_init_NIF_MAC_LANE();
  soc_pb_regs_init_NBI();
  soc_pb_regs_init_IRE();
  soc_pb_regs_init_IDR();
  soc_pb_regs_init_IRR();
  soc_pb_regs_init_IHP();
  soc_pb_regs_init_IHP();
  soc_pb_regs_init_IHB();
  soc_pb_regs_init_IHB();
  soc_pb_regs_init_IHB();
  soc_pb_regs_init_IHB();
  soc_pb_regs_init_IQM();
  soc_pb_regs_init_QDR();
  soc_pb_regs_init_IPS();
  soc_pb_regs_init_IPT();
  soc_pb_regs_init_MMU();
  soc_pb_regs_init_DRC();
  soc_pb_regs_init_DPI();
  soc_pb_regs_init_FDR();
  soc_pb_regs_init_FDT();
  soc_pb_regs_init_FCR();
  soc_pb_regs_init_FCT();
  soc_pb_regs_init_MESH_TOPOLOGY();
  soc_pb_regs_init_RTP();
  soc_pb_regs_init_FABRIC_MAC();
  soc_pb_regs_init_MSW();
  soc_pb_regs_init_EGQ();
  soc_pb_regs_init_EPNI();
  soc_pb_regs_init_CFC();
  soc_pb_regs_init_SCH();
  soc_pb_regs_init_SERDES();
  soc_pb_regs_init_MCC();

  Soc_pb_regs_initialized = TRUE;

exit:
  SOC_SAND_EXIT_AND_SEND_ERROR("error in soc_pb_regs_init",0,0);
}

SOC_PB_REGS*
  soc_pb_regs()
{
  SOC_PB_REGS*
    regs = NULL;

  soc_pb_regs_get(
    &(regs)
  );

  return regs;
}

/* } */

#include <soc/dpp/SAND/Utils/sand_footer.h>


