Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Sat Dec  2 11:49:13 2017
| Host         : DESKTOP-NF4ET5G running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file cpu_timing_summary_routed.rpt -rpx cpu_timing_summary_routed.rpx
| Design       : cpu
| Device       : 7a100t-fgg676
| Speed File   : -2L  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: touch_btn[5] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: u13/Rd_out_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: u13/Rd_out_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: u13/Rd_out_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: u13/Rd_out_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: u14/Rd_out_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: u14/Rd_out_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: u14/Rd_out_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: u14/Rd_out_reg[3]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: u18/clk1_reg/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u3/tmpCommand_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u3/tmpCommand_reg[11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u3/tmpCommand_reg[12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u3/tmpCommand_reg[13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u3/tmpCommand_reg[14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u3/tmpCommand_reg[15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u3/tmpCommand_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u3/tmpCommand_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u3/tmpCommand_reg[3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u3/tmpCommand_reg[4]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: u3/tmpRs_reg[0]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: u3/tmpRs_reg[1]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: u3/tmpRs_reg[2]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: u3/tmpRt_reg[0]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: u3/tmpRt_reg[1]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: u3/tmpRt_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u3/tmpT_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u5/controller_out_reg[14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u5/controller_out_reg[16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u5/controller_out_reg[17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u5/controller_out_reg[18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u5/controller_out_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u5/controller_out_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u5/controller_out_reg[20]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: u5/controller_out_reg[21]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: u5/controller_out_reg[22]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: u5/controller_out_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u5/controller_out_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u5/controller_out_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u60/MUX_BJ_out_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u60/MUX_BJ_out_reg[10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u60/MUX_BJ_out_reg[11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u60/MUX_BJ_out_reg[12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u60/MUX_BJ_out_reg[13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u60/MUX_BJ_out_reg[14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u60/MUX_BJ_out_reg[15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u60/MUX_BJ_out_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u60/MUX_BJ_out_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u60/MUX_BJ_out_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u60/MUX_BJ_out_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u60/MUX_BJ_out_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u60/MUX_BJ_out_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u60/MUX_BJ_out_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u60/MUX_BJ_out_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u60/MUX_BJ_out_reg[9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u8/ALUsrc_out_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u8/MemWrite_out_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u8/Reg1_out_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u8/Reg1_out_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u8/Reg1_out_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: u8/Reg1_out_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u8/Reg2_out_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u8/Reg2_out_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u8/Reg2_out_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u8/Reg2_out_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 753 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 44 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 137 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     13.621        0.000                      0                  551        0.165        0.000                      0                  551        9.500        0.000                       0                   372  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
clk_in  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in             13.621        0.000                      0                  551        0.165        0.000                      0                  551        9.500        0.000                       0                   372  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :            0  Failing Endpoints,  Worst Slack       13.621ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.621ns  (required time - arrival time)
  Source:                 u17/flash_finished_tmp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u6/r2_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_in rise@20.000ns - clk_in rise@0.000ns)
  Data Path Delay:        5.942ns  (logic 0.698ns (11.748%)  route 5.244ns (88.252%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.709ns = ( 25.709 - 20.000 ) 
    Source Clock Delay      (SCD):    6.431ns
    Clock Pessimism Removal (CPR):    0.670ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           2.871     4.336    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I1_O)        0.105     4.441 r  n_0_1020_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.467     4.908    n_0_1020_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.989 r  n_0_1020_BUFG_inst/O
                         net (fo=368, routed)         1.442     6.431    u17/CLK
    SLICE_X0Y108         FDRE                                         r  u17/flash_finished_tmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.348     6.779 r  u17/flash_finished_tmp_reg/Q
                         net (fo=209, routed)         2.991     9.770    u6/flash_finished
    SLICE_X6Y124         LUT4 (Prop_lut4_I3_O)        0.242    10.012 r  u6/r0[15]_i_2/O
                         net (fo=12, routed)          0.837    10.850    u14/RegWrite_out_reg_1
    SLICE_X6Y126         LUT5 (Prop_lut5_I4_O)        0.108    10.958 r  u14/r2[15]_i_1/O
                         net (fo=16, routed)          1.415    12.373    u6/Rd_out_reg[2]_0[0]
    SLICE_X1Y129         FDCE                                         r  u6/r2_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           2.405    23.803    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I1_O)        0.084    23.887 r  n_0_1020_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.421    24.309    n_0_1020_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    24.386 r  n_0_1020_BUFG_inst/O
                         net (fo=368, routed)         1.323    25.709    u6/CLK
    SLICE_X1Y129         FDCE                                         r  u6/r2_reg[10]/C
                         clock pessimism              0.670    26.378    
                         clock uncertainty           -0.035    26.343    
    SLICE_X1Y129         FDCE (Setup_fdce_C_CE)      -0.349    25.994    u6/r2_reg[10]
  -------------------------------------------------------------------
                         required time                         25.994    
                         arrival time                         -12.373    
  -------------------------------------------------------------------
                         slack                                 13.621    

Slack (MET) :             13.621ns  (required time - arrival time)
  Source:                 u17/flash_finished_tmp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u6/r2_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_in rise@20.000ns - clk_in rise@0.000ns)
  Data Path Delay:        5.942ns  (logic 0.698ns (11.748%)  route 5.244ns (88.252%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.709ns = ( 25.709 - 20.000 ) 
    Source Clock Delay      (SCD):    6.431ns
    Clock Pessimism Removal (CPR):    0.670ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           2.871     4.336    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I1_O)        0.105     4.441 r  n_0_1020_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.467     4.908    n_0_1020_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.989 r  n_0_1020_BUFG_inst/O
                         net (fo=368, routed)         1.442     6.431    u17/CLK
    SLICE_X0Y108         FDRE                                         r  u17/flash_finished_tmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.348     6.779 r  u17/flash_finished_tmp_reg/Q
                         net (fo=209, routed)         2.991     9.770    u6/flash_finished
    SLICE_X6Y124         LUT4 (Prop_lut4_I3_O)        0.242    10.012 r  u6/r0[15]_i_2/O
                         net (fo=12, routed)          0.837    10.850    u14/RegWrite_out_reg_1
    SLICE_X6Y126         LUT5 (Prop_lut5_I4_O)        0.108    10.958 r  u14/r2[15]_i_1/O
                         net (fo=16, routed)          1.415    12.373    u6/Rd_out_reg[2]_0[0]
    SLICE_X1Y129         FDCE                                         r  u6/r2_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           2.405    23.803    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I1_O)        0.084    23.887 r  n_0_1020_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.421    24.309    n_0_1020_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    24.386 r  n_0_1020_BUFG_inst/O
                         net (fo=368, routed)         1.323    25.709    u6/CLK
    SLICE_X1Y129         FDCE                                         r  u6/r2_reg[15]/C
                         clock pessimism              0.670    26.378    
                         clock uncertainty           -0.035    26.343    
    SLICE_X1Y129         FDCE (Setup_fdce_C_CE)      -0.349    25.994    u6/r2_reg[15]
  -------------------------------------------------------------------
                         required time                         25.994    
                         arrival time                         -12.373    
  -------------------------------------------------------------------
                         slack                                 13.621    

Slack (MET) :             13.621ns  (required time - arrival time)
  Source:                 u17/flash_finished_tmp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u6/r2_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_in rise@20.000ns - clk_in rise@0.000ns)
  Data Path Delay:        5.942ns  (logic 0.698ns (11.748%)  route 5.244ns (88.252%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.709ns = ( 25.709 - 20.000 ) 
    Source Clock Delay      (SCD):    6.431ns
    Clock Pessimism Removal (CPR):    0.670ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           2.871     4.336    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I1_O)        0.105     4.441 r  n_0_1020_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.467     4.908    n_0_1020_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.989 r  n_0_1020_BUFG_inst/O
                         net (fo=368, routed)         1.442     6.431    u17/CLK
    SLICE_X0Y108         FDRE                                         r  u17/flash_finished_tmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.348     6.779 r  u17/flash_finished_tmp_reg/Q
                         net (fo=209, routed)         2.991     9.770    u6/flash_finished
    SLICE_X6Y124         LUT4 (Prop_lut4_I3_O)        0.242    10.012 r  u6/r0[15]_i_2/O
                         net (fo=12, routed)          0.837    10.850    u14/RegWrite_out_reg_1
    SLICE_X6Y126         LUT5 (Prop_lut5_I4_O)        0.108    10.958 r  u14/r2[15]_i_1/O
                         net (fo=16, routed)          1.415    12.373    u6/Rd_out_reg[2]_0[0]
    SLICE_X1Y129         FDCE                                         r  u6/r2_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           2.405    23.803    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I1_O)        0.084    23.887 r  n_0_1020_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.421    24.309    n_0_1020_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    24.386 r  n_0_1020_BUFG_inst/O
                         net (fo=368, routed)         1.323    25.709    u6/CLK
    SLICE_X1Y129         FDCE                                         r  u6/r2_reg[9]/C
                         clock pessimism              0.670    26.378    
                         clock uncertainty           -0.035    26.343    
    SLICE_X1Y129         FDCE (Setup_fdce_C_CE)      -0.349    25.994    u6/r2_reg[9]
  -------------------------------------------------------------------
                         required time                         25.994    
                         arrival time                         -12.373    
  -------------------------------------------------------------------
                         slack                                 13.621    

Slack (MET) :             13.769ns  (required time - arrival time)
  Source:                 u17/flash_finished_tmp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u6/r2_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_in rise@20.000ns - clk_in rise@0.000ns)
  Data Path Delay:        5.795ns  (logic 0.698ns (12.045%)  route 5.097ns (87.955%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.710ns = ( 25.710 - 20.000 ) 
    Source Clock Delay      (SCD):    6.431ns
    Clock Pessimism Removal (CPR):    0.670ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           2.871     4.336    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I1_O)        0.105     4.441 r  n_0_1020_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.467     4.908    n_0_1020_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.989 r  n_0_1020_BUFG_inst/O
                         net (fo=368, routed)         1.442     6.431    u17/CLK
    SLICE_X0Y108         FDRE                                         r  u17/flash_finished_tmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.348     6.779 r  u17/flash_finished_tmp_reg/Q
                         net (fo=209, routed)         2.991     9.770    u6/flash_finished
    SLICE_X6Y124         LUT4 (Prop_lut4_I3_O)        0.242    10.012 r  u6/r0[15]_i_2/O
                         net (fo=12, routed)          0.837    10.850    u14/RegWrite_out_reg_1
    SLICE_X6Y126         LUT5 (Prop_lut5_I4_O)        0.108    10.958 r  u14/r2[15]_i_1/O
                         net (fo=16, routed)          1.268    12.226    u6/Rd_out_reg[2]_0[0]
    SLICE_X3Y130         FDCE                                         r  u6/r2_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           2.405    23.803    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I1_O)        0.084    23.887 r  n_0_1020_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.421    24.309    n_0_1020_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    24.386 r  n_0_1020_BUFG_inst/O
                         net (fo=368, routed)         1.324    25.710    u6/CLK
    SLICE_X3Y130         FDCE                                         r  u6/r2_reg[5]/C
                         clock pessimism              0.670    26.379    
                         clock uncertainty           -0.035    26.344    
    SLICE_X3Y130         FDCE (Setup_fdce_C_CE)      -0.349    25.995    u6/r2_reg[5]
  -------------------------------------------------------------------
                         required time                         25.995    
                         arrival time                         -12.226    
  -------------------------------------------------------------------
                         slack                                 13.769    

Slack (MET) :             13.769ns  (required time - arrival time)
  Source:                 u17/flash_finished_tmp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u6/r2_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_in rise@20.000ns - clk_in rise@0.000ns)
  Data Path Delay:        5.795ns  (logic 0.698ns (12.045%)  route 5.097ns (87.955%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.710ns = ( 25.710 - 20.000 ) 
    Source Clock Delay      (SCD):    6.431ns
    Clock Pessimism Removal (CPR):    0.670ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           2.871     4.336    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I1_O)        0.105     4.441 r  n_0_1020_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.467     4.908    n_0_1020_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.989 r  n_0_1020_BUFG_inst/O
                         net (fo=368, routed)         1.442     6.431    u17/CLK
    SLICE_X0Y108         FDRE                                         r  u17/flash_finished_tmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.348     6.779 r  u17/flash_finished_tmp_reg/Q
                         net (fo=209, routed)         2.991     9.770    u6/flash_finished
    SLICE_X6Y124         LUT4 (Prop_lut4_I3_O)        0.242    10.012 r  u6/r0[15]_i_2/O
                         net (fo=12, routed)          0.837    10.850    u14/RegWrite_out_reg_1
    SLICE_X6Y126         LUT5 (Prop_lut5_I4_O)        0.108    10.958 r  u14/r2[15]_i_1/O
                         net (fo=16, routed)          1.268    12.226    u6/Rd_out_reg[2]_0[0]
    SLICE_X3Y130         FDCE                                         r  u6/r2_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           2.405    23.803    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I1_O)        0.084    23.887 r  n_0_1020_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.421    24.309    n_0_1020_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    24.386 r  n_0_1020_BUFG_inst/O
                         net (fo=368, routed)         1.324    25.710    u6/CLK
    SLICE_X3Y130         FDCE                                         r  u6/r2_reg[6]/C
                         clock pessimism              0.670    26.379    
                         clock uncertainty           -0.035    26.344    
    SLICE_X3Y130         FDCE (Setup_fdce_C_CE)      -0.349    25.995    u6/r2_reg[6]
  -------------------------------------------------------------------
                         required time                         25.995    
                         arrival time                         -12.226    
  -------------------------------------------------------------------
                         slack                                 13.769    

Slack (MET) :             13.769ns  (required time - arrival time)
  Source:                 u17/flash_finished_tmp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u6/r2_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_in rise@20.000ns - clk_in rise@0.000ns)
  Data Path Delay:        5.795ns  (logic 0.698ns (12.045%)  route 5.097ns (87.955%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.710ns = ( 25.710 - 20.000 ) 
    Source Clock Delay      (SCD):    6.431ns
    Clock Pessimism Removal (CPR):    0.670ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           2.871     4.336    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I1_O)        0.105     4.441 r  n_0_1020_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.467     4.908    n_0_1020_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.989 r  n_0_1020_BUFG_inst/O
                         net (fo=368, routed)         1.442     6.431    u17/CLK
    SLICE_X0Y108         FDRE                                         r  u17/flash_finished_tmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.348     6.779 r  u17/flash_finished_tmp_reg/Q
                         net (fo=209, routed)         2.991     9.770    u6/flash_finished
    SLICE_X6Y124         LUT4 (Prop_lut4_I3_O)        0.242    10.012 r  u6/r0[15]_i_2/O
                         net (fo=12, routed)          0.837    10.850    u14/RegWrite_out_reg_1
    SLICE_X6Y126         LUT5 (Prop_lut5_I4_O)        0.108    10.958 r  u14/r2[15]_i_1/O
                         net (fo=16, routed)          1.268    12.226    u6/Rd_out_reg[2]_0[0]
    SLICE_X3Y130         FDCE                                         r  u6/r2_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           2.405    23.803    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I1_O)        0.084    23.887 r  n_0_1020_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.421    24.309    n_0_1020_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    24.386 r  n_0_1020_BUFG_inst/O
                         net (fo=368, routed)         1.324    25.710    u6/CLK
    SLICE_X3Y130         FDCE                                         r  u6/r2_reg[7]/C
                         clock pessimism              0.670    26.379    
                         clock uncertainty           -0.035    26.344    
    SLICE_X3Y130         FDCE (Setup_fdce_C_CE)      -0.349    25.995    u6/r2_reg[7]
  -------------------------------------------------------------------
                         required time                         25.995    
                         arrival time                         -12.226    
  -------------------------------------------------------------------
                         slack                                 13.769    

Slack (MET) :             13.881ns  (required time - arrival time)
  Source:                 u17/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_ram_data_OBUFT[31]_inst_i_1_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_in rise@20.000ns - clk_in rise@0.000ns)
  Data Path Delay:        5.947ns  (logic 1.130ns (19.000%)  route 4.817ns (81.000%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.732ns = ( 25.732 - 20.000 ) 
    Source Clock Delay      (SCD):    6.430ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           2.871     4.336    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I1_O)        0.105     4.441 r  n_0_1020_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.467     4.908    n_0_1020_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.989 r  n_0_1020_BUFG_inst/O
                         net (fo=368, routed)         1.441     6.430    u17/CLK
    SLICE_X6Y104         FDRE                                         r  u17/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y104         FDRE (Prop_fdre_C_Q)         0.433     6.863 r  u17/cnt_reg[1]/Q
                         net (fo=3, routed)           0.792     7.655    u17/cnt_reg_n_1_[1]
    SLICE_X4Y106         LUT5 (Prop_lut5_I0_O)        0.115     7.770 r  u17/cnt[31]_i_11/O
                         net (fo=1, routed)           0.234     8.004    u17/cnt[31]_i_11_n_1
    SLICE_X4Y107         LUT5 (Prop_lut5_I0_O)        0.267     8.271 r  u17/cnt[31]_i_4/O
                         net (fo=2, routed)           0.240     8.512    u17/cnt[31]_i_4_n_1
    SLICE_X4Y108         LUT4 (Prop_lut4_I3_O)        0.105     8.617 r  u17/FSM_onehot_flash_state[5]_i_3/O
                         net (fo=2, routed)           0.694     9.310    u17/FSM_onehot_flash_state[5]_i_3_n_1
    SLICE_X3Y109         LUT6 (Prop_lut6_I5_O)        0.105     9.415 f  u17/ext_ram_data_OBUFT[31]_inst_i_5/O
                         net (fo=2, routed)           0.352     9.767    u17/ext_ram_data_OBUFT[31]_inst_i_5_n_1
    SLICE_X1Y107         LUT6 (Prop_lut6_I2_O)        0.105     9.872 r  u17/ext_ram_data_OBUFT[31]_inst_i_3/O
                         net (fo=17, routed)          2.505    12.378    u17_n_53
    SLICE_X0Y53          FDRE                                         r  ext_ram_data_OBUFT[31]_inst_i_1_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           2.405    23.803    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I1_O)        0.084    23.887 r  n_0_1020_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.421    24.309    n_0_1020_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    24.386 r  n_0_1020_BUFG_inst/O
                         net (fo=368, routed)         1.347    25.732    n_0_1020_BUFG
    SLICE_X0Y53          FDRE                                         r  ext_ram_data_OBUFT[31]_inst_i_1_lopt_replica_5/C
                         clock pessimism              0.603    26.336    
                         clock uncertainty           -0.035    26.300    
    SLICE_X0Y53          FDRE (Setup_fdre_C_D)       -0.042    26.258    ext_ram_data_OBUFT[31]_inst_i_1_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         26.258    
                         arrival time                         -12.378    
  -------------------------------------------------------------------
                         slack                                 13.881    

Slack (MET) :             13.950ns  (required time - arrival time)
  Source:                 u17/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_ram_data_OBUFT[31]_inst_i_1_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_in rise@20.000ns - clk_in rise@0.000ns)
  Data Path Delay:        5.861ns  (logic 1.130ns (19.279%)  route 4.731ns (80.721%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.732ns = ( 25.732 - 20.000 ) 
    Source Clock Delay      (SCD):    6.430ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           2.871     4.336    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I1_O)        0.105     4.441 r  n_0_1020_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.467     4.908    n_0_1020_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.989 r  n_0_1020_BUFG_inst/O
                         net (fo=368, routed)         1.441     6.430    u17/CLK
    SLICE_X6Y104         FDRE                                         r  u17/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y104         FDRE (Prop_fdre_C_Q)         0.433     6.863 r  u17/cnt_reg[1]/Q
                         net (fo=3, routed)           0.792     7.655    u17/cnt_reg_n_1_[1]
    SLICE_X4Y106         LUT5 (Prop_lut5_I0_O)        0.115     7.770 r  u17/cnt[31]_i_11/O
                         net (fo=1, routed)           0.234     8.004    u17/cnt[31]_i_11_n_1
    SLICE_X4Y107         LUT5 (Prop_lut5_I0_O)        0.267     8.271 r  u17/cnt[31]_i_4/O
                         net (fo=2, routed)           0.240     8.512    u17/cnt[31]_i_4_n_1
    SLICE_X4Y108         LUT4 (Prop_lut4_I3_O)        0.105     8.617 r  u17/FSM_onehot_flash_state[5]_i_3/O
                         net (fo=2, routed)           0.694     9.310    u17/FSM_onehot_flash_state[5]_i_3_n_1
    SLICE_X3Y109         LUT6 (Prop_lut6_I5_O)        0.105     9.415 f  u17/ext_ram_data_OBUFT[31]_inst_i_5/O
                         net (fo=2, routed)           0.352     9.767    u17/ext_ram_data_OBUFT[31]_inst_i_5_n_1
    SLICE_X1Y107         LUT6 (Prop_lut6_I2_O)        0.105     9.872 r  u17/ext_ram_data_OBUFT[31]_inst_i_3/O
                         net (fo=17, routed)          2.419    12.291    u17_n_53
    SLICE_X1Y54          FDRE                                         r  ext_ram_data_OBUFT[31]_inst_i_1_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           2.405    23.803    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I1_O)        0.084    23.887 r  n_0_1020_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.421    24.309    n_0_1020_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    24.386 r  n_0_1020_BUFG_inst/O
                         net (fo=368, routed)         1.347    25.732    n_0_1020_BUFG
    SLICE_X1Y54          FDRE                                         r  ext_ram_data_OBUFT[31]_inst_i_1_lopt_replica/C
                         clock pessimism              0.603    26.336    
                         clock uncertainty           -0.035    26.300    
    SLICE_X1Y54          FDRE (Setup_fdre_C_D)       -0.059    26.241    ext_ram_data_OBUFT[31]_inst_i_1_lopt_replica
  -------------------------------------------------------------------
                         required time                         26.241    
                         arrival time                         -12.291    
  -------------------------------------------------------------------
                         slack                                 13.950    

Slack (MET) :             13.958ns  (required time - arrival time)
  Source:                 u17/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_ram_data_OBUFT[31]_inst_i_1_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_in rise@20.000ns - clk_in rise@0.000ns)
  Data Path Delay:        5.870ns  (logic 1.130ns (19.249%)  route 4.740ns (80.751%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.732ns = ( 25.732 - 20.000 ) 
    Source Clock Delay      (SCD):    6.430ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           2.871     4.336    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I1_O)        0.105     4.441 r  n_0_1020_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.467     4.908    n_0_1020_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.989 r  n_0_1020_BUFG_inst/O
                         net (fo=368, routed)         1.441     6.430    u17/CLK
    SLICE_X6Y104         FDRE                                         r  u17/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y104         FDRE (Prop_fdre_C_Q)         0.433     6.863 r  u17/cnt_reg[1]/Q
                         net (fo=3, routed)           0.792     7.655    u17/cnt_reg_n_1_[1]
    SLICE_X4Y106         LUT5 (Prop_lut5_I0_O)        0.115     7.770 r  u17/cnt[31]_i_11/O
                         net (fo=1, routed)           0.234     8.004    u17/cnt[31]_i_11_n_1
    SLICE_X4Y107         LUT5 (Prop_lut5_I0_O)        0.267     8.271 r  u17/cnt[31]_i_4/O
                         net (fo=2, routed)           0.240     8.512    u17/cnt[31]_i_4_n_1
    SLICE_X4Y108         LUT4 (Prop_lut4_I3_O)        0.105     8.617 r  u17/FSM_onehot_flash_state[5]_i_3/O
                         net (fo=2, routed)           0.694     9.310    u17/FSM_onehot_flash_state[5]_i_3_n_1
    SLICE_X3Y109         LUT6 (Prop_lut6_I5_O)        0.105     9.415 f  u17/ext_ram_data_OBUFT[31]_inst_i_5/O
                         net (fo=2, routed)           0.352     9.767    u17/ext_ram_data_OBUFT[31]_inst_i_5_n_1
    SLICE_X1Y107         LUT6 (Prop_lut6_I2_O)        0.105     9.872 r  u17/ext_ram_data_OBUFT[31]_inst_i_3/O
                         net (fo=17, routed)          2.428    12.301    u17_n_53
    SLICE_X0Y54          FDRE                                         r  ext_ram_data_OBUFT[31]_inst_i_1_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           2.405    23.803    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I1_O)        0.084    23.887 r  n_0_1020_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.421    24.309    n_0_1020_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    24.386 r  n_0_1020_BUFG_inst/O
                         net (fo=368, routed)         1.347    25.732    n_0_1020_BUFG
    SLICE_X0Y54          FDRE                                         r  ext_ram_data_OBUFT[31]_inst_i_1_lopt_replica_7/C
                         clock pessimism              0.603    26.336    
                         clock uncertainty           -0.035    26.300    
    SLICE_X0Y54          FDRE (Setup_fdre_C_D)       -0.042    26.258    ext_ram_data_OBUFT[31]_inst_i_1_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         26.258    
                         arrival time                         -12.301    
  -------------------------------------------------------------------
                         slack                                 13.958    

Slack (MET) :             13.961ns  (required time - arrival time)
  Source:                 u17/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_ram_data_OBUFT[31]_inst_i_1_lopt_replica_12/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_in rise@20.000ns - clk_in rise@0.000ns)
  Data Path Delay:        5.870ns  (logic 1.130ns (19.249%)  route 4.740ns (80.751%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.732ns = ( 25.732 - 20.000 ) 
    Source Clock Delay      (SCD):    6.430ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           2.871     4.336    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I1_O)        0.105     4.441 r  n_0_1020_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.467     4.908    n_0_1020_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.989 r  n_0_1020_BUFG_inst/O
                         net (fo=368, routed)         1.441     6.430    u17/CLK
    SLICE_X6Y104         FDRE                                         r  u17/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y104         FDRE (Prop_fdre_C_Q)         0.433     6.863 r  u17/cnt_reg[1]/Q
                         net (fo=3, routed)           0.792     7.655    u17/cnt_reg_n_1_[1]
    SLICE_X4Y106         LUT5 (Prop_lut5_I0_O)        0.115     7.770 r  u17/cnt[31]_i_11/O
                         net (fo=1, routed)           0.234     8.004    u17/cnt[31]_i_11_n_1
    SLICE_X4Y107         LUT5 (Prop_lut5_I0_O)        0.267     8.271 r  u17/cnt[31]_i_4/O
                         net (fo=2, routed)           0.240     8.512    u17/cnt[31]_i_4_n_1
    SLICE_X4Y108         LUT4 (Prop_lut4_I3_O)        0.105     8.617 r  u17/FSM_onehot_flash_state[5]_i_3/O
                         net (fo=2, routed)           0.694     9.310    u17/FSM_onehot_flash_state[5]_i_3_n_1
    SLICE_X3Y109         LUT6 (Prop_lut6_I5_O)        0.105     9.415 f  u17/ext_ram_data_OBUFT[31]_inst_i_5/O
                         net (fo=2, routed)           0.352     9.767    u17/ext_ram_data_OBUFT[31]_inst_i_5_n_1
    SLICE_X1Y107         LUT6 (Prop_lut6_I2_O)        0.105     9.872 r  u17/ext_ram_data_OBUFT[31]_inst_i_3/O
                         net (fo=17, routed)          2.428    12.301    u17_n_53
    SLICE_X1Y54          FDRE                                         r  ext_ram_data_OBUFT[31]_inst_i_1_lopt_replica_12/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           2.405    23.803    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I1_O)        0.084    23.887 r  n_0_1020_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.421    24.309    n_0_1020_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    24.386 r  n_0_1020_BUFG_inst/O
                         net (fo=368, routed)         1.347    25.732    n_0_1020_BUFG
    SLICE_X1Y54          FDRE                                         r  ext_ram_data_OBUFT[31]_inst_i_1_lopt_replica_12/C
                         clock pessimism              0.603    26.336    
                         clock uncertainty           -0.035    26.300    
    SLICE_X1Y54          FDRE (Setup_fdre_C_D)       -0.039    26.261    ext_ram_data_OBUFT[31]_inst_i_1_lopt_replica_12
  -------------------------------------------------------------------
                         required time                         26.261    
                         arrival time                         -12.301    
  -------------------------------------------------------------------
                         slack                                 13.961    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 u17/FSM_onehot_flash_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u17/flash_we_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.081%)  route 0.130ns (47.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.325ns
    Source Clock Delay      (SCD):    2.571ns
    Clock Pessimism Removal (CPR):    0.718ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.395     1.696    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I1_O)        0.045     1.741 r  n_0_1020_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.205     1.946    n_0_1020_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.972 r  n_0_1020_BUFG_inst/O
                         net (fo=368, routed)         0.599     2.571    u17/CLK
    SLICE_X3Y107         FDCE                                         r  u17/FSM_onehot_flash_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDCE (Prop_fdce_C_Q)         0.141     2.712 r  u17/FSM_onehot_flash_state_reg[2]/Q
                         net (fo=3, routed)           0.130     2.842    u17/FSM_onehot_flash_state_reg_n_1_[2]
    SLICE_X4Y107         FDRE                                         r  u17/flash_we_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.653     2.142    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I1_O)        0.056     2.198 r  n_0_1020_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.229     2.428    n_0_1020_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.457 r  n_0_1020_BUFG_inst/O
                         net (fo=368, routed)         0.868     3.325    u17/CLK
    SLICE_X4Y107         FDRE                                         r  u17/flash_we_reg/C
                         clock pessimism             -0.718     2.607    
    SLICE_X4Y107         FDRE (Hold_fdre_C_D)         0.070     2.677    u17/flash_we_reg
  -------------------------------------------------------------------
                         required time                         -2.677    
                         arrival time                           2.842    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 u17/current_addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u17/flash_addr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.349%)  route 0.134ns (48.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.319ns
    Source Clock Delay      (SCD):    2.565ns
    Clock Pessimism Removal (CPR):    0.741ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.395     1.696    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I1_O)        0.045     1.741 r  n_0_1020_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.205     1.946    n_0_1020_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.972 r  n_0_1020_BUFG_inst/O
                         net (fo=368, routed)         0.593     2.565    u17/CLK
    SLICE_X0Y118         FDCE                                         r  u17/current_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDCE (Prop_fdce_C_Q)         0.141     2.706 r  u17/current_addr_reg[3]/Q
                         net (fo=4, routed)           0.134     2.840    u17/current_addr_reg[3]
    SLICE_X1Y119         FDCE                                         r  u17/flash_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.653     2.142    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I1_O)        0.056     2.198 r  n_0_1020_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.229     2.428    n_0_1020_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.457 r  n_0_1020_BUFG_inst/O
                         net (fo=368, routed)         0.862     3.319    u17/CLK
    SLICE_X1Y119         FDCE                                         r  u17/flash_addr_reg[4]/C
                         clock pessimism             -0.741     2.578    
    SLICE_X1Y119         FDCE (Hold_fdce_C_D)         0.072     2.650    u17/flash_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.650    
                         arrival time                           2.840    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 u17/current_addr_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u17/flash_addr_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.808%)  route 0.137ns (49.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.316ns
    Source Clock Delay      (SCD):    2.562ns
    Clock Pessimism Removal (CPR):    0.741ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.395     1.696    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I1_O)        0.045     1.741 r  n_0_1020_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.205     1.946    n_0_1020_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.972 r  n_0_1020_BUFG_inst/O
                         net (fo=368, routed)         0.590     2.562    u17/CLK
    SLICE_X0Y121         FDCE                                         r  u17/current_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDCE (Prop_fdce_C_Q)         0.141     2.703 r  u17/current_addr_reg[14]/Q
                         net (fo=4, routed)           0.137     2.839    u17/current_addr_reg[14]
    SLICE_X0Y122         FDCE                                         r  u17/flash_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.653     2.142    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I1_O)        0.056     2.198 r  n_0_1020_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.229     2.428    n_0_1020_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.457 r  n_0_1020_BUFG_inst/O
                         net (fo=368, routed)         0.859     3.316    u17/CLK
    SLICE_X0Y122         FDCE                                         r  u17/flash_addr_reg[15]/C
                         clock pessimism             -0.741     2.575    
    SLICE_X0Y122         FDCE (Hold_fdce_C_D)         0.070     2.645    u17/flash_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.645    
                         arrival time                           2.839    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 u17/current_addr_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u17/flash_addr_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.378%)  route 0.139ns (49.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.316ns
    Source Clock Delay      (SCD):    2.562ns
    Clock Pessimism Removal (CPR):    0.741ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.395     1.696    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I1_O)        0.045     1.741 r  n_0_1020_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.205     1.946    n_0_1020_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.972 r  n_0_1020_BUFG_inst/O
                         net (fo=368, routed)         0.590     2.562    u17/CLK
    SLICE_X0Y121         FDCE                                         r  u17/current_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDCE (Prop_fdce_C_Q)         0.141     2.703 r  u17/current_addr_reg[15]/Q
                         net (fo=4, routed)           0.139     2.842    u17/current_addr_reg[15]
    SLICE_X0Y122         FDCE                                         r  u17/flash_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.653     2.142    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I1_O)        0.056     2.198 r  n_0_1020_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.229     2.428    n_0_1020_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.457 r  n_0_1020_BUFG_inst/O
                         net (fo=368, routed)         0.859     3.316    u17/CLK
    SLICE_X0Y122         FDCE                                         r  u17/flash_addr_reg[16]/C
                         clock pessimism             -0.741     2.575    
    SLICE_X0Y122         FDCE (Hold_fdce_C_D)         0.072     2.647    u17/flash_addr_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.647    
                         arrival time                           2.842    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 u17/current_addr_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u17/flash_addr_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.399%)  route 0.139ns (49.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.318ns
    Source Clock Delay      (SCD):    2.563ns
    Clock Pessimism Removal (CPR):    0.742ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.395     1.696    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I1_O)        0.045     1.741 r  n_0_1020_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.205     1.946    n_0_1020_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.972 r  n_0_1020_BUFG_inst/O
                         net (fo=368, routed)         0.591     2.563    u17/CLK
    SLICE_X0Y120         FDCE                                         r  u17/current_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDCE (Prop_fdce_C_Q)         0.141     2.704 r  u17/current_addr_reg[11]/Q
                         net (fo=4, routed)           0.139     2.843    u17/current_addr_reg[11]
    SLICE_X1Y120         FDCE                                         r  u17/flash_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.653     2.142    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I1_O)        0.056     2.198 r  n_0_1020_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.229     2.428    n_0_1020_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.457 r  n_0_1020_BUFG_inst/O
                         net (fo=368, routed)         0.861     3.318    u17/CLK
    SLICE_X1Y120         FDCE                                         r  u17/flash_addr_reg[12]/C
                         clock pessimism             -0.742     2.576    
    SLICE_X1Y120         FDCE (Hold_fdce_C_D)         0.070     2.646    u17/flash_addr_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.646    
                         arrival time                           2.843    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 u17/current_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u17/flash_addr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.020%)  route 0.135ns (48.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.319ns
    Source Clock Delay      (SCD):    2.565ns
    Clock Pessimism Removal (CPR):    0.741ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.395     1.696    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I1_O)        0.045     1.741 r  n_0_1020_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.205     1.946    n_0_1020_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.972 r  n_0_1020_BUFG_inst/O
                         net (fo=368, routed)         0.593     2.565    u17/CLK
    SLICE_X0Y118         FDCE                                         r  u17/current_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDCE (Prop_fdce_C_Q)         0.141     2.706 r  u17/current_addr_reg[1]/Q
                         net (fo=4, routed)           0.135     2.841    u17/current_addr_reg[1]
    SLICE_X1Y119         FDCE                                         r  u17/flash_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.653     2.142    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I1_O)        0.056     2.198 r  n_0_1020_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.229     2.428    n_0_1020_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.457 r  n_0_1020_BUFG_inst/O
                         net (fo=368, routed)         0.862     3.319    u17/CLK
    SLICE_X1Y119         FDCE                                         r  u17/flash_addr_reg[2]/C
                         clock pessimism             -0.741     2.578    
    SLICE_X1Y119         FDCE (Hold_fdce_C_D)         0.066     2.644    u17/flash_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.644    
                         arrival time                           2.841    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 u17/current_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u17/flash_addr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.644%)  route 0.143ns (50.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.319ns
    Source Clock Delay      (SCD):    2.565ns
    Clock Pessimism Removal (CPR):    0.741ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.395     1.696    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I1_O)        0.045     1.741 r  n_0_1020_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.205     1.946    n_0_1020_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.972 r  n_0_1020_BUFG_inst/O
                         net (fo=368, routed)         0.593     2.565    u17/CLK
    SLICE_X0Y118         FDCE                                         r  u17/current_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDCE (Prop_fdce_C_Q)         0.141     2.706 r  u17/current_addr_reg[2]/Q
                         net (fo=4, routed)           0.143     2.849    u17/current_addr_reg[2]
    SLICE_X1Y119         FDCE                                         r  u17/flash_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.653     2.142    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I1_O)        0.056     2.198 r  n_0_1020_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.229     2.428    n_0_1020_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.457 r  n_0_1020_BUFG_inst/O
                         net (fo=368, routed)         0.862     3.319    u17/CLK
    SLICE_X1Y119         FDCE                                         r  u17/flash_addr_reg[3]/C
                         clock pessimism             -0.741     2.578    
    SLICE_X1Y119         FDCE (Hold_fdce_C_D)         0.070     2.648    u17/flash_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.648    
                         arrival time                           2.849    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 u17/current_addr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u17/flash_addr_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.687%)  route 0.149ns (51.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.318ns
    Source Clock Delay      (SCD):    2.563ns
    Clock Pessimism Removal (CPR):    0.742ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.395     1.696    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I1_O)        0.045     1.741 r  n_0_1020_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.205     1.946    n_0_1020_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.972 r  n_0_1020_BUFG_inst/O
                         net (fo=368, routed)         0.591     2.563    u17/CLK
    SLICE_X0Y120         FDCE                                         r  u17/current_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDCE (Prop_fdce_C_Q)         0.141     2.704 r  u17/current_addr_reg[10]/Q
                         net (fo=4, routed)           0.149     2.853    u17/current_addr_reg[10]
    SLICE_X1Y120         FDCE                                         r  u17/flash_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.653     2.142    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I1_O)        0.056     2.198 r  n_0_1020_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.229     2.428    n_0_1020_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.457 r  n_0_1020_BUFG_inst/O
                         net (fo=368, routed)         0.861     3.318    u17/CLK
    SLICE_X1Y120         FDCE                                         r  u17/flash_addr_reg[11]/C
                         clock pessimism             -0.742     2.576    
    SLICE_X1Y120         FDCE (Hold_fdce_C_D)         0.066     2.642    u17/flash_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.642    
                         arrival time                           2.853    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 u17/current_addr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u17/flash_addr_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.120%)  route 0.158ns (52.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.318ns
    Source Clock Delay      (SCD):    2.563ns
    Clock Pessimism Removal (CPR):    0.742ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.395     1.696    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I1_O)        0.045     1.741 r  n_0_1020_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.205     1.946    n_0_1020_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.972 r  n_0_1020_BUFG_inst/O
                         net (fo=368, routed)         0.591     2.563    u17/CLK
    SLICE_X0Y120         FDCE                                         r  u17/current_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDCE (Prop_fdce_C_Q)         0.141     2.704 r  u17/current_addr_reg[9]/Q
                         net (fo=5, routed)           0.158     2.862    u17/current_addr_reg[9]
    SLICE_X1Y120         FDCE                                         r  u17/flash_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.653     2.142    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I1_O)        0.056     2.198 r  n_0_1020_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.229     2.428    n_0_1020_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.457 r  n_0_1020_BUFG_inst/O
                         net (fo=368, routed)         0.861     3.318    u17/CLK
    SLICE_X1Y120         FDCE                                         r  u17/flash_addr_reg[10]/C
                         clock pessimism             -0.742     2.576    
    SLICE_X1Y120         FDCE (Hold_fdce_C_D)         0.059     2.635    u17/flash_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.635    
                         arrival time                           2.862    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 u17/FSM_onehot_flash_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u17/FSM_onehot_flash_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.962%)  route 0.166ns (54.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.328ns
    Source Clock Delay      (SCD):    2.571ns
    Clock Pessimism Removal (CPR):    0.757ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.395     1.696    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I1_O)        0.045     1.741 r  n_0_1020_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.205     1.946    n_0_1020_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.972 r  n_0_1020_BUFG_inst/O
                         net (fo=368, routed)         0.599     2.571    u17/CLK
    SLICE_X3Y107         FDCE                                         r  u17/FSM_onehot_flash_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDCE (Prop_fdce_C_Q)         0.141     2.712 r  u17/FSM_onehot_flash_state_reg[3]/Q
                         net (fo=4, routed)           0.166     2.878    u17/FSM_onehot_flash_state_reg_n_1_[3]
    SLICE_X3Y107         FDCE                                         r  u17/FSM_onehot_flash_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_in_IBUF_inst/O
                         net (fo=2, routed)           1.653     2.142    clk_in_IBUF
    SLICE_X52Y96         LUT4 (Prop_lut4_I1_O)        0.056     2.198 r  n_0_1020_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.229     2.428    n_0_1020_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.457 r  n_0_1020_BUFG_inst/O
                         net (fo=368, routed)         0.871     3.328    u17/CLK
    SLICE_X3Y107         FDCE                                         r  u17/FSM_onehot_flash_state_reg[4]/C
                         clock pessimism             -0.757     2.571    
    SLICE_X3Y107         FDCE (Hold_fdce_C_D)         0.075     2.646    u17/FSM_onehot_flash_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.646    
                         arrival time                           2.878    
  -------------------------------------------------------------------
                         slack                                  0.232    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y1  n_0_1020_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X6Y105   u17/cnt_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X6Y105   u17/cnt_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X6Y106   u17/cnt_reg[9]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X0Y118   u17/current_addr_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X0Y120   u17/current_addr_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X0Y120   u17/current_addr_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X0Y121   u17/current_addr_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X1Y116   u17/ram2_addr_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X0Y114   u17/ram2_addr_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y118   u17/current_addr_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y120   u17/current_addr_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y120   u17/current_addr_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y121   u17/current_addr_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y114   u17/ram2_addr_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y114   u17/ram2_addr_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y114   u17/ram2_addr_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y114   u17/ram2_addr_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y114   u17/ram2_addr_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y114   u17/ram2_addr_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y118   u17/current_addr_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y120   u17/current_addr_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y120   u17/current_addr_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y121   u17/current_addr_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y116   u17/ram2_addr_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y114   u17/ram2_addr_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y114   u17/ram2_addr_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y116   u17/ram2_addr_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y117   u17/ram2_addr_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y114   u17/ram2_addr_reg[7]/C



