$date
	Thu Oct 22 12:54:52 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module adder_test $end
$var wire 8 ! s [7:0] $end
$var wire 1 " co $end
$var reg 8 # a [7:0] $end
$var reg 8 $ b [7:0] $end
$var reg 1 % mode $end
$scope module adder $end
$var wire 8 & A [7:0] $end
$var wire 8 ' B [7:0] $end
$var wire 8 ( BX [7:0] $end
$var wire 1 % P $end
$var wire 1 ) U6_CO $end
$var wire 1 * U5_CO $end
$var wire 1 + U4_CO $end
$var wire 1 , U3_CO $end
$var wire 1 - U2_CO $end
$var wire 1 . U1_CO $end
$var wire 1 / U0_CO $end
$var wire 8 0 S [7:0] $end
$var wire 1 " CO $end
$scope module U0 $end
$var wire 1 1 A $end
$var wire 1 2 B $end
$var wire 1 % CI $end
$var wire 1 / CO $end
$var wire 1 3 U2_CO $end
$var wire 1 4 U1_S $end
$var wire 1 5 U1_CO $end
$var wire 1 6 S $end
$scope module U1 $end
$var wire 1 1 A $end
$var wire 1 2 B $end
$var wire 1 5 CO $end
$var wire 1 4 S $end
$upscope $end
$scope module U2 $end
$var wire 1 4 A $end
$var wire 1 % B $end
$var wire 1 3 CO $end
$var wire 1 6 S $end
$upscope $end
$upscope $end
$scope module U1 $end
$var wire 1 7 A $end
$var wire 1 8 B $end
$var wire 1 / CI $end
$var wire 1 . CO $end
$var wire 1 9 U2_CO $end
$var wire 1 : U1_S $end
$var wire 1 ; U1_CO $end
$var wire 1 < S $end
$scope module U1 $end
$var wire 1 7 A $end
$var wire 1 8 B $end
$var wire 1 ; CO $end
$var wire 1 : S $end
$upscope $end
$scope module U2 $end
$var wire 1 : A $end
$var wire 1 / B $end
$var wire 1 9 CO $end
$var wire 1 < S $end
$upscope $end
$upscope $end
$scope module U2 $end
$var wire 1 = A $end
$var wire 1 > B $end
$var wire 1 . CI $end
$var wire 1 - CO $end
$var wire 1 ? U2_CO $end
$var wire 1 @ U1_S $end
$var wire 1 A U1_CO $end
$var wire 1 B S $end
$scope module U1 $end
$var wire 1 = A $end
$var wire 1 > B $end
$var wire 1 A CO $end
$var wire 1 @ S $end
$upscope $end
$scope module U2 $end
$var wire 1 @ A $end
$var wire 1 . B $end
$var wire 1 ? CO $end
$var wire 1 B S $end
$upscope $end
$upscope $end
$scope module U3 $end
$var wire 1 C A $end
$var wire 1 D B $end
$var wire 1 - CI $end
$var wire 1 , CO $end
$var wire 1 E U2_CO $end
$var wire 1 F U1_S $end
$var wire 1 G U1_CO $end
$var wire 1 H S $end
$scope module U1 $end
$var wire 1 C A $end
$var wire 1 D B $end
$var wire 1 G CO $end
$var wire 1 F S $end
$upscope $end
$scope module U2 $end
$var wire 1 F A $end
$var wire 1 - B $end
$var wire 1 E CO $end
$var wire 1 H S $end
$upscope $end
$upscope $end
$scope module U4 $end
$var wire 1 I A $end
$var wire 1 J B $end
$var wire 1 , CI $end
$var wire 1 + CO $end
$var wire 1 K U2_CO $end
$var wire 1 L U1_S $end
$var wire 1 M U1_CO $end
$var wire 1 N S $end
$scope module U1 $end
$var wire 1 I A $end
$var wire 1 J B $end
$var wire 1 M CO $end
$var wire 1 L S $end
$upscope $end
$scope module U2 $end
$var wire 1 L A $end
$var wire 1 , B $end
$var wire 1 K CO $end
$var wire 1 N S $end
$upscope $end
$upscope $end
$scope module U5 $end
$var wire 1 O A $end
$var wire 1 P B $end
$var wire 1 + CI $end
$var wire 1 * CO $end
$var wire 1 Q U2_CO $end
$var wire 1 R U1_S $end
$var wire 1 S U1_CO $end
$var wire 1 T S $end
$scope module U1 $end
$var wire 1 O A $end
$var wire 1 P B $end
$var wire 1 S CO $end
$var wire 1 R S $end
$upscope $end
$scope module U2 $end
$var wire 1 R A $end
$var wire 1 + B $end
$var wire 1 Q CO $end
$var wire 1 T S $end
$upscope $end
$upscope $end
$scope module U6 $end
$var wire 1 U A $end
$var wire 1 V B $end
$var wire 1 * CI $end
$var wire 1 ) CO $end
$var wire 1 W U2_CO $end
$var wire 1 X U1_S $end
$var wire 1 Y U1_CO $end
$var wire 1 Z S $end
$scope module U1 $end
$var wire 1 U A $end
$var wire 1 V B $end
$var wire 1 Y CO $end
$var wire 1 X S $end
$upscope $end
$scope module U2 $end
$var wire 1 X A $end
$var wire 1 * B $end
$var wire 1 W CO $end
$var wire 1 Z S $end
$upscope $end
$upscope $end
$scope module U7 $end
$var wire 1 [ A $end
$var wire 1 \ B $end
$var wire 1 ) CI $end
$var wire 1 " CO $end
$var wire 1 ] U2_CO $end
$var wire 1 ^ U1_S $end
$var wire 1 _ U1_CO $end
$var wire 1 ` S $end
$scope module U1 $end
$var wire 1 [ A $end
$var wire 1 \ B $end
$var wire 1 _ CO $end
$var wire 1 ^ S $end
$upscope $end
$scope module U2 $end
$var wire 1 ^ A $end
$var wire 1 ) B $end
$var wire 1 ] CO $end
$var wire 1 ` S $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0`
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
0R
0Q
0P
0O
0N
0M
0L
0K
0J
0I
0H
0G
0F
0E
0D
0C
0B
0A
0@
0?
0>
0=
1<
0;
0:
09
08
07
06
15
04
03
12
11
b10 0
1/
0.
0-
0,
0+
0*
0)
b1 (
b1 '
b1 &
0%
b1 $
b1 #
0"
b10 !
$end
#10
16
1H
1)
0Z
14
1W
0B
0N
1T
b10101011 !
b10101011 0
1`
0/
1:
1-
1+
1*
1X
1"
05
1A
1M
1S
1_
0@
0L
0R
0^
02
18
1>
1J
1P
1V
1\
b11110110 (
1=
1I
1O
1[
b11110110 $
b11110110 '
b10110101 #
b10110101 &
#20
0Z
1T
0Q
1H
0K
0,
0E
1`
1N
0?
0)
0]
1B
04
1@
1L
1R
0W
1^
1<
0:
0-
1F
0+
0*
0X
0"
0.
15
0A
0M
0S
0_
b10111111 !
b10111111 0
16
09
12
08
0>
1D
0J
0P
0V
0\
1/
b1001 (
03
1%
#30
0`
1"
0B
0N
1]
1)
0Z
14
0@
0L
0R
1W
0/
1:
1-
0F
1+
1*
1X
05
1A
1M
1S
b101011 !
b101011 0
16
02
18
1>
0D
1J
1P
1V
b1110110 (
0%
b1110110 $
b1110110 '
#40
0Z
1T
0Q
1H
0K
0,
0E
1N
0?
0)
0]
1B
04
1@
1L
1R
0W
0^
1<
0:
0-
1F
0+
0*
0X
0.
15
0A
0M
0S
1_
b111111 !
b111111 0
16
09
12
08
0>
1D
0J
0P
0V
1\
1/
b10001001 (
03
1%
#50
1`
1)
0T
1W
1*
0N
1Q
1+
0H
1K
1,
0B
1E
1-
0<
1?
1.
06
19
13
b10000000 !
b10000000 0
0Z
14
1/
1:
1X
05
02
18
1V
b11001010 (
b110101 $
b110101 '
#60
