<Externals>
<cr namespace="std" access="none" depth="1" kind="struct" name="char_traits" id="dc6a030260fdce02a4552ddbd0ff2ec9_bf3447e13ccfc57e5fa847f5d78e7639" file="4" linestart="260" lineend="263">
<base access="public">
<tss>
<templatebase id="dc6a030260fdce02a4552ddbd0ff2ec9_0e14667e7fa909cae787013e4a665cda"/>
<template_arguments>
<ttp/>
<bt name="long"/>
</template_arguments>
</tss>
</base>
</cr>
<cts Spec="&lt;char&gt;" namespace="std" access="none" depth="0" pod="true" kind="struct" name="char_traits" id="dc6a030260fdce02a4552ddbd0ff2ec9_76e43d9fa50c2ce16dafa9452550a098" file="4" linestart="504" lineend="607"/>
<tm namespace="std" access="none" kind="class" name="allocator" id="dc6a030260fdce02a4552ddbd0ff2ec9_07566aa809aee0bdf1c0fac16e19fa85" file="4" linestart="610" lineend="611">
<template_parameters>
<ttp name="_Ty" id="dc6a030260fdce02a4552ddbd0ff2ec9_5dabb8add95e1f50264087371ebe1436" depth="" index="" proto="type-parameter-0-0"/>
</template_parameters>
<cr namespace="std" access="none" kind="class" name="allocator" id="dc6a030260fdce02a4552ddbd0ff2ec9_07566aa809aee0bdf1c0fac16e19fa85" file="4" linestart="611" lineend="611"/>
</tm>
<cr namespace="std" access="none" depth="1" kind="class" name="allocator" id="e709ea4c3e9ceb4cc0600c1bf8d29ceb_07566aa809aee0bdf1c0fac16e19fa85" file="5" linestart="507" lineend="614" previous="dc6a030260fdce02a4552ddbd0ff2ec9_07566aa809aee0bdf1c0fac16e19fa85">
<base access="public">
<tss>
<templatebase id="e709ea4c3e9ceb4cc0600c1bf8d29ceb_88cdcaf24b75beed0de34443253840d2"/>
<template_arguments>
<ttp/>
</template_arguments>
</tss>
</base>
<tm parent="e709ea4c3e9ceb4cc0600c1bf8d29ceb_07566aa809aee0bdf1c0fac16e19fa85" access="none" depth="0" pod="true" kind="struct" name="rebind" id="e709ea4c3e9ceb4cc0600c1bf8d29ceb_38c2be5a786a253bb82af3c54854f921" file="5" linestart="536" lineend="540">
<template_parameters>
<ttp name="_Other" id="e709ea4c3e9ceb4cc0600c1bf8d29ceb_5cb4d687f09ee7cb5b3575605cef20a8" depth="" index="" proto="type-parameter-1-0"/>
</template_parameters>
</tm>
</cr>
<tm namespace="std" access="none" depth="3" kind="class" name="basic_string" id="f2e96efeaba09e7d8921632d675962d4_6ecc822215ca97386606c5e8e95c56fb" file="6" linestart="689" lineend="2297" previous="f2e96efeaba09e7d8921632d675962d4_6ecc822215ca97386606c5e8e95c56fb">
<template_parameters>
<ttp name="_Elem" id="f2e96efeaba09e7d8921632d675962d4_97d2655bc427b0bca0bf3fd72608091f" depth="" index="" proto="type-parameter-0-0"/>
<ttp name="_Traits" id="f2e96efeaba09e7d8921632d675962d4_88cafbb8af4cbe00477f4d0dc5b6f62c" depth="" index="" proto="type-parameter-0-1"/>
<ttp name="_Alloc" id="f2e96efeaba09e7d8921632d675962d4_636b2981289c18feee5282669fe62e0a" depth="" index="" proto="type-parameter-0-2"/>
</template_parameters>
<cr namespace="std" access="none" depth="3" kind="class" name="basic_string" id="f2e96efeaba09e7d8921632d675962d4_6ecc822215ca97386606c5e8e95c56fb" file="6" linestart="692" lineend="2297" previous="f2e96efeaba09e7d8921632d675962d4_6ecc822215ca97386606c5e8e95c56fb">
<base access="public">
<tss>
<templatebase id="f2e96efeaba09e7d8921632d675962d4_fd6b90577893febf1782c3472e44b788"/>
<template_arguments>
<tss>
<templatebase id="f2e96efeaba09e7d8921632d675962d4_15e8cc19f33496752ccbe61f65b7379c"/>
<template_arguments>
<ttp/>
<ttp/>
</template_arguments>
</tss>
</template_arguments>
</tss>
</base>
<cr access="public" kind="class" name="basic_string" id="f2e96efeaba09e7d8921632d675962d4_7808f3d3e2ddb7f603f560a243578200" file="6" linestart="692" lineend="692"/>
<c name="basic_string&lt;_Elem, _Traits, _Ax&gt;" id="f2e96efeaba09e7d8921632d675962d4_27c29e5ae4008e8e02d1117a50805d4f" file="6" linestart="778" lineend="783" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="_Ptr" proto="const _Elem *" isPtr="true" access2="none">
<pt>
<QualType const="true">
<ttp/>
</QualType>
</pt>
</p>
</c>
<c name="basic_string&lt;_Elem, _Traits, _Ax&gt;" id="f2e96efeaba09e7d8921632d675962d4_e3eb16c4c3462a2d9004e988dec04a31" file="6" linestart="885" lineend="890" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
<exception_specifiers nothrow="true"/>
</fpt>
<p name="_Right" proto="_Myt &amp;&amp;" isRef="true" access2="none">
<rrf>
<Tdef>
<tss>
<templatebase id="f2e96efeaba09e7d8921632d675962d4_6ecc822215ca97386606c5e8e95c56fb"/>
<template_arguments>
<ttp/>
<ttp/>
<ttp/>
</template_arguments>
</tss>
</Tdef>
</rrf>
</p>
</c>
<m name="operator+=" id="f2e96efeaba09e7d8921632d675962d4_a8612e84f1c574dc3478dc0e33820781" file="6" linestart="1027" lineend="1030" operator="true" access="public" hasbody="true" isdef="true">
<fpt proto="_Myt &amp;">
<lrf>
<Tdef>
<tss>
<templatebase id="f2e96efeaba09e7d8921632d675962d4_6ecc822215ca97386606c5e8e95c56fb"/>
<template_arguments>
<ttp/>
<ttp/>
<ttp/>
</template_arguments>
</tss>
</Tdef>
</lrf>
</fpt>
<p name="_Ptr" proto="const _Elem *" isPtr="true" access2="none">
<pt>
<QualType const="true">
<ttp/>
</QualType>
</pt>
</p>
</m>
</cr>
</tm>
<cr namespace="llvm.legacy" access="none" depth="0" kind="class" name="PassManagerBase" id="47f45c74fda581cc11058904bf51608f_f6085c1ea0cb98e4e5251dd6d8aa0ae8" file="7" linestart="36" lineend="45" previous="e9864f37b507319dbba5c806f7b7d57d_f6085c1ea0cb98e4e5251dd6d8aa0ae8">
<m name="add" id="47f45c74fda581cc11058904bf51608f_53735b096965812257ba58ae4df52300" file="7" linestart="44" lineend="44" pure="true" virtual="true" access="public">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="P" proto="llvm::Pass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="869eb5281cbe4bbe9c04eddc6bf80c98_259a7cd3a2e5188f6e09108505b16cec"/>
</rt>
</pt>
</p>
</m>
</cr>
<tm namespace="std" access="none" kind="struct" name="default_delete" id="32ee2f37450bb59c9285f016557f98ab_604f1078b743f975a1b18033e3721fd8" file="8" linestart="25" lineend="26">
<template_parameters>
<ttp name="_Ty" id="32ee2f37450bb59c9285f016557f98ab_5f9dc35a9fa1766148077a9dfd420633" depth="" index="" proto="type-parameter-0-0"/>
</template_parameters>
<cr namespace="std" access="none" kind="struct" name="default_delete" id="32ee2f37450bb59c9285f016557f98ab_604f1078b743f975a1b18033e3721fd8" file="8" linestart="26" lineend="26"/>
</tm>
<tm namespace="std" access="none" depth="1" kind="class" name="unique_ptr" id="32ee2f37450bb59c9285f016557f98ab_1e604289ea34d6bd69454849772d0a37" file="8" linestart="1325" lineend="1488" previous="32ee2f37450bb59c9285f016557f98ab_1e604289ea34d6bd69454849772d0a37">
<template_parameters>
<ttp name="_Ty" id="32ee2f37450bb59c9285f016557f98ab_17c4d5c2ffb1b98c7d8e43e75330cc2e" depth="" index="" proto="type-parameter-0-0"/>
<ttp name="_Dx" id="32ee2f37450bb59c9285f016557f98ab_933c62f2775e1cff0e59e331a5cc62e8" depth="" index="" proto="type-parameter-0-1"/>
</template_parameters>
<cr namespace="std" access="none" depth="1" kind="class" name="unique_ptr" id="32ee2f37450bb59c9285f016557f98ab_1e604289ea34d6bd69454849772d0a37" file="8" linestart="1327" lineend="1488" previous="32ee2f37450bb59c9285f016557f98ab_1e604289ea34d6bd69454849772d0a37">
<base access="private">
<tss>
<templatebase id="32ee2f37450bb59c9285f016557f98ab_45cbe9bceefc5bcae1adaf215e120fc6"/>
<template_arguments>
<ttp/>
<ttp/>
</template_arguments>
</tss>
</base>
<cr access="public" kind="class" name="unique_ptr" id="32ee2f37450bb59c9285f016557f98ab_6059aea4db0889cf48a52425f1982dfc" file="8" linestart="1327" lineend="1327"/>
<c name="unique_ptr&lt;_Ty, _Dx&gt;" id="32ee2f37450bb59c9285f016557f98ab_a3963fd2b54345f7833a0c87afbef192" file="8" linestart="1385" lineend="1389" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
<exception_specifiers nothrow="true"/>
</fpt>
<p name="_Right" proto="unique_ptr&lt;_Ty, _Dx&gt; &amp;&amp;" isRef="true" access2="none">
<rrf>
<InjectedClassName>
<cr id="32ee2f37450bb59c9285f016557f98ab_1e604289ea34d6bd69454849772d0a37"/>
</InjectedClassName>
</rrf>
</p>
</c>
<ft name="unique_ptr&lt;_Ty, _Dx&gt;" id="32ee2f37450bb59c9285f016557f98ab_9e201e980557dc64dc1d777633f6f0ed" file="8" linestart="1391" lineend="1404">
<template_parameters>
<ttp name="_Ty2" id="32ee2f37450bb59c9285f016557f98ab_7804c19271a3a42fbc2f6791f04b1c64" depth="" index="" proto="type-parameter-1-0"/>
<ttp name="_Dx2" id="32ee2f37450bb59c9285f016557f98ab_019c310003dddb8a16dabd78ed5e68f6" depth="" index="" proto="type-parameter-1-1"/>
<ttp name="" id="32ee2f37450bb59c9285f016557f98ab_7de055e13e54972f860d3092c0bf2b27" depth="" index="" proto="type-parameter-1-2">
<DependentName/>
</ttp>
</template_parameters>
<c name="unique_ptr&lt;_Ty, _Dx&gt;" id="32ee2f37450bb59c9285f016557f98ab_a3963fd2b54345f7833a0c87afbef192" file="8" linestart="1400" lineend="1404" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
<exception_specifiers nothrow="true"/>
</fpt>
<p name="_Right" proto="unique_ptr&lt;_Ty2, _Dx2&gt; &amp;&amp;" isRef="true" access2="none">
<rrf>
<tss>
<templatebase id="32ee2f37450bb59c9285f016557f98ab_1e604289ea34d6bd69454849772d0a37"/>
<template_arguments>
<ttp/>
<ttp/>
</template_arguments>
</tss>
</rrf>
</p>
</c>
</ft>
<m name="get" id="32ee2f37450bb59c9285f016557f98ab_1c72fda99247adbfd5591f41bf331f01" file="8" linestart="1461" lineend="1464" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="pointer">
<Tdef>
<DependentName/>
</Tdef>
<exception_specifiers nothrow="true"/>
</fpt>
</m>
<m name="reset" id="32ee2f37450bb59c9285f016557f98ab_799ec52093d920cfe58e97e61ff65978" file="8" linestart="1478" lineend="1484" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
<exception_specifiers nothrow="true"/>
</fpt>
<p name="_Ptr" proto="pointer" init="true" access2="none">
<Tdef>
<DependentName/>
</Tdef>
</p>
</m>
</cr>
</tm>
<cr namespace="std" access="none" depth="3" kind="class" name="vector" id="78cb3cbcc032150b6a85b2f30813c812_3d0ab7465d6b9448b8c01dc907d3e25b" file="9" linestart="649" lineend="1783">
<base access="public">
<tss>
<templatebase id="78cb3cbcc032150b6a85b2f30813c812_05d3bbcccbfa4b3b58c141a4ec6ed389"/>
<template_arguments>
<tss>
<templatebase id="78cb3cbcc032150b6a85b2f30813c812_6a7cfa317aaf33a284de4e9d43f7bf95"/>
<template_arguments>
<ttp/>
<ttp/>
</template_arguments>
</tss>
</template_arguments>
</tss>
</base>
</cr>
<cr namespace="llvm" access="none" depth="0" kind="class" name="StringRef" id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33" file="10" linestart="40" lineend="521" previous="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33">
<c name="StringRef" id="6f9d54688deb2fea7e6a760a21186275_f65542d9c3508bbd2236074d105cb699" file="10" linestart="89" lineend="90" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="Str" proto="const std::string &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<ety>
<Tdef>
<tss>
<templatebase id="f2e96efeaba09e7d8921632d675962d4_6ecc822215ca97386606c5e8e95c56fb"/>
<template_arguments>
<bt name="char"/>
<tss>
<templatebase id="dc6a030260fdce02a4552ddbd0ff2ec9_bf3447e13ccfc57e5fa847f5d78e7639"/>
<template_arguments>
<bt name="char"/>
</template_arguments>
</tss>
<tss>
<templatebase id="e709ea4c3e9ceb4cc0600c1bf8d29ceb_07566aa809aee0bdf1c0fac16e19fa85"/>
<template_arguments>
<bt name="char"/>
</template_arguments>
</tss>
</template_arguments>
</tss>
</Tdef>
</ety>
</QualType>
</lrf>
</p>
<initlist id="6f9d54688deb2fea7e6a760a21186275_743d9d6267ce311d3bc4f27153ffcd76"/>
<initlist id="6f9d54688deb2fea7e6a760a21186275_db2d7f79de4ee02080e29595edee6c00"/>
</c>
<c name="StringRef" id="6f9d54688deb2fea7e6a760a21186275_2c12b94cfe93d23e408e72744a845b6e" file="10" linestart="40" lineend="40" copyconst="true" implicit="true" access="public" inline="true" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="const llvm::StringRef &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
</QualType>
</lrf>
</p>
</c>
<c name="StringRef" id="6f9d54688deb2fea7e6a760a21186275_1cde07128879fdd147febaf099861744" file="10" linestart="40" lineend="40" implicit="true" access="public" inline="true" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::StringRef &amp;&amp;" isRef="true" isLiteral="true" access2="none">
<rrf>
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
</rrf>
</p>
</c>
</cr>
<cr namespace="llvm" access="none" kind="class" name="MachineRegisterInfo" id="84c010a1a9c2223bad1481218c714125_a0d7fc88e3b2a6a7c0a857dd0e66c59b" file="11" linestart="28" lineend="28"/>
<cr namespace="llvm" access="none" depth="0" kind="class" name="InstrItineraryData" id="dcceaabcfcc76c7932ff95ffc6d2e0e7_9cdec5bb75193864eb7a85a279c047c5" file="12" linestart="111" lineend="247" previous="85f760b23bda1d3803f26693a8f98c1c_9cdec5bb75193864eb7a85a279c047c5"/>
<cr namespace="llvm" access="none" depth="2" kind="class" name="MachineInstr" id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4" file="13" linestart="51" lineend="1143" previous="84c010a1a9c2223bad1481218c714125_6044ca844a7ec5fb9a6c63d2c45cb3c4">
<base access="public">
<tss>
<templatebase id="2e0ac8f5efaa78be4d314ff7cd8c40b6_a466399ff61d8858d0f66a7994b21846"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</tss>
</base>
<e parent="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4" access="public" name="CommentFlag" id="d038367435b7928d04997491e912d58d_1a194a5c9ab45324c58fdc6edf856866" file="13" linestart="59" lineend="61" fixed="true">
<promotion_type>
<bt name="int"/>
</promotion_type>
<integer_type>
<bt name="int"/>
</integer_type>
</e>
<e parent="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4" access="public" name="MIFlag" id="d038367435b7928d04997491e912d58d_bfff863c465217080c543df419f39b45" file="13" linestart="63" lineend="69" fixed="true">
<promotion_type>
<bt name="int"/>
</promotion_type>
<integer_type>
<bt name="int"/>
</integer_type>
</e>
<e parent="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4" access="public" name="QueryType" id="d038367435b7928d04997491e912d58d_6fc5c73f296a84f7f7dc066341bf3f2c" file="13" linestart="359" lineend="363" fixed="true">
<promotion_type>
<bt name="int"/>
</promotion_type>
<integer_type>
<bt name="int"/>
</integer_type>
</e>
<e parent="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4" access="public" name="MICheckType" id="d038367435b7928d04997491e912d58d_875d3fc75ec7015d459693d924ad339b" file="13" linestart="642" lineend="647" fixed="true">
<promotion_type>
<bt name="int"/>
</promotion_type>
<integer_type>
<bt name="int"/>
</integer_type>
</e>
</cr>
<e parent="9ce16da58065b4e32bc19fccd9c585d4_320b0db6d9dd2fdd56f3ced1f5d0dad6" access="public" name="StackDirection" id="9ce16da58065b4e32bc19fccd9c585d4_242d6031dc0a36607f770f0076ab6f2a" file="14" linestart="35" lineend="38" fixed="true">
<promotion_type>
<bt name="int"/>
</promotion_type>
<integer_type>
<bt name="int"/>
</integer_type>
<ec name="StackGrowsUp" id="9ce16da58065b4e32bc19fccd9c585d4_f8ac3ea739d1e7e3c35fec17f4924af5" file="14" linestart="36" lineend="36">
<et>
<e id="9ce16da58065b4e32bc19fccd9c585d4_242d6031dc0a36607f770f0076ab6f2a"/>
</et>
</ec>
</e>
<cr namespace="llvm" access="none" depth="1" kind="class" name="AMDGPUFrameLowering" id="ce35e1cce7a628ae5a8d5e9d13211b49_3fde36b7c1e8565c811c55b36b4dbaad" file="15" linestart="28" lineend="43">
<base access="public">
<rt>
<cr id="9ce16da58065b4e32bc19fccd9c585d4_320b0db6d9dd2fdd56f3ced1f5d0dad6"/>
</rt>
</base>
<c name="AMDGPUFrameLowering" id="ce35e1cce7a628ae5a8d5e9d13211b49_72750b9196d86883f00fd6dd7ecb8b9f" file="15" linestart="30" lineend="31" access="public">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="D" proto="llvm::TargetFrameLowering::StackDirection" isLiteral="true" access2="none">
<et>
<e id="9ce16da58065b4e32bc19fccd9c585d4_242d6031dc0a36607f770f0076ab6f2a"/>
</et>
</p>
<p name="StackAl" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
</p>
<p name="LAO" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
</p>
<p name="TransAl" proto="unsigned int" isLiteral="true" isPrimitive="true" init="true" access2="none">
<bt name="unsigned int"/>
</p>
</c>
</cr>
<cr namespace="llvm" access="none" depth="0" pod="true" kind="class" name="TargetRegisterClass" id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499" file="16" linestart="36" lineend="197" previous="895a66b41661e915ba6854da2359580f_e5ad748063c898b7dab27775bba1a499"/>
<cr namespace="llvm" access="none" depth="0" kind="struct" name="AMDGPURegisterInfo" id="7ebe28b077af0dc3580f965a9216fd3f_e0372a749c66eaa3f4c2fdb005c00025" file="17" linestart="31" lineend="61"/>
<cr namespace="llvm" access="none" depth="0" kind="class" name="AMDGPUInstrInfo" id="94021f4eb3db4bb5e433d342e7530945_042d8f4bdaebce19fa1c25343be9bd28" file="18" linestart="41" lineend="191">
<m name="getRegisterInfo" id="94021f4eb3db4bb5e433d342e7530945_29213c32028865acaedd9f0ce14bc7a5" file="18" linestart="52" lineend="52" pure="true" virtual="true" access="public">
<fpt const="true" proto="const llvm::AMDGPURegisterInfo &amp;">
<lrf>
<QualType const="true">
<rt>
<cr id="7ebe28b077af0dc3580f965a9216fd3f_e0372a749c66eaa3f4c2fdb005c00025"/>
</rt>
</QualType>
</lrf>
</fpt>
</m>
</cr>
<cr namespace="llvm" access="none" depth="1" kind="class" name="AMDGPUIntrinsicInfo" id="9dbeabe9798146f462c7969919ad08ca_f32f88a864b89ff0ee53edd4e0eff744" file="19" linestart="34" lineend="44">
<base access="public">
<rt>
<cr id="5a9f2d282ee5ede531f027b337ab2006_9dac490ac73c043ebed87e6551b6e359"/>
</rt>
</base>
<c name="AMDGPUIntrinsicInfo" id="9dbeabe9798146f462c7969919ad08ca_6e7aef183b3187e8ce33bebfa2d2dd2a" file="19" linestart="36" lineend="36" access="public">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="tm" proto="llvm::TargetMachine *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d4e05c6b0f4f04a6e13045c31301b1c4_a26dab456e12d7a9bfc4c2cb193bcaff"/>
</rt>
</pt>
</p>
</c>
</cr>
<cr namespace="llvm" access="none" depth="0" kind="class" name="Target" id="24b645364dfef939b676955407994880_85d396bdb7770902808a18c6f2b3bb61" file="20" linestart="76" lineend="494"/>
<tm namespace="llvm" access="none" depth="0" kind="struct" name="RegisterTargetMachine" id="24b645364dfef939b676955407994880_fe6ee47ddf2655738c742522d71d8c10" file="20" linestart="1057" lineend="1072">
<template_parameters>
<ttp name="TargetMachineImpl" id="24b645364dfef939b676955407994880_6fe3c70dbf1ea389293d87e8f1c958c7" depth="" index="" proto="type-parameter-0-0"/>
</template_parameters>
<cr namespace="llvm" access="none" depth="0" kind="struct" name="RegisterTargetMachine" id="24b645364dfef939b676955407994880_bb240c3df47977b8c3917cb2db659120" file="20" linestart="1058" lineend="1072">
<cr access="public" kind="struct" name="RegisterTargetMachine" id="24b645364dfef939b676955407994880_1811a31cdae9731d7fe6930f49fd1864" file="20" linestart="1058" lineend="1058"/>
<c name="RegisterTargetMachine&lt;TargetMachineImpl&gt;" id="24b645364dfef939b676955407994880_f815896e4f4f8ad04fa865c9cbf1f6d6" file="20" linestart="1059" lineend="1061" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="T" proto="llvm::Target &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="24b645364dfef939b676955407994880_85d396bdb7770902808a18c6f2b3bb61"/>
</rt>
</lrf>
</p>
</c>
</cr>
</tm>
<cr namespace="llvm" access="none" depth="0" kind="class" name="Pass" id="869eb5281cbe4bbe9c04eddc6bf80c98_259a7cd3a2e5188f6e09108505b16cec" file="21" linestart="82" lineend="228" previous="895a66b41661e915ba6854da2359580f_259a7cd3a2e5188f6e09108505b16cec"/>
<cr namespace="llvm" access="none" depth="1" kind="class" name="ModulePass" id="869eb5281cbe4bbe9c04eddc6bf80c98_748ee522a04a2b23e84ffbf728314918" file="21" linestart="236" lineend="254">
<base access="public">
<rt>
<cr id="869eb5281cbe4bbe9c04eddc6bf80c98_259a7cd3a2e5188f6e09108505b16cec"/>
</rt>
</base>
</cr>
<cr namespace="llvm" access="none" depth="2" kind="class" name="ImmutablePass" id="869eb5281cbe4bbe9c04eddc6bf80c98_2804853088167aaf2137d30cee564d9a" file="21" linestart="262" lineend="283" previous="869eb5281cbe4bbe9c04eddc6bf80c98_2804853088167aaf2137d30cee564d9a">
<base access="public">
<rt>
<cr id="869eb5281cbe4bbe9c04eddc6bf80c98_748ee522a04a2b23e84ffbf728314918"/>
</rt>
</base>
</cr>
<cr namespace="llvm" access="none" depth="0" kind="class" name="PassRegistry" id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca" file="22" linestart="41" lineend="103" previous="b15ad3eb34839354b1cf0cb49b2c46c1_2358e53fb88ef5c60b3b9da7e4acdfca">
<m name="getPassRegistry" id="0c9e7422af8769868a6271eb855b6b1b_919a4c5d2af8b46ac7d5e74f748bf7b1" file="22" linestart="67" lineend="67" access="public" storage="static">
<fpt proto="llvm::PassRegistry *">
<pt>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</pt>
</fpt>
</m>
</cr>
<cr namespace="llvm" access="none" depth="0" kind="class" name="TargetOptions" id="90be8e8d40a2658b28379a2513e61bc6_c7abc4c8f94cf89300b8768e60fb46b5" file="23" linestart="53" lineend="225" previous="24b645364dfef939b676955407994880_c7abc4c8f94cf89300b8768e60fb46b5">
<c name="TargetOptions" id="90be8e8d40a2658b28379a2513e61bc6_5b0e5dee14025739a37938d09c826144" file="23" linestart="53" lineend="53" copyconst="true" implicit="true" access="public" inline="true" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="const llvm::TargetOptions &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="90be8e8d40a2658b28379a2513e61bc6_c7abc4c8f94cf89300b8768e60fb46b5"/>
</rt>
</QualType>
</lrf>
</p>
</c>
</cr>
<cr namespace="llvm" access="none" depth="0" kind="class" name="TargetMachine" id="d4e05c6b0f4f04a6e13045c31301b1c4_a26dab456e12d7a9bfc4c2cb193bcaff" file="24" linestart="63" lineend="263" previous="bc169017cef5332ffeae4d14bcc42773_a26dab456e12d7a9bfc4c2cb193bcaff">
<ft name="getSubtarget" id="d4e05c6b0f4f04a6e13045c31301b1c4_5972514ba6b578612a973d460627fc0b" file="24" linestart="135" lineend="137">
<template_parameters>
<ttp name="STC" id="d4e05c6b0f4f04a6e13045c31301b1c4_7035b34b518d0f9ed21a99e17904ba68" depth="" index="" proto="type-parameter-0-0"/>
</template_parameters>
<m name="getSubtarget" id="d4e05c6b0f4f04a6e13045c31301b1c4_c8e91f01a3f9e28c7a0b5efedce12456" file="24" linestart="135" lineend="137" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="const STC &amp;">
<lrf>
<QualType const="true">
<ttp/>
</QualType>
</lrf>
</fpt>
</m>
</ft>
<m name="setRequiresStructuredCFG" id="d4e05c6b0f4f04a6e13045c31301b1c4_bf8bbbf66ff668c7694c9fae42588c6e" file="24" linestart="163" lineend="163" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="Value" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
</p>
</m>
<e parent="d4e05c6b0f4f04a6e13045c31301b1c4_a26dab456e12d7a9bfc4c2cb193bcaff" access="public" name="CodeGenFileType" id="d4e05c6b0f4f04a6e13045c31301b1c4_e3780efddb5e5db656ef303869d6bf50" file="24" linestart="217" lineend="221" fixed="true">
<promotion_type>
<bt name="int"/>
</promotion_type>
<integer_type>
<bt name="int"/>
</integer_type>
</e>
</cr>
<cr namespace="llvm" access="none" depth="1" kind="class" name="LLVMTargetMachine" id="d4e05c6b0f4f04a6e13045c31301b1c4_a2676594cf4cbfcfe356f9f1ec58c18c" file="24" linestart="268" lineend="318">
<base access="public">
<rt>
<cr id="d4e05c6b0f4f04a6e13045c31301b1c4_a26dab456e12d7a9bfc4c2cb193bcaff"/>
</rt>
</base>
<c name="LLVMTargetMachine" id="d4e05c6b0f4f04a6e13045c31301b1c4_5ee8a0d90d26e31e034664655e00d471" file="24" linestart="270" lineend="273" access="protected">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="T" proto="const llvm::Target &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="24b645364dfef939b676955407994880_85d396bdb7770902808a18c6f2b3bb61"/>
</rt>
</QualType>
</lrf>
</p>
<p name="TargetTriple" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
</p>
<p name="CPU" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
</p>
<p name="FS" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
</p>
<p name="Options" proto="llvm::TargetOptions" access2="none">
<rt>
<cr id="90be8e8d40a2658b28379a2513e61bc6_c7abc4c8f94cf89300b8768e60fb46b5"/>
</rt>
</p>
<p name="RM" proto="Reloc::Model" isLiteral="true" access2="none">
<ety>
<et>
<e id="45c615104112f38418593d19b274cd4b_a2b6b8f0ba69f43cee919492ae0b7119"/>
</et>
</ety>
</p>
<p name="CM" proto="CodeModel::Model" isLiteral="true" access2="none">
<ety>
<et>
<e id="45c615104112f38418593d19b274cd4b_ac9e84aea24165865cd2c8840f9c428a"/>
</et>
</ety>
</p>
<p name="OL" proto="CodeGenOpt::Level" isLiteral="true" access2="none">
<ety>
<et>
<e id="45c615104112f38418593d19b274cd4b_0b0f3000a15bf2f9868b7887fbc0ad22"/>
</et>
</ety>
</p>
</c>
<m name="initAsmInfo" id="d4e05c6b0f4f04a6e13045c31301b1c4_dcf5de6e9df3f54820904c8ac2aafb3a" file="24" linestart="275" lineend="275" access="protected">
<fpt proto="void">
<bt name="void"/>
</fpt>
</m>
</cr>
<cr namespace="llvm" access="none" depth="0" kind="class" name="AMDGPUSubtarget" id="1fa1199557e4f7988cadb59401364979_ccee921ff17fb86771cc7950ec66d7db" file="25" linestart="30" lineend="195" previous="4aa57132a070f5f95fc9e8d80588fd61_ccee921ff17fb86771cc7950ec66d7db">
<e parent="1fa1199557e4f7988cadb59401364979_ccee921ff17fb86771cc7950ec66d7db" access="public" name="Generation" id="1fa1199557e4f7988cadb59401364979_e2ade01a37c84d7eaeff20dfc95db390" file="25" linestart="35" lineend="42" fixed="true">
<promotion_type>
<bt name="int"/>
</promotion_type>
<integer_type>
<bt name="int"/>
</integer_type>
<ec name="NORTHERN_ISLANDS" id="1fa1199557e4f7988cadb59401364979_c564d5a488a7429e69a892cc8015edfb" file="25" linestart="39" lineend="39">
<et>
<e id="1fa1199557e4f7988cadb59401364979_e2ade01a37c84d7eaeff20dfc95db390"/>
</et>
</ec>
<ec name="SOUTHERN_ISLANDS" id="1fa1199557e4f7988cadb59401364979_805e77cd21cfaf32c72878cd53648ce1" file="25" linestart="40" lineend="40">
<et>
<e id="1fa1199557e4f7988cadb59401364979_e2ade01a37c84d7eaeff20dfc95db390"/>
</et>
</ec>
</e>
<c name="AMDGPUSubtarget" id="1fa1199557e4f7988cadb59401364979_2551e81eb95fd74065986cf1c66bdbd1" file="25" linestart="66" lineend="66" access="public">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="TT" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
</p>
<p name="CPU" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
</p>
<p name="FS" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
</p>
</c>
<m name="getInstrInfo" id="1fa1199557e4f7988cadb59401364979_65a631831d4db45f47d57cd8910f1515" file="25" linestart="68" lineend="70" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="const llvm::AMDGPUInstrInfo *">
<pt>
<QualType const="true">
<rt>
<cr id="94021f4eb3db4bb5e433d342e7530945_042d8f4bdaebce19fa1c25343be9bd28"/>
</rt>
</QualType>
</pt>
</fpt>
</m>
<m name="getInstrItineraryData" id="1fa1199557e4f7988cadb59401364979_b4048471df75561bbdc669de76ab973b" file="25" linestart="72" lineend="74" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="const llvm::InstrItineraryData &amp;">
<lrf>
<QualType const="true">
<rt>
<cr id="dcceaabcfcc76c7932ff95ffc6d2e0e7_9cdec5bb75193864eb7a85a279c047c5"/>
</rt>
</QualType>
</lrf>
</fpt>
</m>
<m name="is64bit" id="1fa1199557e4f7988cadb59401364979_a72c26a1f96abd9ee90feddb68a28233" file="25" linestart="78" lineend="80" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
</m>
<m name="getGeneration" id="1fa1199557e4f7988cadb59401364979_c4b45e2781a0b3ced0da01c739d1efd5" file="25" linestart="90" lineend="92" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="llvm::AMDGPUSubtarget::Generation">
<et>
<e id="1fa1199557e4f7988cadb59401364979_e2ade01a37c84d7eaeff20dfc95db390"/>
</et>
</fpt>
</m>
<m name="IsIRStructurizerEnabled" id="1fa1199557e4f7988cadb59401364979_03ff959a0f7aaa73aeba06410caa430d" file="25" linestart="149" lineend="151" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
</m>
<m name="isPromoteAllocaEnabled" id="1fa1199557e4f7988cadb59401364979_f0b160255e2cea65160c2d1c2e4029af" file="25" linestart="153" lineend="155" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
</m>
<m name="isIfCvtEnabled" id="1fa1199557e4f7988cadb59401364979_8d5ef983215a92dc547877dd1cf1d1b4" file="25" linestart="157" lineend="159" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
</m>
</cr>
<cr namespace="llvm" access="none" depth="0" kind="struct" name="MachineSchedContext" id="8f3cd2ed50227c8da9e2f08f31c5e2bf_95ac490f2c716c8e8660160cfaab9abc" file="26" linestart="102" lineend="114" previous="e9864f37b507319dbba5c806f7b7d57d_95ac490f2c716c8e8660160cfaab9abc"/>
<cr namespace="llvm" access="none" depth="1" kind="class" name="MachineSchedRegistry" id="8f3cd2ed50227c8da9e2f08f31c5e2bf_90a90cd035f3cdff9abffd73ceb1b74b" file="26" linestart="118" lineend="144">
<base access="public">
<rt>
<cr id="43ed5ef8a02f508b6ac9a03a3c4bbb82_5ad9a0032b3977097ef1f5c77bf52767"/>
</rt>
</base>
<c name="MachineSchedRegistry" id="8f3cd2ed50227c8da9e2f08f31c5e2bf_6243cc8082108991cc659e7b31d760b2" file="26" linestart="127" lineend="130" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="N" proto="const char *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<bt name="char"/>
</QualType>
</pt>
</p>
<p name="D" proto="const char *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<bt name="char"/>
</QualType>
</pt>
</p>
<p name="C" proto="ScheduleDAGCtor" isPtr="true" isLiteral="true" access2="none">
<Tdef>
<pt>
<Paren/>
</pt>
</Tdef>
</p>
</c>
</cr>
<cr namespace="llvm" access="none" depth="0" kind="class" name="MachineSchedStrategy" id="8f3cd2ed50227c8da9e2f08f31c5e2bf_440a8a27746277193c227ecc07db4196" file="26" linestart="169" lineend="208">
<c name="MachineSchedStrategy" id="8f3cd2ed50227c8da9e2f08f31c5e2bf_ead5b0ef4081ad12c232ef6f8ef2a7d9" file="26" linestart="169" lineend="169" implicit="true" access="public" inline="true" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
</c>
</cr>
<cr namespace="llvm" access="none" depth="2" kind="class" name="ScheduleDAGMI" id="8f3cd2ed50227c8da9e2f08f31c5e2bf_a2927402510217af223fa535ec72adea" file="26" linestart="223" lineend="343" previous="8f3cd2ed50227c8da9e2f08f31c5e2bf_a2927402510217af223fa535ec72adea">
<base access="public">
<rt>
<cr id="dde2ac2ab3780d14b87b96b0ca199ffd_476f1085e46bed25bd4ab48b969e38ca"/>
</rt>
</base>
</cr>
<cr namespace="llvm" access="none" depth="0" kind="class" name="DataLayout" id="d0eb770fe05b0b7f21e7d18e79d5985f_b89f043699d7a57eed268c0ce0bbc6b8" file="27" linestart="98" lineend="449" previous="7cf0636c0e738c8d8e3ce3392b763ba5_b89f043699d7a57eed268c0ce0bbc6b8">
<e parent="d0eb770fe05b0b7f21e7d18e79d5985f_b89f043699d7a57eed268c0ce0bbc6b8" access="private" name="ManglingModeT" id="d0eb770fe05b0b7f21e7d18e79d5985f_e5f7a6427da62480e5f1818763e16f93" file="27" linestart="103" lineend="109" fixed="true">
<promotion_type>
<bt name="int"/>
</promotion_type>
<integer_type>
<bt name="int"/>
</integer_type>
</e>
<c name="DataLayout" id="d0eb770fe05b0b7f21e7d18e79d5985f_93a1f1a26e0b8e6a6cc6849104a312ad" file="27" linestart="180" lineend="182" explicit="true" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="LayoutDescription" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
</p>
<initlist id="d0eb770fe05b0b7f21e7d18e79d5985f_1e3b547d6db91e56d4da2b573c14e71f"/>
</c>
</cr>
<cr namespace="llvm" access="none" depth="2" kind="class" name="AMDGPUTargetLowering" id="cbd945cf16efa7ce0308245925076d97_c6b6eb1c43fb6ac0addf05fc251c9489" file="28" linestart="27" lineend="174">
<base access="public">
<rt>
<cr id="c3586f8905149b2cd0eae331865ec0d6_6268b5503ee57b2c240c038b8bf1b0c5"/>
</rt>
</base>
</cr>
<cr namespace="llvm" access="none" depth="3" kind="class" name="R600TargetLowering" id="0a8f9d21b43518dea04c3a3cfc39569f_1c5ba26c3743928f99faca90b3d8cfad" file="29" linestart="24" lineend="73">
<base access="public">
<rt>
<cr id="cbd945cf16efa7ce0308245925076d97_c6b6eb1c43fb6ac0addf05fc251c9489"/>
</rt>
</base>
<c name="R600TargetLowering" id="0a8f9d21b43518dea04c3a3cfc39569f_519c2e7c9ad45c3fb9e1d8287b37450b" file="29" linestart="26" lineend="26" access="public">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="TM" proto="llvm::TargetMachine &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="d4e05c6b0f4f04a6e13045c31301b1c4_a26dab456e12d7a9bfc4c2cb193bcaff"/>
</rt>
</lrf>
</p>
</c>
</cr>
<cr namespace="llvm" access="none" depth="1" kind="struct" name="R600RegisterInfo" id="655df7d8cce6dcdbbc38f844ae863f73_95403ba8c9696ee4a070fcf85537a2be" file="30" linestart="24" lineend="45">
<base access="public">
<rt>
<cr id="7ebe28b077af0dc3580f965a9216fd3f_e0372a749c66eaa3f4c2fdb005c00025"/>
</rt>
</base>
</cr>
<cr namespace="llvm" access="none" depth="1" kind="class" name="R600InstrInfo" id="a1896e068a4912cd198f7c543a4b9cc3_b912651a0ad4db5f86c30027af91c1f2" file="31" linestart="32" lineend="291" previous="0a8f9d21b43518dea04c3a3cfc39569f_b912651a0ad4db5f86c30027af91c1f2">
<base access="public">
<rt>
<cr id="94021f4eb3db4bb5e433d342e7530945_042d8f4bdaebce19fa1c25343be9bd28"/>
</rt>
</base>
<e parent="a1896e068a4912cd198f7c543a4b9cc3_b912651a0ad4db5f86c30027af91c1f2" access="public" name="BankSwizzle" id="a1896e068a4912cd198f7c543a4b9cc3_54a2f2f69790175e3f42b150a210e539" file="31" linestart="52" lineend="59" fixed="true">
<promotion_type>
<bt name="int"/>
</promotion_type>
<integer_type>
<bt name="int"/>
</integer_type>
</e>
</cr>
<cr namespace="llvm" access="none" depth="0" kind="class" name="IdentifyingPassPtr" id="e9864f37b507319dbba5c806f7b7d57d_0ecacc373f034d38be91ab5734e20029" file="32" linestart="55" lineend="77">
<c name="IdentifyingPassPtr" id="e9864f37b507319dbba5c806f7b7d57d_811441a0e33e8b371f5913fe58fbb778" file="32" linestart="63" lineend="63" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="IDPtr" proto="AnalysisID" isPtr="true" isLiteral="true" access2="none">
<Tdef>
<pt>
<QualType const="true">
<bt name="void"/>
</QualType>
</pt>
</Tdef>
</p>
<initlist id="e9864f37b507319dbba5c806f7b7d57d_8dcfd4f00e248ed29353ac38e06be43c"/>
</c>
<c name="IdentifyingPassPtr" id="e9864f37b507319dbba5c806f7b7d57d_3e287b1ad8ed4a7ea8c97494b1478fa7" file="32" linestart="55" lineend="55" implicit="true" access="public" inline="true" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::IdentifyingPassPtr &amp;&amp;" isRef="true" isLiteral="true" access2="none">
<rrf>
<rt>
<cr id="e9864f37b507319dbba5c806f7b7d57d_0ecacc373f034d38be91ab5734e20029"/>
</rt>
</rrf>
</p>
</c>
</cr>
<cr namespace="llvm" access="none" depth="3" kind="class" name="TargetPassConfig" id="e9864f37b507319dbba5c806f7b7d57d_1896f83f0aef86cb67314b1aa552ce68" file="32" linestart="87" lineend="343" previous="d4e05c6b0f4f04a6e13045c31301b1c4_1896f83f0aef86cb67314b1aa552ce68">
<base access="public">
<rt>
<cr id="869eb5281cbe4bbe9c04eddc6bf80c98_2804853088167aaf2137d30cee564d9a"/>
</rt>
</base>
<fl name="TM" id="e9864f37b507319dbba5c806f7b7d57d_e6b79efcbf786e460131cce1741461ac" file="32" linestart="110" lineend="110" isPtr="true" isLiteral="true" access="protected" proto="llvm::TargetMachine *">
<pt>
<rt>
<cr id="d4e05c6b0f4f04a6e13045c31301b1c4_a26dab456e12d7a9bfc4c2cb193bcaff"/>
</rt>
</pt>
</fl>
<c name="TargetPassConfig" id="e9864f37b507319dbba5c806f7b7d57d_2405c35de124e9f09d32c1f8358e7c8d" file="32" linestart="123" lineend="123" access="public">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="tm" proto="llvm::TargetMachine *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d4e05c6b0f4f04a6e13045c31301b1c4_a26dab456e12d7a9bfc4c2cb193bcaff"/>
</rt>
</pt>
</p>
<p name="pm" proto="llvm::legacy::PassManagerBase &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="47f45c74fda581cc11058904bf51608f_f6085c1ea0cb98e4e5251dd6d8aa0ae8"/>
</rt>
</lrf>
</p>
</c>
<ft name="getTM" id="e9864f37b507319dbba5c806f7b7d57d_5c4688043136ffe8c8af7df293704693" file="32" linestart="132" lineend="134">
<template_parameters>
<ttp name="TMC" id="e9864f37b507319dbba5c806f7b7d57d_9ec99a790f72e3202f5071a026eb654b" depth="" index="" proto="type-parameter-0-0"/>
</template_parameters>
<m name="getTM" id="e9864f37b507319dbba5c806f7b7d57d_f75af5a943acc855e1e7f5595b546397" file="32" linestart="132" lineend="134" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="TMC &amp;">
<lrf>
<ttp/>
</lrf>
</fpt>
</m>
</ft>
<m name="insertPass" id="e9864f37b507319dbba5c806f7b7d57d_7687ceacbdcf43efb96c22a7d2b0bd7e" file="32" linestart="164" lineend="164" access="public">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="TargetPassID" proto="AnalysisID" isPtr="true" isLiteral="true" access2="none">
<Tdef>
<pt>
<QualType const="true">
<bt name="void"/>
</QualType>
</pt>
</Tdef>
</p>
<p name="InsertedPassID" proto="llvm::IdentifyingPassPtr" access2="none">
<rt>
<cr id="e9864f37b507319dbba5c806f7b7d57d_0ecacc373f034d38be91ab5734e20029"/>
</rt>
</p>
</m>
<m name="addCodeGenPrepare" id="e9864f37b507319dbba5c806f7b7d57d_e7a1d0946c2a229d27e0049bd89949d2" file="32" linestart="190" lineend="190" virtual="true" access="public">
<fpt proto="void">
<bt name="void"/>
</fpt>
</m>
<m name="addPass" id="e9864f37b507319dbba5c806f7b7d57d_d63c6d6286aeaa65a14fa219e2c52e57" file="32" linestart="328" lineend="328" access="protected">
<fpt proto="AnalysisID">
<Tdef>
<pt>
<QualType const="true">
<bt name="void"/>
</QualType>
</pt>
</Tdef>
</fpt>
<p name="PassID" proto="AnalysisID" isPtr="true" isLiteral="true" access2="none">
<Tdef>
<pt>
<QualType const="true">
<bt name="void"/>
</QualType>
</pt>
</Tdef>
</p>
</m>
<m name="addPass" id="e9864f37b507319dbba5c806f7b7d57d_490c9084151149c0057c12b94320a586" file="32" linestart="333" lineend="333" access="protected">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="P" proto="llvm::Pass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="869eb5281cbe4bbe9c04eddc6bf80c98_259a7cd3a2e5188f6e09108505b16cec"/>
</rt>
</pt>
</p>
</m>
</cr>
<cr namespace="llvm" access="none" depth="0" kind="class" name="SUnit" id="534f24ce45793350608c4b79df5c1fd9_e6e0bef73ec0f29fb1f80553ba33467e" file="33" linestart="255" lineend="485" previous="534f24ce45793350608c4b79df5c1fd9_e6e0bef73ec0f29fb1f80553ba33467e">
<e parent="534f24ce45793350608c4b79df5c1fd9_e6e0bef73ec0f29fb1f80553ba33467e" access="private" name="" id="534f24ce45793350608c4b79df5c1fd9_e26487cff58f32cb480ca6fd93226712" file="33" linestart="257" lineend="257" fixed="true">
<promotion_type>
<bt name="unsigned int"/>
</promotion_type>
<integer_type>
<bt name="unsigned int"/>
</integer_type>
</e>
</cr>
<cr namespace="llvm" access="none" depth="1" kind="class" name="ScheduleDAGInstrs" id="dde2ac2ab3780d14b87b96b0ca199ffd_476f1085e46bed25bd4ab48b969e38ca" file="34" linestart="76" lineend="258" previous="e9864f37b507319dbba5c806f7b7d57d_476f1085e46bed25bd4ab48b969e38ca">
<base access="public">
<rt>
<cr id="534f24ce45793350608c4b79df5c1fd9_1215249e58aa3854b8fc2a84f3ebe445"/>
</rt>
</base>
</cr>
<cr namespace="llvm" access="none" depth="3" kind="class" name="ScheduleDAGMILive" id="8f3cd2ed50227c8da9e2f08f31c5e2bf_a8b877799ac887135fc847b79fbb7be5" file="26" linestart="347" lineend="460">
<base access="public">
<rt>
<cr id="8f3cd2ed50227c8da9e2f08f31c5e2bf_a2927402510217af223fa535ec72adea"/>
</rt>
</base>
<c name="ScheduleDAGMILive" id="8f3cd2ed50227c8da9e2f08f31c5e2bf_05f8a6ad35003f7311dd9a2f273cb037" file="26" linestart="382" lineend="387" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="C" proto="llvm::MachineSchedContext *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="8f3cd2ed50227c8da9e2f08f31c5e2bf_95ac490f2c716c8e8660160cfaab9abc"/>
</rt>
</pt>
</p>
<p name="S" proto="std::unique_ptr&lt;MachineSchedStrategy&gt;" access2="none">
<ety>
<tss>
<templatebase id="32ee2f37450bb59c9285f016557f98ab_1e604289ea34d6bd69454849772d0a37"/>
<template_arguments>
<rt>
<cr id="8f3cd2ed50227c8da9e2f08f31c5e2bf_440a8a27746277193c227ecc07db4196"/>
</rt>
</template_arguments>
</tss>
</ety>
</p>
<initlist id="8f3cd2ed50227c8da9e2f08f31c5e2bf_cbe53f61efae80982a200154b56cd631"/>
<initlist id="8f3cd2ed50227c8da9e2f08f31c5e2bf_76f1f8184b459fd8be80f1ba09fdf467"/>
<initlist id="8f3cd2ed50227c8da9e2f08f31c5e2bf_d2988894e4702d031e0057073b78d47d"/>
<initlist id="8f3cd2ed50227c8da9e2f08f31c5e2bf_9d70582b3dcdb8b278a37e8bb4d1dae9"/>
<initlist id="8f3cd2ed50227c8da9e2f08f31c5e2bf_7536019c2f177e6c975bb7afc2f6342f"/>
<initlist id="8f3cd2ed50227c8da9e2f08f31c5e2bf_dbb5a3542e2758c01e3c18a846eb3e69"/>
</c>
</cr>
<cr namespace="llvm" access="none" depth="1" kind="class" name="R600SchedStrategy" id="7365fdb2fcded726d0a5f2c3b3db838a_6ca3fa2c896baf525cb993512cf31172" file="3" linestart="27" lineend="99">
<base access="public">
<rt>
<cr id="8f3cd2ed50227c8da9e2f08f31c5e2bf_440a8a27746277193c227ecc07db4196"/>
</rt>
</base>
<e parent="7365fdb2fcded726d0a5f2c3b3db838a_6ca3fa2c896baf525cb993512cf31172" access="private" name="InstKind" id="7365fdb2fcded726d0a5f2c3b3db838a_3a568c4e8d4d37c793f05cc73dccb082" file="3" linestart="34" lineend="39" fixed="true">
<promotion_type>
<bt name="int"/>
</promotion_type>
<integer_type>
<bt name="int"/>
</integer_type>
</e>
<e parent="7365fdb2fcded726d0a5f2c3b3db838a_6ca3fa2c896baf525cb993512cf31172" access="private" name="AluKind" id="7365fdb2fcded726d0a5f2c3b3db838a_cba3931900dc1f8f4bad92824257959b" file="3" linestart="41" lineend="52" fixed="true">
<promotion_type>
<bt name="int"/>
</promotion_type>
<integer_type>
<bt name="int"/>
</integer_type>
</e>
</cr>
<cr namespace="llvm" access="none" depth="3" kind="class" name="SITargetLowering" id="4dd42c76c6aac2bfd04889fd38c1949e_a65ad4cc85b9ce9de6062d7a3696d812" file="35" linestart="23" lineend="88">
<base access="public">
<rt>
<cr id="cbd945cf16efa7ce0308245925076d97_c6b6eb1c43fb6ac0addf05fc251c9489"/>
</rt>
</base>
<c name="SITargetLowering" id="4dd42c76c6aac2bfd04889fd38c1949e_4497c67a783a114f1cde6fdca757c8d2" file="35" linestart="58" lineend="58" access="public">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="tm" proto="llvm::TargetMachine &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="d4e05c6b0f4f04a6e13045c31301b1c4_a26dab456e12d7a9bfc4c2cb193bcaff"/>
</rt>
</lrf>
</p>
</c>
</cr>
<f namespace="llvm" name="createSROAPass" id="6a7caca5aec710651b425d5b684553e6_4a16059ddd2dc0d26fd2abbff81e7b1f" file="36" linestart="79" lineend="79" access="none">
<fpt proto="llvm::FunctionPass *">
<pt>
<rt>
<cr id="869eb5281cbe4bbe9c04eddc6bf80c98_c22afda9d189b1a259c3fb00bed37406"/>
</rt>
</pt>
</fpt>
<p name="RequiresDomTree" proto="bool" isLiteral="true" isPrimitive="true" init="true" access2="none">
<bt name="bool"/>
</p>
</f>
<f namespace="llvm" name="createFlattenCFGPass" id="6a7caca5aec710651b425d5b684553e6_36a60e5e08ffc56c9fb7de4fe8e73d31" file="36" linestart="218" lineend="218" access="none">
<fpt proto="llvm::FunctionPass *">
<pt>
<rt>
<cr id="869eb5281cbe4bbe9c04eddc6bf80c98_c22afda9d189b1a259c3fb00bed37406"/>
</rt>
</pt>
</fpt>
</f>
<f namespace="llvm" name="createStructurizeCFGPass" id="6a7caca5aec710651b425d5b684553e6_f4a0ac201185423255311d852c52a7ac" file="36" linestart="224" lineend="224" access="none">
<fpt proto="llvm::Pass *">
<pt>
<rt>
<cr id="869eb5281cbe4bbe9c04eddc6bf80c98_259a7cd3a2e5188f6e09108505b16cec"/>
</rt>
</pt>
</fpt>
</f>
<f namespace="llvm" name="createSinkingPass" id="6a7caca5aec710651b425d5b684553e6_343506cf8bf4579206574c2fecf65004" file="36" linestart="334" lineend="334" access="none">
<fpt proto="llvm::FunctionPass *">
<pt>
<rt>
<cr id="869eb5281cbe4bbe9c04eddc6bf80c98_c22afda9d189b1a259c3fb00bed37406"/>
</rt>
</pt>
</fpt>
</f>
<f namespace="llvm" name="make_unique" id="1135cd25965ca1fcacc9a319c3dc73ac_17e6d9ec897679e2454d6dbf62387811" file="37" linestart="392" lineend="395" access="none" hasbody="true" isdef="true">
<fpt proto="typename std::enable_if&lt;!std::is_array&lt;T&gt;::value, std::unique_ptr&lt;T&gt; &gt;::type">
<DependentName/>
</fpt>
<p name="args" proto="Args &amp;&amp;..." access2="none">
<PackExpansion/>
</p>
</f>
<ft name="make_unique" id="1135cd25965ca1fcacc9a319c3dc73ac_e632a1a401782d96a094eac50a2111c0" file="37" linestart="391" lineend="395">
<template_parameters>
<ttp name="T" id="1135cd25965ca1fcacc9a319c3dc73ac_17c445c93b22152f4ceea3a964954a59" depth="" index="" proto="type-parameter-0-0"/>
<ttp name="Args" id="1135cd25965ca1fcacc9a319c3dc73ac_c1eee010edae16d8ea39e6b7aaa2393d" depth="" index="" proto="type-parameter-0-1"/>
</template_parameters>
<f namespace="llvm" name="make_unique" id="1135cd25965ca1fcacc9a319c3dc73ac_17e6d9ec897679e2454d6dbf62387811" file="37" linestart="392" lineend="395" access="none" hasbody="true" isdef="true">
<fpt proto="typename std::enable_if&lt;!std::is_array&lt;T&gt;::value, std::unique_ptr&lt;T&gt; &gt;::type">
<DependentName/>
</fpt>
<p name="args" proto="Args &amp;&amp;..." access2="none">
<PackExpansion/>
</p>
</f>
</ft>
<f namespace="llvm" name="createR600VectorRegMerger" id="4aa57132a070f5f95fc9e8d80588fd61_80207b8207265b217124435a0bccf556" file="38" linestart="29" lineend="29" access="none">
<fpt proto="llvm::FunctionPass *">
<pt>
<rt>
<cr id="869eb5281cbe4bbe9c04eddc6bf80c98_c22afda9d189b1a259c3fb00bed37406"/>
</rt>
</pt>
</fpt>
<p name="tm" proto="llvm::TargetMachine &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="d4e05c6b0f4f04a6e13045c31301b1c4_a26dab456e12d7a9bfc4c2cb193bcaff"/>
</rt>
</lrf>
</p>
</f>
<f namespace="llvm" name="createR600TextureIntrinsicsReplacer" id="4aa57132a070f5f95fc9e8d80588fd61_b43e966aef208b99364ad4c3f84b5534" file="38" linestart="30" lineend="30" access="none">
<fpt proto="llvm::FunctionPass *">
<pt>
<rt>
<cr id="869eb5281cbe4bbe9c04eddc6bf80c98_c22afda9d189b1a259c3fb00bed37406"/>
</rt>
</pt>
</fpt>
</f>
<f namespace="llvm" name="createR600ExpandSpecialInstrsPass" id="4aa57132a070f5f95fc9e8d80588fd61_04deb935acc72049e9e9e9bc5d280130" file="38" linestart="31" lineend="31" access="none">
<fpt proto="llvm::FunctionPass *">
<pt>
<rt>
<cr id="869eb5281cbe4bbe9c04eddc6bf80c98_c22afda9d189b1a259c3fb00bed37406"/>
</rt>
</pt>
</fpt>
<p name="tm" proto="llvm::TargetMachine &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="d4e05c6b0f4f04a6e13045c31301b1c4_a26dab456e12d7a9bfc4c2cb193bcaff"/>
</rt>
</lrf>
</p>
</f>
<f namespace="llvm" name="createR600EmitClauseMarkers" id="4aa57132a070f5f95fc9e8d80588fd61_917ac41e6f2f2a048cbd70c4df5d52c6" file="38" linestart="32" lineend="32" access="none">
<fpt proto="llvm::FunctionPass *">
<pt>
<rt>
<cr id="869eb5281cbe4bbe9c04eddc6bf80c98_c22afda9d189b1a259c3fb00bed37406"/>
</rt>
</pt>
</fpt>
</f>
<f namespace="llvm" name="createR600ClauseMergePass" id="4aa57132a070f5f95fc9e8d80588fd61_b216ff94b0bd331039f54e34bd7c16e9" file="38" linestart="33" lineend="33" access="none">
<fpt proto="llvm::FunctionPass *">
<pt>
<rt>
<cr id="869eb5281cbe4bbe9c04eddc6bf80c98_c22afda9d189b1a259c3fb00bed37406"/>
</rt>
</pt>
</fpt>
<p name="tm" proto="llvm::TargetMachine &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="d4e05c6b0f4f04a6e13045c31301b1c4_a26dab456e12d7a9bfc4c2cb193bcaff"/>
</rt>
</lrf>
</p>
</f>
<f namespace="llvm" name="createR600Packetizer" id="4aa57132a070f5f95fc9e8d80588fd61_2ab5aa9878ddfee41671760856d1ed03" file="38" linestart="34" lineend="34" access="none">
<fpt proto="llvm::FunctionPass *">
<pt>
<rt>
<cr id="869eb5281cbe4bbe9c04eddc6bf80c98_c22afda9d189b1a259c3fb00bed37406"/>
</rt>
</pt>
</fpt>
<p name="tm" proto="llvm::TargetMachine &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="d4e05c6b0f4f04a6e13045c31301b1c4_a26dab456e12d7a9bfc4c2cb193bcaff"/>
</rt>
</lrf>
</p>
</f>
<f namespace="llvm" name="createR600ControlFlowFinalizer" id="4aa57132a070f5f95fc9e8d80588fd61_00d8438d7a3f2e2cd2901381ce1b8837" file="38" linestart="35" lineend="35" access="none">
<fpt proto="llvm::FunctionPass *">
<pt>
<rt>
<cr id="869eb5281cbe4bbe9c04eddc6bf80c98_c22afda9d189b1a259c3fb00bed37406"/>
</rt>
</pt>
</fpt>
<p name="tm" proto="llvm::TargetMachine &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="d4e05c6b0f4f04a6e13045c31301b1c4_a26dab456e12d7a9bfc4c2cb193bcaff"/>
</rt>
</lrf>
</p>
</f>
<f namespace="llvm" name="createAMDGPUCFGStructurizerPass" id="4aa57132a070f5f95fc9e8d80588fd61_8e7093e6b0079385f333b70eb01cd5b2" file="38" linestart="36" lineend="36" access="none">
<fpt proto="llvm::FunctionPass *">
<pt>
<rt>
<cr id="869eb5281cbe4bbe9c04eddc6bf80c98_c22afda9d189b1a259c3fb00bed37406"/>
</rt>
</pt>
</fpt>
</f>
<f namespace="llvm" name="createSITypeRewriter" id="4aa57132a070f5f95fc9e8d80588fd61_06860ff8b1ef04d27cf86300804e90ca" file="38" linestart="39" lineend="39" access="none">
<fpt proto="llvm::FunctionPass *">
<pt>
<rt>
<cr id="869eb5281cbe4bbe9c04eddc6bf80c98_c22afda9d189b1a259c3fb00bed37406"/>
</rt>
</pt>
</fpt>
</f>
<f namespace="llvm" name="createSIAnnotateControlFlowPass" id="4aa57132a070f5f95fc9e8d80588fd61_04dab4fb2af99385cdc329c0ed9d452d" file="38" linestart="40" lineend="40" access="none">
<fpt proto="llvm::FunctionPass *">
<pt>
<rt>
<cr id="869eb5281cbe4bbe9c04eddc6bf80c98_c22afda9d189b1a259c3fb00bed37406"/>
</rt>
</pt>
</fpt>
</f>
<f namespace="llvm" name="createSILowerI1CopiesPass" id="4aa57132a070f5f95fc9e8d80588fd61_4005edce54368efe170b6ccdc3d99730" file="38" linestart="41" lineend="41" access="none">
<fpt proto="llvm::FunctionPass *">
<pt>
<rt>
<cr id="869eb5281cbe4bbe9c04eddc6bf80c98_c22afda9d189b1a259c3fb00bed37406"/>
</rt>
</pt>
</fpt>
</f>
<f namespace="llvm" name="createSIShrinkInstructionsPass" id="4aa57132a070f5f95fc9e8d80588fd61_8c0218436ad469e429d7b910b6db6c62" file="38" linestart="42" lineend="42" access="none">
<fpt proto="llvm::FunctionPass *">
<pt>
<rt>
<cr id="869eb5281cbe4bbe9c04eddc6bf80c98_c22afda9d189b1a259c3fb00bed37406"/>
</rt>
</pt>
</fpt>
</f>
<f namespace="llvm" name="createSILowerControlFlowPass" id="4aa57132a070f5f95fc9e8d80588fd61_d5b1b07adc413287a7984ff552a6eba0" file="38" linestart="43" lineend="43" access="none">
<fpt proto="llvm::FunctionPass *">
<pt>
<rt>
<cr id="869eb5281cbe4bbe9c04eddc6bf80c98_c22afda9d189b1a259c3fb00bed37406"/>
</rt>
</pt>
</fpt>
<p name="tm" proto="llvm::TargetMachine &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="d4e05c6b0f4f04a6e13045c31301b1c4_a26dab456e12d7a9bfc4c2cb193bcaff"/>
</rt>
</lrf>
</p>
</f>
<f namespace="llvm" name="createSIFixSGPRCopiesPass" id="4aa57132a070f5f95fc9e8d80588fd61_3097cf15272bfe25d3f01b068b2985f0" file="38" linestart="44" lineend="44" access="none">
<fpt proto="llvm::FunctionPass *">
<pt>
<rt>
<cr id="869eb5281cbe4bbe9c04eddc6bf80c98_c22afda9d189b1a259c3fb00bed37406"/>
</rt>
</pt>
</fpt>
<p name="tm" proto="llvm::TargetMachine &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="d4e05c6b0f4f04a6e13045c31301b1c4_a26dab456e12d7a9bfc4c2cb193bcaff"/>
</rt>
</lrf>
</p>
</f>
<f namespace="llvm" name="createSIInsertWaits" id="4aa57132a070f5f95fc9e8d80588fd61_2b1ffa4f4935b0d440d1eca17b6bc3e4" file="38" linestart="47" lineend="47" access="none">
<fpt proto="llvm::FunctionPass *">
<pt>
<rt>
<cr id="869eb5281cbe4bbe9c04eddc6bf80c98_c22afda9d189b1a259c3fb00bed37406"/>
</rt>
</pt>
</fpt>
<p name="tm" proto="llvm::TargetMachine &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="d4e05c6b0f4f04a6e13045c31301b1c4_a26dab456e12d7a9bfc4c2cb193bcaff"/>
</rt>
</lrf>
</p>
</f>
<f namespace="llvm" name="createAMDGPUPromoteAlloca" id="4aa57132a070f5f95fc9e8d80588fd61_7c8924339cb14a3b6143c9b6b2c2d7ab" file="38" linestart="53" lineend="53" access="none">
<fpt proto="llvm::FunctionPass *">
<pt>
<rt>
<cr id="869eb5281cbe4bbe9c04eddc6bf80c98_c22afda9d189b1a259c3fb00bed37406"/>
</rt>
</pt>
</fpt>
<p name="ST" proto="const llvm::AMDGPUSubtarget &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="1fa1199557e4f7988cadb59401364979_ccee921ff17fb86771cc7950ec66d7db"/>
</rt>
</QualType>
</lrf>
</p>
</f>
<f namespace="llvm" name="createAMDGPUISelDag" id="4aa57132a070f5f95fc9e8d80588fd61_398f13bd6061152e1a3a9536ce729288" file="38" linestart="55" lineend="55" access="none">
<fpt proto="llvm::FunctionPass *">
<pt>
<rt>
<cr id="869eb5281cbe4bbe9c04eddc6bf80c98_c22afda9d189b1a259c3fb00bed37406"/>
</rt>
</pt>
</fpt>
<p name="tm" proto="llvm::TargetMachine &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="d4e05c6b0f4f04a6e13045c31301b1c4_a26dab456e12d7a9bfc4c2cb193bcaff"/>
</rt>
</lrf>
</p>
</f>
<f namespace="llvm" name="createAMDGPUTargetTransformInfoPass" id="4aa57132a070f5f95fc9e8d80588fd61_667243da64bb86949f8ee2a8450a6328" file="38" linestart="58" lineend="59" access="none">
<fpt proto="llvm::ImmutablePass *">
<pt>
<rt>
<cr id="869eb5281cbe4bbe9c04eddc6bf80c98_2804853088167aaf2137d30cee564d9a"/>
</rt>
</pt>
</fpt>
<p name="TM" proto="const llvm::AMDGPUTargetMachine *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="618d3c3857d2cc2ad610b80ec9b48043_ce37f0d8df989b88fee1f77ad0d2af64"/>
</rt>
</QualType>
</pt>
</p>
</f>
<f namespace="llvm" name="initializeSIFixSGPRLiveRangesPass" id="4aa57132a070f5f95fc9e8d80588fd61_9736855fae7d190d5f84123525350d9e" file="38" linestart="61" lineend="61" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
</p>
</f>
<v namespace="llvm" name="SIFixSGPRLiveRangesID" proto="char &amp;" isRef="true" isLiteral="true" id="4aa57132a070f5f95fc9e8d80588fd61_80adc566f646d51d911adb634b7b38d3" file="38" linestart="62" lineend="62" storage="extern" access2="none">
<lrf>
<bt name="char"/>
</lrf>
</v>
<v namespace="llvm" name="TheAMDGPUTarget" proto="llvm::Target" id="4aa57132a070f5f95fc9e8d80588fd61_cdd13be29e83ce8b98a50532d9b0c808" file="38" linestart="65" lineend="65" storage="extern" access2="none">
<rt>
<cr id="24b645364dfef939b676955407994880_85d396bdb7770902808a18c6f2b3bb61"/>
</rt>
</v>
<f namespace="llvm" name="createBasicTargetTransformInfoPass" id="e9864f37b507319dbba5c806f7b7d57d_9388f66421326c7fff779a80fbca4f6a" file="32" linestart="354" lineend="355" access="none">
<fpt proto="llvm::ImmutablePass *">
<pt>
<rt>
<cr id="869eb5281cbe4bbe9c04eddc6bf80c98_2804853088167aaf2137d30cee564d9a"/>
</rt>
</pt>
</fpt>
<p name="TM" proto="const llvm::TargetMachine *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d4e05c6b0f4f04a6e13045c31301b1c4_a26dab456e12d7a9bfc4c2cb193bcaff"/>
</rt>
</QualType>
</pt>
</p>
</f>
<v namespace="llvm" name="RegisterCoalescerID" proto="char &amp;" isRef="true" isLiteral="true" id="e9864f37b507319dbba5c806f7b7d57d_0898b77d9d24d7ddd12d43dace7948a1" file="32" linestart="416" lineend="416" storage="extern" access2="none">
<lrf>
<bt name="char"/>
</lrf>
</v>
<v namespace="llvm" name="IfConverterID" proto="char &amp;" isRef="true" isLiteral="true" id="e9864f37b507319dbba5c806f7b7d57d_7431e852039a196100e736744c96a1dc" file="32" linestart="497" lineend="497" storage="extern" access2="none">
<lrf>
<bt name="char"/>
</lrf>
</v>
<v namespace="llvm" name="MachineCSEID" proto="char &amp;" isRef="true" isLiteral="true" id="e9864f37b507319dbba5c806f7b7d57d_3d9e6c0b57fbc79652f82af0aa08cc91" file="32" linestart="524" lineend="524" storage="extern" access2="none">
<lrf>
<bt name="char"/>
</lrf>
</v>
<v namespace="llvm" name="FinalizeMachineBundlesID" proto="char &amp;" isRef="true" isLiteral="true" id="e9864f37b507319dbba5c806f7b7d57d_b5f624498be2dd9204be8d76db0d0fd7" file="32" linestart="587" lineend="587" storage="extern" access2="none">
<lrf>
<bt name="char"/>
</lrf>
</v>
</Externals>
