##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for CyBUS_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
		5.2::Critical Path Report for (Clock_1:R vs. Clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 6
Clock: Clock_1       | Frequency: 39.86 MHz  | Target: 0.00 MHz   | 
Clock: CyBUS_CLK     | Frequency: 46.64 MHz  | Target: 24.00 MHz  | 
Clock: CyILO         | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO         | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK  | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT     | N/A                   | Target: 24.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)   Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  -----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1       Clock_1        1e+011           -2147483648  N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     Clock_1        41666.7          20227        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name     Clock to Out  Clock Name:Phase  
------------  ------------  ----------------  
A(0)_PAD      31538         Clock_1:R         
A(0)_PAD      31350         CyBUS_CLK:R       
A_inv(0)_PAD  30072         CyBUS_CLK:R       
A_inv(0)_PAD  30036         Clock_1:R         
B(0)_PAD      31644         Clock_1:R         
B_inv(0)_PAD  30433         Clock_1:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 39.86 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_186_4/q
Path End       : Net_186_5/main_0
Capture Clock  : Net_186_5/clock_0
Path slack     : 99999974910p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000000
- Setup time                                          -3510
--------------------------------------------   ------------ 
End-of-path required time (ps)                  99999996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21580
-------------------------------------   ----- 
End-of-path arrival time (ps)           21580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_4/clock_0                                          macrocell13         0      0  RISE       1

Data path
pin name              model name   delay     AT        slack  edge  Fanout
--------------------  -----------  -----  -----  -----------  ----  ------
Net_186_4/q           macrocell13   1250   1250  99999974910  RISE       1
Net_313_split/main_1  macrocell1    6778   8028  99999974910  RISE       1
Net_313_split/q       macrocell1    3350  11378  99999974910  RISE       1
Net_313/main_4        macrocell7    2884  14262  99999974910  RISE       1
Net_313/q             macrocell7    3350  17612  99999974910  RISE       1
Net_186_5/main_0      macrocell12   3968  21580  99999974910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_5/clock_0                                          macrocell12         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 46.64 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Steps:Sync:ctrl_reg\/control_3
Path End       : Net_186_5/main_0
Capture Clock  : Net_186_5/clock_0
Path slack     : 20227p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#2400000 vs. Clock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17930
-------------------------------------   ----- 
End-of-path arrival time (ps)           17930
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Steps:Sync:ctrl_reg\/busclk                                controlcell1        0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\Steps:Sync:ctrl_reg\/control_3  controlcell1   2050   2050  20227  RISE       1
Net_313_split/main_9             macrocell1     2328   4378  20227  RISE       1
Net_313_split/q                  macrocell1     3350   7728  20227  RISE       1
Net_313/main_4                   macrocell7     2884  10612  20227  RISE       1
Net_313/q                        macrocell7     3350  13962  20227  RISE       1
Net_186_5/main_0                 macrocell12    3968  17930  20227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_5/clock_0                                          macrocell12         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
*********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Steps:Sync:ctrl_reg\/control_3
Path End       : Net_186_5/main_0
Capture Clock  : Net_186_5/clock_0
Path slack     : 20227p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#2400000 vs. Clock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17930
-------------------------------------   ----- 
End-of-path arrival time (ps)           17930
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Steps:Sync:ctrl_reg\/busclk                                controlcell1        0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\Steps:Sync:ctrl_reg\/control_3  controlcell1   2050   2050  20227  RISE       1
Net_313_split/main_9             macrocell1     2328   4378  20227  RISE       1
Net_313_split/q                  macrocell1     3350   7728  20227  RISE       1
Net_313/main_4                   macrocell7     2884  10612  20227  RISE       1
Net_313/q                        macrocell7     3350  13962  20227  RISE       1
Net_186_5/main_0                 macrocell12    3968  17930  20227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_5/clock_0                                          macrocell12         0      0  RISE       1


5.2::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_186_4/q
Path End       : Net_186_5/main_0
Capture Clock  : Net_186_5/clock_0
Path slack     : 99999974910p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000000
- Setup time                                          -3510
--------------------------------------------   ------------ 
End-of-path required time (ps)                  99999996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21580
-------------------------------------   ----- 
End-of-path arrival time (ps)           21580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_4/clock_0                                          macrocell13         0      0  RISE       1

Data path
pin name              model name   delay     AT        slack  edge  Fanout
--------------------  -----------  -----  -----  -----------  ----  ------
Net_186_4/q           macrocell13   1250   1250  99999974910  RISE       1
Net_313_split/main_1  macrocell1    6778   8028  99999974910  RISE       1
Net_313_split/q       macrocell1    3350  11378  99999974910  RISE       1
Net_313/main_4        macrocell7    2884  14262  99999974910  RISE       1
Net_313/q             macrocell7    3350  17612  99999974910  RISE       1
Net_186_5/main_0      macrocell12   3968  21580  99999974910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_5/clock_0                                          macrocell12         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Steps:Sync:ctrl_reg\/control_3
Path End       : Net_186_5/main_0
Capture Clock  : Net_186_5/clock_0
Path slack     : 20227p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#2400000 vs. Clock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17930
-------------------------------------   ----- 
End-of-path arrival time (ps)           17930
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Steps:Sync:ctrl_reg\/busclk                                controlcell1        0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\Steps:Sync:ctrl_reg\/control_3  controlcell1   2050   2050  20227  RISE       1
Net_313_split/main_9             macrocell1     2328   4378  20227  RISE       1
Net_313_split/q                  macrocell1     3350   7728  20227  RISE       1
Net_313/main_4                   macrocell7     2884  10612  20227  RISE       1
Net_313/q                        macrocell7     3350  13962  20227  RISE       1
Net_186_5/main_0                 macrocell12    3968  17930  20227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_5/clock_0                                          macrocell12         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Steps:Sync:ctrl_reg\/control_3
Path End       : Net_186_3/main_0
Capture Clock  : Net_186_3/clock_0
Path slack     : 20227p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#2400000 vs. Clock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17930
-------------------------------------   ----- 
End-of-path arrival time (ps)           17930
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Steps:Sync:ctrl_reg\/busclk                                controlcell1        0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\Steps:Sync:ctrl_reg\/control_3  controlcell1   2050   2050  20227  RISE       1
Net_313_split/main_9             macrocell1     2328   4378  20227  RISE       1
Net_313_split/q                  macrocell1     3350   7728  20227  RISE       1
Net_313/main_4                   macrocell7     2884  10612  20227  RISE       1
Net_313/q                        macrocell7     3350  13962  20227  RISE       1
Net_186_3/main_0                 macrocell14    3968  17930  20227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_3/clock_0                                          macrocell14         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Steps:Sync:ctrl_reg\/control_3
Path End       : Net_186_1/main_0
Capture Clock  : Net_186_1/clock_0
Path slack     : 20227p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#2400000 vs. Clock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17930
-------------------------------------   ----- 
End-of-path arrival time (ps)           17930
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Steps:Sync:ctrl_reg\/busclk                                controlcell1        0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\Steps:Sync:ctrl_reg\/control_3  controlcell1   2050   2050  20227  RISE       1
Net_313_split/main_9             macrocell1     2328   4378  20227  RISE       1
Net_313_split/q                  macrocell1     3350   7728  20227  RISE       1
Net_313/main_4                   macrocell7     2884  10612  20227  RISE       1
Net_313/q                        macrocell7     3350  13962  20227  RISE       1
Net_186_1/main_0                 macrocell16    3968  17930  20227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_1/clock_0                                          macrocell16         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Steps:Sync:ctrl_reg\/control_3
Path End       : Net_186_7/main_0
Capture Clock  : Net_186_7/clock_0
Path slack     : 21133p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#2400000 vs. Clock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17023
-------------------------------------   ----- 
End-of-path arrival time (ps)           17023
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Steps:Sync:ctrl_reg\/busclk                                controlcell1        0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\Steps:Sync:ctrl_reg\/control_3  controlcell1   2050   2050  20227  RISE       1
Net_313_split/main_9             macrocell1     2328   4378  20227  RISE       1
Net_313_split/q                  macrocell1     3350   7728  20227  RISE       1
Net_313/main_4                   macrocell7     2884  10612  20227  RISE       1
Net_313/q                        macrocell7     3350  13962  20227  RISE       1
Net_186_7/main_0                 macrocell10    3061  17023  21133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_7/clock_0                                          macrocell10         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Steps:Sync:ctrl_reg\/control_3
Path End       : Net_186_6/main_0
Capture Clock  : Net_186_6/clock_0
Path slack     : 21133p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#2400000 vs. Clock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17023
-------------------------------------   ----- 
End-of-path arrival time (ps)           17023
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Steps:Sync:ctrl_reg\/busclk                                controlcell1        0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\Steps:Sync:ctrl_reg\/control_3  controlcell1   2050   2050  20227  RISE       1
Net_313_split/main_9             macrocell1     2328   4378  20227  RISE       1
Net_313_split/q                  macrocell1     3350   7728  20227  RISE       1
Net_313/main_4                   macrocell7     2884  10612  20227  RISE       1
Net_313/q                        macrocell7     3350  13962  20227  RISE       1
Net_186_6/main_0                 macrocell11    3061  17023  21133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_6/clock_0                                          macrocell11         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Steps:Sync:ctrl_reg\/control_3
Path End       : Net_186_0/main_0
Capture Clock  : Net_186_0/clock_0
Path slack     : 21133p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#2400000 vs. Clock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17023
-------------------------------------   ----- 
End-of-path arrival time (ps)           17023
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Steps:Sync:ctrl_reg\/busclk                                controlcell1        0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\Steps:Sync:ctrl_reg\/control_3  controlcell1   2050   2050  20227  RISE       1
Net_313_split/main_9             macrocell1     2328   4378  20227  RISE       1
Net_313_split/q                  macrocell1     3350   7728  20227  RISE       1
Net_313/main_4                   macrocell7     2884  10612  20227  RISE       1
Net_313/q                        macrocell7     3350  13962  20227  RISE       1
Net_186_0/main_0                 macrocell17    3061  17023  21133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_0/clock_0                                          macrocell17         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Steps:Sync:ctrl_reg\/control_3
Path End       : Net_20_1/main_1
Capture Clock  : Net_20_1/clock_0
Path slack     : 21134p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#2400000 vs. Clock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17022
-------------------------------------   ----- 
End-of-path arrival time (ps)           17022
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Steps:Sync:ctrl_reg\/busclk                                controlcell1        0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\Steps:Sync:ctrl_reg\/control_3  controlcell1   2050   2050  20227  RISE       1
Net_313_split/main_9             macrocell1     2328   4378  20227  RISE       1
Net_313_split/q                  macrocell1     3350   7728  20227  RISE       1
Net_313/main_4                   macrocell7     2884  10612  20227  RISE       1
Net_313/q                        macrocell7     3350  13962  20227  RISE       1
Net_20_1/main_1                  macrocell8     3060  17022  21134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_20_1/clock_0                                           macrocell8          0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Steps:Sync:ctrl_reg\/control_3
Path End       : Net_20_0/main_1
Capture Clock  : Net_20_0/clock_0
Path slack     : 21134p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#2400000 vs. Clock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17022
-------------------------------------   ----- 
End-of-path arrival time (ps)           17022
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Steps:Sync:ctrl_reg\/busclk                                controlcell1        0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\Steps:Sync:ctrl_reg\/control_3  controlcell1   2050   2050  20227  RISE       1
Net_313_split/main_9             macrocell1     2328   4378  20227  RISE       1
Net_313_split/q                  macrocell1     3350   7728  20227  RISE       1
Net_313/main_4                   macrocell7     2884  10612  20227  RISE       1
Net_313/q                        macrocell7     3350  13962  20227  RISE       1
Net_20_0/main_1                  macrocell9     3060  17022  21134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_20_0/clock_0                                           macrocell9          0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Steps:Sync:ctrl_reg\/control_3
Path End       : Net_186_4/main_0
Capture Clock  : Net_186_4/clock_0
Path slack     : 21260p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#2400000 vs. Clock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16897
-------------------------------------   ----- 
End-of-path arrival time (ps)           16897
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Steps:Sync:ctrl_reg\/busclk                                controlcell1        0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\Steps:Sync:ctrl_reg\/control_3  controlcell1   2050   2050  20227  RISE       1
Net_313_split/main_9             macrocell1     2328   4378  20227  RISE       1
Net_313_split/q                  macrocell1     3350   7728  20227  RISE       1
Net_313/main_4                   macrocell7     2884  10612  20227  RISE       1
Net_313/q                        macrocell7     3350  13962  20227  RISE       1
Net_186_4/main_0                 macrocell13    2935  16897  21260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_4/clock_0                                          macrocell13         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Steps:Sync:ctrl_reg\/control_3
Path End       : Net_186_2/main_0
Capture Clock  : Net_186_2/clock_0
Path slack     : 21260p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#2400000 vs. Clock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16897
-------------------------------------   ----- 
End-of-path arrival time (ps)           16897
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Steps:Sync:ctrl_reg\/busclk                                controlcell1        0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\Steps:Sync:ctrl_reg\/control_3  controlcell1   2050   2050  20227  RISE       1
Net_313_split/main_9             macrocell1     2328   4378  20227  RISE       1
Net_313_split/q                  macrocell1     3350   7728  20227  RISE       1
Net_313/main_4                   macrocell7     2884  10612  20227  RISE       1
Net_313/q                        macrocell7     3350  13962  20227  RISE       1
Net_186_2/main_0                 macrocell15    2935  16897  21260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_2/clock_0                                          macrocell15         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Stepper_control:Sync:ctrl_reg\/control_0
Path End       : Net_186_5/main_1
Capture Clock  : Net_186_5/clock_0
Path slack     : 32534p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#2400000 vs. Clock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5622
-------------------------------------   ---- 
End-of-path arrival time (ps)           5622
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Stepper_control:Sync:ctrl_reg\/busclk                      controlcell2        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\Stepper_control:Sync:ctrl_reg\/control_0  controlcell2   2050   2050  32534  RISE       1
Net_186_5/main_1                           macrocell12    3572   5622  32534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_5/clock_0                                          macrocell12         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Stepper_control:Sync:ctrl_reg\/control_0
Path End       : Net_186_3/main_1
Capture Clock  : Net_186_3/clock_0
Path slack     : 32534p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#2400000 vs. Clock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5622
-------------------------------------   ---- 
End-of-path arrival time (ps)           5622
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Stepper_control:Sync:ctrl_reg\/busclk                      controlcell2        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\Stepper_control:Sync:ctrl_reg\/control_0  controlcell2   2050   2050  32534  RISE       1
Net_186_3/main_1                           macrocell14    3572   5622  32534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_3/clock_0                                          macrocell14         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Stepper_control:Sync:ctrl_reg\/control_0
Path End       : Net_186_1/main_1
Capture Clock  : Net_186_1/clock_0
Path slack     : 32534p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#2400000 vs. Clock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5622
-------------------------------------   ---- 
End-of-path arrival time (ps)           5622
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Stepper_control:Sync:ctrl_reg\/busclk                      controlcell2        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\Stepper_control:Sync:ctrl_reg\/control_0  controlcell2   2050   2050  32534  RISE       1
Net_186_1/main_1                           macrocell16    3572   5622  32534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_1/clock_0                                          macrocell16         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Stepper_control:Sync:ctrl_reg\/control_0
Path End       : Net_186_4/main_1
Capture Clock  : Net_186_4/clock_0
Path slack     : 33178p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#2400000 vs. Clock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4979
-------------------------------------   ---- 
End-of-path arrival time (ps)           4979
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Stepper_control:Sync:ctrl_reg\/busclk                      controlcell2        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\Stepper_control:Sync:ctrl_reg\/control_0  controlcell2   2050   2050  32534  RISE       1
Net_186_4/main_1                           macrocell13    2929   4979  33178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_4/clock_0                                          macrocell13         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Stepper_control:Sync:ctrl_reg\/control_0
Path End       : Net_186_2/main_1
Capture Clock  : Net_186_2/clock_0
Path slack     : 33178p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#2400000 vs. Clock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4979
-------------------------------------   ---- 
End-of-path arrival time (ps)           4979
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Stepper_control:Sync:ctrl_reg\/busclk                      controlcell2        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\Stepper_control:Sync:ctrl_reg\/control_0  controlcell2   2050   2050  32534  RISE       1
Net_186_2/main_1                           macrocell15    2929   4979  33178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_2/clock_0                                          macrocell15         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Stepper_control:Sync:ctrl_reg\/control_0
Path End       : Net_186_7/main_2
Capture Clock  : Net_186_7/clock_0
Path slack     : 33187p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#2400000 vs. Clock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4970
-------------------------------------   ---- 
End-of-path arrival time (ps)           4970
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Stepper_control:Sync:ctrl_reg\/busclk                      controlcell2        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\Stepper_control:Sync:ctrl_reg\/control_0  controlcell2   2050   2050  32534  RISE       1
Net_186_7/main_2                           macrocell10    2920   4970  33187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_7/clock_0                                          macrocell10         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Stepper_control:Sync:ctrl_reg\/control_0
Path End       : Net_186_6/main_1
Capture Clock  : Net_186_6/clock_0
Path slack     : 33187p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#2400000 vs. Clock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4970
-------------------------------------   ---- 
End-of-path arrival time (ps)           4970
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Stepper_control:Sync:ctrl_reg\/busclk                      controlcell2        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\Stepper_control:Sync:ctrl_reg\/control_0  controlcell2   2050   2050  32534  RISE       1
Net_186_6/main_1                           macrocell11    2920   4970  33187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_6/clock_0                                          macrocell11         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Stepper_control:Sync:ctrl_reg\/control_0
Path End       : Net_186_0/main_1
Capture Clock  : Net_186_0/clock_0
Path slack     : 33187p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#2400000 vs. Clock_1:R#2)   41667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4970
-------------------------------------   ---- 
End-of-path arrival time (ps)           4970
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Stepper_control:Sync:ctrl_reg\/busclk                      controlcell2        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\Stepper_control:Sync:ctrl_reg\/control_0  controlcell2   2050   2050  32534  RISE       1
Net_186_0/main_1                           macrocell17    2920   4970  33187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_0/clock_0                                          macrocell17         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_20_1/q
Path End       : Net_186_5/clk_en
Capture Clock  : Net_186_5/clock_0
Path slack     : 99999987052p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000000
- Setup time                                          -2100
--------------------------------------------   ------------ 
End-of-path required time (ps)                  99999997900

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10848
-------------------------------------   ----- 
End-of-path arrival time (ps)           10848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_20_1/clock_0                                           macrocell8          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_20_1/q        macrocell8    1250   1250  99999987052  RISE       1
Net_138/main_0    macrocell6    3069   4319  99999987052  RISE       1
Net_138/q         macrocell6    3350   7669  99999987052  RISE       1
Net_186_5/clk_en  macrocell12   3180  10848  99999987052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_5/clock_0                                          macrocell12         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_20_1/q
Path End       : Net_186_3/clk_en
Capture Clock  : Net_186_3/clock_0
Path slack     : 99999987052p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000000
- Setup time                                          -2100
--------------------------------------------   ------------ 
End-of-path required time (ps)                  99999997900

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10848
-------------------------------------   ----- 
End-of-path arrival time (ps)           10848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_20_1/clock_0                                           macrocell8          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_20_1/q        macrocell8    1250   1250  99999987052  RISE       1
Net_138/main_0    macrocell6    3069   4319  99999987052  RISE       1
Net_138/q         macrocell6    3350   7669  99999987052  RISE       1
Net_186_3/clk_en  macrocell14   3180  10848  99999987052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_3/clock_0                                          macrocell14         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_20_1/q
Path End       : Net_186_1/clk_en
Capture Clock  : Net_186_1/clock_0
Path slack     : 99999987052p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000000
- Setup time                                          -2100
--------------------------------------------   ------------ 
End-of-path required time (ps)                  99999997900

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10848
-------------------------------------   ----- 
End-of-path arrival time (ps)           10848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_20_1/clock_0                                           macrocell8          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_20_1/q        macrocell8    1250   1250  99999987052  RISE       1
Net_138/main_0    macrocell6    3069   4319  99999987052  RISE       1
Net_138/q         macrocell6    3350   7669  99999987052  RISE       1
Net_186_1/clk_en  macrocell16   3180  10848  99999987052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_1/clock_0                                          macrocell16         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_186_5/q
Path End       : Net_186_7/main_4
Capture Clock  : Net_186_7/clock_0
Path slack     : 99999987667p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000000
- Setup time                                          -3510
--------------------------------------------   ------------ 
End-of-path required time (ps)                  99999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8823
-------------------------------------   ---- 
End-of-path arrival time (ps)           8823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_5/clock_0                                          macrocell12         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_186_5/q       macrocell12   1250   1250  99999976599  RISE       1
Net_186_7/main_4  macrocell10   7573   8823  99999987667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_7/clock_0                                          macrocell10         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_186_5/q
Path End       : Net_186_6/main_3
Capture Clock  : Net_186_6/clock_0
Path slack     : 99999987667p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000000
- Setup time                                          -3510
--------------------------------------------   ------------ 
End-of-path required time (ps)                  99999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8823
-------------------------------------   ---- 
End-of-path arrival time (ps)           8823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_5/clock_0                                          macrocell12         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_186_5/q       macrocell12   1250   1250  99999976599  RISE       1
Net_186_6/main_3  macrocell11   7573   8823  99999987667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_6/clock_0                                          macrocell11         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_186_4/q
Path End       : Net_186_5/main_3
Capture Clock  : Net_186_5/clock_0
Path slack     : 99999987886p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000000
- Setup time                                          -3510
--------------------------------------------   ------------ 
End-of-path required time (ps)                  99999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8604
-------------------------------------   ---- 
End-of-path arrival time (ps)           8604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_4/clock_0                                          macrocell13         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_186_4/q       macrocell13   1250   1250  99999974910  RISE       1
Net_186_5/main_3  macrocell12   7354   8604  99999987886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_5/clock_0                                          macrocell12         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_20_1/q
Path End       : Net_186_7/clk_en
Capture Clock  : Net_186_7/clock_0
Path slack     : 99999987914p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000000
- Setup time                                          -2100
--------------------------------------------   ------------ 
End-of-path required time (ps)                  99999997900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9986
-------------------------------------   ---- 
End-of-path arrival time (ps)           9986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_20_1/clock_0                                           macrocell8          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_20_1/q        macrocell8    1250   1250  99999987052  RISE       1
Net_138/main_0    macrocell6    3069   4319  99999987052  RISE       1
Net_138/q         macrocell6    3350   7669  99999987052  RISE       1
Net_186_7/clk_en  macrocell10   2317   9986  99999987914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_7/clock_0                                          macrocell10         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_20_1/q
Path End       : Net_186_6/clk_en
Capture Clock  : Net_186_6/clock_0
Path slack     : 99999987914p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000000
- Setup time                                          -2100
--------------------------------------------   ------------ 
End-of-path required time (ps)                  99999997900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9986
-------------------------------------   ---- 
End-of-path arrival time (ps)           9986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_20_1/clock_0                                           macrocell8          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_20_1/q        macrocell8    1250   1250  99999987052  RISE       1
Net_138/main_0    macrocell6    3069   4319  99999987052  RISE       1
Net_138/q         macrocell6    3350   7669  99999987052  RISE       1
Net_186_6/clk_en  macrocell11   2317   9986  99999987914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_6/clock_0                                          macrocell11         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_20_1/q
Path End       : Net_186_4/clk_en
Capture Clock  : Net_186_4/clock_0
Path slack     : 99999987914p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000000
- Setup time                                          -2100
--------------------------------------------   ------------ 
End-of-path required time (ps)                  99999997900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9986
-------------------------------------   ---- 
End-of-path arrival time (ps)           9986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_20_1/clock_0                                           macrocell8          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_20_1/q        macrocell8    1250   1250  99999987052  RISE       1
Net_138/main_0    macrocell6    3069   4319  99999987052  RISE       1
Net_138/q         macrocell6    3350   7669  99999987052  RISE       1
Net_186_4/clk_en  macrocell13   2317   9986  99999987914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_4/clock_0                                          macrocell13         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_20_1/q
Path End       : Net_186_2/clk_en
Capture Clock  : Net_186_2/clock_0
Path slack     : 99999987914p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000000
- Setup time                                          -2100
--------------------------------------------   ------------ 
End-of-path required time (ps)                  99999997900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9986
-------------------------------------   ---- 
End-of-path arrival time (ps)           9986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_20_1/clock_0                                           macrocell8          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_20_1/q        macrocell8    1250   1250  99999987052  RISE       1
Net_138/main_0    macrocell6    3069   4319  99999987052  RISE       1
Net_138/q         macrocell6    3350   7669  99999987052  RISE       1
Net_186_2/clk_en  macrocell15   2317   9986  99999987914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_2/clock_0                                          macrocell15         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_20_1/q
Path End       : Net_186_0/clk_en
Capture Clock  : Net_186_0/clock_0
Path slack     : 99999987914p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000000
- Setup time                                          -2100
--------------------------------------------   ------------ 
End-of-path required time (ps)                  99999997900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9986
-------------------------------------   ---- 
End-of-path arrival time (ps)           9986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_20_1/clock_0                                           macrocell8          0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_20_1/q        macrocell8    1250   1250  99999987052  RISE       1
Net_138/main_0    macrocell6    3069   4319  99999987052  RISE       1
Net_138/q         macrocell6    3350   7669  99999987052  RISE       1
Net_186_0/clk_en  macrocell17   2317   9986  99999987914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_0/clock_0                                          macrocell17         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_186_5/q
Path End       : Net_186_5/main_2
Capture Clock  : Net_186_5/clock_0
Path slack     : 99999988471p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000000
- Setup time                                          -3510
--------------------------------------------   ------------ 
End-of-path required time (ps)                  99999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8019
-------------------------------------   ---- 
End-of-path arrival time (ps)           8019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_5/clock_0                                          macrocell12         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_186_5/q       macrocell12   1250   1250  99999976599  RISE       1
Net_186_5/main_2  macrocell12   6769   8019  99999988471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_5/clock_0                                          macrocell12         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_186_4/q
Path End       : Net_186_4/main_2
Capture Clock  : Net_186_4/clock_0
Path slack     : 99999988844p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000000
- Setup time                                          -3510
--------------------------------------------   ------------ 
End-of-path required time (ps)                  99999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7646
-------------------------------------   ---- 
End-of-path arrival time (ps)           7646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_4/clock_0                                          macrocell13         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_186_4/q       macrocell13   1250   1250  99999974910  RISE       1
Net_186_4/main_2  macrocell13   6396   7646  99999988844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_4/clock_0                                          macrocell13         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_186_0/q
Path End       : Net_186_7/main_9
Capture Clock  : Net_186_7/clock_0
Path slack     : 99999989578p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000000
- Setup time                                          -3510
--------------------------------------------   ------------ 
End-of-path required time (ps)                  99999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6912
-------------------------------------   ---- 
End-of-path arrival time (ps)           6912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_0/clock_0                                          macrocell17         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_186_0/q       macrocell17   1250   1250  99999977512  RISE       1
Net_186_7/main_9  macrocell10   5662   6912  99999989578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_7/clock_0                                          macrocell10         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_186_0/q
Path End       : Net_186_6/main_8
Capture Clock  : Net_186_6/clock_0
Path slack     : 99999989578p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000000
- Setup time                                          -3510
--------------------------------------------   ------------ 
End-of-path required time (ps)                  99999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6912
-------------------------------------   ---- 
End-of-path arrival time (ps)           6912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_0/clock_0                                          macrocell17         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_186_0/q       macrocell17   1250   1250  99999977512  RISE       1
Net_186_6/main_8  macrocell11   5662   6912  99999989578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_6/clock_0                                          macrocell11         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_186_0/q
Path End       : Net_186_0/main_2
Capture Clock  : Net_186_0/clock_0
Path slack     : 99999989578p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000000
- Setup time                                          -3510
--------------------------------------------   ------------ 
End-of-path required time (ps)                  99999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6912
-------------------------------------   ---- 
End-of-path arrival time (ps)           6912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_0/clock_0                                          macrocell17         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_186_0/q       macrocell17   1250   1250  99999977512  RISE       1
Net_186_0/main_2  macrocell17   5662   6912  99999989578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_0/clock_0                                          macrocell17         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_186_3/q
Path End       : Net_186_7/main_6
Capture Clock  : Net_186_7/clock_0
Path slack     : 99999990239p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000000
- Setup time                                          -3510
--------------------------------------------   ------------ 
End-of-path required time (ps)                  99999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6251
-------------------------------------   ---- 
End-of-path arrival time (ps)           6251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_3/clock_0                                          macrocell14         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_186_3/q       macrocell14   1250   1250  99999978183  RISE       1
Net_186_7/main_6  macrocell10   5001   6251  99999990239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_7/clock_0                                          macrocell10         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_186_3/q
Path End       : Net_186_6/main_5
Capture Clock  : Net_186_6/clock_0
Path slack     : 99999990239p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000000
- Setup time                                          -3510
--------------------------------------------   ------------ 
End-of-path required time (ps)                  99999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6251
-------------------------------------   ---- 
End-of-path arrival time (ps)           6251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_3/clock_0                                          macrocell14         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_186_3/q       macrocell14   1250   1250  99999978183  RISE       1
Net_186_6/main_5  macrocell11   5001   6251  99999990239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_6/clock_0                                          macrocell11         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_186_3/q
Path End       : Net_186_4/main_3
Capture Clock  : Net_186_4/clock_0
Path slack     : 99999990255p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000000
- Setup time                                          -3510
--------------------------------------------   ------------ 
End-of-path required time (ps)                  99999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6235
-------------------------------------   ---- 
End-of-path arrival time (ps)           6235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_3/clock_0                                          macrocell14         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_186_3/q       macrocell14   1250   1250  99999978183  RISE       1
Net_186_4/main_3  macrocell13   4985   6235  99999990255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_4/clock_0                                          macrocell13         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_186_0/q
Path End       : Net_186_5/main_7
Capture Clock  : Net_186_5/clock_0
Path slack     : 99999990492p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000000
- Setup time                                          -3510
--------------------------------------------   ------------ 
End-of-path required time (ps)                  99999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5998
-------------------------------------   ---- 
End-of-path arrival time (ps)           5998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_0/clock_0                                          macrocell17         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_186_0/q       macrocell17   1250   1250  99999977512  RISE       1
Net_186_5/main_7  macrocell12   4748   5998  99999990492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_5/clock_0                                          macrocell12         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_186_0/q
Path End       : Net_186_3/main_5
Capture Clock  : Net_186_3/clock_0
Path slack     : 99999990492p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000000
- Setup time                                          -3510
--------------------------------------------   ------------ 
End-of-path required time (ps)                  99999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5998
-------------------------------------   ---- 
End-of-path arrival time (ps)           5998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_0/clock_0                                          macrocell17         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_186_0/q       macrocell17   1250   1250  99999977512  RISE       1
Net_186_3/main_5  macrocell14   4748   5998  99999990492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_3/clock_0                                          macrocell14         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_186_0/q
Path End       : Net_186_1/main_3
Capture Clock  : Net_186_1/clock_0
Path slack     : 99999990492p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000000
- Setup time                                          -3510
--------------------------------------------   ------------ 
End-of-path required time (ps)                  99999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5998
-------------------------------------   ---- 
End-of-path arrival time (ps)           5998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_0/clock_0                                          macrocell17         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_186_0/q       macrocell17   1250   1250  99999977512  RISE       1
Net_186_1/main_3  macrocell16   4748   5998  99999990492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_1/clock_0                                          macrocell16         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_186_4/q
Path End       : Net_186_7/main_5
Capture Clock  : Net_186_7/clock_0
Path slack     : 99999991339p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000000
- Setup time                                          -3510
--------------------------------------------   ------------ 
End-of-path required time (ps)                  99999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5151
-------------------------------------   ---- 
End-of-path arrival time (ps)           5151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_4/clock_0                                          macrocell13         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_186_4/q       macrocell13   1250   1250  99999974910  RISE       1
Net_186_7/main_5  macrocell10   3901   5151  99999991339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_7/clock_0                                          macrocell10         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_186_4/q
Path End       : Net_186_6/main_4
Capture Clock  : Net_186_6/clock_0
Path slack     : 99999991339p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000000
- Setup time                                          -3510
--------------------------------------------   ------------ 
End-of-path required time (ps)                  99999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5151
-------------------------------------   ---- 
End-of-path arrival time (ps)           5151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_4/clock_0                                          macrocell13         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_186_4/q       macrocell13   1250   1250  99999974910  RISE       1
Net_186_6/main_4  macrocell11   3901   5151  99999991339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_6/clock_0                                          macrocell11         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_186_2/q
Path End       : Net_186_5/main_5
Capture Clock  : Net_186_5/clock_0
Path slack     : 99999991533p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000000
- Setup time                                          -3510
--------------------------------------------   ------------ 
End-of-path required time (ps)                  99999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4957
-------------------------------------   ---- 
End-of-path arrival time (ps)           4957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_2/clock_0                                          macrocell15         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_186_2/q       macrocell15   1250   1250  99999977969  RISE       1
Net_186_5/main_5  macrocell12   3707   4957  99999991533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_5/clock_0                                          macrocell12         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_186_2/q
Path End       : Net_186_3/main_3
Capture Clock  : Net_186_3/clock_0
Path slack     : 99999991533p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000000
- Setup time                                          -3510
--------------------------------------------   ------------ 
End-of-path required time (ps)                  99999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4957
-------------------------------------   ---- 
End-of-path arrival time (ps)           4957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_2/clock_0                                          macrocell15         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_186_2/q       macrocell15   1250   1250  99999977969  RISE       1
Net_186_3/main_3  macrocell14   3707   4957  99999991533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_3/clock_0                                          macrocell14         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_186_1/q
Path End       : Net_186_7/main_8
Capture Clock  : Net_186_7/clock_0
Path slack     : 99999991542p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000000
- Setup time                                          -3510
--------------------------------------------   ------------ 
End-of-path required time (ps)                  99999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4948
-------------------------------------   ---- 
End-of-path arrival time (ps)           4948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_1/clock_0                                          macrocell16         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_186_1/q       macrocell16   1250   1250  99999979072  RISE       1
Net_186_7/main_8  macrocell10   3698   4948  99999991542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_7/clock_0                                          macrocell10         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_186_1/q
Path End       : Net_186_6/main_7
Capture Clock  : Net_186_6/clock_0
Path slack     : 99999991542p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000000
- Setup time                                          -3510
--------------------------------------------   ------------ 
End-of-path required time (ps)                  99999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4948
-------------------------------------   ---- 
End-of-path arrival time (ps)           4948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_1/clock_0                                          macrocell16         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_186_1/q       macrocell16   1250   1250  99999979072  RISE       1
Net_186_6/main_7  macrocell11   3698   4948  99999991542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_6/clock_0                                          macrocell11         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_186_1/q
Path End       : Net_186_4/main_5
Capture Clock  : Net_186_4/clock_0
Path slack     : 99999991557p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000000
- Setup time                                          -3510
--------------------------------------------   ------------ 
End-of-path required time (ps)                  99999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4933
-------------------------------------   ---- 
End-of-path arrival time (ps)           4933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_1/clock_0                                          macrocell16         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_186_1/q       macrocell16   1250   1250  99999979072  RISE       1
Net_186_4/main_5  macrocell13   3683   4933  99999991557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_4/clock_0                                          macrocell13         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_186_1/q
Path End       : Net_186_2/main_3
Capture Clock  : Net_186_2/clock_0
Path slack     : 99999991557p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000000
- Setup time                                          -3510
--------------------------------------------   ------------ 
End-of-path required time (ps)                  99999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4933
-------------------------------------   ---- 
End-of-path arrival time (ps)           4933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_1/clock_0                                          macrocell16         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_186_1/q       macrocell16   1250   1250  99999979072  RISE       1
Net_186_2/main_3  macrocell15   3683   4933  99999991557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_2/clock_0                                          macrocell15         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_186_3/q
Path End       : Net_186_5/main_4
Capture Clock  : Net_186_5/clock_0
Path slack     : 99999992016p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000000
- Setup time                                          -3510
--------------------------------------------   ------------ 
End-of-path required time (ps)                  99999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4474
-------------------------------------   ---- 
End-of-path arrival time (ps)           4474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_3/clock_0                                          macrocell14         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_186_3/q       macrocell14   1250   1250  99999978183  RISE       1
Net_186_5/main_4  macrocell12   3224   4474  99999992016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_5/clock_0                                          macrocell12         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_186_3/q
Path End       : Net_186_3/main_2
Capture Clock  : Net_186_3/clock_0
Path slack     : 99999992016p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000000
- Setup time                                          -3510
--------------------------------------------   ------------ 
End-of-path required time (ps)                  99999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4474
-------------------------------------   ---- 
End-of-path arrival time (ps)           4474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_3/clock_0                                          macrocell14         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_186_3/q       macrocell14   1250   1250  99999978183  RISE       1
Net_186_3/main_2  macrocell14   3224   4474  99999992016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_3/clock_0                                          macrocell14         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_20_1/q
Path End       : Net_20_1/main_0
Capture Clock  : Net_20_1/clock_0
Path slack     : 99999992293p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000000
- Setup time                                          -3510
--------------------------------------------   ------------ 
End-of-path required time (ps)                  99999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4197
-------------------------------------   ---- 
End-of-path arrival time (ps)           4197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_20_1/clock_0                                           macrocell8          0      0  RISE       1

Data path
pin name         model name   delay     AT        slack  edge  Fanout
---------------  -----------  -----  -----  -----------  ----  ------
Net_20_1/q       macrocell8    1250   1250  99999987052  RISE       1
Net_20_1/main_0  macrocell8    2947   4197  99999992293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_20_1/clock_0                                           macrocell8          0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_20_1/q
Path End       : Net_20_0/main_0
Capture Clock  : Net_20_0/clock_0
Path slack     : 99999992293p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000000
- Setup time                                          -3510
--------------------------------------------   ------------ 
End-of-path required time (ps)                  99999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4197
-------------------------------------   ---- 
End-of-path arrival time (ps)           4197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_20_1/clock_0                                           macrocell8          0      0  RISE       1

Data path
pin name         model name   delay     AT        slack  edge  Fanout
---------------  -----------  -----  -----  -----------  ----  ------
Net_20_1/q       macrocell8    1250   1250  99999987052  RISE       1
Net_20_0/main_0  macrocell9    2947   4197  99999992293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_20_0/clock_0                                           macrocell9          0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_20_0/q
Path End       : Net_20_1/main_2
Capture Clock  : Net_20_1/clock_0
Path slack     : 99999992319p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000000
- Setup time                                          -3510
--------------------------------------------   ------------ 
End-of-path required time (ps)                  99999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4171
-------------------------------------   ---- 
End-of-path arrival time (ps)           4171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_20_0/clock_0                                           macrocell9          0      0  RISE       1

Data path
pin name         model name   delay     AT        slack  edge  Fanout
---------------  -----------  -----  -----  -----------  ----  ------
Net_20_0/q       macrocell9    1250   1250  99999987202  RISE       1
Net_20_1/main_2  macrocell8    2921   4171  99999992319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_20_1/clock_0                                           macrocell8          0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_20_0/q
Path End       : Net_20_0/main_2
Capture Clock  : Net_20_0/clock_0
Path slack     : 99999992319p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000000
- Setup time                                          -3510
--------------------------------------------   ------------ 
End-of-path required time (ps)                  99999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4171
-------------------------------------   ---- 
End-of-path arrival time (ps)           4171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_20_0/clock_0                                           macrocell9          0      0  RISE       1

Data path
pin name         model name   delay     AT        slack  edge  Fanout
---------------  -----------  -----  -----  -----------  ----  ------
Net_20_0/q       macrocell9    1250   1250  99999987202  RISE       1
Net_20_0/main_2  macrocell9    2921   4171  99999992319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_20_0/clock_0                                           macrocell9          0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_186_6/q
Path End       : Net_186_7/main_3
Capture Clock  : Net_186_7/clock_0
Path slack     : 99999992432p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000000
- Setup time                                          -3510
--------------------------------------------   ------------ 
End-of-path required time (ps)                  99999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4058
-------------------------------------   ---- 
End-of-path arrival time (ps)           4058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_6/clock_0                                          macrocell11         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_186_6/q       macrocell11   1250   1250  99999985115  RISE       1
Net_186_7/main_3  macrocell10   2808   4058  99999992432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_7/clock_0                                          macrocell10         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_186_6/q
Path End       : Net_186_6/main_2
Capture Clock  : Net_186_6/clock_0
Path slack     : 99999992432p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000000
- Setup time                                          -3510
--------------------------------------------   ------------ 
End-of-path required time (ps)                  99999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4058
-------------------------------------   ---- 
End-of-path arrival time (ps)           4058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_6/clock_0                                          macrocell11         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_186_6/q       macrocell11   1250   1250  99999985115  RISE       1
Net_186_6/main_2  macrocell11   2808   4058  99999992432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_6/clock_0                                          macrocell11         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_186_7/q
Path End       : Net_186_7/main_1
Capture Clock  : Net_186_7/clock_0
Path slack     : 99999992472p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000000
- Setup time                                          -3510
--------------------------------------------   ------------ 
End-of-path required time (ps)                  99999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_7/clock_0                                          macrocell10         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_186_7/q       macrocell10   1250   1250  99999985131  RISE       1
Net_186_7/main_1  macrocell10   2768   4018  99999992472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_7/clock_0                                          macrocell10         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_186_2/q
Path End       : Net_186_7/main_7
Capture Clock  : Net_186_7/clock_0
Path slack     : 99999992619p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000000
- Setup time                                          -3510
--------------------------------------------   ------------ 
End-of-path required time (ps)                  99999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3871
-------------------------------------   ---- 
End-of-path arrival time (ps)           3871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_2/clock_0                                          macrocell15         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_186_2/q       macrocell15   1250   1250  99999977969  RISE       1
Net_186_7/main_7  macrocell10   2621   3871  99999992619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_7/clock_0                                          macrocell10         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_186_2/q
Path End       : Net_186_6/main_6
Capture Clock  : Net_186_6/clock_0
Path slack     : 99999992619p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000000
- Setup time                                          -3510
--------------------------------------------   ------------ 
End-of-path required time (ps)                  99999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3871
-------------------------------------   ---- 
End-of-path arrival time (ps)           3871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_2/clock_0                                          macrocell15         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_186_2/q       macrocell15   1250   1250  99999977969  RISE       1
Net_186_6/main_6  macrocell11   2621   3871  99999992619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_6/clock_0                                          macrocell11         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_186_2/q
Path End       : Net_186_4/main_4
Capture Clock  : Net_186_4/clock_0
Path slack     : 99999992622p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000000
- Setup time                                          -3510
--------------------------------------------   ------------ 
End-of-path required time (ps)                  99999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_2/clock_0                                          macrocell15         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_186_2/q       macrocell15   1250   1250  99999977969  RISE       1
Net_186_4/main_4  macrocell13   2618   3868  99999992622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_4/clock_0                                          macrocell13         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_186_2/q
Path End       : Net_186_2/main_2
Capture Clock  : Net_186_2/clock_0
Path slack     : 99999992622p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000000
- Setup time                                          -3510
--------------------------------------------   ------------ 
End-of-path required time (ps)                  99999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_2/clock_0                                          macrocell15         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_186_2/q       macrocell15   1250   1250  99999977969  RISE       1
Net_186_2/main_2  macrocell15   2618   3868  99999992622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_2/clock_0                                          macrocell15         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_186_1/q
Path End       : Net_186_5/main_6
Capture Clock  : Net_186_5/clock_0
Path slack     : 99999992622p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000000
- Setup time                                          -3510
--------------------------------------------   ------------ 
End-of-path required time (ps)                  99999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_1/clock_0                                          macrocell16         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_186_1/q       macrocell16   1250   1250  99999979072  RISE       1
Net_186_5/main_6  macrocell12   2618   3868  99999992622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_5/clock_0                                          macrocell12         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_186_1/q
Path End       : Net_186_3/main_4
Capture Clock  : Net_186_3/clock_0
Path slack     : 99999992622p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000000
- Setup time                                          -3510
--------------------------------------------   ------------ 
End-of-path required time (ps)                  99999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_1/clock_0                                          macrocell16         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_186_1/q       macrocell16   1250   1250  99999979072  RISE       1
Net_186_3/main_4  macrocell14   2618   3868  99999992622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_3/clock_0                                          macrocell14         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_186_1/q
Path End       : Net_186_1/main_2
Capture Clock  : Net_186_1/clock_0
Path slack     : 99999992622p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000000
- Setup time                                          -3510
--------------------------------------------   ------------ 
End-of-path required time (ps)                  99999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_1/clock_0                                          macrocell16         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_186_1/q       macrocell16   1250   1250  99999979072  RISE       1
Net_186_1/main_2  macrocell16   2618   3868  99999992622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_1/clock_0                                          macrocell16         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_186_0/q
Path End       : Net_186_4/main_6
Capture Clock  : Net_186_4/clock_0
Path slack     : 99999992947p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000000
- Setup time                                          -3510
--------------------------------------------   ------------ 
End-of-path required time (ps)                  99999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_0/clock_0                                          macrocell17         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_186_0/q       macrocell17   1250   1250  99999977512  RISE       1
Net_186_4/main_6  macrocell13   2293   3543  99999992947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_4/clock_0                                          macrocell13         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_186_0/q
Path End       : Net_186_2/main_4
Capture Clock  : Net_186_2/clock_0
Path slack     : 99999992947p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   100000000000
- Setup time                                          -3510
--------------------------------------------   ------------ 
End-of-path required time (ps)                  99999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_0/clock_0                                          macrocell17         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_186_0/q       macrocell17   1250   1250  99999977512  RISE       1
Net_186_2/main_4  macrocell15   2293   3543  99999992947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_186_2/clock_0                                          macrocell15         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

