-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity weight_loader is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    weight_in_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    weight_in_TVALID : IN STD_LOGIC;
    weight_in_TREADY : OUT STD_LOGIC;
    weight_in_TLAST : IN STD_LOGIC;
    data_in_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    data_in_TVALID : IN STD_LOGIC;
    data_in_TREADY : OUT STD_LOGIC;
    data_in_TLAST : IN STD_LOGIC;
    cosines_0_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    cosines_0_ce0 : OUT STD_LOGIC;
    cosines_0_we0 : OUT STD_LOGIC;
    cosines_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    cosines_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    cosines_1_ce0 : OUT STD_LOGIC;
    cosines_1_we0 : OUT STD_LOGIC;
    cosines_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    cosines_2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    cosines_2_ce0 : OUT STD_LOGIC;
    cosines_2_we0 : OUT STD_LOGIC;
    cosines_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    cosines_3_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    cosines_3_ce0 : OUT STD_LOGIC;
    cosines_3_we0 : OUT STD_LOGIC;
    cosines_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    cosines_4_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    cosines_4_ce0 : OUT STD_LOGIC;
    cosines_4_we0 : OUT STD_LOGIC;
    cosines_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    cosines_5_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    cosines_5_ce0 : OUT STD_LOGIC;
    cosines_5_we0 : OUT STD_LOGIC;
    cosines_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    cosines_6_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    cosines_6_ce0 : OUT STD_LOGIC;
    cosines_6_we0 : OUT STD_LOGIC;
    cosines_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    cosines_7_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    cosines_7_ce0 : OUT STD_LOGIC;
    cosines_7_we0 : OUT STD_LOGIC;
    cosines_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    cosines_8_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    cosines_8_ce0 : OUT STD_LOGIC;
    cosines_8_we0 : OUT STD_LOGIC;
    cosines_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    cosines_9_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    cosines_9_ce0 : OUT STD_LOGIC;
    cosines_9_we0 : OUT STD_LOGIC;
    cosines_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    cosines_10_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    cosines_10_ce0 : OUT STD_LOGIC;
    cosines_10_we0 : OUT STD_LOGIC;
    cosines_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    cosines_11_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    cosines_11_ce0 : OUT STD_LOGIC;
    cosines_11_we0 : OUT STD_LOGIC;
    cosines_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    cosines_12_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    cosines_12_ce0 : OUT STD_LOGIC;
    cosines_12_we0 : OUT STD_LOGIC;
    cosines_12_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    cosines_13_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    cosines_13_ce0 : OUT STD_LOGIC;
    cosines_13_we0 : OUT STD_LOGIC;
    cosines_13_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    cosines_14_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    cosines_14_ce0 : OUT STD_LOGIC;
    cosines_14_we0 : OUT STD_LOGIC;
    cosines_14_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    cosines_15_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    cosines_15_ce0 : OUT STD_LOGIC;
    cosines_15_we0 : OUT STD_LOGIC;
    cosines_15_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    cosines_16_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    cosines_16_ce0 : OUT STD_LOGIC;
    cosines_16_we0 : OUT STD_LOGIC;
    cosines_16_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    cosines_17_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    cosines_17_ce0 : OUT STD_LOGIC;
    cosines_17_we0 : OUT STD_LOGIC;
    cosines_17_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    cosines_18_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    cosines_18_ce0 : OUT STD_LOGIC;
    cosines_18_we0 : OUT STD_LOGIC;
    cosines_18_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    cosines_19_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    cosines_19_ce0 : OUT STD_LOGIC;
    cosines_19_we0 : OUT STD_LOGIC;
    cosines_19_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight_bias_scale_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    weight_bias_scale_ce0 : OUT STD_LOGIC;
    weight_bias_scale_we0 : OUT STD_LOGIC;
    weight_bias_scale_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    tmp_scale_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    tmp_scale_ce0 : OUT STD_LOGIC;
    tmp_scale_we0 : OUT STD_LOGIC;
    tmp_scale_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    pw_weight1_V_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    pw_weight1_V_2_ce0 : OUT STD_LOGIC;
    pw_weight1_V_2_we0 : OUT STD_LOGIC;
    pw_weight1_V_2_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    pw_weight1_V_2_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    pw_weight1_V_2_ce1 : OUT STD_LOGIC;
    pw_weight1_V_2_we1 : OUT STD_LOGIC;
    pw_weight1_V_2_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    bn_bias1_V_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    bn_bias1_V_2_ce0 : OUT STD_LOGIC;
    bn_bias1_V_2_we0 : OUT STD_LOGIC;
    bn_bias1_V_2_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    bn_bias1_V_2_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    bn_bias1_V_2_ce1 : OUT STD_LOGIC;
    bn_bias1_V_2_we1 : OUT STD_LOGIC;
    bn_bias1_V_2_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    weights_ru_V_2_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    weights_ru_V_2_ce0 : OUT STD_LOGIC;
    weights_ru_V_2_we0 : OUT STD_LOGIC;
    weights_ru_V_2_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    weights_rw_V_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    weights_rw_V_2_ce0 : OUT STD_LOGIC;
    weights_rw_V_2_we0 : OUT STD_LOGIC;
    weights_rw_V_2_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    bias_r_V_2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    bias_r_V_2_ce0 : OUT STD_LOGIC;
    bias_r_V_2_we0 : OUT STD_LOGIC;
    bias_r_V_2_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    weights_zu_V_2_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    weights_zu_V_2_ce0 : OUT STD_LOGIC;
    weights_zu_V_2_we0 : OUT STD_LOGIC;
    weights_zu_V_2_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    weights_zw_V_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    weights_zw_V_2_ce0 : OUT STD_LOGIC;
    weights_zw_V_2_we0 : OUT STD_LOGIC;
    weights_zw_V_2_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    bias_z_V_2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    bias_z_V_2_ce0 : OUT STD_LOGIC;
    bias_z_V_2_we0 : OUT STD_LOGIC;
    bias_z_V_2_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    bias_z_V_2_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    bias_z_V_2_ce1 : OUT STD_LOGIC;
    bias_z_V_2_we1 : OUT STD_LOGIC;
    bias_z_V_2_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    weights_hu_V_2_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    weights_hu_V_2_ce0 : OUT STD_LOGIC;
    weights_hu_V_2_we0 : OUT STD_LOGIC;
    weights_hu_V_2_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    weights_hw_V_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    weights_hw_V_2_ce0 : OUT STD_LOGIC;
    weights_hw_V_2_we0 : OUT STD_LOGIC;
    weights_hw_V_2_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    bias_h_V_2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    bias_h_V_2_ce0 : OUT STD_LOGIC;
    bias_h_V_2_we0 : OUT STD_LOGIC;
    bias_h_V_2_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    bias_h_V_2_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    bias_h_V_2_ce1 : OUT STD_LOGIC;
    bias_h_V_2_we1 : OUT STD_LOGIC;
    bias_h_V_2_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    fc_weights1_V_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    fc_weights1_V_2_ce0 : OUT STD_LOGIC;
    fc_weights1_V_2_we0 : OUT STD_LOGIC;
    fc_weights1_V_2_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    fc_bias1_V_2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    fc_bias1_V_2_ce0 : OUT STD_LOGIC;
    fc_bias1_V_2_we0 : OUT STD_LOGIC;
    fc_bias1_V_2_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    fc_bias1_V_2_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    fc_bias1_V_2_ce1 : OUT STD_LOGIC;
    fc_bias1_V_2_we1 : OUT STD_LOGIC;
    fc_bias1_V_2_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    fc_weights2_V_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    fc_weights2_V_2_ce0 : OUT STD_LOGIC;
    fc_weights2_V_2_we0 : OUT STD_LOGIC;
    fc_weights2_V_2_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    fc_bias2_V_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    fc_bias2_V_2_ce0 : OUT STD_LOGIC;
    fc_bias2_V_2_we0 : OUT STD_LOGIC;
    fc_bias2_V_2_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    fc_bias2_V_2_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    fc_bias2_V_2_ce1 : OUT STD_LOGIC;
    fc_bias2_V_2_we1 : OUT STD_LOGIC;
    fc_bias2_V_2_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (7 downto 0) );
end;


architecture behav of weight_loader is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_pp3_stage0 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_pp3_stage1 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_pp4_stage0 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_pp4_stage1 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_pp5_stage0 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_pp5_stage1 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_pp5_stage2 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_pp5_stage3 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_pp6_stage0 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_pp6_stage1 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_pp6_stage2 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_pp6_stage3 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_pp7_stage0 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_pp7_stage1 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_pp7_stage2 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_pp7_stage3 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_pp8_stage0 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_pp8_stage1 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_pp8_stage2 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_pp8_stage3 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_pp9_stage0 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_pp9_stage1 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_pp9_stage2 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_pp9_stage3 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_pp10_stage0 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_pp10_stage1 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state49 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp11_stage0 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp11_stage1 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp11_stage2 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp11_stage3 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state55 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000001000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp12_stage0 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000010000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp12_stage1 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000100000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp12_stage2 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000001000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp12_stage3 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000010000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state61 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000100000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp13_stage0 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000001000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp13_stage1 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000010000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state65 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000100000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp14_stage0 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000001000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp14_stage1 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000010000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp14_stage2 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000100000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp14_stage3 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000001000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state71 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000010000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp15_stage0 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000100000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp15_stage1 : STD_LOGIC_VECTOR (69 downto 0) := "0000000001000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state75 : STD_LOGIC_VECTOR (69 downto 0) := "0000000010000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp16_stage0 : STD_LOGIC_VECTOR (69 downto 0) := "0000000100000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp16_stage1 : STD_LOGIC_VECTOR (69 downto 0) := "0000001000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp16_stage2 : STD_LOGIC_VECTOR (69 downto 0) := "0000010000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp16_stage3 : STD_LOGIC_VECTOR (69 downto 0) := "0000100000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state81 : STD_LOGIC_VECTOR (69 downto 0) := "0001000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp17_stage0 : STD_LOGIC_VECTOR (69 downto 0) := "0010000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp17_stage1 : STD_LOGIC_VECTOR (69 downto 0) := "0100000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state85 : STD_LOGIC_VECTOR (69 downto 0) := "1000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_3C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111100";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_44 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000100";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv32_2E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101110";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110001";
    constant ap_const_lv32_33 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110011";
    constant ap_const_lv32_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110110";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_39 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111001";
    constant ap_const_lv32_3B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111011";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv32_41 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000001";
    constant ap_const_lv32_43 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000011";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101101";
    constant ap_const_lv32_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110010";
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv32_3A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111010";
    constant ap_const_lv32_3D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111101";
    constant ap_const_lv32_42 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000010";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv21_0 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv6_12 : STD_LOGIC_VECTOR (5 downto 0) := "010010";
    constant ap_const_lv6_11 : STD_LOGIC_VECTOR (5 downto 0) := "010001";
    constant ap_const_lv6_10 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_const_lv6_F : STD_LOGIC_VECTOR (5 downto 0) := "001111";
    constant ap_const_lv6_E : STD_LOGIC_VECTOR (5 downto 0) := "001110";
    constant ap_const_lv6_D : STD_LOGIC_VECTOR (5 downto 0) := "001101";
    constant ap_const_lv6_C : STD_LOGIC_VECTOR (5 downto 0) := "001100";
    constant ap_const_lv6_B : STD_LOGIC_VECTOR (5 downto 0) := "001011";
    constant ap_const_lv6_A : STD_LOGIC_VECTOR (5 downto 0) := "001010";
    constant ap_const_lv6_9 : STD_LOGIC_VECTOR (5 downto 0) := "001001";
    constant ap_const_lv6_8 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_const_lv6_7 : STD_LOGIC_VECTOR (5 downto 0) := "000111";
    constant ap_const_lv6_6 : STD_LOGIC_VECTOR (5 downto 0) := "000110";
    constant ap_const_lv6_5 : STD_LOGIC_VECTOR (5 downto 0) := "000101";
    constant ap_const_lv6_4 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_const_lv6_3 : STD_LOGIC_VECTOR (5 downto 0) := "000011";
    constant ap_const_lv6_2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv10_2D0 : STD_LOGIC_VECTOR (9 downto 0) := "1011010000";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv21_667 : STD_LOGIC_VECTOR (20 downto 0) := "000000000011001100111";
    constant ap_const_lv10_14 : STD_LOGIC_VECTOR (9 downto 0) := "0000010100";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv11_600 : STD_LOGIC_VECTOR (10 downto 0) := "11000000000";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv11_400 : STD_LOGIC_VECTOR (10 downto 0) := "10000000000";
    constant ap_const_lv8_C0 : STD_LOGIC_VECTOR (7 downto 0) := "11000000";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv32_45 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000101";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal weight_in_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_pp3_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp3_stage1 : signal is "none";
    signal ap_enable_reg_pp3_iter0 : STD_LOGIC := '0';
    signal ap_block_pp3_stage1 : BOOLEAN;
    signal icmp_ln77_reg_3308 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp4_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp4_stage1 : signal is "none";
    signal ap_enable_reg_pp4_iter0 : STD_LOGIC := '0';
    signal ap_block_pp4_stage1 : BOOLEAN;
    signal icmp_ln89_reg_3330 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp5_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp5_stage1 : signal is "none";
    signal ap_enable_reg_pp5_iter0 : STD_LOGIC := '0';
    signal ap_block_pp5_stage1 : BOOLEAN;
    signal icmp_ln102_reg_3352 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp6_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp6_stage1 : signal is "none";
    signal ap_enable_reg_pp6_iter0 : STD_LOGIC := '0';
    signal ap_block_pp6_stage1 : BOOLEAN;
    signal icmp_ln115_reg_3397 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp7_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp7_stage1 : signal is "none";
    signal ap_enable_reg_pp7_iter0 : STD_LOGIC := '0';
    signal ap_block_pp7_stage1 : BOOLEAN;
    signal icmp_ln128_reg_3442 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp8_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp8_stage1 : signal is "none";
    signal ap_enable_reg_pp8_iter0 : STD_LOGIC := '0';
    signal ap_block_pp8_stage1 : BOOLEAN;
    signal icmp_ln140_reg_3468 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp9_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp9_stage1 : signal is "none";
    signal ap_enable_reg_pp9_iter0 : STD_LOGIC := '0';
    signal ap_block_pp9_stage1 : BOOLEAN;
    signal icmp_ln153_reg_3513 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp10_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp10_stage1 : signal is "none";
    signal ap_enable_reg_pp10_iter0 : STD_LOGIC := '0';
    signal ap_block_pp10_stage1 : BOOLEAN;
    signal icmp_ln166_reg_3558 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp11_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp11_stage1 : signal is "none";
    signal ap_enable_reg_pp11_iter0 : STD_LOGIC := '0';
    signal ap_block_pp11_stage1 : BOOLEAN;
    signal icmp_ln178_reg_3583 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp12_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp12_stage1 : signal is "none";
    signal ap_enable_reg_pp12_iter0 : STD_LOGIC := '0';
    signal ap_block_pp12_stage1 : BOOLEAN;
    signal icmp_ln191_reg_3628 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp13_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp13_stage1 : signal is "none";
    signal ap_enable_reg_pp13_iter0 : STD_LOGIC := '0';
    signal ap_block_pp13_stage1 : BOOLEAN;
    signal icmp_ln204_reg_3673 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp14_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp14_stage1 : signal is "none";
    signal ap_enable_reg_pp14_iter0 : STD_LOGIC := '0';
    signal ap_block_pp14_stage1 : BOOLEAN;
    signal icmp_ln216_reg_3698 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp15_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp15_stage1 : signal is "none";
    signal ap_enable_reg_pp15_iter0 : STD_LOGIC := '0';
    signal ap_block_pp15_stage1 : BOOLEAN;
    signal icmp_ln230_reg_3743 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp16_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp16_stage1 : signal is "none";
    signal ap_enable_reg_pp16_iter0 : STD_LOGIC := '0';
    signal ap_block_pp16_stage1 : BOOLEAN;
    signal icmp_ln242_reg_3768 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp17_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp17_stage1 : signal is "none";
    signal ap_enable_reg_pp17_iter0 : STD_LOGIC := '0';
    signal ap_block_pp17_stage1 : BOOLEAN;
    signal icmp_ln255_reg_3819 : STD_LOGIC_VECTOR (0 downto 0);
    signal data_in_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal icmp_ln38_fu_1680_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal icmp_ln48_fu_1756_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal icmp_ln57_fu_1773_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_0_reg_1226 : STD_LOGIC_VECTOR (1 downto 0);
    signal i3_0_reg_1237 : STD_LOGIC_VECTOR (1 downto 0);
    signal indvar_flatten_reg_1248 : STD_LOGIC_VECTOR (10 downto 0);
    signal i4_0_reg_1259 : STD_LOGIC_VECTOR (6 downto 0);
    signal j5_0_reg_1270 : STD_LOGIC_VECTOR (4 downto 0);
    signal indvar_flatten6_reg_1281 : STD_LOGIC_VECTOR (10 downto 0);
    signal i6_0_reg_1292 : STD_LOGIC_VECTOR (6 downto 0);
    signal j7_0_reg_1303 : STD_LOGIC_VECTOR (4 downto 0);
    signal i8_0_reg_1314 : STD_LOGIC_VECTOR (4 downto 0);
    signal indvar_flatten13_reg_1325 : STD_LOGIC_VECTOR (10 downto 0);
    signal i9_0_reg_1336 : STD_LOGIC_VECTOR (6 downto 0);
    signal j10_0_reg_1347 : STD_LOGIC_VECTOR (4 downto 0);
    signal indvar_flatten20_reg_1358 : STD_LOGIC_VECTOR (10 downto 0);
    signal i11_0_reg_1369 : STD_LOGIC_VECTOR (6 downto 0);
    signal j12_0_reg_1380 : STD_LOGIC_VECTOR (4 downto 0);
    signal i13_0_reg_1391 : STD_LOGIC_VECTOR (4 downto 0);
    signal indvar_flatten27_reg_1402 : STD_LOGIC_VECTOR (10 downto 0);
    signal i14_0_reg_1413 : STD_LOGIC_VECTOR (6 downto 0);
    signal j15_0_reg_1424 : STD_LOGIC_VECTOR (4 downto 0);
    signal indvar_flatten34_reg_1435 : STD_LOGIC_VECTOR (10 downto 0);
    signal i16_0_reg_1446 : STD_LOGIC_VECTOR (6 downto 0);
    signal j17_0_reg_1457 : STD_LOGIC_VECTOR (4 downto 0);
    signal i18_0_reg_1468 : STD_LOGIC_VECTOR (4 downto 0);
    signal indvar_flatten41_reg_1479 : STD_LOGIC_VECTOR (10 downto 0);
    signal i19_0_reg_1490 : STD_LOGIC_VECTOR (6 downto 0);
    signal j20_0_reg_1501 : STD_LOGIC_VECTOR (4 downto 0);
    signal i21_0_reg_1512 : STD_LOGIC_VECTOR (4 downto 0);
    signal indvar_flatten48_reg_1523 : STD_LOGIC_VECTOR (7 downto 0);
    signal i22_0_reg_1534 : STD_LOGIC_VECTOR (6 downto 0);
    signal j23_0_reg_1545 : STD_LOGIC_VECTOR (1 downto 0);
    signal i24_0_reg_1556 : STD_LOGIC_VECTOR (1 downto 0);
    signal reg_1648 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_state9_pp3_stage1_iter0 : BOOLEAN;
    signal ap_block_pp3_stage1_11001 : BOOLEAN;
    signal ap_block_state13_pp4_stage1_iter0 : BOOLEAN;
    signal ap_block_pp4_stage1_11001 : BOOLEAN;
    signal ap_block_state17_pp5_stage1_iter0 : BOOLEAN;
    signal ap_block_pp5_stage1_11001 : BOOLEAN;
    signal ap_block_state23_pp6_stage1_iter0 : BOOLEAN;
    signal ap_block_pp6_stage1_11001 : BOOLEAN;
    signal ap_block_state29_pp7_stage1_iter0 : BOOLEAN;
    signal ap_block_pp7_stage1_11001 : BOOLEAN;
    signal ap_block_state35_pp8_stage1_iter0 : BOOLEAN;
    signal ap_block_pp8_stage1_11001 : BOOLEAN;
    signal ap_block_state41_pp9_stage1_iter0 : BOOLEAN;
    signal ap_block_pp9_stage1_11001 : BOOLEAN;
    signal ap_block_state47_pp10_stage1_iter0 : BOOLEAN;
    signal ap_block_pp10_stage1_11001 : BOOLEAN;
    signal ap_block_state51_pp11_stage1_iter0 : BOOLEAN;
    signal ap_block_pp11_stage1_11001 : BOOLEAN;
    signal ap_block_state57_pp12_stage1_iter0 : BOOLEAN;
    signal ap_block_pp12_stage1_11001 : BOOLEAN;
    signal ap_block_state63_pp13_stage1_iter0 : BOOLEAN;
    signal ap_block_pp13_stage1_11001 : BOOLEAN;
    signal ap_block_state67_pp14_stage1_iter0 : BOOLEAN;
    signal ap_block_pp14_stage1_11001 : BOOLEAN;
    signal ap_block_state73_pp15_stage1_iter0 : BOOLEAN;
    signal ap_block_pp15_stage1_11001 : BOOLEAN;
    signal ap_block_state77_pp16_stage1_iter0 : BOOLEAN;
    signal ap_block_pp16_stage1_11001 : BOOLEAN;
    signal ap_block_state83_pp17_stage1_iter0 : BOOLEAN;
    signal ap_block_pp17_stage1_11001 : BOOLEAN;
    signal reg_1667 : STD_LOGIC_VECTOR (7 downto 0);
    signal i_1_fu_1686_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_state2 : BOOLEAN;
    signal add_ln43_fu_1696_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal select_ln45_fu_1748_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal i_fu_1762_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_block_state4 : BOOLEAN;
    signal i_2_fu_1779_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_state6 : BOOLEAN;
    signal ssdm_int_0_V_write_s_reg_3293 : STD_LOGIC_VECTOR (7 downto 0);
    signal ssdm_int_1_V_write_s_reg_3298 : STD_LOGIC_VECTOR (7 downto 0);
    signal ssdm_int_2_V_write_s_reg_3303 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln77_fu_1790_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp3_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp3_stage0 : signal is "none";
    signal ap_block_state8_pp3_stage0_iter0 : BOOLEAN;
    signal ap_block_state10_pp3_stage0_iter1 : BOOLEAN;
    signal ap_block_pp3_stage0_11001 : BOOLEAN;
    signal j_fu_1796_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal j_reg_3312 : STD_LOGIC_VECTOR (1 downto 0);
    signal shl_ln_fu_1802_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln_reg_3317 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln647_fu_1824_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln647_reg_3325 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln89_fu_1848_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp4_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp4_stage0 : signal is "none";
    signal ap_block_state12_pp4_stage0_iter0 : BOOLEAN;
    signal ap_block_state14_pp4_stage0_iter1 : BOOLEAN;
    signal ap_block_pp4_stage0_11001 : BOOLEAN;
    signal i_3_fu_1854_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal i_3_reg_3334 : STD_LOGIC_VECTOR (1 downto 0);
    signal shl_ln1_fu_1860_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln1_reg_3339 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln647_1_fu_1882_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln647_1_reg_3347 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln102_fu_1906_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp5_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp5_stage0 : signal is "none";
    signal ap_block_state16_pp5_stage0_iter0 : BOOLEAN;
    signal ap_block_state20_pp5_stage0_iter1 : BOOLEAN;
    signal ap_block_pp5_stage0_11001 : BOOLEAN;
    signal add_ln102_fu_1912_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln102_reg_3356 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln107_fu_1930_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln107_reg_3361 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln107_1_fu_1938_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln107_1_reg_3366 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln107_fu_1946_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln107_reg_3375 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln647_2_fu_1963_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln647_2_reg_3381 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln2_fu_1967_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal shl_ln2_reg_3386 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_pp5_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp5_stage2 : signal is "none";
    signal ap_block_state18_pp5_stage2_iter0 : BOOLEAN;
    signal ap_block_pp5_stage2_11001 : BOOLEAN;
    signal j_1_fu_2009_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal j_1_reg_3392 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_pp5_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp5_stage3 : signal is "none";
    signal ap_block_state19_pp5_stage3_iter0 : BOOLEAN;
    signal ap_block_pp5_stage3_11001 : BOOLEAN;
    signal icmp_ln115_fu_2031_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp6_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp6_stage0 : signal is "none";
    signal ap_block_state22_pp6_stage0_iter0 : BOOLEAN;
    signal ap_block_state26_pp6_stage0_iter1 : BOOLEAN;
    signal ap_block_pp6_stage0_11001 : BOOLEAN;
    signal add_ln115_fu_2037_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln115_reg_3401 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln120_fu_2055_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln120_reg_3406 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln120_1_fu_2063_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln120_1_reg_3411 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln120_fu_2071_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln120_reg_3420 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln647_3_fu_2088_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln647_3_reg_3426 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln3_fu_2092_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal shl_ln3_reg_3431 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_pp6_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp6_stage2 : signal is "none";
    signal ap_block_state24_pp6_stage2_iter0 : BOOLEAN;
    signal ap_block_pp6_stage2_11001 : BOOLEAN;
    signal j_2_fu_2134_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal j_2_reg_3437 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_pp6_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp6_stage3 : signal is "none";
    signal ap_block_state25_pp6_stage3_iter0 : BOOLEAN;
    signal ap_block_pp6_stage3_11001 : BOOLEAN;
    signal icmp_ln128_fu_2156_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp7_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp7_stage0 : signal is "none";
    signal ap_block_state28_pp7_stage0_iter0 : BOOLEAN;
    signal ap_block_state32_pp7_stage0_iter1 : BOOLEAN;
    signal ap_block_pp7_stage0_11001 : BOOLEAN;
    signal i_8_fu_2162_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal i_8_reg_3446 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln132_fu_2168_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln132_reg_3451 : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln4_fu_2172_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal shl_ln4_reg_3456 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln647_4_fu_2184_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln647_4_reg_3463 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln140_fu_2218_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp8_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp8_stage0 : signal is "none";
    signal ap_block_state34_pp8_stage0_iter0 : BOOLEAN;
    signal ap_block_state38_pp8_stage0_iter1 : BOOLEAN;
    signal ap_block_pp8_stage0_11001 : BOOLEAN;
    signal add_ln140_fu_2224_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln140_reg_3472 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln145_fu_2242_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln145_reg_3477 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln145_1_fu_2250_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln145_1_reg_3482 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln145_fu_2258_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln145_reg_3491 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln647_5_fu_2275_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln647_5_reg_3497 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln5_fu_2279_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal shl_ln5_reg_3502 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_pp8_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp8_stage2 : signal is "none";
    signal ap_block_state36_pp8_stage2_iter0 : BOOLEAN;
    signal ap_block_pp8_stage2_11001 : BOOLEAN;
    signal j_3_fu_2321_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal j_3_reg_3508 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_pp8_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp8_stage3 : signal is "none";
    signal ap_block_state37_pp8_stage3_iter0 : BOOLEAN;
    signal ap_block_pp8_stage3_11001 : BOOLEAN;
    signal icmp_ln153_fu_2343_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp9_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp9_stage0 : signal is "none";
    signal ap_block_state40_pp9_stage0_iter0 : BOOLEAN;
    signal ap_block_state44_pp9_stage0_iter1 : BOOLEAN;
    signal ap_block_pp9_stage0_11001 : BOOLEAN;
    signal add_ln153_fu_2349_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln153_reg_3517 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln158_fu_2367_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln158_reg_3522 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln158_1_fu_2375_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln158_1_reg_3527 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln158_fu_2383_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln158_reg_3536 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln647_6_fu_2400_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln647_6_reg_3542 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln6_fu_2404_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal shl_ln6_reg_3547 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_pp9_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp9_stage2 : signal is "none";
    signal ap_block_state42_pp9_stage2_iter0 : BOOLEAN;
    signal ap_block_pp9_stage2_11001 : BOOLEAN;
    signal j_4_fu_2446_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal j_4_reg_3553 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_pp9_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp9_stage3 : signal is "none";
    signal ap_block_state43_pp9_stage3_iter0 : BOOLEAN;
    signal ap_block_pp9_stage3_11001 : BOOLEAN;
    signal icmp_ln166_fu_2468_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp10_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp10_stage0 : signal is "none";
    signal ap_block_state46_pp10_stage0_iter0 : BOOLEAN;
    signal ap_block_state48_pp10_stage0_iter1 : BOOLEAN;
    signal ap_block_pp10_stage0_11001 : BOOLEAN;
    signal i_13_fu_2474_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal i_13_reg_3562 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln170_fu_2480_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln170_reg_3567 : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln7_fu_2484_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal shl_ln7_reg_3572 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln647_7_fu_2507_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln647_7_reg_3578 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln178_fu_2531_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp11_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp11_stage0 : signal is "none";
    signal ap_block_state50_pp11_stage0_iter0 : BOOLEAN;
    signal ap_block_state54_pp11_stage0_iter1 : BOOLEAN;
    signal ap_block_pp11_stage0_11001 : BOOLEAN;
    signal add_ln178_fu_2537_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln178_reg_3587 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln183_fu_2555_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln183_reg_3592 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln183_1_fu_2563_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln183_1_reg_3597 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln183_fu_2571_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln183_reg_3606 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln647_8_fu_2588_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln647_8_reg_3612 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln8_fu_2592_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal shl_ln8_reg_3617 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_pp11_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp11_stage2 : signal is "none";
    signal ap_block_state52_pp11_stage2_iter0 : BOOLEAN;
    signal ap_block_pp11_stage2_11001 : BOOLEAN;
    signal j_5_fu_2634_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal j_5_reg_3623 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_pp11_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp11_stage3 : signal is "none";
    signal ap_block_state53_pp11_stage3_iter0 : BOOLEAN;
    signal ap_block_pp11_stage3_11001 : BOOLEAN;
    signal icmp_ln191_fu_2656_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp12_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp12_stage0 : signal is "none";
    signal ap_block_state56_pp12_stage0_iter0 : BOOLEAN;
    signal ap_block_state60_pp12_stage0_iter1 : BOOLEAN;
    signal ap_block_pp12_stage0_11001 : BOOLEAN;
    signal add_ln191_fu_2662_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln191_reg_3632 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln196_fu_2680_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln196_reg_3637 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln196_1_fu_2688_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln196_1_reg_3642 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln196_fu_2696_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln196_reg_3651 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln647_9_fu_2713_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln647_9_reg_3657 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln9_fu_2717_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal shl_ln9_reg_3662 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_pp12_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp12_stage2 : signal is "none";
    signal ap_block_state58_pp12_stage2_iter0 : BOOLEAN;
    signal ap_block_pp12_stage2_11001 : BOOLEAN;
    signal j_6_fu_2759_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal j_6_reg_3668 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_pp12_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp12_stage3 : signal is "none";
    signal ap_block_state59_pp12_stage3_iter0 : BOOLEAN;
    signal ap_block_pp12_stage3_11001 : BOOLEAN;
    signal icmp_ln204_fu_2781_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp13_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp13_stage0 : signal is "none";
    signal ap_block_state62_pp13_stage0_iter0 : BOOLEAN;
    signal ap_block_state64_pp13_stage0_iter1 : BOOLEAN;
    signal ap_block_pp13_stage0_11001 : BOOLEAN;
    signal i_18_fu_2787_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal i_18_reg_3677 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln208_fu_2793_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln208_reg_3682 : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln10_fu_2797_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal shl_ln10_reg_3687 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln647_10_fu_2820_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln647_10_reg_3693 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln216_fu_2844_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp14_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp14_stage0 : signal is "none";
    signal ap_block_state66_pp14_stage0_iter0 : BOOLEAN;
    signal ap_block_state70_pp14_stage0_iter1 : BOOLEAN;
    signal ap_block_pp14_stage0_11001 : BOOLEAN;
    signal add_ln216_fu_2850_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln216_reg_3702 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln221_fu_2868_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln221_reg_3707 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln221_1_fu_2876_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln221_1_reg_3712 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln221_fu_2884_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln221_reg_3721 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln647_11_fu_2901_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln647_11_reg_3727 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln11_fu_2905_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal shl_ln11_reg_3732 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_pp14_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp14_stage2 : signal is "none";
    signal ap_block_state68_pp14_stage2_iter0 : BOOLEAN;
    signal ap_block_pp14_stage2_11001 : BOOLEAN;
    signal j_7_fu_2947_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal j_7_reg_3738 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_pp14_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp14_stage3 : signal is "none";
    signal ap_block_state69_pp14_stage3_iter0 : BOOLEAN;
    signal ap_block_pp14_stage3_11001 : BOOLEAN;
    signal icmp_ln230_fu_2969_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp15_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp15_stage0 : signal is "none";
    signal ap_block_state72_pp15_stage0_iter0 : BOOLEAN;
    signal ap_block_state74_pp15_stage0_iter1 : BOOLEAN;
    signal ap_block_pp15_stage0_11001 : BOOLEAN;
    signal i_21_fu_2975_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal i_21_reg_3747 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln234_fu_2981_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln234_reg_3752 : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln12_fu_2985_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal shl_ln12_reg_3757 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln647_12_fu_3008_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln647_12_reg_3763 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln242_fu_3032_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp16_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp16_stage0 : signal is "none";
    signal ap_block_state76_pp16_stage0_iter0 : BOOLEAN;
    signal ap_block_state80_pp16_stage0_iter1 : BOOLEAN;
    signal ap_block_pp16_stage0_11001 : BOOLEAN;
    signal add_ln242_fu_3038_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln242_reg_3772 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln247_fu_3056_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln247_reg_3777 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln247_1_fu_3064_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln247_1_reg_3783 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln180_fu_3090_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln180_reg_3790 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln13_fu_3096_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln13_reg_3797 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln647_13_fu_3118_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln647_13_reg_3804 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln180_3_fu_3169_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln180_3_reg_3809 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_pp16_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp16_stage3 : signal is "none";
    signal ap_block_state79_pp16_stage3_iter0 : BOOLEAN;
    signal ap_block_pp16_stage3_11001 : BOOLEAN;
    signal j_8_fu_3174_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal j_8_reg_3814 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln255_fu_3183_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp17_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp17_stage0 : signal is "none";
    signal ap_block_state82_pp17_stage0_iter0 : BOOLEAN;
    signal ap_block_state84_pp17_stage0_iter1 : BOOLEAN;
    signal ap_block_pp17_stage0_11001 : BOOLEAN;
    signal i_24_fu_3189_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal i_24_reg_3823 : STD_LOGIC_VECTOR (1 downto 0);
    signal shl_ln14_fu_3195_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln14_reg_3828 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln647_14_fu_3217_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln647_14_reg_3836 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp3_stage0_subdone : BOOLEAN;
    signal ap_condition_pp3_exit_iter0_state8 : STD_LOGIC;
    signal ap_enable_reg_pp3_iter1 : STD_LOGIC := '0';
    signal ap_block_pp3_stage1_subdone : BOOLEAN;
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_block_pp4_stage0_subdone : BOOLEAN;
    signal ap_condition_pp4_exit_iter0_state12 : STD_LOGIC;
    signal ap_enable_reg_pp4_iter1 : STD_LOGIC := '0';
    signal ap_block_pp4_stage1_subdone : BOOLEAN;
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal ap_block_pp5_stage0_subdone : BOOLEAN;
    signal ap_condition_pp5_exit_iter0_state16 : STD_LOGIC;
    signal ap_enable_reg_pp5_iter1 : STD_LOGIC := '0';
    signal ap_block_pp5_stage3_subdone : BOOLEAN;
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal ap_block_pp6_stage0_subdone : BOOLEAN;
    signal ap_condition_pp6_exit_iter0_state22 : STD_LOGIC;
    signal ap_enable_reg_pp6_iter1 : STD_LOGIC := '0';
    signal ap_block_pp6_stage3_subdone : BOOLEAN;
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal ap_block_pp7_stage0_subdone : BOOLEAN;
    signal ap_condition_pp7_exit_iter0_state28 : STD_LOGIC;
    signal ap_enable_reg_pp7_iter1 : STD_LOGIC := '0';
    signal ap_block_state31_pp7_stage3_iter0 : BOOLEAN;
    signal ap_block_pp7_stage3_subdone : BOOLEAN;
    signal ap_CS_fsm_pp7_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp7_stage3 : signal is "none";
    signal ap_CS_fsm_state33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state33 : signal is "none";
    signal ap_block_pp8_stage0_subdone : BOOLEAN;
    signal ap_condition_pp8_exit_iter0_state34 : STD_LOGIC;
    signal ap_enable_reg_pp8_iter1 : STD_LOGIC := '0';
    signal ap_block_pp8_stage3_subdone : BOOLEAN;
    signal ap_CS_fsm_state39 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state39 : signal is "none";
    signal ap_block_pp9_stage0_subdone : BOOLEAN;
    signal ap_condition_pp9_exit_iter0_state40 : STD_LOGIC;
    signal ap_enable_reg_pp9_iter1 : STD_LOGIC := '0';
    signal ap_block_pp9_stage3_subdone : BOOLEAN;
    signal ap_CS_fsm_state45 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state45 : signal is "none";
    signal ap_block_pp10_stage0_subdone : BOOLEAN;
    signal ap_condition_pp10_exit_iter0_state46 : STD_LOGIC;
    signal ap_enable_reg_pp10_iter1 : STD_LOGIC := '0';
    signal ap_block_pp10_stage1_subdone : BOOLEAN;
    signal ap_CS_fsm_state49 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state49 : signal is "none";
    signal ap_block_pp11_stage0_subdone : BOOLEAN;
    signal ap_condition_pp11_exit_iter0_state50 : STD_LOGIC;
    signal ap_enable_reg_pp11_iter1 : STD_LOGIC := '0';
    signal ap_block_pp11_stage3_subdone : BOOLEAN;
    signal ap_CS_fsm_state55 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state55 : signal is "none";
    signal ap_block_pp12_stage0_subdone : BOOLEAN;
    signal ap_condition_pp12_exit_iter0_state56 : STD_LOGIC;
    signal ap_enable_reg_pp12_iter1 : STD_LOGIC := '0';
    signal ap_block_pp12_stage3_subdone : BOOLEAN;
    signal ap_CS_fsm_state61 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state61 : signal is "none";
    signal ap_block_pp13_stage0_subdone : BOOLEAN;
    signal ap_condition_pp13_exit_iter0_state62 : STD_LOGIC;
    signal ap_enable_reg_pp13_iter1 : STD_LOGIC := '0';
    signal ap_block_pp13_stage1_subdone : BOOLEAN;
    signal ap_CS_fsm_state65 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state65 : signal is "none";
    signal ap_block_pp14_stage0_subdone : BOOLEAN;
    signal ap_condition_pp14_exit_iter0_state66 : STD_LOGIC;
    signal ap_enable_reg_pp14_iter1 : STD_LOGIC := '0';
    signal ap_block_pp14_stage3_subdone : BOOLEAN;
    signal ap_CS_fsm_state71 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state71 : signal is "none";
    signal ap_block_pp15_stage0_subdone : BOOLEAN;
    signal ap_condition_pp15_exit_iter0_state72 : STD_LOGIC;
    signal ap_enable_reg_pp15_iter1 : STD_LOGIC := '0';
    signal ap_block_pp15_stage1_subdone : BOOLEAN;
    signal ap_CS_fsm_state75 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state75 : signal is "none";
    signal ap_block_pp16_stage0_subdone : BOOLEAN;
    signal ap_condition_pp16_exit_iter0_state76 : STD_LOGIC;
    signal ap_enable_reg_pp16_iter1 : STD_LOGIC := '0';
    signal ap_block_pp16_stage3_subdone : BOOLEAN;
    signal ap_CS_fsm_state81 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state81 : signal is "none";
    signal ap_block_pp17_stage0_subdone : BOOLEAN;
    signal ap_condition_pp17_exit_iter0_state82 : STD_LOGIC;
    signal ap_enable_reg_pp17_iter1 : STD_LOGIC := '0';
    signal ap_block_pp17_stage1_subdone : BOOLEAN;
    signal i_0_reg_1171 : STD_LOGIC_VECTOR (9 downto 0);
    signal phi_mul_reg_1182 : STD_LOGIC_VECTOR (20 downto 0);
    signal phi_urem_reg_1193 : STD_LOGIC_VECTOR (9 downto 0);
    signal i1_0_reg_1204 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal i2_0_reg_1215 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_phi_mux_j_0_phi_fu_1230_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_pp3_stage0 : BOOLEAN;
    signal ap_phi_mux_i3_0_phi_fu_1241_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_pp4_stage0 : BOOLEAN;
    signal ap_phi_mux_indvar_flatten_phi_fu_1252_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_block_pp5_stage0 : BOOLEAN;
    signal ap_phi_mux_i4_0_phi_fu_1263_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_mux_j5_0_phi_fu_1274_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_mux_indvar_flatten6_phi_fu_1285_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_block_pp6_stage0 : BOOLEAN;
    signal ap_phi_mux_i6_0_phi_fu_1296_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_mux_j7_0_phi_fu_1307_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_mux_i8_0_phi_fu_1318_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_block_pp7_stage0 : BOOLEAN;
    signal ap_phi_mux_indvar_flatten13_phi_fu_1329_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_block_pp8_stage0 : BOOLEAN;
    signal ap_phi_mux_i9_0_phi_fu_1340_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_mux_j10_0_phi_fu_1351_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_mux_indvar_flatten20_phi_fu_1362_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_block_pp9_stage0 : BOOLEAN;
    signal ap_phi_mux_i11_0_phi_fu_1373_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_mux_j12_0_phi_fu_1384_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_mux_i13_0_phi_fu_1395_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_block_pp10_stage0 : BOOLEAN;
    signal ap_phi_mux_indvar_flatten27_phi_fu_1406_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_block_pp11_stage0 : BOOLEAN;
    signal ap_phi_mux_i14_0_phi_fu_1417_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_mux_j15_0_phi_fu_1428_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_mux_indvar_flatten34_phi_fu_1439_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_block_pp12_stage0 : BOOLEAN;
    signal ap_phi_mux_i16_0_phi_fu_1450_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_mux_j17_0_phi_fu_1461_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_mux_i18_0_phi_fu_1472_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_block_pp13_stage0 : BOOLEAN;
    signal ap_phi_mux_indvar_flatten41_phi_fu_1483_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_block_pp14_stage0 : BOOLEAN;
    signal ap_phi_mux_i19_0_phi_fu_1494_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_mux_j20_0_phi_fu_1505_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_mux_i21_0_phi_fu_1516_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_block_pp15_stage0 : BOOLEAN;
    signal ap_phi_mux_indvar_flatten48_phi_fu_1527_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp16_stage0 : BOOLEAN;
    signal ap_phi_mux_i22_0_phi_fu_1538_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_mux_j23_0_phi_fu_1549_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_i24_0_phi_fu_1560_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_pp17_stage0 : BOOLEAN;
    signal zext_ln43_fu_1712_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln52_fu_1768_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln61_fu_1785_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln81_fu_1810_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln82_fu_1819_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln83_fu_1833_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln84_fu_1843_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln93_fu_1868_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln94_fu_1877_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln95_fu_1891_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln96_fu_1901_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln180_fu_1958_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln180_1_fu_1987_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp5_stage2 : BOOLEAN;
    signal zext_ln180_2_fu_2004_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp5_stage3 : BOOLEAN;
    signal zext_ln180_3_fu_2026_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln180_4_fu_2083_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln180_5_fu_2112_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp6_stage2 : BOOLEAN;
    signal zext_ln180_6_fu_2129_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp6_stage3 : BOOLEAN;
    signal zext_ln180_7_fu_2151_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln132_fu_2179_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln133_fu_2193_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_pp7_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp7_stage2 : signal is "none";
    signal ap_block_pp7_stage2 : BOOLEAN;
    signal zext_ln134_fu_2203_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp7_stage3 : BOOLEAN;
    signal zext_ln135_fu_2213_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln180_8_fu_2270_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln180_9_fu_2299_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp8_stage2 : BOOLEAN;
    signal zext_ln180_10_fu_2316_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp8_stage3 : BOOLEAN;
    signal zext_ln180_11_fu_2338_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln180_12_fu_2395_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln180_13_fu_2424_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp9_stage2 : BOOLEAN;
    signal zext_ln180_14_fu_2441_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp9_stage3 : BOOLEAN;
    signal zext_ln180_15_fu_2463_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln170_fu_2491_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln171_fu_2502_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln172_fu_2516_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln173_fu_2526_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln180_16_fu_2583_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln180_17_fu_2612_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp11_stage2 : BOOLEAN;
    signal zext_ln180_18_fu_2629_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp11_stage3 : BOOLEAN;
    signal zext_ln180_19_fu_2651_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln180_20_fu_2708_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln180_21_fu_2737_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp12_stage2 : BOOLEAN;
    signal zext_ln180_22_fu_2754_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp12_stage3 : BOOLEAN;
    signal zext_ln180_23_fu_2776_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln208_fu_2804_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln209_fu_2815_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln210_fu_2829_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln211_fu_2839_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln180_24_fu_2896_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln180_25_fu_2925_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp14_stage2 : BOOLEAN;
    signal zext_ln180_26_fu_2942_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp14_stage3 : BOOLEAN;
    signal zext_ln180_27_fu_2964_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln234_fu_2992_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln235_fu_3003_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln236_fu_3017_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln237_fu_3027_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln180_fu_3113_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln180_1_fu_3136_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_pp16_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp16_stage2 : signal is "none";
    signal ap_block_pp16_stage2 : BOOLEAN;
    signal sext_ln180_2_fu_3155_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp16_stage3 : BOOLEAN;
    signal sext_ln180_3_fu_3179_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln259_fu_3203_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln260_fu_3212_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln261_fu_3226_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln262_fu_3236_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln43_fu_1692_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_block_state30_pp7_stage2_iter0 : BOOLEAN;
    signal ap_block_pp7_stage2_11001 : BOOLEAN;
    signal ap_block_pp7_stage3_11001 : BOOLEAN;
    signal ap_block_state78_pp16_stage2_iter0 : BOOLEAN;
    signal ap_block_pp16_stage2_11001 : BOOLEAN;
    signal tmp_17_fu_1702_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln45_fu_1736_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln45_fu_1742_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln82_fu_1814_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal or_ln83_fu_1828_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal or_ln84_fu_1838_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal or_ln94_fu_1872_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal or_ln95_fu_1886_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal or_ln96_fu_1896_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln103_fu_1924_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_5_fu_1918_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_18_fu_1950_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal or_ln108_fu_1974_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_19_fu_1980_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal or_ln109_fu_1992_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_20_fu_1997_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal or_ln110_fu_2014_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_21_fu_2019_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln116_fu_2049_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_7_fu_2043_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_22_fu_2075_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal or_ln121_fu_2099_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_23_fu_2105_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal or_ln122_fu_2117_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_24_fu_2122_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal or_ln123_fu_2139_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_25_fu_2144_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal or_ln133_fu_2188_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal or_ln134_fu_2198_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal or_ln135_fu_2208_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln141_fu_2236_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_10_fu_2230_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_26_fu_2262_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal or_ln146_fu_2286_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_27_fu_2292_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal or_ln147_fu_2304_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_28_fu_2309_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal or_ln148_fu_2326_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_29_fu_2331_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln154_fu_2361_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_12_fu_2355_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_30_fu_2387_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal or_ln159_fu_2411_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_31_fu_2417_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal or_ln160_fu_2429_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_32_fu_2434_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal or_ln161_fu_2451_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_33_fu_2456_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal or_ln171_fu_2496_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal or_ln172_fu_2511_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal or_ln173_fu_2521_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln179_fu_2549_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_15_fu_2543_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_34_fu_2575_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal or_ln184_fu_2599_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_35_fu_2605_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal or_ln185_fu_2617_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_36_fu_2622_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal or_ln186_fu_2639_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_37_fu_2644_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln192_fu_2674_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_17_fu_2668_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_38_fu_2700_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal or_ln197_fu_2724_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_39_fu_2730_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal or_ln198_fu_2742_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_40_fu_2747_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal or_ln199_fu_2764_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_41_fu_2769_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal or_ln209_fu_2809_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal or_ln210_fu_2824_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal or_ln211_fu_2834_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln217_fu_2862_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_20_fu_2856_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_42_fu_2888_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal or_ln222_fu_2912_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_43_fu_2918_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal or_ln223_fu_2930_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_44_fu_2935_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal or_ln224_fu_2952_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_45_fu_2957_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal or_ln235_fu_2997_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal or_ln236_fu_3012_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal or_ln237_fu_3022_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln243_fu_3050_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_23_fu_3044_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_47_fu_3079_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_46_fu_3072_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln180_28_fu_3086_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln180_29_fu_3103_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln180_fu_3107_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln248_fu_3122_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln180_30_fu_3127_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln180_1_fu_3131_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln249_fu_3141_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln180_31_fu_3146_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln180_2_fu_3150_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln250_fu_3160_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln180_32_fu_3165_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln260_fu_3207_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal or_ln261_fu_3221_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal or_ln262_fu_3231_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state85 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state85 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (69 downto 0);
    signal ap_block_pp5_stage1_subdone : BOOLEAN;
    signal ap_block_pp5_stage2_subdone : BOOLEAN;
    signal ap_block_pp6_stage1_subdone : BOOLEAN;
    signal ap_block_pp6_stage2_subdone : BOOLEAN;
    signal ap_block_pp7_stage1_subdone : BOOLEAN;
    signal ap_block_pp7_stage2_subdone : BOOLEAN;
    signal ap_block_pp8_stage1_subdone : BOOLEAN;
    signal ap_block_pp8_stage2_subdone : BOOLEAN;
    signal ap_block_pp9_stage1_subdone : BOOLEAN;
    signal ap_block_pp9_stage2_subdone : BOOLEAN;
    signal ap_block_pp11_stage1_subdone : BOOLEAN;
    signal ap_block_pp11_stage2_subdone : BOOLEAN;
    signal ap_block_pp12_stage1_subdone : BOOLEAN;
    signal ap_block_pp12_stage2_subdone : BOOLEAN;
    signal ap_block_pp14_stage1_subdone : BOOLEAN;
    signal ap_block_pp14_stage2_subdone : BOOLEAN;
    signal ap_block_pp16_stage1_subdone : BOOLEAN;
    signal ap_block_pp16_stage2_subdone : BOOLEAN;
    signal ap_idle_pp3 : STD_LOGIC;
    signal ap_enable_pp3 : STD_LOGIC;
    signal ap_idle_pp4 : STD_LOGIC;
    signal ap_enable_pp4 : STD_LOGIC;
    signal ap_idle_pp5 : STD_LOGIC;
    signal ap_enable_pp5 : STD_LOGIC;
    signal ap_idle_pp6 : STD_LOGIC;
    signal ap_enable_pp6 : STD_LOGIC;
    signal ap_idle_pp7 : STD_LOGIC;
    signal ap_enable_pp7 : STD_LOGIC;
    signal ap_idle_pp8 : STD_LOGIC;
    signal ap_enable_pp8 : STD_LOGIC;
    signal ap_idle_pp9 : STD_LOGIC;
    signal ap_enable_pp9 : STD_LOGIC;
    signal ap_idle_pp10 : STD_LOGIC;
    signal ap_enable_pp10 : STD_LOGIC;
    signal ap_idle_pp11 : STD_LOGIC;
    signal ap_enable_pp11 : STD_LOGIC;
    signal ap_idle_pp12 : STD_LOGIC;
    signal ap_enable_pp12 : STD_LOGIC;
    signal ap_idle_pp13 : STD_LOGIC;
    signal ap_enable_pp13 : STD_LOGIC;
    signal ap_idle_pp14 : STD_LOGIC;
    signal ap_enable_pp14 : STD_LOGIC;
    signal ap_idle_pp15 : STD_LOGIC;
    signal ap_enable_pp15 : STD_LOGIC;
    signal ap_idle_pp16 : STD_LOGIC;
    signal ap_enable_pp16 : STD_LOGIC;
    signal ap_idle_pp17 : STD_LOGIC;
    signal ap_enable_pp17 : STD_LOGIC;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp10_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp10_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp10_exit_iter0_state46) and (ap_const_logic_1 = ap_CS_fsm_pp10_stage0) and (ap_const_boolean_0 = ap_block_pp10_stage0_subdone))) then 
                    ap_enable_reg_pp10_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
                    ap_enable_reg_pp10_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp10_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp10_iter1 <= ap_const_logic_0;
            else
                if ((((ap_const_logic_1 = ap_CS_fsm_pp10_stage1) and (ap_const_boolean_0 = ap_block_pp10_stage1_subdone)) or ((ap_const_logic_1 = ap_CS_fsm_pp10_stage0) and (ap_const_boolean_0 = ap_block_pp10_stage0_subdone)))) then 
                    ap_enable_reg_pp10_iter1 <= ap_enable_reg_pp10_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
                    ap_enable_reg_pp10_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp11_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp11_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp11_exit_iter0_state50) and (ap_const_logic_1 = ap_CS_fsm_pp11_stage0) and (ap_const_boolean_0 = ap_block_pp11_stage0_subdone))) then 
                    ap_enable_reg_pp11_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
                    ap_enable_reg_pp11_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp11_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp11_iter1 <= ap_const_logic_0;
            else
                if ((((ap_const_logic_1 = ap_CS_fsm_pp11_stage3) and (ap_const_boolean_0 = ap_block_pp11_stage3_subdone)) or ((ap_const_logic_1 = ap_CS_fsm_pp11_stage0) and (ap_const_boolean_0 = ap_block_pp11_stage0_subdone)))) then 
                    ap_enable_reg_pp11_iter1 <= ap_enable_reg_pp11_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
                    ap_enable_reg_pp11_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp12_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp12_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp12_exit_iter0_state56) and (ap_const_logic_1 = ap_CS_fsm_pp12_stage0) and (ap_const_boolean_0 = ap_block_pp12_stage0_subdone))) then 
                    ap_enable_reg_pp12_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
                    ap_enable_reg_pp12_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp12_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp12_iter1 <= ap_const_logic_0;
            else
                if ((((ap_const_logic_1 = ap_CS_fsm_pp12_stage3) and (ap_const_boolean_0 = ap_block_pp12_stage3_subdone)) or ((ap_const_logic_1 = ap_CS_fsm_pp12_stage0) and (ap_const_boolean_0 = ap_block_pp12_stage0_subdone)))) then 
                    ap_enable_reg_pp12_iter1 <= ap_enable_reg_pp12_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
                    ap_enable_reg_pp12_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp13_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp13_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp13_exit_iter0_state62) and (ap_const_logic_1 = ap_CS_fsm_pp13_stage0) and (ap_const_boolean_0 = ap_block_pp13_stage0_subdone))) then 
                    ap_enable_reg_pp13_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
                    ap_enable_reg_pp13_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp13_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp13_iter1 <= ap_const_logic_0;
            else
                if ((((ap_const_logic_1 = ap_CS_fsm_pp13_stage1) and (ap_const_boolean_0 = ap_block_pp13_stage1_subdone)) or ((ap_const_logic_1 = ap_CS_fsm_pp13_stage0) and (ap_const_boolean_0 = ap_block_pp13_stage0_subdone)))) then 
                    ap_enable_reg_pp13_iter1 <= ap_enable_reg_pp13_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
                    ap_enable_reg_pp13_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp14_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp14_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp14_exit_iter0_state66) and (ap_const_logic_1 = ap_CS_fsm_pp14_stage0) and (ap_const_boolean_0 = ap_block_pp14_stage0_subdone))) then 
                    ap_enable_reg_pp14_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                    ap_enable_reg_pp14_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp14_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp14_iter1 <= ap_const_logic_0;
            else
                if ((((ap_const_logic_1 = ap_CS_fsm_pp14_stage3) and (ap_const_boolean_0 = ap_block_pp14_stage3_subdone)) or ((ap_const_logic_1 = ap_CS_fsm_pp14_stage0) and (ap_const_boolean_0 = ap_block_pp14_stage0_subdone)))) then 
                    ap_enable_reg_pp14_iter1 <= ap_enable_reg_pp14_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                    ap_enable_reg_pp14_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp15_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp15_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp15_exit_iter0_state72) and (ap_const_logic_1 = ap_CS_fsm_pp15_stage0) and (ap_const_boolean_0 = ap_block_pp15_stage0_subdone))) then 
                    ap_enable_reg_pp15_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
                    ap_enable_reg_pp15_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp15_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp15_iter1 <= ap_const_logic_0;
            else
                if ((((ap_const_logic_1 = ap_CS_fsm_pp15_stage1) and (ap_const_boolean_0 = ap_block_pp15_stage1_subdone)) or ((ap_const_logic_1 = ap_CS_fsm_pp15_stage0) and (ap_const_boolean_0 = ap_block_pp15_stage0_subdone)))) then 
                    ap_enable_reg_pp15_iter1 <= ap_enable_reg_pp15_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
                    ap_enable_reg_pp15_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp16_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp16_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp16_exit_iter0_state76) and (ap_const_logic_1 = ap_CS_fsm_pp16_stage0) and (ap_const_boolean_0 = ap_block_pp16_stage0_subdone))) then 
                    ap_enable_reg_pp16_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
                    ap_enable_reg_pp16_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp16_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp16_iter1 <= ap_const_logic_0;
            else
                if ((((ap_const_logic_1 = ap_CS_fsm_pp16_stage3) and (ap_const_boolean_0 = ap_block_pp16_stage3_subdone)) or ((ap_const_logic_1 = ap_CS_fsm_pp16_stage0) and (ap_const_boolean_0 = ap_block_pp16_stage0_subdone)))) then 
                    ap_enable_reg_pp16_iter1 <= ap_enable_reg_pp16_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
                    ap_enable_reg_pp16_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp17_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp17_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp17_exit_iter0_state82) and (ap_const_logic_1 = ap_CS_fsm_pp17_stage0) and (ap_const_boolean_0 = ap_block_pp17_stage0_subdone))) then 
                    ap_enable_reg_pp17_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
                    ap_enable_reg_pp17_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp17_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp17_iter1 <= ap_const_logic_0;
            else
                if ((((ap_const_logic_1 = ap_CS_fsm_pp17_stage1) and (ap_const_boolean_0 = ap_block_pp17_stage1_subdone)) or ((ap_const_logic_1 = ap_CS_fsm_pp17_stage0) and (ap_const_boolean_0 = ap_block_pp17_stage0_subdone)))) then 
                    ap_enable_reg_pp17_iter1 <= ap_enable_reg_pp17_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
                    ap_enable_reg_pp17_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp3_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_const_logic_1 = ap_condition_pp3_exit_iter0_state8) and (ap_const_boolean_0 = ap_block_pp3_stage0_subdone))) then 
                    ap_enable_reg_pp3_iter0 <= ap_const_logic_0;
                elsif (((weight_in_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                    ap_enable_reg_pp3_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp3_iter1 <= ap_const_logic_0;
            else
                if ((((ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_const_boolean_0 = ap_block_pp3_stage0_subdone)) or ((ap_const_logic_1 = ap_CS_fsm_pp3_stage1) and (ap_const_boolean_0 = ap_block_pp3_stage1_subdone)))) then 
                    ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
                elsif (((weight_in_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                    ap_enable_reg_pp3_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp4_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp4_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_logic_1 = ap_condition_pp4_exit_iter0_state12) and (ap_const_boolean_0 = ap_block_pp4_stage0_subdone))) then 
                    ap_enable_reg_pp4_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                    ap_enable_reg_pp4_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp4_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp4_iter1 <= ap_const_logic_0;
            else
                if ((((ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_subdone)) or ((ap_const_logic_1 = ap_CS_fsm_pp4_stage1) and (ap_const_boolean_0 = ap_block_pp4_stage1_subdone)))) then 
                    ap_enable_reg_pp4_iter1 <= ap_enable_reg_pp4_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                    ap_enable_reg_pp4_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp5_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp5_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (ap_const_logic_1 = ap_condition_pp5_exit_iter0_state16) and (ap_const_boolean_0 = ap_block_pp5_stage0_subdone))) then 
                    ap_enable_reg_pp5_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                    ap_enable_reg_pp5_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp5_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp5_iter1 <= ap_const_logic_0;
            else
                if ((((ap_const_logic_1 = ap_CS_fsm_pp5_stage3) and (ap_const_boolean_0 = ap_block_pp5_stage3_subdone)) or ((ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (ap_const_boolean_0 = ap_block_pp5_stage0_subdone)))) then 
                    ap_enable_reg_pp5_iter1 <= ap_enable_reg_pp5_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                    ap_enable_reg_pp5_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp6_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp6_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp6_stage0) and (ap_const_logic_1 = ap_condition_pp6_exit_iter0_state22) and (ap_const_boolean_0 = ap_block_pp6_stage0_subdone))) then 
                    ap_enable_reg_pp6_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                    ap_enable_reg_pp6_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp6_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp6_iter1 <= ap_const_logic_0;
            else
                if ((((ap_const_logic_1 = ap_CS_fsm_pp6_stage0) and (ap_const_boolean_0 = ap_block_pp6_stage0_subdone)) or ((ap_const_logic_1 = ap_CS_fsm_pp6_stage3) and (ap_const_boolean_0 = ap_block_pp6_stage3_subdone)))) then 
                    ap_enable_reg_pp6_iter1 <= ap_enable_reg_pp6_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                    ap_enable_reg_pp6_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp7_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp7_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp7_exit_iter0_state28) and (ap_const_logic_1 = ap_CS_fsm_pp7_stage0) and (ap_const_boolean_0 = ap_block_pp7_stage0_subdone))) then 
                    ap_enable_reg_pp7_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
                    ap_enable_reg_pp7_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp7_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp7_iter1 <= ap_const_logic_0;
            else
                if ((((ap_const_logic_1 = ap_CS_fsm_pp7_stage3) and (ap_const_boolean_0 = ap_block_pp7_stage3_subdone)) or ((ap_const_logic_1 = ap_CS_fsm_pp7_stage0) and (ap_const_boolean_0 = ap_block_pp7_stage0_subdone)))) then 
                    ap_enable_reg_pp7_iter1 <= ap_enable_reg_pp7_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
                    ap_enable_reg_pp7_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp8_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp8_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp8_exit_iter0_state34) and (ap_const_logic_1 = ap_CS_fsm_pp8_stage0) and (ap_const_boolean_0 = ap_block_pp8_stage0_subdone))) then 
                    ap_enable_reg_pp8_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
                    ap_enable_reg_pp8_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp8_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp8_iter1 <= ap_const_logic_0;
            else
                if ((((ap_const_logic_1 = ap_CS_fsm_pp8_stage3) and (ap_const_boolean_0 = ap_block_pp8_stage3_subdone)) or ((ap_const_logic_1 = ap_CS_fsm_pp8_stage0) and (ap_const_boolean_0 = ap_block_pp8_stage0_subdone)))) then 
                    ap_enable_reg_pp8_iter1 <= ap_enable_reg_pp8_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
                    ap_enable_reg_pp8_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp9_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp9_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp9_exit_iter0_state40) and (ap_const_logic_1 = ap_CS_fsm_pp9_stage0) and (ap_const_boolean_0 = ap_block_pp9_stage0_subdone))) then 
                    ap_enable_reg_pp9_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
                    ap_enable_reg_pp9_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp9_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp9_iter1 <= ap_const_logic_0;
            else
                if ((((ap_const_logic_1 = ap_CS_fsm_pp9_stage3) and (ap_const_boolean_0 = ap_block_pp9_stage3_subdone)) or ((ap_const_logic_1 = ap_CS_fsm_pp9_stage0) and (ap_const_boolean_0 = ap_block_pp9_stage0_subdone)))) then 
                    ap_enable_reg_pp9_iter1 <= ap_enable_reg_pp9_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
                    ap_enable_reg_pp9_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i11_0_reg_1369_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
                i11_0_reg_1369 <= ap_const_lv7_0;
            elsif (((icmp_ln153_reg_3513 = ap_const_lv1_0) and (ap_enable_reg_pp9_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp9_stage0) and (ap_const_boolean_0 = ap_block_pp9_stage0_11001))) then 
                i11_0_reg_1369 <= select_ln158_1_reg_3527;
            end if; 
        end if;
    end process;

    i13_0_reg_1391_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
                i13_0_reg_1391 <= ap_const_lv5_0;
            elsif (((icmp_ln166_reg_3558 = ap_const_lv1_0) and (ap_enable_reg_pp10_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp10_stage0) and (ap_const_boolean_0 = ap_block_pp10_stage0_11001))) then 
                i13_0_reg_1391 <= i_13_reg_3562;
            end if; 
        end if;
    end process;

    i14_0_reg_1413_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
                i14_0_reg_1413 <= ap_const_lv7_0;
            elsif (((icmp_ln178_reg_3583 = ap_const_lv1_0) and (ap_enable_reg_pp11_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp11_stage0) and (ap_const_boolean_0 = ap_block_pp11_stage0_11001))) then 
                i14_0_reg_1413 <= select_ln183_1_reg_3597;
            end if; 
        end if;
    end process;

    i16_0_reg_1446_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
                i16_0_reg_1446 <= ap_const_lv7_0;
            elsif (((icmp_ln191_reg_3628 = ap_const_lv1_0) and (ap_enable_reg_pp12_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp12_stage0) and (ap_const_boolean_0 = ap_block_pp12_stage0_11001))) then 
                i16_0_reg_1446 <= select_ln196_1_reg_3642;
            end if; 
        end if;
    end process;

    i18_0_reg_1468_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
                i18_0_reg_1468 <= ap_const_lv5_0;
            elsif (((icmp_ln204_reg_3673 = ap_const_lv1_0) and (ap_enable_reg_pp13_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp13_stage0) and (ap_const_boolean_0 = ap_block_pp13_stage0_11001))) then 
                i18_0_reg_1468 <= i_18_reg_3677;
            end if; 
        end if;
    end process;

    i19_0_reg_1490_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                i19_0_reg_1490 <= ap_const_lv7_0;
            elsif (((icmp_ln216_reg_3698 = ap_const_lv1_0) and (ap_enable_reg_pp14_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp14_stage0) and (ap_const_boolean_0 = ap_block_pp14_stage0_11001))) then 
                i19_0_reg_1490 <= select_ln221_1_reg_3712;
            end if; 
        end if;
    end process;

    i1_0_reg_1204_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                i1_0_reg_1204 <= ap_const_lv5_0;
            elsif ((not(((icmp_ln48_fu_1756_p2 = ap_const_lv1_0) and (data_in_TVALID = ap_const_logic_0))) and (icmp_ln48_fu_1756_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                i1_0_reg_1204 <= i_fu_1762_p2;
            end if; 
        end if;
    end process;

    i21_0_reg_1512_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
                i21_0_reg_1512 <= ap_const_lv5_0;
            elsif (((icmp_ln230_reg_3743 = ap_const_lv1_0) and (ap_enable_reg_pp15_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp15_stage0) and (ap_const_boolean_0 = ap_block_pp15_stage0_11001))) then 
                i21_0_reg_1512 <= i_21_reg_3747;
            end if; 
        end if;
    end process;

    i22_0_reg_1534_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
                i22_0_reg_1534 <= ap_const_lv7_0;
            elsif (((icmp_ln242_reg_3768 = ap_const_lv1_0) and (ap_enable_reg_pp16_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp16_stage0) and (ap_const_boolean_0 = ap_block_pp16_stage0_11001))) then 
                i22_0_reg_1534 <= select_ln247_1_reg_3783;
            end if; 
        end if;
    end process;

    i24_0_reg_1556_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
                i24_0_reg_1556 <= ap_const_lv2_0;
            elsif (((icmp_ln255_reg_3819 = ap_const_lv1_0) and (ap_enable_reg_pp17_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp17_stage0) and (ap_const_boolean_0 = ap_block_pp17_stage0_11001))) then 
                i24_0_reg_1556 <= i_24_reg_3823;
            end if; 
        end if;
    end process;

    i2_0_reg_1215_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                i2_0_reg_1215 <= ap_const_lv4_0;
            elsif ((not(((icmp_ln57_fu_1773_p2 = ap_const_lv1_0) and (data_in_TVALID = ap_const_logic_0))) and (icmp_ln57_fu_1773_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                i2_0_reg_1215 <= i_2_fu_1779_p2;
            end if; 
        end if;
    end process;

    i3_0_reg_1237_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                i3_0_reg_1237 <= ap_const_lv2_0;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln89_reg_3330 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1))) then 
                i3_0_reg_1237 <= i_3_reg_3334;
            end if; 
        end if;
    end process;

    i4_0_reg_1259_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                i4_0_reg_1259 <= ap_const_lv7_0;
            elsif (((ap_const_boolean_0 = ap_block_pp5_stage0_11001) and (icmp_ln102_reg_3352 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (ap_enable_reg_pp5_iter1 = ap_const_logic_1))) then 
                i4_0_reg_1259 <= select_ln107_1_reg_3366;
            end if; 
        end if;
    end process;

    i6_0_reg_1292_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                i6_0_reg_1292 <= ap_const_lv7_0;
            elsif (((icmp_ln115_reg_3397 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp6_stage0) and (ap_enable_reg_pp6_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp6_stage0_11001))) then 
                i6_0_reg_1292 <= select_ln120_1_reg_3411;
            end if; 
        end if;
    end process;

    i8_0_reg_1314_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
                i8_0_reg_1314 <= ap_const_lv5_0;
            elsif (((icmp_ln128_reg_3442 = ap_const_lv1_0) and (ap_enable_reg_pp7_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp7_stage0) and (ap_const_boolean_0 = ap_block_pp7_stage0_11001))) then 
                i8_0_reg_1314 <= i_8_reg_3446;
            end if; 
        end if;
    end process;

    i9_0_reg_1336_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
                i9_0_reg_1336 <= ap_const_lv7_0;
            elsif (((icmp_ln140_reg_3468 = ap_const_lv1_0) and (ap_enable_reg_pp8_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp8_stage0) and (ap_const_boolean_0 = ap_block_pp8_stage0_11001))) then 
                i9_0_reg_1336 <= select_ln145_1_reg_3482;
            end if; 
        end if;
    end process;

    i_0_reg_1171_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((icmp_ln38_fu_1680_p2 = ap_const_lv1_0) and (data_in_TVALID = ap_const_logic_0))) and (icmp_ln38_fu_1680_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                i_0_reg_1171 <= i_1_fu_1686_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i_0_reg_1171 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;

    indvar_flatten13_reg_1325_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
                indvar_flatten13_reg_1325 <= ap_const_lv11_0;
            elsif (((icmp_ln140_reg_3468 = ap_const_lv1_0) and (ap_enable_reg_pp8_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp8_stage0) and (ap_const_boolean_0 = ap_block_pp8_stage0_11001))) then 
                indvar_flatten13_reg_1325 <= add_ln140_reg_3472;
            end if; 
        end if;
    end process;

    indvar_flatten20_reg_1358_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
                indvar_flatten20_reg_1358 <= ap_const_lv11_0;
            elsif (((icmp_ln153_reg_3513 = ap_const_lv1_0) and (ap_enable_reg_pp9_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp9_stage0) and (ap_const_boolean_0 = ap_block_pp9_stage0_11001))) then 
                indvar_flatten20_reg_1358 <= add_ln153_reg_3517;
            end if; 
        end if;
    end process;

    indvar_flatten27_reg_1402_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
                indvar_flatten27_reg_1402 <= ap_const_lv11_0;
            elsif (((icmp_ln178_reg_3583 = ap_const_lv1_0) and (ap_enable_reg_pp11_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp11_stage0) and (ap_const_boolean_0 = ap_block_pp11_stage0_11001))) then 
                indvar_flatten27_reg_1402 <= add_ln178_reg_3587;
            end if; 
        end if;
    end process;

    indvar_flatten34_reg_1435_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
                indvar_flatten34_reg_1435 <= ap_const_lv11_0;
            elsif (((icmp_ln191_reg_3628 = ap_const_lv1_0) and (ap_enable_reg_pp12_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp12_stage0) and (ap_const_boolean_0 = ap_block_pp12_stage0_11001))) then 
                indvar_flatten34_reg_1435 <= add_ln191_reg_3632;
            end if; 
        end if;
    end process;

    indvar_flatten41_reg_1479_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                indvar_flatten41_reg_1479 <= ap_const_lv11_0;
            elsif (((icmp_ln216_reg_3698 = ap_const_lv1_0) and (ap_enable_reg_pp14_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp14_stage0) and (ap_const_boolean_0 = ap_block_pp14_stage0_11001))) then 
                indvar_flatten41_reg_1479 <= add_ln216_reg_3702;
            end if; 
        end if;
    end process;

    indvar_flatten48_reg_1523_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
                indvar_flatten48_reg_1523 <= ap_const_lv8_0;
            elsif (((icmp_ln242_reg_3768 = ap_const_lv1_0) and (ap_enable_reg_pp16_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp16_stage0) and (ap_const_boolean_0 = ap_block_pp16_stage0_11001))) then 
                indvar_flatten48_reg_1523 <= add_ln242_reg_3772;
            end if; 
        end if;
    end process;

    indvar_flatten6_reg_1281_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                indvar_flatten6_reg_1281 <= ap_const_lv11_0;
            elsif (((icmp_ln115_reg_3397 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp6_stage0) and (ap_enable_reg_pp6_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp6_stage0_11001))) then 
                indvar_flatten6_reg_1281 <= add_ln115_reg_3401;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_1248_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                indvar_flatten_reg_1248 <= ap_const_lv11_0;
            elsif (((ap_const_boolean_0 = ap_block_pp5_stage0_11001) and (icmp_ln102_reg_3352 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (ap_enable_reg_pp5_iter1 = ap_const_logic_1))) then 
                indvar_flatten_reg_1248 <= add_ln102_reg_3356;
            end if; 
        end if;
    end process;

    j10_0_reg_1347_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
                j10_0_reg_1347 <= ap_const_lv5_0;
            elsif (((icmp_ln140_reg_3468 = ap_const_lv1_0) and (ap_enable_reg_pp8_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp8_stage0) and (ap_const_boolean_0 = ap_block_pp8_stage0_11001))) then 
                j10_0_reg_1347 <= j_3_reg_3508;
            end if; 
        end if;
    end process;

    j12_0_reg_1380_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
                j12_0_reg_1380 <= ap_const_lv5_0;
            elsif (((icmp_ln153_reg_3513 = ap_const_lv1_0) and (ap_enable_reg_pp9_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp9_stage0) and (ap_const_boolean_0 = ap_block_pp9_stage0_11001))) then 
                j12_0_reg_1380 <= j_4_reg_3553;
            end if; 
        end if;
    end process;

    j15_0_reg_1424_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
                j15_0_reg_1424 <= ap_const_lv5_0;
            elsif (((icmp_ln178_reg_3583 = ap_const_lv1_0) and (ap_enable_reg_pp11_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp11_stage0) and (ap_const_boolean_0 = ap_block_pp11_stage0_11001))) then 
                j15_0_reg_1424 <= j_5_reg_3623;
            end if; 
        end if;
    end process;

    j17_0_reg_1457_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
                j17_0_reg_1457 <= ap_const_lv5_0;
            elsif (((icmp_ln191_reg_3628 = ap_const_lv1_0) and (ap_enable_reg_pp12_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp12_stage0) and (ap_const_boolean_0 = ap_block_pp12_stage0_11001))) then 
                j17_0_reg_1457 <= j_6_reg_3668;
            end if; 
        end if;
    end process;

    j20_0_reg_1501_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
                j20_0_reg_1501 <= ap_const_lv5_0;
            elsif (((icmp_ln216_reg_3698 = ap_const_lv1_0) and (ap_enable_reg_pp14_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp14_stage0) and (ap_const_boolean_0 = ap_block_pp14_stage0_11001))) then 
                j20_0_reg_1501 <= j_7_reg_3738;
            end if; 
        end if;
    end process;

    j23_0_reg_1545_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
                j23_0_reg_1545 <= ap_const_lv2_0;
            elsif (((icmp_ln242_reg_3768 = ap_const_lv1_0) and (ap_enable_reg_pp16_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp16_stage0) and (ap_const_boolean_0 = ap_block_pp16_stage0_11001))) then 
                j23_0_reg_1545 <= j_8_reg_3814;
            end if; 
        end if;
    end process;

    j5_0_reg_1270_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                j5_0_reg_1270 <= ap_const_lv5_0;
            elsif (((ap_const_boolean_0 = ap_block_pp5_stage0_11001) and (icmp_ln102_reg_3352 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (ap_enable_reg_pp5_iter1 = ap_const_logic_1))) then 
                j5_0_reg_1270 <= j_1_reg_3392;
            end if; 
        end if;
    end process;

    j7_0_reg_1303_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                j7_0_reg_1303 <= ap_const_lv5_0;
            elsif (((icmp_ln115_reg_3397 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp6_stage0) and (ap_enable_reg_pp6_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp6_stage0_11001))) then 
                j7_0_reg_1303 <= j_2_reg_3437;
            end if; 
        end if;
    end process;

    j_0_reg_1226_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln77_reg_3308 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1))) then 
                j_0_reg_1226 <= j_reg_3312;
            elsif (((weight_in_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                j_0_reg_1226 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;

    phi_mul_reg_1182_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((icmp_ln38_fu_1680_p2 = ap_const_lv1_0) and (data_in_TVALID = ap_const_logic_0))) and (icmp_ln38_fu_1680_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                phi_mul_reg_1182 <= add_ln43_fu_1696_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_mul_reg_1182 <= ap_const_lv21_0;
            end if; 
        end if;
    end process;

    phi_urem_reg_1193_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((icmp_ln38_fu_1680_p2 = ap_const_lv1_0) and (data_in_TVALID = ap_const_logic_0))) and (icmp_ln38_fu_1680_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                phi_urem_reg_1193 <= select_ln45_fu_1748_p3;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_urem_reg_1193 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp5_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (ap_enable_reg_pp5_iter0 = ap_const_logic_1))) then
                add_ln102_reg_3356 <= add_ln102_fu_1912_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp6_stage0) and (ap_enable_reg_pp6_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp6_stage0_11001))) then
                add_ln115_reg_3401 <= add_ln115_fu_2037_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp8_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp8_stage0) and (ap_const_boolean_0 = ap_block_pp8_stage0_11001))) then
                add_ln140_reg_3472 <= add_ln140_fu_2224_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp9_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp9_stage0) and (ap_const_boolean_0 = ap_block_pp9_stage0_11001))) then
                add_ln153_reg_3517 <= add_ln153_fu_2349_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp11_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp11_stage0) and (ap_const_boolean_0 = ap_block_pp11_stage0_11001))) then
                add_ln178_reg_3587 <= add_ln178_fu_2537_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln242_reg_3768 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp16_stage3) and (ap_const_boolean_0 = ap_block_pp16_stage3_11001))) then
                    add_ln180_3_reg_3809(10 downto 2) <= add_ln180_3_fu_3169_p2(10 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp12_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp12_stage0) and (ap_const_boolean_0 = ap_block_pp12_stage0_11001))) then
                add_ln191_reg_3632 <= add_ln191_fu_2662_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp14_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp14_stage0) and (ap_const_boolean_0 = ap_block_pp14_stage0_11001))) then
                add_ln216_reg_3702 <= add_ln216_fu_2850_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp16_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp16_stage0) and (ap_const_boolean_0 = ap_block_pp16_stage0_11001))) then
                add_ln242_reg_3772 <= add_ln242_fu_3038_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp10_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp10_stage0) and (ap_const_boolean_0 = ap_block_pp10_stage0_11001))) then
                i_13_reg_3562 <= i_13_fu_2474_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp13_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp13_stage0) and (ap_const_boolean_0 = ap_block_pp13_stage0_11001))) then
                i_18_reg_3677 <= i_18_fu_2787_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp15_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp15_stage0) and (ap_const_boolean_0 = ap_block_pp15_stage0_11001))) then
                i_21_reg_3747 <= i_21_fu_2975_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp17_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp17_stage0) and (ap_const_boolean_0 = ap_block_pp17_stage0_11001))) then
                i_24_reg_3823 <= i_24_fu_3189_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1))) then
                i_3_reg_3334 <= i_3_fu_1854_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp7_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp7_stage0) and (ap_const_boolean_0 = ap_block_pp7_stage0_11001))) then
                i_8_reg_3446 <= i_8_fu_2162_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp5_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0))) then
                icmp_ln102_reg_3352 <= icmp_ln102_fu_1906_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp6_stage0) and (ap_const_boolean_0 = ap_block_pp6_stage0_11001))) then
                icmp_ln115_reg_3397 <= icmp_ln115_fu_2031_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp7_stage0) and (ap_const_boolean_0 = ap_block_pp7_stage0_11001))) then
                icmp_ln128_reg_3442 <= icmp_ln128_fu_2156_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp8_stage0) and (ap_const_boolean_0 = ap_block_pp8_stage0_11001))) then
                icmp_ln140_reg_3468 <= icmp_ln140_fu_2218_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp9_stage0) and (ap_const_boolean_0 = ap_block_pp9_stage0_11001))) then
                icmp_ln153_reg_3513 <= icmp_ln153_fu_2343_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp10_stage0) and (ap_const_boolean_0 = ap_block_pp10_stage0_11001))) then
                icmp_ln166_reg_3558 <= icmp_ln166_fu_2468_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp11_stage0) and (ap_const_boolean_0 = ap_block_pp11_stage0_11001))) then
                icmp_ln178_reg_3583 <= icmp_ln178_fu_2531_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp12_stage0) and (ap_const_boolean_0 = ap_block_pp12_stage0_11001))) then
                icmp_ln191_reg_3628 <= icmp_ln191_fu_2656_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp13_stage0) and (ap_const_boolean_0 = ap_block_pp13_stage0_11001))) then
                icmp_ln204_reg_3673 <= icmp_ln204_fu_2781_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp14_stage0) and (ap_const_boolean_0 = ap_block_pp14_stage0_11001))) then
                icmp_ln216_reg_3698 <= icmp_ln216_fu_2844_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp15_stage0) and (ap_const_boolean_0 = ap_block_pp15_stage0_11001))) then
                icmp_ln230_reg_3743 <= icmp_ln230_fu_2969_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp16_stage0) and (ap_const_boolean_0 = ap_block_pp16_stage0_11001))) then
                icmp_ln242_reg_3768 <= icmp_ln242_fu_3032_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp17_stage0) and (ap_const_boolean_0 = ap_block_pp17_stage0_11001))) then
                icmp_ln255_reg_3819 <= icmp_ln255_fu_3183_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then
                icmp_ln77_reg_3308 <= icmp_ln77_fu_1790_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then
                icmp_ln89_reg_3330 <= icmp_ln89_fu_1848_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp5_stage3_11001) and (icmp_ln102_reg_3352 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage3) and (ap_enable_reg_pp5_iter0 = ap_const_logic_1))) then
                j_1_reg_3392 <= j_1_fu_2009_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln115_reg_3397 = ap_const_lv1_0) and (ap_enable_reg_pp6_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp6_stage3) and (ap_const_boolean_0 = ap_block_pp6_stage3_11001))) then
                j_2_reg_3437 <= j_2_fu_2134_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln140_reg_3468 = ap_const_lv1_0) and (ap_enable_reg_pp8_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp8_stage3) and (ap_const_boolean_0 = ap_block_pp8_stage3_11001))) then
                j_3_reg_3508 <= j_3_fu_2321_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln153_reg_3513 = ap_const_lv1_0) and (ap_enable_reg_pp9_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp9_stage3) and (ap_const_boolean_0 = ap_block_pp9_stage3_11001))) then
                j_4_reg_3553 <= j_4_fu_2446_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln178_reg_3583 = ap_const_lv1_0) and (ap_enable_reg_pp11_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp11_stage3) and (ap_const_boolean_0 = ap_block_pp11_stage3_11001))) then
                j_5_reg_3623 <= j_5_fu_2634_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln191_reg_3628 = ap_const_lv1_0) and (ap_enable_reg_pp12_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp12_stage3) and (ap_const_boolean_0 = ap_block_pp12_stage3_11001))) then
                j_6_reg_3668 <= j_6_fu_2759_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln216_reg_3698 = ap_const_lv1_0) and (ap_enable_reg_pp14_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp14_stage3) and (ap_const_boolean_0 = ap_block_pp14_stage3_11001))) then
                j_7_reg_3738 <= j_7_fu_2947_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln242_reg_3768 = ap_const_lv1_0) and (ap_enable_reg_pp16_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp16_stage3) and (ap_const_boolean_0 = ap_block_pp16_stage3_11001))) then
                j_8_reg_3814 <= j_8_fu_3174_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then
                j_reg_3312 <= j_fu_1796_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp17_stage1_11001) and (icmp_ln255_reg_3819 = ap_const_lv1_0) and (ap_enable_reg_pp17_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp17_stage1)) or ((ap_const_boolean_0 = ap_block_pp16_stage1_11001) and (icmp_ln242_reg_3768 = ap_const_lv1_0) and (ap_enable_reg_pp16_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp16_stage1)) or ((ap_const_boolean_0 = ap_block_pp15_stage1_11001) and (icmp_ln230_reg_3743 = ap_const_lv1_0) and (ap_enable_reg_pp15_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp15_stage1)) or ((ap_const_boolean_0 = ap_block_pp14_stage1_11001) and (icmp_ln216_reg_3698 = ap_const_lv1_0) and (ap_enable_reg_pp14_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp14_stage1)) or ((ap_const_boolean_0 = ap_block_pp13_stage1_11001) and (icmp_ln204_reg_3673 = ap_const_lv1_0) and (ap_enable_reg_pp13_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp13_stage1)) or ((ap_const_boolean_0 = ap_block_pp12_stage1_11001) and (icmp_ln191_reg_3628 = ap_const_lv1_0) and (ap_enable_reg_pp12_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp12_stage1)) or ((ap_const_boolean_0 = ap_block_pp11_stage1_11001) and (icmp_ln178_reg_3583 = ap_const_lv1_0) and (ap_enable_reg_pp11_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp11_stage1)) or ((ap_const_boolean_0 = ap_block_pp10_stage1_11001) and (icmp_ln166_reg_3558 = ap_const_lv1_0) and (ap_enable_reg_pp10_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp10_stage1)) or ((ap_const_boolean_0 = ap_block_pp9_stage1_11001) and (icmp_ln153_reg_3513 = ap_const_lv1_0) and (ap_enable_reg_pp9_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp9_stage1)) or ((ap_const_boolean_0 = ap_block_pp8_stage1_11001) and (icmp_ln140_reg_3468 = ap_const_lv1_0) and (ap_enable_reg_pp8_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp8_stage1)) or ((ap_const_boolean_0 = ap_block_pp7_stage1_11001) and (icmp_ln128_reg_3442 = ap_const_lv1_0) and (ap_enable_reg_pp7_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp7_stage1)) or ((ap_const_boolean_0 = ap_block_pp6_stage1_11001) and (icmp_ln115_reg_3397 = ap_const_lv1_0) and (ap_enable_reg_pp6_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp6_stage1)) or ((ap_const_boolean_0 = ap_block_pp5_stage1_11001) and (icmp_ln102_reg_3352 = ap_const_lv1_0) and (ap_enable_reg_pp5_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage1)) or ((ap_const_boolean_0 = ap_block_pp4_stage1_11001) and (icmp_ln89_reg_3330 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (icmp_ln77_reg_3308 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1)))) then
                reg_1648 <= weight_in_TDATA(15 downto 8);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp16_stage1_11001) and (icmp_ln242_reg_3768 = ap_const_lv1_0) and (ap_enable_reg_pp16_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp16_stage1)) or ((ap_const_boolean_0 = ap_block_pp14_stage1_11001) and (icmp_ln216_reg_3698 = ap_const_lv1_0) and (ap_enable_reg_pp14_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp14_stage1)) or ((ap_const_boolean_0 = ap_block_pp12_stage1_11001) and (icmp_ln191_reg_3628 = ap_const_lv1_0) and (ap_enable_reg_pp12_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp12_stage1)) or ((ap_const_boolean_0 = ap_block_pp11_stage1_11001) and (icmp_ln178_reg_3583 = ap_const_lv1_0) and (ap_enable_reg_pp11_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp11_stage1)) or ((ap_const_boolean_0 = ap_block_pp9_stage1_11001) and (icmp_ln153_reg_3513 = ap_const_lv1_0) and (ap_enable_reg_pp9_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp9_stage1)) or ((ap_const_boolean_0 = ap_block_pp8_stage1_11001) and (icmp_ln140_reg_3468 = ap_const_lv1_0) and (ap_enable_reg_pp8_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp8_stage1)) or ((ap_const_boolean_0 = ap_block_pp7_stage1_11001) and (icmp_ln128_reg_3442 = ap_const_lv1_0) and (ap_enable_reg_pp7_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp7_stage1)) or ((ap_const_boolean_0 = ap_block_pp6_stage1_11001) and (icmp_ln115_reg_3397 = ap_const_lv1_0) and (ap_enable_reg_pp6_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp6_stage1)) or ((ap_const_boolean_0 = ap_block_pp5_stage1_11001) and (icmp_ln102_reg_3352 = ap_const_lv1_0) and (ap_enable_reg_pp5_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage1)))) then
                reg_1667 <= weight_in_TDATA(23 downto 16);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp5_stage0_11001) and (icmp_ln102_fu_1906_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (ap_enable_reg_pp5_iter0 = ap_const_logic_1))) then
                select_ln107_1_reg_3366 <= select_ln107_1_fu_1938_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp5_stage0_11001) and (icmp_ln102_fu_1906_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0))) then
                select_ln107_reg_3361 <= select_ln107_fu_1930_p3;
                trunc_ln107_reg_3375 <= trunc_ln107_fu_1946_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln115_fu_2031_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp6_stage0) and (ap_enable_reg_pp6_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp6_stage0_11001))) then
                select_ln120_1_reg_3411 <= select_ln120_1_fu_2063_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln115_fu_2031_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp6_stage0) and (ap_const_boolean_0 = ap_block_pp6_stage0_11001))) then
                select_ln120_reg_3406 <= select_ln120_fu_2055_p3;
                trunc_ln120_reg_3420 <= trunc_ln120_fu_2071_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln140_fu_2218_p2 = ap_const_lv1_0) and (ap_enable_reg_pp8_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp8_stage0) and (ap_const_boolean_0 = ap_block_pp8_stage0_11001))) then
                select_ln145_1_reg_3482 <= select_ln145_1_fu_2250_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln140_fu_2218_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp8_stage0) and (ap_const_boolean_0 = ap_block_pp8_stage0_11001))) then
                select_ln145_reg_3477 <= select_ln145_fu_2242_p3;
                trunc_ln145_reg_3491 <= trunc_ln145_fu_2258_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln153_fu_2343_p2 = ap_const_lv1_0) and (ap_enable_reg_pp9_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp9_stage0) and (ap_const_boolean_0 = ap_block_pp9_stage0_11001))) then
                select_ln158_1_reg_3527 <= select_ln158_1_fu_2375_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln153_fu_2343_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp9_stage0) and (ap_const_boolean_0 = ap_block_pp9_stage0_11001))) then
                select_ln158_reg_3522 <= select_ln158_fu_2367_p3;
                trunc_ln158_reg_3536 <= trunc_ln158_fu_2383_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln178_fu_2531_p2 = ap_const_lv1_0) and (ap_enable_reg_pp11_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp11_stage0) and (ap_const_boolean_0 = ap_block_pp11_stage0_11001))) then
                select_ln183_1_reg_3597 <= select_ln183_1_fu_2563_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln178_fu_2531_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp11_stage0) and (ap_const_boolean_0 = ap_block_pp11_stage0_11001))) then
                select_ln183_reg_3592 <= select_ln183_fu_2555_p3;
                trunc_ln183_reg_3606 <= trunc_ln183_fu_2571_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln191_fu_2656_p2 = ap_const_lv1_0) and (ap_enable_reg_pp12_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp12_stage0) and (ap_const_boolean_0 = ap_block_pp12_stage0_11001))) then
                select_ln196_1_reg_3642 <= select_ln196_1_fu_2688_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln191_fu_2656_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp12_stage0) and (ap_const_boolean_0 = ap_block_pp12_stage0_11001))) then
                select_ln196_reg_3637 <= select_ln196_fu_2680_p3;
                trunc_ln196_reg_3651 <= trunc_ln196_fu_2696_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln216_fu_2844_p2 = ap_const_lv1_0) and (ap_enable_reg_pp14_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp14_stage0) and (ap_const_boolean_0 = ap_block_pp14_stage0_11001))) then
                select_ln221_1_reg_3712 <= select_ln221_1_fu_2876_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln216_fu_2844_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp14_stage0) and (ap_const_boolean_0 = ap_block_pp14_stage0_11001))) then
                select_ln221_reg_3707 <= select_ln221_fu_2868_p3;
                trunc_ln221_reg_3721 <= trunc_ln221_fu_2884_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln242_fu_3032_p2 = ap_const_lv1_0) and (ap_enable_reg_pp16_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp16_stage0) and (ap_const_boolean_0 = ap_block_pp16_stage0_11001))) then
                select_ln247_1_reg_3783 <= select_ln247_1_fu_3064_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln242_fu_3032_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp16_stage0) and (ap_const_boolean_0 = ap_block_pp16_stage0_11001))) then
                select_ln247_reg_3777 <= select_ln247_fu_3056_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp13_stage1_11001) and (icmp_ln204_reg_3673 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp13_stage1))) then
                    shl_ln10_reg_3687(5 downto 2) <= shl_ln10_fu_2797_p3(5 downto 2);
                trunc_ln647_10_reg_3693 <= trunc_ln647_10_fu_2820_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln216_reg_3698 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp14_stage2) and (ap_const_boolean_0 = ap_block_pp14_stage2_11001))) then
                    shl_ln11_reg_3732(5 downto 2) <= shl_ln11_fu_2905_p3(5 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp15_stage1_11001) and (icmp_ln230_reg_3743 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp15_stage1))) then
                    shl_ln12_reg_3757(5 downto 2) <= shl_ln12_fu_2985_p3(5 downto 2);
                trunc_ln647_12_reg_3763 <= trunc_ln647_12_fu_3008_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp16_stage1_11001) and (icmp_ln242_reg_3768 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp16_stage1))) then
                    shl_ln13_reg_3797(3 downto 2) <= shl_ln13_fu_3096_p3(3 downto 2);
                    sub_ln180_reg_3790(10 downto 2) <= sub_ln180_fu_3090_p2(10 downto 2);
                trunc_ln647_13_reg_3804 <= trunc_ln647_13_fu_3118_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln255_fu_3183_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp17_stage0) and (ap_const_boolean_0 = ap_block_pp17_stage0_11001))) then
                    shl_ln14_reg_3828(3 downto 2) <= shl_ln14_fu_3195_p3(3 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln89_fu_1848_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then
                    shl_ln1_reg_3339(3 downto 2) <= shl_ln1_fu_1860_p3(3 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp5_stage2_11001) and (icmp_ln102_reg_3352 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage2))) then
                    shl_ln2_reg_3386(5 downto 2) <= shl_ln2_fu_1967_p3(5 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln115_reg_3397 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp6_stage2) and (ap_const_boolean_0 = ap_block_pp6_stage2_11001))) then
                    shl_ln3_reg_3431(5 downto 2) <= shl_ln3_fu_2092_p3(5 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp7_stage1_11001) and (icmp_ln128_reg_3442 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp7_stage1))) then
                    shl_ln4_reg_3456(5 downto 2) <= shl_ln4_fu_2172_p3(5 downto 2);
                trunc_ln647_4_reg_3463 <= trunc_ln647_4_fu_2184_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln140_reg_3468 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp8_stage2) and (ap_const_boolean_0 = ap_block_pp8_stage2_11001))) then
                    shl_ln5_reg_3502(5 downto 2) <= shl_ln5_fu_2279_p3(5 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln153_reg_3513 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp9_stage2) and (ap_const_boolean_0 = ap_block_pp9_stage2_11001))) then
                    shl_ln6_reg_3547(5 downto 2) <= shl_ln6_fu_2404_p3(5 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp10_stage1_11001) and (icmp_ln166_reg_3558 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp10_stage1))) then
                    shl_ln7_reg_3572(5 downto 2) <= shl_ln7_fu_2484_p3(5 downto 2);
                trunc_ln647_7_reg_3578 <= trunc_ln647_7_fu_2507_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln178_reg_3583 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp11_stage2) and (ap_const_boolean_0 = ap_block_pp11_stage2_11001))) then
                    shl_ln8_reg_3617(5 downto 2) <= shl_ln8_fu_2592_p3(5 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln191_reg_3628 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp12_stage2) and (ap_const_boolean_0 = ap_block_pp12_stage2_11001))) then
                    shl_ln9_reg_3662(5 downto 2) <= shl_ln9_fu_2717_p3(5 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln77_fu_1790_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then
                    shl_ln_reg_3317(3 downto 2) <= shl_ln_fu_1802_p3(3 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((weight_in_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                ssdm_int_0_V_write_s_reg_3293 <= weight_in_TDATA(31 downto 24);
                ssdm_int_1_V_write_s_reg_3298 <= weight_in_TDATA(23 downto 16);
                ssdm_int_2_V_write_s_reg_3303 <= weight_in_TDATA(15 downto 8);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln128_fu_2156_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp7_stage0) and (ap_const_boolean_0 = ap_block_pp7_stage0_11001))) then
                trunc_ln132_reg_3451 <= trunc_ln132_fu_2168_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln166_fu_2468_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp10_stage0) and (ap_const_boolean_0 = ap_block_pp10_stage0_11001))) then
                trunc_ln170_reg_3567 <= trunc_ln170_fu_2480_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln204_fu_2781_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp13_stage0) and (ap_const_boolean_0 = ap_block_pp13_stage0_11001))) then
                trunc_ln208_reg_3682 <= trunc_ln208_fu_2793_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln230_fu_2969_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp15_stage0) and (ap_const_boolean_0 = ap_block_pp15_stage0_11001))) then
                trunc_ln234_reg_3752 <= trunc_ln234_fu_2981_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp14_stage1_11001) and (icmp_ln216_reg_3698 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp14_stage1))) then
                trunc_ln647_11_reg_3727 <= trunc_ln647_11_fu_2901_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp17_stage1_11001) and (icmp_ln255_reg_3819 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp17_stage1))) then
                trunc_ln647_14_reg_3836 <= trunc_ln647_14_fu_3217_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage1_11001) and (icmp_ln89_reg_3330 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1))) then
                trunc_ln647_1_reg_3347 <= trunc_ln647_1_fu_1882_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp5_stage1_11001) and (icmp_ln102_reg_3352 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage1))) then
                trunc_ln647_2_reg_3381 <= trunc_ln647_2_fu_1963_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp6_stage1_11001) and (icmp_ln115_reg_3397 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp6_stage1))) then
                trunc_ln647_3_reg_3426 <= trunc_ln647_3_fu_2088_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp8_stage1_11001) and (icmp_ln140_reg_3468 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp8_stage1))) then
                trunc_ln647_5_reg_3497 <= trunc_ln647_5_fu_2275_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp9_stage1_11001) and (icmp_ln153_reg_3513 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp9_stage1))) then
                trunc_ln647_6_reg_3542 <= trunc_ln647_6_fu_2400_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp11_stage1_11001) and (icmp_ln178_reg_3583 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp11_stage1))) then
                trunc_ln647_8_reg_3612 <= trunc_ln647_8_fu_2588_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp12_stage1_11001) and (icmp_ln191_reg_3628 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp12_stage1))) then
                trunc_ln647_9_reg_3657 <= trunc_ln647_9_fu_2713_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (icmp_ln77_reg_3308 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1))) then
                trunc_ln647_reg_3325 <= trunc_ln647_fu_1824_p1;
            end if;
        end if;
    end process;
    shl_ln_reg_3317(1 downto 0) <= "00";
    shl_ln1_reg_3339(1 downto 0) <= "00";
    shl_ln2_reg_3386(1 downto 0) <= "00";
    shl_ln3_reg_3431(1 downto 0) <= "00";
    shl_ln4_reg_3456(1 downto 0) <= "00";
    shl_ln5_reg_3502(1 downto 0) <= "00";
    shl_ln6_reg_3547(1 downto 0) <= "00";
    shl_ln7_reg_3572(1 downto 0) <= "00";
    shl_ln8_reg_3617(1 downto 0) <= "00";
    shl_ln9_reg_3662(1 downto 0) <= "00";
    shl_ln10_reg_3687(1 downto 0) <= "00";
    shl_ln11_reg_3732(1 downto 0) <= "00";
    shl_ln12_reg_3757(1 downto 0) <= "00";
    sub_ln180_reg_3790(1 downto 0) <= "00";
    shl_ln13_reg_3797(1 downto 0) <= "00";
    add_ln180_3_reg_3809(1 downto 0) <= "11";
    shl_ln14_reg_3828(1 downto 0) <= "00";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, weight_in_TVALID, data_in_TVALID, ap_CS_fsm_state7, ap_enable_reg_pp3_iter0, ap_enable_reg_pp4_iter0, ap_enable_reg_pp5_iter0, ap_enable_reg_pp6_iter0, ap_enable_reg_pp7_iter0, ap_enable_reg_pp8_iter0, ap_enable_reg_pp9_iter0, ap_enable_reg_pp10_iter0, ap_enable_reg_pp11_iter0, ap_enable_reg_pp12_iter0, ap_enable_reg_pp13_iter0, ap_enable_reg_pp14_iter0, ap_enable_reg_pp15_iter0, ap_enable_reg_pp16_iter0, ap_enable_reg_pp17_iter0, ap_CS_fsm_state2, icmp_ln38_fu_1680_p2, ap_CS_fsm_state4, icmp_ln48_fu_1756_p2, ap_CS_fsm_state6, icmp_ln57_fu_1773_p2, icmp_ln77_fu_1790_p2, icmp_ln89_fu_1848_p2, icmp_ln102_fu_1906_p2, icmp_ln115_fu_2031_p2, icmp_ln128_fu_2156_p2, icmp_ln140_fu_2218_p2, icmp_ln153_fu_2343_p2, icmp_ln166_fu_2468_p2, icmp_ln178_fu_2531_p2, icmp_ln191_fu_2656_p2, icmp_ln204_fu_2781_p2, icmp_ln216_fu_2844_p2, icmp_ln230_fu_2969_p2, icmp_ln242_fu_3032_p2, icmp_ln255_fu_3183_p2, ap_block_pp3_stage0_subdone, ap_block_pp3_stage1_subdone, ap_block_pp4_stage0_subdone, ap_block_pp4_stage1_subdone, ap_block_pp5_stage0_subdone, ap_block_pp5_stage3_subdone, ap_block_pp6_stage0_subdone, ap_block_pp6_stage3_subdone, ap_block_pp7_stage0_subdone, ap_block_pp7_stage3_subdone, ap_block_pp8_stage0_subdone, ap_block_pp8_stage3_subdone, ap_block_pp9_stage0_subdone, ap_block_pp9_stage3_subdone, ap_block_pp10_stage0_subdone, ap_block_pp10_stage1_subdone, ap_block_pp11_stage0_subdone, ap_block_pp11_stage3_subdone, ap_block_pp12_stage0_subdone, ap_block_pp12_stage3_subdone, ap_block_pp13_stage0_subdone, ap_block_pp13_stage1_subdone, ap_block_pp14_stage0_subdone, ap_block_pp14_stage3_subdone, ap_block_pp15_stage0_subdone, ap_block_pp15_stage1_subdone, ap_block_pp16_stage0_subdone, ap_block_pp16_stage3_subdone, ap_block_pp17_stage0_subdone, ap_block_pp17_stage1_subdone, ap_block_pp5_stage1_subdone, ap_block_pp5_stage2_subdone, ap_block_pp6_stage1_subdone, ap_block_pp6_stage2_subdone, ap_block_pp7_stage1_subdone, ap_block_pp7_stage2_subdone, ap_block_pp8_stage1_subdone, ap_block_pp8_stage2_subdone, ap_block_pp9_stage1_subdone, ap_block_pp9_stage2_subdone, ap_block_pp11_stage1_subdone, ap_block_pp11_stage2_subdone, ap_block_pp12_stage1_subdone, ap_block_pp12_stage2_subdone, ap_block_pp14_stage1_subdone, ap_block_pp14_stage2_subdone, ap_block_pp16_stage1_subdone, ap_block_pp16_stage2_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if ((not(((icmp_ln38_fu_1680_p2 = ap_const_lv1_0) and (data_in_TVALID = ap_const_logic_0))) and (icmp_ln38_fu_1680_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                elsif ((not(((icmp_ln38_fu_1680_p2 = ap_const_lv1_0) and (data_in_TVALID = ap_const_logic_0))) and (icmp_ln38_fu_1680_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if ((not(((icmp_ln48_fu_1756_p2 = ap_const_lv1_0) and (data_in_TVALID = ap_const_logic_0))) and (icmp_ln48_fu_1756_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                elsif ((not(((icmp_ln48_fu_1756_p2 = ap_const_lv1_0) and (data_in_TVALID = ap_const_logic_0))) and (icmp_ln48_fu_1756_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if ((not(((icmp_ln57_fu_1773_p2 = ap_const_lv1_0) and (data_in_TVALID = ap_const_logic_0))) and (icmp_ln57_fu_1773_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                elsif ((not(((icmp_ln57_fu_1773_p2 = ap_const_lv1_0) and (data_in_TVALID = ap_const_logic_0))) and (icmp_ln57_fu_1773_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                if (((weight_in_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_pp3_stage0 => 
                if ((not(((icmp_ln77_fu_1790_p2 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_subdone))) and (ap_const_boolean_0 = ap_block_pp3_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage1;
                elsif (((icmp_ln77_fu_1790_p2 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
                end if;
            when ap_ST_fsm_pp3_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp3_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage1;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_pp4_stage0;
            when ap_ST_fsm_pp4_stage0 => 
                if ((not(((icmp_ln89_fu_1848_p2 = ap_const_lv1_1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0_subdone))) and (ap_const_boolean_0 = ap_block_pp4_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage1;
                elsif (((icmp_ln89_fu_1848_p2 = ap_const_lv1_1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage0;
                end if;
            when ap_ST_fsm_pp4_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp4_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage1;
                end if;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_pp5_stage0;
            when ap_ST_fsm_pp5_stage0 => 
                if ((not(((icmp_ln102_fu_1906_p2 = ap_const_lv1_1) and (ap_enable_reg_pp5_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp5_stage0_subdone))) and (ap_const_boolean_0 = ap_block_pp5_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp5_stage1;
                elsif (((icmp_ln102_fu_1906_p2 = ap_const_lv1_1) and (ap_enable_reg_pp5_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp5_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state21;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp5_stage0;
                end if;
            when ap_ST_fsm_pp5_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp5_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp5_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp5_stage1;
                end if;
            when ap_ST_fsm_pp5_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp5_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp5_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp5_stage2;
                end if;
            when ap_ST_fsm_pp5_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp5_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp5_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp5_stage3;
                end if;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_pp6_stage0;
            when ap_ST_fsm_pp6_stage0 => 
                if ((not(((icmp_ln115_fu_2031_p2 = ap_const_lv1_1) and (ap_enable_reg_pp6_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp6_stage0_subdone))) and (ap_const_boolean_0 = ap_block_pp6_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp6_stage1;
                elsif (((icmp_ln115_fu_2031_p2 = ap_const_lv1_1) and (ap_enable_reg_pp6_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp6_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state27;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp6_stage0;
                end if;
            when ap_ST_fsm_pp6_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp6_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp6_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp6_stage1;
                end if;
            when ap_ST_fsm_pp6_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp6_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp6_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp6_stage2;
                end if;
            when ap_ST_fsm_pp6_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp6_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp6_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp6_stage3;
                end if;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_pp7_stage0;
            when ap_ST_fsm_pp7_stage0 => 
                if ((not(((ap_enable_reg_pp7_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp7_stage0_subdone) and (icmp_ln128_fu_2156_p2 = ap_const_lv1_1))) and (ap_const_boolean_0 = ap_block_pp7_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp7_stage1;
                elsif (((ap_enable_reg_pp7_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp7_stage0_subdone) and (icmp_ln128_fu_2156_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state33;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp7_stage0;
                end if;
            when ap_ST_fsm_pp7_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp7_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp7_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp7_stage1;
                end if;
            when ap_ST_fsm_pp7_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp7_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp7_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp7_stage2;
                end if;
            when ap_ST_fsm_pp7_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp7_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp7_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp7_stage3;
                end if;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_pp8_stage0;
            when ap_ST_fsm_pp8_stage0 => 
                if ((not(((ap_enable_reg_pp8_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp8_stage0_subdone) and (icmp_ln140_fu_2218_p2 = ap_const_lv1_1))) and (ap_const_boolean_0 = ap_block_pp8_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp8_stage1;
                elsif (((ap_enable_reg_pp8_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp8_stage0_subdone) and (icmp_ln140_fu_2218_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state39;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp8_stage0;
                end if;
            when ap_ST_fsm_pp8_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp8_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp8_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp8_stage1;
                end if;
            when ap_ST_fsm_pp8_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp8_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp8_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp8_stage2;
                end if;
            when ap_ST_fsm_pp8_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp8_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp8_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp8_stage3;
                end if;
            when ap_ST_fsm_state39 => 
                ap_NS_fsm <= ap_ST_fsm_pp9_stage0;
            when ap_ST_fsm_pp9_stage0 => 
                if ((not(((ap_enable_reg_pp9_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp9_stage0_subdone) and (icmp_ln153_fu_2343_p2 = ap_const_lv1_1))) and (ap_const_boolean_0 = ap_block_pp9_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp9_stage1;
                elsif (((ap_enable_reg_pp9_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp9_stage0_subdone) and (icmp_ln153_fu_2343_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state45;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp9_stage0;
                end if;
            when ap_ST_fsm_pp9_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp9_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp9_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp9_stage1;
                end if;
            when ap_ST_fsm_pp9_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp9_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp9_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp9_stage2;
                end if;
            when ap_ST_fsm_pp9_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp9_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp9_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp9_stage3;
                end if;
            when ap_ST_fsm_state45 => 
                ap_NS_fsm <= ap_ST_fsm_pp10_stage0;
            when ap_ST_fsm_pp10_stage0 => 
                if ((not(((ap_enable_reg_pp10_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp10_stage0_subdone) and (icmp_ln166_fu_2468_p2 = ap_const_lv1_1))) and (ap_const_boolean_0 = ap_block_pp10_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp10_stage1;
                elsif (((ap_enable_reg_pp10_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp10_stage0_subdone) and (icmp_ln166_fu_2468_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state49;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp10_stage0;
                end if;
            when ap_ST_fsm_pp10_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp10_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp10_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp10_stage1;
                end if;
            when ap_ST_fsm_state49 => 
                ap_NS_fsm <= ap_ST_fsm_pp11_stage0;
            when ap_ST_fsm_pp11_stage0 => 
                if ((not(((ap_enable_reg_pp11_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp11_stage0_subdone) and (icmp_ln178_fu_2531_p2 = ap_const_lv1_1))) and (ap_const_boolean_0 = ap_block_pp11_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp11_stage1;
                elsif (((ap_enable_reg_pp11_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp11_stage0_subdone) and (icmp_ln178_fu_2531_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state55;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp11_stage0;
                end if;
            when ap_ST_fsm_pp11_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp11_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp11_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp11_stage1;
                end if;
            when ap_ST_fsm_pp11_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp11_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp11_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp11_stage2;
                end if;
            when ap_ST_fsm_pp11_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp11_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp11_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp11_stage3;
                end if;
            when ap_ST_fsm_state55 => 
                ap_NS_fsm <= ap_ST_fsm_pp12_stage0;
            when ap_ST_fsm_pp12_stage0 => 
                if ((not(((ap_enable_reg_pp12_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp12_stage0_subdone) and (icmp_ln191_fu_2656_p2 = ap_const_lv1_1))) and (ap_const_boolean_0 = ap_block_pp12_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp12_stage1;
                elsif (((ap_enable_reg_pp12_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp12_stage0_subdone) and (icmp_ln191_fu_2656_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state61;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp12_stage0;
                end if;
            when ap_ST_fsm_pp12_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp12_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp12_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp12_stage1;
                end if;
            when ap_ST_fsm_pp12_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp12_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp12_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp12_stage2;
                end if;
            when ap_ST_fsm_pp12_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp12_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp12_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp12_stage3;
                end if;
            when ap_ST_fsm_state61 => 
                ap_NS_fsm <= ap_ST_fsm_pp13_stage0;
            when ap_ST_fsm_pp13_stage0 => 
                if ((not(((ap_enable_reg_pp13_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp13_stage0_subdone) and (icmp_ln204_fu_2781_p2 = ap_const_lv1_1))) and (ap_const_boolean_0 = ap_block_pp13_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp13_stage1;
                elsif (((ap_enable_reg_pp13_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp13_stage0_subdone) and (icmp_ln204_fu_2781_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state65;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp13_stage0;
                end if;
            when ap_ST_fsm_pp13_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp13_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp13_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp13_stage1;
                end if;
            when ap_ST_fsm_state65 => 
                ap_NS_fsm <= ap_ST_fsm_pp14_stage0;
            when ap_ST_fsm_pp14_stage0 => 
                if ((not(((ap_enable_reg_pp14_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp14_stage0_subdone) and (icmp_ln216_fu_2844_p2 = ap_const_lv1_1))) and (ap_const_boolean_0 = ap_block_pp14_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp14_stage1;
                elsif (((ap_enable_reg_pp14_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp14_stage0_subdone) and (icmp_ln216_fu_2844_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state71;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp14_stage0;
                end if;
            when ap_ST_fsm_pp14_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp14_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp14_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp14_stage1;
                end if;
            when ap_ST_fsm_pp14_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp14_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp14_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp14_stage2;
                end if;
            when ap_ST_fsm_pp14_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp14_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp14_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp14_stage3;
                end if;
            when ap_ST_fsm_state71 => 
                ap_NS_fsm <= ap_ST_fsm_pp15_stage0;
            when ap_ST_fsm_pp15_stage0 => 
                if ((not(((ap_enable_reg_pp15_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp15_stage0_subdone) and (icmp_ln230_fu_2969_p2 = ap_const_lv1_1))) and (ap_const_boolean_0 = ap_block_pp15_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp15_stage1;
                elsif (((ap_enable_reg_pp15_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp15_stage0_subdone) and (icmp_ln230_fu_2969_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state75;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp15_stage0;
                end if;
            when ap_ST_fsm_pp15_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp15_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp15_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp15_stage1;
                end if;
            when ap_ST_fsm_state75 => 
                ap_NS_fsm <= ap_ST_fsm_pp16_stage0;
            when ap_ST_fsm_pp16_stage0 => 
                if ((not(((ap_enable_reg_pp16_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp16_stage0_subdone) and (icmp_ln242_fu_3032_p2 = ap_const_lv1_1))) and (ap_const_boolean_0 = ap_block_pp16_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp16_stage1;
                elsif (((ap_enable_reg_pp16_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp16_stage0_subdone) and (icmp_ln242_fu_3032_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state81;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp16_stage0;
                end if;
            when ap_ST_fsm_pp16_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp16_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp16_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp16_stage1;
                end if;
            when ap_ST_fsm_pp16_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp16_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp16_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp16_stage2;
                end if;
            when ap_ST_fsm_pp16_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp16_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp16_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp16_stage3;
                end if;
            when ap_ST_fsm_state81 => 
                ap_NS_fsm <= ap_ST_fsm_pp17_stage0;
            when ap_ST_fsm_pp17_stage0 => 
                if ((not(((ap_enable_reg_pp17_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp17_stage0_subdone) and (icmp_ln255_fu_3183_p2 = ap_const_lv1_1))) and (ap_const_boolean_0 = ap_block_pp17_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp17_stage1;
                elsif (((ap_enable_reg_pp17_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp17_stage0_subdone) and (icmp_ln255_fu_3183_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state85;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp17_stage0;
                end if;
            when ap_ST_fsm_pp17_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp17_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp17_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp17_stage1;
                end if;
            when ap_ST_fsm_state85 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln102_fu_1912_p2 <= std_logic_vector(unsigned(ap_phi_mux_indvar_flatten_phi_fu_1252_p4) + unsigned(ap_const_lv11_1));
    add_ln115_fu_2037_p2 <= std_logic_vector(unsigned(ap_phi_mux_indvar_flatten6_phi_fu_1285_p4) + unsigned(ap_const_lv11_1));
    add_ln140_fu_2224_p2 <= std_logic_vector(unsigned(ap_phi_mux_indvar_flatten13_phi_fu_1329_p4) + unsigned(ap_const_lv11_1));
    add_ln153_fu_2349_p2 <= std_logic_vector(unsigned(ap_phi_mux_indvar_flatten20_phi_fu_1362_p4) + unsigned(ap_const_lv11_1));
    add_ln178_fu_2537_p2 <= std_logic_vector(unsigned(ap_phi_mux_indvar_flatten27_phi_fu_1406_p4) + unsigned(ap_const_lv11_1));
    add_ln180_1_fu_3131_p2 <= std_logic_vector(unsigned(zext_ln180_30_fu_3127_p1) + unsigned(sub_ln180_reg_3790));
    add_ln180_2_fu_3150_p2 <= std_logic_vector(unsigned(zext_ln180_31_fu_3146_p1) + unsigned(sub_ln180_reg_3790));
    add_ln180_3_fu_3169_p2 <= std_logic_vector(unsigned(zext_ln180_32_fu_3165_p1) + unsigned(sub_ln180_reg_3790));
    add_ln180_fu_3107_p2 <= std_logic_vector(unsigned(zext_ln180_29_fu_3103_p1) + unsigned(sub_ln180_fu_3090_p2));
    add_ln191_fu_2662_p2 <= std_logic_vector(unsigned(ap_phi_mux_indvar_flatten34_phi_fu_1439_p4) + unsigned(ap_const_lv11_1));
    add_ln216_fu_2850_p2 <= std_logic_vector(unsigned(ap_phi_mux_indvar_flatten41_phi_fu_1483_p4) + unsigned(ap_const_lv11_1));
    add_ln242_fu_3038_p2 <= std_logic_vector(unsigned(ap_phi_mux_indvar_flatten48_phi_fu_1527_p4) + unsigned(ap_const_lv8_1));
    add_ln43_fu_1696_p2 <= std_logic_vector(unsigned(ap_const_lv21_667) + unsigned(phi_mul_reg_1182));
    add_ln45_fu_1736_p2 <= std_logic_vector(unsigned(phi_urem_reg_1193) + unsigned(ap_const_lv10_1));
    ap_CS_fsm_pp10_stage0 <= ap_CS_fsm(38);
    ap_CS_fsm_pp10_stage1 <= ap_CS_fsm(39);
    ap_CS_fsm_pp11_stage0 <= ap_CS_fsm(41);
    ap_CS_fsm_pp11_stage1 <= ap_CS_fsm(42);
    ap_CS_fsm_pp11_stage2 <= ap_CS_fsm(43);
    ap_CS_fsm_pp11_stage3 <= ap_CS_fsm(44);
    ap_CS_fsm_pp12_stage0 <= ap_CS_fsm(46);
    ap_CS_fsm_pp12_stage1 <= ap_CS_fsm(47);
    ap_CS_fsm_pp12_stage2 <= ap_CS_fsm(48);
    ap_CS_fsm_pp12_stage3 <= ap_CS_fsm(49);
    ap_CS_fsm_pp13_stage0 <= ap_CS_fsm(51);
    ap_CS_fsm_pp13_stage1 <= ap_CS_fsm(52);
    ap_CS_fsm_pp14_stage0 <= ap_CS_fsm(54);
    ap_CS_fsm_pp14_stage1 <= ap_CS_fsm(55);
    ap_CS_fsm_pp14_stage2 <= ap_CS_fsm(56);
    ap_CS_fsm_pp14_stage3 <= ap_CS_fsm(57);
    ap_CS_fsm_pp15_stage0 <= ap_CS_fsm(59);
    ap_CS_fsm_pp15_stage1 <= ap_CS_fsm(60);
    ap_CS_fsm_pp16_stage0 <= ap_CS_fsm(62);
    ap_CS_fsm_pp16_stage1 <= ap_CS_fsm(63);
    ap_CS_fsm_pp16_stage2 <= ap_CS_fsm(64);
    ap_CS_fsm_pp16_stage3 <= ap_CS_fsm(65);
    ap_CS_fsm_pp17_stage0 <= ap_CS_fsm(67);
    ap_CS_fsm_pp17_stage1 <= ap_CS_fsm(68);
    ap_CS_fsm_pp3_stage0 <= ap_CS_fsm(7);
    ap_CS_fsm_pp3_stage1 <= ap_CS_fsm(8);
    ap_CS_fsm_pp4_stage0 <= ap_CS_fsm(10);
    ap_CS_fsm_pp4_stage1 <= ap_CS_fsm(11);
    ap_CS_fsm_pp5_stage0 <= ap_CS_fsm(13);
    ap_CS_fsm_pp5_stage1 <= ap_CS_fsm(14);
    ap_CS_fsm_pp5_stage2 <= ap_CS_fsm(15);
    ap_CS_fsm_pp5_stage3 <= ap_CS_fsm(16);
    ap_CS_fsm_pp6_stage0 <= ap_CS_fsm(18);
    ap_CS_fsm_pp6_stage1 <= ap_CS_fsm(19);
    ap_CS_fsm_pp6_stage2 <= ap_CS_fsm(20);
    ap_CS_fsm_pp6_stage3 <= ap_CS_fsm(21);
    ap_CS_fsm_pp7_stage0 <= ap_CS_fsm(23);
    ap_CS_fsm_pp7_stage1 <= ap_CS_fsm(24);
    ap_CS_fsm_pp7_stage2 <= ap_CS_fsm(25);
    ap_CS_fsm_pp7_stage3 <= ap_CS_fsm(26);
    ap_CS_fsm_pp8_stage0 <= ap_CS_fsm(28);
    ap_CS_fsm_pp8_stage1 <= ap_CS_fsm(29);
    ap_CS_fsm_pp8_stage2 <= ap_CS_fsm(30);
    ap_CS_fsm_pp8_stage3 <= ap_CS_fsm(31);
    ap_CS_fsm_pp9_stage0 <= ap_CS_fsm(33);
    ap_CS_fsm_pp9_stage1 <= ap_CS_fsm(34);
    ap_CS_fsm_pp9_stage2 <= ap_CS_fsm(35);
    ap_CS_fsm_pp9_stage3 <= ap_CS_fsm(36);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state11 <= ap_CS_fsm(9);
    ap_CS_fsm_state15 <= ap_CS_fsm(12);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state21 <= ap_CS_fsm(17);
    ap_CS_fsm_state27 <= ap_CS_fsm(22);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state33 <= ap_CS_fsm(27);
    ap_CS_fsm_state39 <= ap_CS_fsm(32);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state45 <= ap_CS_fsm(37);
    ap_CS_fsm_state49 <= ap_CS_fsm(40);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state55 <= ap_CS_fsm(45);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state61 <= ap_CS_fsm(50);
    ap_CS_fsm_state65 <= ap_CS_fsm(53);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state71 <= ap_CS_fsm(58);
    ap_CS_fsm_state75 <= ap_CS_fsm(61);
    ap_CS_fsm_state81 <= ap_CS_fsm(66);
    ap_CS_fsm_state85 <= ap_CS_fsm(69);
        ap_block_pp10_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp10_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp10_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp10_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp10_stage1_11001_assign_proc : process(weight_in_TVALID, ap_enable_reg_pp10_iter0, icmp_ln166_reg_3558)
    begin
                ap_block_pp10_stage1_11001 <= ((icmp_ln166_reg_3558 = ap_const_lv1_0) and (weight_in_TVALID = ap_const_logic_0) and (ap_enable_reg_pp10_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp10_stage1_subdone_assign_proc : process(weight_in_TVALID, ap_enable_reg_pp10_iter0, icmp_ln166_reg_3558)
    begin
                ap_block_pp10_stage1_subdone <= ((icmp_ln166_reg_3558 = ap_const_lv1_0) and (weight_in_TVALID = ap_const_logic_0) and (ap_enable_reg_pp10_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp11_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp11_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp11_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp11_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp11_stage1_11001_assign_proc : process(weight_in_TVALID, ap_enable_reg_pp11_iter0, icmp_ln178_reg_3583)
    begin
                ap_block_pp11_stage1_11001 <= ((icmp_ln178_reg_3583 = ap_const_lv1_0) and (weight_in_TVALID = ap_const_logic_0) and (ap_enable_reg_pp11_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp11_stage1_subdone_assign_proc : process(weight_in_TVALID, ap_enable_reg_pp11_iter0, icmp_ln178_reg_3583)
    begin
                ap_block_pp11_stage1_subdone <= ((icmp_ln178_reg_3583 = ap_const_lv1_0) and (weight_in_TVALID = ap_const_logic_0) and (ap_enable_reg_pp11_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp11_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp11_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp11_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp11_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp11_stage3_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp11_stage3_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp12_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp12_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp12_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp12_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp12_stage1_11001_assign_proc : process(weight_in_TVALID, ap_enable_reg_pp12_iter0, icmp_ln191_reg_3628)
    begin
                ap_block_pp12_stage1_11001 <= ((icmp_ln191_reg_3628 = ap_const_lv1_0) and (weight_in_TVALID = ap_const_logic_0) and (ap_enable_reg_pp12_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp12_stage1_subdone_assign_proc : process(weight_in_TVALID, ap_enable_reg_pp12_iter0, icmp_ln191_reg_3628)
    begin
                ap_block_pp12_stage1_subdone <= ((icmp_ln191_reg_3628 = ap_const_lv1_0) and (weight_in_TVALID = ap_const_logic_0) and (ap_enable_reg_pp12_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp12_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp12_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp12_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp12_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp12_stage3_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp12_stage3_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp13_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp13_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp13_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp13_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp13_stage1_11001_assign_proc : process(weight_in_TVALID, ap_enable_reg_pp13_iter0, icmp_ln204_reg_3673)
    begin
                ap_block_pp13_stage1_11001 <= ((icmp_ln204_reg_3673 = ap_const_lv1_0) and (weight_in_TVALID = ap_const_logic_0) and (ap_enable_reg_pp13_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp13_stage1_subdone_assign_proc : process(weight_in_TVALID, ap_enable_reg_pp13_iter0, icmp_ln204_reg_3673)
    begin
                ap_block_pp13_stage1_subdone <= ((icmp_ln204_reg_3673 = ap_const_lv1_0) and (weight_in_TVALID = ap_const_logic_0) and (ap_enable_reg_pp13_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp14_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp14_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp14_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp14_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp14_stage1_11001_assign_proc : process(weight_in_TVALID, ap_enable_reg_pp14_iter0, icmp_ln216_reg_3698)
    begin
                ap_block_pp14_stage1_11001 <= ((icmp_ln216_reg_3698 = ap_const_lv1_0) and (weight_in_TVALID = ap_const_logic_0) and (ap_enable_reg_pp14_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp14_stage1_subdone_assign_proc : process(weight_in_TVALID, ap_enable_reg_pp14_iter0, icmp_ln216_reg_3698)
    begin
                ap_block_pp14_stage1_subdone <= ((icmp_ln216_reg_3698 = ap_const_lv1_0) and (weight_in_TVALID = ap_const_logic_0) and (ap_enable_reg_pp14_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp14_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp14_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp14_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp14_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp14_stage3_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp14_stage3_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp15_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp15_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp15_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp15_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp15_stage1_11001_assign_proc : process(weight_in_TVALID, ap_enable_reg_pp15_iter0, icmp_ln230_reg_3743)
    begin
                ap_block_pp15_stage1_11001 <= ((icmp_ln230_reg_3743 = ap_const_lv1_0) and (weight_in_TVALID = ap_const_logic_0) and (ap_enable_reg_pp15_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp15_stage1_subdone_assign_proc : process(weight_in_TVALID, ap_enable_reg_pp15_iter0, icmp_ln230_reg_3743)
    begin
                ap_block_pp15_stage1_subdone <= ((icmp_ln230_reg_3743 = ap_const_lv1_0) and (weight_in_TVALID = ap_const_logic_0) and (ap_enable_reg_pp15_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp16_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp16_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp16_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp16_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp16_stage1_11001_assign_proc : process(weight_in_TVALID, ap_enable_reg_pp16_iter0, icmp_ln242_reg_3768)
    begin
                ap_block_pp16_stage1_11001 <= ((icmp_ln242_reg_3768 = ap_const_lv1_0) and (weight_in_TVALID = ap_const_logic_0) and (ap_enable_reg_pp16_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp16_stage1_subdone_assign_proc : process(weight_in_TVALID, ap_enable_reg_pp16_iter0, icmp_ln242_reg_3768)
    begin
                ap_block_pp16_stage1_subdone <= ((icmp_ln242_reg_3768 = ap_const_lv1_0) and (weight_in_TVALID = ap_const_logic_0) and (ap_enable_reg_pp16_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp16_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp16_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp16_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp16_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp16_stage3_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp16_stage3_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp17_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp17_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp17_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp17_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp17_stage1_11001_assign_proc : process(weight_in_TVALID, ap_enable_reg_pp17_iter0, icmp_ln255_reg_3819)
    begin
                ap_block_pp17_stage1_11001 <= ((icmp_ln255_reg_3819 = ap_const_lv1_0) and (weight_in_TVALID = ap_const_logic_0) and (ap_enable_reg_pp17_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp17_stage1_subdone_assign_proc : process(weight_in_TVALID, ap_enable_reg_pp17_iter0, icmp_ln255_reg_3819)
    begin
                ap_block_pp17_stage1_subdone <= ((icmp_ln255_reg_3819 = ap_const_lv1_0) and (weight_in_TVALID = ap_const_logic_0) and (ap_enable_reg_pp17_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp3_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp3_stage1_11001_assign_proc : process(weight_in_TVALID, ap_enable_reg_pp3_iter0, icmp_ln77_reg_3308)
    begin
                ap_block_pp3_stage1_11001 <= ((icmp_ln77_reg_3308 = ap_const_lv1_0) and (weight_in_TVALID = ap_const_logic_0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp3_stage1_subdone_assign_proc : process(weight_in_TVALID, ap_enable_reg_pp3_iter0, icmp_ln77_reg_3308)
    begin
                ap_block_pp3_stage1_subdone <= ((icmp_ln77_reg_3308 = ap_const_lv1_0) and (weight_in_TVALID = ap_const_logic_0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp4_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp4_stage1_11001_assign_proc : process(weight_in_TVALID, ap_enable_reg_pp4_iter0, icmp_ln89_reg_3330)
    begin
                ap_block_pp4_stage1_11001 <= ((icmp_ln89_reg_3330 = ap_const_lv1_0) and (weight_in_TVALID = ap_const_logic_0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp4_stage1_subdone_assign_proc : process(weight_in_TVALID, ap_enable_reg_pp4_iter0, icmp_ln89_reg_3330)
    begin
                ap_block_pp4_stage1_subdone <= ((icmp_ln89_reg_3330 = ap_const_lv1_0) and (weight_in_TVALID = ap_const_logic_0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp5_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp5_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp5_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp5_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp5_stage1_11001_assign_proc : process(weight_in_TVALID, ap_enable_reg_pp5_iter0, icmp_ln102_reg_3352)
    begin
                ap_block_pp5_stage1_11001 <= ((icmp_ln102_reg_3352 = ap_const_lv1_0) and (weight_in_TVALID = ap_const_logic_0) and (ap_enable_reg_pp5_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp5_stage1_subdone_assign_proc : process(weight_in_TVALID, ap_enable_reg_pp5_iter0, icmp_ln102_reg_3352)
    begin
                ap_block_pp5_stage1_subdone <= ((icmp_ln102_reg_3352 = ap_const_lv1_0) and (weight_in_TVALID = ap_const_logic_0) and (ap_enable_reg_pp5_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp5_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp5_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp5_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp5_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp5_stage3_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp5_stage3_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp6_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp6_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp6_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp6_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp6_stage1_11001_assign_proc : process(weight_in_TVALID, ap_enable_reg_pp6_iter0, icmp_ln115_reg_3397)
    begin
                ap_block_pp6_stage1_11001 <= ((icmp_ln115_reg_3397 = ap_const_lv1_0) and (weight_in_TVALID = ap_const_logic_0) and (ap_enable_reg_pp6_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp6_stage1_subdone_assign_proc : process(weight_in_TVALID, ap_enable_reg_pp6_iter0, icmp_ln115_reg_3397)
    begin
                ap_block_pp6_stage1_subdone <= ((icmp_ln115_reg_3397 = ap_const_lv1_0) and (weight_in_TVALID = ap_const_logic_0) and (ap_enable_reg_pp6_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp6_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp6_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp6_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp6_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp6_stage3_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp6_stage3_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp7_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp7_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp7_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp7_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp7_stage1_11001_assign_proc : process(weight_in_TVALID, ap_enable_reg_pp7_iter0, icmp_ln128_reg_3442)
    begin
                ap_block_pp7_stage1_11001 <= ((icmp_ln128_reg_3442 = ap_const_lv1_0) and (weight_in_TVALID = ap_const_logic_0) and (ap_enable_reg_pp7_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp7_stage1_subdone_assign_proc : process(weight_in_TVALID, ap_enable_reg_pp7_iter0, icmp_ln128_reg_3442)
    begin
                ap_block_pp7_stage1_subdone <= ((icmp_ln128_reg_3442 = ap_const_lv1_0) and (weight_in_TVALID = ap_const_logic_0) and (ap_enable_reg_pp7_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp7_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp7_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp7_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp7_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp7_stage3_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp7_stage3_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp8_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp8_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp8_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp8_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp8_stage1_11001_assign_proc : process(weight_in_TVALID, ap_enable_reg_pp8_iter0, icmp_ln140_reg_3468)
    begin
                ap_block_pp8_stage1_11001 <= ((icmp_ln140_reg_3468 = ap_const_lv1_0) and (weight_in_TVALID = ap_const_logic_0) and (ap_enable_reg_pp8_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp8_stage1_subdone_assign_proc : process(weight_in_TVALID, ap_enable_reg_pp8_iter0, icmp_ln140_reg_3468)
    begin
                ap_block_pp8_stage1_subdone <= ((icmp_ln140_reg_3468 = ap_const_lv1_0) and (weight_in_TVALID = ap_const_logic_0) and (ap_enable_reg_pp8_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp8_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp8_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp8_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp8_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp8_stage3_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp8_stage3_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp9_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp9_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp9_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp9_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp9_stage1_11001_assign_proc : process(weight_in_TVALID, ap_enable_reg_pp9_iter0, icmp_ln153_reg_3513)
    begin
                ap_block_pp9_stage1_11001 <= ((icmp_ln153_reg_3513 = ap_const_lv1_0) and (weight_in_TVALID = ap_const_logic_0) and (ap_enable_reg_pp9_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp9_stage1_subdone_assign_proc : process(weight_in_TVALID, ap_enable_reg_pp9_iter0, icmp_ln153_reg_3513)
    begin
                ap_block_pp9_stage1_subdone <= ((icmp_ln153_reg_3513 = ap_const_lv1_0) and (weight_in_TVALID = ap_const_logic_0) and (ap_enable_reg_pp9_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp9_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp9_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp9_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp9_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp9_stage3_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp9_stage3_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp3_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp4_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state13_pp4_stage1_iter0_assign_proc : process(weight_in_TVALID, icmp_ln89_reg_3330)
    begin
                ap_block_state13_pp4_stage1_iter0 <= ((icmp_ln89_reg_3330 = ap_const_lv1_0) and (weight_in_TVALID = ap_const_logic_0));
    end process;

        ap_block_state14_pp4_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp5_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state17_pp5_stage1_iter0_assign_proc : process(weight_in_TVALID, icmp_ln102_reg_3352)
    begin
                ap_block_state17_pp5_stage1_iter0 <= ((icmp_ln102_reg_3352 = ap_const_lv1_0) and (weight_in_TVALID = ap_const_logic_0));
    end process;

        ap_block_state18_pp5_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp5_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state2_assign_proc : process(data_in_TVALID, icmp_ln38_fu_1680_p2)
    begin
                ap_block_state2 <= ((icmp_ln38_fu_1680_p2 = ap_const_lv1_0) and (data_in_TVALID = ap_const_logic_0));
    end process;

        ap_block_state20_pp5_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp6_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state23_pp6_stage1_iter0_assign_proc : process(weight_in_TVALID, icmp_ln115_reg_3397)
    begin
                ap_block_state23_pp6_stage1_iter0 <= ((icmp_ln115_reg_3397 = ap_const_lv1_0) and (weight_in_TVALID = ap_const_logic_0));
    end process;

        ap_block_state24_pp6_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp6_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp6_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp7_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state29_pp7_stage1_iter0_assign_proc : process(weight_in_TVALID, icmp_ln128_reg_3442)
    begin
                ap_block_state29_pp7_stage1_iter0 <= ((icmp_ln128_reg_3442 = ap_const_lv1_0) and (weight_in_TVALID = ap_const_logic_0));
    end process;

        ap_block_state30_pp7_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state31_pp7_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state32_pp7_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state34_pp8_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state35_pp8_stage1_iter0_assign_proc : process(weight_in_TVALID, icmp_ln140_reg_3468)
    begin
                ap_block_state35_pp8_stage1_iter0 <= ((icmp_ln140_reg_3468 = ap_const_lv1_0) and (weight_in_TVALID = ap_const_logic_0));
    end process;

        ap_block_state36_pp8_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state37_pp8_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state38_pp8_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state4_assign_proc : process(data_in_TVALID, icmp_ln48_fu_1756_p2)
    begin
                ap_block_state4 <= ((icmp_ln48_fu_1756_p2 = ap_const_lv1_0) and (data_in_TVALID = ap_const_logic_0));
    end process;

        ap_block_state40_pp9_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state41_pp9_stage1_iter0_assign_proc : process(weight_in_TVALID, icmp_ln153_reg_3513)
    begin
                ap_block_state41_pp9_stage1_iter0 <= ((icmp_ln153_reg_3513 = ap_const_lv1_0) and (weight_in_TVALID = ap_const_logic_0));
    end process;

        ap_block_state42_pp9_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state43_pp9_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state44_pp9_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state46_pp10_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state47_pp10_stage1_iter0_assign_proc : process(weight_in_TVALID, icmp_ln166_reg_3558)
    begin
                ap_block_state47_pp10_stage1_iter0 <= ((icmp_ln166_reg_3558 = ap_const_lv1_0) and (weight_in_TVALID = ap_const_logic_0));
    end process;

        ap_block_state48_pp10_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state50_pp11_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state51_pp11_stage1_iter0_assign_proc : process(weight_in_TVALID, icmp_ln178_reg_3583)
    begin
                ap_block_state51_pp11_stage1_iter0 <= ((icmp_ln178_reg_3583 = ap_const_lv1_0) and (weight_in_TVALID = ap_const_logic_0));
    end process;

        ap_block_state52_pp11_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state53_pp11_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state54_pp11_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state56_pp12_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state57_pp12_stage1_iter0_assign_proc : process(weight_in_TVALID, icmp_ln191_reg_3628)
    begin
                ap_block_state57_pp12_stage1_iter0 <= ((icmp_ln191_reg_3628 = ap_const_lv1_0) and (weight_in_TVALID = ap_const_logic_0));
    end process;

        ap_block_state58_pp12_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state59_pp12_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state6_assign_proc : process(data_in_TVALID, icmp_ln57_fu_1773_p2)
    begin
                ap_block_state6 <= ((icmp_ln57_fu_1773_p2 = ap_const_lv1_0) and (data_in_TVALID = ap_const_logic_0));
    end process;

        ap_block_state60_pp12_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state62_pp13_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state63_pp13_stage1_iter0_assign_proc : process(weight_in_TVALID, icmp_ln204_reg_3673)
    begin
                ap_block_state63_pp13_stage1_iter0 <= ((icmp_ln204_reg_3673 = ap_const_lv1_0) and (weight_in_TVALID = ap_const_logic_0));
    end process;

        ap_block_state64_pp13_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state66_pp14_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state67_pp14_stage1_iter0_assign_proc : process(weight_in_TVALID, icmp_ln216_reg_3698)
    begin
                ap_block_state67_pp14_stage1_iter0 <= ((icmp_ln216_reg_3698 = ap_const_lv1_0) and (weight_in_TVALID = ap_const_logic_0));
    end process;

        ap_block_state68_pp14_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state69_pp14_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state70_pp14_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state72_pp15_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state73_pp15_stage1_iter0_assign_proc : process(weight_in_TVALID, icmp_ln230_reg_3743)
    begin
                ap_block_state73_pp15_stage1_iter0 <= ((icmp_ln230_reg_3743 = ap_const_lv1_0) and (weight_in_TVALID = ap_const_logic_0));
    end process;

        ap_block_state74_pp15_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state76_pp16_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state77_pp16_stage1_iter0_assign_proc : process(weight_in_TVALID, icmp_ln242_reg_3768)
    begin
                ap_block_state77_pp16_stage1_iter0 <= ((icmp_ln242_reg_3768 = ap_const_lv1_0) and (weight_in_TVALID = ap_const_logic_0));
    end process;

        ap_block_state78_pp16_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state79_pp16_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state80_pp16_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state82_pp17_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state83_pp17_stage1_iter0_assign_proc : process(weight_in_TVALID, icmp_ln255_reg_3819)
    begin
                ap_block_state83_pp17_stage1_iter0 <= ((icmp_ln255_reg_3819 = ap_const_lv1_0) and (weight_in_TVALID = ap_const_logic_0));
    end process;

        ap_block_state84_pp17_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp3_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state9_pp3_stage1_iter0_assign_proc : process(weight_in_TVALID, icmp_ln77_reg_3308)
    begin
                ap_block_state9_pp3_stage1_iter0 <= ((icmp_ln77_reg_3308 = ap_const_lv1_0) and (weight_in_TVALID = ap_const_logic_0));
    end process;


    ap_condition_pp10_exit_iter0_state46_assign_proc : process(icmp_ln166_fu_2468_p2)
    begin
        if ((icmp_ln166_fu_2468_p2 = ap_const_lv1_1)) then 
            ap_condition_pp10_exit_iter0_state46 <= ap_const_logic_1;
        else 
            ap_condition_pp10_exit_iter0_state46 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp11_exit_iter0_state50_assign_proc : process(icmp_ln178_fu_2531_p2)
    begin
        if ((icmp_ln178_fu_2531_p2 = ap_const_lv1_1)) then 
            ap_condition_pp11_exit_iter0_state50 <= ap_const_logic_1;
        else 
            ap_condition_pp11_exit_iter0_state50 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp12_exit_iter0_state56_assign_proc : process(icmp_ln191_fu_2656_p2)
    begin
        if ((icmp_ln191_fu_2656_p2 = ap_const_lv1_1)) then 
            ap_condition_pp12_exit_iter0_state56 <= ap_const_logic_1;
        else 
            ap_condition_pp12_exit_iter0_state56 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp13_exit_iter0_state62_assign_proc : process(icmp_ln204_fu_2781_p2)
    begin
        if ((icmp_ln204_fu_2781_p2 = ap_const_lv1_1)) then 
            ap_condition_pp13_exit_iter0_state62 <= ap_const_logic_1;
        else 
            ap_condition_pp13_exit_iter0_state62 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp14_exit_iter0_state66_assign_proc : process(icmp_ln216_fu_2844_p2)
    begin
        if ((icmp_ln216_fu_2844_p2 = ap_const_lv1_1)) then 
            ap_condition_pp14_exit_iter0_state66 <= ap_const_logic_1;
        else 
            ap_condition_pp14_exit_iter0_state66 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp15_exit_iter0_state72_assign_proc : process(icmp_ln230_fu_2969_p2)
    begin
        if ((icmp_ln230_fu_2969_p2 = ap_const_lv1_1)) then 
            ap_condition_pp15_exit_iter0_state72 <= ap_const_logic_1;
        else 
            ap_condition_pp15_exit_iter0_state72 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp16_exit_iter0_state76_assign_proc : process(icmp_ln242_fu_3032_p2)
    begin
        if ((icmp_ln242_fu_3032_p2 = ap_const_lv1_1)) then 
            ap_condition_pp16_exit_iter0_state76 <= ap_const_logic_1;
        else 
            ap_condition_pp16_exit_iter0_state76 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp17_exit_iter0_state82_assign_proc : process(icmp_ln255_fu_3183_p2)
    begin
        if ((icmp_ln255_fu_3183_p2 = ap_const_lv1_1)) then 
            ap_condition_pp17_exit_iter0_state82 <= ap_const_logic_1;
        else 
            ap_condition_pp17_exit_iter0_state82 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp3_exit_iter0_state8_assign_proc : process(icmp_ln77_fu_1790_p2)
    begin
        if ((icmp_ln77_fu_1790_p2 = ap_const_lv1_1)) then 
            ap_condition_pp3_exit_iter0_state8 <= ap_const_logic_1;
        else 
            ap_condition_pp3_exit_iter0_state8 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp4_exit_iter0_state12_assign_proc : process(icmp_ln89_fu_1848_p2)
    begin
        if ((icmp_ln89_fu_1848_p2 = ap_const_lv1_1)) then 
            ap_condition_pp4_exit_iter0_state12 <= ap_const_logic_1;
        else 
            ap_condition_pp4_exit_iter0_state12 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp5_exit_iter0_state16_assign_proc : process(icmp_ln102_fu_1906_p2)
    begin
        if ((icmp_ln102_fu_1906_p2 = ap_const_lv1_1)) then 
            ap_condition_pp5_exit_iter0_state16 <= ap_const_logic_1;
        else 
            ap_condition_pp5_exit_iter0_state16 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp6_exit_iter0_state22_assign_proc : process(icmp_ln115_fu_2031_p2)
    begin
        if ((icmp_ln115_fu_2031_p2 = ap_const_lv1_1)) then 
            ap_condition_pp6_exit_iter0_state22 <= ap_const_logic_1;
        else 
            ap_condition_pp6_exit_iter0_state22 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp7_exit_iter0_state28_assign_proc : process(icmp_ln128_fu_2156_p2)
    begin
        if ((icmp_ln128_fu_2156_p2 = ap_const_lv1_1)) then 
            ap_condition_pp7_exit_iter0_state28 <= ap_const_logic_1;
        else 
            ap_condition_pp7_exit_iter0_state28 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp8_exit_iter0_state34_assign_proc : process(icmp_ln140_fu_2218_p2)
    begin
        if ((icmp_ln140_fu_2218_p2 = ap_const_lv1_1)) then 
            ap_condition_pp8_exit_iter0_state34 <= ap_const_logic_1;
        else 
            ap_condition_pp8_exit_iter0_state34 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp9_exit_iter0_state40_assign_proc : process(icmp_ln153_fu_2343_p2)
    begin
        if ((icmp_ln153_fu_2343_p2 = ap_const_lv1_1)) then 
            ap_condition_pp9_exit_iter0_state40 <= ap_const_logic_1;
        else 
            ap_condition_pp9_exit_iter0_state40 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state85)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state85) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp10 <= (ap_idle_pp10 xor ap_const_logic_1);
    ap_enable_pp11 <= (ap_idle_pp11 xor ap_const_logic_1);
    ap_enable_pp12 <= (ap_idle_pp12 xor ap_const_logic_1);
    ap_enable_pp13 <= (ap_idle_pp13 xor ap_const_logic_1);
    ap_enable_pp14 <= (ap_idle_pp14 xor ap_const_logic_1);
    ap_enable_pp15 <= (ap_idle_pp15 xor ap_const_logic_1);
    ap_enable_pp16 <= (ap_idle_pp16 xor ap_const_logic_1);
    ap_enable_pp17 <= (ap_idle_pp17 xor ap_const_logic_1);
    ap_enable_pp3 <= (ap_idle_pp3 xor ap_const_logic_1);
    ap_enable_pp4 <= (ap_idle_pp4 xor ap_const_logic_1);
    ap_enable_pp5 <= (ap_idle_pp5 xor ap_const_logic_1);
    ap_enable_pp6 <= (ap_idle_pp6 xor ap_const_logic_1);
    ap_enable_pp7 <= (ap_idle_pp7 xor ap_const_logic_1);
    ap_enable_pp8 <= (ap_idle_pp8 xor ap_const_logic_1);
    ap_enable_pp9 <= (ap_idle_pp9 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp10_assign_proc : process(ap_enable_reg_pp10_iter0, ap_enable_reg_pp10_iter1)
    begin
        if (((ap_enable_reg_pp10_iter0 = ap_const_logic_0) and (ap_enable_reg_pp10_iter1 = ap_const_logic_0))) then 
            ap_idle_pp10 <= ap_const_logic_1;
        else 
            ap_idle_pp10 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp11_assign_proc : process(ap_enable_reg_pp11_iter0, ap_enable_reg_pp11_iter1)
    begin
        if (((ap_enable_reg_pp11_iter0 = ap_const_logic_0) and (ap_enable_reg_pp11_iter1 = ap_const_logic_0))) then 
            ap_idle_pp11 <= ap_const_logic_1;
        else 
            ap_idle_pp11 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp12_assign_proc : process(ap_enable_reg_pp12_iter0, ap_enable_reg_pp12_iter1)
    begin
        if (((ap_enable_reg_pp12_iter0 = ap_const_logic_0) and (ap_enable_reg_pp12_iter1 = ap_const_logic_0))) then 
            ap_idle_pp12 <= ap_const_logic_1;
        else 
            ap_idle_pp12 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp13_assign_proc : process(ap_enable_reg_pp13_iter0, ap_enable_reg_pp13_iter1)
    begin
        if (((ap_enable_reg_pp13_iter0 = ap_const_logic_0) and (ap_enable_reg_pp13_iter1 = ap_const_logic_0))) then 
            ap_idle_pp13 <= ap_const_logic_1;
        else 
            ap_idle_pp13 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp14_assign_proc : process(ap_enable_reg_pp14_iter0, ap_enable_reg_pp14_iter1)
    begin
        if (((ap_enable_reg_pp14_iter0 = ap_const_logic_0) and (ap_enable_reg_pp14_iter1 = ap_const_logic_0))) then 
            ap_idle_pp14 <= ap_const_logic_1;
        else 
            ap_idle_pp14 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp15_assign_proc : process(ap_enable_reg_pp15_iter0, ap_enable_reg_pp15_iter1)
    begin
        if (((ap_enable_reg_pp15_iter0 = ap_const_logic_0) and (ap_enable_reg_pp15_iter1 = ap_const_logic_0))) then 
            ap_idle_pp15 <= ap_const_logic_1;
        else 
            ap_idle_pp15 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp16_assign_proc : process(ap_enable_reg_pp16_iter0, ap_enable_reg_pp16_iter1)
    begin
        if (((ap_enable_reg_pp16_iter0 = ap_const_logic_0) and (ap_enable_reg_pp16_iter1 = ap_const_logic_0))) then 
            ap_idle_pp16 <= ap_const_logic_1;
        else 
            ap_idle_pp16 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp17_assign_proc : process(ap_enable_reg_pp17_iter0, ap_enable_reg_pp17_iter1)
    begin
        if (((ap_enable_reg_pp17_iter0 = ap_const_logic_0) and (ap_enable_reg_pp17_iter1 = ap_const_logic_0))) then 
            ap_idle_pp17 <= ap_const_logic_1;
        else 
            ap_idle_pp17 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp3_assign_proc : process(ap_enable_reg_pp3_iter0, ap_enable_reg_pp3_iter1)
    begin
        if (((ap_enable_reg_pp3_iter0 = ap_const_logic_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_0))) then 
            ap_idle_pp3 <= ap_const_logic_1;
        else 
            ap_idle_pp3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp4_assign_proc : process(ap_enable_reg_pp4_iter0, ap_enable_reg_pp4_iter1)
    begin
        if (((ap_enable_reg_pp4_iter0 = ap_const_logic_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_0))) then 
            ap_idle_pp4 <= ap_const_logic_1;
        else 
            ap_idle_pp4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp5_assign_proc : process(ap_enable_reg_pp5_iter0, ap_enable_reg_pp5_iter1)
    begin
        if (((ap_enable_reg_pp5_iter0 = ap_const_logic_0) and (ap_enable_reg_pp5_iter1 = ap_const_logic_0))) then 
            ap_idle_pp5 <= ap_const_logic_1;
        else 
            ap_idle_pp5 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp6_assign_proc : process(ap_enable_reg_pp6_iter0, ap_enable_reg_pp6_iter1)
    begin
        if (((ap_enable_reg_pp6_iter0 = ap_const_logic_0) and (ap_enable_reg_pp6_iter1 = ap_const_logic_0))) then 
            ap_idle_pp6 <= ap_const_logic_1;
        else 
            ap_idle_pp6 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp7_assign_proc : process(ap_enable_reg_pp7_iter0, ap_enable_reg_pp7_iter1)
    begin
        if (((ap_enable_reg_pp7_iter0 = ap_const_logic_0) and (ap_enable_reg_pp7_iter1 = ap_const_logic_0))) then 
            ap_idle_pp7 <= ap_const_logic_1;
        else 
            ap_idle_pp7 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp8_assign_proc : process(ap_enable_reg_pp8_iter0, ap_enable_reg_pp8_iter1)
    begin
        if (((ap_enable_reg_pp8_iter0 = ap_const_logic_0) and (ap_enable_reg_pp8_iter1 = ap_const_logic_0))) then 
            ap_idle_pp8 <= ap_const_logic_1;
        else 
            ap_idle_pp8 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp9_assign_proc : process(ap_enable_reg_pp9_iter0, ap_enable_reg_pp9_iter1)
    begin
        if (((ap_enable_reg_pp9_iter0 = ap_const_logic_0) and (ap_enable_reg_pp9_iter1 = ap_const_logic_0))) then 
            ap_idle_pp9 <= ap_const_logic_1;
        else 
            ap_idle_pp9 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_i11_0_phi_fu_1373_p4_assign_proc : process(icmp_ln153_reg_3513, i11_0_reg_1369, ap_CS_fsm_pp9_stage0, select_ln158_1_reg_3527, ap_enable_reg_pp9_iter1, ap_block_pp9_stage0)
    begin
        if (((icmp_ln153_reg_3513 = ap_const_lv1_0) and (ap_enable_reg_pp9_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp9_stage0) and (ap_const_boolean_0 = ap_block_pp9_stage0))) then 
            ap_phi_mux_i11_0_phi_fu_1373_p4 <= select_ln158_1_reg_3527;
        else 
            ap_phi_mux_i11_0_phi_fu_1373_p4 <= i11_0_reg_1369;
        end if; 
    end process;


    ap_phi_mux_i13_0_phi_fu_1395_p4_assign_proc : process(icmp_ln166_reg_3558, i13_0_reg_1391, ap_CS_fsm_pp10_stage0, i_13_reg_3562, ap_enable_reg_pp10_iter1, ap_block_pp10_stage0)
    begin
        if (((icmp_ln166_reg_3558 = ap_const_lv1_0) and (ap_enable_reg_pp10_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp10_stage0) and (ap_const_boolean_0 = ap_block_pp10_stage0))) then 
            ap_phi_mux_i13_0_phi_fu_1395_p4 <= i_13_reg_3562;
        else 
            ap_phi_mux_i13_0_phi_fu_1395_p4 <= i13_0_reg_1391;
        end if; 
    end process;


    ap_phi_mux_i14_0_phi_fu_1417_p4_assign_proc : process(icmp_ln178_reg_3583, i14_0_reg_1413, ap_CS_fsm_pp11_stage0, select_ln183_1_reg_3597, ap_enable_reg_pp11_iter1, ap_block_pp11_stage0)
    begin
        if (((icmp_ln178_reg_3583 = ap_const_lv1_0) and (ap_enable_reg_pp11_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp11_stage0) and (ap_const_boolean_0 = ap_block_pp11_stage0))) then 
            ap_phi_mux_i14_0_phi_fu_1417_p4 <= select_ln183_1_reg_3597;
        else 
            ap_phi_mux_i14_0_phi_fu_1417_p4 <= i14_0_reg_1413;
        end if; 
    end process;


    ap_phi_mux_i16_0_phi_fu_1450_p4_assign_proc : process(icmp_ln191_reg_3628, i16_0_reg_1446, ap_CS_fsm_pp12_stage0, select_ln196_1_reg_3642, ap_enable_reg_pp12_iter1, ap_block_pp12_stage0)
    begin
        if (((icmp_ln191_reg_3628 = ap_const_lv1_0) and (ap_enable_reg_pp12_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp12_stage0) and (ap_const_boolean_0 = ap_block_pp12_stage0))) then 
            ap_phi_mux_i16_0_phi_fu_1450_p4 <= select_ln196_1_reg_3642;
        else 
            ap_phi_mux_i16_0_phi_fu_1450_p4 <= i16_0_reg_1446;
        end if; 
    end process;


    ap_phi_mux_i18_0_phi_fu_1472_p4_assign_proc : process(icmp_ln204_reg_3673, i18_0_reg_1468, ap_CS_fsm_pp13_stage0, i_18_reg_3677, ap_enable_reg_pp13_iter1, ap_block_pp13_stage0)
    begin
        if (((icmp_ln204_reg_3673 = ap_const_lv1_0) and (ap_enable_reg_pp13_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp13_stage0) and (ap_const_boolean_0 = ap_block_pp13_stage0))) then 
            ap_phi_mux_i18_0_phi_fu_1472_p4 <= i_18_reg_3677;
        else 
            ap_phi_mux_i18_0_phi_fu_1472_p4 <= i18_0_reg_1468;
        end if; 
    end process;


    ap_phi_mux_i19_0_phi_fu_1494_p4_assign_proc : process(icmp_ln216_reg_3698, i19_0_reg_1490, ap_CS_fsm_pp14_stage0, select_ln221_1_reg_3712, ap_enable_reg_pp14_iter1, ap_block_pp14_stage0)
    begin
        if (((icmp_ln216_reg_3698 = ap_const_lv1_0) and (ap_enable_reg_pp14_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp14_stage0) and (ap_const_boolean_0 = ap_block_pp14_stage0))) then 
            ap_phi_mux_i19_0_phi_fu_1494_p4 <= select_ln221_1_reg_3712;
        else 
            ap_phi_mux_i19_0_phi_fu_1494_p4 <= i19_0_reg_1490;
        end if; 
    end process;


    ap_phi_mux_i21_0_phi_fu_1516_p4_assign_proc : process(icmp_ln230_reg_3743, i21_0_reg_1512, ap_CS_fsm_pp15_stage0, i_21_reg_3747, ap_enable_reg_pp15_iter1, ap_block_pp15_stage0)
    begin
        if (((icmp_ln230_reg_3743 = ap_const_lv1_0) and (ap_enable_reg_pp15_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp15_stage0) and (ap_const_boolean_0 = ap_block_pp15_stage0))) then 
            ap_phi_mux_i21_0_phi_fu_1516_p4 <= i_21_reg_3747;
        else 
            ap_phi_mux_i21_0_phi_fu_1516_p4 <= i21_0_reg_1512;
        end if; 
    end process;


    ap_phi_mux_i22_0_phi_fu_1538_p4_assign_proc : process(icmp_ln242_reg_3768, i22_0_reg_1534, ap_CS_fsm_pp16_stage0, select_ln247_1_reg_3783, ap_enable_reg_pp16_iter1, ap_block_pp16_stage0)
    begin
        if (((icmp_ln242_reg_3768 = ap_const_lv1_0) and (ap_enable_reg_pp16_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp16_stage0) and (ap_const_boolean_0 = ap_block_pp16_stage0))) then 
            ap_phi_mux_i22_0_phi_fu_1538_p4 <= select_ln247_1_reg_3783;
        else 
            ap_phi_mux_i22_0_phi_fu_1538_p4 <= i22_0_reg_1534;
        end if; 
    end process;


    ap_phi_mux_i24_0_phi_fu_1560_p4_assign_proc : process(icmp_ln255_reg_3819, i24_0_reg_1556, ap_CS_fsm_pp17_stage0, i_24_reg_3823, ap_enable_reg_pp17_iter1, ap_block_pp17_stage0)
    begin
        if (((icmp_ln255_reg_3819 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp17_stage0) and (ap_enable_reg_pp17_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp17_stage0))) then 
            ap_phi_mux_i24_0_phi_fu_1560_p4 <= i_24_reg_3823;
        else 
            ap_phi_mux_i24_0_phi_fu_1560_p4 <= i24_0_reg_1556;
        end if; 
    end process;


    ap_phi_mux_i3_0_phi_fu_1241_p4_assign_proc : process(icmp_ln89_reg_3330, i3_0_reg_1237, ap_CS_fsm_pp4_stage0, i_3_reg_3334, ap_enable_reg_pp4_iter1, ap_block_pp4_stage0)
    begin
        if (((icmp_ln89_reg_3330 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            ap_phi_mux_i3_0_phi_fu_1241_p4 <= i_3_reg_3334;
        else 
            ap_phi_mux_i3_0_phi_fu_1241_p4 <= i3_0_reg_1237;
        end if; 
    end process;


    ap_phi_mux_i4_0_phi_fu_1263_p4_assign_proc : process(icmp_ln102_reg_3352, i4_0_reg_1259, ap_CS_fsm_pp5_stage0, select_ln107_1_reg_3366, ap_enable_reg_pp5_iter1, ap_block_pp5_stage0)
    begin
        if (((icmp_ln102_reg_3352 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (ap_enable_reg_pp5_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp5_stage0))) then 
            ap_phi_mux_i4_0_phi_fu_1263_p4 <= select_ln107_1_reg_3366;
        else 
            ap_phi_mux_i4_0_phi_fu_1263_p4 <= i4_0_reg_1259;
        end if; 
    end process;


    ap_phi_mux_i6_0_phi_fu_1296_p4_assign_proc : process(icmp_ln115_reg_3397, i6_0_reg_1292, ap_CS_fsm_pp6_stage0, select_ln120_1_reg_3411, ap_enable_reg_pp6_iter1, ap_block_pp6_stage0)
    begin
        if (((icmp_ln115_reg_3397 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp6_stage0) and (ap_enable_reg_pp6_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp6_stage0))) then 
            ap_phi_mux_i6_0_phi_fu_1296_p4 <= select_ln120_1_reg_3411;
        else 
            ap_phi_mux_i6_0_phi_fu_1296_p4 <= i6_0_reg_1292;
        end if; 
    end process;


    ap_phi_mux_i8_0_phi_fu_1318_p4_assign_proc : process(icmp_ln128_reg_3442, i8_0_reg_1314, ap_CS_fsm_pp7_stage0, i_8_reg_3446, ap_enable_reg_pp7_iter1, ap_block_pp7_stage0)
    begin
        if (((icmp_ln128_reg_3442 = ap_const_lv1_0) and (ap_enable_reg_pp7_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp7_stage0) and (ap_const_boolean_0 = ap_block_pp7_stage0))) then 
            ap_phi_mux_i8_0_phi_fu_1318_p4 <= i_8_reg_3446;
        else 
            ap_phi_mux_i8_0_phi_fu_1318_p4 <= i8_0_reg_1314;
        end if; 
    end process;


    ap_phi_mux_i9_0_phi_fu_1340_p4_assign_proc : process(icmp_ln140_reg_3468, i9_0_reg_1336, ap_CS_fsm_pp8_stage0, select_ln145_1_reg_3482, ap_enable_reg_pp8_iter1, ap_block_pp8_stage0)
    begin
        if (((icmp_ln140_reg_3468 = ap_const_lv1_0) and (ap_enable_reg_pp8_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp8_stage0) and (ap_const_boolean_0 = ap_block_pp8_stage0))) then 
            ap_phi_mux_i9_0_phi_fu_1340_p4 <= select_ln145_1_reg_3482;
        else 
            ap_phi_mux_i9_0_phi_fu_1340_p4 <= i9_0_reg_1336;
        end if; 
    end process;


    ap_phi_mux_indvar_flatten13_phi_fu_1329_p4_assign_proc : process(icmp_ln140_reg_3468, indvar_flatten13_reg_1325, ap_CS_fsm_pp8_stage0, add_ln140_reg_3472, ap_enable_reg_pp8_iter1, ap_block_pp8_stage0)
    begin
        if (((icmp_ln140_reg_3468 = ap_const_lv1_0) and (ap_enable_reg_pp8_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp8_stage0) and (ap_const_boolean_0 = ap_block_pp8_stage0))) then 
            ap_phi_mux_indvar_flatten13_phi_fu_1329_p4 <= add_ln140_reg_3472;
        else 
            ap_phi_mux_indvar_flatten13_phi_fu_1329_p4 <= indvar_flatten13_reg_1325;
        end if; 
    end process;


    ap_phi_mux_indvar_flatten20_phi_fu_1362_p4_assign_proc : process(icmp_ln153_reg_3513, indvar_flatten20_reg_1358, ap_CS_fsm_pp9_stage0, add_ln153_reg_3517, ap_enable_reg_pp9_iter1, ap_block_pp9_stage0)
    begin
        if (((icmp_ln153_reg_3513 = ap_const_lv1_0) and (ap_enable_reg_pp9_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp9_stage0) and (ap_const_boolean_0 = ap_block_pp9_stage0))) then 
            ap_phi_mux_indvar_flatten20_phi_fu_1362_p4 <= add_ln153_reg_3517;
        else 
            ap_phi_mux_indvar_flatten20_phi_fu_1362_p4 <= indvar_flatten20_reg_1358;
        end if; 
    end process;


    ap_phi_mux_indvar_flatten27_phi_fu_1406_p4_assign_proc : process(icmp_ln178_reg_3583, indvar_flatten27_reg_1402, ap_CS_fsm_pp11_stage0, add_ln178_reg_3587, ap_enable_reg_pp11_iter1, ap_block_pp11_stage0)
    begin
        if (((icmp_ln178_reg_3583 = ap_const_lv1_0) and (ap_enable_reg_pp11_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp11_stage0) and (ap_const_boolean_0 = ap_block_pp11_stage0))) then 
            ap_phi_mux_indvar_flatten27_phi_fu_1406_p4 <= add_ln178_reg_3587;
        else 
            ap_phi_mux_indvar_flatten27_phi_fu_1406_p4 <= indvar_flatten27_reg_1402;
        end if; 
    end process;


    ap_phi_mux_indvar_flatten34_phi_fu_1439_p4_assign_proc : process(icmp_ln191_reg_3628, indvar_flatten34_reg_1435, ap_CS_fsm_pp12_stage0, add_ln191_reg_3632, ap_enable_reg_pp12_iter1, ap_block_pp12_stage0)
    begin
        if (((icmp_ln191_reg_3628 = ap_const_lv1_0) and (ap_enable_reg_pp12_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp12_stage0) and (ap_const_boolean_0 = ap_block_pp12_stage0))) then 
            ap_phi_mux_indvar_flatten34_phi_fu_1439_p4 <= add_ln191_reg_3632;
        else 
            ap_phi_mux_indvar_flatten34_phi_fu_1439_p4 <= indvar_flatten34_reg_1435;
        end if; 
    end process;


    ap_phi_mux_indvar_flatten41_phi_fu_1483_p4_assign_proc : process(icmp_ln216_reg_3698, indvar_flatten41_reg_1479, ap_CS_fsm_pp14_stage0, add_ln216_reg_3702, ap_enable_reg_pp14_iter1, ap_block_pp14_stage0)
    begin
        if (((icmp_ln216_reg_3698 = ap_const_lv1_0) and (ap_enable_reg_pp14_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp14_stage0) and (ap_const_boolean_0 = ap_block_pp14_stage0))) then 
            ap_phi_mux_indvar_flatten41_phi_fu_1483_p4 <= add_ln216_reg_3702;
        else 
            ap_phi_mux_indvar_flatten41_phi_fu_1483_p4 <= indvar_flatten41_reg_1479;
        end if; 
    end process;


    ap_phi_mux_indvar_flatten48_phi_fu_1527_p4_assign_proc : process(icmp_ln242_reg_3768, indvar_flatten48_reg_1523, ap_CS_fsm_pp16_stage0, add_ln242_reg_3772, ap_enable_reg_pp16_iter1, ap_block_pp16_stage0)
    begin
        if (((icmp_ln242_reg_3768 = ap_const_lv1_0) and (ap_enable_reg_pp16_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp16_stage0) and (ap_const_boolean_0 = ap_block_pp16_stage0))) then 
            ap_phi_mux_indvar_flatten48_phi_fu_1527_p4 <= add_ln242_reg_3772;
        else 
            ap_phi_mux_indvar_flatten48_phi_fu_1527_p4 <= indvar_flatten48_reg_1523;
        end if; 
    end process;


    ap_phi_mux_indvar_flatten6_phi_fu_1285_p4_assign_proc : process(icmp_ln115_reg_3397, indvar_flatten6_reg_1281, ap_CS_fsm_pp6_stage0, add_ln115_reg_3401, ap_enable_reg_pp6_iter1, ap_block_pp6_stage0)
    begin
        if (((icmp_ln115_reg_3397 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp6_stage0) and (ap_enable_reg_pp6_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp6_stage0))) then 
            ap_phi_mux_indvar_flatten6_phi_fu_1285_p4 <= add_ln115_reg_3401;
        else 
            ap_phi_mux_indvar_flatten6_phi_fu_1285_p4 <= indvar_flatten6_reg_1281;
        end if; 
    end process;


    ap_phi_mux_indvar_flatten_phi_fu_1252_p4_assign_proc : process(icmp_ln102_reg_3352, indvar_flatten_reg_1248, ap_CS_fsm_pp5_stage0, add_ln102_reg_3356, ap_enable_reg_pp5_iter1, ap_block_pp5_stage0)
    begin
        if (((icmp_ln102_reg_3352 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (ap_enable_reg_pp5_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp5_stage0))) then 
            ap_phi_mux_indvar_flatten_phi_fu_1252_p4 <= add_ln102_reg_3356;
        else 
            ap_phi_mux_indvar_flatten_phi_fu_1252_p4 <= indvar_flatten_reg_1248;
        end if; 
    end process;


    ap_phi_mux_j10_0_phi_fu_1351_p4_assign_proc : process(icmp_ln140_reg_3468, j10_0_reg_1347, ap_CS_fsm_pp8_stage0, j_3_reg_3508, ap_enable_reg_pp8_iter1, ap_block_pp8_stage0)
    begin
        if (((icmp_ln140_reg_3468 = ap_const_lv1_0) and (ap_enable_reg_pp8_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp8_stage0) and (ap_const_boolean_0 = ap_block_pp8_stage0))) then 
            ap_phi_mux_j10_0_phi_fu_1351_p4 <= j_3_reg_3508;
        else 
            ap_phi_mux_j10_0_phi_fu_1351_p4 <= j10_0_reg_1347;
        end if; 
    end process;


    ap_phi_mux_j12_0_phi_fu_1384_p4_assign_proc : process(icmp_ln153_reg_3513, j12_0_reg_1380, ap_CS_fsm_pp9_stage0, j_4_reg_3553, ap_enable_reg_pp9_iter1, ap_block_pp9_stage0)
    begin
        if (((icmp_ln153_reg_3513 = ap_const_lv1_0) and (ap_enable_reg_pp9_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp9_stage0) and (ap_const_boolean_0 = ap_block_pp9_stage0))) then 
            ap_phi_mux_j12_0_phi_fu_1384_p4 <= j_4_reg_3553;
        else 
            ap_phi_mux_j12_0_phi_fu_1384_p4 <= j12_0_reg_1380;
        end if; 
    end process;


    ap_phi_mux_j15_0_phi_fu_1428_p4_assign_proc : process(icmp_ln178_reg_3583, j15_0_reg_1424, ap_CS_fsm_pp11_stage0, j_5_reg_3623, ap_enable_reg_pp11_iter1, ap_block_pp11_stage0)
    begin
        if (((icmp_ln178_reg_3583 = ap_const_lv1_0) and (ap_enable_reg_pp11_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp11_stage0) and (ap_const_boolean_0 = ap_block_pp11_stage0))) then 
            ap_phi_mux_j15_0_phi_fu_1428_p4 <= j_5_reg_3623;
        else 
            ap_phi_mux_j15_0_phi_fu_1428_p4 <= j15_0_reg_1424;
        end if; 
    end process;


    ap_phi_mux_j17_0_phi_fu_1461_p4_assign_proc : process(icmp_ln191_reg_3628, j17_0_reg_1457, ap_CS_fsm_pp12_stage0, j_6_reg_3668, ap_enable_reg_pp12_iter1, ap_block_pp12_stage0)
    begin
        if (((icmp_ln191_reg_3628 = ap_const_lv1_0) and (ap_enable_reg_pp12_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp12_stage0) and (ap_const_boolean_0 = ap_block_pp12_stage0))) then 
            ap_phi_mux_j17_0_phi_fu_1461_p4 <= j_6_reg_3668;
        else 
            ap_phi_mux_j17_0_phi_fu_1461_p4 <= j17_0_reg_1457;
        end if; 
    end process;


    ap_phi_mux_j20_0_phi_fu_1505_p4_assign_proc : process(icmp_ln216_reg_3698, j20_0_reg_1501, ap_CS_fsm_pp14_stage0, j_7_reg_3738, ap_enable_reg_pp14_iter1, ap_block_pp14_stage0)
    begin
        if (((icmp_ln216_reg_3698 = ap_const_lv1_0) and (ap_enable_reg_pp14_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp14_stage0) and (ap_const_boolean_0 = ap_block_pp14_stage0))) then 
            ap_phi_mux_j20_0_phi_fu_1505_p4 <= j_7_reg_3738;
        else 
            ap_phi_mux_j20_0_phi_fu_1505_p4 <= j20_0_reg_1501;
        end if; 
    end process;


    ap_phi_mux_j23_0_phi_fu_1549_p4_assign_proc : process(icmp_ln242_reg_3768, j23_0_reg_1545, ap_CS_fsm_pp16_stage0, j_8_reg_3814, ap_enable_reg_pp16_iter1, ap_block_pp16_stage0)
    begin
        if (((icmp_ln242_reg_3768 = ap_const_lv1_0) and (ap_enable_reg_pp16_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp16_stage0) and (ap_const_boolean_0 = ap_block_pp16_stage0))) then 
            ap_phi_mux_j23_0_phi_fu_1549_p4 <= j_8_reg_3814;
        else 
            ap_phi_mux_j23_0_phi_fu_1549_p4 <= j23_0_reg_1545;
        end if; 
    end process;


    ap_phi_mux_j5_0_phi_fu_1274_p4_assign_proc : process(icmp_ln102_reg_3352, j5_0_reg_1270, ap_CS_fsm_pp5_stage0, j_1_reg_3392, ap_enable_reg_pp5_iter1, ap_block_pp5_stage0)
    begin
        if (((icmp_ln102_reg_3352 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (ap_enable_reg_pp5_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp5_stage0))) then 
            ap_phi_mux_j5_0_phi_fu_1274_p4 <= j_1_reg_3392;
        else 
            ap_phi_mux_j5_0_phi_fu_1274_p4 <= j5_0_reg_1270;
        end if; 
    end process;


    ap_phi_mux_j7_0_phi_fu_1307_p4_assign_proc : process(icmp_ln115_reg_3397, j7_0_reg_1303, ap_CS_fsm_pp6_stage0, j_2_reg_3437, ap_enable_reg_pp6_iter1, ap_block_pp6_stage0)
    begin
        if (((icmp_ln115_reg_3397 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp6_stage0) and (ap_enable_reg_pp6_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp6_stage0))) then 
            ap_phi_mux_j7_0_phi_fu_1307_p4 <= j_2_reg_3437;
        else 
            ap_phi_mux_j7_0_phi_fu_1307_p4 <= j7_0_reg_1303;
        end if; 
    end process;


    ap_phi_mux_j_0_phi_fu_1230_p4_assign_proc : process(icmp_ln77_reg_3308, j_0_reg_1226, ap_CS_fsm_pp3_stage0, j_reg_3312, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0)
    begin
        if (((icmp_ln77_reg_3308 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0))) then 
            ap_phi_mux_j_0_phi_fu_1230_p4 <= j_reg_3312;
        else 
            ap_phi_mux_j_0_phi_fu_1230_p4 <= j_0_reg_1226;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state85)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_return_0 <= ssdm_int_0_V_write_s_reg_3293;
    ap_return_1 <= ssdm_int_1_V_write_s_reg_3298;
    ap_return_2 <= ssdm_int_2_V_write_s_reg_3303;

    bias_h_V_2_address0_assign_proc : process(ap_CS_fsm_pp13_stage1, ap_enable_reg_pp13_iter0, ap_block_pp13_stage1, ap_CS_fsm_pp13_stage0, ap_enable_reg_pp13_iter1, ap_block_pp13_stage0, zext_ln208_fu_2804_p1, zext_ln210_fu_2829_p1)
    begin
        if (((ap_enable_reg_pp13_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp13_stage0) and (ap_const_boolean_0 = ap_block_pp13_stage0))) then 
            bias_h_V_2_address0 <= zext_ln210_fu_2829_p1(6 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp13_stage1) and (ap_enable_reg_pp13_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp13_stage1))) then 
            bias_h_V_2_address0 <= zext_ln208_fu_2804_p1(6 - 1 downto 0);
        else 
            bias_h_V_2_address0 <= "XXXXXX";
        end if; 
    end process;


    bias_h_V_2_address1_assign_proc : process(ap_CS_fsm_pp13_stage1, ap_enable_reg_pp13_iter0, ap_block_pp13_stage1, ap_CS_fsm_pp13_stage0, ap_enable_reg_pp13_iter1, ap_block_pp13_stage0, zext_ln209_fu_2815_p1, zext_ln211_fu_2839_p1)
    begin
        if (((ap_enable_reg_pp13_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp13_stage0) and (ap_const_boolean_0 = ap_block_pp13_stage0))) then 
            bias_h_V_2_address1 <= zext_ln211_fu_2839_p1(6 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp13_stage1) and (ap_enable_reg_pp13_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp13_stage1))) then 
            bias_h_V_2_address1 <= zext_ln209_fu_2815_p1(6 - 1 downto 0);
        else 
            bias_h_V_2_address1 <= "XXXXXX";
        end if; 
    end process;


    bias_h_V_2_ce0_assign_proc : process(ap_CS_fsm_pp13_stage1, ap_enable_reg_pp13_iter0, ap_block_pp13_stage1_11001, ap_CS_fsm_pp13_stage0, ap_block_pp13_stage0_11001, ap_enable_reg_pp13_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp13_stage1_11001) and (ap_enable_reg_pp13_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp13_stage1)) or ((ap_enable_reg_pp13_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp13_stage0) and (ap_const_boolean_0 = ap_block_pp13_stage0_11001)))) then 
            bias_h_V_2_ce0 <= ap_const_logic_1;
        else 
            bias_h_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bias_h_V_2_ce1_assign_proc : process(ap_CS_fsm_pp13_stage1, ap_enable_reg_pp13_iter0, ap_block_pp13_stage1_11001, ap_CS_fsm_pp13_stage0, ap_block_pp13_stage0_11001, ap_enable_reg_pp13_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp13_stage1_11001) and (ap_enable_reg_pp13_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp13_stage1)) or ((ap_enable_reg_pp13_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp13_stage0) and (ap_const_boolean_0 = ap_block_pp13_stage0_11001)))) then 
            bias_h_V_2_ce1 <= ap_const_logic_1;
        else 
            bias_h_V_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    bias_h_V_2_d0_assign_proc : process(weight_in_TDATA, ap_CS_fsm_pp13_stage1, ap_enable_reg_pp13_iter0, ap_block_pp13_stage1, reg_1648, ap_CS_fsm_pp13_stage0, ap_enable_reg_pp13_iter1, ap_block_pp13_stage0)
    begin
        if (((ap_enable_reg_pp13_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp13_stage0) and (ap_const_boolean_0 = ap_block_pp13_stage0))) then 
            bias_h_V_2_d0 <= reg_1648;
        elsif (((ap_const_boolean_0 = ap_block_pp13_stage1) and (ap_enable_reg_pp13_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp13_stage1))) then 
            bias_h_V_2_d0 <= weight_in_TDATA(31 downto 24);
        else 
            bias_h_V_2_d0 <= "XXXXXXXX";
        end if; 
    end process;


    bias_h_V_2_d1_assign_proc : process(weight_in_TDATA, ap_CS_fsm_pp13_stage1, ap_enable_reg_pp13_iter0, ap_block_pp13_stage1, ap_CS_fsm_pp13_stage0, trunc_ln647_10_reg_3693, ap_enable_reg_pp13_iter1, ap_block_pp13_stage0)
    begin
        if (((ap_enable_reg_pp13_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp13_stage0) and (ap_const_boolean_0 = ap_block_pp13_stage0))) then 
            bias_h_V_2_d1 <= trunc_ln647_10_reg_3693;
        elsif (((ap_const_boolean_0 = ap_block_pp13_stage1) and (ap_enable_reg_pp13_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp13_stage1))) then 
            bias_h_V_2_d1 <= weight_in_TDATA(23 downto 16);
        else 
            bias_h_V_2_d1 <= "XXXXXXXX";
        end if; 
    end process;


    bias_h_V_2_we0_assign_proc : process(ap_CS_fsm_pp13_stage1, ap_enable_reg_pp13_iter0, icmp_ln204_reg_3673, ap_block_pp13_stage1_11001, ap_CS_fsm_pp13_stage0, ap_block_pp13_stage0_11001, ap_enable_reg_pp13_iter1)
    begin
        if ((((icmp_ln204_reg_3673 = ap_const_lv1_0) and (ap_enable_reg_pp13_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp13_stage0) and (ap_const_boolean_0 = ap_block_pp13_stage0_11001)) or ((ap_const_boolean_0 = ap_block_pp13_stage1_11001) and (icmp_ln204_reg_3673 = ap_const_lv1_0) and (ap_enable_reg_pp13_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp13_stage1)))) then 
            bias_h_V_2_we0 <= ap_const_logic_1;
        else 
            bias_h_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    bias_h_V_2_we1_assign_proc : process(ap_CS_fsm_pp13_stage1, ap_enable_reg_pp13_iter0, icmp_ln204_reg_3673, ap_block_pp13_stage1_11001, ap_CS_fsm_pp13_stage0, ap_block_pp13_stage0_11001, ap_enable_reg_pp13_iter1)
    begin
        if ((((icmp_ln204_reg_3673 = ap_const_lv1_0) and (ap_enable_reg_pp13_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp13_stage0) and (ap_const_boolean_0 = ap_block_pp13_stage0_11001)) or ((ap_const_boolean_0 = ap_block_pp13_stage1_11001) and (icmp_ln204_reg_3673 = ap_const_lv1_0) and (ap_enable_reg_pp13_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp13_stage1)))) then 
            bias_h_V_2_we1 <= ap_const_logic_1;
        else 
            bias_h_V_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    bias_r_V_2_address0_assign_proc : process(ap_CS_fsm_pp7_stage1, ap_enable_reg_pp7_iter0, ap_block_pp7_stage1, ap_CS_fsm_pp7_stage0, ap_enable_reg_pp7_iter1, ap_CS_fsm_pp7_stage3, ap_block_pp7_stage0, zext_ln132_fu_2179_p1, zext_ln133_fu_2193_p1, ap_CS_fsm_pp7_stage2, ap_block_pp7_stage2, zext_ln134_fu_2203_p1, ap_block_pp7_stage3, zext_ln135_fu_2213_p1)
    begin
        if (((ap_enable_reg_pp7_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp7_stage0) and (ap_const_boolean_0 = ap_block_pp7_stage0))) then 
            bias_r_V_2_address0 <= zext_ln135_fu_2213_p1(6 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp7_stage3) and (ap_enable_reg_pp7_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp7_stage3))) then 
            bias_r_V_2_address0 <= zext_ln134_fu_2203_p1(6 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp7_stage2) and (ap_enable_reg_pp7_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp7_stage2))) then 
            bias_r_V_2_address0 <= zext_ln133_fu_2193_p1(6 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp7_stage1) and (ap_enable_reg_pp7_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp7_stage1))) then 
            bias_r_V_2_address0 <= zext_ln132_fu_2179_p1(6 - 1 downto 0);
        else 
            bias_r_V_2_address0 <= "XXXXXX";
        end if; 
    end process;


    bias_r_V_2_ce0_assign_proc : process(ap_CS_fsm_pp7_stage1, ap_enable_reg_pp7_iter0, ap_block_pp7_stage1_11001, ap_CS_fsm_pp7_stage0, ap_block_pp7_stage0_11001, ap_enable_reg_pp7_iter1, ap_CS_fsm_pp7_stage3, ap_CS_fsm_pp7_stage2, ap_block_pp7_stage2_11001, ap_block_pp7_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp7_stage2_11001) and (ap_enable_reg_pp7_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp7_stage2)) or ((ap_const_boolean_0 = ap_block_pp7_stage3_11001) and (ap_enable_reg_pp7_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp7_stage3)) or ((ap_const_boolean_0 = ap_block_pp7_stage1_11001) and (ap_enable_reg_pp7_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp7_stage1)) or ((ap_enable_reg_pp7_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp7_stage0) and (ap_const_boolean_0 = ap_block_pp7_stage0_11001)))) then 
            bias_r_V_2_ce0 <= ap_const_logic_1;
        else 
            bias_r_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bias_r_V_2_d0_assign_proc : process(weight_in_TDATA, ap_CS_fsm_pp7_stage1, ap_enable_reg_pp7_iter0, ap_block_pp7_stage1, reg_1648, reg_1667, ap_CS_fsm_pp7_stage0, trunc_ln647_4_reg_3463, ap_enable_reg_pp7_iter1, ap_CS_fsm_pp7_stage3, ap_block_pp7_stage0, ap_CS_fsm_pp7_stage2, ap_block_pp7_stage2, ap_block_pp7_stage3)
    begin
        if (((ap_enable_reg_pp7_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp7_stage0) and (ap_const_boolean_0 = ap_block_pp7_stage0))) then 
            bias_r_V_2_d0 <= trunc_ln647_4_reg_3463;
        elsif (((ap_const_boolean_0 = ap_block_pp7_stage3) and (ap_enable_reg_pp7_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp7_stage3))) then 
            bias_r_V_2_d0 <= reg_1648;
        elsif (((ap_const_boolean_0 = ap_block_pp7_stage2) and (ap_enable_reg_pp7_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp7_stage2))) then 
            bias_r_V_2_d0 <= reg_1667;
        elsif (((ap_const_boolean_0 = ap_block_pp7_stage1) and (ap_enable_reg_pp7_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp7_stage1))) then 
            bias_r_V_2_d0 <= weight_in_TDATA(31 downto 24);
        else 
            bias_r_V_2_d0 <= "XXXXXXXX";
        end if; 
    end process;


    bias_r_V_2_we0_assign_proc : process(ap_CS_fsm_pp7_stage1, ap_enable_reg_pp7_iter0, icmp_ln128_reg_3442, ap_block_pp7_stage1_11001, ap_CS_fsm_pp7_stage0, ap_block_pp7_stage0_11001, ap_enable_reg_pp7_iter1, ap_CS_fsm_pp7_stage3, ap_CS_fsm_pp7_stage2, ap_block_pp7_stage2_11001, ap_block_pp7_stage3_11001)
    begin
        if ((((icmp_ln128_reg_3442 = ap_const_lv1_0) and (ap_enable_reg_pp7_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp7_stage0) and (ap_const_boolean_0 = ap_block_pp7_stage0_11001)) or ((icmp_ln128_reg_3442 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp7_stage2_11001) and (ap_enable_reg_pp7_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp7_stage2)) or ((icmp_ln128_reg_3442 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp7_stage3_11001) and (ap_enable_reg_pp7_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp7_stage3)) or ((ap_const_boolean_0 = ap_block_pp7_stage1_11001) and (icmp_ln128_reg_3442 = ap_const_lv1_0) and (ap_enable_reg_pp7_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp7_stage1)))) then 
            bias_r_V_2_we0 <= ap_const_logic_1;
        else 
            bias_r_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    bias_z_V_2_address0_assign_proc : process(ap_CS_fsm_pp10_stage1, ap_enable_reg_pp10_iter0, ap_block_pp10_stage1, ap_CS_fsm_pp10_stage0, ap_enable_reg_pp10_iter1, ap_block_pp10_stage0, zext_ln170_fu_2491_p1, zext_ln172_fu_2516_p1)
    begin
        if (((ap_enable_reg_pp10_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp10_stage0) and (ap_const_boolean_0 = ap_block_pp10_stage0))) then 
            bias_z_V_2_address0 <= zext_ln172_fu_2516_p1(6 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp10_stage1) and (ap_enable_reg_pp10_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp10_stage1))) then 
            bias_z_V_2_address0 <= zext_ln170_fu_2491_p1(6 - 1 downto 0);
        else 
            bias_z_V_2_address0 <= "XXXXXX";
        end if; 
    end process;


    bias_z_V_2_address1_assign_proc : process(ap_CS_fsm_pp10_stage1, ap_enable_reg_pp10_iter0, ap_block_pp10_stage1, ap_CS_fsm_pp10_stage0, ap_enable_reg_pp10_iter1, ap_block_pp10_stage0, zext_ln171_fu_2502_p1, zext_ln173_fu_2526_p1)
    begin
        if (((ap_enable_reg_pp10_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp10_stage0) and (ap_const_boolean_0 = ap_block_pp10_stage0))) then 
            bias_z_V_2_address1 <= zext_ln173_fu_2526_p1(6 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp10_stage1) and (ap_enable_reg_pp10_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp10_stage1))) then 
            bias_z_V_2_address1 <= zext_ln171_fu_2502_p1(6 - 1 downto 0);
        else 
            bias_z_V_2_address1 <= "XXXXXX";
        end if; 
    end process;


    bias_z_V_2_ce0_assign_proc : process(ap_CS_fsm_pp10_stage1, ap_enable_reg_pp10_iter0, ap_block_pp10_stage1_11001, ap_CS_fsm_pp10_stage0, ap_block_pp10_stage0_11001, ap_enable_reg_pp10_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp10_stage1_11001) and (ap_enable_reg_pp10_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp10_stage1)) or ((ap_enable_reg_pp10_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp10_stage0) and (ap_const_boolean_0 = ap_block_pp10_stage0_11001)))) then 
            bias_z_V_2_ce0 <= ap_const_logic_1;
        else 
            bias_z_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bias_z_V_2_ce1_assign_proc : process(ap_CS_fsm_pp10_stage1, ap_enable_reg_pp10_iter0, ap_block_pp10_stage1_11001, ap_CS_fsm_pp10_stage0, ap_block_pp10_stage0_11001, ap_enable_reg_pp10_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp10_stage1_11001) and (ap_enable_reg_pp10_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp10_stage1)) or ((ap_enable_reg_pp10_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp10_stage0) and (ap_const_boolean_0 = ap_block_pp10_stage0_11001)))) then 
            bias_z_V_2_ce1 <= ap_const_logic_1;
        else 
            bias_z_V_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    bias_z_V_2_d0_assign_proc : process(weight_in_TDATA, ap_CS_fsm_pp10_stage1, ap_enable_reg_pp10_iter0, ap_block_pp10_stage1, reg_1648, ap_CS_fsm_pp10_stage0, ap_enable_reg_pp10_iter1, ap_block_pp10_stage0)
    begin
        if (((ap_enable_reg_pp10_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp10_stage0) and (ap_const_boolean_0 = ap_block_pp10_stage0))) then 
            bias_z_V_2_d0 <= reg_1648;
        elsif (((ap_const_boolean_0 = ap_block_pp10_stage1) and (ap_enable_reg_pp10_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp10_stage1))) then 
            bias_z_V_2_d0 <= weight_in_TDATA(31 downto 24);
        else 
            bias_z_V_2_d0 <= "XXXXXXXX";
        end if; 
    end process;


    bias_z_V_2_d1_assign_proc : process(weight_in_TDATA, ap_CS_fsm_pp10_stage1, ap_enable_reg_pp10_iter0, ap_block_pp10_stage1, ap_CS_fsm_pp10_stage0, trunc_ln647_7_reg_3578, ap_enable_reg_pp10_iter1, ap_block_pp10_stage0)
    begin
        if (((ap_enable_reg_pp10_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp10_stage0) and (ap_const_boolean_0 = ap_block_pp10_stage0))) then 
            bias_z_V_2_d1 <= trunc_ln647_7_reg_3578;
        elsif (((ap_const_boolean_0 = ap_block_pp10_stage1) and (ap_enable_reg_pp10_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp10_stage1))) then 
            bias_z_V_2_d1 <= weight_in_TDATA(23 downto 16);
        else 
            bias_z_V_2_d1 <= "XXXXXXXX";
        end if; 
    end process;


    bias_z_V_2_we0_assign_proc : process(ap_CS_fsm_pp10_stage1, ap_enable_reg_pp10_iter0, icmp_ln166_reg_3558, ap_block_pp10_stage1_11001, ap_CS_fsm_pp10_stage0, ap_block_pp10_stage0_11001, ap_enable_reg_pp10_iter1)
    begin
        if ((((icmp_ln166_reg_3558 = ap_const_lv1_0) and (ap_enable_reg_pp10_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp10_stage0) and (ap_const_boolean_0 = ap_block_pp10_stage0_11001)) or ((ap_const_boolean_0 = ap_block_pp10_stage1_11001) and (icmp_ln166_reg_3558 = ap_const_lv1_0) and (ap_enable_reg_pp10_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp10_stage1)))) then 
            bias_z_V_2_we0 <= ap_const_logic_1;
        else 
            bias_z_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    bias_z_V_2_we1_assign_proc : process(ap_CS_fsm_pp10_stage1, ap_enable_reg_pp10_iter0, icmp_ln166_reg_3558, ap_block_pp10_stage1_11001, ap_CS_fsm_pp10_stage0, ap_block_pp10_stage0_11001, ap_enable_reg_pp10_iter1)
    begin
        if ((((icmp_ln166_reg_3558 = ap_const_lv1_0) and (ap_enable_reg_pp10_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp10_stage0) and (ap_const_boolean_0 = ap_block_pp10_stage0_11001)) or ((ap_const_boolean_0 = ap_block_pp10_stage1_11001) and (icmp_ln166_reg_3558 = ap_const_lv1_0) and (ap_enable_reg_pp10_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp10_stage1)))) then 
            bias_z_V_2_we1 <= ap_const_logic_1;
        else 
            bias_z_V_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    bn_bias1_V_2_address0_assign_proc : process(ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_block_pp4_stage1, ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter1, ap_block_pp4_stage0, zext_ln93_fu_1868_p1, zext_ln95_fu_1891_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            bn_bias1_V_2_address0 <= zext_ln95_fu_1891_p1(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1))) then 
            bn_bias1_V_2_address0 <= zext_ln93_fu_1868_p1(4 - 1 downto 0);
        else 
            bn_bias1_V_2_address0 <= "XXXX";
        end if; 
    end process;


    bn_bias1_V_2_address1_assign_proc : process(ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_block_pp4_stage1, ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter1, ap_block_pp4_stage0, zext_ln94_fu_1877_p1, zext_ln96_fu_1901_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            bn_bias1_V_2_address1 <= zext_ln96_fu_1901_p1(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1))) then 
            bn_bias1_V_2_address1 <= zext_ln94_fu_1877_p1(4 - 1 downto 0);
        else 
            bn_bias1_V_2_address1 <= "XXXX";
        end if; 
    end process;


    bn_bias1_V_2_ce0_assign_proc : process(ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_block_pp4_stage1_11001, ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_enable_reg_pp4_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage1_11001) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1)))) then 
            bn_bias1_V_2_ce0 <= ap_const_logic_1;
        else 
            bn_bias1_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bn_bias1_V_2_ce1_assign_proc : process(ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_block_pp4_stage1_11001, ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_enable_reg_pp4_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage1_11001) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1)))) then 
            bn_bias1_V_2_ce1 <= ap_const_logic_1;
        else 
            bn_bias1_V_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    bn_bias1_V_2_d0_assign_proc : process(weight_in_TDATA, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_block_pp4_stage1, reg_1648, ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter1, ap_block_pp4_stage0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            bn_bias1_V_2_d0 <= reg_1648;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1))) then 
            bn_bias1_V_2_d0 <= weight_in_TDATA(31 downto 24);
        else 
            bn_bias1_V_2_d0 <= "XXXXXXXX";
        end if; 
    end process;


    bn_bias1_V_2_d1_assign_proc : process(weight_in_TDATA, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_block_pp4_stage1, ap_CS_fsm_pp4_stage0, trunc_ln647_1_reg_3347, ap_enable_reg_pp4_iter1, ap_block_pp4_stage0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            bn_bias1_V_2_d1 <= trunc_ln647_1_reg_3347;
        elsif (((ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1))) then 
            bn_bias1_V_2_d1 <= weight_in_TDATA(23 downto 16);
        else 
            bn_bias1_V_2_d1 <= "XXXXXXXX";
        end if; 
    end process;


    bn_bias1_V_2_we0_assign_proc : process(ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, icmp_ln89_reg_3330, ap_block_pp4_stage1_11001, ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_enable_reg_pp4_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln89_reg_3330 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage1_11001) and (icmp_ln89_reg_3330 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1)))) then 
            bn_bias1_V_2_we0 <= ap_const_logic_1;
        else 
            bn_bias1_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    bn_bias1_V_2_we1_assign_proc : process(ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, icmp_ln89_reg_3330, ap_block_pp4_stage1_11001, ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_enable_reg_pp4_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (icmp_ln89_reg_3330 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp4_stage1_11001) and (icmp_ln89_reg_3330 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1)))) then 
            bn_bias1_V_2_we1 <= ap_const_logic_1;
        else 
            bn_bias1_V_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    cosines_0_address0 <= zext_ln43_fu_1712_p1(6 - 1 downto 0);

    cosines_0_ce0_assign_proc : process(data_in_TVALID, ap_CS_fsm_state2, icmp_ln38_fu_1680_p2)
    begin
        if ((not(((icmp_ln38_fu_1680_p2 = ap_const_lv1_0) and (data_in_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            cosines_0_ce0 <= ap_const_logic_1;
        else 
            cosines_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    cosines_0_d0 <= data_in_TDATA;

    cosines_0_we0_assign_proc : process(data_in_TVALID, ap_CS_fsm_state2, icmp_ln38_fu_1680_p2, trunc_ln43_fu_1692_p1)
    begin
        if ((not(((icmp_ln38_fu_1680_p2 = ap_const_lv1_0) and (data_in_TVALID = ap_const_logic_0))) and (icmp_ln38_fu_1680_p2 = ap_const_lv1_0) and (trunc_ln43_fu_1692_p1 = ap_const_lv6_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            cosines_0_we0 <= ap_const_logic_1;
        else 
            cosines_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    cosines_10_address0 <= zext_ln43_fu_1712_p1(6 - 1 downto 0);

    cosines_10_ce0_assign_proc : process(data_in_TVALID, ap_CS_fsm_state2, icmp_ln38_fu_1680_p2)
    begin
        if ((not(((icmp_ln38_fu_1680_p2 = ap_const_lv1_0) and (data_in_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            cosines_10_ce0 <= ap_const_logic_1;
        else 
            cosines_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    cosines_10_d0 <= data_in_TDATA;

    cosines_10_we0_assign_proc : process(data_in_TVALID, ap_CS_fsm_state2, icmp_ln38_fu_1680_p2, trunc_ln43_fu_1692_p1)
    begin
        if ((not(((icmp_ln38_fu_1680_p2 = ap_const_lv1_0) and (data_in_TVALID = ap_const_logic_0))) and (icmp_ln38_fu_1680_p2 = ap_const_lv1_0) and (trunc_ln43_fu_1692_p1 = ap_const_lv6_A) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            cosines_10_we0 <= ap_const_logic_1;
        else 
            cosines_10_we0 <= ap_const_logic_0;
        end if; 
    end process;

    cosines_11_address0 <= zext_ln43_fu_1712_p1(6 - 1 downto 0);

    cosines_11_ce0_assign_proc : process(data_in_TVALID, ap_CS_fsm_state2, icmp_ln38_fu_1680_p2)
    begin
        if ((not(((icmp_ln38_fu_1680_p2 = ap_const_lv1_0) and (data_in_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            cosines_11_ce0 <= ap_const_logic_1;
        else 
            cosines_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    cosines_11_d0 <= data_in_TDATA;

    cosines_11_we0_assign_proc : process(data_in_TVALID, ap_CS_fsm_state2, icmp_ln38_fu_1680_p2, trunc_ln43_fu_1692_p1)
    begin
        if ((not(((icmp_ln38_fu_1680_p2 = ap_const_lv1_0) and (data_in_TVALID = ap_const_logic_0))) and (icmp_ln38_fu_1680_p2 = ap_const_lv1_0) and (trunc_ln43_fu_1692_p1 = ap_const_lv6_B) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            cosines_11_we0 <= ap_const_logic_1;
        else 
            cosines_11_we0 <= ap_const_logic_0;
        end if; 
    end process;

    cosines_12_address0 <= zext_ln43_fu_1712_p1(6 - 1 downto 0);

    cosines_12_ce0_assign_proc : process(data_in_TVALID, ap_CS_fsm_state2, icmp_ln38_fu_1680_p2)
    begin
        if ((not(((icmp_ln38_fu_1680_p2 = ap_const_lv1_0) and (data_in_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            cosines_12_ce0 <= ap_const_logic_1;
        else 
            cosines_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    cosines_12_d0 <= data_in_TDATA;

    cosines_12_we0_assign_proc : process(data_in_TVALID, ap_CS_fsm_state2, icmp_ln38_fu_1680_p2, trunc_ln43_fu_1692_p1)
    begin
        if ((not(((icmp_ln38_fu_1680_p2 = ap_const_lv1_0) and (data_in_TVALID = ap_const_logic_0))) and (icmp_ln38_fu_1680_p2 = ap_const_lv1_0) and (trunc_ln43_fu_1692_p1 = ap_const_lv6_C) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            cosines_12_we0 <= ap_const_logic_1;
        else 
            cosines_12_we0 <= ap_const_logic_0;
        end if; 
    end process;

    cosines_13_address0 <= zext_ln43_fu_1712_p1(6 - 1 downto 0);

    cosines_13_ce0_assign_proc : process(data_in_TVALID, ap_CS_fsm_state2, icmp_ln38_fu_1680_p2)
    begin
        if ((not(((icmp_ln38_fu_1680_p2 = ap_const_lv1_0) and (data_in_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            cosines_13_ce0 <= ap_const_logic_1;
        else 
            cosines_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    cosines_13_d0 <= data_in_TDATA;

    cosines_13_we0_assign_proc : process(data_in_TVALID, ap_CS_fsm_state2, icmp_ln38_fu_1680_p2, trunc_ln43_fu_1692_p1)
    begin
        if ((not(((icmp_ln38_fu_1680_p2 = ap_const_lv1_0) and (data_in_TVALID = ap_const_logic_0))) and (icmp_ln38_fu_1680_p2 = ap_const_lv1_0) and (trunc_ln43_fu_1692_p1 = ap_const_lv6_D) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            cosines_13_we0 <= ap_const_logic_1;
        else 
            cosines_13_we0 <= ap_const_logic_0;
        end if; 
    end process;

    cosines_14_address0 <= zext_ln43_fu_1712_p1(6 - 1 downto 0);

    cosines_14_ce0_assign_proc : process(data_in_TVALID, ap_CS_fsm_state2, icmp_ln38_fu_1680_p2)
    begin
        if ((not(((icmp_ln38_fu_1680_p2 = ap_const_lv1_0) and (data_in_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            cosines_14_ce0 <= ap_const_logic_1;
        else 
            cosines_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    cosines_14_d0 <= data_in_TDATA;

    cosines_14_we0_assign_proc : process(data_in_TVALID, ap_CS_fsm_state2, icmp_ln38_fu_1680_p2, trunc_ln43_fu_1692_p1)
    begin
        if ((not(((icmp_ln38_fu_1680_p2 = ap_const_lv1_0) and (data_in_TVALID = ap_const_logic_0))) and (icmp_ln38_fu_1680_p2 = ap_const_lv1_0) and (trunc_ln43_fu_1692_p1 = ap_const_lv6_E) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            cosines_14_we0 <= ap_const_logic_1;
        else 
            cosines_14_we0 <= ap_const_logic_0;
        end if; 
    end process;

    cosines_15_address0 <= zext_ln43_fu_1712_p1(6 - 1 downto 0);

    cosines_15_ce0_assign_proc : process(data_in_TVALID, ap_CS_fsm_state2, icmp_ln38_fu_1680_p2)
    begin
        if ((not(((icmp_ln38_fu_1680_p2 = ap_const_lv1_0) and (data_in_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            cosines_15_ce0 <= ap_const_logic_1;
        else 
            cosines_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    cosines_15_d0 <= data_in_TDATA;

    cosines_15_we0_assign_proc : process(data_in_TVALID, ap_CS_fsm_state2, icmp_ln38_fu_1680_p2, trunc_ln43_fu_1692_p1)
    begin
        if ((not(((icmp_ln38_fu_1680_p2 = ap_const_lv1_0) and (data_in_TVALID = ap_const_logic_0))) and (icmp_ln38_fu_1680_p2 = ap_const_lv1_0) and (trunc_ln43_fu_1692_p1 = ap_const_lv6_F) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            cosines_15_we0 <= ap_const_logic_1;
        else 
            cosines_15_we0 <= ap_const_logic_0;
        end if; 
    end process;

    cosines_16_address0 <= zext_ln43_fu_1712_p1(6 - 1 downto 0);

    cosines_16_ce0_assign_proc : process(data_in_TVALID, ap_CS_fsm_state2, icmp_ln38_fu_1680_p2)
    begin
        if ((not(((icmp_ln38_fu_1680_p2 = ap_const_lv1_0) and (data_in_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            cosines_16_ce0 <= ap_const_logic_1;
        else 
            cosines_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    cosines_16_d0 <= data_in_TDATA;

    cosines_16_we0_assign_proc : process(data_in_TVALID, ap_CS_fsm_state2, icmp_ln38_fu_1680_p2, trunc_ln43_fu_1692_p1)
    begin
        if ((not(((icmp_ln38_fu_1680_p2 = ap_const_lv1_0) and (data_in_TVALID = ap_const_logic_0))) and (icmp_ln38_fu_1680_p2 = ap_const_lv1_0) and (trunc_ln43_fu_1692_p1 = ap_const_lv6_10) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            cosines_16_we0 <= ap_const_logic_1;
        else 
            cosines_16_we0 <= ap_const_logic_0;
        end if; 
    end process;

    cosines_17_address0 <= zext_ln43_fu_1712_p1(6 - 1 downto 0);

    cosines_17_ce0_assign_proc : process(data_in_TVALID, ap_CS_fsm_state2, icmp_ln38_fu_1680_p2)
    begin
        if ((not(((icmp_ln38_fu_1680_p2 = ap_const_lv1_0) and (data_in_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            cosines_17_ce0 <= ap_const_logic_1;
        else 
            cosines_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    cosines_17_d0 <= data_in_TDATA;

    cosines_17_we0_assign_proc : process(data_in_TVALID, ap_CS_fsm_state2, icmp_ln38_fu_1680_p2, trunc_ln43_fu_1692_p1)
    begin
        if ((not(((icmp_ln38_fu_1680_p2 = ap_const_lv1_0) and (data_in_TVALID = ap_const_logic_0))) and (icmp_ln38_fu_1680_p2 = ap_const_lv1_0) and (trunc_ln43_fu_1692_p1 = ap_const_lv6_11) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            cosines_17_we0 <= ap_const_logic_1;
        else 
            cosines_17_we0 <= ap_const_logic_0;
        end if; 
    end process;

    cosines_18_address0 <= zext_ln43_fu_1712_p1(6 - 1 downto 0);

    cosines_18_ce0_assign_proc : process(data_in_TVALID, ap_CS_fsm_state2, icmp_ln38_fu_1680_p2)
    begin
        if ((not(((icmp_ln38_fu_1680_p2 = ap_const_lv1_0) and (data_in_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            cosines_18_ce0 <= ap_const_logic_1;
        else 
            cosines_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    cosines_18_d0 <= data_in_TDATA;

    cosines_18_we0_assign_proc : process(data_in_TVALID, ap_CS_fsm_state2, icmp_ln38_fu_1680_p2, trunc_ln43_fu_1692_p1)
    begin
        if ((not(((icmp_ln38_fu_1680_p2 = ap_const_lv1_0) and (data_in_TVALID = ap_const_logic_0))) and (icmp_ln38_fu_1680_p2 = ap_const_lv1_0) and (trunc_ln43_fu_1692_p1 = ap_const_lv6_12) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            cosines_18_we0 <= ap_const_logic_1;
        else 
            cosines_18_we0 <= ap_const_logic_0;
        end if; 
    end process;

    cosines_19_address0 <= zext_ln43_fu_1712_p1(6 - 1 downto 0);

    cosines_19_ce0_assign_proc : process(data_in_TVALID, ap_CS_fsm_state2, icmp_ln38_fu_1680_p2)
    begin
        if ((not(((icmp_ln38_fu_1680_p2 = ap_const_lv1_0) and (data_in_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            cosines_19_ce0 <= ap_const_logic_1;
        else 
            cosines_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    cosines_19_d0 <= data_in_TDATA;

    cosines_19_we0_assign_proc : process(data_in_TVALID, ap_CS_fsm_state2, icmp_ln38_fu_1680_p2, trunc_ln43_fu_1692_p1)
    begin
        if ((not(((icmp_ln38_fu_1680_p2 = ap_const_lv1_0) and (data_in_TVALID = ap_const_logic_0))) and not((trunc_ln43_fu_1692_p1 = ap_const_lv6_0)) and not((trunc_ln43_fu_1692_p1 = ap_const_lv6_1)) and not((trunc_ln43_fu_1692_p1 = ap_const_lv6_2)) and not((trunc_ln43_fu_1692_p1 = ap_const_lv6_3)) and not((trunc_ln43_fu_1692_p1 = ap_const_lv6_4)) and not((trunc_ln43_fu_1692_p1 = ap_const_lv6_5)) and not((trunc_ln43_fu_1692_p1 = ap_const_lv6_6)) and not((trunc_ln43_fu_1692_p1 = ap_const_lv6_7)) and not((trunc_ln43_fu_1692_p1 = ap_const_lv6_8)) and not((trunc_ln43_fu_1692_p1 = ap_const_lv6_9)) and not((trunc_ln43_fu_1692_p1 = ap_const_lv6_A)) and not((trunc_ln43_fu_1692_p1 = ap_const_lv6_B)) and not((trunc_ln43_fu_1692_p1 = ap_const_lv6_C)) and not((trunc_ln43_fu_1692_p1 = ap_const_lv6_D)) and not((trunc_ln43_fu_1692_p1 = ap_const_lv6_E)) and not((trunc_ln43_fu_1692_p1 = ap_const_lv6_F)) and not((trunc_ln43_fu_1692_p1 = ap_const_lv6_10)) and not((trunc_ln43_fu_1692_p1 = ap_const_lv6_11)) and not((trunc_ln43_fu_1692_p1 = ap_const_lv6_12)) and (icmp_ln38_fu_1680_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            cosines_19_we0 <= ap_const_logic_1;
        else 
            cosines_19_we0 <= ap_const_logic_0;
        end if; 
    end process;

    cosines_1_address0 <= zext_ln43_fu_1712_p1(6 - 1 downto 0);

    cosines_1_ce0_assign_proc : process(data_in_TVALID, ap_CS_fsm_state2, icmp_ln38_fu_1680_p2)
    begin
        if ((not(((icmp_ln38_fu_1680_p2 = ap_const_lv1_0) and (data_in_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            cosines_1_ce0 <= ap_const_logic_1;
        else 
            cosines_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    cosines_1_d0 <= data_in_TDATA;

    cosines_1_we0_assign_proc : process(data_in_TVALID, ap_CS_fsm_state2, icmp_ln38_fu_1680_p2, trunc_ln43_fu_1692_p1)
    begin
        if ((not(((icmp_ln38_fu_1680_p2 = ap_const_lv1_0) and (data_in_TVALID = ap_const_logic_0))) and (icmp_ln38_fu_1680_p2 = ap_const_lv1_0) and (trunc_ln43_fu_1692_p1 = ap_const_lv6_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            cosines_1_we0 <= ap_const_logic_1;
        else 
            cosines_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    cosines_2_address0 <= zext_ln43_fu_1712_p1(6 - 1 downto 0);

    cosines_2_ce0_assign_proc : process(data_in_TVALID, ap_CS_fsm_state2, icmp_ln38_fu_1680_p2)
    begin
        if ((not(((icmp_ln38_fu_1680_p2 = ap_const_lv1_0) and (data_in_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            cosines_2_ce0 <= ap_const_logic_1;
        else 
            cosines_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    cosines_2_d0 <= data_in_TDATA;

    cosines_2_we0_assign_proc : process(data_in_TVALID, ap_CS_fsm_state2, icmp_ln38_fu_1680_p2, trunc_ln43_fu_1692_p1)
    begin
        if ((not(((icmp_ln38_fu_1680_p2 = ap_const_lv1_0) and (data_in_TVALID = ap_const_logic_0))) and (icmp_ln38_fu_1680_p2 = ap_const_lv1_0) and (trunc_ln43_fu_1692_p1 = ap_const_lv6_2) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            cosines_2_we0 <= ap_const_logic_1;
        else 
            cosines_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    cosines_3_address0 <= zext_ln43_fu_1712_p1(6 - 1 downto 0);

    cosines_3_ce0_assign_proc : process(data_in_TVALID, ap_CS_fsm_state2, icmp_ln38_fu_1680_p2)
    begin
        if ((not(((icmp_ln38_fu_1680_p2 = ap_const_lv1_0) and (data_in_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            cosines_3_ce0 <= ap_const_logic_1;
        else 
            cosines_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    cosines_3_d0 <= data_in_TDATA;

    cosines_3_we0_assign_proc : process(data_in_TVALID, ap_CS_fsm_state2, icmp_ln38_fu_1680_p2, trunc_ln43_fu_1692_p1)
    begin
        if ((not(((icmp_ln38_fu_1680_p2 = ap_const_lv1_0) and (data_in_TVALID = ap_const_logic_0))) and (icmp_ln38_fu_1680_p2 = ap_const_lv1_0) and (trunc_ln43_fu_1692_p1 = ap_const_lv6_3) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            cosines_3_we0 <= ap_const_logic_1;
        else 
            cosines_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    cosines_4_address0 <= zext_ln43_fu_1712_p1(6 - 1 downto 0);

    cosines_4_ce0_assign_proc : process(data_in_TVALID, ap_CS_fsm_state2, icmp_ln38_fu_1680_p2)
    begin
        if ((not(((icmp_ln38_fu_1680_p2 = ap_const_lv1_0) and (data_in_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            cosines_4_ce0 <= ap_const_logic_1;
        else 
            cosines_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    cosines_4_d0 <= data_in_TDATA;

    cosines_4_we0_assign_proc : process(data_in_TVALID, ap_CS_fsm_state2, icmp_ln38_fu_1680_p2, trunc_ln43_fu_1692_p1)
    begin
        if ((not(((icmp_ln38_fu_1680_p2 = ap_const_lv1_0) and (data_in_TVALID = ap_const_logic_0))) and (icmp_ln38_fu_1680_p2 = ap_const_lv1_0) and (trunc_ln43_fu_1692_p1 = ap_const_lv6_4) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            cosines_4_we0 <= ap_const_logic_1;
        else 
            cosines_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    cosines_5_address0 <= zext_ln43_fu_1712_p1(6 - 1 downto 0);

    cosines_5_ce0_assign_proc : process(data_in_TVALID, ap_CS_fsm_state2, icmp_ln38_fu_1680_p2)
    begin
        if ((not(((icmp_ln38_fu_1680_p2 = ap_const_lv1_0) and (data_in_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            cosines_5_ce0 <= ap_const_logic_1;
        else 
            cosines_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    cosines_5_d0 <= data_in_TDATA;

    cosines_5_we0_assign_proc : process(data_in_TVALID, ap_CS_fsm_state2, icmp_ln38_fu_1680_p2, trunc_ln43_fu_1692_p1)
    begin
        if ((not(((icmp_ln38_fu_1680_p2 = ap_const_lv1_0) and (data_in_TVALID = ap_const_logic_0))) and (icmp_ln38_fu_1680_p2 = ap_const_lv1_0) and (trunc_ln43_fu_1692_p1 = ap_const_lv6_5) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            cosines_5_we0 <= ap_const_logic_1;
        else 
            cosines_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    cosines_6_address0 <= zext_ln43_fu_1712_p1(6 - 1 downto 0);

    cosines_6_ce0_assign_proc : process(data_in_TVALID, ap_CS_fsm_state2, icmp_ln38_fu_1680_p2)
    begin
        if ((not(((icmp_ln38_fu_1680_p2 = ap_const_lv1_0) and (data_in_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            cosines_6_ce0 <= ap_const_logic_1;
        else 
            cosines_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    cosines_6_d0 <= data_in_TDATA;

    cosines_6_we0_assign_proc : process(data_in_TVALID, ap_CS_fsm_state2, icmp_ln38_fu_1680_p2, trunc_ln43_fu_1692_p1)
    begin
        if ((not(((icmp_ln38_fu_1680_p2 = ap_const_lv1_0) and (data_in_TVALID = ap_const_logic_0))) and (icmp_ln38_fu_1680_p2 = ap_const_lv1_0) and (trunc_ln43_fu_1692_p1 = ap_const_lv6_6) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            cosines_6_we0 <= ap_const_logic_1;
        else 
            cosines_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    cosines_7_address0 <= zext_ln43_fu_1712_p1(6 - 1 downto 0);

    cosines_7_ce0_assign_proc : process(data_in_TVALID, ap_CS_fsm_state2, icmp_ln38_fu_1680_p2)
    begin
        if ((not(((icmp_ln38_fu_1680_p2 = ap_const_lv1_0) and (data_in_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            cosines_7_ce0 <= ap_const_logic_1;
        else 
            cosines_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    cosines_7_d0 <= data_in_TDATA;

    cosines_7_we0_assign_proc : process(data_in_TVALID, ap_CS_fsm_state2, icmp_ln38_fu_1680_p2, trunc_ln43_fu_1692_p1)
    begin
        if ((not(((icmp_ln38_fu_1680_p2 = ap_const_lv1_0) and (data_in_TVALID = ap_const_logic_0))) and (icmp_ln38_fu_1680_p2 = ap_const_lv1_0) and (trunc_ln43_fu_1692_p1 = ap_const_lv6_7) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            cosines_7_we0 <= ap_const_logic_1;
        else 
            cosines_7_we0 <= ap_const_logic_0;
        end if; 
    end process;

    cosines_8_address0 <= zext_ln43_fu_1712_p1(6 - 1 downto 0);

    cosines_8_ce0_assign_proc : process(data_in_TVALID, ap_CS_fsm_state2, icmp_ln38_fu_1680_p2)
    begin
        if ((not(((icmp_ln38_fu_1680_p2 = ap_const_lv1_0) and (data_in_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            cosines_8_ce0 <= ap_const_logic_1;
        else 
            cosines_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    cosines_8_d0 <= data_in_TDATA;

    cosines_8_we0_assign_proc : process(data_in_TVALID, ap_CS_fsm_state2, icmp_ln38_fu_1680_p2, trunc_ln43_fu_1692_p1)
    begin
        if ((not(((icmp_ln38_fu_1680_p2 = ap_const_lv1_0) and (data_in_TVALID = ap_const_logic_0))) and (icmp_ln38_fu_1680_p2 = ap_const_lv1_0) and (trunc_ln43_fu_1692_p1 = ap_const_lv6_8) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            cosines_8_we0 <= ap_const_logic_1;
        else 
            cosines_8_we0 <= ap_const_logic_0;
        end if; 
    end process;

    cosines_9_address0 <= zext_ln43_fu_1712_p1(6 - 1 downto 0);

    cosines_9_ce0_assign_proc : process(data_in_TVALID, ap_CS_fsm_state2, icmp_ln38_fu_1680_p2)
    begin
        if ((not(((icmp_ln38_fu_1680_p2 = ap_const_lv1_0) and (data_in_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            cosines_9_ce0 <= ap_const_logic_1;
        else 
            cosines_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    cosines_9_d0 <= data_in_TDATA;

    cosines_9_we0_assign_proc : process(data_in_TVALID, ap_CS_fsm_state2, icmp_ln38_fu_1680_p2, trunc_ln43_fu_1692_p1)
    begin
        if ((not(((icmp_ln38_fu_1680_p2 = ap_const_lv1_0) and (data_in_TVALID = ap_const_logic_0))) and (icmp_ln38_fu_1680_p2 = ap_const_lv1_0) and (trunc_ln43_fu_1692_p1 = ap_const_lv6_9) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            cosines_9_we0 <= ap_const_logic_1;
        else 
            cosines_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    data_in_TDATA_blk_n_assign_proc : process(data_in_TVALID, ap_CS_fsm_state2, icmp_ln38_fu_1680_p2, ap_CS_fsm_state4, icmp_ln48_fu_1756_p2, ap_CS_fsm_state6, icmp_ln57_fu_1773_p2)
    begin
        if ((((icmp_ln57_fu_1773_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((icmp_ln48_fu_1756_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((icmp_ln38_fu_1680_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            data_in_TDATA_blk_n <= data_in_TVALID;
        else 
            data_in_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_in_TREADY_assign_proc : process(data_in_TVALID, ap_CS_fsm_state2, icmp_ln38_fu_1680_p2, ap_CS_fsm_state4, icmp_ln48_fu_1756_p2, ap_CS_fsm_state6, icmp_ln57_fu_1773_p2)
    begin
        if (((not(((icmp_ln57_fu_1773_p2 = ap_const_lv1_0) and (data_in_TVALID = ap_const_logic_0))) and (icmp_ln57_fu_1773_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or (not(((icmp_ln48_fu_1756_p2 = ap_const_lv1_0) and (data_in_TVALID = ap_const_logic_0))) and (icmp_ln48_fu_1756_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4)) or (not(((icmp_ln38_fu_1680_p2 = ap_const_lv1_0) and (data_in_TVALID = ap_const_logic_0))) and (icmp_ln38_fu_1680_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            data_in_TREADY <= ap_const_logic_1;
        else 
            data_in_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    fc_bias1_V_2_address0_assign_proc : process(ap_CS_fsm_pp15_stage1, ap_enable_reg_pp15_iter0, ap_block_pp15_stage1, ap_CS_fsm_pp15_stage0, ap_enable_reg_pp15_iter1, ap_block_pp15_stage0, zext_ln234_fu_2992_p1, zext_ln236_fu_3017_p1)
    begin
        if (((ap_enable_reg_pp15_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp15_stage0) and (ap_const_boolean_0 = ap_block_pp15_stage0))) then 
            fc_bias1_V_2_address0 <= zext_ln236_fu_3017_p1(6 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp15_stage1) and (ap_enable_reg_pp15_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp15_stage1))) then 
            fc_bias1_V_2_address0 <= zext_ln234_fu_2992_p1(6 - 1 downto 0);
        else 
            fc_bias1_V_2_address0 <= "XXXXXX";
        end if; 
    end process;


    fc_bias1_V_2_address1_assign_proc : process(ap_CS_fsm_pp15_stage1, ap_enable_reg_pp15_iter0, ap_block_pp15_stage1, ap_CS_fsm_pp15_stage0, ap_enable_reg_pp15_iter1, ap_block_pp15_stage0, zext_ln235_fu_3003_p1, zext_ln237_fu_3027_p1)
    begin
        if (((ap_enable_reg_pp15_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp15_stage0) and (ap_const_boolean_0 = ap_block_pp15_stage0))) then 
            fc_bias1_V_2_address1 <= zext_ln237_fu_3027_p1(6 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp15_stage1) and (ap_enable_reg_pp15_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp15_stage1))) then 
            fc_bias1_V_2_address1 <= zext_ln235_fu_3003_p1(6 - 1 downto 0);
        else 
            fc_bias1_V_2_address1 <= "XXXXXX";
        end if; 
    end process;


    fc_bias1_V_2_ce0_assign_proc : process(ap_CS_fsm_pp15_stage1, ap_enable_reg_pp15_iter0, ap_block_pp15_stage1_11001, ap_CS_fsm_pp15_stage0, ap_block_pp15_stage0_11001, ap_enable_reg_pp15_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp15_stage1_11001) and (ap_enable_reg_pp15_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp15_stage1)) or ((ap_enable_reg_pp15_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp15_stage0) and (ap_const_boolean_0 = ap_block_pp15_stage0_11001)))) then 
            fc_bias1_V_2_ce0 <= ap_const_logic_1;
        else 
            fc_bias1_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    fc_bias1_V_2_ce1_assign_proc : process(ap_CS_fsm_pp15_stage1, ap_enable_reg_pp15_iter0, ap_block_pp15_stage1_11001, ap_CS_fsm_pp15_stage0, ap_block_pp15_stage0_11001, ap_enable_reg_pp15_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp15_stage1_11001) and (ap_enable_reg_pp15_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp15_stage1)) or ((ap_enable_reg_pp15_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp15_stage0) and (ap_const_boolean_0 = ap_block_pp15_stage0_11001)))) then 
            fc_bias1_V_2_ce1 <= ap_const_logic_1;
        else 
            fc_bias1_V_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    fc_bias1_V_2_d0_assign_proc : process(weight_in_TDATA, ap_CS_fsm_pp15_stage1, ap_enable_reg_pp15_iter0, ap_block_pp15_stage1, reg_1648, ap_CS_fsm_pp15_stage0, ap_enable_reg_pp15_iter1, ap_block_pp15_stage0)
    begin
        if (((ap_enable_reg_pp15_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp15_stage0) and (ap_const_boolean_0 = ap_block_pp15_stage0))) then 
            fc_bias1_V_2_d0 <= reg_1648;
        elsif (((ap_const_boolean_0 = ap_block_pp15_stage1) and (ap_enable_reg_pp15_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp15_stage1))) then 
            fc_bias1_V_2_d0 <= weight_in_TDATA(31 downto 24);
        else 
            fc_bias1_V_2_d0 <= "XXXXXXXX";
        end if; 
    end process;


    fc_bias1_V_2_d1_assign_proc : process(weight_in_TDATA, ap_CS_fsm_pp15_stage1, ap_enable_reg_pp15_iter0, ap_block_pp15_stage1, ap_CS_fsm_pp15_stage0, trunc_ln647_12_reg_3763, ap_enable_reg_pp15_iter1, ap_block_pp15_stage0)
    begin
        if (((ap_enable_reg_pp15_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp15_stage0) and (ap_const_boolean_0 = ap_block_pp15_stage0))) then 
            fc_bias1_V_2_d1 <= trunc_ln647_12_reg_3763;
        elsif (((ap_const_boolean_0 = ap_block_pp15_stage1) and (ap_enable_reg_pp15_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp15_stage1))) then 
            fc_bias1_V_2_d1 <= weight_in_TDATA(23 downto 16);
        else 
            fc_bias1_V_2_d1 <= "XXXXXXXX";
        end if; 
    end process;


    fc_bias1_V_2_we0_assign_proc : process(ap_CS_fsm_pp15_stage1, ap_enable_reg_pp15_iter0, icmp_ln230_reg_3743, ap_block_pp15_stage1_11001, ap_CS_fsm_pp15_stage0, ap_block_pp15_stage0_11001, ap_enable_reg_pp15_iter1)
    begin
        if ((((icmp_ln230_reg_3743 = ap_const_lv1_0) and (ap_enable_reg_pp15_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp15_stage0) and (ap_const_boolean_0 = ap_block_pp15_stage0_11001)) or ((ap_const_boolean_0 = ap_block_pp15_stage1_11001) and (icmp_ln230_reg_3743 = ap_const_lv1_0) and (ap_enable_reg_pp15_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp15_stage1)))) then 
            fc_bias1_V_2_we0 <= ap_const_logic_1;
        else 
            fc_bias1_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    fc_bias1_V_2_we1_assign_proc : process(ap_CS_fsm_pp15_stage1, ap_enable_reg_pp15_iter0, icmp_ln230_reg_3743, ap_block_pp15_stage1_11001, ap_CS_fsm_pp15_stage0, ap_block_pp15_stage0_11001, ap_enable_reg_pp15_iter1)
    begin
        if ((((icmp_ln230_reg_3743 = ap_const_lv1_0) and (ap_enable_reg_pp15_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp15_stage0) and (ap_const_boolean_0 = ap_block_pp15_stage0_11001)) or ((ap_const_boolean_0 = ap_block_pp15_stage1_11001) and (icmp_ln230_reg_3743 = ap_const_lv1_0) and (ap_enable_reg_pp15_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp15_stage1)))) then 
            fc_bias1_V_2_we1 <= ap_const_logic_1;
        else 
            fc_bias1_V_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    fc_bias2_V_2_address0_assign_proc : process(ap_CS_fsm_pp17_stage1, ap_enable_reg_pp17_iter0, ap_block_pp17_stage1, ap_CS_fsm_pp17_stage0, ap_enable_reg_pp17_iter1, ap_block_pp17_stage0, zext_ln259_fu_3203_p1, zext_ln261_fu_3226_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp17_stage0) and (ap_enable_reg_pp17_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp17_stage0))) then 
            fc_bias2_V_2_address0 <= zext_ln261_fu_3226_p1(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp17_stage1) and (ap_enable_reg_pp17_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp17_stage1))) then 
            fc_bias2_V_2_address0 <= zext_ln259_fu_3203_p1(4 - 1 downto 0);
        else 
            fc_bias2_V_2_address0 <= "XXXX";
        end if; 
    end process;


    fc_bias2_V_2_address1_assign_proc : process(ap_CS_fsm_pp17_stage1, ap_enable_reg_pp17_iter0, ap_block_pp17_stage1, ap_CS_fsm_pp17_stage0, ap_enable_reg_pp17_iter1, ap_block_pp17_stage0, zext_ln260_fu_3212_p1, zext_ln262_fu_3236_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp17_stage0) and (ap_enable_reg_pp17_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp17_stage0))) then 
            fc_bias2_V_2_address1 <= zext_ln262_fu_3236_p1(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp17_stage1) and (ap_enable_reg_pp17_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp17_stage1))) then 
            fc_bias2_V_2_address1 <= zext_ln260_fu_3212_p1(4 - 1 downto 0);
        else 
            fc_bias2_V_2_address1 <= "XXXX";
        end if; 
    end process;


    fc_bias2_V_2_ce0_assign_proc : process(ap_CS_fsm_pp17_stage1, ap_enable_reg_pp17_iter0, ap_block_pp17_stage1_11001, ap_CS_fsm_pp17_stage0, ap_block_pp17_stage0_11001, ap_enable_reg_pp17_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp17_stage1_11001) and (ap_enable_reg_pp17_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp17_stage1)) or ((ap_enable_reg_pp17_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp17_stage0) and (ap_const_boolean_0 = ap_block_pp17_stage0_11001)))) then 
            fc_bias2_V_2_ce0 <= ap_const_logic_1;
        else 
            fc_bias2_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    fc_bias2_V_2_ce1_assign_proc : process(ap_CS_fsm_pp17_stage1, ap_enable_reg_pp17_iter0, ap_block_pp17_stage1_11001, ap_CS_fsm_pp17_stage0, ap_block_pp17_stage0_11001, ap_enable_reg_pp17_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp17_stage1_11001) and (ap_enable_reg_pp17_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp17_stage1)) or ((ap_enable_reg_pp17_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp17_stage0) and (ap_const_boolean_0 = ap_block_pp17_stage0_11001)))) then 
            fc_bias2_V_2_ce1 <= ap_const_logic_1;
        else 
            fc_bias2_V_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    fc_bias2_V_2_d0_assign_proc : process(weight_in_TDATA, ap_CS_fsm_pp17_stage1, ap_enable_reg_pp17_iter0, ap_block_pp17_stage1, reg_1648, ap_CS_fsm_pp17_stage0, ap_enable_reg_pp17_iter1, ap_block_pp17_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp17_stage0) and (ap_enable_reg_pp17_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp17_stage0))) then 
            fc_bias2_V_2_d0 <= reg_1648;
        elsif (((ap_const_boolean_0 = ap_block_pp17_stage1) and (ap_enable_reg_pp17_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp17_stage1))) then 
            fc_bias2_V_2_d0 <= weight_in_TDATA(31 downto 24);
        else 
            fc_bias2_V_2_d0 <= "XXXXXXXX";
        end if; 
    end process;


    fc_bias2_V_2_d1_assign_proc : process(weight_in_TDATA, ap_CS_fsm_pp17_stage1, ap_enable_reg_pp17_iter0, ap_block_pp17_stage1, ap_CS_fsm_pp17_stage0, trunc_ln647_14_reg_3836, ap_enable_reg_pp17_iter1, ap_block_pp17_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp17_stage0) and (ap_enable_reg_pp17_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp17_stage0))) then 
            fc_bias2_V_2_d1 <= trunc_ln647_14_reg_3836;
        elsif (((ap_const_boolean_0 = ap_block_pp17_stage1) and (ap_enable_reg_pp17_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp17_stage1))) then 
            fc_bias2_V_2_d1 <= weight_in_TDATA(23 downto 16);
        else 
            fc_bias2_V_2_d1 <= "XXXXXXXX";
        end if; 
    end process;


    fc_bias2_V_2_we0_assign_proc : process(ap_CS_fsm_pp17_stage1, ap_enable_reg_pp17_iter0, icmp_ln255_reg_3819, ap_block_pp17_stage1_11001, ap_CS_fsm_pp17_stage0, ap_block_pp17_stage0_11001, ap_enable_reg_pp17_iter1)
    begin
        if ((((icmp_ln255_reg_3819 = ap_const_lv1_0) and (ap_enable_reg_pp17_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp17_stage0) and (ap_const_boolean_0 = ap_block_pp17_stage0_11001)) or ((ap_const_boolean_0 = ap_block_pp17_stage1_11001) and (icmp_ln255_reg_3819 = ap_const_lv1_0) and (ap_enable_reg_pp17_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp17_stage1)))) then 
            fc_bias2_V_2_we0 <= ap_const_logic_1;
        else 
            fc_bias2_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    fc_bias2_V_2_we1_assign_proc : process(ap_CS_fsm_pp17_stage1, ap_enable_reg_pp17_iter0, icmp_ln255_reg_3819, ap_block_pp17_stage1_11001, ap_CS_fsm_pp17_stage0, ap_block_pp17_stage0_11001, ap_enable_reg_pp17_iter1)
    begin
        if ((((icmp_ln255_reg_3819 = ap_const_lv1_0) and (ap_enable_reg_pp17_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp17_stage0) and (ap_const_boolean_0 = ap_block_pp17_stage0_11001)) or ((ap_const_boolean_0 = ap_block_pp17_stage1_11001) and (icmp_ln255_reg_3819 = ap_const_lv1_0) and (ap_enable_reg_pp17_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp17_stage1)))) then 
            fc_bias2_V_2_we1 <= ap_const_logic_1;
        else 
            fc_bias2_V_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    fc_weights1_V_2_address0_assign_proc : process(ap_CS_fsm_pp14_stage1, ap_enable_reg_pp14_iter0, ap_block_pp14_stage1, ap_CS_fsm_pp14_stage0, ap_CS_fsm_pp14_stage2, ap_CS_fsm_pp14_stage3, ap_enable_reg_pp14_iter1, ap_block_pp14_stage0, zext_ln180_24_fu_2896_p1, zext_ln180_25_fu_2925_p1, ap_block_pp14_stage2, zext_ln180_26_fu_2942_p1, ap_block_pp14_stage3, zext_ln180_27_fu_2964_p1)
    begin
        if (((ap_enable_reg_pp14_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp14_stage0) and (ap_const_boolean_0 = ap_block_pp14_stage0))) then 
            fc_weights1_V_2_address0 <= zext_ln180_27_fu_2964_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp14_stage3) and (ap_enable_reg_pp14_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp14_stage3))) then 
            fc_weights1_V_2_address0 <= zext_ln180_26_fu_2942_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp14_stage2) and (ap_enable_reg_pp14_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp14_stage2))) then 
            fc_weights1_V_2_address0 <= zext_ln180_25_fu_2925_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp14_stage1) and (ap_enable_reg_pp14_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp14_stage1))) then 
            fc_weights1_V_2_address0 <= zext_ln180_24_fu_2896_p1(12 - 1 downto 0);
        else 
            fc_weights1_V_2_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    fc_weights1_V_2_ce0_assign_proc : process(ap_CS_fsm_pp14_stage1, ap_enable_reg_pp14_iter0, ap_block_pp14_stage1_11001, ap_CS_fsm_pp14_stage0, ap_block_pp14_stage0_11001, ap_CS_fsm_pp14_stage2, ap_block_pp14_stage2_11001, ap_CS_fsm_pp14_stage3, ap_block_pp14_stage3_11001, ap_enable_reg_pp14_iter1)
    begin
        if ((((ap_enable_reg_pp14_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp14_stage3) and (ap_const_boolean_0 = ap_block_pp14_stage3_11001)) or ((ap_enable_reg_pp14_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp14_stage2) and (ap_const_boolean_0 = ap_block_pp14_stage2_11001)) or ((ap_const_boolean_0 = ap_block_pp14_stage1_11001) and (ap_enable_reg_pp14_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp14_stage1)) or ((ap_enable_reg_pp14_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp14_stage0) and (ap_const_boolean_0 = ap_block_pp14_stage0_11001)))) then 
            fc_weights1_V_2_ce0 <= ap_const_logic_1;
        else 
            fc_weights1_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    fc_weights1_V_2_d0_assign_proc : process(weight_in_TDATA, ap_CS_fsm_pp14_stage1, ap_enable_reg_pp14_iter0, ap_block_pp14_stage1, reg_1648, reg_1667, ap_CS_fsm_pp14_stage0, trunc_ln647_11_reg_3727, ap_CS_fsm_pp14_stage2, ap_CS_fsm_pp14_stage3, ap_enable_reg_pp14_iter1, ap_block_pp14_stage0, ap_block_pp14_stage2, ap_block_pp14_stage3)
    begin
        if (((ap_enable_reg_pp14_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp14_stage0) and (ap_const_boolean_0 = ap_block_pp14_stage0))) then 
            fc_weights1_V_2_d0 <= trunc_ln647_11_reg_3727;
        elsif (((ap_const_boolean_0 = ap_block_pp14_stage3) and (ap_enable_reg_pp14_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp14_stage3))) then 
            fc_weights1_V_2_d0 <= reg_1648;
        elsif (((ap_const_boolean_0 = ap_block_pp14_stage2) and (ap_enable_reg_pp14_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp14_stage2))) then 
            fc_weights1_V_2_d0 <= reg_1667;
        elsif (((ap_const_boolean_0 = ap_block_pp14_stage1) and (ap_enable_reg_pp14_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp14_stage1))) then 
            fc_weights1_V_2_d0 <= weight_in_TDATA(31 downto 24);
        else 
            fc_weights1_V_2_d0 <= "XXXXXXXX";
        end if; 
    end process;


    fc_weights1_V_2_we0_assign_proc : process(ap_CS_fsm_pp14_stage1, ap_enable_reg_pp14_iter0, icmp_ln216_reg_3698, ap_block_pp14_stage1_11001, ap_CS_fsm_pp14_stage0, ap_block_pp14_stage0_11001, ap_CS_fsm_pp14_stage2, ap_block_pp14_stage2_11001, ap_CS_fsm_pp14_stage3, ap_block_pp14_stage3_11001, ap_enable_reg_pp14_iter1)
    begin
        if ((((icmp_ln216_reg_3698 = ap_const_lv1_0) and (ap_enable_reg_pp14_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp14_stage0) and (ap_const_boolean_0 = ap_block_pp14_stage0_11001)) or ((icmp_ln216_reg_3698 = ap_const_lv1_0) and (ap_enable_reg_pp14_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp14_stage3) and (ap_const_boolean_0 = ap_block_pp14_stage3_11001)) or ((icmp_ln216_reg_3698 = ap_const_lv1_0) and (ap_enable_reg_pp14_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp14_stage2) and (ap_const_boolean_0 = ap_block_pp14_stage2_11001)) or ((ap_const_boolean_0 = ap_block_pp14_stage1_11001) and (icmp_ln216_reg_3698 = ap_const_lv1_0) and (ap_enable_reg_pp14_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp14_stage1)))) then 
            fc_weights1_V_2_we0 <= ap_const_logic_1;
        else 
            fc_weights1_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    fc_weights2_V_2_address0_assign_proc : process(ap_CS_fsm_pp16_stage1, ap_enable_reg_pp16_iter0, ap_block_pp16_stage1, ap_CS_fsm_pp16_stage0, ap_CS_fsm_pp16_stage3, ap_enable_reg_pp16_iter1, ap_block_pp16_stage0, sext_ln180_fu_3113_p1, sext_ln180_1_fu_3136_p1, ap_CS_fsm_pp16_stage2, ap_block_pp16_stage2, sext_ln180_2_fu_3155_p1, ap_block_pp16_stage3, sext_ln180_3_fu_3179_p1)
    begin
        if (((ap_enable_reg_pp16_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp16_stage0) and (ap_const_boolean_0 = ap_block_pp16_stage0))) then 
            fc_weights2_V_2_address0 <= sext_ln180_3_fu_3179_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp16_stage3) and (ap_enable_reg_pp16_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp16_stage3))) then 
            fc_weights2_V_2_address0 <= sext_ln180_2_fu_3155_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp16_stage2) and (ap_enable_reg_pp16_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp16_stage2))) then 
            fc_weights2_V_2_address0 <= sext_ln180_1_fu_3136_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp16_stage1) and (ap_enable_reg_pp16_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp16_stage1))) then 
            fc_weights2_V_2_address0 <= sext_ln180_fu_3113_p1(10 - 1 downto 0);
        else 
            fc_weights2_V_2_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    fc_weights2_V_2_ce0_assign_proc : process(ap_CS_fsm_pp16_stage1, ap_enable_reg_pp16_iter0, ap_block_pp16_stage1_11001, ap_CS_fsm_pp16_stage0, ap_block_pp16_stage0_11001, ap_CS_fsm_pp16_stage3, ap_block_pp16_stage3_11001, ap_enable_reg_pp16_iter1, ap_CS_fsm_pp16_stage2, ap_block_pp16_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp16_stage2_11001) and (ap_enable_reg_pp16_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp16_stage2)) or ((ap_enable_reg_pp16_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp16_stage3) and (ap_const_boolean_0 = ap_block_pp16_stage3_11001)) or ((ap_const_boolean_0 = ap_block_pp16_stage1_11001) and (ap_enable_reg_pp16_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp16_stage1)) or ((ap_enable_reg_pp16_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp16_stage0) and (ap_const_boolean_0 = ap_block_pp16_stage0_11001)))) then 
            fc_weights2_V_2_ce0 <= ap_const_logic_1;
        else 
            fc_weights2_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    fc_weights2_V_2_d0_assign_proc : process(weight_in_TDATA, ap_CS_fsm_pp16_stage1, ap_enable_reg_pp16_iter0, ap_block_pp16_stage1, reg_1648, reg_1667, ap_CS_fsm_pp16_stage0, trunc_ln647_13_reg_3804, ap_CS_fsm_pp16_stage3, ap_enable_reg_pp16_iter1, ap_block_pp16_stage0, ap_CS_fsm_pp16_stage2, ap_block_pp16_stage2, ap_block_pp16_stage3)
    begin
        if (((ap_enable_reg_pp16_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp16_stage0) and (ap_const_boolean_0 = ap_block_pp16_stage0))) then 
            fc_weights2_V_2_d0 <= trunc_ln647_13_reg_3804;
        elsif (((ap_const_boolean_0 = ap_block_pp16_stage3) and (ap_enable_reg_pp16_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp16_stage3))) then 
            fc_weights2_V_2_d0 <= reg_1648;
        elsif (((ap_const_boolean_0 = ap_block_pp16_stage2) and (ap_enable_reg_pp16_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp16_stage2))) then 
            fc_weights2_V_2_d0 <= reg_1667;
        elsif (((ap_const_boolean_0 = ap_block_pp16_stage1) and (ap_enable_reg_pp16_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp16_stage1))) then 
            fc_weights2_V_2_d0 <= weight_in_TDATA(31 downto 24);
        else 
            fc_weights2_V_2_d0 <= "XXXXXXXX";
        end if; 
    end process;


    fc_weights2_V_2_we0_assign_proc : process(ap_CS_fsm_pp16_stage1, ap_enable_reg_pp16_iter0, icmp_ln242_reg_3768, ap_block_pp16_stage1_11001, ap_CS_fsm_pp16_stage0, ap_block_pp16_stage0_11001, ap_CS_fsm_pp16_stage3, ap_block_pp16_stage3_11001, ap_enable_reg_pp16_iter1, ap_CS_fsm_pp16_stage2, ap_block_pp16_stage2_11001)
    begin
        if ((((icmp_ln242_reg_3768 = ap_const_lv1_0) and (ap_enable_reg_pp16_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp16_stage0) and (ap_const_boolean_0 = ap_block_pp16_stage0_11001)) or ((icmp_ln242_reg_3768 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp16_stage2_11001) and (ap_enable_reg_pp16_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp16_stage2)) or ((icmp_ln242_reg_3768 = ap_const_lv1_0) and (ap_enable_reg_pp16_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp16_stage3) and (ap_const_boolean_0 = ap_block_pp16_stage3_11001)) or ((ap_const_boolean_0 = ap_block_pp16_stage1_11001) and (icmp_ln242_reg_3768 = ap_const_lv1_0) and (ap_enable_reg_pp16_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp16_stage1)))) then 
            fc_weights2_V_2_we0 <= ap_const_logic_1;
        else 
            fc_weights2_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    i_10_fu_2230_p2 <= std_logic_vector(unsigned(ap_const_lv7_1) + unsigned(ap_phi_mux_i9_0_phi_fu_1340_p4));
    i_12_fu_2355_p2 <= std_logic_vector(unsigned(ap_const_lv7_1) + unsigned(ap_phi_mux_i11_0_phi_fu_1373_p4));
    i_13_fu_2474_p2 <= std_logic_vector(unsigned(ap_phi_mux_i13_0_phi_fu_1395_p4) + unsigned(ap_const_lv5_1));
    i_15_fu_2543_p2 <= std_logic_vector(unsigned(ap_const_lv7_1) + unsigned(ap_phi_mux_i14_0_phi_fu_1417_p4));
    i_17_fu_2668_p2 <= std_logic_vector(unsigned(ap_const_lv7_1) + unsigned(ap_phi_mux_i16_0_phi_fu_1450_p4));
    i_18_fu_2787_p2 <= std_logic_vector(unsigned(ap_phi_mux_i18_0_phi_fu_1472_p4) + unsigned(ap_const_lv5_1));
    i_1_fu_1686_p2 <= std_logic_vector(unsigned(i_0_reg_1171) + unsigned(ap_const_lv10_1));
    i_20_fu_2856_p2 <= std_logic_vector(unsigned(ap_const_lv7_1) + unsigned(ap_phi_mux_i19_0_phi_fu_1494_p4));
    i_21_fu_2975_p2 <= std_logic_vector(unsigned(ap_phi_mux_i21_0_phi_fu_1516_p4) + unsigned(ap_const_lv5_1));
    i_23_fu_3044_p2 <= std_logic_vector(unsigned(ap_const_lv7_1) + unsigned(ap_phi_mux_i22_0_phi_fu_1538_p4));
    i_24_fu_3189_p2 <= std_logic_vector(unsigned(ap_phi_mux_i24_0_phi_fu_1560_p4) + unsigned(ap_const_lv2_1));
    i_2_fu_1779_p2 <= std_logic_vector(unsigned(i2_0_reg_1215) + unsigned(ap_const_lv4_1));
    i_3_fu_1854_p2 <= std_logic_vector(unsigned(ap_phi_mux_i3_0_phi_fu_1241_p4) + unsigned(ap_const_lv2_1));
    i_5_fu_1918_p2 <= std_logic_vector(unsigned(ap_const_lv7_1) + unsigned(ap_phi_mux_i4_0_phi_fu_1263_p4));
    i_7_fu_2043_p2 <= std_logic_vector(unsigned(ap_const_lv7_1) + unsigned(ap_phi_mux_i6_0_phi_fu_1296_p4));
    i_8_fu_2162_p2 <= std_logic_vector(unsigned(ap_phi_mux_i8_0_phi_fu_1318_p4) + unsigned(ap_const_lv5_1));
    i_fu_1762_p2 <= std_logic_vector(unsigned(i1_0_reg_1204) + unsigned(ap_const_lv5_1));
    icmp_ln102_fu_1906_p2 <= "1" when (ap_phi_mux_indvar_flatten_phi_fu_1252_p4 = ap_const_lv11_600) else "0";
    icmp_ln103_fu_1924_p2 <= "1" when (ap_phi_mux_j5_0_phi_fu_1274_p4 = ap_const_lv5_10) else "0";
    icmp_ln115_fu_2031_p2 <= "1" when (ap_phi_mux_indvar_flatten6_phi_fu_1285_p4 = ap_const_lv11_400) else "0";
    icmp_ln116_fu_2049_p2 <= "1" when (ap_phi_mux_j7_0_phi_fu_1307_p4 = ap_const_lv5_10) else "0";
    icmp_ln128_fu_2156_p2 <= "1" when (ap_phi_mux_i8_0_phi_fu_1318_p4 = ap_const_lv5_10) else "0";
    icmp_ln140_fu_2218_p2 <= "1" when (ap_phi_mux_indvar_flatten13_phi_fu_1329_p4 = ap_const_lv11_600) else "0";
    icmp_ln141_fu_2236_p2 <= "1" when (ap_phi_mux_j10_0_phi_fu_1351_p4 = ap_const_lv5_10) else "0";
    icmp_ln153_fu_2343_p2 <= "1" when (ap_phi_mux_indvar_flatten20_phi_fu_1362_p4 = ap_const_lv11_400) else "0";
    icmp_ln154_fu_2361_p2 <= "1" when (ap_phi_mux_j12_0_phi_fu_1384_p4 = ap_const_lv5_10) else "0";
    icmp_ln166_fu_2468_p2 <= "1" when (ap_phi_mux_i13_0_phi_fu_1395_p4 = ap_const_lv5_10) else "0";
    icmp_ln178_fu_2531_p2 <= "1" when (ap_phi_mux_indvar_flatten27_phi_fu_1406_p4 = ap_const_lv11_600) else "0";
    icmp_ln179_fu_2549_p2 <= "1" when (ap_phi_mux_j15_0_phi_fu_1428_p4 = ap_const_lv5_10) else "0";
    icmp_ln191_fu_2656_p2 <= "1" when (ap_phi_mux_indvar_flatten34_phi_fu_1439_p4 = ap_const_lv11_400) else "0";
    icmp_ln192_fu_2674_p2 <= "1" when (ap_phi_mux_j17_0_phi_fu_1461_p4 = ap_const_lv5_10) else "0";
    icmp_ln204_fu_2781_p2 <= "1" when (ap_phi_mux_i18_0_phi_fu_1472_p4 = ap_const_lv5_10) else "0";
    icmp_ln216_fu_2844_p2 <= "1" when (ap_phi_mux_indvar_flatten41_phi_fu_1483_p4 = ap_const_lv11_400) else "0";
    icmp_ln217_fu_2862_p2 <= "1" when (ap_phi_mux_j20_0_phi_fu_1505_p4 = ap_const_lv5_10) else "0";
    icmp_ln230_fu_2969_p2 <= "1" when (ap_phi_mux_i21_0_phi_fu_1516_p4 = ap_const_lv5_10) else "0";
    icmp_ln242_fu_3032_p2 <= "1" when (ap_phi_mux_indvar_flatten48_phi_fu_1527_p4 = ap_const_lv8_C0) else "0";
    icmp_ln243_fu_3050_p2 <= "1" when (ap_phi_mux_j23_0_phi_fu_1549_p4 = ap_const_lv2_3) else "0";
    icmp_ln255_fu_3183_p2 <= "1" when (ap_phi_mux_i24_0_phi_fu_1560_p4 = ap_const_lv2_3) else "0";
    icmp_ln38_fu_1680_p2 <= "1" when (i_0_reg_1171 = ap_const_lv10_2D0) else "0";
    icmp_ln45_fu_1742_p2 <= "1" when (unsigned(add_ln45_fu_1736_p2) < unsigned(ap_const_lv10_14)) else "0";
    icmp_ln48_fu_1756_p2 <= "1" when (i1_0_reg_1204 = ap_const_lv5_10) else "0";
    icmp_ln57_fu_1773_p2 <= "1" when (i2_0_reg_1215 = ap_const_lv4_A) else "0";
    icmp_ln77_fu_1790_p2 <= "1" when (ap_phi_mux_j_0_phi_fu_1230_p4 = ap_const_lv2_3) else "0";
    icmp_ln89_fu_1848_p2 <= "1" when (ap_phi_mux_i3_0_phi_fu_1241_p4 = ap_const_lv2_3) else "0";
    j_1_fu_2009_p2 <= std_logic_vector(unsigned(ap_const_lv5_1) + unsigned(select_ln107_reg_3361));
    j_2_fu_2134_p2 <= std_logic_vector(unsigned(ap_const_lv5_1) + unsigned(select_ln120_reg_3406));
    j_3_fu_2321_p2 <= std_logic_vector(unsigned(ap_const_lv5_1) + unsigned(select_ln145_reg_3477));
    j_4_fu_2446_p2 <= std_logic_vector(unsigned(ap_const_lv5_1) + unsigned(select_ln158_reg_3522));
    j_5_fu_2634_p2 <= std_logic_vector(unsigned(ap_const_lv5_1) + unsigned(select_ln183_reg_3592));
    j_6_fu_2759_p2 <= std_logic_vector(unsigned(ap_const_lv5_1) + unsigned(select_ln196_reg_3637));
    j_7_fu_2947_p2 <= std_logic_vector(unsigned(ap_const_lv5_1) + unsigned(select_ln221_reg_3707));
    j_8_fu_3174_p2 <= std_logic_vector(unsigned(ap_const_lv2_1) + unsigned(select_ln247_reg_3777));
    j_fu_1796_p2 <= std_logic_vector(unsigned(ap_phi_mux_j_0_phi_fu_1230_p4) + unsigned(ap_const_lv2_1));
    or_ln108_fu_1974_p2 <= (shl_ln2_fu_1967_p3 or ap_const_lv6_1);
    or_ln109_fu_1992_p2 <= (shl_ln2_reg_3386 or ap_const_lv6_2);
    or_ln110_fu_2014_p2 <= (shl_ln2_reg_3386 or ap_const_lv6_3);
    or_ln121_fu_2099_p2 <= (shl_ln3_fu_2092_p3 or ap_const_lv6_1);
    or_ln122_fu_2117_p2 <= (shl_ln3_reg_3431 or ap_const_lv6_2);
    or_ln123_fu_2139_p2 <= (shl_ln3_reg_3431 or ap_const_lv6_3);
    or_ln133_fu_2188_p2 <= (shl_ln4_reg_3456 or ap_const_lv6_1);
    or_ln134_fu_2198_p2 <= (shl_ln4_reg_3456 or ap_const_lv6_2);
    or_ln135_fu_2208_p2 <= (shl_ln4_reg_3456 or ap_const_lv6_3);
    or_ln146_fu_2286_p2 <= (shl_ln5_fu_2279_p3 or ap_const_lv6_1);
    or_ln147_fu_2304_p2 <= (shl_ln5_reg_3502 or ap_const_lv6_2);
    or_ln148_fu_2326_p2 <= (shl_ln5_reg_3502 or ap_const_lv6_3);
    or_ln159_fu_2411_p2 <= (shl_ln6_fu_2404_p3 or ap_const_lv6_1);
    or_ln160_fu_2429_p2 <= (shl_ln6_reg_3547 or ap_const_lv6_2);
    or_ln161_fu_2451_p2 <= (shl_ln6_reg_3547 or ap_const_lv6_3);
    or_ln171_fu_2496_p2 <= (shl_ln7_fu_2484_p3 or ap_const_lv6_1);
    or_ln172_fu_2511_p2 <= (shl_ln7_reg_3572 or ap_const_lv6_2);
    or_ln173_fu_2521_p2 <= (shl_ln7_reg_3572 or ap_const_lv6_3);
    or_ln184_fu_2599_p2 <= (shl_ln8_fu_2592_p3 or ap_const_lv6_1);
    or_ln185_fu_2617_p2 <= (shl_ln8_reg_3617 or ap_const_lv6_2);
    or_ln186_fu_2639_p2 <= (shl_ln8_reg_3617 or ap_const_lv6_3);
    or_ln197_fu_2724_p2 <= (shl_ln9_fu_2717_p3 or ap_const_lv6_1);
    or_ln198_fu_2742_p2 <= (shl_ln9_reg_3662 or ap_const_lv6_2);
    or_ln199_fu_2764_p2 <= (shl_ln9_reg_3662 or ap_const_lv6_3);
    or_ln209_fu_2809_p2 <= (shl_ln10_fu_2797_p3 or ap_const_lv6_1);
    or_ln210_fu_2824_p2 <= (shl_ln10_reg_3687 or ap_const_lv6_2);
    or_ln211_fu_2834_p2 <= (shl_ln10_reg_3687 or ap_const_lv6_3);
    or_ln222_fu_2912_p2 <= (shl_ln11_fu_2905_p3 or ap_const_lv6_1);
    or_ln223_fu_2930_p2 <= (shl_ln11_reg_3732 or ap_const_lv6_2);
    or_ln224_fu_2952_p2 <= (shl_ln11_reg_3732 or ap_const_lv6_3);
    or_ln235_fu_2997_p2 <= (shl_ln12_fu_2985_p3 or ap_const_lv6_1);
    or_ln236_fu_3012_p2 <= (shl_ln12_reg_3757 or ap_const_lv6_2);
    or_ln237_fu_3022_p2 <= (shl_ln12_reg_3757 or ap_const_lv6_3);
    or_ln248_fu_3122_p2 <= (shl_ln13_reg_3797 or ap_const_lv4_1);
    or_ln249_fu_3141_p2 <= (shl_ln13_reg_3797 or ap_const_lv4_2);
    or_ln250_fu_3160_p2 <= (shl_ln13_reg_3797 or ap_const_lv4_3);
    or_ln260_fu_3207_p2 <= (shl_ln14_reg_3828 or ap_const_lv4_1);
    or_ln261_fu_3221_p2 <= (shl_ln14_reg_3828 or ap_const_lv4_2);
    or_ln262_fu_3231_p2 <= (shl_ln14_reg_3828 or ap_const_lv4_3);
    or_ln82_fu_1814_p2 <= (shl_ln_reg_3317 or ap_const_lv4_1);
    or_ln83_fu_1828_p2 <= (shl_ln_reg_3317 or ap_const_lv4_2);
    or_ln84_fu_1838_p2 <= (shl_ln_reg_3317 or ap_const_lv4_3);
    or_ln94_fu_1872_p2 <= (shl_ln1_reg_3339 or ap_const_lv4_1);
    or_ln95_fu_1886_p2 <= (shl_ln1_reg_3339 or ap_const_lv4_2);
    or_ln96_fu_1896_p2 <= (shl_ln1_reg_3339 or ap_const_lv4_3);

    pw_weight1_V_2_address0_assign_proc : process(ap_CS_fsm_pp3_stage1, ap_enable_reg_pp3_iter0, ap_block_pp3_stage1, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, zext_ln81_fu_1810_p1, zext_ln83_fu_1833_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0))) then 
            pw_weight1_V_2_address0 <= zext_ln83_fu_1833_p1(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1))) then 
            pw_weight1_V_2_address0 <= zext_ln81_fu_1810_p1(4 - 1 downto 0);
        else 
            pw_weight1_V_2_address0 <= "XXXX";
        end if; 
    end process;


    pw_weight1_V_2_address1_assign_proc : process(ap_CS_fsm_pp3_stage1, ap_enable_reg_pp3_iter0, ap_block_pp3_stage1, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, zext_ln82_fu_1819_p1, zext_ln84_fu_1843_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0))) then 
            pw_weight1_V_2_address1 <= zext_ln84_fu_1843_p1(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1))) then 
            pw_weight1_V_2_address1 <= zext_ln82_fu_1819_p1(4 - 1 downto 0);
        else 
            pw_weight1_V_2_address1 <= "XXXX";
        end if; 
    end process;


    pw_weight1_V_2_ce0_assign_proc : process(ap_CS_fsm_pp3_stage1, ap_enable_reg_pp3_iter0, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1)))) then 
            pw_weight1_V_2_ce0 <= ap_const_logic_1;
        else 
            pw_weight1_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pw_weight1_V_2_ce1_assign_proc : process(ap_CS_fsm_pp3_stage1, ap_enable_reg_pp3_iter0, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1)))) then 
            pw_weight1_V_2_ce1 <= ap_const_logic_1;
        else 
            pw_weight1_V_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    pw_weight1_V_2_d0_assign_proc : process(weight_in_TDATA, ap_CS_fsm_pp3_stage1, ap_enable_reg_pp3_iter0, ap_block_pp3_stage1, reg_1648, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0))) then 
            pw_weight1_V_2_d0 <= reg_1648;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1))) then 
            pw_weight1_V_2_d0 <= weight_in_TDATA(31 downto 24);
        else 
            pw_weight1_V_2_d0 <= "XXXXXXXX";
        end if; 
    end process;


    pw_weight1_V_2_d1_assign_proc : process(weight_in_TDATA, ap_CS_fsm_pp3_stage1, ap_enable_reg_pp3_iter0, ap_block_pp3_stage1, ap_CS_fsm_pp3_stage0, trunc_ln647_reg_3325, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0))) then 
            pw_weight1_V_2_d1 <= trunc_ln647_reg_3325;
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1))) then 
            pw_weight1_V_2_d1 <= weight_in_TDATA(23 downto 16);
        else 
            pw_weight1_V_2_d1 <= "XXXXXXXX";
        end if; 
    end process;


    pw_weight1_V_2_we0_assign_proc : process(ap_CS_fsm_pp3_stage1, ap_enable_reg_pp3_iter0, icmp_ln77_reg_3308, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln77_reg_3308 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (icmp_ln77_reg_3308 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1)))) then 
            pw_weight1_V_2_we0 <= ap_const_logic_1;
        else 
            pw_weight1_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pw_weight1_V_2_we1_assign_proc : process(ap_CS_fsm_pp3_stage1, ap_enable_reg_pp3_iter0, icmp_ln77_reg_3308, ap_block_pp3_stage1_11001, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln77_reg_3308 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (icmp_ln77_reg_3308 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1)))) then 
            pw_weight1_V_2_we1 <= ap_const_logic_1;
        else 
            pw_weight1_V_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    select_ln107_1_fu_1938_p3 <= 
        i_5_fu_1918_p2 when (icmp_ln103_fu_1924_p2(0) = '1') else 
        ap_phi_mux_i4_0_phi_fu_1263_p4;
    select_ln107_fu_1930_p3 <= 
        ap_const_lv5_0 when (icmp_ln103_fu_1924_p2(0) = '1') else 
        ap_phi_mux_j5_0_phi_fu_1274_p4;
    select_ln120_1_fu_2063_p3 <= 
        i_7_fu_2043_p2 when (icmp_ln116_fu_2049_p2(0) = '1') else 
        ap_phi_mux_i6_0_phi_fu_1296_p4;
    select_ln120_fu_2055_p3 <= 
        ap_const_lv5_0 when (icmp_ln116_fu_2049_p2(0) = '1') else 
        ap_phi_mux_j7_0_phi_fu_1307_p4;
    select_ln145_1_fu_2250_p3 <= 
        i_10_fu_2230_p2 when (icmp_ln141_fu_2236_p2(0) = '1') else 
        ap_phi_mux_i9_0_phi_fu_1340_p4;
    select_ln145_fu_2242_p3 <= 
        ap_const_lv5_0 when (icmp_ln141_fu_2236_p2(0) = '1') else 
        ap_phi_mux_j10_0_phi_fu_1351_p4;
    select_ln158_1_fu_2375_p3 <= 
        i_12_fu_2355_p2 when (icmp_ln154_fu_2361_p2(0) = '1') else 
        ap_phi_mux_i11_0_phi_fu_1373_p4;
    select_ln158_fu_2367_p3 <= 
        ap_const_lv5_0 when (icmp_ln154_fu_2361_p2(0) = '1') else 
        ap_phi_mux_j12_0_phi_fu_1384_p4;
    select_ln183_1_fu_2563_p3 <= 
        i_15_fu_2543_p2 when (icmp_ln179_fu_2549_p2(0) = '1') else 
        ap_phi_mux_i14_0_phi_fu_1417_p4;
    select_ln183_fu_2555_p3 <= 
        ap_const_lv5_0 when (icmp_ln179_fu_2549_p2(0) = '1') else 
        ap_phi_mux_j15_0_phi_fu_1428_p4;
    select_ln196_1_fu_2688_p3 <= 
        i_17_fu_2668_p2 when (icmp_ln192_fu_2674_p2(0) = '1') else 
        ap_phi_mux_i16_0_phi_fu_1450_p4;
    select_ln196_fu_2680_p3 <= 
        ap_const_lv5_0 when (icmp_ln192_fu_2674_p2(0) = '1') else 
        ap_phi_mux_j17_0_phi_fu_1461_p4;
    select_ln221_1_fu_2876_p3 <= 
        i_20_fu_2856_p2 when (icmp_ln217_fu_2862_p2(0) = '1') else 
        ap_phi_mux_i19_0_phi_fu_1494_p4;
    select_ln221_fu_2868_p3 <= 
        ap_const_lv5_0 when (icmp_ln217_fu_2862_p2(0) = '1') else 
        ap_phi_mux_j20_0_phi_fu_1505_p4;
    select_ln247_1_fu_3064_p3 <= 
        i_23_fu_3044_p2 when (icmp_ln243_fu_3050_p2(0) = '1') else 
        ap_phi_mux_i22_0_phi_fu_1538_p4;
    select_ln247_fu_3056_p3 <= 
        ap_const_lv2_0 when (icmp_ln243_fu_3050_p2(0) = '1') else 
        ap_phi_mux_j23_0_phi_fu_1549_p4;
    select_ln45_fu_1748_p3 <= 
        add_ln45_fu_1736_p2 when (icmp_ln45_fu_1742_p2(0) = '1') else 
        ap_const_lv10_0;
        sext_ln180_1_fu_3136_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln180_1_fu_3131_p2),64));

        sext_ln180_2_fu_3155_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln180_2_fu_3150_p2),64));

        sext_ln180_3_fu_3179_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln180_3_reg_3809),64));

        sext_ln180_fu_3113_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln180_fu_3107_p2),64));

    shl_ln10_fu_2797_p3 <= (trunc_ln208_reg_3682 & ap_const_lv2_0);
    shl_ln11_fu_2905_p3 <= (trunc_ln221_reg_3721 & ap_const_lv2_0);
    shl_ln12_fu_2985_p3 <= (trunc_ln234_reg_3752 & ap_const_lv2_0);
    shl_ln13_fu_3096_p3 <= (select_ln247_reg_3777 & ap_const_lv2_0);
    shl_ln14_fu_3195_p3 <= (ap_phi_mux_i24_0_phi_fu_1560_p4 & ap_const_lv2_0);
    shl_ln1_fu_1860_p3 <= (ap_phi_mux_i3_0_phi_fu_1241_p4 & ap_const_lv2_0);
    shl_ln2_fu_1967_p3 <= (trunc_ln107_reg_3375 & ap_const_lv2_0);
    shl_ln3_fu_2092_p3 <= (trunc_ln120_reg_3420 & ap_const_lv2_0);
    shl_ln4_fu_2172_p3 <= (trunc_ln132_reg_3451 & ap_const_lv2_0);
    shl_ln5_fu_2279_p3 <= (trunc_ln145_reg_3491 & ap_const_lv2_0);
    shl_ln6_fu_2404_p3 <= (trunc_ln158_reg_3536 & ap_const_lv2_0);
    shl_ln7_fu_2484_p3 <= (trunc_ln170_reg_3567 & ap_const_lv2_0);
    shl_ln8_fu_2592_p3 <= (trunc_ln183_reg_3606 & ap_const_lv2_0);
    shl_ln9_fu_2717_p3 <= (trunc_ln196_reg_3651 & ap_const_lv2_0);
    shl_ln_fu_1802_p3 <= (ap_phi_mux_j_0_phi_fu_1230_p4 & ap_const_lv2_0);
    sub_ln180_fu_3090_p2 <= std_logic_vector(unsigned(tmp_46_fu_3072_p3) - unsigned(zext_ln180_28_fu_3086_p1));
    tmp_17_fu_1702_p4 <= phi_mul_reg_1182(20 downto 15);
    tmp_18_fu_1950_p4 <= ((select_ln107_1_reg_3366 & trunc_ln107_reg_3375) & ap_const_lv2_0);
    tmp_19_fu_1980_p3 <= (select_ln107_1_reg_3366 & or_ln108_fu_1974_p2);
    tmp_20_fu_1997_p3 <= (select_ln107_1_reg_3366 & or_ln109_fu_1992_p2);
    tmp_21_fu_2019_p3 <= (select_ln107_1_reg_3366 & or_ln110_fu_2014_p2);
    tmp_22_fu_2075_p4 <= ((select_ln120_1_reg_3411 & trunc_ln120_reg_3420) & ap_const_lv2_0);
    tmp_23_fu_2105_p3 <= (select_ln120_1_reg_3411 & or_ln121_fu_2099_p2);
    tmp_24_fu_2122_p3 <= (select_ln120_1_reg_3411 & or_ln122_fu_2117_p2);
    tmp_25_fu_2144_p3 <= (select_ln120_1_reg_3411 & or_ln123_fu_2139_p2);
    tmp_26_fu_2262_p4 <= ((select_ln145_1_reg_3482 & trunc_ln145_reg_3491) & ap_const_lv2_0);
    tmp_27_fu_2292_p3 <= (select_ln145_1_reg_3482 & or_ln146_fu_2286_p2);
    tmp_28_fu_2309_p3 <= (select_ln145_1_reg_3482 & or_ln147_fu_2304_p2);
    tmp_29_fu_2331_p3 <= (select_ln145_1_reg_3482 & or_ln148_fu_2326_p2);
    tmp_30_fu_2387_p4 <= ((select_ln158_1_reg_3527 & trunc_ln158_reg_3536) & ap_const_lv2_0);
    tmp_31_fu_2417_p3 <= (select_ln158_1_reg_3527 & or_ln159_fu_2411_p2);
    tmp_32_fu_2434_p3 <= (select_ln158_1_reg_3527 & or_ln160_fu_2429_p2);
    tmp_33_fu_2456_p3 <= (select_ln158_1_reg_3527 & or_ln161_fu_2451_p2);
    tmp_34_fu_2575_p4 <= ((select_ln183_1_reg_3597 & trunc_ln183_reg_3606) & ap_const_lv2_0);
    tmp_35_fu_2605_p3 <= (select_ln183_1_reg_3597 & or_ln184_fu_2599_p2);
    tmp_36_fu_2622_p3 <= (select_ln183_1_reg_3597 & or_ln185_fu_2617_p2);
    tmp_37_fu_2644_p3 <= (select_ln183_1_reg_3597 & or_ln186_fu_2639_p2);
    tmp_38_fu_2700_p4 <= ((select_ln196_1_reg_3642 & trunc_ln196_reg_3651) & ap_const_lv2_0);
    tmp_39_fu_2730_p3 <= (select_ln196_1_reg_3642 & or_ln197_fu_2724_p2);
    tmp_40_fu_2747_p3 <= (select_ln196_1_reg_3642 & or_ln198_fu_2742_p2);
    tmp_41_fu_2769_p3 <= (select_ln196_1_reg_3642 & or_ln199_fu_2764_p2);
    tmp_42_fu_2888_p4 <= ((select_ln221_1_reg_3712 & trunc_ln221_reg_3721) & ap_const_lv2_0);
    tmp_43_fu_2918_p3 <= (select_ln221_1_reg_3712 & or_ln222_fu_2912_p2);
    tmp_44_fu_2935_p3 <= (select_ln221_1_reg_3712 & or_ln223_fu_2930_p2);
    tmp_45_fu_2957_p3 <= (select_ln221_1_reg_3712 & or_ln224_fu_2952_p2);
    tmp_46_fu_3072_p3 <= (select_ln247_1_reg_3783 & ap_const_lv4_0);
    tmp_47_fu_3079_p3 <= (select_ln247_1_reg_3783 & ap_const_lv2_0);
    tmp_scale_address0 <= zext_ln61_fu_1785_p1(4 - 1 downto 0);

    tmp_scale_ce0_assign_proc : process(data_in_TVALID, ap_CS_fsm_state6, icmp_ln57_fu_1773_p2)
    begin
        if ((not(((icmp_ln57_fu_1773_p2 = ap_const_lv1_0) and (data_in_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            tmp_scale_ce0 <= ap_const_logic_1;
        else 
            tmp_scale_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_scale_d0 <= data_in_TDATA;

    tmp_scale_we0_assign_proc : process(data_in_TVALID, ap_CS_fsm_state6, icmp_ln57_fu_1773_p2)
    begin
        if ((not(((icmp_ln57_fu_1773_p2 = ap_const_lv1_0) and (data_in_TVALID = ap_const_logic_0))) and (icmp_ln57_fu_1773_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            tmp_scale_we0 <= ap_const_logic_1;
        else 
            tmp_scale_we0 <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln107_fu_1946_p1 <= select_ln107_fu_1930_p3(4 - 1 downto 0);
    trunc_ln120_fu_2071_p1 <= select_ln120_fu_2055_p3(4 - 1 downto 0);
    trunc_ln132_fu_2168_p1 <= ap_phi_mux_i8_0_phi_fu_1318_p4(4 - 1 downto 0);
    trunc_ln145_fu_2258_p1 <= select_ln145_fu_2242_p3(4 - 1 downto 0);
    trunc_ln158_fu_2383_p1 <= select_ln158_fu_2367_p3(4 - 1 downto 0);
    trunc_ln170_fu_2480_p1 <= ap_phi_mux_i13_0_phi_fu_1395_p4(4 - 1 downto 0);
    trunc_ln183_fu_2571_p1 <= select_ln183_fu_2555_p3(4 - 1 downto 0);
    trunc_ln196_fu_2696_p1 <= select_ln196_fu_2680_p3(4 - 1 downto 0);
    trunc_ln208_fu_2793_p1 <= ap_phi_mux_i18_0_phi_fu_1472_p4(4 - 1 downto 0);
    trunc_ln221_fu_2884_p1 <= select_ln221_fu_2868_p3(4 - 1 downto 0);
    trunc_ln234_fu_2981_p1 <= ap_phi_mux_i21_0_phi_fu_1516_p4(4 - 1 downto 0);
    trunc_ln43_fu_1692_p1 <= phi_urem_reg_1193(6 - 1 downto 0);
    trunc_ln647_10_fu_2820_p1 <= weight_in_TDATA(8 - 1 downto 0);
    trunc_ln647_11_fu_2901_p1 <= weight_in_TDATA(8 - 1 downto 0);
    trunc_ln647_12_fu_3008_p1 <= weight_in_TDATA(8 - 1 downto 0);
    trunc_ln647_13_fu_3118_p1 <= weight_in_TDATA(8 - 1 downto 0);
    trunc_ln647_14_fu_3217_p1 <= weight_in_TDATA(8 - 1 downto 0);
    trunc_ln647_1_fu_1882_p1 <= weight_in_TDATA(8 - 1 downto 0);
    trunc_ln647_2_fu_1963_p1 <= weight_in_TDATA(8 - 1 downto 0);
    trunc_ln647_3_fu_2088_p1 <= weight_in_TDATA(8 - 1 downto 0);
    trunc_ln647_4_fu_2184_p1 <= weight_in_TDATA(8 - 1 downto 0);
    trunc_ln647_5_fu_2275_p1 <= weight_in_TDATA(8 - 1 downto 0);
    trunc_ln647_6_fu_2400_p1 <= weight_in_TDATA(8 - 1 downto 0);
    trunc_ln647_7_fu_2507_p1 <= weight_in_TDATA(8 - 1 downto 0);
    trunc_ln647_8_fu_2588_p1 <= weight_in_TDATA(8 - 1 downto 0);
    trunc_ln647_9_fu_2713_p1 <= weight_in_TDATA(8 - 1 downto 0);
    trunc_ln647_fu_1824_p1 <= weight_in_TDATA(8 - 1 downto 0);
    weight_bias_scale_address0 <= zext_ln52_fu_1768_p1(4 - 1 downto 0);

    weight_bias_scale_ce0_assign_proc : process(data_in_TVALID, ap_CS_fsm_state4, icmp_ln48_fu_1756_p2)
    begin
        if ((not(((icmp_ln48_fu_1756_p2 = ap_const_lv1_0) and (data_in_TVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            weight_bias_scale_ce0 <= ap_const_logic_1;
        else 
            weight_bias_scale_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_bias_scale_d0 <= data_in_TDATA;

    weight_bias_scale_we0_assign_proc : process(data_in_TVALID, ap_CS_fsm_state4, icmp_ln48_fu_1756_p2)
    begin
        if ((not(((icmp_ln48_fu_1756_p2 = ap_const_lv1_0) and (data_in_TVALID = ap_const_logic_0))) and (icmp_ln48_fu_1756_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            weight_bias_scale_we0 <= ap_const_logic_1;
        else 
            weight_bias_scale_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weight_in_TDATA_blk_n_assign_proc : process(weight_in_TVALID, ap_CS_fsm_state7, ap_CS_fsm_pp3_stage1, ap_enable_reg_pp3_iter0, ap_block_pp3_stage1, icmp_ln77_reg_3308, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_block_pp4_stage1, icmp_ln89_reg_3330, ap_CS_fsm_pp5_stage1, ap_enable_reg_pp5_iter0, ap_block_pp5_stage1, icmp_ln102_reg_3352, ap_CS_fsm_pp6_stage1, ap_enable_reg_pp6_iter0, ap_block_pp6_stage1, icmp_ln115_reg_3397, ap_CS_fsm_pp7_stage1, ap_enable_reg_pp7_iter0, ap_block_pp7_stage1, icmp_ln128_reg_3442, ap_CS_fsm_pp8_stage1, ap_enable_reg_pp8_iter0, ap_block_pp8_stage1, icmp_ln140_reg_3468, ap_CS_fsm_pp9_stage1, ap_enable_reg_pp9_iter0, ap_block_pp9_stage1, icmp_ln153_reg_3513, ap_CS_fsm_pp10_stage1, ap_enable_reg_pp10_iter0, ap_block_pp10_stage1, icmp_ln166_reg_3558, ap_CS_fsm_pp11_stage1, ap_enable_reg_pp11_iter0, ap_block_pp11_stage1, icmp_ln178_reg_3583, ap_CS_fsm_pp12_stage1, ap_enable_reg_pp12_iter0, ap_block_pp12_stage1, icmp_ln191_reg_3628, ap_CS_fsm_pp13_stage1, ap_enable_reg_pp13_iter0, ap_block_pp13_stage1, icmp_ln204_reg_3673, ap_CS_fsm_pp14_stage1, ap_enable_reg_pp14_iter0, ap_block_pp14_stage1, icmp_ln216_reg_3698, ap_CS_fsm_pp15_stage1, ap_enable_reg_pp15_iter0, ap_block_pp15_stage1, icmp_ln230_reg_3743, ap_CS_fsm_pp16_stage1, ap_enable_reg_pp16_iter0, ap_block_pp16_stage1, icmp_ln242_reg_3768, ap_CS_fsm_pp17_stage1, ap_enable_reg_pp17_iter0, ap_block_pp17_stage1, icmp_ln255_reg_3819)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or ((ap_const_boolean_0 = ap_block_pp17_stage1) and (icmp_ln255_reg_3819 = ap_const_lv1_0) and (ap_enable_reg_pp17_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp17_stage1)) or ((ap_const_boolean_0 = ap_block_pp16_stage1) and (icmp_ln242_reg_3768 = ap_const_lv1_0) and (ap_enable_reg_pp16_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp16_stage1)) or ((ap_const_boolean_0 = ap_block_pp15_stage1) and (icmp_ln230_reg_3743 = ap_const_lv1_0) and (ap_enable_reg_pp15_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp15_stage1)) or ((ap_const_boolean_0 = ap_block_pp14_stage1) and (icmp_ln216_reg_3698 = ap_const_lv1_0) and (ap_enable_reg_pp14_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp14_stage1)) or ((ap_const_boolean_0 = ap_block_pp13_stage1) and (icmp_ln204_reg_3673 = ap_const_lv1_0) and (ap_enable_reg_pp13_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp13_stage1)) or ((ap_const_boolean_0 = ap_block_pp12_stage1) and (icmp_ln191_reg_3628 = ap_const_lv1_0) and (ap_enable_reg_pp12_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp12_stage1)) or ((ap_const_boolean_0 = ap_block_pp11_stage1) and (icmp_ln178_reg_3583 = ap_const_lv1_0) and (ap_enable_reg_pp11_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp11_stage1)) or ((ap_const_boolean_0 = ap_block_pp10_stage1) and (icmp_ln166_reg_3558 = ap_const_lv1_0) and (ap_enable_reg_pp10_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp10_stage1)) or ((ap_const_boolean_0 = ap_block_pp9_stage1) and (icmp_ln153_reg_3513 = ap_const_lv1_0) and (ap_enable_reg_pp9_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp9_stage1)) or ((ap_const_boolean_0 = ap_block_pp8_stage1) and (icmp_ln140_reg_3468 = ap_const_lv1_0) and (ap_enable_reg_pp8_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp8_stage1)) or ((ap_const_boolean_0 = ap_block_pp7_stage1) and (icmp_ln128_reg_3442 = ap_const_lv1_0) and (ap_enable_reg_pp7_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp7_stage1)) or ((ap_const_boolean_0 = ap_block_pp6_stage1) and (icmp_ln115_reg_3397 = ap_const_lv1_0) and (ap_enable_reg_pp6_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp6_stage1)) or ((ap_const_boolean_0 = ap_block_pp5_stage1) and (icmp_ln102_reg_3352 = ap_const_lv1_0) and (ap_enable_reg_pp5_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage1)) or ((ap_const_boolean_0 = ap_block_pp4_stage1) and (icmp_ln89_reg_3330 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1)) or ((icmp_ln77_reg_3308 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1)))) then 
            weight_in_TDATA_blk_n <= weight_in_TVALID;
        else 
            weight_in_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    weight_in_TREADY_assign_proc : process(weight_in_TVALID, ap_CS_fsm_state7, ap_CS_fsm_pp3_stage1, ap_enable_reg_pp3_iter0, icmp_ln77_reg_3308, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, icmp_ln89_reg_3330, ap_CS_fsm_pp5_stage1, ap_enable_reg_pp5_iter0, icmp_ln102_reg_3352, ap_CS_fsm_pp6_stage1, ap_enable_reg_pp6_iter0, icmp_ln115_reg_3397, ap_CS_fsm_pp7_stage1, ap_enable_reg_pp7_iter0, icmp_ln128_reg_3442, ap_CS_fsm_pp8_stage1, ap_enable_reg_pp8_iter0, icmp_ln140_reg_3468, ap_CS_fsm_pp9_stage1, ap_enable_reg_pp9_iter0, icmp_ln153_reg_3513, ap_CS_fsm_pp10_stage1, ap_enable_reg_pp10_iter0, icmp_ln166_reg_3558, ap_CS_fsm_pp11_stage1, ap_enable_reg_pp11_iter0, icmp_ln178_reg_3583, ap_CS_fsm_pp12_stage1, ap_enable_reg_pp12_iter0, icmp_ln191_reg_3628, ap_CS_fsm_pp13_stage1, ap_enable_reg_pp13_iter0, icmp_ln204_reg_3673, ap_CS_fsm_pp14_stage1, ap_enable_reg_pp14_iter0, icmp_ln216_reg_3698, ap_CS_fsm_pp15_stage1, ap_enable_reg_pp15_iter0, icmp_ln230_reg_3743, ap_CS_fsm_pp16_stage1, ap_enable_reg_pp16_iter0, icmp_ln242_reg_3768, ap_CS_fsm_pp17_stage1, ap_enable_reg_pp17_iter0, icmp_ln255_reg_3819, ap_block_pp3_stage1_11001, ap_block_pp4_stage1_11001, ap_block_pp5_stage1_11001, ap_block_pp6_stage1_11001, ap_block_pp7_stage1_11001, ap_block_pp8_stage1_11001, ap_block_pp9_stage1_11001, ap_block_pp10_stage1_11001, ap_block_pp11_stage1_11001, ap_block_pp12_stage1_11001, ap_block_pp13_stage1_11001, ap_block_pp14_stage1_11001, ap_block_pp15_stage1_11001, ap_block_pp16_stage1_11001, ap_block_pp17_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp17_stage1_11001) and (icmp_ln255_reg_3819 = ap_const_lv1_0) and (ap_enable_reg_pp17_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp17_stage1)) or ((ap_const_boolean_0 = ap_block_pp16_stage1_11001) and (icmp_ln242_reg_3768 = ap_const_lv1_0) and (ap_enable_reg_pp16_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp16_stage1)) or ((ap_const_boolean_0 = ap_block_pp15_stage1_11001) and (icmp_ln230_reg_3743 = ap_const_lv1_0) and (ap_enable_reg_pp15_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp15_stage1)) or ((ap_const_boolean_0 = ap_block_pp14_stage1_11001) and (icmp_ln216_reg_3698 = ap_const_lv1_0) and (ap_enable_reg_pp14_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp14_stage1)) or ((ap_const_boolean_0 = ap_block_pp13_stage1_11001) and (icmp_ln204_reg_3673 = ap_const_lv1_0) and (ap_enable_reg_pp13_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp13_stage1)) or ((ap_const_boolean_0 = ap_block_pp12_stage1_11001) and (icmp_ln191_reg_3628 = ap_const_lv1_0) and (ap_enable_reg_pp12_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp12_stage1)) or ((ap_const_boolean_0 = ap_block_pp11_stage1_11001) and (icmp_ln178_reg_3583 = ap_const_lv1_0) and (ap_enable_reg_pp11_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp11_stage1)) or ((ap_const_boolean_0 = ap_block_pp10_stage1_11001) and (icmp_ln166_reg_3558 = ap_const_lv1_0) and (ap_enable_reg_pp10_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp10_stage1)) or ((ap_const_boolean_0 = ap_block_pp9_stage1_11001) and (icmp_ln153_reg_3513 = ap_const_lv1_0) and (ap_enable_reg_pp9_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp9_stage1)) or ((ap_const_boolean_0 = ap_block_pp8_stage1_11001) and (icmp_ln140_reg_3468 = ap_const_lv1_0) and (ap_enable_reg_pp8_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp8_stage1)) or ((ap_const_boolean_0 = ap_block_pp7_stage1_11001) and (icmp_ln128_reg_3442 = ap_const_lv1_0) and (ap_enable_reg_pp7_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp7_stage1)) or ((ap_const_boolean_0 = ap_block_pp6_stage1_11001) and (icmp_ln115_reg_3397 = ap_const_lv1_0) and (ap_enable_reg_pp6_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp6_stage1)) or ((ap_const_boolean_0 = ap_block_pp5_stage1_11001) and (icmp_ln102_reg_3352 = ap_const_lv1_0) and (ap_enable_reg_pp5_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage1)) or ((ap_const_boolean_0 = ap_block_pp4_stage1_11001) and (icmp_ln89_reg_3330 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (icmp_ln77_reg_3308 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1)) or ((weight_in_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            weight_in_TREADY <= ap_const_logic_1;
        else 
            weight_in_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    weights_hu_V_2_address0_assign_proc : process(ap_CS_fsm_pp11_stage1, ap_enable_reg_pp11_iter0, ap_block_pp11_stage1, ap_CS_fsm_pp11_stage0, ap_CS_fsm_pp11_stage2, ap_CS_fsm_pp11_stage3, ap_enable_reg_pp11_iter1, ap_block_pp11_stage0, zext_ln180_16_fu_2583_p1, zext_ln180_17_fu_2612_p1, ap_block_pp11_stage2, zext_ln180_18_fu_2629_p1, ap_block_pp11_stage3, zext_ln180_19_fu_2651_p1)
    begin
        if (((ap_enable_reg_pp11_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp11_stage0) and (ap_const_boolean_0 = ap_block_pp11_stage0))) then 
            weights_hu_V_2_address0 <= zext_ln180_19_fu_2651_p1(13 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp11_stage3) and (ap_enable_reg_pp11_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp11_stage3))) then 
            weights_hu_V_2_address0 <= zext_ln180_18_fu_2629_p1(13 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp11_stage2) and (ap_enable_reg_pp11_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp11_stage2))) then 
            weights_hu_V_2_address0 <= zext_ln180_17_fu_2612_p1(13 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp11_stage1) and (ap_enable_reg_pp11_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp11_stage1))) then 
            weights_hu_V_2_address0 <= zext_ln180_16_fu_2583_p1(13 - 1 downto 0);
        else 
            weights_hu_V_2_address0 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    weights_hu_V_2_ce0_assign_proc : process(ap_CS_fsm_pp11_stage1, ap_enable_reg_pp11_iter0, ap_block_pp11_stage1_11001, ap_CS_fsm_pp11_stage0, ap_block_pp11_stage0_11001, ap_CS_fsm_pp11_stage2, ap_block_pp11_stage2_11001, ap_CS_fsm_pp11_stage3, ap_block_pp11_stage3_11001, ap_enable_reg_pp11_iter1)
    begin
        if ((((ap_enable_reg_pp11_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp11_stage3) and (ap_const_boolean_0 = ap_block_pp11_stage3_11001)) or ((ap_enable_reg_pp11_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp11_stage2) and (ap_const_boolean_0 = ap_block_pp11_stage2_11001)) or ((ap_const_boolean_0 = ap_block_pp11_stage1_11001) and (ap_enable_reg_pp11_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp11_stage1)) or ((ap_enable_reg_pp11_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp11_stage0) and (ap_const_boolean_0 = ap_block_pp11_stage0_11001)))) then 
            weights_hu_V_2_ce0 <= ap_const_logic_1;
        else 
            weights_hu_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weights_hu_V_2_d0_assign_proc : process(weight_in_TDATA, ap_CS_fsm_pp11_stage1, ap_enable_reg_pp11_iter0, ap_block_pp11_stage1, reg_1648, reg_1667, ap_CS_fsm_pp11_stage0, trunc_ln647_8_reg_3612, ap_CS_fsm_pp11_stage2, ap_CS_fsm_pp11_stage3, ap_enable_reg_pp11_iter1, ap_block_pp11_stage0, ap_block_pp11_stage2, ap_block_pp11_stage3)
    begin
        if (((ap_enable_reg_pp11_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp11_stage0) and (ap_const_boolean_0 = ap_block_pp11_stage0))) then 
            weights_hu_V_2_d0 <= trunc_ln647_8_reg_3612;
        elsif (((ap_const_boolean_0 = ap_block_pp11_stage3) and (ap_enable_reg_pp11_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp11_stage3))) then 
            weights_hu_V_2_d0 <= reg_1648;
        elsif (((ap_const_boolean_0 = ap_block_pp11_stage2) and (ap_enable_reg_pp11_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp11_stage2))) then 
            weights_hu_V_2_d0 <= reg_1667;
        elsif (((ap_const_boolean_0 = ap_block_pp11_stage1) and (ap_enable_reg_pp11_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp11_stage1))) then 
            weights_hu_V_2_d0 <= weight_in_TDATA(31 downto 24);
        else 
            weights_hu_V_2_d0 <= "XXXXXXXX";
        end if; 
    end process;


    weights_hu_V_2_we0_assign_proc : process(ap_CS_fsm_pp11_stage1, ap_enable_reg_pp11_iter0, icmp_ln178_reg_3583, ap_block_pp11_stage1_11001, ap_CS_fsm_pp11_stage0, ap_block_pp11_stage0_11001, ap_CS_fsm_pp11_stage2, ap_block_pp11_stage2_11001, ap_CS_fsm_pp11_stage3, ap_block_pp11_stage3_11001, ap_enable_reg_pp11_iter1)
    begin
        if ((((icmp_ln178_reg_3583 = ap_const_lv1_0) and (ap_enable_reg_pp11_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp11_stage0) and (ap_const_boolean_0 = ap_block_pp11_stage0_11001)) or ((icmp_ln178_reg_3583 = ap_const_lv1_0) and (ap_enable_reg_pp11_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp11_stage3) and (ap_const_boolean_0 = ap_block_pp11_stage3_11001)) or ((icmp_ln178_reg_3583 = ap_const_lv1_0) and (ap_enable_reg_pp11_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp11_stage2) and (ap_const_boolean_0 = ap_block_pp11_stage2_11001)) or ((ap_const_boolean_0 = ap_block_pp11_stage1_11001) and (icmp_ln178_reg_3583 = ap_const_lv1_0) and (ap_enable_reg_pp11_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp11_stage1)))) then 
            weights_hu_V_2_we0 <= ap_const_logic_1;
        else 
            weights_hu_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weights_hw_V_2_address0_assign_proc : process(ap_CS_fsm_pp12_stage1, ap_enable_reg_pp12_iter0, ap_block_pp12_stage1, ap_CS_fsm_pp12_stage0, ap_CS_fsm_pp12_stage2, ap_CS_fsm_pp12_stage3, ap_enable_reg_pp12_iter1, ap_block_pp12_stage0, zext_ln180_20_fu_2708_p1, zext_ln180_21_fu_2737_p1, ap_block_pp12_stage2, zext_ln180_22_fu_2754_p1, ap_block_pp12_stage3, zext_ln180_23_fu_2776_p1)
    begin
        if (((ap_enable_reg_pp12_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp12_stage0) and (ap_const_boolean_0 = ap_block_pp12_stage0))) then 
            weights_hw_V_2_address0 <= zext_ln180_23_fu_2776_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp12_stage3) and (ap_enable_reg_pp12_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp12_stage3))) then 
            weights_hw_V_2_address0 <= zext_ln180_22_fu_2754_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp12_stage2) and (ap_enable_reg_pp12_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp12_stage2))) then 
            weights_hw_V_2_address0 <= zext_ln180_21_fu_2737_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp12_stage1) and (ap_enable_reg_pp12_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp12_stage1))) then 
            weights_hw_V_2_address0 <= zext_ln180_20_fu_2708_p1(12 - 1 downto 0);
        else 
            weights_hw_V_2_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    weights_hw_V_2_ce0_assign_proc : process(ap_CS_fsm_pp12_stage1, ap_enable_reg_pp12_iter0, ap_block_pp12_stage1_11001, ap_CS_fsm_pp12_stage0, ap_block_pp12_stage0_11001, ap_CS_fsm_pp12_stage2, ap_block_pp12_stage2_11001, ap_CS_fsm_pp12_stage3, ap_block_pp12_stage3_11001, ap_enable_reg_pp12_iter1)
    begin
        if ((((ap_enable_reg_pp12_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp12_stage3) and (ap_const_boolean_0 = ap_block_pp12_stage3_11001)) or ((ap_enable_reg_pp12_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp12_stage2) and (ap_const_boolean_0 = ap_block_pp12_stage2_11001)) or ((ap_const_boolean_0 = ap_block_pp12_stage1_11001) and (ap_enable_reg_pp12_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp12_stage1)) or ((ap_enable_reg_pp12_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp12_stage0) and (ap_const_boolean_0 = ap_block_pp12_stage0_11001)))) then 
            weights_hw_V_2_ce0 <= ap_const_logic_1;
        else 
            weights_hw_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weights_hw_V_2_d0_assign_proc : process(weight_in_TDATA, ap_CS_fsm_pp12_stage1, ap_enable_reg_pp12_iter0, ap_block_pp12_stage1, reg_1648, reg_1667, ap_CS_fsm_pp12_stage0, trunc_ln647_9_reg_3657, ap_CS_fsm_pp12_stage2, ap_CS_fsm_pp12_stage3, ap_enable_reg_pp12_iter1, ap_block_pp12_stage0, ap_block_pp12_stage2, ap_block_pp12_stage3)
    begin
        if (((ap_enable_reg_pp12_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp12_stage0) and (ap_const_boolean_0 = ap_block_pp12_stage0))) then 
            weights_hw_V_2_d0 <= trunc_ln647_9_reg_3657;
        elsif (((ap_const_boolean_0 = ap_block_pp12_stage3) and (ap_enable_reg_pp12_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp12_stage3))) then 
            weights_hw_V_2_d0 <= reg_1648;
        elsif (((ap_const_boolean_0 = ap_block_pp12_stage2) and (ap_enable_reg_pp12_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp12_stage2))) then 
            weights_hw_V_2_d0 <= reg_1667;
        elsif (((ap_const_boolean_0 = ap_block_pp12_stage1) and (ap_enable_reg_pp12_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp12_stage1))) then 
            weights_hw_V_2_d0 <= weight_in_TDATA(31 downto 24);
        else 
            weights_hw_V_2_d0 <= "XXXXXXXX";
        end if; 
    end process;


    weights_hw_V_2_we0_assign_proc : process(ap_CS_fsm_pp12_stage1, ap_enable_reg_pp12_iter0, icmp_ln191_reg_3628, ap_block_pp12_stage1_11001, ap_CS_fsm_pp12_stage0, ap_block_pp12_stage0_11001, ap_CS_fsm_pp12_stage2, ap_block_pp12_stage2_11001, ap_CS_fsm_pp12_stage3, ap_block_pp12_stage3_11001, ap_enable_reg_pp12_iter1)
    begin
        if ((((icmp_ln191_reg_3628 = ap_const_lv1_0) and (ap_enable_reg_pp12_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp12_stage0) and (ap_const_boolean_0 = ap_block_pp12_stage0_11001)) or ((icmp_ln191_reg_3628 = ap_const_lv1_0) and (ap_enable_reg_pp12_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp12_stage3) and (ap_const_boolean_0 = ap_block_pp12_stage3_11001)) or ((icmp_ln191_reg_3628 = ap_const_lv1_0) and (ap_enable_reg_pp12_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp12_stage2) and (ap_const_boolean_0 = ap_block_pp12_stage2_11001)) or ((ap_const_boolean_0 = ap_block_pp12_stage1_11001) and (icmp_ln191_reg_3628 = ap_const_lv1_0) and (ap_enable_reg_pp12_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp12_stage1)))) then 
            weights_hw_V_2_we0 <= ap_const_logic_1;
        else 
            weights_hw_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weights_ru_V_2_address0_assign_proc : process(ap_CS_fsm_pp5_stage1, ap_enable_reg_pp5_iter0, ap_block_pp5_stage1, ap_CS_fsm_pp5_stage0, ap_CS_fsm_pp5_stage2, ap_CS_fsm_pp5_stage3, ap_enable_reg_pp5_iter1, ap_block_pp5_stage0, zext_ln180_fu_1958_p1, zext_ln180_1_fu_1987_p1, ap_block_pp5_stage2, zext_ln180_2_fu_2004_p1, ap_block_pp5_stage3, zext_ln180_3_fu_2026_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (ap_enable_reg_pp5_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp5_stage0))) then 
            weights_ru_V_2_address0 <= zext_ln180_3_fu_2026_p1(13 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp5_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage3) and (ap_enable_reg_pp5_iter0 = ap_const_logic_1))) then 
            weights_ru_V_2_address0 <= zext_ln180_2_fu_2004_p1(13 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp5_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage2) and (ap_enable_reg_pp5_iter0 = ap_const_logic_1))) then 
            weights_ru_V_2_address0 <= zext_ln180_1_fu_1987_p1(13 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp5_stage1) and (ap_enable_reg_pp5_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage1))) then 
            weights_ru_V_2_address0 <= zext_ln180_fu_1958_p1(13 - 1 downto 0);
        else 
            weights_ru_V_2_address0 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    weights_ru_V_2_ce0_assign_proc : process(ap_CS_fsm_pp5_stage1, ap_enable_reg_pp5_iter0, ap_block_pp5_stage1_11001, ap_CS_fsm_pp5_stage0, ap_block_pp5_stage0_11001, ap_CS_fsm_pp5_stage2, ap_block_pp5_stage2_11001, ap_CS_fsm_pp5_stage3, ap_block_pp5_stage3_11001, ap_enable_reg_pp5_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp5_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (ap_enable_reg_pp5_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp5_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage3) and (ap_enable_reg_pp5_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp5_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage2) and (ap_enable_reg_pp5_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp5_stage1_11001) and (ap_enable_reg_pp5_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage1)))) then 
            weights_ru_V_2_ce0 <= ap_const_logic_1;
        else 
            weights_ru_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weights_ru_V_2_d0_assign_proc : process(weight_in_TDATA, ap_CS_fsm_pp5_stage1, ap_enable_reg_pp5_iter0, ap_block_pp5_stage1, reg_1648, reg_1667, ap_CS_fsm_pp5_stage0, trunc_ln647_2_reg_3381, ap_CS_fsm_pp5_stage2, ap_CS_fsm_pp5_stage3, ap_enable_reg_pp5_iter1, ap_block_pp5_stage0, ap_block_pp5_stage2, ap_block_pp5_stage3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (ap_enable_reg_pp5_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp5_stage0))) then 
            weights_ru_V_2_d0 <= trunc_ln647_2_reg_3381;
        elsif (((ap_const_boolean_0 = ap_block_pp5_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage3) and (ap_enable_reg_pp5_iter0 = ap_const_logic_1))) then 
            weights_ru_V_2_d0 <= reg_1648;
        elsif (((ap_const_boolean_0 = ap_block_pp5_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage2) and (ap_enable_reg_pp5_iter0 = ap_const_logic_1))) then 
            weights_ru_V_2_d0 <= reg_1667;
        elsif (((ap_const_boolean_0 = ap_block_pp5_stage1) and (ap_enable_reg_pp5_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage1))) then 
            weights_ru_V_2_d0 <= weight_in_TDATA(31 downto 24);
        else 
            weights_ru_V_2_d0 <= "XXXXXXXX";
        end if; 
    end process;


    weights_ru_V_2_we0_assign_proc : process(ap_CS_fsm_pp5_stage1, ap_enable_reg_pp5_iter0, icmp_ln102_reg_3352, ap_block_pp5_stage1_11001, ap_CS_fsm_pp5_stage0, ap_block_pp5_stage0_11001, ap_CS_fsm_pp5_stage2, ap_block_pp5_stage2_11001, ap_CS_fsm_pp5_stage3, ap_block_pp5_stage3_11001, ap_enable_reg_pp5_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp5_stage0_11001) and (icmp_ln102_reg_3352 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (ap_enable_reg_pp5_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp5_stage3_11001) and (icmp_ln102_reg_3352 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage3) and (ap_enable_reg_pp5_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp5_stage2_11001) and (icmp_ln102_reg_3352 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage2) and (ap_enable_reg_pp5_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp5_stage1_11001) and (icmp_ln102_reg_3352 = ap_const_lv1_0) and (ap_enable_reg_pp5_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage1)))) then 
            weights_ru_V_2_we0 <= ap_const_logic_1;
        else 
            weights_ru_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weights_rw_V_2_address0_assign_proc : process(ap_CS_fsm_pp6_stage1, ap_enable_reg_pp6_iter0, ap_block_pp6_stage1, ap_CS_fsm_pp6_stage0, ap_CS_fsm_pp6_stage2, ap_CS_fsm_pp6_stage3, ap_enable_reg_pp6_iter1, ap_block_pp6_stage0, zext_ln180_4_fu_2083_p1, zext_ln180_5_fu_2112_p1, ap_block_pp6_stage2, zext_ln180_6_fu_2129_p1, ap_block_pp6_stage3, zext_ln180_7_fu_2151_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp6_stage0) and (ap_enable_reg_pp6_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp6_stage0))) then 
            weights_rw_V_2_address0 <= zext_ln180_7_fu_2151_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp6_stage3) and (ap_enable_reg_pp6_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp6_stage3))) then 
            weights_rw_V_2_address0 <= zext_ln180_6_fu_2129_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp6_stage2) and (ap_enable_reg_pp6_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp6_stage2))) then 
            weights_rw_V_2_address0 <= zext_ln180_5_fu_2112_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp6_stage1) and (ap_enable_reg_pp6_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp6_stage1))) then 
            weights_rw_V_2_address0 <= zext_ln180_4_fu_2083_p1(12 - 1 downto 0);
        else 
            weights_rw_V_2_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    weights_rw_V_2_ce0_assign_proc : process(ap_CS_fsm_pp6_stage1, ap_enable_reg_pp6_iter0, ap_block_pp6_stage1_11001, ap_CS_fsm_pp6_stage0, ap_block_pp6_stage0_11001, ap_CS_fsm_pp6_stage2, ap_block_pp6_stage2_11001, ap_CS_fsm_pp6_stage3, ap_block_pp6_stage3_11001, ap_enable_reg_pp6_iter1)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp6_stage0) and (ap_enable_reg_pp6_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp6_stage0_11001)) or ((ap_enable_reg_pp6_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp6_stage3) and (ap_const_boolean_0 = ap_block_pp6_stage3_11001)) or ((ap_enable_reg_pp6_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp6_stage2) and (ap_const_boolean_0 = ap_block_pp6_stage2_11001)) or ((ap_const_boolean_0 = ap_block_pp6_stage1_11001) and (ap_enable_reg_pp6_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp6_stage1)))) then 
            weights_rw_V_2_ce0 <= ap_const_logic_1;
        else 
            weights_rw_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weights_rw_V_2_d0_assign_proc : process(weight_in_TDATA, ap_CS_fsm_pp6_stage1, ap_enable_reg_pp6_iter0, ap_block_pp6_stage1, reg_1648, reg_1667, ap_CS_fsm_pp6_stage0, trunc_ln647_3_reg_3426, ap_CS_fsm_pp6_stage2, ap_CS_fsm_pp6_stage3, ap_enable_reg_pp6_iter1, ap_block_pp6_stage0, ap_block_pp6_stage2, ap_block_pp6_stage3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp6_stage0) and (ap_enable_reg_pp6_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp6_stage0))) then 
            weights_rw_V_2_d0 <= trunc_ln647_3_reg_3426;
        elsif (((ap_const_boolean_0 = ap_block_pp6_stage3) and (ap_enable_reg_pp6_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp6_stage3))) then 
            weights_rw_V_2_d0 <= reg_1648;
        elsif (((ap_const_boolean_0 = ap_block_pp6_stage2) and (ap_enable_reg_pp6_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp6_stage2))) then 
            weights_rw_V_2_d0 <= reg_1667;
        elsif (((ap_const_boolean_0 = ap_block_pp6_stage1) and (ap_enable_reg_pp6_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp6_stage1))) then 
            weights_rw_V_2_d0 <= weight_in_TDATA(31 downto 24);
        else 
            weights_rw_V_2_d0 <= "XXXXXXXX";
        end if; 
    end process;


    weights_rw_V_2_we0_assign_proc : process(ap_CS_fsm_pp6_stage1, ap_enable_reg_pp6_iter0, icmp_ln115_reg_3397, ap_block_pp6_stage1_11001, ap_CS_fsm_pp6_stage0, ap_block_pp6_stage0_11001, ap_CS_fsm_pp6_stage2, ap_block_pp6_stage2_11001, ap_CS_fsm_pp6_stage3, ap_block_pp6_stage3_11001, ap_enable_reg_pp6_iter1)
    begin
        if ((((icmp_ln115_reg_3397 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp6_stage0) and (ap_enable_reg_pp6_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp6_stage0_11001)) or ((icmp_ln115_reg_3397 = ap_const_lv1_0) and (ap_enable_reg_pp6_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp6_stage3) and (ap_const_boolean_0 = ap_block_pp6_stage3_11001)) or ((icmp_ln115_reg_3397 = ap_const_lv1_0) and (ap_enable_reg_pp6_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp6_stage2) and (ap_const_boolean_0 = ap_block_pp6_stage2_11001)) or ((ap_const_boolean_0 = ap_block_pp6_stage1_11001) and (icmp_ln115_reg_3397 = ap_const_lv1_0) and (ap_enable_reg_pp6_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp6_stage1)))) then 
            weights_rw_V_2_we0 <= ap_const_logic_1;
        else 
            weights_rw_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weights_zu_V_2_address0_assign_proc : process(ap_CS_fsm_pp8_stage1, ap_enable_reg_pp8_iter0, ap_block_pp8_stage1, ap_CS_fsm_pp8_stage0, ap_CS_fsm_pp8_stage2, ap_CS_fsm_pp8_stage3, ap_enable_reg_pp8_iter1, ap_block_pp8_stage0, zext_ln180_8_fu_2270_p1, zext_ln180_9_fu_2299_p1, ap_block_pp8_stage2, zext_ln180_10_fu_2316_p1, ap_block_pp8_stage3, zext_ln180_11_fu_2338_p1)
    begin
        if (((ap_enable_reg_pp8_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp8_stage0) and (ap_const_boolean_0 = ap_block_pp8_stage0))) then 
            weights_zu_V_2_address0 <= zext_ln180_11_fu_2338_p1(13 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp8_stage3) and (ap_enable_reg_pp8_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp8_stage3))) then 
            weights_zu_V_2_address0 <= zext_ln180_10_fu_2316_p1(13 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp8_stage2) and (ap_enable_reg_pp8_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp8_stage2))) then 
            weights_zu_V_2_address0 <= zext_ln180_9_fu_2299_p1(13 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp8_stage1) and (ap_enable_reg_pp8_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp8_stage1))) then 
            weights_zu_V_2_address0 <= zext_ln180_8_fu_2270_p1(13 - 1 downto 0);
        else 
            weights_zu_V_2_address0 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    weights_zu_V_2_ce0_assign_proc : process(ap_CS_fsm_pp8_stage1, ap_enable_reg_pp8_iter0, ap_block_pp8_stage1_11001, ap_CS_fsm_pp8_stage0, ap_block_pp8_stage0_11001, ap_CS_fsm_pp8_stage2, ap_block_pp8_stage2_11001, ap_CS_fsm_pp8_stage3, ap_block_pp8_stage3_11001, ap_enable_reg_pp8_iter1)
    begin
        if ((((ap_enable_reg_pp8_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp8_stage3) and (ap_const_boolean_0 = ap_block_pp8_stage3_11001)) or ((ap_enable_reg_pp8_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp8_stage2) and (ap_const_boolean_0 = ap_block_pp8_stage2_11001)) or ((ap_const_boolean_0 = ap_block_pp8_stage1_11001) and (ap_enable_reg_pp8_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp8_stage1)) or ((ap_enable_reg_pp8_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp8_stage0) and (ap_const_boolean_0 = ap_block_pp8_stage0_11001)))) then 
            weights_zu_V_2_ce0 <= ap_const_logic_1;
        else 
            weights_zu_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weights_zu_V_2_d0_assign_proc : process(weight_in_TDATA, ap_CS_fsm_pp8_stage1, ap_enable_reg_pp8_iter0, ap_block_pp8_stage1, reg_1648, reg_1667, ap_CS_fsm_pp8_stage0, trunc_ln647_5_reg_3497, ap_CS_fsm_pp8_stage2, ap_CS_fsm_pp8_stage3, ap_enable_reg_pp8_iter1, ap_block_pp8_stage0, ap_block_pp8_stage2, ap_block_pp8_stage3)
    begin
        if (((ap_enable_reg_pp8_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp8_stage0) and (ap_const_boolean_0 = ap_block_pp8_stage0))) then 
            weights_zu_V_2_d0 <= trunc_ln647_5_reg_3497;
        elsif (((ap_const_boolean_0 = ap_block_pp8_stage3) and (ap_enable_reg_pp8_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp8_stage3))) then 
            weights_zu_V_2_d0 <= reg_1648;
        elsif (((ap_const_boolean_0 = ap_block_pp8_stage2) and (ap_enable_reg_pp8_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp8_stage2))) then 
            weights_zu_V_2_d0 <= reg_1667;
        elsif (((ap_const_boolean_0 = ap_block_pp8_stage1) and (ap_enable_reg_pp8_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp8_stage1))) then 
            weights_zu_V_2_d0 <= weight_in_TDATA(31 downto 24);
        else 
            weights_zu_V_2_d0 <= "XXXXXXXX";
        end if; 
    end process;


    weights_zu_V_2_we0_assign_proc : process(ap_CS_fsm_pp8_stage1, ap_enable_reg_pp8_iter0, icmp_ln140_reg_3468, ap_block_pp8_stage1_11001, ap_CS_fsm_pp8_stage0, ap_block_pp8_stage0_11001, ap_CS_fsm_pp8_stage2, ap_block_pp8_stage2_11001, ap_CS_fsm_pp8_stage3, ap_block_pp8_stage3_11001, ap_enable_reg_pp8_iter1)
    begin
        if ((((icmp_ln140_reg_3468 = ap_const_lv1_0) and (ap_enable_reg_pp8_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp8_stage0) and (ap_const_boolean_0 = ap_block_pp8_stage0_11001)) or ((icmp_ln140_reg_3468 = ap_const_lv1_0) and (ap_enable_reg_pp8_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp8_stage3) and (ap_const_boolean_0 = ap_block_pp8_stage3_11001)) or ((icmp_ln140_reg_3468 = ap_const_lv1_0) and (ap_enable_reg_pp8_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp8_stage2) and (ap_const_boolean_0 = ap_block_pp8_stage2_11001)) or ((ap_const_boolean_0 = ap_block_pp8_stage1_11001) and (icmp_ln140_reg_3468 = ap_const_lv1_0) and (ap_enable_reg_pp8_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp8_stage1)))) then 
            weights_zu_V_2_we0 <= ap_const_logic_1;
        else 
            weights_zu_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weights_zw_V_2_address0_assign_proc : process(ap_CS_fsm_pp9_stage1, ap_enable_reg_pp9_iter0, ap_block_pp9_stage1, ap_CS_fsm_pp9_stage0, ap_CS_fsm_pp9_stage2, ap_CS_fsm_pp9_stage3, ap_enable_reg_pp9_iter1, ap_block_pp9_stage0, zext_ln180_12_fu_2395_p1, zext_ln180_13_fu_2424_p1, ap_block_pp9_stage2, zext_ln180_14_fu_2441_p1, ap_block_pp9_stage3, zext_ln180_15_fu_2463_p1)
    begin
        if (((ap_enable_reg_pp9_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp9_stage0) and (ap_const_boolean_0 = ap_block_pp9_stage0))) then 
            weights_zw_V_2_address0 <= zext_ln180_15_fu_2463_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp9_stage3) and (ap_enable_reg_pp9_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp9_stage3))) then 
            weights_zw_V_2_address0 <= zext_ln180_14_fu_2441_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp9_stage2) and (ap_enable_reg_pp9_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp9_stage2))) then 
            weights_zw_V_2_address0 <= zext_ln180_13_fu_2424_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp9_stage1) and (ap_enable_reg_pp9_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp9_stage1))) then 
            weights_zw_V_2_address0 <= zext_ln180_12_fu_2395_p1(12 - 1 downto 0);
        else 
            weights_zw_V_2_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    weights_zw_V_2_ce0_assign_proc : process(ap_CS_fsm_pp9_stage1, ap_enable_reg_pp9_iter0, ap_block_pp9_stage1_11001, ap_CS_fsm_pp9_stage0, ap_block_pp9_stage0_11001, ap_CS_fsm_pp9_stage2, ap_block_pp9_stage2_11001, ap_CS_fsm_pp9_stage3, ap_block_pp9_stage3_11001, ap_enable_reg_pp9_iter1)
    begin
        if ((((ap_enable_reg_pp9_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp9_stage3) and (ap_const_boolean_0 = ap_block_pp9_stage3_11001)) or ((ap_enable_reg_pp9_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp9_stage2) and (ap_const_boolean_0 = ap_block_pp9_stage2_11001)) or ((ap_const_boolean_0 = ap_block_pp9_stage1_11001) and (ap_enable_reg_pp9_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp9_stage1)) or ((ap_enable_reg_pp9_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp9_stage0) and (ap_const_boolean_0 = ap_block_pp9_stage0_11001)))) then 
            weights_zw_V_2_ce0 <= ap_const_logic_1;
        else 
            weights_zw_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weights_zw_V_2_d0_assign_proc : process(weight_in_TDATA, ap_CS_fsm_pp9_stage1, ap_enable_reg_pp9_iter0, ap_block_pp9_stage1, reg_1648, reg_1667, ap_CS_fsm_pp9_stage0, trunc_ln647_6_reg_3542, ap_CS_fsm_pp9_stage2, ap_CS_fsm_pp9_stage3, ap_enable_reg_pp9_iter1, ap_block_pp9_stage0, ap_block_pp9_stage2, ap_block_pp9_stage3)
    begin
        if (((ap_enable_reg_pp9_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp9_stage0) and (ap_const_boolean_0 = ap_block_pp9_stage0))) then 
            weights_zw_V_2_d0 <= trunc_ln647_6_reg_3542;
        elsif (((ap_const_boolean_0 = ap_block_pp9_stage3) and (ap_enable_reg_pp9_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp9_stage3))) then 
            weights_zw_V_2_d0 <= reg_1648;
        elsif (((ap_const_boolean_0 = ap_block_pp9_stage2) and (ap_enable_reg_pp9_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp9_stage2))) then 
            weights_zw_V_2_d0 <= reg_1667;
        elsif (((ap_const_boolean_0 = ap_block_pp9_stage1) and (ap_enable_reg_pp9_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp9_stage1))) then 
            weights_zw_V_2_d0 <= weight_in_TDATA(31 downto 24);
        else 
            weights_zw_V_2_d0 <= "XXXXXXXX";
        end if; 
    end process;


    weights_zw_V_2_we0_assign_proc : process(ap_CS_fsm_pp9_stage1, ap_enable_reg_pp9_iter0, icmp_ln153_reg_3513, ap_block_pp9_stage1_11001, ap_CS_fsm_pp9_stage0, ap_block_pp9_stage0_11001, ap_CS_fsm_pp9_stage2, ap_block_pp9_stage2_11001, ap_CS_fsm_pp9_stage3, ap_block_pp9_stage3_11001, ap_enable_reg_pp9_iter1)
    begin
        if ((((icmp_ln153_reg_3513 = ap_const_lv1_0) and (ap_enable_reg_pp9_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp9_stage0) and (ap_const_boolean_0 = ap_block_pp9_stage0_11001)) or ((icmp_ln153_reg_3513 = ap_const_lv1_0) and (ap_enable_reg_pp9_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp9_stage3) and (ap_const_boolean_0 = ap_block_pp9_stage3_11001)) or ((icmp_ln153_reg_3513 = ap_const_lv1_0) and (ap_enable_reg_pp9_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp9_stage2) and (ap_const_boolean_0 = ap_block_pp9_stage2_11001)) or ((ap_const_boolean_0 = ap_block_pp9_stage1_11001) and (icmp_ln153_reg_3513 = ap_const_lv1_0) and (ap_enable_reg_pp9_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp9_stage1)))) then 
            weights_zw_V_2_we0 <= ap_const_logic_1;
        else 
            weights_zw_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln132_fu_2179_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln4_fu_2172_p3),64));
    zext_ln133_fu_2193_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln133_fu_2188_p2),64));
    zext_ln134_fu_2203_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln134_fu_2198_p2),64));
    zext_ln135_fu_2213_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln135_fu_2208_p2),64));
    zext_ln170_fu_2491_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln7_fu_2484_p3),64));
    zext_ln171_fu_2502_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln171_fu_2496_p2),64));
    zext_ln172_fu_2516_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln172_fu_2511_p2),64));
    zext_ln173_fu_2526_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln173_fu_2521_p2),64));
    zext_ln180_10_fu_2316_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_28_fu_2309_p3),64));
    zext_ln180_11_fu_2338_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_29_fu_2331_p3),64));
    zext_ln180_12_fu_2395_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_30_fu_2387_p4),64));
    zext_ln180_13_fu_2424_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_31_fu_2417_p3),64));
    zext_ln180_14_fu_2441_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_32_fu_2434_p3),64));
    zext_ln180_15_fu_2463_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_33_fu_2456_p3),64));
    zext_ln180_16_fu_2583_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_34_fu_2575_p4),64));
    zext_ln180_17_fu_2612_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_35_fu_2605_p3),64));
    zext_ln180_18_fu_2629_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_36_fu_2622_p3),64));
    zext_ln180_19_fu_2651_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_37_fu_2644_p3),64));
    zext_ln180_1_fu_1987_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_19_fu_1980_p3),64));
    zext_ln180_20_fu_2708_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_38_fu_2700_p4),64));
    zext_ln180_21_fu_2737_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_39_fu_2730_p3),64));
    zext_ln180_22_fu_2754_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_40_fu_2747_p3),64));
    zext_ln180_23_fu_2776_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_41_fu_2769_p3),64));
    zext_ln180_24_fu_2896_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_42_fu_2888_p4),64));
    zext_ln180_25_fu_2925_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_43_fu_2918_p3),64));
    zext_ln180_26_fu_2942_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_44_fu_2935_p3),64));
    zext_ln180_27_fu_2964_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_45_fu_2957_p3),64));
    zext_ln180_28_fu_3086_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_47_fu_3079_p3),11));
    zext_ln180_29_fu_3103_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln13_fu_3096_p3),11));
    zext_ln180_2_fu_2004_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_20_fu_1997_p3),64));
    zext_ln180_30_fu_3127_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln248_fu_3122_p2),11));
    zext_ln180_31_fu_3146_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln249_fu_3141_p2),11));
    zext_ln180_32_fu_3165_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln250_fu_3160_p2),11));
    zext_ln180_3_fu_2026_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_21_fu_2019_p3),64));
    zext_ln180_4_fu_2083_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_22_fu_2075_p4),64));
    zext_ln180_5_fu_2112_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_23_fu_2105_p3),64));
    zext_ln180_6_fu_2129_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_24_fu_2122_p3),64));
    zext_ln180_7_fu_2151_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_25_fu_2144_p3),64));
    zext_ln180_8_fu_2270_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_26_fu_2262_p4),64));
    zext_ln180_9_fu_2299_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_27_fu_2292_p3),64));
    zext_ln180_fu_1958_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_18_fu_1950_p4),64));
    zext_ln208_fu_2804_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln10_fu_2797_p3),64));
    zext_ln209_fu_2815_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln209_fu_2809_p2),64));
    zext_ln210_fu_2829_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln210_fu_2824_p2),64));
    zext_ln211_fu_2839_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln211_fu_2834_p2),64));
    zext_ln234_fu_2992_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln12_fu_2985_p3),64));
    zext_ln235_fu_3003_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln235_fu_2997_p2),64));
    zext_ln236_fu_3017_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln236_fu_3012_p2),64));
    zext_ln237_fu_3027_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln237_fu_3022_p2),64));
    zext_ln259_fu_3203_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln14_reg_3828),64));
    zext_ln260_fu_3212_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln260_fu_3207_p2),64));
    zext_ln261_fu_3226_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln261_fu_3221_p2),64));
    zext_ln262_fu_3236_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln262_fu_3231_p2),64));
    zext_ln43_fu_1712_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_17_fu_1702_p4),64));
    zext_ln52_fu_1768_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i1_0_reg_1204),64));
    zext_ln61_fu_1785_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i2_0_reg_1215),64));
    zext_ln81_fu_1810_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_reg_3317),64));
    zext_ln82_fu_1819_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln82_fu_1814_p2),64));
    zext_ln83_fu_1833_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln83_fu_1828_p2),64));
    zext_ln84_fu_1843_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln84_fu_1838_p2),64));
    zext_ln93_fu_1868_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln1_reg_3339),64));
    zext_ln94_fu_1877_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln94_fu_1872_p2),64));
    zext_ln95_fu_1891_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln95_fu_1886_p2),64));
    zext_ln96_fu_1901_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln96_fu_1896_p2),64));
end behav;
