// Seed: 3773594975
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_8;
  tri0 id_9;
  supply1 id_10;
  assign id_5 = !id_9;
  wire id_11, id_12;
  id_13 :
  assert property (@(posedge 1'd0, negedge id_1) -1) @(negedge 1'b0 or -1) $display(1, id_7);
  assign id_10 = 1;
  wire id_14;
  wire id_15;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  assign id_2[1&&-1'b0-1 : 1][-1] = id_2;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_10 = 0;
  wire id_3;
endmodule
