
*** Running vivado
    with args -log Top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source Top.tcl -notrace
Command: synth_design -top Top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6720
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1017.746 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top' [C:/Users/hp/Desktop/Integrated Systems Design/Hex_Calculator/Hex_Calculator.srcs/sources_1/new/Top.v:3]
	Parameter input_A bound to: 4'b0001 
	Parameter input_B bound to: 4'b0010 
	Parameter answer bound to: 4'b0100 
	Parameter last_value bound to: 4'b1000 
	Parameter addition bound to: 3'b001 
	Parameter subtract bound to: 3'b010 
	Parameter equal bound to: 3'b100 
	Parameter threshold bound to: 100000000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'debouncer' [C:/Users/hp/Desktop/Integrated Systems Design/Hex_Calculator/Hex_Calculator.srcs/sources_1/imports/Downloads/debouncer.v:3]
	Parameter threshold bound to: 100000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (1#1) [C:/Users/hp/Desktop/Integrated Systems Design/Hex_Calculator/Hex_Calculator.srcs/sources_1/imports/Downloads/debouncer.v:3]
INFO: [Synth 8-6157] synthesizing module 'Calculator' [C:/Users/hp/Desktop/Integrated Systems Design/Hex_Calculator/Hex_Calculator.srcs/sources_1/new/Calculator.v:3]
	Parameter input_A bound to: 4'b0001 
	Parameter input_B bound to: 4'b0010 
	Parameter last_value bound to: 4'b1000 
	Parameter answer bound to: 4'b0100 
	Parameter addition bound to: 3'b001 
	Parameter subtract bound to: 3'b010 
	Parameter equal bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'Calculator' (2#1) [C:/Users/hp/Desktop/Integrated Systems Design/Hex_Calculator/Hex_Calculator.srcs/sources_1/new/Calculator.v:3]
INFO: [Synth 8-6157] synthesizing module 'Functions' [C:/Users/hp/Desktop/Integrated Systems Design/Hex_Calculator/Hex_Calculator.srcs/sources_1/new/Functions.v:3]
	Parameter input_A bound to: 4'b0001 
	Parameter input_B bound to: 4'b0010 
	Parameter last_value bound to: 4'b1000 
	Parameter answer bound to: 4'b0100 
	Parameter addition bound to: 3'b001 
	Parameter subtract bound to: 3'b010 
	Parameter equal bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'Functions' (3#1) [C:/Users/hp/Desktop/Integrated Systems Design/Hex_Calculator/Hex_Calculator.srcs/sources_1/new/Functions.v:3]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_ctrl' [C:/Users/hp/Desktop/Integrated Systems Design/Hex_Calculator/Hex_Calculator.srcs/sources_1/imports/Downloads/seven_seg_ctrl.v:3]
INFO: [Synth 8-226] default block is never used [C:/Users/hp/Desktop/Integrated Systems Design/Hex_Calculator/Hex_Calculator.srcs/sources_1/imports/Downloads/seven_seg_ctrl.v:28]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_ctrl' (4#1) [C:/Users/hp/Desktop/Integrated Systems Design/Hex_Calculator/Hex_Calculator.srcs/sources_1/imports/Downloads/seven_seg_ctrl.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Top' (5#1) [C:/Users/hp/Desktop/Integrated Systems Design/Hex_Calculator/Hex_Calculator.srcs/sources_1/new/Top.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1017.746 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1017.746 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1017.746 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1017.746 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/hp/Desktop/Integrated Systems Design/Hex_Calculator/Hex_Calculator.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/hp/Desktop/Integrated Systems Design/Hex_Calculator/Hex_Calculator.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/hp/Desktop/Integrated Systems Design/Hex_Calculator/Hex_Calculator.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1042.750 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1042.750 ; gain = 0.000

*** Running vivado
    with args -log Top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source Top.tcl -notrace
Command: synth_design -top Top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12180
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1017.781 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top' [C:/Users/hp/Desktop/Integrated Systems Design/Hex_Calculator/Hex_Calculator.srcs/sources_1/new/Top.v:3]
	Parameter input_A bound to: 4'b0001 
	Parameter input_B bound to: 4'b0010 
	Parameter answer bound to: 4'b0100 
	Parameter last_value bound to: 4'b1000 
	Parameter addition bound to: 3'b001 
	Parameter subtract bound to: 3'b010 
	Parameter equal bound to: 3'b100 
	Parameter threshold bound to: 100000000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'debouncer' [C:/Users/hp/Desktop/Integrated Systems Design/Hex_Calculator/Hex_Calculator.srcs/sources_1/imports/Downloads/debouncer.v:3]
	Parameter threshold bound to: 100000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (1#1) [C:/Users/hp/Desktop/Integrated Systems Design/Hex_Calculator/Hex_Calculator.srcs/sources_1/imports/Downloads/debouncer.v:3]
INFO: [Synth 8-6157] synthesizing module 'Calculator' [C:/Users/hp/Desktop/Integrated Systems Design/Hex_Calculator/Hex_Calculator.srcs/sources_1/new/Calculator.v:3]
	Parameter input_A bound to: 4'b0001 
	Parameter input_B bound to: 4'b0010 
	Parameter last_value bound to: 4'b1000 
	Parameter answer bound to: 4'b0100 
	Parameter addition bound to: 3'b001 
	Parameter subtract bound to: 3'b010 
	Parameter equal bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'Calculator' (2#1) [C:/Users/hp/Desktop/Integrated Systems Design/Hex_Calculator/Hex_Calculator.srcs/sources_1/new/Calculator.v:3]
INFO: [Synth 8-6157] synthesizing module 'Functions' [C:/Users/hp/Desktop/Integrated Systems Design/Hex_Calculator/Hex_Calculator.srcs/sources_1/new/Functions.v:3]
	Parameter input_A bound to: 4'b0001 
	Parameter input_B bound to: 4'b0010 
	Parameter last_value bound to: 4'b1000 
	Parameter answer bound to: 4'b0100 
	Parameter addition bound to: 3'b001 
	Parameter subtract bound to: 3'b010 
	Parameter equal bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'Functions' (3#1) [C:/Users/hp/Desktop/Integrated Systems Design/Hex_Calculator/Hex_Calculator.srcs/sources_1/new/Functions.v:3]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_ctrl' [C:/Users/hp/Desktop/Integrated Systems Design/Hex_Calculator/Hex_Calculator.srcs/sources_1/imports/Downloads/seven_seg_ctrl.v:3]
INFO: [Synth 8-226] default block is never used [C:/Users/hp/Desktop/Integrated Systems Design/Hex_Calculator/Hex_Calculator.srcs/sources_1/imports/Downloads/seven_seg_ctrl.v:28]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_ctrl' (4#1) [C:/Users/hp/Desktop/Integrated Systems Design/Hex_Calculator/Hex_Calculator.srcs/sources_1/imports/Downloads/seven_seg_ctrl.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Top' (5#1) [C:/Users/hp/Desktop/Integrated Systems Design/Hex_Calculator/Hex_Calculator.srcs/sources_1/new/Top.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1017.781 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1017.781 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1017.781 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1017.781 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/hp/Desktop/Integrated Systems Design/Hex_Calculator/Hex_Calculator.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/hp/Desktop/Integrated Systems Design/Hex_Calculator/Hex_Calculator.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/hp/Desktop/Integrated Systems Design/Hex_Calculator/Hex_Calculator.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1040.469 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1040.469 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1040.469 ; gain = 22.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1040.469 ; gain = 22.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1040.469 ; gain = 22.688
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'present_state_reg' in module 'Calculator'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 input_A |                             0001 |                             0001
                 input_B |                             0010 |                             0010
                  answer |                             0100 |                             0100
              last_value |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'present_state_reg' in module 'Calculator'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1040.469 ; gain = 22.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   17 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input   32 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	   3 Input   17 Bit        Muxes := 1     
	   5 Input   16 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 3     
	   3 Input    1 Bit        Muxes := 2     
	   5 Input    1 Bit        Muxes := 4     
	   7 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1040.469 ; gain = 22.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1040.469 ; gain = 22.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1049.879 ; gain = 32.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1052.758 ; gain = 34.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1058.527 ; gain = 40.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1058.527 ; gain = 40.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1058.527 ; gain = 40.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1058.527 ; gain = 40.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1058.527 ; gain = 40.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1058.527 ; gain = 40.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    18|
|3     |LUT1   |     3|
|4     |LUT2   |     5|
|5     |LUT3   |    36|
|6     |LUT4   |    14|
|7     |LUT5   |    29|
|8     |LUT6   |    27|
|9     |FDCE   |    20|
|10    |FDRE   |   104|
|11    |FDSE   |     1|
|12    |IBUF   |    20|
|13    |OBUF   |    27|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1058.527 ; gain = 40.746
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 1058.527 ; gain = 18.059
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1058.527 ; gain = 40.746
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1070.562 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1070.562 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 1070.562 ; gain = 52.781
INFO: [Common 17-1381] The checkpoint 'C:/Users/hp/Desktop/Integrated Systems Design/Hex_Calculator/Hex_Calculator.runs/synth_1/Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_utilization_synth.rpt -pb Top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 29 19:28:28 2021...
