{
  "title": "OMAPL137BPTPH__TI_0_alldatasheet",
  "model_name": "llama-3.3-70b-versatile",
  "component": "[\"OMAPL137\", \"OMAPL137\"]",
  "description": "Processor with various hardware features including SDRAM support, timers, UART, and USB interfaces.",
  "chunks": "[\"## 2.1 Device Characteristics\\n\\n---\\n\\n| FEATURES                                                                                                          | FEATURES                                     |                                                                                                                                                                                                                                                                                |\\n|-------------------------------------------------------------------------------------------------------------------|----------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|\\n| HARDWARE                                                                                                          | EMIFB                                        | SDRAM only, 16-bit bus width, up to 256 Mbit                                                                                                                                                                                                                                   |\\n| HARDWARE                                                                                                          | EMIFA                                        | Asynchronous (8-bit bus width) RAM, Flash, NOR, NAND                                                                                                                                                                                                                           |\\n| HARDWARE                                                                                                          | Flash Card Interface                         | MMC and SD cards supported.                                                                                                                                                                                                                                                    |\\n| HARDWARE                                                                                                          | EDMA3                                        | 32 independent channels, 8 QDMA channels, 2 Transfer controllers                                                                                                                                                                                                               |\\n| HARDWARE                                                                                                          | dMAX                                         | 16 independent channels                                                                                                                                                                                                                                                        |\\n| HARDWARE                                                                                                          | Timers                                       | 2 64-Bit General Purpose (configurable as 2 separate 32-bit timers, 1 configurable as Watch Dog)                                                                                                                                                                               |\\n| HARDWARE                                                                                                          | UART                                         | 3 (one with RTS and CTS flow control)                                                                                                                                                                                                                                          |\\n| HARDWARE                                                                                                          | SPI                                          | 2 (Each with one hardware chip select)                                                                                                                                                                                                                                         |\\n| HARDWARE                                                                                                          | I 2 C                                        | 2 (both Master/Slave)                                                                                                                                                                                                                                                          |\\n| Peripherals                                                                                                       | Multichannel Audio Serial Port [McASP]       | 3 (each with transmit/receive, FIFO buffer, 16/12/4 serializers)                                                                                                                                                                                                               |\\n| Not all peripherals pins are available at the same time (for more detail, see the Device Configurations section). | 10/100 Ethernet MAC with Management Data I/O | 1 (RMII Interface)                                                                                                                                                                                                                                                             |\\n| Not all peripherals pins are available at the same time (for more detail, see the Device Configurations section). | eHRPWM                                       | 6 Single Edge, 6 Dual Edge Symmetric, or 3 Dual Edge Asymmetric Outputs                                                                                                                                                                                                        |\\n| Not all peripherals pins are available at the same time (for more detail, see the Device Configurations section). | eCAP                                         | 3 32-bit capture inputs or 3 32-bit auxiliary PWM outputs                                                                                                                                                                                                                      |\\n| Not all peripherals pins are available at the same time (for more detail, see the Device Configurations section). | eQEP                                         | 2 32-bit QEP channels with 4 inputs/channel                                                                                                                                                                                                                                    |\\n| Not all peripherals pins are available at the same time (for more detail, see the Device Configurations section). | UHPI                                         | -                                                                                                                                                                                                                                                                              |\\n| Not all peripherals pins are available at the same time (for more detail, see the Device Configurations section). | USB 2.0 (USB0)                               | Full Speed Host Or Device with On-Chip PHY                                                                                                                                                                                                                                     |\\n| Not all peripherals pins are available at the same time (for more detail, see the Device Configurations section). | USB 1.1 (USB1)                               | -                                                                                                                                                                                                                                                                              |\\n| Not all peripherals pins are available at the same time (for more detail, see the Device Configurations section). | General-Purpose Input/Output Port            | 8 banks of 16-bit                                                                                                                                                                                                                                                              |\\n| Not all peripherals pins are available at the same time (for more detail, see the Device Configurations section). | LCD Controller                               | 1                                                                                                                                                                                                                                                                              |\\n| Not all peripherals pins are available at the same time (for more detail, see the Device Configurations section). | RTC                                          | 1 (32 KHz oscillator and seperate power trail. Provides time and date tracking and alarm capability.)                                                                                                                                                                          |\\n| On-Chip Memory                                                                                                    | Size (Bytes)                                 | 488KB RAM, 1088KB ROM                                                                                                                                                                                                                                                          |\\n| On-Chip Memory                                                                                                    | Organization                                 | DSP 32KB L1 Program (L1P)/Cache (up to 32KB) 32KB L1 Data (L1D)/Cache (up to 32KB) 256KB Unified Mapped RAM/Cache (L2) 1024KB ROM (L2) DSP Memories can be made accessible to ARM, EDMA3, and other peripherals. ARM 16KB I-Cache 16KB D-Cache 8KB RAM (Vector Table) 64KB ROM |\\n| C674x CPU ID + CPU Rev ID                                                                                         | Control Status Register (CSR.[31:16])        | 0x1400                                                                                                                                                                                                                                                                         |\\n| C674x Megamodule Revision                                                                                         | Revision ID Register (MM_REVID[15:0])        | 0x0000                                                                                                                                                                                                                                                                         |\\n| JTAG BSDL_ID                                                                                                      | DEVIDR0 register                             | 0x8B7DF02F                                                                                                                                                                                                                                                                     |\\n| CPU Frequency                                                                                                     | MHz                                          | 674x DSP 300 MHz ARM926 300 MHz                                                                                                                                                                                                                                                |\\n\\n---\\n## Table 2-1. Characteristics of the OMAPL137 Processor (continued)\\n\\n---\\n\\n| HARDWARE FEATURES   | HARDWARE FEATURES                                                       |                                                  |\\n|---------------------|-------------------------------------------------------------------------|--------------------------------------------------|\\n| Cycle Time          | ns                                                                      | 674x DSP 3.33 ns ARM926 3.33 ns                  |\\n| Voltage             | Core (V)                                                                | 1.2 V                                            |\\n| Voltage             | I/O (V)                                                                 | 3.3 V                                            |\\n| Package             | Package                                                                 | 24 mm x 24 mm, 176-Pin, 0.5 mm pitch, TQFP (PTP) |\\n| Product Status (1)  | Product Preview (PP), Advance Information (AI), or Production Data (PD) | AI                                               |\\n\\n---\\n## Table 2-2. C674x Cache Registers\\n\\n---\\n\\n| HEX ADDRESS RANGE         | REGISTER ACRONYM   | DESCRIPTION                                   |\\n|---------------------------|--------------------|-----------------------------------------------|\\n| 0x0184 0000               | L2CFG              | L2 Cache configuration register               |\\n| 0x0184 0020               | L1PCFG             | L1P Size Cache configuration register         |\\n| 0x0184 0024               | L1PCC              | L1P Freeze Mode Cache configuration register  |\\n| 0x0184 0040               | L1DCFG             | L1D Size Cache configuration register         |\\n| 0x0184 0044               | L1DCC              | L1D Freeze Mode Cache configuration register  |\\n| 0x0184 0048 - 0x0184 0FFC | -                  | Reserved                                      |\\n| 0x0184 1000               | EDMAWEIGHT         | L2 EDMA access control register               |\\n| 0x0184 1004 - 0x0184 1FFC | -                  | Reserved                                      |\\n| 0x0184 2000               | L2ALLOC0           | L2 allocation register 0                      |\\n| 0x0184 2004               | L2ALLOC1           | L2 allocation register 1                      |\\n| 0x0184 2008               | L2ALLOC2           | L2 allocation register 2                      |\\n| 0x0184 200C               | L2ALLOC3           | L2 allocation register 3                      |\\n| 0x0184 2010 - 0x0184 3FFF | -                  | Reserved                                      |\\n| 0x0184 4000               | L2WBAR             | L2 writeback base address register            |\\n| 0x0184 4004               | L2WWC              | L2 writeback word count register              |\\n| 0x0184 4010               | L2WIBAR            | L2 writeback invalidate base address register |\\n| 0x0184 4014               | L2WIWC             | L2 writeback invalidate word count register   |\\n| 0x0184 4018               | L2IBAR             | L2 invalidate base address register           |\\n| 0x0184 401C               | L2IWC              | L2 invalidate word count register             |\\n| 0x0184 4020               | L1PIBAR            | L1P invalidate base address register          |\\n\\n---\", \"## Table 2-2. C674x Cache Registers (continued)\\n\\n---\\n\\n| HEX ADDRESS RANGE         | REGISTER ACRONYM   | DESCRIPTION                                                                                          |\\n|---------------------------|--------------------|------------------------------------------------------------------------------------------------------|\\n| 0x0184 4024               | L1PIWC             | L1P invalidate word count register                                                                   |\\n| 0x0184 4030               | L1DWIBAR           | L1D writeback invalidate base address register                                                       |\\n| 0x0184 4034               | L1DWIWC            | L1D writeback invalidate word count register                                                         |\\n| 0x0184 4038               | -                  | Reserved                                                                                             |\\n| 0x0184 4040               | L1DWBAR            | L1D Block Writeback                                                                                  |\\n| 0x0184 4044               | L1DWWC             | L1D Block Writeback                                                                                  |\\n| 0x0184 4048               | L1DIBAR            | L1D invalidate base address register                                                                 |\\n| 0x0184 404C               | L1DIWC             | L1D invalidate word count register                                                                   |\\n| 0x0184 4050 - 0x0184 4FFF | -                  | Reserved                                                                                             |\\n| 0x0184 5000               | L2WB               | L2 writeback all register                                                                            |\\n| 0x0184 5004               | L2WBINV            | L2 writeback invalidate all register                                                                 |\\n| 0x0184 5008               | L2INV              | L2 Global Invalidate without writeback                                                               |\\n| 0x0184 500C - 0x0184 5027 | -                  | Reserved                                                                                             |\\n| 0x0184 5028               | L1PINV             | L1P Global Invalidate                                                                                |\\n| 0x0184 502C - 0x0184 5039 | -                  | Reserved                                                                                             |\\n| 0x0184 5040               | L1DWB              | L1D Global Writeback                                                                                 |\\n| 0x0184 5044               | L1DWBINV           | L1D Global Writeback with Invalidate                                                                 |\\n| 0x0184 5048               | L1DINV             | L1D Global Invalidate without writeback                                                              |\\n| 0x0184 8000 - 0x0184 80FF | MAR0 - MAR63       | Reserved 0x0000 0000 - 0x3FFF FFFF                                                                   |\\n| 0x0184 8100 - 0x0184 817F | MAR64 - MAR95      | Memory Attribute Registers for EMIFA SDRAM Data (CS0) 0x4000 0000 - 0x5FFF FFFF                      |\\n| 0x0184 8180 - 0x0184 8187 | MAR96 - MAR97      | Memory Attribute Registers for EMIFA Async Data (CS2) 0x6000 0000 - 0x61FF FFFF                      |\\n| 0x0184 8188 - 0x0184 818F | MAR98 - MAR99      | Memory Attribute Registers for EMIFA Async Data (CS2) 0x6200 0000 - 0x63FF FFFF                      |\\n| 0x0184 8190 - 0x0184 8197 | MAR100 - MAR101    | Memory Attribute Registers for EMIFA Async Data (CS2) 0x6400 0000 - 0x65FF FFFF                      |\\n| 0x0184 8198 - 0x0184 819F | MAR102 - MAR103    | Memory Attribute Registers for EMIFA Async Data (CS2) 0x6600 0000 - 0x67FF FFFF                      |\\n| 0x0184 81A0 - 0x0184 81FF | MAR104 - MAR127    | Reserved 0x6800 0000 - 0x7FFF FFFF                                                                   |\\n| 8200                      | MAR128             | Memory Attribute Register for Shared RAM 0x8000 0000 - 0x8001 FFFF                                   |\\n| 0x0184                    |                    | Reserved 0x8002 0000 - 0x81FF FFFF                                                                   |\\n| 0x0184 8204 - 0x0184 82FF | MAR129 - MAR191    | Reserved 0x8200 0000 - 0xBFFF FFFF Memory Attribute Registers for EMIFD SDRAM Data (CS2) 0xC000 0000 |\\n| 0x0184 8380 - 0x0184 83FF | MAR224 - MAR255    | Reserved 0xE000 0000 - 0xFFFF FFFF                                                                   |\\n\\n---\", \"## Table 2-3. OMAPL137 Top Level Memory Map\\n\\n---\\n\\n| Start Address   | End Address   | Size       | ARM Mem Map     | DSP Mem Map              | EDMA Mem Map   | dMAX Mem Map             | Master Peripheral Mem Map   | LCDC Mem Map   |\\n|-----------------|---------------|------------|-----------------|--------------------------|----------------|--------------------------|-----------------------------|----------------|\\n| 0x0000 0000     | 0x0000 0FFF   | 4K         |                 | -                        |                | dMAX Local Address Space | -                           | -              |\\n| 0x0000 1000     | 0x006F FFFF   | 6M + 1020K |                 |                          | -              |                          |                             |                |\\n| 0x0070 0000     | 0x007F FFFF   | 1024K      | -               | DSP L2 ROM               |                | -                        |                             |                |\\n| 0x0080 0000     | 0x0083 FFFF   | 256K       | -               | DSP L2 RAM               |                | -                        |                             |                |\\n| 0x0084 0000     | 0x00DF FFFF   | 5M + 768K  |                 |                          | -              |                          |                             |                |\\n| 0x00E0 0000     | 0x00E0 7FFF   | 32K        | -               | DSP L1P RAM              |                | -                        |                             |                |\\n| 0x00E0 8000     | 0x00EF FFFF   | 992K       |                 |                          | -              |                          |                             |                |\\n| 0x00F0 0000     | 0x00F0 7FFF   | 32K        | -               | DSP L1D RAM              |                | -                        |                             |                |\\n| 0x00F0 8000     | 0x017F FFFF   | 8M + 992K  |                 |                          | -              |                          |                             |                |\\n| 0x0180 0000     | 0x0180 FFFF   | 64K        | -               | DSP Interrupt Controller |                | -                        |                             |                |\\n| 0x0181 0000     | 0x0181 0FFF   | 4K         | -               | DSP Powerdown Controller |                | -                        |                             |                |\\n| 0x0181 1000     | 0x0181 1FFF   | 4K         | -               | DSP Security ID          |                | -                        |                             |                |\\n| 0x0181 2000     | 0x0181 2FFF   | 4K         | -               | DSP Revision ID          |                | -                        |                             |                |\\n| 0x0181 3000     | 0x0181 FFFF   | 52K        | -               | -                        |                | -                        |                             |                |\\n| 0x0182 0000     | 0x0182 FFFF   | 64K        | -               | DSP EMC                  |                | -                        |                             |                |\\n| 0x0183 0000     | 0x0183 FFFF   | 64K        | -               | DSP Internal Reserved    |                | -                        |                             |                |\\n| 0x0184 0000     | 0x0184 FFFF   | 64K        | -               | DSP Memory System        |                | -                        |                             |                |\\n| 0x0185 0000     | 0x0187 FFFF   | 192K       |                 |                          | -              |                          |                             |                |\\n| 0x0188 0000     | 0x01BC 03FF   | 3M + 257K  |                 |                          | -              |                          |                             |                |\\n| 0x01BC 0400     | 0x01BC 042F   | 48         |                 |                          | -              |                          |                             |                |\\n| 0x01BC 0430     | 0x01BC 044F   | 32         |                 |                          | -              |                          |                             |                |\\n| 0x01BC 0000     | 0x01BC 0FFF   | 4K         | ARM ETB memory  |                          |                | -                        |                             |                |\\n| 0x01BC 1000     | 0x01BC 17FF   | 2K         | ARM ETB reg     |                          |                | -                        |                             |                |\\n| 0x01BC 1800     | 0x01BC 18FF   | 256        | ARM Ice Crusher |                          |                | -                        |                             |                |\\n| 0x01BC 0500     | 0x01BC FFFF   | 62K + 768  | -               | -                        | -              | -                        | -                           | -              |\\n| 0x01BD 0000     | 0x01BD FFFF   | 64K        | -               | -                        | -              | -                        | -                           | -              |\\n| 0x01BE 0000     | 0x01BF FFFF   | 128K       | -               | -                        | -              | -                        | -                           | -              |\\n| 0x01C0 0000     | 0x01C0 7FFF   | 32K        |                 |                          |                |                          |                             |                |\\n|                 |               | 1024       | EDMA3 CC        | EDMA3 CC                 | EDMA3 CC       | EDMA3 CC                 | EDMA3 CC                    | -              |\\n| 0x01C0 8000     | 0x01C0 83FF   |            | EDMA3 TC0       | EDMA3 TC0                | EDMA3 TC0      | EDMA3 TC0                | EDMA3 TC0                   | -              |\\n| 0x01C0 8400     | 0x01C0 87FF   | 1024       | -               | -                        | -              | -                        | -                           | -              |\\n| 0x01C1 0000     | 0x01C1 0FFF   | 4K         | 0               | 0                        | 0              | 0                        | 0                           | -              |\\n| 0x01C1 1000     | 0x01C1 1FFF   | 4K         | PLL Controller  | PLL Controller           | PLL Controller | PLL Controller           | PLL Controller              | -              |\\n| 0x01C1 2000     | 0x01C1 3FFF   | 8K         | -               | -                        | -              | -                        | -                           | -              |\\n| 0x01C1          | 0x01C1 4FFF   | 4K         | SYSCFG          | SYSCFG                   | SYSCFG         | SYSCFG                   | SYSCFG                      | -              |\\n| 4000            |               |            |                 |                          |                |                          |                             |                |\\n\\n---\", \"## Table 2-3. OMAPL137 Top Level Memory Map (continued)\\n\\n---\\n\\n| Start Address   | End Address   | Size     | ARM Mem Map   | Map EDMA Mem Map          | dMAX Mem Map   | LCDC Mem Map   |\\n|-----------------|---------------|----------|---------------|---------------------------|----------------|----------------|\\n| 0x01C1 5000     | 0x01C1 5FFF   | 4K       |               | -                         |                |                |\\n| 0x01C1 6000     | 0x01C1 6FFF   | 4K       |               | -                         |                |                |\\n| 0x01C1 7000     | 0x01C1 7FFF   | 4K       |               | -                         |                |                |\\n| 0x01C1 8000     | 0x01C1 FFFF   | 32K      |               | -                         |                |                |\\n| 0x01C2 0000     | 0x01C2 0FFF   | 4K       |               | Timer64P 0                |                | -              |\\n| 0x01C2 1000     | 0x01C2 1FFF   | 4K       |               | Timer64P 1                |                | -              |\\n| 0x01C2 2000     | 0x01C2 2FFF   | 4K       |               | I2C 0                     |                | -              |\\n| 0x01C2 3000     | 0x01C2 3FFF   | 4K       |               | RTC                       |                | -              |\\n| 0x01C2 4000     | 0x01C2 4FFF   | 4K       |               | -                         |                |                |\\n| 0x01C2 5000     | 0x01C2 FFFF   | 44K      |               | -                         |                |                |\\n| 0x01C3 0000     | 0x01C3 01FF   | 512      |               | dMAX Data RAM 0           |                | -              |\\n| 0x01C3 0200     | 0x01C3 1FFF   | 7K + 512 |               | -                         |                |                |\\n| 0x01C3 2000     | 0x01C3 21FF   | 512      |               | dMAX Data RAM 1           |                | -              |\\n| 0x01C3 2200     | 0x01C3 3FFF   | 7K + 512 |               | -                         |                |                |\\n| 0x01C3 4000     | 0x01C3 7FFF   | 16K      |               | dMAX Control Registers    |                | -              |\\n| 0x01C3 8000     | 0x01C3 8FFF   | 4K       |               | MAX0 Configuration Memory |                | -              |\\n| 0x01C3 9000     | 0x01C3 BFFF   | 12K      |               | -                         |                |                |\\n| 0x01C3 C000     | 0x01C3 CFFF   | 4K       |               | MAX1 Configuration        | Memory         | -              |\\n| 0x01C3 D000     | 0x01C3 FFFF   | 12K      |               | -                         |                |                |\\n| 0x01C4 0000     | 0x01C4 0FFF   | 4K       |               | MMC/SD 0                  |                | -              |\\n| 0x01C4 1000     | 0x01C4 1FFF   | 4K       |               | SPI 0                     |                | -              |\\n| 0x01C4 2000     | 0x01C4 2FFF   | 4K       |               | UART 0                    |                | -              |\\n| 0x01C4 3000     | 0x01C4 3FFF   | 4K       |               | -                         |                |                |\\n| 0x01C4 4000     | 0x01CF FFFF   | 752K     |               | -                         |                |                |\\n| 0x01D0 0000     | 0x01D0 0FFF   | 4K       |               | McASP 0 Control           |                | -              |\\n| 0x01D0 1000     | 0x01D0 1FFF   | 4K       |               | McASP 0 AFIFO Ctrl        |                | -              |\\n| 0x01D0 2000     | 0x01D0 2FFF   | 4K       |               | McASP 0 Data              |                | -              |\\n| 0x01D0 3000     | 0x01D0 3FFF   | 4K       |               | -                         |                |                |\\n| 0x01D0 4000     | 0x01D0 4FFF   | 4K       |               | McASP 1 Control           |                | -              |\\n| 0x01D0 5000     | 0x01D0 5FFF   | 4K       |               | McASP 1 AFIFO Ctrl        |                | -              |\\n| 0x01D0 6000     | 0x01D0 6FFF   | 4K       |               | McASP 1 Data              |                | -              |\\n| 0x01D0 7000     | 0x01D0 7FFF   | 4K       |               | -                         |                |                |\\n| 0x01D0 8000     | 0x01D0 8FFF   | 4K       |               | McASP 2 Control           |                | -              |\\n| 0x01D0 9000     | 0x01D0 9FFF   | 4K       |               | McASP 2 AFIFO Ctrl        |                | -              |\\n| 0x01D0 A000     | 0x01D0 AFFF   | 4K       |               | McASP 2 Data              |                | -              |\\n| 0x01D0 B000     | 0x01D0 BFFF   | 4K       |               | -                         |                |                |\\n| 0x01D0 C000     | 0x01D0 CFFF   | 4K       |               | UART 1                    |                | -              |\\n| 0x01D0 D000     | 0x01D0 DFFF   | 4K       |               | UART 2                    |                | -              |\\n| 0x01D0 E000     | 0x01D0 EFFF   | 4K       |               | -                         |                |                |\\n| 0x01D0 F000     | 0x01DF FFFF   | 964K     |               | -                         |                |                |\\n| 0x01E0 0000     | 0x01E0 FFFF   | 64K      |               | USB0                      |                | -              |\\n| 0x01E1 0000     | 0x01E1 0FFF   | 4K       |               | UHPI                      |                | -              |\\n| 0x01E1 1000     | 0x01E1 1FFF   | 4K       |               | -                         |                |                |\\n| 0x01E1 2000     | 0x01E1 2FFF   | 4K       |               | SPI 1                     |                | -              |\\n\\n---\", \"## Table 2-3. OMAPL137 Top Level Memory Map (continued)\\n\\n---\\n\\n| Start Address   | End Address   | Size        | ARM Mem Map                   | DSP Mem Map                   | EDMA Mem Map                  | Master Peripheral Mem Map     | LCDC Mem Map   |\\n|-----------------|---------------|-------------|-------------------------------|-------------------------------|-------------------------------|-------------------------------|----------------|\\n| 0x01E1 3000     | 0x01E1 3FFF   | 4K          | LCD Controller                | LCD Controller                | LCD Controller                | LCD Controller                | -              |\\n| 0x01E1 4000     | 0x01E1 4FFF   | 4K          | MPU 1                         | MPU 1                         | MPU 1                         | MPU 1                         | -              |\\n| 0x01E1 5000     | 0x01E1 5FFF   | 4K          | MPU 2                         | MPU 2                         | MPU 2                         | MPU 2                         | -              |\\n| 0x01E1 6000     | 0x01E1 FFFF   | 40K         | -                             | -                             | -                             | -                             | -              |\\n| 0x01E2 0000     | 0x01E2 1FFF   | 8K          | EMAC Control Module RAM       | EMAC Control Module RAM       | EMAC Control Module RAM       | EMAC Control Module RAM       | -              |\\n| 0x01E2 2000     | 0x01E2 2FFF   | 4K          | EMAC Control Module Registers | EMAC Control Module Registers | EMAC Control Module Registers | EMAC Control Module Registers | -              |\\n| 0x01E2 3000     | 0x01E2 3FFF   | 4K          | EMAC Control Registers        | EMAC Control Registers        | EMAC Control Registers        | EMAC Control Registers        | -              |\\n| 0x01E2 4000     | 0x01E2 4FFF   | 4K          | EMAC MDIO port                | EMAC MDIO port                | EMAC MDIO port                | EMAC MDIO port                | -              |\\n| 0x01E2 5000     | 0x01E2 5FFF   | 4K          | USB1                          | USB1                          | USB1                          | USB1                          | -              |\\n| 0x01E2 6000     | 0x01E2 6FFF   | 4K          | GPIO                          | GPIO                          | GPIO                          | GPIO                          | -              |\\n| 0x01E2 7000     | 0x01E2 7FFF   | 4K          | PSC 1                         | PSC 1                         | PSC 1                         | PSC 1                         | -              |\\n| 0x01E2 8000     | 0x01E2 8FFF   | 4K          | 1                             | 1                             | 1                             | 1                             | -              |\\n| 0x01E2 9000     | 0x01E2 9FFF   | 4K          | -                             | -                             | -                             | -                             | -              |\\n| 0x01E2 A000     | 0x01EF FFFF   | 856K        | -                             | -                             | -                             | -                             | -              |\\n| 0x01F0 0000     | 0x01F0 0FFF   | 4K          |                               |                               |                               |                               | -              |\\n| 0x01F0 1000     | 0x01F0 1FFF   | 4K          | EPWM 0 HRPWM 0                | EPWM 0 HRPWM 0                | EPWM 0 HRPWM 0                | EPWM 0 HRPWM 0                | -              |\\n| 0x01F0 2000     | 0x01F0 2FFF   | 4K          | eHRPWM 1                      | eHRPWM 1                      | eHRPWM 1                      | eHRPWM 1                      | -              |\\n| 0x01F0 3000     | 0x01F0 3FFF   | 4K          | HRPWM 1                       | HRPWM 1                       | HRPWM 1                       | HRPWM 1                       | -              |\\n| 0x01F0 4000     | 0x01F0 4FFF   | 4K          | eHRPWM 2                      | eHRPWM 2                      | eHRPWM 2                      | eHRPWM 2                      | -              |\\n| 0x01F0 5000     | 0x01F0 5FFF   | 4K          | HRPWM 2                       | HRPWM 2                       | HRPWM 2                       | HRPWM 2                       | -              |\\n| 0x01F0 6000     | 0x01F0 6FFF   | 4K          | ECAP 0                        | ECAP 0                        | ECAP 0                        | ECAP 0                        | -              |\\n| 0x01F0 7000     | 0x01F0 7FFF   | 4K          | ECAP 1                        | ECAP 1                        | ECAP 1                        | ECAP 1                        | -              |\\n| 0x01F0 8000     | 0x01F0 8FFF   | 4K          | ECAP 2                        | ECAP 2                        | ECAP 2                        | ECAP 2                        | -              |\\n| 0x01F0 9000     | 0x01F0 9FFF   | 4K          | EQEP 0                        | EQEP 0                        | EQEP 0                        | EQEP 0                        | -              |\\n| 0x01F0 A000     | 0x01F0 AFFF   | 4K          | EQEP 1                        | EQEP 1                        | EQEP 1                        | EQEP 1                        | -              |\\n| 0x01F0 B000     | 0x01F0 BFFF   | 4K          | -                             | -                             | -                             | -                             |                |\\n| 0x01F0 C000     | 0x116F FFFF   | 247M + 976K | -                             | -                             | -                             | -                             | -              |\\n| 0x1170 0000     | 0x117F FFFF   | 1024K       | L2 ROM                        | L2 ROM                        | L2 ROM                        | L2 ROM                        | -              |\\n| 0x1180 0000     | 0x1183 FFFF   | 256K        | L2 RAM                        | L2 RAM                        | L2 RAM                        | L2 RAM                        | -              |\\n| 0x1184 0000     | 0x11DF FFFF   | 5M + 768K   | -                             | -                             | -                             | -                             | -              |\\n| 0x11E0 0000     | 0x11E0 7FFF   | 32K         | DSP L1P RAM                   | DSP L1P RAM                   | DSP L1P RAM                   | DSP L1P RAM                   | -              |\\n| 0x11E0 8000     | 0x11EF FFFF   | 992K        | -                             | -                             | -                             | -                             | -              |\\n| 0x11F0 0000     | 0x11F0 7FFF   | 32K         | RAM                           | RAM                           | RAM                           | RAM                           | -              |\\n| 0x11F0 8000     | 0x3FFF FFFF   | 736M + 992K | -                             | -                             | -                             | -                             | -              |\\n| 0x4000 0000     | 0x5FFF FFFF   | 512M        | EMIFA SDRAM data (CS0)        | EMIFA SDRAM data (CS0)        | EMIFA SDRAM data (CS0)        | EMIFA SDRAM data (CS0)        | -              |\\n| 0x6000 0000     | 0x61FF FFFF   | 32M         | EMIFA async data (CS2)        | EMIFA async data (CS2)        | EMIFA async data (CS2)        | EMIFA async data (CS2)        | -              |\\n| 0x6200 0000     | 0x63FF FFFF   | 32M         | EMIFA async data (CS3)        | EMIFA async data (CS3)        | EMIFA async data (CS3)        | EMIFA async data (CS3)        | -              |\\n| 0x6400 0000     | 0x65FF FFFF   | 32M         | EMIFA async data (CS4)        | EMIFA async data (CS4)        | EMIFA async data (CS4)        | EMIFA async data (CS4)        | -              |\\n| 0x6600 0000     | 0x67FF FFFF   | 32M         | EMIFA async data (CS5)        | EMIFA async data (CS5)        | EMIFA async data (CS5)        | EMIFA async data (CS5)        | -              |\\n| 0x6800 0000     | 0x6800 7FFF   | 32K         | EMIFA Control Regs            | EMIFA Control Regs            | EMIFA Control Regs            | EMIFA Control Regs            | -              |\\n| 0x6800 8000     | 0x7FFF FFFF   | 383M + 992K | -                             | -                             | -                             | -                             | -              |\\n| 0x8000 0000     | 0x8001 FFFF   | 128K        | Shared RAM                    | Shared RAM                    | Shared RAM                    | Shared RAM                    | -              |\\n\\n---\", \"## Table 2-3. OMAPL137 Top Level Memory Map (continued)\\n\\n---\\n\\n| Start Address   | End Address   | Size        | ARM Mem Map              | DSP Mem Map        | EDMA Mem Map       | dMAX Mem Map       | Master Peripheral Mem Map   | LCDC Mem Map       |\\n|-----------------|---------------|-------------|--------------------------|--------------------|--------------------|--------------------|-----------------------------|--------------------|\\n| 0x8002 0000     | 0xAFFF FFFF   | 767M + 896K | -                        | -                  | -                  | -                  | -                           | -                  |\\n| 0xB000 0000     | 0xB000 7FFF   | 32K         | EMIFB Control Regs       | EMIFB Control Regs | EMIFB Control Regs | EMIFB Control Regs | EMIFB Control Regs          | EMIFB Control Regs |\\n| 0xB000 8000     | 0xBFFF FFFF   | 255M + 992K | -                        | -                  | -                  | -                  | -                           | -                  |\\n| 0xC000 0000     | 0xDFFF FFFF   | 512M        | EMIFB SDRAM Data         | EMIFB SDRAM Data   | EMIFB SDRAM Data   | EMIFB SDRAM Data   | EMIFB SDRAM Data            | EMIFB SDRAM Data   |\\n| 0xE000 0000     | 0xFFFC FFFF   | 511M + 832K | -                        | -                  | -                  | -                  | -                           | -                  |\\n| 0xFFFD 0000     | 0xFFFD FFFF   | 64K         | ARM local ROM            | -                  | -                  | -                  | -                           | -                  |\\n| 0xFFFE 0000     | 0xFFFE DFFF   | 56K         | -                        | -                  | -                  | -                  | -                           | -                  |\\n| 0xFFFE E000     | 0xFFFE FFFF   | 8K          | ARM Interrupt Controller | -                  | -                  | -                  | -                           | -                  |\\n| 0xFFFF 0000     | 0xFFFF 1FFF   | 8K          | ARM local RAM            | -                  | -                  | -                  | -                           | -                  |\\n| 0xFFFF 2000     | 0xFFFF FFFF   | 56K         | -                        | -                  | -                  | -                  | -                           | -                  |\\n\\n---\\n## 2.6 Bare Die Information\\n\\n---\\n\\n| DIE THICKNESS   | BACKSIDE FINISH        | BACKSIDE POTENTIAL   | BOND PAD METALLIZATION COMPOSITION   | BOND PAD THICKNESS   |\\n|-----------------|------------------------|----------------------|--------------------------------------|----------------------|\\n| 380 Âµm          | Silicon with backgrind | Floating             | TaN/AlCu                             | 1000 nm              |\\n\\n---\\n## Table 2-4. Bond Pad Coordinates in Microns\\n\\n---\\n\\n| DESCRIPTION   |   PAD NUMBER |    X MIN |   Y MIN |    X MAX |   Y MAX |\\n|---------------|--------------|----------|---------|----------|---------|\\n| AXR1_00       |            1 |  209.005 |  13.225 |  274.005 |  78.225 |\\n| UART0_RXD     |            2 |  279.005 |  13.225 |  344.005 |  78.225 |\\n| UART0_TXD     |            3 |  349.005 |  13.225 |  414.005 |  78.225 |\\n| AXR1_10       |            4 |  419.005 |  13.225 |  484.005 |  78.225 |\\n| VDDSHV        |            5 |  509.005 |  13.225 |  574.005 |  78.225 |\\n| N/C           |            6 |  582.755 |  13.225 |  647.755 |  78.225 |\\n| VSS           |            7 |  652.755 |  13.225 |  717.755 |  78.225 |\\n| AXR1_11       |            8 |  722.755 |  13.225 |  787.755 |  78.225 |\\n| SPI0_SCSN     |            9 |  792.755 |  13.225 |  857.755 |  78.225 |\\n| VDD           |           10 |  862.755 |  13.225 |  927.755 |  78.225 |\\n| SPI0_CLK      |           11 |  932.755 |  13.225 |  997.755 |  78.225 |\\n| SPI0_ENAN     |           12 | 1002.75  |  13.225 | 1067.76  |  78.225 |\\n| SPI1_SOMI     |           13 | 1072.76  |  13.225 | 1137.76  |  78.225 |\\n| SPI1_SIMO     |           14 | 1142.76  |  13.225 | 1207.76  |  78.225 |\\n| VDDSHV        |           15 | 1212.76  |  13.225 | 1277.76  |  78.225 |\\n| VSS           |           16 | 1299.01  |  13.225 | 1364.01  |  78.225 |\\n| N/C           |           17 | 1372.76  |  13.225 | 1437.76  |  78.225 |\\n| SPI1_CLK      |           18 | 1442.76  |  13.225 | 1507.76  |  78.225 |\\n| SPI0_SOMI     |           19 | 1512.76  |  13.225 | 1577.76  |  78.225 |\\n| SPI0_SIMO     |           20 | 1582.76  |  13.225 | 1647.76  |  78.225 |\\n| EMA_WAIT      |           21 | 1652.76  |  13.225 | 1717.76  |  78.225 |\\n| VDD           |           22 | 1722.76  |  13.225 | 1787.76  |  78.225 |\\n| EMA_OEN       |           23 | 1792.76  |  13.225 | 1857.76  |  78.225 |\\n| EMA_CSN_2     |           24 | 1862.76  |  13.225 | 1927.76  |  78.225 |\\n| VDDSHV        |           25 | 1932.76  |  13.225 | 1997.76  |  78.225 |\\n| N/C           |           26 | 2002.76  |  13.225 | 2067.76  |  78.225 |\\n| VSS           |           27 | 2089.01  |  13.225 | 2154.01  |  78.225 |\\n| N/C           |           28 | 2159.01  |  13.225 | 2224.01  |  78.225 |\\n| N/C           |           29 | 2229.01  |  13.225 | 2294.01  |  78.225 |\\n| EMA_BA_1      |           30 | 2299.01  |  13.225 | 2364.01  |  78.225 |\\n| EMA_A_10      |           31 | 2369.01  |  13.225 | 2434.01  |  78.225 |\\n| VDD           |           32 | 2439.01  |  13.225 | 2504.01  |  78.225 |\\n| EMA_A_00      |           33 | 2509.01  |  13.225 | 2574.01  |  78.225 |\\n| EMA_A_01      |           34 | 2579.01  |  13.225 | 2644.01  |  78.225 |\\n| EMA_A_02      |           35 | 2649.01  |  13.225 | 2714.01  |  78.225 |\\n| EMA_A_03      |           36 | 2719.01  |  13.225 | 2784.01  |  78.225 |\\n| VDDSHV        |           37 | 2789.01  |  13.225 | 2854.01  |  78.225 |\\n| VSS           |           38 | 2879.01  |  13.225 | 2944.01  |  78.225 |\\n| N/C           |           39 | 2954.01  |  13.225 | 3019.01  |  78.225 |\\n| EMA_A_04      |           40 | 3024.01  |  13.225 | 3089.01  |  78.225 |\\n| EMA_A_05      |           41 | 3094.01  |  13.225 | 3159.01  |  78.225 |\\n| EMA_A_06      |           42 | 3164.01  |  13.225 | 3229.01  |  78.225 |\\n| EMA_A_07      |           43 | 3234.01  |  13.225 | 3299.01  |  78.225 |\\n| VDD           |           44 | 3304.01  |  13.225 | 3369.01  |  78.225 |\\n| EMA_A_08      |           45 | 3374.01  |  13.225 | 3439.01  |  78.225 |\\n| EMA_A_09      |           46 | 3444.01  |  13.225 | 3509.01  |  78.225 |\\n| EMA_A_11      |           47 | 3514.01  |  13.225 | 3579.01  |  78.225 |\\n\\n---\", \"## Table 2-4. Bond Pad Coordinates in Microns (continued)\\n\\n---\\n\\n| DESCRIPTION   | PAD NUMBER   | X MIN             | Y MIN             |   X MAX |    Y MAX |\\n|---------------|--------------|-------------------|-------------------|---------|----------|\\n| EMA_A_12      | 48           | 3584.005          | 13.225            | 3649.01 |   78.225 |\\n| N/C           | 49           | 3654.005          | 13.225            | 3719.01 |   78.225 |\\n| VDDSHV        | 50           | 3739.005          | 13.225            | 3804.01 |   78.225 |\\n| N/C           | 51           | 3814.005          | 13.225            | 3879.01 |   78.225 |\\n| N/C           | 52           | 3884.005          | 13.225            | 3949.01 |   78.225 |\\n| N/C           | 53           | 3954.005          | 13.225            | 4019.01 |   78.225 |\\n| N/C           | 54           | 4024.005          | 13.225            | 4089.01 |   78.225 |\\n| VSS           | 55           | 4094.005          | 13.225            | 4159.01 |   78.225 |\\n| N/C           | 56           | 4284.785          | 209.005           | 4349.78 |  274.005 |\\n| EMA_D_00      | 57           | 4284.785          | 279.435           | 4349.78 |  344.435 |\\n| N/C           | 58           | 4284.785          | 349.865           | 4349.78 |  414.865 |\\n| EMA_D_01      | 59           | 4284.785          | 420.295           | 4349.78 |  485.295 |\\n| EMA_D_02      | 60           | 4284.785          | 510.725           | 4349.78 |  575.725 |\\n| N/C           | 61           | 4284.785          | 580.91            | 4349.78 |  645.91  |\\n| N/C           | 62           | 4284.785          | 650.91            | 4349.78 |  715.91  |\\n| VDDSHV        | 63           | 4284.785          | 720.91            | 4349.78 |  785.91  |\\n| N/C           | 64           | 4284.785          | 790.91            | 4349.78 |  855.91  |\\n| VSS           | 65           | 4284.785          | 860.91            | 4349.78 |  925.91  |\\n| EMA_D_03      | 66           | 4284.785          | 930.91            | 4349.78 |  995.91  |\\n| N/C           | 67           | 4284.785          | 1000.91           | 4349.78 | 1065.91  |\\n| EMA_D_04      | 68           | 4284.785          | 1070.91           | 4349.78 | 1135.91  |\\n| N/C           | 69           | 4284.785          | 1140.91           | 4349.78 | 1205.91  |\\n| VDD           | 70           | 4284.785          | 1210.91           | 4349.78 | 1275.91  |\\n| N/C           | 71           | 4284.785          | 1280.91           | 4349.78 | 1345.91  |\\n| EMA_D_05      | 72           | 4284.785          | 1355.885          | 4349.78 | 1420.88  |\\n| N/C           | 73           | 4284.785          | 1444.97           | 4349.78 | 1509.97  |\\n| EMA_D_06      | 74           | 4284.785          | 1514.97           | 4349.78 | 1579.97  |\\n| N/C           | 75           | 4284.785          | 1584.97           | 4349.78 | 1649.97  |\\n| VSS           | 76           | 4284.785          | 1654.97           | 4349.78 | 1719.97  |\\n| VDDSHV        | 77           | 4284.785          | 1724.97           | 4349.78 | 1789.97  |\\n| N/C           | 78           | 4284.785          | 1794.97           | 4349.78 | 1859.97  |\\n| N/C           | 79           | 4284.785          | 1864.97           | 4349.78 | 1929.97  |\\n| N/C           | 80           | 4284.785          | 1934.97           | 4349.78 | 1999.97  |\\n| EMA_D_07      | 81           | 4284.785          | 2004.97           | 4349.78 | 2069.97  |\\n| N/C           | 82           | 4284.785          | 2074.97           | 4349.78 | 2139.97  |\\n| EMA_WEN       | 83           | 4284.785          | 2150.615          | 4349.78 | 2215.61  |\\n| N/C           | 84           | 4284.785          | 2235.345          | 4349.78 | 2300.34  |\\n| VDD           | 85           | 4284.785          | 2305.345          | 4349.78 | 2370.34  |\\n| VSS           | 86           | 4284.785          | 2375.345          | 4349.78 | 2440.34  |\\n| N/C           | 87           | 4284.785          | 2445.345          | 4349.78 | 2510.34  |\\n| VDDSHV        | 88           | 4284.785          | 2515.345          | 4349.78 | 2580.34  |\\n| VDDSHV        | 89           | 4284.785          | 2585.345          | 4349.78 | 2650.34  |\\n| VDD           | 90           | 4284.785          | 2655.345          | 4349.78 | 2720.34  |\\n| VDD           | 91           | 4284.785          | 2725.345          | 4349.78 | 2790.34  |\\n| N/C           | 92           | 4284.785          | 2795.345          | 4349.78 | 2860.34  |\\n| VSS           | 93 94        | 4284.785 4284.785 | 2865.345 2935.345 | 4349.78 | 2930.34  |\\n| N/C           |              |                   |                   | 4349.78 | 3000.34  |\\n\\n---\", \"## Table 2-4. Bond Pad Coordinates in Microns (continued)\\n\\n---\\n\\n| DESCRIPTION   | PAD NUMBER   |   X MIN |   Y MIN |   X MAX |   Y MAX |\\n|---------------|--------------|---------|---------|---------|---------|\\n| VDDSHV        | 95           | 4284.78 | 3015.78 | 4349.78 | 3080.78 |\\n| VDDAR1        | 96           | 4284.78 | 3106.2  | 4349.78 | 3171.2  |\\n| N/C           | 97           | 4284.78 | 3176.64 | 4349.78 | 3241.64 |\\n| N/C           | 98           | 4284.78 | 3247.07 | 4349.78 | 3312.07 |\\n| VDDNWA1       | 99           | 4284.78 | 3325.93 | 4349.78 | 3390.93 |\\n| VDDNWA1       | 100          | 4284.78 | 3400.02 | 4349.78 | 3465.02 |\\n| VDD           | 101          | 4284.78 | 3470.02 | 4349.78 | 3535.02 |\\n| VSS           | 102          | 4284.78 | 3540.02 | 4349.78 | 3605.02 |\\n| VDDSHV        | 103          | 4284.78 | 3610.02 | 4349.78 | 3675.02 |\\n| N/C           | 104          | 4284.78 | 3680.02 | 4349.78 | 3745.02 |\\n| N/C           | 105          | 4284.78 | 3750.02 | 4349.78 | 3815.02 |\\n| VSS           | 106          | 4284.78 | 3824.22 | 4349.78 | 3889.22 |\\n| N/C           | 107          | 4284.78 | 3913.46 | 4349.78 | 3978.46 |\\n| VDDSHV        | 108          | 4284.78 | 3983.46 | 4349.78 | 4048.46 |\\n| VDD           | 109          | 4284.78 | 4053.46 | 4349.78 | 4118.46 |\\n| N/C           | 110          | 4284.78 | 4123.46 | 4349.78 | 4188.46 |\\n| N/C           | 111          | 4284.78 | 4193.46 | 4349.78 | 4258.46 |\\n| VSS           | 112          | 4284.78 | 4263.46 | 4349.78 | 4328.46 |\\n| N/C           | 113          | 4284.78 | 4333.46 | 4349.78 | 4398.46 |\\n| VDDSHV        | 114          | 4284.78 | 4407.66 | 4349.78 | 4472.66 |\\n| VSS           | 115          | 4284.78 | 4497.34 | 4349.78 | 4562.34 |\\n| N/C           | 116          | 4284.78 | 4567.34 | 4349.78 | 4632.34 |\\n| N/C           | 117          | 4284.78 | 4637.34 | 4349.78 | 4702.34 |\\n| VDDSHV        | 118          | 4284.78 | 4707.34 | 4349.78 | 4772.34 |\\n| VSS           | 119          | 4284.78 | 4777.34 | 4349.78 | 4842.34 |\\n| VDDSHV        | 120          | 4284.78 | 4847.34 | 4349.78 | 4912.34 |\\n| VDD           | 121          | 4284.78 | 4917.34 | 4349.78 | 4982.34 |\\n| N/C           | 122          | 4284.78 | 4987.34 | 4349.78 | 5052.34 |\\n| VSS           | 123          | 4284.78 | 5061.53 | 4349.78 | 5126.53 |\\n| VDDSHV        | 124          | 4284.78 | 5150.35 | 4349.78 | 5215.35 |\\n| VDD           | 125          | 4284.78 | 5220.35 | 4349.78 | 5285.35 |\\n| VSS           | 126          | 4284.78 | 5290.35 | 4349.78 | 5355.35 |\\n| VDDSHV        | 127          | 4284.78 | 5360.35 | 4349.78 | 5425.35 |\\n| AXR0_00       | 128          | 4284.78 | 5430.35 | 4349.78 | 5495.35 |\\n| N/C           | 129          | 4284.78 | 5500.35 | 4349.78 | 5565.35 |\\n| AXR0_01       | 130          | 4284.78 | 5574.55 | 4349.78 | 5639.55 |\\n| AXR0_02       | 131          | 4284.78 | 5665.44 | 4349.78 | 5730.44 |\\n| VDD           | 132          | 4090.76 | 5861.23 | 4155.77 | 5926.23 |\\n| N/C           | 133          | 4020.55 | 5861.23 | 4085.55 | 5926.23 |\\n| N/C           | 134          | 3949.22 | 5861.23 | 4014.22 | 5926.23 |\\n| N/C           | 135          | 3878.89 | 5861.23 | 3943.89 | 5926.23 |\\n| N/C           | 136          | 3808.41 | 5861.23 | 3873.41 | 5926.23 |\\n| N/C           | 137          | 3738.31 | 5861.23 | 3803.31 | 5926.23 |\\n| AXR0_03       | 138          | 3663.74 | 5861.23 | 3728.74 | 5926.23 |\\n| N/C           | 139          | 3588.51 | 5861.23 | 3653.51 | 5926.23 |\\n| AXR0_05       | 140 141      | 3518.41 | 5861.23 | 3583.41 | 5926.23 |\\n| AXR0_06       |              | 3447.74 | 5861.23 | 3512.74 | 5926.23 |\\n\\n---\", \"## Table 2-4. Bond Pad Coordinates in Microns (continued)\\n\\n---\\n\\n| DESCRIPTION   | PAD NUMBER   | X MIN          | Y MIN             | X MAX          | Y MAX             |\\n|---------------|--------------|----------------|-------------------|----------------|-------------------|\\n| VSS           | 142          | 3376.035       | 5861.225          | 3441.035       | 5926.225          |\\n| VDDSHV        | 143          | 3304.27        | 5861.225          | 3369.27        | 5926.225          |\\n| AXR0_07       | 144          | 3233.645       | 5861.225          | 3298.645       | 5926.225          |\\n| AXR0_08       | 145          | 3163.25        | 5861.225          | 3228.25        | 5926.225          |\\n| AFSX0         | 146          | 3089.875       | 5861.225          | 3154.875       | 5926.225          |\\n| VDDSHV        | 147          | 3019.115       | 5861.225          | 3084.115       | 5926.225          |\\n| N/C           | 148          | 2948.625       | 5861.225          | 3013.625       | 5926.225          |\\n| VSS           | 149          | 2869.395       | 5861.225          | 2934.395       | 5926.225          |\\n| AHCLKR0       | 150          | 2798.835       | 5861.225          | 2863.835       | 5926.225          |\\n| AFSR0         | 151          | 2726.12        | 5861.225          | 2791.12        | 5926.225          |\\n| VPP           | 152          | 2652.81        | 5861.225          | 2717.81        | 5926.225          |\\n| VPP           | 153          | 2581.05        | 5861.225          | 2646.05        | 5926.225          |\\n| IFORCE        | 154          | 2510.13        | 5861.225          | 2575.13        | 5926.225          |\\n| VSENSE        | 155          | 2439.42        | 5861.225          | 2504.42        | 5926.225          |\\n| VDDA18V_USB1  | 156          | 2369.155       | 5861.225          | 2434.155       | 5926.225          |\\n| VSS           | 157          | 2298.685       | 5861.225          | 2363.685       | 5926.225          |\\n| USB1_DP       | 158          | 2228.45        | 5861.225          | 2293.45        | 5926.225          |\\n| N/C           | 159          | 2158.275       | 5861.225          | 2223.275       | 5926.225          |\\n| USB1_DM       | 160          | 2087.535       | 5861.225          | 2152.535       | 5926.225          |\\n| VDDA33_USB1   | 161          | 2009.505       | 5861.225          | 2074.505       | 5926.225          |\\n| VDD           | 162          | 1936.205       | 5861.225          | 2001.205       | 5926.225          |\\n| VSS           | 163          | 1865.53        | 5861.225          | 1930.53        | 5926.225          |\\n| USB0_ID       | 164          | 1795.4         | 5861.225          | 1860.4         | 5926.225          |\\n| USB0_VBUS     | 165          | 1722.27        | 5861.225          | 1787.27        | 5926.225          |\\n| VDDA12_USB0   | 166          | 1649.685       | 5861.225          | 1714.685       | 5926.225          |\\n| VDDA18_USB0   | 167          | 1579.34        | 5861.225          | 1644.34        | 5926.225          |\\n| VSSA_USB0     | 168          | 1509.05        | 5861.225          | 1574.05        | 5926.225          |\\n| USB0_DP       | 169          | 1438.645       | 5861.225          | 1503.645       | 5926.225          |\\n| N/C           | 170          | 1368.375       | 5861.225          | 1433.375       | 5926.225          |\\n| USB0_DM       | 171          | 1298.05        | 5861.225          | 1363.05        | 5926.225          |\\n| VSSA33_USB0   | 172          | 1219.04        | 5861.225          | 1284.04        | 5926.225          |\\n| VDDA33_USB0   | 173          | 1147.91        | 5861.225          | 1212.91        | 5926.225          |\\n| VSS           | 174          | 1076.44        | 5861.225          | 1141.44        | 5926.225          |\\n| VDDA12_PLL    | 175          | 998.275        | 5861.225          | 1063.275       | 5926.225          |\\n| VSSA12_PLL    | 176          | 925.39         | 5861.225          | 990.39         | 5926.225          |\\n| OSCIN         | 177          | 854.085        | 5861.225          | 919.085        | 5926.225          |\\n| OSCVSS        | 178          | 782.785        | 5861.225          | 847.785        | 5926.225          |\\n| RESETN        | 179          | 709.655        | 5861.225          | 774.655        | 5926.225          |\\n| VDD           | 180          | 637.15         | 5861.225          | 702.15         | 5926.225          |\\n| N/C           | 181          | 559.62         | 5861.225          | 624.62         | 5926.225          |\\n| RTC_XI        | 182          | 489.565        | 5861.225          | 554.565        | 5926.225          |\\n| RTC_VSS       | 183          | 419.505        | 5861.225          | 484.505        | 5926.225          |\\n| RTC_XO        | 184          | 349.49         | 5861.225          | 414.49         | 5926.225          |\\n| VDD2          | 185          | 279.295        | 5861.225          | 344.295        | 5926.225          |\\n| N/C TRSTN     | 186 187      | 209.175 13.225 | 5861.225 5666.345 | 274.175 78.225 | 5926.225 5731.345 |\\n|               | 188          | 13.225         | 5595.145          | 78.225         |                   |\\n| TRSTN         |              |                |                   |                | 5660.145          |\\n\\n---\", \"## Table 2-4. Bond Pad Coordinates in Microns (continued)\\n\\n---\\n\\n| DESCRIPTION   |   PAD NUMBER |   X MIN |   Y MIN |   X MAX |   Y MAX |\\n|---------------|--------------|---------|---------|---------|---------|\\n| N/C           |          189 |  13.225 | 5524.93 |  78.225 | 5589.93 |\\n| N/C           |          190 |  13.225 | 5454.07 |  78.225 | 5519.07 |\\n| N/C           |          191 |  13.225 | 5382.48 |  78.225 | 5447.48 |\\n| N/C           |          192 |  13.225 | 5311.2  |  78.225 | 5376.2  |\\n| N/C           |          193 |  13.225 | 5228.89 |  78.225 | 5293.89 |\\n| N/C           |          194 |  13.225 | 5154.21 |  78.225 | 5219.21 |\\n| N/C           |          195 |  13.225 | 5079.02 |  78.225 | 5144.02 |\\n| N/C           |          196 |  13.225 | 5008.69 |  78.225 | 5073.69 |\\n| N/C           |          197 |  13.225 | 4937.99 |  78.225 | 5002.99 |\\n| N/C           |          198 | 147.195 | 4831.66 | 212.195 | 4896.66 |\\n| N/C           |          199 | 147.195 | 4735.48 | 212.195 | 4800.48 |\\n| VSS           |          200 | 147.195 | 4622.61 | 212.195 | 4687.61 |\\n| VDDSHV        |          201 | 147.195 | 4435.67 | 212.195 | 4500.67 |\\n| N/C           |          202 | 147.195 | 4360.73 | 212.195 | 4425.73 |\\n| TDI           |          203 | 147.795 | 4235.69 | 212.795 | 4300.69 |\\n| VDD           |          204 | 147.795 | 4164.98 | 212.795 | 4229.98 |\\n| N/C           |          205 | 147.795 | 4069.08 | 212.795 | 4134.08 |\\n| TCK           |          206 | 147.795 | 3989.03 | 212.795 | 4054.03 |\\n| N/C           |          207 |  13.225 | 3906.51 |  78.225 | 3971.51 |\\n| TDO           |          208 |  13.225 | 3836.39 |  78.225 | 3901.39 |\\n| VDDSHV        |          209 |  13.225 | 3766.24 |  78.225 | 3831.24 |\\n| N/C           |          210 |  13.225 | 3696.23 |  78.225 | 3761.23 |\\n| VSS           |          211 |  13.225 | 3626.11 |  78.225 | 3691.11 |\\n| VDDAR         |          212 |  13.225 | 3548.85 |  78.225 | 3613.85 |\\n| VDDNWA        |          213 |  13.225 | 3478.71 |  78.225 | 3543.71 |\\n| VDD           |          214 |  13.225 | 3406.13 |  78.225 | 3471.13 |\\n| VDD           |          215 |  13.225 | 3335.39 |  78.225 | 3400.39 |\\n| VDDSHV        |          216 |  13.225 | 3264.47 |  78.225 | 3329.47 |\\n| N/C           |          217 |  13.225 | 3193.18 |  78.225 | 3258.18 |\\n| N/C           |          218 |  13.225 | 3121.47 |  78.225 | 3186.47 |\\n| VSS           |          219 |  13.225 | 3051.28 |  78.225 | 3116.28 |\\n| AFSR1         |          220 |  13.225 | 2977.55 |  78.225 | 3042.55 |\\n| N/C           |          221 |  13.225 | 2907.24 |  78.225 | 2972.24 |\\n| VDD           |          222 |  13.225 | 2830.14 |  78.225 | 2895.14 |\\n| VDD           |          223 |  13.225 | 2746.55 |  78.225 | 2811.55 |\\n| VDDSHV        |          224 |  13.225 | 2674    |  78.225 | 2739    |\\n| VSS           |          225 |  13.225 | 2603.34 |  78.225 | 2668.34 |\\n| VSS           |          226 |  13.225 | 2524.76 |  78.225 | 2589.76 |\\n| N/C           |          227 |  13.225 | 2452.97 |  78.225 | 2517.97 |\\n| AXR1_04       |          228 |  13.225 | 2380.36 |  78.225 | 2445.36 |\\n| AXR1_03       |          229 |  13.225 | 2306.82 |  78.225 | 2371.82 |\\n| AXR1_02       |          230 |  13.225 | 2236.72 |  78.225 | 2301.72 |\\n| AXR1_01       |          231 |  13.225 | 2155.32 |  78.225 | 2220.32 |\\n| N/C           |          232 |  13.225 | 2077.3  |  78.225 | 2142.3  |\\n| N/C           |          233 |  13.225 | 2006.53 |  78.225 | 2071.53 |\\n| N/C           |          234 |  13.225 | 1934.25 |  78.225 | 1999.25 |\\n| N/C           |          235 |  13.225 | 1864.03 |  78.225 | 1929.03 |\\n\\n---\\n## Table 2-4. Bond Pad Coordinates in Microns (continued)\\n\\n---\\n\\n| DESCRIPTION   |   PAD NUMBER |   X MIN |    Y MIN |   X MAX |    Y MAX |\\n|---------------|--------------|---------|----------|---------|----------|\\n| N/C           |          236 |  13.225 | 1793.88  |  78.225 | 1858.88  |\\n| N/C           |          237 |  13.225 | 1723.86  |  78.225 | 1788.86  |\\n| N/C           |          238 |  13.225 | 1653.45  |  78.225 | 1718.45  |\\n| N/C           |          239 |  13.225 | 1582.67  |  78.225 | 1647.67  |\\n| N/C           |          240 |  13.225 | 1512.07  |  78.225 | 1577.07  |\\n| N/C           |          241 |  13.225 | 1436.12  |  78.225 | 1501.12  |\\n| N/C           |          242 |  13.225 | 1361.85  |  78.225 | 1426.85  |\\n| N/C           |          243 |  13.225 | 1290.35  |  78.225 | 1355.35  |\\n| N/C           |          244 |  13.225 | 1218.39  |  78.225 | 1283.39  |\\n| N/C           |          245 |  13.225 | 1147.88  |  78.225 | 1212.88  |\\n| N/C           |          246 |  13.225 | 1073.32  |  78.225 | 1138.32  |\\n| N/C           |          247 |  13.225 | 1000.65  |  78.225 | 1065.65  |\\n| N/C           |          248 |  13.225 |  929.045 |  78.225 |  994.045 |\\n| N/C           |          249 |  13.225 |  858.22  |  78.225 |  923.22  |\\n| N/C           |          250 |  13.225 |  788.035 |  78.225 |  853.035 |\\n| N/C           |          251 |  13.225 |  715.485 |  78.225 |  780.485 |\\n| N/C           |          252 |  13.225 |  641.13  |  78.225 |  706.13  |\\n| N/C           |          253 |  13.225 |  570.685 |  78.225 |  635.685 |\\n| N/C           |          254 |  13.225 |  488.67  |  78.225 |  553.67  |\\n| N/C           |          255 |  13.225 |  417.65  |  78.225 |  482.65  |\\n| N/C           |          256 |  13.225 |  346.84  |  78.225 |  411.84  |\\n| N/C           |          257 |  13.225 |  275.62  |  78.225 |  340.62  |\\n\\n---\", \"## Table 2-5. Reset and JTAG Terminal Functions\\n\\n---\\n\\n| SIGNAL NAME   | PIN NO PTP   | TYPE (1)   | PULL (2)   | DESCRIPTION                         |\\n|---------------|--------------|------------|------------|-------------------------------------|\\n| RESET         | RESET        | RESET      | RESET      | RESET                               |\\n| RESET         | 146          | I          |            | Device reset input                  |\\n| JTAG          | JTAG         | JTAG       | JTAG       | JTAG                                |\\n| TMS           | 152          | I          | IPU        | JTAG test mode select               |\\n| TDI           | 153          | I          | IPU        | JTAG test data input                |\\n| TDO           | 156          | O          | IPD        | JTAG test data output               |\\n| TCK           | 155          | I          | IPU        | JTAG test clock                     |\\n| TRST          | 150          | I          | IPD        | JTAG test reset                     |\\n| RTCK /GP7[14] | 157          | I/O        | IPD        | JTAG test-port return clock output. |\\n\\n---\\n## Table 2-6. High-Frequency Oscillator and PLL Terminal Functions\\n\\n---\\n\\n| SIGNAL NAME      | PIN NO PTP       | TYPE (1)         | PULL (2)         | DESCRIPTION                             |\\n|------------------|------------------|------------------|------------------|-----------------------------------------|\\n| 1.2-V OSCILLATOR | 1.2-V OSCILLATOR | 1.2-V OSCILLATOR | 1.2-V OSCILLATOR | 1.2-V OSCILLATOR                        |\\n| OSCIN            | 143              | I                |                  | Oscillator input                        |\\n| OSCOUT           | 145              | O                |                  | Oscillator output                       |\\n| OSCVSS           | 144              | GND              |                  | Oscillator ground (for filter only)     |\\n| 1.2-V PLL        | 1.2-V PLL        | 1.2-V PLL        | 1.2-V PLL        | 1.2-V PLL                               |\\n| PLL0_VDDA        | 141              | PWR              |                  | PLL analog V DD (1.2-V filtered supply) |\\n| PLL0_VSSA        | 142              | GND              |                  | PLL analog V SS (for filter)            |\\n\\n---\\n## Table 2-7. Real-Time Clock (RTC) and 1.2-V, 32-kHz Oscillator Terminal Functions\\n\\n---\\n\\n| SIGNAL NAME   |   PIN NO PTP | TYPE (1)   | PULL (2)   | DESCRIPTION                                                    |\\n|---------------|--------------|------------|------------|----------------------------------------------------------------|\\n| RTC_CVDD      |          149 | PWR        |            | RTC module core power ( isolated from rest of chip CV DD       |\\n| RTC_XI        |          148 | I          |            | Low-frequency (32-kHz) oscillator receiver for real-time clock |\\n\\n---\\n## Table 2-8. External Memory Interface A (EMIFA) Terminal Functions\\n\\n---\\n\\n| SIGNAL NAME                                       | PIN NO   | TYPE (1)   | PULL (2)   | MUXED                    | DESCRIPTION        |\\n|---------------------------------------------------|----------|------------|------------|--------------------------|--------------------|\\n| SIGNAL NAME                                       | PTP      |            |            |                          |                    |\\n| EMA_D[7] /MMCSD_DAT[7]/UHPI_HD[7]/GP0[7]/BOOT[13] | 54       | I/O        | IPU        | MMC/SD, UHPI, GPIO, BOOT | EMIFA data bus     |\\n| EMA_D[6] /MMCSD_DAT[6]/UHPI_HD[6]/GP0[6]          | 52       | I/O        | IPU        | MMC/SD, UHPI, GPIO       | EMIFA data bus     |\\n| EMA_D[5] /MMCSD_DAT[5]/UHPI_HD[5]/GP0[5]          | 51       | I/O        | IPU        | MMC/SD, UHPI, GPIO       | EMIFA data bus     |\\n| EMA_D[4] /MMCSD_DAT[4]/UHPI_HD[4]/GP0[4]          | 49       | I/O        | IPU        | MMC/SD, UHPI, GPIO       | EMIFA data bus     |\\n| EMA_D[3] /MMCSD_DAT[3]/UHPI_HD[3]/GP0[3]          | 48       | I/O        | IPU        | MMC/SD, UHPI, GPIO       | EMIFA data bus     |\\n| EMA_D[2] /MMCSD_DAT[2]/UHPI_HD[2]/GP0[2]          | 46       | I/O        | IPU        | MMC/SD, UHPI, GPIO       | EMIFA data bus     |\\n| EMA_D[1] /MMCSD_DAT[1]/UHPI_HD[1]/GP0[1]          | 45       | I/O        | IPU        | MMC/SD, UHPI, GPIO       | EMIFA data bus     |\\n| EMA_D[0] /MMCSD_DAT[0]/UHPI_HD[0]/GP0[0]/BOOT[12] | 44       | I/O        | IPU        | MMC/SD, UHPI, GPIO, BOOT |                    |\\n| EMA_A[12]/ LCD_MCLK/GP1[12]                       | 42       | O          | IPU        | LCD, GPIO                | EMIFA address bus  |\\n| EMA_A[11]/ LCD_AC_ENB_CS/GP1[11]                  | 41       | O          | IPU        | LCD, GPIO                | EMIFA address bus  |\\n| EMA_A[10]/ LCD_VSYNC/GP1[10]                      | 27       | O          | IPU        | LCD, GPIO                | EMIFA address bus  |\\n| EMA_A[9]/ LCD_HSYNC/GP1[9]                        | 40       | O          | IPU        | LCD, GPIO                | EMIFA address bus  |\\n| EMA_A[8]/ LCD_PCLK/GP1[8]                         | 39       | O          | IPU        | LCD, GPIO                | EMIFA address bus  |\\n| EMA_A[7]/ LCD_D[0]/GP1[7]                         | 37       | O          | IPD        | LCD, GPIO                | EMIFA address bus  |\\n| EMA_A[6]/ LCD_D[1]/GP1[6]                         | 36       | O          | IPD        | LCD, GPIO                | EMIFA address bus  |\\n| EMA_A[5]/ LCD_D[2]/GP1[5]                         | 35       | O          | IPD        | LCD, GPIO                | EMIFA address bus  |\\n| EMA_A[4]/ LCD_D[3]/GP1[4]                         | 34       | O          | IPD        | LCD, GPIO                | EMIFA address bus  |\\n| EMA_A[3]/ LCD_D[6]/GP1[3]                         | 32       | O          | IPD        | LCD, GPIO                | EMIFA address bus  |\\n| EMA_A[2] /MMCSD_CMD/UHPI_HCNTL1/GP1[2]            | 31       | O          | IPU        | MMCSD, UHPI, GPIO        | EMIFA address bus. |\\n| EMA_A[1]/ MMCSD_CLK/UHPI_HCNTL0/GP1[1]            | 30       | O          | IPU        | MMCSD, UHPI, GPIO        | EMIFA address bus. |\\n| EMA_A[0]/ LCD_D[7]/GP1[0]                         | 29       | O          | IPD        | LCD, GPIO                | EMIFA address bus. |\\n| EMA_BA[1]/ LCD_D[5]/UHPI_HHWIL/GP1[13]            | 26       | O          | IPU        | LCD, UHPI, GPIO          | EMIFA bank address |\\n| EMA_BA[0]/ LCD_D[4]/GP1[14]                       | 25       | O          | IPU        | LCD, GPIO                | EMIFA bank address |\\n\\n---\\n## Table 2-8. External Memory Interface A (EMIFA) Terminal Functions (continued)\\n\\n---\\n\\n| SIGNAL NAME                               | PIN NO   | TYPE (1)   | PULL (2)   | MUXED                     | DESCRIPTION                 |\\n|-------------------------------------------|----------|------------|------------|---------------------------|-----------------------------|\\n|                                           | PTP      |            |            |                           |                             |\\n| EMA_CS[3] /AMUTE2/GP2[6]                  | 21       | O          | IPU        | McASP2, GPIO              | EMIFA Async Chip Select     |\\n| EMA_CS[2] /UHPI_HCS/GP2[5]/BOOT[15]       | 23       | O          | IPU        | UHPI, GPIO, BOOT          | EMIFA Async Chip Select     |\\n| EMA_WE /UHPI_HRW/AXR0[12]/GP2[3]/BOOT[14] | 55       | O          | IPU        | UHPI, MCASP0, GOPIO, BOOT | EMIFA SDRAM write enable.   |\\n| EMA_OE /UHPI_HDS1/AXR0[13]/GP2[7]         | 22       | O          | IPU        | UHPI, McASP0, GPIO        | EMIFA output enable.        |\\n| EMA_WAIT[0]/ UHPI_HRDY/GP2[10]            | 19       | I          | IPU        | UHPI, GPIO                | EMIFA wait input/interrupt. |\\n\\n---\", \"## Table 2-9. External Memory Interface B (EMIFB) Terminal Functions\\n\\n---\\n\\n| SIGNAL NAME                       | PIN NO PTP   | TYPE (1)   | PULL (2)   | MUXED   | DESCRIPTION                             |\\n|-----------------------------------|--------------|------------|------------|---------|-----------------------------------------|\\n| EMB_D[15] /GP6[15]                | 74           | I/O        | IPD        | GPIO    | EMIFB SDRAM data bus.                   |\\n| EMB_D[14] /GP6[14]                | 76           | I/O        | IPD        | GPIO    | EMIFB SDRAM data bus.                   |\\n| EMB_D[13] /GP6[13]                | 78           | I/O        | IPD        | GPIO    | EMIFB SDRAM data bus.                   |\\n| EMB_D[12] /GP6[12]                | 79           | I/O        | IPD        | GPIO    | EMIFB SDRAM data bus.                   |\\n| EMB_D[11] /GP6[11]                | 80           | I/O        | IPD        | GPIO    | EMIFB SDRAM data bus.                   |\\n| EMB_D[10] /GP6[10]                | 82           | I/O        | IPD        | GPIO    | EMIFB SDRAM data bus.                   |\\n| EMB_D[9] /GP6[9]                  | 83           | I/O        | IPD        | GPIO    | EMIFB SDRAM data bus.                   |\\n| EMB_D[8] /GP6[8]                  | 84           | I/O        | IPD        | GPIO    | EMIFB SDRAM data bus.                   |\\n| EMB_D[7] /GP6[7]                  | 62           | I/O        | IPD        | GPIO    | EMIFB SDRAM data bus.                   |\\n| EMB_D[6] /GP6[6]                  | 63           | I/O        | IPD        | GPIO    | EMIFB SDRAM data bus.                   |\\n| EMB_D[5] /GP6[5]                  | 64           | I/O        | IPD        | GPIO    | EMIFB SDRAM data bus.                   |\\n| EMB_D[4]/ GP6[4]                  | 66           | I/O        | IPD        | GPIO    | EMIFB SDRAM data bus.                   |\\n| EMB_D[3]/ GP6[3]                  | 68           | I/O        | IPD        | GPIO    | EMIFB SDRAM data bus.                   |\\n| EMB_D[2] /GP6[2]                  | 70           | I/O        | IPD        | GPIO    | EMIFB SDRAM data bus.                   |\\n| EMB_D[1] /GP6[1]                  | 72           | I/O        | IPD        | GPIO    | EMIFB SDRAM data bus.                   |\\n| EMB_D[0]/ GP6[0]                  | 73           | I/O        | IPD        | GPIO    | EMIFB SDRAM data bus.                   |\\n| EMB_A[12] /GP3[13]                | 89           | O          | IPD        |         | EMIFB SDRAM row/column address bus.     |\\n| EMB_A[11] /GP7[13]                | 91           | O          | IPD        |         | EMIFB SDRAM row/column address bus.     |\\n| EMB_A[10] /GP7[12]                | 105          | O          | IPD        |         | EMIFB SDRAM row/column address bus.     |\\n| EMB_A[9]/ GP7[11]                 | 92           | O          | IPD        | GPIO    | EMIFB SDRAM row/column address bus.     |\\n| EMB_A[8] /GP7[10]                 | 94           | O          | IPD        |         | EMIFB SDRAM row/column address bus.     |\\n| EMB_A[7] /GP7[9]                  | 95           | O          | IPD        |         | EMIFB SDRAM row/column address bus.     |\\n| EMB_A[6] /GP7[8]                  | 96           | O          | IPD        |         | EMIFB SDRAM row/column address bus.     |\\n| EMB_A[5] /GP7[7]                  | 97           | O          | IPD        |         | EMIFB SDRAM row/column address bus.     |\\n| EMB_A[4]/ GP7[6]                  | 98           | O          | IPD        | GPIO    | EMIFB SDRAM row/column address.         |\\n| EMB_A[3] /GP7[5] EMB_A[2] /GP7[4] | 100 101      | O O        | IPD IPD    | GPIO    | EMIFB SDRAM row/column address.         |\\n| EMB_A[1] /GP7[3]                  |              | O          |            | GPIO    | EMIFB SDRAM row/column address.         |\\n| EMB_A[0]/ GP7[2]                  | 102 103      | O          | IPD IPD    | GPIO    | EMIFB SDRAM row/column address.         |\\n| EMB_BA[1]/ GP7[0]                 | 106          | O          | IPU        | GPIO    | EMIFB SDRAM bank address.               |\\n| EMB_BA[0]/ GP7[1]                 | 107          | O          |            | GPIO    | EMIFB SDRAM bank address.               |\\n| EMB_CLK                           | 86           | O          | IPU IPU    | GPIO    | EMIF SDRAM clock.                       |\\n| EMB_SDCKE                         | 88           | I/O        | IPU        | GPIO    | EMIFB SDRAM clock enable.               |\\n| EMB_WE                            | 59           | O          | IPU        | GPIO    | EMIFB write enable                      |\\n| EMB_RAS                           | 110          |            |            | GPIO    | EMIFB SDRAM row address strobe.         |\\n|                                   | 57           | O          | IPU        | GPIO    | EMIFB column                            |\\n| EMB_CAS EMB_CS[0]                 | 108          | O O        | IPU IPU    | GPIO    | address strobe. EMIFB SDRAM chip select |\\n\\n---\\n## Table 2-9. External Memory Interface B (EMIFB) Terminal Functions (continued)\\n\\n---\\n\\n| SIGNAL NAME            |   PIN NO PTP | TYPE (1)   | PULL (2)   | MUXED   | DESCRIPTION                             |\\n|------------------------|--------------|------------|------------|---------|-----------------------------------------|\\n| EMB_WE_DQM[1] /GP5[14] |           85 | O          | IPU        | GPIO    | EMIFB write enable/data mask for EMB_D. |\\n| EMB_WE_DQM[0] /GP5[15] |           60 | O          | IPU        | GPIO    | EMIFB write enable/data mask for EMB_D. |\\n\\n---\\n## Table 2-10. Serial Peripheral Interface (SPI) Terminal Functions\\n\\n---\\n\\n| SIGNAL NAME                                  | PIN NO   | TYPE (1)   | PULL (2)   | MUXED                     | DESCRIPTION                     |\\n|----------------------------------------------|----------|------------|------------|---------------------------|---------------------------------|\\n|                                              | PTP      |            |            |                           |                                 |\\n| SPI0                                         | SPI0     | SPI0       | SPI0       | SPI0                      | SPI0                            |\\n| SPI0_SCS[0] /UART0_RTS/EQEP0B/GP5[4]/BOOT[4] | 9        | I/O        | IPU        | UART0, EQEP0B, GPIO, BOOT | SPI0 chip select.               |\\n| SPI0_ENA /UART0_CTS/EQEP0A/GP5[3]/BOOT[3]    | 12       | I/O        | IPU        | UART0, EQEP0A, GPIO, BOOT | SPI0 enable.                    |\\n| SPI0_CLK /EQEP1I/GP5[2]/BOOT[2]              | 11       | I/O        | IPD        | eQEP1, GPIO, BOOT         | SPI0 clock.                     |\\n| SPI0_SIMO[0] /EQEP0S/GP5[1]/BOOT[1]          | 18       | I/O        | IPD        | eQEP0, GPIO, BOOT         | SPI0 data slave-in- master-out. |\\n| SPI0_SOMI[0]/ EQEP0I/GP5[0]/BOOT[0]          | 17       | I/O        | IPD        | eQEP0, GPIO, BOOT         | SPI0 data slave- out-master-in. |\\n| SPI1                                         | SPI1     | SPI1       | SPI1       | SPI1                      | SPI1                            |\\n| SPI1_SCS[0] /UART2_TXD/GP5[13]               | 8        | I/O        | IPU        | UART2, GPIO               | SPI1 chip select.               |\\n| SPI1_ENA /UART2_RXD/GP5[12]                  | 7        | I/O        | IPU        | UART2, GPIO               | SPI1 enable.                    |\\n| SPI1_CLK /EQEP1S/GP5[7]/BOOT[7]'             | 16       | I/O        | IPD        | eQEP1, GPIO, BOOT         | SPI1 clock.                     |\\n| SPI1_SIMO[0] /I2C1_SDA/GP5[6]/BOOT[6]        | 14       | I/O        | IPU        | I2C1, GPIO, BOOT          | SPI1 data slave-in- master-out. |\\n| SPI1_SOMI[0] /I2C1_SCL/GP5[5]/BOOT[5]        | 13       | I/O        | IPU        | I2C1, GPIO, BOOT          | SPI1 data slave- out-master-in. |\\n\\n---\", \"## Table 2-11. Enhanced Capture Module (eCAP) Terminal Functions\\n\\n---\\n\\n| SIGNAL NAME                  | PIN NO   | TYPE (1)   | PULL (2)   | MUXED        | DESCRIPTION                                         |\\n|------------------------------|----------|------------|------------|--------------|-----------------------------------------------------|\\n|                              | PTP      |            |            |              |                                                     |\\n| eCAP0                        | eCAP0    | eCAP0      | eCAP0      | eCAP0        | eCAP0                                               |\\n| ACLKX0/ ECAP0/APWM0 /GP2[12] | 126      | I/O        | IPD        | McASP0, GPIO | enhanced capture 0 input or auxiliary PWM 0 output. |\\n| eCAP1                        | eCAP1    | eCAP1      | eCAP1      | eCAP1        | eCAP1                                               |\\n| ACLKR0/ ECAP1/APWM1 /GP2[15] | 130      | I/O        | IPD        | McASP0, GPIO | enhanced capture 1 input or auxiliary PWM 1 output. |\\n| eCAP2                        | eCAP2    | eCAP2      | eCAP2      | eCAP2        | eCAP2                                               |\\n| ACLKR1 /ECAP2/APWM2 /GP4[12] | 165      | I/O        | IPD        | McASP1, GPIO | enhanced capture 2 input or auxiliary PWM 2 output. |\\n\\n---\\n## Table 2-12. Enhanced Pulse Width Modulator (eHRPWM) Terminal Functions\\n\\n---\\n\\n| SIGNAL NAME                           | PIN NO   | TYPE (1)   | PULL (2)   | MUXED                          | DESCRIPTION                                                  |\\n|---------------------------------------|----------|------------|------------|--------------------------------|--------------------------------------------------------------|\\n|                                       | PTP      |            |            |                                |                                                              |\\n| eHRPWM0                               | eHRPWM0  | eHRPWM0    | eHRPWM0    | eHRPWM0                        | eHRPWM0                                                      |\\n| ACLKX1/ EPWM0A /GP3[15]               | 162      | I/O        | IPD        | McASP1, GPIO                   | eHRPWM0 A output.                                            |\\n| AHCLKX1/ EPWM0B /GP3[14]              | 160      | I/O        | IPD        | McASP1, GPIO                   | eHRPWM0 B output.                                            |\\n| AMUTE1/ EPWMTZ /GP4[14]               | 132      | I/O        | IPD        | McASP1, eHRPWM1, GPIO, eHRPWM2 | eHRPWM0 trip zone input.                                     |\\n| AFSX1/ EPWMSYNCI / EPWMSYNCO /GP4[10] | 163      | I/O        | IPD        | McASP1, eHRPWM0, GPIO          | Sync input to eHRPWM0 module or sync output to external PWM. |\\n| eHRPWM1                               | eHRPWM1  | eHRPWM1    | eHRPWM1    | eHRPWM1                        | eHRPWM1                                                      |\\n| AXR1[8]/ EPWM1A /GP4[8]               | 168      | I/O        | IPD        | McASP1, GPIO                   | eHRPWM1 A (with high-resolution).                            |\\n| AXR1[7]/ EPWM1B /GP4[7]               | 169      | I/O        | IPD        | McASP1, GPIO                   | eHRPWM1 B.                                                   |\\n| AMUTE1/ EPWMTZ /GP4[14]               | 132      | I/O        | IPD        | McASP1, eHRPWM0, GPIO, eHRPWM2 | eHRPWM1 trip zone input.                                     |\\n| eHRPWM2                               | eHRPWM2  | eHRPWM2    | eHRPWM2    | eHRPWM2                        | eHRPWM2                                                      |\\n\\n---\\n## Table 2-12. Enhanced Pulse Width Modulator (eHRPWM) Terminal Functions (continued)\\n\\n---\\n\\n| SIGNAL NAME             |   PIN NO PTP | TYPE (1)   | PULL (2)   | MUXED                          | DESCRIPTION                       |\\n|-------------------------|--------------|------------|------------|--------------------------------|-----------------------------------|\\n| AXR1[6]/ EPWM2A /GP4[6] |          170 | I/O        | IPD        | McASP1, GPIO                   | eHRPWM2 A (with high-resolution). |\\n| AXR1[5]/ EPWM2B /GP4[5] |          171 | I/O        | IPD        | McASP1, GPIO                   | eHRPWM2 B.                        |\\n| AMUTE1/ EPWMTZ /GP4[14] |          132 | I/O        | IPD        | McASP1, eHRPWM0, GPIO, eHRPWM2 | eHRPWM2 trip zone input.          |\\n\\n---\\n## Table 2-13. Enhanced Quadrature Encoder Pulse Module (eQEP) Terminal Functions\\n\\n---\\n\\n| SIGNAL NAME                                   | PIN NO PTP   | TYPE (1)   | PULL (2)   | MUXED                   | DESCRIPTION              |\\n|-----------------------------------------------|--------------|------------|------------|-------------------------|--------------------------|\\n| eQEP0                                         | eQEP0        | eQEP0      | eQEP0      | eQEP0                   | eQEP0                    |\\n| SPI0_ENA/UART0_CTS/ EQEP0A /GP5[3]/BOOT[3]    | 12           | I          | IPU        | SPIO, UART0, GPIO, BOOT | eQEP0A quadrature input. |\\n| SPI0_SCS[0]/UART0_RTS/ EQEP0B /GP5[4]/BOOT[4] | 9            | I          | IPU        | SPIO, UART0, GPIO, BOOT | eQEP0B quadrature input. |\\n| SPI0_SOMI[0]/ EQEP0I /GP5[0]/BOOT[0]          | 17           | I          | IPD        | SPI0, GPIO, BOOT        | eQEP0 index.             |\\n| SPI0_SIMO[0]/ EQEP0S /GP5[1]/BOOT[1]          | 18           | I          | IPD        | SPI0, GPIO, BOOT        | eQEP0 strobe.            |\\n| eQEP1                                         | eQEP1        | eQEP1      | eQEP1      | eQEP1                   | eQEP1                    |\\n| AXR1[3]/ EQEP1A /GP4[3]                       | 174          | I          | IPD        | McASP1, GPIO            | eQEP1A quadrature input. |\\n| AXR1[4]/ EQEP1B /GP4[4]                       | 173          | I          | IPD        | McASP1, GPIO            | eQEP1B quadrature input. |\\n| SPI0_CLK/ EQEP1I /GP5[2]/BOOT[2]              | 11           | I          | IPD        | SPI0, GPIO, BOOT        | eQEP1 index.             |\\n| SPI1_CLK/ EQEP1S /GP5[7]/BOOT[7]              | 16           | I          | IPD        | SPI1, GPIO, BOOT        | eQEP1 strobe.            |\\n\\n---\\n## Table 2-14. Boot Terminal Functions (1)\\n\\n---\\n\\n| SIGNAL NAME                                       |   PIN NO PTP | TYPE (2)   | PULL (3)   | MUXED                     | DESCRIPTION   |\\n|---------------------------------------------------|--------------|------------|------------|---------------------------|---------------|\\n| EMA_CS[2]/UHPI_HCS/GP2[5]/ BOOT[15]               |           23 | I          | IPU        | EMIFA, UHPI, GPIO         | BOOT[15].     |\\n| EMA_WE/UHPI_HRW/AXR0[12]/GP2[3]/ BOOT[14]         |           55 | I          | IPU        | EMIFA, UHPI, McASP0, GPIO | BOOT[14].     |\\n| EMA_D[7]/MMCSD_DAT[7]/UHPI_HD[7]/GP0[7]/ BOOT[13] |           54 | I          | IPU        | EMIFA, MMC/SD, UHPI, GPIO | BOOT[13].     |\\n| EMA_D[0]/MMCSD_DAT[0]/UHPI_HD[0]/GP0[0]/ BOOT[12] |           44 | I          | IPU        | EMIFA, MMC/SD, UHPI, GPIO | BOOT[12].     |\\n| AHCLKR0/RMII_MHZ_50_CLK/GP2[14]/ BOOT[11]         |          129 | I          | IPD        | McASP0, EMAC, GPIO        | BOOT[11].     |\\n| AFSX0/GP2[13]/ BOOT[10]                           |          127 | I          | IPD        | McASP0, GPIO              | BOOT[10].     |\\n\\n---\\n## Table 2-14. Boot Terminal Functions (1) (continued)\\n\\n---\\n\\n| SIGNAL NAME                                     | PIN NO   | TYPE (2)   | PULL (3)   | MUXED                     | DESCRIPTION   |\\n|-------------------------------------------------|----------|------------|------------|---------------------------|---------------|\\n|                                                 | PTP      |            |            |                           |               |\\n| UART0_TXD/I2C0_SCL/TM64P0_OUT12/GP5[9]/ BOOT[9] | 3        | I          | IPU        | UART0, I2C0, Timer0, GPIO | BOOT[9].      |\\n| UART0_RXD/I2C0_SDA/TM64P0_IN12/GP5[8]/ BOOT[8]  | 2        | I          | IPU        | UART0, I2C0, Timer0, GPIO | BOOT[8].      |\\n| SPI1_CLK/EQEP1S/GP5[7]/ BOOT[7]                 | 16       | I          | IPD        | SPI1, eQEP1, GPIO         | BOOT[7].      |\\n| SPI1_SIMO[0]/I2C1_SDA/GP5[6]/ BOOT[6]           | 14       | I          | IPU        | SPI1, I2C1, GPIO          | BOOT[6].      |\\n| SPI1_SOMI[0]/I2C1_SCL/GP5[5]/ BOOT[5]           | 13       | I          | IPU        | SPI1, I2C1, GPIO          | BOOT[5].      |\\n| SPI0_SCS[0]/UART0_RTS/EQEP0B/GP5[4]/ BOOT[4]    | 9        | I          | IPU        | SPI0, UART0, eQEP0, GPIO  | BOOT[4].      |\\n| SPI0_ENA/UART0_CTS/EQEP0A/GP5[3]/ BOOT[3]       | 12       | I          | IPU        | SPI0, UART0, eQEP0, GPIO  | BOOT[3].      |\\n| SPI0_CLK/EQEP1I/GP5[2]/ BOOT[2]                 | 11       | I          | IPD        | SPIO, eQEP1, GPIO         | BOOT[2].      |\\n| SPI0_SIMO[0]/EQEP0S/GP5[1]/ BOOT[1]             | 18       | I          | IPD        | SPI0, eQEP0, GPIO         | BOOT[1].      |\\n| SPI0_SOMI[0]/EQEP0I/GP5[0]/ BOOT[0]             | 17       | I          | IPD        | SPI0, eQEP0, GPIO         | BOOT[0].      |\\n\\n---\", \"## Table 2-15. Universal Asynchronous Receiver/Transmitter (UART) Terminal Functions\\n\\n---\\n\\n| SIGNAL NAME                                     | PIN NO   | TYPE (1)   | PULL (2)   | MUXED                     | DESCRIPTION                 |\\n|-------------------------------------------------|----------|------------|------------|---------------------------|-----------------------------|\\n|                                                 | PTP      |            |            |                           |                             |\\n| UART0                                           | UART0    | UART0      | UART0      | UART0                     | UART0                       |\\n| UART0_RXD /I2C0_SDA/TM64P0_IN12/GP5[8]/BOOT[8]  | 2        | I          | IPU        | I2C0, BOOT, Timer0, GPIO, | UART0 receive data.         |\\n| UART0_TXD /I2C0_SCL/TM64P0_OUT12/GP5[9]/BOOT[9] | 3        | O          | IPU        | I2C0, Timer0, GPIO, BOOT  | UART0 transmit data.        |\\n| SPI0_SCS[0]/ UART0_RTS /EQEP0B/GP5[4]/BOOT[4]   | 9        | O          | IPU        | SPIO, eQEP0, GPIO, BOOT   | UART0 ready-to- send output |\\n| SPI0_ENA/ UART0_CTS /EQEP0A/GP5[3]/BOOT[3]      | 12       | I          | IPU        | SPIO, eQEP0, GPIO, BOOT   | UART0 clear-to- send input  |\\n| UART1                                           | UART1    | UART1      | UART1      | UART1                     | UART1                       |\\n| UART1_RXD /AXR0[9]/GP3[9] (3)                   | 122      | I          | IPD        | McASP0, GPIO              | UART1 receive data.         |\\n| UART1_TXD /AXR0[10]/GP3[10] (3)                 | 123      | O          | IPD        | McASP0, GPIO              | UART1 transmit data.        |\\n| UART2                                           | UART2    | UART2      | UART2      | UART2                     | UART2                       |\\n| SPI1_ENA/ UART2_RXD /GP5[12]                    | 7        | I          | IPU        | SPI1, GPIO                | UART2 receive data.         |\\n| SPI1_SCS[0]/ UART2_TXD /GP5[13]                 | 8        | O          | IPU        | SPI1, GPIO                | UART2 transmit data.        |\\n\\n---\\n## Table 2-16. Inter-Integrated Circuit (I2C) Terminal Functions\\n\\n---\\n\\n| SIGNAL NAME                                      | PIN NO   | TYPE (1)   | PULL (2)   | MUXED                     | DESCRIPTION        |\\n|--------------------------------------------------|----------|------------|------------|---------------------------|--------------------|\\n|                                                  | PTP      |            |            |                           |                    |\\n| I2C0                                             | I2C0     | I2C0       | I2C0       | I2C0                      | I2C0               |\\n| UART0_RXD/ I2C0_SDA /TM64P0_IN12/GP5[8]/BOOT[8]  | 2        | I/O        | IPU        | UART0, Timer0, GPIO, BOOT | I2C0 serial data.  |\\n| UART0_TXD/ I2C0_SCL /TM64P0_OUT12/GP5[9]/BOOT[9] | 3        | I/O        | IPU        | UART0, Timer0, GPIO, BOOT | I2C0 serial clock. |\\n| I2C1                                             | I2C1     | I2C1       | I2C1       | I2C1                      | I2C1               |\\n| SPI1_SIMO[0]/ I2C1_SDA /GP5[6]/BOOT[6]           | 14       | I/O        | IPU        | SPI1, GPIO, BOOT          | I2C1 serial Data.  |\\n| SPI1_SOMI[0]/ I2C1_SCL /GP5[5]/BOOT[5]           | 13       | I/O        | IPU        | SPI1, GPIO, BOOT          | I2C1 serial clock. |\\n\\n---\\n## Table 2-17. Timers Terminal Functions\\n\\n---\\n\\n| SIGNAL NAME                                      | PIN NO PTP         | TYPE (1)           | PULL (2)           | MUXED                   | DESCRIPTION         |\\n|--------------------------------------------------|--------------------|--------------------|--------------------|-------------------------|---------------------|\\n| TIMER0                                           | TIMER0             | TIMER0             | TIMER0             | TIMER0                  | TIMER0              |\\n| UART0_RXD/I2C0_SDA/ TM64P0_IN12 /GP5[8]/BOOT[8]  | 2                  | I                  | IPU                | UART0, I2C0, GPIO, BOOT | Timer0 lower input. |\\n| UART0_TXD/I2C0_SCL/ TM64P0_OUT12 /GP5[9]/BOOT[9] | 3                  | O                  | IPU                | UART0, I2C0, GPIO, BOOT | Timer0 lower output |\\n| TIMER1 (Watchdog )                               | TIMER1 (Watchdog ) | TIMER1 (Watchdog ) | TIMER1 (Watchdog ) | TIMER1 (Watchdog )      | TIMER1 (Watchdog )  |\\n\\n---\\n## Table 2-18. Universal Host-Port Interface (UHPI) Terminal Functions\\n\\n---\\n\\n| SIGNAL NAME                                         | PIN NO   | TYPE ( 1)   | PULL (2)   | MUXED                     | DESCRIPTION                            |\\n|-----------------------------------------------------|----------|-------------|------------|---------------------------|----------------------------------------|\\n| SIGNAL NAME                                         | PTP      | TYPE ( 1)   | PULL (2)   | MUXED                     | DESCRIPTION                            |\\n| EMA_D[7]/MMCSD_DAT[7]/ UHPI_HD[7] /GP0[7]/ BOOT[13] | 54       | I/O         | IPU        | EMIFA, MMC/SD, GPIO, BOOT | UHPI data bus.                         |\\n| EMA_D[6]/MMCSD_DAT[6]/ UHPI_HD[6] /GP0[6]           | 52       | I/O         | IPU        | EMIFA, MMC/SD, GPIO       | UHPI data bus.                         |\\n| EMA_D[5]/MMCSD_DAT[5]/ UHPI_HD[5] /GP0[5]           | 51       | I/O         | IPU        | EMIFA, MMC/SD, GPIO       | UHPI data bus.                         |\\n| EMA_D[4]/MMCSD_DAT[4]/ UHPI_HD[4] /GP0[4]           | 49       | I/O         | IPU        | EMIFA, MMC/SD, GPIO       | UHPI data bus.                         |\\n| EMA_D[3]/MMCSD_DAT[3]/ UHPI_HD[3] /GP0[3]           | 48       | I/O         | IPU        | EMIFA, MMC/SD, GPIO       | UHPI data bus.                         |\\n| EMA_D[2]/MMCSD_DAT[2]/ UHPI_HD[2]/ GP0[2]           | 46       | I/O         | IPU        | EMIFA, MMC/SD, GPIO       | UHPI data bus.                         |\\n| EMA_D[1]/MMCSD_DAT[1]/ UHPI_HD[1] /GP0[1]           | 45       | I/O         | IPU        | EMIFA, MMC/SD, GPIO       | UHPI data bus.                         |\\n| EMA_D[0]/MMCSD_DAT[0]/ UHPI_HD[0] /GP0[0]/ BOOT[12] | 44       | I/O         | IPU        | EMIFA, MMC/SD, GPIO, BOOT |                                        |\\n| EMA_A[2]/MMCSD_CMD/ UHPI_HCNTL1 /GP1[2]             | 31       | I/O         | IPU        | EMIFA, MMCSD_CMD, GPIO    | UHPI access control.                   |\\n| EMA_A[1]/MMCSD_CLK/ UHPI_HCNTL0 /GP1[1]             | 30       | I/O         | IPU        | EMIFA, MMCSD_CMD, GPIO    | UHPI access control.                   |\\n| EMA_BA[1]/LCD_D[5]/ UHPI_HHWIL /GP1[13]             | 26       | I/O         | IPU        | EMIFA, LCD, GPIO          | UHPI half-word identification control. |\\n| EMA_WE/ UHPI_HRW /AXR0[12]/GP2[3]/BOOT[14]          | 55       | I/O         | IPU        | EMIFA, McASP, GPIO, BOOT  | UHPI read/write.                       |\\n| EMA_CS[2]/ UHPI_HCS /GP2[5]/BOOT[15]                | 23       | I/O         | IPU        | EMIFA, GPIO, BOOT         | UHPI chip select.                      |\\n| EMA_OE/ UHPI_HDS1 /AXR0[13]/GP2[7]                  | 22       | I/O         | IPU        | EMIFA, McASP0, GPIO       | UHPI data strobe.                      |\\n| EMA_WAIT[0]/ UHPI_HRDY /GP2[10]                     | 19       | I/O         | IPU        | EMIFA, GPIO               | UHPI ready.                            |\\n\\n---\\n## Table 2-19. Multichannel Audio Serial Ports (McASPs) Terminal Functions\\n\\n---\\n\\n| SIGNAL NAME   | PIN NO PTP   | TYPE (1)   | PULL (2)   | MUXED   | DESCRIPTION   |\\n|---------------|--------------|------------|------------|---------|---------------|\\n| McASP0        | McASP0       | McASP0     | McASP0     | McASP0  | McASP0        |\\n\\n---\", \"## Table 2-19. Multichannel Audio Serial Ports (McASPs) Terminal Functions (continued)\\n\\n---\\n\\n| SIGNAL NAME                                | PIN NO PTP   | TYPE (1)   | PULL (2)   | MUXED                           | DESCRIPTION                   |\\n|--------------------------------------------|--------------|------------|------------|---------------------------------|-------------------------------|\\n| EMA_OE/UHPI_HDS1/ AXR0[13] /GP2[7]         | 24           | I/O        | IPU        | EMIFA, UHPI, GPIO               | McASP0 serial data.           |\\n| EMA_WE/UHPI_HRW/ AXR0[12] /GP2[3]/BOOT[14] | 55           | I/O        | IPU        | EMIFA, UHPI, GPIO, BOOT         | McASP0 serial data.           |\\n| AXR0[11]/ AXR2[0]/GP3[11]                  | 124          | I/O        | IPD        | McASP2, GPIO                    | McASP0 serial data.           |\\n| AXR0[10] /GP3[10]                          | 123          | I/O        | IPD        | GPIO                            | McASP0 serial data.           |\\n| AXR0[9] /GP3[9]                            | 122          | I/O        | IPD        | GPIO                            | McASP0 serial data.           |\\n| AXR0[8] /MDIO_D/GP3[8]                     | 121          | I/O        | IPU        | MDIO, GPIO                      | McASP0 serial data.           |\\n| AXR0[7] /MDIO_CLK/GP3[7]                   | 120          | I/O        | IPD        | MDIO, GPIO                      | McASP0 serial data.           |\\n| AXR0[6] /RMII_RXER[0]/ACLKR2/GP3[6]        | 118          | I/O        | IPD        | EMAC, McASP2, GPIO              | McASP0 serial data.           |\\n| AXR0[5] /RMII_RXD[1]/AFSX2/GP3[5]          | 117          | I/O        | IPD        | EMAC, McASP2, GPIO              | McASP0 serial data.           |\\n| AXR0[4]/ RMII_RXD[0]/AXR2[1]/GP3[4]        | 116          | I/O        | IPD        | EMAC, McASP2, GPIO              | McASP0 serial data.           |\\n| AXR0[3] /RMII_CRS_DV/AXR2[2]/GP3[3]        | 115          | I/O        | IPD        | EMAC, McASP2, GPIO              | McASP0 serial data.           |\\n| AXR0[2] /RMII_TXEN/AXR2[3]/GP3[2]          | 113          | I/O        | IPD        | EMAC, McASP2, GPIO              | McASP0 serial data.           |\\n| AXR0[1] /RMII_TXD[1]/ACLKX2/GP3[1]         | 112          | I/O        | IPD        | EMAC, McASP2, GPIO              | McASP0 serial data.           |\\n| AXR0[0] /RMII_TXD[0]/AFSR2/GP3[0]          | 111          | I/O        | IPD        | EMAC, McASP2, GPIO              | McASP0 serial data.           |\\n| AHCLKX0 /AHCLKX2/USB_REFCLKIN/GP2[11]      | 125          | I/O        | IPD        | McASP2, USB, GPIO               | McASP0 transmit master clock. |\\n| ACLKX0 /ECAP0/APWM0/GP2[12]                | 126          | I/O        | IPD        | eCAP0, GPIO                     | McASP0 transmit bit clock.    |\\n| AFSX0 /GP2[13]/BOOT[10]                    | 127          | I/O        | IPD        | GPIO, BOOT                      | McASP0 transmit frame sync.   |\\n| AHCLKR0 /RMII_MHZ_50_CLK/GP2[14]/BOOT[11]  | 129          | I/O        | IPD        | EMAC, GPIO, BOOT                | McASP0 receive master clock.  |\\n| ACLKR0 /ECAP1/APWM1/GP2[15]                | 130          | I/O        | IPD        | eCAP1, GPIO                     | McASP0 receive bit clock.     |\\n| AFSR0 /GP3[12]                             | 131          | I/O        | IPD        | GPIO                            | McASP0 receive frame sync.    |\\n| McASP1                                     | McASP1       | McASP1     | McASP1     | McASP1                          | McASP1                        |\\n| AXR1[11]/ GP5[11]                          | 6            | I/O        | IPU        | GPIO eHRPWM1 A, GPIO eHRPWM1 B, | McASP1 serial data.           |\\n| AXR1[10]/ GP5[10]                          | 4            | I/O        | IPU        | GPIO eHRPWM1 A, GPIO eHRPWM1 B, | McASP1 serial data.           |\\n| AXR1[8] /EPWM1A/GP4[8]                     | 168          | I/O        | IPD        |                                 | McASP1 serial data.           |\\n| AXR1[7] /EPWM1B/GP4[7]                     | 169          | I/O        | IPD        | GPIO                            | McASP1 serial data.           |\\n| AXR1[6] /EPWM2A/GP4[6]                     | 170          | I/O        | IPD        | eHRPWM2 A, GPIO                 | McASP1 serial data.           |\\n| AXR1[5] /EPWM2B/GP4[5]                     | 171          | I/O        | IPD        | eHRPWM2 B, GPIO                 | McASP1 serial data.           |\\n| AXR1[4] /EQEP1B/GP4[4]                     | 173          | I/O        | IPD        | eQEP, GPIO                      | McASP1 serial data.           |\\n| AXR1[3]/ EQEP1A/GP4[3]                     | 174          | I/O        | IPD        |                                 | McASP1 serial data.           |\\n| AXR1[2] /GP4[2]                            | 175          | I/O        | IPD        |                                 | McASP1 serial data.           |\\n| AXR1[1] /GP4[1]                            | 176          | I/O        | IPD        | GPIO                            | McASP1 serial data.           |\\n| AXR1[0] /GP4[0]                            | 1            | I/O        | IPD        |                                 | McASP1 serial data.           |\\n| AHCLKX1 /EPWM0B/GP3[14]                    | 160          | I/O        | IPD        | eHRPWM0, GPIO                   | McASP1 transmit master clock. |\\n\\n---\\n## Table 2-19. Multichannel Audio Serial Ports (McASPs) Terminal Functions (continued)\\n\\n---\\n\\n| SIGNAL NAME                            | PIN NO   | TYPE (1)   | PULL (2)   | MUXED                           | DESCRIPTION                   |\\n|----------------------------------------|----------|------------|------------|---------------------------------|-------------------------------|\\n|                                        | PTP      |            |            |                                 |                               |\\n| ACLKX1 /EPWM0A/GP3[15]                 | 162      | I/O        | IPD        | eHRPWM0, GPIO                   | McASP1 transmit bit clock.    |\\n| AFSX1 /EPWMSYNCI/EPWMSYNCO/GP4[10]     | 163      | I/O        | IPD        | eHRPWM0, GPIO                   | McASP1 transmit frame sync.   |\\n| ACLKR1 /ECAP2/APWM2/GP4[12]            | 165      | I/O        | IPD        | eCAP2, GPIO                     | McASP1 receive bit clock.     |\\n| AFSR1 /GP4[13]                         | 166      | I/O        | IPD        | GPIO                            | McASP1 receive frame sync.    |\\n| AMUTE1 /EPWMTZ/GP4[14]                 | 132      | O          | IPD        | eHRPWM0, eHRPWM1, GPIO, eHRPWM2 | McASP1 mute output.           |\\n| McASP2                                 | McASP2   | McASP2     | McASP2     | McASP2                          | McASP2                        |\\n| AXR0[2]/RMII_TXEN/ AXR2[3] /GP3[2]     | 113      | I/O        | IPD        | EMAC, GPIO                      | McASP2 serial data.           |\\n| AXR0[3]/RMII_CRS_DV/ AXR2[2] /GP3[3]   | 115      | I/O        | IPD        | EMAC, GPIO                      | McASP2 serial data.           |\\n| AXR0[4]/RMII_RXD[0]/ AXR2[1] /GP3[4]   | 116      | I/O        | IPD        | EMAC, GPIO                      | McASP2 serial data.           |\\n| AXR0[11]/ AXR2[0] /GP3[11]             | 124      | I/O        | IPD        | McASP0, GPIO                    | McASP2 serial data.           |\\n| AHCLKX0/ AHCLKX2 /USB_REFCLKIN/GP2[11] | 125      | I/O        | IPD        | McASP0, USB, GPIO               | McASP2 transmit master clock. |\\n| AXR0[1]/RMII_TXD[1]/ ACLKX2 /GP3[1]    | 112      | I/O        | IPD        | McASP0, USB, GPIO               | McASP2 transmit bit clock.    |\\n| AXR0[5]/RMII_RXD[1]/ AFSX2 /GP3[5]     | 117      | I/O        | IPD        | McASP0, EMAC, GPIO              | McASP2 transmit frame sync.   |\\n| AXR0[6]/RMII_RXER[0]/ ACLKR2 /GP3[6]   | 118      | I/O        | IPD        | McASP0, EMAC, GPIO              | McASP2 receive bit clock.     |\\n| EMA_CS[3]/ AMUTE2 /GP2[6]              | 21       | O          | IPU        | EMIFA, GPIO                     | McASP2 mute output.           |\\n\\n---\", \"## Table 2-20. Universal Serial Bus (USB) Terminal Functions\\n\\n---\\n\\n| SIGNAL NAME                            | PIN NO       | TYPE (1)     | PULL (2)     | DESCRIPTION                                |\\n|----------------------------------------|--------------|--------------|--------------|--------------------------------------------|\\n|                                        | PTP          |              |              |                                            |\\n| USB0 2.0 OTG                           | USB0 2.0 OTG | USB0 2.0 OTG | USB0 2.0 OTG | USB0 2.0 OTG                               |\\n| USB0_DM                                | 138          | A            |              | USB0 PHY data minus                        |\\n| USB0_DP                                | 137          | A            |              | USB0 PHY data plus                         |\\n| USB0_VDDA33                            | 140          | PWR          |              | USB0 PHY 3.3-V supply                      |\\n| USB0_VDDA18                            | 135          | PWR          |              | USB0 PHY 1.8-V supply input                |\\n| USB0_VDDA12 (3)                        | 134          | PWR          |              | USB0 PHY 1.2-V LDO output for bypass cap   |\\n| AHCLKX0/AHCLKX2/ USB_REFCLKIN /GP2[11] | 125          | I            | IPD          | USB_REFCLKIN. Optional 48 MHz clock input. |\\n\\n---\\n## Table 2-20. Universal Serial Bus (USB) Terminal Functions (continued)\\n\\n---\\n\\n| SIGNAL NAME                            | PIN NO PTP    | TYPE (1)      | PULL (2)      | DESCRIPTION                                |\\n|----------------------------------------|---------------|---------------|---------------|--------------------------------------------|\\n| USB1 1.1 OHCI                          | USB1 1.1 OHCI | USB1 1.1 OHCI | USB1 1.1 OHCI | USB1 1.1 OHCI                              |\\n| AHCLKX0/AHCLKX2/ USB_REFCLKIN /GP2[11] | 125           | I             | IPD           | USB_REFCLKIN. Optional 48 MHz clock input. |\\n\\n---\\n## Table 2-21. Ethernet Media Access Controller (EMAC) Terminal Functions\\n\\n---\\n\\n| SIGNAL NAME                                | PIN NO   | TYPE (1)   | PULL (2)   | MUXED                | DESCRIPTION                         |\\n|--------------------------------------------|----------|------------|------------|----------------------|-------------------------------------|\\n|                                            | PTP      |            |            |                      |                                     |\\n| RMII                                       | RMII     | RMII       | RMII       | RMII                 | RMII                                |\\n| AHCLKR0/ RMII_MHZ_50_CLK /GP2[14]/BOOT[11] | 129      | I/O        | IPD        | McASP0, GPIO, BOOT   | EMAC 50-MHz clock input or output.  |\\n| AXR0[6]/ RMII_RXER[0] /ACLKR2/GP3[6]       | 118      | I          | IPD        | McASP0, McASP2, GPIO | EMAC RMII receiver error.           |\\n| AXR0[5]/ RMII_RXD[1] /AFSX2/GP3[5]         | 117      | I          | IPD        | McASP0, McASP2, GPIO | EMAC RMII receive data.             |\\n| AXR0[4]/ RMII_RXD[0] /AXR2[1]/GP3[4]       | 116      | I          | IPD        | McASP0, McASP2, GPIO | EMAC RMII receive data.             |\\n| AXR0[3]/ RMII_CRS_DV/ AXR2[2]/GP3[3]       | 115      | I          | IPD        | McASP0, McASP2, GPIO | EMAC RMII carrier sense data valid. |\\n| AXR0[2]/ RMII_TXEN /AXR2[3]/GP3[2]         | 113      | O          | IPD        | McASP0, McASP2, GPIO | EMAC RMII transmit enable.          |\\n| AXR0[1]/ RMII_TXD[1]/ ACLKX2/GP3[1]        | 112      | O          | IPD        | McASP0, McASP2, GPIO | EMAC RMII trasmit data.             |\\n| AXR0[0]/ RMII_TXD[0] /AFSR2/GP3[0]         | 111      | O          | IPD        | McASP0, McASP2, GPIO | EMAC RMII trasmit data.             |\\n| MDIO                                       | MDIO     | MDIO       | MDIO       | MDIO                 | MDIO                                |\\n| AXR0[8]/ MDIO_D/ GP3[8]                    | 121      | I/O        | IPU        | McASP0, GPIO         | MDIO data clock.                    |\\n| AXR0[7]/ MDIO_CLK /GP3[7]                  | 120      | O          | IPD        | McASP0, GPIO         | MDIO data clock.                    |\\n\\n---\\n## Table 2-22. Multimedia Card/Secure Digital (MMC/SD) Terminal Functions\\n\\n---\\n\\n| SIGNAL NAME                             |   PIN NO PTP | TYPE (1)   | PULL (2)   | MUXED             | DESCRIPTION   |\\n|-----------------------------------------|--------------|------------|------------|-------------------|---------------|\\n| EMA_A[1]/ MMCSD_CLK /UHPI_HCNTL0/GP1[1] |           30 | O          | IPU        | EMIFA, UHPI, GPIO | MMCSD_CLK.    |\\n| EMA_A[2]/ MMCSD_CMD /UHPI_HCNTL1/GP1[2] |           31 | I/O        | IPU        | EMIFA, UHPI, GPIO | MMCSD_CMD.    |\\n\\n---\\n## Table 2-22. Multimedia Card/Secure Digital (MMC/SD) Terminal Functions (continued)\\n\\n---\\n\\n| SIGNAL NAME                                        | PIN NO   | TYPE (1)   | PULL (2)   | MUXED                   | DESCRIPTION   |\\n|----------------------------------------------------|----------|------------|------------|-------------------------|---------------|\\n| SIGNAL NAME                                        | PTP      | TYPE (1)   | PULL (2)   | MUXED                   | DESCRIPTION   |\\n| EMA_D[7]/ MMCSD_DAT[7] /UHPI_HD[7]/GP0[7]/BOOT[13] | 54       | I/O        | IPU        | EMIFA, UHPI, GPIO, BOOT | MMC/SD data.  |\\n| EMA_D[6]/ MMCSD_DAT[6] /UHPI_HD[6]/GP0[6]          | 52       | I/O        | IPU        | EMIFA, UHPI, GPIO       | MMC/SD data.  |\\n| EMA_D[5]/ MMCSD_DAT[5]/ UHPI_HD[5]/GP0[5]          | 51       | I/O        | IPU        | EMIFA, UHPI, GPIO       | MMC/SD data.  |\\n| EMA_D[4]/ MMCSD_DAT[4] /UHPI_HD[4]/GP0[4]          | 49       | I/O        | IPU        | EMIFA, UHPI, GPIO       | MMC/SD data.  |\\n| EMA_D[3]/ MMCSD_DAT[3] /UHPI_HD[3]/GP0[3]          | 48       | I/O        | IPU        | EMIFA, UHPI, GPIO       | MMC/SD data.  |\\n| EMA_D[2]/ MMCSD_DAT[2] /UHPI_HD[2]/GP0[2]          | 46       | I/O        | IPU        | EMIFA, UHPI, GPIO       | MMC/SD data.  |\\n| EMA_D[1]/ MMCSD_DAT[1] /UHPI_HD[1]/GP0[1]          | 45       | I/O        | IPU        | EMIFA, UHPI, GPIO       | MMC/SD data.  |\\n| EMA_D[0]/ MMCSD_DAT[0] /UHPI_HD[0]/GP0[0]/BOOT[12] | 44       | I/O        | IPU        | EMIFA, UHPI, GPIO, BOOT | MMC/SD data.  |\\n\\n---\", \"## Table 2-23. Liquid Crystal Display Controller (LCD) Terminal Functions\\n\\n---\\n\\n| SIGNAL NAME                             | PIN NO   | TYPE (1)   | PULL (2)   | MUXED             | DESCRIPTION                     |\\n|-----------------------------------------|----------|------------|------------|-------------------|---------------------------------|\\n| SIGNAL NAME                             | PTP      | TYPE (1)   | PULL (2)   | MUXED             | DESCRIPTION                     |\\n| EMA_A[0]/ LCD_D[7] /GP1[0]              | 29       | I/O        | IPD        | EMIFA, GPIO       | LCD data bus.                   |\\n| EMA_A[3]/ LCD_D[6] /GP1[3]              | 32       | I/O        | IPD        | EMIFA, GPIO       | LCD data bus.                   |\\n| EMA_BA[1]/ LCD_D[5] /UHPI_HHWIL/GP1[13] | 26       | I/O        | IPU        | EMIFA, UHPI, GPIO | LCD data bus.                   |\\n| EMA_BA[0]/ LCD_D[4]/ GP1[14]            | 25       | I/O        | IPU        | EMIFA, GPIO       |                                 |\\n| EMA_A[4]/ LCD_D[3] /GP1[4]              | 34       | I/O        | IPD        | EMIFA, GPIO       |                                 |\\n| EMA_A[5]/ LCD_D[2] /GP1[5]              | 35       | I/O        | IPD        | EMIFA, GPIO       |                                 |\\n| EMA_A[6]/ LCD_D[1] /GP1[6]              | 36       | I/O        | IPD        | EMIFA, GPIO       |                                 |\\n| EMA_A[7]/ LCD_D[0] /GP1[7]              | 37       | I/O        | IPD        | EMIFA, GPIO       |                                 |\\n| EMA_A[8]/ LCD_PCLK /GP1[8]              | 39       | O          | IPU        | EMIFA, GPIO       | LCD pixel clock.                |\\n| EMA_A[9]/ LCD_HSYNC /GP1[9]             | 40       | O          | IPU        | EMIFA, GPIO       | LCD horizontal sync.            |\\n| EMA_A[10]/ LCD_VSYNC /GP1[10]           | 27       | O          | IPU        | EMIFA, GPIO       | LCD vertical sync.              |\\n| EMA_A[11]/ LCD_AC_ENB_CS /GP1[11]       | 41       | O          | IPU        | EMIFA, GPIO       | LCD AC bias enable chip select. |\\n| EMA_A[12]/ LCD_MCLK /GP1[12]            | 42       | O          | IPU        | EMIFA, GPIO       | LCD memory clock.               |\\n\\n---\\n## Table 2-24. Reserved and No-connect Terminal Functions\\n\\n---\\n\\n| SIGNAL NAME   |   PIN NO PTP | TYPE (1)   | DESCRIPTION                                                                      |\\n|---------------|--------------|------------|----------------------------------------------------------------------------------|\\n| RSV2          |          133 | PWR        | Reserved. For proper device operation, this pin must be tied directly to CV DD . |\\n| NC            |          139 | -          | -                                                                                |\\n| NC            |          136 | -          | -                                                                                |\\n\\n---\\n## Table 2-25. Supply and Ground Terminal Functions\\n\\n---\\n\\n| SIGNAL NAME        | PIN NO PTP                                                                                    | TYPE (1)   | DESCRIPTION                    |\\n|--------------------|-----------------------------------------------------------------------------------------------|------------|--------------------------------|\\n| CVDD (Core supply) | 10, 20, 28, 38, 50, 56, 61, 67, 69, 77, 93, 104, 114, 147, 154, 159, 161, 167,                | PWR        | 1.2-V core supply voltage pins |\\n| DVDD (I/O supply)  | 5, 15, 24, 33, 43, 47, 53, 58, 65, 71, 75, 81, 87, 90, 99, 109, 119, 128, 151, 158, 164, 172, | PWR        | 3.3-V I/O supply voltage pins. |\\n| VSS (Ground)       | 177                                                                                           | GND        | Ground pins.                   |\\n\\n---\\n## 3.3 SYSCFG Module\\n\\n---\\n\\n| Offset      | Acronym   | Register Description                   | Access          |\\n|-------------|-----------|----------------------------------------|-----------------|\\n| 0x01C1 4000 | REVID     | Revision Identification Register       | -               |\\n| 0x01C14008  | DIEIDR0   | Device Identification Register 0       | -               |\\n| 0x01C1 400C | DIEIDR1   | Device Identification Register 1       | -               |\\n| 0x01C1 4010 | DIEIDR2   | Device Identification Register 2       | -               |\\n| 0x01C1 4014 | DIEIDR3   | Device Identification Register 3       | -               |\\n| 0x01C1 4018 | DEVIDR0   | Device Identification Register 0       | -               |\\n| 0x01C1 4020 | BOOTCFG   | Boot Configuration Register            | Privileged mode |\\n| 0x01C1 4038 | KICK0R    | Kick 0 Register                        | Privileged mode |\\n| 0x01C1 403C | KICK1R    | Kick 1 Register                        | Privileged mode |\\n| 0x01C1 4040 | HOST0CFG  | Host 0 Configuration Register          | -               |\\n| 0x01C1 4044 | HOST1CFG  | Host 1 Configuration Register          | -               |\\n| 0x01C1 40E0 | IRAWSTAT  | Interrupt Raw Status/Set Register      | Privileged mode |\\n| 0x01C1 40E4 | IENSTAT   | Interrupt Enable Status/Clear Register | Privileged mode |\\n| 0x01C1 40E8 | IENSET    | Interrupt Enable Register              | Privileged mode |\\n| 0x01C1 40EC | IENCLR    | Interrupt Enable Clear Register        | Privileged mode |\\n| 0x01C1 40F0 | EOI       | End of Interrupt Register              | Privileged mode |\\n| 0x01C1 40F4 | FLTADDRR  | Fault Address Register                 | Privileged mode |\\n| 0x01C1 40F8 | FLTSTAT   | Fault Status Register                  | -               |\\n| 0x01C1 4110 | MSTPRI0   | Master Priority 0 Register             | Privileged mode |\\n| 0x01C1 4114 | MSTPRI1   | Master Priority 1 Register             | Privileged mode |\\n| 0x01C1 4118 | MSTPRI2   | Master Priority 2 Register             | Privileged mode |\\n| 0x01C1 4120 | PINMUX0   | Pin Multiplexing Control 0 Register    | Privileged mode |\\n| 0x01C1 4124 | PINMUX1   | Pin Multiplexing Control 1 Register    | Privileged mode |\\n| 0x01C1 4128 | PINMUX2   | Pin Multiplexing Control 2 Register    | Privileged mode |\\n| 0x01C1 412C | PINMUX3   | Pin Multiplexing Control 3 Register    | Privileged mode |\\n| 0x01C1 4130 | PINMUX4   | Pin Multiplexing Control 4 Register    | Privileged mode |\\n| 0x01C1 4134 | PINMUX5   | Pin Multiplexing Control 5 Register    | Privileged mode |\\n| 0x01C1 4138 | PINMUX6   | Pin Multiplexing Control 6 Register    | Privileged mode |\\n| 0x01C1 413C | PINMUX7   | Pin Multiplexing Control 7 Register    | Privileged mode |\\n| 0x01C1 4140 | PINMUX8   | Pin Multiplexing Control 8 Register    | Privileged mode |\\n| 0x01C1 4144 | PINMUX9   | Pin Multiplexing Control 9 Register    | Privileged mode |\\n| 0x01C1 4148 | PINMUX10  | Pin Multiplexing Control 10 Register   | Privileged mode |\\n| 0x01C1 414C | PINMUX11  | Pin Multiplexing Control 11 Register   | Privileged mode |\\n| 0x01C1 4150 | PINMUX12  | Pin Multiplexing Control 12 Register   | Privileged mode |\\n| 0x01C1 4154 | PINMUX13  | Pin Multiplexing Control 13 Register   | Privileged mode |\\n| 0x01C1 4158 | PINMUX14  | Pin Multiplexing Control 14 Register   | Privileged mode |\\n| 0x01C1 415C | PINMUX15  | Pin Multiplexing Control 15 Register   | Privileged mode |\\n\\n---\", \"## Table 3-1. System Configuration (SYSCFG) Module Register Access (continued)\\n\\n---\\n\\n| Offset      | Acronym          | Register Description                 | Access            |\\n|-------------|------------------|--------------------------------------|-------------------|\\n| 0x01C1 4160 | PINMUX16         | Pin Multiplexing Control 16 Register | Privileged mode   |\\n| 0x01C1 4164 | PINMUX17         | Pin Multiplexing Control 17 Register | Privileged mode   |\\n| 0x01C1 4168 | PINMUX18         | Pin Multiplexing Control 18 Register | Privileged mode   |\\n| 0x01C1 416C | PINMUX19         | Pin Multiplexing Control 19 Register | Privileged mode   |\\n| 0x01C1 4170 | SUSPSRC Reserved | Suspend Source Register -            | Privileged mode - |\\n| 0x01C1 4174 | CHIPSIG          | Chip Signal Register                 | -                 |\\n| 0x01C1 4178 | CHIPSIG_CLR      | Chip Signal Clear Register           | -                 |\\n| 0x01C1 417C | CFGCHIP0         | Chip Configuration 0 Register        | Privileged mode   |\\n| 0x01C1 4180 | CFGCHIP1         | Chip Configuration 1 Register        | Privileged mode   |\\n| 0x01C1 4184 | CFGCHIP2         | Chip Configuration 2 Register        | Privileged mode   |\\n| 0x01C1 4188 | CFGCHIP3         | Chip Configuration 3 Register        | Privileged mode   |\\n| 0x01C1 418C | CFGCHIP4         | Chip Configuration 4 Register        | Privileged mode   |\\n\\n---\\n## 4.1 Absolute Maximum Ratings Over Operating Case Temperature Range (Unless Otherwise Noted) (1)\\n\\n---\\n\\n|                                            | Core (CVDD, RTC_CVDD, PLL0_VDDA (2) ) (3)                                                                                                                    | -0.5 V to 1.4 V                                |\\n|--------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------|\\n| Supply voltage ranges                      | I/O, 1.8V (USB0_VDDA18, USB1_VDDA18) (3)                                                                                                                     | -0.5 V to 2 V                                  |\\n|                                            | I/O, 3.3V (DVDD, USB0_VDDA33, USB1_VDDA33) (3)                                                                                                               | -0.5 V to 3.8 V                                |\\n| Input voltage ranges                       | V I I/O, 1.2V (OSCIN, RTC_XI)                                                                                                                                | -0.3 V to CVDD + 0.3V                          |\\n|                                            | V I I/O, 3.3V (Steady State)                                                                                                                                 | -0.3V to DVDD + 0.3V                           |\\n|                                            | V I I/O, 3.3V (Transient)                                                                                                                                    | DVDD + 20% up to 20% of Signal Period          |\\n|                                            | V I I/O, USB 5V Tolerant Pins: (USB0_DM, USB0_DP, USB0_ID, USB1_DM, USB1_DP)                                                                                 | 5.25V (4)                                      |\\n|                                            | V I I/O, USB0 VBUS                                                                                                                                           | 5.50V (4)                                      |\\n| Output voltage ranges                      | V O I/O, 3.3V (Steady State)                                                                                                                                 | -0.5 V to DVDD + 0.3V                          |\\n|                                            | V O I/O, 3.3V (Transient Overshoot/Undershoot)                                                                                                               | 20% of DVDD for up to 20% of the signal period |\\n| Clamp Current                              | Input or Output Voltages 0.3V above or below their respective power rails. Limit clamp current that flows through the I/O's internal diode protection cells. | -20mA                                          |\\n| Operating Junction Temperature ranges, T J |                                                                                                                                                              | -55Â°C to 175Â°C                                 |\\n| Storage temperature range, T stg           |                                                                                                                                                              | -55Â°C to 150Â°C                                 |\\n\\n---\\n## 4.2 Recommended Operating Conditions\\n\\n---\\n\\n|             |                                                                     | MIN          | NOM   | MAX          | UNIT   |\\n|-------------|---------------------------------------------------------------------|--------------|-------|--------------|--------|\\n| CVDD        | Supply voltage, Core (CVDD, RTC_CVDD, PLL0_VDDA , USB0_VDDA12 (1) ) | 1.14         | 1.2   | 1.32         | V      |\\n| DVDD        | Supply voltage, I/O, 1.8V (USB0_VDDA18, USB1_VDDA18)                | 1.71         | 1.8   | 1.89         | V      |\\n| DVDD        | Supply voltage, I/O, 3.3V (DVDD, USB0_VDDA33, USB1_VDDA33)          | 3.15         | 3.3   | 3.45         | V      |\\n| VSS         | Supply ground (VSS, PLL0_VSSA, OSCVSS (2) , RTC_VSS (2) )           | 0            | 0     | 0            | V      |\\n| V IH (3)    | High-level input voltage, I/O, 3.3V                                 | 2            |       |              | V      |\\n| V IH (3)    | High-level input voltage, RTC_XI                                    | 0.8*RTC_CVDD |       |              | V      |\\n| V IH (3)    | High-level input voltage, OSCIN                                     | 0.8*CVDD     |       |              |        |\\n| V IL (3)    | Low-level input voltage, I/O, 3.3V                                  |              |       | 0.8          | V      |\\n| V IL (3)    | Low-level input voltage, RTC_XI                                     |              |       | 0.2*RTC_CVDD | V      |\\n| V IL (3)    | Low-level input voltage, OSCIN                                      |              |       | 0.2*CVDD     |        |\\n| V HYS       | Input Hysteresis                                                    |              | 160   |              | mV     |\\n| USB         | USB0_VBUS                                                           | 4.75         | 5     | 5.25         | V      |\\n| t t         | Transition time, 10%-90%, All Inputs                                |              |       | 10           | ns     |\\n| T A         | Operating ambient temperature range                                 | -55          |       | 175          | Â°C     |\\n| F SYSCLK1,6 | DSP and ARM Operating Frequency (SYSCLK1,6)                         | 0            |       | 300          | MHz    |\\n\\n---\", \"## 4.3 Electrical Characteristics (1)\\n\\n---\\n\\n| PARAMETER   | PARAMETER                            | TEST CONDITIONS                                                | MIN   | TYP   | MAX         | UNIT   |\\n|-------------|--------------------------------------|----------------------------------------------------------------|-------|-------|-------------|--------|\\n| V OH        | Low/full speed: USB0_DM and USB0_DP  |                                                                | 2.8   |       | USB0_VDDA33 | V      |\\n| V OH        | High speed: USB0_DM and USB0_DP      |                                                                | 360   |       | 440         | mV     |\\n| V OH        | Low/full speed: USB1_DM and USB1_DP  |                                                                | 2.8   |       | USB1_VDDA33 | V      |\\n| V OH        | High-level output voltage (3.3V I/O) | DVDD= 3.15V, I OH = -4 mA                                      | 2.4   |       |             | V      |\\n| V OH        | High-level output voltage (3.3V I/O) | DVDD= 3.15V, I OH = -100 Î¼ A                                   | 2.95  |       |             | V      |\\n| V OL        | Low/full speed: USB0_DM and USB0_DP  |                                                                | 0.0   |       | 0.3         | V      |\\n| V OL        | High speed: USB0_DM and USB0_DP      |                                                                | -10   |       | 10          | mV     |\\n| V OL        | Low/full speed: USB1_DM and USB1_DP  |                                                                | 0.0   |       | 0.3         | V      |\\n| V OL        | Low-level output voltage (3.3V I/O)  | DVDD= 3.15V, I OL = 4mA                                        |       |       | 0.4         | V      |\\n| V OL        | Low-level output voltage (3.3V I/O)  | DVDD= 3.15V, I OL = +100 Î¼ A                                   |       |       | 0.2         | V      |\\n| I I (2)     | Input current                        | V I = VSS to DVDD without opposing internal resistor           |       |       | -35         | Î¼ A    |\\n| I I (2)     | Input current                        | V I = VSS to DVDD with opposing internal pullup resistor (3)   | -30   |       | -200        | Î¼ A    |\\n| I I (2)     | Input current                        | V I = VSS to DVDD with opposing internal pulldown resistor (3) | 50    |       | 300         | Î¼ A    |\\n| I I (2)     | Input current                        | V I = VSS to USB1_VDDA33 USB1_DM and USB1_DP                   |       |       | -40         | Î¼ A    |\\n| I OH        | High-level output current            | All peripherals                                                |       |       | -4          | mA     |\\n| I OL        | Low-level output current             | All peripherals                                                |       |       | 4           | mA     |\\n| I OZ (4)    | I/O Off-state output current         | VO = VDD or VSS; Internal pull disabled                        |       |       | -35         | Î¼ A    |\\n| C I         | Input capacitance                    | LVCMOS signals                                                 | 3     | 3     | 3           | pF     |\\n| C I         | Input capacitance                    | OSCIN                                                          | 5     | 5     | 5           | pF     |\\n| C I         | Input capacitance                    | RTC_XI                                                         | 2     | 2     | 2           | pF     |\\n| C O         | Output capacitance                   | LVCMOS signals                                                 | 3     | 3     | 3           | pF     |\\n\\n---\\n## 5.3.2 Unused USB0 (USB2.0) and USB1 (USB1.1) Pin Configurations\\n\\n---\\n\\n| SIGNAL NAME          | Configuration (When USB0 and USB1 are not used)   | Configuration (When USB0 is used and USB1 is not used)             |\\n|----------------------|---------------------------------------------------|--------------------------------------------------------------------|\\n| USB0_DM              | No connect                                        | Use as USB0 function                                               |\\n| USB0_DP              | No connect                                        | Use as USB0 function                                               |\\n| USB0_VDDA33          | No connect                                        | 3.3V                                                               |\\n| USB0_VDDA18          | No connect                                        | 1.8V                                                               |\\n| USB0_ID              | No connect                                        | Use as USB0 function                                               |\\n| USB0_VBUS            | No connect                                        | Use as USB0 function                                               |\\n| USB0_DRVVBUS/GP4[15] | No connect or use as alternate function           | Use as USB0 or alternate function                                  |\\n| USB0_VDDA12          | No connect                                        | Internal USB0 PHY output connected to an external filter capacitor |\\n| USB1_DM              | No connect                                        | Ground                                                             |\\n| USB1_DP              | No connect                                        | Ground                                                             |\\n| USB1_VDDA33          | No connect                                        | No connect                                                         |\\n| USB1_VDDA18          | No connect                                        | No connect                                                         |\\n\\n---\\n## Table 5-1. Unused USB0 and USB1 Pin Configurations (continued)\\n\\n---\\n\\n| SIGNAL NAME                           | Configuration (When USB0 and USB1 are not used)   | Configuration (When USB0 is used and USB1 is not used)   |\\n|---------------------------------------|---------------------------------------------------|----------------------------------------------------------|\\n| AHCLKX0/AHCLKX2/USB_REFCLKIN/ GP2[11] | No connect or use as alternate function           | Use as USB0 or alternate function                        |\\n\\n---\\n## Table 5-2. Reset Timing Requirements (1)(2) (3)\\n\\n---\\n\\n|   NO. | PARAMETER           | PARAMETER                                          |   MIN | MAX   | UNIT       |\\n|-------|---------------------|----------------------------------------------------|-------|-------|------------|\\n|     1 | t w(RSTL)           | Pulse width, RESET/TRST low                        |   100 |       | ns         |\\n|     2 | t su(BPV-RSTH)      | Setup time, boot pins valid before RESET/TRST high |    20 |       | ns         |\\n|     3 | t h(RSTH-BPV)       | Hold time, boot pins valid after RESET/TRST high   |    20 |       | ns         |\\n|     4 | t d(RSTH-RESETOUTH) | RESET high to RESETOUT high; Warm reset            |  4096 |       | cycles (4) |\\n|     4 | t d(RSTH-RESETOUTH) | RESET high to RESETOUT high; Power-on Reset        |  6192 |       | cycles (4) |\\n\\n---\\n## Table 5-3. Oscillator Timing Requirements\\n\\n---\\n\\n| NO.   | PARAMETER                                 |   MIN |   MAX | UNIT   |\\n|-------|-------------------------------------------|-------|-------|--------|\\n| f osc | Oscillator frequency range (OSCIN/OSCOUT) |    12 |    30 | MHz    |\\n\\n---\\n\\n| NO.        | PARAMETER                                  |   MIN | MAX   | UNIT   |\\n|------------|--------------------------------------------|-------|-------|--------|\\n| f OSCIN    | OSCIN frequency range (OSCIN)              |    12 | 50    | MHz    |\\n| t c(OSCIN) | Cycle time, external clock driven on OSCIN |    20 |       | ns     |\\n\\n---\\n## Table 5-4. OSCIN Timing Requirements (continued)\\n\\n---\\n\\n| NO.         | PARAMETER                                 | MIN          | MAX   | UNIT   |\\n|-------------|-------------------------------------------|--------------|-------|--------|\\n| t w(OSCINH) | Pulse width high, external clock on OSCIN | 0.4 c(OSCIN) |       | ns     |\\n| t w(OSCINL) | Pulse width low, external clock on OSCIN  | 0.4 c(OSCIN) |       | ns     |\\n| t t(OSCIN)  | Transition time, OSCIN                    | 5            |       | ns     |\\n| t j(OSCIN)  | Period jitter, OSCIN                      | 0.02P        |       | ns     |\\n\\n---\", \"## Table 5-5. Allowed PLL Operating Conditions\\n\\n---\\n\\n|   NO. | PARAMETER                                                                                                                                     | Default Value   | MIN    | MAX                                                                        | UNIT   |\\n|-------|-----------------------------------------------------------------------------------------------------------------------------------------------|-----------------|--------|----------------------------------------------------------------------------|--------|\\n|     1 | PLLRST: Assertion time during initialization                                                                                                  | N/A             | 125    | N/A                                                                        | ns     |\\n|     2 | Lock time: The time that the application has to wait for the PLL to acquire locks before setting PLLEN, after changing PREDIV, PLLM, or OSCIN | N/A             | N/A    | 2000 N M where N=Pre-Divider Ratio M=PLLMultiplier                         | ns     |\\n|     3 | PREDIV                                                                                                                                        | /1              | /1     | /32                                                                        | ns     |\\n|     4 | PLL input frequency ( PLLREF)                                                                                                                 |                 | 12     | 30 (if internal oscillator is used) 50 (if external clock sourcce is used) | MHz    |\\n|     5 | PLL multiplier values (PLLM)                                                                                                                  | x20             | x4     | x32                                                                        |        |\\n|     6 | PLL output frequency. ( PLLOUT )                                                                                                              | N/A             | 400    | 600 (1)                                                                    | MHz    |\\n|     7 | POSTDIV                                                                                                                                       | /1              | /2 (1) | /32                                                                        | ns     |\\n\\n---\\n## 5.6.3 PLL Controller 0 Registers\\n\\n---\\n\\n| ADDRESS     | ACRONYM   | REGISTER DESCRIPTION                        |\\n|-------------|-----------|---------------------------------------------|\\n| 0x01C1 1000 | REVID     | Revision Identification Register            |\\n| 0x01C1 10E4 | RSTYPE    | Reset Type Status Register                  |\\n| 0x01C1 1100 | PLLCTL    | PLL Control Register                        |\\n| 0x01C1 1104 | OCSEL     | OBSCLK Select Register                      |\\n| 0x01C1 1110 | PLLM      | PLL Multiplier Control Register             |\\n| 0x01C1 1114 | PREDIV    | PLL Pre-Divider Control Register            |\\n| 0x01C1 1118 | PLLDIV1   | PLL Controller Divider 1 Register           |\\n| 0x01C1 111C | PLLDIV2   | PLL Controller Divider 2 Register           |\\n| 0x01C1 1120 | PLLDIV3   | PLL Controller Divider 3 Register           |\\n| 0x01C1 1124 | OSCDIV    | Oscillator Divider 1 Register (OBSCLK)      |\\n| 0x01C1 1128 | POSTDIV   | PLL Post-Divider Control Register           |\\n| 0x01C1 1138 | PLLCMD    | PLL Controller Command Register             |\\n| 0x01C1 113C | PLLSTAT   | PLL Controller Status Register              |\\n| 0x01C1 1140 | ALNCTL    | PLL Controller Clock Align Control Register |\\n| 0x01C1 1144 | DCHANGE   | PLLDIV Ratio Change Status Register         |\\n| 0x01C1 1148 | CKEN      | Clock Enable Control Register               |\\n| 0x01C1 114C | CKSTAT    | Clock Status Register                       |\\n| 0x01C1 1150 | SYSTAT    | SYSCLK Status Register                      |\\n| 0x01C1 1160 | PLLDIV4   | PLL Controller Divider 4 Register           |\\n| 0x01C1 1164 | PLLDIV5   | PLL Controller Divider 5 Register           |\\n| 0x01C1 1168 | PLLDIV6   | PLL Controller Divider 6 Register           |\\n| 0x01C1 116C | PLLDIV7   | PLL Controller Divider 7 Register           |\\n| 0x01C1 11F0 | EMUCNT0   | Emulation Performance Counter 0 Register    |\\n| 0x01C1 11F4 | EMUCNT1   | Emulation Performance Counter 1 Register    |\\n\\n---\", \"## Table 5-7. AINTC System Interrupt Assignments\\n\\n---\\n\\n|   System Interrupt | Interrupt Name     | Source                                          |   System Interrupt | Interrupt Name   | Source                                   |\\n|--------------------|--------------------|-------------------------------------------------|--------------------|------------------|------------------------------------------|\\n|                  0 | COMMTX             | ARM                                             |                 51 | IIC1_INT         | I2C1                                     |\\n|                  1 | COMMRX             | ARM                                             |                 52 | LCDC_INT         | LCD Controller                           |\\n|                  2 | NINT               | ARM                                             |                 53 | UART_INT1        | UART1                                    |\\n|                  3 | PRU_EVTOUT0        | PRU Interrupt                                   |                 54 | MCASP_INT        | McASP0, 1, 2 Combined RX / TX Interrupts |\\n|                  4 | PRU_EVTOUT1        | PRU Interrupt                                   |                 55 | PSC1_ALLINT      | PSC1                                     |\\n|                  5 | PRU_EVTOUT2        | PRU Interrupt                                   |                 56 | SPI1_INT         | SPI1                                     |\\n|                  6 | PRU_EVTOUT3        | PRU Interrupt                                   |                 57 | UHPI_ARMINT      | UHPI Arm Interrupt                       |\\n|                  7 | PRU_EVTOUT4        | PRU Interrupt                                   |                 58 | USB0_INT         | USB0 Interrupt                           |\\n|                  8 | PRU_EVTOUT5        | PRU Interrupt                                   |                 59 | USB1_HCINT       | USB1 OHCI Host Controller Interrupt      |\\n|                  9 | PRU_EVTOUT6        | PRU Interrupt                                   |                 60 | USB1_RWAKEUP     | USB1 Remote Wakeup Interrupt             |\\n|                 10 | PRU_EVTOUT7        | PRU Interrupt                                   |                 61 | UART2_INT        | UART2                                    |\\n|                 11 | EDMA3_CC0_CCINT    | EDMA CC Region 0                                |                 62 | -                | Reserved                                 |\\n|                 12 | EDMA3_CC0_CCERRINT | EDMA CC                                         |                 63 | EHRPWM0          | HiResTimer / PWM0 Interrupt              |\\n|                 13 | EDMA3_TC0_TCERRINT | EDMA TC0                                        |                 64 | EHRPWM0TZ        | HiResTimer / PWM0 Trip Zone Interrupt    |\\n|                 14 | EMIFA_INT          | EMIFA                                           |                 65 | EHRPWM1          | HiResTimer / PWM1 Interrupt              |\\n|                 15 | IIC0_INT           | I2C0                                            |                 66 | EHRPWM1TZ        | HiResTimer / PWM1 Trip Zone Interrupt    |\\n|                 16 | MMCSD_INT0         | MMCSD                                           |                 67 | EHRPWM2          | HiResTimer / PWM2 Interrupt              |\\n|                 17 | MMCSD_INT1         | MMCSD                                           |                 68 | EHRPWM2TZ        | HiResTimer / PWM2 Trip Zone Interrupt    |\\n|                 18 | PSC0_ALLINT        | PSC0                                            |                 69 | ECAP0            | ECAP0                                    |\\n|                 19 | RTC_IRQS[1:0]      | RTC                                             |                 70 | ECAP1            | ECAP1                                    |\\n|                 20 | SPI0_INT           | SPI0                                            |                 71 | ECAP2            | ECAP2                                    |\\n|                 21 | T64P0_TINT12       | Timer64P0 Interrupt 12                          |                 72 | EQEP0            | EQEP0                                    |\\n|                 22 | T64P0_TINT34       | Timer64P0 Interrupt 34                          |                 73 | EQEP1            | EQEP1                                    |\\n|                 23 | T64P1_TINT12       | Timer64P1 Interrupt 12                          |                 74 | T64P0_CMPINT0    | Timer64P0 - Compare 0                    |\\n|                 24 | T64P1_TINT34       | Timer64P1 Interrupt 34                          |                 75 | T64P0_CMPINT1    | Timer64P0 - Compare 1                    |\\n|                 25 | UART0_INT          | UART0                                           |                 76 | T64P0_CMPINT2    | Timer64P0 - Compare 2                    |\\n|                 26 | -                  | Reserved                                        |                 77 | T64P0_CMPINT3    | Timer64P0 - Compare 3                    |\\n|                 27 | PROTERR            | MPU1, 2, and SYSCFG Protection Shared Interrupt |                 78 | T64P0_CMPINT4    | Timer64P0 - Compare 4                    |\\n|                 28 | SYSCFG_CHIPINT0    | SYSCFG CHIPSIG Register                         |                 79 | T64P0_CMPINT5    | Timer64P0 - Compare 5                    |\\n|                 29 | SYSCFG_CHIPINT1    | SYSCFG CHIPSIG Register                         |                 80 | T64P0_CMPINT6    | Timer64P0 - Compare 6                    |\\n|                 30 | SYSCFG_CHIPINT2    | SYSCFG CHIPSIG Register                         |                 81 | T64P0_CMPINT7    | Timer64P0 - Compare 7                    |\\n|                 31 | SYSCFG_CHIPINT3    | SYSCFG CHIPSIG Register                         |                 82 | T64P1_CMPINT0    | Timer64P1 - Compare 0                    |\\n|                 32 | EDMA3_TC1_TCERRINT | EDMA TC1                                        |                 83 | T64P1_CMPINT1    | Timer64P1 - Compare 1                    |\\n|                 33 | EMAC_C0RXTHRESH    | EMAC - Core 0 Receive Threshold Interrupt       |                 84 | T64P1_CMPINT2    | Timer64P1 - Compare 2                    |\\n|                 34 | EMAC_C0RX          | EMAC - Core 0 Receive Interrupt                 |                 85 | T64P1_CMPINT3    | Timer64P1 - Compare 3                    |\\n\\n---\\n## Table 5-7. AINTC System Interrupt Assignments (continued)\\n\\n---\\n\\n|   System Interrupt | Interrupt Name   | Source                                    | System Interrupt   | Interrupt Name   | Source                |\\n|--------------------|------------------|-------------------------------------------|--------------------|------------------|-----------------------|\\n|                 35 | EMAC_C0TX        | EMAC - Core 0 Transmit Interrupt          | 86                 | T64P1_CMPINT4    | Timer64P1 - Compare 4 |\\n|                 36 | EMAC_C0MISC      | EMAC - Core 0 Miscellaneous Interrupt     | 87                 | T64P1_CMPINT5    | Timer64P1 - Compare 5 |\\n|                 37 | EMAC_C1RXTHRESH  | EMAC - Core 1 Receive Threshold Interrupt | 88                 | T64P1_CMPINT6    | Timer64P1 - Compare 6 |\\n|                 38 | EMAC_C1RX        | EMAC - Core 1 Receive Interrupt           | 89                 | T64P1_CMPINT7    | Timer64P1 - Compare 7 |\\n|                 39 | EMAC_C1TX        | EMAC - Core 1 Transmit Interrupt          | 90                 | ARMCLKSTOPREQ    | PSC0                  |\\n|                 40 | EMAC_C1MISC      | EMAC - Core 1 Miscellaneous Interrupt     | 91                 | -                | Reserved              |\\n|                 41 | EMIF_MEMERR      | EMIFB                                     | 92                 | -                | Reserved              |\\n|                 42 | GPIO_B0INT       | GPIO Bank 0 Interrupt                     | 93                 | -                | Reserved              |\\n|                 43 | GPIO_B1INT       | GPIO Bank 1 Interrupt                     | 94                 | -                | Reserved              |\\n|                 44 | GPIO_B2INT       | GPIO Bank 2 Interrupt                     | 95                 | -                | Reserved              |\\n|                 45 | GPIO_B3INT       | GPIO Bank 3 Interrupt                     | 96                 | -                | Reserved              |\\n|                 46 | GPIO_B4INT       | GPIO Bank 4 Interrupt                     | 97                 | -                | Reserved              |\\n|                 47 | GPIO_B5INT       | GPIO Bank 5 Interrupt                     | 98                 | -                | Reserved              |\\n|                 48 | GPIO_B6INT       | GPIO Bank 6 Interrupt                     | 99                 | -                | Reserved              |\\n|                 49 | GPIO_B7INT       | GPIO Bank 7 Interrupt                     | 100                | -                | Reserved              |\\n|                 50 | -                | Reserved                                  |                    |                  |                       |\\n\\n---\", \"## Table 5-8. AINTC Memory Map\\n\\n---\\n\\n| BYTE ADDRESS              | REGISTER NAME       | DESCRIPTION                                          |\\n|---------------------------|---------------------|------------------------------------------------------|\\n| 0xFFFE E000               | REV                 | Revision Register                                    |\\n| 0xFFFE E004               | CR                  | Control Register                                     |\\n| 0xFFFE E008 - 0xFFFE E00F | -                   | Reserved                                             |\\n| 0xFFFE E010               | GER                 | Global Enable Register                               |\\n| 0xFFFE E014 - 0xFFFE E01B | -                   | Reserved                                             |\\n| 0xFFFE E01C               | GNLR                | Global Nesting Level Register                        |\\n| 0xFFFE E020               | SISR                | System Interrupt Status Indexed Set Register         |\\n| 0xFFFE E024               | SICR                | System Interrupt Status Indexed Clear Register       |\\n| 0xFFFE E028               | EISR                | System Interrupt Enable Indexed Set Register         |\\n| 0xFFFE E02C               | EICR                | System Interrupt Enable Indexed Clear Register       |\\n| 0xFFFE E030               | -                   | Reserved                                             |\\n| 0xFFFE E034               | HIEISR              | Host Interrupt Enable Indexed Set Register           |\\n| 0xFFFE E038               | HIDISR              | Host Interrupt Enable Indexed Clear Register         |\\n| 0xFFFE E03C - 0xFFFE E04F | -                   | Reserved                                             |\\n| 0xFFFE E050               | VBR                 | Vector Base Register                                 |\\n| 0xFFFE E054               | VSR                 | Vector Size Register                                 |\\n| 0xFFFE E058               | VNR                 | Vector Null Register                                 |\\n| 0xFFFE E05C - 0xFFFE E07F | -                   | Reserved                                             |\\n| 0xFFFE E080               | GPIR                | Global Prioritized Index Register                    |\\n| 0xFFFE E084               | GPVR                | Global Prioritized Vector Register                   |\\n| 0xFFFE E088 - 0xFFFE E1FF | -                   | Reserved                                             |\\n| 0xFFFE E200 - 0xFFFE E20F | SRSR[1] - SRSR[3]   | System Interrupt Status Raw / Set Registers          |\\n| 0xFFFE E20C - 0xFFFE E27F | -                   | Reserved                                             |\\n| 0xFFFE E280 - 0xFFFE E28B | SECR[1] - SECR[3]   | System Interrupt Status Enabled / Clear Registers    |\\n| 0xFFFE E28C - 0xFFFE E2FF | -                   | Reserved                                             |\\n| 0xFFFE E300 - 0xFFFE E30B | ESR[1] - ESR[3]     | System Interrupt Enable Set Registers                |\\n| 0xFFFE E30C - 0xFFFE E37F | -                   | Reserved                                             |\\n| 0xFFFE E380 - 0xFFFE E38B | ECR[1] - ECR[3]     | System Interrupt Enable Clear Registers              |\\n| 0xFFFE E38C - 0xFFFE E3FF | -                   | Reserved                                             |\\n| 0xFFFE E400 - 0xFFFE E458 | CMR[0] - CMR[22]    | Channel Map Registers (Byte Wide Registers)          |\\n| 0xFFFE E459 - 0xFFFE E7FF | -                   | Reserved                                             |\\n| 0xFFFE E800 - 0xFFFE E81F | -                   | Reserved                                             |\\n| 0xFFFE E820 - 0xFFFE E8FF | -                   | Reserved                                             |\\n| 0xFFFE E900 - 0xFFFE E904 | HIPIR[1] - HIPIR[2] | Host Interrupt Prioritized Index Registers           |\\n| 0xFFFE E908 - 0xFFFE EEFF | -                   | Reserved                                             |\\n| 0xFFFE EF00 - 0xFFFE EF04 | -                   | Reserved                                             |\\n| 0xFFFE EF08 - 0xFFFE F0FF | -                   | Reserved                                             |\\n| 0xFFFE F100 - 0xFFFE F104 | HINLR[1] - HINLR[2] | Host Interrupt Nesting Level Registers               |\\n| 0xFFFE F108 - 0xFFFE F4FF | -                   | Reserved                                             |\\n| 0xFFFE F500               | HIER                | Host Interrupt Enable Register                       |\\n| 0xFFFE F504 - 0xFFFE F5FF | -                   | Reserved                                             |\\n| 0xFFFE F600               | HIPVR[1] - HIPVR[2] | Host Interrupt Prioritized Vector Registers Reserved |\\n| 0xFFFE F608 - 0xFFFE FFFF | -                   |                                                      |\\n\\n---\", \"## 5.7.2 DSP Interrupts\\n\\n---\\n\\n|   EVT# | Interrupt Name    | Source                                             |   EVT# | Interrupt Name   | Source                                      |\\n|--------|-------------------|----------------------------------------------------|--------|------------------|---------------------------------------------|\\n|      0 | EVT0              | C674x Int Ctl 0                                    |     64 | T64P0_TINT34     | Timer64P0 Interrupt 34                      |\\n|      1 | EVT1              | C674x Int Ctl 1                                    |     65 | GPIO_B0INT       | GPIO Bank 0 Interrupt                       |\\n|      2 | EVT2              | C674x Int Ctl 2                                    |     66 | PRU_EVTOUT4      | PRU Interrupt                               |\\n|      3 | EVT3              | C674x Int Ctl 3                                    |     67 | SYSCFG_CHIPINT3  | SYSCFG_CHIPSIG Register                     |\\n|      4 | T64P0_TINT12      | Timer64P0 - TINT12                                 |     68 | EQEP0            | EQEP0                                       |\\n|      5 | SYSCFG_CHIPINT2   | SYSCFG _CHIPSIG Register                           |     69 | UART2_INT        | UART2                                       |\\n|      6 | PRU_EVTOUT0       | PRU Interrupt                                      |     70 | PSC0_ALLINT      | PSC0                                        |\\n|      7 | EHRPWM0           | HiResTimer/PWM0 Interrupt                          |     71 | PSC1_ALLINT      | PSC1                                        |\\n|      8 | EDMA3_CC0_INT1    | EDMA3 CC0 Region 1 interrupt                       |     72 | GPIO_B7INT       | GPIO Bank 7 Interrupt                       |\\n|      9 | EMU-DTDMA         | C674x-ECM                                          |     73 | LCDC_INT -       | LCD ControllerReserved                      |\\n|     10 | EHRPWM0TZ         | HiResTimer/PWM0 Trip Zone Interrupt                |     74 | PROTERR          | MPU1, 2, SYSCFG Protection Shared Interrupt |\\n|     11 | EMU-RTDXRX        | C674x-RTDX                                         |     75 | -                | Reserved                                    |\\n|     12 | EMU-RTDXTX        | C674x-RTDX                                         |     76 | -                | Reserved                                    |\\n|     13 | IDMAINT0          | C674x-EMC                                          |     77 | -                | Reserved                                    |\\n|     14 | IDMAINT1          | C674x-EMC                                          |     78 | T64P0_CMPINT0    | Timer64P0 - Compare 0                       |\\n|     15 | MMCSD_INT0        | MMCSD MMC/SD Interrupt                             |     79 | T64P0_CMPINT1    | Timer64P0 - Compare 1                       |\\n|     16 | MMCSD_INT1        | MMCSD SDIO Interrupt                               |     80 | T64P0_CMPINT2    | Timer64P0 - Compare 2                       |\\n|     17 | PRU_EVTOUT1       | PRU Interrupt                                      |     81 | T64P0_CMPINT3    | Timer64P0 - Compare 3                       |\\n|     18 | EHRPWM1           | HiResTimer/PWM1 Interrupt                          |     82 | T64P0_CMPINT4    | Timer64P0 - Compare 4                       |\\n|     19 | USB0_INT          | USB0 Interrupt                                     |     83 | T64P0_CMPINT5    | Timer64P0 - Compare 5                       |\\n|     20 | USB1_HCINT -      | USB1 OHCI Host Controller Interrupt Reserved       |     84 | T64P0_CMPINT6    | Timer64P0 - Compare 6                       |\\n|     21 | USB1_RWAKEUP -    | USB1 Remote Wakeup Interrupt Reserved              |     85 | T64P0_CMPINT7    | Timer64P0 - Compare 7                       |\\n|     22 | PRU_EVTOUT2       | PRU Interrupt                                      |     86 | T64P1_CMPINT0    | Timer64P1 - Compare 0                       |\\n|     23 | EHRPWM1TZ         | HiResTimer/PWM1 Trip Zone Interrupt                |     87 | T64P1_CMPINT1    | Timer64P1 - Compare 1                       |\\n|     24 | EHRPWM2           | HiResTimer/PWM2 Interrupt                          |     88 | T64P1_CMPINT2    | Timer64P1 - Compare 2                       |\\n|     25 | EHRPWM2TZ         | HiResTimer/PWM2 Trip Zone Interrupt                |     89 | T64P1_CMPINT3    | Timer64P1 - Compare 3                       |\\n|     26 | EMAC_C0RXTHRESH - | EMAC - Core 0 Receive Threshold Interrupt Reserved |     90 | T64P1_CMPINT4    | Timer64P1 - Compare 4                       |\\n|     27 | EMAC_C0RX -       | EMAC - Core 0 Receive Interrupt Reserved           |     91 | T64P1_CMPINT5    | Timer64P1 - Compare 5                       |\\n|     28 | EMAC_C0TX -       | EMAC - Core 0 Transmit Interrupt Reserved          |     92 | T64P1_CMPINT6    | Timer64P1 - Compare 6                       |\\n|     29 | EMAC_C0MISC -     | EMAC - Core 0 Miscellaneous Interrupt Reserved     |     93 | T64P1_CMPINT7    | Timer64P1 - Compare 7                       |\\n|     30 | EMAC_C1RXTHRESH - | EMAC - Core 1 Receive Threshold Interrupt Reserved |     94 | -                | Reserved                                    |\\n|     31 | EMAC_C1RX -       | EMAC - Core 1 Receive Interrupt Reserved           |     95 | -                | Reserved                                    |\\n\\n---\", \"## Table 5-9. OMAPL137 DSP Interrupts (continued)\\n\\n---\\n\\n|   EVT# | Interrupt Name   | Source                                         |   EVT# | Interrupt Name   | Source        |\\n|--------|------------------|------------------------------------------------|--------|------------------|---------------|\\n|     32 | EMAC_C1TX -      | EMAC - Core 1 Transmit Interrupt Reserved      |     96 | INTERR           | C674x-Int Ctl |\\n|     33 | EMAC_C1MISC -    | EMAC - Core 1 Miscellaneous Interrupt Reserved |     97 | EMC_IDMAERR      | C674x-EMC     |\\n|     34 | UHPI_DSPINT      | UHPI DSP Interrupt                             |     98 | -                | Reserved      |\\n|     35 | PRU_EVTOUT3      | PRU Interrupt                                  |     99 | -                | Reserved      |\\n|     36 | IIC0_INT         | I2C0                                           |    100 | -                | Reserved      |\\n|     37 | SP0_INT          | SPI0                                           |    101 | -                | Reserved      |\\n|     38 | UART0_INT        | UART0                                          |    102 | -                | Reserved      |\\n|     39 | PRU_EVTOUT5      | PRU Interrupt                                  |    103 | -                | Reserved      |\\n|     40 | T64P1_TINT12     | Timer64P1 Interrupt 12                         |    104 | -                | Reserved      |\\n|     41 | GPIO_B1INT       | GPIO Bank 1 Interrupt                          |    105 | -                | Reserved      |\\n|     42 | IIC1_INT         | I2C1                                           |    106 | -                | Reserved      |\\n|     43 | SPI1_INT         | SPI1                                           |    107 | -                | Reserved      |\\n|     44 | PRU_EVTOUT6      | PRU Interrupt                                  |    108 | -                | Reserved      |\\n|     45 | ECAP0            | ECAP0                                          |    109 | -                | Reserved      |\\n|     46 | UART_INT1        | UART1                                          |    110 | -                | Reserved      |\\n|     47 | ECAP1            | ECAP1                                          |    111 | -                | Reserved      |\\n|     48 | T64P1_TINT34     | Timer64P1 Interrupt 34                         |    112 | -                | Reserved      |\\n|     49 | GPIO_B2INT       | GPIO Bank 2 Interrupt                          |    113 | PMC_ED           | C674x-PMC     |\\n|     50 | PRU_EVTOUT7      | PRU Interrupt                                  |    114 | -                | Reserved      |\\n|     51 | ECAP2            | ECAP2                                          |    115 | -                | Reserved      |\\n|     52 | GPIO_B3INT       | GPIO Bank 3 Interrupt                          |    116 | UMC_ED1          | C674x-UMC     |\\n|     53 | EQEP1            | EQEP1                                          |    117 | UMC_ED2          | C674x-UMC     |\\n|     54 | GPIO_B4INT       | GPIO Bank 4 Interrupt                          |    118 | PDC_INT          | C674x-PDC     |\\n|     55 | EMIFA_INT        | EMIFA                                          |    119 | SYS_CMPA         | C674x-SYS     |\\n|     56 | EDMA3_CC0_ERRINT | EDMA3 Channel Controller 0                     |    120 | PMC_CMPA         | C674x-PMC     |\\n|     57 | EDMA3_TC0_ERRINT | EDMA3 Transfer Controller 0                    |    121 | PMC_CMPA         | C674x-PMC     |\\n|     58 | EDMA3_TC1_ERRINT | EDMA3 Transfer Controller 1                    |    122 | DMC_CMPA         | C674x-DMC     |\\n|     59 | GPIO_B5INT       | GPIO Bank 5 Interrupt                          |    123 | DMC_CMPA         | C674x-DMC     |\\n|     60 | EMIFB_INT        | EMIFB Memory Error Interrupt                   |    124 | UMC_CMPA         | C674x-UMC     |\\n|     61 | MCASP_INT        | McASP0,1,2 Combined RX/TX Interrupts           |    125 | UMC_CMPA         | C674x-UMC     |\\n|     62 | GPIO_B6INT       | GPIO Bank 6 Interrupt                          |    126 | EMC_CMPA         | C674x-EMC     |\\n|     63 | RTC_IRQS         | RTC Combined                                   |    127 | EMC_BUSERR       | C674x-EMC     |\\n\\n---\\n## Table 5-10. C674x DSP Interrupt Controller Registers\\n\\n---\\n\\n| BYTE ADDRESS              | REGISTER NAME   | DESCRIPTION                      |\\n|---------------------------|-----------------|----------------------------------|\\n| 0x0180 0000               | EVTFLAG0        | Event flag register 0            |\\n| 0x0180 0004               | EVTFLAG1        | Event flag register 1            |\\n| 0x0180 0008               | EVTFLAG2        | Event flag register 2            |\\n| 0x0180 000C               | EVTFLAG3        | Event flag register 3            |\\n| 0x0180 0020               | EVTSET0         | Event set register 0             |\\n| 0x0180 0024               | EVTSET1         | Event set register 1             |\\n| 0x0180 0028               | EVTSET2         | Event set register 2             |\\n| 0x0180 002C               | EVTSET3         | Event set register 3             |\\n| 0x0180 0040               | EVTCLR0         | Event clear register 0           |\\n| 0x0180 0044               | EVTCLR1         | Event clear register 1           |\\n| 0x0180 0048               | EVTCLR2         | Event clear register 2           |\\n| 0x0180 004C               | EVTCLR3         | Event clear register 3           |\\n| 0x0180 0080               | EVTMASK0        | Event mask register 0            |\\n| 0x0180 0084               | EVTMASK1        | Event mask register 1            |\\n| 0x0180 0088               | EVTMASK2        | Event mask register 2            |\\n| 0x0180 008C               | EVTMASK3        | Event mask register 3            |\\n| 0x0180 00A0               | MEVTFLAG0       | Masked event flag register 0     |\\n| 0x0180 00A4               | MEVTFLAG1       | Masked event flag register 1     |\\n| 0x0180 00A8               | MEVTFLAG2       | Masked event flag register 2     |\\n| 0x0180 00AC               | MEVTFLAG3       | Masked event flag register 3     |\\n| 0x0180 00C0               | EXPMASK0        | Exception mask register 0        |\\n| 0x0180 00C4               | EXPMASK1        | Exception mask register 1        |\\n| 0x0180 00C8               | EXPMASK2        | Exception mask register 2        |\\n| 0x0180 00CC               | EXPMASK3        | Exception mask register 3        |\\n| 0x0180 00E0               | MEXPFLAG0       | Masked exception flag register 0 |\\n| 0x0180 00E4               | MEXPFLAG1       | Masked exception flag register 1 |\\n| 0x0180 00E8               | MEXPFLAG2       | Masked exception flag register 2 |\\n| 0x0180 00EC               | MEXPFLAG3       | Masked exception flag register 3 |\\n| 0x0180 0104               | INTMUX1         | Interrupt mux register 1         |\\n| 0x0180 0108               | INTMUX2         | Interrupt mux register 2         |\\n| 0x0180 010C               | INTMUX3         | Interrupt mux register 3         |\\n| 0x0180 0140 - 0x0180 0144 | -               | Reserved                         |\\n| 0x0180 0180               | INTXSTAT        | Interrupt exception status       |\\n| 0x0180 0184               | INTXCLR         | Interrupt exception clear        |\\n| 0x0180 0188               | INTDMASK        | Dropped interrupt mask register  |\\n| 0x0180 01C0               | EVTASRT         | Event assert register            |\\n\\n---\", \"## Table 5-11. GPIO Registers\\n\\n---\\n\\n| GPIO BYTE ADDRESS   | Acronym            | Register Description                                    |\\n|---------------------|--------------------|---------------------------------------------------------|\\n| 0x01E2 6000         | REV                | Peripheral Revision Register                            |\\n| 0x01E2 6004         | -                  | Reserved                                                |\\n| 0x01E2 6008         | BINTEN             | GPIO Interrupt Per-Bank Enable Register                 |\\n| GPIO Banks 0 and 1  | GPIO Banks 0 and 1 | GPIO Banks 0 and 1                                      |\\n| 0x01E2 6010         | DIR01              | GPIO Banks 0 and 1 Direction Register                   |\\n| 0x01E2 6014         | OUT_DATA01         | GPIO Banks 0 and 1 Output Data Register                 |\\n| 0x01E2 6018         | SET_DATA01         | GPIO Banks 0 and 1 Set Data Register                    |\\n| 0x01E2 601C         | CLR_DATA01         | GPIO Banks 0 and 1 Clear Data Register                  |\\n| 0x01E2 6020         | IN_DATA01          | GPIO Banks 0 and 1 Input Data Register                  |\\n| 0x01E2 6024         | SET_RIS_TRIG01     | GPIO Banks 0 and 1 Set Rising Edge Interrupt Register   |\\n| 0x01E2 6028         | CLR_RIS_TRIG01     | GPIO Banks 0 and 1 Clear Rising Edge Interrupt Register |\\n\\n---\\n## Table 5-11. GPIO Registers (continued)\\n\\n---\\n\\n| GPIO BYTE ADDRESS   | Acronym            | Register Description                                     |\\n|---------------------|--------------------|----------------------------------------------------------|\\n| 0x01E2 602C         | SET_FAL_TRIG01     | GPIO Banks 0 and 1 Set Falling Edge Interrupt Register   |\\n| 0x01E2 6030         | CLR_FAL_TRIG01     | GPIO Banks 0 and 1 Clear Falling Edge Interrupt Register |\\n| 0x01E2 6034         | INTSTAT01          | GPIO Banks 0 and 1 Interrupt Status Register             |\\n| GPIO Banks 2 and 3  | GPIO Banks 2 and 3 | GPIO Banks 2 and 3                                       |\\n| 0x01E2 6038         | DIR23              | GPIO Banks 2 and 3 Direction Register                    |\\n| 0x01E2 603C         | OUT_DATA23         | GPIO Banks 2 and 3 Output Data Register                  |\\n| 0x01E2 6040         | SET_DATA23         | GPIO Banks 2 and 3 Set Data Register                     |\\n| 0x01E2 6044         | CLR_DATA23         | GPIO Banks 2 and 3 Clear Data Register                   |\\n| 0x01E2 6048         | IN_DATA23          | GPIO Banks 2 and 3 Input Data Register                   |\\n| 0x01E2 604C         | SET_RIS_TRIG23     | GPIO Banks 2 and 3 Set Rising Edge Interrupt Register    |\\n| 0x01E2 6050         | CLR_RIS_TRIG23     | GPIO Banks 2 and 3 Clear Rising Edge Interrupt Register  |\\n| 0x01E2 6054         | SET_FAL_TRIG23     | GPIO Banks 2 and 3 Set Falling Edge Interrupt Register   |\\n| 0x01E2 6058         | CLR_FAL_TRIG23     | GPIO Banks 2 and 3 Clear Falling Edge Interrupt Register |\\n| 0x01E2 605C         | INTSTAT23          | GPIO Banks 2 and 3 Interrupt Status Register             |\\n| GPIO Banks 4 and 5  | GPIO Banks 4 and 5 | GPIO Banks 4 and 5                                       |\\n| 0x01E2 6060         | DIR45              | GPIO Banks 4 and 5 Direction Register                    |\\n| 0x01E2 6064         | OUT_DATA45         | GPIO Banks 4 and 5 Output Data Register                  |\\n| 0x01E2 6068         | SET_DATA45         | GPIO Banks 4 and 5 Set Data Register                     |\\n| 0x01E2 606C         | CLR_DATA45         | GPIO Banks 4 and 5 Clear Data Register                   |\\n| 0x01E2 6070         | IN_DATA45          | GPIO Banks 4 and 5 Input Data Register                   |\\n| 0x01E2 6074         | SET_RIS_TRIG45     | GPIO Banks 4 and 5 Set Rising Edge Interrupt Register    |\\n| 0x01E2 6078         | CLR_RIS_TRIG45     | GPIO Banks 4 and 5 Clear Rising Edge Interrupt Register  |\\n| 0x01E2 607C         | SET_FAL_TRIG45     | GPIO Banks 4 and 5 Set Falling Edge Interrupt Register   |\\n| 0x01E2 6080         | CLR_FAL_TRIG45     | GPIO Banks 4 and 5 Clear Falling Edge Interrupt Register |\\n| 0x01E2 6084         | INTSTAT45          | GPIO Banks 4 and 5 Interrupt Status Register             |\\n| GPIO Banks 6 and 7  | GPIO Banks 6 and 7 | GPIO Banks 6 and 7                                       |\\n| 0x01E2 6088         | DIR67              | GPIO Banks 6 and 7 Direction Register                    |\\n| 0x01E2 608C         | OUT_DATA67         | GPIO Banks 6 and 7 Output Data Register                  |\\n| 0x01E2 6090         | SET_DATA67         | GPIO Banks 6 and 7 Set Data Register                     |\\n| 0x01E2 6094         | CLR_DATA67         | GPIO Banks 6 and 7 Clear Data Register                   |\\n| 0x01E2 6098         | IN_DATA67          | GPIO Banks 6 and 7 Input Data Register                   |\\n| 0x01E2 609C         | SET_RIS_TRIG67     | GPIO Banks 6 and 7 Set Rising Edge Interrupt Register    |\\n| 0x01E2 60A0         | CLR_RIS_TRIG67     | GPIO Banks 6 and 7 Clear Rising Edge Interrupt Register  |\\n| 0x01E2 60A4         | SET_FAL_TRIG67     | GPIO Banks 6 and 7 Set Falling Edge Interrupt Register   |\\n| 0x01E2 60A8         | CLR_FAL_TRIG67     | GPIO Banks 6 and 7 Clear Falling Edge Interrupt Register |\\n| 0x01E2 60AC         | INTSTAT67          | GPIO Banks 6 and 7 Interrupt Status Register             |\\n\\n---\\n## Table 5-12. Timing Requirements for GPIO Inputs (1) (see Figure 5-11)\\n\\n---\\n\\n|   NO. |           |                           | MIN MAX    |    | UNIT   |\\n|-------|-----------|---------------------------|------------|----|--------|\\n|     1 | t w(GPIH) | Pulse duration, GPIx high | 2C (1) (2) | ns |        |\\n|     2 | t w(GPIL) | Pulse duration, GPIx low  | 2C (1) (2) | ns |        |\\n\\n---\\n## Table 5-13. Switching Characteristics Over Recommended Operating Conditions for GPIO Outputs (see Figure 5-11)\\n\\n---\\n\\n|   NO. | PARAMETER   | PARAMETER                 | MIN        | MAX   | UNIT   |\\n|-------|-------------|---------------------------|------------|-------|--------|\\n|     3 | t w(GPOH)   | Pulse duration, GPOx high | 2C (1) (2) |       | ns     |\\n|     4 | t w(GPOL)   | Pulse duration, GPOx low  | 2C (1) (2) |       | ns     |\\n\\n---\\n## Table 5-14. Timing Requirements for External Interrupts (1) (see Figure 5-12)\\n\\n---\\n\\n|   NO. |            |                                            | MIN MAX    | UNIT   |\\n|-------|------------|--------------------------------------------|------------|--------|\\n|     1 | t w(ILOW)  | Width of the external interrupt pulse low  | 2C (1) (2) | ns     |\\n|     2 | t w(IHIGH) | Width of the external interrupt pulse high | 2C (1) (2) | ns     |\\n\\n---\", \"## Table 5-15. EDMA3 Channel Controller (EDMA3CC) Registers\\n\\n---\\n\\n| BYTE ADDRESS              | Acronym          | Register Description                            |\\n|---------------------------|------------------|-------------------------------------------------|\\n| 0x01C0 0000               | PID              | Peripheral Identification Register              |\\n| 0x01C0 0004               | CCCFG            | EDMA3CC Configuration Register                  |\\n| Global Registers          | Global Registers | Global Registers                                |\\n| 0x01C0 0200               | QCHMAP0          | QDMA Channel 0 Mapping Register                 |\\n| 0x01C0 0204               | QCHMAP1          | QDMA Channel 1 Mapping Register                 |\\n| 0x01C0 0208               | QCHMAP2          | QDMA Channel 2 Mapping Register                 |\\n| 0x01C0 020C               | QCHMAP3          | QDMA Channel 3 Mapping Register                 |\\n| 0x01C0 0210               | QCHMAP4          | QDMA Channel 4 Mapping Register                 |\\n| 0x01C0 0214               | QCHMAP5          | QDMA Channel 5 Mapping Register                 |\\n| 0x01C0 0218               | QCHMAP6          | QDMA Channel 6 Mapping Register                 |\\n| 0x01C0 021C               | QCHMAP7          | QDMA Channel 7 Mapping Register                 |\\n| 0x01C0 0240               | DMAQNUM0         | DMA Channel Queue Number Register 0             |\\n| 0x01C0 0244               | DMAQNUM1         | DMA Channel Queue Number Register 1             |\\n| 0x01C0 0248               | DMAQNUM2         | DMA Channel Queue Number Register 2             |\\n| 0x01C0 024C               | DMAQNUM3         | DMA Channel Queue Number Register 3             |\\n| 0x01C0 0260               | QDMAQNUM         | QDMA Channel Queue Number Register              |\\n| 0x01C0 0284               | QUEPRI           | Queue Priority Register (1)                     |\\n| 0x01C0 0300               | EMR              | Event Missed Register                           |\\n| 0x01C0 0308               | EMCR             | Event Missed Clear Register                     |\\n| 0x01C0 0310               | QEMR             | QDMA Event Missed Register                      |\\n| 0x01C0 0314               | QEMCR            | QDMA Event Missed Clear Register                |\\n| 0x01C0 0318               | CCERR            | EDMA3CC Error Register                          |\\n| 0x01C0 031C               | CCERRCLR         | EDMA3CC Error Clear Register                    |\\n| 0x01C0 0320               | EEVAL            | Error Evaluate Register                         |\\n| 0x01C0 0340               | DRAE0            | DMA Region Access Enable Register for Region 0  |\\n| 0x01C0 0348               | DRAE1            | DMA Region Access Enable Register for Region 1  |\\n| 0x01C0 0350               | DRAE2            | DMA Region Access Enable Register for Region 2  |\\n| 0x01C0 0358               | DRAE3            | DMA Region Access Enable Register for Region 3  |\\n| 0x01C0 0380               | QRAE0            | QDMA Region Access Enable Register for Region 0 |\\n| 0x01C0 0384               | QRAE1            | QDMA Region Access Enable Register for Region 1 |\\n| 0x01C0 0388               | QRAE2            | QDMA Region Access Enable Register for Region 2 |\\n| 0x01C0 038C               | QRAE3            | QDMA Region Access Enable Register for Region 3 |\\n| 0x01C0 0400 - 0x01C0 043C | Q0E0-Q0E15       | Event Queue Entry Registers Q0E0-Q0E15          |\\n| 0x01C0 0440 - 0x01C0 047C | Q1E0-Q1E15       | Event Queue Entry Registers Q1E0-Q1E15          |\\n| 0x01C0 0600               | QSTAT0           | Queue 0 Status Register                         |\\n| 0x01C0 0604               | QSTAT1           | Queue 1 Status Register                         |\\n| 0x01C0 0620               | QWMTHRA          | Queue Watermark Threshold A Register            |\\n| 0x01C0 0640               | CCSTAT           | EDMA3CC Status Register                         |\\n|                           |                  | Global Channel Registers                        |\\n| 0x01C0 1000               | ER               | Event Register                                  |\\n\\n---\", \"## Table 5-15. EDMA3 Channel Controller (EDMA3CC) Registers (continued)\\n\\n---\\n\\n| BYTE ADDRESS                      | Acronym                           | Register Description                |\\n|-----------------------------------|-----------------------------------|-------------------------------------|\\n| 0x01C0 1008                       | ECR                               | Event Clear Register                |\\n| 0x01C0 1010                       | ESR                               | Event Set Register                  |\\n| 0x01C0 1018                       | CER                               | Chained Event Register              |\\n| 0x01C0 1020                       | EER                               | Event Enable Register               |\\n| 0x01C0 1028                       | EECR                              | Event Enable Clear Register         |\\n| 0x01C0 1030                       | EESR                              | Event Enable Set Register           |\\n| 0x01C0 1038                       | SER                               | Secondary Event Register            |\\n| 0x01C0 1040                       | SECR                              | Secondary Event Clear Register      |\\n| 0x01C0 1050                       | IER                               | Interrupt Enable Register           |\\n| 0x01C0 1058                       | IECR                              | Interrupt Enable Clear Register     |\\n| 0x01C0 1060                       | IESR                              | Interrupt Enable Set Register       |\\n| 0x01C0 1068                       | IPR                               | Interrupt Pending Register          |\\n| 0x01C0 1070                       | ICR                               | Interrupt Clear Register            |\\n| 0x01C0 1078                       | IEVAL                             | Interrupt Evaluate Register         |\\n| 0x01C0 1080                       | QER                               | QDMA Event Register                 |\\n| 0x01C0 1084                       | QEER                              | QDMA Event Enable Register          |\\n| 0x01C0 1088                       | QEECR                             | QDMA Event Enable Clear Register    |\\n| 0x01C0 108C                       | QEESR                             | QDMA Event Enable Set Register      |\\n| 0x01C0 1090                       | QSER                              | QDMA Secondary Event Register       |\\n| 0x01C0 1094                       | QSECR                             | QDMA Secondary Event Clear Register |\\n| Shadow Region 0 Channel Registers | Shadow Region 0 Channel Registers | Shadow Region 0 Channel Registers   |\\n| 0x01C0 2000                       | ER                                | Event Register                      |\\n| 0x01C0 2008                       | ECR                               | Event Clear Register                |\\n| 0x01C0 2010                       | ESR                               | Event Set Register                  |\\n| 0x01C0 2018                       | CER                               | Chained Event Register              |\\n| 0x01C0 2020                       | EER                               | Event Enable Register               |\\n| 0x01C0 2028                       | EECR                              | Event Enable Clear Register         |\\n| 0x01C0 2030                       | EESR                              | Event Enable Set Register           |\\n| 0x01C0 2038                       | SER                               | Secondary Event Register            |\\n| 0x01C0 2040                       | SECR                              | Secondary Event Clear Register      |\\n| 0x01C0 2050                       | IER                               | Interrupt Enable Register           |\\n| 0x01C0 2058                       | IECR                              | Interrupt Enable Clear Register     |\\n| 0x01C0 2060                       | IESR                              | Interrupt Enable Set Register       |\\n| 0x01C0 2068                       | IPR                               | Interrupt Pending Register          |\\n| 0x01C0 2070                       | ICR                               | Interrupt Clear Register            |\\n| 0x01C0 2078                       | IEVAL                             | Interrupt Evaluate Register         |\\n| 0x01C0 2080                       | QER                               | QDMA Event Register                 |\\n| 0x01C0 2084                       | QEER                              | QDMA Event Enable Register          |\\n| 0x01C0 2088                       | QEECR                             | QDMA Event Enable Clear Register    |\\n| 0x01C0 208C                       | QEESR                             | QDMA Event Enable Set Register      |\\n| 0x01C0 2090                       | QSER                              | QDMA Secondary Event Register       |\\n| 0x01C0 2094                       | QSECR                             | QDMA Secondary Event Clear Register |\\n| Shadow Region 1 Channel Registers | Shadow Region 1 Channel Registers | Shadow Region 1 Channel Registers   |\\n| 0x01C0 2200                       | ER                                | Event Register                      |\\n| 0x01C0 2208                       | ECR                               | Event Clear Register                |\\n| 0x01C0 2210                       | ESR                               | Event Set Register                  |\\n| 0x01C0 2218                       | CER                               | Chained Event Register              |\\n\\n---\\n## Table 5-15. EDMA3 Channel Controller (EDMA3CC) Registers (continued)\\n\\n---\\n\\n| BYTE ADDRESS              | Acronym   | Register Description                |\\n|---------------------------|-----------|-------------------------------------|\\n| 0x01C0 2220               | EER       | Event Enable Register               |\\n| 0x01C0 2228               | EECR      | Event Enable Clear Register         |\\n| 0x01C0 2230               | EESR      | Event Enable Set Register           |\\n| 0x01C0 2238               | SER       | Secondary Event Register            |\\n| 0x01C0 2240               | SECR      | Secondary Event Clear Register      |\\n| 0x01C0 2250               | IER       | Interrupt Enable Register           |\\n| 0x01C0 2258               | IECR      | Interrupt Enable Clear Register     |\\n| 0x01C0 2260               | IESR      | Interrupt Enable Set Register       |\\n| 0x01C0 2268               | IPR       | Interrupt Pending Register          |\\n| 0x01C0 2270               | ICR       | Interrupt Clear Register            |\\n| 0x01C0 2278               | IEVAL     | Interrupt Evaluate Register         |\\n| 0x01C0 2280               | QER       | QDMA Event Register                 |\\n| 0x01C0 2284               | QEER      | QDMA Event Enable Register          |\\n| 0x01C0 2288               | QEECR     | QDMA Event Enable Clear Register    |\\n| 0x01C0 228C               | QEESR     | QDMA Event Enable Set Register      |\\n| 0x01C0 2290               | QSER      | QDMA Secondary Event Register       |\\n| 0x01C0 2294               | QSECR     | QDMA Secondary Event Clear Register |\\n| 0x01C0 4000 - 0x01C0 4FFF | -         | Parameter RAM (PaRAM)               |\\n\\n---\", \"## Table 5-16. EDMA3 Transfer Controller (EDMA3TC) Registers\\n\\n---\\n\\n| Offset   | Transfer Controller 0 BYTE ADDRESS   | Transfer Controller 1 BYTE ADDRESS   | Acronym   | Register Description                                          |\\n|----------|--------------------------------------|--------------------------------------|-----------|---------------------------------------------------------------|\\n| 0h       | 0x01C0 8000                          | 0x01C0 8400                          | PID       | Peripheral Identification Register                            |\\n| 4h       | 0x01C0 8004                          | 0x01C0 8404                          | TCCFG     | EDMA3TC Configuration Register                                |\\n| 100h     | 0x01C0 8100                          | 0x01C0 8500                          | TCSTAT    | EDMA3TC Channel Status Register                               |\\n| 120h     | 0x01C0 8120                          | 0x01C0 8520                          | ERRSTAT   | Error Status Register                                         |\\n| 124h     | 0x01C0 8124                          | 0x01C0 8524                          | ERREN     | Error Enable Register                                         |\\n| 128h     | 0x01C0 8128                          | 0x01C0 8528                          | ERRCLR    | Error Clear Register                                          |\\n| 12Ch     | 0x01C0 812C                          | 0x01C0 852C                          | ERRDET    | Error Details Register                                        |\\n| 130h     | 0x01C0 8130                          | 0x01C0 8530                          | ERRCMD    | Error Interrupt Command Register                              |\\n| 140h     | 0x01C0 8140                          | 0x01C0 8540                          | RDRATE    | Read Command Rate Register                                    |\\n| 240h     | 0x01C0 8240                          | 0x01C0 8640                          | SAOPT     | Source Active Options Register                                |\\n| 244h     | 0x01C0 8244                          | 0x01C0 8644                          | SASRC     | Source Active Source Address Register                         |\\n| 248h     | 0x01C0 8248                          | 0x01C0 8648                          | SACNT     | Source Active Count Register                                  |\\n| 24Ch     | 0x01C0 824C                          | 0x01C0 864C                          | SADST     | Source Active Destination Address Register                    |\\n| 250h     | 0x01C0 8250                          | 0x01C0 8650                          | SABIDX    | Source Active B-Index Register                                |\\n| 254h     | 0x01C0 8254                          | 0x01C0 8654                          | SAMPPRXY  | Source Active Memory Protection Proxy Register                |\\n| 258h     | 0x01C0 8258                          | 0x01C0 8658                          | SACNTRLD  | Source Active Count Reload Register                           |\\n| 25Ch     | 0x01C0 825C                          | 0x01C0 865C                          | SASRCBREF | Source Active Source Address B-Reference Register             |\\n| 260h     | 0x01C0 8260                          | 0x01C0 8660                          | SADSTBREF | Source Active Destination Address B-Reference Register        |\\n| 280h     | 0x01C0 8280                          | 0x01C0 8680                          | DFCNTRLD  | Destination FIFO Set Count Reload Register                    |\\n| 284h     | 0x01C0 8284                          | 0x01C0 8684                          | DFSRCBREF | Destination FIFO Set Source Address B-Reference Register      |\\n| 288h     | 0x01C0 8288                          | 0x01C0 8688                          | DFDSTBREF | Destination FIFO Set Destination Address B-Reference Register |\\n| 300h     | 0x01C0 8300                          | 0x01C0 8700                          | DFOPT0    | Destination FIFO Options Register 0                           |\\n| 304h     | 0x01C0 8304                          | 0x01C0 8704                          | DFSRC0    | Destination FIFO Source Address Register                      |\\n| 308h     | 0x01C0 8308                          | 0x01C0 8708                          | DFCNT0    | Destination FIFO Count Register 0                             |\\n\\n---\\n## Table 5-16. EDMA3 Transfer Controller (EDMA3TC) Registers (continued)\\n\\n---\\n\\n| Offset   | Transfer Controller 0 BYTE ADDRESS   | Transfer Controller 1 BYTE ADDRESS   | Acronym   | Register Description                                |\\n|----------|--------------------------------------|--------------------------------------|-----------|-----------------------------------------------------|\\n| 30Ch     | 0x01C0 830C                          | 0x01C0 870C                          | DFDST0    | Destination FIFO Destination Address Register 0     |\\n| 310h     | 0x01C0 8310                          | 0x01C0 8710                          | DFBIDX0   | Destination FIFO B-Index Register 0                 |\\n| 314h     | 0x01C0 8314                          | 0x01C0 8714                          | DFMPPRXY0 | Destination FIFO Memory Protection Proxy Register 0 |\\n| 340h     | 0x01C0 8340                          | 0x01C0 8740                          | DFOPT1    | Destination FIFO Options Register 1                 |\\n| 344h     | 0x01C0 8344                          | 0x01C0 8744                          | DFSRC1    | Destination FIFO Source Address Register 1          |\\n| 348h     | 0x01C0 8348                          | 0x01C0 8748                          | DFCNT1    | Destination FIFO Count Register 1                   |\\n| 34Ch     | 0x01C0 834C                          | 0x01C0 874C                          | DFDST1    | Destination FIFO Destination Address Register 1     |\\n| 350h     | 0x01C0 8350                          | 0x01C0 8750                          | DFBIDX1   | Destination FIFO B-Index Register 1                 |\\n| 354h     | 0x01C0 8354                          | 0x01C0 8754                          | DFMPPRXY1 | Destination FIFO Memory Protection Proxy Register 1 |\\n| 380h     | 0x01C0 8380                          | 0x01C0 8780                          | DFOPT2    | Destination FIFO Options Register 2                 |\\n| 384h     | 0x01C0 8384                          | 0x01C0 8784                          | DFSRC2    | Destination FIFO Source Address Register 2          |\\n| 388h     | 0x01C0 8388                          | 0x01C0 8788                          | DFCNT2    | Destination FIFO Count Register 2                   |\\n| 38Ch     | 0x01C0 838C                          | 0x01C0 878C                          | DFDST2    | Destination FIFO Destination Address Register 2     |\\n| 390h     | 0x01C0 8390                          | 0x01C0 8790                          | DFBIDX2   | Destination FIFO B-Index Register 2                 |\\n| 394h     | 0x01C0 8394                          | 0x01C0 8794                          | DFMPPRXY2 | Destination FIFO Memory Protection Proxy Register 2 |\\n| 3C0h     | 0x01C0 83C0                          | 0x01C0 87C0                          | DFOPT3    | Destination FIFO Options Register 3                 |\\n| 3C4h     | 0x01C0 83C4                          | 0x01C0 87C4                          | DFSRC3    | Destination FIFO Source Address Register 3          |\\n| 3C8h     | 0x01C0 83C8                          | 0x01C0 87C8                          | DFCNT3    | Destination FIFO Count Register 3                   |\\n| 3CCh     | 0x01C0 83CC                          | 0x01C0 87CC                          | DFDST3    | Destination FIFO Destination Address Register 3     |\\n| 3D0h     | 0x01C0 83D0                          | 0x01C0 87D0                          | DFBIDX3   | Destination FIFO B-Index Register 3                 |\\n| 3D4h     | 0x01C0 83D4                          | 0x01C0 87D4                          | DFMPPRXY3 | Destination FIFO Memory Protection Proxy Register 3 |\\n\\n---\\n## Table 5-17. EDMA Parameter Set RAM\\n\\n---\\n\\n| HEX ADDRESS RANGE          | DESCRIPTION                         |\\n|----------------------------|-------------------------------------|\\n| 0x01C0 4000 - 0x01C0 401F  | Parameters Set 0 (8 32-bit words)   |\\n| 0x01C0 4020 - 0x01C0 403F  | Parameters Set 1 (8 32-bit words)   |\\n| 0x01C0 4040 - 0x01cC0 405F | Parameters Set 2 (8 32-bit words)   |\\n| 0x01C0 4060 - 0x01C0 407F  | Parameters Set 3 (8 32-bit words)   |\\n| 0x01C0 4080 - 0x01C0 409F  | Parameters Set 4 (8 32-bit words)   |\\n| 0x01C0 40A0 - 0x01C0 40BF  | Parameters Set 5 (8 32-bit words)   |\\n| ...                        | ...                                 |\\n| 0x01C0 4FC0 - 0x01C0 4FDF  | Parameters Set 126 (8 32-bit words) |\\n| 0x01C0 4FE0 - 0x01C0 4FFF  | Parameters Set 127 (8 32-bit words) |\\n\\n---\", \"## Table 5-18. Parameter Set Entries\\n\\n---\\n\\n| HEX OFFSET ADDRESS WITHIN THE PARAMETER SET   | ACRONYM      | PARAMETER ENTRY                     |\\n|-----------------------------------------------|--------------|-------------------------------------|\\n| 0x0000                                        | OPT          | Option                              |\\n| 0x0004                                        | SRC          | Source Address                      |\\n| 0x0008                                        | A_B_CNT      | A Count, B Count                    |\\n| 0x000C                                        | DST          | Destination Address                 |\\n| 0x0010                                        | SRC_DST_BIDX | Source B Index, Destination B Index |\\n| 0x0014                                        | LINK_BCNTRLD | Link Address, B Count Reload        |\\n| 0x0018                                        | SRC_DST_CIDX | Source C Index, Destination C Index |\\n| 0x001C                                        | CCNT         | C Count                             |\\n\\n---\\n## Table 5-19. EDMA Events\\n\\n---\\n\\n|   Event | Event Name / Source   |\\n|---------|-----------------------|\\n|      16 | MMCSD Receive         |\\n|      17 | MMCSD Transmit        |\\n|      18 | SPI1 Receive          |\\n|      19 | SPI1 Transmit         |\\n|      20 | dMAX EVTOUT[6]        |\\n|      21 | dMAX EVTOUT[7]        |\\n|      22 | GPIO Bank 2 Interrupt |\\n|      23 | GPIO Bank 3 Interrupt |\\n|      24 | I2C0 Receive          |\\n|      25 | I2C0 Transmit         |\\n|      26 | I2C1 Receive          |\\n|      27 | I2C1 Transmit         |\\n|      28 | GPIO Bank 4 Interrupt |\\n|      29 | GPIO Bank 5 Interrupt |\\n|      30 | UART2 Receive         |\\n|      31 | UART2 Transmit        |\\n\\n---\\n## Table 5-20. External Memory Interface (EMIFA) Registers\\n\\n---\\n\\n| BYTE ADDRESS   | Register Name   | Register Description                           |\\n|----------------|-----------------|------------------------------------------------|\\n| 0x6800 0000    | MIDR            | Module ID Register                             |\\n| 0x6800 0004    | AWCC            | Asynchronous Wait Cycle Configuration Register |\\n| 0x6800 0008    | SDCR            | SDRAM Configuration Register                   |\\n| 0x6800 000C    | SDRCR           | SDRAM Refresh Control Register                 |\\n| 0x6800 0010    | CE2CFG          | Asynchronous 1 Configuration Register          |\\n| 0x6800 0014    | CE3CFG          | Asynchronous 2 Configuration Register          |\\n| 0x6800 0018    | CE4CFG          | Asynchronous 3 Configuration Register          |\\n| 0x6800 001C    | CE5CFG          | Asynchronous 4 Configuration Register          |\\n| 0x6800 0020    | SDTIMR          | SDRAM Timing Register                          |\\n| 0x6800 003C    | SDSRETR         | SDRAM Self Refresh Exit Timing Register        |\\n| 0x6800 0040    | INTRAW          | EMIFA Interrupt Raw Register                   |\\n| 0x6800 0044    | INTMSK          | EMIFA Interrupt Mask Register                  |\\n| 0x6800 0048    | INTMSKSET       | EMIFA Interrupt Mask Set Register              |\\n| 0x6800 004C    | INTMSKCLR       | EMIFA Interrupt Mask Clear Register            |\\n| 0x6800 0060    | NANDFCR         | NAND Flash Control Register                    |\\n| 0x6800 0064    | NANDFSR         | NAND Flash Status Register                     |\\n| 0x6800 0070    | NANDF1ECC       | NAND Flash 1 ECC Register (CS2 Space)          |\\n| 0x6800 0074    | NANDF2ECC       | NAND Flash 2 ECC Register (CS3 Space)          |\\n| 0x6800 0078    | NANDF3ECC       | NAND Flash 3 ECC Register (CS4 Space)          |\\n| 0x6800 007C    | NANDF4ECC       | NAND Flash 4 ECC Register (CS5 Space)          |\\n| 0x6800 00BC    | NAND4BITECCLOAD | NAND Flash 4-Bit ECC Load Register             |\\n| 0x6800 00C0    | NAND4BITECC1    | NAND Flash 4-Bit ECC Register 1                |\\n| 0x6800 00C4    | NAND4BITECC2    | NAND Flash 4-Bit ECC Register 2                |\\n| 0x6800 00C8    | NAND4BITECC3    | NAND Flash 4-Bit ECC Register 3                |\\n| 0x6800 00CC    | NAND4BITECC4    | NAND Flash 4-Bit ECC Register 4                |\\n| 0x6800 00D0    | NANDERRADD1     | NAND Flash 4-Bit ECC Error Address Register 1  |\\n| 0x6800 00D4    | NANDERRADD2     | NAND Flash 4-Bit ECC Error Address Register 2  |\\n| 0x6800 00D8    | NANDERRVAL1     | NAND Flash 4-Bit ECC Error Value Register 1    |\\n| 0x6800 00DC    | NANDERRVAL2     | NAND Flash 4-Bit ECC Error Value Register 2    |\\n\\n---\\n## Table 5-21. EMIFA Asynchronous Memory Timing Requirements (1)(2)\\n\\n---\\n\\n| NO.              |                                                                       | MIN              | Nom              | MAX              | UNIT             |\\n|------------------|-----------------------------------------------------------------------|------------------|------------------|------------------|------------------|\\n| READS and WRITES | READS and WRITES                                                      | READS and WRITES | READS and WRITES | READS and WRITES | READS and WRITES |\\n| 2                | t w(EM_WAIT)                                                          | 2E               |                  |                  | ns               |\\n| READS            | READS                                                                 | READS            | READS            | READS            | READS            |\\n| 12               | t su(EMDV-EMOEH)                                                      | 3                |                  |                  | ns               |\\n| 13               | t h(EMOEH-EMDIV) Hold time, EM_D[15:0] valid after EM_OE high         | 0.5              |                  |                  | ns               |\\n| 14               | t su (EMOEL- Setup Time, EM_WAIT asserted before end Strobe Phase (3) | 4E+3             |                  |                  | ns               |\\n| WRITES           | WRITES                                                                | WRITES           | WRITES           | WRITES           | WRITES           |\\n| 28               | t su (EMWEL- EMWAIT)                                                  | 4E+3             |                  |                  | ns               |\\n\\n---\", \"## Table 5-22. EMIFA Asynchronous Memory Switching Characteristics (1)(2) (3) (4)\\n\\n---\\n\\n| NO.              | PARAMETER         | PARAMETER                                                  | MIN                         | Nom                     | MAX                         | UNIT             |\\n|------------------|-------------------|------------------------------------------------------------|-----------------------------|-------------------------|-----------------------------|------------------|\\n| READS and WRITES | READS and WRITES  | READS and WRITES                                           | READS and WRITES            | READS and WRITES        | READS and WRITES            | READS and WRITES |\\n| 1                | t d(TURNAROUND)   | Turn around time                                           | (TA)*E - 3                  | (TA)*E                  | (TA)*E + 3                  | ns               |\\n| READS            | READS             | READS                                                      | READS                       | READS                   | READS                       | READS            |\\n| 3                | t c(EMRCYCLE)     | EMIF read cycle time (EW = 0)                              | (RS+RST+RH)*E - 3           | (RS+RST+RH)*E           | (RS+RST+RH)*E + 3           | ns               |\\n| 3                | t c(EMRCYCLE)     | EMIF read cycle time (EW = 1)                              | (RS+RST+RH+(EW C*16))*E - 3 | (RS+RST+RH+(EWC*1 6))*E | (RS+RST+RH+(EW C*16))*E + 3 | ns               |\\n| 4                | t su(EMCEL-EMOEL) | Output setup time, EMA_CE[5:2] low to EMA_OE low (SS = 0)  | (RS)*E-3                    | (RS)*E                  | (RS)*E+3                    | ns               |\\n| 4                | t su(EMCEL-EMOEL) | Output setup time, EMA_CE[5:2] low to EMA_OE low (SS = 1)  | -3                          | 0                       | +3                          | ns               |\\n| 5                | t h(EMOEH-EMCEH)  | Output hold time, EMA_OE high to EMA_CE[5:2] high (SS = 0) | (RH)*E - 3                  | (RH)*E                  | (RH)*E + 3                  | ns               |\\n| 5                | t h(EMOEH-EMCEH)  | Output hold time, EMA_OE high to EMA_CE[5:2] high (SS = 1) | -3                          | 0                       | +3                          | ns               |\\n| 6                | t su(EMBAV-EMOEL) | Output setup time, EMA_BA[1:0] valid to EMA_OE low         | (RS)*E-3                    | (RS)*E                  | (RS)*E+3                    | ns               |\\n| 7                | t h(EMOEH-EMBAIV) | Output hold time, EMA_OE high to EMA_BA[1:0] invalid       | (RH)*E-3                    | (RH)*E                  | (RH)*E+3                    | ns               |\\n| 8                | t su(EMBAV-EMOEL) | Output setup time, EMA_A[13:0] valid to EMA_OE low         | (RS)*E-3                    | (RS)*E                  | (RS)*E+3                    | ns               |\\n| 9                | t h(EMOEH-EMAIV)  | Output hold time, EMA_OE high to EMA_A[13:0] invalid       | (RH)*E-3                    | (RH)*E                  | (RH)*E+3                    | ns               |\\n\\n---\\n## Table 5-22. EMIFA Asynchronous Memory Switching Characteristics (1)(2) (3) (4) (continued)\\n\\n---\\n\\n| NO.    | PARAMETER          | PARAMETER                                                  | MIN                         | Nom                     | MAX                         | UNIT   |\\n|--------|--------------------|------------------------------------------------------------|-----------------------------|-------------------------|-----------------------------|--------|\\n| 10     | t w(EMOEL)         | EMA_OE active low width (EW = 0)                           | (RST)*E-3                   | (RST)*E                 | (RST)*E+3                   | ns     |\\n| 10     | t w(EMOEL)         | EMA_OE active low width (EW = 1)                           | (RST+(EWC*16))*E- 3         | (RST+(EWC*16))*E        | (RST+(EWC*16))*E +3         | ns     |\\n| 11     | t d(EMWAITH-EMOEH) | Delay time from EMA_WAIT deasserted to EMA_OE high         | 3E-3                        | 4E                      | 4E+3                        | ns     |\\n| WRITES | WRITES             | WRITES                                                     | WRITES                      | WRITES                  | WRITES                      | WRITES |\\n| 15     | t c(EMWCYCLE)      | EMIF write cycle time (EW = 0)                             | (WS+WST+WH)*E-3             | (WS+WST+WH)*E           | (WS+WST+WH)*E+ 3            | ns     |\\n| 15     | t c(EMWCYCLE)      | EMIF write cycle time (EW = 1)                             | (WS+WST+WH+(E WC*16))*E - 3 | (WS+WST+WH+(EWC* 16))*E | (WS+WST+WH+(E WC*16))*E + 3 | ns     |\\n| 16     | t su(EMCEL-EMWEL)  | Output setup time, EMA_CE[5:2] low to EMA_WE low (SS = 0)  | (WS)*E - 3                  | (WS)*E                  | (WS)*E + 3                  | ns     |\\n| 16     | t su(EMCEL-EMWEL)  | Output setup time, EMA_CE[5:2] low to EMA_WE low (SS = 1)  | -3                          | 0                       | +3                          | ns     |\\n| 17     | t h(EMWEH-EMCEH)   | Output hold time, EMA_WE high to EMA_CE[5:2] high (SS = 0) | (WH)*E-3                    | (WH)*E                  | (WH)*E+3                    | ns     |\\n| 17     | t h(EMWEH-EMCEH)   | Output hold time, EMA_WE high to EMA_CE[5:2] high (SS = 1) | -3                          | 0                       | +3                          | ns     |\\n| 18     | t su(EMDQMV-EMWEL) | Output setup time, EMA_BA[1:0] valid to EMA_WE low         | (WS)*E-3                    | (WS)*E                  | (WS)*E+3                    | ns     |\\n| 19     | t h(EMWEH-EMDQMIV) | Output hold time, EMA_WE high to EMA_BA[1:0] invalid       | (WH)*E-3                    | (WH)*E                  | (WH)*E+3                    | ns     |\\n| 20     | t su(EMBAV-EMWEL)  | Output setup time, EMA_BA[1:0] valid to EMA_WE low         | (WS)*E-3                    | (WS)*E                  | (WS)*E+3                    | ns     |\\n| 21     | t h(EMWEH-EMBAIV)  | Output hold time, EMA_WE high to EMA_BA[1:0] invalid       | (WH)*E-3                    | (WH)*E                  | (WH)*E+3                    | ns     |\\n| 22     | t su(EMAV-EMWEL)   | Output setup time, EMA_A[13:0] valid to EMA_WE low         | (WS)*E-3                    | (WS)*E                  | (WS)*E+3                    | ns     |\\n| 23     | t h(EMWEH-EMAIV)   | Output hold time, EMA_WE high to EMA_A[13:0] invalid       | (WH)*E-3                    | (WH)*E                  | (WH)*E+3                    | ns     |\\n| 24     | t                  | EMA_WE active low width (EW = 0)                           | (WST)*E-3                   | (WST)*E                 | (WST)*E+3                   | ns     |\\n| 24     | w(EMWEL)           | EMA_WE active low width (EW = 1)                           | (WST+(EWC*16))*E -3         | (WST+(EWC*16))*E        | (WST+(EWC*16))*E +3         | ns     |\\n| 25     | t d(EMWAITH-EMWEH) | Delay time from EMA_WAIT deasserted to EMA_WE high         | 3E-3                        | 4E                      | 4E+3                        | ns     |\\n| 26     | t su(EMDV-EMWEL)   | Output setup time, EMA_D[15:0] valid to EMA_WE low         | (WS)*E-3                    | (WS)*E                  | (WS)*E+3                    | ns     |\\n| 27     | t h(EMWEH-EMDIV)   | Output hold time, EMA_WE high to EMA_D[15:0] invalid       | (WH)*E-3                    | (WH)*E                  | (WH)*E+3                    | ns     |\\n\\n---\\n## Table 5-23. Timing Requirements for EMIFA SDRAM Interface\\n\\n---\\n\\n| NO.   |                      |                                                                        | 1.2V   | 1.2V   | 1.1V   | 1.1V   | 1.0V   | 1.0V   | UNIT   |\\n|-------|----------------------|------------------------------------------------------------------------|--------|--------|--------|--------|--------|--------|--------|\\n| NO.   |                      | PARAMETER                                                              | MIN    | MAX    | MIN    | MAX    | MIN    | MAX    | UNIT   |\\n| 19    | t su(EMA_DV-EM_CLKH) | Input setup time, read data valid on EMA_D[15:0] before EMA_CLK rising | 2      |        | 3      |        | 3      |        | ns     |\\n| 20    | t h(CLKH-DIV)        | Input hold time, read data valid on EMA_D[15:0] after EMA_CLK rising   | 1.6    |        | 1.6    |        | 1.6    |        | ns     |\\n\\n---\", \"## Table 5-24. Switching Characteristics for EMIFA SDRAM Interface\\n\\n---\\n\\n| NO.   | PARAMETER                                                             | 1.2V   | 1.2V   | 1.1V   | 1.1V   | 1.0V   | 1.0V   | UNIT   |\\n|-------|-----------------------------------------------------------------------|--------|--------|--------|--------|--------|--------|--------|\\n| NO.   |                                                                       | MIN    | MAX    | MIN    | MAX    | MIN    | MAX    | UNIT   |\\n| 1     | t c(CLK) Cycle time, EMIF clock EMA_CLK                               | 10     |        | 15     |        | 20     |        | ns     |\\n| 2     | t w(CLK) Pulse width, EMIF clock EMA_CLK                              | 3      |        | 5      |        | 8      |        | ns     |\\n| 3     | t d(CLKH-CSV) Delay time, EMA_CLK rising to EMA_CS[0] valid           | 7      |        | 9.5    |        | 13     |        | ns     |\\n| 4     | t oh(CLKH-CSIV) Output hold time, EMA_CLK rising to EMA_CS[0] invalid | 1      |        | 1      |        | 1      |        | ns     |\\n\\n---\\n## Table 5-24. Switching Characteristics for EMIFA SDRAM Interface (continued)\\n\\n---\\n\\n| NO.   |                  |                                                                         | 1.2V   | 1.2V    | 1.1V 1.0V   | 1.1V 1.0V   | UNIT   |\\n|-------|------------------|-------------------------------------------------------------------------|--------|---------|-------------|-------------|--------|\\n| NO.   |                  | PARAMETER                                                               | MIN    | MAX MIN | MAX MIN     | MAX         | UNIT   |\\n| 5     | t d(CLKH-DQMV)   | Delay time, EMA_CLK rising to EMA_WE_DQM[1:0] valid                     | 7      | 9.5     |             | 13          | ns     |\\n| 6     | t oh(CLKH-DQMIV) | Output hold time, EMA_CLK rising to EMA_WE_DQM[1:0] invalid             | 1      | 1       | 1           |             | ns     |\\n| 7     | t d(CLKH-AV)     | Delay time, EMA_CLK rising to EMA_A[12:0] and EMA_BA[1:0] valid         | 7      | 9.5     | 13          |             | ns     |\\n| 8     | t oh(CLKH-AIV)   | Output hold time, EMA_CLK rising to EMA_A[12:0] and EMA_BA[1:0] invalid | 1      | 1       | 1           |             | ns     |\\n| 9     | t d(CLKH-DV)     | Delay time, EMA_CLK rising to EMA_D[15:0] valid                         | 7      | 9.5     | 13          |             | ns     |\\n| 10    | t oh(CLKH-DIV)   | Output hold time, EMA_CLK rising to EMA_D[15:0] invalid                 | 1      | 1       | 1           |             | ns     |\\n| 11    | t d(CLKH-RASV)   | Delay time, EMA_CLK rising to EMA_RAS valid                             | 7      | 9.5     | 13          |             | ns     |\\n| 12    | t oh(CLKH-RASIV) | Output hold time, EMA_CLK rising to EMA_RAS invalid                     | 1      | 1       | 1           |             | ns     |\\n| 13    | t d(CLKH-CASV)   | Delay time, EMA_CLK rising to EMA_CAS valid                             | 7      | 9.5     | 13          |             | ns     |\\n| 14    | t oh(CLKH-CASIV) | Output hold time, EMA_CLK rising to EMA_CAS invalid                     | 1      | 1       | 1           |             | ns     |\\n| 15    | t d(CLKH-WEV)    | Delay time, EMA_CLK rising to EMA_WE valid                              | 7      | 9.5     | 13          |             | ns     |\\n| 16    | t oh(CLKH-WEIV)  | Output hold time, EMA_CLK rising to EMA_WE invalid                      | 1      | 1       | 1           |             | ns     |\\n| 17    | t dis(CLKH-DHZ)  | Delay time, EMA_CLK rising to EMA_D[15:0] tri-stated                    | 7      | 9.5     |             | 13          | ns     |\\n| 18    | t ena(CLKH-DLZ)  | Output hold time, EMA_CLK rising to EMA_D[15:0] driving                 | 1      | 1       | 1           |             | ns     |\\n\\n---\\n## 5.11.1 Interfacing to SDRAM\\n\\n---\\n\\n| SDRAM Size   | Width   |   Banks |             | Address Pins        |\\n|--------------|---------|---------|-------------|---------------------|\\n| 64M bits     | Ã16     |       4 | SDRAM EMIFB | A[11:0] EMB_A[11:0] |\\n|              | Ã32     |       4 | SDRAM EMIFB | A[10:0] EMB_A[10:0] |\\n| 128M bits    | Ã16     |       4 | SDRAM EMIFB | A[11:0] EMB_A[11:0] |\\n|              | Ã32     |       4 | SDRAM EMIFB | A[11:0] EMB_A[11:0] |\\n| 256M bits    | Ã16     |       4 | SDRAM       | A[12:0]             |\\n|              | Ã32     |       4 | SDRAM EMIFB | A[11:0] EMB_A[11:0] |\\n| 512M bits    | Ã16     |       4 | SDRAM EMIFB | A[12:0] EMB_A[12:0] |\\n|              | Ã32     |       4 | SDRAM EMIFB | A[12:0] EMB_A[12:0] |\\n\\n---\\n## Table 5-26. EMIFB Base Controller Registers\\n\\n---\\n\\n| BYTE ADDRESS   | Acronym   | Register                                          |\\n|----------------|-----------|---------------------------------------------------|\\n| 0xB000 0000    | MIDR      | Module ID Register                                |\\n| 0xB000 0008    | SDCFG     | SDRAM Configuration Register                      |\\n| 0xB000 000C    | SDRFC     | SDRAM Refresh Control Register                    |\\n| 0xB000 0010    | SDTIM1    | SDRAM Timing Register 1                           |\\n| 0xB000 0014    | SDTIM2    | SDRAM Timing Register 2                           |\\n| 0xB000 001C    | SDCFG2    | SDRAM Configuration 2 Register                    |\\n| 0xB000 0020    | BPRIO     | Peripheral Bus Burst Priority Register            |\\n| 0xB000 0040    | PC1       | Performance Counter 1 Register                    |\\n| 0xB000 0044    | PC2       | Performance Counter 2 Register                    |\\n| 0xB000 0048    | PCC       | Performance Counter Configuration Register        |\\n| 0xB000 004C    | PCMRS     | Performance Counter Master Region Select Register |\\n| 0xB000 0050    | PCT       | Performance Counter Time Register                 |\\n| 0xB000 00C0    | IRR       | Interrupt Raw Register                            |\\n| 0xB000 00C4    | IMR       | Interrupt Mask Register                           |\\n| 0xB000 00C8    | IMSR      | Interrupt Mask Set Register                       |\\n| 0xB000 00CC    | IMCR      | Interrupt Mask Clear Register                     |\\n\\n---\\n## Table 5-27. EMIFB SDRAM Interface Timing Requirements\\n\\n---\\n\\n|   NO. |               |                                                                        |   MIN | UNIT   |\\n|-------|---------------|------------------------------------------------------------------------|-------|--------|\\n|    19 | t su(DV-CLKH) | Input setup time, read data valid on EMB_D[31:0] before EMB_CLK rising |   0.8 | ns     |\\n|    20 | t h(CLKH-DIV) | Input hold time, read data valid on EMB_D[31:0] after EMB_CLK rising   |   1.6 | ns     |\\n\\n---\", \"## Table 5-28. EMIFB SDRAM Interface Switching Characteristics\\n\\n---\\n\\n| NO.   | PARAMETER        | PARAMETER                                                               | MIN   | MAX   | UNIT   |\\n|-------|------------------|-------------------------------------------------------------------------|-------|-------|--------|\\n| 1 (1) | t c(CLK)         | Cycle time, EMIF clock EMB_CLK                                          | 7.5   |       | ns     |\\n| 2 (1) | t w(CLK)         | Pulse width, EMIF clock EMB_CLK high or low                             | 3     |       | ns     |\\n| 3     | t d(CLKH-CSV)    | Delay time, EMB_CLK rising to EMB_CS[0] valid                           |       | 7     | ns     |\\n| 4     | t oh(CLKH-CSIV)  | Output hold time, EMB_CLK rising to EMB_CS[0] invalid                   | 0.9   |       | ns     |\\n| 5     | t d(CLKH-DQMV)   | Delay time, EMB_CLK rising to EMB_WE_DQM[3:0] valid                     |       | 7     | ns     |\\n| 6     | t oh(CLKH-DQMIV) | Output hold time, EMB_CLK rising to EMB_WE_DQM[3:0] invalid             | 0.9   |       | ns     |\\n| 7     | t d(CLKH-AV)     | Delay time, EMB_CLK rising to EMB_A[12:0] and EMB_BA[1:0] valid         |       | 7     | ns     |\\n| 8     | t oh(CLKH-AIV)   | Output hold time, EMB_CLK rising to EMB_A[12:0] and EMB_BA[1:0] invalid | 0.9   |       | ns     |\\n| 9     | t d(CLKH-DV)     | Delay time, EMB_CLK rising to EMB_D[31:0] valid                         |       | 7     | ns     |\\n| 10    | t oh(CLKH-DIV)   | Output hold time, EMB_CLK rising to EMB_D[31:0] invalid                 | 0.9   |       | ns     |\\n| 11    | t d(CLKH-RASV)   | Delay time, EMB_CLK rising to EMB_RAS valid                             |       | 7     | ns     |\\n| 12    | t oh(CLKH-RASIV) | Output hold time, EMB_CLK rising to EMB_RAS invalid                     | 0.9   |       | ns     |\\n| 13    | t d(CLKH-CASV)   | Delay time, EMB_CLK rising to EMB_CAS valid                             |       | 7     | ns     |\\n| 14    | t oh(CLKH-CASIV) | Output hold time, EMB_CLK rising to EMB_CAS invalid                     | 0.9   |       | ns     |\\n\\n---\\n## Table 5-28. EMIFB SDRAM Interface Switching Characteristics (continued)\\n\\n---\\n\\n|   NO. | PARAMETER       | PARAMETER                                               | MIN   | MAX   | UNIT   |\\n|-------|-----------------|---------------------------------------------------------|-------|-------|--------|\\n|    15 | t d(CLKH-WEV)   | Delay time, EMB_CLK rising to EMB_WE valid              |       | 7     | ns     |\\n|    16 | t oh(CLKH-WEIV) | Output hold time, EMB_CLK rising to EMB_WE invalid      | 0.9   |       | ns     |\\n|    17 | t dis(CLKH-DHZ) | Delay time, EMB_CLK rising to EMB_D[31:0] tri-stated    |       | 7     | ns     |\\n|    18 | t ena(CLKH-DLZ) | Output hold time, EMB_CLK rising to EMB_D[31:0] driving | 0.9   |       | ns     |\\n\\n---\\n## Table 5-29. Multimedia Card/Secure Digital (MMC/SD) Card Controller Registers\\n\\n---\\n\\n| Offset      | Acronym    | Register Description                  |\\n|-------------|------------|---------------------------------------|\\n| 0x01C4 0000 | MMCCTL     | MMC Control Register                  |\\n| 0x01C4 0004 | MMCCLK     | MMC Memory Clock Control Register     |\\n| 0x01C4 0008 | MMCST0     | MMC Status Register 0                 |\\n| 0x01C4 000C | MMCST1     | MMC Status Register 1                 |\\n| 0x01C4 0010 | MMCIM      | MMC Interrupt Mask Register           |\\n| 0x01C4 0014 | MMCTOR     | MMC Response Time-Out Register        |\\n| 0x01C4 0018 | MMCTOD     | MMC Data Read Time-Out Register       |\\n| 0x01C4 001C | MMCBLEN    | MMC Block Length Register             |\\n| 0x01C4 0020 | MMCNBLK    | MMC Number of Blocks Register         |\\n| 0x01C4 0024 | MMCNBLC    | MMC Number of Blocks Counter Register |\\n| 0x01C4 0028 | MMCDRR     | MMC Data Receive Register             |\\n| 0x01C4 002C | MMCDXR     | MMC Data Transmit Register            |\\n| 0x01C4 0030 | MMCCMD     | MMC Command Register                  |\\n| 0x01C4 0034 | MMCARGHL   | MMC Argument Register                 |\\n| 0x01C4 0038 | MMCRSP01   | MMC Response Register 0 and 1         |\\n| 0x01C4 003C | MMCRSP23   | MMC Response Register 2 and 3         |\\n| 0x01C4 0040 | MMCRSP45   | MMC Response Register 4 and 5         |\\n| 0x01C4 0044 | MMCRSP67   | MMC Response Register 6 and 7         |\\n| 0x01C4 0048 | MMCDRSP    | MMC Data Response Register            |\\n| 0x01C4 0050 | MMCCIDX    | MMC Command Index Register            |\\n| 0x01C4 0064 | SDIOCTL    | SDIO Control Register                 |\\n| 0x01C4 0068 | SDIOST0    | SDIO Status Register 0                |\\n| 0x01C4 006C | SDIOIEN    | SDIO Interrupt Enable Register        |\\n| 0x01C4 0070 | SDIOIST    | SDIO Interrupt Status Register        |\\n| 0x01C4 0074 | MMCFIFOCTL | MMC FIFO Control Register             |\\n\\n---\\n## Table 5-30. Timing Requirements for MMC/SD Module (1)\\n\\n---\\n\\n|   NO. |                                                                   | MIN                                                |   MAX | UNIT   |\\n|-------|-------------------------------------------------------------------|----------------------------------------------------|-------|--------|\\n|     1 | t su(CMDV-CLKH) Setup time, MMCSD_CMD valid before MMCSD_CLK high |                                                    |   3.2 | ns     |\\n|     2 | t h(CLKH-CMDV) Hold time, MMCSD_CMD valid after                   | MMCSD_CLK high                                     |   1.5 | ns     |\\n|     3 | t su(DATV-CLKH)                                                   | Setup time, MMCSD_DATx valid before MMCSD_CLK high |   3.2 | ns     |\\n|     4 | t h(CLKH-DATV)                                                    | Hold time, MMCSD_DATx valid after MMCSD_CLK high   |   1.5 | ns     |\\n\\n---\\n## Table 5-31. Switching Characteristics Over Recommended Operating Conditions for MMC/SD Module (1)\\n\\n---\\n\\n|   NO. | PARAMETER     | PARAMETER                                          | MIN   | MAX   | UNIT   |\\n|-------|---------------|----------------------------------------------------|-------|-------|--------|\\n|     7 | f (CLK)       | Operating frequency, MMCSD_CLK                     | 0     | 52    | MHz    |\\n|     8 | f (CLK_ID)    | Identification mode frequency, MMCSD_CLK           | 0     | 400   | KHz    |\\n|     9 | t W(CLKL)     | Pulse width, MMCSD_CLK low                         | 6.5   |       | ns     |\\n|    10 | t W(CLKH)     | Pulse width, MMCSD_CLK high                        | 6.5   |       | ns     |\\n|    11 | t r(CLK)      | Rise time, MMCSD_CLK                               |       | 3     | ns     |\\n|    12 | t f(CLK)      | Fall time, MMCSD_CLK                               |       | 3     | ns     |\\n|    13 | t d(CLKL-CMD) | Delay time, MMCSD_CLK low to MMCSD_CMD transition  | -4.5  | 2.5   | ns     |\\n|    14 | t d(CLKL-DAT) | Delay time, MMCSD_CLK low to MMCSD_DATx transition | -4.5  | 2.5   | ns     |\\n\\n---\", \"## 5.13.1 EMAC Peripheral Register Description(s)\\n\\n---\\n\\n| BYTE ADDRESS   | REGISTER         | Register Description                                            |\\n|----------------|------------------|-----------------------------------------------------------------|\\n| 0x01E2 3000    | TXREV            | Transmit Revision Register                                      |\\n| 0x01E2 3004    | TXCONTROL        | Transmit Control Register                                       |\\n| 0x01E2 3008    | TXTEARDOWN       | Transmit Teardown Register                                      |\\n| 0x01E2 3010    | RXREV            | Receive Revision Register                                       |\\n| 0x01E2 3014    | RXCONTROL        | Receive Control Register                                        |\\n| 0x01E2 3018    | RXTEARDOWN       | Receive Teardown Register                                       |\\n| 0x01E2 3080    | TXINTSTATRAW     | Transmit Interrupt Status (Unmasked) Register                   |\\n| 0x01E2 3084    | TXINTSTATMASKED  | Transmit Interrupt Status (Masked) Register                     |\\n| 0x01E2 3088    | TXINTMASKSET     | Transmit Interrupt Mask Set Register                            |\\n| 0x01E2 308C    | TXINTMASKCLEAR   | Transmit Interrupt Clear Register                               |\\n| 0x01E2 3090    | MACINVECTOR      | MAC Input Vector Register                                       |\\n| 0x01E2 3094    | MACEOIVECTOR     | MAC End Of Interrupt Vector Register                            |\\n| 0x01E2 30A0    | RXINTSTATRAW     | Receive Interrupt Status (Unmasked) Register                    |\\n| 0x01E2 30A4    | RXINTSTATMASKED  | Receive Interrupt Status (Masked) Register                      |\\n| 0x01E2 30A8    | RXINTMASKSET     | Receive Interrupt Mask Set Register                             |\\n| 0x01E2 30AC    | RXINTMASKCLEAR   | Receive Interrupt Mask Clear Register                           |\\n| 0x01E2 30B0    | MACINTSTATRAW    | MAC Interrupt Status (Unmasked) Register                        |\\n| 0x01E2 30B4    | MACINTSTATMASKED | MAC Interrupt Status (Masked) Register                          |\\n| 0x01E2 30B8    | MACINTMASKSET    | MAC Interrupt Mask Set Register                                 |\\n| 0x01E2 30BC    | MACINTMASKCLEAR  | MAC Interrupt Mask Clear Register                               |\\n| 0x01E2 3100    | RXMBPENABLE      | Receive Multicast/Broadcast/Promiscuous Channel Enable Register |\\n| 0x01E2 3104    | RXUNICASTSET     | Receive Unicast Enable Set Register                             |\\n| 0x01E2 3108    | RXUNICASTCLEAR   | Receive Unicast Clear Register                                  |\\n| 0x01E2 310C    | RXMAXLEN         | Receive Maximum Length Register                                 |\\n\\n---\\n## Table 5-32. Ethernet Media Access Controller (EMAC) Registers (continued)\\n\\n---\\n\\n| BYTE ADDRESS              | REGISTER          | Register Description                                              |\\n|---------------------------|-------------------|-------------------------------------------------------------------|\\n| 0x01E2 3110               | RXBUFFEROFFSET    | Receive Buffer Offset Register                                    |\\n| 0x01E2 3114               | RXFILTERLOWTHRESH | Receive Filter Low Priority Frame Threshold Register              |\\n| 0x01E2 3120               | RX0FLOWTHRESH     | Receive Channel 0 Flow Control Threshold Register                 |\\n| 0x01E2 3124               | RX1FLOWTHRESH     | Receive Channel 1 Flow Control Threshold Register                 |\\n| 0x01E2 3128               | RX2FLOWTHRESH     | Receive Channel 2 Flow Control Threshold Register                 |\\n| 0x01E2 312C               | RX3FLOWTHRESH     | Receive Channel 3 Flow Control Threshold Register                 |\\n| 0x01E2 3130               | RX4FLOWTHRESH     | Receive Channel 4 Flow Control Threshold Register                 |\\n| 0x01E2 3134               | RX5FLOWTHRESH     | Receive Channel 5 Flow Control Threshold Register                 |\\n| 0x01E2 3138               | RX6FLOWTHRESH     | Receive Channel 6 Flow Control Threshold Register                 |\\n| 0x01E2 313C               | RX7FLOWTHRESH     | Receive Channel 7 Flow Control Threshold Register                 |\\n| 0x01E2 3140               | RX0FREEBUFFER     | Receive Channel 0 Free Buffer Count Register                      |\\n| 0x01E2 3144               | RX1FREEBUFFER     | Receive Channel 1 Free Buffer Count Register                      |\\n| 0x01E2 3148               | RX2FREEBUFFER     | Receive Channel 2 Free Buffer Count Register                      |\\n| 0x01E2 314C               | RX3FREEBUFFER     | Receive Channel 3 Free Buffer Count Register                      |\\n| 0x01E2 3150               | RX4FREEBUFFER     | Receive Channel 4 Free Buffer Count Register                      |\\n| 0x01E2 3154               | RX5FREEBUFFER     | Receive Channel 5 Free Buffer Count Register                      |\\n| 0x01E2 3158               | RX6FREEBUFFER     | Receive Channel 6 Free Buffer Count Register                      |\\n| 0x01E2 315C               | RX7FREEBUFFER     | Receive Channel 7 Free Buffer Count Register                      |\\n| 0x01E2 3160               | MACCONTROL        | MAC Control Register                                              |\\n| 0x01E2 3164               | MACSTATUS         | MAC Status Register                                               |\\n| 0x01E2 3168               | EMCONTROL         | Emulation Control Register                                        |\\n| 0x01E2 316C               | FIFOCONTROL       | FIFO Control Register                                             |\\n| 0x01E2 3170               | MACCONFIG         | MAC Configuration Register                                        |\\n| 0x01E2 3174               | SOFTRESET         | Soft Reset Register                                               |\\n| 0x01E2 31D0               | MACSRCADDRLO      | MAC Source Address Low Bytes Register                             |\\n| 0x01E2 31D4               | MACSRCADDRHI      | MAC Source Address High Bytes Register                            |\\n| 0x01E2 31D8               | MACHASH1          | MAC Hash Address Register 1                                       |\\n| 0x01E2 31DC               | MACHASH2          | MAC Hash Address Register 2                                       |\\n| 0x01E2 31E0               | BOFFTEST          | Back Off Test Register                                            |\\n| 0x01E2 31E4               | TPACETEST         | Transmit Pacing Algorithm Test Register                           |\\n| 0x01E2 31E8               | RXPAUSE           | Receive Pause Timer Register                                      |\\n| 0x01E2 31EC               | TXPAUSE           | Transmit Pause Timer Register                                     |\\n| 0x01E2 3200 - 0x01E2 32FC | (see Table 5-33)  | EMAC Statistics Registers                                         |\\n| 0x01E2 3500               | MACADDRLO         | MAC Address Low Bytes Register, Used in Receive Address Matching  |\\n| 0x01E2 3504               | MACADDRHI         | MAC Address High Bytes Register, Used in Receive Address Matching |\\n| 0x01E2 3508               | MACINDEX          | MAC Index Register                                                |\\n| 0x01E2 3600               | TX0HDP            | Transmit Channel 0 DMA Head Descriptor Pointer Register           |\\n| 0x01E2 3604               | TX1HDP            | Transmit Channel 1 DMA Head Descriptor Pointer Register           |\\n| 0x01E2 3608               | TX2HDP            | Transmit Channel 2 DMA Head Descriptor Pointer Register           |\\n| 0x01E2 360C               | TX3HDP            | Transmit Channel 3 DMA Head Descriptor Pointer Register           |\\n| 0x01E2 3610               | TX4HDP            | Transmit Channel 4 DMA Head Descriptor Pointer Register           |\\n| 0x01E2 3614               | TX5HDP            | Transmit Channel 5 DMA Head Descriptor Pointer Register           |\\n| 0x01E2 3618               | TX6HDP            | Transmit Channel 6 DMA Head Descriptor Pointer Register           |\\n| 0x01E2 361C               | TX7HDP            | Transmit Channel 7 DMA Head Descriptor Pointer Register           |\\n| 0x01E2 3620               | RX0HDP            | Receive Channel 0 DMA Head Descriptor Pointer Register            |\\n| 0x01E2 3624               | RX1HDP            | Receive Channel 1 DMA Head Descriptor Pointer Register            |\\n| 0x01E2 3628               | RX2HDP            | Receive Channel 2 DMA Head Descriptor Pointer Register            |\\n\\n---\", \"## Table 5-32. Ethernet Media Access Controller (EMAC) Registers (continued)\\n\\n---\\n\\n| BYTE ADDRESS   | REGISTER   | Register Description                                   |\\n|----------------|------------|--------------------------------------------------------|\\n| 0x01E2 362C    | RX3HDP     | Receive Channel 3 DMA Head Descriptor Pointer Register |\\n| 0x01E2 3630    | RX4HDP     | Receive Channel 4 DMA Head Descriptor Pointer Register |\\n| 0x01E2 3634    | RX5HDP     | Receive Channel 5 DMA Head Descriptor Pointer Register |\\n| 0x01E2 3638    | RX6HDP     | Receive Channel 6 DMA Head Descriptor Pointer Register |\\n| 0x01E2 363C    | RX7HDP     | Receive Channel 7 DMA Head Descriptor Pointer Register |\\n| 0x01E2 3640    | TX0CP      | Transmit Channel 0 Completion Pointer Register         |\\n| 0x01E2 3644    | TX1CP      | Transmit Channel 1 Completion Pointer Register         |\\n| 0x01E2 3648    | TX2CP      | Transmit Channel 2 Completion Pointer Register         |\\n| 0x01E2 364C    | TX3CP      | Transmit Channel 3 Completion Pointer Register         |\\n| 0x01E2 3650    | TX4CP      | Transmit Channel 4 Completion Pointer Register         |\\n| 0x01E2 3654    | TX5CP      | Transmit Channel 5 Completion Pointer Register         |\\n| 0x01E2 3658    | TX6CP      | Transmit Channel 6 Completion Pointer Register         |\\n| 0x01E2 365C    | TX7CP      | Transmit Channel 7 Completion Pointer Register         |\\n| 0x01E2 3660    | RX0CP      | Receive Channel 0 Completion Pointer Register          |\\n| 0x01E2 3664    | RX1CP      | Receive Channel 1 Completion Pointer Register          |\\n| 0x01E2 3668    | RX2CP      | Receive Channel 2 Completion Pointer Register          |\\n| 0x01E2 366C    | RX3CP      | Receive Channel 3 Completion Pointer Register          |\\n| 0x01E2 3670    | RX4CP      | Receive Channel 4 Completion Pointer Register          |\\n| 0x01E2 3674    | RX5CP      | Receive Channel 5 Completion Pointer Register          |\\n| 0x01E2 3678    | RX6CP      | Receive Channel 6 Completion Pointer Register          |\\n| 0x01E2 367C    | RX7CP      | Receive Channel 7 Completion Pointer Register          |\\n\\n---\\n## Table 5-33. EMAC Statistics Registers\\n\\n---\\n\\n| HEX ADDRESS RANGE   | ACRONYM           | REGISTER NAME                                                                                       |\\n|---------------------|-------------------|-----------------------------------------------------------------------------------------------------|\\n| 0x01E2 3200         | RXGOODFRAMES      | Good Receive Frames Register                                                                        |\\n| 0x01E2 3204         | RXBCASTFRAMES     | Broadcast Receive Frames Register (Total number of good broadcast frames received)                  |\\n| 0x01E2 3208         | RXMCASTFRAMES     | Multicast Receive Frames Register (Total number of good multicast frames received)                  |\\n| 0x01E2 320C         | RXPAUSEFRAMES     | Pause Receive Frames Register                                                                       |\\n| 0x01E2 3210         | RXCRCERRORS       | Receive CRC Errors Register (Total number of frames received with CRC errors)                       |\\n| 0x01E2 3214         | RXALIGNCODEERRORS | Receive Alignment/Code Errors Register (Total number of frames received with alignment/code errors) |\\n| 0x01E2 3218         | RXOVERSIZED       | Receive Oversized Frames Register (Total number of oversized frames received)                       |\\n| 0x01E2 321C         | RXJABBER          | Receive Jabber Frames Register (Total number of jabber frames received)                             |\\n| 0x01E2 3220         | RXUNDERSIZED      | Receive Undersized Frames Register (Total number of undersized frames received)                     |\\n| 0x01E2 3224         | RXFRAGMENTS       | Receive Frame Fragments Register                                                                    |\\n| 0x01E2 3228         | RXFILTERED        | Filtered Receive Frames Register                                                                    |\\n| 0x01E2 322C         | RXQOSFILTERED     | Received QOS Filtered Frames Register                                                               |\\n| 0x01E2 3230         | RXOCTETS          | Receive Octet Frames Register (Total number of received bytes in good frames)                       |\\n| 0x01E2 3234         | TXGOODFRAMES      | Good Transmit Frames Register (Total number of good frames transmitted)                             |\\n| 0x01E2 3238         | TXBCASTFRAMES     | Broadcast Transmit Frames Register                                                                  |\\n| 0x01E2 323C         | TXMCASTFRAMES     | Multicast Transmit Frames Register                                                                  |\\n| 0x01E2 3240         | TXPAUSEFRAMES     | Pause Transmit Frames Register                                                                      |\\n\\n---\\n## Table 5-33. EMAC Statistics Registers (continued)\\n\\n---\\n\\n| HEX ADDRESS RANGE   | ACRONYM         | REGISTER NAME                                                    |\\n|---------------------|-----------------|------------------------------------------------------------------|\\n| 0x01E2 3244         | TXDEFERRED      | Deferred Transmit Frames Register                                |\\n| 0x01E2 3248         | TXCOLLISION     | Transmit Collision Frames Register                               |\\n| 0x01E2 324C         | TXSINGLECOLL    | Transmit Single Collision Frames Register                        |\\n| 0x01E2 3250         | TXMULTICOLL     | Transmit Multiple Collision Frames Register                      |\\n| 0x01E2 3254         | TXEXCESSIVECOLL | Transmit Excessive Collision Frames Register                     |\\n| 0x01E2 3258         | TXLATECOLL      | Transmit Late Collision Frames Register                          |\\n| 0x01E2 325C         | TXUNDERRUN      | Transmit Underrun Error Register                                 |\\n| 0x01E2 3260         | TXCARRIERSENSE  | Transmit Carrier Sense Errors Register                           |\\n| 0x01E2 3264         | TXOCTETS        | Transmit Octet Frames Register                                   |\\n| 0x01E2 3268         | FRAME64         | Transmit and Receive 64 Octet Frames Register                    |\\n| 0x01E2 326C         | FRAME65T127     | Transmit and Receive 65 to 127 Octet Frames Register             |\\n| 0x01E2 3270         | FRAME128T255    | Transmit and Receive 128 to 255 Octet Frames Register            |\\n| 0x01E2 3274         | FRAME256T511    | Transmit and Receive 256 to 511 Octet Frames Register            |\\n| 0x01E2 3278         | FRAME512T1023   | Transmit and Receive 512 to 1023 Octet Frames Register           |\\n| 0x01E2 327C         | FRAME1024TUP    | Transmit and Receive 1024 to 1518 Octet Frames Register          |\\n| 0x01E2 3280         | NETOCTETS       | Network Octet Frames Register                                    |\\n| 0x01E2 3284         | RXSOFOVERRUNS   | Receive FIFO or DMA Start of Frame Overruns Register             |\\n| 0x01E2 3288         | RXMOFOVERRUNS   | Receive FIFO or DMA Middle of Frame Overruns Register            |\\n| 0x01E2 328C         | RXDMAOVERRUNS   | Receive DMA Start of Frame and Middle of Frame Overruns Register |\\n\\n---\", \"## Table 5-34. EMAC Control Module Registers\\n\\n---\\n\\n| BYTE ADDRESS   | Acronym        | Register Description                                                             |\\n|----------------|----------------|----------------------------------------------------------------------------------|\\n| 0x01E2 2000    | REV            | EMAC Control Module Revision Register                                            |\\n| 0x01E2 2004    | SOFTRESET      | EMAC Control Module Software Reset Register                                      |\\n| 0x01E2 200C    | INTCONTROL     | EMAC Control Module Interrupt Control Register                                   |\\n| 0x01E2 2010    | C0RXTHRESHEN   | EMAC Control Module Interrupt Core 0 Receive Threshold Interrupt Enable Register |\\n| 0x01E2 2014    | C0RXEN         | EMAC Control Module Interrupt Core 0 Receive Interrupt Enable Register           |\\n| 0x01E2 2018    | C0TXEN         | EMAC Control Module Interrupt Core 0 Transmit Interrupt Enable Register          |\\n| 0x01E2 201C    | C0MISCEN       | EMAC Control Module Interrupt Core 0 Miscellaneous Interrupt Enable Register     |\\n| 0x01E2 2020    | C1RXTHRESHEN   | EMAC Control Module Interrupt Core 1 Receive Threshold Interrupt Enable Register |\\n| 0x01E2 2024    | C1RXEN         | EMAC Control Module Interrupt Core 1 Receive Interrupt Enable Register           |\\n| 0x01E2 2028    | C1TXEN         | EMAC Control Module Interrupt Core 1 Transmit Interrupt Enable Register          |\\n| 0x01E2 202C    | C1MISCEN       | EMAC Control Module Interrupt Core 1 Miscellaneous Interrupt Enable Register     |\\n| 0x01E2 2030    | C2RXTHRESHEN   | EMAC Control Module Interrupt Core 2 Receive Threshold Interrupt Enable Register |\\n| 0x01E2 2034    | C2RXEN         | EMAC Control Module Interrupt Core 2 Receive Interrupt Enable Register           |\\n| 0x01E2 2038    | C2TXEN         | EMAC Control Module Interrupt Core 2 Transmit Interrupt Enable Register          |\\n| 0x01E2 203C    | C2MISCEN       | EMAC Control Module Interrupt Core 2 Miscellaneous Interrupt Enable Register     |\\n| 0x01E2 2040    | C0RXTHRESHSTAT | EMAC Control Module Interrupt Core 0 Receive Threshold Interrupt Status Register |\\n| 0x01E2 2044    | C0RXSTAT       | EMAC Control Module Interrupt Core 0 Receive Interrupt Status Register           |\\n| 0x01E2 2048    | C0TXSTAT       | EMAC Control Module Interrupt Core 0 Transmit Interrupt Status Register          |\\n| 0x01E2 204C    | C0MISCSTAT     | EMAC Control Module Interrupt Core 0 Miscellaneous Interrupt Status Register     |\\n\\n---\\n## Table 5-34. EMAC Control Module Registers (continued)\\n\\n---\\n\\n| BYTE ADDRESS   | Acronym        | Register Description                                                              |\\n|----------------|----------------|-----------------------------------------------------------------------------------|\\n| 0x01E2 2050    | C1RXTHRESHSTAT | EMAC Control Module Interrupt Core 1 Receive Threshold Interrupt Status Register  |\\n| 0x01E2 2054    | C1RXSTAT       | EMAC Control Module Interrupt Core 1 Receive Interrupt Status Register            |\\n| 0x01E2 2058    | C1TXSTAT       | EMAC Control Module Interrupt Core 1 Transmit Interrupt Status Register           |\\n| 0x01E2 205C    | C1MISCSTAT     | EMAC Control Module Interrupt Core 1 Miscellaneous Interrupt Status Register      |\\n| 0x01E2 2060    | C2RXTHRESHSTAT | EMAC Control Module Interrupt Core 2 Receive Threshold Interrupt Status Register  |\\n| 0x01E2 2064    | C2RXSTAT       | EMAC Control Module Interrupt Core 2 Receive Interrupt Status Register            |\\n| 0x01E2 2068    | C2TXSTAT       | EMAC Control Module Interrupt Core 2 Transmit Interrupt Status Register           |\\n| 0x01E2 206C    | C2MISCSTAT     | EMAC Control Module Interrupt Core 2 Miscellaneous Interrupt Status Register      |\\n| 0x01E2 2070    | C0RXIMAX       | EMAC Control Module Interrupt Core 0 Receive Interrupts Per Millisecond Register  |\\n| 0x01E2 2074    | C0TXIMAX       | EMAC Control Module Interrupt Core 0 Transmit Interrupts Per Millisecond Register |\\n| 0x01E2 2078    | C1RXIMAX       | EMAC Control Module Interrupt Core 1 Receive Interrupts Per Millisecond Register  |\\n| 0x01E2 207C    | C1TXIMAX       | EMAC Control Module Interrupt Core 1 Transmit Interrupts Per Millisecond Register |\\n| 0x01E2 2080    | C2RXIMAX       | EMAC Control Module Interrupt Core 2 Receive Interrupts Per Millisecond Register  |\\n| 0x01E2 2084    | C2TXIMAX       | EMAC Control Module Interrupt Core 2 Transmit Interrupts Per Millisecond Register |\\n\\n---\\n## Table 5-35. EMAC Control Module RAM\\n\\n---\\n\\n| HEX ADDRESS RANGE         | ACRONYM   | REGISTER NAME                       |\\n|---------------------------|-----------|-------------------------------------|\\n| 0x01E2 0000 - 0x01E2 1FFF |           | EMAC Local Buffer Descriptor Memory |\\n\\n---\\n## Table 5-36. RMII Timing Requirements\\n\\n---\\n\\n| NO.   | PARAMETER                  |                                                           | MIN   | TYP   | MAX   | UNIT   |\\n|-------|----------------------------|-----------------------------------------------------------|-------|-------|-------|--------|\\n| 1 (1) | tc(RMII_MHZ_50_CLK)        | Cycle Time, RMII_MHZ_50_CLK                               |       | 20    |       | ns     |\\n| 2 (1) | tw(RMII_MHZ_50_CLKH)       | Pulse Width, RMII_MHZ_50_CLK High                         | 7     |       | 13    | ns     |\\n| 3 (1) | tw(RMII_MHZ_50_CLKL)       | Pulse Width, RMII_MHZ_50_CLK Low                          | 7     |       | 13    | ns     |\\n| 6     | tsu(RXD-RMII_MHZ_50_CLK)   | Input Setup Time, RXD Valid before RMII_MHZ_50_CLK High   | 4.5   |       |       | ns     |\\n| 7     | th(RMII_MHZ_50_CLK-RXD)    | Input Hold Time, RXD Valid after RMII_MHZ_50_CLK High     | 2.1   |       |       | ns     |\\n| 8     | tsu(CRSDV-RMII_MHZ_50_CLK) | Input Setup Time, CRSDV Valid before RMII_MHZ_50_CLK High | 4.5   |       |       | ns     |\\n| 9     | th(RMII_MHZ_50_CLK-CRSDV)  | Input Hold Time, CRSDV Valid after RMII_MHZ_50_CLK High   | 2.1   |       |       | ns     |\\n| 10    | tsu(RXER-RMII_MHZ_50_CLK)  | Input Setup Time, RXER Valid before RMII_MHZ_50_CLK High  | 4.5   |       |       | ns     |\\n| 11    | th(RMII_MHZ_50_CLK-RXER)   | Input Hold Time, RXER Valid after RMII_MHZ_50_CLK High    | 2.1   |       |       | ns     |\\n\\n---\\n## Table 5-37. RMII Timing Requirements\\n\\n---\\n\\n|   NO. | PARAMETER                                                            |   MIN | TYP   |   MAX | UNIT   |\\n|-------|----------------------------------------------------------------------|-------|-------|-------|--------|\\n|     4 | td(RMII_MHZ_50_CLK- Output Delay Time, RMII_MHZ_50_CLKHigh TXD Valid |   1.8 |       |    14 | ns     |\\n\\n---\\n## Table 5-37. RMII Timing Requirements (continued)\\n\\n---\\n\\n|   NO. | PARAMETER                                                                    |   MIN | TYP   |   MAX | UNIT   |\\n|-------|------------------------------------------------------------------------------|-------|-------|-------|--------|\\n|     5 | td(RMII_MHZ_50_CLK- Output Delay Time, RMII_MHZ_50_CLK High TXEN) TXEN Valid |   1.8 |       |    14 | ns     |\\n\\n---\", \"## Table 5-38. MDIO Register Memory Map\\n\\n---\\n\\n| HEX ADDRESS RANGE         | ACRONYM          | REGISTER NAME                                            |\\n|---------------------------|------------------|----------------------------------------------------------|\\n| 0x01E2 4000               | REV              | Revision Identification Register                         |\\n| 0x01E2 4004               | CONTROL          | MDIO Control Register                                    |\\n| 0x01E2 4008               | ALIVE            | MDIO PHY Alive Status Register                           |\\n| 0x01E2 400C               | LINK             | MDIO PHY Link Status Register                            |\\n| 0x01E2 4010               | LINKINTRAW       | MDIO Link Status Change Interrupt (Unmasked) Register    |\\n| 0x01E2 4014               | LINKINTMASKED    | MDIO Link Status Change Interrupt (Masked) Register      |\\n| 0x01E2 4018               | -                | Reserved                                                 |\\n| 0x01E2 4020               | USERINTRAW       | MDIO User Command Complete Interrupt (Unmasked) Register |\\n| 0x01E2 4024               | USERINTMASKED    | MDIO User Command Complete Interrupt (Masked) Register   |\\n| 0x01E2 4028               | USERINTMASKSET   | MDIO User Command Complete Interrupt Mask Set Register   |\\n| 0x01E2 402C               | USERINTMASKCLEAR | MDIO User Command Complete Interrupt Mask Clear Register |\\n| 0x01E2 4030 - 0x01E2 407C | -                | Reserved                                                 |\\n| 0x01E2 4080               | USERACCESS0      | MDIO User Access Register 0                              |\\n| 0x01E2 4084               | USERPHYSEL0      | MDIO User PHY Select Register 0                          |\\n| 0x01E2 4088               | USERACCESS1      | MDIO User Access Register 1                              |\\n| 0x01E2 408C               | USERPHYSEL1      | MDIO User PHY Select Register 1                          |\\n| 0x01E2 4090 - 0x01E2 47FF | -                | Reserved                                                 |\\n\\n---\\n## 5.14.2 Management Data Input/Output (MDIO) Electrical Data/Timing\\n\\n---\\n\\n|   NO. |                      | MIN                                                    | MAX   |    | UNIT   |\\n|-------|----------------------|--------------------------------------------------------|-------|----|--------|\\n|     1 | t c(MDIO_CLK)        | Cycle time, MDIO_CLK                                   | 400   |    | ns     |\\n|     2 | t w(MDIO_CLK)        | Pulse duration, MDIO_CLK high/low                      | 180   |    | ns     |\\n|     3 | t t(MDIO_CLK)        | Transition time, MDIO_CLK                              |       | 5  | ns     |\\n|     4 | t su(MDIO-MDIO_CLKH) | Setup time, MDIO data input valid before MDIO_CLK high | 10    |    | ns     |\\n|     5 | t h(MDIO_CLKH-MDIO)  | Hold time, MDIO data input valid after MDIO_CLK high   | 0     |    | ns     |\\n\\n---\\n\\n|   NO. |                                                                        |   MIN |   MAX | UNIT   |\\n|-------|------------------------------------------------------------------------|-------|-------|--------|\\n|     7 | t d(MDIO_CLKL-MDIO) Delay time, MDIO_CLK low to MDIO data output valid |     0 |   100 | ns     |\\n\\n---\\n## Table 5-41. OMAPL137 McASP Configurations (1)\\n\\n---\\n\\n| Module   |   Serializers | AFIFO                 | DIT   | Pins                                                                  |\\n|----------|---------------|-----------------------|-------|-----------------------------------------------------------------------|\\n| McASP0   |            16 | 64 Word RX 64 Word TX | N     | AXR0[13:0], AHCLKR0, ACLKR0, AFSR0, AHCLKX0, ACLKX0, AFSX0            |\\n| McASP1   |            12 | 64 Word RX 64 Word TX | N     | AXR1[11:10], AXR1[8:0], ACLKR1, AFSR1, AHCLKX1, ACLKX1, AFSX1, AMUTE1 |\\n| McASP2   |             4 | 16 Word RX 16 Word TX | Y     | AXR2[3:0], ACLKR2, AFSR2, AHCLKX2, ACLKX2, AFSX2, AMUTE2              |\\n\\n---\", \"## 5.15.1 McASP Peripheral Registers Description(s)\\n\\n---\\n\\n| Offset   | McASP0 BYTE ADDRESS   | McASP1 BYTE ADDRESS   | McASP2 BYTE ADDRESS   | Acronym   | Register Description                                                                                                                               |\\n|----------|-----------------------|-----------------------|-----------------------|-----------|----------------------------------------------------------------------------------------------------------------------------------------------------|\\n| 0h       | 0x01D0 0000           | 0x01D0 4000           | 0x01D0 8000           | REV       | Revision identification register                                                                                                                   |\\n| 10h      | 0x01D0 0010           | 0x01D0 4010           | 0x01D0 8010           | PFUNC     | Pin function register                                                                                                                              |\\n| 14h      | 0x01D0 0014           | 0x01D0 4014           | 0x01D0 8014           | PDIR      | Pin direction register                                                                                                                             |\\n| 18h      | 0x01D0 0018           | 0x01D0 4018           | 0x01D0 8018           | PDOUT     | Pin data output register                                                                                                                           |\\n| 1Ch      | 0x01D0 001C           | 0x01D0 401C           | 0x01D0 801C           | PDIN      | Read returns: Pin data input register                                                                                                              |\\n| 1Ch      | 0x01D0 001C           | 0x01D0 401C           | 0x01D0 801C           | PDSET     | Writes affect: Pin data set register (alternate write address: PDOUT)                                                                              |\\n| 20h      | 0x01D0 0020           | 0x01D0 4020           | 0x01D0 8020           | PDCLR     | Pin data clear register (alternate write address: PDOUT)                                                                                           |\\n| 44h      | 0x01D0 0044           | 0x01D0 4044           | 0x01D0 8044           | GBLCTL    | Global control register                                                                                                                            |\\n| 48h      | 0x01D0 0048           | 0x01D0 4048           | 0x01D0 8048           | AMUTE     | Audio mute control register                                                                                                                        |\\n| 4Ch      | 0x01D0 004C           | 0x01D0 404C           | 0x01D0 804C           | DLBCTL    | Digital loopback control register                                                                                                                  |\\n| 50h      | 0x01D0 0050           | 0x01D0 4050           | 0x01D0 8050           | DITCTL    | DIT mode control register                                                                                                                          |\\n| 60h      | 0x01D0 0060           | 0x01D0 4060           | 0x01D0 8060           | RGBLCTL   | Receiver global control register: Alias of GBLCTL, only receive bits are affected - allows receiver to be reset independently from transmitter     |\\n| 64h      | 0x01D0 0064           | 0x01D0 4064           | 0x01D0 8064           | RMASK     | Receive format unit bit mask register                                                                                                              |\\n| 68h      | 0x01D0 0068           | 0x01D0 4068           | 0x01D0 8068           | RFMT      | Receive bit stream format register                                                                                                                 |\\n| 6Ch      | 0x01D0 006C           | 0x01D0 406C           | 0x01D0 806C           | AFSRCTL   | Receive frame sync control register                                                                                                                |\\n| 70h      | 0x01D0 0070           | 0x01D0 4070           | 0x01D0 8070           | ACLKRCTL  | Receive clock control register                                                                                                                     |\\n| 74h      | 0x01D0 0074           | 0x01D0 4074           | 0x01D0 8074           | AHCLKRCTL | Receive high-frequency clock control register                                                                                                      |\\n| 78h      | 0x01D0 0078           | 0x01D0 4078           | 0x01D0 8078           | RTDM      | Receive TDM time slot 0-31 register                                                                                                                |\\n| 7Ch      | 0x01D0 007C           | 0x01D0 407C           | 0x01D0 807C           | RINTCTL   | Receiver interrupt control register                                                                                                                |\\n| 80h      | 0x01D0 0080           | 0x01D0 4080           | 0x01D0 8080           | RSTAT     | Receiver status register                                                                                                                           |\\n| 84h      | 0x01D0 0084           | 0x01D0 4084           | 0x01D0 8084           | RSLOT     | Current receive TDM time slot register                                                                                                             |\\n| 88h      | 0x01D0 0088           | 0x01D0 4088           | 0x01D0 8088           | RCLKCHK   | Receive clock check control register                                                                                                               |\\n| 8Ch      | 0x01D0 008C           | 0x01D0 408C           | 0x01D0 808C           | REVTCTL   | Receiver DMA event control register                                                                                                                |\\n| ACh      | 0x01D0 00A0           | 0x01D0 40A0           | 0x01D0 80A0           | XGBLCTL   | Transmitter global control register. Alias of GBLCTL, only transmit bits are affected - allows transmitter to be reset independently from receiver |\\n| A4h      | 0x01D0 00A4           | 0x01D0 40A4           | 0x01D0 80A4           | XMASK     | Transmit format unit bit mask register                                                                                                             |\\n| A8h      | 0x01D0 00A8           | 0x01D0 40A8           | 0x01D0 80A8           | XFMT      | Transmit bit stream format register                                                                                                                |\\n| ACh      | 0x01D0 00AC           | 0x01D0 40AC           | 0x01D0 80AC           | AFSXCTL   | Transmit frame sync control register                                                                                                               |\\n| B0h      | 0x01D0 00B0           | 0x01D0 40B0           | 0x01D0 80B0           | ACLKXCTL  | Transmit clock control register                                                                                                                    |\\n| B4h      | 0x01D0 00B4           | 0x01D0 40B4           | 0x01D0 80B4           | AHCLKXCTL | Transmit high-frequency clock control register                                                                                                     |\\n| B8h      | 0x01D0 00B8           | 0x01D0 40B8           | 0x01D0 80B8           | XTDM      | Transmit TDM time slot 0-31 register                                                                                                               |\\n| BCh      | 0x01D0 00BC           | 0x01D0 40BC           | 0x01D0 80BC           | XINTCTL   | Transmitter interrupt control register                                                                                                             |\\n| C0h      | 0x01D0 00C0           | 0x01D0 40C0           | 0x01D0 80C0           | XSTAT     | Transmitter status register                                                                                                                        |\\n| C4h      | 0x01D0 00C4           | 0x01D0 40C4           | 0x01D0 80C4           | XSLOT     | Current transmit TDM time slot register                                                                                                            |\\n\\n---\", \"## Table 5-42. McASP Registers Accessed Through Peripheral Configuration Port (continued)\\n\\n---\\n\\n| Offset   | McASP0 BYTE ADDRESS   | McASP1 BYTE ADDRESS   | McASP2 BYTE ADDRESS   | Acronym   | Register Description                                              |\\n|----------|-----------------------|-----------------------|-----------------------|-----------|-------------------------------------------------------------------|\\n| C8h      | 0x01D0 00C8           | 0x01D0 40C8           | 0x01D0 80C8           | XCLKCHK   | Transmit clock check control register                             |\\n| CCh      | 0x01D0 00CC           | 0x01D0 40CC           | 0x01D0 80CC           | XEVTCTL   | Transmitter DMA event control register                            |\\n| 100h     | 0x01D0 0100           | 0x01D0 4100           | 0x01D0 8100           | DITCSRA0  | Left (even TDM time slot) channel status register (DIT mode) 0    |\\n| 104h     | 0x01D0 0104           | 0x01D0 4104           | 0x01D0 8104           | DITCSRA1  | Left (even TDM time slot) channel status register (DIT mode) 1    |\\n| 108h     | 0x01D0 0108           | 0x01D0 4108           | 0x01D0 8108           | DITCSRA2  | Left (even TDM time slot) channel status register (DIT mode) 2    |\\n| 10Ch     | 0x01D0 010C           | 0x01D0 410C           | 0x01D0 810C           | DITCSRA3  | Left (even TDM time slot) channel status register (DIT mode) 3    |\\n| 110h     | 0x01D0 0110           | 0x01D0 4110           | 0x01D0 8110           | DITCSRA4  | Left (even TDM time slot) channel status register (DIT mode) 4    |\\n| 114h     | 0x01D0 0114           | 0x01D0 4114           | 0x01D0 8114           | DITCSRA5  | Left (even TDM time slot) channel status register (DIT mode) 5    |\\n| 118h     | 0x01D0 0118           | 0x01D0 4118           | 0x01D0 8118           | DITCSRB0  | Right (odd TDM time slot) channel status register (DIT mode) 0    |\\n| 11Ch     | 0x01D0 011C           | 0x01D0 411C           | 0x01D0 811C           | DITCSRB1  | Right (odd TDM time slot) channel status register (DIT mode) 1    |\\n| 120h     | 0x01D0 0120           | 0x01D0 4120           | 0x01D0 8120           | DITCSRB2  | Right (odd TDM time slot) channel status register (DIT mode) 2    |\\n| 124h     | 0x01D0 0124           | 0x01D0 4124           | 0x01D0 8124           | DITCSRB3  | Right (odd TDM time slot) channel status register (DIT mode) 3    |\\n| 128h     | 0x01D0 0128           | 0x01D0 4128           | 0x01D0 8128           | DITCSRB4  | Right (odd TDM time slot) channel status register (DIT mode) 4    |\\n| 12Ch     | 0x01D0 012C           | 0x01D0 412C           | 0x01D0 812C           | DITCSRB5  | Right (odd TDM time slot) channel status register (DIT mode) 5    |\\n| 130h     | 0x01D0 0130           | 0x01D0 4130           | 0x01D0 8130           | DITUDRA0  | Left (even TDM time slot) channel user data register (DIT mode) 0 |\\n| 134h     | 0x01D0 0134           | 0x01D0 4134           | 0x01D0 8134           | DITUDRA1  | Left (even TDM time slot) channel user data register (DIT mode) 1 |\\n| 138h     | 0x01D0 0138           | 0x01D0 4138           | 0x01D0 8138           | DITUDRA2  | Left (even TDM time slot) channel user data register (DIT mode) 2 |\\n| 13Ch     | 0x01D0 013C           | 0x01D0 413C           | 0x01D0 813C           | DITUDRA3  | Left (even TDM time slot) channel user data register (DIT mode) 3 |\\n| 140h     | 0x01D0 0140           | 0x01D0 4140           | 0x01D0 8140           | DITUDRA4  | Left (even TDM time slot) channel user data register (DIT mode) 4 |\\n| 144h     | 0x01D0 0144           | 0x01D0 4144           | 0x01D0 8144           | DITUDRA5  | Left (even TDM time slot) channel user data register (DIT mode) 5 |\\n| 148h     | 0x01D0 0148           | 0x01D0 4148           | 0x01D0 8148           | DITUDRB0  | Right (odd TDM time slot) channel user data register (DIT mode) 0 |\\n| 14Ch     | 0x01D0 014C           | 0x01D0 414C           | 0x01D0 814C           | DITUDRB1  | Right (odd TDM time slot) channel user data register (DIT mode) 1 |\\n| 150h     | 0x01D0 0150           | 0x01D0 4150           | 0x01D0 8150           | DITUDRB2  | Right (odd TDM time slot) channel user data register (DIT mode) 2 |\\n| 154h     | 0x01D0 0154           | 0x01D0 4154           | 0x01D0 8154           | DITUDRB3  | Right (odd TDM time slot) channel user data register (DIT mode) 3 |\\n| 158h     | 0x01D0 0158           | 0x01D0 4158           | 0x01D0 8158           | DITUDRB4  | Right (odd TDM time slot) channel user data register (DIT mode) 4 |\\n| 15Ch     | 0x01D0 015C           | 0x01D0 415C           | 0x01D0 815C           | DITUDRB5  | Right (odd TDM time slot) channel user data register (DIT mode) 5 |\\n| 180h     | 0x01D0 0180           | 0x01D0 4180           | 0x01D0 8180           | SRCTL0    | Serializer control register 0                                     |\\n| 184h     | 0x01D0 0184           | 0x01D0 4184           | 0x01D0 8184           | SRCTL1    | Serializer control register 1                                     |\\n| 188h     | 0x01D0 0188           | 0x01D0 4188           | 0x01D0 8188           | SRCTL2    | Serializer control register 2                                     |\\n\\n---\", \"## Table 5-42. McASP Registers Accessed Through Peripheral Configuration Port (continued)\\n\\n---\\n\\n| Offset   | McASP0 BYTE ADDRESS   | McASP1 BYTE ADDRESS   | McASP2 BYTE ADDRESS   | Acronym    | Register Description                       |\\n|----------|-----------------------|-----------------------|-----------------------|------------|--------------------------------------------|\\n| 18Ch     | 0x01D0 018C           | 0x01D0 418C           | 0x01D0 818C           | SRCTL3     | Serializer control register 3              |\\n| 190h     | 0x01D0 0190           | 0x01D0 4190           | 0x01D0 8190           | SRCTL4     | Serializer control register 4              |\\n| 194h     | 0x01D0 0194           | 0x01D0 4194           | 0x01D0 8194           | SRCTL5     | Serializer control register 5              |\\n| 198h     | 0x01D0 0198           | 0x01D0 4198           | 0x01D0 8198           | SRCTL6     | Serializer control register 6              |\\n| 19Ch     | 0x01D0 019C           | 0x01D0 419C           | 0x01D0 819C           | SRCTL7     | Serializer control register 7              |\\n| 1A0h     | 0x01D0 01A0           | 0x01D0 41A0           | 0x01D0 81A0           | SRCTL8     | Serializer control register 8              |\\n| 1A4h     | 0x01D0 01A4           | 0x01D0 41A4           | 0x01D0 81A4           | SRCTL9     | Serializer control register 9              |\\n| 1A8h     | 0x01D0 01A8           | 0x01D0 41A8           | 0x01D0 81A8           | SRCTL10    | Serializer control register 10             |\\n| 1ACh     | 0x01D0 01AC           | 0x01D0 41AC           | 0x01D0 81AC           | SRCTL11    | Serializer control register 11             |\\n| 1B0h     | 0x01D0 01B0           | 0x01D0 41B0           | 0x01D0 81B0           | SRCTL12    | Serializer control register 12             |\\n| 1B4h     | 0x01D0 01B4           | 0x01D0 41B4           | 0x01D0 81B4           | SRCTL13    | Serializer control register 13             |\\n| 1B8h     | 0x01D0 01B8           | 0x01D0 41B8           | 0x01D0 81B8           | SRCTL14    | Serializer control register 14             |\\n| 1BCh     | 0x01D0 01BC           | 0x01D0 41BC           | 0x01D0 81BC           | SRCTL15    | Serializer control register 15             |\\n| 200h     | 0x01D0 0200           | 0x01D0 4200           | 0x01D0 8200           | XBUF0 (1)  | Transmit buffer register for serializer 0  |\\n| 204h     | 0x01D0 0204           | 0x01D0 4204           | 0x01D0 8204           | XBUF1 (2)  | Transmit buffer register for serializer 1  |\\n| 208h     | 0x01D0 0208           | 0x01D0 4208           | 0x01D0 8208           | XBUF2 (2)  | Transmit buffer register for serializer 2  |\\n| 20Ch     | 0x01D0 020C           | 0x01D0 420C           | 0x01D0 820C           | XBUF3 (2)  | Transmit buffer register for serializer 3  |\\n| 210h     | 0x01D0 0210           | 0x01D0 4210           | 0x01D0 8210           | XBUF4 (2)  | Transmit buffer register for serializer 4  |\\n| 214h     | 0x01D0 0214           | 0x01D0 4214           | 0x01D0 8214           | XBUF5 (2)  | Transmit buffer register for serializer 5  |\\n| 218h     | 0x01D0 0218           | 0x01D0 4218           | 0x01D0 8218           | XBUF6 (2)  | Transmit buffer register for serializer 6  |\\n| 21Ch     | 0x01D0 021C           | 0x01D0 421C           | 0x01D0 821C           | XBUF7 (2)  | Transmit buffer register for serializer 7  |\\n| 220h     | 0x01D0 0220           | 0x01D0 4220           | 0x01D0 8220           | XBUF8 (2)  | Transmit buffer register for serializer 8  |\\n| 224h     | 0x01D0 0224           | 0x01D0 4224           | 0x01D0 8224           | XBUF9 (2)  | Transmit buffer register for serializer 9  |\\n| 228h     | 0x01D0 0228           | 0x01D0 4228           | 0x01D0 8228           | XBUF10 (2) | Transmit buffer register for serializer 10 |\\n| 22Ch     | 0x01D0 022C           | 0x01D0 422C           | 0x01D0 822C           | XBUF11 (2) | Transmit buffer register for serializer 11 |\\n| 230h     | 0x01D0 0230           | 0x01D0 4230           | 0x01D0 8230           | XBUF12 (2) | Transmit buffer register for serializer 12 |\\n| 234h     | 0x01D0 0234           | 0x01D0 4234           | 0x01D0 8234           | XBUF13 (2) | Transmit buffer register for serializer 13 |\\n| 238h     | 0x01D0 0238           | 0x01D0 4238           | 0x01D0 8238           | XBUF14 (2) | Transmit buffer register for serializer 14 |\\n| 23Ch     | 0x01D0 023C           | 0x01D0 423C           | 0x01D0 823C           | XBUF15 (2) | Transmit buffer register for serializer 15 |\\n| 280h     | 0x01D0 0280           | 0x01D0 4280           | 0x01D0 8280           | RBUF0 (3)  | Receive buffer register for serializer 0   |\\n| 284h     | 0x01D0 0284           | 0x01D0 4284           | 0x01D0 8284           | RBUF1 (3)  | Receive buffer register for serializer 1   |\\n| 288h     | 0x01D0 0288           | 0x01D0 4288           | 0x01D0 8288           | RBUF2 (3)  | Receive buffer register for serializer 2   |\\n| 28Ch     | 0x01D0 028C           | 0x01D0 428C           | 0x01D0 828C           | RBUF3 (3)  | Receive buffer register for serializer 3   |\\n| 290h     | 0x01D0 0290           | 0x01D0 4290           | 0x01D0 8290           | RBUF4 (3)  | Receive buffer register for serializer 4   |\\n| 294h     | 0x01D0 0294           | 0x01D0 4294           | 0x01D0 8294           | RBUF5 (3)  | Receive buffer register for serializer 5   |\\n| 298h     | 0x01D0 0298           | 0x01D0 4298           | 0x01D0 8298           | RBUF6 (3)  | Receive buffer register for serializer 6   |\\n| 29Ch     | 0x01D0 029C           | 0x01D0 429C           | 0x01D0 829C           | RBUF7 (3)  | Receive buffer register for serializer 7   |\\n| 2A0h     | 0x01D0 02A0           | 0x01D0 42A0           | 0x01D0 82A0           | RBUF8 (3)  | Receive buffer register for serializer 8   |\\n| 2A4h     | 0x01D0 02A4           | 0x01D0 42A4           | 0x01D0 82A4           | RBUF9 (3)  | Receive buffer register for serializer 9   |\\n| 2A8h     | 0x01D0 02A8           | 0x01D0 42A8           | 0x01D0 82A8           | RBUF10 (3) | Receive buffer register for serializer 10  |\\n| 2ACh     | 0x01D0 02AC           | 0x01D0 42AC           | 0x01D0 82AC           | RBUF11 (3) | Receive buffer register for serializer 11  |\\n| 2B0h     | 0x01D0 02B0           | 0x01D0 42B0           | 0x01D0 82B0           | RBUF12 (3) | Receive buffer register for serializer 12  |\\n| 2B4h     | 0x01D0 02B4           | 0x01D0 42B4           | 0x01D0 82B4           | RBUF13 (3) | Receive buffer register for serializer 13  |\\n| 2B8h     | 0x01D0 02B8           | 0x01D0 42B8           | 0x01D0 82BB           | RBUF14 (3) | Receive buffer register for serializer 14  |\\n\\n---\", \"## Table 5-42. McASP Registers Accessed Through Peripheral Configuration Port (continued)\\n\\n---\\n\\n| Offset   | McASP0 BYTE ADDRESS   | McASP1 BYTE ADDRESS   | McASP2 BYTE ADDRESS   | Acronym    | Register Description                      |\\n|----------|-----------------------|-----------------------|-----------------------|------------|-------------------------------------------|\\n| 2BCh     | 0x01D0 02BC           | 0x01D0 42BC           | 0x01D0 82BC           | RBUF15 (3) | Receive buffer register for serializer 15 |\\n\\n---\\n## Table 5-43. McASP Registers Accessed Through DMA Port\\n\\n---\\n\\n| Hex Address    | Register Name   | McASP0 BYTE ADDRESS   | McASP1 BYTE ADDRESS   | McASP2 BYTE ADDRESS   | Register Description                                                                                                                                                                                                                                  |\\n|----------------|-----------------|-----------------------|-----------------------|-----------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|\\n| Read Accesses  | RBUF            | 01D0 2000             | 01D0 6000             | 01D0 A000             | Receive buffer DMA port address. Cycles through receive serializers, skipping over transmit serializers and inactive serializers. Starts at the lowest serializer at the beginning of each time slot. Reads from DMA port only if XBUSEL = 0 in XFMT. |\\n| Write Accesses | XBUF            | 01D0 2000             | 01D0 6000             | 01D0 A000             | Transmit buffer DMA port address. Cycles through transmit serializers, skipping over receive and inactive serializers. Starts at the lowest serializer at the beginning of each time slot. Writes to DMA port only if RBUSEL = 0 in RFMT.             |\\n\\n---\\n## Table 5-44. McASP AFIFO Registers Accessed Through Peripheral Configuration Port\\n\\n---\\n\\n| McASP0 BYTE ADDRESS   | McASP1 BYTE ADDRESS   | McASP2 BYTE ADDRESS   | Acronym   | Register Description                   |\\n|-----------------------|-----------------------|-----------------------|-----------|----------------------------------------|\\n| 0x01D0 1000           | 0x01D0 5000           | 0x01D0 9000           | AFIFOREV  | AFIFO revision identification register |\\n| 0x01D0 1010           | 0x01D0 5010           | 0x01D0 9010           | WFIFOCTL  | Write FIFO control register            |\\n| 0x01D0 1014           | 0x01D0 5014           | 0x01D0 9014           | WFIFOSTS  | Write FIFO status register             |\\n| 0x01D0 1018           | 0x01D0 5018           | 0x01D0 9018           | RFIFOCTL  | Read FIFO control register             |\\n| 0x01D0 101C           | 0x01D0 501C           | 0x01D0 901C           | RFIFOSTS  | Read FIFO status register              |\\n\\n---\\n## Table 5-45. McASP0 Timing Requirements (1) (2)\\n\\n---\\n\\n| NO.   |                    |                                                         | MIN                 | MAX   | UNIT   |\\n|-------|--------------------|---------------------------------------------------------|---------------------|-------|--------|\\n| 1 (3) | t c(AHCLKRX)       | Cycle time, AHCLKR0 external, AHCLKR0 input             | 20                  |       | ns     |\\n| 1 (3) | t c(AHCLKRX)       | Cycle time, AHCLKX0 external, AHCLKX0 input             | 20                  |       | ns     |\\n| 2 (3) | t w(AHCLKRX)       | Pulse duration, AHCLKR0 external, AHCLKR0 input         | 10                  |       | ns     |\\n| 2 (3) | t w(AHCLKRX)       | Pulse duration, AHCLKX0 external, AHCLKX0 input         | 10                  |       | ns     |\\n| 3 (3) | t c(ACLKRX)        | Cycle time, ACLKR0 external, ACLKR0 input               | greater of 2P or 20 |       | ns     |\\n| 3 (3) | t c(ACLKRX)        | Cycle time, ACLKX0 external, ACLKX0 input               | greater of 2P or 20 |       | ns     |\\n| 4 (3) | t w(ACLKRX)        | Pulse duration, ACLKR0 external, ACLKR0 input           | 10                  |       | ns     |\\n| 4 (3) | t w(ACLKRX)        | Pulse duration, ACLKX0 external, ACLKX0 input           | 10                  |       | ns     |\\n| 5     | t su(AFSRX-ACLKRX) | Setup time, AFSR0 input to ACLKR0 internal (4)          | 10                  |       | ns     |\\n| 5     | t su(AFSRX-ACLKRX) | Setup time, AFSX0 input to ACLKX0 internal              | 10                  |       | ns     |\\n| 5     | t su(AFSRX-ACLKRX) | Setup time, AFSR0 input to ACLKR0 external input (4)    | 3.2                 |       | ns     |\\n| 5     | t su(AFSRX-ACLKRX) | Setup time, AFSX0 input to ACLKX0 external input        | 3.2                 |       | ns     |\\n| 5     | t su(AFSRX-ACLKRX) | Setup time, AFSR0 input to ACLKR0 external output (4)   | 3.2                 |       | ns     |\\n| 5     | t su(AFSRX-ACLKRX) | Setup time, AFSX0 input to ACLKX0 external output       | 3.2                 |       | ns     |\\n| 6     | t h(ACLKRX-AFSRX)  | Hold time, AFSR0 input after ACLKR0 internal (4)        | -0.8                |       | ns     |\\n| 6     | t h(ACLKRX-AFSRX)  | Hold time, AFSX0 input after ACLKX0 internal            | -0.8                |       | ns     |\\n| 6     | t h(ACLKRX-AFSRX)  | Hold time, AFSR0 input after ACLKR0 external input (4)  | 0.6                 |       | ns     |\\n| 6     | t h(ACLKRX-AFSRX)  | Hold time, AFSX0 input after ACLKX0 external input      | 0.9                 |       | ns     |\\n| 6     | t h(ACLKRX-AFSRX)  | Hold time, AFSR0 input after ACLKR0 external output (4) | 0.6                 |       | ns     |\\n| 6     | t h(ACLKRX-AFSRX)  | Hold time, AFSX0 input after ACLKX0 external output     | 0.9                 |       | ns     |\\n| 7     | t su(AXR-ACLKRX)   | Setup time, AXR0[n] input to ACLKR0 internal (4)        | 10                  |       | ns     |\\n| 7     | t su(AXR-ACLKRX)   | Setup time, AXR0[n] input to ACLKX0 internal (5)        | 10                  |       | ns     |\\n| 7     | t su(AXR-ACLKRX)   | Setup time, AXR0[n] input to ACLKR0 external input (4)  | 3.2                 |       | ns     |\\n| 7     | t su(AXR-ACLKRX)   | Setup time, AXR0[n] input to ACLKX0 external input (5)  | 3.2                 |       | ns     |\\n| 7     | t su(AXR-ACLKRX)   | Setup time, AXR0[n] input to ACLKR0 external output (4) | 3.2                 |       | ns     |\\n| 7     | t su(AXR-ACLKRX)   | Setup time, AXR0[n] input to ACLKX0 external output (5) | 3.2                 |       | ns     |\\n\\n---\\n## (continued)\\n\\n---\\n\\n|   NO. |                 |   MIN | MAX   | UNIT   |\\n|-------|-----------------|-------|-------|--------|\\n|     8 | t h(ACLKRX-AXR) | -1.25 |       | ns     |\\n|     8 | t h(ACLKRX-AXR) | -1.25 |       | ns     |\\n|     8 | t h(ACLKRX-AXR) |  0.9  |       | ns     |\\n|     8 | t h(ACLKRX-AXR) |  0.9  |       | ns     |\\n|     8 | t h(ACLKRX-AXR) |  0.9  |       | ns     |\\n|     8 | t h(ACLKRX-AXR) |  0.9  |       | ns     |\\n\\n---\", \"## Table 5-46. McASP0 Switching Characteristics (1)\\n\\n---\\n\\n| NO.    |                                   | PARAMETER                                                             | MIN                        | MAX   | UNIT   |\\n|--------|-----------------------------------|-----------------------------------------------------------------------|----------------------------|-------|--------|\\n| 9 (2)  | t c(AHCLKRX)                      | Cycle time, AHCLKR0 internal, AHCLKR0 output                          | 20                         |       | ns     |\\n| 9 (2)  | t c(AHCLKRX)                      | Cycle time, AHCLKR0 external, AHCLKR0 output                          | 20                         |       | ns     |\\n| 9 (2)  | t c(AHCLKRX)                      | Cycle time, AHCLKX0 internal, AHCLKX0 output                          | 20                         |       | ns     |\\n| 9 (2)  | t c(AHCLKRX)                      | Cycle time, AHCLKX0 external, AHCLKX0 output                          | 20                         |       | ns     |\\n| 10 (2) | Pulse duration, AHCLKX0 internal, | Pulse duration, AHCLKR0 internal, AHCLKR0 (AHR/2) - 2.5 (3) output    |                            |       | ns     |\\n| 10 (2) | Pulse duration, AHCLKX0 internal, | Pulse duration, AHCLKR0 external, AHCLKR0 output                      | (AHR/2) - 2.5 (3)          |       | ns     |\\n| 10 (2) | Pulse duration, AHCLKX0 internal, | AHCLKX0 output                                                        | (AHX/2) - 2.5 (4)          |       | ns     |\\n| 10 (2) | Pulse duration, AHCLKX0 internal, | Pulse duration, AHCLKX0 external, AHCLKX0 output                      | (AHX/2) - 2.5 (4)          |       | ns     |\\n| 11 (2) | t c(ACLKRX)                       | Cycle time, ACLKR0 internal, ACLKR0 output greater of 2P or 20 ns (5) |                            |       | ns     |\\n| 11 (2) | t c(ACLKRX)                       | Cycle time, ACLKR0 external, ACLKR0 output                            | greater of 2P or 20 ns (5) |       | ns     |\\n| 11 (2) | t c(ACLKRX)                       | Cycle time, ACLKX0 internal, ACLKX0 output                            | greater of 2P or 20 ns (5) |       | ns     |\\n| 11 (2) | t c(ACLKRX)                       | Cycle time, ACLKX0 external, ACLKX0 output                            | greater of 2P or 20 ns (5) |       | ns     |\\n| 12 (2) | w(ACLKRX)                         | Pulse duration, ACLKR0 internal, ACLKR0 output (AR/2) - 2.5           | (6)                        |       | ns     |\\n| 12 (2) | w(ACLKRX)                         | Pulse duration, ACLKR0 external, ACLKR0 output                        | (AR/2) - 2.5 (6)           |       | ns     |\\n| 12 (2) | w(ACLKRX)                         | Pulse duration, ACLKX0 internal, ACLKX0 output                        | (AX/2) - 2.5 (7)           |       | ns     |\\n| 12 (2) | w(ACLKRX)                         | Pulse duration, ACLKX0 external, ACLKX0 output                        | (AX/2) - 2.5 (7)           |       | ns     |\\n| 13     | t d(ACLKRX-AFSRX)                 | Delay time, ACLKR0 internal, AFSR output (8)                          | 0                          | 6.2   | ns     |\\n| 13     | t d(ACLKRX-AFSRX)                 | Delay time, ACLKX0 internal, AFSX output                              | 0                          | 6.2   | ns     |\\n| 13     | t d(ACLKRX-AFSRX)                 | Delay time, ACLKR0 external input, AFSR output (8)                    | 2.25                       | 12.5  | ns     |\\n| 13     | t d(ACLKRX-AFSRX)                 | Delay time, ACLKX0 external input, AFSX output                        | 2.25                       | 12.5  | ns     |\\n| 13     | t d(ACLKRX-AFSRX)                 | Delay time, ACLKR0 external output, AFSR output (8)                   | 2.25                       | 12.5  | ns     |\\n| 13     | t d(ACLKRX-AFSRX)                 | Delay time, ACLKX0 external output, AFSX output                       | 2.25                       | 12.5  | ns     |\\n| 14     | t d(ACLKX-AXRV)                   | Delay time, ACLKX0 internal, AXR0[n] output                           | 0                          | 6.2   | ns     |\\n| 14     | t d(ACLKX-AXRV)                   | Delay time, ACLKX0 external input, AXR0[n] output                     | 2.25                       | 12.5  | ns     |\\n| 14     | t d(ACLKX-AXRV)                   | Delay time, ACLKX0 external output, AXR0[n] output                    | 2.25                       | 12.5  | ns     |\\n| 15     | t dis(ACLKX-AXRHZ)                | Disable time, ACLKX0 internal, AXR0[n] output                         | 0                          | 6.2   | ns     |\\n| 15     | t dis(ACLKX-AXRHZ)                | Disable time, ACLKX0 external input, AXR0[n] output                   | 2.25                       | 12.5  | ns     |\\n| 15     | t dis(ACLKX-AXRHZ)                | Disable time, ACLKX0 external output, AXR0[n] output                  | 2.25                       | 12.5  | ns     |\\n\\n---\", \"## Table 5-47. McASP1 Timing Requirements (1) (2)\\n\\n---\\n\\n| NO.   |                    |                                                                                                                                                                                                                                                                               | MIN                                     | MAX   | UNIT   |\\n|-------|--------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------|-------|--------|\\n| 1 (3) | t c(AHCLKRX)       | Cycle time, AHCLKR1 external, AHCLKR1 input Cycle time, AHCLKX1 external, AHCLKX1 input                                                                                                                                                                                       | 20 20                                   |       | ns     |\\n| 2 (3) | t w(AHCLKRX)       | Pulse duration, AHCLKR1 external, AHCLKR1 input Pulse duration, AHCLKX1 external, AHCLKX1 input                                                                                                                                                                               | 10 10                                   |       | ns     |\\n| 3 (3) | t c(ACLKRX)        | Cycle time, ACLKR1 external, ACLKR1 input Cycle time, ACLKX1 external, ACLKX1 input                                                                                                                                                                                           | greater of 2P or 20 greater of 2P or 20 |       | ns     |\\n| 4 (3) | t w(ACLKRX)        | Pulse duration, ACLKR1 external, ACLKR1 input Pulse duration, ACLKX1 external, ACLKX1 input Setup time, AFSR1 input to ACLKR1 internal (4) Setup time, AFSX1 input to ACLKX1 internal (4)                                                                                     | 10 10 11 11 2.7 2.7                     |       | ns ns  |\\n| 5     | t su(AFSRX-ACLKRX) | Setup time, AFSR1 input to ACLKR1 external input Setup time, AFSX1 input to ACLKX1 external input Setup time, AFSR1 input to ACLKR1 external output (4) Setup time, AFSX1 input to ACLKX1 external output Hold time, AFSR1 input after ACLKR1 internal (4)                    | 2.7 2.7 -1.4                            |       | ns     |\\n| 6     | t h(ACLKRX-AFSRX)  | Hold time, AFSX1 input after ACLKX1 internal Hold time, AFSR1 input after ACLKR1 external input (4) Hold time, AFSX1 input after ACLKX1 external input Hold time, AFSR1 input after ACLKR1 external                                                                           | -1.4 0.7 0.7 0.9                        |       |        |\\n|       | t su(AXR-ACLKRX)   | output (4) Hold time, AFSX1 input after ACLKX1 external output Setup time, AXR1[n] input to ACLKR1 internal (4) Setup time, AXR1[n] input to ACLKX1 internal (5)                                                                                                              | 0.9 11 11 2.7                           |       | ns     |\\n| 7     |                    | Setup time, AXR1[n] input to ACLKR1 external input (4) Setup time, AXR1[n] input to ACLKX1 external input (5) Setup time, AXR1[n] input to ACLKR1 external output (4) Setup time, AXR1[n] input to ACLKX1 external output (5) (4)                                             | 2.7 2.7 2.7 -1.4 -1.4                   |       |        |\\n|       |                    | Hold time, AXR1[n] input after ACLKR1 internal Hold time, AXR1[n] input after ACLKX1 internal (5) Hold time, AXR1[n] input after ACLKR1 external input (4) Hold time, AXR1[n] input after ACLKX1 external input (5) Hold time, AXR1[n] input after ACLKR1 external (4) output | 0.6 0.9                                 |       |        |\\n| 8     |                    | output                                                                                                                                                                                                                                                                        | 0.9                                     |       |        |\\n|       | t h(ACLKRX-AXR)    | Hold time, AXR1[n] input after ACLKX1 external (5)                                                                                                                                                                                                                            | 0.9                                     | ns    |        |\\n\\n---\", \"## Table 5-48. McASP1 Switching Characteristics (1)\\n\\n---\\n\\n| NO.    |                                   | PARAMETER                                                          | MIN                        | MAX   | UNIT   |\\n|--------|-----------------------------------|--------------------------------------------------------------------|----------------------------|-------|--------|\\n| 9 (2)  | t c(AHCLKRX)                      | Cycle time, AHCLKR1 internal, AHCLKR1 output                       | 20                         |       | ns     |\\n| 9 (2)  | t c(AHCLKRX)                      | Cycle time, AHCLKR1 external, AHCLKR1 output                       | 20                         |       | ns     |\\n| 9 (2)  | t c(AHCLKRX)                      | Cycle time, AHCLKX1 internal, AHCLKX1 output                       | 20                         |       | ns     |\\n| 9 (2)  | t c(AHCLKRX)                      | Cycle time, AHCLKX1 external, AHCLKX1 output                       | 20                         |       | ns     |\\n| 10 (2) | Pulse duration, AHCLKX1 internal, | Pulse duration, AHCLKR1 internal, AHCLKR1 (AHR/2) - 2.5 (3) output |                            |       | ns     |\\n| 10 (2) | Pulse duration, AHCLKX1 internal, | Pulse duration, AHCLKR1 external, AHCLKR1 output                   | (AHR/2) - 2.5 (3)          |       | ns     |\\n| 10 (2) | Pulse duration, AHCLKX1 internal, | AHCLKX1 output                                                     | (AHX/2) - 2.5 (4)          |       | ns     |\\n| 10 (2) | Pulse duration, AHCLKX1 internal, | Pulse duration, AHCLKX1 external, AHCLKX1 output                   | (AHX/2) - 2.5 (4)          |       | ns     |\\n| 11 (2) | t c(ACLKRX)                       | Cycle time, ACLKR1 internal, ACLKR1 output greater of 2P or 20 ns  | (5)                        |       | ns     |\\n| 11 (2) | t c(ACLKRX)                       | Cycle time, ACLKR1 external, ACLKR1 output                         | greater of 2P or 20 ns (5) |       | ns     |\\n| 11 (2) | t c(ACLKRX)                       | Cycle time, ACLKX1 internal, ACLKX1 output                         | greater of 2P or 20 ns (5) |       | ns     |\\n| 11 (2) | t c(ACLKRX)                       | Cycle time, ACLKX1 external, ACLKX1 output                         | greater of 2P or 20 ns (5) |       | ns     |\\n| 12 (2) | w(ACLKRX)                         | Pulse duration, ACLKR1 internal, ACLKR1 output (AR/2) - 2.5        | (6)                        |       | ns     |\\n| 12 (2) | w(ACLKRX)                         | Pulse duration, ACLKR1 external, ACLKR1 output                     | (AR/2) - 2.5 (6)           |       | ns     |\\n| 12 (2) | w(ACLKRX)                         | Pulse duration, ACLKX1 internal, ACLKX1 output                     | (AX/2) - 2.5 (7)           |       | ns     |\\n| 12 (2) | w(ACLKRX)                         | Pulse duration, ACLKX1 external, ACLKX1 output                     | (AX/2) - 2.5 (7)           |       | ns     |\\n| 13     | t d(ACLKRX-AFSRX)                 | Delay time, ACLKR1 internal, AFSR output (8)                       | 0.3                        | 7     | ns     |\\n| 13     | t d(ACLKRX-AFSRX)                 | Delay time, ACLKX1 internal, AFSX output                           | 0.3                        | 7     | ns     |\\n| 13     | t d(ACLKRX-AFSRX)                 | Delay time, ACLKR1 external input, AFSR output (8)                 | 3                          | 14.5  | ns     |\\n| 13     | t d(ACLKRX-AFSRX)                 | Delay time, ACLKX1 external input, AFSX output                     | 3                          | 14.5  | ns     |\\n| 13     | t d(ACLKRX-AFSRX)                 | Delay time, ACLKR1 external output, AFSR output (8)                | 3                          | 14.5  | ns     |\\n| 13     | t d(ACLKRX-AFSRX)                 | Delay time, ACLKX1 external output, AFSX output                    | 3                          | 14.5  | ns     |\\n| 14     | t d(ACLKX-AXRV)                   | Delay time, ACLKX1 internal, AXR1[n] output                        | 0.3                        | 7     | ns     |\\n| 14     | t d(ACLKX-AXRV)                   | Delay time, ACLKX1 external input, AXR1[n] output                  | 3                          | 14.5  | ns     |\\n| 14     | t d(ACLKX-AXRV)                   | Delay time, ACLKX1 external output, AXR1[n] output                 | 3                          | 14.5  | ns     |\\n| 15     | t dis(ACLKX-AXRHZ)                | Disable time, ACLKX1 internal, AXR1[n] output                      | 0.3                        | 7     | ns     |\\n| 15     | t dis(ACLKX-AXRHZ)                | Disable time, ACLKX1 external input, AXR1[n] output                | 3                          | 14.5  | ns     |\\n| 15     | t dis(ACLKX-AXRHZ)                | Disable time, ACLKX1 external output, AXR1[n] output               | 3                          | 14.5  | ns     |\\n\\n---\", \"## Table 5-49. McASP2 Timing Requirements (1) (2)\\n\\n---\\n\\n| NO.   |                    |                                                                                                                                                                                                                                                                                                                                   | MIN                                     | MAX   | UNIT   |\\n|-------|--------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------|-------|--------|\\n| 1 (3) | t c(AHCLKRX)       | Cycle time, AHCLKR2 external, AHCLKR2 input Cycle time, AHCLKX2 external, AHCLKX2 input                                                                                                                                                                                                                                           | 13 13                                   |       | ns     |\\n| 2 (3) | t w(AHCLKRX)       | Pulse duration, AHCLKR2 external, AHCLKR2 input Pulse duration, AHCLKX2 external, AHCLKX2 input                                                                                                                                                                                                                                   | 6.5 6.5                                 |       | ns     |\\n| 3 (3) | t c(ACLKRX)        | Cycle time, ACLKR2 external, ACLKR2 input Cycle time, ACLKX2 external, ACLKX2 input                                                                                                                                                                                                                                               | greater of 2P or 13 greater of 2P or 13 |       | ns     |\\n| 4 (3) | t w(ACLKRX)        | Pulse duration, ACLKR2 external, ACLKR2 input Pulse duration, ACLKX2 external, ACLKX2 input Setup time, AFSR2 input to ACLKR2 internal (4) Setup time, AFSX2 input to ACLKX2 internal (4)                                                                                                                                         | 6.5 6.5 11 11 1.7                       |       | ns     |\\n| 5     | t su(AFSRX-ACLKRX) | Setup time, AFSR2 input to ACLKR2 external input Setup time, AFSX2 input to ACLKX2 external input Setup time, AFSR2 input to ACLKR2 external output (4) Setup time, AFSX2 input to ACLKX2 external output Hold time, AFSR2 input after ACLKR2 internal (4)                                                                        | 1.7 1.7 1.7 -1.25                       |       | ns     |\\n| 6     | t h(ACLKRX-AFSRX)  | Hold time, AFSX2 input after ACLKX2 internal Hold time, AFSR2 input after ACLKR2 external input (4) Hold time, AFSX2 input after ACLKX2 external input Hold time, AFSR2 input after ACLKR2 external (4)                                                                                                                           | -1.25 1.3 1.3 1.3                       |       | ns     |\\n|       | t su(AXR-ACLKRX)   | output Hold time, AFSX2 input after ACLKX2 external output Setup time, AXR2[n] input to ACLKR2 internal (4)                                                                                                                                                                                                                       | 1.3 11 11 1.7 1.7                       |       | ns     |\\n| 7     |                    | Setup time, AXR2[n] input to ACLKX2 internal (5) Setup time, AXR2[n] input to ACLKR2 external input (4) Setup time, AXR2[n] input to ACLKX2 external input (5) Setup time, AXR2[n] input to ACLKR2 external output (4) Setup time, AXR2[n] input to ACLKX2 external output (5) Hold time, AXR2[n] input after ACLKR2 internal (4) | 1.7 1.7 -1.7 -1.7                       |       |        |\\n|       |                    | Hold time, AXR2[n] input after ACLKX2 internal (5) Hold time, AXR2[n] input after ACLKR2 external input (4) Hold time, AXR2[n] input after ACLKX2 external input (5) Hold time, AXR2[n] input after ACLKR2 external output (4)                                                                                                    | 1.3 1.3                                 |       |        |\\n| 8     |                    | output                                                                                                                                                                                                                                                                                                                            | 1.3                                     |       | ns     |\\n|       | t h(ACLKRX-AXR)    | Hold time, AXR2[n] input after ACLKX2 external (5)                                                                                                                                                                                                                                                                                | 1.3                                     |       |        |\\n\\n---\", \"## Table 5-50. McASP2 Switching Characteristics (1)\\n\\n---\\n\\n| NO.    |                                   | PARAMETER                                                             | MIN                        | MAX   | UNIT   |\\n|--------|-----------------------------------|-----------------------------------------------------------------------|----------------------------|-------|--------|\\n| 9 (2)  | t c(AHCLKRX)                      | Cycle time, AHCLKR2 internal, AHCLKR2 output                          | 13                         |       | ns     |\\n| 9 (2)  | t c(AHCLKRX)                      | Cycle time, AHCLKR2 external, AHCLKR2 output                          | 13                         |       | ns     |\\n| 9 (2)  | t c(AHCLKRX)                      | Cycle time, AHCLKX2 internal, AHCLKX2 output                          | 13                         |       | ns     |\\n| 9 (2)  | t c(AHCLKRX)                      | Cycle time, AHCLKX2 external, AHCLKX2 output                          | 13                         |       | ns     |\\n| 10 (2) | Pulse duration, AHCLKX2 internal, | Pulse duration, AHCLKR2 internal, AHCLKR2 (AHR/2) - 2.5 (3) output    |                            |       | ns     |\\n| 10 (2) | Pulse duration, AHCLKX2 internal, | Pulse duration, AHCLKR2 external, AHCLKR2 output                      | (AHR/2) - 2.5 (3)          |       | ns     |\\n| 10 (2) | Pulse duration, AHCLKX2 internal, | AHCLKX2 output                                                        | (AHX/2) - 2.5 (4)          |       | ns     |\\n| 10 (2) | Pulse duration, AHCLKX2 internal, | Pulse duration, AHCLKX2 external, AHCLKX2 output                      | (AHX/2) - 2.5 (4)          |       | ns     |\\n| 11 (2) | t c(ACLKRX)                       | Cycle time, ACLKR2 internal, ACLKR2 output greater of 2P or 13 ns (5) |                            |       | ns     |\\n| 11 (2) | t c(ACLKRX)                       | Cycle time, ACLKR2 external, ACLKR2 output                            | greater of 2P or 13 ns (5) |       | ns     |\\n| 11 (2) | t c(ACLKRX)                       | Cycle time, ACLKX2 internal, ACLKX2 output                            | greater of 2P or 13 ns (5) |       | ns     |\\n| 11 (2) | t c(ACLKRX)                       | Cycle time, ACLKX2 external, ACLKX2 output                            | greater of 2P or 13 ns (5) |       | ns     |\\n| 12 (2) | w(ACLKRX)                         | Pulse duration, ACLKR2 internal, ACLKR2 output (AR/2) - 2.5           | (6)                        |       | ns     |\\n| 12 (2) | w(ACLKRX)                         | Pulse duration, ACLKR2 external, ACLKR2 output                        | (AR/2) - 2.5 (6)           |       | ns     |\\n| 12 (2) | w(ACLKRX)                         | Pulse duration, ACLKX2 internal, ACLKX2 output                        | (AX/2) - 2.5 (7)           |       | ns     |\\n| 12 (2) | w(ACLKRX)                         | Pulse duration, ACLKX2 external, ACLKX2 output                        | (AX/2) - 2.5 (7)           |       | ns     |\\n| 13     | t d(ACLKRX-AFSRX)                 | Delay time, ACLKR2 internal, AFSR output (8)                          | -1.5                       | 3     | ns     |\\n| 13     | t d(ACLKRX-AFSRX)                 | Delay time, ACLKX2 internal, AFSX output                              | -1.5                       | 3     | ns     |\\n| 13     | t d(ACLKRX-AFSRX)                 | Delay time, ACLKR2 external input, AFSR output (8)                    | 1.6                        | 11    | ns     |\\n| 13     | t d(ACLKRX-AFSRX)                 | Delay time, ACLKX2 external input, AFSX output                        | 1.6                        | 11    | ns     |\\n| 13     | t d(ACLKRX-AFSRX)                 | Delay time, ACLKR2 external output, AFSR output (8)                   | 1.6                        | 11    | ns     |\\n| 13     | t d(ACLKRX-AFSRX)                 | Delay time, ACLKX2 external output, AFSX output                       | 1.6                        | 11    | ns     |\\n| 14     | t d(ACLKX-AXRV)                   | Delay time, ACLKX2 internal, AXR2[n] output                           | -1.5                       | 3     | ns     |\\n| 14     | t d(ACLKX-AXRV)                   | Delay time, ACLKX2 external input, AXR2[n] output                     | 1.6                        | 11    | ns     |\\n| 14     | t d(ACLKX-AXRV)                   | Delay time, ACLKX2 external output, AXR2[n] output                    | 1.6                        | 11    | ns     |\\n| 15     | t dis(ACLKX-AXRHZ)                | Disable time, ACLKX2 internal, AXR2[n] output                         | -1.5                       | 3     | ns     |\\n| 15     | t dis(ACLKX-AXRHZ)                | Disable time, ACLKX2 external input, AXR2[n] output                   | 1.6                        | 11    | ns     |\\n| 15     | t dis(ACLKX-AXRHZ)                | Disable time, ACLKX2 external output, AXR2[n] output                  | 1.6                        | 11    | ns     |\\n\\n---\", \"## Table 5-51. SPIx Configuration Registers\\n\\n---\\n\\n| SPI0 BYTE ADDRESS   | SPI1 BYTE ADDRESS   | REGISTER NAME   | DESCRIPTION                              |\\n|---------------------|---------------------|-----------------|------------------------------------------|\\n| 0x01C4 1000         | 0x01E1 2000         | SPIGCR0         | Global Control Register 0                |\\n| 0x01C4 1004         | 0x01E1 2004         | SPIGCR1         | Global Control Register 1                |\\n| 0x01C4 1008         | 0x01E1 2008         | SPIINT0         | Interrupt Register                       |\\n| 0x01C4 100C         | 0x01E1 200C         | SPILVL          | Interrupt Level Register                 |\\n| 0x01C4 1010         | 0x01E1 2010         | SPIFLG          | Flag Register                            |\\n| 0x01C4 1014         | 0x01E1 2014         | SPIPC0          | Pin Control Register 0 (Pin Function)    |\\n| 0x01C4 1018         | 0x01E1 2018         | SPIPC1          | Pin Control Register 1 (Pin Direction)   |\\n| 0x01C4 101C         | 0x01E1 201C         | SPIPC2          | Pin Control Register 2 (Pin Data In)     |\\n| 0x01C4 1020         | 0x01E1 2020         | SPIPC3          | Pin Control Register 3 (Pin Data Out)    |\\n| 0x01C4 1024         | 0x01E1 2024         | SPIPC4          | Pin Control Register 4 (Pin Data Set)    |\\n| 0x01C4 1028         | 0x01E1 2028         | SPIPC5          | Pin Control Register 5 (Pin Data Clear)  |\\n| 0x01C4 102C         | 0x01E1 202C         | Reserved        | Reserved - Do not write to this register |\\n| 0x01C4 1030         | 0x01E1 2030         | Reserved        | Reserved - Do not write to this register |\\n| 0x01C4 1034         | 0x01E1 2034         | Reserved        | Reserved - Do not write to this register |\\n| 0x01C4 1038         | 0x01E1 2038         | SPIDAT0         | Shift Register 0 (without format select) |\\n| 0x01C4 103C         | 0x01E1 203C         | SPIDAT1         | Shift Register 1 (with format select)    |\\n| 0x01C4 1040         | 0x01E1 2040         | SPIBUF          | Buffer Register                          |\\n| 0x01C4 1044         | 0x01E1 2044         | SPIEMU          | Emulation Register                       |\\n| 0x01C4 1048         | 0x01E1 2048         | SPIDELAY        | Delay Register                           |\\n| 0x01C4 104C         | 0x01E1 204C         | SPIDEF          | Default Chip Select Register             |\\n| 0x01C4 1050         | 0x01E1 2050         | SPIFMT0         | Format Register 0                        |\\n| 0x01C4 1054         | 0x01E1 2054         | SPIFMT1         | Format Register 1                        |\\n| 0x01C4 1058         | 0x01E1 2058         | SPIFMT2         | Format Register 2                        |\\n| 0x01C4 105C         | 0x01E1 205C         | SPIFMT3         | Format Register 3                        |\\n| 0x01C4 1060         | 0x01E1 2060         | Reserved        | Reserved - Do not write to this register |\\n| 0x01C4 1064         | 0x01E1 2064         | INTVEC1         | Interrupt Vector for SPI INT1            |\\n\\n---\", \"## Table 5-52. General Timing Requirements for SPI0 Master Modes (1)(2)\\n\\n---\\n\\n| NO.   |                 |                                                                               |                                                | MIN                    | MAX               | UNIT   |\\n|-------|-----------------|-------------------------------------------------------------------------------|------------------------------------------------|------------------------|-------------------|--------|\\n| 1     | t c(SPC)M       | Cycle Time, SPI0_CLK, All Master Modes                                        | Cycle Time, SPI0_CLK, All Master Modes         | greater of 2P or 20 ns | 256P              | ns     |\\n| 2     | t w(SPCH)M      | Pulse Width High, SPI0_CLK, All Master Modes                                  | Pulse Width High, SPI0_CLK, All Master Modes   | 0.5t c(SPC)M - 1       |                   | ns     |\\n| 3     | t w(SPCL)M      | Pulse Width Low, SPI0_CLK, All Master Modes                                   | Pulse Width Low, SPI0_CLK, All Master Modes    | 0.5t c(SPC)M - 1       |                   | ns     |\\n| 4     | t d(SIMO_SPC)M  | Delay, initial data bit valid on SPI0_SIMO after initial edge on SPI0_CLK (3) | Polarity = 0, Phase = 0, to SPI0_CLK rising    |                        | 5                 | ns     |\\n| 4     | t d(SIMO_SPC)M  | Delay, initial data bit valid on SPI0_SIMO after initial edge on SPI0_CLK (3) | Polarity = 0, Phase = 1, to SPI0_CLK rising    | + 5                    | -0.5t c(SPC)M     | ns     |\\n| 4     | t d(SIMO_SPC)M  | Delay, initial data bit valid on SPI0_SIMO after initial edge on SPI0_CLK (3) | Polarity = 1, Phase = 0, to SPI0_CLK falling   | 5                      |                   | ns     |\\n| 4     | t d(SIMO_SPC)M  | Delay, initial data bit valid on SPI0_SIMO after initial edge on SPI0_CLK (3) | Polarity = 1, Phase = 1, to SPI0_CLK falling   |                        | -0.5t c(SPC)M + 5 | ns     |\\n| 5     | t d(SPC_SIMO)M  | Delay, subsequent bits valid on SPI0_SIMO after transmit edge of SPI0_CLK     | Polarity = 0, Phase = 0, from SPI0_CLK rising  |                        | 5                 | ns     |\\n| 5     | t d(SPC_SIMO)M  | Delay, subsequent bits valid on SPI0_SIMO after transmit edge of SPI0_CLK     | Polarity = 0, Phase = 1, from SPI0_CLK falling |                        | 5                 | ns     |\\n| 5     | t d(SPC_SIMO)M  | Delay, subsequent bits valid on SPI0_SIMO after transmit edge of SPI0_CLK     | Polarity = 1, Phase = 0, from SPI0_CLK falling |                        | 5                 | ns     |\\n| 5     | t d(SPC_SIMO)M  | Delay, subsequent bits valid on SPI0_SIMO after transmit edge of SPI0_CLK     | Polarity = 1, Phase = 1, from SPI0_CLK rising  |                        | 5                 | ns     |\\n| 6     | t oh(SPC_SIMO)M | Output hold time, SPI0_SIMO valid after receive edge of SPI0_CLK              | Polarity = 0, Phase = 0, from SPI0_CLK falling | 0.5t c(SPC)M -3        |                   | ns     |\\n| 6     | t oh(SPC_SIMO)M | Output hold time, SPI0_SIMO valid after receive edge of SPI0_CLK              | Polarity = 0, Phase = 1, from SPI0_CLK rising  | 0.5t c(SPC)M -3        |                   | ns     |\\n| 6     | t oh(SPC_SIMO)M | Output hold time, SPI0_SIMO valid after receive edge of SPI0_CLK              | Polarity = 1, Phase = 0, from SPI0_CLK rising  | 0.5t c(SPC)M -3        |                   | ns     |\\n| 6     | t oh(SPC_SIMO)M | Output hold time, SPI0_SIMO valid after receive edge of SPI0_CLK              | Polarity = 1, Phase = 1, from SPI0_CLK falling | 0.5t c(SPC)M -3        |                   | ns     |\\n|       | t su(SOMI_SPC)M | Input Setup Time, SPI0_SOMI valid before receive edge of SPI0_CLK             | Polarity = 0, Phase = 0, to SPI0_CLK falling   | 0                      |                   | ns     |\\n|       | t su(SOMI_SPC)M | Input Setup Time, SPI0_SOMI valid before receive edge of SPI0_CLK             | Polarity = 0, Phase = 1, to SPI0_CLK rising    | 0                      |                   | ns     |\\n| 7     | t su(SOMI_SPC)M | Input Setup Time, SPI0_SOMI valid before receive edge of SPI0_CLK             | Polarity = 1, Phase = 0, to SPI0_CLK rising    | 0                      |                   | ns     |\\n|       | t su(SOMI_SPC)M | Input Setup Time, SPI0_SOMI valid before receive edge of SPI0_CLK             | Polarity = 1, Phase = 1, to SPI0_CLK falling   | 0                      |                   | ns     |\\n| 8     | t ih(SPC_SOMI)M | Input Hold Time, SPI0_SOMI valid after receive edge of SPI0_CLK               | Polarity = 0, Phase = 0, from SPI0_CLK falling | 5                      |                   | ns     |\\n| 8     | t ih(SPC_SOMI)M | Input Hold Time, SPI0_SOMI valid after receive edge of SPI0_CLK               | Polarity = 0, Phase = 1, from SPI0_CLK rising  | 5                      |                   | ns     |\\n| 8     | t ih(SPC_SOMI)M | Input Hold Time, SPI0_SOMI valid after receive edge of SPI0_CLK               | Polarity = 1, Phase = 0, from SPI0_CLK rising  | 5                      |                   | ns     |\\n| 8     | t ih(SPC_SOMI)M | Input Hold Time, SPI0_SOMI valid after receive edge of SPI0_CLK               | Polarity = 1, Phase = 1, from SPI0_CLK falling | 5                      |                   | ns     |\\n\\n---\", \"## Table 5-53. General Timing Requirements for SPI0 Slave Modes (1)(2)\\n\\n---\\n\\n| NO.   |                 |                                                                                         |                                                | MIN                    | MAX   | UNIT   |\\n|-------|-----------------|-----------------------------------------------------------------------------------------|------------------------------------------------|------------------------|-------|--------|\\n| 9     | t c(SPC)S       | Cycle Time, SPI0_CLK, All Slave Modes                                                   | Cycle Time, SPI0_CLK, All Slave Modes          | greater of 3P or 20 ns |       | ns     |\\n| 10    | t w(SPCH)S      | Pulse Width High, SPI0_CLK, All Slave Modes                                             | Pulse Width High, SPI0_CLK, All Slave Modes    | 18                     |       | ns     |\\n| 11    | t w(SPCL)S      | Pulse Width Low, SPI0_CLK, All Slave Modes                                              | Pulse Width Low, SPI0_CLK, All Slave Modes     | 18                     |       | ns     |\\n| 12    | t su(SOMI_SPC)S | Setup time, transmit data written to SPI before initial clock edge from master. (3) (4) | Polarity = 0, Phase = 0, to SPI0_CLK rising    | 2P                     |       | ns     |\\n| 12    | t su(SOMI_SPC)S | Setup time, transmit data written to SPI before initial clock edge from master. (3) (4) | Polarity = 0, Phase = 1, to SPI0_CLK rising    | 2P                     |       | ns     |\\n| 12    | t su(SOMI_SPC)S | Setup time, transmit data written to SPI before initial clock edge from master. (3) (4) | Polarity = 1, Phase = 0, to SPI0_CLK falling   | 2P                     |       | ns     |\\n| 12    | t su(SOMI_SPC)S | Setup time, transmit data written to SPI before initial clock edge from master. (3) (4) | Polarity = 1, Phase = 1, to SPI0_CLK falling   | 2P                     |       | ns     |\\n| 13    | t d(SPC_SOMI)S  | Delay, subsequent bits valid on SPI0_SOMI after transmit edge of SPI0_CLK               | Polarity = 0, Phase = 0, from SPI0_CLK rising  |                        | 19    | ns     |\\n| 13    | t d(SPC_SOMI)S  | Delay, subsequent bits valid on SPI0_SOMI after transmit edge of SPI0_CLK               | Polarity = 0, Phase = 1, from SPI0_CLK falling |                        | 19    | ns     |\\n| 13    | t d(SPC_SOMI)S  | Delay, subsequent bits valid on SPI0_SOMI after transmit edge of SPI0_CLK               | Polarity = 1, Phase = 0, from SPI0_CLK falling |                        | 19    | ns     |\\n| 13    | t d(SPC_SOMI)S  | Delay, subsequent bits valid on SPI0_SOMI after transmit edge of SPI0_CLK               | Polarity = 1, Phase = 1, from SPI0_CLK rising  |                        | 19    | ns     |\\n|       | t oh(SPC_SOMI)S | Output hold time, SPI0_SOMI valid after receive edge of SPI0_CLK                        | Polarity = 0, Phase = 0, from SPI0_CLK falling | 0.5t c(SPC)S -3        |       | ns     |\\n|       | t oh(SPC_SOMI)S | Output hold time, SPI0_SOMI valid after receive edge of SPI0_CLK                        | Polarity = 0, Phase = 1, from SPI0_CLK rising  | 0.5t c(SPC)S -3        |       | ns     |\\n| 14    | t oh(SPC_SOMI)S | Output hold time, SPI0_SOMI valid after receive edge of SPI0_CLK                        | Polarity = 1, Phase = 0, from SPI0_CLK rising  | 0.5t c(SPC)S -3        | ns    | ns     |\\n|       | t oh(SPC_SOMI)S | Output hold time, SPI0_SOMI valid after receive edge of SPI0_CLK                        | Polarity = 1, Phase = 1, from SPI0_CLK falling | 0.5t c(SPC)S -3        |       | ns     |\\n| 15    | t su(SIMO_SPC)S | Input Setup Time, SPI0_SIMO valid before receive edge of SPI0_CLK                       | Polarity = 0, Phase = 0, to SPI0_CLK falling   | 0                      |       |        |\\n| 15    | t su(SIMO_SPC)S | Input Setup Time, SPI0_SIMO valid before receive edge of SPI0_CLK                       | Polarity = 0, Phase = 1, to SPI0_CLK rising    | 0                      |       |        |\\n| 15    | t su(SIMO_SPC)S | Input Setup Time, SPI0_SIMO valid before receive edge of SPI0_CLK                       | Polarity = 1, Phase = 0, to SPI0_CLK rising    | 0                      |       |        |\\n| 15    | t su(SIMO_SPC)S | Input Setup Time, SPI0_SIMO valid before receive edge of SPI0_CLK                       | Polarity = 1, Phase = 1, to SPI0_CLK falling   | 0                      |       |        |\\n| 16    | t ih(SPC_SIMO)S | Input Hold Time, SPI0_SIMO valid after receive edge of SPI0_CLK                         | Polarity = 0, Phase = 0, from SPI0_CLK falling | 5                      |       | ns     |\\n| 16    | t ih(SPC_SIMO)S | Input Hold Time, SPI0_SIMO valid after receive edge of SPI0_CLK                         | Polarity = 0, Phase = 1, from SPI0_CLK rising  | 5                      |       | ns     |\\n| 16    | t ih(SPC_SIMO)S | Input Hold Time, SPI0_SIMO valid after receive edge of SPI0_CLK                         | Polarity = 1, Phase = 0, from SPI0_CLK rising  | 5                      |       | ns     |\\n| 16    | t ih(SPC_SIMO)S | Input Hold Time, SPI0_SIMO valid after receive edge of SPI0_CLK                         | Polarity = 1, Phase = 1, from SPI0_CLK falling | 5                      |       | ns     |\\n\\n---\", \"## Table 5-54. Additional (1) SPI0 Master Timings, 4-Pin Enable Option (2) (3)\\n\\n---\\n\\n|   NO. |               |                                                                                                                           |                                                | MAX                     | UNIT   |\\n|-------|---------------|---------------------------------------------------------------------------------------------------------------------------|------------------------------------------------|-------------------------|--------|\\n|    17 | t d(ENA_SPC)M | Delay from slave assertion of SPI0_ENA active to first SPI0_CLK from master. (4)                                          | Polarity = 0, Phase = 0, to SPI0_CLK rising    | 3P + 3.6                | ns     |\\n|    17 | t d(ENA_SPC)M | Delay from slave assertion of SPI0_ENA active to first SPI0_CLK from master. (4)                                          | Polarity = 0, Phase = 1, to SPI0_CLK rising    | 0.5t c(SPC)M + 3P + 3.6 | ns     |\\n|    17 | t d(ENA_SPC)M | Delay from slave assertion of SPI0_ENA active to first SPI0_CLK from master. (4)                                          | Polarity = 1, Phase = 0, to SPI0_CLK falling   | 3P + 3.6                | ns     |\\n|    17 | t d(ENA_SPC)M | Delay from slave assertion of SPI0_ENA active to first SPI0_CLK from master. (4)                                          | Polarity = 1, Phase = 1, to SPI0_CLK falling   | 0.5t c(SPC)M + 3P + 3.6 | ns     |\\n|    18 | t d(SPC_ENA)M | Max delay for slave to deassert SPI0_ENA after final SPI0_CLK edge to ensure master does not begin the next transfer. (5) | Polarity = 0, Phase = 0, from SPI0_CLK falling | P+5                     | ns     |\\n|    18 | t d(SPC_ENA)M | Max delay for slave to deassert SPI0_ENA after final SPI0_CLK edge to ensure master does not begin the next transfer. (5) | Polarity = 0, Phase = 1, from SPI0_CLK falling | 0.5t c(SPC)M +P+5       | ns     |\\n|    18 | t d(SPC_ENA)M | Max delay for slave to deassert SPI0_ENA after final SPI0_CLK edge to ensure master does not begin the next transfer. (5) | Polarity = 1, Phase = 0, from SPI0_CLK rising  | P+5                     | ns     |\\n|    18 | t d(SPC_ENA)M | Max delay for slave to deassert SPI0_ENA after final SPI0_CLK edge to ensure master does not begin the next transfer. (5) | Polarity = 1, Phase = 1, from SPI0_CLK rising  | 0.5t c(SPC)M +P+5       | ns     |\\n\\n---\\n## Table 5-55. Additional (1) SPI0 Master Timings, 4-Pin Chip Select Option (2)(3) (4)\\n\\n---\\n\\n|   NO. |               |                                                                       |                                                | MIN                  | MAX   | UNIT   |\\n|-------|---------------|-----------------------------------------------------------------------|------------------------------------------------|----------------------|-------|--------|\\n|    19 | t d(SCS_SPC)M | Delay from SPI0_SCS active to first SPI0_CLK (5) (6)                  | Polarity = 0, Phase = 0, to SPI0_CLK rising    | 2P -5                |       | ns     |\\n|    19 | t d(SCS_SPC)M | Delay from SPI0_SCS active to first SPI0_CLK (5) (6)                  | Polarity = 0, Phase = 1, to SPI0_CLK rising    | 0.5t c(SPC)M + 2P -5 |       | ns     |\\n|    19 | t d(SCS_SPC)M | Delay from SPI0_SCS active to first SPI0_CLK (5) (6)                  | Polarity = 1, Phase = 0, to SPI0_CLK falling   | 2P -5                |       | ns     |\\n|    19 | t d(SCS_SPC)M | Delay from SPI0_SCS active to first SPI0_CLK (5) (6)                  | Polarity = 1, Phase = 1, to SPI0_CLK falling   | 0.5t c(SPC)M + 2P -5 |       | ns     |\\n|    20 | t d(SPC_SCS)M | Delay from final SPI0_CLK edge to master deasserting SPI0_SCS (7) (8) | Polarity = 0, Phase = 0, from SPI0_CLK falling | 0.5t c(SPC)M P-3     |       | ns     |\\n|    20 | t d(SPC_SCS)M | Delay from final SPI0_CLK edge to master deasserting SPI0_SCS (7) (8) | Polarity = 0, Phase = 1, from SPI0_CLK falling | P-3                  |       | ns     |\\n|    20 | t d(SPC_SCS)M | Delay from final SPI0_CLK edge to master deasserting SPI0_SCS (7) (8) | Polarity = 1, Phase = 0, from SPI0_CLK rising  | 0.5t c(SPC)M P-3     |       | ns     |\\n|    20 | t d(SPC_SCS)M | Delay from final SPI0_CLK edge to master deasserting SPI0_SCS (7) (8) | Polarity = 1, Phase = 1, from SPI0_CLK rising  | P-3                  |       | ns     |\\n\\n---\", \"## Table 5-56. Additional (1) SPI0 Master Timings, 5-Pin Option (2)(3) (4)\\n\\n---\\n\\n|   NO. |                 |                                                                                                                                     |                                                                                                                                     | MIN                     | MAX                     | UNIT   |\\n|-------|-----------------|-------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------|-------------------------|-------------------------|--------|\\n|    18 | t d(SPC_ENA)M   | Max delay for slave to deassert SPI0_ENA after final SPI0_CLK edge to ensure master does not begin the next transfer. (5)           | Polarity = 0, Phase = 0, from SPI0_CLK falling                                                                                      | P+5                     | P+5                     | ns     |\\n|    18 | t d(SPC_ENA)M   | Max delay for slave to deassert SPI0_ENA after final SPI0_CLK edge to ensure master does not begin the next transfer. (5)           | Polarity = 0, Phase = 1, from SPI0_CLK falling                                                                                      | 0.5t c(SPC)M +P+5       | 0.5t c(SPC)M +P+5       | ns     |\\n|    18 | t d(SPC_ENA)M   | Max delay for slave to deassert SPI0_ENA after final SPI0_CLK edge to ensure master does not begin the next transfer. (5)           | Polarity = 1, Phase = 0, from SPI0_CLK rising                                                                                       | P+5                     | P+5                     | ns     |\\n|    18 | t d(SPC_ENA)M   | Max delay for slave to deassert SPI0_ENA after final SPI0_CLK edge to ensure master does not begin the next transfer. (5)           | Polarity = 1, Phase = 1, from SPI0_CLK rising                                                                                       | 0.5t c(SPC)M +P+5       | 0.5t c(SPC)M +P+5       | ns     |\\n|    20 | t d(SPC_SCS)M   | Delay from final SPI0_CLK edge to master deasserting SPI0_SCS (6) (7)                                                               | Polarity = 0, Phase = 0, from SPI0_CLK falling                                                                                      | 0.5t c(SPC)M +P-3       | 0.5t c(SPC)M +P-3       | ns     |\\n|    20 | t d(SPC_SCS)M   | Delay from final SPI0_CLK edge to master deasserting SPI0_SCS (6) (7)                                                               | Polarity = 0, Phase = 1, from SPI0_CLK falling                                                                                      | P-3                     | P-3                     | ns     |\\n|    20 | t d(SPC_SCS)M   | Delay from final SPI0_CLK edge to master deasserting SPI0_SCS (6) (7)                                                               | Polarity = 1, Phase = 0, from SPI0_CLK rising                                                                                       | 0.5t c(SPC)M +P-3       | 0.5t c(SPC)M +P-3       | ns     |\\n|    20 | t d(SPC_SCS)M   | Delay from final SPI0_CLK edge to master deasserting SPI0_SCS (6) (7)                                                               | Polarity = 1, Phase = 1, from SPI0_CLK rising                                                                                       | P-3                     | P-3                     | ns     |\\n|    21 | t d(SCSL_ENAL)M | Max delay for slave SPI to drive SPI0_ENA valid after master asserts SPI0_SCS to delay the master from beginning the next transfer, | Max delay for slave SPI to drive SPI0_ENA valid after master asserts SPI0_SCS to delay the master from beginning the next transfer, | C2TDELAY + P            | C2TDELAY + P            | ns     |\\n|    22 | t d(SCS_SPC)M   | Delay from SPI0_SCS active to first SPI0_CLK (8) (9) (10)                                                                           | Polarity = 0, Phase = 0, to SPI0_CLK rising                                                                                         | 2P -5                   |                         | ns     |\\n|    22 | t d(SCS_SPC)M   | Delay from SPI0_SCS active to first SPI0_CLK (8) (9) (10)                                                                           | Polarity = 0, Phase = 1, to SPI0_CLK rising                                                                                         | 0.5t c(SPC)M + 2P -5    | 0.5t c(SPC)M + 2P -5    | ns     |\\n|    22 | t d(SCS_SPC)M   | Delay from SPI0_SCS active to first SPI0_CLK (8) (9) (10)                                                                           | Polarity = 1, Phase = 0, to SPI0_CLK falling                                                                                        | 2P -5                   | 2P -5                   | ns     |\\n|    22 | t d(SCS_SPC)M   | Delay from SPI0_SCS active to first SPI0_CLK (8) (9) (10)                                                                           | Polarity = 1, Phase = 1, to SPI0_CLK falling                                                                                        | 0.5t c(SPC)M + 2P -5    | 0.5t c(SPC)M + 2P -5    | ns     |\\n|    23 | t d(ENA_SPC)M   | Delay from assertion of SPI0_ENA low to first SPI0_CLK edge. (11)                                                                   | Polarity = 0, Phase = 0, to SPI0_CLK rising                                                                                         | 3P + 3.6                |                         | ns     |\\n|    23 | t d(ENA_SPC)M   | Delay from assertion of SPI0_ENA low to first SPI0_CLK edge. (11)                                                                   | Polarity = 0, Phase = 1, to SPI0_CLK rising                                                                                         | 0.5t c(SPC)M + 3P + 3.6 | 0.5t c(SPC)M + 3P + 3.6 | ns     |\\n|    23 | t d(ENA_SPC)M   | Delay from assertion of SPI0_ENA low to first SPI0_CLK edge. (11)                                                                   | Polarity = 1, Phase = 0, to SPI0_CLK falling                                                                                        | 3P + 3.6                | 3P + 3.6                | ns     |\\n|    23 | t d(ENA_SPC)M   | Delay from assertion of SPI0_ENA low to first SPI0_CLK edge. (11)                                                                   | Polarity = 1, Phase = 1, to SPI0_CLK falling                                                                                        | 0.5t c(SPC)M + 3P + 3.6 | 0.5t c(SPC)M + 3P + 3.6 | ns     |\\n\\n---\\n## Table 5-57. Additional (1) SPI0 Slave Timings, 4-Pin Enable Option (2)(3) (4)\\n\\n---\\n\\n|   NO. |                |                                                | MIN                       | MAX                           | UNIT   |\\n|-------|----------------|------------------------------------------------|---------------------------|-------------------------------|--------|\\n|    24 | t d(SPC_ENAH)S | Polarity = 0, Phase = 0, from SPI0_CLK falling | 1.5 P -3                  | 2.5 P + 18.5                  |        |\\n|    24 | t d(SPC_ENAH)S | Polarity = 0, Phase = 1, from SPI0_CLK falling | - 0.5t c(SPC)M + 1.5 P -3 | - 0.5t c(SPC)M + 2.5 P + 18.5 | ns     |\\n|    24 | t d(SPC_ENAH)S | Polarity = 1, Phase = 0, from SPI0_CLK rising  | 1.5 P -3                  | 2.5 P + 18.5                  | ns     |\\n|    24 | t d(SPC_ENAH)S | Polarity = 1, Phase = 1, from SPI0_CLK rising  | - 0.5t c(SPC)M + 1.5 P -3 | - 0.5t c(SPC)M + 2.5 P + 18.5 | ns     |\\n\\n---\", \"## Table 5-58. Additional (1) SPI0 Slave Timings, 4-Pin Chip Select Option (2)(3) (4)\\n\\n---\\n\\n|   NO. |                   |                                                                                 |                                                                                 | MIN                 | MAX   | UNIT   |\\n|-------|-------------------|---------------------------------------------------------------------------------|---------------------------------------------------------------------------------|---------------------|-------|--------|\\n|    25 | t d(SCSL_SPC)S    | Required delay from SPI0_SCS asserted at slave to first SPI0_CLK edge at slave. | Required delay from SPI0_SCS asserted at slave to first SPI0_CLK edge at slave. | 2P                  |       | ns     |\\n|    26 | t d(SPC_SCSH)S    | Required delay from final SPI0_CLK edge before SPI0_SCS is deasserted.          | Polarity = 0, Phase = 0, from SPI0_CLK falling                                  | 0.5t c(SPC)M + 2P+5 |       | ns     |\\n|    26 | t d(SPC_SCSH)S    | Required delay from final SPI0_CLK edge before SPI0_SCS is deasserted.          | Polarity = 0, Phase = 1, from SPI0_CLK falling                                  | 2P+5                |       | ns     |\\n|    26 | t d(SPC_SCSH)S    | Required delay from final SPI0_CLK edge before SPI0_SCS is deasserted.          | Polarity = 1, Phase = 0, from SPI0_CLK rising                                   | 0.5t c(SPC)M + 2P+5 |       | ns     |\\n|    26 | t d(SPC_SCSH)S    | Required delay from final SPI0_CLK edge before SPI0_SCS is deasserted.          | Polarity = 1, Phase = 1, from SPI0_CLK rising                                   | 2P+5                |       | ns     |\\n|    27 | t ena(SCSL_SOMI)S | Delay from master asserting SPI0_SCS to slave driving SPI0_SOMI valid           | Delay from master asserting SPI0_SCS to slave driving SPI0_SOMI valid           | P + 18.5            |       | ns     |\\n|    28 | t dis(SCSH_SOMI)S | Delay from master deasserting SPI0_SCS to slave 3-stating SPI0_SOMI             | Delay from master deasserting SPI0_SCS to slave 3-stating SPI0_SOMI             | P + 18.5            |       | ns     |\\n\\n---\\n## Table 5-59. Additional (1) SPI0 Slave Timings, 5-Pin Option (2)(3) (4)\\n\\n---\\n\\n|   NO. |                   |                                                                                                  |                                                                                 | MIN MAX             | UNIT   |\\n|-------|-------------------|--------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------|---------------------|--------|\\n|    25 | t d(SCSL_SPC)S    | Required delay from SPI0_SCS asserted at slave to first SPI0_CLK edge at slave.                  | Required delay from SPI0_SCS asserted at slave to first SPI0_CLK edge at slave. | 2P                  | ns     |\\n|    26 | t d(SPC_SCSH)S    | Required delay from final SPI0_CLK edge before SPI0_SCS is deasserted.                           | Polarity = 0, Phase = 0, from SPI0_CLK falling                                  | 0.5t c(SPC)M + 2P+5 | ns     |\\n|    26 | t d(SPC_SCSH)S    | Required delay from final SPI0_CLK edge before SPI0_SCS is deasserted.                           | Polarity = 0, Phase = 1, from SPI0_CLK falling                                  | 2P+5                | ns     |\\n|    26 | t d(SPC_SCSH)S    | Required delay from final SPI0_CLK edge before SPI0_SCS is deasserted.                           | Polarity = 1, Phase = 0, from SPI0_CLK rising                                   | 0.5t c(SPC)M + 2P+5 | ns     |\\n|    26 | t d(SPC_SCSH)S    | Required delay from final SPI0_CLK edge before SPI0_SCS is deasserted.                           | Polarity = 1, Phase = 1, from SPI0_CLK rising                                   | 2P+5                | ns     |\\n|    27 | t ena(SCSL_SOMI)S | Delay from master asserting SPI0_SCS to slave driving SPI0_SOMI valid                            | Delay from master asserting SPI0_SCS to slave driving SPI0_SOMI valid           | P + 18.5            | ns     |\\n|    28 | t dis(SCSH_SOMI)S | Delay from master deasserting SPI0_SCS to slave 3-stating SPI0_SOMI                              | Delay from master deasserting SPI0_SCS to slave 3-stating SPI0_SOMI             | P + 18.5            | ns     |\\n|    29 | t ena(SCSL_ENA)S  | Delay from master deasserting SPI0_SCS to slave driving SPI0_ENA valid                           | Delay from master deasserting SPI0_SCS to slave driving SPI0_ENA valid          | 18.5                | ns     |\\n|    30 | t dis(SPC_ENA)S   | Delay from final clock receive edge on SPI0_CLK to slave 3-stating or driving high SPI0_ENA. (5) | Polarity = 0, Phase = 0, from SPI0_CLK falling                                  | 2.5 P + 18.5        | ns     |\\n|    30 | t dis(SPC_ENA)S   | Delay from final clock receive edge on SPI0_CLK to slave 3-stating or driving high SPI0_ENA. (5) | Polarity = 0, Phase = 1, from SPI0_CLK rising                                   | 2.5 P + 18.5        | ns     |\\n|    30 | t dis(SPC_ENA)S   | Delay from final clock receive edge on SPI0_CLK to slave 3-stating or driving high SPI0_ENA. (5) | Polarity = 1, Phase = 0, from SPI0_CLK rising                                   | 2.5 P + 18.5        | ns     |\\n|    30 | t dis(SPC_ENA)S   | Delay from final clock receive edge on SPI0_CLK to slave 3-stating or driving high SPI0_ENA. (5) | Polarity = 1, Phase = 1, from SPI0_CLK falling                                  | 2.5 P + 18.5        | ns     |\\n\\n---\", \"## Table 5-60. General Timing Requirements for SPI1 Master Modes (1)(2)\\n\\n---\\n\\n| NO.   |                |                                                                               |                                                | MIN                    | MAX   | UNIT   |\\n|-------|----------------|-------------------------------------------------------------------------------|------------------------------------------------|------------------------|-------|--------|\\n| 1     | t c(SPC)M      | Cycle Time, SPI1_CLK, All Master Modes                                        | Cycle Time, SPI1_CLK, All Master Modes         | greater of 3P or 20 ns | 256P  | ns     |\\n| 2     | t w(SPCH)M     | Pulse Width High, SPI1_CLK, All Master Modes                                  | Pulse Width High, SPI1_CLK, All Master Modes   | 0.5t c(SPC)M - 1       |       | ns     |\\n| 3     | t w(SPCL)M     | Pulse Width Low, SPI1_CLK, All Master Modes                                   | Pulse Width Low, SPI1_CLK, All Master Modes    | 0.5t c(SPC)M - 1       |       | ns     |\\n|       | t d(SIMO_SPC)M | Delay, initial data bit valid on SPI1_SIMO after initial edge on SPI1_CLK (3) | Polarity = 0, Phase = 0, to SPI1_CLK rising    | 5                      |       | ns     |\\n|       | t d(SIMO_SPC)M | Delay, initial data bit valid on SPI1_SIMO after initial edge on SPI1_CLK (3) | Polarity = 0, Phase = 1, to SPI1_CLK rising    | -0.5t c(SPC)M + 5      |       | ns     |\\n| 4     | t d(SIMO_SPC)M | Delay, initial data bit valid on SPI1_SIMO after initial edge on SPI1_CLK (3) | Polarity = 1, Phase = 0, to SPI1_CLK falling   | 5                      |       | ns     |\\n|       | t d(SIMO_SPC)M | Delay, initial data bit valid on SPI1_SIMO after initial edge on SPI1_CLK (3) | Polarity = 1, Phase = 1, to SPI1_CLK falling   | -0.5t c(SPC)M +        | 5     | ns     |\\n| 5     | t d(SPC_SIMO)M | Delay, subsequent bits valid on SPI1_SIMO after transmit edge of SPI1_CLK     | Polarity = 0, Phase = 0, from SPI1_CLK rising  | 5                      |       | ns     |\\n| 5     | t d(SPC_SIMO)M | Delay, subsequent bits valid on SPI1_SIMO after transmit edge of SPI1_CLK     | Polarity = 0, Phase = 1, from SPI1_CLK falling | 5                      |       | ns     |\\n| 5     | t d(SPC_SIMO)M | Delay, subsequent bits valid on SPI1_SIMO after transmit edge of SPI1_CLK     | Polarity = 1, Phase = 0, from SPI1_CLK falling | 5                      |       | ns     |\\n| 5     | t d(SPC_SIMO)M | Delay, subsequent bits valid on SPI1_SIMO after transmit edge of SPI1_CLK     | Polarity = 1, Phase = 1, from SPI1_CLK rising  | 5                      |       | ns     |\\n\\n---\\n## Table 5-60. General Timing Requirements for SPI1 Master Modes (1)(2) (continued)\\n\\n---\\n\\n|   NO. |                 |                                                                   |                                                | MIN             | UNIT   |\\n|-------|-----------------|-------------------------------------------------------------------|------------------------------------------------|-----------------|--------|\\n|     6 | t oh(SPC_SIMO)M | Output hold time, SPI1_SIMO valid after receive edge of SPI1_CLK  | Polarity = 0, Phase = 0, from SPI1_CLK falling | 0.5t c(SPC)M -3 | ns     |\\n|     6 | t oh(SPC_SIMO)M | Output hold time, SPI1_SIMO valid after receive edge of SPI1_CLK  | Polarity = 0, Phase = 1, from SPI1_CLK rising  | 0.5t c(SPC)M -3 | ns     |\\n|     6 | t oh(SPC_SIMO)M | Output hold time, SPI1_SIMO valid after receive edge of SPI1_CLK  | Polarity = 1, Phase = 0, from SPI1_CLK rising  | 0.5t c(SPC)M -3 | ns     |\\n|     6 | t oh(SPC_SIMO)M | Output hold time, SPI1_SIMO valid after receive edge of SPI1_CLK  | Polarity = 1, Phase = 1, from SPI1_CLK falling | 0.5t c(SPC)M -3 | ns     |\\n|     7 | t su(SOMI_SPC)M | Input Setup Time, SPI1_SOMI valid before receive edge of SPI1_CLK | Polarity = 0, Phase = 0, to SPI1_CLK falling   | 0               | ns     |\\n|     7 | t su(SOMI_SPC)M | Input Setup Time, SPI1_SOMI valid before receive edge of SPI1_CLK | Polarity = 0, Phase = 1, to SPI1_CLK rising    | 0               | ns     |\\n|     7 | t su(SOMI_SPC)M | Input Setup Time, SPI1_SOMI valid before receive edge of SPI1_CLK | Polarity = 1, Phase = 0, to SPI1_CLK rising    | 0               | ns     |\\n|     7 | t su(SOMI_SPC)M | Input Setup Time, SPI1_SOMI valid before receive edge of SPI1_CLK | Polarity = 1, Phase = 1, to SPI1_CLK falling   | 0               | ns     |\\n|     8 | t ih(SPC_SOMI)M | Input Hold Time, SPI1_SOMI valid after receive edge of SPI1_CLK   | Polarity = 0, Phase = 0, from SPI1_CLK falling | 5               | ns     |\\n|     8 | t ih(SPC_SOMI)M | Input Hold Time, SPI1_SOMI valid after receive edge of SPI1_CLK   | Polarity = 0, Phase = 1, from SPI1_CLK rising  | 5               | ns     |\\n|     8 | t ih(SPC_SOMI)M | Input Hold Time, SPI1_SOMI valid after receive edge of SPI1_CLK   | Polarity = 1, Phase = 0, from SPI1_CLK rising  | 5               | ns     |\\n|     8 | t ih(SPC_SOMI)M | Input Hold Time, SPI1_SOMI valid after receive edge of SPI1_CLK   | Polarity = 1, Phase = 1, from SPI1_CLK falling | 5               | ns     |\\n\\n---\", \"## Table 5-61. General Timing Requirements for SPI1 Slave Modes (1)(2)\\n\\n---\\n\\n|   NO. |                 |                                                                           |                                                | MIN                    | UNIT   |    |\\n|-------|-----------------|---------------------------------------------------------------------------|------------------------------------------------|------------------------|--------|----|\\n|     9 | t c(SPC)S       | Cycle Time, SPI1_CLK, All Slave Modes                                     | Cycle Time, SPI1_CLK, All Slave Modes          | greater of 3P or 40 ns | ns     |    |\\n|    10 | t w(SPCH)S      | Pulse Width High, SPI1_CLK, All Slave Modes                               | Pulse Width High, SPI1_CLK, All Slave Modes    | 18                     | ns     |    |\\n|    11 | t w(SPCL)S      | Pulse Width Low, SPI1_CLK, All Slave Modes                                | Pulse Width Low, SPI1_CLK, All Slave Modes     | 18                     | ns     |    |\\n|    12 | t su(SOMI_SPC)S | written to SPI before initial clock edge from master. (3) (4)             | Polarity = 0, Phase = 0, to SPI1_CLK rising    | 2P                     | ns     |    |\\n|    12 | t su(SOMI_SPC)S | written to SPI before initial clock edge from master. (3) (4)             | Polarity = 0, Phase = 1, to SPI1_CLK rising    | 2P                     | ns     |    |\\n|    12 | t su(SOMI_SPC)S | written to SPI before initial clock edge from master. (3) (4)             | Polarity = 1, Phase = 0, to SPI1_CLK falling   | 2P                     | ns     |    |\\n|    12 | t su(SOMI_SPC)S | written to SPI before initial clock edge from master. (3) (4)             | Polarity = 1, Phase = 1, to SPI1_CLK falling   | 2P                     | ns     |    |\\n|    13 | t d(SPC_SOMI)S  | Delay, subsequent bits valid on SPI1_SOMI after transmit edge of SPI1_CLK | Polarity = 0, Phase = 0, from SPI1_CLK rising  | 19                     | ns     |    |\\n|    13 | t d(SPC_SOMI)S  | Delay, subsequent bits valid on SPI1_SOMI after transmit edge of SPI1_CLK | Polarity = 0, Phase = 1, from SPI1_CLK falling | 19                     | ns     |    |\\n|    13 | t d(SPC_SOMI)S  | Delay, subsequent bits valid on SPI1_SOMI after transmit edge of SPI1_CLK | Polarity = 1, Phase = 0, from SPI1_CLK falling | 19                     | 19     |    |\\n|    13 | t d(SPC_SOMI)S  | Delay, subsequent bits valid on SPI1_SOMI after transmit edge of SPI1_CLK | Polarity = 1, Phase = 1, from SPI1_CLK rising  | 19                     | 19     |    |\\n\\n---\\n## Table 5-61. General Timing Requirements for SPI1 Slave Modes (1)(2) (continued)\\n\\n---\\n\\n|   NO. |                 |                                                                   |                                                | MIN             | UNIT   |\\n|-------|-----------------|-------------------------------------------------------------------|------------------------------------------------|-----------------|--------|\\n|    14 | t oh(SPC_SOMI)S | Output hold time, SPI1_SOMI valid after receive edge of SPI1_CLK  | Polarity = 0, Phase = 0, from SPI1_CLK falling | 0.5t c(SPC)S -3 | ns     |\\n|    14 | t oh(SPC_SOMI)S | Output hold time, SPI1_SOMI valid after receive edge of SPI1_CLK  | Polarity = 0, Phase = 1, from SPI1_CLK rising  | 0.5t c(SPC)S -3 | ns     |\\n|    14 | t oh(SPC_SOMI)S | Output hold time, SPI1_SOMI valid after receive edge of SPI1_CLK  | Polarity = 1, Phase = 0, from SPI1_CLK rising  | 0.5t c(SPC)S -3 | ns     |\\n|    14 | t oh(SPC_SOMI)S | Output hold time, SPI1_SOMI valid after receive edge of SPI1_CLK  | Polarity = 1, Phase = 1, from SPI1_CLK falling | 0.5t c(SPC)S -3 | ns     |\\n|    15 | t su(SIMO_SPC)S | Input Setup Time, SPI1_SIMO valid before receive edge of SPI1_CLK | Polarity = 0, Phase = 0, to SPI1_CLK falling   | 0               | ns     |\\n|    15 | t su(SIMO_SPC)S | Input Setup Time, SPI1_SIMO valid before receive edge of SPI1_CLK | Polarity = 0, Phase = 1, to SPI1_CLK rising    | 0               | ns     |\\n|    15 | t su(SIMO_SPC)S | Input Setup Time, SPI1_SIMO valid before receive edge of SPI1_CLK | Polarity = 1, Phase = 0, to SPI1_CLK rising    | 0               | ns     |\\n|    15 | t su(SIMO_SPC)S | Input Setup Time, SPI1_SIMO valid before receive edge of SPI1_CLK | Polarity = 1, Phase = 1, to SPI1_CLK falling   | 0               | ns     |\\n|    16 | t ih(SPC_SIMO)S | Input Hold Time, SPI1_SIMO valid after receive edge of SPI1_CLK   | Polarity = 0, Phase = 0, from SPI1_CLK falling | 5               | ns     |\\n|    16 | t ih(SPC_SIMO)S | Input Hold Time, SPI1_SIMO valid after receive edge of SPI1_CLK   | Polarity = 0, Phase = 1, from SPI1_CLK rising  | 5               | ns     |\\n|    16 | t ih(SPC_SIMO)S | Input Hold Time, SPI1_SIMO valid after receive edge of SPI1_CLK   | Polarity = 1, Phase = 0, from SPI1_CLK rising  | 5               | ns     |\\n|    16 | t ih(SPC_SIMO)S | Input Hold Time, SPI1_SIMO valid after receive edge of SPI1_CLK   | Polarity = 1, Phase = 1, from SPI1_CLK falling | 5               | ns     |\\n\\n---\", \"## Table 5-62. Additional (1) SPI1 Master Timings, 4-Pin Enable Option (2)(3) (4)\\n\\n---\\n\\n|    | NO.           |                                                                                                                           |                                                | MAX                  | UNIT   |\\n|----|---------------|---------------------------------------------------------------------------------------------------------------------------|------------------------------------------------|----------------------|--------|\\n| 17 | t d(ENA_SPC)M | Delay from slave assertion of SPI1_ENA active to first SPI1_CLK from master. (5)                                          | Polarity = 0, Phase = 0, to SPI1_CLK rising    | P + 3                | ns     |\\n| 17 | t d(ENA_SPC)M | Delay from slave assertion of SPI1_ENA active to first SPI1_CLK from master. (5)                                          | Polarity = 0, Phase = 1, to SPI1_CLK rising    | 0.5t c(SPC)M + P + 3 | ns     |\\n| 17 | t d(ENA_SPC)M | Delay from slave assertion of SPI1_ENA active to first SPI1_CLK from master. (5)                                          | Polarity = 1, Phase = 0, to SPI1_CLK falling   | P + 3                | ns     |\\n| 17 | t d(ENA_SPC)M | Delay from slave assertion of SPI1_ENA active to first SPI1_CLK from master. (5)                                          | Polarity = 1, Phase = 1, to SPI1_CLK falling   | 0.5t c(SPC)M + P + 3 | ns     |\\n| 18 | t d(SPC_ENA)M | Max delay for slave to deassert SPI1_ENA after final SPI1_CLK edge to ensure master does not begin the next transfer. (6) | Polarity = 0, Phase = 0, from SPI1_CLK falling | P+5                  | ns     |\\n| 18 | t d(SPC_ENA)M | Max delay for slave to deassert SPI1_ENA after final SPI1_CLK edge to ensure master does not begin the next transfer. (6) | Polarity = 0, Phase = 1, from SPI1_CLK falling | 0.5t c(SPC)M +P+5    | ns     |\\n| 18 | t d(SPC_ENA)M | Max delay for slave to deassert SPI1_ENA after final SPI1_CLK edge to ensure master does not begin the next transfer. (6) | Polarity = 1, Phase = 0, from SPI1_CLK rising  | P+5                  | ns     |\\n| 18 | t d(SPC_ENA)M | Max delay for slave to deassert SPI1_ENA after final SPI1_CLK edge to ensure master does not begin the next transfer. (6) | Polarity = 1, Phase = 1, from SPI1_CLK rising  | 0.5t c(SPC)M +P+5    | ns     |\\n\\n---\\n## Table 5-63. Additional (1) SPI1 Master Timings, 4-Pin Chip Select Option (2)(3) (4)\\n\\n---\\n\\n|   NO. |               |                                                                       |                                                | MIN                  | MAX   | UNIT   |\\n|-------|---------------|-----------------------------------------------------------------------|------------------------------------------------|----------------------|-------|--------|\\n|    19 | t d(SCS_SPC)M | Delay from SPI1_SCS active to first SPI1_CLK (5) (6)                  | Polarity = 0, Phase = 0, to SPI1_CLK rising    | 2P -5                |       | ns     |\\n|    19 | t d(SCS_SPC)M | Delay from SPI1_SCS active to first SPI1_CLK (5) (6)                  | Polarity = 0, Phase = 1, to SPI1_CLK rising    | 0.5t c(SPC)M + 2P -5 |       | ns     |\\n|    19 | t d(SCS_SPC)M | Delay from SPI1_SCS active to first SPI1_CLK (5) (6)                  | Polarity = 1, Phase = 0, to SPI1_CLK falling   | 2P -5                |       | ns     |\\n|    19 | t d(SCS_SPC)M | Delay from SPI1_SCS active to first SPI1_CLK (5) (6)                  | Polarity = 1, Phase = 1, to SPI1_CLK falling   | 0.5t c(SPC)M + 2P -5 |       | ns     |\\n|    20 | t d(SPC_SCS)M | Delay from final SPI1_CLK edge to master deasserting SPI1_SCS (7) (8) | Polarity = 0, Phase = 0, from SPI1_CLK falling | 0.5t c(SPC)M -3      |       | ns     |\\n|    20 | t d(SPC_SCS)M | Delay from final SPI1_CLK edge to master deasserting SPI1_SCS (7) (8) | Polarity = 0, Phase = 1, from SPI1_CLK falling | -3                   |       | ns     |\\n|    20 | t d(SPC_SCS)M | Delay from final SPI1_CLK edge to master deasserting SPI1_SCS (7) (8) | Polarity = 1, Phase = 0, from SPI1_CLK rising  | 0.5t c(SPC)M -3      |       | ns     |\\n|    20 | t d(SPC_SCS)M | Delay from final SPI1_CLK edge to master deasserting SPI1_SCS (7) (8) | Polarity = 1, Phase = 1, from SPI1_CLK rising  | -3                   |       | ns     |\\n\\n---\", \"## Table 5-64. Additional (1) SPI1 Master Timings, 5-Pin Option (2)(3) (4)\\n\\n---\\n\\n|   NO. |                 |                                                                                                                           |                                                                                            | MIN               | MAX   | UNIT   |\\n|-------|-----------------|---------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------|-------------------|-------|--------|\\n|    18 | t d(SPC_ENA)M   | Max delay for slave to deassert SPI1_ENA after final SPI1_CLK edge to ensure master does not begin the next transfer. (5) | Polarity = 0, Phase = 0, from SPI1_CLK falling                                             | P+3               |       | ns     |\\n|    18 | t d(SPC_ENA)M   | Max delay for slave to deassert SPI1_ENA after final SPI1_CLK edge to ensure master does not begin the next transfer. (5) | Polarity = 0, Phase = 1, from SPI1_CLK falling                                             | 0.5t c(SPC)M +P+3 |       | ns     |\\n|    18 | t d(SPC_ENA)M   | Max delay for slave to deassert SPI1_ENA after final SPI1_CLK edge to ensure master does not begin the next transfer. (5) | Polarity = 1, Phase = 0, from SPI1_CLK rising                                              | P+3               |       | ns     |\\n|    18 | t d(SPC_ENA)M   | Max delay for slave to deassert SPI1_ENA after final SPI1_CLK edge to ensure master does not begin the next transfer. (5) | Polarity = 1, Phase = 1, from SPI1_CLK rising                                              | 0.5t c(SPC)M +P+3 |       | ns     |\\n|    20 | t d(SPC_SCS)M   | Delay from final SPI1_CLK edge to master deasserting SPI1_SCS (6) (7)                                                     | Polarity = 0, Phase = 0, from SPI1_CLK falling                                             | 0.5t c(SPC)M -3   |       | ns     |\\n|    20 | t d(SPC_SCS)M   | Delay from final SPI1_CLK edge to master deasserting SPI1_SCS (6) (7)                                                     | Polarity = 0, Phase = 1, from SPI1_CLK falling                                             | -3                |       | ns     |\\n|    20 | t d(SPC_SCS)M   | Delay from final SPI1_CLK edge to master deasserting SPI1_SCS (6) (7)                                                     | Polarity = 1, Phase = 0, from SPI1_CLK rising                                              | 0.5t c(SPC)M -3   |       | ns     |\\n|    20 | t d(SPC_SCS)M   | Delay from final SPI1_CLK edge to master deasserting SPI1_SCS (6) (7)                                                     | Polarity = 1, Phase = 1, from SPI1_CLK rising                                              | -3                |       | ns     |\\n|    21 | t d(SCSL_ENAL)M | Max delay for slave SPI to drive SPI1_ENA valid after master asserts SPI1_SCS to delay the                                | Max delay for slave SPI to drive SPI1_ENA valid after master asserts SPI1_SCS to delay the | C2TDELAY + P      |       | ns     |\\n\\n---\\n## Table 5-64. Additional (1) SPI1 Master Timings, 5-Pin Option (2)(3) (4) (continued)\\n\\n---\\n\\n|   NO. |               |                                                                   |                                              | MIN MAX              |      | UNIT   |\\n|-------|---------------|-------------------------------------------------------------------|----------------------------------------------|----------------------|------|--------|\\n|    22 | t d(SCS_SPC)M | Delay from SPI1_SCS active to first SPI1_CLK (8) (9) (10)         | Polarity = 0, Phase = 0, to SPI1_CLK rising  | 2P -5                |      | ns     |\\n|    22 | t d(SCS_SPC)M | Delay from SPI1_SCS active to first SPI1_CLK (8) (9) (10)         | Polarity = 0, Phase = 1, to SPI1_CLK rising  | 0.5t c(SPC)M + 2P -5 |      | ns     |\\n|    22 | t d(SCS_SPC)M | Delay from SPI1_SCS active to first SPI1_CLK (8) (9) (10)         | Polarity = 1, Phase = 0, to SPI1_CLK falling | 2P -5                |      | ns     |\\n|    22 | t d(SCS_SPC)M | Delay from SPI1_SCS active to first SPI1_CLK (8) (9) (10)         | Polarity = 1, Phase = 1, to SPI1_CLK falling | 0.5t c(SPC)M + 2P -5 |      | ns     |\\n|    23 | t d(ENA_SPC)M | Delay from assertion of SPI1_ENA low to first SPI1_CLK edge. (11) | Polarity = 0, Phase = 0, to SPI1_CLK rising  | + 3                  | P    | ns     |\\n|    23 | t d(ENA_SPC)M | Delay from assertion of SPI1_ENA low to first SPI1_CLK edge. (11) | Polarity = 0, Phase = 1, to SPI1_CLK rising  | c(SPC)M + P + 3      | 0.5t | ns     |\\n|    23 | t d(ENA_SPC)M | Delay from assertion of SPI1_ENA low to first SPI1_CLK edge. (11) | Polarity = 1, Phase = 0, to SPI1_CLK falling | P + 3                |      | ns     |\\n|    23 | t d(ENA_SPC)M | Delay from assertion of SPI1_ENA low to first SPI1_CLK edge. (11) | Polarity = 1, Phase = 1, to SPI1_CLK falling | 0.5t c(SPC)M + P + 3 |      | ns     |\\n\\n---\\n## Table 5-65. Additional (1) SPI1 Slave Timings, 4-Pin Enable Option (2)(3) (4)\\n\\n---\\n\\n|   NO. |                |                                                | MIN                       | MAX                         | UNIT   |\\n|-------|----------------|------------------------------------------------|---------------------------|-----------------------------|--------|\\n|    24 | t d(SPC_ENAH)S | Polarity = 0, Phase = 0, from SPI1_CLK falling | 1.5 P -3                  | 2.5 P + 19                  |        |\\n|    24 | t d(SPC_ENAH)S | Polarity = 0, Phase = 1, from SPI1_CLK falling | - 0.5t c(SPC)M + 1.5 P -3 | - 0.5t c(SPC)M + 2.5 P + 19 | ns     |\\n|    24 | t d(SPC_ENAH)S | Polarity = 1, Phase = 0, from SPI1_CLK rising  | 1.5 P -3                  | 2.5 P + 19                  | ns     |\\n|    24 | t d(SPC_ENAH)S | Polarity = 1, Phase = 1, from SPI1_CLK rising  | - 0.5t c(SPC)M + 1.5 P -3 | - 0.5t c(SPC)M + 2.5 P + 19 | ns     |\\n\\n---\", \"## Table 5-66. Additional (1) SPI1 Slave Timings, 4-Pin Chip Select Option (2)(3) (4)\\n\\n---\\n\\n|   NO. |                   |                                                                                 |                                                                                 | MIN                 | MAX   | UNIT   |\\n|-------|-------------------|---------------------------------------------------------------------------------|---------------------------------------------------------------------------------|---------------------|-------|--------|\\n|    25 | t d(SCSL_SPC)S    | Required delay from SPI1_SCS asserted at slave to first SPI1_CLK edge at slave. | Required delay from SPI1_SCS asserted at slave to first SPI1_CLK edge at slave. | 2P                  |       | ns     |\\n|    26 | t d(SPC_SCSH)S    | Required delay from final SPI1_CLK edge before SPI1_SCS is deasserted.          | Polarity = 0, Phase = 0, from SPI1_CLK falling                                  | 0.5t c(SPC)M + 2P+5 |       | ns     |\\n|    26 | t d(SPC_SCSH)S    | Required delay from final SPI1_CLK edge before SPI1_SCS is deasserted.          | Polarity = 0, Phase = 1, from SPI1_CLK falling                                  | 2P+5                |       | ns     |\\n|    26 | t d(SPC_SCSH)S    | Required delay from final SPI1_CLK edge before SPI1_SCS is deasserted.          | Polarity = 1, Phase = 0, from SPI1_CLK rising                                   | 0.5t c(SPC)M + 2P+5 |       | ns     |\\n|    26 | t d(SPC_SCSH)S    | Required delay from final SPI1_CLK edge before SPI1_SCS is deasserted.          | Polarity = 1, Phase = 1, from SPI1_CLK rising                                   | 2P+5                |       | ns     |\\n|    27 | t ena(SCSL_SOMI)S | Delay from master asserting SPI1_SCS to slave driving SPI1_SOMI valid           | Delay from master asserting SPI1_SCS to slave driving SPI1_SOMI valid           | P + 19              |       | ns     |\\n|    28 | t dis(SCSH_SOMI)S | Delay from master deasserting SPI1_SCS to slave 3-stating SPI1_SOMI             | Delay from master deasserting SPI1_SCS to slave 3-stating SPI1_SOMI             | P + 19              |       | ns     |\\n\\n---\\n## Table 5-67. Additional (1) SPI1 Slave Timings, 5-Pin Option (2)(3) (4)\\n\\n---\\n\\n|   NO. |                   |                                                                                                  |                                                                                 | MIN MAX           | UNIT   |\\n|-------|-------------------|--------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------|-------------------|--------|\\n|    25 | t d(SCSL_SPC)S    | Required delay from SPI1_SCS asserted at slave to first SPI1_CLK edge at slave.                  | Required delay from SPI1_SCS asserted at slave to first SPI1_CLK edge at slave. | 2P                | ns     |\\n|    26 | t d(SPC_SCSH)S    | Required delay from final SPI1_CLK edge before SPI1_SCS is deasserted.                           | Polarity = 0, Phase = 0, from SPI1_CLK falling                                  | 0.5t c(SPC)M + 2P | ns     |\\n|    26 | t d(SPC_SCSH)S    | Required delay from final SPI1_CLK edge before SPI1_SCS is deasserted.                           | Polarity = 0, Phase = 1, from SPI1_CLK falling                                  | 2P                | ns     |\\n|    26 | t d(SPC_SCSH)S    | Required delay from final SPI1_CLK edge before SPI1_SCS is deasserted.                           | Polarity = 1, Phase = 0, from SPI1_CLK rising                                   | 0.5t c(SPC)M + 2P | ns     |\\n|    26 | t d(SPC_SCSH)S    | Required delay from final SPI1_CLK edge before SPI1_SCS is deasserted.                           | Polarity = 1, Phase = 1, from SPI1_CLK rising                                   | 2P                | ns     |\\n|    27 | t ena(SCSL_SOMI)S | Delay from master asserting SPI1_SCS to slave driving SPI1_SOMI valid                            | Delay from master asserting SPI1_SCS to slave driving SPI1_SOMI valid           | P + 19            | ns     |\\n|    28 | t dis(SCSH_SOMI)S | Delay from master deasserting SPI1_SCS to slave 3-stating SPI1_SOMI                              | Delay from master deasserting SPI1_SCS to slave 3-stating SPI1_SOMI             | P + 19            | ns     |\\n|    29 | t ena(SCSL_ENA)S  | Delay from master deasserting SPI1_SCS to slave driving SPI1_ENA valid                           | Delay from master deasserting SPI1_SCS to slave driving SPI1_ENA valid          | 19                | ns     |\\n|    30 | t dis(SPC_ENA)S   | Delay from final clock receive edge on SPI1_CLK to slave 3-stating or driving high SPI1_ENA. (5) | Polarity = 0, Phase = 0, from SPI1_CLK falling                                  | 2.5 P + 19        | ns     |\\n|    30 | t dis(SPC_ENA)S   | Delay from final clock receive edge on SPI1_CLK to slave 3-stating or driving high SPI1_ENA. (5) | Polarity = 0, Phase = 1, from SPI1_CLK rising                                   | 2.5 P + 19        | ns     |\\n|    30 | t dis(SPC_ENA)S   | Delay from final clock receive edge on SPI1_CLK to slave 3-stating or driving high SPI1_ENA. (5) | Polarity = 1, Phase = 0, from SPI1_CLK rising                                   | 2.5 P + 19        | ns     |\\n|    30 | t dis(SPC_ENA)S   | Delay from final clock receive edge on SPI1_CLK to slave 3-stating or driving high SPI1_ENA. (5) | Polarity = 1, Phase = 1, from SPI1_CLK falling                                  | 2.5 P + 19        | ns     |\\n\\n---\\n## Table 5-68. ECAPx Configuration Registers\\n\\n---\\n\\n| ECAP0 BYTE ADDRESS   | ECAP1 BYTE ADDRESS   | ECAP2 BYTE ADDRESS   | REGISTER NAME   | DESCRIPTION                         |\\n|----------------------|----------------------|----------------------|-----------------|-------------------------------------|\\n| 0x01F0 6000          | 0x01F0 7000          | 0x01F0 8000          | TSCTR           | Time-Stamp Counter                  |\\n| 0x01F0 6004          | 0x01F0 7004          | 0x01F0 8004          | CTRPHS          | Counter Phase Offset Value Register |\\n| 0x01F0 6008          | 0x01F0 7008          | 0x01F0 8008          | CAP1            | Capture 1 Register                  |\\n| 0x01F0 600C          | 0x01F0 700C          | 0x01F0 800C          | CAP2            | Capture 2 Register                  |\\n| 0x01F0 6010          | 0x01F0 7010          | 0x01F0 8010          | CAP3            | Capture 3 Register                  |\\n| 0x01F0 6014          | 0x01F0 7014          | 0x01F0 8014          | CAP4            | Capture 4 Register                  |\\n| 0x01F0 6028          | 0x01F0 7028          | 0x01F0 8028          | ECCTL1          | Capture Control Register 1          |\\n| 0x01F0 602A          | 0x01F0 702A          | 0x01F0 802A          | ECCTL2          | Capture Control Register 2          |\\n| 0x01F0 602C          | 0x01F0 702C          | 0x01F0 802C          | ECEINT          | Capture Interrupt Enable Register   |\\n| 0x01F0 602E          | 0x01F0 702E          | 0x01F0 802E          | ECFLG           | Capture Interrupt Flag Register     |\\n| 0x01F0 6030          | 0x01F0 7030          | 0x01F0 8030          | ECCLR           | Capture Interrupt Clear Register    |\\n| 0x01F0 6032          | 0x01F0 7032          | 0x01F0 8032          | ECFRC           | Capture Interrupt Force Register    |\\n| 0x01F0 605C          | 0x01F0 705C          | 0x01F0 805C          | REVID           | Revision ID                         |\\n\\n---\", \"## Table 5-69. Enhanced Capture (eCAP) Timing Requirement (1)\\n\\n---\\n\\n| PARAMETER   | PARAMETER                 | TEST CONDITIONS   | MIN       | UNIT   |\\n|-------------|---------------------------|-------------------|-----------|--------|\\n| t w(CAP)    | Capture input pulse width | Asynchronous      | 2t c(SCO) | cycles |\\n|             |                           | Synchronous       | 2t c(SCO) | cycles |\\n\\n---\\n## Table 5-70. eCAP Switching Characteristics (1)\\n\\n---\\n\\n| PARAMETER   | PARAMETER                             | TEST CONDITIONS   |   MIN | MAX   | UNIT   |\\n|-------------|---------------------------------------|-------------------|-------|-------|--------|\\n| t w(APWM)   | Pulse duration, APWMx output high/low |                   |    20 |       | ns     |\\n\\n---\\n## Table 5-71. EQEP Registers\\n\\n---\\n\\n| EQEP0 BYTE ADDRESS   | EQEP1 BYTE ADDRESS   | REGISTER NAME   | DESCRIPTION                            |\\n|----------------------|----------------------|-----------------|----------------------------------------|\\n| 0x01F0 9000          | 0x01F0 A000          | QPOSCNT         | eQEP Position Counter                  |\\n| 0x01F0 9004          | 0x01F0 A004          | QPOSINIT        | eQEP Initialization Position Count     |\\n| 0x01F0 9008          | 0x01F0 A008          | QPOSMAX         | eQEP Maximum Position Count            |\\n| 0x01F0 900C          | 0x01F0 A00C          | QPOSCMP         | eQEP Position-compare                  |\\n| 0x01F0 9010          | 0x01F0 A010          | QPOSILAT        | eQEP Index Position Latch              |\\n| 0x01F0 9014          | 0x01F0 A014          | QPOSSLAT        | eQEP Strobe Position Latch             |\\n| 0x01F0 9018          | 0x01F0 A018          | QPOSLAT         | eQEP Position Latch                    |\\n| 0x01F0 901C          | 0x01F0 A01C          | QUTMR           | eQEP Unit Timer                        |\\n| 0x01F0 9020          | 0x01F0 A020          | QUPRD           | eQEP Unit Period Register              |\\n| 0x01F0 9024          | 0x01F0 A024          | QWDTMR          | eQEP Watchdog Timer                    |\\n| 0x01F0 9026          | 0x01F0 A026          | QWDPRD          | eQEP Watchdog Period Register          |\\n| 0x01F0 9028          | 0x01F0 A028          | QDECCTL         | eQEP Decoder Control Register          |\\n| 0x01F0 902A          | 0x01F0 A02A          | QEPCTL          | eQEP Control Register                  |\\n| 0x01F0 902C          | 0x01F0 A02C          | QCAPCTL         | eQEP Capture Control Register          |\\n| 0x01F0 902E          | 0x01F0 A02E          | QPOSCTL         | eQEP Position-compare Control Register |\\n| 0x01F0 9030          | 0x01F0 A030          | QEINT           | eQEP Interrupt Enable Register         |\\n| 0x01F0 9032          | 0x01F0 A032          | QFLG            | eQEP Interrupt Flag Register           |\\n| 0x01F0 9034          | 0x01F0 A034          | QCLR            | eQEP Interrupt Clear Register          |\\n| 0x01F0 9036          | 0x01F0 A036          | QFRC            | eQEP Interrupt Force Register          |\\n| 0x01F0 9038          | 0x01F0 A038          | QEPSTS          | eQEP Status Register                   |\\n| 0x01F0 903A          | 0x01F0 A03A          | QCTMR           | eQEP Capture Timer                     |\\n| 0x01F0 903C          | 0x01F0 A03C          | QCPRD           | eQEP Capture Period Register           |\\n| 0x01F0 903E          | 0x01F0 A03E          | QCTMRLAT        | eQEP Capture Timer Latch               |\\n| 0x01F0 9040          | 0x01F0 A040          | QCPRDLAT        | eQEP Capture Period Latch              |\\n| 0x01F0 905C          | 0x01F0 A05C          | REVID           | eQEP Revision ID                       |\\n\\n---\\n## Table 5-72. Enhanced Quadrature Encoder Pulse (eQEP) Timing Requirements (1)\\n\\n---\\n\\n|             |                           | TEST CONDITIONS          | MIN       | MAX   | UNIT   |\\n|-------------|---------------------------|--------------------------|-----------|-------|--------|\\n| t w(QEPP)   | QEP input period          | Asynchronous/synchronous | 2t c(SCO) |       | cycles |\\n| t w(INDEXH) | QEP Index Input High time | Asynchronous/synchronous | 2t c(SCO) |       | cycles |\\n| t w(INDEXL) | QEP Index Input Low time  | Asynchronous/synchronous | 2t c(SCO) |       | cycles |\\n| t w(STROBH) | QEP Strobe High time      | Asynchronous/synchronous | 2t c(SCO) |       | cycles |\\n| t w(STROBL) | QEP Strobe Input Low time | Asynchronous/synchronous | 2t c(SCO) |       | cycles |\\n\\n---\\n## Table 5-73. eQEP Switching Characteristics (1)\\n\\n---\\n\\n| PARAMETER       | PARAMETER                                                  | TEST CONDITIONS   | MIN   | MAX       | UNIT   |\\n|-----------------|------------------------------------------------------------|-------------------|-------|-----------|--------|\\n| t d(CNTR)xin    | Delay time, external clock to counter increment            |                   |       | 4t c(SCO) | cycles |\\n| t d(PCS-OUT)QEP | Delay time, QEP input edge to position compare sync output |                   |       | 6t c(SCO) | cycles |\\n\\n---\", \"## Table 5-74. eHRPWM Module Control and Status Registers Grouped by Submodule\\n\\n---\\n\\n| eHRPWM0 BYTE ADDRESS                            | eHRPWM1 BYTE ADDRESS                            | eHRPWM2 BYTE ADDRESS                            | Acronym                                         | Size (Ã16)                                      | Sha do w                                        | Register Description                                      |\\n|-------------------------------------------------|-------------------------------------------------|-------------------------------------------------|-------------------------------------------------|-------------------------------------------------|-------------------------------------------------|-----------------------------------------------------------|\\n| Time-Base Submodule Registers                   | Time-Base Submodule Registers                   | Time-Base Submodule Registers                   | Time-Base Submodule Registers                   | Time-Base Submodule Registers                   | Time-Base Submodule Registers                   | Time-Base Submodule Registers                             |\\n| 0x01F0 0000                                     | 0x01F0 2000                                     | 0x01F0 4000                                     | TBCTL                                           | 1                                               | No                                              | Time-Base Control Register                                |\\n| 0x01F0 0002                                     | 0x01F0 2002                                     | 0x01F0 4002                                     | TBSTS                                           | 1                                               | No                                              | Time-Base Status Register                                 |\\n| 0x01F0 0004                                     | 0x01F0 2004                                     | 0x01F0 4004                                     | TBPHSHR                                         | 1                                               | No                                              | Extension for HRPWM Phase Register (1)                    |\\n| 0x01F0 0006                                     | 0x01F0 2006                                     | 0x01F0 4006                                     | TBPHS                                           | 1                                               | No                                              | Time-Base Phase Register                                  |\\n| 0x01F0 0008                                     | 0x01F0 2008                                     | 0x01F0 4008                                     | TBCNT                                           | 1                                               | No                                              | Time-Base Counter Register                                |\\n| 0x01F0 000A                                     | 0x01F0 200A                                     | 0x01F0 400A                                     | TBPRD                                           | 1                                               | Yes                                             | Time-Base Period Register                                 |\\n| Counter-Compare Submodule Registers             | Counter-Compare Submodule Registers             | Counter-Compare Submodule Registers             | Counter-Compare Submodule Registers             | Counter-Compare Submodule Registers             | Counter-Compare Submodule Registers             | Counter-Compare Submodule Registers                       |\\n| 0x01F0 000E                                     | 0x01F0 200E                                     | 0x01F0 400E                                     | CMPCTL                                          | 1                                               | No                                              | Counter-Compare Control Register                          |\\n| 0x01F0 0010                                     | 0x01F0 2010                                     | 0x01F0 4010                                     | CMPAHR                                          | 1                                               | No                                              | Extension for HRPWM Counter-Compare A Register (1)        |\\n| 0x01F0 0012                                     | 0x01F0 2012                                     | 0x01F0 4012                                     | CMPA                                            | 1                                               | Yes                                             | Counter-Compare A Register                                |\\n| 0x01F0 0014                                     | 0x01F0 2014                                     | 0x01F0 4014                                     | CMPB                                            | 1                                               | Yes                                             | Counter-Compare B Register                                |\\n| Action-Qualifier Submodule Registers            | Action-Qualifier Submodule Registers            | Action-Qualifier Submodule Registers            | Action-Qualifier Submodule Registers            | Action-Qualifier Submodule Registers            | Action-Qualifier Submodule Registers            | Action-Qualifier Submodule Registers                      |\\n| 0x01F0 0016                                     | 0x01F0 2016                                     | 0x01F0 4016                                     | AQCTLA                                          | 1                                               | No                                              | Action-Qualifier Control Register for Output A (eHRPWMxA) |\\n| 0x01F0 0018                                     | 0x01F0 2018                                     | 0x01F0 4018                                     | AQCTLB                                          | 1                                               | No                                              | Action-Qualifier Control Register for Output B (eHRPWMxB) |\\n| 0x01F0 001A                                     | 0x01F0 201A                                     | 0x01F0 401A                                     | AQSFRC                                          | 1                                               | No                                              | Action-Qualifier Software Force Register                  |\\n| 0x01F0 001C                                     | 0x01F0 201C                                     | 0x01F0 401C                                     | AQCSFRC                                         | 1                                               | Yes                                             | Action-Qualifier Continuous S/W Force Register Set        |\\n| Dead-Band Generator Submodule Registers         | Dead-Band Generator Submodule Registers         | Dead-Band Generator Submodule Registers         | Dead-Band Generator Submodule Registers         | Dead-Band Generator Submodule Registers         | Dead-Band Generator Submodule Registers         | Dead-Band Generator Submodule Registers                   |\\n| 0x01F0 001E                                     | 0x01F0 201E                                     | 0x01F0 401E                                     | DBCTL                                           | 1                                               | No                                              | Dead-Band Generator Control Register                      |\\n| 0x01F0 0020                                     | 0x01F0 2020                                     | 0x01F0 4020                                     | DBRED                                           | 1                                               | No                                              | Dead-Band Generator Rising Edge Delay Count Register      |\\n| 0x01F0 0022                                     | 0x01F0 2022                                     | 0x01F0 4022                                     | DBFED                                           | 1                                               | No                                              | Dead-Band Generator Falling Edge Delay Count Register     |\\n| PWM-Chopper Submodule Registers                 | PWM-Chopper Submodule Registers                 | PWM-Chopper Submodule Registers                 | PWM-Chopper Submodule Registers                 | PWM-Chopper Submodule Registers                 | PWM-Chopper Submodule Registers                 | PWM-Chopper Submodule Registers                           |\\n| 0x01F0 003C                                     | 0x01F0 203C                                     | 0x01F0 403C                                     | PCCTL                                           | 1                                               | No                                              | PWM-Chopper Control Register                              |\\n| Trip-Zone Submodule Registers                   | Trip-Zone Submodule Registers                   | Trip-Zone Submodule Registers                   | Trip-Zone Submodule Registers                   | Trip-Zone Submodule Registers                   | Trip-Zone Submodule Registers                   | Trip-Zone Submodule Registers                             |\\n| 0x01F0 0024                                     | 0x01F0 2024                                     | 0x01F0 4024                                     | TZSEL                                           | 1                                               | No                                              | Trip-Zone Select Register                                 |\\n| 0x01F0 0028                                     | 0x01F0 2028                                     | 0x01F0 4028                                     | TZCTL                                           | 1                                               | No                                              | Trip-Zone Control Register                                |\\n| 0x01F0 002A                                     | 0x01F0 202A                                     | 0x01F0 402A                                     | TZEINT                                          | 1                                               | No                                              | Trip-Zone Enable Interrupt Register                       |\\n| 0x01F0 002C                                     | 0x01F0 202C                                     | 0x01F0 402C                                     | TZFLG                                           | 1                                               | No                                              | Trip-Zone Flag Register                                   |\\n| 0x01F0 002E                                     | 0x01F0 202E                                     | 0x01F0 402E                                     | TZCLR                                           | 1                                               | No                                              | Trip-Zone Clear Register                                  |\\n| 0x01F0 0030                                     | 0x01F0 2030                                     | 0x01F0 4030                                     | TZFRC                                           | 1                                               | No                                              | Trip-Zone Force Register                                  |\\n| Event-Trigger Submodule Registers               | Event-Trigger Submodule Registers               | Event-Trigger Submodule Registers               | Event-Trigger Submodule Registers               | Event-Trigger Submodule Registers               | Event-Trigger Submodule Registers               | Event-Trigger Submodule Registers                         |\\n| 0x01F0 0032                                     | 0x01F0 2032                                     | 0x01F0 4032                                     | ETSEL                                           | 1                                               | No                                              | Event-Trigger Selection Register                          |\\n| 0x01F0 0034                                     | 0x01F0 2034                                     | 0x01F0 4034                                     | ETPS                                            | 1                                               | No                                              | Event-Trigger Pre-Scale Register                          |\\n| 0x01F0 0036                                     | 0x01F0 2036                                     | 0x01F0 4036                                     | ETFLG                                           | 1                                               | No                                              | Event-Trigger Flag Register                               |\\n| 0x01F0 0038                                     | 0x01F0 2038                                     | 0x01F0 4038                                     | ETCLR                                           | 1                                               | No                                              | Event-Trigger Clear Register                              |\\n| 0x01F0 003A                                     | 0x01F0 203A                                     | 0x01F0 403A                                     | ETFRC                                           | 1                                               | No                                              | Event-Trigger Force Register                              |\\n| High-Resolution PWM (HRPWM) Submodule Registers | High-Resolution PWM (HRPWM) Submodule Registers | High-Resolution PWM (HRPWM) Submodule Registers | High-Resolution PWM (HRPWM) Submodule Registers | High-Resolution PWM (HRPWM) Submodule Registers | High-Resolution PWM (HRPWM) Submodule Registers | High-Resolution PWM (HRPWM) Submodule Registers           |\\n| 0x01F0 1040                                     | 0x01F0 3040                                     | 0x01F0 5040                                     | HRCNFG                                          | 1                                               | No                                              | HRPWM Configuration Register (1)                          |\\n\\n---\\n## Table 5-75. eHRPWM Timing Requirements (1)\\n\\n---\\n\\n| PARAMETER   | PARAMETER              | TEST CONDITIONS   | MIN       | MAX   | UNIT   |\\n|-------------|------------------------|-------------------|-----------|-------|--------|\\n| t w(SYNCIN) | Sync input pulse width | Asynchronous      | 2t c(SCO) |       | cycles |\\n|             |                        | Synchronous       | 2t c(SCO) |       | cycles |\\n\\n---\", \"## Table 5-76. eHRPWM Switching Characteristics (1)\\n\\n---\\n\\n| PARAMETER     | PARAMETER                                                                                        | TEST CONDITIONS   | MIN       | MAX   | UNIT   |\\n|---------------|--------------------------------------------------------------------------------------------------|-------------------|-----------|-------|--------|\\n| t w(PWM)      | Pulse duration, PWMx output high/low                                                             |                   | 20        |       | ns     |\\n| t w(SYNCOUT)  | Sync output pulse width                                                                          |                   | 8t c(SCO) |       | cycles |\\n| t d(PWM)TZA   | Delay time, trip input active to PWM forced high Delay time, trip input active to PWM forced low | no pin load       |           | 25    | ns     |\\n| t d(TZ-PWM)HZ | Delay time, trip input active to PWM Hi-Z                                                        |                   |           | 20    | ns     |\\n\\n---\\n## Table 5-77. Trip-Zone Input Timing Requirements (1)\\n\\n---\\n\\n|         |                               |              | MIN MAX   | UNIT   |\\n|---------|-------------------------------|--------------|-----------|--------|\\n| t w(TZ) | Pulse duration, TZx input low | Asynchronous | 1t c(SCO) | cycles |\\n|         |                               | Synchronous  | 2t c(SCO) | cycles |\\n\\n---\\n## Table 5-78. High Resolution PWM Characteristics at SYSCLKOUT = (60 - 100 MHz) (1)\\n\\n---\\n\\n|                                            | MIN   |   TYP | MAX   | UNIT   |\\n|--------------------------------------------|-------|-------|-------|--------|\\n| Micro Edge Positioning (MEP) step size (2) |       |   200 |       | ps     |\\n\\n---\\n## Table 5-79. LCD Controller (LCDC) Registers\\n\\n---\\n\\n| Address Offset   | Acronym            | Register Description                            |\\n|------------------|--------------------|-------------------------------------------------|\\n| 0x01E1 3000      | REVID              | LCD Revision Identification Register            |\\n| 0x01E1 3004      | LCD_CTRL           | LCD Control Register                            |\\n| 0x01E1 3008      | LCD_STAT           | LCD Status Register                             |\\n| 0x01E1 300C      | LIDD_CTRL          | LCD LIDD Control Register                       |\\n| 0x01E1 3010      | LIDD_CS0_CONF      | LCD LIDD CS0 Configuration Register             |\\n| 0x01E1 3014      | LIDD_CS0_ADDR      | LCD LIDD CS0 Address Read/Write Register        |\\n| 0x01E1 3018      | LIDD_CS0_DATA      | LCD LIDD CS0 Data Read/Write Register           |\\n| 0x01E1 301C      | LIDD_CS1_CONF      | LCD LIDD CS1 Configuration Register             |\\n| 0x01E1 3020      | LIDD_CS1_ADDR      | LCD LIDD CS1 Address Read/Write Register        |\\n| 0x01E1 3024      | LIDD_CS1_DATA      | LCD LIDD CS1 Data Read/Write Register           |\\n| 0x01E1 3028      | RASTER_CTRL        | LCD Raster Control Register                     |\\n| 0x01E1 302C      | RASTER_TIMING_0    | LCD Raster Timing 0 Register                    |\\n| 0x01E1 3030      | RASTER_TIMING_1    | LCD Raster Timing 1 Register                    |\\n| 0x01E1 3034      | RASTER_TIMING_2    | LCD Raster Timing 2 Register                    |\\n| 0x01E1 3038      | RASTER_SUBPANEL    | LCD Raster Subpanel Display Register            |\\n| 0x01E1 3040      | LCDDMA_CTRL        | LCD DMA Control Register                        |\\n| 0x01E1 3044      | LCDDMA_FB0_BASE    | LCD DMA Frame Buffer 0 Base Address Register    |\\n| 0x01E1 3048      | LCDDMA_FB0_CEILING | LCD DMA Frame Buffer 0 Ceiling Address Register |\\n| 0x01E1 304C      | LCDDMA_FB1_BASE    | LCD DMA Frame Buffer 1 Base Address Register    |\\n| 0x01E1 3050      | LCDDMA_FB1_CEILING | LCD DMA Frame Buffer 1 Ceiling Address Register |\\n\\n---\\n## Table 5-80. LCD LIDD Mode Timing Requirements (1)\\n\\n---\\n\\n|   NO | PARAMETER                                                         |   MIN | MAX   | UNIT   |\\n|------|-------------------------------------------------------------------|-------|-------|--------|\\n|   16 | Setup time, LCD_D[15:0] t su(LCD_D) before LCD_CLK                |   7   |       | ns     |\\n|   17 | Hold time, LCD_D[15:0] valid after t h(LCD_D) LCD_CLK (SYSCLK2) â |   0.5 |       | ns     |\\n\\n---\\n## Table 5-81. LCD LIDD Mode Timing Characteristics (1)\\n\\n---\\n\\n|   NO | PARAMETER     |                                                                |   MIN MAX |   UNIT |    |\\n|------|---------------|----------------------------------------------------------------|-----------|--------|----|\\n|    4 | t d(LCD_D_V)  | Delay time, LCD_CLK (SYSCLK2) â to LCD_D[15:0] valid (write)   |      -0.5 |     10 | ns |\\n|    5 | t d(LCD_D_I)  | Delay time, LCD_CLK (SYSCLK2) â to LCD_D[15:0] invalid (write) |      -0.5 |     10 | ns |\\n|    6 | t d(LCD_E_A ) | Delay time, LCD_CLK (SYSCLK2) â to LCD_AC_ENB_CS â             |      -0.5 |      7 | ns |\\n|    7 | t d(LCD_E_I)  | Delay time, LCD_CLK (SYSCLK2) â to LCD_AC_ENB_CS â             |      -0.5 |      7 | ns |\\n|    8 | t d(LCD_A_A)  | Delay time, LCD_CLK (SYSCLK2) â to LCD_VSYNC â                 |      -0.5 |      8 | ns |\\n|    9 | t d(LCD_A_I)  | Delay time, LCD_CLK (SYSCLK2) â to LCD_VSYNC â                 |      -0.5 |      8 | ns |\\n\\n---\\n## Table 5-81. LCD LIDD Mode Timing Characteristics (1) (continued)\\n\\n---\\n\\n|   NO | PARAMETER       |                                                                                             |   MIN MAX |   UNIT |    |\\n|------|-----------------|---------------------------------------------------------------------------------------------|-----------|--------|----|\\n|   10 | t d(LCD_W_A)    | Delay time, LCD_CLK (SYSCLK2) â to LCD_HSYNC â                                              |      -0.5 |      8 | ns |\\n|   11 | t d(LCD_W_I)    | Delay time, LCD_CLK (SYSCLK2) â to LCD_HSYNC â                                              |      -0.5 |      8 | ns |\\n|   12 | t d(LCD_STRB_A) | Delay time, LCD_CLK (SYSCLK2) â to LCD_PCLK â                                               |      -0.5 |     12 | ns |\\n|   13 | t d(LCD_STRB_I) | Delay time, LCD_CLK (SYSCLK2) â to LCD_PCLK â                                               |      -0.5 |     12 | ns |\\n|   14 | t d(LCD_D_Z)    | Delay time, LCD_CLK (SYSCLK2) â to LCD_D[15:0] in 3-state                                   |      -0.5 |     12 | ns |\\n|   15 | t d(Z_LCD_D)    | Delay time, LCD_CLK (SYSCLK2) â to 15 td(Z_LCD_D) 3-state) LCD_D[15:0] (valid from 3-state) |      -0.5 |     12 | ns |\\n\\n---\", \"## See Figure 5-56 through Figure 5-54\\n\\n---\\n\\n| NO.   | PARAMETER              | PARAMETER                                             | MIN      | MAX          | UNIT   |\\n|-------|------------------------|-------------------------------------------------------|----------|--------------|--------|\\n|       | f clock(PIXEL_CLK)     | Clock frequency, pixel clock                          |          | F/2 (1)      | MHz    |\\n| 1 (2) | t c(PIXEL_CLK)         | Cycle time, pixel clock                               | 26.6     |              | ns     |\\n| 2 (2) | t w(PIXEL_CLK_H)       | Pulse duration, pixel clock high                      | 10       |              | ns     |\\n| 3 (2) | t w(PIXEL_CLK_L)       | Pulse duration, pixel clock low                       | 10       |              | ns     |\\n| 4     | t d(LCD_D_V)           | Delay time, LCD_PCLK â to LCD_D[15:0] valid (write)   | 0        | 12.5         | ns     |\\n| 5     | t d(LCD_D_IV)          | Delay time, LCD_PCLK â to LCD_D[15:0] invalid (write) | 0        | 12.5         | ns     |\\n| 6     | t d( LCD_AC_ENB_CS_A ) | Delay time, LCD_PCLK â to LCD_AC_ENB_CS â             | S2+0 (3) | S2+12.5 ( 3) | ns     |\\n| 7     | t d( LCD_AC_ENB_CS_I)  | Delay time, LCD_PCLK â to LCD_AC_ENB_CS â             | S2+0 (3) | S2+12.5 ( 3) | ns     |\\n| 8     | t d(LCD_VSYNC_A)       | Delay time, LCD_PCLK â to LCD_VSYNC â                 | 0        | 12.5         | ns     |\\n| 9     | t d(LCD_VSYNC_I)       | Delay time, LCD_PCLK â to LCD_VSYNC â                 | 0        | 12.5         | ns     |\\n| 10    | t d(LCD_HSYNC_A)       | Delay time, LCD_PCLK â to LCD_HSYNC â                 | 0        | 12.5         | ns     |\\n| 11    | t d(LCD_HSYNC_I)       | Delay time, LCD_PCLK â to LCD_HSYNC â                 | 0        | 12.5         | ns     |\\n\\n---\\n## Table 5-83. Timer Registers\\n\\n---\\n\\n| Timer64P 0   | Timer64P 1   | Acronym    | Register Description                        |\\n|--------------|--------------|------------|---------------------------------------------|\\n| 0x01C2 0000  | 0x01C2 1000  | REV        | Revision Register                           |\\n| 0x01C2 0004  | 0x01C2 1004  | EMUMGT     | Emulation Management Register               |\\n| 0x01C2 0008  | 0x01C2 1008  | GPINTGPEN  | GPIO Interrupt and GPIO Enable Register     |\\n| 0x01C2 000C  | 0x01C2 100C  | GPDATGPDIR | GPIO Data and GPIO Direction Register       |\\n| 0x01C2 0010  | 0x01C2 1010  | TIM12      | Timer Counter Register 12                   |\\n| 0x01C2 0014  | 0x01C2 1014  | TIM34      | Timer Counter Register 34                   |\\n| 0x01C2 0018  | 0x01C2 1018  | PRD12      | Timer Period Register 12                    |\\n| 0x01C2 001C  | 0x01C2 101C  | PRD34      | Timer Period Register 34                    |\\n| 0x01C2 0020  | 0x01C2 1020  | TCR        | Timer Control Register                      |\\n| 0x01C2 0024  | 0x01C2 1024  | TGCR       | Timer Global Control Register               |\\n| 0x01C2 0028  | 0x01C2 1028  | WDTCR      | Watchdog Timer Control Register             |\\n| 0x01C2 0034  | 0x01C2 1034  | REL12      | Timer Reload Register 12                    |\\n| 0x01C2 0038  | 0x01C2 1038  | REL34      | Timer Reload Register 34                    |\\n| 0x01C2 003C  | 0x01C2 103C  | CAP12      | Timer Capture Register 12                   |\\n| 0x01C2 0040  | 0x01C2 1040  | CAP34      | Timer Capture Register 34                   |\\n| 0x01C2 0044  | 0x01C2 1044  | INTCTLSTAT | Timer Interrupt Control and Status Register |\\n| 0x01C2 0060  | 0x01C2 1060  | CMP0       | Compare Register 0                          |\\n| 0x01C2 0064  | 0x01C2 1064  | CMP1       | Compare Register 1                          |\\n| 0x01C2 0068  | 0x01C2 1068  | CMP2       | Compare Register 2                          |\\n| 0x01C2 006C  | 0x01C2 106C  | CMP3       | Compare Register 3                          |\\n| 0x01C2 0070  | 0x01C2 1070  | CMP4       | Compare Register 4                          |\\n| 0x01C2 0074  | 0x01C2 1074  | CMP5       | Compare Register 5                          |\\n| 0x01C2 0078  | 0x01C2 1078  | CMP6       | Compare Register 6                          |\\n| 0x01C2 007C  | 0x01C2 107C  | CMP7       | Compare Register 7                          |\\n\\n---\\n## Table 5-84. Timing Requirements for Timer Input (1)(2) (3) (see Figure 5-60)\\n\\n---\\n\\n|   NO. |                             | MIN   | MAX   | UNIT   |\\n|-------|-----------------------------|-------|-------|--------|\\n|     1 | Cycle time, TIM_IN          | 4P    |       | ns     |\\n|     2 | Pulse duration, TIM_IN high | 0.45C | 0.55C | ns     |\\n|     3 | Pulse duration, TIM_IN low  | 0.45C | 0.55C | ns     |\\n|     4 | Transition time, TIM_IN     |       | 0.05C | ns     |\\n\\n---\\n## Table 5-85. Switching Characteristics Over Recommended Operating Conditions for Timer Output (1) (2)\\n\\n---\\n\\n|   NO. |            |                                   | MIN   | MAX   | UNIT   |\\n|-------|------------|-----------------------------------|-------|-------|--------|\\n|     5 | t w(TOUTH) | Pulse duration, TM64P0_OUT12 high | 4P    |       | ns     |\\n|     6 | t w(TOUTL) | Pulse duration, TM64P0_OUT12 low  | 4P    |       | ns     |\\n\\n---\", \"## Table 5-86. Inter-Integrated Circuit (I2C) Registers\\n\\n---\\n\\n| I2C0 BYTE ADDRESS   | I2C1 BYTE ADDRESS   | Acronym   | Register Description                   |\\n|---------------------|---------------------|-----------|----------------------------------------|\\n| 0x01C2 2000         | 0x01E2 8000         | ICOAR     | I2C Own Address Register               |\\n| 0x01C2 2004         | 0x01E2 8004         | ICIMR     | I2C Interrupt Mask Register            |\\n| 0x01C2 2008         | 0x01E2 8008         | ICSTR     | I2C Interrupt Status Register          |\\n| 0x01C2 200C         | 0x01E2 800C         | ICCLKL    | I2C Clock Low-Time Divider Register    |\\n| 0x01C2 2010         | 0x01E2 8010         | ICCLKH    | I2C Clock High-Time Divider Register   |\\n| 0x01C2 2014         | 0x01E2 8014         | ICCNT     | I2C Data Count Register                |\\n| 0x01C2 2018         | 0x01E2 8018         | ICDRR     | I2C Data Receive Register              |\\n| 0x01C2 201C         | 0x01E2 801C         | ICSAR     | I2C Slave Address Register             |\\n| 0x01C2 2020         | 0x01E2 8020         | ICDXR     | I2C Data Transmit Register             |\\n| 0x01C2 2024         | 0x01E2 8024         | ICMDR     | I2C Mode Register                      |\\n| 0x01C2 2028         | 0x01E2 8028         | ICIVR     | I2C Interrupt Vector Register          |\\n| 0x01C2 202C         | 0x01E2 802C         | ICEMDR    | I2C Extended Mode Register             |\\n| 0x01C2 2030         | 0x01E2 8030         | ICPSC     | I2C Prescaler Register                 |\\n| 0x01C2 2034         | 0x01E2 8034         | REVID1    | I2C Revision Identification Register 1 |\\n| 0x01C2 2038         | 0x01E2 8038         | REVID2    | I2C Revision Identification Register 2 |\\n| 0x01C2 2048         | 0x01E2 8048         | ICPFUNC   | I2C Pin Function Register              |\\n| 0x01C2 204C         | 0x01E2 804C         | ICPDIR    | I2C Pin Direction Register             |\\n| 0x01C2 2050         | 0x01E2 8050         | ICPDIN    | I2C Pin Data In Register               |\\n| 0x01C2 2054         | 0x01E2 8054         | ICPDOUT   | I2C Pin Data Out Register              |\\n| 0x01C2 2058         | 0x01E2 8058         | ICPDSET   | I2C Pin Data Set Register              |\\n| 0x01C2 205C         | 0x01E2 805C         | ICPDCLR   | I2C Pin Data Clear Register            |\\n\\n---\\n## Table 5-87. I2C Input Timing Requirements (1)\\n\\n---\\n\\n|   NO. |                 |                                               |               |   MIN | MAX   | UNIT   |\\n|-------|-----------------|-----------------------------------------------|---------------|-------|-------|--------|\\n|     1 | t c(SCL)        | Cycle time, I2Cx_SCL                          | Standard Mode |  10   |       | Î¼ s    |\\n|     1 | t c(SCL)        | Cycle time, I2Cx_SCL                          | Fast Mode     |   2.5 |       | Î¼ s    |\\n|     2 | t su(SCLH-SDAL) | Setup time, I2Cx_SCL high before I2Cx_SDA low | Standard Mode |   4.7 |       | Î¼ s    |\\n|     2 | t su(SCLH-SDAL) | Setup time, I2Cx_SCL high before I2Cx_SDA low | Fast Mode     |   0.6 |       | Î¼ s    |\\n|     3 | t h(SCLL-SDAL)  | Hold time, I2Cx_SCL low after I2Cx_SDA low    | Standard Mode |   4   |       | Î¼ s    |\\n|     3 | t h(SCLL-SDAL)  | Hold time, I2Cx_SCL low after I2Cx_SDA low    | Fast Mode     |   0.6 |       | Î¼ s    |\\n|     4 | t w(SCLL)       | Pulse duration, I2Cx_SCL low                  | Standard Mode |   4.7 |       | Î¼ s    |\\n|     4 | t w(SCLL)       | Pulse duration, I2Cx_SCL low                  | Fast Mode     |   1.3 |       | Î¼ s    |\\n|     5 | t w(SCLH)       | Pulse duration, I2Cx_SCL high                 | Standard Mode |   4   |       | Î¼ s    |\\n|     5 | t w(SCLH)       | Pulse duration, I2Cx_SCL high                 | Fast Mode     |   0.6 |       | Î¼ s    |\\n|     6 | t su(SDA-SCLH)  | Setup time, I2Cx_SDA before I2Cx_SCL high     | Standard Mode | 250   |       | ns     |\\n|     6 | t su(SDA-SCLH)  | Setup time, I2Cx_SDA before I2Cx_SCL high     | Fast Mode     | 100   |       | ns     |\\n\\n---\\n## Table 5-87. I2C Input Timing Requirements (1) (continued)\\n\\n---\\n\\n|   NO. |                 |                                                |               | MIN         | MAX   | UNIT   |\\n|-------|-----------------|------------------------------------------------|---------------|-------------|-------|--------|\\n|     7 | t h(SDA-SCLL)   | Hold time, I2Cx_SDA after I2Cx_SCL low         | Standard Mode | 0           |       | Î¼ s    |\\n|     7 | t h(SDA-SCLL)   | Hold time, I2Cx_SDA after I2Cx_SCL low         | Fast Mode     | 0           | 0.9   | Î¼ s    |\\n|     8 | t w(SDAH)       | Pulse duration, I2Cx_SDA high                  | Standard Mode | 4.7         |       | Î¼ s    |\\n|     8 | t w(SDAH)       | Pulse duration, I2Cx_SDA high                  | Fast Mode     | 1.3         |       | Î¼ s    |\\n|     9 | t r(SDA)        | Rise time, I2Cx_SDA                            | Standard Mode |             | 1000  | ns     |\\n|     9 | t r(SDA)        | Rise time, I2Cx_SDA                            | Fast Mode     | 20 + 0.1C b | 300   | ns     |\\n|    10 | t r(SCL)        | Rise time, I2Cx_SCL                            | Standard Mode |             | 1000  | ns     |\\n|    10 | t r(SCL)        | Rise time, I2Cx_SCL                            | Fast Mode     | 20 + 0.1C b | 300   | ns     |\\n|    11 | t f(SDA)        | Fall time, I2Cx_SDA                            | Standard Mode |             | 300   | ns     |\\n|    11 | t f(SDA)        | Fall time, I2Cx_SDA                            | Fast Mode     | 20 + 0.1C b | 300   | ns     |\\n|    12 | t f(SCL)        | Fall time, I2Cx_SCL                            | Standard Mode |             | 300   | ns     |\\n|    12 | t f(SCL)        | Fall time, I2Cx_SCL                            | Fast Mode     | 20 + 0.1C b | 300   | ns     |\\n|    13 | t su(SCLH-SDAH) | Setup time, I2Cx_SCL high before I2Cx_SDA high | Standard Mode | 4           |       | Î¼ s    |\\n|    13 | t su(SCLH-SDAH) | Setup time, I2Cx_SCL high before I2Cx_SDA high | Fast Mode     | 0.6         |       | Î¼ s    |\\n|    14 | t w(SP)         | Pulse duration, spike (must be suppressed)     | Standard Mode | N/A         |       | ns     |\\n|    14 | t w(SP)         | Pulse duration, spike (must be suppressed)     | Fast Mode     | 0           | 50    | ns     |\\n|    15 | C b             | Capacitive load for each bus line              | Standard Mode |             | 400   | pF     |\\n|    15 | C b             | Capacitive load for each bus line              | Fast Mode     |             | 400   | pF     |\\n\\n---\", \"## Table 5-88. I2C Switching Characteristics (1)(2)\\n\\n---\\n\\n|   NO. | PARAMETER       | PARAMETER                                       | PARAMETER     |   MIN | MAX   | UNIT   |\\n|-------|-----------------|-------------------------------------------------|---------------|-------|-------|--------|\\n|    16 | t c(SCL)        | Cycle time, I2Cx_SCL                            | Standard Mode |  10   |       | Î¼ s    |\\n|    16 | t c(SCL)        | Cycle time, I2Cx_SCL                            | Fast Mode     |   2.5 |       | Î¼ s    |\\n|    17 | t su(SCLH-SDAL) | Setup time, I2Cx_SCL high before I2Cx_SDA low   | Standard Mode |   4.7 |       | Î¼ s    |\\n|    17 | t su(SCLH-SDAL) | Setup time, I2Cx_SCL high before I2Cx_SDA low   | Fast Mode     |   0.6 |       | Î¼ s    |\\n|    18 | t h(SDAL-SCLL)  | Hold time, I2Cx_SCL low after I2Cx_SDA low      | Standard Mode |   4   |       | Î¼ s    |\\n|    18 | t h(SDAL-SCLL)  | Hold time, I2Cx_SCL low after I2Cx_SDA low      | Fast Mode     |   0.6 |       | Î¼ s    |\\n|    19 | t w(SCLL)       | Pulse duration, I2Cx_SCL low                    | Standard Mode |   4.7 |       | Î¼ s    |\\n|    19 | t w(SCLL)       | Pulse duration, I2Cx_SCL low                    | Fast Mode     |   1.3 |       | Î¼ s    |\\n|    20 | t w(SCLH)       | Pulse duration, I2Cx_SCL high                   | Standard Mode |   4   |       | Î¼ s    |\\n|    20 | t w(SCLH)       | Pulse duration, I2Cx_SCL high                   | Fast Mode     |   0.6 |       | Î¼ s    |\\n|    21 | t su(SDAV-SCLH) | Setup time, I2Cx_SDA valid before I2Cx_SCL high | Standard Mode | 250   |       | ns     |\\n|    21 | t su(SDAV-SCLH) | Setup time, I2Cx_SDA valid before I2Cx_SCL high | Fast Mode     | 100   |       | ns     |\\n|    22 | t h(SCLL-SDAV)  | Hold time, I2Cx_SDA valid after I2Cx_SCL low    | Standard Mode |   0   |       | Î¼ s    |\\n|    22 | t h(SCLL-SDAV)  | Hold time, I2Cx_SDA valid after I2Cx_SCL low    | Fast Mode     |   0   | 0.9   | Î¼ s    |\\n|    23 | t w(SDAH)       | Pulse duration, I2Cx_SDA high                   | Standard Mode |   4.7 |       | Î¼ s    |\\n|    23 | t w(SDAH)       | Pulse duration, I2Cx_SDA high                   | Fast Mode     |   1.3 |       | Î¼ s    |\\n|    28 | t su(SCLH-SDAH) | Setup time, I2Cx_SCL high before I2Cx_SDA high  | Standard Mode |   4   |       | Î¼ s    |\\n|    28 | t su(SCLH-SDAH) | Setup time, I2Cx_SCL high before I2Cx_SDA high  | Fast Mode     |   0.6 |       | Î¼ s    |\\n\\n---\\n## Table 5-89. UART Registers\\n\\n---\\n\\n| UART0 BYTE ADDRESS   | UART1 BYTE ADDRESS   | UART2 BYTE ADDRESS   | REGISTER NAME   | Register Description                          |\\n|----------------------|----------------------|----------------------|-----------------|-----------------------------------------------|\\n| 0x01C4 2000          | 0x01D0 C000          | 0x01D0 D000          | RBR             | Receiver Buffer Register (read only)          |\\n| 0x01C4 2000          | 0x01D0 C000          | 0x01D0 D000          | THR             | Transmitter Holding Register (write only)     |\\n| 0x01C4 2004          | 0x01D0 C004          | 0x01D0 D004          | IER             | Interrupt Enable Register                     |\\n| 0x01C4 2008          | 0x01D0 C008          | 0x01D0 D008          | IIR             | Interrupt Identification Register (read only) |\\n| 0x01C4 2008          | 0x01D0 C008          | 0x01D0 D008          | FCR             | FIFO Control Register (write only)            |\\n| 0x01C4 200C          | 0x01D0 C00C          | 0x01D0 D00C          | LCR             | Line Control Register                         |\\n| 0x01C4 2010          | 0x01D0 C010          | 0x01D0 D010          | MCR             | Modem Control Register                        |\\n| 0x01C4 2014          | 0x01D0 C014          | 0x01D0 D014          | LSR             | Line Status Register                          |\\n| 0x01C4 2018          | 0x01D0 C018          | 0x01D0 D018          | MSR             | Modem Status Register                         |\\n| 0x01C4 201C          | 0x01D0 C01C          | 0x01D0 D01C          | SCR             | Scratchpad Register                           |\\n| 0x01C4 2020          | 0x01D0 C020          | 0x01D0 D020          | DLL             | Divisor LSB Latch                             |\\n| 0x01C4 2024          | 0x01D0 C024          | 0x01D0 D024          | DLH             | Divisor MSB Latch                             |\\n| 0x01C4 2028          | 0x01D0 C028          | 0x01D0 D028          | REVID1          | Revision Identification Register 1            |\\n| 0x01C4 2030          | 0x01D0 C030          | 0x01D0 D030          | PWREMU_MGMT     | Power and Emulation Management Register       |\\n| 0x01C4 2034          | 0x01D0 C034          | 0x01D0 D034          | MDR             | Mode Definition Register                      |\\n\\n---\\n## Table 5-90. Timing Requirements for UARTx Receive (1)(2) (see Figure 5-65)\\n\\n---\\n\\n|   NO. |            |                                         | MIN   | MAX   | UNIT   |\\n|-------|------------|-----------------------------------------|-------|-------|--------|\\n|     4 | t w(URXDB) | Pulse duration, receive data bit (RXDn) | 0.96U | 1.05U | ns     |\\n|     5 | t w(URXSB) | Pulse duration, receive start bit       | 0.96U | 1.05U | ns     |\\n\\n---\\n## Table 5-91. Switching Characteristics Over Recommended Operating Conditions for UARTx Transmit (1)(2) (see Figure 5-65)\\n\\n---\\n\\n|   NO. |            | PARAMETER                                | MIN   | MAX   | UNIT   |\\n|-------|------------|------------------------------------------|-------|-------|--------|\\n|     1 | f (baud)   | Maximum programmable baud rate           |       | 3     | MBaud  |\\n|     2 | t w(UTXDB) | Pulse duration, transmit data bit (TXDn) | U - 2 | U + 2 | ns     |\\n|     3 | t w(UTXSB) | Pulse duration, transmit start bit       | U - 2 | U + 2 | ns     |\\n\\n---\", \"## 5.24 USB1 Host Controller (USB1.1 OHCI)\\n\\n---\\n\\n| USB BYTE ADDRESS   | REGISTER NAME      | Register Description                      |\\n|--------------------|--------------------|-------------------------------------------|\\n| 0x01E2 5000        | HCREVISION         | OHCI Revision Number Register             |\\n| 0x01E2 5004        | HCCONTROL          | HC Operating Mode Register                |\\n| 0x01E2 5008        | HCCOMMANDSTATUS    | HC Command and Status Register            |\\n| 0x01E2 500C        | HCINTERRUPTSTATUS  | HC Interrupt and Status Register          |\\n| 0x01E2 5010        | HCINTERRUPTENABLE  | HC Interrupt Enable Register              |\\n| 0x01E2 5014        | HCINTERRUPTDISABLE | HC Interrupt Disable Register             |\\n| 0x01E2 5018        | HCHCCA             | HC HCAA Address Register (1)              |\\n| 0x01E2 501C        | HCPERIODCURRENTED  | HC Current Periodic Register (1)          |\\n| 0x01E2 5020        | HCCONTROLHEADED    | HC Head Control Register (1)              |\\n| 0x01E2 5024        | HCCONTROLCURRENTED | HC Current Control Register (1)           |\\n| 0x01E2 5028        | HCBULKHEADED       | HC Head Bulk Register (1)                 |\\n| 0x01E2 502C        | HCBULKCURRENTED    | HC Current Bulk Register (1)              |\\n| 0x01E2 5030        | HCDONEHEAD         | HC Head Done Register (1)                 |\\n| 0x01E2 5034        | HCFMINTERVAL       | HC Frame Interval Register                |\\n| 0x01E2 5038        | HCFMREMAINING      | HC Frame Remaining Register               |\\n| 0x01E2 503C        | HCFMNUMBER         | HC Frame Number Register                  |\\n| 0x01E2 5040        | HCPERIODICSTART    | HC Periodic Start Register                |\\n| 0x01E2 5044        | HCLSTHRESHOLD      | HC Low-Speed Threshold Register           |\\n| 0x01E2 5048        | HCRHDESCRIPTORA    | HC Root Hub A Register                    |\\n| 0x01E2 504C        | HCRHDESCRIPTORB    | HC Root Hub B Register                    |\\n| 0x01E2 5050        | HCRHSTATUS         | HC Root Hub Status Register               |\\n| 0x01E2 5054        | HCRHPORTSTATUS1    | HC Port 1 Status and Control Register (2) |\\n| 0x01E2 5058        | HCRHPORTSTATUS2    | HC Port 2 Status and Control Register (3) |\\n\\n---\\n## Table 5-93. Switching Characteristics Over Recommended Operating Conditions for USB1 (1)\\n\\n---\\n\\n| NO.   | PARAMETER                                | LOW SPEED   | LOW SPEED   | FULL SPEED   | FULL SPEED   | UNIT   |\\n|-------|------------------------------------------|-------------|-------------|--------------|--------------|--------|\\n| NO.   |                                          | MIN         | MAX         | MAX          | MAX          | UNIT   |\\n| U1    | Rise time, USB.DP and USB.DM signals (2) | 75 (2)      | 300 (2)     | 4 (2)        | 20 (2)       | ns     |\\n| U2    | Fall time, USB.DP and USB.DM signals     | 75 (2)      | 300 (2)     | 4 (2)        | 20 (2)       | ns     |\\n| U3    | Rise/Fall time matching (3)              | 80 (3)      | 120 (3)     | 90 (3)       | 110 (3)      | %      |\\n| U4    | Output signal cross-over voltage (2)     | 1.3 (2)     | 2 (2)       | 1.3 (2)      | 2 (2)        | V      |\\n| U5    | Differential propagation jitter (4)      | -25 (4)     | 25 (4)      | -2 (4)       | 2 (4)        | ns     |\\n| U6    | Operating frequency (5)                  |             | 1.5         |              | 12           | MHz    |\\n\\n---\\n## Table 5-94. Universal Serial Bus OTG (USB0) Registers\\n\\n---\\n\\n| BYTE ADDRESS   | Acronym    | Register Description                                                   |\\n|----------------|------------|------------------------------------------------------------------------|\\n| 0x01E0 0000    |            | Revision Register                                                      |\\n| 0x01E0 0004    | CTRLR      | Control Register                                                       |\\n| 0x01E0 0008    | STATR      | Status Register                                                        |\\n| 0x01E0 000C    |            | Emulation Register                                                     |\\n| 0x01E0 0010    |            | Mode Register                                                          |\\n| 0x01E0 0014    | AUTOREQ    | Autorequest Register                                                   |\\n| 0x01E0 0018    |            | SRP Fix Time Register                                                  |\\n| 0x01E0 001C    |            | RX Teardown Register                                                   |\\n| 0x01E0 0020    | INTSRCR    | USB Interrupt Source Register                                          |\\n| 0x01E0 0024    | INTSETR    | USB Interrupt Source Set Register                                      |\\n| 0x01E0 0028    | INTCLRR    | USB Interrupt Source Clear Register                                    |\\n| 0x01E0 002C    | INTMSKR    | USB Interrupt Mask Register                                            |\\n| 0x01E0 0030    | INTMSKSETR | USB Interrupt Mask Set Register                                        |\\n| 0x01E0 0034    | INTMSKCLRR | USB Interrupt Mask Clear Register                                      |\\n| 0x01E0 0038    | INTMASKEDR | USB Interrupt Source Masked Register                                   |\\n| 0x01E0 003C    | EOIR       | USB End of Interrupt Register                                          |\\n| 0x01E0 0040    | INTVECTR   | USB Interrupt Vector Register                                          |\\n| 0x01E0 0050    | RNDISEP1   | Generic RNDIS Size EP1                                                 |\\n| 0x01E0 0054    | RNDISEP2   | Generic RNDIS Size EP2                                                 |\\n| 0x01E0 0058    | RNDISEP3   | Generic RNDIS Size EP3                                                 |\\n| 0x01E0 005C    | RNDISEP4   | Generic RNDIS Size EP4                                                 |\\n| 0x01E0 0400    | FADDR      | Function Address Register                                              |\\n| 0x01E0 0401    | POWER      | Power Management Register                                              |\\n| 0x01E0 0402    | INTRTX     | Interrupt Register for Endpoint 0 plus Transmit Endpoints 1 to 4       |\\n| 0x01E0 0404    | INTRRX     | Interrupt Register for Receive Endpoints 1 to 4                        |\\n| 0x01E0 0406    | INTRTXE    | Interrupt enable register for INTRTX                                   |\\n| 0x01E0 0408    | INTRRXE    | Interrupt Enable Register for INTRRX                                   |\\n| 0x01E0 040A    | INTRUSB    | Interrupt Register for Common USB Interrupts                           |\\n| 0x01E0 040B    | INTRUSBE   | Interrupt Enable Register for INTRUSB                                  |\\n| 0x01E0 040C    | FRAME      | Frame Number Register                                                  |\\n| 0x01E0 040E    | INDEX      | Index Register for Selecting the Endpoint Status and Control Registers |\\n\\n---\", \"## Table 5-94. Universal Serial Bus OTG (USB0) Registers (continued)\\n\\n---\\n\\n| BYTE ADDRESS         | Acronym              | Register Description                                                                                                                                                                                        |\\n|----------------------|----------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|\\n| 0x01E0 040F          | TESTMODE             | Register to Enable the USB 2.0 Test Modes                                                                                                                                                                   |\\n| Indexed Registers    | Indexed Registers    | Indexed Registers                                                                                                                                                                                           |\\n| 0x01E0 0410          | TXMAXP               | Maximum Packet Size for Peripheral/Host Transmit Endpoint (Index register set to select Endpoints 1-4 only)                                                                                                 |\\n| 0x01E0 0412          | PERI_CSR0            | Control Status Register for Endpoint 0 in Peripheral Mode. (Index register set to select Endpoint 0)                                                                                                        |\\n| 0x01E0 0412          | HOST_CSR0            | Control Status Register for Endpoint 0 in Host Mode. (Index register set to select Endpoint 0)                                                                                                              |\\n| 0x01E0 0412          | PERI_TXCSR           | Control Status Register for Peripheral Transmit Endpoint. (Index register set to select Endpoints 1-4)                                                                                                      |\\n| 0x01E0 0412          | HOST_TXCSR           | Control Status Register for Host Transmit Endpoint. (Index register set to select Endpoints 1-4)                                                                                                            |\\n| 0x01E0 0414          | RXMAXP               | Maximum Packet Size for Peripheral/Host Receive Endpoint (Index register set to select Endpoints 1-4 only)                                                                                                  |\\n| 0x01E0 0416          | PERI_RXCSR           | Control Status Register for Peripheral Receive Endpoint. (Index register set to select Endpoints 1-4)                                                                                                       |\\n| 0x01E0 0416          | HOST_RXCSR           | Control Status Register for Host Receive Endpoint. (Index register set to select Endpoints 1-4)                                                                                                             |\\n| 0x01E0 0418          | COUNT0               | Number of Received Bytes in Endpoint 0 FIFO. (Index register set to select Endpoint 0)                                                                                                                      |\\n| 0x01E0 0418          | RXCOUNT              | Number of Bytes in Host Receive Endpoint FIFO. (Index register set to select Endpoints 1- 4)                                                                                                                |\\n| 0x01E0 041A          | HOST_TYPE0           | Defines the speed of Endpoint 0                                                                                                                                                                             |\\n| 0x01E0 041B          | HOST_TXTYPE          | Sets the operating speed, transaction protocol and peripheral endpoint number for the host Transmit endpoint. (Index register set to select                                                                 |\\n| 0x01E0 041B          | HOST_NAKLIMIT0       | Sets the NAK response timeout on Endpoint 0. (Index register set to select Endpoint 0)                                                                                                                      |\\n|                      | HOST_TXINTERVAL      | Sets the polling interval for Interrupt/ISOC transactions or the NAK response timeout on Bulk transactions for host Transmit endpoint. (Index register set to select Endpoints 1-4 only)                    |\\n| 0x01E0 041C          | HOST_RXTYPE          | Sets the operating speed, transaction protocol and peripheral endpoint number for the host Receive endpoint. (Index register set to select                                                                  |\\n| 0x01E0 041D          | HOST_RXINTERVAL      | Endpoints 1-4 only) Sets the polling interval for Interrupt/ISOC transactions or the NAK response timeout on Bulk transactions for host Receive endpoint. (Index register set to select Endpoints 1-4 only) |\\n| 0x01E0 041F          | CONFIGDATA           | Returns details of core configuration. (Index register set to select Endpoint 0)                                                                                                                            |\\n| FIFO                 | FIFO                 | FIFO                                                                                                                                                                                                        |\\n| 0x01E0 0420          | FIFO0                | Transmit and Receive FIFO Register for Endpoint 0                                                                                                                                                           |\\n| 0x01E0 0424          | FIFO1                | Transmit and Receive FIFO Register for Endpoint 1                                                                                                                                                           |\\n| 0x01E0 0428          | FIFO2                | Transmit and Receive FIFO Register for Endpoint 2                                                                                                                                                           |\\n| 0x01E0 042C          | FIFO3                | Transmit and Receive FIFO Register for Endpoint 3                                                                                                                                                           |\\n| 0x01E0 0430          | FIFO4                | Transmit and Receive FIFO Register for Endpoint 4                                                                                                                                                           |\\n| OTG Device Control   | OTG Device Control   | OTG Device Control                                                                                                                                                                                          |\\n| 0x01E0 0460          | DEVCTL               | Device Control Register                                                                                                                                                                                     |\\n| Dynamic FIFO Control | Dynamic FIFO Control | Dynamic FIFO Control                                                                                                                                                                                        |\\n| 0x01E0 0462          | TXFIFOSZ             | Transmit Endpoint FIFO Size (Index register set to select Endpoints 1-4 only)                                                                                                                               |\\n| 0x01E0 0463          | RXFIFOSZ             | Receive Endpoint FIFO Size (Index register set to select Endpoints 1-4 only)                                                                                                                                |\\n| 0x01E0 0464          | TXFIFOADDR           | Transmit Endpoint FIFO Address (Index register set to select Endpoints 1-4 only)                                                                                                                            |\\n\\n---\", \"## Table 5-94. Universal Serial Bus OTG (USB0) Registers (continued)\\n\\n---\\n\\n| BYTE ADDRESS                                                 | Acronym                                                      | Register Description                                                                                                                                                                 |\\n|--------------------------------------------------------------|--------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|\\n| 0x01E0 0466                                                  | RXFIFOADDR                                                   | Receive Endpoint FIFO Address (Index register set to select Endpoints 1-4 only)                                                                                                      |\\n| Target Endpoint 0 Control Registers, Valid Only in Host Mode | Target Endpoint 0 Control Registers, Valid Only in Host Mode | Target Endpoint 0 Control Registers, Valid Only in Host Mode                                                                                                                         |\\n| 0x01E0 0480                                                  | TXFUNCADDR                                                   | Address of the target function that has to be accessed through the associated Transmit Endpoint.                                                                                     |\\n| 0x01E0 0482                                                  | TXHUBADDR                                                    | Address of the hub that has to be accessed through the associated Transmit Endpoint. This is used only when full speed or low speed device is connected via a USB2.0 high-speed hub. |\\n| 0x01E0 0483                                                  | TXHUBPORT                                                    | Port of the hub that has to be accessed through the associated Transmit Endpoint. This is used only when full speed or low speed device is connected via a USB2.0 high-speed hub.    |\\n| 0x01E0 0484                                                  | RXFUNCADDR                                                   | Address of the target function that has to be accessed through the associated Receive Endpoint.                                                                                      |\\n| 0x01E0 0486                                                  | RXHUBADDR                                                    | Address of the hub that has to be accessed through the associated Receive Endpoint. This is used only when full speed or low speed device is connected via a USB2.0 high-speed hub.  |\\n| 0x01E0 0487                                                  | RXHUBPORT                                                    | Port of the hub that has to be accessed through the associated Receive Endpoint. This is used only when full speed or low speed device is connected via a USB2.0 high-speed hub.     |\\n| Target Endpoint 1 Control Registers, Valid Only in Host Mode | Target Endpoint 1 Control Registers, Valid Only in Host Mode | Target Endpoint 1 Control Registers, Valid Only in Host Mode                                                                                                                         |\\n| 0x01E0 0488                                                  | TXFUNCADDR                                                   | Address of the target function that has to be accessed through the associated Transmit Endpoint.                                                                                     |\\n| 0x01E0 048A                                                  | TXHUBADDR                                                    | Address of the hub that has to be accessed through the associated Transmit Endpoint. This is used only when full speed or low speed device is connected via a USB2.0 high-speed hub. |\\n| 0x01E0 048B                                                  | TXHUBPORT                                                    | Port of the hub that has to be accessed through the associated Transmit Endpoint. This is used only when full speed or low speed device is connected via a USB2.0 high-speed hub.    |\\n| 0x01E0 048C                                                  | RXFUNCADDR                                                   | Address of the target function that has to be accessed through the associated Receive Endpoint.                                                                                      |\\n| 0x01E0 048E                                                  | RXHUBADDR                                                    | Address of the hub that has to be accessed through the associated Receive Endpoint. This is used only when full speed or low speed device is connected via a USB2.0 high-speed hub.  |\\n| 0x01E0 048F                                                  | RXHUBPORT                                                    | Port of the hub that has to be accessed through the associated Receive Endpoint. This is used only when full speed or low speed device is connected via a USB2.0 high-speed hub.     |\\n| Target Endpoint 2 Control Registers, Valid Only in Host Mode | Target Endpoint 2 Control Registers, Valid Only in Host Mode | Target Endpoint 2 Control Registers, Valid Only in Host Mode                                                                                                                         |\\n| 0x01E0 0490                                                  | TXFUNCADDR                                                   | Address of the target function that has to be accessed through the associated Transmit Endpoint.                                                                                     |\\n| 0x01E0 0492                                                  | TXHUBADDR                                                    | Address of the hub that has to be accessed through the associated Transmit Endpoint. This is used only when full speed or low speed device is connected via a USB2.0 high-speed hub. |\\n| 0x01E0 0493                                                  | TXHUBPORT                                                    | Port of the hub that has to be accessed through the associated Transmit Endpoint. This is used only when full speed or low speed device is connected via a USB2.0 high-speed hub.    |\\n| 0x01E0 0494                                                  | RXFUNCADDR                                                   | Address of the target function that has to be accessed through the                                                                                                                   |\\n| 0x01E0 0496                                                  | RXHUBADDR                                                    | Address of the hub that has to be accessed through the associated Receive Endpoint. This is used only when full speed or low speed device is connected via a USB2.0 high-speed hub.  |\\n| 0x01E0 0497                                                  | RXHUBPORT                                                    | Port of the hub that has to be accessed through the associated Receive Endpoint. This is used only when full speed or low speed device is connected via a USB2.0 high-speed hub.     |\\n| Target Endpoint 3 Control Registers, Valid Only in Host Mode | Target Endpoint 3 Control Registers, Valid Only in Host Mode | Target Endpoint 3 Control Registers, Valid Only in Host Mode                                                                                                                         |\\n| 0x01E0 0498                                                  | TXFUNCADDR                                                   | Address of the target function that has to be accessed through the associated Transmit Endpoint.                                                                                     |\\n\\n---\", \"## Table 5-94. Universal Serial Bus OTG (USB0) Registers (continued)\\n\\n---\\n\\n| BYTE ADDRESS                                                 | Acronym                                                      | Register Description                                                                                                                                                                 |\\n|--------------------------------------------------------------|--------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|\\n| 0x01E0 049A                                                  | TXHUBADDR                                                    | Address of the hub that has to be accessed through the associated Transmit Endpoint. This is used only when full speed or low speed device is connected via a USB2.0 high-speed hub. |\\n| 0x01E0 049B                                                  | TXHUBPORT                                                    | Port of the hub that has to be accessed through the associated Transmit Endpoint. This is used only when full speed or low speed device is connected via a USB2.0 high-speed hub.    |\\n| 0x01E0 049C                                                  | RXFUNCADDR                                                   | Address of the target function that has to be accessed through the associated Receive Endpoint.                                                                                      |\\n| 0x01E0 049E                                                  | RXHUBADDR                                                    | Address of the hub that has to be accessed through the associated Receive Endpoint. This is used only when full speed or low speed device is connected via a USB2.0 high-speed hub.  |\\n| 0x01E0 049F                                                  | RXHUBPORT                                                    | Port of the hub that has to be accessed through the associated Receive Endpoint. This is used only when full speed or low speed device is connected via a USB2.0 high-speed hub.     |\\n| Target Endpoint 4 Control Registers, Valid Only in Host Mode | Target Endpoint 4 Control Registers, Valid Only in Host Mode | Target Endpoint 4 Control Registers, Valid Only in Host Mode                                                                                                                         |\\n| 0x01E0 04A0                                                  | TXFUNCADDR                                                   | Address of the target function that has to be accessed through the associated Transmit Endpoint.                                                                                     |\\n| 0x01E0 04A2                                                  | TXHUBADDR                                                    | Address of the hub that has to be accessed through the associated Transmit Endpoint. This is used only when full speed or low speed device is connected via a USB2.0 high-speed hub. |\\n| 0x01E0 04A3                                                  | TXHUBPORT                                                    | Port of the hub that has to be accessed through the associated Transmit Endpoint. This is used only when full speed or low speed device is connected via a USB2.0 high-speed hub.    |\\n| 0x01E0 04A4                                                  | RXFUNCADDR                                                   | Address of the target function that has to be accessed through the associated Receive Endpoint.                                                                                      |\\n| 0x01E0 04A6                                                  | RXHUBADDR                                                    | Address of the hub that has to be accessed through the associated Receive Endpoint. This is used only when full speed or low speed device is connected via a USB2.0 high-speed hub.  |\\n| 0x01E0 04A7                                                  | RXHUBPORT                                                    | Port of the hub that has to be accessed through the associated Receive Endpoint. This is used only when full speed or low speed device is connected via a USB2.0 high-speed hub.     |\\n| Control and Status Register for Endpoint 0                   | Control and Status Register for Endpoint 0                   | Control and Status Register for Endpoint 0                                                                                                                                           |\\n| 0x01E0 0502                                                  | PERI_CSR0                                                    | Control Status Register for Endpoint 0 in Peripheral Mode                                                                                                                            |\\n|                                                              | HOST_CSR0                                                    | Control Status Register for Endpoint 0 in Host Mode                                                                                                                                  |\\n| 0x01E0 0508                                                  | COUNT0                                                       | Number of Received Bytes in Endpoint 0 FIFO                                                                                                                                          |\\n| 0x01E0 050A                                                  | HOST_TYPE0                                                   | Defines the Speed of Endpoint 0                                                                                                                                                      |\\n| 0x01E0 050B                                                  | HOST_NAKLIMIT0                                               | Sets the NAK Response Timeout on Endpoint 0                                                                                                                                          |\\n| 0x01E0 050F                                                  | CONFIGDATA                                                   | Returns details of core configuration.                                                                                                                                               |\\n| Control and Status Register for Endpoint 1                   | Control and Status Register for Endpoint 1                   | Control and Status Register for Endpoint 1                                                                                                                                           |\\n| 0x01E0 0510                                                  | TXMAXP                                                       | Maximum Packet Size for Peripheral/Host Transmit Endpoint                                                                                                                            |\\n| 0x01E0 0512                                                  | PERI_TXCSR                                                   | Control Status Register for Peripheral Transmit Endpoint (peripheral mode)                                                                                                           |\\n| 0x01E0 0512                                                  | HOST_TXCSR                                                   | Control Status Register for Host Transmit Endpoint (host mode)                                                                                                                       |\\n| 0x01E0 0514                                                  | RXMAXP                                                       | Maximum Packet Size for Peripheral/Host Receive Endpoint                                                                                                                             |\\n| 0x01E0 0516                                                  | PERI_RXCSR                                                   | Control Status Register for Peripheral Receive Endpoint (peripheral mode)                                                                                                            |\\n| 0x01E0 0516                                                  | HOST_RXCSR                                                   | Control Status Register for Host Receive Endpoint (host mode)                                                                                                                        |\\n| 0x01E0 0518                                                  | RXCOUNT                                                      | Number of Bytes in Host Receive endpoint FIFO                                                                                                                                        |\\n| 0x01E0 051A                                                  | HOST_TXTYPE                                                  | Sets the operating speed, transaction protocol and peripheral endpoint number for the host Transmit endpoint.                                                                        |\\n| 0x01E0 051B                                                  | HOST_TXINTERVAL                                              | Sets the polling interval for Interrupt/ISOC transactions or the NAK response timeout on Bulk transactions for host Transmit endpoint.                                               |\\n\\n---\", \"## Table 5-94. Universal Serial Bus OTG (USB0) Registers (continued)\\n\\n---\\n\\n| BYTE ADDRESS                               | Acronym                                    | Register Description                                                                                                                   |\\n|--------------------------------------------|--------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------|\\n| 0x01E0 051C                                | HOST_RXTYPE                                | Sets the operating speed, transaction protocol and peripheral endpoint number for the host Receive endpoint.                           |\\n| 0x01E0 051D                                | HOST_RXINTERVAL                            | Sets the polling interval for Interrupt/ISOC transactions or the NAK response timeout on Bulk transactions for host Receive endpoint.  |\\n| Control and Status Register for Endpoint 2 | Control and Status Register for Endpoint 2 | Control and Status Register for Endpoint 2                                                                                             |\\n| 0x01E0 0520                                | TXMAXP                                     | Maximum Packet Size for Peripheral/Host Transmit Endpoint                                                                              |\\n| 0x01E0 0522                                | PERI_TXCSR                                 | Control Status Register for Peripheral Transmit Endpoint (peripheral mode)                                                             |\\n|                                            | HOST_TXCSR                                 | Control Status Register for Host Transmit Endpoint (host mode)                                                                         |\\n| 0x01E0 0524                                | RXMAXP                                     | Maximum Packet Size for Peripheral/Host Receive Endpoint                                                                               |\\n| 0x01E0 0526                                | PERI_RXCSR                                 | Control Status Register for Peripheral Receive Endpoint (peripheral mode)                                                              |\\n|                                            | HOST_RXCSR                                 | Control Status Register for Host Receive Endpoint (host mode)                                                                          |\\n| 0x01E0 0528                                | RXCOUNT                                    | Number of Bytes in Host Receive endpoint FIFO                                                                                          |\\n| 0x01E0 052A                                | HOST_TXTYPE                                | Sets the operating speed, transaction protocol and peripheral endpoint number for the host Transmit endpoint.                          |\\n| 0x01E0 052B                                | HOST_TXINTERVAL                            | Sets the polling interval for Interrupt/ISOC transactions or the NAK response timeout on Bulk transactions for host Transmit endpoint. |\\n| 0x01E0 052C                                | HOST_RXTYPE                                | Sets the operating speed, transaction protocol and peripheral endpoint number for the host Receive endpoint.                           |\\n| 0x01E0 052D                                | HOST_RXINTERVAL                            | Sets the polling interval for Interrupt/ISOC transactions or the NAK response timeout on Bulk transactions for host Receive endpoint.  |\\n| Control and Status Register for Endpoint 3 | Control and Status Register for Endpoint 3 | Control and Status Register for Endpoint 3                                                                                             |\\n| 0x01E0 0530                                | TXMAXP                                     | Maximum Packet Size for Peripheral/Host Transmit Endpoint                                                                              |\\n| 0x01E0 0532                                | PERI_TXCSR                                 | Control Status Register for Peripheral Transmit Endpoint (peripheral mode)                                                             |\\n|                                            | HOST_TXCSR                                 | Control Status Register for Host Transmit Endpoint (host mode)                                                                         |\\n| 0x01E0 0534                                | RXMAXP                                     | Maximum Packet Size for Peripheral/Host Receive Endpoint                                                                               |\\n| 0x01E0 0536                                | PERI_RXCSR                                 | Control Status Register for Peripheral Receive Endpoint (peripheral mode)                                                              |\\n|                                            | HOST_RXCSR                                 | Control Status Register for Host Receive Endpoint (host mode)                                                                          |\\n| 0x01E0 0538                                | RXCOUNT                                    | Number of Bytes in Host Receive endpoint FIFO                                                                                          |\\n| 0x01E0 053A                                | HOST_TXTYPE                                | Sets the operating speed, transaction protocol and peripheral endpoint number for the host Transmit endpoint.                          |\\n| 0x01E0 053B                                | HOST_TXINTERVAL                            | Sets the polling interval for Interrupt/ISOC transactions or the NAK response timeout on Bulk transactions for host Transmit endpoint. |\\n| 0x01E0 053C                                | HOST_RXTYPE                                | Sets the operating speed, transaction protocol and peripheral endpoint number for the host Receive endpoint.                           |\\n| 0x01E0 053D                                | HOST_RXINTERVAL                            | Sets the polling interval for Interrupt/ISOC transactions or the NAK response timeout on Bulk transactions for host Receive endpoint.  |\\n| Control and Status Register for Endpoint 4 | Control and Status Register for Endpoint 4 | Control and Status Register for Endpoint 4                                                                                             |\\n| 0x01E0 0540                                | TXMAXP                                     | Maximum Packet Size for Peripheral/Host Transmit Endpoint                                                                              |\\n| 0x01E0 0542                                | PERI_TXCSR                                 | Control Status Register for Peripheral Transmit Endpoint (peripheral mode)                                                             |\\n|                                            | HOST_TXCSR                                 | Control Status Register for Host Transmit Endpoint (host mode)                                                                         |\\n| 0x01E0 0544                                | RXMAXP                                     | Maximum Packet Size for Peripheral/Host Receive Endpoint                                                                               |\\n\\n---\", \"## Table 5-94. Universal Serial Bus OTG (USB0) Registers (continued)\\n\\n---\\n\\n| BYTE ADDRESS            | Acronym                 | Register Description                                                                                                                   |\\n|-------------------------|-------------------------|----------------------------------------------------------------------------------------------------------------------------------------|\\n| 0x01E0 0546             | PERI_RXCSR              | Control Status Register for Peripheral Receive Endpoint (peripheral mode)                                                              |\\n| 0x01E0 0546             | HOST_RXCSR              | Control Status Register for Host Receive Endpoint (host mode)                                                                          |\\n| 0x01E0 0548             | RXCOUNT                 | Number of Bytes in Host Receive endpoint FIFO                                                                                          |\\n| 0x01E0 054A             | HOST_TXTYPE             | Sets the operating speed, transaction protocol and peripheral endpoint number for the host Transmit endpoint.                          |\\n| 0x01E0 054B             | HOST_TXINTERVAL         | Sets the polling interval for Interrupt/ISOC transactions or the NAK response timeout on Bulk transactions for host Transmit endpoint. |\\n| 0x01E0 054C             | HOST_RXTYPE             | Sets the operating speed, transaction protocol and peripheral endpoint number for the host Receive endpoint.                           |\\n| 0x01E0 054D             | HOST_RXINTERVAL         | Sets the polling interval for Interrupt/ISOC transactions or the NAK response timeout on Bulk transactions for host Receive endpoint.  |\\n| DMA Registers           | DMA Registers           | DMA Registers                                                                                                                          |\\n| 0x01E0 1000             | DMAREV                  | DMA Revision Register                                                                                                                  |\\n| 0x01E0 1004             | TDFDQ                   | DMA Teardown Free Descriptor Queue Control Register                                                                                    |\\n| 0x01E0 1008             | DMAEMU                  | DMA Emulation Control Register                                                                                                         |\\n| 0x01E0 1800             | TGCR[0]                 | Transmit Channel 0 Global Configuration Register                                                                                       |\\n| 0x01E0 1808             | RXGCR[0]                | Receive Channel 0 Global Configuration Register                                                                                        |\\n| 0x01E0 180C             | RXHPCRA[0]              | Receive Channel 0 Host Packet Configuration Register A                                                                                 |\\n| 0x01E0 1810             | RXHPCRB[0]              | Receive Channel 0 Host Packet Configuration Register B                                                                                 |\\n| 0x01E0 1820             | TGCR[1]                 | Transmit Channel 1 Global Configuration Register                                                                                       |\\n| 0x01E0 1828             | RXGCR[1]                | Receive Channel 1 Global Configuration Register                                                                                        |\\n| 0x01E0 182C             | RXHPCRA[1]              | Receive Channel 1 Host Packet Configuration Register A                                                                                 |\\n| 0x01E0 1830             | RXHPCRB[1]              | Receive Channel 1 Host Packet Configuration Register B                                                                                 |\\n| 0x01E0 1840             | TGCR[2]                 | Transmit Channel 2 Global Configuration Register                                                                                       |\\n| 0x01E0 1848             | RXGCR[2]                | Receive Channel 2 Global Configuration Register                                                                                        |\\n| 0x01E0 184C             | RXHPCRA[2]              | Receive Channel 2 Host Packet Configuration Register A                                                                                 |\\n| 0x01E0 1850             | RXHPCRB[2]              | Receive Channel 2 Host Packet Configuration Register B                                                                                 |\\n| 0x01E0 1860             | TGCR[3]                 | Transmit Channel 3 Global Configuration Register                                                                                       |\\n| 0x01E0 1868             | RXGCR[3]                | Receive Channel 3 Global Configuration Register                                                                                        |\\n| 0x01E0 186C             | RXHPCRA[3]              | Receive Channel 3 Host Packet Configuration Register A                                                                                 |\\n| 0x01E0 1870             | RXHPCRB[3]              | Receive Channel 3 Host Packet Configuration Register B                                                                                 |\\n| 0x01E0 2C00             | DMA_SCHED_CTRL          | DMA Scheduler Control Register                                                                                                         |\\n| 0x01E0 2D00             | ENTRY[0]                | DMA Scheduler Table Word 0                                                                                                             |\\n| 0x01E0 2D04             | ENTRY[1]                | DMA Scheduler Table Word 1                                                                                                             |\\n| . . .                   | . . .                   | . . .                                                                                                                                  |\\n| 0x01E0 2DFC             | ENTRY[63]               | DMA Scheduler Table Word 63                                                                                                            |\\n| Queue Manager Registers | Queue Manager Registers | Queue Manager Registers                                                                                                                |\\n| 0x01E0 4000             | QMGRREV                 | Queue Manager Revision Register                                                                                                        |\\n| 0x01E0 4008             | DIVERSION               | Queue Diversion Register                                                                                                               |\\n| 0x01E0 4020             | FDBSC0                  | Free Descriptor/Buffer Starvation Count Register 0                                                                                     |\\n| 0x01E0 4024             | FDBSC1                  | Free Descriptor/Buffer Starvation Count Register 1                                                                                     |\\n| 0x01E0 4028             | FDBSC2                  | Free Descriptor/Buffer Starvation Count Register 2                                                                                     |\\n| 0x01E0 402C             | FDBSC3                  | Free Descriptor/Buffer Starvation Count Register 3                                                                                     |\\n| 0x01E0 4080             | LRAM0BASE               | Linking RAM Region 0 Base Address Register                                                                                             |\\n| 0x01E0 4084             | LRAM0SIZE               | Linking RAM Region 0 Size Register                                                                                                     |\\n| 0x01E0 4088             | LRAM1BASE               | Linking RAM Region 1 Base Address Register                                                                                             |\\n| 0x01E0 4090             | PEND0                   | Queue Pending Register 0                                                                                                               |\\n\\n---\", \"## Table 5-94. Universal Serial Bus OTG (USB0) Registers (continued)\\n\\n---\\n\\n| BYTE ADDRESS   | Acronym         | Register Description                     |\\n|----------------|-----------------|------------------------------------------|\\n| 0x01E0 4094    | PEND1           | Queue Pending Register 1                 |\\n| 0x01E0 5000    | QMEMRBASE[0]    | Memory Region 0 Base Address Register    |\\n| 0x01E0 5004    | QMEMRCTRL[0]    | Memory Region 0 Control Register         |\\n| 0x01E0 5010    | QMEMRBASE[1]    | Memory Region 1 Base Address Register    |\\n| 0x01E0 5014    | QMEMRCTRL[1]    | Memory Region 1 Control Register         |\\n| . . .          | . . .           | . . .                                    |\\n| 0x01E0 5070    | QMEMRBASE[7]    | Memory Region 7 Base Address Register    |\\n| 0x01E0 5074    | QMEMRCTRL[7]    | Memory Region 7 Control Register         |\\n| 0x01E0 6000    | QCTRL_CTRLA[0]  | Queue Manager Queue 0 Control Register A |\\n| 0x01E0 6004    | QCTRL_CTRLB[0]  | Queue Manager Queue 0 Control Register B |\\n| 0x01E0 6008    | QCTRL_CTRLC[0]  | Queue Manager Queue 0 Control Register C |\\n| 0x01E0 600C    | QCTRL_CTRLD[0]  | Queue Manager Queue 0 Control Register D |\\n| 0x01E0 6010    | QCTRL_CTRLA[1]  | Queue Manager Queue 1 Control Register A |\\n| 0x01E0 6014    | QCTRL_CTRLB[1]  | Queue Manager Queue 1 Control Register B |\\n| 0x01E0 6018    | QCTRL_CTRLC[1]  | Queue Manager Queue 1 Control Register C |\\n| 0x01E0 601C    | QCTRL_CTRLD[1]  | Queue Manager Queue 1 Control Register D |\\n| . . .          | . . .           | . . .                                    |\\n| 0x01E0 63F0    | QCTRL_CTRLA[63] | Queue Manager Queue 63 Status Register A |\\n| 0x01E0 63F4    | QCTRL_CTRLB[63] | Queue Manager Queue 63 Status Register B |\\n| 0x01E0 63F8    | QCTRL_CTRLC[63] | Queue Manager Queue 63 Status Register C |\\n| 0x01E0 63FC    | QCTRL_CTRLD[63] | Queue Manager Queue 63 Status Register D |\\n| 0x01E0 6800    | QCTRL_STATA[0]  | Queue Manager Queue 0 Status Register A  |\\n| 0x01E0 6804    | QCTRL_STATB[0]  | Queue Manager Queue 0 Status Register B  |\\n| 0x01E0 6808    | QCTRL_STATC[0]  | Queue Manager Queue 0 Status Register C  |\\n| 0x01E0 6810    | QCTRL_STATA[1]  | Queue Manager Queue 1 Status Register A  |\\n| 0x01E0 6814    | QCTRL_STATB[1]  | Queue Manager Queue 1 Status Register B  |\\n| 0x01E0 6818    | QCTRL_STATC[1]  | Queue Manager Queue 1 Status Register C  |\\n| . . .          | . . .           | . . .                                    |\\n| 0x01E0 6BF0    | QCTRL_STATA[63] | Queue Manager Queue 63 Status Register A |\\n| 0x01E0 6BF4    | QCTRL_STATB[63] | Queue Manager Queue 63 Status Register   |\\n| 0x01E0 6BF8    | QCTRL_STATC[63] | Queue Manager Queue 63 Status Register C |\\n\\n---\\n## Table 5-95. Switching Characteristics Over Recommended Operating Conditions for USB0 (1) (see Figure 5-66)\\n\\n---\\n\\n| NO.   | PARAMETER      | LOW 1.5 Mbps                                 | SPEED   | SPEED   | FULL SPEED 12 Mbps   | FULL SPEED 12 Mbps   | HIGH SPEED 480 Mbps   | HIGH SPEED 480 Mbps   | UNIT   |\\n|-------|----------------|----------------------------------------------|---------|---------|----------------------|----------------------|-----------------------|-----------------------|--------|\\n| NO.   |                |                                              | MIN     | MAX     | MIN                  | MAX                  | MIN                   | MAX                   |        |\\n| 1     | t r(D)         | Rise time, USB0_DP and USB0_DM signals (2)   | 75      | 300     | 4                    | 20                   | 0.5                   |                       | ns     |\\n| 2     | t f(D)         | Fall time, USB0_DP and USB0_DM signals (2)   | 75      | 300     | 4                    | 20                   | 0.5                   |                       | ns     |\\n| 3     | t rfM          | Rise/Fall time, matching (3)                 | 80      | 120     | 90                   | 111                  | -                     | -                     | %      |\\n| 4     | V CRS          | Output signal cross-over voltage (2)         | 1.3     | 2       | 1.3                  | 2                    | -                     | -                     | V      |\\n| 5     | t jr(source)NT | Source (Host) Driver jitter, next transition |         | 2       |                      | 2                    |                       |                       | (4) ns |\\n\\n---\\n## Table 5-95. Switching Characteristics Over Recommended Operating Conditions for USB0 (1) (see Figure 5-66) (continued)\\n\\n---\\n\\n| NO.   | PARAMETER      | PARAMETER                                          | LOW SPEED 1.5 Mbps   | LOW SPEED 1.5 Mbps   | FULL SPEED 12 Mbps   | FULL SPEED 12 Mbps   | HIGH SPEED 480 Mbps   | HIGH SPEED 480 Mbps   | UNIT   |\\n|-------|----------------|----------------------------------------------------|----------------------|----------------------|----------------------|----------------------|-----------------------|-----------------------|--------|\\n|       |                |                                                    | MIN                  | MAX                  | MIN                  | MAX                  | MIN                   | MAX                   |        |\\n|       | t jr(FUNC)NT   | Function Driver jitter, next transition            |                      | 25                   |                      | 2                    |                       | (4)                   | ns     |\\n| 6     | t jr(source)PT | Source (Host) Driver jitter, paired transition (5) |                      | 1                    |                      | 1                    |                       | (4)                   | ns     |\\n|       | t jr(FUNC)PT   | Function Driver jitter, paired transition          |                      | 10                   |                      | 1                    |                       | (4)                   | ns     |\\n| 7     | t w(EOPT)      | Pulse duration, EOP transmitter                    | 1250                 | 1500                 | 160                  | 175                  | -                     | -                     | ns     |\\n| 8     | t w(EOPR)      | Pulse duration, EOP receiver                       | 670                  |                      | 82                   |                      | -                     |                       | ns     |\\n| 9     | t (DRATE)      | Data Rate                                          |                      | 1.5                  |                      | 12                   |                       | 480                   | Mb/s   |\\n| 10    | Z DRV          | Driver Output Resistance                           | -                    | -                    | 40.5                 | 49.5                 | 40.5                  | 49.5                  | â¦      |\\n| 11    | Z INP          | Receiver Input Impedance                           | 100k                 |                      | 100k                 |                      | -                     | -                     | â¦      |\\n\\n---\", \"## Table 5-96. HPI Control Registers\\n\\n---\\n\\n| HEX ADDRESS RANGE         | ACRONYM          | REGISTER NAME                               | COMMENTS                                                                                                  |\\n|---------------------------|------------------|---------------------------------------------|-----------------------------------------------------------------------------------------------------------|\\n| 0x01E1 0000               | PID              | Peripheral Identification Register          |                                                                                                           |\\n| 0x01E1 0004               | PWREMU_MGMT      | HPI power and emulation management register | The CPU has read/write access to the PWREMU_MGMT register.                                                |\\n| 0x01E1 0008               | -                | Reserved                                    |                                                                                                           |\\n| 0x01E1 000C               | GPIO_EN          | General Purpose IO Enable Register          |                                                                                                           |\\n| 0x01E1 0010               | GPIO_DIR1        | General Purpose IO Direction Register 1     |                                                                                                           |\\n| 0x01E1 0014               | GPIO_DAT1        | General Purpose IO Data Register 1          |                                                                                                           |\\n| 0x01E1 0018               | GPIO_DIR2        | General Purpose IO Direction Register 2     |                                                                                                           |\\n| 0x01E1 001C               | GPIO_DAT2        | General Purpose IO Data Register 2          |                                                                                                           |\\n| 0x01E1 0020               | GPIO_DIR3        | General Purpose IO Direction Register 3     |                                                                                                           |\\n| 0x01E1 0024               | GPIO_DAT3        | General Purpose IO Data Register 3          |                                                                                                           |\\n| 0x01E1 0028               | -                | Reserved                                    |                                                                                                           |\\n| 0x01E1 002C               | -                | Reserved                                    |                                                                                                           |\\n| 0x01E1 0030               | HPIC             | HPI control register                        | The Host and the CPU both have read/write access to the HPIC register.                                    |\\n| 0x01E1 0034               | HPIA (HPIAW) (1) | HPI address register (Write)                | The Host has read/write access to the HPIA registers. The CPU has only read access to the HPIA registers. |\\n| 0x01E1 0038               | HPIA (HPIAR) (1) | HPI address register (Read)                 | The Host has read/write access to the HPIA registers. The CPU has only read access to the HPIA registers. |\\n| 0x01E1 000C - 0x01E1 07FF | -                | Reserved                                    |                                                                                                           |\\n\\n---\\n## Table 5-97. Timing Requirements for Host-Port Interface Cycles (1)(2) (3)\\n\\n---\\n\\n|   NO. |                  |                                                                                                                                                         | MIN   | MAX   | UNIT   |\\n|-------|------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------|-------|-------|--------|\\n|     1 | t su(SELV-HSTBL) | Setup time, select signals (4) valid before HSTROBE low                                                                                                 | 5     |       | ns     |\\n|     2 | t h(HSTBL-SELV)  | Hold time, select signals (4) valid after HSTROBE low                                                                                                   | 2     |       | ns     |\\n|     3 | t w(HSTBL)       | Pulse duration, HSTROBE active low                                                                                                                      | 15    |       | ns     |\\n|     4 | t w(HSTBH)       | Pulse duration, HSTROBE inactive high between consecutive accesses                                                                                      | 2M    |       | ns     |\\n|    11 | t su(HDV-HSTBH)  | Setup time, host data valid before HSTROBE high                                                                                                         | 5     |       | ns     |\\n|    12 | t h(HSTBH-HDV)   | Hold time, host data valid after HSTROBE high                                                                                                           | 1     |       | ns     |\\n|    13 | t h(HRDYL-HSTBH) | Hold time, HSTROBE high after HRDY low. HSTROBE should not be inactivated until HRDY is active (low); otherwise, HPI writes will not complete properly. | 0     |       | ns     |\\n\\n---\\n## Table 5-98. Switching Characteristics for Host-Port Interface Cycles (1)(2) (3) (4)\\n\\n---\\n\\n| NO.   | PARAMETER        | PARAMETER                                         | PARAMETER                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     | MIN   | MAX   | UNIT   |\\n|-------|------------------|---------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------|-------|--------|\\n| 5     | t d(HSTBL-HRDYV) | Delay time, HSTROBE low to HRDY valid             | For HPI Write, HRDY can go high ( not ready ) for these HPI Write conditions; otherwise, HRDY stays low ( ready ): Case 1 : Back-to-back HPIA writes (can be either first or second half-word) Case 2 : HPIA write following a PREFETCH command (can be either first or second half-word) Case 3 : HPID write when FIFO is full or flushing (can be either first or second half-word) Case 4 : HPIA write and Write FIFO not empty For HPI Read, HRDY can go high ( not ready ) for these HPI Read conditions: Case 1 : HPID read (with auto- increment) and data not in Read FIFO (can only happen to first half-word of HPID access) Case 2 : First half-word access of HPID Read without auto-increment For HPI Read, HRDY stays low ( ready ) for these HPI Read conditions: Case 1 : HPID read with auto-increment and data is already in Read FIFO (applies to either half-word of HPID access) Case 2 : HPID read without auto- increment and data is already in Read FIFO (always applies to second half- word of HPID access) Case 3 : HPIC or HPIA read (applies to |       | 12    | ns     |\\n| 5a    | t d(HRSL-HRDYV)  | Delay time HAS low to HRDY valid                  | Delay time HAS low to HRDY valid                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | 13    | 13    |        |\\n| 6     | t en(HSTBL-HD)   | Enable time, HD driven from HSTROBE low           | Enable time, HD driven from HSTROBE low                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | 2     |       | ns     |\\n| 7     | t d(HRDYL-HDV)   | Delay time, HRDY low to HD valid                  | Delay time, HRDY low to HD valid                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |       | 0     | ns     |\\n| 8     | t oh(HSTBH-HDV)  | Output hold time, HD valid after HSTROBE high     | Output hold time, HD valid after HSTROBE high                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | 1.5   |       | ns     |\\n| 14    | t dis(HSTBH-HDV) | Disable time, HD high-impedance from HSTROBE high | Disable time, HD high-impedance from HSTROBE high                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |       | 12    | ns     |\\n| 15    | t d(HSTBL-HDV)   | Delay time, HSTROBE low to HD valid               | For HPI Read. Applies to conditions where data is already residing in HPID/FIFO: Case 1 : HPIC or HPIA read Case 2 : First half-word of HPID read with auto-increment and data is already in Read FIFO Case 3 : Second half-word of HPID read with or without auto-increment                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |       | 15    | ns     |\\n| 18    | t d(HSTBH-HRDYV) | Delay time, HSTROBE high to HRDY valid            | For HPI Write, HRDY can go high ( not ready ) for these HPI Write conditions; otherwise, HRDY stays low ( ready ): Case 1 : HPID write when Write FIFO is full (can happen to either half-word) Case 2 : HPIA write (can happen to either half-word) Case 3 : HPID write without auto- increment (only happens to second half-word)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |       | 12    | ns     |\\n\\n---\", \"## Table 5-99. MPU Register Descriptions\\n\\n---\\n\\n| MPU1 BYTE ADDRESS         | MPU2 BYTE ADDRESS         | REGISTER NAME       | DESCRIPTION                        |\\n|---------------------------|---------------------------|---------------------|------------------------------------|\\n| 0x01E1 4000               | 0x01E1 5000               | REVISION            | Revision                           |\\n| 0x01E1 4004               | 0x01E1 5004               | CONFIGURATION       | Configuration                      |\\n| 0x01E1 4008 - 0x01E1 4009 | 0x01E1 5008 - 0x01E1 5009 | RSVD                | Reserved                           |\\n| 0x01E1 4010               | 0x01E1 5010               | INTR_RAW_STATUS     | Interrupt Raw Status/Set           |\\n| 0x01E1 4014               | 0x01E1 5014               | INTR_ENABLED_STATUS | Interrupt Enabled Status/Clear     |\\n| 0x01E1 4018               | 0x01E1 5018               | INTR_ENABLE         | Interrupt Enable                   |\\n| 0x01E1 401C               | 0x01E1 501C               | INTR_ENABLE_CLR     | Interrupt Enable Clear             |\\n| 0x01E1 4020               | 0x01E1 5020               | RSVD                | Reserved                           |\\n| 0x01E1 4024               | 0x01E1 5024               | RSVD                | Reserved                           |\\n| 0x01E1 4028 - 0x01E1 40FF | 0x01E1 5028 - 0x01E1 50FF | RSVD                | Reserved                           |\\n| 0x01E1 4100               | 0x01E1 5100               | FIXED_MPSAR         | Fixed 1 Start Address              |\\n| 0x01E1 4104               | 0x01E1 5104               | FIXED_MPEAR         | Fixed 1 End Address                |\\n| 0x01E1 4108               | 0x01E1 5108               | FIXED_MPPA          | Fixed 1 MPPA                       |\\n| 0x01E1 410C               | 0x01E1 510C               | RSVD                | Reserved                           |\\n| 0x01E1 4110 - 0x01E1 41FF | 0x01E1 5110 - 0x01E1 51FF | RSVD                | Reserved                           |\\n| 0x01E1 4200               | 0x01E1 5200               | PROG0_MPSAR         | Programmable 1 Start Address       |\\n| 0x01E1 4204               | 0x01E1 5204               | PROG0_MPEAR         | Programmable 1 End Address         |\\n| 0x01E1 4208               | 0x01E1 5208               | PROG0_MPPA          | Programmable 1 MPPA                |\\n| 0x01E1 420C               | 0x01E1 520C               | RSVD                | Reserved                           |\\n| 0x01E1 4210               | 0x01E1 5210               | PROG1_MPSAR         | Additional Programmable Range MMRs |\\n| 0x01E1 4214               | 0x01E1 5214               | PROG1_MPEAR         |                                    |\\n| 0x01E1 4218               | 0x01E1 5218               | PROG1_MPPA          |                                    |\\n| 0x01E1 421C               | 0x01E1 521C               | RSVD                |                                    |\\n| 0x01E1 4220               | 0x01E1 5220               | PROG2_MPSAR         |                                    |\\n| 0x01E1 4224               | 0x01E1 5224               | PROG2_MPEAR         |                                    |\\n| 0x01E1 4228               | 0x01E1 5228               | PROG2_MPPA          |                                    |\\n| 0x01E1 422C               | 0x01E1 522C               | RSVD                |                                    |\\n| 0x01E1 4230               | 0x01E1 5230               | PROG3_MPSAR         |                                    |\\n| 0x01E1 4234               | 0x01E1 5234               | PROG3_MPEAR         |                                    |\\n| 0x01E1 4238               | 0x01E1 5238               | PROG3_MPPA          |                                    |\\n| 0x01E1 423C               | 0x01E1 523C               | RSVD                |                                    |\\n| 0x01E1 4240               | 0x01E1 5240               | PROG4_MPSAR         |                                    |\\n| 0x01E1 4244               | 0x01E1 5244               | PROG4_MPEAR         |                                    |\\n| 0x01E1 4248               | 0x01E1 5248               | PROG4_MPPA          |                                    |\\n| 0x01E1 424C               | 0x01E1 524C               | RSVD                |                                    |\\n| 0x01E1 4250               | 0x01E1 5250               | PROG5_MPSAR         |                                    |\\n| 0x01E1 4254               | 0x01E1 5254               | PROG5_MPEAR         |                                    |\\n| 0x01E1 4258               | 0x01E1 5258               | PROG5_MPPA          |                                    |\\n| 0x01E1 425C - 0x01E1 42FF | 0x01E1 525C               | RSVD                |                                    |\\n| -                         | 0x01E1 5260               | PROG6_MPSAR         |                                    |\\n| -                         | 0x01E1 5264               | PROG6_MPEAR         |                                    |\\n\\n---\\n## Table 5-99. MPU Register Descriptions (continued)\\n\\n---\\n\\n| MPU1 BYTE ADDRESS   | MPU2 BYTE ADDRESS         | REGISTER NAME   | DESCRIPTION     |\\n|---------------------|---------------------------|-----------------|-----------------|\\n| -                   | 0x01E1 5268               | PROG6_MPPA      |                 |\\n| -                   | 0x01E1 526C               | RSVD            |                 |\\n| -                   | 0x01E1 5270               | PROG7_MPSAR     |                 |\\n| -                   | 0x01E1 5274               | PROG7_MPEAR     |                 |\\n| -                   | 0x01E1 5278               | PROG7_MPPA      |                 |\\n| -                   | 0x01E1 527C               | RSVD            |                 |\\n| -                   | 0x01E1 5280               | PROG8_MPSAR     |                 |\\n| -                   | 0x01E1 5284               | PROG8_MPEAR     |                 |\\n| -                   | 0x01E1 5288               | PROG8_MPPA      |                 |\\n| -                   | 0x01E1 528C               | RSVD            |                 |\\n| -                   | 0x01E1 5290               | PROG9_MPSAR     |                 |\\n| -                   | 0x01E1 5294               | PROG9_MPEAR     |                 |\\n| -                   | 0x01E1 5298               | PROG9_MPPA      |                 |\\n| -                   | 0x01E1 529C               | RSVD            |                 |\\n| -                   | 0x01E1 52A0               | PROG10_MPSAR    |                 |\\n| -                   | 0x01E1 52A4               | PROG10_MPEAR    |                 |\\n| -                   | 0x01E1 52A8               | PROG10_MPPA     |                 |\\n| -                   | 0x01E1 52AC               | RSVD            |                 |\\n| -                   | 0x01E1 52B0               | PROG11_MPSAR    |                 |\\n| -                   | 0x01E1 52B4               | PROG11_MPEAR    |                 |\\n| -                   | 0x01E1 52B8               | PROG11_MPPA     |                 |\\n| -                   | 0x01E1 52BC - 0x01E1 52FF | RSVD            |                 |\\n| 0x01E1 4300         | 0x01E1 5300               | MPFAR           | Fault 1 Address |\\n| 0x01E1 4304         | 0x01E1 5304               | MPFSR           | Fault 1 Status  |\\n| 0x01E1 4308         | 0x01E1 5308               | MPFCR           | Fault 1 Clear   |\\n\\n---\\n## Table 5-100. Power and Sleep Controller (PSC) Registers\\n\\n---\\n\\n| PSC0        | PSC1        | Register   | Description                                        |\\n|-------------|-------------|------------|----------------------------------------------------|\\n| 0x01C1 0000 | 0x01E2 7000 | REVID      | Peripheral Revision and Class Information Register |\\n\\n---\", \"## Table 5-100. Power and Sleep Controller (PSC) Registers (continued)\\n\\n---\\n\\n| PSC0                      | PSC1                      | Register                            | Description                                                                                               |\\n|---------------------------|---------------------------|-------------------------------------|-----------------------------------------------------------------------------------------------------------|\\n| 0x01C1 0018               | 0x01E2 7018               | INTEVAL                             | Interrupt Evaluation Register                                                                             |\\n| 0x01C1 0040               | 0x01E2 7040               | MERRPR0                             | Module Error Pending Register 0 (module 0-15) (PSC0) Module Error Pending Register 0 (module 0-31) (PSC1) |\\n| 0x01C1 0050               | 0x01E2 7050               | MERRCR0                             | Module Error Clear Register 0 (module 0-15) (PSC0) Module Error Clear Register 0 (module 0-31) (PSC1)     |\\n| 0x01C1 0060               | 0x01E2 7060               | PERRPR                              | Power Error Pending Register                                                                              |\\n| 0x01C1 0068               | 0x01E2 7068               | PERRCR                              | Power Error Clear Register                                                                                |\\n| 0x01C1 0120               | 0x01E2 7120               | PTCMD                               | Power Domain Transition Command Register                                                                  |\\n| 0x01C1 0128               | 0x01E2 7128               | PTSTAT                              | Power Domain Transition Status Register                                                                   |\\n| 0x01C1 0200               | 0x01E2 7200               | PDSTAT0                             | Power Domain 0 Status Register                                                                            |\\n| 0x01C1 0204               | 0x01E2 7204               | PDSTAT1                             | Power Domain 1 Status Register                                                                            |\\n| 0x01C1 0300               | 0x01E2 7300               | PDCTL0                              | Power Domain 0 Control Register                                                                           |\\n| 0x01C1 0304               | 0x01E2 7304               | PDCTL1                              | Power Domain 1 Control Register                                                                           |\\n| 0x01C1 0400               | 0x01E2 7400               | PDCFG0                              | Power Domain 0 Configuration Register                                                                     |\\n| 0x01C1 0404               | 0x01E2 7404               | PDCFG1                              | Power Domain 1 Configuration Register                                                                     |\\n| 0x01C1 0800 - 0x01C1 083C | 0x01E2 7800 - 0x01E2 787C | MDSTAT0- MDSTAT15 MDSTAT0- MDSTAT31 | Module Status n Register (modules 0-15) (PSC0) Module Status n Register (modules 0-31) (PSC1)             |\\n| 0x01C1 0A00 - 0x01C1 0A3C | 0x01E2 7A00 - 0x01E2 7A7C | MDCTL0- MDCTL15 MDCTL0- MDCTL31     | Module Control n Register (modules 0-15) (PSC0) Module Control n Register (modules 0-31) (PSC1)           |\\n\\n---\\n## 5.28.1 Power Domain and Module Topology\\n\\n---\\n\\n|   LPSC Number | Module Name                | Power Domain     | Default Module State   | Auto Sleep/Wake Only   |\\n|---------------|----------------------------|------------------|------------------------|------------------------|\\n|             0 | EDMA3 Channel Controller   | AlwaysON (PD0)   | SwRstDisable           | -                      |\\n|             1 | EDMA Transfer Controller 0 | AlwaysON (PD0)   | SwRstDisable           | -                      |\\n|             2 | EDMA Transfer Controller 1 | AlwaysON (PD0)   | SwRstDisable           | -                      |\\n|             3 | EMIFA (BR7)                | AlwaysON (PD0)   | SwRstDisable           | -                      |\\n|             4 | SPI 0                      | AlwaysON (PD0)   | SwRstDisable           | -                      |\\n|             5 | MMC/SD 0                   | AlwaysON (PD0)   | SwRstDisable           | -                      |\\n|             6 | Arm Interrupt Controller - | AlwaysON (PD0) - | SwRstDisable -         | -                      |\\n|             7 | ARM RAM/ROM -              | AlwaysON (PD0) - | Enable -               | Yes -                  |\\n|             8 | -                          | -                | -                      | -                      |\\n|             9 | UART 0                     | AlwaysON (PD0)   | SwRstDisable           | -                      |\\n\\n---\\n## Table 5-101. PSC0 Default Module Configuration (continued)\\n\\n---\\n\\n|   LPSC Number | Module Name                   | Power Domain     | Default Module State   | Auto Sleep/Wake Only   |\\n|---------------|-------------------------------|------------------|------------------------|------------------------|\\n|            10 | SCR0 (Br 0, Br 1, Br 2, Br 8) | AlwaysON (PD0)   | Enable                 | Yes                    |\\n|            11 | SCR1 (Br 4)                   | AlwaysON (PD0)   | Enable                 | Yes                    |\\n|            12 | SCR2 (Br 3, Br 5, Br 6)       | AlwaysON (PD0)   | Enable                 | Yes                    |\\n|            13 | dMAX                          | AlwaysON (PD0)   | SwRstDisable           | -                      |\\n|            14 | ARM -                         | AlwaysON (PD0) - | SwRstDisable -         | -                      |\\n|            15 | DSP                           | PD_DSP (PD1)     | Enable                 | -                      |\\n\\n---\\n## Table 5-102. PSC1 Default Module Configuration\\n\\n---\\n\\n| LPSC Number   | Module Name             | Power Domain     | Module State   | Auto Sleep/Wake Only   |\\n|---------------|-------------------------|------------------|----------------|------------------------|\\n| 0             | -                       | -                | -              | -                      |\\n| 1             | USB0 (USB2.0)           | AlwaysON (PD0)   | SwRstDisable   | -                      |\\n| 2             | USB1 (USB1.1) -         | AlwaysON (PD0) - | SwRstDisable - | -                      |\\n| 3             | GPIO                    | AlwaysON (PD0)   | SwRstDisable   | -                      |\\n| 4             | UHPI                    | AlwaysON (PD0)   | SwRstDisable   | -                      |\\n| 5             | EMAC -                  | AlwaysON (PD0) - | SwRstDisable - | -                      |\\n| 6             | EMIFB (Br 20)           | AlwaysON (PD0)   | SwRstDisable   | -                      |\\n| 7             | McASP0 ( + McASP0 FIFO) | AlwaysON (PD0)   | SwRstDisable   | -                      |\\n| 8             | McASP1 ( + McASP1 FIFO) | AlwaysON (PD0)   | SwRstDisable   | -                      |\\n| 9             | McASP2( + McASP2 FIFO)  | AlwaysON (PD0)   | SwRstDisable   | -                      |\\n| 10            | SPI 1                   | AlwaysON (PD0)   | SwRstDisable   | -                      |\\n| 11            | I2C 1                   | AlwaysON (PD0)   | SwRstDisable   | -                      |\\n| 12            | UART 1                  | AlwaysON (PD0)   | SwRstDisable   | -                      |\\n| 13            | UART 2                  | AlwaysON (PD0)   | SwRstDisable   | -                      |\\n| 14-15 16      | -                       | -                | -              | -                      |\\n| 16            | LCDC -                  | AlwaysON (PD0) - | SwRstDisable - | -                      |\\n| 17            | eHRPWM0/1/2             | AlwaysON (PD0)   | SwRstDisable   | -                      |\\n| 18-19         | Not Used                | -                | -              | -                      |\\n| 20            | ECAP0/1/2               | AlwaysON (PD0)   | SwRstDisable   | -                      |\\n| 21            | EQEP0/1                 | AlwaysON (PD0)   | SwRstDisable   | -                      |\\n| 22-23         | -                       | -                | -              | -                      |\\n| 24            | SCR8 (Br 15)            | AlwaysON (PD0)   | Enable         | Yes                    |\\n| 25            | SCR7 (Br 12)            | AlwaysON (PD0)   | Enable         | Yes                    |\\n| 26            | SCR12 (Br 18)           | AlwaysON (PD0)   | Enable         | Yes                    |\\n| 27-30         | -                       | -                | -              | -                      |\\n| 31            | Shared RAM (Br 13)      | PD_SHRAM (PD1)   | Enable         | Yes                    |\\n\\n---\", \"## Table 5-103. Module States\\n\\n---\\n\\n| Module State   | Module Reset   | Module Clock   | Module State Definition                                                                                                                                                                                                                 |\\n|----------------|----------------|----------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|\\n| Enable         | De-asserted    | On             | A module in the enable state has its module reset de-asserted and it has its clock on. This is the normal operational state for a given module                                                                                          |\\n| SwRstDisable   | Asserted       | Off            | A module in the SwResetDisable state has its module reset asserted and it has its clock disabled. After initial power-on, several modules come up in the SwRstDisable state. Generally, software is not expected to initiate this state |\\n\\n---\\n## Table 5-104. DSP Debug Features\\n\\n---\\n\\n| Category    | Hardware Feature           | Availability                                                                                                                                                                       |\\n|-------------|----------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|\\n| Basic Debug | Software breakpoint        | Unlimited Up to 10 HWBPs, including: precise (1) HWBPs inside DSP core and one associated with a counter. 2 imprecise (1) HWBPs from AET. 4 imprecise (1) HWBPs from AET which are |\\n| Basic Debug | Hardware breakpoint        | 4 of them is shared for watch point.                                                                                                                                               |\\n| Basic Debug | Watch point                | Up to 4 watch points, which are shared with HWBPs, and can also be used as 2 watch points with data (32 bits)                                                                      |\\n| Analysis    | Watch point with Data      | Up to 2, Which can also be used as 4 watch points.                                                                                                                                 |\\n| Basic Debug | Counters/timers            | 1x64-bits (cycle only) + 2x32-bits (water marke counters)                                                                                                                          |\\n| Basic Debug | External Event Trigger In  | 1                                                                                                                                                                                  |\\n| Basic Debug | External Event Trigger Out | 1                                                                                                                                                                                  |\\n\\n---\\n## Table 5-105. ARM Debug Features\\n\\n---\\n\\n| Category    | Hardware Feature                        | Availability                                                                                                                                                                                                                                                                       |\\n|-------------|-----------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|\\n| Basic Debug | Software breakpoint Hardware breakpoint | Unlimited Up to 14 HWBPs, including: 2 precise (1) HWBP inside ARM core which are shared with watch points. 8 imprecise (1) HWBPs from ETM's address comparators, which are shared with trace function, and can be used as watch point too. 4 imprecise (1) HWBPs from ICECrusher. |\\n\\n---\\n## Table 5-105. ARM Debug Features (continued)\\n\\n---\\n\\n| Category              | Hardware Feature                  | Availability                                                                                                                                                                                      |\\n|-----------------------|-----------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|\\n| Analysis              | Watch point                       | Up to 6 watch points, including: 2 from ARM core which is shared with HWBPs and can be associated with a data. 8 from ETM's address comparators, which are shared with trace function, and HWBPs. |\\n| Analysis              | Watch point with Data             | 2 from ARM core which is shared with HWBPs. 8 watch points from ETM can be associated with a data comparator, and ETM has total 4 data comparators.                                               |\\n| Analysis              | Counters/timers                   | 3x32-bit (1 cycle ; 2 event)                                                                                                                                                                      |\\n| Analysis              | External Event Trigger In         | 1                                                                                                                                                                                                 |\\n| Analysis              | External Event Trigger Out        | 1                                                                                                                                                                                                 |\\n| Analysis              | Internal Cross-Triggering Signals | One between ARM and DSP                                                                                                                                                                           |\\n| Trace Control         | Address range for trace           | 4                                                                                                                                                                                                 |\\n| Trace Control         | Data qualification for trace      | 2                                                                                                                                                                                                 |\\n| Trace Control         | System events for trace control   | 20                                                                                                                                                                                                |\\n| Trace Control         | Counters/Timers for trace control | 2x16-bit                                                                                                                                                                                          |\\n| Trace Control         | State Machines/Sequencers         | 1x3-State State Machine                                                                                                                                                                           |\\n| Trace Control         | Context/Thread ID Comparator      | 1                                                                                                                                                                                                 |\\n| Trace Control         | Independent trigger control units | 12                                                                                                                                                                                                |\\n| On-chip Trace Capture | Capture depth PC                  | 4k bytes ETB                                                                                                                                                                                      |\\n| On-chip Trace Capture | Capture depth PC + Timing         | 4k bytes ETB                                                                                                                                                                                      |\\n| On-chip Trace Capture | Application accessible            | Y                                                                                                                                                                                                 |\\n\\n---\\n## Table 5-106. JTAG Port Description\\n\\n---\\n\\n| PIN   | TYPE   | NAME                | DESCRIPTION                                                                                                                                                                                                  |\\n|-------|--------|---------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|\\n| TRST  | I      | Test Logic Reset    | When asserted (active low) causes all test and debug logic in OMAPL137 to be reset along with the IEEE 1149.1 interface                                                                                      |\\n| TCK   | I      | Test Clock          | This is the test clock used to drive an IEEE 1149.1 TAP state machine and logic. Depending on the emulator attached to OMAPL137, this is a free running clock or a gated clock depending on RTCK monitoring. |\\n| RTCK  | O      | Returned Test Clock | Synchronized TCK. Depending on the emulator attached to OMAPL137, the JTAG signals are clocked from RTCK or RTCK is monitored by the emulator to gate TCK.                                                   |\\n| TMS   | I      | Test Mode Select    | Directs the next state of the IEEE 1149.1 test access port state machine                                                                                                                                     |\\n| TDI   | I      | Test Data Input     | Scan data input to the device                                                                                                                                                                                |\\n| TDO   | O      | Test Data Output    | Scan data output of the device                                                                                                                                                                               |\\n| EMU0  | I/O    | Emulation 0         | Channel 0 trigger + HSRTDX                                                                                                                                                                                   |\\n\\n---\\n## Table 5-107. JTAG Port Description\\n\\n---\\n\\n|   Router Port ID | Default TAP   | TAP Name   |   Tap IR Length |\\n|------------------|---------------|------------|-----------------|\\n|               17 | No            | C674x      |              38 |\\n|               18 | No            | ARM926     |               4 |\\n|               19 | No            | ETB        |               4 |\\n\\n---\", \"## Table 5-108. Real-Time Clock (RTC) Registers\\n\\n---\\n\\n| BYTE ADDRESS   | Acronym     | Register Description                 |\\n|----------------|-------------|--------------------------------------|\\n| 0x01C2 3000    | SECOND      | Seconds Register                     |\\n| 0x01C2 3004    | MINUTE      | Minutes Register                     |\\n| 0x01C2 3008    | HOUR        | Hours Register                       |\\n| 0x01C2 300C    | DAY         | Day of the Month Register            |\\n| 0x01C2 3010    | MONTH       | Month Register                       |\\n| 0x01C2 3014    | YEAR        | Year Register                        |\\n| 0x01C2 3018    | DOTW        | Day of the Week Register             |\\n| 0x01C2 3020    | ALARMSECOND | Alarm Seconds Register               |\\n| 0x01C2 3024    | ALARMMINUTE | Alarm Minutes Register               |\\n| 0x01C2 3028    | ALARMHOUR   | Alarm Hours Register                 |\\n| 0x01C2 302C    | ALARMDAY    | Alarm Days Register                  |\\n| 0x01C2 3030    | ALARMMONTH  | Alarm Months Register                |\\n| 0x01C2 3034    | ALARMYEAR   | Alarm Years Register                 |\\n| 0x01C2 3040    | CTRL        | Control Register                     |\\n| 0x01C2 3044    | STATUS      | Status Register                      |\\n| 0x01C2 3048    | INTERRUPT   | Interrupt Enable Register            |\\n| 0x01C2 304C    | COMPLSB     | Compensation (LSB) Register          |\\n| 0x01C2 3050    | COMPMSB     | Compensation (MSB) Register          |\\n| 0x01C2 3054    | OSC         | Oscillator Register                  |\\n| 0x01C2 3060    | SCRATCH0    | Scratch 0 (General-Purpose) Register |\\n| 0x01C2 3064    | SCRATCH1    | Scratch 1 (General-Purpose) Register |\\n| 0x01C2 3068    | SCRATCH2    | Scratch 2 (General-Purpose) Register |\\n| 0x01C2 306C    | KICK0       | Kick 0 (Write Protect) Register      |\\n| 0x01C2 3070    | KICK1       | Kick 1 (Write Protect) Register      |\\n\\n---\\n## 7.3 Thermal Data for PTP\\n\\n---\\n\\n|   NO. |                         |   Â°C/W |\\n|-------|-------------------------|--------|\\n|     1 | Junction-to-case top    |    9.3 |\\n|     2 | Junction-to-board       |   10.3 |\\n|     3 | Junction-to-free air    |   26.5 |\\n|     4 | Junction-to-case bottom |    0.2 |\\n|     5 | Junction-to-package top |    0.4 |\\n|     6 | Junction-to-board       |   10.1 |\\n\\n---\\n## Table 7-2. Orderable Part Numbers\\n\\n---\\n\\n| ORDERABLE PART NUMBER   | PACKAGE   | CPU SPEED   | EMIFB SDRAM SPEED   | CORE SUPPLY   | I/O SUPPLY   | OPERATING JUNCTION TEMPERATURE RANGE   |\\n|-------------------------|-----------|-------------|---------------------|---------------|--------------|----------------------------------------|\\n| OMAPL137BPTPH           | 176 PTP   | 300 MHz     | 133 MHz             | 1.2 V         | 3.3 V        | -55Â°C to 175Â°C                         |\\n| OMAPL137BHKGD1          | KGD die   | 300 MHz     | 133 MHz             | 1.2 V         | 3.3 V        | -55Â°C to 175Â°C                         |\\n\\n---\\n## Table 7-3. dMAX Control Registers\\n\\n---\\n\\n| Register Address   |    | dMAX Register Name   | Register Description                                                                                                                                                                                                                                                                                                  |\\n|--------------------|----|----------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|\\n| 6000 0008h         |    | DEPR                 | The dMAX event polarity register (DEPR) controls the polarity-rising edge (low to high) or falling edge (high to low)-that sets the flag in the EFR register.                                                                                                                                                         |\\n| 6000 000Ch         |    | DEER                 | The events can be enabled by writing a 1 to dMAX Event Enable Register (DEER).                                                                                                                                                                                                                                        |\\n| 6000 0010h         |    | DEDR                 | The events can be disabled by writing a 1 to dMAX Event Disable Register (DEDR).                                                                                                                                                                                                                                      |\\n| 6000 0014h         |    | DEHPR                | An event is assigned to the high priority event group when the bit, which corresponds to the event, is set in the dMAX Event High Priority Register (DEHPR).                                                                                                                                                          |\\n| 6000 0018h         |    | DELPR                | An event is assigned to the low priority event group when the bit, which corresponds to the event, is set in the dMAX Event Low Priority Register (DELPR).                                                                                                                                                            |\\n| 6000 001Ch         |    | DEFR                 | The dMAX Event Flag Register (DEFR) indicates that an appropriate transition edge (specified in the Event Polarity Register) has occurred on the event signals. All events are captured in the event flag register, even when the events are disabled.                                                                |\\n| 6000 0034h         |    | DER0                 | The dMAX event register (DER0) reflects current value of the event signals 7- 0.                                                                                                                                                                                                                                      |\\n| 6000 0054h         |    | DER1                 | The dMAX event register (DER1) reflects current value of the event signals 15- 8.                                                                                                                                                                                                                                     |\\n| 6000 0074h         |    | DER2                 | The dMAX event register (DER2) reflects current value of the event signals 23- 16.                                                                                                                                                                                                                                    |\\n| 6000 0094h         |    | DER3                 | The dMAX event register (DER3) reflects current value of the event signals 31- 24.                                                                                                                                                                                                                                    |\\n| 6000 0040h         |    | DFSR0                | dMAX FIFO status register 0. Writing a 1 to the DFSR0 register clears the corresponding bit. Writing 0 has no effect.                                                                                                                                                                                                 |\\n| 6000 0060h         |    | DFSR1                | dMAX FIFO status register 1. Writing a 1 to the DFSR1 register clears the corresponding bit. Writing 0 has no effect.                                                                                                                                                                                                 |\\n| 6000 0080h         |    | DTCR0                | dMAX transfer completion register 0. Writing a 1 to the DTCR0 register clears the corresponding bit. Writing 0 has no effect.                                                                                                                                                                                         |\\n| 6000 00A0h         |    | DTCR1                | dMAX transfer completion register 1. Writing a 1 to the DTCR1 register clears the corresponding bit. Writing 0 has no effect.                                                                                                                                                                                         |\\n| -                  |    | DETR                 | dMAX event trigger register. By toggling a bit in this register the CPU can trigger an event. To facilitate faster CPU access, the dMAX Event Trigger Register is not memory-mapped and is placed inside the CPU module.                                                                                              |\\n|                    | -  | DESR                 | dMAX event status register. To facilitate low CPU access overhead this register mirrors TCC bits from DTCR0 and DTCR1 registers. The register also keeps track of dMAX controller activity. To facilitate faster CPU access, the dMAX Event Status Register is not memory-mapped and is placed inside the CPU module. |\\n\\n---\", \"## Table 7-4. Key Manager Register Descriptions\\n\\n---\\n\\n| BYTE ADDRESS            | REGISTER NAME   | DESCRIPTION         |\\n|-------------------------|-----------------|---------------------|\\n| 01xC1 2000              | REVID           | Revision Register   |\\n| 01xC1 2004              | STAT            | Key Manager Status  |\\n| 01xC1 2008              | CHKSUMSTAT      | Key Checksum Status |\\n| 01xC1 200C              | RSVD            | Reserved            |\\n| 01xC1 2010 - 01xC1 201C | KEY1WRD1        | Key 1               |\\n| 01xC1 2020 - 01xC1 202C | KEY1WRD1        | Key 2               |\\n| ...                     | ...             | ...                 |\\n| 01xC1 20F0 - 01xC1 20FC | KEY1WRD1        | Key 15              |\\n| 01xC1 2100 - 01xC1 210C | KEY1WRD1        | Key 16              |\\n| 01xC1 2110 - 01xC1 23FF | RSVD            | Reserved            |\\n\\n---\\n## Table 7-5. SECCTRL Register Descriptions\\n\\n---\\n\\n| BYTE ADDRESS   | REGISTER NAME     | DESCRIPTION   |\\n|----------------|-------------------|---------------|\\n| 01xC1 3000     | PID               |               |\\n|                | RSVD              | Reserved      |\\n|                | SYSSTATUS         |               |\\n|                | SYSWR             |               |\\n|                | RSVD              | Reserved      |\\n|                | ARMWR             |               |\\n|                | SYSCONTROL        |               |\\n|                | SYSCONTROLPROTECT |               |\\n|                | SYSTAPEN          |               |\\n|                | SECRESERVED       |               |\\n|                | PSTATUS           |               |\\n|                | PREADDEBUGDAT     |               |\\n|                | PWRITEDEBUGDAT    |               |\\n\\n---\\n## Revision History\\n\\n---\\n\\n| NOTE: Page numbers for previous revisions may differ from page numbers in the current version.   | NOTE: Page numbers for previous revisions may differ from page numbers in the current version.                                  | NOTE: Page numbers for previous revisions may differ from page numbers in the current version.   |\\n|--------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------|\\n| Changes from Revision A (February 2012) to Revision B                                            | Changes from Revision A (February 2012) to Revision B                                                                           | Page                                                                                             |\\n\\n---\\n## PACKAGING INFORMATION\\n\\n---\\n\\n| Orderable Device   | Status (1)   | Package Type   | Package Drawing Pins   |     |   Package Qty | Eco Plan (2)            | Lead/Ball Finish   | MSL Peak Temp (3)   | Op Temp (Â°C)   | Top-Side Markings (4)   | Samples   |\\n|--------------------|--------------|----------------|------------------------|-----|---------------|-------------------------|--------------------|---------------------|----------------|-------------------------|-----------|\\n| OMAPL137BHKGD1     | ACTIVE       | XCEPT          | KGD                    |   0 |            35 | TBD                     | Call TI            | N / A for Pkg Type  |                |                         |           |\\n| OMAPL137BPTPH      | ACTIVE       | HLQFP          | PTP                    | 176 |             1 | Green (RoHS & no Sb/Br) | CU NIPDAU          | Level-4-260C-72 HR  |                | OMAPL137BPTPH           |           |\\n\\n---\\n## Applications\\n\\n---\\n\\n| Audio                        | www.ti.com/audio                | Automotive and Transportation   | www.ti.com/automotive             |\\n|------------------------------|---------------------------------|---------------------------------|-----------------------------------|\\n| Amplifiers                   | amplifier.ti.com                | Communications and Telecom      | www.ti.com/communications         |\\n| Data Converters              | dataconverter.ti.com            | Computers and Peripherals       | www.ti.com/computers              |\\n| DLPfi Products               | www.dlp.com                     | Consumer Electronics            | www.ti.com/consumer-apps          |\\n| DSP                          | dsp.ti.com                      | Energy and Lighting             | www.ti.com/energy                 |\\n| Clocks and Timers            | www.ti.com/clocks               | Industrial                      | www.ti.com/industrial             |\\n| Interface                    | interface.ti.com                | Medical                         | www.ti.com/medical                |\\n| Logic                        | logic.ti.com                    | Security                        | www.ti.com/security               |\\n| Power Mgmt                   | power.ti.com                    | Space, Avionics and Defense     | www.ti.com/space-avionics-defense |\\n| Microcontrollers RFID        | microcontroller.ti.com          | Video and Imaging               | www.ti.com/video                  |\\n| OMAP Applications Processors | www.ti.com/omap                 | TI E2E Community                | e2e.ti.com                        |\\n| Wireless Connectivity        | www.ti.com/wirelessconnectivity | www.ti.com/wirelessconnectivity |                                   |\"]",
  "final_chunks": "[\"## 2.1 Device Characteristics\\n\\n---\\n\\n| FEATURES                                                                                                          | FEATURES                                     |                                                                                                                                                                                                                                                                                |\\n|-------------------------------------------------------------------------------------------------------------------|----------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|\\n| HARDWARE                                                                                                          | EMIFB                                        | SDRAM only, 16-bit bus width, up to 256 Mbit                                                                                                                                                                                                                                   |\\n| HARDWARE                                                                                                          | EMIFA                                        | Asynchronous (8-bit bus width) RAM, Flash, NOR, NAND                                                                                                                                                                                                                           |\\n| HARDWARE                                                                                                          | Flash Card Interface                         | MMC and SD cards supported.                                                                                                                                                                                                                                                    |\\n| HARDWARE                                                                                                          | EDMA3                                        | 32 independent channels, 8 QDMA channels, 2 Transfer controllers                                                                                                                                                                                                               |\\n| HARDWARE                                                                                                          | dMAX                                         | 16 independent channels                                                                                                                                                                                                                                                        |\\n| HARDWARE                                                                                                          | Timers                                       | 2 64-Bit General Purpose (configurable as 2 separate 32-bit timers, 1 configurable as Watch Dog)                                                                                                                                                                               |\\n| HARDWARE                                                                                                          | UART                                         | 3 (one with RTS and CTS flow control)                                                                                                                                                                                                                                          |\\n| HARDWARE                                                                                                          | SPI                                          | 2 (Each with one hardware chip select)                                                                                                                                                                                                                                         |\\n| HARDWARE                                                                                                          | I 2 C                                        | 2 (both Master/Slave)                                                                                                                                                                                                                                                          |\\n| Peripherals                                                                                                       | Multichannel Audio Serial Port [McASP]       | 3 (each with transmit/receive, FIFO buffer, 16/12/4 serializers)                                                                                                                                                                                                               |\\n| Not all peripherals pins are available at the same time (for more detail, see the Device Configurations section). | 10/100 Ethernet MAC with Management Data I/O | 1 (RMII Interface)                                                                                                                                                                                                                                                             |\\n| Not all peripherals pins are available at the same time (for more detail, see the Device Configurations section). | eHRPWM                                       | 6 Single Edge, 6 Dual Edge Symmetric, or 3 Dual Edge Asymmetric Outputs                                                                                                                                                                                                        |\\n| Not all peripherals pins are available at the same time (for more detail, see the Device Configurations section). | eCAP                                         | 3 32-bit capture inputs or 3 32-bit auxiliary PWM outputs                                                                                                                                                                                                                      |\\n| Not all peripherals pins are available at the same time (for more detail, see the Device Configurations section). | eQEP                                         | 2 32-bit QEP channels with 4 inputs/channel                                                                                                                                                                                                                                    |\\n| Not all peripherals pins are available at the same time (for more detail, see the Device Configurations section). | UHPI                                         | -                                                                                                                                                                                                                                                                              |\\n| Not all peripherals pins are available at the same time (for more detail, see the Device Configurations section). | USB 2.0 (USB0)                               | Full Speed Host Or Device with On-Chip PHY                                                                                                                                                                                                                                     |\\n| Not all peripherals pins are available at the same time (for more detail, see the Device Configurations section). | USB 1.1 (USB1)                               | -                                                                                                                                                                                                                                                                              |\\n| Not all peripherals pins are available at the same time (for more detail, see the Device Configurations section). | General-Purpose Input/Output Port            | 8 banks of 16-bit                                                                                                                                                                                                                                                              |\\n| Not all peripherals pins are available at the same time (for more detail, see the Device Configurations section). | LCD Controller                               | 1                                                                                                                                                                                                                                                                              |\\n| Not all peripherals pins are available at the same time (for more detail, see the Device Configurations section). | RTC                                          | 1 (32 KHz oscillator and seperate power trail. Provides time and date tracking and alarm capability.)                                                                                                                                                                          |\\n| On-Chip Memory                                                                                                    | Size (Bytes)                                 | 488KB RAM, 1088KB ROM                                                                                                                                                                                                                                                          |\\n| On-Chip Memory                                                                                                    | Organization                                 | DSP 32KB L1 Program (L1P)/Cache (up to 32KB) 32KB L1 Data (L1D)/Cache (up to 32KB) 256KB Unified Mapped RAM/Cache (L2) 1024KB ROM (L2) DSP Memories can be made accessible to ARM, EDMA3, and other peripherals. ARM 16KB I-Cache 16KB D-Cache 8KB RAM (Vector Table) 64KB ROM |\\n| C674x CPU ID + CPU Rev ID                                                                                         | Control Status Register (CSR.[31:16])        | 0x1400                                                                                                                                                                                                                                                                         |\\n| C674x Megamodule Revision                                                                                         | Revision ID Register (MM_REVID[15:0])        | 0x0000                                                                                                                                                                                                                                                                         |\\n| JTAG BSDL_ID                                                                                                      | DEVIDR0 register                             | 0x8B7DF02F                                                                                                                                                                                                                                                                     |\\n| CPU Frequency                                                                                                     | MHz                                          | 674x DSP 300 MHz ARM926 300 MHz                                                                                                                                                                                                                                                |\\n\\n---\\n## Table 2-1. Characteristics of the OMAPL137 Processor (continued)\\n\\n---\\n\\n| HARDWARE FEATURES   | HARDWARE FEATURES                                                       |                                                  |\\n|---------------------|-------------------------------------------------------------------------|--------------------------------------------------|\\n| Cycle Time          | ns                                                                      | 674x DSP 3.33 ns ARM926 3.33 ns                  |\\n| Voltage             | Core (V)                                                                | 1.2 V                                            |\\n| Voltage             | I/O (V)                                                                 | 3.3 V                                            |\\n| Package             | Package                                                                 | 24 mm x 24 mm, 176-Pin, 0.5 mm pitch, TQFP (PTP) |\\n| Product Status (1)  | Product Preview (PP), Advance Information (AI), or Production Data (PD) | AI                                               |\\n\\n---\\n## Table 2-2. C674x Cache Registers\\n\\n---\\n\\n| HEX ADDRESS RANGE         | REGISTER ACRONYM   | DESCRIPTION                                   |\\n|---------------------------|--------------------|-----------------------------------------------|\\n| 0x0184 0000               | L2CFG              | L2 Cache configuration register               |\\n| 0x0184 0020               | L1PCFG             | L1P Size Cache configuration register         |\\n| 0x0184 0024               | L1PCC              | L1P Freeze Mode Cache configuration register  |\\n| 0x0184 0040               | L1DCFG             | L1D Size Cache configuration register         |\\n| 0x0184 0044               | L1DCC              | L1D Freeze Mode Cache configuration register  |\\n| 0x0184 0048 - 0x0184 0FFC | -                  | Reserved                                      |\\n| 0x0184 1000               | EDMAWEIGHT         | L2 EDMA access control register               |\\n| 0x0184 1004 - 0x0184 1FFC | -                  | Reserved                                      |\\n| 0x0184 2000               | L2ALLOC0           | L2 allocation register 0                      |\\n| 0x0184 2004               | L2ALLOC1           | L2 allocation register 1                      |\\n| 0x0184 2008               | L2ALLOC2           | L2 allocation register 2                      |\\n| 0x0184 200C               | L2ALLOC3           | L2 allocation register 3                      |\\n| 0x0184 2010 - 0x0184 3FFF | -                  | Reserved                                      |\\n| 0x0184 4000               | L2WBAR             | L2 writeback base address register            |\\n| 0x0184 4004               | L2WWC              | L2 writeback word count register              |\\n| 0x0184 4010               | L2WIBAR            | L2 writeback invalidate base address register |\\n| 0x0184 4014               | L2WIWC             | L2 writeback invalidate word count register   |\\n| 0x0184 4018               | L2IBAR             | L2 invalidate base address register           |\\n| 0x0184 401C               | L2IWC              | L2 invalidate word count register             |\\n| 0x0184 4020               | L1PIBAR            | L1P invalidate base address register          |\\n\\n---\\n\\n---\\n\\n## Table 2-3. OMAPL137 Top Level Memory Map\\n\\n---\\n\\n| Start Address   | End Address   | Size       | ARM Mem Map     | DSP Mem Map              | EDMA Mem Map   | dMAX Mem Map             | Master Peripheral Mem Map   | LCDC Mem Map   |\\n|-----------------|---------------|------------|-----------------|--------------------------|----------------|--------------------------|-----------------------------|----------------|\\n| 0x0000 0000     | 0x0000 0FFF   | 4K         |                 | -                        |                | dMAX Local Address Space | -                           | -              |\\n| 0x0000 1000     | 0x006F FFFF   | 6M + 1020K |                 |                          | -              |                          |                             |                |\\n| 0x0070 0000     | 0x007F FFFF   | 1024K      | -               | DSP L2 ROM               |                | -                        |                             |                |\\n| 0x0080 0000     | 0x0083 FFFF   | 256K       | -               | DSP L2 RAM               |                | -                        |                             |                |\\n| 0x0084 0000     | 0x00DF FFFF   | 5M + 768K  |                 |                          | -              |                          |                             |                |\\n| 0x00E0 0000     | 0x00E0 7FFF   | 32K        | -               | DSP L1P RAM              |                | -                        |                             |                |\\n| 0x00E0 8000     | 0x00EF FFFF   | 992K       |                 |                          | -              |                          |                             |                |\\n| 0x00F0 0000     | 0x00F0 7FFF   | 32K        | -               | DSP L1D RAM              |                | -                        |                             |                |\\n| 0x00F0 8000     | 0x017F FFFF   | 8M + 992K  |                 |                          | -              |                          |                             |                |\\n| 0x0180 0000     | 0x0180 FFFF   | 64K        | -               | DSP Interrupt Controller |                | -                        |                             |                |\\n| 0x0181 0000     | 0x0181 0FFF   | 4K         | -               | DSP Powerdown Controller |                | -                        |                             |                |\\n| 0x0181 1000     | 0x0181 1FFF   | 4K         | -               | DSP Security ID          |                | -                        |                             |                |\\n| 0x0181 2000     | 0x0181 2FFF   | 4K         | -               | DSP Revision ID          |                | -                        |                             |                |\\n| 0x0181 3000     | 0x0181 FFFF   | 52K        | -               | -                        |                | -                        |                             |                |\\n| 0x0182 0000     | 0x0182 FFFF   | 64K        | -               | DSP EMC                  |                | -                        |                             |                |\\n| 0x0183 0000     | 0x0183 FFFF   | 64K        | -               | DSP Internal Reserved    |                | -                        |                             |                |\\n| 0x0184 0000     | 0x0184 FFFF   | 64K        | -               | DSP Memory System        |                | -                        |                             |                |\\n| 0x0185 0000     | 0x0187 FFFF   | 192K       |                 |                          | -              |                          |                             |                |\\n| 0x0188 0000     | 0x01BC 03FF   | 3M + 257K  |                 |                          | -              |                          |                             |                |\\n| 0x01BC 0400     | 0x01BC 042F   | 48         |                 |                          | -              |                          |                             |                |\\n| 0x01BC 0430     | 0x01BC 044F   | 32         |                 |                          | -              |                          |                             |                |\\n| 0x01BC 0000     | 0x01BC 0FFF   | 4K         | ARM ETB memory  |                          |                | -                        |                             |                |\\n| 0x01BC 1000     | 0x01BC 17FF   | 2K         | ARM ETB reg     |                          |                | -                        |                             |                |\\n| 0x01BC 1800     | 0x01BC 18FF   | 256        | ARM Ice Crusher |                          |                | -                        |                             |                |\\n| 0x01BC 0500     | 0x01BC FFFF   | 62K + 768  | -               | -                        | -              | -                        | -                           | -              |\\n| 0x01BD 0000     | 0x01BD FFFF   | 64K        | -               | -                        | -              | -                        | -                           | -              |\\n| 0x01BE 0000     | 0x01BF FFFF   | 128K       | -               | -                        | -              | -                        | -                           | -              |\\n| 0x01C0 0000     | 0x01C0 7FFF   | 32K        |                 |                          |                |                          |                             |                |\\n|                 |               | 1024       | EDMA3 CC        | EDMA3 CC                 | EDMA3 CC       | EDMA3 CC                 | EDMA3 CC                    | -              |\\n| 0x01C0 8000     | 0x01C0 83FF   |            | EDMA3 TC0       | EDMA3 TC0                | EDMA3 TC0      | EDMA3 TC0                | EDMA3 TC0                   | -              |\\n| 0x01C0 8400     | 0x01C0 87FF   | 1024       | -               | -                        | -              | -                        | -                           | -              |\\n| 0x01C1 0000     | 0x01C1 0FFF   | 4K         | 0               | 0                        | 0              | 0                        | 0                           | -              |\\n| 0x01C1 1000     | 0x01C1 1FFF   | 4K         | PLL Controller  | PLL Controller           | PLL Controller | PLL Controller           | PLL Controller              | -              |\\n| 0x01C1 2000     | 0x01C1 3FFF   | 8K         | -               | -                        | -              | -                        | -                           | -              |\\n| 0x01C1          | 0x01C1 4FFF   | 4K         | SYSCFG          | SYSCFG                   | SYSCFG         | SYSCFG                   | SYSCFG                      | -              |\\n| 4000            |               |            |                 |                          |                |                          |                             |                |\\n\\n---\\n\\n---\\n\\n## Table 5-108. Real-Time Clock (RTC) Registers\\n\\n---\\n\\n| BYTE ADDRESS   | Acronym     | Register Description                 |\\n|----------------|-------------|--------------------------------------|\\n| 0x01C2 3000    | SECOND      | Seconds Register                     |\\n| 0x01C2 3004    | MINUTE      | Minutes Register                     |\\n| 0x01C2 3008    | HOUR        | Hours Register                       |\\n| 0x01C2 300C    | DAY         | Day of the Month Register            |\\n| 0x01C2 3010    | MONTH       | Month Register                       |\\n| 0x01C2 3014    | YEAR        | Year Register                        |\\n| 0x01C2 3018    | DOTW        | Day of the Week Register             |\\n| 0x01C2 3020    | ALARMSECOND | Alarm Seconds Register               |\\n| 0x01C2 3024    | ALARMMINUTE | Alarm Minutes Register               |\\n| 0x01C2 3028    | ALARMHOUR   | Alarm Hours Register                 |\\n| 0x01C2 302C    | ALARMDAY    | Alarm Days Register                  |\\n| 0x01C2 3030    | ALARMMONTH  | Alarm Months Register                |\\n| 0x01C2 3034    | ALARMYEAR   | Alarm Years Register                 |\\n| 0x01C2 3040    | CTRL        | Control Register                     |\\n| 0x01C2 3044    | STATUS      | Status Register                      |\\n| 0x01C2 3048    | INTERRUPT   | Interrupt Enable Register            |\\n| 0x01C2 304C    | COMPLSB     | Compensation (LSB) Register          |\\n| 0x01C2 3050    | COMPMSB     | Compensation (MSB) Register          |\\n| 0x01C2 3054    | OSC         | Oscillator Register                  |\\n| 0x01C2 3060    | SCRATCH0    | Scratch 0 (General-Purpose) Register |\\n| 0x01C2 3064    | SCRATCH1    | Scratch 1 (General-Purpose) Register |\\n| 0x01C2 3068    | SCRATCH2    | Scratch 2 (General-Purpose) Register |\\n| 0x01C2 306C    | KICK0       | Kick 0 (Write Protect) Register      |\\n| 0x01C2 3070    | KICK1       | Kick 1 (Write Protect) Register      |\\n\\n---\\n## 7.3 Thermal Data for PTP\\n\\n---\\n\\n|   NO. |                         |   Â°C/W |\\n|-------|-------------------------|--------|\\n|     1 | Junction-to-case top    |    9.3 |\\n|     2 | Junction-to-board       |   10.3 |\\n|     3 | Junction-to-free air    |   26.5 |\\n|     4 | Junction-to-case bottom |    0.2 |\\n|     5 | Junction-to-package top |    0.4 |\\n|     6 | Junction-to-board       |   10.1 |\\n\\n---\\n## Table 7-2. Orderable Part Numbers\\n\\n---\\n\\n| ORDERABLE PART NUMBER   | PACKAGE   | CPU SPEED   | EMIFB SDRAM SPEED   | CORE SUPPLY   | I/O SUPPLY   | OPERATING JUNCTION TEMPERATURE RANGE   |\\n|-------------------------|-----------|-------------|---------------------|---------------|--------------|----------------------------------------|\\n| OMAPL137BPTPH           | 176 PTP   | 300 MHz     | 133 MHz             | 1.2 V         | 3.3 V        | -55Â°C to 175Â°C                         |\\n| OMAPL137BHKGD1          | KGD die   | 300 MHz     | 133 MHz             | 1.2 V         | 3.3 V        | -55Â°C to 175Â°C                         |\\n\\n---\\n## Table 7-3. dMAX Control Registers\\n\\n---\\n\\n| Register Address   |    | dMAX Register Name   | Register Description                                                                                                                                                                                                                                                                                                  |\\n|--------------------|----|----------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|\\n| 6000 0008h         |    | DEPR                 | The dMAX event polarity register (DEPR) controls the polarity-rising edge (low to high) or falling edge (high to low)-that sets the flag in the EFR register.                                                                                                                                                         |\\n| 6000 000Ch         |    | DEER                 | The events can be enabled by writing a 1 to dMAX Event Enable Register (DEER).                                                                                                                                                                                                                                        |\\n| 6000 0010h         |    | DEDR                 | The events can be disabled by writing a 1 to dMAX Event Disable Register (DEDR).                                                                                                                                                                                                                                      |\\n| 6000 0014h         |    | DEHPR                | An event is assigned to the high priority event group when the bit, which corresponds to the event, is set in the dMAX Event High Priority Register (DEHPR).                                                                                                                                                          |\\n| 6000 0018h         |    | DELPR                | An event is assigned to the low priority event group when the bit, which corresponds to the event, is set in the dMAX Event Low Priority Register (DELPR).                                                                                                                                                            |\\n| 6000 001Ch         |    | DEFR                 | The dMAX Event Flag Register (DEFR) indicates that an appropriate transition edge (specified in the Event Polarity Register) has occurred on the event signals. All events are captured in the event flag register, even when the events are disabled.                                                                |\\n| 6000 0034h         |    | DER0                 | The dMAX event register (DER0) reflects current value of the event signals 7- 0.                                                                                                                                                                                                                                      |\\n| 6000 0054h         |    | DER1                 | The dMAX event register (DER1) reflects current value of the event signals 15- 8.                                                                                                                                                                                                                                     |\\n| 6000 0074h         |    | DER2                 | The dMAX event register (DER2) reflects current value of the event signals 23- 16.                                                                                                                                                                                                                                    |\\n| 6000 0094h         |    | DER3                 | The dMAX event register (DER3) reflects current value of the event signals 31- 24.                                                                                                                                                                                                                                    |\\n| 6000 0040h         |    | DFSR0                | dMAX FIFO status register 0. Writing a 1 to the DFSR0 register clears the corresponding bit. Writing 0 has no effect.                                                                                                                                                                                                 |\\n| 6000 0060h         |    | DFSR1                | dMAX FIFO status register 1. Writing a 1 to the DFSR1 register clears the corresponding bit. Writing 0 has no effect.                                                                                                                                                                                                 |\\n| 6000 0080h         |    | DTCR0                | dMAX transfer completion register 0. Writing a 1 to the DTCR0 register clears the corresponding bit. Writing 0 has no effect.                                                                                                                                                                                         |\\n| 6000 00A0h         |    | DTCR1                | dMAX transfer completion register 1. Writing a 1 to the DTCR1 register clears the corresponding bit. Writing 0 has no effect.                                                                                                                                                                                         |\\n| -                  |    | DETR                 | dMAX event trigger register. By toggling a bit in this register the CPU can trigger an event. To facilitate faster CPU access, the dMAX Event Trigger Register is not memory-mapped and is placed inside the CPU module.                                                                                              |\\n|                    | -  | DESR                 | dMAX event status register. To facilitate low CPU access overhead this register mirrors TCC bits from DTCR0 and DTCR1 registers. The register also keeps track of dMAX controller activity. To facilitate faster CPU access, the dMAX Event Status Register is not memory-mapped and is placed inside the CPU module. |\\n\\n---\\n\\n---\\n\\n## Table 7-4. Key Manager Register Descriptions\\n\\n---\\n\\n| BYTE ADDRESS            | REGISTER NAME   | DESCRIPTION         |\\n|-------------------------|-----------------|---------------------|\\n| 01xC1 2000              | REVID           | Revision Register   |\\n| 01xC1 2004              | STAT            | Key Manager Status  |\\n| 01xC1 2008              | CHKSUMSTAT      | Key Checksum Status |\\n| 01xC1 200C              | RSVD            | Reserved            |\\n| 01xC1 2010 - 01xC1 201C | KEY1WRD1        | Key 1               |\\n| 01xC1 2020 - 01xC1 202C | KEY1WRD1        | Key 2               |\\n| ...                     | ...             | ...                 |\\n| 01xC1 20F0 - 01xC1 20FC | KEY1WRD1        | Key 15              |\\n| 01xC1 2100 - 01xC1 210C | KEY1WRD1        | Key 16              |\\n| 01xC1 2110 - 01xC1 23FF | RSVD            | Reserved            |\\n\\n---\\n## Table 7-5. SECCTRL Register Descriptions\\n\\n---\\n\\n| BYTE ADDRESS   | REGISTER NAME     | DESCRIPTION   |\\n|----------------|-------------------|---------------|\\n| 01xC1 3000     | PID               |               |\\n|                | RSVD              | Reserved      |\\n|                | SYSSTATUS         |               |\\n|                | SYSWR             |               |\\n|                | RSVD              | Reserved      |\\n|                | ARMWR             |               |\\n|                | SYSCONTROL        |               |\\n|                | SYSCONTROLPROTECT |               |\\n|                | SYSTAPEN          |               |\\n|                | SECRESERVED       |               |\\n|                | PSTATUS           |               |\\n|                | PREADDEBUGDAT     |               |\\n|                | PWRITEDEBUGDAT    |               |\\n\\n---\\n## Revision History\\n\\n---\\n\\n| NOTE: Page numbers for previous revisions may differ from page numbers in the current version.   | NOTE: Page numbers for previous revisions may differ from page numbers in the current version.                                  | NOTE: Page numbers for previous revisions may differ from page numbers in the current version.   |\\n|--------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------|\\n| Changes from Revision A (February 2012) to Revision B                                            | Changes from Revision A (February 2012) to Revision B                                                                           | Page                                                                                             |\\n\\n---\\n## PACKAGING INFORMATION\\n\\n---\\n\\n| Orderable Device   | Status (1)   | Package Type   | Package Drawing Pins   |     |   Package Qty | Eco Plan (2)            | Lead/Ball Finish   | MSL Peak Temp (3)   | Op Temp (Â°C)   | Top-Side Markings (4)   | Samples   |\\n|--------------------|--------------|----------------|------------------------|-----|---------------|-------------------------|--------------------|---------------------|----------------|-------------------------|-----------|\\n| OMAPL137BHKGD1     | ACTIVE       | XCEPT          | KGD                    |   0 |            35 | TBD                     | Call TI            | N / A for Pkg Type  |                |                         |           |\\n| OMAPL137BPTPH      | ACTIVE       | HLQFP          | PTP                    | 176 |             1 | Green (RoHS & no Sb/Br) | CU NIPDAU          | Level-4-260C-72 HR  |                | OMAPL137BPTPH           |           |\\n\\n---\\n## Applications\\n\\n---\\n\\n| Audio                        | www.ti.com/audio                | Automotive and Transportation   | www.ti.com/automotive             |\\n|------------------------------|---------------------------------|---------------------------------|-----------------------------------|\\n| Amplifiers                   | amplifier.ti.com                | Communications and Telecom      | www.ti.com/communications         |\\n| Data Converters              | dataconverter.ti.com            | Computers and Peripherals       | www.ti.com/computers              |\\n| DLPfi Products               | www.dlp.com                     | Consumer Electronics            | www.ti.com/consumer-apps          |\\n| DSP                          | dsp.ti.com                      | Energy and Lighting             | www.ti.com/energy                 |\\n| Clocks and Timers            | www.ti.com/clocks               | Industrial                      | www.ti.com/industrial             |\\n| Interface                    | interface.ti.com                | Medical                         | www.ti.com/medical                |\\n| Logic                        | logic.ti.com                    | Security                        | www.ti.com/security               |\\n| Power Mgmt                   | power.ti.com                    | Space, Avionics and Defense     | www.ti.com/space-avionics-defense |\\n| Microcontrollers RFID        | microcontroller.ti.com          | Video and Imaging               | www.ti.com/video                  |\\n| OMAP Applications Processors | www.ti.com/omap                 | TI E2E Community                | e2e.ti.com                        |\\n| Wireless Connectivity        | www.ti.com/wirelessconnectivity | www.ti.com/wirelessconnectivity |                                   |\"]",
  "current_idx": 1
}