<def f='llvm/llvm/include/llvm/ADT/IntEqClasses.h' l='75' ll='78' type='unsigned int llvm::IntEqClasses::operator[](unsigned int a) const'/>
<use f='llvm/llvm/include/llvm/CodeGen/LiveInterval.h' l='937' u='c' c='_ZNK4llvm24ConnectedVNInfoEqClasses10getEqClassEPKNS_6VNInfoE'/>
<doc f='llvm/llvm/include/llvm/ADT/IntEqClasses.h' l='73'>/// operator[] - Return a&apos;s equivalence class number, 0 .. getNumClasses()-1.
  /// This requires a compressed map.</doc>
<use f='llvm/llvm/include/llvm/CodeGen/EdgeBundles.h' l='42' u='c' c='_ZNK4llvm11EdgeBundles9getBundleEjb'/>
<use f='llvm/llvm/lib/CodeGen/RenameIndependentSubregs.cpp' l='240' u='c' c='_ZNK12_GLOBAL__N_124RenameIndependentSubregs15rewriteOperandsERKN4llvm12IntEqClassesERKNS1_15SmallVectorImplINS0_12SubRangeInfoEEERKNS5_IPNS1_12LiveIntervalEEE'/>
<use f='llvm/llvm/lib/CodeGen/RenameIndependentSubregs.cpp' l='281' u='c' c='_ZNK12_GLOBAL__N_124RenameIndependentSubregs10distributeERKN4llvm12IntEqClassesERKNS1_15SmallVectorImplINS0_12SubRangeInfoEEERKNS5_IPNS1_12LiveIntervalEEE'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='1295' u='c' c='_ZN4llvm12SchedDFSImpl8finalizeEv'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='1297' u='c' c='_ZN4llvm12SchedDFSImpl8finalizeEv'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='1308' u='c' c='_ZN4llvm12SchedDFSImpl8finalizeEv'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='1313' u='c' c='_ZN4llvm12SchedDFSImpl8finalizeEv'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='1314' u='c' c='_ZN4llvm12SchedDFSImpl8finalizeEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1614' u='c' c='_ZL15computeUberSetsRSt6vectorIN12_GLOBAL__N_110UberRegSetESaIS1_EERS_IPS1_SaIS5_EERN4llvm14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1621' u='c' c='_ZL15computeUberSetsRSt6vectorIN12_GLOBAL__N_110UberRegSetESaIS1_EERS_IPS1_SaIS5_EERN4llvm14CodeGenRegBankE'/>
