Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Tue May  7 12:47:55 2019
| Host         : zhatianyics-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file axi_spi_top_wrapper_timing_summary_routed.rpt -pb axi_spi_top_wrapper_timing_summary_routed.pb -rpx axi_spi_top_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : axi_spi_top_wrapper
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3993 register/latch pins with no clock driven by root clock pin: GBT_REFCLK_p (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 10749 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.026        0.000                      0                 9326        0.044        0.000                      0                 9278        1.100        0.000                       0                  4043  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                                                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                                                                                                 ------------         ----------      --------------
axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/axi_spi_top_jesd204_0_0_phy_gt_i/gt0_axi_spi_top_jesd204_0_0_phy_gt_i/gtxe2_i/RXOUTCLK        {0.000 4.000}        8.000           125.000         
axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/axi_spi_top_jesd204_0_0_phy_gt_i/gt0_axi_spi_top_jesd204_0_0_phy_gt_i/gtxe2_i/RXOUTCLKFABRIC  {0.000 4.000}        8.000           125.000         
axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/axi_spi_top_jesd204_0_0_phy_gt_i/gt0_axi_spi_top_jesd204_0_0_phy_gt_i/gtxe2_i/TXOUTCLK        {0.000 4.000}        8.000           125.000         
axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/axi_spi_top_jesd204_0_0_phy_gt_i/gt0_axi_spi_top_jesd204_0_0_phy_gt_i/gtxe2_i/TXOUTCLKFABRIC  {0.000 4.000}        8.000           125.000         
axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/axi_spi_top_jesd204_0_0_phy_gt_i/gt1_axi_spi_top_jesd204_0_0_phy_gt_i/gtxe2_i/RXOUTCLK        {0.000 4.000}        8.000           125.000         
axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/axi_spi_top_jesd204_0_0_phy_gt_i/gt1_axi_spi_top_jesd204_0_0_phy_gt_i/gtxe2_i/RXOUTCLKFABRIC  {0.000 4.000}        8.000           125.000         
axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/axi_spi_top_jesd204_0_0_phy_gt_i/gt1_axi_spi_top_jesd204_0_0_phy_gt_i/gtxe2_i/TXOUTCLK        {0.000 4.000}        8.000           125.000         
axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/axi_spi_top_jesd204_0_0_phy_gt_i/gt1_axi_spi_top_jesd204_0_0_phy_gt_i/gtxe2_i/TXOUTCLKFABRIC  {0.000 4.000}        8.000           125.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                                                                                            {0.000 16.500}       33.000          30.303          
diff_clock_rtl_0_clk_p                                                                                                                                                                                {0.000 2.500}        5.000           200.000         
  clk_out1_axi_spi_top_clk_wiz_0_0                                                                                                                                                                    {0.000 5.000}        10.000          100.000         
  clkfbout_axi_spi_top_clk_wiz_0_0                                                                                                                                                                    {0.000 2.500}        5.000           200.000         
rx_sync_n[0]                                                                                                                                                                                          {0.000 5.000}        10.000          100.000         
rx_sync_p[0]                                                                                                                                                                                          {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.400        0.000                      0                  931        0.044        0.000                      0                  931       15.732        0.000                       0                   485  
diff_clock_rtl_0_clk_p                                                                                                                                                                                                                        1.100        0.000                       0                     1  
  clk_out1_axi_spi_top_clk_wiz_0_0                                                                5.026        0.000                      0                 8229        0.066        0.000                      0                 8229        4.232        0.000                       0                  3554  
  clkfbout_axi_spi_top_clk_wiz_0_0                                                                                                                                                                                                            3.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                        To Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                        --------                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                                  clk_out1_axi_spi_top_clk_wiz_0_0      999.305        0.000                      0                   24                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_out1_axi_spi_top_clk_wiz_0_0                                                            clk_out1_axi_spi_top_clk_wiz_0_0                                                                  8.462        0.000                      0                   18        0.345        0.000                      0                   18  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       30.507        0.000                      0                  100        0.261        0.000                      0                  100  
**default**                                                                                 clk_out1_axi_spi_top_clk_wiz_0_0                                                                                                                                                              9.295        0.000                      0                   24                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.400ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.400ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.535ns  (logic 0.502ns (14.201%)  route 3.033ns (85.799%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.798ns = ( 36.798 - 33.000 ) 
    Source Clock Delay      (SCD):    4.437ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.828     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.516     4.437    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X63Y327        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y327        FDPE (Prop_fdpe_C_Q)         0.204     4.641 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=1, routed)           0.616     5.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i
    SLICE_X69Y325        LUT6 (Prop_lut6_I2_O)        0.126     5.383 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_3/O
                         net (fo=2, routed)           0.447     5.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count_reg[2]
    SLICE_X68Y324        LUT3 (Prop_lut3_I2_O)        0.043     5.873 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.683     6.556    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/icn_cmd_en_reg[6]
    SLICE_X64Y326        LUT4 (Prop_lut4_I1_O)        0.043     6.599 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=25, routed)          0.277     6.877    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X64Y325        LUT6 (Prop_lut6_I0_O)        0.043     6.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_2/O
                         net (fo=1, routed)           0.525     7.444    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_2_n_0
    SLICE_X63Y325        LUT6 (Prop_lut6_I0_O)        0.043     7.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.485     7.972    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gnxpm_cdc.wr_pntr_bin_reg[3]
    SLICE_X64Y327        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.321    36.798    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_bscan_tck[0]
    SLICE_X64Y327        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.617    37.415    
                         clock uncertainty           -0.035    37.380    
    SLICE_X64Y327        FDPE (Setup_fdpe_C_D)       -0.008    37.372    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         37.372    
                         arrival time                          -7.972    
  -------------------------------------------------------------------
                         slack                                 29.400    

Slack (MET) :             29.512ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.423ns  (logic 0.502ns (14.665%)  route 2.921ns (85.335%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.798ns = ( 36.798 - 33.000 ) 
    Source Clock Delay      (SCD):    4.437ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.828     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.516     4.437    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X63Y327        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y327        FDPE (Prop_fdpe_C_Q)         0.204     4.641 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=1, routed)           0.616     5.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i
    SLICE_X69Y325        LUT6 (Prop_lut6_I2_O)        0.126     5.383 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_3/O
                         net (fo=2, routed)           0.447     5.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count_reg[2]
    SLICE_X68Y324        LUT3 (Prop_lut3_I2_O)        0.043     5.873 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.683     6.556    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/icn_cmd_en_reg[6]
    SLICE_X64Y326        LUT4 (Prop_lut4_I1_O)        0.043     6.599 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=25, routed)          0.277     6.877    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X64Y325        LUT6 (Prop_lut6_I0_O)        0.043     6.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_2/O
                         net (fo=1, routed)           0.525     7.444    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_2_n_0
    SLICE_X63Y325        LUT6 (Prop_lut6_I0_O)        0.043     7.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.373     7.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gnxpm_cdc.wr_pntr_bin_reg[3]
    SLICE_X64Y327        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.321    36.798    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_bscan_tck[0]
    SLICE_X64Y327        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.617    37.415    
                         clock uncertainty           -0.035    37.380    
    SLICE_X64Y327        FDPE (Setup_fdpe_C_D)       -0.008    37.372    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         37.372    
                         arrival time                          -7.860    
  -------------------------------------------------------------------
                         slack                                 29.512    

Slack (MET) :             29.817ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 0.715ns (22.792%)  route 2.422ns (77.208%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.806ns = ( 36.806 - 33.000 ) 
    Source Clock Delay      (SCD):    4.448ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.828     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.527     4.448    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X70Y312        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y312        FDRE (Prop_fdre_C_Q)         0.236     4.684 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.107     5.791    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X79Y313        LUT4 (Prop_lut4_I2_O)        0.126     5.917 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=2, routed)           0.530     6.447    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X76Y313        LUT6 (Prop_lut6_I3_O)        0.043     6.490 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7/O
                         net (fo=1, routed)           0.000     6.490    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7_n_0
    SLICE_X76Y313        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.786     7.542    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X68Y312        LUT5 (Prop_lut5_I2_O)        0.043     7.585 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     7.585    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X68Y312        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.329    36.806    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X68Y312        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.597    37.403    
                         clock uncertainty           -0.035    37.368    
    SLICE_X68Y312        FDRE (Setup_fdre_C_D)        0.034    37.402    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         37.402    
                         arrival time                          -7.585    
  -------------------------------------------------------------------
                         slack                                 29.817    

Slack (MET) :             29.899ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.054ns  (logic 0.715ns (23.410%)  route 2.339ns (76.590%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.806ns = ( 36.806 - 33.000 ) 
    Source Clock Delay      (SCD):    4.448ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.828     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.527     4.448    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X70Y312        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y312        FDRE (Prop_fdre_C_Q)         0.236     4.684 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.107     5.791    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X79Y313        LUT4 (Prop_lut4_I2_O)        0.126     5.917 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=2, routed)           0.530     6.447    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X76Y313        LUT6 (Prop_lut6_I3_O)        0.043     6.490 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7/O
                         net (fo=1, routed)           0.000     6.490    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7_n_0
    SLICE_X76Y313        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.703     7.460    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X68Y312        LUT5 (Prop_lut5_I2_O)        0.043     7.503 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     7.503    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X68Y312        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.329    36.806    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X68Y312        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.597    37.403    
                         clock uncertainty           -0.035    37.368    
    SLICE_X68Y312        FDRE (Setup_fdre_C_D)        0.034    37.402    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         37.402    
                         arrival time                          -7.503    
  -------------------------------------------------------------------
                         slack                                 29.899    

Slack (MET) :             29.908ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.045ns  (logic 0.715ns (23.482%)  route 2.330ns (76.518%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.806ns = ( 36.806 - 33.000 ) 
    Source Clock Delay      (SCD):    4.448ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.828     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.527     4.448    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X70Y312        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y312        FDRE (Prop_fdre_C_Q)         0.236     4.684 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.107     5.791    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X79Y313        LUT4 (Prop_lut4_I2_O)        0.126     5.917 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=2, routed)           0.530     6.447    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X76Y313        LUT6 (Prop_lut6_I3_O)        0.043     6.490 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7/O
                         net (fo=1, routed)           0.000     6.490    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7_n_0
    SLICE_X76Y313        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.693     7.450    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X68Y312        LUT5 (Prop_lut5_I2_O)        0.043     7.493 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     7.493    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X68Y312        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.329    36.806    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X68Y312        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.597    37.403    
                         clock uncertainty           -0.035    37.368    
    SLICE_X68Y312        FDRE (Setup_fdre_C_D)        0.033    37.401    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.401    
                         arrival time                          -7.493    
  -------------------------------------------------------------------
                         slack                                 29.908    

Slack (MET) :             29.910ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.044ns  (logic 0.715ns (23.489%)  route 2.329ns (76.511%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.806ns = ( 36.806 - 33.000 ) 
    Source Clock Delay      (SCD):    4.448ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.828     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.527     4.448    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X70Y312        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y312        FDRE (Prop_fdre_C_Q)         0.236     4.684 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.107     5.791    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X79Y313        LUT4 (Prop_lut4_I2_O)        0.126     5.917 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=2, routed)           0.530     6.447    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X76Y313        LUT6 (Prop_lut6_I3_O)        0.043     6.490 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7/O
                         net (fo=1, routed)           0.000     6.490    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7_n_0
    SLICE_X76Y313        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.693     7.449    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X68Y312        LUT5 (Prop_lut5_I2_O)        0.043     7.492 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     7.492    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X68Y312        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.329    36.806    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X68Y312        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.597    37.403    
                         clock uncertainty           -0.035    37.368    
    SLICE_X68Y312        FDRE (Setup_fdre_C_D)        0.034    37.402    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.402    
                         arrival time                          -7.492    
  -------------------------------------------------------------------
                         slack                                 29.910    

Slack (MET) :             29.956ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.001ns  (logic 0.395ns (13.163%)  route 2.606ns (86.837%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.858ns = ( 36.858 - 33.000 ) 
    Source Clock Delay      (SCD):    4.440ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.828     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.519     4.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X68Y320        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y320        FDRE (Prop_fdre_C_Q)         0.223     4.663 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=9, routed)           0.772     5.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/p_0_in
    SLICE_X54Y325        LUT2 (Prop_lut2_I1_O)        0.043     5.478 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count[3]_i_1/O
                         net (fo=5, routed)           0.357     5.836    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/SR[0]
    SLICE_X55Y325        LUT6 (Prop_lut6_I4_O)        0.043     5.879 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.838     6.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X47Y327        LUT6 (Prop_lut6_I0_O)        0.043     6.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_i_i_3/O
                         net (fo=1, routed)           0.354     7.114    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_i_i_3_n_0
    SLICE_X46Y327        LUT6 (Prop_lut6_I5_O)        0.043     7.157 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_i_i_1/O
                         net (fo=2, routed)           0.284     7.441    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1_reg[1]
    SLICE_X49Y327        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.381    36.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/m_bscan_tck[0]
    SLICE_X49Y327        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.597    37.455    
                         clock uncertainty           -0.035    37.420    
    SLICE_X49Y327        FDCE (Setup_fdce_C_D)       -0.023    37.397    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         37.397    
                         arrival time                          -7.441    
  -------------------------------------------------------------------
                         slack                                 29.956    

Slack (MET) :             29.965ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.001ns  (logic 0.395ns (13.163%)  route 2.606ns (86.837%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.858ns = ( 36.858 - 33.000 ) 
    Source Clock Delay      (SCD):    4.440ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.828     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.519     4.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X68Y320        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y320        FDRE (Prop_fdre_C_Q)         0.223     4.663 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=9, routed)           0.772     5.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/p_0_in
    SLICE_X54Y325        LUT2 (Prop_lut2_I1_O)        0.043     5.478 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count[3]_i_1/O
                         net (fo=5, routed)           0.357     5.836    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/SR[0]
    SLICE_X55Y325        LUT6 (Prop_lut6_I4_O)        0.043     5.879 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.838     6.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X47Y327        LUT6 (Prop_lut6_I0_O)        0.043     6.760 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_i_i_3/O
                         net (fo=1, routed)           0.354     7.114    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_i_i_3_n_0
    SLICE_X46Y327        LUT6 (Prop_lut6_I5_O)        0.043     7.157 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_i_i_1/O
                         net (fo=2, routed)           0.284     7.441    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1_reg[1]
    SLICE_X49Y327        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.381    36.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/m_bscan_tck[0]
    SLICE_X49Y327        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.597    37.455    
                         clock uncertainty           -0.035    37.420    
    SLICE_X49Y327        FDCE (Setup_fdce_C_D)       -0.014    37.406    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         37.406    
                         arrival time                          -7.441    
  -------------------------------------------------------------------
                         slack                                 29.965    

Slack (MET) :             30.017ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.936ns  (logic 0.715ns (24.351%)  route 2.221ns (75.649%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.806ns = ( 36.806 - 33.000 ) 
    Source Clock Delay      (SCD):    4.448ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.828     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.527     4.448    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X70Y312        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y312        FDRE (Prop_fdre_C_Q)         0.236     4.684 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.107     5.791    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X79Y313        LUT4 (Prop_lut4_I2_O)        0.126     5.917 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=2, routed)           0.530     6.447    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X76Y313        LUT6 (Prop_lut6_I3_O)        0.043     6.490 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7/O
                         net (fo=1, routed)           0.000     6.490    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7_n_0
    SLICE_X76Y313        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.585     7.342    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X68Y313        LUT5 (Prop_lut5_I2_O)        0.043     7.385 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     7.385    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X68Y313        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.329    36.806    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X68Y313        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.597    37.403    
                         clock uncertainty           -0.035    37.368    
    SLICE_X68Y313        FDRE (Setup_fdre_C_D)        0.034    37.402    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         37.402    
                         arrival time                          -7.385    
  -------------------------------------------------------------------
                         slack                                 30.017    

Slack (MET) :             30.022ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.931ns  (logic 0.715ns (24.394%)  route 2.216ns (75.606%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.806ns = ( 36.806 - 33.000 ) 
    Source Clock Delay      (SCD):    4.448ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.828     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.527     4.448    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X70Y312        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y312        FDRE (Prop_fdre_C_Q)         0.236     4.684 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.107     5.791    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X79Y313        LUT4 (Prop_lut4_I2_O)        0.126     5.917 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=2, routed)           0.530     6.447    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X76Y313        LUT6 (Prop_lut6_I3_O)        0.043     6.490 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7/O
                         net (fo=1, routed)           0.000     6.490    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7_n_0
    SLICE_X76Y313        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.757 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.580     7.336    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X68Y313        LUT5 (Prop_lut5_I2_O)        0.043     7.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     7.379    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X68Y313        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.329    36.806    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X68Y313        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.597    37.403    
                         clock uncertainty           -0.035    37.368    
    SLICE_X68Y313        FDRE (Setup_fdre_C_D)        0.033    37.401    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.401    
                         arrival time                          -7.379    
  -------------------------------------------------------------------
                         slack                                 30.022    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.091ns (60.456%)  route 0.060ns (39.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.710ns
    Source Clock Delay      (SCD):    2.204ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.501     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.527 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.677     2.204    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X51Y325        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y325        FDCE (Prop_fdce_C_Q)         0.091     2.295 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.060     2.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X50Y325        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.918     2.710    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X50Y325        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.495     2.215    
    SLICE_X50Y325        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.096     2.311    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -2.311    
                         arrival time                           2.355    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.091ns (60.222%)  route 0.060ns (39.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.710ns
    Source Clock Delay      (SCD):    2.204ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.501     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.527 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.677     2.204    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X51Y325        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y325        FDCE (Prop_fdce_C_Q)         0.091     2.295 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.060     2.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA1
    SLICE_X50Y325        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.918     2.710    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X50Y325        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.495     2.215    
    SLICE_X50Y325        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.072     2.287    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.287    
                         arrival time                           2.355    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.118ns (50.445%)  route 0.116ns (49.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.711ns
    Source Clock Delay      (SCD):    2.205ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.501     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.527 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.678     2.205    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X52Y326        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y326        FDCE (Prop_fdce_C_Q)         0.118     2.323 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.116     2.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X50Y326        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.919     2.711    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X50Y326        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.478     2.233    
    SLICE_X50Y326        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     2.364    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.364    
                         arrival time                           2.439    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.107ns (48.844%)  route 0.112ns (51.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.711ns
    Source Clock Delay      (SCD):    2.205ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.501     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.527 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.678     2.205    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X52Y326        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y326        FDCE (Prop_fdce_C_Q)         0.107     2.312 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.112     2.424    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X50Y326        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.919     2.711    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X50Y326        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.478     2.233    
    SLICE_X50Y326        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.085     2.318    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.318    
                         arrival time                           2.424    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.711ns
    Source Clock Delay      (SCD):    2.203ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.501     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.527 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.676     2.203    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X69Y327        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y327        FDRE (Prop_fdre_C_Q)         0.100     2.303 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[17]/Q
                         net (fo=2, routed)           0.055     2.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[17]
    SLICE_X69Y327        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.919     2.711    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X69Y327        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/C
                         clock pessimism             -0.508     2.203    
    SLICE_X69Y327        FDRE (Hold_fdre_C_D)         0.047     2.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.250    
                         arrival time                           2.358    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.713ns
    Source Clock Delay      (SCD):    2.205ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.501     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.527 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.678     2.205    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X69Y329        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y329        FDRE (Prop_fdre_C_Q)         0.100     2.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.055     2.360    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[1]
    SLICE_X69Y329        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.921     2.713    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X69Y329        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/C
                         clock pessimism             -0.508     2.205    
    SLICE_X69Y329        FDRE (Hold_fdre_C_D)         0.047     2.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.252    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.712ns
    Source Clock Delay      (SCD):    2.204ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.501     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.527 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.677     2.204    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X69Y328        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y328        FDRE (Prop_fdre_C_Q)         0.100     2.304 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.055     2.359    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[11]
    SLICE_X69Y328        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.920     2.712    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X69Y328        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/C
                         clock pessimism             -0.508     2.204    
    SLICE_X69Y328        FDRE (Hold_fdre_C_D)         0.047     2.251    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.251    
                         arrival time                           2.359    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.708ns
    Source Clock Delay      (SCD):    2.202ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.501     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.527 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.675     2.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X63Y324        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y324        FDCE (Prop_fdce_C_Q)         0.100     2.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.055     2.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X63Y324        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.916     2.708    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X63Y324        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.506     2.202    
    SLICE_X63Y324        FDCE (Hold_fdce_C_D)         0.047     2.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.249    
                         arrival time                           2.357    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.709ns
    Source Clock Delay      (SCD):    2.203ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.501     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.527 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.676     2.203    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X63Y323        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y323        FDCE (Prop_fdce_C_Q)         0.100     2.303 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     2.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X63Y323        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.917     2.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X63Y323        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.506     2.203    
    SLICE_X63Y323        FDCE (Hold_fdce_C_D)         0.047     2.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.250    
                         arrival time                           2.358    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.746ns
    Source Clock Delay      (SCD):    2.239ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.501     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.527 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.712     2.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/m_bscan_tck[0]
    SLICE_X49Y328        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y328        FDCE (Prop_fdce_C_Q)         0.100     2.339 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     2.394    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X49Y328        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.954     2.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/m_bscan_tck[0]
    SLICE_X49Y328        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.507     2.239    
    SLICE_X49Y328        FDCE (Hold_fdce_C_D)         0.047     2.286    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.286    
                         arrival time                           2.394    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.409         33.000      31.591     BUFGCTRL_X0Y1  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDCE/C      n/a            0.750         33.000      32.250     SLICE_X49Y327  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/C
Min Period        n/a     FDCE/C      n/a            0.750         33.000      32.250     SLICE_X50Y327  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
Min Period        n/a     FDCE/C      n/a            0.750         33.000      32.250     SLICE_X49Y327  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
Min Period        n/a     FDCE/C      n/a            0.750         33.000      32.250     SLICE_X48Y327  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
Min Period        n/a     FDCE/C      n/a            0.750         33.000      32.250     SLICE_X48Y327  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
Min Period        n/a     FDCE/C      n/a            0.750         33.000      32.250     SLICE_X47Y327  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X48Y331  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
Min Period        n/a     FDPE/C      n/a            0.750         33.000      32.250     SLICE_X51Y329  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X55Y325  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count_reg[1]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X50Y326  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X50Y326  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X50Y326  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X50Y326  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X50Y326  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X50Y326  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X50Y326  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X50Y326  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X52Y325  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X52Y325  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X50Y326  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X50Y326  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X50Y326  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X50Y326  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X50Y326  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X50Y326  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X50Y326  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X50Y326  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X52Y325  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X52Y325  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  diff_clock_rtl_0_clk_p
  To Clock:  diff_clock_rtl_0_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         diff_clock_rtl_0_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { diff_clock_rtl_0_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_axi_spi_top_clk_wiz_0_0
  To Clock:  clk_out1_axi_spi_top_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.026ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.026ns  (required time - arrival time)
  Source:                 axi_spi_top_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/burst_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_axi_spi_top_clk_wiz_0_0 rise@10.000ns - clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.667ns  (logic 1.329ns (28.477%)  route 3.338ns (71.523%))
  Logic Levels:           9  (CARRY4=2 LUT2=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.614ns = ( 8.386 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.992ns
    Clock Pessimism Removal (CPR):    -0.652ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3552, routed)        1.587    -1.992    axi_spi_top_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/aclk
    SLICE_X28Y322        FDRE                                         r  axi_spi_top_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/burst_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y322        FDRE (Prop_fdre_C_Q)         0.223    -1.769 r  axi_spi_top_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/burst_count_reg[8]/Q
                         net (fo=18, routed)          0.791    -0.979    axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X30Y306        LUT6 (Prop_lut6_I2_O)        0.043    -0.936 f  axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0_i_2/O
                         net (fo=2, routed)           0.658    -0.277    axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0_i_2_n_0
    SLICE_X32Y301        LUT4 (Prop_lut4_I3_O)        0.049    -0.228 r  axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0_i_1/O
                         net (fo=6, routed)           0.354     0.126    axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_axilite.s_axi_awready_i_reg
    SLICE_X34Y300        LUT2 (Prop_lut2_I1_O)        0.143     0.269 r  axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=12, routed)          0.440     0.709    axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_wvalid
    SLICE_X39Y299        LUT5 (Prop_lut5_I4_O)        0.144     0.853 r  axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/counter_en_reg_i_3/O
                         net (fo=1, routed)           0.350     1.203    axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_sequential_access_cs_reg[2]_2
    SLICE_X39Y299        LUT6 (Prop_lut6_I4_O)        0.136     1.339 r  axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/counter_en_reg_i_1/O
                         net (fo=3, routed)           0.434     1.773    axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/counter_en_i
    SLICE_X35Y297        LUT2 (Prop_lut2_I1_O)        0.043     1.816 r  axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_5/O
                         net (fo=1, routed)           0.000     1.816    axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_5_n_0
    SLICE_X35Y297        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     2.075 r  axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.075    axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_0
    SLICE_X35Y298        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     2.241 r  axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry__0/O[1]
                         net (fo=1, routed)           0.311     2.552    axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry__0_n_6
    SLICE_X36Y298        LUT6 (Prop_lut6_I0_O)        0.123     2.675 r  axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[6]_i_2/O
                         net (fo=1, routed)           0.000     2.675    axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/p_1_in[6]
    SLICE_X36Y298        FDRE                                         r  axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000    10.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.028 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.033    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.116 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3552, routed)        1.270     8.386    axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X36Y298        FDRE                                         r  axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[6]/C
                         clock pessimism             -0.652     7.734    
                         clock uncertainty           -0.066     7.667    
    SLICE_X36Y298        FDRE (Setup_fdre_C_D)        0.033     7.700    axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[6]
  -------------------------------------------------------------------
                         required time                          7.700    
                         arrival time                          -2.675    
  -------------------------------------------------------------------
                         slack                                  5.026    

Slack (MET) :             5.151ns  (required time - arrival time)
  Source:                 axi_spi_top_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/burst_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_axi_spi_top_clk_wiz_0_0 rise@10.000ns - clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.543ns  (logic 1.273ns (28.023%)  route 3.270ns (71.977%))
  Logic Levels:           9  (CARRY4=2 LUT2=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.614ns = ( 8.386 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.992ns
    Clock Pessimism Removal (CPR):    -0.652ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3552, routed)        1.587    -1.992    axi_spi_top_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/aclk
    SLICE_X28Y322        FDRE                                         r  axi_spi_top_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/burst_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y322        FDRE (Prop_fdre_C_Q)         0.223    -1.769 r  axi_spi_top_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/burst_count_reg[8]/Q
                         net (fo=18, routed)          0.791    -0.979    axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X30Y306        LUT6 (Prop_lut6_I2_O)        0.043    -0.936 f  axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0_i_2/O
                         net (fo=2, routed)           0.658    -0.277    axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0_i_2_n_0
    SLICE_X32Y301        LUT4 (Prop_lut4_I3_O)        0.049    -0.228 r  axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0_i_1/O
                         net (fo=6, routed)           0.354     0.126    axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_axilite.s_axi_awready_i_reg
    SLICE_X34Y300        LUT2 (Prop_lut2_I1_O)        0.143     0.269 r  axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=12, routed)          0.440     0.709    axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_wvalid
    SLICE_X39Y299        LUT5 (Prop_lut5_I4_O)        0.144     0.853 r  axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/counter_en_reg_i_3/O
                         net (fo=1, routed)           0.350     1.203    axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_sequential_access_cs_reg[2]_2
    SLICE_X39Y299        LUT6 (Prop_lut6_I4_O)        0.136     1.339 r  axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/counter_en_reg_i_1/O
                         net (fo=3, routed)           0.434     1.773    axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/counter_en_i
    SLICE_X35Y297        LUT2 (Prop_lut2_I1_O)        0.043     1.816 r  axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_5/O
                         net (fo=1, routed)           0.000     1.816    axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_5_n_0
    SLICE_X35Y297        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     2.075 r  axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.075    axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_0
    SLICE_X35Y298        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     2.186 r  axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry__0/O[2]
                         net (fo=1, routed)           0.243     2.428    axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry__0_n_5
    SLICE_X37Y298        LUT4 (Prop_lut4_I2_O)        0.122     2.550 r  axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[7]_i_1/O
                         net (fo=1, routed)           0.000     2.550    axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[7]_i_1_n_0
    SLICE_X37Y298        FDRE                                         r  axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000    10.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.028 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.033    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.116 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3552, routed)        1.270     8.386    axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X37Y298        FDRE                                         r  axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[7]/C
                         clock pessimism             -0.652     7.734    
                         clock uncertainty           -0.066     7.667    
    SLICE_X37Y298        FDRE (Setup_fdre_C_D)        0.034     7.701    axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[7]
  -------------------------------------------------------------------
                         required time                          7.701    
                         arrival time                          -2.550    
  -------------------------------------------------------------------
                         slack                                  5.151    

Slack (MET) :             5.164ns  (required time - arrival time)
  Source:                 axi_spi_top_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/axi_rd_resp_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_axi_spi_top_clk_wiz_0_0 rise@10.000ns - clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.368ns  (logic 0.359ns (8.219%)  route 4.009ns (91.781%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.996ns
    Clock Pessimism Removal (CPR):    -0.542ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3552, routed)        1.583    -1.996    axi_spi_top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X38Y321        FDRE                                         r  axi_spi_top_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y321        FDRE (Prop_fdre_C_Q)         0.236    -1.760 f  axi_spi_top_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.559    -0.201    axi_spi_top_i/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/aresetn
    SLICE_X29Y318        LUT1 (Prop_lut1_I0_O)        0.123    -0.078 r  axi_spi_top_i/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/cmd_fifo_data_out_ff[11]_i_1/O
                         net (fo=113, routed)         2.450     2.372    axi_spi_top_i/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/SR[0]
    SLICE_X53Y313        FDRE                                         r  axi_spi_top_i/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/axi_rd_resp_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000    10.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.028 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.033    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.116 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3552, routed)        1.332     8.448    axi_spi_top_i/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/aclk
    SLICE_X53Y313        FDRE                                         r  axi_spi_top_i/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/axi_rd_resp_reg[0]/C
                         clock pessimism             -0.542     7.906    
                         clock uncertainty           -0.066     7.839    
    SLICE_X53Y313        FDRE (Setup_fdre_C_R)       -0.304     7.535    axi_spi_top_i/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/axi_rd_resp_reg[0]
  -------------------------------------------------------------------
                         required time                          7.535    
                         arrival time                          -2.372    
  -------------------------------------------------------------------
                         slack                                  5.164    

Slack (MET) :             5.164ns  (required time - arrival time)
  Source:                 axi_spi_top_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/axi_rd_resp_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_axi_spi_top_clk_wiz_0_0 rise@10.000ns - clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.368ns  (logic 0.359ns (8.219%)  route 4.009ns (91.781%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.996ns
    Clock Pessimism Removal (CPR):    -0.542ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3552, routed)        1.583    -1.996    axi_spi_top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X38Y321        FDRE                                         r  axi_spi_top_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y321        FDRE (Prop_fdre_C_Q)         0.236    -1.760 f  axi_spi_top_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.559    -0.201    axi_spi_top_i/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/aresetn
    SLICE_X29Y318        LUT1 (Prop_lut1_I0_O)        0.123    -0.078 r  axi_spi_top_i/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/cmd_fifo_data_out_ff[11]_i_1/O
                         net (fo=113, routed)         2.450     2.372    axi_spi_top_i/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/SR[0]
    SLICE_X53Y313        FDRE                                         r  axi_spi_top_i/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/axi_rd_resp_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000    10.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.028 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.033    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.116 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3552, routed)        1.332     8.448    axi_spi_top_i/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/aclk
    SLICE_X53Y313        FDRE                                         r  axi_spi_top_i/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/axi_rd_resp_reg[1]/C
                         clock pessimism             -0.542     7.906    
                         clock uncertainty           -0.066     7.839    
    SLICE_X53Y313        FDRE (Setup_fdre_C_R)       -0.304     7.535    axi_spi_top_i/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/axi_rd_resp_reg[1]
  -------------------------------------------------------------------
                         required time                          7.535    
                         arrival time                          -2.372    
  -------------------------------------------------------------------
                         slack                                  5.164    

Slack (MET) :             5.190ns  (required time - arrival time)
  Source:                 axi_spi_top_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/burst_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_axi_spi_top_clk_wiz_0_0 rise@10.000ns - clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.504ns  (logic 1.275ns (28.309%)  route 3.229ns (71.691%))
  Logic Levels:           9  (CARRY4=2 LUT2=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.614ns = ( 8.386 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.992ns
    Clock Pessimism Removal (CPR):    -0.652ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3552, routed)        1.587    -1.992    axi_spi_top_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/aclk
    SLICE_X28Y322        FDRE                                         r  axi_spi_top_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/burst_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y322        FDRE (Prop_fdre_C_Q)         0.223    -1.769 r  axi_spi_top_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/burst_count_reg[8]/Q
                         net (fo=18, routed)          0.791    -0.979    axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X30Y306        LUT6 (Prop_lut6_I2_O)        0.043    -0.936 f  axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0_i_2/O
                         net (fo=2, routed)           0.658    -0.277    axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0_i_2_n_0
    SLICE_X32Y301        LUT4 (Prop_lut4_I3_O)        0.049    -0.228 r  axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0_i_1/O
                         net (fo=6, routed)           0.354     0.126    axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_axilite.s_axi_awready_i_reg
    SLICE_X34Y300        LUT2 (Prop_lut2_I1_O)        0.143     0.269 r  axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=12, routed)          0.440     0.709    axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_wvalid
    SLICE_X39Y299        LUT5 (Prop_lut5_I4_O)        0.144     0.853 r  axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/counter_en_reg_i_3/O
                         net (fo=1, routed)           0.350     1.203    axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_sequential_access_cs_reg[2]_2
    SLICE_X39Y299        LUT6 (Prop_lut6_I4_O)        0.136     1.339 r  axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/counter_en_reg_i_1/O
                         net (fo=3, routed)           0.434     1.773    axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/counter_en_i
    SLICE_X35Y297        LUT2 (Prop_lut2_I1_O)        0.043     1.816 r  axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_5/O
                         net (fo=1, routed)           0.000     1.816    axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_5_n_0
    SLICE_X35Y297        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     2.075 r  axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.075    axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_0
    SLICE_X35Y298        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     2.186 r  axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry__0/O[0]
                         net (fo=1, routed)           0.202     2.388    axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry__0_n_7
    SLICE_X36Y298        LUT6 (Prop_lut6_I0_O)        0.124     2.512 r  axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[5]_i_1/O
                         net (fo=1, routed)           0.000     2.512    axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/p_1_in[5]
    SLICE_X36Y298        FDRE                                         r  axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000    10.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.028 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.033    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.116 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3552, routed)        1.270     8.386    axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X36Y298        FDRE                                         r  axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[5]/C
                         clock pessimism             -0.652     7.734    
                         clock uncertainty           -0.066     7.667    
    SLICE_X36Y298        FDRE (Setup_fdre_C_D)        0.034     7.701    axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[5]
  -------------------------------------------------------------------
                         required time                          7.701    
                         arrival time                          -2.512    
  -------------------------------------------------------------------
                         slack                                  5.190    

Slack (MET) :             5.238ns  (required time - arrival time)
  Source:                 axi_spi_top_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/burst_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_axi_spi_top_clk_wiz_0_0 rise@10.000ns - clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.459ns  (logic 1.197ns (26.844%)  route 3.262ns (73.156%))
  Logic Levels:           8  (CARRY4=1 LUT2=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.611ns = ( 8.389 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.992ns
    Clock Pessimism Removal (CPR):    -0.652ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3552, routed)        1.587    -1.992    axi_spi_top_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/aclk
    SLICE_X28Y322        FDRE                                         r  axi_spi_top_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/burst_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y322        FDRE (Prop_fdre_C_Q)         0.223    -1.769 r  axi_spi_top_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/burst_count_reg[8]/Q
                         net (fo=18, routed)          0.791    -0.979    axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X30Y306        LUT6 (Prop_lut6_I2_O)        0.043    -0.936 f  axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0_i_2/O
                         net (fo=2, routed)           0.658    -0.277    axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0_i_2_n_0
    SLICE_X32Y301        LUT4 (Prop_lut4_I3_O)        0.049    -0.228 r  axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0_i_1/O
                         net (fo=6, routed)           0.354     0.126    axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_axilite.s_axi_awready_i_reg
    SLICE_X34Y300        LUT2 (Prop_lut2_I1_O)        0.143     0.269 r  axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=12, routed)          0.440     0.709    axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_wvalid
    SLICE_X39Y299        LUT5 (Prop_lut5_I4_O)        0.144     0.853 r  axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/counter_en_reg_i_3/O
                         net (fo=1, routed)           0.350     1.203    axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_sequential_access_cs_reg[2]_2
    SLICE_X39Y299        LUT6 (Prop_lut6_I4_O)        0.136     1.339 r  axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/counter_en_reg_i_1/O
                         net (fo=3, routed)           0.434     1.773    axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/counter_en_i
    SLICE_X35Y297        LUT2 (Prop_lut2_I1_O)        0.043     1.816 r  axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_5/O
                         net (fo=1, routed)           0.000     1.816    axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_5_n_0
    SLICE_X35Y297        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.296     2.112 r  axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/O[3]
                         net (fo=1, routed)           0.235     2.347    axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_4
    SLICE_X34Y297        LUT6 (Prop_lut6_I0_O)        0.120     2.467 r  axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[4]_i_1/O
                         net (fo=1, routed)           0.000     2.467    axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/p_1_in[4]
    SLICE_X34Y297        FDRE                                         r  axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000    10.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.028 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.033    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.116 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3552, routed)        1.273     8.389    axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X34Y297        FDRE                                         r  axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[4]/C
                         clock pessimism             -0.652     7.737    
                         clock uncertainty           -0.066     7.670    
    SLICE_X34Y297        FDRE (Setup_fdre_C_D)        0.034     7.704    axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[4]
  -------------------------------------------------------------------
                         required time                          7.704    
                         arrival time                          -2.467    
  -------------------------------------------------------------------
                         slack                                  5.238    

Slack (MET) :             5.287ns  (required time - arrival time)
  Source:                 axi_spi_top_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/burst_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_axi_spi_top_clk_wiz_0_0 rise@10.000ns - clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.410ns  (logic 1.169ns (26.510%)  route 3.241ns (73.490%))
  Logic Levels:           8  (CARRY4=1 LUT2=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.611ns = ( 8.389 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.992ns
    Clock Pessimism Removal (CPR):    -0.652ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3552, routed)        1.587    -1.992    axi_spi_top_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/aclk
    SLICE_X28Y322        FDRE                                         r  axi_spi_top_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/burst_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y322        FDRE (Prop_fdre_C_Q)         0.223    -1.769 r  axi_spi_top_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/burst_count_reg[8]/Q
                         net (fo=18, routed)          0.791    -0.979    axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X30Y306        LUT6 (Prop_lut6_I2_O)        0.043    -0.936 f  axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0_i_2/O
                         net (fo=2, routed)           0.658    -0.277    axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0_i_2_n_0
    SLICE_X32Y301        LUT4 (Prop_lut4_I3_O)        0.049    -0.228 r  axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0_i_1/O
                         net (fo=6, routed)           0.354     0.126    axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_axilite.s_axi_awready_i_reg
    SLICE_X34Y300        LUT2 (Prop_lut2_I1_O)        0.143     0.269 r  axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=12, routed)          0.440     0.709    axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_wvalid
    SLICE_X39Y299        LUT5 (Prop_lut5_I4_O)        0.144     0.853 r  axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/counter_en_reg_i_3/O
                         net (fo=1, routed)           0.350     1.203    axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_sequential_access_cs_reg[2]_2
    SLICE_X39Y299        LUT6 (Prop_lut6_I4_O)        0.136     1.339 r  axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/counter_en_reg_i_1/O
                         net (fo=3, routed)           0.434     1.773    axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/counter_en_i
    SLICE_X35Y297        LUT2 (Prop_lut2_I1_O)        0.043     1.816 r  axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_5/O
                         net (fo=1, routed)           0.000     1.816    axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_5_n_0
    SLICE_X35Y297        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.266     2.082 r  axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/O[2]
                         net (fo=1, routed)           0.214     2.295    axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_5
    SLICE_X34Y297        LUT6 (Prop_lut6_I0_O)        0.122     2.417 r  axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[3]_i_1/O
                         net (fo=1, routed)           0.000     2.417    axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/p_1_in[3]
    SLICE_X34Y297        FDRE                                         r  axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000    10.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.028 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.033    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.116 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3552, routed)        1.273     8.389    axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X34Y297        FDRE                                         r  axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[3]/C
                         clock pessimism             -0.652     7.737    
                         clock uncertainty           -0.066     7.670    
    SLICE_X34Y297        FDRE (Setup_fdre_C_D)        0.034     7.704    axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[3]
  -------------------------------------------------------------------
                         required time                          7.704    
                         arrival time                          -2.417    
  -------------------------------------------------------------------
                         slack                                  5.287    

Slack (MET) :             5.332ns  (required time - arrival time)
  Source:                 axi_spi_top_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/burst_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_axi_spi_top_clk_wiz_0_0 rise@10.000ns - clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.364ns  (logic 1.122ns (25.712%)  route 3.242ns (74.288%))
  Logic Levels:           8  (CARRY4=1 LUT2=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.611ns = ( 8.389 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.992ns
    Clock Pessimism Removal (CPR):    -0.652ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3552, routed)        1.587    -1.992    axi_spi_top_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/aclk
    SLICE_X28Y322        FDRE                                         r  axi_spi_top_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/burst_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y322        FDRE (Prop_fdre_C_Q)         0.223    -1.769 r  axi_spi_top_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/burst_count_reg[8]/Q
                         net (fo=18, routed)          0.791    -0.979    axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X30Y306        LUT6 (Prop_lut6_I2_O)        0.043    -0.936 f  axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0_i_2/O
                         net (fo=2, routed)           0.658    -0.277    axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0_i_2_n_0
    SLICE_X32Y301        LUT4 (Prop_lut4_I3_O)        0.049    -0.228 r  axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0_i_1/O
                         net (fo=6, routed)           0.354     0.126    axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_axilite.s_axi_awready_i_reg
    SLICE_X34Y300        LUT2 (Prop_lut2_I1_O)        0.143     0.269 r  axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=12, routed)          0.440     0.709    axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_wvalid
    SLICE_X39Y299        LUT5 (Prop_lut5_I4_O)        0.144     0.853 r  axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/counter_en_reg_i_3/O
                         net (fo=1, routed)           0.350     1.203    axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_sequential_access_cs_reg[2]_2
    SLICE_X39Y299        LUT6 (Prop_lut6_I4_O)        0.136     1.339 r  axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/counter_en_reg_i_1/O
                         net (fo=3, routed)           0.434     1.773    axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/counter_en_i
    SLICE_X35Y297        LUT2 (Prop_lut2_I1_O)        0.043     1.816 r  axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_5/O
                         net (fo=1, routed)           0.000     1.816    axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_5_n_0
    SLICE_X35Y297        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.218     2.034 r  axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/O[1]
                         net (fo=1, routed)           0.215     2.248    axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_6
    SLICE_X34Y297        LUT6 (Prop_lut6_I0_O)        0.123     2.371 r  axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[2]_i_1/O
                         net (fo=1, routed)           0.000     2.371    axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/p_1_in[2]
    SLICE_X34Y297        FDRE                                         r  axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000    10.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.028 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.033    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.116 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3552, routed)        1.273     8.389    axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X34Y297        FDRE                                         r  axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[2]/C
                         clock pessimism             -0.652     7.737    
                         clock uncertainty           -0.066     7.670    
    SLICE_X34Y297        FDRE (Setup_fdre_C_D)        0.033     7.703    axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[2]
  -------------------------------------------------------------------
                         required time                          7.703    
                         arrival time                          -2.371    
  -------------------------------------------------------------------
                         slack                                  5.332    

Slack (MET) :             5.402ns  (required time - arrival time)
  Source:                 axi_spi_top_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/burst_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_axi_spi_top_clk_wiz_0_0 rise@10.000ns - clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.295ns  (logic 1.029ns (23.958%)  route 3.266ns (76.042%))
  Logic Levels:           8  (CARRY4=1 LUT2=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.611ns = ( 8.389 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.992ns
    Clock Pessimism Removal (CPR):    -0.652ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3552, routed)        1.587    -1.992    axi_spi_top_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/aclk
    SLICE_X28Y322        FDRE                                         r  axi_spi_top_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/burst_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y322        FDRE (Prop_fdre_C_Q)         0.223    -1.769 r  axi_spi_top_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/burst_count_reg[8]/Q
                         net (fo=18, routed)          0.791    -0.979    axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X30Y306        LUT6 (Prop_lut6_I2_O)        0.043    -0.936 f  axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0_i_2/O
                         net (fo=2, routed)           0.658    -0.277    axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0_i_2_n_0
    SLICE_X32Y301        LUT4 (Prop_lut4_I3_O)        0.049    -0.228 r  axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0_i_1/O
                         net (fo=6, routed)           0.354     0.126    axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_axilite.s_axi_awready_i_reg
    SLICE_X34Y300        LUT2 (Prop_lut2_I1_O)        0.143     0.269 r  axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=12, routed)          0.440     0.709    axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_wvalid
    SLICE_X39Y299        LUT5 (Prop_lut5_I4_O)        0.144     0.853 r  axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/counter_en_reg_i_3/O
                         net (fo=1, routed)           0.350     1.203    axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_sequential_access_cs_reg[2]_2
    SLICE_X39Y299        LUT6 (Prop_lut6_I4_O)        0.136     1.339 r  axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/counter_en_reg_i_1/O
                         net (fo=3, routed)           0.434     1.773    axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/counter_en_i
    SLICE_X35Y297        LUT2 (Prop_lut2_I1_O)        0.043     1.816 r  axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_5/O
                         net (fo=1, routed)           0.000     1.816    axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_5_n_0
    SLICE_X35Y297        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     1.940 r  axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/O[0]
                         net (fo=1, routed)           0.239     2.179    axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_7
    SLICE_X34Y297        LUT6 (Prop_lut6_I0_O)        0.124     2.303 r  axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[1]_i_1/O
                         net (fo=1, routed)           0.000     2.303    axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/p_1_in[1]
    SLICE_X34Y297        FDRE                                         r  axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000    10.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.028 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.033    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.116 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3552, routed)        1.273     8.389    axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X34Y297        FDRE                                         r  axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[1]/C
                         clock pessimism             -0.652     7.737    
                         clock uncertainty           -0.066     7.670    
    SLICE_X34Y297        FDRE (Setup_fdre_C_D)        0.034     7.704    axi_spi_top_i/jesd204_0/inst/jesd204_block_i/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[1]
  -------------------------------------------------------------------
                         required time                          7.704    
                         arrival time                          -2.303    
  -------------------------------------------------------------------
                         slack                                  5.402    

Slack (MET) :             5.455ns  (required time - arrival time)
  Source:                 axi_spi_top_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/len_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_axi_spi_top_clk_wiz_0_0 rise@10.000ns - clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.157ns  (logic 0.359ns (8.637%)  route 3.798ns (91.363%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.996ns
    Clock Pessimism Removal (CPR):    -0.542ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3552, routed)        1.583    -1.996    axi_spi_top_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X38Y321        FDRE                                         r  axi_spi_top_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y321        FDRE (Prop_fdre_C_Q)         0.236    -1.760 f  axi_spi_top_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.559    -0.201    axi_spi_top_i/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/aresetn
    SLICE_X29Y318        LUT1 (Prop_lut1_I0_O)        0.123    -0.078 r  axi_spi_top_i/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/cmd_fifo_data_out_ff[11]_i_1/O
                         net (fo=113, routed)         2.239     2.160    axi_spi_top_i/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/SR[0]
    SLICE_X46Y314        FDRE                                         r  axi_spi_top_i/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/len_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000    10.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.028 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.033    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.116 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3552, routed)        1.389     8.505    axi_spi_top_i/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/aclk
    SLICE_X46Y314        FDRE                                         r  axi_spi_top_i/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/len_reg[2]/C
                         clock pessimism             -0.542     7.963    
                         clock uncertainty           -0.066     7.896    
    SLICE_X46Y314        FDRE (Setup_fdre_C_R)       -0.281     7.615    axi_spi_top_i/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/len_reg[2]
  -------------------------------------------------------------------
                         required time                          7.615    
                         arrival time                          -2.160    
  -------------------------------------------------------------------
                         slack                                  5.455    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_retry_cntr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_retry_cntr_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns - clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.333ns (76.555%)  route 0.102ns (23.445%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.459ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3552, routed)        0.651    -0.534    axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/s_axi_aclk
    SLICE_X29Y297        FDRE                                         r  axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_retry_cntr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y297        FDRE (Prop_fdre_C_Q)         0.100    -0.434 r  axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_retry_cntr_reg[12]/Q
                         net (fo=2, routed)           0.101    -0.333    axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_retry_cntr_reg[12]
    SLICE_X29Y297        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.142    -0.191 r  axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_retry_cntr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.191    axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_retry_cntr_reg[12]_i_1_n_0
    SLICE_X29Y298        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.166 r  axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_retry_cntr_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.166    axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_retry_cntr_reg[16]_i_1_n_0
    SLICE_X29Y299        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.141 r  axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_retry_cntr_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.140    axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_retry_cntr_reg[20]_i_1_n_0
    SLICE_X29Y300        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041    -0.099 r  axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_retry_cntr_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.099    axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_retry_cntr_reg[24]_i_1_n_7
    SLICE_X29Y300        FDRE                                         r  axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_retry_cntr_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3552, routed)        0.977    -0.459    axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/s_axi_aclk
    SLICE_X29Y300        FDRE                                         r  axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_retry_cntr_reg[24]/C
                         clock pessimism              0.223    -0.236    
    SLICE_X29Y300        FDRE (Hold_fdre_C_D)         0.071    -0.165    axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_retry_cntr_reg[24]
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_retry_cntr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_retry_cntr_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns - clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.344ns (77.134%)  route 0.102ns (22.866%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.459ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3552, routed)        0.651    -0.534    axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/s_axi_aclk
    SLICE_X29Y297        FDRE                                         r  axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_retry_cntr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y297        FDRE (Prop_fdre_C_Q)         0.100    -0.434 r  axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_retry_cntr_reg[12]/Q
                         net (fo=2, routed)           0.101    -0.333    axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_retry_cntr_reg[12]
    SLICE_X29Y297        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.142    -0.191 r  axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_retry_cntr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.191    axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_retry_cntr_reg[12]_i_1_n_0
    SLICE_X29Y298        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.166 r  axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_retry_cntr_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.166    axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_retry_cntr_reg[16]_i_1_n_0
    SLICE_X29Y299        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.141 r  axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_retry_cntr_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.140    axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_retry_cntr_reg[20]_i_1_n_0
    SLICE_X29Y300        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052    -0.088 r  axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_retry_cntr_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.088    axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_retry_cntr_reg[24]_i_1_n_5
    SLICE_X29Y300        FDRE                                         r  axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_retry_cntr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3552, routed)        0.977    -0.459    axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/s_axi_aclk
    SLICE_X29Y300        FDRE                                         r  axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_retry_cntr_reg[26]/C
                         clock pessimism              0.223    -0.236    
    SLICE_X29Y300        FDRE (Hold_fdre_C_D)         0.071    -0.165    axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_retry_cntr_reg[26]
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 axi_spi_top_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_test_time_cntr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_test_time_cntr_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns - clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.329ns (73.508%)  route 0.119ns (26.492%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.459ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3552, routed)        0.650    -0.535    axi_spi_top_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/s_axi_aclk
    SLICE_X28Y296        FDRE                                         r  axi_spi_top_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_test_time_cntr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y296        FDRE (Prop_fdre_C_Q)         0.100    -0.435 r  axi_spi_top_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_test_time_cntr_reg[6]/Q
                         net (fo=2, routed)           0.118    -0.318    axi_spi_top_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_test_time_cntr_reg[6]
    SLICE_X28Y296        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.113    -0.205 r  axi_spi_top_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_test_time_cntr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.205    axi_spi_top_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_test_time_cntr_reg[4]_i_1_n_0
    SLICE_X28Y297        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.180 r  axi_spi_top_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_test_time_cntr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.180    axi_spi_top_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_test_time_cntr_reg[8]_i_1_n_0
    SLICE_X28Y298        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.155 r  axi_spi_top_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_test_time_cntr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.155    axi_spi_top_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_test_time_cntr_reg[12]_i_1_n_0
    SLICE_X28Y299        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.130 r  axi_spi_top_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_test_time_cntr_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.129    axi_spi_top_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_test_time_cntr_reg[16]_i_1_n_0
    SLICE_X28Y300        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041    -0.088 r  axi_spi_top_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_test_time_cntr_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.088    axi_spi_top_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_test_time_cntr_reg[20]_i_1_n_7
    SLICE_X28Y300        FDRE                                         r  axi_spi_top_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_test_time_cntr_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3552, routed)        0.977    -0.459    axi_spi_top_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/s_axi_aclk
    SLICE_X28Y300        FDRE                                         r  axi_spi_top_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_test_time_cntr_reg[20]/C
                         clock pessimism              0.223    -0.236    
    SLICE_X28Y300        FDRE (Hold_fdre_C_D)         0.071    -0.165    axi_spi_top_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_test_time_cntr_reg[20]
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_test_time_cntr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_test_time_cntr_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns - clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.329ns (73.478%)  route 0.119ns (26.522%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.459ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3552, routed)        0.650    -0.535    axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/s_axi_aclk
    SLICE_X30Y296        FDRE                                         r  axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_test_time_cntr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y296        FDRE (Prop_fdre_C_Q)         0.100    -0.435 r  axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_test_time_cntr_reg[10]/Q
                         net (fo=3, routed)           0.118    -0.317    axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_test_time_cntr_reg[10]
    SLICE_X30Y296        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.113    -0.204 r  axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_test_time_cntr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.204    axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_test_time_cntr_reg[8]_i_1_n_0
    SLICE_X30Y297        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.179 r  axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_test_time_cntr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.179    axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_test_time_cntr_reg[12]_i_1_n_0
    SLICE_X30Y298        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.154 r  axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_test_time_cntr_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.154    axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_test_time_cntr_reg[16]_i_1_n_0
    SLICE_X30Y299        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.129 r  axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_test_time_cntr_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.129    axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_test_time_cntr_reg[20]_i_1_n_0
    SLICE_X30Y300        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041    -0.088 r  axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_test_time_cntr_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.088    axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_test_time_cntr_reg[24]_i_1_n_7
    SLICE_X30Y300        FDRE                                         r  axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_test_time_cntr_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3552, routed)        0.977    -0.459    axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/s_axi_aclk
    SLICE_X30Y300        FDRE                                         r  axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_test_time_cntr_reg[24]/C
                         clock pessimism              0.223    -0.236    
    SLICE_X30Y300        FDRE (Hold_fdre_C_D)         0.071    -0.165    axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_test_time_cntr_reg[24]
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns - clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.570ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3552, routed)        0.643    -0.542    axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X47Y297        FDRE                                         r  axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y297        FDRE (Prop_fdre_C_Q)         0.100    -0.442 r  axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.095    -0.348    axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[10]
    SLICE_X46Y296        SRLC32E                                      r  axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3552, routed)        0.866    -0.570    axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X46Y296        SRLC32E                                      r  axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
                         clock pessimism              0.041    -0.529    
    SLICE_X46Y296        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102    -0.427    axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/rx_fifo_data_o_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns - clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.100ns (42.169%)  route 0.137ns (57.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.601ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3552, routed)        0.691    -0.494    axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X51Y300        FDRE                                         r  axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y300        FDRE (Prop_fdre_C_Q)         0.100    -0.394 r  axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[24]/Q
                         net (fo=1, routed)           0.137    -0.257    axi_spi_top_i/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/m_axi_rdata[24]
    SLICE_X51Y299        FDRE                                         r  axi_spi_top_i/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/rx_fifo_data_o_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3552, routed)        0.835    -0.601    axi_spi_top_i/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/aclk
    SLICE_X51Y299        FDRE                                         r  axi_spi_top_i/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/rx_fifo_data_o_reg[24]/C
                         clock pessimism              0.223    -0.378    
    SLICE_X51Y299        FDRE (Hold_fdre_C_D)         0.041    -0.337    axi_spi_top_i/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/rx_fifo_data_o_reg[24]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 axi_spi_top_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_retry_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_retry_cntr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns - clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.308ns (68.300%)  route 0.143ns (31.700%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.458ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3552, routed)        0.653    -0.532    axi_spi_top_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/s_axi_aclk
    SLICE_X24Y298        FDRE                                         r  axi_spi_top_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_retry_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y298        FDRE (Prop_fdre_C_Q)         0.100    -0.432 f  axi_spi_top_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_retry_cntr_reg[0]/Q
                         net (fo=2, routed)           0.142    -0.290    axi_spi_top_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_retry_cntr_reg[0]
    SLICE_X24Y298        LUT1 (Prop_lut1_I0_O)        0.028    -0.262 r  axi_spi_top_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_retry_cntr[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.262    axi_spi_top_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_retry_cntr[0]_i_5_n_0
    SLICE_X24Y298        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.114    -0.148 r  axi_spi_top_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_retry_cntr_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.148    axi_spi_top_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_retry_cntr_reg[0]_i_3_n_0
    SLICE_X24Y299        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.123 r  axi_spi_top_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_retry_cntr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.122    axi_spi_top_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_retry_cntr_reg[4]_i_1_n_0
    SLICE_X24Y300        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041    -0.081 r  axi_spi_top_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_retry_cntr_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.081    axi_spi_top_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_retry_cntr_reg[8]_i_1_n_7
    SLICE_X24Y300        FDRE                                         r  axi_spi_top_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_retry_cntr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3552, routed)        0.978    -0.458    axi_spi_top_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/s_axi_aclk
    SLICE_X24Y300        FDRE                                         r  axi_spi_top_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_retry_cntr_reg[8]/C
                         clock pessimism              0.223    -0.235    
    SLICE_X24Y300        FDRE (Hold_fdre_C_D)         0.071    -0.164    axi_spi_top_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_retry_cntr_reg[8]
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns - clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (50.998%)  route 0.096ns (49.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.570ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3552, routed)        0.642    -0.543    axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X48Y296        FDRE                                         r  axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y296        FDRE (Prop_fdre_C_Q)         0.100    -0.443 r  axi_spi_top_i/jtag_axi_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]/Q
                         net (fo=1, routed)           0.096    -0.347    axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[11]
    SLICE_X46Y296        SRLC32E                                      r  axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3552, routed)        0.866    -0.570    axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X46Y296        SRLC32E                                      r  axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
                         clock pessimism              0.041    -0.529    
    SLICE_X46Y296        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099    -0.430    axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns - clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.512%)  route 0.054ns (29.488%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.464ns
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    -0.019ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3552, routed)        0.729    -0.456    axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X19Y319        FDRE                                         r  axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y319        FDRE (Prop_fdre_C_Q)         0.100    -0.356 r  axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/Q
                         net (fo=1, routed)           0.054    -0.303    axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r[7]
    SLICE_X18Y319        LUT5 (Prop_lut5_I0_O)        0.028    -0.275 r  axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[7]_i_1_n_0
    SLICE_X18Y319        FDRE                                         r  axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3552, routed)        0.972    -0.464    axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X18Y319        FDRE                                         r  axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]/C
                         clock pessimism              0.019    -0.445    
    SLICE_X18Y319        FDRE (Hold_fdre_C_D)         0.087    -0.358    axi_spi_top_i/jtag_axi_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_retry_cntr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_retry_cntr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns - clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.352ns (77.537%)  route 0.102ns (22.463%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.459ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3552, routed)        0.651    -0.534    axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/s_axi_aclk
    SLICE_X29Y297        FDRE                                         r  axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_retry_cntr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y297        FDRE (Prop_fdre_C_Q)         0.100    -0.434 r  axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_retry_cntr_reg[12]/Q
                         net (fo=2, routed)           0.101    -0.333    axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_retry_cntr_reg[12]
    SLICE_X29Y297        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.142    -0.191 r  axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_retry_cntr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.191    axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_retry_cntr_reg[12]_i_1_n_0
    SLICE_X29Y298        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.166 r  axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_retry_cntr_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.166    axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_retry_cntr_reg[16]_i_1_n_0
    SLICE_X29Y299        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025    -0.141 r  axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_retry_cntr_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.140    axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_retry_cntr_reg[20]_i_1_n_0
    SLICE_X29Y300        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060    -0.080 r  axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_retry_cntr_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.080    axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_retry_cntr_reg[24]_i_1_n_6
    SLICE_X29Y300        FDRE                                         r  axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_retry_cntr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3552, routed)        0.977    -0.459    axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/s_axi_aclk
    SLICE_X29Y300        FDRE                                         r  axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_retry_cntr_reg[25]/C
                         clock pessimism              0.223    -0.236    
    SLICE_X29Y300        FDRE (Hold_fdre_C_D)         0.071    -0.165    axi_spi_top_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_retry_cntr_reg[25]
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_axi_spi_top_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y8   axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/axi_spi_top_jesd204_0_0_phy_gt_i/gt0_axi_spi_top_jesd204_0_0_phy_gt_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y10  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/axi_spi_top_jesd204_0_0_phy_gt_i/gt1_axi_spi_top_jesd204_0_0_phy_gt_i/gtxe2_i/DRPCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            1.839         10.000      8.161      RAMB36_X1Y64         axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            1.839         10.000      8.161      RAMB36_X2Y62         axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK    n/a            1.839         10.000      8.161      RAMB18_X1Y116        axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK    n/a            1.839         10.000      8.161      RAMB18_X1Y116        axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK    n/a            1.839         10.000      8.161      RAMB18_X2Y120        axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK    n/a            1.839         10.000      8.161      RAMB18_X1Y117        axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK    n/a            1.839         10.000      8.161      RAMB18_X1Y117        axi_spi_top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I                n/a            1.409         10.000      8.592      BUFGCTRL_X0Y0        axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT0    n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1      axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMS32/CLK            n/a            0.768         5.000       4.232      SLICE_X38Y300        axi_spi_top_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/systeminit_dmg_addr/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK            n/a            0.768         5.000       4.232      SLICE_X38Y300        axi_spi_top_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/systeminit_dmg_addr/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK            n/a            0.768         5.000       4.232      SLICE_X38Y300        axi_spi_top_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/systeminit_dmg_addr/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK            n/a            0.768         5.000       4.232      SLICE_X38Y300        axi_spi_top_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/systeminit_dmg_addr/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK            n/a            0.768         5.000       4.232      SLICE_X38Y299        axi_spi_top_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/systeminit_dmg_addr/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK            n/a            0.768         5.000       4.232      SLICE_X38Y299        axi_spi_top_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/systeminit_dmg_addr/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_14_14/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK            n/a            0.768         5.000       4.232      SLICE_X38Y299        axi_spi_top_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/systeminit_dmg_addr/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_15_15/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK            n/a            0.768         5.000       4.232      SLICE_X38Y299        axi_spi_top_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/systeminit_dmg_addr/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_16_16/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK            n/a            0.768         5.000       4.232      SLICE_X38Y304        axi_spi_top_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/systeminit_dmg_addr/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_17_17/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK            n/a            0.768         5.000       4.232      SLICE_X38Y304        axi_spi_top_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/systeminit_dmg_addr/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_18_18/SP/CLK
High Pulse Width  Fast    RAMS32/CLK            n/a            0.768         5.000       4.232      SLICE_X38Y304        axi_spi_top_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/systeminit_dmg_addr/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_17_17/SP/CLK
High Pulse Width  Fast    RAMS32/CLK            n/a            0.768         5.000       4.232      SLICE_X38Y304        axi_spi_top_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/systeminit_dmg_addr/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_18_18/SP/CLK
High Pulse Width  Fast    RAMS32/CLK            n/a            0.768         5.000       4.232      SLICE_X38Y304        axi_spi_top_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/systeminit_dmg_addr/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_19_19/SP/CLK
High Pulse Width  Fast    RAMS32/CLK            n/a            0.768         5.000       4.232      SLICE_X38Y304        axi_spi_top_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/systeminit_dmg_addr/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_1_1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK            n/a            0.768         5.000       4.232      SLICE_X38Y305        axi_spi_top_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/systeminit_dmg_addr/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_20_20/SP/CLK
High Pulse Width  Fast    RAMS32/CLK            n/a            0.768         5.000       4.232      SLICE_X38Y305        axi_spi_top_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/systeminit_dmg_addr/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_21_21/SP/CLK
High Pulse Width  Fast    RAMS32/CLK            n/a            0.768         5.000       4.232      SLICE_X38Y305        axi_spi_top_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/systeminit_dmg_addr/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_22_22/SP/CLK
High Pulse Width  Fast    RAMS32/CLK            n/a            0.768         5.000       4.232      SLICE_X38Y305        axi_spi_top_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/systeminit_dmg_addr/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_23_23/SP/CLK
High Pulse Width  Fast    RAMS32/CLK            n/a            0.768         5.000       4.232      SLICE_X38Y303        axi_spi_top_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/systeminit_dmg_addr/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_24_24/SP/CLK
High Pulse Width  Fast    RAMS32/CLK            n/a            0.768         5.000       4.232      SLICE_X38Y303        axi_spi_top_i/axi_traffic_gen_1/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/systeminit_dmg_addr/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_31_25_25/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_axi_spi_top_clk_wiz_0_0
  To Clock:  clkfbout_axi_spi_top_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_axi_spi_top_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         5.000       3.592      BUFGCTRL_X0Y2    axi_spi_top_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  clk_out1_axi_spi_top_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack      999.305ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             999.305ns  (required time - arrival time)
  Source:                 axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.605ns  (logic 0.236ns (39.010%)  route 0.369ns (60.990%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y299        FDRE                         0.000     0.000 r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X46Y299        FDRE (Prop_fdre_C_Q)         0.236     0.236 r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.369     0.605    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X45Y299        FDRE                                         r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X45Y299        FDRE (Setup_fdre_C_D)       -0.090   999.910    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.910    
                         arrival time                          -0.605    
  -------------------------------------------------------------------
                         slack                                999.305    

Slack (MET) :             999.323ns  (required time - arrival time)
  Source:                 axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.584ns  (logic 0.204ns (34.932%)  route 0.380ns (65.068%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y298        FDRE                         0.000     0.000 r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X45Y298        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.380     0.584    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X43Y298        FDRE                                         r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X43Y298        FDRE (Setup_fdre_C_D)       -0.093   999.907    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        999.907    
                         arrival time                          -0.584    
  -------------------------------------------------------------------
                         slack                                999.323    

Slack (MET) :             999.375ns  (required time - arrival time)
  Source:                 axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.625ns  (logic 0.223ns (35.686%)  route 0.402ns (64.314%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y311        FDRE                         0.000     0.000 r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X55Y311        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.402     0.625    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X56Y311        FDRE                                         r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X56Y311        FDRE (Setup_fdre_C_D)        0.000  1000.000    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                       1000.000    
                         arrival time                          -0.625    
  -------------------------------------------------------------------
                         slack                                999.375    

Slack (MET) :             999.377ns  (required time - arrival time)
  Source:                 axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.614ns  (logic 0.223ns (36.326%)  route 0.391ns (63.674%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y308        FDRE                         0.000     0.000 r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X63Y308        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.391     0.614    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X64Y309        FDRE                                         r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X64Y309        FDRE (Setup_fdre_C_D)       -0.009   999.991    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        999.991    
                         arrival time                          -0.614    
  -------------------------------------------------------------------
                         slack                                999.377    

Slack (MET) :             999.380ns  (required time - arrival time)
  Source:                 axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.527ns  (logic 0.236ns (44.785%)  route 0.291ns (55.215%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y299        FDRE                         0.000     0.000 r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X46Y299        FDRE (Prop_fdre_C_Q)         0.236     0.236 r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.291     0.527    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X43Y299        FDRE                                         r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X43Y299        FDRE (Setup_fdre_C_D)       -0.093   999.907    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.907    
                         arrival time                          -0.527    
  -------------------------------------------------------------------
                         slack                                999.380    

Slack (MET) :             999.395ns  (required time - arrival time)
  Source:                 axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.628ns  (logic 0.259ns (41.214%)  route 0.369ns (58.786%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y310        FDRE                         0.000     0.000 r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X54Y310        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.369     0.628    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X56Y311        FDRE                                         r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X56Y311        FDRE (Setup_fdre_C_D)        0.023  1000.023    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                       1000.023    
                         arrival time                          -0.628    
  -------------------------------------------------------------------
                         slack                                999.395    

Slack (MET) :             999.405ns  (required time - arrival time)
  Source:                 axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.586ns  (logic 0.223ns (38.056%)  route 0.363ns (61.944%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y325        FDRE                         0.000     0.000 r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X29Y325        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.363     0.586    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X32Y326        FDRE                                         r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X32Y326        FDRE (Setup_fdre_C_D)       -0.009   999.991    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        999.991    
                         arrival time                          -0.586    
  -------------------------------------------------------------------
                         slack                                999.405    

Slack (MET) :             999.406ns  (required time - arrival time)
  Source:                 axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.586ns  (logic 0.259ns (44.198%)  route 0.327ns (55.802%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y299        FDRE                         0.000     0.000 r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X46Y299        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.327     0.586    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X45Y299        FDRE                                         r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X45Y299        FDRE (Setup_fdre_C_D)       -0.008   999.992    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        999.992    
                         arrival time                          -0.586    
  -------------------------------------------------------------------
                         slack                                999.406    

Slack (MET) :             999.420ns  (required time - arrival time)
  Source:                 axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.487ns  (logic 0.204ns (41.916%)  route 0.283ns (58.084%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y325        FDRE                         0.000     0.000 r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X29Y325        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.283     0.487    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X32Y326        FDRE                                         r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X32Y326        FDRE (Setup_fdre_C_D)       -0.093   999.907    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.907    
                         arrival time                          -0.487    
  -------------------------------------------------------------------
                         slack                                999.420    

Slack (MET) :             999.423ns  (required time - arrival time)
  Source:                 axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_axi_spi_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.486ns  (logic 0.204ns (41.999%)  route 0.282ns (58.001%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y297        FDRE                         0.000     0.000 r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X43Y297        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.282     0.486    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X41Y298        FDRE                                         r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X41Y298        FDRE (Setup_fdre_C_D)       -0.091   999.909    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        999.909    
                         arrival time                          -0.486    
  -------------------------------------------------------------------
                         slack                                999.423    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_axi_spi_top_clk_wiz_0_0
  To Clock:  clk_out1_axi_spi_top_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.462ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.462ns  (required time - arrival time)
  Source:                 axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_axi_spi_top_clk_wiz_0_0 rise@10.000ns - clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.218ns  (logic 0.259ns (21.261%)  route 0.959ns (78.739%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.677ns = ( 8.323 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3552, routed)        1.371    -2.208    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/drpclk
    SLICE_X90Y279        FDRE                                         r  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y279        FDRE (Prop_fdre_C_Q)         0.259    -1.949 f  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset_reg/Q
                         net (fo=21, routed)          0.959    -0.990    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/soft_reset_rx_in
    SLICE_X96Y278        FDCE                                         f  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000    10.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.028 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.033    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.116 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3552, routed)        1.207     8.323    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/sysclk_in
    SLICE_X96Y278        FDCE                                         r  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism             -0.572     7.751    
                         clock uncertainty           -0.066     7.684    
    SLICE_X96Y278        FDCE (Recov_fdce_C_CLR)     -0.212     7.472    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                          7.472    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  8.462    

Slack (MET) :             8.462ns  (required time - arrival time)
  Source:                 axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_axi_spi_top_clk_wiz_0_0 rise@10.000ns - clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.218ns  (logic 0.259ns (21.261%)  route 0.959ns (78.739%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.677ns = ( 8.323 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3552, routed)        1.371    -2.208    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/drpclk
    SLICE_X90Y279        FDRE                                         r  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y279        FDRE (Prop_fdre_C_Q)         0.259    -1.949 f  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset_reg/Q
                         net (fo=21, routed)          0.959    -0.990    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/soft_reset_rx_in
    SLICE_X96Y278        FDCE                                         f  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000    10.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.028 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.033    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.116 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3552, routed)        1.207     8.323    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/sysclk_in
    SLICE_X96Y278        FDCE                                         r  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism             -0.572     7.751    
                         clock uncertainty           -0.066     7.684    
    SLICE_X96Y278        FDCE (Recov_fdce_C_CLR)     -0.212     7.472    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                          7.472    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  8.462    

Slack (MET) :             8.462ns  (required time - arrival time)
  Source:                 axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_axi_spi_top_clk_wiz_0_0 rise@10.000ns - clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.218ns  (logic 0.259ns (21.261%)  route 0.959ns (78.739%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.677ns = ( 8.323 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3552, routed)        1.371    -2.208    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/drpclk
    SLICE_X90Y279        FDRE                                         r  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y279        FDRE (Prop_fdre_C_Q)         0.259    -1.949 f  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset_reg/Q
                         net (fo=21, routed)          0.959    -0.990    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/soft_reset_rx_in
    SLICE_X96Y278        FDCE                                         f  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000    10.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.028 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.033    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.116 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3552, routed)        1.207     8.323    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/sysclk_in
    SLICE_X96Y278        FDCE                                         r  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[5]/C
                         clock pessimism             -0.572     7.751    
                         clock uncertainty           -0.066     7.684    
    SLICE_X96Y278        FDCE (Recov_fdce_C_CLR)     -0.212     7.472    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                          7.472    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  8.462    

Slack (MET) :             8.462ns  (required time - arrival time)
  Source:                 axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_axi_spi_top_clk_wiz_0_0 rise@10.000ns - clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.218ns  (logic 0.259ns (21.261%)  route 0.959ns (78.739%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.677ns = ( 8.323 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3552, routed)        1.371    -2.208    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/drpclk
    SLICE_X90Y279        FDRE                                         r  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y279        FDRE (Prop_fdre_C_Q)         0.259    -1.949 f  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset_reg/Q
                         net (fo=21, routed)          0.959    -0.990    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/soft_reset_rx_in
    SLICE_X96Y278        FDCE                                         f  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000    10.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.028 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.033    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.116 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3552, routed)        1.207     8.323    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/sysclk_in
    SLICE_X96Y278        FDCE                                         r  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism             -0.572     7.751    
                         clock uncertainty           -0.066     7.684    
    SLICE_X96Y278        FDCE (Recov_fdce_C_CLR)     -0.212     7.472    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                          7.472    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  8.462    

Slack (MET) :             8.547ns  (required time - arrival time)
  Source:                 axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_axi_spi_top_clk_wiz_0_0 rise@10.000ns - clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.133ns  (logic 0.259ns (22.864%)  route 0.874ns (77.136%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.678ns = ( 8.322 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3552, routed)        1.371    -2.208    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/drpclk
    SLICE_X90Y279        FDRE                                         r  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y279        FDRE (Prop_fdre_C_Q)         0.259    -1.949 f  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset_reg/Q
                         net (fo=21, routed)          0.874    -1.075    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/soft_reset_rx_in
    SLICE_X96Y277        FDCE                                         f  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000    10.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.028 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.033    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.116 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3552, routed)        1.206     8.322    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/sysclk_in
    SLICE_X96Y277        FDCE                                         r  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism             -0.572     7.750    
                         clock uncertainty           -0.066     7.683    
    SLICE_X96Y277        FDCE (Recov_fdce_C_CLR)     -0.212     7.471    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                          7.471    
                         arrival time                           1.075    
  -------------------------------------------------------------------
                         slack                                  8.547    

Slack (MET) :             8.547ns  (required time - arrival time)
  Source:                 axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_axi_spi_top_clk_wiz_0_0 rise@10.000ns - clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.133ns  (logic 0.259ns (22.864%)  route 0.874ns (77.136%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.678ns = ( 8.322 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3552, routed)        1.371    -2.208    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/drpclk
    SLICE_X90Y279        FDRE                                         r  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y279        FDRE (Prop_fdre_C_Q)         0.259    -1.949 f  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset_reg/Q
                         net (fo=21, routed)          0.874    -1.075    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/soft_reset_rx_in
    SLICE_X96Y277        FDCE                                         f  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000    10.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.028 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.033    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.116 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3552, routed)        1.206     8.322    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/sysclk_in
    SLICE_X96Y277        FDCE                                         r  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism             -0.572     7.750    
                         clock uncertainty           -0.066     7.683    
    SLICE_X96Y277        FDCE (Recov_fdce_C_CLR)     -0.212     7.471    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                          7.471    
                         arrival time                           1.075    
  -------------------------------------------------------------------
                         slack                                  8.547    

Slack (MET) :             8.547ns  (required time - arrival time)
  Source:                 axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_axi_spi_top_clk_wiz_0_0 rise@10.000ns - clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.133ns  (logic 0.259ns (22.864%)  route 0.874ns (77.136%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.678ns = ( 8.322 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3552, routed)        1.371    -2.208    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/drpclk
    SLICE_X90Y279        FDRE                                         r  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y279        FDRE (Prop_fdre_C_Q)         0.259    -1.949 f  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset_reg/Q
                         net (fo=21, routed)          0.874    -1.075    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/soft_reset_rx_in
    SLICE_X96Y277        FDCE                                         f  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000    10.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.028 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.033    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.116 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3552, routed)        1.206     8.322    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/sysclk_in
    SLICE_X96Y277        FDCE                                         r  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism             -0.572     7.750    
                         clock uncertainty           -0.066     7.683    
    SLICE_X96Y277        FDCE (Recov_fdce_C_CLR)     -0.212     7.471    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                          7.471    
                         arrival time                           1.075    
  -------------------------------------------------------------------
                         slack                                  8.547    

Slack (MET) :             8.547ns  (required time - arrival time)
  Source:                 axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_axi_spi_top_clk_wiz_0_0 rise@10.000ns - clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.133ns  (logic 0.259ns (22.864%)  route 0.874ns (77.136%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.678ns = ( 8.322 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3552, routed)        1.371    -2.208    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/drpclk
    SLICE_X90Y279        FDRE                                         r  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y279        FDRE (Prop_fdre_C_Q)         0.259    -1.949 f  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset_reg/Q
                         net (fo=21, routed)          0.874    -1.075    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/soft_reset_rx_in
    SLICE_X96Y277        FDCE                                         f  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000    10.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.028 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.033    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.116 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3552, routed)        1.206     8.322    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/sysclk_in
    SLICE_X96Y277        FDCE                                         r  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[7]/C
                         clock pessimism             -0.572     7.750    
                         clock uncertainty           -0.066     7.683    
    SLICE_X96Y277        FDCE (Recov_fdce_C_CLR)     -0.212     7.471    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_count_reg[7]
  -------------------------------------------------------------------
                         required time                          7.471    
                         arrival time                           1.075    
  -------------------------------------------------------------------
                         slack                                  8.547    

Slack (MET) :             8.625ns  (required time - arrival time)
  Source:                 axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_done_reg/CLR
                            (recovery check against rising-edge clock clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_axi_spi_top_clk_wiz_0_0 rise@10.000ns - clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.259ns (24.574%)  route 0.795ns (75.426%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.679ns = ( 8.321 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.208ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3552, routed)        1.371    -2.208    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/drpclk
    SLICE_X90Y279        FDRE                                         r  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y279        FDRE (Prop_fdre_C_Q)         0.259    -1.949 f  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset_reg/Q
                         net (fo=21, routed)          0.795    -1.154    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/soft_reset_rx_in
    SLICE_X95Y277        FDCE                                         f  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000    10.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.028 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.033    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.116 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3552, routed)        1.205     8.321    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/sysclk_in
    SLICE_X95Y277        FDCE                                         r  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_done_reg/C
                         clock pessimism             -0.572     7.749    
                         clock uncertainty           -0.066     7.682    
    SLICE_X95Y277        FDCE (Recov_fdce_C_CLR)     -0.212     7.470    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                          7.470    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  8.625    

Slack (MET) :             9.034ns  (required time - arrival time)
  Source:                 axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_txreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_axi_spi_top_clk_wiz_0_0 rise@10.000ns - clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.223ns (33.692%)  route 0.439ns (66.308%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.686ns = ( 8.314 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.212ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.903     0.903 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.984    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.802 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.672    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.579 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3552, routed)        1.367    -2.212    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/drpclk
    SLICE_X83Y279        FDRE                                         r  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_txreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y279        FDRE (Prop_fdre_C_Q)         0.223    -1.989 f  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_txreset_reg/Q
                         net (fo=20, routed)          0.439    -1.550    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/soft_reset_tx_in
    SLICE_X83Y276        FDCE                                         f  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    AG10                                              0.000    10.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000    10.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.801    10.801 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.787    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     5.028 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     7.033    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.116 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3552, routed)        1.198     8.314    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/sysclk_in
    SLICE_X83Y276        FDCE                                         r  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism             -0.552     7.762    
                         clock uncertainty           -0.066     7.695    
    SLICE_X83Y276        FDCE (Recov_fdce_C_CLR)     -0.212     7.483    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                          7.483    
                         arrival time                           1.550    
  -------------------------------------------------------------------
                         slack                                  9.034    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_txreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_done_reg/CLR
                            (removal check against rising-edge clock clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns - clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.100ns (34.957%)  route 0.186ns (65.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.616ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3552, routed)        0.600    -0.585    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/drpclk
    SLICE_X83Y279        FDRE                                         r  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_txreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y279        FDRE (Prop_fdre_C_Q)         0.100    -0.485 f  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_txreset_reg/Q
                         net (fo=20, routed)          0.186    -0.299    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/soft_reset_tx_in
    SLICE_X83Y277        FDCE                                         f  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3552, routed)        0.820    -0.616    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/sysclk_in
    SLICE_X83Y277        FDCE                                         r  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_done_reg/C
                         clock pessimism              0.041    -0.575    
    SLICE_X83Y277        FDCE (Remov_fdce_C_CLR)     -0.069    -0.644    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                          0.644    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_txreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns - clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.100ns (30.222%)  route 0.231ns (69.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.618ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3552, routed)        0.600    -0.585    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/drpclk
    SLICE_X83Y279        FDRE                                         r  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_txreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y279        FDRE (Prop_fdre_C_Q)         0.100    -0.485 f  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_txreset_reg/Q
                         net (fo=20, routed)          0.231    -0.255    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/soft_reset_tx_in
    SLICE_X82Y276        FDCE                                         f  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3552, routed)        0.818    -0.618    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/sysclk_in
    SLICE_X82Y276        FDCE                                         r  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism              0.041    -0.577    
    SLICE_X82Y276        FDCE (Remov_fdce_C_CLR)     -0.050    -0.627    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.627    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_txreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns - clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.100ns (30.222%)  route 0.231ns (69.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.618ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3552, routed)        0.600    -0.585    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/drpclk
    SLICE_X83Y279        FDRE                                         r  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_txreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y279        FDRE (Prop_fdre_C_Q)         0.100    -0.485 f  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_txreset_reg/Q
                         net (fo=20, routed)          0.231    -0.255    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/soft_reset_tx_in
    SLICE_X82Y276        FDCE                                         f  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3552, routed)        0.818    -0.618    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/sysclk_in
    SLICE_X82Y276        FDCE                                         r  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism              0.041    -0.577    
    SLICE_X82Y276        FDCE (Remov_fdce_C_CLR)     -0.050    -0.627    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.627    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_txreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns - clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.100ns (30.222%)  route 0.231ns (69.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.618ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3552, routed)        0.600    -0.585    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/drpclk
    SLICE_X83Y279        FDRE                                         r  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_txreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y279        FDRE (Prop_fdre_C_Q)         0.100    -0.485 f  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_txreset_reg/Q
                         net (fo=20, routed)          0.231    -0.255    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/soft_reset_tx_in
    SLICE_X82Y276        FDCE                                         f  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3552, routed)        0.818    -0.618    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/sysclk_in
    SLICE_X82Y276        FDCE                                         r  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism              0.041    -0.577    
    SLICE_X82Y276        FDCE (Remov_fdce_C_CLR)     -0.050    -0.627    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.627    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_txreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns - clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.100ns (30.222%)  route 0.231ns (69.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.618ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3552, routed)        0.600    -0.585    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/drpclk
    SLICE_X83Y279        FDRE                                         r  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_txreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y279        FDRE (Prop_fdre_C_Q)         0.100    -0.485 f  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_txreset_reg/Q
                         net (fo=20, routed)          0.231    -0.255    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/soft_reset_tx_in
    SLICE_X82Y276        FDCE                                         f  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3552, routed)        0.818    -0.618    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/sysclk_in
    SLICE_X82Y276        FDCE                                         r  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism              0.041    -0.577    
    SLICE_X82Y276        FDCE (Remov_fdce_C_CLR)     -0.050    -0.627    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.627    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_txreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_count_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns - clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.100ns (30.222%)  route 0.231ns (69.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.618ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3552, routed)        0.600    -0.585    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/drpclk
    SLICE_X83Y279        FDRE                                         r  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_txreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y279        FDRE (Prop_fdre_C_Q)         0.100    -0.485 f  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_txreset_reg/Q
                         net (fo=20, routed)          0.231    -0.255    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/soft_reset_tx_in
    SLICE_X82Y276        FDCE                                         f  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3552, routed)        0.818    -0.618    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/sysclk_in
    SLICE_X82Y276        FDCE                                         r  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism              0.041    -0.577    
    SLICE_X82Y276        FDCE (Remov_fdce_C_CLR)     -0.050    -0.627    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.627    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_txreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_count_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns - clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.100ns (30.222%)  route 0.231ns (69.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.618ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3552, routed)        0.600    -0.585    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/drpclk
    SLICE_X83Y279        FDRE                                         r  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_txreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y279        FDRE (Prop_fdre_C_Q)         0.100    -0.485 f  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_txreset_reg/Q
                         net (fo=20, routed)          0.231    -0.255    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/soft_reset_tx_in
    SLICE_X82Y276        FDCE                                         f  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3552, routed)        0.818    -0.618    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/sysclk_in
    SLICE_X82Y276        FDCE                                         r  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_count_reg[5]/C
                         clock pessimism              0.041    -0.577    
    SLICE_X82Y276        FDCE (Remov_fdce_C_CLR)     -0.050    -0.627    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.627    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_txreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_count_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns - clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.100ns (30.222%)  route 0.231ns (69.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.618ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3552, routed)        0.600    -0.585    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/drpclk
    SLICE_X83Y279        FDRE                                         r  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_txreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y279        FDRE (Prop_fdre_C_Q)         0.100    -0.485 f  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_txreset_reg/Q
                         net (fo=20, routed)          0.231    -0.255    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/soft_reset_tx_in
    SLICE_X83Y276        FDCE                                         f  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3552, routed)        0.818    -0.618    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/sysclk_in
    SLICE_X83Y276        FDCE                                         r  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism              0.041    -0.577    
    SLICE_X83Y276        FDCE (Remov_fdce_C_CLR)     -0.069    -0.646    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.646    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_txreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_count_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns - clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.100ns (30.222%)  route 0.231ns (69.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.618ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3552, routed)        0.600    -0.585    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/drpclk
    SLICE_X83Y279        FDRE                                         r  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_txreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y279        FDRE (Prop_fdre_C_Q)         0.100    -0.485 f  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_txreset_reg/Q
                         net (fo=20, routed)          0.231    -0.255    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/soft_reset_tx_in
    SLICE_X83Y276        FDCE                                         f  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3552, routed)        0.818    -0.618    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/sysclk_in
    SLICE_X83Y276        FDCE                                         r  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_count_reg[7]/C
                         clock pessimism              0.041    -0.577    
    SLICE_X83Y276        FDCE (Remov_fdce_C_CLR)     -0.069    -0.646    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_txresetfsm_i/init_wait_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.646    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_done_reg/CLR
                            (removal check against rising-edge clock clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns - clk_out1_axi_spi_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.118ns (22.651%)  route 0.403ns (77.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.610ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.889    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.151 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.211    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.185 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3552, routed)        0.604    -0.581    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/drpclk
    SLICE_X90Y279        FDRE                                         r  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y279        FDRE (Prop_fdre_C_Q)         0.118    -0.463 f  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/gt_rxreset_reg/Q
                         net (fo=21, routed)          0.403    -0.060    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/soft_reset_rx_in
    SLICE_X95Y277        FDCE                                         f  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_axi_spi_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AG10                                              0.000     0.000 r  diff_clock_rtl_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    axi_spi_top_i/clk_wiz_0/inst/clk_in1_p
    AG10                 IBUFDS (Prop_ibufds_I_O)     0.467     0.467 r  axi_spi_top_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.020    axi_spi_top_i/clk_wiz_0/inst/clk_in1_axi_spi_top_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.473 r  axi_spi_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.466    axi_spi_top_i/clk_wiz_0/inst/clk_out1_axi_spi_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.436 r  axi_spi_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3552, routed)        0.826    -0.610    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/sysclk_in
    SLICE_X95Y277        FDCE                                         r  axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_done_reg/C
                         clock pessimism              0.058    -0.552    
    SLICE_X95Y277        FDCE (Remov_fdce_C_CLR)     -0.069    -0.621    axi_spi_top_i/jesd204_0/inst/i_jesd204_phy/inst/jesd204_phy_block_i/axi_spi_top_jesd204_0_0_phy_gt/inst/gt_rxresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                          0.621    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.561    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       30.507ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.507ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.405ns (18.450%)  route 1.790ns (81.550%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.801ns = ( 36.801 - 33.000 ) 
    Source Clock Delay      (SCD):    4.448ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.828     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.527     4.448    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X70Y312        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y312        FDRE (Prop_fdre_C_Q)         0.236     4.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          0.856     5.541    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X66Y313        LUT4 (Prop_lut4_I1_O)        0.126     5.667 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.545     6.211    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X66Y316        LUT1 (Prop_lut1_I0_O)        0.043     6.254 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.389     6.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X67Y319        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.324    36.801    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X67Y319        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.597    37.398    
                         clock uncertainty           -0.035    37.363    
    SLICE_X67Y319        FDCE (Recov_fdce_C_CLR)     -0.212    37.151    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         37.151    
                         arrival time                          -6.643    
  -------------------------------------------------------------------
                         slack                                 30.507    

Slack (MET) :             30.507ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.405ns (18.450%)  route 1.790ns (81.550%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.801ns = ( 36.801 - 33.000 ) 
    Source Clock Delay      (SCD):    4.448ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.828     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.527     4.448    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X70Y312        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y312        FDRE (Prop_fdre_C_Q)         0.236     4.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          0.856     5.541    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X66Y313        LUT4 (Prop_lut4_I1_O)        0.126     5.667 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.545     6.211    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X66Y316        LUT1 (Prop_lut1_I0_O)        0.043     6.254 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.389     6.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X67Y319        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.324    36.801    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X67Y319        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.597    37.398    
                         clock uncertainty           -0.035    37.363    
    SLICE_X67Y319        FDCE (Recov_fdce_C_CLR)     -0.212    37.151    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         37.151    
                         arrival time                          -6.643    
  -------------------------------------------------------------------
                         slack                                 30.507    

Slack (MET) :             30.507ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.405ns (18.450%)  route 1.790ns (81.550%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.801ns = ( 36.801 - 33.000 ) 
    Source Clock Delay      (SCD):    4.448ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.828     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.527     4.448    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X70Y312        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y312        FDRE (Prop_fdre_C_Q)         0.236     4.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          0.856     5.541    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X66Y313        LUT4 (Prop_lut4_I1_O)        0.126     5.667 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.545     6.211    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X66Y316        LUT1 (Prop_lut1_I0_O)        0.043     6.254 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.389     6.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X67Y319        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.324    36.801    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X67Y319        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.597    37.398    
                         clock uncertainty           -0.035    37.363    
    SLICE_X67Y319        FDCE (Recov_fdce_C_CLR)     -0.212    37.151    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         37.151    
                         arrival time                          -6.643    
  -------------------------------------------------------------------
                         slack                                 30.507    

Slack (MET) :             30.507ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.405ns (18.450%)  route 1.790ns (81.550%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.801ns = ( 36.801 - 33.000 ) 
    Source Clock Delay      (SCD):    4.448ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.828     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.527     4.448    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X70Y312        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y312        FDRE (Prop_fdre_C_Q)         0.236     4.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          0.856     5.541    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X66Y313        LUT4 (Prop_lut4_I1_O)        0.126     5.667 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.545     6.211    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X66Y316        LUT1 (Prop_lut1_I0_O)        0.043     6.254 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.389     6.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X67Y319        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.324    36.801    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X67Y319        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.597    37.398    
                         clock uncertainty           -0.035    37.363    
    SLICE_X67Y319        FDCE (Recov_fdce_C_CLR)     -0.212    37.151    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         37.151    
                         arrival time                          -6.643    
  -------------------------------------------------------------------
                         slack                                 30.507    

Slack (MET) :             30.565ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.405ns (18.450%)  route 1.790ns (81.550%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.801ns = ( 36.801 - 33.000 ) 
    Source Clock Delay      (SCD):    4.448ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.828     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.527     4.448    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X70Y312        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y312        FDRE (Prop_fdre_C_Q)         0.236     4.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          0.856     5.541    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X66Y313        LUT4 (Prop_lut4_I1_O)        0.126     5.667 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.545     6.211    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X66Y316        LUT1 (Prop_lut1_I0_O)        0.043     6.254 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.389     6.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X66Y319        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.324    36.801    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X66Y319        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.597    37.398    
                         clock uncertainty           -0.035    37.363    
    SLICE_X66Y319        FDCE (Recov_fdce_C_CLR)     -0.154    37.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         37.209    
                         arrival time                          -6.643    
  -------------------------------------------------------------------
                         slack                                 30.565    

Slack (MET) :             30.565ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.405ns (18.450%)  route 1.790ns (81.550%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.801ns = ( 36.801 - 33.000 ) 
    Source Clock Delay      (SCD):    4.448ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.828     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.527     4.448    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X70Y312        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y312        FDRE (Prop_fdre_C_Q)         0.236     4.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          0.856     5.541    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X66Y313        LUT4 (Prop_lut4_I1_O)        0.126     5.667 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.545     6.211    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X66Y316        LUT1 (Prop_lut1_I0_O)        0.043     6.254 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.389     6.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X66Y319        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.324    36.801    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X66Y319        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.597    37.398    
                         clock uncertainty           -0.035    37.363    
    SLICE_X66Y319        FDCE (Recov_fdce_C_CLR)     -0.154    37.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         37.209    
                         arrival time                          -6.643    
  -------------------------------------------------------------------
                         slack                                 30.565    

Slack (MET) :             30.565ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.405ns (18.450%)  route 1.790ns (81.550%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.801ns = ( 36.801 - 33.000 ) 
    Source Clock Delay      (SCD):    4.448ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.828     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.527     4.448    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X70Y312        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y312        FDRE (Prop_fdre_C_Q)         0.236     4.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          0.856     5.541    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X66Y313        LUT4 (Prop_lut4_I1_O)        0.126     5.667 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.545     6.211    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X66Y316        LUT1 (Prop_lut1_I0_O)        0.043     6.254 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.389     6.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X66Y319        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.324    36.801    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X66Y319        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.597    37.398    
                         clock uncertainty           -0.035    37.363    
    SLICE_X66Y319        FDCE (Recov_fdce_C_CLR)     -0.154    37.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         37.209    
                         arrival time                          -6.643    
  -------------------------------------------------------------------
                         slack                                 30.565    

Slack (MET) :             30.565ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.405ns (18.450%)  route 1.790ns (81.550%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.801ns = ( 36.801 - 33.000 ) 
    Source Clock Delay      (SCD):    4.448ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.828     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.527     4.448    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X70Y312        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y312        FDRE (Prop_fdre_C_Q)         0.236     4.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          0.856     5.541    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X66Y313        LUT4 (Prop_lut4_I1_O)        0.126     5.667 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.545     6.211    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X66Y316        LUT1 (Prop_lut1_I0_O)        0.043     6.254 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.389     6.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X66Y319        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.324    36.801    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X66Y319        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.597    37.398    
                         clock uncertainty           -0.035    37.363    
    SLICE_X66Y319        FDCE (Recov_fdce_C_CLR)     -0.154    37.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         37.209    
                         arrival time                          -6.643    
  -------------------------------------------------------------------
                         slack                                 30.565    

Slack (MET) :             30.655ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.105ns  (logic 0.405ns (19.237%)  route 1.700ns (80.763%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.801ns = ( 36.801 - 33.000 ) 
    Source Clock Delay      (SCD):    4.448ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.828     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.527     4.448    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X70Y312        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y312        FDRE (Prop_fdre_C_Q)         0.236     4.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          0.856     5.541    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X66Y313        LUT4 (Prop_lut4_I1_O)        0.126     5.667 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.545     6.211    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X66Y316        LUT1 (Prop_lut1_I0_O)        0.043     6.254 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.299     6.554    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X66Y318        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.324    36.801    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X66Y318        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.597    37.398    
                         clock uncertainty           -0.035    37.363    
    SLICE_X66Y318        FDCE (Recov_fdce_C_CLR)     -0.154    37.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         37.209    
                         arrival time                          -6.554    
  -------------------------------------------------------------------
                         slack                                 30.655    

Slack (MET) :             30.655ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.105ns  (logic 0.405ns (19.237%)  route 1.700ns (80.763%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.801ns = ( 36.801 - 33.000 ) 
    Source Clock Delay      (SCD):    4.448ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.828     2.828    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.527     4.448    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X70Y312        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y312        FDRE (Prop_fdre_C_Q)         0.236     4.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          0.856     5.541    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X66Y313        LUT4 (Prop_lut4_I1_O)        0.126     5.667 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.545     6.211    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X66Y316        LUT1 (Prop_lut1_I0_O)        0.043     6.254 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.299     6.554    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X66Y318        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.324    36.801    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X66Y318        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.597    37.398    
                         clock uncertainty           -0.035    37.363    
    SLICE_X66Y318        FDCE (Recov_fdce_C_CLR)     -0.154    37.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         37.209    
                         arrival time                          -6.554    
  -------------------------------------------------------------------
                         slack                                 30.655    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.272%)  route 0.103ns (50.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.745ns
    Source Clock Delay      (SCD):    2.239ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.501     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.527 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.712     2.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X48Y328        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y328        FDPE (Prop_fdpe_C_Q)         0.100     2.339 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.103     2.442    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X48Y327        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.953     2.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X48Y327        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.495     2.250    
    SLICE_X48Y327        FDCE (Remov_fdce_C_CLR)     -0.069     2.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.442    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.272%)  route 0.103ns (50.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.745ns
    Source Clock Delay      (SCD):    2.239ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.501     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.527 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.712     2.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X48Y328        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y328        FDPE (Prop_fdpe_C_Q)         0.100     2.339 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.103     2.442    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X48Y327        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.953     2.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X48Y327        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.495     2.250    
    SLICE_X48Y327        FDCE (Remov_fdce_C_CLR)     -0.069     2.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.442    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.272%)  route 0.103ns (50.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.745ns
    Source Clock Delay      (SCD):    2.239ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.501     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.527 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.712     2.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X48Y328        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y328        FDPE (Prop_fdpe_C_Q)         0.100     2.339 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.103     2.442    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X48Y327        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.953     2.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X48Y327        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.495     2.250    
    SLICE_X48Y327        FDCE (Remov_fdce_C_CLR)     -0.069     2.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.442    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.272%)  route 0.103ns (50.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.745ns
    Source Clock Delay      (SCD):    2.239ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.501     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.527 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.712     2.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X48Y328        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y328        FDPE (Prop_fdpe_C_Q)         0.100     2.339 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.103     2.442    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X48Y327        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.953     2.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X48Y327        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.495     2.250    
    SLICE_X48Y327        FDCE (Remov_fdce_C_CLR)     -0.069     2.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.442    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.272%)  route 0.103ns (50.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.745ns
    Source Clock Delay      (SCD):    2.239ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.501     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.527 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.712     2.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X48Y328        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y328        FDPE (Prop_fdpe_C_Q)         0.100     2.339 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.103     2.442    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X48Y327        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.953     2.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X48Y327        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.495     2.250    
    SLICE_X48Y327        FDCE (Remov_fdce_C_CLR)     -0.069     2.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.442    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.272%)  route 0.103ns (50.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.745ns
    Source Clock Delay      (SCD):    2.239ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.501     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.527 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.712     2.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X48Y328        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y328        FDPE (Prop_fdpe_C_Q)         0.100     2.339 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.103     2.442    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X48Y327        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.953     2.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X48Y327        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.495     2.250    
    SLICE_X48Y327        FDPE (Remov_fdpe_C_PRE)     -0.072     2.178    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.178    
                         arrival time                           2.442    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.091ns (49.639%)  route 0.092ns (50.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.715ns
    Source Clock Delay      (SCD):    2.207ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.501     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.527 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.680     2.207    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X61Y329        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y329        FDPE (Prop_fdpe_C_Q)         0.091     2.298 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.092     2.391    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X61Y330        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.923     2.715    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X61Y330        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.495     2.220    
    SLICE_X61Y330        FDPE (Remov_fdpe_C_PRE)     -0.110     2.110    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.110    
                         arrival time                           2.391    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.764%)  route 0.145ns (59.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.745ns
    Source Clock Delay      (SCD):    2.239ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.501     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.527 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.712     2.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X48Y328        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y328        FDPE (Prop_fdpe_C_Q)         0.100     2.339 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.145     2.485    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X46Y327        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.953     2.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X46Y327        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.495     2.250    
    SLICE_X46Y327        FDCE (Remov_fdce_C_CLR)     -0.050     2.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.200    
                         arrival time                           2.485    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.764%)  route 0.145ns (59.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.745ns
    Source Clock Delay      (SCD):    2.239ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.501     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.527 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.712     2.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X48Y328        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y328        FDPE (Prop_fdpe_C_Q)         0.100     2.339 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.145     2.485    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X46Y327        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.953     2.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X46Y327        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.495     2.250    
    SLICE_X46Y327        FDPE (Remov_fdpe_C_PRE)     -0.052     2.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.198    
                         arrival time                           2.485    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.764%)  route 0.145ns (59.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.745ns
    Source Clock Delay      (SCD):    2.239ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.501     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.527 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.712     2.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X48Y328        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y328        FDPE (Prop_fdpe_C_Q)         0.100     2.339 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.145     2.485    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X47Y327        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.762     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.953     2.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X47Y327        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.495     2.250    
    SLICE_X47Y327        FDCE (Remov_fdce_C_CLR)     -0.069     2.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.485    
  -------------------------------------------------------------------
                         slack                                  0.303    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_out1_axi_spi_top_clk_wiz_0_0
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        9.295ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.295ns  (required time - arrival time)
  Source:                 axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.696ns  (logic 0.223ns (32.038%)  route 0.473ns (67.962%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y300                                     0.000     0.000 r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X44Y300        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.473     0.696    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X44Y297        FDRE                                         r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X44Y297        FDRE (Setup_fdre_C_D)       -0.009     9.991    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.991    
                         arrival time                          -0.696    
  -------------------------------------------------------------------
                         slack                                  9.295    

Slack (MET) :             9.339ns  (required time - arrival time)
  Source:                 axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.568ns  (logic 0.204ns (35.920%)  route 0.364ns (64.080%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y300                                     0.000     0.000 r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X44Y300        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.364     0.568    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X45Y300        FDRE                                         r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X45Y300        FDRE (Setup_fdre_C_D)       -0.093     9.907    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -0.568    
  -------------------------------------------------------------------
                         slack                                  9.339    

Slack (MET) :             9.399ns  (required time - arrival time)
  Source:                 axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.512ns  (logic 0.236ns (46.089%)  route 0.276ns (53.912%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y311                                     0.000     0.000 r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X56Y311        FDRE (Prop_fdre_C_Q)         0.236     0.236 r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.276     0.512    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X55Y311        FDRE                                         r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X55Y311        FDRE (Setup_fdre_C_D)       -0.089     9.911    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.911    
                         arrival time                          -0.512    
  -------------------------------------------------------------------
                         slack                                  9.399    

Slack (MET) :             9.419ns  (required time - arrival time)
  Source:                 axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.491ns  (logic 0.204ns (41.556%)  route 0.287ns (58.444%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y298                                     0.000     0.000 r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X43Y298        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.287     0.491    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X43Y297        FDRE                                         r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X43Y297        FDRE (Setup_fdre_C_D)       -0.090     9.910    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.910    
                         arrival time                          -0.491    
  -------------------------------------------------------------------
                         slack                                  9.419    

Slack (MET) :             9.426ns  (required time - arrival time)
  Source:                 axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.481ns  (logic 0.204ns (42.444%)  route 0.277ns (57.556%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y306                                     0.000     0.000 r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X63Y306        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.277     0.481    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X64Y306        FDRE                                         r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X64Y306        FDRE (Setup_fdre_C_D)       -0.093     9.907    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -0.481    
  -------------------------------------------------------------------
                         slack                                  9.426    

Slack (MET) :             9.434ns  (required time - arrival time)
  Source:                 axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.477ns  (logic 0.204ns (42.800%)  route 0.273ns (57.200%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y308                                     0.000     0.000 r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X64Y308        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.273     0.477    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X64Y307        FDRE                                         r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X64Y307        FDRE (Setup_fdre_C_D)       -0.089     9.911    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.911    
                         arrival time                          -0.477    
  -------------------------------------------------------------------
                         slack                                  9.434    

Slack (MET) :             9.438ns  (required time - arrival time)
  Source:                 axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.471ns  (logic 0.204ns (43.333%)  route 0.267ns (56.667%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y299                                     0.000     0.000 r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X45Y299        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.267     0.471    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X45Y297        FDRE                                         r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X45Y297        FDRE (Setup_fdre_C_D)       -0.091     9.909    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.909    
                         arrival time                          -0.471    
  -------------------------------------------------------------------
                         slack                                  9.438    

Slack (MET) :             9.448ns  (required time - arrival time)
  Source:                 axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.573ns  (logic 0.259ns (45.237%)  route 0.314ns (54.763%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y311                                     0.000     0.000 r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X56Y311        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.314     0.573    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X56Y312        FDRE                                         r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X56Y312        FDRE (Setup_fdre_C_D)        0.021    10.021    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.021    
                         arrival time                          -0.573    
  -------------------------------------------------------------------
                         slack                                  9.448    

Slack (MET) :             9.454ns  (required time - arrival time)
  Source:                 axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.537ns  (logic 0.223ns (41.548%)  route 0.314ns (58.452%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y326                                     0.000     0.000 r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X30Y326        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.314     0.537    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X30Y328        FDRE                                         r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X30Y328        FDRE (Setup_fdre_C_D)       -0.009     9.991    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.991    
                         arrival time                          -0.537    
  -------------------------------------------------------------------
                         slack                                  9.454    

Slack (MET) :             9.456ns  (required time - arrival time)
  Source:                 axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_axi_spi_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.566ns  (logic 0.259ns (45.772%)  route 0.307ns (54.228%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y311                                     0.000     0.000 r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X56Y311        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.307     0.566    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X56Y312        FDRE                                         r  axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X56Y312        FDRE (Setup_fdre_C_D)        0.022    10.022    axi_spi_top_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.022    
                         arrival time                          -0.566    
  -------------------------------------------------------------------
                         slack                                  9.456    





