Name;Direction;Width;Left bound;Right bound;Type;Type definition;Default value;Description
clk;in;1;0;0;std_logic;IEEE.std_logic_1164.all;;
rst_n;in;1;0;0;std_logic;IEEE.std_logic_1164.all;;
hibi_addr_in;in;32;31;0;std_logic_vector;IEEE.std_logic_1164.all;;
hibi_data_in;in;32;31;0;std_logic_vector;IEEE.std_logic_1164.all;;
hibi_comm_in;in;3;2;0;std_logic_vector;IEEE.std_logic_1164.all;;
hibi_empty_in;in;1;0;0;std_logic;IEEE.std_logic_1164.all;;
hibi_re_out;out;1;0;0;std_logic;IEEE.std_logic_1164.all;;
hibi_addr_out;out;32;31;0;std_logic_vector;IEEE.std_logic_1164.all;;
hibi_data_out;out;32;31;0;std_logic_vector;IEEE.std_logic_1164.all;;
hibi_comm_out;out;1;0;0;std_logic;IEEE.std_logic_1164.all;;
hibi_full_in;in;1;0;0;std_logic;IEEE.std_logic_1164.all;;
hibi_we_out;out;1;0;0;std_logic;IEEE.std_logic_1164.all;;
hibi_msg_addr_in;in;32;31;0;std_logic_vector;IEEE.std_logic_1164.all;;
hibi_msg_data_in;in;32;31;0;std_logic_vector;IEEE.std_logic_1164.all;;
hibi_msg_comm_in;in;3;2;0;std_logic_vector;IEEE.std_logic_1164.all;;
hibi_msg_empty_in;in;1;0;0;std_logic;IEEE.std_logic_1164.all;;
hibi_msg_re_out;out;1;0;0;std_logic;IEEE.std_logic_1164.all;;
hibi_msg_data_out;out;32;31;0;std_logic_vector;IEEE.std_logic_1164.all;;
hibi_msg_addr_out;out;32;31;0;std_logic_vector;IEEE.std_logic_1164.all;;
hibi_msg_comm_out;out;3;2;0;std_logic_vector;IEEE.std_logic_1164.all;;
hibi_msg_full_in;in;1;0;0;std_logic;IEEE.std_logic_1164.all;;
hibi_msg_we_out;out;1;0;0;std_logic;IEEE.std_logic_1164.all;;
sdram_ctrl_write_on_in;in;1;0;0;std_logic;IEEE.std_logic_1164.all;;
sdram_ctrl_comm_out;out;2;1;0;std_logic_vector;IEEE.std_logic_1164.all;;
sdram_ctrl_addr_out;out;22;21;0;std_logic_vector;IEEE.std_logic_1164.all;;
sdram_ctrl_data_amount_out;out;16;15;0;std_logic_vector;IEEE.std_logic_1164.all;;
sdram_ctrl_input_one_d_out;out;1;0;0;std_logic;IEEE.std_logic_1164.all;;
sdram_ctrl_input_empty_out;out;1;0;0;std_logic;IEEE.std_logic_1164.all;;
sdram_ctrl_output_full_out;out;1;0;0;std_logic;IEEE.std_logic_1164.all;;
sdram_ctrl_busy_in;in;1;0;0;std_logic;IEEE.std_logic_1164.all;;
sdram_ctrl_re_in;in;1;0;0;std_logic;IEEE.std_logic_1164.all;;
sdram_ctrl_we_in;in;1;0;0;std_logic;IEEE.std_logic_1164.all;;
sdram_ctrl_data_out;out;16;15;0;std_logic_vector;IEEE.std_logic_1164.all;;
sdram_ctrl_data_in;in;16;15;0;std_logic_vector;IEEE.std_logic_1164.all;;
sdram_ctrl_byte_select_out;out;4;3;0;std_logic_vector;IEEE.std_logic_1164.all;;
