<root><simulation><result_generated_time />2023-05-17 18:51:21<layer><layer_spec />{'B': 1, 'K': 1024, 'C': 1024, 'OY': 10, 'OX': 10, 'IY': 10, 'IX': 10, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />104857600<total_data_size_element />{'W': 1048576, 'I': 102400, 'O': 102400}<total_data_reuse />{'W': 100, 'I': 1024.0, 'O': 1024}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['K_32']}, {'Row': ['C_16', 'OY_2']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />6720</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [512, 1, 1], 'I': [32, 1, 1], 'O': [64, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OY', 2)]], [[('K', 32)], [('C', 16)]], [], []]<I />[[[('K', 32)], []], [[], [('C', 16), ('OY', 2)]], [], []]<O />[[[], [('C', 16)]], [[('K', 32)], [('OY', 2)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OY', 5), ('OX', 10)], [('C', 4), ('C', 16), ('K', 32)], []]<I />[[], [('OY', 5), ('OX', 10), ('C', 4), ('C', 16), ('K', 32)], []]<O />[[], [('OY', 5), ('OX', 10), ('C', 4), ('C', 16), ('K', 32)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [2.0, 50, 1, 1], 'I': [32.0, 1.0, 32.0, 1.0], 'O': [16.0, 1, 64, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [8, 8388608, 8388608], 'I': [8, 819200, 819200], 'O': [8, 819200, 819200], 'O_partial': [8, 819200, 0], 'O_final': [0, 0, 819200]}<actual_mem_utilization_individual />{'W': [0.02, 0.25, 0.0], 'I': [0.02, 0.02, 0.0], 'O': [0.02, 0.02, 0.0]}<actual_mem_utilization_shared />{'W': [0.02, 0.3, 0.0], 'I': [0.02, 0.3, 0.0], 'O': [0.02, 0.3, 0.0]}<effective_mem_size_bit />{'W': [8, 2097152, 8388608], 'I': [8, 819200, 819200], 'O': [8, 25600, 819200], 'O_partial': [8, 25600, 0], 'O_final': [0, 0, 819200]}<total_unit_count />{'W': [1024, 512, 1, 1], 'I': [1024, 32, 1, 1], 'O': [1024, 64, 1, 1]}<unique_unit_count />{'W': [512, 512, 1, 1], 'I': [32, 32, 1, 1], 'O': [64, 64, 1, 1]}<duplicate_unit_count />{'W': [2.0, 1.0, 1.0, 1.0], 'I': [32.0, 1.0, 1.0, 1.0], 'O': [16.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[1048576, 1048576], [1048576, 1048576], [1048576, 0]]<I />[[3276800, 3276800], [3276800, 102400], [102400, 0]]<O />[[(6451200, 6553600), (6553600, 6451200)], [(6451200, 6553600), (102400, 0)], [(0, 102400), (0, 0)]]<O_partial />[[(6451200, 6553600), (6553600, 6451200)], [(6451200, 6553600), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (102400, 0)], [(0, 102400), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[131072, 131072], [16384, 16384], [4096, 0]]<I />[[409600, 409600], [51200, 1600], [400, 0]]<O />[[(806400, 819200), (819200, 806400)], [(100800, 102400), (1600, 0)], [(0, 400), (0, 0)]]<O_partial />[([806400, 819200], [819200, 806400]), ([100800, 102400], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [1600, 0]), ([0, 400], [0, 0])]</mem_access_count_word><mac_count><active />104857600<idle />0</mac_count></basic_info><energy><total_energy />229255832.4<mem_energy_breakdown><W />[91.8, 3247.1, 5455.3]<I />[287.0, 5538.9, 532.7]<O />[1138.9, 20294.4, 532.7]</mem_energy_breakdown><MAC_energy><active_MAC />229218713.6<idle_MAC />0.0<total />229218713.6</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.7488<utilization_without_data_loading />0.8621<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.7488<mac_utilize_temporal_without_data_loading />0.8621</mac_array_utilization><latency><latency_cycle_with_data_loading />136761<latency_cycle_without_data_loading />118776<ideal_computing_cycle />102400<data_loading><load_cycle_total />17985<load_cycle_individual />{'W': [8, 16384, 0], 'I': [1, 1600, 0]}<load_cycle_combined />{'W': 16384, 'I': 1600}</data_loading><mem_stalling><mem_stall_cycle_total />16376<mem_stall_cycle_individual />{'W': [[-102399], [-102350, -85974], [-102400, -102400]], 'I': [[-102399], [-102399, 0], [-102400, -102400]], 'O': [[-102400], [-102400, 0], [-100800, -102000]]}<mem_stall_cycle_shared />{'W': [[-102399], [-102350, 16376], [0, 0]], 'I': [[-102399], [-102399, 16376], [0, 0]], 'O': [[-102400], [-102400, 0], [-100800, -102000]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [8, 8388608, 8388608], 'I': [8, 819200, 819200], 'O': [8, 819200, 819200], 'O_partial': [8, 819200, 0], 'O_final': [0, 0, 819200]}<data_size_each_level_total />{'W': [4096, 8388608, 8388608], 'I': [256, 819200, 819200], 'O': [512, 819200, 819200]}<loop_cycles_each_level />{'W': [50, 102400, 102400], 'I': [1, 102400, 102400], 'O': [1, 102400, 102400]}<top_ir_loop_size />{'W': [50, 1, 1], 'I': [1, 32, 1], 'O': [1, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.2], [81.9, 81.9], [81.9, 81.9]], 'I': [[8.0, 8.0], [256.0, 8.0], [8.0, 8.0]], 'O': [[8.0, 8.0], [512.0, 8.0], [8.0, 8.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [4096.0, 81.9], [81.9, 81.9]], 'I': [[8.0, 8.0], [256.0, 256.0], [256.0, 8.0]], 'O': [[8.0, 8.0], [512.0, 8.0], [8.0, 8.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.2], [81.9, 81.9], [81.9, 0]], 'I': [[8.0, 8.0], [256.0, 8.0], [8.0, 0]], 'O': [[8.0, 8.0], [512.0, 8.0], [8.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.2], [857.9, 601.9], [89.9, 8.0]], 'I': [[8.0, 8.0], [857.9, 601.9], [89.9, 8.0]], 'O': [[8.0, 8.0], [857.9, 601.9], [89.9, 8.0]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 102400], [50, 50, 2048], [102400, 102400, 1]], 'I': [[1, 1, 102400], [1, 1, 102400], [102400, 102400, 1]], 'O': [[1, 1, 102400], [1, 1, 102400], [102400, 102400, 1]]}<trans_time_real />{'W': [[0, 1, 102400], [[0, 50, 2048], [8, 50, 2048]], [[16384, 102400, 1], [4096, 102400, 1]]], 'I': [[0, 1, 102400], [[0, 1, 102400], [0, 1, 102400]], [[1600, 102400, 1], [400, 102400, 1]]], 'O': [[0, 1, 102400], [[0, 1, 102400], [1, 1, 102400]], [[1600, 102400, 1], [400, 102400, 1]]]}<single_stall_cycle />{'W': [[-1], [-50, -42], [-86016, -98304]], 'I': [[-1], [-1, 0], [-100800, -102000]], 'O': [[-1], [-1, 0], [-100800, -102000]]}<single_stall_count />{'W': [102399, 2047, 0], 'I': [102399, 102399, 0], 'O': [102400, 102400, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [1600, 0]}, 1: {'W': [16376, 0], 'I': [0, 0], 'O': [102400, 1600]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-102400, -102400], [-100800, -102400]], 1: [[16376, -102400], [0, -100800]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.7<mem_area />120.7<mem_area_percentage />100.0 %</area></results><elapsed_time_second />0.994</simulation></root>