Date: 19 Aug 2002 20:23:03 +0100
From: Alan Cox <>
Subject: Re: A question about cache coherence
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-Lkml-Link: https://lkml.org/lkml/2002/8/19/130

On Mon, 2002-08-19 at 19:21, Xuehua Chen wrote:
> 1. Do Xeon processors have hardware mechanisms to
> maintain cache coherence?
Yes
> 2. Does the SMP kernel handle the cache coherence
> problem
The kernel has to manage side issues (TLB shootdown etc)
> 3. What should I do if both of them don't handle cache
> coherence.
Debug your code. It is possible you are hitting a kernel bug but its
extremely unlikely.
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.kernel.org
More majordomo info at  
http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  
http://www.tux.org/lkml/