143,147c143,166
< 'test', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.2 Host Base Device ID Lock CSR (Configuration Space Offset 0x68)'
< 'test', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.3 Component Tag CSR (Configuration Space Offset 0x6C)'
< 'test', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.4 Standard Route Configuration Destination ID Select CSR (Configuration Space Offset 0x70)'
< 'test', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.5 Standard Route Configuration Port Select CSR (Configuration Space Offset 0x74)'
< 'test', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.6 Standard Route Default Port CSR (Configuration Space Offset 0x78)'
---
> 'test', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.2 Dev32 Base Device ID CSR (Configuration Space Offset 0x64)'
> 'test', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.3 Host Base Device ID Lock CSR (Configuration Space Offset 0x68)'
> 'test', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.4 Component Tag CSR (Configuration Space Offset 0x6C)'
> 'test', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.5 Standard Route Cfg Destination ID Select CSR (Configuration Space Offset 0x70)'
> 'test', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.6 Standard Route Cfg Port Select CSR (Configuration Space Offset 0x74)'
> 'test', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.5.7 Standard Route Default Port CSR (Configuration Space Offset 0x78)'
> 'test', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6 Switch Routing Table Register Block'
> 'test', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.1 Register Map'
> 'test', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.2 Switch Routing Table Register Block Header (Block Offset 0x0)'
> 'test', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.3 Broadcast Routing Table Control CSR (Block Offset 0x20)'
> 'test', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.4 Broadcast Level 0 Info CSR (Block Offset 0x30)'
> 'test', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.5 Broadcast Level 1 Info CSR (Block Offset 0x34)'
> 'test', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.6 Broadcast Level 2 Info CSR (Block Offset 0x38)'
> 'test', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.7 Port n Routing Table Control CSRs (Block Offset 0x40 + (0x20 * n))'
> 'test', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.8 Port n Level 0 Info CSRs (Block Offset 0x50 + (0x20 * n))'
> 'test', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.9 Port n Level 1 Info CSRs (Block Offset 0x54 + (0x20 * n))'
> 'test', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.6.10 Port n Level 2 Info CSRs (Block Offset 0x58 + (0x20 * n))'
> 'test', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.7 Routing Table Group Register Format'
> 'test', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.7.1 Broadcast Level 0 Group x Entry y Routing Table Entry'
> 'test', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.7.2 Broadcast Level 1 Group x Entry y Routing Table Entry'
> 'test', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.7.3 Broadcast Level 2 Group x Entry y Routing Table Entry'
> 'test', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.7.4 Level 0 Group x Entry y Routing Table Entry CSR (Offset = (L0_Group_Ptr*0x400) + (x * 0x400) + (y*4))'
> 'test', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.7.5 Level 1 Group x Entry y Routing Table Entry CSR (Offset = (L1_Group_Ptr*0x400) + (x * 0x400) + (y*4))'
> 'test', 'RapidIO Interconnect Specification Part 3: Common Transport Specification', 'Chapter 3 Common Transport Registers', '3.7.6 Level 2 Group x Entry y Routing Table Entry CSR (Offset = (L2_Group_Ptr*0x400) + (x * 0x400) + (y*4))'
285,287c304,308
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.4 Status Control Symbol'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.5 VC-Status Control Symbol'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.6 Link-Response Control Symbol'
---
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.4 Timestamp Control Symbol'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.5 Status Control Symbol'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.6 VC-Status Control Symbol'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.7 Link-Response Control Symbol'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.4.8 Loop-Response Control Symbol'
294,296c315,321
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5.1 Reset-Device Command'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5.2 Input-Status Command'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.6 Multicast-Event Control Symbol'
---
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5.1 Reset-port Command'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5.2 Reset-Device Command'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.5.3 Port-status1 Command'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.6 Timing Control Symbols'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.6.1 Multicast-Event Control Symbol'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.6.2 Secondary Multicast-Event Control Symbol'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.5.6.3 Loop-Timing Control Symbol'
302,652c327,796
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.1 Introduction'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.2 PCS Layer Functions'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.3 PMA Layer Functions'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.4 Definitions'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5 8b/10b Transmission Code'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.1 Character and Code-Group Notation'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.2 Running Disparity'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.3 Running Disparity Rules'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.4 8b/10b Encoding'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.5 Transmission Order'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.6 8b/10b Decoding'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.7 Special Characters and Columns'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.7.1 Packet Delimiter Control Symbol (/PD/)'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.7.2 Start of Control Symbol (/SC/)'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.7.3 Idle (/I/)'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.7.4 Sync (/K/)'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.7.5 Skip (/R/)'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.7.6 Align (/A/)'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.7.7 Mark (/M/)'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.7.8 Illegal'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.5.8 Effect of Single Bit Code-Group Errors'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.6 LP-Serial Link Widths'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7 Idle Sequence'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.1 Clock Compensation Sequence'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.2 Idle Sequence 1 (IDLE1)'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.3 Idle Sequence 1 Generation'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4 Idle Sequence 2 (IDLE2)'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1 Idle Frame'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.1 IDLE Sequence 2 Random Data Field'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.2 IDLE Sequence 2 CS Field Marker'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.3 IDLE2 Command and Status Field (CS field)'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.4.1.4 IDLE2 CS Field Use'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.7.5 Idle Sequence Selection'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8 Scrambling'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.1 Scrambling Rules'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.2 Descrambler Synchronization'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.8.3 Descrambler Synchronization Verification'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.9 1x Mode Transmission Rules'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.9.1 1x Ports'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.9.2 Nx Ports Operating in 1x Mode'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.6 shall be modified for a port supporting both 2x and a wider Nx mode to'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.10 Nx Link Striping and Transmission Rules'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.11 Retimers and Repeaters'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.11.1 Retimers'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.11.2 Repeaters'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12 Port Initialization'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.1 1x Mode Initialization'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.4 and Section 4.12.4.2 respectively.'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.2 1x/Nx Mode Initialization'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.3 Baud Rate Discovery'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4 State Machines'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.1 State Machine Conventions, Functions and Variables'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.1.1 State Machine Conventions'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.1.2 State Machine Functions'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.1.3 State Machine Variables'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.2 Lane Synchronization State Machine'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.3 Lane Alignment State Machine'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.4 1x/2x Mode Detect State Machine'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.5 1x Mode Initialization State Machine'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.7 1x/2x Mode Initialization State Machine'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.8 1x/Mx/Nx Mode Initialization State Machines'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.8.1 1x/2x/Nx Initialization State Machine'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 PCS and PMA Layers', '4.12.4.8.2 1x/Mx/Nx Initialization State Machine (N > M > 2)'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.1 Introduction'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.2 Packet Exchange Protocol'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.3 Traffic types'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4 Virtual Channels'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.1 Virtual channel 0 (VC0)'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.2 Virtual Channels 1-8 (VC1-8)'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.4.3 Virtual Channel Utilization'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5 Control Symbols'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5.1 Control Symbol Selection'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5.2 Control Symbol Delimiting'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5.3 Control Symbol Use'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5.3.1 Link Initialization'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5.3.2 Buffer Status Maintenance'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5.3.3 Embedded Control Symbols'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.5.3.4 Multicast-Event Control Symbols'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.6 Packets'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.6.1 Packet Delimiting'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.6.1.1 Packet Start'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.6.1.2 Packet Termination'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.6.2 Acknowledgment Identifier'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.6.3 Packet Priority and Transaction Request Flows'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.7 Link Maintenance Protocol'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.8 Packet Transmission Protocol'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9 Flow Control'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.1 Receiver-Controlled Flow Control'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.1.1 Reliable Traffic VC Receivers'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.1.2 Continuous Traffic VC Receivers'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.1.3 Single VC Retry Protocol'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.1.4 Input Retry-Stopped Recovery Process'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.1.5 Output Retry-Stopped Recovery Process'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.2 Transmitter-Controlled Flow Control'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.2.1 Receive Buffer Management'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.2.2 Effective Number of Free Receive Buffers'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.2.3 Speculative Packet Transmission'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.9.3 Flow Control Mode Negotiation'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.10 Canceling Packets'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.11 Transaction and Packet Delivery Ordering Rules'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.12 Deadlock Avoidance'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13 Error Detection and Recovery'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.1 Lost Packet Detection'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2 Link Behavior Under Error'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.1 Recoverable Errors'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.2 Idle Sequence Errors'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.2.1 IDLE1 Sequence Errors'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.2.2 IDLE2 Sequence Errors'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.3 Control Symbol Errors'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.3.1 Link Protocol Violations'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.3.2 Corrupted Control symbols'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.4 Packet Errors'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.5 Link Timeout'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.6 Input Error-Stopped Recovery Process'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.13.2.7 Output Error-Stopped Recovery Process'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 LP-Serial Protocol', '5.14 Power Management'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.1 Introduction'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.2 Register Map'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.3 Reserved Register, Bit and Bit Field Value Behavior'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.4 Capability Registers (CARs)'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.4.1 Processing Element Features CAR (Configuration Space Offset 0x10)'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5 LP-Serial Extended Feature Blocks'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.1 Generic End Point Devices'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.2 Generic End Point Devices, software assisted error recovery option'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.3 Generic End Point Free Devices'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.5.4 Generic End Point Free Devices, software assisted error recovery option'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6 LP-Serial Command and Status Registers (CSRs)'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.1 LP-Serial Register Block Header (Block Offset 0x0)'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.2 Port Link Timeout Control CSR (Block Offset 0x20)'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.3 Port Response Timeout Control CSR (Block Offset 0x24)'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Registers', '6.6.4 Port General Control CSR (Block Offset 0x3C)'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 Signal Descriptions', '7.1 Introduction'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 Signal Descriptions', '7.2 Signal Definitions'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 Signal Descriptions', '7.3 Serial RapidIO Interface Diagrams'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.1 Introduction'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.2 References'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.3 Abbreviations'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.4 Definitions'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.4.1 Definition of Amplitude and Swing'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.4.2 Transmitter (Near-End) Template'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.4.3 Receiver (Far-End) Template'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.4.3.1 Level I Receiver Template'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.4.3.2 Level II Receiver Template'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.4.4 Definition of Skew and Relative Wander'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.4.5 Total Wander Mask'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.4.6 Relative Wander Mask'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.4.7 Random Jitter Mask'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.4.8 Defined Test Patterns'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.4.9 Reference Model'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5 Common Electrical Specification'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5.1 Introduction'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5.2 Data Patterns'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5.3 Signal Levels'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5.4 Bit Error Ratio'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5.4.1 Level I Bit Error Ratio'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5.4.2 Level II Bit Error Ratio'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5.5 Ground Differences'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5.6 Cross Talk'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5.7 Transmitter Test Load'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5.8 Transmitter Lane-to-Lane Skew'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5.9 Receiver Input Lane-to-Lane Skew'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5.10 Transmitter Short Circuit Current'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5.11 Differential Resistance and Return Loss, Transmitter and'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5.12 Baud Rate Tolerance'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.5.13 Termination and DC Blocking'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.6 Pulse Response Channel Modelling'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.6.1 Generating a Pulse Response'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.6.2 Basic Pulse Response Definitions'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.6.3 Transmitter Pulse Definition'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.6.4 Receiver Pulse Response'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.6.5 Crosstalk Pulse Response'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.6.6 Decision Feedback Equalizer'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.6.7 Time Continuous Transverse Filter'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.6.7.1 Time Continuous Zero-Pole Equalizer Adaption'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.6.8 Time Continuous Zero/Pole'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.6.9 Degrees of Freedom'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.6.9.1 Receiver Sample Point'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.6.9.2 Transmit Emphasis'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.7 Jitter Modelling'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.7.1 High Frequency Jitter vs. Wander'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.7.2 Total Wander vs. Relative Wander'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.7.3 Correlated vs. Uncorrelated Jitter'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.7.4 Jitter Distributions'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.7.4.1 Unbounded and Bounded Gaussian Distribution'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.7.4.2 Bounded Gaussian Distribution'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.7.4.3 High Probability Jitter'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.7.4.4 Total Jitter'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.7.4.5 Probability Distribution Function vs. Cumulative Distribution'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.7.4.6 BathTub Curves'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.7.4.7 Specification of GJ and HPJ'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.7.4.8 Example of Bounded Gaussian'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.7.5 Statistical Eye Methodology'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.7.5.1 Derivation of Cursors and Calculation of PDF'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.7.5.2 Inclusion of Sampling Jitter'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Common Electrical Specifications', '8.7.5.3 Generation of Statistical Eye'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25Gbaud, 2.5Gbaud, and', '9.1 Level I Application Goals'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25Gbaud, 2.5Gbaud, and', '9.2 Equalization'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25Gbaud, 2.5Gbaud, and', '9.3 Explanatory Note on Level I Transmitter and'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25Gbaud, 2.5Gbaud, and', '9.4 Level I Electrical Specification'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25Gbaud, 2.5Gbaud, and', '9.4.1 Level I Short Run Transmitter Characteristics'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25Gbaud, 2.5Gbaud, and', '9.4.1.1 Level I SR Transmitter Test Load'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25Gbaud, 2.5Gbaud, and', '9.4.1.2 Level I SR Transmitter Baud Rate'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25Gbaud, 2.5Gbaud, and', '9.4.1.3 Level I SR Transmitter Amplitude and Swing'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25Gbaud, 2.5Gbaud, and', '9.4.1.4 Level I SR Transmitter Rise and Fall Times'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25Gbaud, 2.5Gbaud, and', '9.4.1.5 Level I SR Transmitter Differential Pair Skew'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25Gbaud, 2.5Gbaud, and', '9.4.1.6 Level I SR Transmitter Output Resistance and Return Loss'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25Gbaud, 2.5Gbaud, and', '9.4.1.7 Level I SR Transmitter Lane-to-Lane Skew'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25Gbaud, 2.5Gbaud, and', '9.4.1.8 Level I SR Transmitter Short Circuit Current'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25Gbaud, 2.5Gbaud, and', '9.4.1.9 Level I SR Transmitter Template and Jitter'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25Gbaud, 2.5Gbaud, and', '9.4.2 Level I Long Run Transmitter Characteristics'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25Gbaud, 2.5Gbaud, and', '9.4.2.1 Level I LR Transmitter Test Load'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25Gbaud, 2.5Gbaud, and', '9.4.2.2 Level I LR Transmitter Baud Rate'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25Gbaud, 2.5Gbaud, and', '9.4.2.3 Level I LR Transmitter Amplitude and Swing'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25Gbaud, 2.5Gbaud, and', '9.4.2.4 Level I LR Transmitter Rise and Fall Times'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25Gbaud, 2.5Gbaud, and', '9.4.2.5 Level I LR Transmitter Differential Pair Skew'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25Gbaud, 2.5Gbaud, and', '9.4.2.6 Level I LR Transmitter Output Resistance and Return Loss'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25Gbaud, 2.5Gbaud, and', '9.4.2.7 Level I LR Transmitter Lane-to-Lane Skew'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25Gbaud, 2.5Gbaud, and', '9.4.2.8 Level I LR Transmitter Short Circuit Current'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25Gbaud, 2.5Gbaud, and', '9.4.2.9 Level I LR Transmitter Template and Jitter'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25Gbaud, 2.5Gbaud, and', '9.4.3 Level I Receiver Specifications'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25Gbaud, 2.5Gbaud, and', '9.4.3.1 Level I Receiver Input Baud Rate'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25Gbaud, 2.5Gbaud, and', '9.4.3.2 Level I Receiver Reference Input Signals'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25Gbaud, 2.5Gbaud, and', '9.4.3.3 Level I Receiver Input Signal Amplitude'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25Gbaud, 2.5Gbaud, and', '9.4.3.4 Level I Receiver Absolute Input Voltage'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25Gbaud, 2.5Gbaud, and', '9.4.3.5 Level I Receiver Input Common Mode Impedance'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25Gbaud, 2.5Gbaud, and', '9.4.3.6 Level I Receiver Input Lane-to-Lane Skew'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25Gbaud, 2.5Gbaud, and', '9.4.3.7 Level I Receiver Input Resistance and Return Loss'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25Gbaud, 2.5Gbaud, and', '9.4.3.8 Level I Receiver Input Jitter Tolerance'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25Gbaud, 2.5Gbaud, and', '9.5 Level I Measurement and Test Requirements'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25Gbaud, 2.5Gbaud, and', '9.5.1 Level I Transmitter Measurements'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25Gbaud, 2.5Gbaud, and', '9.5.1.1 Level I Eye Template Measurements'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25Gbaud, 2.5Gbaud, and', '9.5.1.2 Level I Jitter Test Measurements'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25Gbaud, 2.5Gbaud, and', '9.5.1.3 Level I Transmit Jitter Load'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 1.25Gbaud, 2.5Gbaud, and', '9.5.2 Level I Receiver Jitter Tolerance'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.1 Level II Application Goals'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.1.1 Common to Level II Short run, Medium run and Long run'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.1.2 Application Goals for Level II Short Run'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.1.3 Application Goals for Level II Medium Run'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.1.4 Application Goals for Long Run'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.1.5 Explanatory Note on Transmitter and Receiver'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.2 Equalization'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.3 Link Compliance Methodology'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.3.1 Overview'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.3.2 Reference Models'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.3.3 Channel Compliance'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.3.4 Transmitter Compliance'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.3.5 Receiver Compliance'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.4 Level II Short Run Interface - General Requirements'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.4.1 Jitter and Inter-operability Methodology'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.4.1.1 Level II SR Defined Test Patterns1'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.4.1.2 Level II SR Channel Compliance'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.4.1.3 Level II SR Transmitter Inter-operability'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.4.1.4 Level II SR Receiver Inter-operability'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.4.2 Level II SR Electrical Characteristics'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.4.2.1 Level II SR Transmitter Characteristics'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.4.2.1.1 Level II SR Transmitter Test Load'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.4.2.1.2 Level II SR Transmitter Baud Rate'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.4.2.1.3 Level II SR Transmitter Amplitude and Swing'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.4.2.1.4 Level II SR Transmitter Rise and Fall Times'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.4.2.1.5 Level II SR Transmitter Differential Pair Skew'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.4.2.1.6 Level II SR Transmitter Output Resistance and Return Loss'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.4.2.1.7 Level II SR Transmitter Lane-to-Lane Skew'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.4.2.1.8 Level II SR Transmitter Template and Jitter'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.4.2.2 Level II SR Receiver Characteristics'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.4.2.2.1 Level II SR Receiver Input Baud Rate'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.4.2.2.2 Level II SR Receiver Reference Input Signals'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.4.2.2.3 Level II SR Receiver Input Signal Amplitude'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.4.2.2.4 Level II SR Receiver Absolute Input Voltage'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.4.2.2.5 Level II SR Receiver Input Common Mode Impedance'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.4.2.2.6 Level II SR Receiver Input Lane-to-Lane Skew'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.4.2.2.7 Level II SR Receiver Input Resistance and Return Loss'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.4.2.2.8 Level II SR Receiver Input Jitter Tolerance'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.4.2.3 Level II SR Link and Jitter Budgets'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.4.3 Level II SR StatEye.org Template'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.5 Level II Long Run Interface General Requirements'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.5.1 Long Run Jitter and Inter-operability Methodology'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.5.1.1 Level II LR Channel Compliance'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.5.1.2 Level II LR Transmitter Inter-operability'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.5.1.3 Level II LR Receiver Inter-operability'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.5.2 Level II LR Interface Electrical Characteristics'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.5.2.1 Level II LR Transmitter Characteristics'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.5.2.1.1 Level II LR Transmitter Test Load'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.5.2.1.2 Level II LR Transmitter Baud Rate'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.5.2.1.3 Level II LR Transmitter Amplitude and Swing'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.5.2.1.4 Level II LR Transmitter Rise and Fall Times'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.5.2.1.5 Level II LR Transmitter Differential Pair Skew'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.5.2.1.6 Level II LR Transmitter Output Resistance and Return Loss'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.5.2.1.7 Level II LR Transmitter Lane-to-Lane Skew'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.5.2.1.8 Level II LR Transmitter Short Circuit Current'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.5.2.1.9 Level II LR Transmitter Template and Jitter'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.5.2.2 Level II LR Receiver Characteristics'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.5.2.2.1 Level II LR Receiver Input Baud Rate'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.5.2.2.2 Level II LR Receiver Reference Input Signals'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.5.2.2.3 Level II LR Receiver Input Signal Amplitude'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.5.2.2.4 Level II LR Receiver Absolute Input Voltage'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.5.2.2.5 Level II LR Receiver Input Common Mode Impedance'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.5.2.2.6 Level II LR Receiver Input Lane-to-Lane Skew'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.5.2.2.7 Level II LR Receiver Input Resistance and Return Loss'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.5.2.2.8 Level II LR Receiver Jitter Tolerance'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.5.3 Level II LR Link and Jitter Budgets'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.5.4 Level II LR StatEye.org Template'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.6 Level II Medium Run Interface General'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.6.1 Medium Run Jitter and Inter-operability Methodology'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.6.1.1 Level II Medium Run Channel Compliance'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.6.1.2 Level II MR Transmitter Inter-operability'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.6.1.3 Medium Receiver Inter-operability'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.6.2 Level II MR Interface Electrical Characteristics'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.6.2.1 Level II MR Transmitter Characteristics'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.6.2.1.1 Level II MR Transmitter Test Load'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.6.2.1.2 Level II MR Transmitter Baud Rate'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.6.2.1.3 Level II MR Transmitter Amplitude and Swing'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.6.2.1.4 Level II MR Transmitter Rise and Fall Times'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.6.2.1.5 Level II MR Transmitter Differential Pair Skew'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.6.2.1.6 Level II MR Transmitter Output Resistance and Return Loss'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.6.2.1.7 Level II MR Transmitter Lane-to-Lane Skew'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.6.2.1.8 Level II MR Transmitter Short Circuit Current'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.6.2.1.9 Level II MR Transmitter Template and Jitter'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.6.2.2 Level II MR Receiver Characteristics'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.6.2.2.1 Level II MR Receiver Input Baud Rate'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.6.2.2.2 Level II MR Receiver Reference Input Signals'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.6.2.2.3 Level II MR Receiver Input Signal Amplitude'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.6.2.2.4 Level II MR Receiver Absolute Input Voltage'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.6.2.2.5 Level II MR Receiver Input Common Mode Impedance'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.6.2.2.6 Level II MR Receiver Input Lane-to-Lane Skew'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.6.2.2.7 Level II MR Receiver Input Resistance and Return Loss'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.6.2.2.8 Level II MR Receiver Jitter Tolerance'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.6.3 Level II MR Link and Jitter Budgets'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.6.4 Level II MR StatEye.org Template'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.7 Level II Measurement and Test Requirements'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.7.1 High Frequency Transmit Jitter Measurement'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.7.1.1 BERT Implementation'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.7.1.2 Spectrum Analyzer and Oscilloscope Methodology'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.7.1.2.1 Band Limited1 Unbounded Gaussian Noise'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.7.1.2.2 Band Limited 60 Second Total Jitter Measurements'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.7.1.2.3 Uncorrelated High Probability Jitter'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.7.1.2.4 Total High Probability Jitter'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.7.2 Total Transmit Wander Measurement'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.7.3 Relative Transmit Wander Measurement'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.7.4 Jitter Tolerance'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.7.4.1 Jitter Tolerance with Relative Wander Lab Setup'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.7.4.1.1 General'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.7.4.1.2 Synchronization'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.7.4.1.3 Jitter'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.7.4.1.4 Amplitude'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.7.4.2 Jitter Tolerance with no Relative Wander Lab Setup'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.7.4.3 Jitter Tolerance with Defined ISI and no Relative Wander'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.7.4.4 Jitter Transfer'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.7.4.5 Network Analysis Measurement'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.7.4.6 Eye Mask Measurement Setup'
< 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 5Gbaud and 6.25Gbaud LP-Serial', '10.0 Gb/s link'
---
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6.5 CRC-24 Code'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 3 Control Symbols', '3.6.6 CRC-24 Parallel Code Generation'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.1 Introduction'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.2 PCS Layer Functions'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.3 PMA Layer Functions'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.4 Definitions'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5 8b/10b Transmission Code'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.1 Character and Code-Group Notation'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.2 Running Disparity'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.3 Running Disparity Rules'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.4 8b/10b Encoding'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.5 Transmission Order'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.6 8b/10b Decoding'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.7 Special Characters and Columns'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.7.1 Packet Delimiter Control Symbol (/PD/)'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.7.2 Start of Control Symbol (/SC/)'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.7.3 Idle (/I/)'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.7.4 Sync (/K/)'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.7.5 Skip (/R/)'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.7.6 Align (/A/)'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.7.7 Mark (/M/)'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.7.8 Illegal'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.5.8 Effect of Single Bit Code-Group Errors'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.6 LP-Serial Link Widths'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7 Idle Sequence'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.1 Clock Compensation Sequence'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.2 Idle Sequence 1 (IDLE1)'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.3 Idle Sequence 1 Generation'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4 Idle Sequence 2 (IDLE2)'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4.1 Idle Frame'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4.1.1 IDLE Sequence 2 Random Data Field'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4.1.2 IDLE Sequence 2 CS Field Marker'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4.1.3 IDLE2 Command and Status Field (CS field)'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.4.1.4 IDLE2 CS Field Use'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.7.5 Idle Sequence Selection'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.8 Scrambling'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.8.1 Scrambling Rules'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.8.2 Descrambler Synchronization'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.8.3 Descrambler Synchronization Verification'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.9 1x Mode Transmission Rules'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.9.1 1x Ports'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.9.2 Nx Ports Operating in 1x Mode'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.10 Nx Link Striping and Transmission Rules'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.11 Retimers and Repeaters'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.11.1 Retimers'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.11.2 Repeaters'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12 Port Initialization'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.1 1x Mode Initialization'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.2 1x/Nx Mode Initialization'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.3 Baud Rate Discovery'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4 State Machines'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.1 State Machine Conventions, Functions and Variables'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.1.1 State Machine Conventions'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.1.2 State Machine Functions'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.1.3 State Machine Variables'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.2 Lane Synchronization State Machine'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.3 Lane Alignment State Machine'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.4 1x/2x Mode Detect State Machine'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.5 1x Mode Initialization State Machine'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.6 1x/Nx Mode Initialization State Machine for N = 4, 8, 16'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.7 1x/2x Mode Initialization State Machine'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.8 1x/Mx/Nx Mode Initialization State Machines'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.8.1 1x/2x/Nx Initialization State Machine'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.12.4.8.2 1x/Mx/Nx Initialization State Machine (N > M > 2)'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.13 Structurally Asymmetric Links'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.13.1 Definitions'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.13.2 Structurally Asymmetric Link Operation'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 4 8b/10b PCS and PMA Layers', '4.14 Pseudo Random Binary Sequence Testing'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.1 Introduction'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.2 PCS Layer Functions'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.3 PMA Layer Functions'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.4 Definitions'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5 64b/67b Transmission Code'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.1 Codeword Format'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.2 Data Codeword'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3 Control Codeword'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.1 Skip-Marker Control Codeword'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.2 Lane-Check Control Codeword'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.3 Descrambler Seed Control Codeword'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.4 Skip Control Codeword'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.5 Status/Control Control Codeword'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.6 CSB Control Codeword'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.7 CSE Control Codeword'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.3.8 CSEB Control Codeword'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.4 Scrambling'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.4.1 Scrambling Rules'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.4.2 Descrambler Synchronization'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.5 Selective Codeword Inversion'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.5.1 Selective Codeword Inversion Rules'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.6 Lane Check Calculation'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.5.7 Transmission Order'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.6 Packet Transmission Rules'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.6.1 Link CRC-32 Code'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.7 Packet Delimiting and Alignment'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.7.1 Packet Start Delimiter'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.7.2 Packet Termination Delimiters'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.8 Control Symbol Transmission Rules'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.9 Ordered Sequences'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.9.1 Seed Ordered Sequence'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.9.2 Status/Control Ordered Sequence'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.9.3 Skip Ordered Sequence'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.10 Idle Sequence'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.10.1 Idle Sequence 3 (IDLE3)'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.10.2 Idle Sequence 3 Generation'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.11 Adaptive Equalization'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.11.1 Lane Training/Retraining'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.11.2 Ports Operating at 10.3125 and 12.5 Gbaud'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.11.2.1 Long run 10.3125 and 12.5 Gbaud training'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.11.2.2 Short run 10.3125 and 12.5 Gbaud training'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.11.2.3 10.3125 and 12.5 Gbaud retraining'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.12 LP-Serial Link Widths'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.13 Transmission Rules'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.13.1 Order of Operation'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.13.2 1x Ports'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.13.3 Nx Ports Operating in 1x Mode'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.13.4 Kx Link Striping and Transmission Rules'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.14 Effect of Transmission Errors and Error Detection'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.15 Retimers and Repeaters'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.15.1 Retimers'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.15.2 Repeaters'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.16 Port Initialization'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.16.1 1x Mode Initialization'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.16.2 1x/Nx Mode Initialization'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.16.3 Baud Rate Discovery'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.17 Asymmetric Operation'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.17.1 Port Transmission Width'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.17.1.1 Port transmission width commands'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.17.1.1.1 Transmit width port command protocol'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.17.1.2 Port transmission width requests'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.17.2 Port Receive Width'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.17.2.1 Receive Width Link Command Protocol'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.18 Structurally Asymmetric Links'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19 State Machines'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1 State Machine Conventions, Functions and Variables'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.1 State Machine Conventions'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.2 State Machine Functions'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.1.3 State Machine Variables'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.2 Frame_Lock State Machine'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.3 Lane Training State Machines'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.3.1 Long run Lane_Training State Machine'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.3.2 Short run Lane_Training state machine'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.4 Codeword Lock State Machine'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.5 Lane Synchronization State Machine'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.5.1 Entering Silence'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.5.1.1 Transmitter procedure'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.5.1.2 Receiver procedure'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.6 Lane Alignment State Machine'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.7 Port Initialization State Machine'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.7.1 1x/2x/Nx Initialization State Machine'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.8 Retrain/Transmit_Width_Control State Machine'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.9 Transmit Width State Machines'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.9.1 Transmit_Width_Cmd State Machine'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.9.2 Transmit_Width state machine'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.10 Receive Width State Machines'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.10.1 Receive_Width_Cmd State Machine'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.19.10.2 Receive_Width State Machine'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 5 64b/67b PCS and PMA Layers', '5.20 Pseudo Random Binary Sequence Testing'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.1 Introduction'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.2 Packet Exchange Protocol'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.3 Traffic types'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.4 Virtual Channels'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.4.1 Virtual channel 0 (VC0)'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.4.2 Virtual Channels 1-8 (VC1-8)'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.4.3 Virtual Channel Utilization'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5 Control Symbols'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.1 Control Symbol Selection'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.2 Control Symbol Delimiting'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3 Control Symbol Use'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.1 Link Initialization'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.2 Buffer Status Maintenance'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.3 Embedded Control Symbols'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.4 Timing Control Symbols'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.4.1 Multicast-Event Control Symbols'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.4.2 Loop-Timing Request'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.5 Time Synchronization Protocol'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.5.1 Setting and Reading a Timestamp Generator'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.5.2 Calibrating Transmission Delay'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.5.3 Regular Timestamp Generator Re-synchronization'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.5.4 Timestamp Generator Synchronization Control Symbol Jitter'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.6 MECS Time Synchronization Protocol'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.6.1 (S)MECS Master Operation'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.5.3.6.2 MECS Slave Operation'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6 Packets'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.1 Packet Delimiting'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.1.1 Packet Start'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.1.2 Packet Termination'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.2 Acknowledgment Identifier'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.6.3 Packet Priority and Transaction Request Flows'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.7 Link Maintenance Protocol'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.8 Packet Transmission Protocol'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9 Flow Control'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.1 Receiver-Controlled Flow Control'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.1.1 Reliable Traffic VC Receivers'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.1.2 Continuous Traffic VC Receivers'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.1.3 Single VC Retry Protocol'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.1.4 Input Retry-Stopped Recovery Process'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.1.5 Output Retry-Stopped Recovery Process'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.2 Transmitter-Controlled Flow Control'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.2.1 Receive Buffer Management'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.2.2 Effective Number of Free Receive Buffers'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.2.3 Speculative Packet Transmission'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.9.3 Flow Control Mode Negotiation'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.10 Canceling Packets'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.11 Transaction and Packet Delivery Ordering Rules'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.12 Deadlock Avoidance'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13 Error Detection and Recovery'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.1 Lost Packet Detection'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2 Link Behavior Under Error'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.1 Recoverable Errors'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.2 Idle Sequence Errors'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.2.1 IDLE1 Sequence Errors'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.2.2 IDLE2 Sequence Errors'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.2.3 IDLE3 Sequence Errors'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.3 Control Symbol Errors'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.3.1 Link Protocol Violations'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.3.2 Corrupted Control symbols'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.4 Packet Errors'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.5 Link Timeout'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.6 Input Error-Stopped Recovery Process'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.13.2.7 Output Error-Stopped Recovery Process'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 6 LP-Serial Protocol', '6.14 Power Management'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.1 Introduction'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.2 Register Map'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.3 Reserved Register, Bit and Bit Field Value Behavior'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.4 Capability Registers (CARs)'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.4.1 Processing Element Features CAR (Configuration Space Offset 0x10)'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.5 LP-Serial Extended Feature Blocks'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.5.1 Generic Endpoint Devices'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.5.2 Generic Endpoint Devices, Software-assisted Error Recovery Option'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.5.3 Generic Endpoint Free Devices'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.5.4 Generic Endpoint Free Devices, Software-assisted Error Recovery Option'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.5.5 Register Map -I'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.5.6 Register Map -II'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6 LP-Serial Command and Status Registers (CSRs)'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.1 LP-Serial Register Block Header (Block Offset 0x0)'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.2 Port Link Timeout Control CSR (Block Offset 0x20)'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.3 Port Response Timeout Control CSR (Block Offset 0x24)'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 7 LP-Serial Registers', '7.6.4 Port General Control CSR (Block Offset 0x3C)'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Signal Descriptions', '8.1 Introduction'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Signal Descriptions', '8.2 Signal Definitions'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 8 Signal Descriptions', '8.3 Serial RapidIO Interface Diagrams'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specificationsfor less than 6.5 Gbaud LP-Serial Links', '9.1 Introduction'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specificationsfor less than 6.5 Gbaud LP-Serial Links', '9.2 References'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specificationsfor less than 6.5 Gbaud LP-Serial Links', '9.3 Abbreviations'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specificationsfor less than 6.5 Gbaud LP-Serial Links', '9.4 Definitions'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specificationsfor less than 6.5 Gbaud LP-Serial Links', '9.4.1 Definition of Amplitude and Swing'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specificationsfor less than 6.5 Gbaud LP-Serial Links', '9.4.2 Transmitter (Near-End) Template'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specificationsfor less than 6.5 Gbaud LP-Serial Links', '9.4.3 Receiver (Far-End) Template'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specificationsfor less than 6.5 Gbaud LP-Serial Links', '9.4.3.1 Level I Receiver Template'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specificationsfor less than 6.5 Gbaud LP-Serial Links', '9.4.3.2 Level II Receiver Template'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specificationsfor less than 6.5 Gbaud LP-Serial Links', '9.4.4 Definition of Skew and Relative Wander'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specificationsfor less than 6.5 Gbaud LP-Serial Links', '9.4.5 Total Wander Mask'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specificationsfor less than 6.5 Gbaud LP-Serial Links', '9.4.6 Relative Wander Mask'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specificationsfor less than 6.5 Gbaud LP-Serial Links', '9.4.7 Random Jitter Mask'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specificationsfor less than 6.5 Gbaud LP-Serial Links', '9.4.8 Defined Test Patterns'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specificationsfor less than 6.5 Gbaud LP-Serial Links', '9.4.9 Reference Model'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specificationsfor less than 6.5 Gbaud LP-Serial Links', '9.5 Common Electrical Specification'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specificationsfor less than 6.5 Gbaud LP-Serial Links', '9.5.1 Introduction'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specificationsfor less than 6.5 Gbaud LP-Serial Links', '9.5.2 Data Patterns'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specificationsfor less than 6.5 Gbaud LP-Serial Links', '9.5.3 Signal Levels'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specificationsfor less than 6.5 Gbaud LP-Serial Links', '9.5.4 Bit Error Ratio'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specificationsfor less than 6.5 Gbaud LP-Serial Links', '9.5.4.1 Level I Bit Error Ratio'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specificationsfor less than 6.5 Gbaud LP-Serial Links', '9.5.4.2 Level II Bit Error Ratio'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specificationsfor less than 6.5 Gbaud LP-Serial Links', '9.5.5 Ground Differences'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specificationsfor less than 6.5 Gbaud LP-Serial Links', '9.5.6 Cross Talk'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specificationsfor less than 6.5 Gbaud LP-Serial Links', '9.5.7 Transmitter Test Load'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specificationsfor less than 6.5 Gbaud LP-Serial Links', '9.5.8 Transmitter Lane-to-Lane Skew'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specificationsfor less than 6.5 Gbaud LP-Serial Links', '9.5.9 Receiver Input Lane-to-Lane Skew'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specificationsfor less than 6.5 Gbaud LP-Serial Links', '9.5.10 Transmitter Short Circuit Current'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specificationsfor less than 6.5 Gbaud LP-Serial Links', '9.5.11 Differential Resistance and Return Loss, Transmitter and Receiver'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specificationsfor less than 6.5 Gbaud LP-Serial Links', '9.5.12 Baud Rate Tolerance'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specificationsfor less than 6.5 Gbaud LP-Serial Links', '9.5.13 Termination and DC Blocking'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specificationsfor less than 6.5 Gbaud LP-Serial Links', '9.6 Pulse Response Channel Modelling'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specificationsfor less than 6.5 Gbaud LP-Serial Links', '9.6.1 Generating a Pulse Response'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specificationsfor less than 6.5 Gbaud LP-Serial Links', '9.6.2 Basic Pulse Response Definitions'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specificationsfor less than 6.5 Gbaud LP-Serial Links', '9.6.3 Transmitter Pulse Definition'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specificationsfor less than 6.5 Gbaud LP-Serial Links', '9.6.4 Receiver Pulse Response'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specificationsfor less than 6.5 Gbaud LP-Serial Links', '9.6.5 Crosstalk Pulse Response'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specificationsfor less than 6.5 Gbaud LP-Serial Links', '9.6.6 Decision Feedback Equalizer'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specificationsfor less than 6.5 Gbaud LP-Serial Links', '9.6.7 Time Continuous Transverse Filter'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specificationsfor less than 6.5 Gbaud LP-Serial Links', '9.6.7.1 Time Continuous Zero-Pole Equalizer Adaption'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specificationsfor less than 6.5 Gbaud LP-Serial Links', '9.6.8 Time Continuous Zero/Pole'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specificationsfor less than 6.5 Gbaud LP-Serial Links', '9.6.9 Degrees of Freedom'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specificationsfor less than 6.5 Gbaud LP-Serial Links', '9.6.9.1 Receiver Sample Point'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specificationsfor less than 6.5 Gbaud LP-Serial Links', '9.6.9.2 Transmit Emphasis'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specificationsfor less than 6.5 Gbaud LP-Serial Links', '9.7 Jitter Modelling'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specificationsfor less than 6.5 Gbaud LP-Serial Links', '9.7.1 High Frequency Jitter vs. Wander'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specificationsfor less than 6.5 Gbaud LP-Serial Links', '9.7.2 Total Wander vs. Relative Wander'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specificationsfor less than 6.5 Gbaud LP-Serial Links', '9.7.3 Correlated vs. Uncorrelated Jitter'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specificationsfor less than 6.5 Gbaud LP-Serial Links', '9.7.4 Jitter Distributions'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specificationsfor less than 6.5 Gbaud LP-Serial Links', '9.7.4.1 Unbounded and Bounded Gaussian Distribution'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specificationsfor less than 6.5 Gbaud LP-Serial Links', '9.7.4.2 Bounded Gaussian Distribution'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specificationsfor less than 6.5 Gbaud LP-Serial Links', '9.7.4.3 High Probability Jitter'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specificationsfor less than 6.5 Gbaud LP-Serial Links', '9.7.4.4 Total Jitter'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specificationsfor less than 6.5 Gbaud LP-Serial Links', '9.7.4.5 Probability Distribution Function vs. Cumulative Distribution Function'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specificationsfor less than 6.5 Gbaud LP-Serial Links', '9.7.4.6 BathTub Curves'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specificationsfor less than 6.5 Gbaud LP-Serial Links', '9.7.4.7 Specification of GJ and HPJ'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specificationsfor less than 6.5 Gbaud LP-Serial Links', '9.7.4.8 Example of Bounded Gaussian'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specificationsfor less than 6.5 Gbaud LP-Serial Links', '9.7.5 Statistical Eye Methodology'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specificationsfor less than 6.5 Gbaud LP-Serial Links', '9.7.5.1 Derivation of Cursors and Calculation of PDF'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specificationsfor less than 6.5 Gbaud LP-Serial Links', '9.7.5.2 Inclusion of Sampling Jitter'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 9 Common Electrical Specificationsfor less than 6.5 Gbaud LP-Serial Links', '9.7.5.3 Generation of Statistical Eye'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and', '10.1 Level I Application Goals'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and', '10.2 Equalization'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and', '10.3 Explanatory Note on Level I Transmitter and Receiver Specifications'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and', '10.4 Level I Electrical Specification'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and', '10.4.1 Level I Short Run Transmitter Characteristics'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and', '10.4.1.1 Level I SR Transmitter Test Load'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and', '10.4.1.2 Level I SR Transmitter Baud Rate'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and', '10.4.1.3 Level I SR Transmitter Amplitude and Swing'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and', '10.4.1.4 Level I SR Transmitter Rise and Fall Times'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and', '10.4.1.5 Level I SR Transmitter Differential Pair Skew'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and', '10.4.1.6 Level I SR Transmitter Output Resistance and Return Loss'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and', '10.4.1.7 Level I SR Transmitter Lane-to-Lane Skew'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and', '10.4.1.8 Level I SR Transmitter Short Circuit Current'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and', '10.4.1.9 Level I SR Transmitter Template and Jitter'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and', '10.4.2 Level I Long Run Transmitter Characteristics'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and', '10.4.2.1 Level I LR Transmitter Test Load'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and', '10.4.2.2 Level I LR Transmitter Baud Rate'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and', '10.4.2.3 Level I LR Transmitter Amplitude and Swing'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and', '10.4.2.4 Level I LR Transmitter Rise and Fall Times'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and', '10.4.2.5 Level I LR Transmitter Differential Pair Skew'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and', '10.4.2.6 Level I LR Transmitter Output Resistance and Return Loss'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and', '10.4.2.7 Level I LR Transmitter Lane-to-Lane Skew'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and', '10.4.2.8 Level I LR Transmitter Short Circuit Current'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and', '10.4.2.9 Level I LR Transmitter Template and Jitter'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and', '10.4.3 Level I Receiver Specifications'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and', '10.4.3.1 Level I Receiver Input Baud Rate'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and', '10.4.3.2 Level I Receiver Reference Input Signals'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and', '10.4.3.3 Level I Receiver Input Signal Amplitude'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and', '10.4.3.4 Level I Receiver Absolute Input Voltage'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and', '10.4.3.5 Level I Receiver Input Common Mode Impedance'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and', '10.4.3.6 Level I Receiver Input Lane-to-Lane Skew'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and', '10.4.3.7 Level I Receiver Input Resistance and Return Loss'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and', '10.4.3.8 Level I Receiver Input Jitter Tolerance'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and', '10.5 Level I Measurement and Test Requirements'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and', '10.5.1 Level I Transmitter Measurements'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and', '10.5.1.1 Level I Eye Template Measurements'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and', '10.5.1.2 Level I Jitter Test Measurements'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and', '10.5.1.3 Level I Transmit Jitter Load'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 10 1.25 Gbaud, 2.5 Gbaud, and', '10.5.2 Level I Receiver Jitter Tolerance'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.1 Level II Application Goals'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.1.1 Common to Level II Short run, Medium run and Long run'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.1.2 Application Goals for Level II Short Run'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.1.3 Application Goals for Level II Medium Run'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.1.4 Application Goals for Long Run'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.1.5 Explanatory Note on Transmitter and Receiver Specifications'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.2 Equalization'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.3 Link Compliance Methodology'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.3.1 Overview'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.3.2 Reference Models'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.3.3 Channel Compliance'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.3.4 Transmitter Compliance'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.3.5 Receiver Compliance'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.4 Level II Short Run Interface - General Requirements'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.4.1 Jitter and Inter-operability Methodology'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.4.1.1 Level II SR Defined Test Patterns1'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.4.1.2 Level II SR Channel Compliance'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.4.1.3 Level II SR Transmitter Inter-operability'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.4.1.4 Level II SR Receiver Inter-operability'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.4.2 Level II SR Electrical Characteristics'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.4.2.1 Level II SR Transmitter Characteristics'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.4.2.1.1 Level II SR Transmitter Test Load'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.4.2.1.2 Level II SR Transmitter Baud Rate'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.4.2.1.3 Level II SR Transmitter Amplitude and Swing'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.4.2.1.4 Level II SR Transmitter Rise and Fall Times'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.4.2.1.5 Level II SR Transmitter Differential Pair Skew'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.4.2.1.6 Level II SR Transmitter Output Resistance and Return Loss'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.4.2.1.7 Level II SR Transmitter Lane-to-Lane Skew'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.4.2.1.8 Level II SR Transmitter Template and Jitter'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.4.2.2 Level II SR Receiver Characteristics'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.4.2.2.1 Level II SR Receiver Input Baud Rate'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.4.2.2.2 Level II SR Receiver Reference Input Signals'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.4.2.2.3 Level II SR Receiver Input Signal Amplitude'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.4.2.2.4 Level II SR Receiver Absolute Input Voltage'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.4.2.2.5 Level II SR Receiver Input Common Mode Impedance'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.4.2.2.6 Level II SR Receiver Input Lane-to-Lane Skew'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.4.2.2.7 Level II SR Receiver Input Resistance and Return Loss'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.4.2.2.8 Level II SR Receiver Input Jitter Tolerance'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.4.2.3 Level II SR Link and Jitter Budgets'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.4.3 Level II SR StatEye.org Template'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.5 Level II Long Run Interface General Requirements'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.5.1 Long Run Jitter and Inter-operability Methodology'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.5.1.1 Level II LR Channel Compliance'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.5.1.2 Level II LR Transmitter Inter-operability'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.5.1.3 Level II LR Receiver Inter-operability'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.5.2 Level II LR Interface Electrical Characteristics'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.5.2.1 Level II LR Transmitter Characteristics'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.5.2.1.1 Level II LR Transmitter Test Load'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.5.2.1.2 Level II LR Transmitter Baud Rate'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.5.2.1.3 Level II LR Transmitter Amplitude and Swing'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.5.2.1.4 Level II LR Transmitter Rise and Fall Times'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.5.2.1.5 Level II LR Transmitter Differential Pair Skew'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.5.2.1.6 Level II LR Transmitter Output Resistance and Return Loss'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.5.2.1.7 Level II LR Transmitter Lane-to-Lane Skew'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.5.2.1.8 Level II LR Transmitter Short Circuit Current'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.5.2.1.9 Level II LR Transmitter Template and Jitter'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.5.2.2 Level II LR Receiver Characteristics'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.5.2.2.1 Level II LR Receiver Input Baud Rate'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.5.2.2.2 Level II LR Receiver Reference Input Signals'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.5.2.2.3 Level II LR Receiver Input Signal Amplitude'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.5.2.2.4 Level II LR Receiver Absolute Input Voltage'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.5.2.2.5 Level II LR Receiver Input Common Mode Impedance'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.5.2.2.6 Level II LR Receiver Input Lane-to-Lane Skew'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.5.2.2.7 Level II LR Receiver Input Resistance and Return Loss'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.5.2.2.8 Level II LR Receiver Jitter Tolerance'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.5.3 Level II LR Link and Jitter Budgets'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.5.4 Level II LR StatEye.org Template'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.6 Level II Medium Run Interface General Requirements'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.6.1 Medium Run Jitter and Inter-operability Methodology'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.6.1.1 Level II Medium Run Channel Compliance'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.6.1.2 Level II MR Transmitter Inter-operability'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.6.1.3 Medium Receiver Inter-operability'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.6.2 Level II MR Interface Electrical Characteristics'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.6.2.1 Level II MR Transmitter Characteristics'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.6.2.1.1 Level II MR Transmitter Test Load'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.6.2.1.2 Level II MR Transmitter Baud Rate'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.6.2.1.3 Level II MR Transmitter Amplitude and Swing'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.6.2.1.4 Level II MR Transmitter Rise and Fall Times'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.6.2.1.5 Level II MR Transmitter Differential Pair Skew'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.6.2.1.6 Level II MR Transmitter Output Resistance and Return Loss'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.6.2.1.7 Level II MR Transmitter Lane-to-Lane Skew'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.6.2.1.8 Level II MR Transmitter Short Circuit Current'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.6.2.1.9 Level II MR Transmitter Template and Jitter'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.6.2.2 Level II MR Receiver Characteristics'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.6.2.2.1 Level II MR Receiver Input Baud Rate'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.6.2.2.2 Level II MR Receiver Reference Input Signals'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.6.2.2.3 Level II MR Receiver Input Signal Amplitude'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.6.2.2.4 Level II MR Receiver Absolute Input Voltage'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.6.2.2.5 Level II MR Receiver Input Common Mode Impedance'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.6.2.2.6 Level II MR Receiver Input Lane-to-Lane Skew'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.6.2.2.7 Level II MR Receiver Input Resistance and Return Loss'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.6.2.2.8 Level II MR Receiver Jitter Tolerance'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.6.3 Level II MR Link and Jitter Budgets'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.6.4 Level II MR StatEye.org Template'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.7 Level II Measurement and Test Requirements'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.7.1 High Frequency Transmit Jitter Measurement'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.7.1.1 BERT Implementation'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.7.1.2 Spectrum Analyzer and Oscilloscope Methodology'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.7.1.2.1 Band Limited1 Unbounded Gaussian Noise'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.7.1.2.2 Band Limited 60 Second Total Jitter Measurements'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.7.1.2.3 Uncorrelated High Probability Jitter'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.7.1.2.4 Total High Probability Jitter'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.7.2 Total Transmit Wander Measurement'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.7.3 Relative Transmit Wander Measurement'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.7.4 Jitter Tolerance'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.7.4.1 Jitter Tolerance with Relative Wander Lab Setup'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.7.4.1.1 General'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.7.4.1.2 Synchronization'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.7.4.1.3 Jitter'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.7.4.1.4 Amplitude'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.7.4.2 Jitter Tolerance with no Relative Wander Lab Setup'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.7.4.3 Jitter Tolerance with Defined ISI and no Relative Wander'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.7.4.4 Jitter Transfer'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.7.4.5 Network Analysis Measurement'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 11 5 Gbaud and 6.25 Gbaud LP-Serial Links', '11.7.4.6 Eye Mask Measurement Setup'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 12 Electrical Specification for 10.3125 and 12.5 Gbaud LP-Serial Links', '12.1 References'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 12 Electrical Specification for 10.3125 and 12.5 Gbaud LP-Serial Links', '12.2 Level III Application Goals'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 12 Electrical Specification for 10.3125 and 12.5 Gbaud LP-Serial Links', '12.2.1 Common to Level III Short run and Long run'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 12 Electrical Specification for 10.3125 and 12.5 Gbaud LP-Serial Links', '12.2.2 Application Goals for Level III Short Run'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 12 Electrical Specification for 10.3125 and 12.5 Gbaud LP-Serial Links', '12.2.3 Application Goals for Long Run'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 12 Electrical Specification for 10.3125 and 12.5 Gbaud LP-Serial Links', '12.3 Equalization'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 12 Electrical Specification for 10.3125 and 12.5 Gbaud LP-Serial Links', '12.3.1 Receiver'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 12 Electrical Specification for 10.3125 and 12.5 Gbaud LP-Serial Links', '12.3.2 Transmitter'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 12 Electrical Specification for 10.3125 and 12.5 Gbaud LP-Serial Links', '12.4 Level III Electrical Specification'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 12 Electrical Specification for 10.3125 and 12.5 Gbaud LP-Serial Links', '12.4.1 Level III Short Run'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 12 Electrical Specification for 10.3125 and 12.5 Gbaud LP-Serial Links', '12.4.2 Level III Long Run'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 12 Electrical Specification for 10.3125 and 12.5 Gbaud LP-Serial Links', '12.4.3 Level III Transmitter Lane-to-Lane Skew'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 12 Electrical Specification for 10.3125 and 12.5 Gbaud LP-Serial Links', '12.4.4 Receiver Input Lane-to-Lane Skew'
> 'test', 'RapidIO Interconnect Specification Part 6: LP-Serial Physical Layer Specification', 'Chapter 12 Electrical Specification for 10.3125 and 12.5 Gbaud LP-Serial Links', '12.4.5 Electrical IDLE'
678a823,829
> 'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.3 Space Device Definition'
> 'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.3.1 Basic Space Device Requirements'
> 'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.3.2 Enhanced Space Device Requirements'
> 'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.3.3 Space-10xN Device Requirements'
> 'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.3.4 Space Switch Device Requirements'
> 'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.3.5 Space Endpoint Device Requirements'
> 'test', 'RapidIO Interconnect Specification Part 7: System and Device Inter-operability Specification', 'Chapter 3 RapidIO Device Class Requirements', '3.3.6 Space Endpoint-E Device Requirements'
764,789c915,952
< 'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.1 Introduction'
< 'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2 Physical Layer Extensions'
< 'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.1 Port n Error Detect, Enable and Capture CSRs'
< 'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.2 Error Reporting Thresholds'
< 'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.3 Error Rate Control and Status'
< 'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.4 Port Behavior When Error Rate Failed Threshold is'
< 'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.5 Packet Timeout Mechanism in a Switch Device'
< 'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.3 Logical and Transport Layer Extensions'
< 'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.3.1 Logical/Transport Error Detect, Enable and Capture'
< 'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.3.2 Message Passing Error Detection'
< 'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.4 System Software Notification of Error'
< 'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 1 Error Management Extensions', '1.5 Mechanisms for Software Debug'
< 'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.1 Introduction'
< 'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.2 Additions to Existing Registers'
< 'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3 New Error Management Registers'
< 'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.1 Register Map'
< 'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2 Command and Status Registers (CSRs)'
< 'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.1 Error Management Extensions Block Header (Block Offset 0x0)'
< 'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.2 Logical/Transport Layer Error Detect CSR (Block Offset 0x08)'
< 'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.3 Logical/Transport Layer Error Enable CSR (Block Offset 0x0C)'
< 'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.4 Logical/Transport Layer High Address Capture CSR (Block Offset 0x10)'
< 'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.5 Logical/Transport Layer Address Capture CSR (Block Offset 0x14)'
< 'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.6 Logical/Transport Layer Device ID Capture CSR (Block Offset 0x18)'
< 'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.7 Logical/Transport Layer Control Capture CSR (Block Offset 0x1C)'
< 'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.8 Port-write Target deviceID CSR (Block Offset 0x28)'
< 'test', 'RapidIO Interconnect Specification Part 8: Error Management Extensions Specification', 'Chapter 2 Error Management Registers', '2.3.2.9 Packet Time-to-live CSR (Block Offset 0x2C)'
---
> 'test', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.1 Introduction'
> 'test', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2 Physical Layer Extensions'
> 'test', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.1 Port n Error Detect, Enable, and Capture CSRs'
> 'test', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.2 Error Reporting Thresholds'
> 'test', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.3 Error Rate Control and Status'
> 'test', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.4 Port Behavior When Error Rate Failed Threshold is Reached'
> 'test', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.5 Packet Timeout Mechanism in a Switch Device'
> 'test', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.6 Hot Swap Extensions'
> 'test', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.2.7 Physical Layer Multiple Event Capture'
> 'test', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.3 Logical and Transport Layer Extensions'
> 'test', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.3.1 Logical/Transport Error Detect, Enable, and Capture CSRs'
> 'test', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.3.2 Message Passing Error Detection'
> 'test', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.3.3 Other Logical Layer Errors'
> 'test', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.3.4 Logical/Transport Layer Multiple Event Capture'
> 'test', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.4 System Software Notification of Error'
> 'test', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.5 Mechanisms for Software Debug'
> 'test', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 1 Error Management Extensions', '1.6 IDLE3 Port_Status Extension'
> 'test', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.1 Introduction'
> 'test', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.2 Additions to Existing Registers'
> 'test', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.2.1 Port n Control CSRs'
> 'test', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.2.2 Port n Error and Status CSRs'
> 'test', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.3 New Error Management Registers'
> 'test', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.4 Register Map'
> 'test', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5 Command and Status Registers (CSRs)'
> 'test', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.1 Error Management Extensions Block Header (Block Offset 0x0)'
> 'test', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.2 Error Management/Hot Swap Extension Block CAR (Block Offset 0x4)'
> 'test', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.3 Logical/Transport Layer Error Detect CSR (Block Offset 0x08)'
> 'test', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.4 Logical/Transport Layer Error Enable CSR (Block Offset 0x0C)'
> 'test', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.5 Logical/Transport Layer High Address Capture CSR (Block Offset 0x10)'
> 'test', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.6 Logical/Transport Layer Address Capture CSR (Block Offset 0x14)'
> 'test', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.7 Logical/Transport Layer Device ID Capture CSR (Block Offset 0x18)'
> 'test', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.8 Logical/Transport Layer Control Capture CSR (Block Offset 0x1C)'
> 'test', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.9 Logical/Transport Layer Dev32 Destination ID Capture'
> 'test', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.10 Logical/Transport Layer Dev32 Source ID Capture CSR (Block Offset 0x24)'
> 'test', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.11 Port-Write Target deviceID CSR (Block Offset 0x28)'
> 'test', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.12 Packet Time-to-live CSR (Block Offset 0x2C)'
> 'test', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.13 Port-write Dev32 Target deviceID CSR (Block Offset 0x30)'
> 'test', 'RapidIO Interconnect Specification Part 8: Error Management/Hot Swap Extensions Specification', 'Chapter 2 Error Management Registers', '2.5.14 Port-Write Transmission Control CSR (Block Offset 0x34)'
819c982,983
< 'test', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 4 Logical Layer Flow Control Extensions Register Bits', '4.2 Processing Elements Features CAR (Offset 0x10 Word 0)'
---
> 'test', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 4 Logical Layer Flow Control Extensions Register Bits', '4.2 Capability Registers (CARs)'
> 'test', 'RapidIO Interconnect Specification Part 9: Flow Control Logical Layer Extensions Specification', 'Chapter 4 Logical Layer Flow Control Extensions Register Bits', '4.2.1 Processing Elements Features CAR (Offset 0x10 Word 0)'
876,881c1040,1057
< 'test', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2 Processing Elements Features CAR (Configuration Space Offset 0x10)'
< 'test', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3 Switch Multicast Support CAR (Configuration Space Offset 0x30)'
< 'test', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4 Switch Multicast Information CAR (Configuration Space Offset 0x38)'
< 'test', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.5 Multicast Mask Port CSR (Configuration Space Offset 0x80)'
< 'test', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.6 Multicast Associate Select CSR (Configuration Space Offset 0x84)'
< 'test', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.7 Multicast Associate Operation CSR (Configuration Space Offset 0x88)'
---
> 'test', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2 Capability Registers (CARs)'
> 'test', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2.1 Processing Elements Features CAR (Configuration Space Offset 0x10)'
> 'test', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2.2 Switch Multicast Support CAR (Configuration Space Offset 0x30)'
> 'test', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.2.3 Switch Multicast Information CAR (Configuration Space Offset 0x38)'
> 'test', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3 Command and Status Registers (CSRs)'
> 'test', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.1 Multicast Mask Port CSR (Configuration Space Offset 0x80)'
> 'test', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.2 Multicast Associate Select CSR (Configuration Space Offset 0x84)'
> 'test', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.3.3 Multicast Associate Operation CSR (Configuration Space Offset 0x88)'
> 'test', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4 Switch Routing Table Register Block'
> 'test', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4.1 Register Map'
> 'test', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4.2 Broadcast Routing Table Control CSR (Block Offset 0x20)'
> 'test', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4.3 Broadcast Multicast Info CSR (Block Offset 0x28)'
> 'test', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4.4 Port n Routing Table Control CSR (Block Offset 0x40 + (0x20 * n))'
> 'test', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4.5 Port n Multicast Info CSR (Block Offset 0x48 + 20 * n)'
> 'test', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4.6 Broadcast Multicast Mask x Set Register y CSR (Offset = (Mask_Ptr * 0x400) + (x*8*2Mask_size) + (y*4))'
> 'test', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4.7 Broadcast Multicast Mask x Clear Register y CSR'
> 'test', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4.8 Port n Multicast Mask x Set Register y CSR (Offset = (Mask_Ptr * 400) + (x * 8*2Mask_size) + (y*4))'
> 'test', 'RapidIO Interconnect Specification Part 11: Multicast Extensions Specification', 'Chapter 3 Multicast Extensions Registers', '3.4.9 Port n Multicast Mask x Clear Register y CSR (Offset = (Mask_Ptr * 400) + (x * 8*2Mask_size) + (4*2Mask_size)'
907,908c1083,1085
< 'test', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 3 Control Symbol Format', '3.1 Stype2 Control Symbol'
< 'test', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 3 Control Symbol Format', '3.2 VC_Status Symbol Linking'
---
> 'test', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 3 Control Symbol Format', '3.1 Stype2 Control Symbol 48'
> 'test', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 3 Control Symbol Format', '3.2 Control Symbol 64 VoQ Backpressure'
> 'test', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 3 Control Symbol Format', '3.3 VoQ Backpressure per VC'
916c1093
< 'test', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 5 Register Definitions', '5.1.2.2 Port n VoQ Control Status Register (Block Offset - Variable, see Section 5.1.1)'
---
> 'test', 'RapidIO Interconnect Specification Part 12: Virtual Output Queueing Extensions Specification', 'Chapter 5 Register Definitions', '5.1.2.2 Port n VoQ Control Status Register (Block Offset - 0x20 + (4* n))'
