{"vcs1":{"timestamp_begin":1723277775.287234983, "rt":1.44, "ut":0.63, "st":0.16}}
{"vcselab":{"timestamp_begin":1723277776.810250306, "rt":0.84, "ut":0.29, "st":0.10}}
{"link":{"timestamp_begin":1723277777.716500547, "rt":0.40, "ut":0.15, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1723277774.399357828}
{"VCS_COMP_START_TIME": 1723277774.399357828}
{"VCS_COMP_END_TIME": 1723277783.266771748}
{"VCS_USER_OPTIONS": "-R -full64 -sverilog testbench.sv PATTERN.sv conv.v SRAM_I.v SRAM_OT.v SRAM_O.v SRAM_K.v SRAM_B.v SRAM_BIAS.v SRAM_I000.v SRAM_I001.v SRAM_I010.v SRAM_I011.v SRAM_I100.v +maxdelays -debug_pp +v2k +memcbk +access+r +v2k +access+r -P /usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/novas.tab /usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/pli.a"}
{"vcs1": {"peak_mem": 335092}}
{"stitch_vcselab": {"peak_mem": 231548}}
