Analysis & Synthesis report for bramfifo
Thu Dec 12 09:42:57 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |control_logic|state
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for bram:bram1_inst|altsyncram:altsyncram_component|altsyncram_m9d1:auto_generated
 16. Source assignments for fifo:fifo_inst|scfifo:scfifo_component|scfifo_5d31:auto_generated|a_dpfifo_cj31:dpfifo|dpram_1u01:FIFOram|altsyncram_asj1:altsyncram2
 17. Source assignments for fifo:fifo_inst|scfifo:scfifo_component|scfifo_5d31:auto_generated|a_dpfifo_cj31:dpfifo|dpram_1u01:FIFOram|altsyncram_asj1:altsyncram2|altsyncram_cmc1:altsyncram3
 18. Source assignments for bram:bram2_inst|altsyncram:altsyncram_component|altsyncram_m9d1:auto_generated
 19. Parameter Settings for User Entity Instance: bram:bram1_inst|altsyncram:altsyncram_component
 20. Parameter Settings for User Entity Instance: fifo:fifo_inst|scfifo:scfifo_component
 21. Parameter Settings for User Entity Instance: bram:bram2_inst|altsyncram:altsyncram_component
 22. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 23. altsyncram Parameter Settings by Entity Instance
 24. scfifo Parameter Settings by Entity Instance
 25. Port Connectivity Checks: "bram:bram2_inst"
 26. Port Connectivity Checks: "fifo:fifo_inst"
 27. Port Connectivity Checks: "bram:bram1_inst"
 28. SignalTap II Logic Analyzer Settings
 29. Elapsed Time Per Partition
 30. Connections to In-System Debugging Instance "auto_signaltap_0"
 31. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Dec 12 09:42:57 2024           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; bramfifo                                        ;
; Top-level Entity Name              ; control_logic                                   ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 518                                             ;
;     Total combinational functions  ; 375                                             ;
;     Dedicated logic registers      ; 357                                             ;
; Total registers                    ; 357                                             ;
; Total pins                         ; 12                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 512                                             ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; control_logic      ; bramfifo           ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                          ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                                                     ; Library ;
+-----------------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; bram.vhd                                                  ; yes             ; User Wizard-Generated File             ; C:/Users/suzib/OneDrive/Documentos/logicaReconfiguravel/logica_reconfiguravel/bramfifo/bram.vhd                                                  ;         ;
; bram_init.mif                                             ; yes             ; User Memory Initialization File        ; C:/Users/suzib/OneDrive/Documentos/logicaReconfiguravel/logica_reconfiguravel/bramfifo/bram_init.mif                                             ;         ;
; fifo.vhd                                                  ; yes             ; User Wizard-Generated File             ; C:/Users/suzib/OneDrive/Documentos/logicaReconfiguravel/logica_reconfiguravel/bramfifo/fifo.vhd                                                  ;         ;
; control_logic.vhd                                         ; yes             ; User VHDL File                         ; C:/Users/suzib/OneDrive/Documentos/logicaReconfiguravel/logica_reconfiguravel/bramfifo/control_logic.vhd                                         ;         ;
; altsyncram.tdf                                            ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                 ;         ;
; stratix_ram_block.inc                                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                          ;         ;
; lpm_mux.inc                                               ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                    ;         ;
; lpm_decode.inc                                            ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                 ;         ;
; aglobal130.inc                                            ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                                                                                 ;         ;
; a_rdenreg.inc                                             ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                  ;         ;
; altrom.inc                                                ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                                                                                     ;         ;
; altram.inc                                                ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                                                                                     ;         ;
; altdpram.inc                                              ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                                                                                   ;         ;
; db/altsyncram_m9d1.tdf                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/suzib/OneDrive/Documentos/logicaReconfiguravel/logica_reconfiguravel/bramfifo/db/altsyncram_m9d1.tdf                                    ;         ;
; scfifo.tdf                                                ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf                                                                                     ;         ;
; a_regfifo.inc                                             ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_regfifo.inc                                                                                  ;         ;
; a_dpfifo.inc                                              ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                   ;         ;
; a_i2fifo.inc                                              ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                   ;         ;
; a_fffifo.inc                                              ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_fffifo.inc                                                                                   ;         ;
; a_f2fifo.inc                                              ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                   ;         ;
; db/scfifo_5d31.tdf                                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/suzib/OneDrive/Documentos/logicaReconfiguravel/logica_reconfiguravel/bramfifo/db/scfifo_5d31.tdf                                        ;         ;
; db/a_dpfifo_cj31.tdf                                      ; yes             ; Auto-Generated Megafunction            ; C:/Users/suzib/OneDrive/Documentos/logicaReconfiguravel/logica_reconfiguravel/bramfifo/db/a_dpfifo_cj31.tdf                                      ;         ;
; db/a_fefifo_s7f.tdf                                       ; yes             ; Auto-Generated Megafunction            ; C:/Users/suzib/OneDrive/Documentos/logicaReconfiguravel/logica_reconfiguravel/bramfifo/db/a_fefifo_s7f.tdf                                       ;         ;
; db/cntr_uj7.tdf                                           ; yes             ; Auto-Generated Megafunction            ; C:/Users/suzib/OneDrive/Documentos/logicaReconfiguravel/logica_reconfiguravel/bramfifo/db/cntr_uj7.tdf                                           ;         ;
; db/dpram_1u01.tdf                                         ; yes             ; Auto-Generated Megafunction            ; C:/Users/suzib/OneDrive/Documentos/logicaReconfiguravel/logica_reconfiguravel/bramfifo/db/dpram_1u01.tdf                                         ;         ;
; db/altsyncram_asj1.tdf                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/suzib/OneDrive/Documentos/logicaReconfiguravel/logica_reconfiguravel/bramfifo/db/altsyncram_asj1.tdf                                    ;         ;
; db/altsyncram_cmc1.tdf                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/suzib/OneDrive/Documentos/logicaReconfiguravel/logica_reconfiguravel/bramfifo/db/altsyncram_cmc1.tdf                                    ;         ;
; db/cntr_ijb.tdf                                           ; yes             ; Auto-Generated Megafunction            ; C:/Users/suzib/OneDrive/Documentos/logicaReconfiguravel/logica_reconfiguravel/bramfifo/db/cntr_ijb.tdf                                           ;         ;
; sld_signaltap.vhd                                         ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                              ;         ;
; sld_signaltap_impl.vhd                                    ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                         ;         ;
; sld_ela_control.vhd                                       ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                            ;         ;
; lpm_shiftreg.tdf                                          ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                               ;         ;
; lpm_constant.inc                                          ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_constant.inc                                                                               ;         ;
; dffeea.inc                                                ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/dffeea.inc                                                                                     ;         ;
; sld_mbpmg.vhd                                             ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                  ;         ;
; sld_ela_trigger_flow_sel.tdf                              ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_ela_trigger_flow_sel.tdf                                                                   ;         ;
; db/sld_ela_trigger_flow_sel_5n31.tdf                      ; yes             ; Auto-Generated Megafunction            ; C:/Users/suzib/OneDrive/Documentos/logicaReconfiguravel/logica_reconfiguravel/bramfifo/db/sld_ela_trigger_flow_sel_5n31.tdf                      ;         ;
; db/sld_reserved_bramfifo_auto_signaltap_0_flow_mgr_c90c.v ; yes             ; Encrypted Auto-Generated Megafunction  ; C:/Users/suzib/OneDrive/Documentos/logicaReconfiguravel/logica_reconfiguravel/bramfifo/db/sld_reserved_bramfifo_auto_signaltap_0_flow_mgr_c90c.v ;         ;
; sld_buffer_manager.vhd                                    ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                         ;         ;
; db/altsyncram_mm14.tdf                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/suzib/OneDrive/Documentos/logicaReconfiguravel/logica_reconfiguravel/bramfifo/db/altsyncram_mm14.tdf                                    ;         ;
; altdpram.tdf                                              ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.tdf                                                                                   ;         ;
; memmodes.inc                                              ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/others/maxplus2/memmodes.inc                                                                                 ;         ;
; a_hdffe.inc                                               ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_hdffe.inc                                                                                    ;         ;
; alt_le_rden_reg.inc                                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                            ;         ;
; altsyncram.inc                                            ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.inc                                                                                 ;         ;
; lpm_mux.tdf                                               ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                    ;         ;
; muxlut.inc                                                ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/muxlut.inc                                                                                     ;         ;
; bypassff.inc                                              ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc                                                                                   ;         ;
; altshift.inc                                              ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc                                                                                   ;         ;
; db/mux_aoc.tdf                                            ; yes             ; Auto-Generated Megafunction            ; C:/Users/suzib/OneDrive/Documentos/logicaReconfiguravel/logica_reconfiguravel/bramfifo/db/mux_aoc.tdf                                            ;         ;
; lpm_decode.tdf                                            ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                 ;         ;
; declut.inc                                                ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/declut.inc                                                                                     ;         ;
; lpm_compare.inc                                           ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.inc                                                                                ;         ;
; db/decode_rqf.tdf                                         ; yes             ; Auto-Generated Megafunction            ; C:/Users/suzib/OneDrive/Documentos/logicaReconfiguravel/logica_reconfiguravel/bramfifo/db/decode_rqf.tdf                                         ;         ;
; lpm_counter.tdf                                           ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                ;         ;
; lpm_add_sub.inc                                           ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                ;         ;
; cmpconst.inc                                              ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cmpconst.inc                                                                                   ;         ;
; lpm_counter.inc                                           ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.inc                                                                                ;         ;
; alt_counter_stratix.inc                                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                        ;         ;
; db/cntr_8ai.tdf                                           ; yes             ; Auto-Generated Megafunction            ; C:/Users/suzib/OneDrive/Documentos/logicaReconfiguravel/logica_reconfiguravel/bramfifo/db/cntr_8ai.tdf                                           ;         ;
; db/cntr_02j.tdf                                           ; yes             ; Auto-Generated Megafunction            ; C:/Users/suzib/OneDrive/Documentos/logicaReconfiguravel/logica_reconfiguravel/bramfifo/db/cntr_02j.tdf                                           ;         ;
; db/cntr_sbi.tdf                                           ; yes             ; Auto-Generated Megafunction            ; C:/Users/suzib/OneDrive/Documentos/logicaReconfiguravel/logica_reconfiguravel/bramfifo/db/cntr_sbi.tdf                                           ;         ;
; db/cmpr_8cc.tdf                                           ; yes             ; Auto-Generated Megafunction            ; C:/Users/suzib/OneDrive/Documentos/logicaReconfiguravel/logica_reconfiguravel/bramfifo/db/cmpr_8cc.tdf                                           ;         ;
; db/cntr_gui.tdf                                           ; yes             ; Auto-Generated Megafunction            ; C:/Users/suzib/OneDrive/Documentos/logicaReconfiguravel/logica_reconfiguravel/bramfifo/db/cntr_gui.tdf                                           ;         ;
; db/cmpr_5cc.tdf                                           ; yes             ; Auto-Generated Megafunction            ; C:/Users/suzib/OneDrive/Documentos/logicaReconfiguravel/logica_reconfiguravel/bramfifo/db/cmpr_5cc.tdf                                           ;         ;
; sld_rom_sr.vhd                                            ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                 ;         ;
; sld_hub.vhd                                               ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                    ;         ;
; sld_jtag_hub.vhd                                          ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                               ;         ;
+-----------------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 518                      ;
;                                             ;                          ;
; Total combinational functions               ; 375                      ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 174                      ;
;     -- 3 input functions                    ; 87                       ;
;     -- <=2 input functions                  ; 114                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 311                      ;
;     -- arithmetic mode                      ; 64                       ;
;                                             ;                          ;
; Total registers                             ; 357                      ;
;     -- Dedicated logic registers            ; 357                      ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 12                       ;
; Total memory bits                           ; 512                      ;
; Embedded Multiplier 9-bit elements          ; 0                        ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 218                      ;
; Total fan-out                               ; 2372                     ;
; Average fan-out                             ; 3.15                     ;
+---------------------------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |control_logic                                                                                          ; 375 (51)          ; 357 (30)     ; 512         ; 0            ; 0       ; 0         ; 12   ; 0            ; |control_logic                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |fifo:fifo_inst|                                                                                     ; 18 (0)            ; 11 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_logic|fifo:fifo_inst                                                                                                                                                                                                                                                                                                      ; work         ;
;       |scfifo:scfifo_component|                                                                         ; 18 (0)            ; 11 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_logic|fifo:fifo_inst|scfifo:scfifo_component                                                                                                                                                                                                                                                                              ; work         ;
;          |scfifo_5d31:auto_generated|                                                                   ; 18 (0)            ; 11 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_logic|fifo:fifo_inst|scfifo:scfifo_component|scfifo_5d31:auto_generated                                                                                                                                                                                                                                                   ; work         ;
;             |a_dpfifo_cj31:dpfifo|                                                                      ; 18 (0)            ; 11 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_logic|fifo:fifo_inst|scfifo:scfifo_component|scfifo_5d31:auto_generated|a_dpfifo_cj31:dpfifo                                                                                                                                                                                                                              ; work         ;
;                |a_fefifo_s7f:fifo_state|                                                                ; 18 (9)            ; 11 (2)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_logic|fifo:fifo_inst|scfifo:scfifo_component|scfifo_5d31:auto_generated|a_dpfifo_cj31:dpfifo|a_fefifo_s7f:fifo_state                                                                                                                                                                                                      ; work         ;
;                   |cntr_uj7:count_usedw|                                                                ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_logic|fifo:fifo_inst|scfifo:scfifo_component|scfifo_5d31:auto_generated|a_dpfifo_cj31:dpfifo|a_fefifo_s7f:fifo_state|cntr_uj7:count_usedw                                                                                                                                                                                 ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 117 (1)           ; 86 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_logic|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                    ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 116 (78)          ; 86 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_logic|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                       ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_logic|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                               ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_logic|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                             ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 189 (1)           ; 230 (8)      ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_logic|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                      ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 188 (0)           ; 222 (0)      ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_logic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 188 (20)          ; 222 (42)     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_logic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                         ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 17 (0)            ; 46 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_logic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                          ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_logic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                      ; work         ;
;                   |decode_rqf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_logic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_rqf:auto_generated                                                                                            ; work         ;
;                |lpm_mux:mux|                                                                            ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_logic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                              ; work         ;
;                   |mux_aoc:auto_generated|                                                              ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_logic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_aoc:auto_generated                                                                                                       ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_logic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                         ; work         ;
;                |altsyncram_mm14:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_logic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mm14:auto_generated                                                                                                                          ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_logic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                          ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_logic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                            ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 60 (60)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_logic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                              ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 4 (1)             ; 20 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_logic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                             ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_logic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                     ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 0 (0)             ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_logic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                      ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_logic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                           ; work         ;
;                |sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|                        ; 3 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_logic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity                                                                                                             ; work         ;
;                   |sld_ela_trigger_flow_sel_5n31:auto_generated|                                        ; 3 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_logic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_5n31:auto_generated                                                                ; work         ;
;                      |sld_reserved_bramfifo_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|                   ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_logic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_5n31:auto_generated|sld_reserved_bramfifo_auto_signaltap_0_flow_mgr_c90c:mgl_prim1 ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 60 (8)            ; 48 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_logic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                        ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 2 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_logic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                              ; work         ;
;                   |cntr_8ai:auto_generated|                                                             ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_logic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_8ai:auto_generated                                      ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 7 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_logic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                       ; work         ;
;                   |cntr_02j:auto_generated|                                                             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_logic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_02j:auto_generated                                                               ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 6 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_logic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                             ; work         ;
;                   |cntr_sbi:auto_generated|                                                             ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_logic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_sbi:auto_generated                                                     ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_logic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                ; work         ;
;                   |cntr_gui:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_logic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated                                                        ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_logic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                       ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_logic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                        ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_logic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                     ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 20 (20)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control_logic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                   ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mm14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 4            ; 128          ; 4            ; 512  ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                                    ; IP Include File                                                                                                                                  ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |control_logic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_5n31:auto_generated|sld_reserved_bramfifo_auto_signaltap_0_flow_mgr_c90c:mgl_prim1 ; C:/Users/suzib/OneDrive/Documentos/logicaReconfiguravel/logica_reconfiguravel/bramfifo/db/sld_reserved_bramfifo_auto_signaltap_0_flow_mgr_c90c.v ;
; Altera ; RAM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |control_logic|bram:bram1_inst                                                                                                                                                                                                                                                                                                     ; C:/Users/suzib/OneDrive/Documentos/logicaReconfiguravel/logica_reconfiguravel/bramfifo/bram.vhd                                                  ;
; Altera ; RAM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |control_logic|bram:bram2_inst                                                                                                                                                                                                                                                                                                     ; C:/Users/suzib/OneDrive/Documentos/logicaReconfiguravel/logica_reconfiguravel/bramfifo/bram.vhd                                                  ;
; Altera ; FIFO         ; 13.0    ; N/A          ; N/A          ; |control_logic|fifo:fifo_inst                                                                                                                                                                                                                                                                                                      ; C:/Users/suzib/OneDrive/Documentos/logicaReconfiguravel/logica_reconfiguravel/bramfifo/fifo.vhd                                                  ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------+
; State Machine - |control_logic|state                                                        ;
+---------------+---------------+---------------+---------------+---------------+-------------+
; Name          ; state.RD_WAIT ; state.RD_FIFO ; state.WR_WAIT ; state.WR_FIFO ; state.RESET ;
+---------------+---------------+---------------+---------------+---------------+-------------+
; state.RESET   ; 0             ; 0             ; 0             ; 0             ; 0           ;
; state.WR_FIFO ; 0             ; 0             ; 0             ; 1             ; 1           ;
; state.WR_WAIT ; 0             ; 0             ; 1             ; 0             ; 1           ;
; state.RD_FIFO ; 0             ; 1             ; 0             ; 0             ; 1           ;
; state.RD_WAIT ; 1             ; 0             ; 0             ; 0             ; 1           ;
+---------------+---------------+---------------+---------------+---------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                  ; Reason for Removal                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; bram2_wren                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                        ;
; bram2_addr[0]                                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                        ;
; fifo_data_in[0..7]                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                        ;
; bram1_addr[0..9]                                                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                        ;
; bram2_data_in[0..7]                                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                        ;
; bram2_addr[1..9]                                                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                        ;
; fifo:fifo_inst|scfifo:scfifo_component|scfifo_5d31:auto_generated|a_dpfifo_cj31:dpfifo|cntr_ijb:wr_ptr|safe_q[0..8]                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                        ;
; fifo:fifo_inst|scfifo:scfifo_component|scfifo_5d31:auto_generated|a_dpfifo_cj31:dpfifo|cntr_ijb:rd_ptr_count|safe_q[0..8]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                        ;
; Total Number of Removed Registers = 55                                                                                                                                                                                                                                                                                                         ;                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_5n31:auto_generated|sld_reserved_bramfifo_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|post_fill_count_reg[0..6]  ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_5n31:auto_generated|sld_reserved_bramfifo_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|segment_trigger_reg[0]     ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_5n31:auto_generated|sld_reserved_bramfifo_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|use_post_fill_count_reg[0] ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0]                                                                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1]                                                                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2]                                                                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3]                                                                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4]                                                                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5]                                                                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6]                                                                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                            ;
; Total Number of Removed Registers = 24                                                                                                                                                                                                                                                                                                         ;                                                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 357   ;
; Number of registers using Synchronous Clear  ; 12    ;
; Number of registers using Synchronous Load   ; 24    ;
; Number of registers using Asynchronous Clear ; 145   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 226   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                             ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                               ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0] ; 1       ;
; Total number of inverted registers = 12                                                                                                                                       ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9:1                ; 5 bits    ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; No         ; |control_logic|Selector0                                                                                                                                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |control_logic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |control_logic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                   ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |control_logic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; No         ; |control_logic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |control_logic|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |control_logic|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                     ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |control_logic|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                               ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |control_logic|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                           ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |control_logic|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                    ;
; 20:1               ; 4 bits    ; 52 LEs        ; 36 LEs               ; 16 LEs                 ; Yes        ; |control_logic|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for bram:bram1_inst|altsyncram:altsyncram_component|altsyncram_m9d1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:fifo_inst|scfifo:scfifo_component|scfifo_5d31:auto_generated|a_dpfifo_cj31:dpfifo|dpram_1u01:FIFOram|altsyncram_asj1:altsyncram2 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:fifo_inst|scfifo:scfifo_component|scfifo_5d31:auto_generated|a_dpfifo_cj31:dpfifo|dpram_1u01:FIFOram|altsyncram_asj1:altsyncram2|altsyncram_cmc1:altsyncram3 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for bram:bram2_inst|altsyncram:altsyncram_component|altsyncram_m9d1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bram:bram1_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                          ;
; WIDTH_A                            ; 8                    ; Signed Integer                   ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                   ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 1                    ; Untyped                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; bram_init.mif        ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_m9d1      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo:fifo_inst|scfifo:scfifo_component ;
+-------------------------+-------------+---------------------------------------------+
; Parameter Name          ; Value       ; Type                                        ;
+-------------------------+-------------+---------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                              ;
; lpm_width               ; 8           ; Signed Integer                              ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                              ;
; LPM_WIDTHU              ; 9           ; Signed Integer                              ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                     ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                     ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                     ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                     ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                     ;
; USE_EAB                 ; ON          ; Untyped                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                     ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                     ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                     ;
; CBXI_PARAMETER          ; scfifo_5d31 ; Untyped                                     ;
+-------------------------+-------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bram:bram2_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                          ;
; WIDTH_A                            ; 8                    ; Signed Integer                   ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                   ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 1                    ; Untyped                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; bram_init.mif        ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_m9d1      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                         ;
+-------------------------------------------------+------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                ; Type           ;
+-------------------------------------------------+------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                        ; String         ;
; sld_node_info                                   ; 805334528                                            ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                    ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                    ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                    ; Signed Integer ;
; sld_data_bits                                   ; 4                                                    ; Untyped        ;
; sld_trigger_bits                                ; 4                                                    ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                   ; Signed Integer ;
; sld_node_crc_hiword                             ; 39316                                                ; Untyped        ;
; sld_node_crc_loword                             ; 58740                                                ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                    ; Signed Integer ;
; sld_sample_depth                                ; 128                                                  ; Untyped        ;
; sld_segment_size                                ; 128                                                  ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                 ; String         ;
; sld_state_bits                                  ; 2                                                    ; Untyped        ;
; sld_buffer_full_stop                            ; 0                                                    ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                    ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                    ; Signed Integer ;
; sld_trigger_level                               ; 1                                                    ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                    ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                    ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                    ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                    ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                    ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                             ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                    ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                    ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                 ; String         ;
; sld_inversion_mask_length                       ; 23                                                   ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000                              ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                    ; Untyped        ;
; sld_state_flow_mgr_entity                       ; sld_reserved_bramfifo_auto_signaltap_0_flow_mgr_c90c ; Untyped        ;
; sld_state_flow_use_generated                    ; 1                                                    ; Untyped        ;
; sld_current_resource_width                      ; 0                                                    ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                  ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                    ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                    ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                  ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                    ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                    ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                    ; Signed Integer ;
+-------------------------------------------------+------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                            ;
+-------------------------------------------+-------------------------------------------------+
; Name                                      ; Value                                           ;
+-------------------------------------------+-------------------------------------------------+
; Number of entity instances                ; 2                                               ;
; Entity Instance                           ; bram:bram1_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                     ;
;     -- WIDTH_A                            ; 8                                               ;
;     -- NUMWORDS_A                         ; 1024                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                    ;
;     -- WIDTH_B                            ; 1                                               ;
;     -- NUMWORDS_B                         ; 1                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
; Entity Instance                           ; bram:bram2_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                     ;
;     -- WIDTH_A                            ; 8                                               ;
;     -- NUMWORDS_A                         ; 1024                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                    ;
;     -- WIDTH_B                            ; 1                                               ;
;     -- NUMWORDS_B                         ; 1                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
+-------------------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                        ;
+----------------------------+----------------------------------------+
; Name                       ; Value                                  ;
+----------------------------+----------------------------------------+
; Number of entity instances ; 1                                      ;
; Entity Instance            ; fifo:fifo_inst|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                           ;
;     -- lpm_width           ; 8                                      ;
;     -- LPM_NUMWORDS        ; 512                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                    ;
;     -- USE_EAB             ; ON                                     ;
+----------------------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bram:bram2_inst"                                                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fifo:fifo_inst"                                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; full ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------+
; Port Connectivity Checks: "bram:bram1_inst" ;
+------+-------+----------+-------------------+
; Port ; Type  ; Severity ; Details           ;
+------+-------+----------+-------------------+
; data ; Input ; Info     ; Stuck at GND      ;
; wren ; Input ; Info     ; Stuck at GND      ;
+------+-------+----------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 4                   ; 4                ; 128          ; 1        ; continuous             ; state-based          ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; sld_signaltap:auto_signaltap_0 ; 00:00:00     ;
; sld_hub:auto_hub               ; 00:00:00     ;
; Top                            ; 00:00:00     ;
+--------------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                ;
+-----------------+--------------+-----------+----------------+-------------------+-------------------+---------+
; Name            ; Type         ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection ; Details ;
+-----------------+--------------+-----------+----------------+-------------------+-------------------+---------+
; clk_50mhz       ; post-fitting ; connected ; Top            ; post-synthesis    ; clk_50mhz         ; N/A     ;
; rd_fifo_state_s ; post-fitting ; connected ; Top            ; post-synthesis    ; rd_fifo_state_s   ; N/A     ;
; rd_fifo_state_s ; post-fitting ; connected ; Top            ; post-synthesis    ; rd_fifo_state_s   ; N/A     ;
; rd_wait_state_s ; post-fitting ; connected ; Top            ; post-synthesis    ; rd_wait_state_s   ; N/A     ;
; rd_wait_state_s ; post-fitting ; connected ; Top            ; post-synthesis    ; rd_wait_state_s   ; N/A     ;
; wr_fifo_state_s ; post-fitting ; connected ; Top            ; post-synthesis    ; wr_fifo_state_s   ; N/A     ;
; wr_fifo_state_s ; post-fitting ; connected ; Top            ; post-synthesis    ; wr_fifo_state_s   ; N/A     ;
; wr_wait_state_s ; post-fitting ; connected ; Top            ; post-synthesis    ; wr_wait_state_s   ; N/A     ;
; wr_wait_state_s ; post-fitting ; connected ; Top            ; post-synthesis    ; wr_wait_state_s   ; N/A     ;
+-----------------+--------------+-----------+----------------+-------------------+-------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Dec 12 09:42:53 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off bramfifo -c bramfifo
Critical Warning (138067): Current license file does not support incremental compilation. The Quartus II software removes all the user-specified design partitions in the design automatically.
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file bram.vhd
    Info (12022): Found design unit 1: bram-SYN
    Info (12023): Found entity 1: bram
Info (12021): Found 2 design units, including 1 entities, in source file bram_tb.vhd
    Info (12022): Found design unit 1: bram_tb-behavior
    Info (12023): Found entity 1: bram_tb
Info (12021): Found 2 design units, including 1 entities, in source file fifo.vhd
    Info (12022): Found design unit 1: fifo-SYN
    Info (12023): Found entity 1: fifo
Info (12021): Found 2 design units, including 1 entities, in source file control_logic.vhd
    Info (12022): Found design unit 1: control_logic-rtl
    Info (12023): Found entity 1: control_logic
Info (12021): Found 2 design units, including 1 entities, in source file tb_system.vhd
    Info (12022): Found design unit 1: tb_system-behavior
    Info (12023): Found entity 1: tb_system
Info (12021): Found 2 design units, including 1 entities, in source file fifo_tb.vhd
    Info (12022): Found design unit 1: fifo_tb-behavior
    Info (12023): Found entity 1: fifo_tb
Info (12021): Found 2 design units, including 1 entities, in source file control_logic_tb.vhd
    Info (12022): Found design unit 1: control_logic_tb-behavior
    Info (12023): Found entity 1: control_logic_tb
Info (12127): Elaborating entity "control_logic" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at control_logic.vhd(17): used implicit default value for signal "led" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at control_logic.vhd(32): object "fifo_full" assigned a value but never read
Info (12128): Elaborating entity "bram" for hierarchy "bram:bram1_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "bram:bram1_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "bram:bram1_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "bram:bram1_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "bram_init.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m9d1.tdf
    Info (12023): Found entity 1: altsyncram_m9d1
Info (12128): Elaborating entity "altsyncram_m9d1" for hierarchy "bram:bram1_inst|altsyncram:altsyncram_component|altsyncram_m9d1:auto_generated"
Info (12128): Elaborating entity "fifo" for hierarchy "fifo:fifo_inst"
Info (12128): Elaborating entity "scfifo" for hierarchy "fifo:fifo_inst|scfifo:scfifo_component"
Info (12130): Elaborated megafunction instantiation "fifo:fifo_inst|scfifo:scfifo_component"
Info (12133): Instantiated megafunction "fifo:fifo_inst|scfifo:scfifo_component" with the following parameter:
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_5d31.tdf
    Info (12023): Found entity 1: scfifo_5d31
Info (12128): Elaborating entity "scfifo_5d31" for hierarchy "fifo:fifo_inst|scfifo:scfifo_component|scfifo_5d31:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_cj31.tdf
    Info (12023): Found entity 1: a_dpfifo_cj31
Info (12128): Elaborating entity "a_dpfifo_cj31" for hierarchy "fifo:fifo_inst|scfifo:scfifo_component|scfifo_5d31:auto_generated|a_dpfifo_cj31:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_s7f.tdf
    Info (12023): Found entity 1: a_fefifo_s7f
Info (12128): Elaborating entity "a_fefifo_s7f" for hierarchy "fifo:fifo_inst|scfifo:scfifo_component|scfifo_5d31:auto_generated|a_dpfifo_cj31:dpfifo|a_fefifo_s7f:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_uj7.tdf
    Info (12023): Found entity 1: cntr_uj7
Info (12128): Elaborating entity "cntr_uj7" for hierarchy "fifo:fifo_inst|scfifo:scfifo_component|scfifo_5d31:auto_generated|a_dpfifo_cj31:dpfifo|a_fefifo_s7f:fifo_state|cntr_uj7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_1u01.tdf
    Info (12023): Found entity 1: dpram_1u01
Info (12128): Elaborating entity "dpram_1u01" for hierarchy "fifo:fifo_inst|scfifo:scfifo_component|scfifo_5d31:auto_generated|a_dpfifo_cj31:dpfifo|dpram_1u01:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_asj1.tdf
    Info (12023): Found entity 1: altsyncram_asj1
Info (12128): Elaborating entity "altsyncram_asj1" for hierarchy "fifo:fifo_inst|scfifo:scfifo_component|scfifo_5d31:auto_generated|a_dpfifo_cj31:dpfifo|dpram_1u01:FIFOram|altsyncram_asj1:altsyncram2"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cmc1.tdf
    Info (12023): Found entity 1: altsyncram_cmc1
Info (12128): Elaborating entity "altsyncram_cmc1" for hierarchy "fifo:fifo_inst|scfifo:scfifo_component|scfifo_5d31:auto_generated|a_dpfifo_cj31:dpfifo|dpram_1u01:FIFOram|altsyncram_asj1:altsyncram2|altsyncram_cmc1:altsyncram3"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ijb.tdf
    Info (12023): Found entity 1: cntr_ijb
Info (12128): Elaborating entity "cntr_ijb" for hierarchy "fifo:fifo_inst|scfifo:scfifo_component|scfifo_5d31:auto_generated|a_dpfifo_cj31:dpfifo|cntr_ijb:rd_ptr_count"
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_flow_sel_5n31.tdf
    Info (12023): Found entity 1: sld_ela_trigger_flow_sel_5n31
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_bramfifo_auto_signaltap_0_flow_mgr_c90c.v
    Info (12023): Found entity 1: sld_reserved_bramfifo_auto_signaltap_0_flow_mgr_c90c
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mm14.tdf
    Info (12023): Found entity 1: altsyncram_mm14
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_aoc.tdf
    Info (12023): Found entity 1: mux_aoc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf
    Info (12023): Found entity 1: decode_rqf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_8ai.tdf
    Info (12023): Found entity 1: cntr_8ai
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_02j.tdf
    Info (12023): Found entity 1: cntr_02j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_sbi.tdf
    Info (12023): Found entity 1: cntr_sbi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf
    Info (12023): Found entity 1: cmpr_8cc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf
    Info (12023): Found entity 1: cntr_gui
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf
    Info (12023): Found entity 1: cmpr_5cc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "fifo:fifo_inst|scfifo:scfifo_component|scfifo_5d31:auto_generated|a_dpfifo_cj31:dpfifo|dpram_1u01:FIFOram|altsyncram_asj1:altsyncram2|altsyncram_cmc1:altsyncram3|q_a[0]"
        Warning (14320): Synthesized away node "fifo:fifo_inst|scfifo:scfifo_component|scfifo_5d31:auto_generated|a_dpfifo_cj31:dpfifo|dpram_1u01:FIFOram|altsyncram_asj1:altsyncram2|altsyncram_cmc1:altsyncram3|q_a[1]"
        Warning (14320): Synthesized away node "fifo:fifo_inst|scfifo:scfifo_component|scfifo_5d31:auto_generated|a_dpfifo_cj31:dpfifo|dpram_1u01:FIFOram|altsyncram_asj1:altsyncram2|altsyncram_cmc1:altsyncram3|q_a[2]"
        Warning (14320): Synthesized away node "fifo:fifo_inst|scfifo:scfifo_component|scfifo_5d31:auto_generated|a_dpfifo_cj31:dpfifo|dpram_1u01:FIFOram|altsyncram_asj1:altsyncram2|altsyncram_cmc1:altsyncram3|q_a[3]"
        Warning (14320): Synthesized away node "fifo:fifo_inst|scfifo:scfifo_component|scfifo_5d31:auto_generated|a_dpfifo_cj31:dpfifo|dpram_1u01:FIFOram|altsyncram_asj1:altsyncram2|altsyncram_cmc1:altsyncram3|q_a[4]"
        Warning (14320): Synthesized away node "fifo:fifo_inst|scfifo:scfifo_component|scfifo_5d31:auto_generated|a_dpfifo_cj31:dpfifo|dpram_1u01:FIFOram|altsyncram_asj1:altsyncram2|altsyncram_cmc1:altsyncram3|q_a[5]"
        Warning (14320): Synthesized away node "fifo:fifo_inst|scfifo:scfifo_component|scfifo_5d31:auto_generated|a_dpfifo_cj31:dpfifo|dpram_1u01:FIFOram|altsyncram_asj1:altsyncram2|altsyncram_cmc1:altsyncram3|q_a[6]"
        Warning (14320): Synthesized away node "fifo:fifo_inst|scfifo:scfifo_component|scfifo_5d31:auto_generated|a_dpfifo_cj31:dpfifo|dpram_1u01:FIFOram|altsyncram_asj1:altsyncram2|altsyncram_cmc1:altsyncram3|q_a[7]"
        Warning (14320): Synthesized away node "bram:bram1_inst|altsyncram:altsyncram_component|altsyncram_m9d1:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "bram:bram1_inst|altsyncram:altsyncram_component|altsyncram_m9d1:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "bram:bram1_inst|altsyncram:altsyncram_component|altsyncram_m9d1:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "bram:bram1_inst|altsyncram:altsyncram_component|altsyncram_m9d1:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "bram:bram1_inst|altsyncram:altsyncram_component|altsyncram_m9d1:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "bram:bram1_inst|altsyncram:altsyncram_component|altsyncram_m9d1:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "bram:bram1_inst|altsyncram:altsyncram_component|altsyncram_m9d1:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "bram:bram1_inst|altsyncram:altsyncram_component|altsyncram_m9d1:auto_generated|q_a[7]"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "bram:bram2_inst|altsyncram:altsyncram_component|altsyncram_m9d1:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "bram:bram2_inst|altsyncram:altsyncram_component|altsyncram_m9d1:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "bram:bram2_inst|altsyncram:altsyncram_component|altsyncram_m9d1:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "bram:bram2_inst|altsyncram:altsyncram_component|altsyncram_m9d1:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "bram:bram2_inst|altsyncram:altsyncram_component|altsyncram_m9d1:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "bram:bram2_inst|altsyncram:altsyncram_component|altsyncram_m9d1:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "bram:bram2_inst|altsyncram:altsyncram_component|altsyncram_m9d1:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "bram:bram2_inst|altsyncram:altsyncram_component|altsyncram_m9d1:auto_generated|q_a[7]"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "led[0]" is stuck at GND
    Warning (13410): Pin "led[1]" is stuck at GND
    Warning (13410): Pin "led[2]" is stuck at GND
    Warning (13410): Pin "led[3]" is stuck at GND
Info (17049): 55 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (18057): The assignment to disallow NOT gate push-back on register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff" is ignored
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 9 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 549 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 11 output pins
    Info (21061): Implemented 528 logic cells
    Info (21064): Implemented 4 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 39 warnings
    Info: Peak virtual memory: 4678 megabytes
    Info: Processing ended: Thu Dec 12 09:42:57 2024
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


