# Multi-clock Domain Interface Example

Synchronizing an I/O interface in the FPGA to the PHI clock
while consuming the data in a diffreent clock domain.

[Related video discussion on YouTube.]()


