// Seed: 3518538702
module module_0 (
    input tri0 id_0,
    output tri0 id_1,
    input uwire id_2,
    input uwire id_3,
    output supply1 id_4,
    input uwire id_5,
    output tri id_6,
    output tri id_7
);
  assign id_4 = id_0;
  assign module_1.id_9 = 0;
endmodule
module module_1 #(
    parameter id_18 = 32'd45,
    parameter id_19 = 32'd84
) (
    input tri1 id_0,
    output supply0 id_1,
    output tri0 id_2,
    input wand id_3,
    input wand id_4,
    input uwire id_5,
    input tri0 id_6,
    input wor id_7,
    input tri1 id_8,
    input supply1 id_9,
    input supply1 id_10,
    input supply0 id_11,
    input tri id_12,
    input uwire id_13,
    output uwire id_14,
    output wire id_15,
    input wand id_16,
    input wor id_17,
    input tri0 _id_18,
    input tri _id_19
);
  assign id_14 = id_9;
  logic [id_18 : id_19] id_21;
  ;
  assign id_14 = id_13 == id_8;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_6,
      id_5,
      id_1,
      id_3,
      id_2,
      id_14
  );
endmodule
