

================================================================
== Vitis HLS Report for 'p_anonymous_namespace_Store_temp_ap_int_8_ap_uint_256_5u_s'
================================================================
* Date:           Tue Jun 25 13:53:30 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Layer_Norm.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.556 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      517|        ?|  5.170 us|         ?|  517|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                                         |                                                                              |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                         Instance                                        |                                    Module                                    |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_p_anonymous_namespace_Store_temp_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_275_3_fu_157  |p_anonymous_namespace_Store_temp_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_275_3  |      514|      514|  5.140 us|  5.140 us|  514|  514|       no|
        +-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_265_1_VITIS_LOOP_267_2  |        3|        ?|         4|          1|          1|  1 ~ ?|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 7 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 3 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.22>
ST_1 : Operation 9 [1/1] (1.83ns)   --->   "%cols_log_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %cols_log"   --->   Operation 9 'read' 'cols_log_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (1.83ns)   --->   "%rows_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %rows"   --->   Operation 10 'read' 'rows_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty = trunc i32 %rows_read"   --->   Operation 11 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.23ns)   --->   "%ram_V = alloca i64 1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:262]   --->   Operation 12 'alloca' 'ram_V' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>
ST_1 : Operation 13 [1/1] (1.38ns)   --->   "%cols = shl i32 1, i32 %cols_log_read" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:259]   --->   Operation 13 'shl' 'cols' <Predicate = true> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %cols, i32 5, i32 31" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:262]   --->   Operation 14 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.55>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols_log, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rows, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %store_temp10, void @empty_14, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %norm9, void @empty_14, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%cast = zext i32 %rows_read"   --->   Operation 19 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%cast1 = zext i27 %trunc_ln" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:262]   --->   Operation 20 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (3.42ns)   --->   "%bound = mul i59 %cast, i59 %cast1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:262]   --->   Operation 21 'mul' 'bound' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (1.02ns)   --->   "%icmp_ln267_1 = icmp_eq  i27 %trunc_ln, i27 0" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:267]   --->   Operation 22 'icmp' 'icmp_ln267_1' <Predicate = true> <Delay = 1.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.13ns)   --->   "%icmp_ln265_1 = icmp_eq  i59 %bound, i59 0" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:265]   --->   Operation 23 'icmp' 'icmp_ln265_1' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln265 = br i1 %icmp_ln265_1, void %for.inc11.preheader, void %for.body.i.i.preheader" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:265]   --->   Operation 24 'br' 'br_ln265' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.42ns)   --->   "%br_ln265 = br void %for.inc11" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:265]   --->   Operation 25 'br' 'br_ln265' <Predicate = (!icmp_ln265_1)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 2.31>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%icmp_ln26715 = phi i1 %icmp_ln267, void %for.inc11, i1 %icmp_ln267_1, void %for.inc11.preheader" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:267]   --->   Operation 26 'phi' 'icmp_ln26715' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%i14 = phi i27 %i, void %for.inc11, i27 0, void %for.inc11.preheader"   --->   Operation 27 'phi' 'i14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%indvar_flatten12 = phi i59 %add_ln265, void %for.inc11, i59 0, void %for.inc11.preheader" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:265]   --->   Operation 28 'phi' 'indvar_flatten12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.32ns)   --->   "%select_ln265 = select i1 %icmp_ln26715, i27 0, i27 %i14" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:265]   --->   Operation 29 'select' 'select_ln265' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln271 = trunc i27 %select_ln265" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:271]   --->   Operation 30 'trunc' 'trunc_ln271' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [3/3] (0.99ns) (grouped into DSP with root node add_ln271)   --->   "%mul_ln271 = mul i9 %trunc_ln271, i9 %empty" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:271]   --->   Operation 31 'mul' 'mul_ln271' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 32 [1/1] (0.96ns)   --->   "%i = add i27 %select_ln265, i27 1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:267]   --->   Operation 32 'add' 'i' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (1.09ns)   --->   "%add_ln265 = add i59 %indvar_flatten12, i59 1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:265]   --->   Operation 33 'add' 'add_ln265' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (1.02ns)   --->   "%icmp_ln267 = icmp_eq  i27 %i, i27 %trunc_ln" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:267]   --->   Operation 34 'icmp' 'icmp_ln267' <Predicate = true> <Delay = 1.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (1.13ns)   --->   "%icmp_ln265 = icmp_eq  i59 %add_ln265, i59 %bound" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:265]   --->   Operation 35 'icmp' 'icmp_ln265' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln265 = br i1 %icmp_ln265, void %for.inc11, void %for.body.i.i.preheader.loopexit" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:265]   --->   Operation 36 'br' 'br_ln265' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.99>
ST_4 : Operation 37 [2/3] (0.99ns) (grouped into DSP with root node add_ln271)   --->   "%mul_ln271 = mul i9 %trunc_ln271, i9 %empty" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:271]   --->   Operation 37 'mul' 'mul_ln271' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.46>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%j_116 = phi i32 %j, void %for.inc11, i32 1, void %for.inc11.preheader"   --->   Operation 38 'phi' 'j_116' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%j13 = phi i32 %j_2, void %for.inc11, i32 0, void %for.inc11.preheader"   --->   Operation 39 'phi' 'j13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.44ns)   --->   "%j_2 = select i1 %icmp_ln26715, i32 %j_116, i32 %j13" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:265]   --->   Operation 40 'select' 'j_2' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln265 = trunc i32 %j_2" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:265]   --->   Operation 41 'trunc' 'trunc_ln265' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/3] (0.00ns) (grouped into DSP with root node add_ln271)   --->   "%mul_ln271 = mul i9 %trunc_ln271, i9 %empty" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:271]   --->   Operation 42 'mul' 'mul_ln271' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 43 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln271 = add i9 %mul_ln271, i9 %trunc_ln265" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:271]   --->   Operation 43 'add' 'add_ln271' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 44 [1/1] (1.01ns)   --->   "%j = add i32 %j_2, i32 1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:265]   --->   Operation 44 'add' 'j' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.85>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_265_1_VITIS_LOOP_267_2_str"   --->   Operation 45 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%specpipeline_ln269 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:269]   --->   Operation 46 'specpipeline' 'specpipeline_ln269' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln270 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:270]   --->   Operation 47 'specloopname' 'specloopname_ln270' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (1.62ns)   --->   "%p_Val2_s = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %norm9" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:270]   --->   Operation 48 'read' 'p_Val2_s' <Predicate = true> <Delay = 1.62> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 16> <FIFO>
ST_6 : Operation 49 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln271 = add i9 %mul_ln271, i9 %trunc_ln265" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:271]   --->   Operation 49 'add' 'add_ln271' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln271 = zext i9 %add_ln271" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:271]   --->   Operation 50 'zext' 'zext_ln271' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%ram_V_addr = getelementptr i256 %ram_V, i64 0, i64 %zext_ln271" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:271]   --->   Operation 51 'getelementptr' 'ram_V_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (1.23ns)   --->   "%store_ln271 = store i256 %p_Val2_s, i9 %ram_V_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:271]   --->   Operation 52 'store' 'store_ln271' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%empty_233 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 53 'speclooptripcount' 'empty_233' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i.i.preheader"   --->   Operation 54 'br' 'br_ln0' <Predicate = (!icmp_ln265_1)> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%empty_232 = wait i32 @_ssdm_op_Wait"   --->   Operation 55 'wait' 'empty_232' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [2/2] (0.00ns)   --->   "%call_ln0 = call void @(anonymous namespace)Store_temp<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_275_3, i256 %ram_V, i256 %store_temp10"   --->   Operation 56 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 57 [1/2] (0.00ns)   --->   "%call_ln0 = call void @(anonymous namespace)Store_temp<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_275_3, i256 %ram_V, i256 %store_temp10"   --->   Operation 57 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "%ret_ln280 = ret" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:280]   --->   Operation 58 'ret' 'ret_ln280' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ cols_log]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rows]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ norm9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ store_temp10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
cols_log_read      (read             ) [ 000000000]
rows_read          (read             ) [ 001000000]
empty              (trunc            ) [ 001111100]
ram_V              (alloca           ) [ 001111111]
cols               (shl              ) [ 000000000]
trunc_ln           (partselect       ) [ 001111100]
specinterface_ln0  (specinterface    ) [ 000000000]
specinterface_ln0  (specinterface    ) [ 000000000]
specinterface_ln0  (specinterface    ) [ 000000000]
specinterface_ln0  (specinterface    ) [ 000000000]
cast               (zext             ) [ 000000000]
cast1              (zext             ) [ 000000000]
bound              (mul              ) [ 000111100]
icmp_ln267_1       (icmp             ) [ 001111100]
icmp_ln265_1       (icmp             ) [ 001111110]
br_ln265           (br               ) [ 000000000]
br_ln265           (br               ) [ 001111100]
icmp_ln26715       (phi              ) [ 000111100]
i14                (phi              ) [ 000111100]
indvar_flatten12   (phi              ) [ 000111100]
select_ln265       (select           ) [ 000000000]
trunc_ln271        (trunc            ) [ 000111000]
i                  (add              ) [ 001111100]
add_ln265          (add              ) [ 001111100]
icmp_ln267         (icmp             ) [ 001111100]
icmp_ln265         (icmp             ) [ 000111100]
br_ln265           (br               ) [ 001111100]
j_116              (phi              ) [ 000111000]
j13                (phi              ) [ 000111000]
j_2                (select           ) [ 001111100]
trunc_ln265        (trunc            ) [ 000100100]
mul_ln271          (mul              ) [ 000100100]
j                  (add              ) [ 001111100]
specloopname_ln0   (specloopname     ) [ 000000000]
specpipeline_ln269 (specpipeline     ) [ 000000000]
specloopname_ln270 (specloopname     ) [ 000000000]
p_Val2_s           (read             ) [ 000000000]
add_ln271          (add              ) [ 000000000]
zext_ln271         (zext             ) [ 000000000]
ram_V_addr         (getelementptr    ) [ 000000000]
store_ln271        (store            ) [ 000000000]
empty_233          (speclooptripcount) [ 000000000]
br_ln0             (br               ) [ 000000000]
empty_232          (wait             ) [ 000000000]
call_ln0           (call             ) [ 000000000]
ret_ln280          (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="cols_log">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols_log"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="rows">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="norm9">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm9"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="store_temp10">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="store_temp10"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i27.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="3"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_265_1_VITIS_LOOP_267_2_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="(anonymous namespace)Store_temp<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_275_3"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="ram_V_alloca_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ram_V/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="cols_log_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_log_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="rows_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="p_Val2_s_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="256" slack="0"/>
<pin id="86" dir="0" index="1" bw="256" slack="0"/>
<pin id="87" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_Val2_s/6 "/>
</bind>
</comp>

<comp id="90" class="1004" name="ram_V_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="256" slack="2147483647"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="9" slack="0"/>
<pin id="94" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ram_V_addr/6 "/>
</bind>
</comp>

<comp id="96" class="1004" name="store_ln271_access_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="9" slack="0"/>
<pin id="98" dir="0" index="1" bw="256" slack="0"/>
<pin id="99" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="3" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln271/6 "/>
</bind>
</comp>

<comp id="103" class="1005" name="icmp_ln26715_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="1" slack="2"/>
<pin id="105" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln26715 (phireg) "/>
</bind>
</comp>

<comp id="106" class="1004" name="icmp_ln26715_phi_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="1" slack="1"/>
<pin id="110" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="icmp_ln26715/3 "/>
</bind>
</comp>

<comp id="113" class="1005" name="i14_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="27" slack="1"/>
<pin id="115" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="i14 (phireg) "/>
</bind>
</comp>

<comp id="117" class="1004" name="i14_phi_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="27" slack="0"/>
<pin id="119" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="1" slack="1"/>
<pin id="121" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i14/3 "/>
</bind>
</comp>

<comp id="124" class="1005" name="indvar_flatten12_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="59" slack="1"/>
<pin id="126" dir="1" index="1" bw="59" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten12 (phireg) "/>
</bind>
</comp>

<comp id="128" class="1004" name="indvar_flatten12_phi_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="59" slack="0"/>
<pin id="130" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="1" slack="1"/>
<pin id="132" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="4" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten12/3 "/>
</bind>
</comp>

<comp id="135" class="1005" name="j_116_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="3"/>
<pin id="137" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="j_116 (phireg) "/>
</bind>
</comp>

<comp id="139" class="1004" name="j_116_phi_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="1" slack="3"/>
<pin id="143" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_116/5 "/>
</bind>
</comp>

<comp id="146" class="1005" name="j13_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="3"/>
<pin id="148" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="j13 (phireg) "/>
</bind>
</comp>

<comp id="150" class="1004" name="j13_phi_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="1" slack="3"/>
<pin id="154" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j13/5 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_p_anonymous_namespace_Store_temp_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_275_3_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="0" slack="0"/>
<pin id="159" dir="0" index="1" bw="256" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="256" slack="0"/>
<pin id="161" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/7 "/>
</bind>
</comp>

<comp id="164" class="1004" name="empty_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="cols_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="cols/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="trunc_ln_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="27" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="0" index="2" bw="4" slack="0"/>
<pin id="178" dir="0" index="3" bw="6" slack="0"/>
<pin id="179" dir="1" index="4" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="cast_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="1"/>
<pin id="186" dir="1" index="1" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="cast1_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="27" slack="1"/>
<pin id="189" dir="1" index="1" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast1/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="bound_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="27" slack="0"/>
<pin id="193" dir="1" index="2" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="icmp_ln267_1_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="27" slack="1"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln267_1/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="icmp_ln265_1_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="59" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln265_1/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="select_ln265_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="27" slack="0"/>
<pin id="211" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln265/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="trunc_ln271_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="27" slack="0"/>
<pin id="217" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln271/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="i_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="27" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="add_ln265_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="59" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="1" index="2" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln265/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="icmp_ln267_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="27" slack="0"/>
<pin id="233" dir="0" index="1" bw="27" slack="2"/>
<pin id="234" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln267/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="icmp_ln265_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="59" slack="0"/>
<pin id="238" dir="0" index="1" bw="59" slack="1"/>
<pin id="239" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln265/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="j_2_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="2"/>
<pin id="243" dir="0" index="1" bw="32" slack="0"/>
<pin id="244" dir="0" index="2" bw="32" slack="0"/>
<pin id="245" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_2/5 "/>
</bind>
</comp>

<comp id="249" class="1004" name="trunc_ln265_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln265/5 "/>
</bind>
</comp>

<comp id="253" class="1004" name="j_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/5 "/>
</bind>
</comp>

<comp id="259" class="1004" name="zext_ln271_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="9" slack="0"/>
<pin id="261" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln271/6 "/>
</bind>
</comp>

<comp id="263" class="1007" name="grp_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="9" slack="0"/>
<pin id="265" dir="0" index="1" bw="9" slack="1"/>
<pin id="266" dir="0" index="2" bw="9" slack="0"/>
<pin id="267" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln271/3 add_ln271/5 "/>
</bind>
</comp>

<comp id="271" class="1005" name="rows_read_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="1"/>
<pin id="273" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rows_read "/>
</bind>
</comp>

<comp id="276" class="1005" name="empty_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="9" slack="2"/>
<pin id="278" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="281" class="1005" name="trunc_ln_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="27" slack="1"/>
<pin id="283" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="288" class="1005" name="bound_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="59" slack="1"/>
<pin id="290" dir="1" index="1" bw="59" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="293" class="1005" name="icmp_ln267_1_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="1"/>
<pin id="295" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln267_1 "/>
</bind>
</comp>

<comp id="298" class="1005" name="icmp_ln265_1_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="1"/>
<pin id="300" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln265_1 "/>
</bind>
</comp>

<comp id="302" class="1005" name="trunc_ln271_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="9" slack="1"/>
<pin id="304" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln271 "/>
</bind>
</comp>

<comp id="307" class="1005" name="i_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="27" slack="0"/>
<pin id="309" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="312" class="1005" name="add_ln265_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="59" slack="0"/>
<pin id="314" dir="1" index="1" bw="59" slack="0"/>
</pin_list>
<bind>
<opset="add_ln265 "/>
</bind>
</comp>

<comp id="317" class="1005" name="icmp_ln267_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="0"/>
<pin id="319" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="icmp_ln267 "/>
</bind>
</comp>

<comp id="322" class="1005" name="icmp_ln265_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="1"/>
<pin id="324" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln265 "/>
</bind>
</comp>

<comp id="326" class="1005" name="j_2_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="0"/>
<pin id="328" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="331" class="1005" name="trunc_ln265_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="9" slack="1"/>
<pin id="333" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln265 "/>
</bind>
</comp>

<comp id="336" class="1005" name="j_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="0"/>
<pin id="338" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="10" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="8" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="8" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="56" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="58" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="84" pin="2"/><net_sink comp="96" pin=1"/></net>

<net id="102"><net_src comp="90" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="112"><net_src comp="106" pin="4"/><net_sink comp="103" pin=0"/></net>

<net id="116"><net_src comp="40" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="123"><net_src comp="113" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="127"><net_src comp="42" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="124" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="138"><net_src comp="12" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="145"><net_src comp="135" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="149"><net_src comp="24" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="146" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="162"><net_src comp="66" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="6" pin="0"/><net_sink comp="157" pin=2"/></net>

<net id="167"><net_src comp="78" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="172"><net_src comp="12" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="72" pin="2"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="14" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="168" pin="2"/><net_sink comp="174" pin=1"/></net>

<net id="182"><net_src comp="16" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="183"><net_src comp="18" pin="0"/><net_sink comp="174" pin=3"/></net>

<net id="194"><net_src comp="184" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="187" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="40" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="205"><net_src comp="190" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="42" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="212"><net_src comp="106" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="40" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="214"><net_src comp="117" pin="4"/><net_sink comp="207" pin=2"/></net>

<net id="218"><net_src comp="207" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="223"><net_src comp="207" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="44" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="229"><net_src comp="128" pin="4"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="46" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="235"><net_src comp="219" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="240"><net_src comp="225" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="246"><net_src comp="103" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="139" pin="4"/><net_sink comp="241" pin=1"/></net>

<net id="248"><net_src comp="150" pin="4"/><net_sink comp="241" pin=2"/></net>

<net id="252"><net_src comp="241" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="257"><net_src comp="241" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="12" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="262"><net_src comp="259" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="268"><net_src comp="215" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="249" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="270"><net_src comp="263" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="274"><net_src comp="78" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="279"><net_src comp="164" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="284"><net_src comp="174" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="286"><net_src comp="281" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="287"><net_src comp="281" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="291"><net_src comp="190" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="296"><net_src comp="196" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="301"><net_src comp="201" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="215" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="310"><net_src comp="219" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="315"><net_src comp="225" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="320"><net_src comp="231" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="325"><net_src comp="236" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="241" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="334"><net_src comp="249" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="339"><net_src comp="253" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="139" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: store_temp10 | {7 8 }
 - Input state : 
	Port: (anonymous namespace)Store_temp<ap_int<8>, ap_uint<256>, 5u> : cols_log | {1 }
	Port: (anonymous namespace)Store_temp<ap_int<8>, ap_uint<256>, 5u> : rows | {1 }
	Port: (anonymous namespace)Store_temp<ap_int<8>, ap_uint<256>, 5u> : norm9 | {6 }
  - Chain level:
	State 1
		trunc_ln : 1
	State 2
		bound : 1
		icmp_ln265_1 : 2
		br_ln265 : 3
	State 3
		select_ln265 : 1
		trunc_ln271 : 2
		mul_ln271 : 3
		i : 2
		add_ln265 : 1
		icmp_ln267 : 3
		icmp_ln265 : 2
		br_ln265 : 3
	State 4
	State 5
		j_2 : 1
		trunc_ln265 : 2
		add_ln271 : 3
		j : 2
	State 6
		zext_ln271 : 1
		ram_V_addr : 2
		store_ln271 : 3
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                     Functional Unit                                     |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                         i_fu_219                                        |    0    |    0    |    0    |    34   |
|    add   |                                     add_ln265_fu_225                                    |    0    |    0    |    0    |    66   |
|          |                                         j_fu_253                                        |    0    |    0    |    0    |    39   |
|----------|-----------------------------------------------------------------------------------------|---------|---------|---------|---------|
|    shl   |                                       cols_fu_168                                       |    0    |    0    |    0    |    96   |
|----------|-----------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                   icmp_ln267_1_fu_196                                   |    0    |    0    |    0    |    17   |
|   icmp   |                                   icmp_ln265_1_fu_201                                   |    0    |    0    |    0    |    27   |
|          |                                    icmp_ln267_fu_231                                    |    0    |    0    |    0    |    17   |
|          |                                    icmp_ln265_fu_236                                    |    0    |    0    |    0    |    27   |
|----------|-----------------------------------------------------------------------------------------|---------|---------|---------|---------|
|  select  |                                   select_ln265_fu_207                                   |    0    |    0    |    0    |    27   |
|          |                                        j_2_fu_241                                       |    0    |    0    |    0    |    32   |
|----------|-----------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_p_anonymous_namespace_Store_temp_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_275_3_fu_157 |    0    |  0.427  |    19   |    37   |
|----------|-----------------------------------------------------------------------------------------|---------|---------|---------|---------|
|    mul   |                                       bound_fu_190                                      |    2    |    0    |    0    |    20   |
|----------|-----------------------------------------------------------------------------------------|---------|---------|---------|---------|
|  muladd  |                                        grp_fu_263                                       |    1    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                 cols_log_read_read_fu_72                                |    0    |    0    |    0    |    0    |
|   read   |                                   rows_read_read_fu_78                                  |    0    |    0    |    0    |    0    |
|          |                                   p_Val2_s_read_fu_84                                   |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                       empty_fu_164                                      |    0    |    0    |    0    |    0    |
|   trunc  |                                    trunc_ln271_fu_215                                   |    0    |    0    |    0    |    0    |
|          |                                    trunc_ln265_fu_249                                   |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------------|---------|---------|---------|---------|
|partselect|                                     trunc_ln_fu_174                                     |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                       cast_fu_184                                       |    0    |    0    |    0    |    0    |
|   zext   |                                       cast1_fu_187                                      |    0    |    0    |    0    |    0    |
|          |                                    zext_ln271_fu_259                                    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                                         |    3    |  0.427  |    19   |   439   |
|----------|-----------------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+-----+--------+--------+--------+--------+
|     |  BRAM  |   FF   |   LUT  |  URAM  |
+-----+--------+--------+--------+--------+
|ram_V|    8   |    0   |    0   |    0   |
+-----+--------+--------+--------+--------+
|Total|    8   |    0   |    0   |    0   |
+-----+--------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln265_reg_312   |   59   |
|      bound_reg_288     |   59   |
|      empty_reg_276     |    9   |
|       i14_reg_113      |   27   |
|        i_reg_307       |   27   |
|  icmp_ln265_1_reg_298  |    1   |
|   icmp_ln265_reg_322   |    1   |
|  icmp_ln26715_reg_103  |    1   |
|  icmp_ln267_1_reg_293  |    1   |
|   icmp_ln267_reg_317   |    1   |
|indvar_flatten12_reg_124|   59   |
|       j13_reg_146      |   32   |
|      j_116_reg_135     |   32   |
|       j_2_reg_326      |   32   |
|        j_reg_336       |   32   |
|    rows_read_reg_271   |   32   |
|   trunc_ln265_reg_331  |    9   |
|   trunc_ln271_reg_302  |    9   |
|    trunc_ln_reg_281    |   27   |
+------------------------+--------+
|          Total         |   450  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_263 |  p0  |   2  |   9  |   18   ||    9    |
| grp_fu_263 |  p1  |   2  |   9  |   18   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   36   ||  0.854  ||    18   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    3   |    0   |   19   |   439  |    -   |
|   Memory  |    8   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    0   |    -   |   18   |    -   |
|  Register |    -   |    -   |    -   |   450  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    8   |    3   |    1   |   469  |   457  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
