// Seed: 2328862766
module module_0;
  assign id_1 = 1;
  id_2(
      id_3 | (-1 === id_3), ~1, 1'b0, 1 == id_4, 1'b0
  );
endmodule
module module_1 (
    output supply1 id_0,
    output tri1 id_1,
    output tri1 id_2
);
  wire id_4;
  parameter integer id_5 = -1;
  tri id_6, id_7, id_8, id_9, id_10;
  wire id_11;
  assign id_8 = id_9 === id_5 ? id_8 : id_8 - 1;
  wire id_12;
  assign id_2 = id_7;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
  assign id_4 = id_12;
endmodule
