Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Dec 11 17:54:20 2024
| Host         : DESKTOP-73QN784 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file led_control_system_timing_summary_routed.rpt -pb led_control_system_timing_summary_routed.pb -rpx led_control_system_timing_summary_routed.rpx -warn_on_violation
| Design       : led_control_system
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                       Violations  
---------  ----------------  --------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell       13          
HPDR-1     Warning           Port pin direction inconsistency  4           
TIMING-18  Warning           Missing input or output delay     26          
TIMING-20  Warning           Non-clocked latch                 8           
LATCH-1    Advisory          Existing latches in the design    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (21)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (37)
5. checking no_input_delay (2)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (21)
-------------------------
 There are 13 register/latch pins with no clock driven by root clock pin: als/clk2mhz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: als/cs_int_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (37)
-------------------------------------------------
 There are 37 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.516        0.000                      0                   18        0.187        0.000                      0                   18        4.500        0.000                       0                    27  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.516        0.000                      0                   18        0.187        0.000                      0                   18        4.500        0.000                       0                    27  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.516ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.516ns  (required time - arrival time)
  Source:                 counter_pwm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_old_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.561ns  (logic 1.096ns (42.802%)  route 1.465ns (57.198%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.630     5.232    clk_IBUF_BUFG
    SLICE_X13Y106        FDRE                                         r  counter_pwm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y106        FDRE (Prop_fdre_C_Q)         0.419     5.651 r  counter_pwm_reg[4]/Q
                         net (fo=7, routed)           0.971     6.623    counter_pwm_reg[4]
    SLICE_X12Y107        LUT4 (Prop_lut4_I1_O)        0.297     6.920 r  pwm_old_i_7/O
                         net (fo=1, routed)           0.000     6.920    pwm_old_i_7_n_0
    SLICE_X12Y107        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.300 r  pwm_old_reg_i_1/CO[3]
                         net (fo=2, routed)           0.493     7.793    ltOp
    SLICE_X13Y107        FDRE                                         r  pwm_old_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.507    14.929    clk_IBUF_BUFG
    SLICE_X13Y107        FDRE                                         r  pwm_old_reg_lopt_replica/C
                         clock pessimism              0.277    15.206    
                         clock uncertainty           -0.035    15.171    
    SLICE_X13Y107        FDRE (Setup_fdre_C_D)        0.138    15.309    pwm_old_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.309    
                         arrival time                          -7.793    
  -------------------------------------------------------------------
                         slack                                  7.516    

Slack (MET) :             7.602ns  (required time - arrival time)
  Source:                 counter_pwm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_new_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.190ns  (logic 1.113ns (50.811%)  route 1.077ns (49.189%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.630     5.232    clk_IBUF_BUFG
    SLICE_X13Y106        FDRE                                         r  counter_pwm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y106        FDRE (Prop_fdre_C_Q)         0.456     5.688 r  counter_pwm_reg[3]/Q
                         net (fo=8, routed)           1.077     6.766    als/pwm_new_reg[3]
    SLICE_X12Y106        LUT4 (Prop_lut4_I3_O)        0.124     6.890 r  als/pwm_new_i_8/O
                         net (fo=1, routed)           0.000     6.890    als/pwm_new_i_8_n_0
    SLICE_X12Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.423 r  als/pwm_new_reg_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.423    als_n_10
    SLICE_X12Y106        FDRE                                         r  pwm_new_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.508    14.930    clk_IBUF_BUFG
    SLICE_X12Y106        FDRE                                         r  pwm_new_reg/C
                         clock pessimism              0.280    15.210    
                         clock uncertainty           -0.035    15.175    
    SLICE_X12Y106        FDRE (Setup_fdre_C_D)       -0.150    15.025    pwm_new_reg
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                          -7.423    
  -------------------------------------------------------------------
                         slack                                  7.602    

Slack (MET) :             7.827ns  (required time - arrival time)
  Source:                 counter_pwm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_pwm_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.140ns  (logic 0.839ns (39.199%)  route 1.301ns (60.801%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.630     5.232    clk_IBUF_BUFG
    SLICE_X13Y106        FDRE                                         r  counter_pwm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y106        FDRE (Prop_fdre_C_Q)         0.419     5.651 r  counter_pwm_reg[2]/Q
                         net (fo=9, routed)           0.868     6.520    counter_pwm_reg[2]
    SLICE_X13Y107        LUT6 (Prop_lut6_I4_O)        0.296     6.816 r  counter_pwm[7]_i_2/O
                         net (fo=2, routed)           0.433     7.249    counter_pwm[7]_i_2_n_0
    SLICE_X13Y107        LUT2 (Prop_lut2_I0_O)        0.124     7.373 r  counter_pwm[6]_i_1/O
                         net (fo=1, routed)           0.000     7.373    plusOp[6]
    SLICE_X13Y107        FDRE                                         r  counter_pwm_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.507    14.929    clk_IBUF_BUFG
    SLICE_X13Y107        FDRE                                         r  counter_pwm_reg[6]/C
                         clock pessimism              0.277    15.206    
                         clock uncertainty           -0.035    15.171    
    SLICE_X13Y107        FDRE (Setup_fdre_C_D)        0.029    15.200    counter_pwm_reg[6]
  -------------------------------------------------------------------
                         required time                         15.200    
                         arrival time                          -7.373    
  -------------------------------------------------------------------
                         slack                                  7.827    

Slack (MET) :             7.847ns  (required time - arrival time)
  Source:                 counter_pwm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_pwm_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.166ns  (logic 0.865ns (39.928%)  route 1.301ns (60.072%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.630     5.232    clk_IBUF_BUFG
    SLICE_X13Y106        FDRE                                         r  counter_pwm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y106        FDRE (Prop_fdre_C_Q)         0.419     5.651 r  counter_pwm_reg[2]/Q
                         net (fo=9, routed)           0.868     6.520    counter_pwm_reg[2]
    SLICE_X13Y107        LUT6 (Prop_lut6_I4_O)        0.296     6.816 r  counter_pwm[7]_i_2/O
                         net (fo=2, routed)           0.433     7.249    counter_pwm[7]_i_2_n_0
    SLICE_X13Y107        LUT3 (Prop_lut3_I0_O)        0.150     7.399 r  counter_pwm[7]_i_1/O
                         net (fo=1, routed)           0.000     7.399    plusOp[7]
    SLICE_X13Y107        FDRE                                         r  counter_pwm_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.507    14.929    clk_IBUF_BUFG
    SLICE_X13Y107        FDRE                                         r  counter_pwm_reg[7]/C
                         clock pessimism              0.277    15.206    
                         clock uncertainty           -0.035    15.171    
    SLICE_X13Y107        FDRE (Setup_fdre_C_D)        0.075    15.246    counter_pwm_reg[7]
  -------------------------------------------------------------------
                         required time                         15.246    
                         arrival time                          -7.399    
  -------------------------------------------------------------------
                         slack                                  7.847    

Slack (MET) :             8.057ns  (required time - arrival time)
  Source:                 counter_pwm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_old_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.067ns  (logic 1.096ns (53.013%)  route 0.971ns (46.987%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.630     5.232    clk_IBUF_BUFG
    SLICE_X13Y106        FDRE                                         r  counter_pwm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y106        FDRE (Prop_fdre_C_Q)         0.419     5.651 r  counter_pwm_reg[4]/Q
                         net (fo=7, routed)           0.971     6.623    counter_pwm_reg[4]
    SLICE_X12Y107        LUT4 (Prop_lut4_I1_O)        0.297     6.920 r  pwm_old_i_7/O
                         net (fo=1, routed)           0.000     6.920    pwm_old_i_7_n_0
    SLICE_X12Y107        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.300 r  pwm_old_reg_i_1/CO[3]
                         net (fo=2, routed)           0.000     7.300    ltOp
    SLICE_X12Y107        FDRE                                         r  pwm_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.507    14.929    clk_IBUF_BUFG
    SLICE_X12Y107        FDRE                                         r  pwm_old_reg/C
                         clock pessimism              0.277    15.206    
                         clock uncertainty           -0.035    15.171    
    SLICE_X12Y107        FDRE (Setup_fdre_C_D)        0.186    15.357    pwm_old_reg
  -------------------------------------------------------------------
                         required time                         15.357    
                         arrival time                          -7.300    
  -------------------------------------------------------------------
                         slack                                  8.057    

Slack (MET) :             8.077ns  (required time - arrival time)
  Source:                 als/counter_clk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            als/clk2mhz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.879ns  (logic 0.704ns (37.474%)  route 1.175ns (62.526%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.710     5.312    als/CLK
    SLICE_X82Y112        FDRE                                         r  als/counter_clk_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y112        FDRE (Prop_fdre_C_Q)         0.456     5.768 f  als/counter_clk_reg[2]/Q
                         net (fo=6, routed)           0.720     6.488    als/counter_clk[2]
    SLICE_X83Y112        LUT6 (Prop_lut6_I1_O)        0.124     6.612 r  als/clk2mhz/O
                         net (fo=1, routed)           0.454     7.067    als/clk2mhz__0
    SLICE_X86Y111        LUT2 (Prop_lut2_I0_O)        0.124     7.191 r  als/clk2mhz_i_1/O
                         net (fo=1, routed)           0.000     7.191    als/clk2mhz_i_1_n_0
    SLICE_X86Y111        FDRE                                         r  als/clk2mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.593    15.015    als/CLK
    SLICE_X86Y111        FDRE                                         r  als/clk2mhz_reg/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X86Y111        FDRE (Setup_fdre_C_D)        0.029    15.268    als/clk2mhz_reg
  -------------------------------------------------------------------
                         required time                         15.268    
                         arrival time                          -7.191    
  -------------------------------------------------------------------
                         slack                                  8.077    

Slack (MET) :             8.223ns  (required time - arrival time)
  Source:                 als/counter_clk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            als/counter_clk_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.771ns  (logic 0.580ns (32.758%)  route 1.191ns (67.242%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.710     5.312    als/CLK
    SLICE_X82Y112        FDRE                                         r  als/counter_clk_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y112        FDRE (Prop_fdre_C_Q)         0.456     5.768 r  als/counter_clk_reg[2]/Q
                         net (fo=6, routed)           1.191     6.959    als/counter_clk[2]
    SLICE_X82Y112        LUT3 (Prop_lut3_I1_O)        0.124     7.083 r  als/counter_clk[2]_i_1/O
                         net (fo=1, routed)           0.000     7.083    als/counter_clk_0[2]
    SLICE_X82Y112        FDRE                                         r  als/counter_clk_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.590    15.012    als/CLK
    SLICE_X82Y112        FDRE                                         r  als/counter_clk_reg[2]/C
                         clock pessimism              0.300    15.312    
                         clock uncertainty           -0.035    15.277    
    SLICE_X82Y112        FDRE (Setup_fdre_C_D)        0.029    15.306    als/counter_clk_reg[2]
  -------------------------------------------------------------------
                         required time                         15.306    
                         arrival time                          -7.083    
  -------------------------------------------------------------------
                         slack                                  8.223    

Slack (MET) :             8.234ns  (required time - arrival time)
  Source:                 als/counter_clk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            als/counter_clk_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.805ns  (logic 0.744ns (41.215%)  route 1.061ns (58.785%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.710     5.312    als/CLK
    SLICE_X82Y112        FDRE                                         r  als/counter_clk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y112        FDRE (Prop_fdre_C_Q)         0.419     5.731 r  als/counter_clk_reg[3]/Q
                         net (fo=5, routed)           1.061     6.792    als/counter_clk[3]
    SLICE_X82Y112        LUT4 (Prop_lut4_I0_O)        0.325     7.117 r  als/counter_clk[3]_i_1/O
                         net (fo=1, routed)           0.000     7.117    als/counter_clk_0[3]
    SLICE_X82Y112        FDRE                                         r  als/counter_clk_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.590    15.012    als/CLK
    SLICE_X82Y112        FDRE                                         r  als/counter_clk_reg[3]/C
                         clock pessimism              0.300    15.312    
                         clock uncertainty           -0.035    15.277    
    SLICE_X82Y112        FDRE (Setup_fdre_C_D)        0.075    15.352    als/counter_clk_reg[3]
  -------------------------------------------------------------------
                         required time                         15.352    
                         arrival time                          -7.117    
  -------------------------------------------------------------------
                         slack                                  8.234    

Slack (MET) :             8.328ns  (required time - arrival time)
  Source:                 als/counter_clk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            als/counter_clk_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.646ns  (logic 0.718ns (43.631%)  route 0.928ns (56.369%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.710     5.312    als/CLK
    SLICE_X82Y112        FDRE                                         r  als/counter_clk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y112        FDRE (Prop_fdre_C_Q)         0.419     5.731 r  als/counter_clk_reg[3]/Q
                         net (fo=5, routed)           0.928     6.659    als/counter_clk[3]
    SLICE_X83Y112        LUT6 (Prop_lut6_I2_O)        0.299     6.958 r  als/counter_clk[1]_i_1/O
                         net (fo=1, routed)           0.000     6.958    als/counter_clk_0[1]
    SLICE_X83Y112        FDRE                                         r  als/counter_clk_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.590    15.012    als/CLK
    SLICE_X83Y112        FDRE                                         r  als/counter_clk_reg[1]/C
                         clock pessimism              0.278    15.290    
                         clock uncertainty           -0.035    15.255    
    SLICE_X83Y112        FDRE (Setup_fdre_C_D)        0.031    15.286    als/counter_clk_reg[1]
  -------------------------------------------------------------------
                         required time                         15.286    
                         arrival time                          -6.958    
  -------------------------------------------------------------------
                         slack                                  8.328    

Slack (MET) :             8.362ns  (required time - arrival time)
  Source:                 als/counter_clk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            als/counter_clk_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.612ns  (logic 0.718ns (44.545%)  route 0.894ns (55.455%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.710     5.312    als/CLK
    SLICE_X82Y112        FDRE                                         r  als/counter_clk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y112        FDRE (Prop_fdre_C_Q)         0.419     5.731 r  als/counter_clk_reg[3]/Q
                         net (fo=5, routed)           0.894     6.625    als/counter_clk[3]
    SLICE_X83Y112        LUT6 (Prop_lut6_I2_O)        0.299     6.924 r  als/counter_clk[5]_i_1/O
                         net (fo=1, routed)           0.000     6.924    als/counter_clk_0[5]
    SLICE_X83Y112        FDRE                                         r  als/counter_clk_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.590    15.012    als/CLK
    SLICE_X83Y112        FDRE                                         r  als/counter_clk_reg[5]/C
                         clock pessimism              0.278    15.290    
                         clock uncertainty           -0.035    15.255    
    SLICE_X83Y112        FDRE (Setup_fdre_C_D)        0.031    15.286    als/counter_clk_reg[5]
  -------------------------------------------------------------------
                         required time                         15.286    
                         arrival time                          -6.924    
  -------------------------------------------------------------------
                         slack                                  8.362    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 als/counter_clk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            als/counter_clk_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.186ns (63.601%)  route 0.106ns (36.399%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.597     1.516    als/CLK
    SLICE_X82Y112        FDRE                                         r  als/counter_clk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y112        FDRE (Prop_fdre_C_Q)         0.141     1.657 r  als/counter_clk_reg[0]/Q
                         net (fo=7, routed)           0.106     1.764    als/counter_clk[0]
    SLICE_X83Y112        LUT6 (Prop_lut6_I5_O)        0.045     1.809 r  als/counter_clk[1]_i_1/O
                         net (fo=1, routed)           0.000     1.809    als/counter_clk_0[1]
    SLICE_X83Y112        FDRE                                         r  als/counter_clk_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.868     2.033    als/CLK
    SLICE_X83Y112        FDRE                                         r  als/counter_clk_reg[1]/C
                         clock pessimism             -0.503     1.529    
    SLICE_X83Y112        FDRE (Hold_fdre_C_D)         0.092     1.621    als/counter_clk_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 als/counter_clk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            als/counter_clk_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.640%)  route 0.131ns (41.360%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.597     1.516    als/CLK
    SLICE_X82Y112        FDRE                                         r  als/counter_clk_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y112        FDRE (Prop_fdre_C_Q)         0.141     1.657 r  als/counter_clk_reg[2]/Q
                         net (fo=6, routed)           0.131     1.789    als/counter_clk[2]
    SLICE_X83Y112        LUT6 (Prop_lut6_I4_O)        0.045     1.834 r  als/counter_clk[4]_i_1/O
                         net (fo=1, routed)           0.000     1.834    als/counter_clk_0[4]
    SLICE_X83Y112        FDRE                                         r  als/counter_clk_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.868     2.033    als/CLK
    SLICE_X83Y112        FDRE                                         r  als/counter_clk_reg[4]/C
                         clock pessimism             -0.503     1.529    
    SLICE_X83Y112        FDRE (Hold_fdre_C_D)         0.091     1.620    als/counter_clk_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 als/counter_clk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            als/counter_clk_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.456%)  route 0.132ns (41.544%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.597     1.516    als/CLK
    SLICE_X82Y112        FDRE                                         r  als/counter_clk_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y112        FDRE (Prop_fdre_C_Q)         0.141     1.657 r  als/counter_clk_reg[2]/Q
                         net (fo=6, routed)           0.132     1.790    als/counter_clk[2]
    SLICE_X83Y112        LUT6 (Prop_lut6_I4_O)        0.045     1.835 r  als/counter_clk[5]_i_1/O
                         net (fo=1, routed)           0.000     1.835    als/counter_clk_0[5]
    SLICE_X83Y112        FDRE                                         r  als/counter_clk_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.868     2.033    als/CLK
    SLICE_X83Y112        FDRE                                         r  als/counter_clk_reg[5]/C
                         clock pessimism             -0.503     1.529    
    SLICE_X83Y112        FDRE (Hold_fdre_C_D)         0.092     1.621    als/counter_clk_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 counter_pwm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_pwm_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.568     1.487    clk_IBUF_BUFG
    SLICE_X13Y107        FDRE                                         r  counter_pwm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y107        FDRE (Prop_fdre_C_Q)         0.141     1.628 r  counter_pwm_reg[6]/Q
                         net (fo=6, routed)           0.179     1.808    counter_pwm_reg[6]
    SLICE_X13Y107        LUT3 (Prop_lut3_I1_O)        0.042     1.850 r  counter_pwm[7]_i_1/O
                         net (fo=1, routed)           0.000     1.850    plusOp[7]
    SLICE_X13Y107        FDRE                                         r  counter_pwm_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.839     2.004    clk_IBUF_BUFG
    SLICE_X13Y107        FDRE                                         r  counter_pwm_reg[7]/C
                         clock pessimism             -0.516     1.487    
    SLICE_X13Y107        FDRE (Hold_fdre_C_D)         0.107     1.594    counter_pwm_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 als/counter_clk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            als/counter_clk_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.189ns (48.299%)  route 0.202ns (51.701%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.597     1.516    als/CLK
    SLICE_X83Y112        FDRE                                         r  als/counter_clk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y112        FDRE (Prop_fdre_C_Q)         0.141     1.657 r  als/counter_clk_reg[1]/Q
                         net (fo=6, routed)           0.202     1.860    als/counter_clk[1]
    SLICE_X82Y112        LUT4 (Prop_lut4_I1_O)        0.048     1.908 r  als/counter_clk[3]_i_1/O
                         net (fo=1, routed)           0.000     1.908    als/counter_clk_0[3]
    SLICE_X82Y112        FDRE                                         r  als/counter_clk_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.868     2.033    als/CLK
    SLICE_X82Y112        FDRE                                         r  als/counter_clk_reg[3]/C
                         clock pessimism             -0.503     1.529    
    SLICE_X82Y112        FDRE (Hold_fdre_C_D)         0.107     1.636    als/counter_clk_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 counter_pwm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_pwm_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.232ns (61.314%)  route 0.146ns (38.686%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.569     1.488    clk_IBUF_BUFG
    SLICE_X13Y106        FDRE                                         r  counter_pwm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y106        FDRE (Prop_fdre_C_Q)         0.128     1.616 r  counter_pwm_reg[2]/Q
                         net (fo=9, routed)           0.146     1.763    counter_pwm_reg[2]
    SLICE_X13Y106        LUT5 (Prop_lut5_I0_O)        0.104     1.867 r  counter_pwm[4]_i_1/O
                         net (fo=1, routed)           0.000     1.867    plusOp[4]
    SLICE_X13Y106        FDRE                                         r  counter_pwm_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.840     2.005    clk_IBUF_BUFG
    SLICE_X13Y106        FDRE                                         r  counter_pwm_reg[4]/C
                         clock pessimism             -0.516     1.488    
    SLICE_X13Y106        FDRE (Hold_fdre_C_D)         0.107     1.595    counter_pwm_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 counter_pwm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_pwm_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.568     1.487    clk_IBUF_BUFG
    SLICE_X13Y107        FDRE                                         r  counter_pwm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y107        FDRE (Prop_fdre_C_Q)         0.141     1.628 r  counter_pwm_reg[6]/Q
                         net (fo=6, routed)           0.179     1.808    counter_pwm_reg[6]
    SLICE_X13Y107        LUT2 (Prop_lut2_I1_O)        0.045     1.853 r  counter_pwm[6]_i_1/O
                         net (fo=1, routed)           0.000     1.853    plusOp[6]
    SLICE_X13Y107        FDRE                                         r  counter_pwm_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.839     2.004    clk_IBUF_BUFG
    SLICE_X13Y107        FDRE                                         r  counter_pwm_reg[6]/C
                         clock pessimism             -0.516     1.487    
    SLICE_X13Y107        FDRE (Hold_fdre_C_D)         0.091     1.578    counter_pwm_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 counter_pwm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_old_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.274ns (60.860%)  route 0.176ns (39.140%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.569     1.488    clk_IBUF_BUFG
    SLICE_X13Y106        FDRE                                         r  counter_pwm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y106        FDRE (Prop_fdre_C_Q)         0.141     1.629 f  counter_pwm_reg[5]/Q
                         net (fo=6, routed)           0.176     1.806    counter_pwm_reg[5]
    SLICE_X12Y107        LUT4 (Prop_lut4_I2_O)        0.049     1.855 r  pwm_old_i_3/O
                         net (fo=1, routed)           0.000     1.855    pwm_old_i_3_n_0
    SLICE_X12Y107        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084     1.939 r  pwm_old_reg_i_1/CO[3]
                         net (fo=2, routed)           0.000     1.939    ltOp
    SLICE_X12Y107        FDRE                                         r  pwm_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.839     2.004    clk_IBUF_BUFG
    SLICE_X12Y107        FDRE                                         r  pwm_old_reg/C
                         clock pessimism             -0.500     1.503    
    SLICE_X12Y107        FDRE (Hold_fdre_C_D)         0.159     1.662    pwm_old_reg
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 counter_pwm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_pwm_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.226ns (60.691%)  route 0.146ns (39.309%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.569     1.488    clk_IBUF_BUFG
    SLICE_X13Y106        FDRE                                         r  counter_pwm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y106        FDRE (Prop_fdre_C_Q)         0.128     1.616 r  counter_pwm_reg[2]/Q
                         net (fo=9, routed)           0.146     1.763    counter_pwm_reg[2]
    SLICE_X13Y106        LUT4 (Prop_lut4_I2_O)        0.098     1.861 r  counter_pwm[3]_i_1/O
                         net (fo=1, routed)           0.000     1.861    plusOp[3]
    SLICE_X13Y106        FDRE                                         r  counter_pwm_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.840     2.005    clk_IBUF_BUFG
    SLICE_X13Y106        FDRE                                         r  counter_pwm_reg[3]/C
                         clock pessimism             -0.516     1.488    
    SLICE_X13Y106        FDRE (Hold_fdre_C_D)         0.092     1.580    counter_pwm_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 counter_pwm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_pwm_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.226ns (60.691%)  route 0.146ns (39.309%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.569     1.488    clk_IBUF_BUFG
    SLICE_X13Y106        FDRE                                         r  counter_pwm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y106        FDRE (Prop_fdre_C_Q)         0.128     1.616 r  counter_pwm_reg[2]/Q
                         net (fo=9, routed)           0.146     1.763    counter_pwm_reg[2]
    SLICE_X13Y106        LUT6 (Prop_lut6_I3_O)        0.098     1.861 r  counter_pwm[5]_i_1/O
                         net (fo=1, routed)           0.000     1.861    plusOp[5]
    SLICE_X13Y106        FDRE                                         r  counter_pwm_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.840     2.005    clk_IBUF_BUFG
    SLICE_X13Y106        FDRE                                         r  counter_pwm_reg[5]/C
                         clock pessimism             -0.516     1.488    
    SLICE_X13Y106        FDRE (Hold_fdre_C_D)         0.092     1.580    counter_pwm_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y106   counter_pwm_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y106   counter_pwm_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y106   counter_pwm_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y106   counter_pwm_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y106   counter_pwm_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y106   counter_pwm_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y107   counter_pwm_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y107   counter_pwm_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y108   old_als_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y106   counter_pwm_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y106   counter_pwm_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y106   counter_pwm_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y106   counter_pwm_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y106   counter_pwm_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y106   counter_pwm_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y106   counter_pwm_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y106   counter_pwm_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y106   counter_pwm_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y106   counter_pwm_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y106   counter_pwm_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y106   counter_pwm_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y106   counter_pwm_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y106   counter_pwm_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y106   counter_pwm_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y106   counter_pwm_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y106   counter_pwm_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y106   counter_pwm_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y106   counter_pwm_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y106   counter_pwm_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 als/senz_data_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.446ns  (logic 4.180ns (44.254%)  route 5.266ns (55.746%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        LDCE                         0.000     0.000 r  als/senz_data_reg[7]/G
    SLICE_X88Y106        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  als/senz_data_reg[7]/Q
                         net (fo=4, routed)           5.266     5.891    led_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.555     9.446 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.446    led[7]
    U16                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 als/senz_data_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.137ns  (logic 4.111ns (44.989%)  route 5.027ns (55.011%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y107        LDCE                         0.000     0.000 r  als/senz_data_reg[5]/G
    SLICE_X86Y107        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  als/senz_data_reg[5]/Q
                         net (fo=4, routed)           5.027     5.586    led_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.552     9.137 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.137    led[5]
    V17                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 als/senz_data_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.121ns  (logic 4.114ns (45.104%)  route 5.007ns (54.896%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y109        LDCE                         0.000     0.000 r  als/senz_data_reg[6]/G
    SLICE_X85Y109        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  als/senz_data_reg[6]/Q
                         net (fo=4, routed)           5.007     5.566    led_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.555     9.121 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.121    led[6]
    U17                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 als/senz_data_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.842ns  (logic 4.110ns (46.476%)  route 4.733ns (53.524%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y107        LDCE                         0.000     0.000 r  als/senz_data_reg[3]/G
    SLICE_X86Y107        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  als/senz_data_reg[3]/Q
                         net (fo=4, routed)           4.733     5.292    led_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551     8.842 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.842    led[3]
    N14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 als/senz_data_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.820ns  (logic 4.111ns (46.608%)  route 4.709ns (53.392%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y108        LDCE                         0.000     0.000 r  als/senz_data_reg[4]/G
    SLICE_X87Y108        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  als/senz_data_reg[4]/Q
                         net (fo=4, routed)           4.709     5.268    led_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.552     8.820 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.820    led[4]
    R18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 als/senz_data_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.470ns  (logic 4.079ns (48.163%)  route 4.391ns (51.837%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y109        LDCE                         0.000     0.000 r  als/senz_data_reg[0]/G
    SLICE_X87Y109        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  als/senz_data_reg[0]/Q
                         net (fo=4, routed)           4.391     4.950    led_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520     8.470 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.470    led[0]
    H17                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 als/senz_data_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.407ns  (logic 4.160ns (49.487%)  route 4.247ns (50.513%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        LDCE                         0.000     0.000 r  als/senz_data_reg[1]/G
    SLICE_X88Y106        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  als/senz_data_reg[1]/Q
                         net (fo=4, routed)           4.247     4.872    led_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535     8.407 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.407    led[1]
    K15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 als/senz_data_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.399ns  (logic 4.112ns (48.953%)  route 4.288ns (51.047%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y108        LDCE                         0.000     0.000 r  als/senz_data_reg[2]/G
    SLICE_X87Y108        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  als/senz_data_reg[2]/Q
                         net (fo=4, routed)           4.288     4.847    led_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553     8.399 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.399    led[2]
    J13                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 als/cs_int_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            cs
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.938ns  (logic 3.971ns (66.876%)  route 1.967ns (33.124%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y109        FDRE                         0.000     0.000 r  als/cs_int_reg/C
    SLICE_X89Y109        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  als/cs_int_reg/Q
                         net (fo=20, routed)          1.967     2.423    cs_OBUF
    K1                   OBUF (Prop_obuf_I_O)         3.515     5.938 r  cs_OBUF_inst/O
                         net (fo=0)                   0.000     5.938    cs
    K1                                                                r  cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdo
                            (input port)
  Destination:            als/data_als_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.884ns  (logic 1.460ns (50.638%)  route 1.423ns (49.362%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  sdo (IN)
                         net (fo=0)                   0.000     0.000    sdo
    J2                   IBUF (Prop_ibuf_I_O)         1.460     1.460 r  sdo_IBUF_inst/O
                         net (fo=8, routed)           1.423     2.884    als/D[0]
    SLICE_X88Y110        FDRE                                         r  als/data_als_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 als/data_als_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            als/senz_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y110        FDRE                         0.000     0.000 r  als/data_als_reg[4]/C
    SLICE_X88Y110        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  als/data_als_reg[4]/Q
                         net (fo=1, routed)           0.099     0.263    als/data_als[4]
    SLICE_X87Y109        LDCE                                         r  als/senz_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 als/data_als_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            als/senz_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.164ns (53.051%)  route 0.145ns (46.949%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y107        FDRE                         0.000     0.000 r  als/data_als_reg[11]/C
    SLICE_X88Y107        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  als/data_als_reg[11]/Q
                         net (fo=1, routed)           0.145     0.309    als/data_als[11]
    SLICE_X88Y106        LDCE                                         r  als/senz_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 als/data_als_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            als/senz_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.141ns (44.960%)  route 0.173ns (55.040%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y109        FDRE                         0.000     0.000 r  als/data_als_reg[10]/C
    SLICE_X86Y109        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  als/data_als_reg[10]/Q
                         net (fo=1, routed)           0.173     0.314    als/data_als[10]
    SLICE_X85Y109        LDCE                                         r  als/senz_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 als/data_als_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            als/senz_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.141ns (44.461%)  route 0.176ns (55.539%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y107        FDRE                         0.000     0.000 r  als/data_als_reg[7]/C
    SLICE_X87Y107        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  als/data_als_reg[7]/Q
                         net (fo=1, routed)           0.176     0.317    als/data_als[7]
    SLICE_X86Y107        LDCE                                         r  als/senz_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 als/data_als_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            als/senz_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.164ns (51.712%)  route 0.153ns (48.288%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y108        FDRE                         0.000     0.000 r  als/data_als_reg[6]/C
    SLICE_X88Y108        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  als/data_als_reg[6]/Q
                         net (fo=1, routed)           0.153     0.317    als/data_als[6]
    SLICE_X87Y108        LDCE                                         r  als/senz_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 als/data_als_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            als/senz_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.141ns (44.428%)  route 0.176ns (55.572%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y110        FDRE                         0.000     0.000 r  als/data_als_reg[5]/C
    SLICE_X89Y110        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  als/data_als_reg[5]/Q
                         net (fo=1, routed)           0.176     0.317    als/data_als[5]
    SLICE_X88Y106        LDCE                                         r  als/senz_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 als/data_als_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            als/senz_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.141ns (44.079%)  route 0.179ns (55.921%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y108        FDRE                         0.000     0.000 r  als/data_als_reg[8]/C
    SLICE_X89Y108        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  als/data_als_reg[8]/Q
                         net (fo=1, routed)           0.179     0.320    als/data_als[8]
    SLICE_X87Y108        LDCE                                         r  als/senz_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 als/data_als_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            als/senz_data_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.141ns (43.924%)  route 0.180ns (56.076%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y108        FDRE                         0.000     0.000 r  als/data_als_reg[9]/C
    SLICE_X86Y108        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  als/data_als_reg[9]/Q
                         net (fo=1, routed)           0.180     0.321    als/data_als[9]
    SLICE_X86Y107        LDCE                                         r  als/senz_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 als/biti_cititi_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            als/cs_int_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.209ns (59.939%)  route 0.140ns (40.061%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y109        FDRE                         0.000     0.000 r  als/biti_cititi_reg[0]/C
    SLICE_X88Y109        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  als/biti_cititi_reg[0]/Q
                         net (fo=14, routed)          0.140     0.304    als/biti_cititi_reg[0]
    SLICE_X89Y109        LUT5 (Prop_lut5_I2_O)        0.045     0.349 r  als/cs_int_i_1/O
                         net (fo=1, routed)           0.000     0.349    als/cs_int_i_1_n_0
    SLICE_X89Y109        FDRE                                         r  als/cs_int_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 als/biti_cititi_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            als/biti_cititi_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.209ns (51.526%)  route 0.197ns (48.474%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y109        FDRE                         0.000     0.000 r  als/biti_cititi_reg[2]/C
    SLICE_X88Y109        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  als/biti_cititi_reg[2]/Q
                         net (fo=12, routed)          0.197     0.361    als/biti_cititi_reg[2]
    SLICE_X88Y109        LUT3 (Prop_lut3_I0_O)        0.045     0.406 r  als/biti_cititi[2]_i_1/O
                         net (fo=1, routed)           0.000     0.406    als/p_0_in[2]
    SLICE_X88Y109        FDRE                                         r  als/biti_cititi_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pwm_old_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.676ns  (logic 4.010ns (52.245%)  route 3.665ns (47.755%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.629     5.231    clk_IBUF_BUFG
    SLICE_X13Y107        FDRE                                         r  pwm_old_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y107        FDRE (Prop_fdre_C_Q)         0.456     5.687 r  pwm_old_reg_lopt_replica/Q
                         net (fo=1, routed)           3.665     9.353    pwm_old_reg_lopt_replica_1
    V14                  OBUF (Prop_obuf_I_O)         3.554    12.907 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.907    led[13]
    V14                                                               r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_old_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.176ns  (logic 4.033ns (56.207%)  route 3.143ns (43.793%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.629     5.231    clk_IBUF_BUFG
    SLICE_X12Y107        FDRE                                         r  pwm_old_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y107        FDRE (Prop_fdre_C_Q)         0.518     5.749 r  pwm_old_reg/Q
                         net (fo=1, routed)           3.143     8.892    pwm_out_OBUF
    H4                   OBUF (Prop_obuf_I_O)         3.515    12.407 r  pwm_out_OBUF_inst/O
                         net (fo=0)                   0.000    12.407    pwm_out
    H4                                                                r  pwm_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_new_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.075ns  (logic 4.049ns (57.232%)  route 3.026ns (42.768%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.630     5.232    clk_IBUF_BUFG
    SLICE_X12Y106        FDRE                                         r  pwm_new_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y106        FDRE (Prop_fdre_C_Q)         0.518     5.750 r  pwm_new_reg/Q
                         net (fo=1, routed)           3.026     8.776    led_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         3.531    12.308 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.308    led[11]
    T16                                                               r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 als/clk2mhz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sck
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.013ns  (logic 3.998ns (66.491%)  route 2.015ns (33.509%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.713     5.315    als/CLK
    SLICE_X86Y111        FDRE                                         r  als/clk2mhz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y111        FDRE (Prop_fdre_C_Q)         0.456     5.771 r  als/clk2mhz_reg/Q
                         net (fo=15, routed)          2.015     7.786    sck_OBUF
    G6                   OBUF (Prop_obuf_I_O)         3.542    11.328 r  sck_OBUF_inst/O
                         net (fo=0)                   0.000    11.328    sck
    G6                                                                r  sck (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 als/clk2mhz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sck
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.897ns  (logic 1.384ns (72.961%)  route 0.513ns (27.039%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.599     1.518    als/CLK
    SLICE_X86Y111        FDRE                                         r  als/clk2mhz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y111        FDRE (Prop_fdre_C_Q)         0.141     1.659 r  als/clk2mhz_reg/Q
                         net (fo=15, routed)          0.513     2.172    sck_OBUF
    G6                   OBUF (Prop_obuf_I_O)         1.243     3.415 r  sck_OBUF_inst/O
                         net (fo=0)                   0.000     3.415    sck
    G6                                                                r  sck (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_new_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.369ns  (logic 1.396ns (58.934%)  route 0.973ns (41.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.569     1.488    clk_IBUF_BUFG
    SLICE_X12Y106        FDRE                                         r  pwm_new_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y106        FDRE (Prop_fdre_C_Q)         0.164     1.652 r  pwm_new_reg/Q
                         net (fo=1, routed)           0.973     2.625    led_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.232     3.858 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.858    led[11]
    T16                                                               r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_old_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.372ns  (logic 1.380ns (58.197%)  route 0.992ns (41.803%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.568     1.487    clk_IBUF_BUFG
    SLICE_X12Y107        FDRE                                         r  pwm_old_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y107        FDRE (Prop_fdre_C_Q)         0.164     1.651 r  pwm_old_reg/Q
                         net (fo=1, routed)           0.992     2.643    pwm_out_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.216     3.860 r  pwm_out_OBUF_inst/O
                         net (fo=0)                   0.000     3.860    pwm_out
    H4                                                                r  pwm_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_old_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.661ns  (logic 1.396ns (52.448%)  route 1.265ns (47.552%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.568     1.487    clk_IBUF_BUFG
    SLICE_X13Y107        FDRE                                         r  pwm_old_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y107        FDRE (Prop_fdre_C_Q)         0.141     1.628 r  pwm_old_reg_lopt_replica/Q
                         net (fo=1, routed)           1.265     2.894    pwm_old_reg_lopt_replica_1
    V14                  OBUF (Prop_obuf_I_O)         1.255     4.149 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     4.149    led[13]
    V14                                                               r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 als/senz_data_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            pwm_new_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.611ns  (logic 1.216ns (26.372%)  route 3.395ns (73.628%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y108        LDCE                         0.000     0.000 r  als/senz_data_reg[2]/G
    SLICE_X87Y108        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  als/senz_data_reg[2]/Q
                         net (fo=4, routed)           3.395     3.954    als/Q[2]
    SLICE_X12Y106        LUT4 (Prop_lut4_I0_O)        0.124     4.078 r  als/pwm_new_i_8/O
                         net (fo=1, routed)           0.000     4.078    als/pwm_new_i_8_n_0
    SLICE_X12Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.611 r  als/pwm_new_reg_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.611    als_n_10
    SLICE_X12Y106        FDRE                                         r  pwm_new_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.508     4.930    clk_IBUF_BUFG
    SLICE_X12Y106        FDRE                                         r  pwm_new_reg/C

Slack:                    inf
  Source:                 JA[7]
                            (input port)
  Destination:            old_als_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.864ns  (logic 1.613ns (41.740%)  route 2.251ns (58.260%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G18                                               0.000     0.000 f  JA[7] (INOUT)
                         net (fo=0)                   0.000     0.000    JA[7]
    G18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  JA_IBUF[7]_inst/O
                         net (fo=1, routed)           1.502     2.991    JA_IBUF[7]
    SLICE_X10Y108        LUT1 (Prop_lut1_I0_O)        0.124     3.115 r  old_als_data[7]_i_1/O
                         net (fo=8, routed)           0.749     3.864    old_als_data[7]_i_1_n_0
    SLICE_X13Y108        FDRE                                         r  old_als_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.507     4.929    clk_IBUF_BUFG
    SLICE_X13Y108        FDRE                                         r  old_als_data_reg[0]/C

Slack:                    inf
  Source:                 JA[7]
                            (input port)
  Destination:            old_als_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.864ns  (logic 1.613ns (41.740%)  route 2.251ns (58.260%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G18                                               0.000     0.000 f  JA[7] (INOUT)
                         net (fo=0)                   0.000     0.000    JA[7]
    G18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  JA_IBUF[7]_inst/O
                         net (fo=1, routed)           1.502     2.991    JA_IBUF[7]
    SLICE_X10Y108        LUT1 (Prop_lut1_I0_O)        0.124     3.115 r  old_als_data[7]_i_1/O
                         net (fo=8, routed)           0.749     3.864    old_als_data[7]_i_1_n_0
    SLICE_X13Y108        FDRE                                         r  old_als_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.507     4.929    clk_IBUF_BUFG
    SLICE_X13Y108        FDRE                                         r  old_als_data_reg[1]/C

Slack:                    inf
  Source:                 JA[7]
                            (input port)
  Destination:            old_als_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.864ns  (logic 1.613ns (41.740%)  route 2.251ns (58.260%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G18                                               0.000     0.000 f  JA[7] (INOUT)
                         net (fo=0)                   0.000     0.000    JA[7]
    G18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  JA_IBUF[7]_inst/O
                         net (fo=1, routed)           1.502     2.991    JA_IBUF[7]
    SLICE_X10Y108        LUT1 (Prop_lut1_I0_O)        0.124     3.115 r  old_als_data[7]_i_1/O
                         net (fo=8, routed)           0.749     3.864    old_als_data[7]_i_1_n_0
    SLICE_X13Y108        FDRE                                         r  old_als_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.507     4.929    clk_IBUF_BUFG
    SLICE_X13Y108        FDRE                                         r  old_als_data_reg[2]/C

Slack:                    inf
  Source:                 JA[7]
                            (input port)
  Destination:            old_als_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.864ns  (logic 1.613ns (41.740%)  route 2.251ns (58.260%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G18                                               0.000     0.000 f  JA[7] (INOUT)
                         net (fo=0)                   0.000     0.000    JA[7]
    G18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  JA_IBUF[7]_inst/O
                         net (fo=1, routed)           1.502     2.991    JA_IBUF[7]
    SLICE_X10Y108        LUT1 (Prop_lut1_I0_O)        0.124     3.115 r  old_als_data[7]_i_1/O
                         net (fo=8, routed)           0.749     3.864    old_als_data[7]_i_1_n_0
    SLICE_X13Y108        FDRE                                         r  old_als_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.507     4.929    clk_IBUF_BUFG
    SLICE_X13Y108        FDRE                                         r  old_als_data_reg[3]/C

Slack:                    inf
  Source:                 JA[7]
                            (input port)
  Destination:            old_als_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.674ns  (logic 1.613ns (43.890%)  route 2.062ns (56.110%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G18                                               0.000     0.000 f  JA[7] (INOUT)
                         net (fo=0)                   0.000     0.000    JA[7]
    G18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  JA_IBUF[7]_inst/O
                         net (fo=1, routed)           1.502     2.991    JA_IBUF[7]
    SLICE_X10Y108        LUT1 (Prop_lut1_I0_O)        0.124     3.115 r  old_als_data[7]_i_1/O
                         net (fo=8, routed)           0.559     3.674    old_als_data[7]_i_1_n_0
    SLICE_X12Y108        FDRE                                         r  old_als_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.507     4.929    clk_IBUF_BUFG
    SLICE_X12Y108        FDRE                                         r  old_als_data_reg[4]/C

Slack:                    inf
  Source:                 JA[7]
                            (input port)
  Destination:            old_als_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.674ns  (logic 1.613ns (43.890%)  route 2.062ns (56.110%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G18                                               0.000     0.000 f  JA[7] (INOUT)
                         net (fo=0)                   0.000     0.000    JA[7]
    G18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  JA_IBUF[7]_inst/O
                         net (fo=1, routed)           1.502     2.991    JA_IBUF[7]
    SLICE_X10Y108        LUT1 (Prop_lut1_I0_O)        0.124     3.115 r  old_als_data[7]_i_1/O
                         net (fo=8, routed)           0.559     3.674    old_als_data[7]_i_1_n_0
    SLICE_X12Y108        FDRE                                         r  old_als_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.507     4.929    clk_IBUF_BUFG
    SLICE_X12Y108        FDRE                                         r  old_als_data_reg[5]/C

Slack:                    inf
  Source:                 JA[7]
                            (input port)
  Destination:            old_als_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.674ns  (logic 1.613ns (43.890%)  route 2.062ns (56.110%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G18                                               0.000     0.000 f  JA[7] (INOUT)
                         net (fo=0)                   0.000     0.000    JA[7]
    G18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  JA_IBUF[7]_inst/O
                         net (fo=1, routed)           1.502     2.991    JA_IBUF[7]
    SLICE_X10Y108        LUT1 (Prop_lut1_I0_O)        0.124     3.115 r  old_als_data[7]_i_1/O
                         net (fo=8, routed)           0.559     3.674    old_als_data[7]_i_1_n_0
    SLICE_X12Y108        FDRE                                         r  old_als_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.507     4.929    clk_IBUF_BUFG
    SLICE_X12Y108        FDRE                                         r  old_als_data_reg[6]/C

Slack:                    inf
  Source:                 JA[7]
                            (input port)
  Destination:            old_als_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.674ns  (logic 1.613ns (43.890%)  route 2.062ns (56.110%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G18                                               0.000     0.000 f  JA[7] (INOUT)
                         net (fo=0)                   0.000     0.000    JA[7]
    G18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  JA_IBUF[7]_inst/O
                         net (fo=1, routed)           1.502     2.991    JA_IBUF[7]
    SLICE_X10Y108        LUT1 (Prop_lut1_I0_O)        0.124     3.115 r  old_als_data[7]_i_1/O
                         net (fo=8, routed)           0.559     3.674    old_als_data[7]_i_1_n_0
    SLICE_X12Y108        FDRE                                         r  old_als_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.507     4.929    clk_IBUF_BUFG
    SLICE_X12Y108        FDRE                                         r  old_als_data_reg[7]/C

Slack:                    inf
  Source:                 als/senz_data_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            old_als_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.498ns  (logic 0.559ns (15.980%)  route 2.939ns (84.020%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y107        LDCE                         0.000     0.000 r  als/senz_data_reg[3]/G
    SLICE_X86Y107        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  als/senz_data_reg[3]/Q
                         net (fo=4, routed)           2.939     3.498    led_OBUF[3]
    SLICE_X13Y108        FDRE                                         r  old_als_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.507     4.929    clk_IBUF_BUFG
    SLICE_X13Y108        FDRE                                         r  old_als_data_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 JA[7]
                            (input port)
  Destination:            old_als_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.117ns  (logic 0.301ns (26.985%)  route 0.816ns (73.015%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G18                                               0.000     0.000 f  JA[7] (INOUT)
                         net (fo=0)                   0.000     0.000    JA[7]
    G18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 f  JA_IBUF[7]_inst/O
                         net (fo=1, routed)           0.609     0.866    JA_IBUF[7]
    SLICE_X10Y108        LUT1 (Prop_lut1_I0_O)        0.045     0.911 r  old_als_data[7]_i_1/O
                         net (fo=8, routed)           0.206     1.117    old_als_data[7]_i_1_n_0
    SLICE_X12Y108        FDRE                                         r  old_als_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.839     2.004    clk_IBUF_BUFG
    SLICE_X12Y108        FDRE                                         r  old_als_data_reg[4]/C

Slack:                    inf
  Source:                 JA[7]
                            (input port)
  Destination:            old_als_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.117ns  (logic 0.301ns (26.985%)  route 0.816ns (73.015%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G18                                               0.000     0.000 f  JA[7] (INOUT)
                         net (fo=0)                   0.000     0.000    JA[7]
    G18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 f  JA_IBUF[7]_inst/O
                         net (fo=1, routed)           0.609     0.866    JA_IBUF[7]
    SLICE_X10Y108        LUT1 (Prop_lut1_I0_O)        0.045     0.911 r  old_als_data[7]_i_1/O
                         net (fo=8, routed)           0.206     1.117    old_als_data[7]_i_1_n_0
    SLICE_X12Y108        FDRE                                         r  old_als_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.839     2.004    clk_IBUF_BUFG
    SLICE_X12Y108        FDRE                                         r  old_als_data_reg[5]/C

Slack:                    inf
  Source:                 JA[7]
                            (input port)
  Destination:            old_als_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.117ns  (logic 0.301ns (26.985%)  route 0.816ns (73.015%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G18                                               0.000     0.000 f  JA[7] (INOUT)
                         net (fo=0)                   0.000     0.000    JA[7]
    G18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 f  JA_IBUF[7]_inst/O
                         net (fo=1, routed)           0.609     0.866    JA_IBUF[7]
    SLICE_X10Y108        LUT1 (Prop_lut1_I0_O)        0.045     0.911 r  old_als_data[7]_i_1/O
                         net (fo=8, routed)           0.206     1.117    old_als_data[7]_i_1_n_0
    SLICE_X12Y108        FDRE                                         r  old_als_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.839     2.004    clk_IBUF_BUFG
    SLICE_X12Y108        FDRE                                         r  old_als_data_reg[6]/C

Slack:                    inf
  Source:                 JA[7]
                            (input port)
  Destination:            old_als_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.117ns  (logic 0.301ns (26.985%)  route 0.816ns (73.015%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G18                                               0.000     0.000 f  JA[7] (INOUT)
                         net (fo=0)                   0.000     0.000    JA[7]
    G18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 f  JA_IBUF[7]_inst/O
                         net (fo=1, routed)           0.609     0.866    JA_IBUF[7]
    SLICE_X10Y108        LUT1 (Prop_lut1_I0_O)        0.045     0.911 r  old_als_data[7]_i_1/O
                         net (fo=8, routed)           0.206     1.117    old_als_data[7]_i_1_n_0
    SLICE_X12Y108        FDRE                                         r  old_als_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.839     2.004    clk_IBUF_BUFG
    SLICE_X12Y108        FDRE                                         r  old_als_data_reg[7]/C

Slack:                    inf
  Source:                 JA[7]
                            (input port)
  Destination:            old_als_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.177ns  (logic 0.301ns (25.604%)  route 0.876ns (74.396%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G18                                               0.000     0.000 f  JA[7] (INOUT)
                         net (fo=0)                   0.000     0.000    JA[7]
    G18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 f  JA_IBUF[7]_inst/O
                         net (fo=1, routed)           0.609     0.866    JA_IBUF[7]
    SLICE_X10Y108        LUT1 (Prop_lut1_I0_O)        0.045     0.911 r  old_als_data[7]_i_1/O
                         net (fo=8, routed)           0.267     1.177    old_als_data[7]_i_1_n_0
    SLICE_X13Y108        FDRE                                         r  old_als_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.839     2.004    clk_IBUF_BUFG
    SLICE_X13Y108        FDRE                                         r  old_als_data_reg[0]/C

Slack:                    inf
  Source:                 JA[7]
                            (input port)
  Destination:            old_als_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.177ns  (logic 0.301ns (25.604%)  route 0.876ns (74.396%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G18                                               0.000     0.000 f  JA[7] (INOUT)
                         net (fo=0)                   0.000     0.000    JA[7]
    G18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 f  JA_IBUF[7]_inst/O
                         net (fo=1, routed)           0.609     0.866    JA_IBUF[7]
    SLICE_X10Y108        LUT1 (Prop_lut1_I0_O)        0.045     0.911 r  old_als_data[7]_i_1/O
                         net (fo=8, routed)           0.267     1.177    old_als_data[7]_i_1_n_0
    SLICE_X13Y108        FDRE                                         r  old_als_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.839     2.004    clk_IBUF_BUFG
    SLICE_X13Y108        FDRE                                         r  old_als_data_reg[1]/C

Slack:                    inf
  Source:                 JA[7]
                            (input port)
  Destination:            old_als_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.177ns  (logic 0.301ns (25.604%)  route 0.876ns (74.396%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G18                                               0.000     0.000 f  JA[7] (INOUT)
                         net (fo=0)                   0.000     0.000    JA[7]
    G18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 f  JA_IBUF[7]_inst/O
                         net (fo=1, routed)           0.609     0.866    JA_IBUF[7]
    SLICE_X10Y108        LUT1 (Prop_lut1_I0_O)        0.045     0.911 r  old_als_data[7]_i_1/O
                         net (fo=8, routed)           0.267     1.177    old_als_data[7]_i_1_n_0
    SLICE_X13Y108        FDRE                                         r  old_als_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.839     2.004    clk_IBUF_BUFG
    SLICE_X13Y108        FDRE                                         r  old_als_data_reg[2]/C

Slack:                    inf
  Source:                 JA[7]
                            (input port)
  Destination:            old_als_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.177ns  (logic 0.301ns (25.604%)  route 0.876ns (74.396%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G18                                               0.000     0.000 f  JA[7] (INOUT)
                         net (fo=0)                   0.000     0.000    JA[7]
    G18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 f  JA_IBUF[7]_inst/O
                         net (fo=1, routed)           0.609     0.866    JA_IBUF[7]
    SLICE_X10Y108        LUT1 (Prop_lut1_I0_O)        0.045     0.911 r  old_als_data[7]_i_1/O
                         net (fo=8, routed)           0.267     1.177    old_als_data[7]_i_1_n_0
    SLICE_X13Y108        FDRE                                         r  old_als_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.839     2.004    clk_IBUF_BUFG
    SLICE_X13Y108        FDRE                                         r  old_als_data_reg[3]/C

Slack:                    inf
  Source:                 als/senz_data_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            old_als_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.297ns  (logic 0.158ns (12.180%)  route 1.139ns (87.820%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y108        LDCE                         0.000     0.000 r  als/senz_data_reg[4]/G
    SLICE_X87Y108        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  als/senz_data_reg[4]/Q
                         net (fo=4, routed)           1.139     1.297    led_OBUF[4]
    SLICE_X12Y108        FDRE                                         r  old_als_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.839     2.004    clk_IBUF_BUFG
    SLICE_X12Y108        FDRE                                         r  old_als_data_reg[4]/C

Slack:                    inf
  Source:                 als/senz_data_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            old_als_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.365ns  (logic 0.158ns (11.576%)  route 1.207ns (88.424%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y109        LDCE                         0.000     0.000 r  als/senz_data_reg[0]/G
    SLICE_X87Y109        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  als/senz_data_reg[0]/Q
                         net (fo=4, routed)           1.207     1.365    led_OBUF[0]
    SLICE_X13Y108        FDRE                                         r  old_als_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.839     2.004    clk_IBUF_BUFG
    SLICE_X13Y108        FDRE                                         r  old_als_data_reg[0]/C





