Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,932
design__instance__area,7985.16
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,3
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0004950602306053042
power__switching__total,0.00015462932060472667
power__leakage__total,8.989345268162197E-9
power__total,0.000649698544293642
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.2609656731243531
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.2615050749961225
timing__hold__ws__corner:nom_tt_025C_1v80,0.33109727008362977
timing__setup__ws__corner:nom_tt_025C_1v80,13.403580846831519
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.331097
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,9
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,3
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.2695360400053335
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.26968320007140956
timing__hold__ws__corner:nom_ss_100C_1v60,0.9057769235474868
timing__setup__ws__corner:nom_ss_100C_1v60,10.421674485042464
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.905777
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,10.421675
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,3
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.2579901365563257
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.2584984799381028
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11155898742772309
timing__setup__ws__corner:nom_ff_n40C_1v95,14.323215019452773
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.111559
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,18
design__max_fanout_violation__count,3
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2571063990037302
clock__skew__worst_setup,0.2575771335794846
timing__hold__ws,0.1093027921332703
timing__setup__ws,10.309318135415905
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.109303
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,10.309319
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 161.0 111.52
design__core__bbox,2.76 2.72 158.24 108.8
design__io,45
design__die__area,17954.7
design__core__area,16493.3
design__instance__count__stdcell,932
design__instance__area__stdcell,7985.16
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.484145
design__instance__utilization__stdcell,0.484145
design__instance__count__class:inverter,16
design__instance__count__class:sequential_cell,121
design__instance__count__class:multi_input_combinational_cell,453
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,1078
design__instance__count__class:tap_cell,225
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,16397.8
design__violations,0
design__instance__count__class:timing_repair_buffer,85
design__instance__count__class:clock_buffer,22
design__instance__count__class:clock_inverter,10
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,42
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,711
route__net__special,2
route__drc_errors__iter:1,381
route__wirelength__iter:1,19647
route__drc_errors__iter:2,141
route__wirelength__iter:2,19463
route__drc_errors__iter:3,131
route__wirelength__iter:3,19400
route__drc_errors__iter:4,1
route__wirelength__iter:4,19383
route__drc_errors__iter:5,0
route__wirelength__iter:5,19382
route__drc_errors,0
route__wirelength,19382
route__vias,5465
route__vias__singlecut,5465
route__vias__multicut,0
design__disconnected_pin__count,8
design__critical_disconnected_pin__count,0
route__wirelength__max,294.08
timing__unannotated_net__count__corner:nom_tt_025C_1v80,39
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,39
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,39
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,3
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.25976785346920833
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.2602729494485467
timing__hold__ws__corner:min_tt_025C_1v80,0.3284929643499605
timing__setup__ws__corner:min_tt_025C_1v80,13.456732109504852
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.328493
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,39
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,9
design__max_fanout_violation__count__corner:min_ss_100C_1v60,3
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.2679168351892747
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.2680171438423865
timing__hold__ws__corner:min_ss_100C_1v60,0.8938137150072958
timing__setup__ws__corner:min_ss_100C_1v60,10.559238227111447
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.893814
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,10.559238
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,39
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,3
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.2571063990037302
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.2575771335794846
timing__hold__ws__corner:min_ff_n40C_1v95,0.1093027921332703
timing__setup__ws__corner:min_ff_n40C_1v95,14.357457851214345
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.109303
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,39
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,3
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.2620516933177562
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.2626655911565849
timing__hold__ws__corner:max_tt_025C_1v80,0.3350336769510699
timing__setup__ws__corner:max_tt_025C_1v80,13.341799154209872
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.335034
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,39
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,18
design__max_fanout_violation__count__corner:max_ss_100C_1v60,3
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.27082395426147465
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.2710719225810377
timing__hold__ws__corner:max_ss_100C_1v60,0.9189100851441164
timing__setup__ws__corner:max_ss_100C_1v60,10.309318135415905
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.918910
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,10.309319
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,39
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,3
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.2588703491507182
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.2594150523375802
timing__hold__ws__corner:max_ff_n40C_1v95,0.11435458459394536
timing__setup__ws__corner:max_ff_n40C_1v95,14.281688236265236
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.114355
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,39
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,39
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79994
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000638949
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.00006621
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000107432
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.00006621
design_powergrid__voltage__worst,0.00006621
design_powergrid__voltage__worst__net:VPWR,1.79994
design_powergrid__drop__worst,0.00006621
design_powergrid__drop__worst__net:VPWR,0.0000638949
design_powergrid__voltage__worst__net:VGND,0.00006621
design_powergrid__drop__worst__net:VGND,0.00006621
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00001099999999999999971398746689832393030883395113050937652587890625
ir__drop__worst,0.000063899999999999994673184622318018455189303494989871978759765625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
