// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _cnn_HH_
#define _cnn_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "max_pool_1.h"
#include "conv_1.h"
#include "conv_2.h"
#include "soft_max.h"
#include "max_pool_2.h"
#include "flat.h"
#include "cnn_fpext_32ns_64Ee0.h"
#include "cnn_mac_muladd_9sFfa.h"
#include "cnn_mac_muladd_9sGfk.h"
#include "cnn_mac_muladd_13Hfu.h"
#include "cnn_dense_1_weighmb6.h"
#include "cnn_dense_1_bias_V.h"
#include "cnn_dense_2_weighncg.h"
#include "cnn_dense_2_bias_V.h"
#include "cnn_dense_out_weiocq.h"
#include "cnn_dense_out_biapcA.h"
#include "cnn_dense_array_V.h"
#include "cnn_conv_1_input_V.h"
#include "cnn_conv_1_out_0_V.h"
#include "cnn_max_pool_1_ouqcK.h"
#include "cnn_conv_2_out_V.h"
#include "cnn_max_pool_2_ouDeQ.h"
#include "cnn_dense_1_out_V.h"
#include "cnn_dense_2_out_V.h"

namespace ap_rtl {

struct cnn : public sc_module {
    // Port declarations 13
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<10> > cnn_input_address0;
    sc_out< sc_logic > cnn_input_ce0;
    sc_in< sc_lv<32> > cnn_input_q0;
    sc_out< sc_lv<4> > prediction_output_address0;
    sc_out< sc_logic > prediction_output_ce0;
    sc_out< sc_logic > prediction_output_we0;
    sc_out< sc_lv<32> > prediction_output_d0;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    cnn(sc_module_name name);
    SC_HAS_PROCESS(cnn);

    ~cnn();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    cnn_dense_1_weighmb6* dense_1_weights_V_U;
    cnn_dense_1_bias_V* dense_1_bias_V_U;
    cnn_dense_2_weighncg* dense_2_weights_V_U;
    cnn_dense_2_bias_V* dense_2_bias_V_U;
    cnn_dense_out_weiocq* dense_out_weights_V_U;
    cnn_dense_out_biapcA* dense_out_bias_V_U;
    cnn_dense_array_V* dense_array_V_U;
    cnn_conv_1_input_V* conv_1_input_V_U;
    cnn_conv_1_out_0_V* conv_1_out_0_V_U;
    cnn_conv_1_out_0_V* conv_1_out_1_V_U;
    cnn_conv_1_out_0_V* conv_1_out_2_V_U;
    cnn_conv_1_out_0_V* conv_1_out_3_V_U;
    cnn_conv_1_out_0_V* conv_1_out_4_V_U;
    cnn_conv_1_out_0_V* conv_1_out_5_V_U;
    cnn_conv_1_out_0_V* conv_1_out_6_V_U;
    cnn_conv_1_out_0_V* conv_1_out_7_V_U;
    cnn_conv_1_out_0_V* conv_1_out_8_V_U;
    cnn_conv_1_out_0_V* conv_1_out_9_V_U;
    cnn_conv_1_out_0_V* conv_1_out_10_V_U;
    cnn_conv_1_out_0_V* conv_1_out_11_V_U;
    cnn_conv_1_out_0_V* conv_1_out_12_V_U;
    cnn_conv_1_out_0_V* conv_1_out_13_V_U;
    cnn_conv_1_out_0_V* conv_1_out_14_V_U;
    cnn_conv_1_out_0_V* conv_1_out_15_V_U;
    cnn_conv_1_out_0_V* conv_1_out_16_V_U;
    cnn_conv_1_out_0_V* conv_1_out_17_V_U;
    cnn_conv_1_out_0_V* conv_1_out_18_V_U;
    cnn_conv_1_out_0_V* conv_1_out_19_V_U;
    cnn_conv_1_out_0_V* conv_1_out_20_V_U;
    cnn_conv_1_out_0_V* conv_1_out_21_V_U;
    cnn_conv_1_out_0_V* conv_1_out_22_V_U;
    cnn_conv_1_out_0_V* conv_1_out_23_V_U;
    cnn_conv_1_out_0_V* conv_1_out_24_V_U;
    cnn_conv_1_out_0_V* conv_1_out_25_V_U;
    cnn_max_pool_1_ouqcK* max_pool_1_out_0_V_U;
    cnn_max_pool_1_ouqcK* max_pool_1_out_1_V_U;
    cnn_max_pool_1_ouqcK* max_pool_1_out_2_V_U;
    cnn_max_pool_1_ouqcK* max_pool_1_out_3_V_U;
    cnn_max_pool_1_ouqcK* max_pool_1_out_4_V_U;
    cnn_max_pool_1_ouqcK* max_pool_1_out_5_V_U;
    cnn_max_pool_1_ouqcK* max_pool_1_out_6_V_U;
    cnn_max_pool_1_ouqcK* max_pool_1_out_7_V_U;
    cnn_max_pool_1_ouqcK* max_pool_1_out_8_V_U;
    cnn_max_pool_1_ouqcK* max_pool_1_out_9_V_U;
    cnn_max_pool_1_ouqcK* max_pool_1_out_10_V_U;
    cnn_max_pool_1_ouqcK* max_pool_1_out_11_V_U;
    cnn_max_pool_1_ouqcK* max_pool_1_out_12_V_U;
    cnn_conv_2_out_V* conv_2_out_V_U;
    cnn_max_pool_2_ouDeQ* max_pool_2_out_V_U;
    cnn_max_pool_2_ouDeQ* flat_array_V_U;
    cnn_dense_1_out_V* dense_1_out_V_U;
    cnn_dense_2_out_V* dense_2_out_V_U;
    cnn_dense_array_V* prediction_V_U;
    max_pool_1* grp_max_pool_1_fu_872;
    conv_1* grp_conv_1_fu_915;
    conv_2* grp_conv_2_fu_950;
    soft_max* grp_soft_max_fu_972;
    max_pool_2* grp_max_pool_2_fu_984;
    flat* grp_flat_fu_990;
    cnn_fpext_32ns_64Ee0<1,2,32,64>* cnn_fpext_32ns_64Ee0_U106;
    cnn_mac_muladd_9sFfa<1,1,9,14,22,22>* cnn_mac_muladd_9sFfa_U107;
    cnn_mac_muladd_9sGfk<1,1,9,13,22,22>* cnn_mac_muladd_9sGfk_U108;
    cnn_mac_muladd_13Hfu<1,1,13,9,22,22>* cnn_mac_muladd_13Hfu_U109;
    sc_signal< sc_lv<32> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<15> > dense_1_weights_V_address0;
    sc_signal< sc_logic > dense_1_weights_V_ce0;
    sc_signal< sc_lv<9> > dense_1_weights_V_q0;
    sc_signal< sc_lv<6> > dense_1_bias_V_address0;
    sc_signal< sc_logic > dense_1_bias_V_ce0;
    sc_signal< sc_lv<6> > dense_1_bias_V_q0;
    sc_signal< sc_lv<11> > dense_2_weights_V_address0;
    sc_signal< sc_logic > dense_2_weights_V_ce0;
    sc_signal< sc_lv<9> > dense_2_weights_V_q0;
    sc_signal< sc_lv<5> > dense_2_bias_V_address0;
    sc_signal< sc_logic > dense_2_bias_V_ce0;
    sc_signal< sc_lv<9> > dense_2_bias_V_q0;
    sc_signal< sc_lv<9> > dense_out_weights_V_address0;
    sc_signal< sc_logic > dense_out_weights_V_ce0;
    sc_signal< sc_lv<9> > dense_out_weights_V_q0;
    sc_signal< sc_lv<4> > dense_out_bias_V_address0;
    sc_signal< sc_logic > dense_out_bias_V_ce0;
    sc_signal< sc_lv<8> > dense_out_bias_V_q0;
    sc_signal< sc_lv<5> > i_fu_1006_p2;
    sc_signal< sc_lv<5> > i_reg_2100;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<10> > ix_in_fu_1012_p2;
    sc_signal< sc_lv<10> > ix_in_reg_2105;
    sc_signal< sc_lv<1> > icmp_ln23_fu_1000_p2;
    sc_signal< sc_lv<11> > sub_ln203_fu_1042_p2;
    sc_signal< sc_lv<11> > sub_ln203_reg_2110;
    sc_signal< sc_lv<5> > j_fu_1054_p2;
    sc_signal< sc_lv<5> > j_reg_2118;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<11> > add_ln203_6_fu_1064_p2;
    sc_signal< sc_lv<11> > add_ln203_6_reg_2123;
    sc_signal< sc_lv<1> > icmp_ln25_fu_1048_p2;
    sc_signal< sc_lv<10> > add_ln28_fu_1074_p2;
    sc_signal< sc_lv<10> > add_ln28_reg_2133;
    sc_signal< sc_lv<32> > cnn_input_load_reg_2138;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<14> > select_ln603_3_fu_1355_p3;
    sc_signal< sc_lv<14> > select_ln603_3_reg_2144;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<6> > i_1_fu_1373_p2;
    sc_signal< sc_lv<6> > i_1_reg_2152;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_lv<64> > zext_ln14_fu_1379_p1;
    sc_signal< sc_lv<64> > zext_ln14_reg_2157;
    sc_signal< sc_lv<1> > icmp_ln9_fu_1367_p2;
    sc_signal< sc_lv<15> > zext_ln13_fu_1383_p1;
    sc_signal< sc_lv<15> > zext_ln13_reg_2163;
    sc_signal< sc_lv<9> > j_1_fu_1393_p2;
    sc_signal< sc_lv<9> > j_1_reg_2171;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< sc_lv<15> > add_ln1117_3_fu_1404_p2;
    sc_signal< sc_lv<15> > add_ln1117_3_reg_2176;
    sc_signal< sc_lv<1> > icmp_ln13_fu_1387_p2;
    sc_signal< sc_logic > ap_CS_fsm_state19;
    sc_signal< sc_lv<5> > i_2_fu_1492_p2;
    sc_signal< sc_lv<5> > i_2_reg_2204;
    sc_signal< sc_logic > ap_CS_fsm_state21;
    sc_signal< sc_lv<64> > zext_ln14_2_fu_1498_p1;
    sc_signal< sc_lv<64> > zext_ln14_2_reg_2209;
    sc_signal< sc_lv<1> > icmp_ln9_1_fu_1486_p2;
    sc_signal< sc_lv<12> > zext_ln13_2_fu_1502_p1;
    sc_signal< sc_lv<12> > zext_ln13_2_reg_2215;
    sc_signal< sc_lv<6> > j_2_fu_1512_p2;
    sc_signal< sc_lv<6> > j_2_reg_2223;
    sc_signal< sc_logic > ap_CS_fsm_state22;
    sc_signal< sc_lv<1> > icmp_ln13_1_fu_1506_p2;
    sc_signal< sc_logic > ap_CS_fsm_state23;
    sc_signal< sc_lv<4> > d_fu_1635_p2;
    sc_signal< sc_lv<4> > d_reg_2251;
    sc_signal< sc_logic > ap_CS_fsm_state25;
    sc_signal< sc_lv<64> > zext_ln48_fu_1641_p1;
    sc_signal< sc_lv<64> > zext_ln48_reg_2256;
    sc_signal< sc_lv<1> > icmp_ln41_fu_1629_p2;
    sc_signal< sc_lv<9> > zext_ln46_fu_1645_p1;
    sc_signal< sc_lv<9> > zext_ln46_reg_2262;
    sc_signal< sc_lv<5> > f_fu_1655_p2;
    sc_signal< sc_lv<5> > f_reg_2270;
    sc_signal< sc_logic > ap_CS_fsm_state26;
    sc_signal< sc_lv<1> > icmp_ln46_fu_1649_p2;
    sc_signal< sc_logic > ap_CS_fsm_state27;
    sc_signal< sc_lv<4> > i_3_fu_1748_p2;
    sc_signal< sc_lv<4> > i_3_reg_2298;
    sc_signal< sc_logic > ap_CS_fsm_state30;
    sc_signal< sc_lv<64> > zext_ln70_fu_1754_p1;
    sc_signal< sc_lv<64> > zext_ln70_reg_2303;
    sc_signal< sc_lv<1> > icmp_ln69_fu_1742_p2;
    sc_signal< sc_lv<1> > icmp_ln935_fu_1759_p2;
    sc_signal< sc_lv<1> > icmp_ln935_reg_2313;
    sc_signal< sc_logic > ap_CS_fsm_state31;
    sc_signal< sc_lv<1> > p_Result_41_fu_1765_p3;
    sc_signal< sc_lv<1> > p_Result_41_reg_2318;
    sc_signal< sc_lv<14> > tmp_V_13_fu_1779_p3;
    sc_signal< sc_lv<14> > tmp_V_13_reg_2323;
    sc_signal< sc_lv<32> > sub_ln944_fu_1813_p2;
    sc_signal< sc_lv<32> > sub_ln944_reg_2328;
    sc_signal< sc_lv<32> > or_ln_fu_1923_p3;
    sc_signal< sc_lv<32> > or_ln_reg_2334;
    sc_signal< sc_lv<1> > icmp_ln958_fu_1931_p2;
    sc_signal< sc_lv<1> > icmp_ln958_reg_2339;
    sc_signal< sc_lv<8> > trunc_ln943_fu_1937_p1;
    sc_signal< sc_lv<8> > trunc_ln943_reg_2344;
    sc_signal< sc_lv<4> > dense_array_V_address0;
    sc_signal< sc_logic > dense_array_V_ce0;
    sc_signal< sc_logic > dense_array_V_we0;
    sc_signal< sc_lv<14> > dense_array_V_d0;
    sc_signal< sc_lv<14> > dense_array_V_q0;
    sc_signal< sc_lv<10> > conv_1_input_V_address0;
    sc_signal< sc_logic > conv_1_input_V_ce0;
    sc_signal< sc_logic > conv_1_input_V_we0;
    sc_signal< sc_lv<14> > conv_1_input_V_q0;
    sc_signal< sc_lv<8> > conv_1_out_0_V_address0;
    sc_signal< sc_logic > conv_1_out_0_V_ce0;
    sc_signal< sc_logic > conv_1_out_0_V_we0;
    sc_signal< sc_lv<14> > conv_1_out_0_V_d0;
    sc_signal< sc_lv<14> > conv_1_out_0_V_q0;
    sc_signal< sc_logic > conv_1_out_0_V_ce1;
    sc_signal< sc_lv<14> > conv_1_out_0_V_q1;
    sc_signal< sc_lv<8> > conv_1_out_1_V_address0;
    sc_signal< sc_logic > conv_1_out_1_V_ce0;
    sc_signal< sc_logic > conv_1_out_1_V_we0;
    sc_signal< sc_lv<14> > conv_1_out_1_V_q0;
    sc_signal< sc_logic > conv_1_out_1_V_ce1;
    sc_signal< sc_lv<14> > conv_1_out_1_V_q1;
    sc_signal< sc_lv<8> > conv_1_out_2_V_address0;
    sc_signal< sc_logic > conv_1_out_2_V_ce0;
    sc_signal< sc_logic > conv_1_out_2_V_we0;
    sc_signal< sc_lv<14> > conv_1_out_2_V_q0;
    sc_signal< sc_logic > conv_1_out_2_V_ce1;
    sc_signal< sc_lv<14> > conv_1_out_2_V_q1;
    sc_signal< sc_lv<8> > conv_1_out_3_V_address0;
    sc_signal< sc_logic > conv_1_out_3_V_ce0;
    sc_signal< sc_logic > conv_1_out_3_V_we0;
    sc_signal< sc_lv<14> > conv_1_out_3_V_q0;
    sc_signal< sc_logic > conv_1_out_3_V_ce1;
    sc_signal< sc_lv<14> > conv_1_out_3_V_q1;
    sc_signal< sc_lv<8> > conv_1_out_4_V_address0;
    sc_signal< sc_logic > conv_1_out_4_V_ce0;
    sc_signal< sc_logic > conv_1_out_4_V_we0;
    sc_signal< sc_lv<14> > conv_1_out_4_V_q0;
    sc_signal< sc_logic > conv_1_out_4_V_ce1;
    sc_signal< sc_lv<14> > conv_1_out_4_V_q1;
    sc_signal< sc_lv<8> > conv_1_out_5_V_address0;
    sc_signal< sc_logic > conv_1_out_5_V_ce0;
    sc_signal< sc_logic > conv_1_out_5_V_we0;
    sc_signal< sc_lv<14> > conv_1_out_5_V_q0;
    sc_signal< sc_logic > conv_1_out_5_V_ce1;
    sc_signal< sc_lv<14> > conv_1_out_5_V_q1;
    sc_signal< sc_lv<8> > conv_1_out_6_V_address0;
    sc_signal< sc_logic > conv_1_out_6_V_ce0;
    sc_signal< sc_logic > conv_1_out_6_V_we0;
    sc_signal< sc_lv<14> > conv_1_out_6_V_q0;
    sc_signal< sc_logic > conv_1_out_6_V_ce1;
    sc_signal< sc_lv<14> > conv_1_out_6_V_q1;
    sc_signal< sc_lv<8> > conv_1_out_7_V_address0;
    sc_signal< sc_logic > conv_1_out_7_V_ce0;
    sc_signal< sc_logic > conv_1_out_7_V_we0;
    sc_signal< sc_lv<14> > conv_1_out_7_V_q0;
    sc_signal< sc_logic > conv_1_out_7_V_ce1;
    sc_signal< sc_lv<14> > conv_1_out_7_V_q1;
    sc_signal< sc_lv<8> > conv_1_out_8_V_address0;
    sc_signal< sc_logic > conv_1_out_8_V_ce0;
    sc_signal< sc_logic > conv_1_out_8_V_we0;
    sc_signal< sc_lv<14> > conv_1_out_8_V_q0;
    sc_signal< sc_logic > conv_1_out_8_V_ce1;
    sc_signal< sc_lv<14> > conv_1_out_8_V_q1;
    sc_signal< sc_lv<8> > conv_1_out_9_V_address0;
    sc_signal< sc_logic > conv_1_out_9_V_ce0;
    sc_signal< sc_logic > conv_1_out_9_V_we0;
    sc_signal< sc_lv<14> > conv_1_out_9_V_q0;
    sc_signal< sc_logic > conv_1_out_9_V_ce1;
    sc_signal< sc_lv<14> > conv_1_out_9_V_q1;
    sc_signal< sc_lv<8> > conv_1_out_10_V_address0;
    sc_signal< sc_logic > conv_1_out_10_V_ce0;
    sc_signal< sc_logic > conv_1_out_10_V_we0;
    sc_signal< sc_lv<14> > conv_1_out_10_V_q0;
    sc_signal< sc_logic > conv_1_out_10_V_ce1;
    sc_signal< sc_lv<14> > conv_1_out_10_V_q1;
    sc_signal< sc_lv<8> > conv_1_out_11_V_address0;
    sc_signal< sc_logic > conv_1_out_11_V_ce0;
    sc_signal< sc_logic > conv_1_out_11_V_we0;
    sc_signal< sc_lv<14> > conv_1_out_11_V_q0;
    sc_signal< sc_logic > conv_1_out_11_V_ce1;
    sc_signal< sc_lv<14> > conv_1_out_11_V_q1;
    sc_signal< sc_lv<8> > conv_1_out_12_V_address0;
    sc_signal< sc_logic > conv_1_out_12_V_ce0;
    sc_signal< sc_logic > conv_1_out_12_V_we0;
    sc_signal< sc_lv<14> > conv_1_out_12_V_q0;
    sc_signal< sc_logic > conv_1_out_12_V_ce1;
    sc_signal< sc_lv<14> > conv_1_out_12_V_q1;
    sc_signal< sc_lv<8> > conv_1_out_13_V_address0;
    sc_signal< sc_logic > conv_1_out_13_V_ce0;
    sc_signal< sc_logic > conv_1_out_13_V_we0;
    sc_signal< sc_lv<14> > conv_1_out_13_V_q0;
    sc_signal< sc_logic > conv_1_out_13_V_ce1;
    sc_signal< sc_lv<14> > conv_1_out_13_V_q1;
    sc_signal< sc_lv<8> > conv_1_out_14_V_address0;
    sc_signal< sc_logic > conv_1_out_14_V_ce0;
    sc_signal< sc_logic > conv_1_out_14_V_we0;
    sc_signal< sc_lv<14> > conv_1_out_14_V_q0;
    sc_signal< sc_logic > conv_1_out_14_V_ce1;
    sc_signal< sc_lv<14> > conv_1_out_14_V_q1;
    sc_signal< sc_lv<8> > conv_1_out_15_V_address0;
    sc_signal< sc_logic > conv_1_out_15_V_ce0;
    sc_signal< sc_logic > conv_1_out_15_V_we0;
    sc_signal< sc_lv<14> > conv_1_out_15_V_q0;
    sc_signal< sc_logic > conv_1_out_15_V_ce1;
    sc_signal< sc_lv<14> > conv_1_out_15_V_q1;
    sc_signal< sc_lv<8> > conv_1_out_16_V_address0;
    sc_signal< sc_logic > conv_1_out_16_V_ce0;
    sc_signal< sc_logic > conv_1_out_16_V_we0;
    sc_signal< sc_lv<14> > conv_1_out_16_V_q0;
    sc_signal< sc_logic > conv_1_out_16_V_ce1;
    sc_signal< sc_lv<14> > conv_1_out_16_V_q1;
    sc_signal< sc_lv<8> > conv_1_out_17_V_address0;
    sc_signal< sc_logic > conv_1_out_17_V_ce0;
    sc_signal< sc_logic > conv_1_out_17_V_we0;
    sc_signal< sc_lv<14> > conv_1_out_17_V_q0;
    sc_signal< sc_logic > conv_1_out_17_V_ce1;
    sc_signal< sc_lv<14> > conv_1_out_17_V_q1;
    sc_signal< sc_lv<8> > conv_1_out_18_V_address0;
    sc_signal< sc_logic > conv_1_out_18_V_ce0;
    sc_signal< sc_logic > conv_1_out_18_V_we0;
    sc_signal< sc_lv<14> > conv_1_out_18_V_q0;
    sc_signal< sc_logic > conv_1_out_18_V_ce1;
    sc_signal< sc_lv<14> > conv_1_out_18_V_q1;
    sc_signal< sc_lv<8> > conv_1_out_19_V_address0;
    sc_signal< sc_logic > conv_1_out_19_V_ce0;
    sc_signal< sc_logic > conv_1_out_19_V_we0;
    sc_signal< sc_lv<14> > conv_1_out_19_V_q0;
    sc_signal< sc_logic > conv_1_out_19_V_ce1;
    sc_signal< sc_lv<14> > conv_1_out_19_V_q1;
    sc_signal< sc_lv<8> > conv_1_out_20_V_address0;
    sc_signal< sc_logic > conv_1_out_20_V_ce0;
    sc_signal< sc_logic > conv_1_out_20_V_we0;
    sc_signal< sc_lv<14> > conv_1_out_20_V_q0;
    sc_signal< sc_logic > conv_1_out_20_V_ce1;
    sc_signal< sc_lv<14> > conv_1_out_20_V_q1;
    sc_signal< sc_lv<8> > conv_1_out_21_V_address0;
    sc_signal< sc_logic > conv_1_out_21_V_ce0;
    sc_signal< sc_logic > conv_1_out_21_V_we0;
    sc_signal< sc_lv<14> > conv_1_out_21_V_q0;
    sc_signal< sc_logic > conv_1_out_21_V_ce1;
    sc_signal< sc_lv<14> > conv_1_out_21_V_q1;
    sc_signal< sc_lv<8> > conv_1_out_22_V_address0;
    sc_signal< sc_logic > conv_1_out_22_V_ce0;
    sc_signal< sc_logic > conv_1_out_22_V_we0;
    sc_signal< sc_lv<14> > conv_1_out_22_V_q0;
    sc_signal< sc_logic > conv_1_out_22_V_ce1;
    sc_signal< sc_lv<14> > conv_1_out_22_V_q1;
    sc_signal< sc_lv<8> > conv_1_out_23_V_address0;
    sc_signal< sc_logic > conv_1_out_23_V_ce0;
    sc_signal< sc_logic > conv_1_out_23_V_we0;
    sc_signal< sc_lv<14> > conv_1_out_23_V_q0;
    sc_signal< sc_logic > conv_1_out_23_V_ce1;
    sc_signal< sc_lv<14> > conv_1_out_23_V_q1;
    sc_signal< sc_lv<8> > conv_1_out_24_V_address0;
    sc_signal< sc_logic > conv_1_out_24_V_ce0;
    sc_signal< sc_logic > conv_1_out_24_V_we0;
    sc_signal< sc_lv<14> > conv_1_out_24_V_q0;
    sc_signal< sc_logic > conv_1_out_24_V_ce1;
    sc_signal< sc_lv<14> > conv_1_out_24_V_q1;
    sc_signal< sc_lv<8> > conv_1_out_25_V_address0;
    sc_signal< sc_logic > conv_1_out_25_V_ce0;
    sc_signal< sc_logic > conv_1_out_25_V_we0;
    sc_signal< sc_lv<14> > conv_1_out_25_V_q0;
    sc_signal< sc_logic > conv_1_out_25_V_ce1;
    sc_signal< sc_lv<14> > conv_1_out_25_V_q1;
    sc_signal< sc_lv<7> > max_pool_1_out_0_V_address0;
    sc_signal< sc_logic > max_pool_1_out_0_V_ce0;
    sc_signal< sc_logic > max_pool_1_out_0_V_we0;
    sc_signal< sc_lv<14> > max_pool_1_out_0_V_d0;
    sc_signal< sc_lv<14> > max_pool_1_out_0_V_q0;
    sc_signal< sc_lv<7> > max_pool_1_out_1_V_address0;
    sc_signal< sc_logic > max_pool_1_out_1_V_ce0;
    sc_signal< sc_logic > max_pool_1_out_1_V_we0;
    sc_signal< sc_lv<14> > max_pool_1_out_1_V_q0;
    sc_signal< sc_lv<7> > max_pool_1_out_2_V_address0;
    sc_signal< sc_logic > max_pool_1_out_2_V_ce0;
    sc_signal< sc_logic > max_pool_1_out_2_V_we0;
    sc_signal< sc_lv<14> > max_pool_1_out_2_V_q0;
    sc_signal< sc_lv<7> > max_pool_1_out_3_V_address0;
    sc_signal< sc_logic > max_pool_1_out_3_V_ce0;
    sc_signal< sc_logic > max_pool_1_out_3_V_we0;
    sc_signal< sc_lv<14> > max_pool_1_out_3_V_q0;
    sc_signal< sc_lv<7> > max_pool_1_out_4_V_address0;
    sc_signal< sc_logic > max_pool_1_out_4_V_ce0;
    sc_signal< sc_logic > max_pool_1_out_4_V_we0;
    sc_signal< sc_lv<14> > max_pool_1_out_4_V_q0;
    sc_signal< sc_lv<7> > max_pool_1_out_5_V_address0;
    sc_signal< sc_logic > max_pool_1_out_5_V_ce0;
    sc_signal< sc_logic > max_pool_1_out_5_V_we0;
    sc_signal< sc_lv<14> > max_pool_1_out_5_V_q0;
    sc_signal< sc_lv<7> > max_pool_1_out_6_V_address0;
    sc_signal< sc_logic > max_pool_1_out_6_V_ce0;
    sc_signal< sc_logic > max_pool_1_out_6_V_we0;
    sc_signal< sc_lv<14> > max_pool_1_out_6_V_q0;
    sc_signal< sc_lv<7> > max_pool_1_out_7_V_address0;
    sc_signal< sc_logic > max_pool_1_out_7_V_ce0;
    sc_signal< sc_logic > max_pool_1_out_7_V_we0;
    sc_signal< sc_lv<14> > max_pool_1_out_7_V_q0;
    sc_signal< sc_lv<7> > max_pool_1_out_8_V_address0;
    sc_signal< sc_logic > max_pool_1_out_8_V_ce0;
    sc_signal< sc_logic > max_pool_1_out_8_V_we0;
    sc_signal< sc_lv<14> > max_pool_1_out_8_V_q0;
    sc_signal< sc_lv<7> > max_pool_1_out_9_V_address0;
    sc_signal< sc_logic > max_pool_1_out_9_V_ce0;
    sc_signal< sc_logic > max_pool_1_out_9_V_we0;
    sc_signal< sc_lv<14> > max_pool_1_out_9_V_q0;
    sc_signal< sc_lv<7> > max_pool_1_out_10_V_address0;
    sc_signal< sc_logic > max_pool_1_out_10_V_ce0;
    sc_signal< sc_logic > max_pool_1_out_10_V_we0;
    sc_signal< sc_lv<14> > max_pool_1_out_10_V_q0;
    sc_signal< sc_lv<7> > max_pool_1_out_11_V_address0;
    sc_signal< sc_logic > max_pool_1_out_11_V_ce0;
    sc_signal< sc_logic > max_pool_1_out_11_V_we0;
    sc_signal< sc_lv<14> > max_pool_1_out_11_V_q0;
    sc_signal< sc_lv<7> > max_pool_1_out_12_V_address0;
    sc_signal< sc_logic > max_pool_1_out_12_V_ce0;
    sc_signal< sc_logic > max_pool_1_out_12_V_we0;
    sc_signal< sc_lv<14> > max_pool_1_out_12_V_q0;
    sc_signal< sc_lv<11> > conv_2_out_V_address0;
    sc_signal< sc_logic > conv_2_out_V_ce0;
    sc_signal< sc_logic > conv_2_out_V_we0;
    sc_signal< sc_lv<14> > conv_2_out_V_d0;
    sc_signal< sc_lv<14> > conv_2_out_V_q0;
    sc_signal< sc_lv<9> > max_pool_2_out_V_address0;
    sc_signal< sc_logic > max_pool_2_out_V_ce0;
    sc_signal< sc_logic > max_pool_2_out_V_we0;
    sc_signal< sc_lv<14> > max_pool_2_out_V_d0;
    sc_signal< sc_lv<14> > max_pool_2_out_V_q0;
    sc_signal< sc_lv<9> > flat_array_V_address0;
    sc_signal< sc_logic > flat_array_V_ce0;
    sc_signal< sc_logic > flat_array_V_we0;
    sc_signal< sc_lv<14> > flat_array_V_d0;
    sc_signal< sc_lv<14> > flat_array_V_q0;
    sc_signal< sc_lv<6> > dense_1_out_V_address0;
    sc_signal< sc_logic > dense_1_out_V_ce0;
    sc_signal< sc_logic > dense_1_out_V_we0;
    sc_signal< sc_lv<13> > dense_1_out_V_d0;
    sc_signal< sc_lv<13> > dense_1_out_V_q0;
    sc_signal< sc_lv<5> > dense_2_out_V_address0;
    sc_signal< sc_logic > dense_2_out_V_ce0;
    sc_signal< sc_logic > dense_2_out_V_we0;
    sc_signal< sc_lv<13> > dense_2_out_V_d0;
    sc_signal< sc_lv<13> > dense_2_out_V_q0;
    sc_signal< sc_lv<4> > prediction_V_address0;
    sc_signal< sc_logic > prediction_V_ce0;
    sc_signal< sc_logic > prediction_V_we0;
    sc_signal< sc_lv<14> > prediction_V_d0;
    sc_signal< sc_lv<14> > prediction_V_q0;
    sc_signal< sc_logic > grp_max_pool_1_fu_872_ap_start;
    sc_signal< sc_logic > grp_max_pool_1_fu_872_ap_done;
    sc_signal< sc_logic > grp_max_pool_1_fu_872_ap_idle;
    sc_signal< sc_logic > grp_max_pool_1_fu_872_ap_ready;
    sc_signal< sc_lv<8> > grp_max_pool_1_fu_872_conv_out_0_V_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_872_conv_out_0_V_ce0;
    sc_signal< sc_lv<8> > grp_max_pool_1_fu_872_conv_out_0_V_address1;
    sc_signal< sc_logic > grp_max_pool_1_fu_872_conv_out_0_V_ce1;
    sc_signal< sc_lv<8> > grp_max_pool_1_fu_872_conv_out_1_V_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_872_conv_out_1_V_ce0;
    sc_signal< sc_lv<8> > grp_max_pool_1_fu_872_conv_out_1_V_address1;
    sc_signal< sc_logic > grp_max_pool_1_fu_872_conv_out_1_V_ce1;
    sc_signal< sc_lv<8> > grp_max_pool_1_fu_872_conv_out_2_V_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_872_conv_out_2_V_ce0;
    sc_signal< sc_lv<8> > grp_max_pool_1_fu_872_conv_out_2_V_address1;
    sc_signal< sc_logic > grp_max_pool_1_fu_872_conv_out_2_V_ce1;
    sc_signal< sc_lv<8> > grp_max_pool_1_fu_872_conv_out_3_V_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_872_conv_out_3_V_ce0;
    sc_signal< sc_lv<8> > grp_max_pool_1_fu_872_conv_out_3_V_address1;
    sc_signal< sc_logic > grp_max_pool_1_fu_872_conv_out_3_V_ce1;
    sc_signal< sc_lv<8> > grp_max_pool_1_fu_872_conv_out_4_V_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_872_conv_out_4_V_ce0;
    sc_signal< sc_lv<8> > grp_max_pool_1_fu_872_conv_out_4_V_address1;
    sc_signal< sc_logic > grp_max_pool_1_fu_872_conv_out_4_V_ce1;
    sc_signal< sc_lv<8> > grp_max_pool_1_fu_872_conv_out_5_V_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_872_conv_out_5_V_ce0;
    sc_signal< sc_lv<8> > grp_max_pool_1_fu_872_conv_out_5_V_address1;
    sc_signal< sc_logic > grp_max_pool_1_fu_872_conv_out_5_V_ce1;
    sc_signal< sc_lv<8> > grp_max_pool_1_fu_872_conv_out_6_V_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_872_conv_out_6_V_ce0;
    sc_signal< sc_lv<8> > grp_max_pool_1_fu_872_conv_out_6_V_address1;
    sc_signal< sc_logic > grp_max_pool_1_fu_872_conv_out_6_V_ce1;
    sc_signal< sc_lv<8> > grp_max_pool_1_fu_872_conv_out_7_V_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_872_conv_out_7_V_ce0;
    sc_signal< sc_lv<8> > grp_max_pool_1_fu_872_conv_out_7_V_address1;
    sc_signal< sc_logic > grp_max_pool_1_fu_872_conv_out_7_V_ce1;
    sc_signal< sc_lv<8> > grp_max_pool_1_fu_872_conv_out_8_V_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_872_conv_out_8_V_ce0;
    sc_signal< sc_lv<8> > grp_max_pool_1_fu_872_conv_out_8_V_address1;
    sc_signal< sc_logic > grp_max_pool_1_fu_872_conv_out_8_V_ce1;
    sc_signal< sc_lv<8> > grp_max_pool_1_fu_872_conv_out_9_V_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_872_conv_out_9_V_ce0;
    sc_signal< sc_lv<8> > grp_max_pool_1_fu_872_conv_out_9_V_address1;
    sc_signal< sc_logic > grp_max_pool_1_fu_872_conv_out_9_V_ce1;
    sc_signal< sc_lv<8> > grp_max_pool_1_fu_872_conv_out_10_V_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_872_conv_out_10_V_ce0;
    sc_signal< sc_lv<8> > grp_max_pool_1_fu_872_conv_out_10_V_address1;
    sc_signal< sc_logic > grp_max_pool_1_fu_872_conv_out_10_V_ce1;
    sc_signal< sc_lv<8> > grp_max_pool_1_fu_872_conv_out_11_V_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_872_conv_out_11_V_ce0;
    sc_signal< sc_lv<8> > grp_max_pool_1_fu_872_conv_out_11_V_address1;
    sc_signal< sc_logic > grp_max_pool_1_fu_872_conv_out_11_V_ce1;
    sc_signal< sc_lv<8> > grp_max_pool_1_fu_872_conv_out_12_V_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_872_conv_out_12_V_ce0;
    sc_signal< sc_lv<8> > grp_max_pool_1_fu_872_conv_out_12_V_address1;
    sc_signal< sc_logic > grp_max_pool_1_fu_872_conv_out_12_V_ce1;
    sc_signal< sc_lv<8> > grp_max_pool_1_fu_872_conv_out_13_V_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_872_conv_out_13_V_ce0;
    sc_signal< sc_lv<8> > grp_max_pool_1_fu_872_conv_out_13_V_address1;
    sc_signal< sc_logic > grp_max_pool_1_fu_872_conv_out_13_V_ce1;
    sc_signal< sc_lv<8> > grp_max_pool_1_fu_872_conv_out_14_V_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_872_conv_out_14_V_ce0;
    sc_signal< sc_lv<8> > grp_max_pool_1_fu_872_conv_out_14_V_address1;
    sc_signal< sc_logic > grp_max_pool_1_fu_872_conv_out_14_V_ce1;
    sc_signal< sc_lv<8> > grp_max_pool_1_fu_872_conv_out_15_V_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_872_conv_out_15_V_ce0;
    sc_signal< sc_lv<8> > grp_max_pool_1_fu_872_conv_out_15_V_address1;
    sc_signal< sc_logic > grp_max_pool_1_fu_872_conv_out_15_V_ce1;
    sc_signal< sc_lv<8> > grp_max_pool_1_fu_872_conv_out_16_V_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_872_conv_out_16_V_ce0;
    sc_signal< sc_lv<8> > grp_max_pool_1_fu_872_conv_out_16_V_address1;
    sc_signal< sc_logic > grp_max_pool_1_fu_872_conv_out_16_V_ce1;
    sc_signal< sc_lv<8> > grp_max_pool_1_fu_872_conv_out_17_V_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_872_conv_out_17_V_ce0;
    sc_signal< sc_lv<8> > grp_max_pool_1_fu_872_conv_out_17_V_address1;
    sc_signal< sc_logic > grp_max_pool_1_fu_872_conv_out_17_V_ce1;
    sc_signal< sc_lv<8> > grp_max_pool_1_fu_872_conv_out_18_V_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_872_conv_out_18_V_ce0;
    sc_signal< sc_lv<8> > grp_max_pool_1_fu_872_conv_out_18_V_address1;
    sc_signal< sc_logic > grp_max_pool_1_fu_872_conv_out_18_V_ce1;
    sc_signal< sc_lv<8> > grp_max_pool_1_fu_872_conv_out_19_V_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_872_conv_out_19_V_ce0;
    sc_signal< sc_lv<8> > grp_max_pool_1_fu_872_conv_out_19_V_address1;
    sc_signal< sc_logic > grp_max_pool_1_fu_872_conv_out_19_V_ce1;
    sc_signal< sc_lv<8> > grp_max_pool_1_fu_872_conv_out_20_V_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_872_conv_out_20_V_ce0;
    sc_signal< sc_lv<8> > grp_max_pool_1_fu_872_conv_out_20_V_address1;
    sc_signal< sc_logic > grp_max_pool_1_fu_872_conv_out_20_V_ce1;
    sc_signal< sc_lv<8> > grp_max_pool_1_fu_872_conv_out_21_V_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_872_conv_out_21_V_ce0;
    sc_signal< sc_lv<8> > grp_max_pool_1_fu_872_conv_out_21_V_address1;
    sc_signal< sc_logic > grp_max_pool_1_fu_872_conv_out_21_V_ce1;
    sc_signal< sc_lv<8> > grp_max_pool_1_fu_872_conv_out_22_V_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_872_conv_out_22_V_ce0;
    sc_signal< sc_lv<8> > grp_max_pool_1_fu_872_conv_out_22_V_address1;
    sc_signal< sc_logic > grp_max_pool_1_fu_872_conv_out_22_V_ce1;
    sc_signal< sc_lv<8> > grp_max_pool_1_fu_872_conv_out_23_V_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_872_conv_out_23_V_ce0;
    sc_signal< sc_lv<8> > grp_max_pool_1_fu_872_conv_out_23_V_address1;
    sc_signal< sc_logic > grp_max_pool_1_fu_872_conv_out_23_V_ce1;
    sc_signal< sc_lv<8> > grp_max_pool_1_fu_872_conv_out_24_V_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_872_conv_out_24_V_ce0;
    sc_signal< sc_lv<8> > grp_max_pool_1_fu_872_conv_out_24_V_address1;
    sc_signal< sc_logic > grp_max_pool_1_fu_872_conv_out_24_V_ce1;
    sc_signal< sc_lv<8> > grp_max_pool_1_fu_872_conv_out_25_V_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_872_conv_out_25_V_ce0;
    sc_signal< sc_lv<8> > grp_max_pool_1_fu_872_conv_out_25_V_address1;
    sc_signal< sc_logic > grp_max_pool_1_fu_872_conv_out_25_V_ce1;
    sc_signal< sc_lv<7> > grp_max_pool_1_fu_872_max_pool_out_0_V_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_872_max_pool_out_0_V_ce0;
    sc_signal< sc_logic > grp_max_pool_1_fu_872_max_pool_out_0_V_we0;
    sc_signal< sc_lv<14> > grp_max_pool_1_fu_872_max_pool_out_0_V_d0;
    sc_signal< sc_lv<7> > grp_max_pool_1_fu_872_max_pool_out_1_V_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_872_max_pool_out_1_V_ce0;
    sc_signal< sc_logic > grp_max_pool_1_fu_872_max_pool_out_1_V_we0;
    sc_signal< sc_lv<14> > grp_max_pool_1_fu_872_max_pool_out_1_V_d0;
    sc_signal< sc_lv<7> > grp_max_pool_1_fu_872_max_pool_out_2_V_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_872_max_pool_out_2_V_ce0;
    sc_signal< sc_logic > grp_max_pool_1_fu_872_max_pool_out_2_V_we0;
    sc_signal< sc_lv<14> > grp_max_pool_1_fu_872_max_pool_out_2_V_d0;
    sc_signal< sc_lv<7> > grp_max_pool_1_fu_872_max_pool_out_3_V_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_872_max_pool_out_3_V_ce0;
    sc_signal< sc_logic > grp_max_pool_1_fu_872_max_pool_out_3_V_we0;
    sc_signal< sc_lv<14> > grp_max_pool_1_fu_872_max_pool_out_3_V_d0;
    sc_signal< sc_lv<7> > grp_max_pool_1_fu_872_max_pool_out_4_V_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_872_max_pool_out_4_V_ce0;
    sc_signal< sc_logic > grp_max_pool_1_fu_872_max_pool_out_4_V_we0;
    sc_signal< sc_lv<14> > grp_max_pool_1_fu_872_max_pool_out_4_V_d0;
    sc_signal< sc_lv<7> > grp_max_pool_1_fu_872_max_pool_out_5_V_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_872_max_pool_out_5_V_ce0;
    sc_signal< sc_logic > grp_max_pool_1_fu_872_max_pool_out_5_V_we0;
    sc_signal< sc_lv<14> > grp_max_pool_1_fu_872_max_pool_out_5_V_d0;
    sc_signal< sc_lv<7> > grp_max_pool_1_fu_872_max_pool_out_6_V_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_872_max_pool_out_6_V_ce0;
    sc_signal< sc_logic > grp_max_pool_1_fu_872_max_pool_out_6_V_we0;
    sc_signal< sc_lv<14> > grp_max_pool_1_fu_872_max_pool_out_6_V_d0;
    sc_signal< sc_lv<7> > grp_max_pool_1_fu_872_max_pool_out_7_V_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_872_max_pool_out_7_V_ce0;
    sc_signal< sc_logic > grp_max_pool_1_fu_872_max_pool_out_7_V_we0;
    sc_signal< sc_lv<14> > grp_max_pool_1_fu_872_max_pool_out_7_V_d0;
    sc_signal< sc_lv<7> > grp_max_pool_1_fu_872_max_pool_out_8_V_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_872_max_pool_out_8_V_ce0;
    sc_signal< sc_logic > grp_max_pool_1_fu_872_max_pool_out_8_V_we0;
    sc_signal< sc_lv<14> > grp_max_pool_1_fu_872_max_pool_out_8_V_d0;
    sc_signal< sc_lv<7> > grp_max_pool_1_fu_872_max_pool_out_9_V_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_872_max_pool_out_9_V_ce0;
    sc_signal< sc_logic > grp_max_pool_1_fu_872_max_pool_out_9_V_we0;
    sc_signal< sc_lv<14> > grp_max_pool_1_fu_872_max_pool_out_9_V_d0;
    sc_signal< sc_lv<7> > grp_max_pool_1_fu_872_max_pool_out_10_V_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_872_max_pool_out_10_V_ce0;
    sc_signal< sc_logic > grp_max_pool_1_fu_872_max_pool_out_10_V_we0;
    sc_signal< sc_lv<14> > grp_max_pool_1_fu_872_max_pool_out_10_V_d0;
    sc_signal< sc_lv<7> > grp_max_pool_1_fu_872_max_pool_out_11_V_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_872_max_pool_out_11_V_ce0;
    sc_signal< sc_logic > grp_max_pool_1_fu_872_max_pool_out_11_V_we0;
    sc_signal< sc_lv<14> > grp_max_pool_1_fu_872_max_pool_out_11_V_d0;
    sc_signal< sc_lv<7> > grp_max_pool_1_fu_872_max_pool_out_12_V_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_872_max_pool_out_12_V_ce0;
    sc_signal< sc_logic > grp_max_pool_1_fu_872_max_pool_out_12_V_we0;
    sc_signal< sc_lv<14> > grp_max_pool_1_fu_872_max_pool_out_12_V_d0;
    sc_signal< sc_logic > grp_conv_1_fu_915_ap_start;
    sc_signal< sc_logic > grp_conv_1_fu_915_ap_done;
    sc_signal< sc_logic > grp_conv_1_fu_915_ap_idle;
    sc_signal< sc_logic > grp_conv_1_fu_915_ap_ready;
    sc_signal< sc_lv<10> > grp_conv_1_fu_915_input_V_address0;
    sc_signal< sc_logic > grp_conv_1_fu_915_input_V_ce0;
    sc_signal< sc_lv<8> > grp_conv_1_fu_915_conv_out_0_V_address0;
    sc_signal< sc_logic > grp_conv_1_fu_915_conv_out_0_V_ce0;
    sc_signal< sc_logic > grp_conv_1_fu_915_conv_out_0_V_we0;
    sc_signal< sc_lv<14> > grp_conv_1_fu_915_conv_out_0_V_d0;
    sc_signal< sc_lv<8> > grp_conv_1_fu_915_conv_out_1_V_address0;
    sc_signal< sc_logic > grp_conv_1_fu_915_conv_out_1_V_ce0;
    sc_signal< sc_logic > grp_conv_1_fu_915_conv_out_1_V_we0;
    sc_signal< sc_lv<14> > grp_conv_1_fu_915_conv_out_1_V_d0;
    sc_signal< sc_lv<8> > grp_conv_1_fu_915_conv_out_2_V_address0;
    sc_signal< sc_logic > grp_conv_1_fu_915_conv_out_2_V_ce0;
    sc_signal< sc_logic > grp_conv_1_fu_915_conv_out_2_V_we0;
    sc_signal< sc_lv<14> > grp_conv_1_fu_915_conv_out_2_V_d0;
    sc_signal< sc_lv<8> > grp_conv_1_fu_915_conv_out_3_V_address0;
    sc_signal< sc_logic > grp_conv_1_fu_915_conv_out_3_V_ce0;
    sc_signal< sc_logic > grp_conv_1_fu_915_conv_out_3_V_we0;
    sc_signal< sc_lv<14> > grp_conv_1_fu_915_conv_out_3_V_d0;
    sc_signal< sc_lv<8> > grp_conv_1_fu_915_conv_out_4_V_address0;
    sc_signal< sc_logic > grp_conv_1_fu_915_conv_out_4_V_ce0;
    sc_signal< sc_logic > grp_conv_1_fu_915_conv_out_4_V_we0;
    sc_signal< sc_lv<14> > grp_conv_1_fu_915_conv_out_4_V_d0;
    sc_signal< sc_lv<8> > grp_conv_1_fu_915_conv_out_5_V_address0;
    sc_signal< sc_logic > grp_conv_1_fu_915_conv_out_5_V_ce0;
    sc_signal< sc_logic > grp_conv_1_fu_915_conv_out_5_V_we0;
    sc_signal< sc_lv<14> > grp_conv_1_fu_915_conv_out_5_V_d0;
    sc_signal< sc_lv<8> > grp_conv_1_fu_915_conv_out_6_V_address0;
    sc_signal< sc_logic > grp_conv_1_fu_915_conv_out_6_V_ce0;
    sc_signal< sc_logic > grp_conv_1_fu_915_conv_out_6_V_we0;
    sc_signal< sc_lv<14> > grp_conv_1_fu_915_conv_out_6_V_d0;
    sc_signal< sc_lv<8> > grp_conv_1_fu_915_conv_out_7_V_address0;
    sc_signal< sc_logic > grp_conv_1_fu_915_conv_out_7_V_ce0;
    sc_signal< sc_logic > grp_conv_1_fu_915_conv_out_7_V_we0;
    sc_signal< sc_lv<14> > grp_conv_1_fu_915_conv_out_7_V_d0;
    sc_signal< sc_lv<8> > grp_conv_1_fu_915_conv_out_8_V_address0;
    sc_signal< sc_logic > grp_conv_1_fu_915_conv_out_8_V_ce0;
    sc_signal< sc_logic > grp_conv_1_fu_915_conv_out_8_V_we0;
    sc_signal< sc_lv<14> > grp_conv_1_fu_915_conv_out_8_V_d0;
    sc_signal< sc_lv<8> > grp_conv_1_fu_915_conv_out_9_V_address0;
    sc_signal< sc_logic > grp_conv_1_fu_915_conv_out_9_V_ce0;
    sc_signal< sc_logic > grp_conv_1_fu_915_conv_out_9_V_we0;
    sc_signal< sc_lv<14> > grp_conv_1_fu_915_conv_out_9_V_d0;
    sc_signal< sc_lv<8> > grp_conv_1_fu_915_conv_out_10_V_address0;
    sc_signal< sc_logic > grp_conv_1_fu_915_conv_out_10_V_ce0;
    sc_signal< sc_logic > grp_conv_1_fu_915_conv_out_10_V_we0;
    sc_signal< sc_lv<14> > grp_conv_1_fu_915_conv_out_10_V_d0;
    sc_signal< sc_lv<8> > grp_conv_1_fu_915_conv_out_11_V_address0;
    sc_signal< sc_logic > grp_conv_1_fu_915_conv_out_11_V_ce0;
    sc_signal< sc_logic > grp_conv_1_fu_915_conv_out_11_V_we0;
    sc_signal< sc_lv<14> > grp_conv_1_fu_915_conv_out_11_V_d0;
    sc_signal< sc_lv<8> > grp_conv_1_fu_915_conv_out_12_V_address0;
    sc_signal< sc_logic > grp_conv_1_fu_915_conv_out_12_V_ce0;
    sc_signal< sc_logic > grp_conv_1_fu_915_conv_out_12_V_we0;
    sc_signal< sc_lv<14> > grp_conv_1_fu_915_conv_out_12_V_d0;
    sc_signal< sc_lv<8> > grp_conv_1_fu_915_conv_out_13_V_address0;
    sc_signal< sc_logic > grp_conv_1_fu_915_conv_out_13_V_ce0;
    sc_signal< sc_logic > grp_conv_1_fu_915_conv_out_13_V_we0;
    sc_signal< sc_lv<14> > grp_conv_1_fu_915_conv_out_13_V_d0;
    sc_signal< sc_lv<8> > grp_conv_1_fu_915_conv_out_14_V_address0;
    sc_signal< sc_logic > grp_conv_1_fu_915_conv_out_14_V_ce0;
    sc_signal< sc_logic > grp_conv_1_fu_915_conv_out_14_V_we0;
    sc_signal< sc_lv<14> > grp_conv_1_fu_915_conv_out_14_V_d0;
    sc_signal< sc_lv<8> > grp_conv_1_fu_915_conv_out_15_V_address0;
    sc_signal< sc_logic > grp_conv_1_fu_915_conv_out_15_V_ce0;
    sc_signal< sc_logic > grp_conv_1_fu_915_conv_out_15_V_we0;
    sc_signal< sc_lv<14> > grp_conv_1_fu_915_conv_out_15_V_d0;
    sc_signal< sc_lv<8> > grp_conv_1_fu_915_conv_out_16_V_address0;
    sc_signal< sc_logic > grp_conv_1_fu_915_conv_out_16_V_ce0;
    sc_signal< sc_logic > grp_conv_1_fu_915_conv_out_16_V_we0;
    sc_signal< sc_lv<14> > grp_conv_1_fu_915_conv_out_16_V_d0;
    sc_signal< sc_lv<8> > grp_conv_1_fu_915_conv_out_17_V_address0;
    sc_signal< sc_logic > grp_conv_1_fu_915_conv_out_17_V_ce0;
    sc_signal< sc_logic > grp_conv_1_fu_915_conv_out_17_V_we0;
    sc_signal< sc_lv<14> > grp_conv_1_fu_915_conv_out_17_V_d0;
    sc_signal< sc_lv<8> > grp_conv_1_fu_915_conv_out_18_V_address0;
    sc_signal< sc_logic > grp_conv_1_fu_915_conv_out_18_V_ce0;
    sc_signal< sc_logic > grp_conv_1_fu_915_conv_out_18_V_we0;
    sc_signal< sc_lv<14> > grp_conv_1_fu_915_conv_out_18_V_d0;
    sc_signal< sc_lv<8> > grp_conv_1_fu_915_conv_out_19_V_address0;
    sc_signal< sc_logic > grp_conv_1_fu_915_conv_out_19_V_ce0;
    sc_signal< sc_logic > grp_conv_1_fu_915_conv_out_19_V_we0;
    sc_signal< sc_lv<14> > grp_conv_1_fu_915_conv_out_19_V_d0;
    sc_signal< sc_lv<8> > grp_conv_1_fu_915_conv_out_20_V_address0;
    sc_signal< sc_logic > grp_conv_1_fu_915_conv_out_20_V_ce0;
    sc_signal< sc_logic > grp_conv_1_fu_915_conv_out_20_V_we0;
    sc_signal< sc_lv<14> > grp_conv_1_fu_915_conv_out_20_V_d0;
    sc_signal< sc_lv<8> > grp_conv_1_fu_915_conv_out_21_V_address0;
    sc_signal< sc_logic > grp_conv_1_fu_915_conv_out_21_V_ce0;
    sc_signal< sc_logic > grp_conv_1_fu_915_conv_out_21_V_we0;
    sc_signal< sc_lv<14> > grp_conv_1_fu_915_conv_out_21_V_d0;
    sc_signal< sc_lv<8> > grp_conv_1_fu_915_conv_out_22_V_address0;
    sc_signal< sc_logic > grp_conv_1_fu_915_conv_out_22_V_ce0;
    sc_signal< sc_logic > grp_conv_1_fu_915_conv_out_22_V_we0;
    sc_signal< sc_lv<14> > grp_conv_1_fu_915_conv_out_22_V_d0;
    sc_signal< sc_lv<8> > grp_conv_1_fu_915_conv_out_23_V_address0;
    sc_signal< sc_logic > grp_conv_1_fu_915_conv_out_23_V_ce0;
    sc_signal< sc_logic > grp_conv_1_fu_915_conv_out_23_V_we0;
    sc_signal< sc_lv<14> > grp_conv_1_fu_915_conv_out_23_V_d0;
    sc_signal< sc_lv<8> > grp_conv_1_fu_915_conv_out_24_V_address0;
    sc_signal< sc_logic > grp_conv_1_fu_915_conv_out_24_V_ce0;
    sc_signal< sc_logic > grp_conv_1_fu_915_conv_out_24_V_we0;
    sc_signal< sc_lv<14> > grp_conv_1_fu_915_conv_out_24_V_d0;
    sc_signal< sc_lv<8> > grp_conv_1_fu_915_conv_out_25_V_address0;
    sc_signal< sc_logic > grp_conv_1_fu_915_conv_out_25_V_ce0;
    sc_signal< sc_logic > grp_conv_1_fu_915_conv_out_25_V_we0;
    sc_signal< sc_lv<14> > grp_conv_1_fu_915_conv_out_25_V_d0;
    sc_signal< sc_logic > grp_conv_2_fu_950_ap_start;
    sc_signal< sc_logic > grp_conv_2_fu_950_ap_done;
    sc_signal< sc_logic > grp_conv_2_fu_950_ap_idle;
    sc_signal< sc_logic > grp_conv_2_fu_950_ap_ready;
    sc_signal< sc_lv<7> > grp_conv_2_fu_950_input_0_V_address0;
    sc_signal< sc_logic > grp_conv_2_fu_950_input_0_V_ce0;
    sc_signal< sc_lv<7> > grp_conv_2_fu_950_input_1_V_address0;
    sc_signal< sc_logic > grp_conv_2_fu_950_input_1_V_ce0;
    sc_signal< sc_lv<7> > grp_conv_2_fu_950_input_2_V_address0;
    sc_signal< sc_logic > grp_conv_2_fu_950_input_2_V_ce0;
    sc_signal< sc_lv<7> > grp_conv_2_fu_950_input_3_V_address0;
    sc_signal< sc_logic > grp_conv_2_fu_950_input_3_V_ce0;
    sc_signal< sc_lv<7> > grp_conv_2_fu_950_input_4_V_address0;
    sc_signal< sc_logic > grp_conv_2_fu_950_input_4_V_ce0;
    sc_signal< sc_lv<7> > grp_conv_2_fu_950_input_5_V_address0;
    sc_signal< sc_logic > grp_conv_2_fu_950_input_5_V_ce0;
    sc_signal< sc_lv<7> > grp_conv_2_fu_950_input_6_V_address0;
    sc_signal< sc_logic > grp_conv_2_fu_950_input_6_V_ce0;
    sc_signal< sc_lv<7> > grp_conv_2_fu_950_input_7_V_address0;
    sc_signal< sc_logic > grp_conv_2_fu_950_input_7_V_ce0;
    sc_signal< sc_lv<7> > grp_conv_2_fu_950_input_8_V_address0;
    sc_signal< sc_logic > grp_conv_2_fu_950_input_8_V_ce0;
    sc_signal< sc_lv<7> > grp_conv_2_fu_950_input_9_V_address0;
    sc_signal< sc_logic > grp_conv_2_fu_950_input_9_V_ce0;
    sc_signal< sc_lv<7> > grp_conv_2_fu_950_input_10_V_address0;
    sc_signal< sc_logic > grp_conv_2_fu_950_input_10_V_ce0;
    sc_signal< sc_lv<7> > grp_conv_2_fu_950_input_11_V_address0;
    sc_signal< sc_logic > grp_conv_2_fu_950_input_11_V_ce0;
    sc_signal< sc_lv<7> > grp_conv_2_fu_950_input_12_V_address0;
    sc_signal< sc_logic > grp_conv_2_fu_950_input_12_V_ce0;
    sc_signal< sc_lv<11> > grp_conv_2_fu_950_conv_out_V_address0;
    sc_signal< sc_logic > grp_conv_2_fu_950_conv_out_V_ce0;
    sc_signal< sc_logic > grp_conv_2_fu_950_conv_out_V_we0;
    sc_signal< sc_lv<14> > grp_conv_2_fu_950_conv_out_V_d0;
    sc_signal< sc_logic > grp_soft_max_fu_972_ap_start;
    sc_signal< sc_logic > grp_soft_max_fu_972_ap_done;
    sc_signal< sc_logic > grp_soft_max_fu_972_ap_idle;
    sc_signal< sc_logic > grp_soft_max_fu_972_ap_ready;
    sc_signal< sc_lv<4> > grp_soft_max_fu_972_dense_array_V_address0;
    sc_signal< sc_logic > grp_soft_max_fu_972_dense_array_V_ce0;
    sc_signal< sc_logic > grp_soft_max_fu_972_dense_array_V_we0;
    sc_signal< sc_lv<14> > grp_soft_max_fu_972_dense_array_V_d0;
    sc_signal< sc_lv<4> > grp_soft_max_fu_972_prediction_V_address0;
    sc_signal< sc_logic > grp_soft_max_fu_972_prediction_V_ce0;
    sc_signal< sc_logic > grp_soft_max_fu_972_prediction_V_we0;
    sc_signal< sc_lv<14> > grp_soft_max_fu_972_prediction_V_d0;
    sc_signal< sc_logic > grp_max_pool_2_fu_984_ap_start;
    sc_signal< sc_logic > grp_max_pool_2_fu_984_ap_done;
    sc_signal< sc_logic > grp_max_pool_2_fu_984_ap_idle;
    sc_signal< sc_logic > grp_max_pool_2_fu_984_ap_ready;
    sc_signal< sc_lv<11> > grp_max_pool_2_fu_984_conv_out_V_address0;
    sc_signal< sc_logic > grp_max_pool_2_fu_984_conv_out_V_ce0;
    sc_signal< sc_lv<9> > grp_max_pool_2_fu_984_max_pool_out_V_address0;
    sc_signal< sc_logic > grp_max_pool_2_fu_984_max_pool_out_V_ce0;
    sc_signal< sc_logic > grp_max_pool_2_fu_984_max_pool_out_V_we0;
    sc_signal< sc_lv<14> > grp_max_pool_2_fu_984_max_pool_out_V_d0;
    sc_signal< sc_logic > grp_flat_fu_990_ap_start;
    sc_signal< sc_logic > grp_flat_fu_990_ap_done;
    sc_signal< sc_logic > grp_flat_fu_990_ap_idle;
    sc_signal< sc_logic > grp_flat_fu_990_ap_ready;
    sc_signal< sc_lv<9> > grp_flat_fu_990_max_pool_out_V_address0;
    sc_signal< sc_logic > grp_flat_fu_990_max_pool_out_V_ce0;
    sc_signal< sc_lv<9> > grp_flat_fu_990_flat_array_V_address0;
    sc_signal< sc_logic > grp_flat_fu_990_flat_array_V_ce0;
    sc_signal< sc_logic > grp_flat_fu_990_flat_array_V_we0;
    sc_signal< sc_lv<14> > grp_flat_fu_990_flat_array_V_d0;
    sc_signal< sc_lv<10> > ix_in_0_reg_704;
    sc_signal< sc_lv<5> > i_0_reg_716;
    sc_signal< sc_lv<10> > ix_in_1_reg_727;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<5> > j_0_reg_737;
    sc_signal< sc_lv<6> > i_0_i_reg_748;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_logic > ap_CS_fsm_state20;
    sc_signal< sc_lv<14> > p_Val2_29_reg_759;
    sc_signal< sc_lv<9> > j_0_i_reg_771;
    sc_signal< sc_lv<15> > phi_mul_reg_782;
    sc_signal< sc_lv<5> > i_0_i49_reg_793;
    sc_signal< sc_logic > ap_CS_fsm_state24;
    sc_signal< sc_lv<14> > p_Val2_32_reg_804;
    sc_signal< sc_lv<6> > j_0_i54_reg_816;
    sc_signal< sc_lv<4> > d_0_i_reg_827;
    sc_signal< sc_logic > ap_CS_fsm_state28;
    sc_signal< sc_lv<14> > p_Val2_38_reg_838;
    sc_signal< sc_lv<5> > f_0_i_reg_850;
    sc_signal< sc_lv<4> > i24_0_reg_861;
    sc_signal< sc_logic > ap_CS_fsm_state29;
    sc_signal< sc_logic > ap_CS_fsm_state32;
    sc_signal< sc_logic > grp_max_pool_1_fu_872_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_logic > grp_conv_1_fu_915_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_logic > grp_conv_2_fu_950_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_logic > grp_soft_max_fu_972_ap_start_reg;
    sc_signal< sc_logic > grp_max_pool_2_fu_984_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_logic > grp_flat_fu_990_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_lv<64> > zext_ln27_fu_1069_p1;
    sc_signal< sc_lv<64> > sext_ln203_fu_1363_p1;
    sc_signal< sc_lv<64> > zext_ln1117_fu_1415_p1;
    sc_signal< sc_lv<64> > zext_ln14_3_fu_1399_p1;
    sc_signal< sc_lv<64> > sext_ln1117_fu_1558_p1;
    sc_signal< sc_lv<64> > zext_ln14_4_fu_1518_p1;
    sc_signal< sc_lv<64> > zext_ln1116_9_fu_1701_p1;
    sc_signal< sc_lv<64> > zext_ln48_1_fu_1661_p1;
    sc_signal< sc_lv<13> > select_ln19_fu_1477_p3;
    sc_signal< sc_lv<13> > select_ln19_1_fu_1620_p3;
    sc_signal< sc_lv<14> > add_ln703_2_fu_1735_p2;
    sc_signal< sc_lv<10> > tmp_s_fu_1018_p3;
    sc_signal< sc_lv<7> > tmp_16_fu_1030_p3;
    sc_signal< sc_lv<11> > zext_ln203_fu_1026_p1;
    sc_signal< sc_lv<11> > zext_ln203_15_fu_1038_p1;
    sc_signal< sc_lv<11> > zext_ln203_16_fu_1060_p1;
    sc_signal< sc_lv<64> > grp_fu_996_p1;
    sc_signal< sc_lv<64> > ireg_V_fu_1080_p1;
    sc_signal< sc_lv<11> > exp_tmp_V_fu_1096_p4;
    sc_signal< sc_lv<52> > trunc_ln565_fu_1110_p1;
    sc_signal< sc_lv<53> > tmp_fu_1114_p3;
    sc_signal< sc_lv<54> > p_Result_40_fu_1122_p1;
    sc_signal< sc_lv<1> > p_Result_39_fu_1088_p3;
    sc_signal< sc_lv<54> > man_V_1_fu_1126_p2;
    sc_signal< sc_lv<63> > trunc_ln556_fu_1084_p1;
    sc_signal< sc_lv<12> > zext_ln461_fu_1106_p1;
    sc_signal< sc_lv<12> > F2_fu_1146_p2;
    sc_signal< sc_lv<1> > icmp_ln581_fu_1152_p2;
    sc_signal< sc_lv<12> > add_ln581_fu_1158_p2;
    sc_signal< sc_lv<12> > sub_ln581_fu_1164_p2;
    sc_signal< sc_lv<12> > sh_amt_fu_1170_p3;
    sc_signal< sc_lv<54> > man_V_2_fu_1132_p3;
    sc_signal< sc_lv<32> > sext_ln581_fu_1178_p1;
    sc_signal< sc_lv<54> > zext_ln586_fu_1204_p1;
    sc_signal< sc_lv<54> > ashr_ln586_fu_1208_p2;
    sc_signal< sc_lv<32> > bitcast_ln696_fu_1218_p1;
    sc_signal< sc_lv<1> > tmp_21_fu_1221_p3;
    sc_signal< sc_lv<14> > trunc_ln583_fu_1188_p1;
    sc_signal< sc_lv<14> > sext_ln581cast_fu_1237_p1;
    sc_signal< sc_lv<1> > icmp_ln571_fu_1140_p2;
    sc_signal< sc_lv<1> > icmp_ln582_fu_1182_p2;
    sc_signal< sc_lv<1> > xor_ln571_fu_1247_p2;
    sc_signal< sc_lv<1> > or_ln582_fu_1259_p2;
    sc_signal< sc_lv<1> > xor_ln582_fu_1265_p2;
    sc_signal< sc_lv<1> > icmp_ln585_fu_1192_p2;
    sc_signal< sc_lv<1> > and_ln581_fu_1271_p2;
    sc_signal< sc_lv<1> > xor_ln585_fu_1277_p2;
    sc_signal< sc_lv<1> > or_ln581_fu_1295_p2;
    sc_signal< sc_lv<1> > icmp_ln603_fu_1198_p2;
    sc_signal< sc_lv<1> > xor_ln581_fu_1301_p2;
    sc_signal< sc_lv<1> > and_ln603_fu_1307_p2;
    sc_signal< sc_lv<14> > shl_ln604_fu_1241_p2;
    sc_signal< sc_lv<14> > trunc_ln586_fu_1214_p1;
    sc_signal< sc_lv<1> > and_ln585_1_fu_1289_p2;
    sc_signal< sc_lv<1> > and_ln585_fu_1283_p2;
    sc_signal< sc_lv<14> > select_ln588_fu_1229_p3;
    sc_signal< sc_lv<1> > and_ln582_fu_1253_p2;
    sc_signal< sc_lv<1> > or_ln603_fu_1321_p2;
    sc_signal< sc_lv<14> > select_ln603_fu_1313_p3;
    sc_signal< sc_lv<14> > select_ln603_1_fu_1327_p3;
    sc_signal< sc_lv<1> > or_ln603_1_fu_1335_p2;
    sc_signal< sc_lv<1> > or_ln603_2_fu_1349_p2;
    sc_signal< sc_lv<14> > select_ln603_2_fu_1341_p3;
    sc_signal< sc_lv<15> > add_ln1117_fu_1410_p2;
    sc_signal< sc_lv<22> > grp_fu_2050_p3;
    sc_signal< sc_lv<6> > sext_ln1265_fu_1445_p0;
    sc_signal< sc_lv<6> > sext_ln703_fu_1453_p0;
    sc_signal< sc_lv<14> > sext_ln1265_fu_1445_p1;
    sc_signal< sc_lv<13> > sext_ln703_fu_1453_p1;
    sc_signal< sc_lv<13> > trunc_ln703_fu_1449_p1;
    sc_signal< sc_lv<14> > add_ln703_fu_1457_p2;
    sc_signal< sc_lv<1> > tmp_22_fu_1469_p3;
    sc_signal< sc_lv<13> > add_ln203_fu_1463_p2;
    sc_signal< sc_lv<11> > tmp_17_fu_1523_p3;
    sc_signal< sc_lv<7> > tmp_18_fu_1535_p3;
    sc_signal< sc_lv<12> > zext_ln1117_4_fu_1531_p1;
    sc_signal< sc_lv<12> > zext_ln1117_5_fu_1543_p1;
    sc_signal< sc_lv<12> > sub_ln1117_fu_1547_p2;
    sc_signal< sc_lv<12> > add_ln1117_2_fu_1553_p2;
    sc_signal< sc_lv<22> > grp_fu_2059_p3;
    sc_signal< sc_lv<9> > sext_ln1265_1_fu_1588_p0;
    sc_signal< sc_lv<9> > sext_ln703_2_fu_1596_p0;
    sc_signal< sc_lv<14> > sext_ln1265_1_fu_1588_p1;
    sc_signal< sc_lv<13> > sext_ln703_2_fu_1596_p1;
    sc_signal< sc_lv<13> > trunc_ln703_1_fu_1592_p1;
    sc_signal< sc_lv<14> > add_ln703_1_fu_1600_p2;
    sc_signal< sc_lv<1> > tmp_23_fu_1612_p3;
    sc_signal< sc_lv<13> > add_ln203_1_fu_1606_p2;
    sc_signal< sc_lv<8> > tmp_19_fu_1666_p3;
    sc_signal< sc_lv<6> > tmp_20_fu_1678_p3;
    sc_signal< sc_lv<9> > zext_ln1116_8_fu_1686_p1;
    sc_signal< sc_lv<9> > zext_ln1116_fu_1674_p1;
    sc_signal< sc_lv<9> > add_ln1116_fu_1690_p2;
    sc_signal< sc_lv<9> > add_ln1116_4_fu_1696_p2;
    sc_signal< sc_lv<22> > grp_fu_2068_p3;
    sc_signal< sc_lv<14> > sext_ln1265_2_fu_1731_p1;
    sc_signal< sc_lv<14> > tmp_V_fu_1773_p2;
    sc_signal< sc_lv<14> > p_Result_s_fu_1787_p4;
    sc_signal< sc_lv<32> > p_Result_42_fu_1797_p3;
    sc_signal< sc_lv<32> > l_fu_1805_p3;
    sc_signal< sc_lv<32> > lsb_index_fu_1823_p2;
    sc_signal< sc_lv<31> > tmp_25_fu_1829_p4;
    sc_signal< sc_lv<4> > trunc_ln947_fu_1845_p1;
    sc_signal< sc_lv<4> > sub_ln947_fu_1849_p2;
    sc_signal< sc_lv<14> > zext_ln947_fu_1855_p1;
    sc_signal< sc_lv<14> > lshr_ln947_fu_1859_p2;
    sc_signal< sc_lv<14> > p_Result_36_fu_1865_p2;
    sc_signal< sc_lv<1> > icmp_ln947_fu_1839_p2;
    sc_signal< sc_lv<1> > icmp_ln947_1_fu_1871_p2;
    sc_signal< sc_lv<1> > tmp_26_fu_1883_p3;
    sc_signal< sc_lv<14> > trunc_ln944_fu_1819_p1;
    sc_signal< sc_lv<14> > add_ln949_fu_1897_p2;
    sc_signal< sc_lv<1> > p_Result_37_fu_1903_p3;
    sc_signal< sc_lv<1> > xor_ln949_fu_1891_p2;
    sc_signal< sc_lv<1> > and_ln949_fu_1911_p2;
    sc_signal< sc_lv<1> > a_fu_1877_p2;
    sc_signal< sc_lv<1> > or_ln949_fu_1917_p2;
    sc_signal< sc_lv<32> > m_fu_1941_p1;
    sc_signal< sc_lv<32> > add_ln958_fu_1944_p2;
    sc_signal< sc_lv<32> > sub_ln958_fu_1955_p2;
    sc_signal< sc_lv<32> > lshr_ln958_fu_1949_p2;
    sc_signal< sc_lv<32> > shl_ln958_fu_1960_p2;
    sc_signal< sc_lv<32> > m_12_fu_1966_p3;
    sc_signal< sc_lv<32> > m_13_fu_1973_p2;
    sc_signal< sc_lv<31> > m_s_fu_1978_p4;
    sc_signal< sc_lv<1> > tmp_27_fu_1992_p3;
    sc_signal< sc_lv<8> > select_ln964_fu_2000_p3;
    sc_signal< sc_lv<8> > sub_ln964_fu_2008_p2;
    sc_signal< sc_lv<8> > add_ln964_fu_2013_p2;
    sc_signal< sc_lv<32> > m_16_fu_1988_p1;
    sc_signal< sc_lv<9> > tmp_8_fu_2019_p3;
    sc_signal< sc_lv<32> > p_Result_43_fu_2026_p5;
    sc_signal< sc_lv<32> > bitcast_ln739_fu_2038_p1;
    sc_signal< sc_lv<22> > grp_fu_2050_p2;
    sc_signal< sc_lv<13> > grp_fu_2059_p1;
    sc_signal< sc_lv<22> > grp_fu_2059_p2;
    sc_signal< sc_lv<13> > grp_fu_2068_p0;
    sc_signal< sc_lv<22> > grp_fu_2068_p2;
    sc_signal< sc_lv<32> > ap_NS_fsm;
    sc_signal< sc_lv<22> > grp_fu_2059_p10;
    sc_signal< sc_lv<22> > grp_fu_2068_p00;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<32> ap_ST_fsm_state1;
    static const sc_lv<32> ap_ST_fsm_state2;
    static const sc_lv<32> ap_ST_fsm_state3;
    static const sc_lv<32> ap_ST_fsm_state4;
    static const sc_lv<32> ap_ST_fsm_state5;
    static const sc_lv<32> ap_ST_fsm_state6;
    static const sc_lv<32> ap_ST_fsm_state7;
    static const sc_lv<32> ap_ST_fsm_state8;
    static const sc_lv<32> ap_ST_fsm_state9;
    static const sc_lv<32> ap_ST_fsm_state10;
    static const sc_lv<32> ap_ST_fsm_state11;
    static const sc_lv<32> ap_ST_fsm_state12;
    static const sc_lv<32> ap_ST_fsm_state13;
    static const sc_lv<32> ap_ST_fsm_state14;
    static const sc_lv<32> ap_ST_fsm_state15;
    static const sc_lv<32> ap_ST_fsm_state16;
    static const sc_lv<32> ap_ST_fsm_state17;
    static const sc_lv<32> ap_ST_fsm_state18;
    static const sc_lv<32> ap_ST_fsm_state19;
    static const sc_lv<32> ap_ST_fsm_state20;
    static const sc_lv<32> ap_ST_fsm_state21;
    static const sc_lv<32> ap_ST_fsm_state22;
    static const sc_lv<32> ap_ST_fsm_state23;
    static const sc_lv<32> ap_ST_fsm_state24;
    static const sc_lv<32> ap_ST_fsm_state25;
    static const sc_lv<32> ap_ST_fsm_state26;
    static const sc_lv<32> ap_ST_fsm_state27;
    static const sc_lv<32> ap_ST_fsm_state28;
    static const sc_lv<32> ap_ST_fsm_state29;
    static const sc_lv<32> ap_ST_fsm_state30;
    static const sc_lv<32> ap_ST_fsm_state31;
    static const sc_lv<32> ap_ST_fsm_state32;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<14> ap_const_lv14_0;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<15> ap_const_lv15_0;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<13> ap_const_lv13_0;
    static const sc_lv<5> ap_const_lv5_1C;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<10> ap_const_lv10_1C;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_34;
    static const sc_lv<32> ap_const_lv32_3E;
    static const sc_lv<54> ap_const_lv54_0;
    static const sc_lv<63> ap_const_lv63_0;
    static const sc_lv<12> ap_const_lv12_433;
    static const sc_lv<12> ap_const_lv12_8;
    static const sc_lv<12> ap_const_lv12_FF8;
    static const sc_lv<12> ap_const_lv12_36;
    static const sc_lv<12> ap_const_lv12_E;
    static const sc_lv<14> ap_const_lv14_3FFF;
    static const sc_lv<6> ap_const_lv6_32;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<9> ap_const_lv9_190;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<15> ap_const_lv15_32;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<5> ap_const_lv5_1E;
    static const sc_lv<4> ap_const_lv4_A;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<18> ap_const_lv18_3FFFF;
    static const sc_lv<32> ap_const_lv32_FFFFFFE8;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<4> ap_const_lv4_7;
    static const sc_lv<14> ap_const_lv14_3FE8;
    static const sc_lv<32> ap_const_lv32_FFFFFFE7;
    static const sc_lv<8> ap_const_lv8_7F;
    static const sc_lv<8> ap_const_lv8_7E;
    static const sc_lv<8> ap_const_lv8_6;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_F2_fu_1146_p2();
    void thread_a_fu_1877_p2();
    void thread_add_ln1116_4_fu_1696_p2();
    void thread_add_ln1116_fu_1690_p2();
    void thread_add_ln1117_2_fu_1553_p2();
    void thread_add_ln1117_3_fu_1404_p2();
    void thread_add_ln1117_fu_1410_p2();
    void thread_add_ln203_1_fu_1606_p2();
    void thread_add_ln203_6_fu_1064_p2();
    void thread_add_ln203_fu_1463_p2();
    void thread_add_ln28_fu_1074_p2();
    void thread_add_ln581_fu_1158_p2();
    void thread_add_ln703_1_fu_1600_p2();
    void thread_add_ln703_2_fu_1735_p2();
    void thread_add_ln703_fu_1457_p2();
    void thread_add_ln949_fu_1897_p2();
    void thread_add_ln958_fu_1944_p2();
    void thread_add_ln964_fu_2013_p2();
    void thread_and_ln581_fu_1271_p2();
    void thread_and_ln582_fu_1253_p2();
    void thread_and_ln585_1_fu_1289_p2();
    void thread_and_ln585_fu_1283_p2();
    void thread_and_ln603_fu_1307_p2();
    void thread_and_ln949_fu_1911_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state19();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state20();
    void thread_ap_CS_fsm_state21();
    void thread_ap_CS_fsm_state22();
    void thread_ap_CS_fsm_state23();
    void thread_ap_CS_fsm_state24();
    void thread_ap_CS_fsm_state25();
    void thread_ap_CS_fsm_state26();
    void thread_ap_CS_fsm_state27();
    void thread_ap_CS_fsm_state28();
    void thread_ap_CS_fsm_state29();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state30();
    void thread_ap_CS_fsm_state31();
    void thread_ap_CS_fsm_state32();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ashr_ln586_fu_1208_p2();
    void thread_bitcast_ln696_fu_1218_p1();
    void thread_bitcast_ln739_fu_2038_p1();
    void thread_cnn_input_address0();
    void thread_cnn_input_ce0();
    void thread_conv_1_input_V_address0();
    void thread_conv_1_input_V_ce0();
    void thread_conv_1_input_V_we0();
    void thread_conv_1_out_0_V_address0();
    void thread_conv_1_out_0_V_ce0();
    void thread_conv_1_out_0_V_ce1();
    void thread_conv_1_out_0_V_d0();
    void thread_conv_1_out_0_V_we0();
    void thread_conv_1_out_10_V_address0();
    void thread_conv_1_out_10_V_ce0();
    void thread_conv_1_out_10_V_ce1();
    void thread_conv_1_out_10_V_we0();
    void thread_conv_1_out_11_V_address0();
    void thread_conv_1_out_11_V_ce0();
    void thread_conv_1_out_11_V_ce1();
    void thread_conv_1_out_11_V_we0();
    void thread_conv_1_out_12_V_address0();
    void thread_conv_1_out_12_V_ce0();
    void thread_conv_1_out_12_V_ce1();
    void thread_conv_1_out_12_V_we0();
    void thread_conv_1_out_13_V_address0();
    void thread_conv_1_out_13_V_ce0();
    void thread_conv_1_out_13_V_ce1();
    void thread_conv_1_out_13_V_we0();
    void thread_conv_1_out_14_V_address0();
    void thread_conv_1_out_14_V_ce0();
    void thread_conv_1_out_14_V_ce1();
    void thread_conv_1_out_14_V_we0();
    void thread_conv_1_out_15_V_address0();
    void thread_conv_1_out_15_V_ce0();
    void thread_conv_1_out_15_V_ce1();
    void thread_conv_1_out_15_V_we0();
    void thread_conv_1_out_16_V_address0();
    void thread_conv_1_out_16_V_ce0();
    void thread_conv_1_out_16_V_ce1();
    void thread_conv_1_out_16_V_we0();
    void thread_conv_1_out_17_V_address0();
    void thread_conv_1_out_17_V_ce0();
    void thread_conv_1_out_17_V_ce1();
    void thread_conv_1_out_17_V_we0();
    void thread_conv_1_out_18_V_address0();
    void thread_conv_1_out_18_V_ce0();
    void thread_conv_1_out_18_V_ce1();
    void thread_conv_1_out_18_V_we0();
    void thread_conv_1_out_19_V_address0();
    void thread_conv_1_out_19_V_ce0();
    void thread_conv_1_out_19_V_ce1();
    void thread_conv_1_out_19_V_we0();
    void thread_conv_1_out_1_V_address0();
    void thread_conv_1_out_1_V_ce0();
    void thread_conv_1_out_1_V_ce1();
    void thread_conv_1_out_1_V_we0();
    void thread_conv_1_out_20_V_address0();
    void thread_conv_1_out_20_V_ce0();
    void thread_conv_1_out_20_V_ce1();
    void thread_conv_1_out_20_V_we0();
    void thread_conv_1_out_21_V_address0();
    void thread_conv_1_out_21_V_ce0();
    void thread_conv_1_out_21_V_ce1();
    void thread_conv_1_out_21_V_we0();
    void thread_conv_1_out_22_V_address0();
    void thread_conv_1_out_22_V_ce0();
    void thread_conv_1_out_22_V_ce1();
    void thread_conv_1_out_22_V_we0();
    void thread_conv_1_out_23_V_address0();
    void thread_conv_1_out_23_V_ce0();
    void thread_conv_1_out_23_V_ce1();
    void thread_conv_1_out_23_V_we0();
    void thread_conv_1_out_24_V_address0();
    void thread_conv_1_out_24_V_ce0();
    void thread_conv_1_out_24_V_ce1();
    void thread_conv_1_out_24_V_we0();
    void thread_conv_1_out_25_V_address0();
    void thread_conv_1_out_25_V_ce0();
    void thread_conv_1_out_25_V_ce1();
    void thread_conv_1_out_25_V_we0();
    void thread_conv_1_out_2_V_address0();
    void thread_conv_1_out_2_V_ce0();
    void thread_conv_1_out_2_V_ce1();
    void thread_conv_1_out_2_V_we0();
    void thread_conv_1_out_3_V_address0();
    void thread_conv_1_out_3_V_ce0();
    void thread_conv_1_out_3_V_ce1();
    void thread_conv_1_out_3_V_we0();
    void thread_conv_1_out_4_V_address0();
    void thread_conv_1_out_4_V_ce0();
    void thread_conv_1_out_4_V_ce1();
    void thread_conv_1_out_4_V_we0();
    void thread_conv_1_out_5_V_address0();
    void thread_conv_1_out_5_V_ce0();
    void thread_conv_1_out_5_V_ce1();
    void thread_conv_1_out_5_V_we0();
    void thread_conv_1_out_6_V_address0();
    void thread_conv_1_out_6_V_ce0();
    void thread_conv_1_out_6_V_ce1();
    void thread_conv_1_out_6_V_we0();
    void thread_conv_1_out_7_V_address0();
    void thread_conv_1_out_7_V_ce0();
    void thread_conv_1_out_7_V_ce1();
    void thread_conv_1_out_7_V_we0();
    void thread_conv_1_out_8_V_address0();
    void thread_conv_1_out_8_V_ce0();
    void thread_conv_1_out_8_V_ce1();
    void thread_conv_1_out_8_V_we0();
    void thread_conv_1_out_9_V_address0();
    void thread_conv_1_out_9_V_ce0();
    void thread_conv_1_out_9_V_ce1();
    void thread_conv_1_out_9_V_we0();
    void thread_conv_2_out_V_address0();
    void thread_conv_2_out_V_ce0();
    void thread_conv_2_out_V_d0();
    void thread_conv_2_out_V_we0();
    void thread_d_fu_1635_p2();
    void thread_dense_1_bias_V_address0();
    void thread_dense_1_bias_V_ce0();
    void thread_dense_1_out_V_address0();
    void thread_dense_1_out_V_ce0();
    void thread_dense_1_out_V_d0();
    void thread_dense_1_out_V_we0();
    void thread_dense_1_weights_V_address0();
    void thread_dense_1_weights_V_ce0();
    void thread_dense_2_bias_V_address0();
    void thread_dense_2_bias_V_ce0();
    void thread_dense_2_out_V_address0();
    void thread_dense_2_out_V_ce0();
    void thread_dense_2_out_V_d0();
    void thread_dense_2_out_V_we0();
    void thread_dense_2_weights_V_address0();
    void thread_dense_2_weights_V_ce0();
    void thread_dense_array_V_address0();
    void thread_dense_array_V_ce0();
    void thread_dense_array_V_d0();
    void thread_dense_array_V_we0();
    void thread_dense_out_bias_V_address0();
    void thread_dense_out_bias_V_ce0();
    void thread_dense_out_weights_V_address0();
    void thread_dense_out_weights_V_ce0();
    void thread_exp_tmp_V_fu_1096_p4();
    void thread_f_fu_1655_p2();
    void thread_flat_array_V_address0();
    void thread_flat_array_V_ce0();
    void thread_flat_array_V_d0();
    void thread_flat_array_V_we0();
    void thread_grp_conv_1_fu_915_ap_start();
    void thread_grp_conv_2_fu_950_ap_start();
    void thread_grp_flat_fu_990_ap_start();
    void thread_grp_fu_2050_p2();
    void thread_grp_fu_2059_p1();
    void thread_grp_fu_2059_p10();
    void thread_grp_fu_2059_p2();
    void thread_grp_fu_2068_p0();
    void thread_grp_fu_2068_p00();
    void thread_grp_fu_2068_p2();
    void thread_grp_max_pool_1_fu_872_ap_start();
    void thread_grp_max_pool_2_fu_984_ap_start();
    void thread_grp_soft_max_fu_972_ap_start();
    void thread_i_1_fu_1373_p2();
    void thread_i_2_fu_1492_p2();
    void thread_i_3_fu_1748_p2();
    void thread_i_fu_1006_p2();
    void thread_icmp_ln13_1_fu_1506_p2();
    void thread_icmp_ln13_fu_1387_p2();
    void thread_icmp_ln23_fu_1000_p2();
    void thread_icmp_ln25_fu_1048_p2();
    void thread_icmp_ln41_fu_1629_p2();
    void thread_icmp_ln46_fu_1649_p2();
    void thread_icmp_ln571_fu_1140_p2();
    void thread_icmp_ln581_fu_1152_p2();
    void thread_icmp_ln582_fu_1182_p2();
    void thread_icmp_ln585_fu_1192_p2();
    void thread_icmp_ln603_fu_1198_p2();
    void thread_icmp_ln69_fu_1742_p2();
    void thread_icmp_ln935_fu_1759_p2();
    void thread_icmp_ln947_1_fu_1871_p2();
    void thread_icmp_ln947_fu_1839_p2();
    void thread_icmp_ln958_fu_1931_p2();
    void thread_icmp_ln9_1_fu_1486_p2();
    void thread_icmp_ln9_fu_1367_p2();
    void thread_ireg_V_fu_1080_p1();
    void thread_ix_in_fu_1012_p2();
    void thread_j_1_fu_1393_p2();
    void thread_j_2_fu_1512_p2();
    void thread_j_fu_1054_p2();
    void thread_l_fu_1805_p3();
    void thread_lsb_index_fu_1823_p2();
    void thread_lshr_ln947_fu_1859_p2();
    void thread_lshr_ln958_fu_1949_p2();
    void thread_m_12_fu_1966_p3();
    void thread_m_13_fu_1973_p2();
    void thread_m_16_fu_1988_p1();
    void thread_m_fu_1941_p1();
    void thread_m_s_fu_1978_p4();
    void thread_man_V_1_fu_1126_p2();
    void thread_man_V_2_fu_1132_p3();
    void thread_max_pool_1_out_0_V_address0();
    void thread_max_pool_1_out_0_V_ce0();
    void thread_max_pool_1_out_0_V_d0();
    void thread_max_pool_1_out_0_V_we0();
    void thread_max_pool_1_out_10_V_address0();
    void thread_max_pool_1_out_10_V_ce0();
    void thread_max_pool_1_out_10_V_we0();
    void thread_max_pool_1_out_11_V_address0();
    void thread_max_pool_1_out_11_V_ce0();
    void thread_max_pool_1_out_11_V_we0();
    void thread_max_pool_1_out_12_V_address0();
    void thread_max_pool_1_out_12_V_ce0();
    void thread_max_pool_1_out_12_V_we0();
    void thread_max_pool_1_out_1_V_address0();
    void thread_max_pool_1_out_1_V_ce0();
    void thread_max_pool_1_out_1_V_we0();
    void thread_max_pool_1_out_2_V_address0();
    void thread_max_pool_1_out_2_V_ce0();
    void thread_max_pool_1_out_2_V_we0();
    void thread_max_pool_1_out_3_V_address0();
    void thread_max_pool_1_out_3_V_ce0();
    void thread_max_pool_1_out_3_V_we0();
    void thread_max_pool_1_out_4_V_address0();
    void thread_max_pool_1_out_4_V_ce0();
    void thread_max_pool_1_out_4_V_we0();
    void thread_max_pool_1_out_5_V_address0();
    void thread_max_pool_1_out_5_V_ce0();
    void thread_max_pool_1_out_5_V_we0();
    void thread_max_pool_1_out_6_V_address0();
    void thread_max_pool_1_out_6_V_ce0();
    void thread_max_pool_1_out_6_V_we0();
    void thread_max_pool_1_out_7_V_address0();
    void thread_max_pool_1_out_7_V_ce0();
    void thread_max_pool_1_out_7_V_we0();
    void thread_max_pool_1_out_8_V_address0();
    void thread_max_pool_1_out_8_V_ce0();
    void thread_max_pool_1_out_8_V_we0();
    void thread_max_pool_1_out_9_V_address0();
    void thread_max_pool_1_out_9_V_ce0();
    void thread_max_pool_1_out_9_V_we0();
    void thread_max_pool_2_out_V_address0();
    void thread_max_pool_2_out_V_ce0();
    void thread_max_pool_2_out_V_d0();
    void thread_max_pool_2_out_V_we0();
    void thread_or_ln581_fu_1295_p2();
    void thread_or_ln582_fu_1259_p2();
    void thread_or_ln603_1_fu_1335_p2();
    void thread_or_ln603_2_fu_1349_p2();
    void thread_or_ln603_fu_1321_p2();
    void thread_or_ln949_fu_1917_p2();
    void thread_or_ln_fu_1923_p3();
    void thread_p_Result_36_fu_1865_p2();
    void thread_p_Result_37_fu_1903_p3();
    void thread_p_Result_39_fu_1088_p3();
    void thread_p_Result_40_fu_1122_p1();
    void thread_p_Result_41_fu_1765_p3();
    void thread_p_Result_42_fu_1797_p3();
    void thread_p_Result_43_fu_2026_p5();
    void thread_p_Result_s_fu_1787_p4();
    void thread_prediction_V_address0();
    void thread_prediction_V_ce0();
    void thread_prediction_V_d0();
    void thread_prediction_V_we0();
    void thread_prediction_output_address0();
    void thread_prediction_output_ce0();
    void thread_prediction_output_d0();
    void thread_prediction_output_we0();
    void thread_select_ln19_1_fu_1620_p3();
    void thread_select_ln19_fu_1477_p3();
    void thread_select_ln588_fu_1229_p3();
    void thread_select_ln603_1_fu_1327_p3();
    void thread_select_ln603_2_fu_1341_p3();
    void thread_select_ln603_3_fu_1355_p3();
    void thread_select_ln603_fu_1313_p3();
    void thread_select_ln964_fu_2000_p3();
    void thread_sext_ln1117_fu_1558_p1();
    void thread_sext_ln1265_1_fu_1588_p0();
    void thread_sext_ln1265_1_fu_1588_p1();
    void thread_sext_ln1265_2_fu_1731_p1();
    void thread_sext_ln1265_fu_1445_p0();
    void thread_sext_ln1265_fu_1445_p1();
    void thread_sext_ln203_fu_1363_p1();
    void thread_sext_ln581_fu_1178_p1();
    void thread_sext_ln581cast_fu_1237_p1();
    void thread_sext_ln703_2_fu_1596_p0();
    void thread_sext_ln703_2_fu_1596_p1();
    void thread_sext_ln703_fu_1453_p0();
    void thread_sext_ln703_fu_1453_p1();
    void thread_sh_amt_fu_1170_p3();
    void thread_shl_ln604_fu_1241_p2();
    void thread_shl_ln958_fu_1960_p2();
    void thread_sub_ln1117_fu_1547_p2();
    void thread_sub_ln203_fu_1042_p2();
    void thread_sub_ln581_fu_1164_p2();
    void thread_sub_ln944_fu_1813_p2();
    void thread_sub_ln947_fu_1849_p2();
    void thread_sub_ln958_fu_1955_p2();
    void thread_sub_ln964_fu_2008_p2();
    void thread_tmp_16_fu_1030_p3();
    void thread_tmp_17_fu_1523_p3();
    void thread_tmp_18_fu_1535_p3();
    void thread_tmp_19_fu_1666_p3();
    void thread_tmp_20_fu_1678_p3();
    void thread_tmp_21_fu_1221_p3();
    void thread_tmp_22_fu_1469_p3();
    void thread_tmp_23_fu_1612_p3();
    void thread_tmp_25_fu_1829_p4();
    void thread_tmp_26_fu_1883_p3();
    void thread_tmp_27_fu_1992_p3();
    void thread_tmp_8_fu_2019_p3();
    void thread_tmp_V_13_fu_1779_p3();
    void thread_tmp_V_fu_1773_p2();
    void thread_tmp_fu_1114_p3();
    void thread_tmp_s_fu_1018_p3();
    void thread_trunc_ln556_fu_1084_p1();
    void thread_trunc_ln565_fu_1110_p1();
    void thread_trunc_ln583_fu_1188_p1();
    void thread_trunc_ln586_fu_1214_p1();
    void thread_trunc_ln703_1_fu_1592_p1();
    void thread_trunc_ln703_fu_1449_p1();
    void thread_trunc_ln943_fu_1937_p1();
    void thread_trunc_ln944_fu_1819_p1();
    void thread_trunc_ln947_fu_1845_p1();
    void thread_xor_ln571_fu_1247_p2();
    void thread_xor_ln581_fu_1301_p2();
    void thread_xor_ln582_fu_1265_p2();
    void thread_xor_ln585_fu_1277_p2();
    void thread_xor_ln949_fu_1891_p2();
    void thread_zext_ln1116_8_fu_1686_p1();
    void thread_zext_ln1116_9_fu_1701_p1();
    void thread_zext_ln1116_fu_1674_p1();
    void thread_zext_ln1117_4_fu_1531_p1();
    void thread_zext_ln1117_5_fu_1543_p1();
    void thread_zext_ln1117_fu_1415_p1();
    void thread_zext_ln13_2_fu_1502_p1();
    void thread_zext_ln13_fu_1383_p1();
    void thread_zext_ln14_2_fu_1498_p1();
    void thread_zext_ln14_3_fu_1399_p1();
    void thread_zext_ln14_4_fu_1518_p1();
    void thread_zext_ln14_fu_1379_p1();
    void thread_zext_ln203_15_fu_1038_p1();
    void thread_zext_ln203_16_fu_1060_p1();
    void thread_zext_ln203_fu_1026_p1();
    void thread_zext_ln27_fu_1069_p1();
    void thread_zext_ln461_fu_1106_p1();
    void thread_zext_ln46_fu_1645_p1();
    void thread_zext_ln48_1_fu_1661_p1();
    void thread_zext_ln48_fu_1641_p1();
    void thread_zext_ln586_fu_1204_p1();
    void thread_zext_ln70_fu_1754_p1();
    void thread_zext_ln947_fu_1855_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
