ShiftRegister
{ 
    //Clock signal for the shift register
    input wire clk
    //Active-low reset signal
    input wire reset_n
    //Data bit to be shifted
    input wire data_in
    //Enable signal for data shift
    input wire shift_enable
}
{
    //8-bit output data from the shift register
    output reg [7:0] data_out
}