-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity GenerateProof_ggm_large is
port (
    root_val1 : IN STD_LOGIC_VECTOR (127 downto 0);
    iv_val3 : IN STD_LOGIC_VECTOR (127 downto 0);
    keys_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    keys_ce0 : OUT STD_LOGIC;
    keys_d0 : OUT STD_LOGIC_VECTOR (127 downto 0);
    keys_q0 : IN STD_LOGIC_VECTOR (127 downto 0);
    keys_we0 : OUT STD_LOGIC;
    keys_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
    keys_ce1 : OUT STD_LOGIC;
    keys_d1 : OUT STD_LOGIC_VECTOR (127 downto 0);
    keys_q1 : IN STD_LOGIC_VECTOR (127 downto 0);
    keys_we1 : OUT STD_LOGIC;
    coms_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    coms_ce0 : OUT STD_LOGIC;
    coms_d0 : OUT STD_LOGIC_VECTOR (127 downto 0);
    coms_q0 : IN STD_LOGIC_VECTOR (127 downto 0);
    coms_we0 : OUT STD_LOGIC;
    coms_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    coms_ce1 : OUT STD_LOGIC;
    coms_d1 : OUT STD_LOGIC_VECTOR (127 downto 0);
    coms_q1 : IN STD_LOGIC_VECTOR (127 downto 0);
    coms_we1 : OUT STD_LOGIC;
    seed_strm_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    seed_strm_full_n : IN STD_LOGIC;
    seed_strm_write : OUT STD_LOGIC;
    com_strm_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    com_strm_full_n : IN STD_LOGIC;
    com_strm_write : OUT STD_LOGIC;
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    root_val1_ap_vld : IN STD_LOGIC;
    iv_val3_ap_vld : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC );
end;


architecture behav of GenerateProof_ggm_large is 
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv128_lc_1 : STD_LOGIC_VECTOR (127 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_logic_1 : STD_LOGIC := '1';

attribute shreg_extract : string;
    signal tree_expansion_U0_ap_start : STD_LOGIC;
    signal tree_expansion_U0_start_full_n : STD_LOGIC;
    signal tree_expansion_U0_ap_done : STD_LOGIC;
    signal tree_expansion_U0_ap_continue : STD_LOGIC;
    signal tree_expansion_U0_ap_idle : STD_LOGIC;
    signal tree_expansion_U0_ap_ready : STD_LOGIC;
    signal tree_expansion_U0_start_out : STD_LOGIC;
    signal tree_expansion_U0_start_write : STD_LOGIC;
    signal tree_expansion_U0_k_strm_din : STD_LOGIC_VECTOR (127 downto 0);
    signal tree_expansion_U0_k_strm_write : STD_LOGIC;
    signal tree_expansion_U0_leaf_strm_din : STD_LOGIC_VECTOR (127 downto 0);
    signal tree_expansion_U0_leaf_strm_write : STD_LOGIC;
    signal seed_gen_U0_ap_start : STD_LOGIC;
    signal seed_gen_U0_ap_done : STD_LOGIC;
    signal seed_gen_U0_ap_continue : STD_LOGIC;
    signal seed_gen_U0_ap_idle : STD_LOGIC;
    signal seed_gen_U0_ap_ready : STD_LOGIC;
    signal seed_gen_U0_start_out : STD_LOGIC;
    signal seed_gen_U0_start_write : STD_LOGIC;
    signal seed_gen_U0_com_strm_din : STD_LOGIC_VECTOR (127 downto 0);
    signal seed_gen_U0_com_strm_write : STD_LOGIC;
    signal seed_gen_U0_leaf_strm_read : STD_LOGIC;
    signal seed_gen_U0_seed_strm_din : STD_LOGIC_VECTOR (127 downto 0);
    signal seed_gen_U0_seed_strm_write : STD_LOGIC;
    signal seed_gen_U0_com_strm_cp_din : STD_LOGIC_VECTOR (127 downto 0);
    signal seed_gen_U0_com_strm_cp_write : STD_LOGIC;
    signal ap_sync_continue : STD_LOGIC;
    signal key_to_mem_U0_ap_start : STD_LOGIC;
    signal key_to_mem_U0_ap_done : STD_LOGIC;
    signal key_to_mem_U0_ap_continue : STD_LOGIC;
    signal key_to_mem_U0_ap_idle : STD_LOGIC;
    signal key_to_mem_U0_ap_ready : STD_LOGIC;
    signal key_to_mem_U0_k_strm_read : STD_LOGIC;
    signal key_to_mem_U0_k_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal key_to_mem_U0_k_ce0 : STD_LOGIC;
    signal key_to_mem_U0_k_we0 : STD_LOGIC;
    signal key_to_mem_U0_k_d0 : STD_LOGIC_VECTOR (127 downto 0);
    signal com_to_mem_U0_ap_start : STD_LOGIC;
    signal com_to_mem_U0_ap_done : STD_LOGIC;
    signal com_to_mem_U0_ap_continue : STD_LOGIC;
    signal com_to_mem_U0_ap_idle : STD_LOGIC;
    signal com_to_mem_U0_ap_ready : STD_LOGIC;
    signal com_to_mem_U0_com_strm_cp_read : STD_LOGIC;
    signal com_to_mem_U0_coms_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal com_to_mem_U0_coms_ce0 : STD_LOGIC;
    signal com_to_mem_U0_coms_we0 : STD_LOGIC;
    signal com_to_mem_U0_coms_d0 : STD_LOGIC_VECTOR (127 downto 0);
    signal k_strm_full_n : STD_LOGIC;
    signal k_strm_dout : STD_LOGIC_VECTOR (127 downto 0);
    signal k_strm_empty_n : STD_LOGIC;
    signal k_strm_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal k_strm_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal leaf_strm_full_n : STD_LOGIC;
    signal leaf_strm_dout : STD_LOGIC_VECTOR (127 downto 0);
    signal leaf_strm_empty_n : STD_LOGIC;
    signal leaf_strm_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal leaf_strm_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal com_strm_cp_full_n : STD_LOGIC;
    signal com_strm_cp_dout : STD_LOGIC_VECTOR (127 downto 0);
    signal com_strm_cp_empty_n : STD_LOGIC;
    signal com_strm_cp_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal com_strm_cp_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sync_done : STD_LOGIC;
    signal start_for_seed_gen_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_seed_gen_U0_full_n : STD_LOGIC;
    signal start_for_seed_gen_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_seed_gen_U0_empty_n : STD_LOGIC;
    signal start_for_key_to_mem_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_key_to_mem_U0_full_n : STD_LOGIC;
    signal start_for_key_to_mem_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_key_to_mem_U0_empty_n : STD_LOGIC;
    signal start_for_com_to_mem_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_com_to_mem_U0_full_n : STD_LOGIC;
    signal start_for_com_to_mem_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_com_to_mem_U0_empty_n : STD_LOGIC;

    component GenerateProof_tree_expansion IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        root_val : IN STD_LOGIC_VECTOR (127 downto 0);
        iv_val1 : IN STD_LOGIC_VECTOR (127 downto 0);
        k_strm_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        k_strm_full_n : IN STD_LOGIC;
        k_strm_write : OUT STD_LOGIC;
        k_strm_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        k_strm_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        leaf_strm_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        leaf_strm_full_n : IN STD_LOGIC;
        leaf_strm_write : OUT STD_LOGIC;
        leaf_strm_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        leaf_strm_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component GenerateProof_seed_gen IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        iv_val : IN STD_LOGIC_VECTOR (127 downto 0);
        com_strm_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        com_strm_full_n : IN STD_LOGIC;
        com_strm_write : OUT STD_LOGIC;
        leaf_strm_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        leaf_strm_empty_n : IN STD_LOGIC;
        leaf_strm_read : OUT STD_LOGIC;
        leaf_strm_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        leaf_strm_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        seed_strm_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        seed_strm_full_n : IN STD_LOGIC;
        seed_strm_write : OUT STD_LOGIC;
        com_strm_cp_din : OUT STD_LOGIC_VECTOR (127 downto 0);
        com_strm_cp_full_n : IN STD_LOGIC;
        com_strm_cp_write : OUT STD_LOGIC;
        com_strm_cp_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        com_strm_cp_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component GenerateProof_key_to_mem IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        k_strm_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        k_strm_empty_n : IN STD_LOGIC;
        k_strm_read : OUT STD_LOGIC;
        k_strm_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        k_strm_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        k_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        k_ce0 : OUT STD_LOGIC;
        k_we0 : OUT STD_LOGIC;
        k_d0 : OUT STD_LOGIC_VECTOR (127 downto 0) );
    end component;


    component GenerateProof_com_to_mem IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        com_strm_cp_dout : IN STD_LOGIC_VECTOR (127 downto 0);
        com_strm_cp_empty_n : IN STD_LOGIC;
        com_strm_cp_read : OUT STD_LOGIC;
        com_strm_cp_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        com_strm_cp_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        coms_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        coms_ce0 : OUT STD_LOGIC;
        coms_we0 : OUT STD_LOGIC;
        coms_d0 : OUT STD_LOGIC_VECTOR (127 downto 0) );
    end component;


    component GenerateProof_fifo_w128_d2_S_x IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (127 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (127 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC;
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component GenerateProof_start_for_seed_gen_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component GenerateProof_start_for_key_to_mem_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component GenerateProof_start_for_com_to_mem_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    tree_expansion_U0 : component GenerateProof_tree_expansion
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => tree_expansion_U0_ap_start,
        start_full_n => tree_expansion_U0_start_full_n,
        ap_done => tree_expansion_U0_ap_done,
        ap_continue => tree_expansion_U0_ap_continue,
        ap_idle => tree_expansion_U0_ap_idle,
        ap_ready => tree_expansion_U0_ap_ready,
        start_out => tree_expansion_U0_start_out,
        start_write => tree_expansion_U0_start_write,
        root_val => root_val1,
        iv_val1 => iv_val3,
        k_strm_din => tree_expansion_U0_k_strm_din,
        k_strm_full_n => k_strm_full_n,
        k_strm_write => tree_expansion_U0_k_strm_write,
        k_strm_num_data_valid => k_strm_num_data_valid,
        k_strm_fifo_cap => k_strm_fifo_cap,
        leaf_strm_din => tree_expansion_U0_leaf_strm_din,
        leaf_strm_full_n => leaf_strm_full_n,
        leaf_strm_write => tree_expansion_U0_leaf_strm_write,
        leaf_strm_num_data_valid => leaf_strm_num_data_valid,
        leaf_strm_fifo_cap => leaf_strm_fifo_cap);

    seed_gen_U0 : component GenerateProof_seed_gen
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => seed_gen_U0_ap_start,
        start_full_n => start_for_com_to_mem_U0_full_n,
        ap_done => seed_gen_U0_ap_done,
        ap_continue => seed_gen_U0_ap_continue,
        ap_idle => seed_gen_U0_ap_idle,
        ap_ready => seed_gen_U0_ap_ready,
        start_out => seed_gen_U0_start_out,
        start_write => seed_gen_U0_start_write,
        iv_val => iv_val3,
        com_strm_din => seed_gen_U0_com_strm_din,
        com_strm_full_n => com_strm_full_n,
        com_strm_write => seed_gen_U0_com_strm_write,
        leaf_strm_dout => leaf_strm_dout,
        leaf_strm_empty_n => leaf_strm_empty_n,
        leaf_strm_read => seed_gen_U0_leaf_strm_read,
        leaf_strm_num_data_valid => leaf_strm_num_data_valid,
        leaf_strm_fifo_cap => leaf_strm_fifo_cap,
        seed_strm_din => seed_gen_U0_seed_strm_din,
        seed_strm_full_n => seed_strm_full_n,
        seed_strm_write => seed_gen_U0_seed_strm_write,
        com_strm_cp_din => seed_gen_U0_com_strm_cp_din,
        com_strm_cp_full_n => com_strm_cp_full_n,
        com_strm_cp_write => seed_gen_U0_com_strm_cp_write,
        com_strm_cp_num_data_valid => com_strm_cp_num_data_valid,
        com_strm_cp_fifo_cap => com_strm_cp_fifo_cap);

    key_to_mem_U0 : component GenerateProof_key_to_mem
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => key_to_mem_U0_ap_start,
        ap_done => key_to_mem_U0_ap_done,
        ap_continue => key_to_mem_U0_ap_continue,
        ap_idle => key_to_mem_U0_ap_idle,
        ap_ready => key_to_mem_U0_ap_ready,
        k_strm_dout => k_strm_dout,
        k_strm_empty_n => k_strm_empty_n,
        k_strm_read => key_to_mem_U0_k_strm_read,
        k_strm_num_data_valid => k_strm_num_data_valid,
        k_strm_fifo_cap => k_strm_fifo_cap,
        k_address0 => key_to_mem_U0_k_address0,
        k_ce0 => key_to_mem_U0_k_ce0,
        k_we0 => key_to_mem_U0_k_we0,
        k_d0 => key_to_mem_U0_k_d0);

    com_to_mem_U0 : component GenerateProof_com_to_mem
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => com_to_mem_U0_ap_start,
        ap_done => com_to_mem_U0_ap_done,
        ap_continue => com_to_mem_U0_ap_continue,
        ap_idle => com_to_mem_U0_ap_idle,
        ap_ready => com_to_mem_U0_ap_ready,
        com_strm_cp_dout => com_strm_cp_dout,
        com_strm_cp_empty_n => com_strm_cp_empty_n,
        com_strm_cp_read => com_to_mem_U0_com_strm_cp_read,
        com_strm_cp_num_data_valid => com_strm_cp_num_data_valid,
        com_strm_cp_fifo_cap => com_strm_cp_fifo_cap,
        coms_address0 => com_to_mem_U0_coms_address0,
        coms_ce0 => com_to_mem_U0_coms_ce0,
        coms_we0 => com_to_mem_U0_coms_we0,
        coms_d0 => com_to_mem_U0_coms_d0);

    k_strm_U : component GenerateProof_fifo_w128_d2_S_x
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => tree_expansion_U0_k_strm_din,
        if_full_n => k_strm_full_n,
        if_write => tree_expansion_U0_k_strm_write,
        if_dout => k_strm_dout,
        if_empty_n => k_strm_empty_n,
        if_read => key_to_mem_U0_k_strm_read,
        if_num_data_valid => k_strm_num_data_valid,
        if_fifo_cap => k_strm_fifo_cap);

    leaf_strm_U : component GenerateProof_fifo_w128_d2_S_x
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => tree_expansion_U0_leaf_strm_din,
        if_full_n => leaf_strm_full_n,
        if_write => tree_expansion_U0_leaf_strm_write,
        if_dout => leaf_strm_dout,
        if_empty_n => leaf_strm_empty_n,
        if_read => seed_gen_U0_leaf_strm_read,
        if_num_data_valid => leaf_strm_num_data_valid,
        if_fifo_cap => leaf_strm_fifo_cap);

    com_strm_cp_U : component GenerateProof_fifo_w128_d2_S_x
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => seed_gen_U0_com_strm_cp_din,
        if_full_n => com_strm_cp_full_n,
        if_write => seed_gen_U0_com_strm_cp_write,
        if_dout => com_strm_cp_dout,
        if_empty_n => com_strm_cp_empty_n,
        if_read => com_to_mem_U0_com_strm_cp_read,
        if_num_data_valid => com_strm_cp_num_data_valid,
        if_fifo_cap => com_strm_cp_fifo_cap);

    start_for_seed_gen_U0_U : component GenerateProof_start_for_seed_gen_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_seed_gen_U0_din,
        if_full_n => start_for_seed_gen_U0_full_n,
        if_write => tree_expansion_U0_start_write,
        if_dout => start_for_seed_gen_U0_dout,
        if_empty_n => start_for_seed_gen_U0_empty_n,
        if_read => seed_gen_U0_ap_ready);

    start_for_key_to_mem_U0_U : component GenerateProof_start_for_key_to_mem_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_key_to_mem_U0_din,
        if_full_n => start_for_key_to_mem_U0_full_n,
        if_write => tree_expansion_U0_start_write,
        if_dout => start_for_key_to_mem_U0_dout,
        if_empty_n => start_for_key_to_mem_U0_empty_n,
        if_read => key_to_mem_U0_ap_ready);

    start_for_com_to_mem_U0_U : component GenerateProof_start_for_com_to_mem_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_com_to_mem_U0_din,
        if_full_n => start_for_com_to_mem_U0_full_n,
        if_write => seed_gen_U0_start_write,
        if_dout => start_for_com_to_mem_U0_dout,
        if_empty_n => start_for_com_to_mem_U0_empty_n,
        if_read => com_to_mem_U0_ap_ready);





    ap_sync_done_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            ap_sync_done <= (seed_gen_U0_ap_done and key_to_mem_U0_ap_done and not(ap_sync_continue) and com_to_mem_U0_ap_done);
        end if;
    end process;
    ap_done <= ap_sync_done;
    ap_idle <= (tree_expansion_U0_ap_idle and seed_gen_U0_ap_idle and key_to_mem_U0_ap_idle and com_to_mem_U0_ap_idle);
    ap_ready <= tree_expansion_U0_ap_ready;
    ap_sync_continue <= (ap_sync_done and ap_continue);
    com_strm_din <= seed_gen_U0_com_strm_din;
    com_strm_write <= seed_gen_U0_com_strm_write;
    com_to_mem_U0_ap_continue <= ap_sync_continue;
    com_to_mem_U0_ap_start <= start_for_com_to_mem_U0_empty_n;
    coms_address0 <= com_to_mem_U0_coms_address0;
    coms_address1 <= ap_const_lv1_0;
    coms_ce0 <= com_to_mem_U0_coms_ce0;
    coms_ce1 <= ap_const_logic_0;
    coms_d0 <= com_to_mem_U0_coms_d0;
    coms_d1 <= ap_const_lv128_lc_1;
    coms_we0 <= com_to_mem_U0_coms_we0;
    coms_we1 <= ap_const_logic_0;
    key_to_mem_U0_ap_continue <= ap_sync_continue;
    key_to_mem_U0_ap_start <= start_for_key_to_mem_U0_empty_n;
    keys_address0 <= key_to_mem_U0_k_address0;
    keys_address1 <= ap_const_lv2_0;
    keys_ce0 <= key_to_mem_U0_k_ce0;
    keys_ce1 <= ap_const_logic_0;
    keys_d0 <= key_to_mem_U0_k_d0;
    keys_d1 <= ap_const_lv128_lc_1;
    keys_we0 <= key_to_mem_U0_k_we0;
    keys_we1 <= ap_const_logic_0;
    seed_gen_U0_ap_continue <= ap_sync_continue;
    seed_gen_U0_ap_start <= start_for_seed_gen_U0_empty_n;
    seed_strm_din <= seed_gen_U0_seed_strm_din;
    seed_strm_write <= seed_gen_U0_seed_strm_write;
    start_for_com_to_mem_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_key_to_mem_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_seed_gen_U0_din <= (0=>ap_const_logic_1, others=>'-');
    tree_expansion_U0_ap_continue <= ap_const_logic_1;
    tree_expansion_U0_ap_start <= ap_start;
    tree_expansion_U0_start_full_n <= (start_for_seed_gen_U0_full_n and start_for_key_to_mem_U0_full_n);
end behav;
