<stg><name>DCT_MAT_Multiply2_Loop_Col_proc291</name>


<trans_list>

<trans id="279" from="1" to="2">
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="2" to="47">
<condition id="62">
<or_exp><and_exp><literal name="exitcond1_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="2" to="3">
<condition id="107">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="3" to="4">
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="4" to="5">
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="5" to="6">
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="6" to="7">
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="7" to="8">
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="8" to="9">
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="9" to="10">
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="10" to="11">
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="11" to="12">
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="12" to="13">
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="13" to="14">
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="14" to="15">
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="15" to="16">
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="16" to="17">
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="17" to="18">
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="18" to="19">
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="19" to="20">
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="20" to="21">
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="21" to="22">
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="22" to="23">
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="23" to="24">
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="24" to="25">
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="25" to="26">
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="26" to="27">
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="27" to="28">
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="28" to="29">
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="29" to="30">
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="30" to="31">
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="31" to="32">
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="32" to="33">
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="33" to="34">
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="34" to="35">
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="35" to="36">
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="36" to="37">
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="37" to="38">
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="38" to="39">
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="39" to="40">
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="40" to="41">
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="41" to="42">
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="42" to="43">
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="43" to="44">
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="44" to="45">
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="45" to="46">
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="46" to="2">
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:0  call void (...)* @_ssdm_op_SpecInterface(float* %C, [8 x i8]* @p_str19, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1  %p_read715 = call float @_ssdm_op_Read.ap_auto.float(float %p_read7)

]]></node>
<StgValue><ssdm name="p_read715"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2  %p_read614 = call float @_ssdm_op_Read.ap_auto.float(float %p_read6)

]]></node>
<StgValue><ssdm name="p_read614"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3  %p_read513 = call float @_ssdm_op_Read.ap_auto.float(float %p_read5)

]]></node>
<StgValue><ssdm name="p_read513"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:4  %p_read412 = call float @_ssdm_op_Read.ap_auto.float(float %p_read4)

]]></node>
<StgValue><ssdm name="p_read412"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:5  %p_read311 = call float @_ssdm_op_Read.ap_auto.float(float %p_read3)

]]></node>
<StgValue><ssdm name="p_read311"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:6  %p_read210 = call float @_ssdm_op_Read.ap_auto.float(float %p_read2)

]]></node>
<StgValue><ssdm name="p_read210"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:7  %p_read19 = call float @_ssdm_op_Read.ap_auto.float(float %p_read1)

]]></node>
<StgValue><ssdm name="p_read19"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:8  %p_read_158 = call float @_ssdm_op_Read.ap_auto.float(float %p_read)

]]></node>
<StgValue><ssdm name="p_read_158"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:9  %B_0_0_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %B_0_0)

]]></node>
<StgValue><ssdm name="B_0_0_read"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:10  call void (...)* @_ssdm_op_SpecInterface(float* %B_0_0, [8 x i8]* @str912, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str912, [8 x i8]* @str912, [8 x i8]* @str912)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:11  %B_0_1_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %B_0_1)

]]></node>
<StgValue><ssdm name="B_0_1_read"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:12  call void (...)* @_ssdm_op_SpecInterface(float* %B_0_1, [8 x i8]* @str913, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str913, [8 x i8]* @str913, [8 x i8]* @str913)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:13  %B_0_2_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %B_0_2)

]]></node>
<StgValue><ssdm name="B_0_2_read"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:14  call void (...)* @_ssdm_op_SpecInterface(float* %B_0_2, [8 x i8]* @str914, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str914, [8 x i8]* @str914, [8 x i8]* @str914)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:15  %B_0_3_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %B_0_3)

]]></node>
<StgValue><ssdm name="B_0_3_read"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:16  call void (...)* @_ssdm_op_SpecInterface(float* %B_0_3, [8 x i8]* @str915, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str915, [8 x i8]* @str915, [8 x i8]* @str915)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:17  %B_0_4_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %B_0_4)

]]></node>
<StgValue><ssdm name="B_0_4_read"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:18  call void (...)* @_ssdm_op_SpecInterface(float* %B_0_4, [8 x i8]* @str916, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str916, [8 x i8]* @str916, [8 x i8]* @str916)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:19  %B_0_5_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %B_0_5)

]]></node>
<StgValue><ssdm name="B_0_5_read"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:20  call void (...)* @_ssdm_op_SpecInterface(float* %B_0_5, [8 x i8]* @str917, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str917, [8 x i8]* @str917, [8 x i8]* @str917)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:21  %B_0_6_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %B_0_6)

]]></node>
<StgValue><ssdm name="B_0_6_read"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:22  call void (...)* @_ssdm_op_SpecInterface(float* %B_0_6, [8 x i8]* @str918, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str918, [8 x i8]* @str918, [8 x i8]* @str918)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:23  %B_0_7_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %B_0_7)

]]></node>
<StgValue><ssdm name="B_0_7_read"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:24  call void (...)* @_ssdm_op_SpecInterface(float* %B_0_7, [8 x i8]* @str919, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str919, [8 x i8]* @str919, [8 x i8]* @str919)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:25  %B_1_0_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %B_1_0)

]]></node>
<StgValue><ssdm name="B_1_0_read"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:26  call void (...)* @_ssdm_op_SpecInterface(float* %B_1_0, [8 x i8]* @str920, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str920, [8 x i8]* @str920, [8 x i8]* @str920)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:27  %B_1_1_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %B_1_1)

]]></node>
<StgValue><ssdm name="B_1_1_read"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:28  call void (...)* @_ssdm_op_SpecInterface(float* %B_1_1, [8 x i8]* @str921, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str921, [8 x i8]* @str921, [8 x i8]* @str921)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:29  %B_1_2_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %B_1_2)

]]></node>
<StgValue><ssdm name="B_1_2_read"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:30  call void (...)* @_ssdm_op_SpecInterface(float* %B_1_2, [8 x i8]* @str922, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str922, [8 x i8]* @str922, [8 x i8]* @str922)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:31  %B_1_3_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %B_1_3)

]]></node>
<StgValue><ssdm name="B_1_3_read"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:32  call void (...)* @_ssdm_op_SpecInterface(float* %B_1_3, [8 x i8]* @str923, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str923, [8 x i8]* @str923, [8 x i8]* @str923)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:33  %B_1_4_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %B_1_4)

]]></node>
<StgValue><ssdm name="B_1_4_read"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:34  call void (...)* @_ssdm_op_SpecInterface(float* %B_1_4, [8 x i8]* @str924, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str924, [8 x i8]* @str924, [8 x i8]* @str924)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:35  %B_1_5_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %B_1_5)

]]></node>
<StgValue><ssdm name="B_1_5_read"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:36  call void (...)* @_ssdm_op_SpecInterface(float* %B_1_5, [8 x i8]* @str925, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str925, [8 x i8]* @str925, [8 x i8]* @str925)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:37  %B_1_6_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %B_1_6)

]]></node>
<StgValue><ssdm name="B_1_6_read"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:38  call void (...)* @_ssdm_op_SpecInterface(float* %B_1_6, [8 x i8]* @str926, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str926, [8 x i8]* @str926, [8 x i8]* @str926)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:39  %B_1_7_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %B_1_7)

]]></node>
<StgValue><ssdm name="B_1_7_read"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:40  call void (...)* @_ssdm_op_SpecInterface(float* %B_1_7, [8 x i8]* @str927, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str927, [8 x i8]* @str927, [8 x i8]* @str927)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:41  %B_2_0_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %B_2_0)

]]></node>
<StgValue><ssdm name="B_2_0_read"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:42  call void (...)* @_ssdm_op_SpecInterface(float* %B_2_0, [8 x i8]* @str928, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str928, [8 x i8]* @str928, [8 x i8]* @str928)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:43  %B_2_1_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %B_2_1)

]]></node>
<StgValue><ssdm name="B_2_1_read"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:44  call void (...)* @_ssdm_op_SpecInterface(float* %B_2_1, [8 x i8]* @str929, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str929, [8 x i8]* @str929, [8 x i8]* @str929)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:45  %B_2_2_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %B_2_2)

]]></node>
<StgValue><ssdm name="B_2_2_read"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:46  call void (...)* @_ssdm_op_SpecInterface(float* %B_2_2, [8 x i8]* @str930, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str930, [8 x i8]* @str930, [8 x i8]* @str930)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:47  %B_2_3_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %B_2_3)

]]></node>
<StgValue><ssdm name="B_2_3_read"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:48  call void (...)* @_ssdm_op_SpecInterface(float* %B_2_3, [8 x i8]* @str931, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str931, [8 x i8]* @str931, [8 x i8]* @str931)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:49  %B_2_4_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %B_2_4)

]]></node>
<StgValue><ssdm name="B_2_4_read"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:50  call void (...)* @_ssdm_op_SpecInterface(float* %B_2_4, [8 x i8]* @str932, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str932, [8 x i8]* @str932, [8 x i8]* @str932)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:51  %B_2_5_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %B_2_5)

]]></node>
<StgValue><ssdm name="B_2_5_read"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:52  call void (...)* @_ssdm_op_SpecInterface(float* %B_2_5, [8 x i8]* @str933, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str933, [8 x i8]* @str933, [8 x i8]* @str933)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:53  %B_2_6_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %B_2_6)

]]></node>
<StgValue><ssdm name="B_2_6_read"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:54  call void (...)* @_ssdm_op_SpecInterface(float* %B_2_6, [8 x i8]* @str934, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str934, [8 x i8]* @str934, [8 x i8]* @str934)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:55  %B_2_7_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %B_2_7)

]]></node>
<StgValue><ssdm name="B_2_7_read"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:56  call void (...)* @_ssdm_op_SpecInterface(float* %B_2_7, [8 x i8]* @str935, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str935, [8 x i8]* @str935, [8 x i8]* @str935)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:57  %B_3_0_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %B_3_0)

]]></node>
<StgValue><ssdm name="B_3_0_read"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:58  call void (...)* @_ssdm_op_SpecInterface(float* %B_3_0, [8 x i8]* @str936, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str936, [8 x i8]* @str936, [8 x i8]* @str936)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:59  %B_3_1_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %B_3_1)

]]></node>
<StgValue><ssdm name="B_3_1_read"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="134" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:60  call void (...)* @_ssdm_op_SpecInterface(float* %B_3_1, [8 x i8]* @str937, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str937, [8 x i8]* @str937, [8 x i8]* @str937)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:61  %B_3_2_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %B_3_2)

]]></node>
<StgValue><ssdm name="B_3_2_read"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:62  call void (...)* @_ssdm_op_SpecInterface(float* %B_3_2, [8 x i8]* @str938, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str938, [8 x i8]* @str938, [8 x i8]* @str938)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:63  %B_3_3_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %B_3_3)

]]></node>
<StgValue><ssdm name="B_3_3_read"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="138" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:64  call void (...)* @_ssdm_op_SpecInterface(float* %B_3_3, [8 x i8]* @str939, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str939, [8 x i8]* @str939, [8 x i8]* @str939)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:65  %B_3_4_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %B_3_4)

]]></node>
<StgValue><ssdm name="B_3_4_read"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:66  call void (...)* @_ssdm_op_SpecInterface(float* %B_3_4, [8 x i8]* @str940, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str940, [8 x i8]* @str940, [8 x i8]* @str940)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:67  %B_3_5_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %B_3_5)

]]></node>
<StgValue><ssdm name="B_3_5_read"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="142" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:68  call void (...)* @_ssdm_op_SpecInterface(float* %B_3_5, [8 x i8]* @str941, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str941, [8 x i8]* @str941, [8 x i8]* @str941)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:69  %B_3_6_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %B_3_6)

]]></node>
<StgValue><ssdm name="B_3_6_read"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="144" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:70  call void (...)* @_ssdm_op_SpecInterface(float* %B_3_6, [8 x i8]* @str942, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str942, [8 x i8]* @str942, [8 x i8]* @str942)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:71  %B_3_7_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %B_3_7)

]]></node>
<StgValue><ssdm name="B_3_7_read"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:72  call void (...)* @_ssdm_op_SpecInterface(float* %B_3_7, [8 x i8]* @str943, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str943, [8 x i8]* @str943, [8 x i8]* @str943)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:73  %B_4_0_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %B_4_0)

]]></node>
<StgValue><ssdm name="B_4_0_read"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="148" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:74  call void (...)* @_ssdm_op_SpecInterface(float* %B_4_0, [8 x i8]* @str944, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str944, [8 x i8]* @str944, [8 x i8]* @str944)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:75  %B_4_1_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %B_4_1)

]]></node>
<StgValue><ssdm name="B_4_1_read"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="150" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:76  call void (...)* @_ssdm_op_SpecInterface(float* %B_4_1, [8 x i8]* @str945, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str945, [8 x i8]* @str945, [8 x i8]* @str945)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:77  %B_4_2_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %B_4_2)

]]></node>
<StgValue><ssdm name="B_4_2_read"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="152" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:78  call void (...)* @_ssdm_op_SpecInterface(float* %B_4_2, [8 x i8]* @str946, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str946, [8 x i8]* @str946, [8 x i8]* @str946)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:79  %B_4_3_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %B_4_3)

]]></node>
<StgValue><ssdm name="B_4_3_read"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="154" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:80  call void (...)* @_ssdm_op_SpecInterface(float* %B_4_3, [8 x i8]* @str947, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str947, [8 x i8]* @str947, [8 x i8]* @str947)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:81  %B_4_4_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %B_4_4)

]]></node>
<StgValue><ssdm name="B_4_4_read"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:82  call void (...)* @_ssdm_op_SpecInterface(float* %B_4_4, [8 x i8]* @str948, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str948, [8 x i8]* @str948, [8 x i8]* @str948)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:83  %B_4_5_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %B_4_5)

]]></node>
<StgValue><ssdm name="B_4_5_read"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="158" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:84  call void (...)* @_ssdm_op_SpecInterface(float* %B_4_5, [8 x i8]* @str949, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str949, [8 x i8]* @str949, [8 x i8]* @str949)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:85  %B_4_6_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %B_4_6)

]]></node>
<StgValue><ssdm name="B_4_6_read"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="160" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:86  call void (...)* @_ssdm_op_SpecInterface(float* %B_4_6, [8 x i8]* @str950, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str950, [8 x i8]* @str950, [8 x i8]* @str950)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:87  %B_4_7_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %B_4_7)

]]></node>
<StgValue><ssdm name="B_4_7_read"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="162" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:88  call void (...)* @_ssdm_op_SpecInterface(float* %B_4_7, [8 x i8]* @str951, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str951, [8 x i8]* @str951, [8 x i8]* @str951)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:89  %B_5_0_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %B_5_0)

]]></node>
<StgValue><ssdm name="B_5_0_read"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="164" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:90  call void (...)* @_ssdm_op_SpecInterface(float* %B_5_0, [8 x i8]* @str952, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str952, [8 x i8]* @str952, [8 x i8]* @str952)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:91  %B_5_1_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %B_5_1)

]]></node>
<StgValue><ssdm name="B_5_1_read"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="166" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:92  call void (...)* @_ssdm_op_SpecInterface(float* %B_5_1, [8 x i8]* @str953, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str953, [8 x i8]* @str953, [8 x i8]* @str953)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:93  %B_5_2_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %B_5_2)

]]></node>
<StgValue><ssdm name="B_5_2_read"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="168" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:94  call void (...)* @_ssdm_op_SpecInterface(float* %B_5_2, [8 x i8]* @str954, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str954, [8 x i8]* @str954, [8 x i8]* @str954)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:95  %B_5_3_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %B_5_3)

]]></node>
<StgValue><ssdm name="B_5_3_read"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="170" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:96  call void (...)* @_ssdm_op_SpecInterface(float* %B_5_3, [8 x i8]* @str955, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str955, [8 x i8]* @str955, [8 x i8]* @str955)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:97  %B_5_4_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %B_5_4)

]]></node>
<StgValue><ssdm name="B_5_4_read"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="172" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:98  call void (...)* @_ssdm_op_SpecInterface(float* %B_5_4, [8 x i8]* @str956, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str956, [8 x i8]* @str956, [8 x i8]* @str956)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:99  %B_5_5_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %B_5_5)

]]></node>
<StgValue><ssdm name="B_5_5_read"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="174" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:100  call void (...)* @_ssdm_op_SpecInterface(float* %B_5_5, [8 x i8]* @str957, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str957, [8 x i8]* @str957, [8 x i8]* @str957)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:101  %B_5_6_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %B_5_6)

]]></node>
<StgValue><ssdm name="B_5_6_read"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="176" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:102  call void (...)* @_ssdm_op_SpecInterface(float* %B_5_6, [8 x i8]* @str958, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str958, [8 x i8]* @str958, [8 x i8]* @str958)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:103  %B_5_7_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %B_5_7)

]]></node>
<StgValue><ssdm name="B_5_7_read"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="178" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:104  call void (...)* @_ssdm_op_SpecInterface(float* %B_5_7, [8 x i8]* @str959, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str959, [8 x i8]* @str959, [8 x i8]* @str959)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:105  %B_6_0_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %B_6_0)

]]></node>
<StgValue><ssdm name="B_6_0_read"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="180" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:106  call void (...)* @_ssdm_op_SpecInterface(float* %B_6_0, [8 x i8]* @str960, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str960, [8 x i8]* @str960, [8 x i8]* @str960)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:107  %B_6_1_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %B_6_1)

]]></node>
<StgValue><ssdm name="B_6_1_read"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="182" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:108  call void (...)* @_ssdm_op_SpecInterface(float* %B_6_1, [8 x i8]* @str961, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str961, [8 x i8]* @str961, [8 x i8]* @str961)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:109  %B_6_2_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %B_6_2)

]]></node>
<StgValue><ssdm name="B_6_2_read"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="184" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:110  call void (...)* @_ssdm_op_SpecInterface(float* %B_6_2, [8 x i8]* @str962, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str962, [8 x i8]* @str962, [8 x i8]* @str962)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:111  %B_6_3_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %B_6_3)

]]></node>
<StgValue><ssdm name="B_6_3_read"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="186" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:112  call void (...)* @_ssdm_op_SpecInterface(float* %B_6_3, [8 x i8]* @str963, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str963, [8 x i8]* @str963, [8 x i8]* @str963)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:113  %B_6_4_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %B_6_4)

]]></node>
<StgValue><ssdm name="B_6_4_read"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="188" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:114  call void (...)* @_ssdm_op_SpecInterface(float* %B_6_4, [8 x i8]* @str964, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str964, [8 x i8]* @str964, [8 x i8]* @str964)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:115  %B_6_5_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %B_6_5)

]]></node>
<StgValue><ssdm name="B_6_5_read"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="190" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:116  call void (...)* @_ssdm_op_SpecInterface(float* %B_6_5, [8 x i8]* @str965, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str965, [8 x i8]* @str965, [8 x i8]* @str965)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:117  %B_6_6_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %B_6_6)

]]></node>
<StgValue><ssdm name="B_6_6_read"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="192" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:118  call void (...)* @_ssdm_op_SpecInterface(float* %B_6_6, [8 x i8]* @str966, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str966, [8 x i8]* @str966, [8 x i8]* @str966)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:119  %B_6_7_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %B_6_7)

]]></node>
<StgValue><ssdm name="B_6_7_read"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="194" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:120  call void (...)* @_ssdm_op_SpecInterface(float* %B_6_7, [8 x i8]* @str967, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str967, [8 x i8]* @str967, [8 x i8]* @str967)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:121  %B_7_0_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %B_7_0)

]]></node>
<StgValue><ssdm name="B_7_0_read"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="196" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:122  call void (...)* @_ssdm_op_SpecInterface(float* %B_7_0, [8 x i8]* @str968, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str968, [8 x i8]* @str968, [8 x i8]* @str968)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:123  %B_7_1_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %B_7_1)

]]></node>
<StgValue><ssdm name="B_7_1_read"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="198" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:124  call void (...)* @_ssdm_op_SpecInterface(float* %B_7_1, [8 x i8]* @str969, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str969, [8 x i8]* @str969, [8 x i8]* @str969)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:125  %B_7_2_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %B_7_2)

]]></node>
<StgValue><ssdm name="B_7_2_read"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="200" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:126  call void (...)* @_ssdm_op_SpecInterface(float* %B_7_2, [8 x i8]* @str970, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str970, [8 x i8]* @str970, [8 x i8]* @str970)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:127  %B_7_3_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %B_7_3)

]]></node>
<StgValue><ssdm name="B_7_3_read"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="202" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:128  call void (...)* @_ssdm_op_SpecInterface(float* %B_7_3, [8 x i8]* @str971, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str971, [8 x i8]* @str971, [8 x i8]* @str971)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:129  %B_7_4_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %B_7_4)

]]></node>
<StgValue><ssdm name="B_7_4_read"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="204" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:130  call void (...)* @_ssdm_op_SpecInterface(float* %B_7_4, [8 x i8]* @str972, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str972, [8 x i8]* @str972, [8 x i8]* @str972)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:131  %B_7_5_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %B_7_5)

]]></node>
<StgValue><ssdm name="B_7_5_read"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="206" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:132  call void (...)* @_ssdm_op_SpecInterface(float* %B_7_5, [8 x i8]* @str973, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str973, [8 x i8]* @str973, [8 x i8]* @str973)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:133  %B_7_6_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %B_7_6)

]]></node>
<StgValue><ssdm name="B_7_6_read"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="208" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:134  call void (...)* @_ssdm_op_SpecInterface(float* %B_7_6, [8 x i8]* @str974, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str974, [8 x i8]* @str974, [8 x i8]* @str974)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:135  %B_7_7_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %B_7_7)

]]></node>
<StgValue><ssdm name="B_7_7_read"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="210" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
entry:136  call void (...)* @_ssdm_op_SpecInterface(float* %B_7_7, [8 x i8]* @str975, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str975, [8 x i8]* @str975, [8 x i8]* @str975)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="211" bw="0" op_0_bw="0">
<![CDATA[
entry:137  br label %.preheader.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="186" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="213" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader.i:0  %j_i = phi i4 [ %j, %0 ], [ 0, %entry ]

]]></node>
<StgValue><ssdm name="j_i"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="214" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.i:1  %exitcond1_i = icmp eq i4 %j_i, -8

]]></node>
<StgValue><ssdm name="exitcond1_i"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="215" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.i:2  %j = add i4 %j_i, 1

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="216" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:3  br i1 %exitcond1_i, label %MAT_Multiply2_Loop_Col_proc2.exit, label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="222" bw="3" op_0_bw="4">
<![CDATA[
:4  %tmp_21 = trunc i4 %j_i to i3

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="223" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
:5  %tmp = call float @_ssdm_op_Mux.ap_auto.8float.i3(float %B_0_0_read, float %B_0_1_read, float %B_0_2_read, float %B_0_3_read, float %B_0_4_read, float %B_0_5_read, float %B_0_6_read, float %B_0_7_read, i3 %tmp_21)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_4_i = fmul float %tmp, %p_read_158

]]></node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="193" st_id="3" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_4_i = fmul float %tmp, %p_read_158

]]></node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="194" st_id="4" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_4_i = fmul float %tmp, %p_read_158

]]></node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="195" st_id="5" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_4_i = fmul float %tmp, %p_read_158

]]></node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="196" st_id="6" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %temp_2_i = fadd float %tmp_4_i, 0.000000e+00

]]></node>
<StgValue><ssdm name="temp_2_i"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="197" st_id="7" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %temp_2_i = fadd float %tmp_4_i, 0.000000e+00

]]></node>
<StgValue><ssdm name="temp_2_i"/></StgValue>
</operation>

<operation id="198" st_id="7" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
:8  %tmp_s = call float @_ssdm_op_Mux.ap_auto.8float.i3(float %B_1_0_read, float %B_1_1_read, float %B_1_2_read, float %B_1_3_read, float %B_1_4_read, float %B_1_5_read, float %B_1_6_read, float %B_1_7_read, i3 %tmp_21)

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="199" st_id="7" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_4_1_i = fmul float %tmp_s, %p_read19

]]></node>
<StgValue><ssdm name="tmp_4_1_i"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="200" st_id="8" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %temp_2_i = fadd float %tmp_4_i, 0.000000e+00

]]></node>
<StgValue><ssdm name="temp_2_i"/></StgValue>
</operation>

<operation id="201" st_id="8" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_4_1_i = fmul float %tmp_s, %p_read19

]]></node>
<StgValue><ssdm name="tmp_4_1_i"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="202" st_id="9" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %temp_2_i = fadd float %tmp_4_i, 0.000000e+00

]]></node>
<StgValue><ssdm name="temp_2_i"/></StgValue>
</operation>

<operation id="203" st_id="9" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_4_1_i = fmul float %tmp_s, %p_read19

]]></node>
<StgValue><ssdm name="tmp_4_1_i"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="204" st_id="10" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %temp_2_i = fadd float %tmp_4_i, 0.000000e+00

]]></node>
<StgValue><ssdm name="temp_2_i"/></StgValue>
</operation>

<operation id="205" st_id="10" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_4_1_i = fmul float %tmp_s, %p_read19

]]></node>
<StgValue><ssdm name="tmp_4_1_i"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="206" st_id="11" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %temp_2_1_i = fadd float %temp_2_i, %tmp_4_1_i

]]></node>
<StgValue><ssdm name="temp_2_1_i"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="207" st_id="12" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %temp_2_1_i = fadd float %temp_2_i, %tmp_4_1_i

]]></node>
<StgValue><ssdm name="temp_2_1_i"/></StgValue>
</operation>

<operation id="208" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
:11  %tmp_15 = call float @_ssdm_op_Mux.ap_auto.8float.i3(float %B_2_0_read, float %B_2_1_read, float %B_2_2_read, float %B_2_3_read, float %B_2_4_read, float %B_2_5_read, float %B_2_6_read, float %B_2_7_read, i3 %tmp_21)

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="209" st_id="12" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_4_2_i = fmul float %tmp_15, %p_read210

]]></node>
<StgValue><ssdm name="tmp_4_2_i"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="210" st_id="13" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %temp_2_1_i = fadd float %temp_2_i, %tmp_4_1_i

]]></node>
<StgValue><ssdm name="temp_2_1_i"/></StgValue>
</operation>

<operation id="211" st_id="13" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_4_2_i = fmul float %tmp_15, %p_read210

]]></node>
<StgValue><ssdm name="tmp_4_2_i"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="212" st_id="14" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %temp_2_1_i = fadd float %temp_2_i, %tmp_4_1_i

]]></node>
<StgValue><ssdm name="temp_2_1_i"/></StgValue>
</operation>

<operation id="213" st_id="14" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_4_2_i = fmul float %tmp_15, %p_read210

]]></node>
<StgValue><ssdm name="tmp_4_2_i"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="214" st_id="15" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %temp_2_1_i = fadd float %temp_2_i, %tmp_4_1_i

]]></node>
<StgValue><ssdm name="temp_2_1_i"/></StgValue>
</operation>

<operation id="215" st_id="15" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_4_2_i = fmul float %tmp_15, %p_read210

]]></node>
<StgValue><ssdm name="tmp_4_2_i"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="216" st_id="16" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %temp_2_2_i = fadd float %temp_2_1_i, %tmp_4_2_i

]]></node>
<StgValue><ssdm name="temp_2_2_i"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="217" st_id="17" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %temp_2_2_i = fadd float %temp_2_1_i, %tmp_4_2_i

]]></node>
<StgValue><ssdm name="temp_2_2_i"/></StgValue>
</operation>

<operation id="218" st_id="17" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="232" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
:14  %tmp_16 = call float @_ssdm_op_Mux.ap_auto.8float.i3(float %B_3_0_read, float %B_3_1_read, float %B_3_2_read, float %B_3_3_read, float %B_3_4_read, float %B_3_5_read, float %B_3_6_read, float %B_3_7_read, i3 %tmp_21)

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="219" st_id="17" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_4_3_i = fmul float %tmp_16, %p_read311

]]></node>
<StgValue><ssdm name="tmp_4_3_i"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="220" st_id="18" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %temp_2_2_i = fadd float %temp_2_1_i, %tmp_4_2_i

]]></node>
<StgValue><ssdm name="temp_2_2_i"/></StgValue>
</operation>

<operation id="221" st_id="18" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_4_3_i = fmul float %tmp_16, %p_read311

]]></node>
<StgValue><ssdm name="tmp_4_3_i"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="222" st_id="19" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %temp_2_2_i = fadd float %temp_2_1_i, %tmp_4_2_i

]]></node>
<StgValue><ssdm name="temp_2_2_i"/></StgValue>
</operation>

<operation id="223" st_id="19" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_4_3_i = fmul float %tmp_16, %p_read311

]]></node>
<StgValue><ssdm name="tmp_4_3_i"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="224" st_id="20" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %temp_2_2_i = fadd float %temp_2_1_i, %tmp_4_2_i

]]></node>
<StgValue><ssdm name="temp_2_2_i"/></StgValue>
</operation>

<operation id="225" st_id="20" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_4_3_i = fmul float %tmp_16, %p_read311

]]></node>
<StgValue><ssdm name="tmp_4_3_i"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="226" st_id="21" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %temp_2_3_i = fadd float %temp_2_2_i, %tmp_4_3_i

]]></node>
<StgValue><ssdm name="temp_2_3_i"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="227" st_id="22" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %temp_2_3_i = fadd float %temp_2_2_i, %tmp_4_3_i

]]></node>
<StgValue><ssdm name="temp_2_3_i"/></StgValue>
</operation>

<operation id="228" st_id="22" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="235" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
:17  %tmp_17 = call float @_ssdm_op_Mux.ap_auto.8float.i3(float %B_4_0_read, float %B_4_1_read, float %B_4_2_read, float %B_4_3_read, float %B_4_4_read, float %B_4_5_read, float %B_4_6_read, float %B_4_7_read, i3 %tmp_21)

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="229" st_id="22" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_4_4_i = fmul float %tmp_17, %p_read412

]]></node>
<StgValue><ssdm name="tmp_4_4_i"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="230" st_id="23" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %temp_2_3_i = fadd float %temp_2_2_i, %tmp_4_3_i

]]></node>
<StgValue><ssdm name="temp_2_3_i"/></StgValue>
</operation>

<operation id="231" st_id="23" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_4_4_i = fmul float %tmp_17, %p_read412

]]></node>
<StgValue><ssdm name="tmp_4_4_i"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="232" st_id="24" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %temp_2_3_i = fadd float %temp_2_2_i, %tmp_4_3_i

]]></node>
<StgValue><ssdm name="temp_2_3_i"/></StgValue>
</operation>

<operation id="233" st_id="24" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_4_4_i = fmul float %tmp_17, %p_read412

]]></node>
<StgValue><ssdm name="tmp_4_4_i"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="234" st_id="25" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %temp_2_3_i = fadd float %temp_2_2_i, %tmp_4_3_i

]]></node>
<StgValue><ssdm name="temp_2_3_i"/></StgValue>
</operation>

<operation id="235" st_id="25" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_4_4_i = fmul float %tmp_17, %p_read412

]]></node>
<StgValue><ssdm name="tmp_4_4_i"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="236" st_id="26" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %temp_2_4_i = fadd float %temp_2_3_i, %tmp_4_4_i

]]></node>
<StgValue><ssdm name="temp_2_4_i"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="237" st_id="27" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %temp_2_4_i = fadd float %temp_2_3_i, %tmp_4_4_i

]]></node>
<StgValue><ssdm name="temp_2_4_i"/></StgValue>
</operation>

<operation id="238" st_id="27" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="238" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
:20  %tmp_18 = call float @_ssdm_op_Mux.ap_auto.8float.i3(float %B_5_0_read, float %B_5_1_read, float %B_5_2_read, float %B_5_3_read, float %B_5_4_read, float %B_5_5_read, float %B_5_6_read, float %B_5_7_read, i3 %tmp_21)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="239" st_id="27" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_4_5_i = fmul float %tmp_18, %p_read513

]]></node>
<StgValue><ssdm name="tmp_4_5_i"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="240" st_id="28" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %temp_2_4_i = fadd float %temp_2_3_i, %tmp_4_4_i

]]></node>
<StgValue><ssdm name="temp_2_4_i"/></StgValue>
</operation>

<operation id="241" st_id="28" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_4_5_i = fmul float %tmp_18, %p_read513

]]></node>
<StgValue><ssdm name="tmp_4_5_i"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="242" st_id="29" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %temp_2_4_i = fadd float %temp_2_3_i, %tmp_4_4_i

]]></node>
<StgValue><ssdm name="temp_2_4_i"/></StgValue>
</operation>

<operation id="243" st_id="29" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_4_5_i = fmul float %tmp_18, %p_read513

]]></node>
<StgValue><ssdm name="tmp_4_5_i"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="244" st_id="30" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %temp_2_4_i = fadd float %temp_2_3_i, %tmp_4_4_i

]]></node>
<StgValue><ssdm name="temp_2_4_i"/></StgValue>
</operation>

<operation id="245" st_id="30" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp_4_5_i = fmul float %tmp_18, %p_read513

]]></node>
<StgValue><ssdm name="tmp_4_5_i"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="246" st_id="31" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %temp_2_5_i = fadd float %temp_2_4_i, %tmp_4_5_i

]]></node>
<StgValue><ssdm name="temp_2_5_i"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="247" st_id="32" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %temp_2_5_i = fadd float %temp_2_4_i, %tmp_4_5_i

]]></node>
<StgValue><ssdm name="temp_2_5_i"/></StgValue>
</operation>

<operation id="248" st_id="32" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="241" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
:23  %tmp_19 = call float @_ssdm_op_Mux.ap_auto.8float.i3(float %B_6_0_read, float %B_6_1_read, float %B_6_2_read, float %B_6_3_read, float %B_6_4_read, float %B_6_5_read, float %B_6_6_read, float %B_6_7_read, i3 %tmp_21)

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="249" st_id="32" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_4_6_i = fmul float %tmp_19, %p_read614

]]></node>
<StgValue><ssdm name="tmp_4_6_i"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="250" st_id="33" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %temp_2_5_i = fadd float %temp_2_4_i, %tmp_4_5_i

]]></node>
<StgValue><ssdm name="temp_2_5_i"/></StgValue>
</operation>

<operation id="251" st_id="33" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_4_6_i = fmul float %tmp_19, %p_read614

]]></node>
<StgValue><ssdm name="tmp_4_6_i"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="252" st_id="34" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %temp_2_5_i = fadd float %temp_2_4_i, %tmp_4_5_i

]]></node>
<StgValue><ssdm name="temp_2_5_i"/></StgValue>
</operation>

<operation id="253" st_id="34" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_4_6_i = fmul float %tmp_19, %p_read614

]]></node>
<StgValue><ssdm name="tmp_4_6_i"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="254" st_id="35" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %temp_2_5_i = fadd float %temp_2_4_i, %tmp_4_5_i

]]></node>
<StgValue><ssdm name="temp_2_5_i"/></StgValue>
</operation>

<operation id="255" st_id="35" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_4_6_i = fmul float %tmp_19, %p_read614

]]></node>
<StgValue><ssdm name="tmp_4_6_i"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="256" st_id="36" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %temp_2_6_i = fadd float %temp_2_5_i, %tmp_4_6_i

]]></node>
<StgValue><ssdm name="temp_2_6_i"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="257" st_id="37" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %temp_2_6_i = fadd float %temp_2_5_i, %tmp_4_6_i

]]></node>
<StgValue><ssdm name="temp_2_6_i"/></StgValue>
</operation>

<operation id="258" st_id="37" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="244" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
:26  %tmp_20 = call float @_ssdm_op_Mux.ap_auto.8float.i3(float %B_7_0_read, float %B_7_1_read, float %B_7_2_read, float %B_7_3_read, float %B_7_4_read, float %B_7_5_read, float %B_7_6_read, float %B_7_7_read, i3 %tmp_21)

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="259" st_id="37" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %tmp_4_7_i = fmul float %tmp_20, %p_read715

]]></node>
<StgValue><ssdm name="tmp_4_7_i"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="260" st_id="38" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %temp_2_6_i = fadd float %temp_2_5_i, %tmp_4_6_i

]]></node>
<StgValue><ssdm name="temp_2_6_i"/></StgValue>
</operation>

<operation id="261" st_id="38" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %tmp_4_7_i = fmul float %tmp_20, %p_read715

]]></node>
<StgValue><ssdm name="tmp_4_7_i"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="262" st_id="39" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %temp_2_6_i = fadd float %temp_2_5_i, %tmp_4_6_i

]]></node>
<StgValue><ssdm name="temp_2_6_i"/></StgValue>
</operation>

<operation id="263" st_id="39" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %tmp_4_7_i = fmul float %tmp_20, %p_read715

]]></node>
<StgValue><ssdm name="tmp_4_7_i"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="264" st_id="40" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %temp_2_6_i = fadd float %temp_2_5_i, %tmp_4_6_i

]]></node>
<StgValue><ssdm name="temp_2_6_i"/></StgValue>
</operation>

<operation id="265" st_id="40" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %tmp_4_7_i = fmul float %tmp_20, %p_read715

]]></node>
<StgValue><ssdm name="tmp_4_7_i"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="266" st_id="41" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %temp_2_7_i = fadd float %temp_2_6_i, %tmp_4_7_i

]]></node>
<StgValue><ssdm name="temp_2_7_i"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="267" st_id="42" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %temp_2_7_i = fadd float %temp_2_6_i, %tmp_4_7_i

]]></node>
<StgValue><ssdm name="temp_2_7_i"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="268" st_id="43" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %temp_2_7_i = fadd float %temp_2_6_i, %tmp_4_7_i

]]></node>
<StgValue><ssdm name="temp_2_7_i"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="269" st_id="44" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %temp_2_7_i = fadd float %temp_2_6_i, %tmp_4_7_i

]]></node>
<StgValue><ssdm name="temp_2_7_i"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="270" st_id="45" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %temp_2_7_i = fadd float %temp_2_6_i, %tmp_4_7_i

]]></node>
<StgValue><ssdm name="temp_2_7_i"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="271" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="218" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="272" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str5) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="273" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:2  %tmp_1_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str5)

]]></node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="274" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="221" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="275" st_id="46" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="247" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:29  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %C, float %temp_2_7_i)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="276" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:30  %empty_133 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str5, i32 %tmp_1_i)

]]></node>
<StgValue><ssdm name="empty_133"/></StgValue>
</operation>

<operation id="277" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="249" bw="0" op_0_bw="0">
<![CDATA[
:31  br label %.preheader.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="278" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="251" bw="0">
<![CDATA[
MAT_Multiply2_Loop_Col_proc2.exit:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
