Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Jan 11 19:24:19 2021
| Host         : DESKTOP-L9EPDB3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file snake_game_timing_summary_routed.rpt -pb snake_game_timing_summary_routed.pb -rpx snake_game_timing_summary_routed.rpx -warn_on_violation
| Design       : snake_game
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (23)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (65)
5. checking no_input_delay (5)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (23)
-------------------------
 There are 23 register/latch pins with no clock driven by root clock pin: View/clk_divider0/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (65)
-------------------------------------------------
 There are 65 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -62.402    -6429.224                   3307                10391        0.014        0.000                      0                10391        3.750        0.000                       0                  4051  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -62.402    -6429.224                   3307                10391        0.014        0.000                      0                10391        3.750        0.000                       0                  4051  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :         3307  Failing Endpoints,  Worst Slack      -62.402ns,  Total Violation    -6429.224ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -62.402ns  (required time - arrival time)
  Source:                 Logic/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Logic/apple_rand_pos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        72.266ns  (logic 48.249ns (66.766%)  route 24.017ns (33.234%))
  Logic Levels:           249  (CARRY4=225 LUT1=1 LUT2=21 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 14.805 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=4050, routed)        1.566     5.118    Logic/clk_IBUF_BUFG
    SLICE_X34Y3          FDRE                                         r  Logic/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          FDRE (Prop_fdre_C_Q)         0.518     5.636 r  Logic/counter_reg[27]/Q
                         net (fo=19, routed)          0.361     5.997    Logic/counter_reg[27]
    SLICE_X35Y3          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407     6.404 f  Logic/apple_rand_pos_reg[7]_i_1465/O[1]
                         net (fo=2, routed)           0.416     6.820    Logic_n_3
    SLICE_X35Y1          LUT1 (Prop_lut1_I0_O)        0.303     7.123 r  apple_rand_pos[7]_i_1470/O
                         net (fo=1, routed)           0.000     7.123    Logic/S[1]
    SLICE_X35Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.524 r  Logic/apple_rand_pos_reg[7]_i_1423/CO[3]
                         net (fo=1, routed)           0.000     7.524    Logic/apple_rand_pos_reg[7]_i_1423_n_0
    SLICE_X35Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.746 r  Logic/apple_rand_pos_reg[7]_i_1418/O[0]
                         net (fo=2, routed)           0.491     8.237    Logic/DI[1]
    SLICE_X34Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.695     8.932 r  Logic/apple_rand_pos_reg[7]_i_1376/CO[3]
                         net (fo=1, routed)           0.000     8.932    Logic/apple_rand_pos_reg[7]_i_1376_n_0
    SLICE_X34Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.049 r  Logic/apple_rand_pos_reg[7]_i_1371/CO[3]
                         net (fo=1, routed)           0.000     9.049    Logic/apple_rand_pos_reg[7]_i_1371_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.166 r  Logic/apple_rand_pos_reg[7]_i_1366/CO[3]
                         net (fo=1, routed)           0.000     9.166    Logic/apple_rand_pos_reg[7]_i_1366_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.283 r  Logic/apple_rand_pos_reg[7]_i_1361/CO[3]
                         net (fo=1, routed)           0.000     9.283    Logic/apple_rand_pos_reg[7]_i_1361_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.400 r  Logic/apple_rand_pos_reg[7]_i_1356/CO[3]
                         net (fo=1, routed)           0.000     9.400    Logic/apple_rand_pos_reg[7]_i_1356_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.517 r  Logic/apple_rand_pos_reg[7]_i_1351/CO[3]
                         net (fo=1, routed)           0.000     9.517    Logic/apple_rand_pos_reg[7]_i_1351_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.634 r  Logic/apple_rand_pos_reg[7]_i_1348/CO[3]
                         net (fo=1, routed)           0.000     9.634    Logic/apple_rand_pos_reg[7]_i_1348_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.791 r  Logic/apple_rand_pos_reg[7]_i_1347/CO[1]
                         net (fo=35, routed)          0.895    10.685    Logic/apple_rand_pos[7]_i_1392[1]
    SLICE_X33Y0          LUT2 (Prop_lut2_I0_O)        0.332    11.017 r  Logic/apple_rand_pos[7]_i_1388/O
                         net (fo=1, routed)           0.000    11.017    Logic/apple_rand_pos[7]_i_1388_n_0
    SLICE_X33Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.567 r  Logic/apple_rand_pos_reg[7]_i_1339/CO[3]
                         net (fo=1, routed)           0.000    11.567    Logic/apple_rand_pos_reg[7]_i_1339_n_0
    SLICE_X33Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.681 r  Logic/apple_rand_pos_reg[7]_i_1334/CO[3]
                         net (fo=1, routed)           0.000    11.681    Logic/apple_rand_pos_reg[7]_i_1334_n_0
    SLICE_X33Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.795 r  Logic/apple_rand_pos_reg[7]_i_1329/CO[3]
                         net (fo=1, routed)           0.000    11.795    Logic/apple_rand_pos_reg[7]_i_1329_n_0
    SLICE_X33Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.909 r  Logic/apple_rand_pos_reg[7]_i_1324/CO[3]
                         net (fo=1, routed)           0.000    11.909    Logic/apple_rand_pos_reg[7]_i_1324_n_0
    SLICE_X33Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.023 r  Logic/apple_rand_pos_reg[7]_i_1319/CO[3]
                         net (fo=1, routed)           0.000    12.023    Logic/apple_rand_pos_reg[7]_i_1319_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.137 r  Logic/apple_rand_pos_reg[7]_i_1314/CO[3]
                         net (fo=1, routed)           0.000    12.137    Logic/apple_rand_pos_reg[7]_i_1314_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.251 r  Logic/apple_rand_pos_reg[7]_i_1309/CO[3]
                         net (fo=1, routed)           0.000    12.251    Logic/apple_rand_pos_reg[7]_i_1309_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.365 r  Logic/apple_rand_pos_reg[7]_i_1306/CO[3]
                         net (fo=1, routed)           0.000    12.365    Logic/apple_rand_pos_reg[7]_i_1306_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.522 r  Logic/apple_rand_pos_reg[7]_i_1305/CO[1]
                         net (fo=35, routed)          0.892    13.414    Logic/apple_rand_pos[7]_i_1350[1]
    SLICE_X32Y0          LUT2 (Prop_lut2_I0_O)        0.329    13.743 r  Logic/apple_rand_pos[7]_i_1346/O
                         net (fo=1, routed)           0.000    13.743    Logic/apple_rand_pos[7]_i_1346_n_0
    SLICE_X32Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.293 r  Logic/apple_rand_pos_reg[7]_i_1297/CO[3]
                         net (fo=1, routed)           0.000    14.293    Logic/apple_rand_pos_reg[7]_i_1297_n_0
    SLICE_X32Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.407 r  Logic/apple_rand_pos_reg[7]_i_1292/CO[3]
                         net (fo=1, routed)           0.000    14.407    Logic/apple_rand_pos_reg[7]_i_1292_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.521 r  Logic/apple_rand_pos_reg[7]_i_1287/CO[3]
                         net (fo=1, routed)           0.000    14.521    Logic/apple_rand_pos_reg[7]_i_1287_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.635 r  Logic/apple_rand_pos_reg[7]_i_1282/CO[3]
                         net (fo=1, routed)           0.000    14.635    Logic/apple_rand_pos_reg[7]_i_1282_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.749 r  Logic/apple_rand_pos_reg[7]_i_1277/CO[3]
                         net (fo=1, routed)           0.000    14.749    Logic/apple_rand_pos_reg[7]_i_1277_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.863 r  Logic/apple_rand_pos_reg[7]_i_1272/CO[3]
                         net (fo=1, routed)           0.000    14.863    Logic/apple_rand_pos_reg[7]_i_1272_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.977 r  Logic/apple_rand_pos_reg[7]_i_1267/CO[3]
                         net (fo=1, routed)           0.000    14.977    Logic/apple_rand_pos_reg[7]_i_1267_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.091 r  Logic/apple_rand_pos_reg[7]_i_1264/CO[3]
                         net (fo=1, routed)           0.000    15.091    Logic/apple_rand_pos_reg[7]_i_1264_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.248 r  Logic/apple_rand_pos_reg[7]_i_1263/CO[1]
                         net (fo=35, routed)          0.989    16.237    Logic/apple_rand_pos[7]_i_1308[1]
    SLICE_X30Y1          LUT2 (Prop_lut2_I0_O)        0.329    16.566 r  Logic/apple_rand_pos[7]_i_1304/O
                         net (fo=1, routed)           0.000    16.566    Logic/apple_rand_pos[7]_i_1304_n_0
    SLICE_X30Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.099 r  Logic/apple_rand_pos_reg[7]_i_1255/CO[3]
                         net (fo=1, routed)           0.000    17.099    Logic/apple_rand_pos_reg[7]_i_1255_n_0
    SLICE_X30Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.216 r  Logic/apple_rand_pos_reg[7]_i_1250/CO[3]
                         net (fo=1, routed)           0.000    17.216    Logic/apple_rand_pos_reg[7]_i_1250_n_0
    SLICE_X30Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.333 r  Logic/apple_rand_pos_reg[7]_i_1245/CO[3]
                         net (fo=1, routed)           0.000    17.333    Logic/apple_rand_pos_reg[7]_i_1245_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.450 r  Logic/apple_rand_pos_reg[7]_i_1240/CO[3]
                         net (fo=1, routed)           0.000    17.450    Logic/apple_rand_pos_reg[7]_i_1240_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.567 r  Logic/apple_rand_pos_reg[7]_i_1235/CO[3]
                         net (fo=1, routed)           0.000    17.567    Logic/apple_rand_pos_reg[7]_i_1235_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.684 r  Logic/apple_rand_pos_reg[7]_i_1230/CO[3]
                         net (fo=1, routed)           0.000    17.684    Logic/apple_rand_pos_reg[7]_i_1230_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.801 r  Logic/apple_rand_pos_reg[7]_i_1225/CO[3]
                         net (fo=1, routed)           0.000    17.801    Logic/apple_rand_pos_reg[7]_i_1225_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.918 r  Logic/apple_rand_pos_reg[7]_i_1222/CO[3]
                         net (fo=1, routed)           0.000    17.918    Logic/apple_rand_pos_reg[7]_i_1222_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.075 r  Logic/apple_rand_pos_reg[7]_i_1221/CO[1]
                         net (fo=35, routed)          0.867    18.942    Logic/apple_rand_pos[7]_i_1266[1]
    SLICE_X31Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    19.730 r  Logic/apple_rand_pos_reg[7]_i_1213/CO[3]
                         net (fo=1, routed)           0.000    19.730    Logic/apple_rand_pos_reg[7]_i_1213_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.844 r  Logic/apple_rand_pos_reg[7]_i_1208/CO[3]
                         net (fo=1, routed)           0.000    19.844    Logic/apple_rand_pos_reg[7]_i_1208_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.958 r  Logic/apple_rand_pos_reg[7]_i_1203/CO[3]
                         net (fo=1, routed)           0.000    19.958    Logic/apple_rand_pos_reg[7]_i_1203_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.072 r  Logic/apple_rand_pos_reg[7]_i_1198/CO[3]
                         net (fo=1, routed)           0.000    20.072    Logic/apple_rand_pos_reg[7]_i_1198_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.186 r  Logic/apple_rand_pos_reg[7]_i_1193/CO[3]
                         net (fo=1, routed)           0.000    20.186    Logic/apple_rand_pos_reg[7]_i_1193_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.300 r  Logic/apple_rand_pos_reg[7]_i_1188/CO[3]
                         net (fo=1, routed)           0.000    20.300    Logic/apple_rand_pos_reg[7]_i_1188_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.414 r  Logic/apple_rand_pos_reg[7]_i_1183/CO[3]
                         net (fo=1, routed)           0.000    20.414    Logic/apple_rand_pos_reg[7]_i_1183_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.528 r  Logic/apple_rand_pos_reg[7]_i_1180/CO[3]
                         net (fo=1, routed)           0.000    20.528    Logic/apple_rand_pos_reg[7]_i_1180_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.685 r  Logic/apple_rand_pos_reg[7]_i_1179/CO[1]
                         net (fo=35, routed)          0.956    21.641    Logic/apple_rand_pos[7]_i_1224[1]
    SLICE_X29Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    22.426 r  Logic/apple_rand_pos_reg[7]_i_1171/CO[3]
                         net (fo=1, routed)           0.000    22.426    Logic/apple_rand_pos_reg[7]_i_1171_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.540 r  Logic/apple_rand_pos_reg[7]_i_1166/CO[3]
                         net (fo=1, routed)           0.000    22.540    Logic/apple_rand_pos_reg[7]_i_1166_n_0
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.654 r  Logic/apple_rand_pos_reg[7]_i_1161/CO[3]
                         net (fo=1, routed)           0.000    22.654    Logic/apple_rand_pos_reg[7]_i_1161_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.768 r  Logic/apple_rand_pos_reg[7]_i_1156/CO[3]
                         net (fo=1, routed)           0.000    22.768    Logic/apple_rand_pos_reg[7]_i_1156_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.882 r  Logic/apple_rand_pos_reg[7]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    22.882    Logic/apple_rand_pos_reg[7]_i_1151_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.996 r  Logic/apple_rand_pos_reg[7]_i_1146/CO[3]
                         net (fo=1, routed)           0.000    22.996    Logic/apple_rand_pos_reg[7]_i_1146_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.110 r  Logic/apple_rand_pos_reg[7]_i_1141/CO[3]
                         net (fo=1, routed)           0.000    23.110    Logic/apple_rand_pos_reg[7]_i_1141_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.224 r  Logic/apple_rand_pos_reg[7]_i_1138/CO[3]
                         net (fo=1, routed)           0.000    23.224    Logic/apple_rand_pos_reg[7]_i_1138_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.381 r  Logic/apple_rand_pos_reg[7]_i_1137/CO[1]
                         net (fo=35, routed)          0.835    24.216    Logic/apple_rand_pos[7]_i_1182[1]
    SLICE_X28Y5          LUT2 (Prop_lut2_I0_O)        0.329    24.545 r  Logic/apple_rand_pos[7]_i_1178/O
                         net (fo=1, routed)           0.000    24.545    Logic/apple_rand_pos[7]_i_1178_n_0
    SLICE_X28Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.095 r  Logic/apple_rand_pos_reg[7]_i_1129/CO[3]
                         net (fo=1, routed)           0.000    25.095    Logic/apple_rand_pos_reg[7]_i_1129_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.209 r  Logic/apple_rand_pos_reg[7]_i_1124/CO[3]
                         net (fo=1, routed)           0.000    25.209    Logic/apple_rand_pos_reg[7]_i_1124_n_0
    SLICE_X28Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.323 r  Logic/apple_rand_pos_reg[7]_i_1119/CO[3]
                         net (fo=1, routed)           0.000    25.323    Logic/apple_rand_pos_reg[7]_i_1119_n_0
    SLICE_X28Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.437 r  Logic/apple_rand_pos_reg[7]_i_1114/CO[3]
                         net (fo=1, routed)           0.000    25.437    Logic/apple_rand_pos_reg[7]_i_1114_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.551 r  Logic/apple_rand_pos_reg[7]_i_1109/CO[3]
                         net (fo=1, routed)           0.000    25.551    Logic/apple_rand_pos_reg[7]_i_1109_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.665 r  Logic/apple_rand_pos_reg[7]_i_1104/CO[3]
                         net (fo=1, routed)           0.000    25.665    Logic/apple_rand_pos_reg[7]_i_1104_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.779 r  Logic/apple_rand_pos_reg[7]_i_1099/CO[3]
                         net (fo=1, routed)           0.000    25.779    Logic/apple_rand_pos_reg[7]_i_1099_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.893 r  Logic/apple_rand_pos_reg[7]_i_1096/CO[3]
                         net (fo=1, routed)           0.000    25.893    Logic/apple_rand_pos_reg[7]_i_1096_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.050 r  Logic/apple_rand_pos_reg[7]_i_1095/CO[1]
                         net (fo=35, routed)          0.850    26.900    Logic_n_295
    SLICE_X28Y16         LUT2 (Prop_lut2_I0_O)        0.329    27.229 r  apple_rand_pos[7]_i_1128/O
                         net (fo=1, routed)           0.000    27.229    Logic/apple_rand_pos[7]_i_1085[0]
    SLICE_X28Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.761 r  Logic/apple_rand_pos_reg[7]_i_1077/CO[3]
                         net (fo=1, routed)           0.000    27.761    Logic/apple_rand_pos_reg[7]_i_1077_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.875 r  Logic/apple_rand_pos_reg[7]_i_1072/CO[3]
                         net (fo=1, routed)           0.000    27.875    Logic/apple_rand_pos_reg[7]_i_1072_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.989 r  Logic/apple_rand_pos_reg[7]_i_1067/CO[3]
                         net (fo=1, routed)           0.000    27.989    Logic/apple_rand_pos_reg[7]_i_1067_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.103 r  Logic/apple_rand_pos_reg[7]_i_1062/CO[3]
                         net (fo=1, routed)           0.000    28.103    Logic/apple_rand_pos_reg[7]_i_1062_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.217 r  Logic/apple_rand_pos_reg[7]_i_1057/CO[3]
                         net (fo=1, routed)           0.000    28.217    Logic/apple_rand_pos_reg[7]_i_1057_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.331 r  Logic/apple_rand_pos_reg[7]_i_1054/CO[3]
                         net (fo=1, routed)           0.000    28.331    Logic/apple_rand_pos_reg[7]_i_1054_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.488 r  Logic/apple_rand_pos_reg[7]_i_1053/CO[1]
                         net (fo=35, routed)          0.764    29.252    Logic/apple_rand_pos[7]_i_1098[1]
    SLICE_X29Y16         LUT2 (Prop_lut2_I0_O)        0.329    29.581 r  Logic/apple_rand_pos[7]_i_1094/O
                         net (fo=1, routed)           0.000    29.581    Logic/apple_rand_pos[7]_i_1094_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.131 r  Logic/apple_rand_pos_reg[7]_i_1045/CO[3]
                         net (fo=1, routed)           0.000    30.131    Logic/apple_rand_pos_reg[7]_i_1045_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.245 r  Logic/apple_rand_pos_reg[7]_i_1040/CO[3]
                         net (fo=1, routed)           0.000    30.245    Logic/apple_rand_pos_reg[7]_i_1040_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.359 r  Logic/apple_rand_pos_reg[7]_i_1035/CO[3]
                         net (fo=1, routed)           0.000    30.359    Logic/apple_rand_pos_reg[7]_i_1035_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.473 r  Logic/apple_rand_pos_reg[7]_i_1030/CO[3]
                         net (fo=1, routed)           0.000    30.473    Logic/apple_rand_pos_reg[7]_i_1030_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.587 r  Logic/apple_rand_pos_reg[7]_i_1025/CO[3]
                         net (fo=1, routed)           0.000    30.587    Logic/apple_rand_pos_reg[7]_i_1025_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.701 r  Logic/apple_rand_pos_reg[7]_i_1020/CO[3]
                         net (fo=1, routed)           0.000    30.701    Logic/apple_rand_pos_reg[7]_i_1020_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.815 r  Logic/apple_rand_pos_reg[7]_i_1015/CO[3]
                         net (fo=1, routed)           0.000    30.815    Logic/apple_rand_pos_reg[7]_i_1015_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.929 r  Logic/apple_rand_pos_reg[7]_i_1012/CO[3]
                         net (fo=1, routed)           0.000    30.929    Logic/apple_rand_pos_reg[7]_i_1012_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.086 r  Logic/apple_rand_pos_reg[7]_i_1011/CO[1]
                         net (fo=35, routed)          0.856    31.942    Logic/apple_rand_pos[7]_i_1056[1]
    SLICE_X30Y20         LUT2 (Prop_lut2_I0_O)        0.329    32.271 r  Logic/apple_rand_pos[7]_i_1052/O
                         net (fo=1, routed)           0.000    32.271    Logic/apple_rand_pos[7]_i_1052_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.804 r  Logic/apple_rand_pos_reg[7]_i_1003/CO[3]
                         net (fo=1, routed)           0.000    32.804    Logic/apple_rand_pos_reg[7]_i_1003_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.921 r  Logic/apple_rand_pos_reg[7]_i_998/CO[3]
                         net (fo=1, routed)           0.000    32.921    Logic/apple_rand_pos_reg[7]_i_998_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.038 r  Logic/apple_rand_pos_reg[7]_i_993/CO[3]
                         net (fo=1, routed)           0.000    33.038    Logic/apple_rand_pos_reg[7]_i_993_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.155 r  Logic/apple_rand_pos_reg[7]_i_988/CO[3]
                         net (fo=1, routed)           0.000    33.155    Logic/apple_rand_pos_reg[7]_i_988_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.272 r  Logic/apple_rand_pos_reg[7]_i_983/CO[3]
                         net (fo=1, routed)           0.009    33.281    Logic/apple_rand_pos_reg[7]_i_983_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.398 r  Logic/apple_rand_pos_reg[7]_i_978/CO[3]
                         net (fo=1, routed)           0.000    33.398    Logic/apple_rand_pos_reg[7]_i_978_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.515 r  Logic/apple_rand_pos_reg[7]_i_973/CO[3]
                         net (fo=1, routed)           0.000    33.515    Logic/apple_rand_pos_reg[7]_i_973_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.632 r  Logic/apple_rand_pos_reg[7]_i_970/CO[3]
                         net (fo=1, routed)           0.000    33.632    Logic/apple_rand_pos_reg[7]_i_970_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.789 r  Logic/apple_rand_pos_reg[7]_i_969/CO[1]
                         net (fo=35, routed)          1.016    34.805    Logic/apple_rand_pos[7]_i_1014[1]
    SLICE_X31Y23         LUT2 (Prop_lut2_I0_O)        0.332    35.137 r  Logic/apple_rand_pos[7]_i_1010/O
                         net (fo=1, routed)           0.000    35.137    Logic/apple_rand_pos[7]_i_1010_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.687 r  Logic/apple_rand_pos_reg[7]_i_961/CO[3]
                         net (fo=1, routed)           0.000    35.687    Logic/apple_rand_pos_reg[7]_i_961_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.801 r  Logic/apple_rand_pos_reg[7]_i_956/CO[3]
                         net (fo=1, routed)           0.009    35.811    Logic/apple_rand_pos_reg[7]_i_956_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.924 r  Logic/apple_rand_pos_reg[7]_i_951/CO[3]
                         net (fo=1, routed)           0.000    35.924    Logic/apple_rand_pos_reg[7]_i_951_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.038 r  Logic/apple_rand_pos_reg[7]_i_946/CO[3]
                         net (fo=1, routed)           0.000    36.038    Logic/apple_rand_pos_reg[7]_i_946_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.152 r  Logic/apple_rand_pos_reg[7]_i_941/CO[3]
                         net (fo=1, routed)           0.000    36.152    Logic/apple_rand_pos_reg[7]_i_941_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.266 r  Logic/apple_rand_pos_reg[7]_i_936/CO[3]
                         net (fo=1, routed)           0.000    36.266    Logic/apple_rand_pos_reg[7]_i_936_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.380 r  Logic/apple_rand_pos_reg[7]_i_931/CO[3]
                         net (fo=1, routed)           0.000    36.380    Logic/apple_rand_pos_reg[7]_i_931_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.494 r  Logic/apple_rand_pos_reg[7]_i_928/CO[3]
                         net (fo=1, routed)           0.000    36.494    Logic/apple_rand_pos_reg[7]_i_928_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.651 r  Logic/apple_rand_pos_reg[7]_i_927/CO[1]
                         net (fo=35, routed)          0.930    37.581    Logic/apple_rand_pos[7]_i_972[1]
    SLICE_X29Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    38.366 r  Logic/apple_rand_pos_reg[7]_i_919/CO[3]
                         net (fo=1, routed)           0.000    38.366    Logic/apple_rand_pos_reg[7]_i_919_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.480 r  Logic/apple_rand_pos_reg[7]_i_914/CO[3]
                         net (fo=1, routed)           0.000    38.480    Logic/apple_rand_pos_reg[7]_i_914_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.594 r  Logic/apple_rand_pos_reg[7]_i_909/CO[3]
                         net (fo=1, routed)           0.000    38.594    Logic/apple_rand_pos_reg[7]_i_909_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.708 r  Logic/apple_rand_pos_reg[7]_i_904/CO[3]
                         net (fo=1, routed)           0.000    38.708    Logic/apple_rand_pos_reg[7]_i_904_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.822 r  Logic/apple_rand_pos_reg[7]_i_899/CO[3]
                         net (fo=1, routed)           0.000    38.822    Logic/apple_rand_pos_reg[7]_i_899_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.936 r  Logic/apple_rand_pos_reg[7]_i_894/CO[3]
                         net (fo=1, routed)           0.000    38.936    Logic/apple_rand_pos_reg[7]_i_894_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.050 r  Logic/apple_rand_pos_reg[7]_i_889/CO[3]
                         net (fo=1, routed)           0.000    39.050    Logic/apple_rand_pos_reg[7]_i_889_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.164 r  Logic/apple_rand_pos_reg[7]_i_886/CO[3]
                         net (fo=1, routed)           0.000    39.164    Logic/apple_rand_pos_reg[7]_i_886_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.321 r  Logic/apple_rand_pos_reg[7]_i_885/CO[1]
                         net (fo=35, routed)          0.806    40.128    Logic/apple_rand_pos[7]_i_930[1]
    SLICE_X28Y31         LUT2 (Prop_lut2_I0_O)        0.329    40.457 r  Logic/apple_rand_pos[7]_i_926/O
                         net (fo=1, routed)           0.000    40.457    Logic/apple_rand_pos[7]_i_926_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.007 r  Logic/apple_rand_pos_reg[7]_i_877/CO[3]
                         net (fo=1, routed)           0.000    41.007    Logic/apple_rand_pos_reg[7]_i_877_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.121 r  Logic/apple_rand_pos_reg[7]_i_872/CO[3]
                         net (fo=1, routed)           0.000    41.121    Logic/apple_rand_pos_reg[7]_i_872_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.235 r  Logic/apple_rand_pos_reg[7]_i_867/CO[3]
                         net (fo=1, routed)           0.000    41.235    Logic/apple_rand_pos_reg[7]_i_867_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.349 r  Logic/apple_rand_pos_reg[7]_i_862/CO[3]
                         net (fo=1, routed)           0.000    41.349    Logic/apple_rand_pos_reg[7]_i_862_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.463 r  Logic/apple_rand_pos_reg[7]_i_857/CO[3]
                         net (fo=1, routed)           0.000    41.463    Logic/apple_rand_pos_reg[7]_i_857_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.577 r  Logic/apple_rand_pos_reg[7]_i_852/CO[3]
                         net (fo=1, routed)           0.000    41.577    Logic/apple_rand_pos_reg[7]_i_852_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.691 r  Logic/apple_rand_pos_reg[7]_i_847/CO[3]
                         net (fo=1, routed)           0.000    41.691    Logic/apple_rand_pos_reg[7]_i_847_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.805 r  Logic/apple_rand_pos_reg[7]_i_844/CO[3]
                         net (fo=1, routed)           0.000    41.805    Logic/apple_rand_pos_reg[7]_i_844_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.962 r  Logic/apple_rand_pos_reg[7]_i_843/CO[1]
                         net (fo=35, routed)          0.861    42.823    Logic/apple_rand_pos[7]_i_888[1]
    SLICE_X30Y36         LUT2 (Prop_lut2_I0_O)        0.329    43.152 r  Logic/apple_rand_pos[7]_i_884/O
                         net (fo=1, routed)           0.000    43.152    Logic/apple_rand_pos[7]_i_884_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.685 r  Logic/apple_rand_pos_reg[7]_i_835/CO[3]
                         net (fo=1, routed)           0.000    43.685    Logic/apple_rand_pos_reg[7]_i_835_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.802 r  Logic/apple_rand_pos_reg[7]_i_830/CO[3]
                         net (fo=1, routed)           0.000    43.802    Logic/apple_rand_pos_reg[7]_i_830_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.919 r  Logic/apple_rand_pos_reg[7]_i_825/CO[3]
                         net (fo=1, routed)           0.000    43.919    Logic/apple_rand_pos_reg[7]_i_825_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.036 r  Logic/apple_rand_pos_reg[7]_i_820/CO[3]
                         net (fo=1, routed)           0.000    44.036    Logic/apple_rand_pos_reg[7]_i_820_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.153 r  Logic/apple_rand_pos_reg[7]_i_815/CO[3]
                         net (fo=1, routed)           0.000    44.153    Logic/apple_rand_pos_reg[7]_i_815_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.270 r  Logic/apple_rand_pos_reg[7]_i_810/CO[3]
                         net (fo=1, routed)           0.000    44.270    Logic/apple_rand_pos_reg[7]_i_810_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.387 r  Logic/apple_rand_pos_reg[7]_i_805/CO[3]
                         net (fo=1, routed)           0.000    44.387    Logic/apple_rand_pos_reg[7]_i_805_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.504 r  Logic/apple_rand_pos_reg[7]_i_802/CO[3]
                         net (fo=1, routed)           0.000    44.504    Logic/apple_rand_pos_reg[7]_i_802_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.661 r  Logic/apple_rand_pos_reg[7]_i_801/CO[1]
                         net (fo=35, routed)          0.835    45.496    Logic_n_526
    SLICE_X29Y42         LUT2 (Prop_lut2_I0_O)        0.332    45.828 r  apple_rand_pos[7]_i_838/O
                         net (fo=1, routed)           0.000    45.828    Logic/apple_rand_pos[7]_i_782[1]
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.378 r  Logic/apple_rand_pos_reg[7]_i_774/CO[3]
                         net (fo=1, routed)           0.000    46.378    Logic/apple_rand_pos_reg[7]_i_774_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.492 r  Logic/apple_rand_pos_reg[7]_i_769/CO[3]
                         net (fo=1, routed)           0.000    46.492    Logic/apple_rand_pos_reg[7]_i_769_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.606 r  Logic/apple_rand_pos_reg[7]_i_764/CO[3]
                         net (fo=1, routed)           0.000    46.606    Logic/apple_rand_pos_reg[7]_i_764_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.720 r  Logic/apple_rand_pos_reg[7]_i_759/CO[3]
                         net (fo=1, routed)           0.000    46.720    Logic/apple_rand_pos_reg[7]_i_759_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.834 r  Logic/apple_rand_pos_reg[7]_i_754/CO[3]
                         net (fo=1, routed)           0.000    46.834    Logic/apple_rand_pos_reg[7]_i_754_n_0
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.948 r  Logic/apple_rand_pos_reg[7]_i_749/CO[3]
                         net (fo=1, routed)           0.000    46.948    Logic/apple_rand_pos_reg[7]_i_749_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.062 r  Logic/apple_rand_pos_reg[7]_i_746/CO[3]
                         net (fo=1, routed)           0.000    47.062    Logic/apple_rand_pos_reg[7]_i_746_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.219 r  Logic/apple_rand_pos_reg[7]_i_745/CO[1]
                         net (fo=35, routed)          0.714    47.933    Logic/apple_rand_pos[7]_i_804[1]
    SLICE_X30Y46         LUT2 (Prop_lut2_I0_O)        0.329    48.262 r  Logic/apple_rand_pos[7]_i_786/O
                         net (fo=1, routed)           0.000    48.262    Logic/apple_rand_pos[7]_i_786_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.795 r  Logic/apple_rand_pos_reg[7]_i_715/CO[3]
                         net (fo=1, routed)           0.000    48.795    Logic/apple_rand_pos_reg[7]_i_715_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.912 r  Logic/apple_rand_pos_reg[7]_i_710/CO[3]
                         net (fo=1, routed)           0.000    48.912    Logic/apple_rand_pos_reg[7]_i_710_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.029 r  Logic/apple_rand_pos_reg[7]_i_705/CO[3]
                         net (fo=1, routed)           0.000    49.029    Logic/apple_rand_pos_reg[7]_i_705_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.146 r  Logic/apple_rand_pos_reg[7]_i_700/CO[3]
                         net (fo=1, routed)           0.001    49.146    Logic/apple_rand_pos_reg[7]_i_700_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.263 r  Logic/apple_rand_pos_reg[7]_i_695/CO[3]
                         net (fo=1, routed)           0.000    49.263    Logic/apple_rand_pos_reg[7]_i_695_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.380 r  Logic/apple_rand_pos_reg[7]_i_690/CO[3]
                         net (fo=1, routed)           0.000    49.380    Logic/apple_rand_pos_reg[7]_i_690_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.497 r  Logic/apple_rand_pos_reg[7]_i_685/CO[3]
                         net (fo=1, routed)           0.000    49.497    Logic/apple_rand_pos_reg[7]_i_685_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.614 r  Logic/apple_rand_pos_reg[7]_i_682/CO[3]
                         net (fo=1, routed)           0.000    49.614    Logic/apple_rand_pos_reg[7]_i_682_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.771 r  Logic/apple_rand_pos_reg[7]_i_681/CO[1]
                         net (fo=35, routed)          0.840    50.611    Logic_n_592
    SLICE_X28Y52         LUT2 (Prop_lut2_I0_O)        0.332    50.943 r  apple_rand_pos[7]_i_718/O
                         net (fo=1, routed)           0.000    50.943    Logic/apple_rand_pos[7]_i_653[1]
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.493 r  Logic/apple_rand_pos_reg[7]_i_645/CO[3]
                         net (fo=1, routed)           0.000    51.493    Logic/apple_rand_pos_reg[7]_i_645_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.607 r  Logic/apple_rand_pos_reg[7]_i_640/CO[3]
                         net (fo=1, routed)           0.000    51.607    Logic/apple_rand_pos_reg[7]_i_640_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.721 r  Logic/apple_rand_pos_reg[7]_i_635/CO[3]
                         net (fo=1, routed)           0.000    51.721    Logic/apple_rand_pos_reg[7]_i_635_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.835 r  Logic/apple_rand_pos_reg[7]_i_630/CO[3]
                         net (fo=1, routed)           0.000    51.835    Logic/apple_rand_pos_reg[7]_i_630_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.949 r  Logic/apple_rand_pos_reg[7]_i_625/CO[3]
                         net (fo=1, routed)           0.000    51.949    Logic/apple_rand_pos_reg[7]_i_625_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.063 r  Logic/apple_rand_pos_reg[7]_i_620/CO[3]
                         net (fo=1, routed)           0.000    52.063    Logic/apple_rand_pos_reg[7]_i_620_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.177 r  Logic/apple_rand_pos_reg[7]_i_617/CO[3]
                         net (fo=1, routed)           0.000    52.177    Logic/apple_rand_pos_reg[7]_i_617_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.334 r  Logic/apple_rand_pos_reg[7]_i_616/CO[1]
                         net (fo=35, routed)          0.775    53.109    Logic/apple_rand_pos[7]_i_684[1]
    SLICE_X29Y55         LUT2 (Prop_lut2_I0_O)        0.329    53.438 r  Logic/apple_rand_pos[7]_i_657/O
                         net (fo=1, routed)           0.000    53.438    Logic/apple_rand_pos[7]_i_657_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.988 r  Logic/apple_rand_pos_reg[7]_i_574/CO[3]
                         net (fo=1, routed)           0.000    53.988    Logic/apple_rand_pos_reg[7]_i_574_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.102 r  Logic/apple_rand_pos_reg[7]_i_569/CO[3]
                         net (fo=1, routed)           0.000    54.102    Logic/apple_rand_pos_reg[7]_i_569_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.216 r  Logic/apple_rand_pos_reg[7]_i_564/CO[3]
                         net (fo=1, routed)           0.000    54.216    Logic/apple_rand_pos_reg[7]_i_564_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.330 r  Logic/apple_rand_pos_reg[7]_i_559/CO[3]
                         net (fo=1, routed)           0.000    54.330    Logic/apple_rand_pos_reg[7]_i_559_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.444 r  Logic/apple_rand_pos_reg[7]_i_554/CO[3]
                         net (fo=1, routed)           0.000    54.444    Logic/apple_rand_pos_reg[7]_i_554_n_0
    SLICE_X29Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.558 r  Logic/apple_rand_pos_reg[7]_i_549/CO[3]
                         net (fo=1, routed)           0.000    54.558    Logic/apple_rand_pos_reg[7]_i_549_n_0
    SLICE_X29Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.672 r  Logic/apple_rand_pos_reg[7]_i_544/CO[3]
                         net (fo=1, routed)           0.000    54.672    Logic/apple_rand_pos_reg[7]_i_544_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.786 r  Logic/apple_rand_pos_reg[7]_i_541/CO[3]
                         net (fo=1, routed)           0.000    54.786    Logic/apple_rand_pos_reg[7]_i_541_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.943 r  Logic/apple_rand_pos_reg[7]_i_540/CO[1]
                         net (fo=35, routed)          0.708    55.651    Logic/apple_rand_pos[7]_i_619[1]
    SLICE_X28Y60         LUT2 (Prop_lut2_I0_O)        0.329    55.980 r  Logic/apple_rand_pos[7]_i_581/O
                         net (fo=1, routed)           0.000    55.980    Logic/apple_rand_pos[7]_i_581_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.530 r  Logic/apple_rand_pos_reg[7]_i_460/CO[3]
                         net (fo=1, routed)           0.000    56.530    Logic/apple_rand_pos_reg[7]_i_460_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.644 r  Logic/apple_rand_pos_reg[7]_i_455/CO[3]
                         net (fo=1, routed)           0.000    56.644    Logic/apple_rand_pos_reg[7]_i_455_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.758 r  Logic/apple_rand_pos_reg[7]_i_450/CO[3]
                         net (fo=1, routed)           0.000    56.758    Logic/apple_rand_pos_reg[7]_i_450_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.872 r  Logic/apple_rand_pos_reg[7]_i_445/CO[3]
                         net (fo=1, routed)           0.000    56.872    Logic/apple_rand_pos_reg[7]_i_445_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.986 r  Logic/apple_rand_pos_reg[7]_i_440/CO[3]
                         net (fo=1, routed)           0.000    56.986    Logic/apple_rand_pos_reg[7]_i_440_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.100 r  Logic/apple_rand_pos_reg[7]_i_435/CO[3]
                         net (fo=1, routed)           0.000    57.100    Logic/apple_rand_pos_reg[7]_i_435_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.214 r  Logic/apple_rand_pos_reg[7]_i_430/CO[3]
                         net (fo=1, routed)           0.000    57.214    Logic/apple_rand_pos_reg[7]_i_430_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.328 r  Logic/apple_rand_pos_reg[7]_i_427/CO[3]
                         net (fo=1, routed)           0.000    57.328    Logic/apple_rand_pos_reg[7]_i_427_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.485 r  Logic/apple_rand_pos_reg[7]_i_426/CO[1]
                         net (fo=35, routed)          0.752    58.237    Logic/apple_rand_pos[7]_i_543[1]
    SLICE_X29Y64         LUT2 (Prop_lut2_I0_O)        0.329    58.566 r  Logic/apple_rand_pos[7]_i_467/O
                         net (fo=1, routed)           0.000    58.566    Logic/apple_rand_pos[7]_i_467_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.116 r  Logic/apple_rand_pos_reg[7]_i_376/CO[3]
                         net (fo=1, routed)           0.000    59.116    Logic/apple_rand_pos_reg[7]_i_376_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.230 r  Logic/apple_rand_pos_reg[7]_i_371/CO[3]
                         net (fo=1, routed)           0.000    59.230    Logic/apple_rand_pos_reg[7]_i_371_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.344 r  Logic/apple_rand_pos_reg[7]_i_366/CO[3]
                         net (fo=1, routed)           0.000    59.344    Logic/apple_rand_pos_reg[7]_i_366_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.458 r  Logic/apple_rand_pos_reg[7]_i_361/CO[3]
                         net (fo=1, routed)           0.000    59.458    Logic/apple_rand_pos_reg[7]_i_361_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.572 r  Logic/apple_rand_pos_reg[7]_i_356/CO[3]
                         net (fo=1, routed)           0.000    59.572    Logic/apple_rand_pos_reg[7]_i_356_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.686 r  Logic/apple_rand_pos_reg[7]_i_351/CO[3]
                         net (fo=1, routed)           0.000    59.686    Logic/apple_rand_pos_reg[7]_i_351_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.800 r  Logic/apple_rand_pos_reg[7]_i_346/CO[3]
                         net (fo=1, routed)           0.000    59.800    Logic/apple_rand_pos_reg[7]_i_346_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.914 r  Logic/apple_rand_pos_reg[7]_i_343/CO[3]
                         net (fo=1, routed)           0.000    59.914    Logic/apple_rand_pos_reg[7]_i_343_n_0
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.071 r  Logic/apple_rand_pos_reg[7]_i_342/CO[1]
                         net (fo=35, routed)          0.854    60.925    Logic/apple_rand_pos[7]_i_429[1]
    SLICE_X30Y68         LUT2 (Prop_lut2_I0_O)        0.329    61.254 r  Logic/apple_rand_pos[7]_i_383/O
                         net (fo=1, routed)           0.000    61.254    Logic/apple_rand_pos[7]_i_383_n_0
    SLICE_X30Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.787 r  Logic/apple_rand_pos_reg[7]_i_242/CO[3]
                         net (fo=1, routed)           0.000    61.787    Logic/apple_rand_pos_reg[7]_i_242_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.904 r  Logic/apple_rand_pos_reg[7]_i_237/CO[3]
                         net (fo=1, routed)           0.000    61.904    Logic/apple_rand_pos_reg[7]_i_237_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.021 r  Logic/apple_rand_pos_reg[7]_i_236/CO[3]
                         net (fo=1, routed)           0.000    62.021    Logic/apple_rand_pos_reg[7]_i_236_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.138 r  Logic/apple_rand_pos_reg[7]_i_231/CO[3]
                         net (fo=1, routed)           0.000    62.138    Logic/apple_rand_pos_reg[7]_i_231_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.255 r  Logic/apple_rand_pos_reg[7]_i_226/CO[3]
                         net (fo=1, routed)           0.000    62.255    Logic/apple_rand_pos_reg[7]_i_226_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.372 r  Logic/apple_rand_pos_reg[7]_i_221/CO[3]
                         net (fo=1, routed)           0.000    62.372    Logic/apple_rand_pos_reg[7]_i_221_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.489 r  Logic/apple_rand_pos_reg[7]_i_216/CO[3]
                         net (fo=1, routed)           0.009    62.498    Logic/apple_rand_pos_reg[7]_i_216_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.615 r  Logic/apple_rand_pos_reg[7]_i_213/CO[3]
                         net (fo=1, routed)           0.000    62.615    Logic/apple_rand_pos_reg[7]_i_213_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.772 r  Logic/apple_rand_pos_reg[7]_i_212/CO[1]
                         net (fo=35, routed)          0.918    63.690    Logic/apple_rand_pos[7]_i_345[1]
    SLICE_X31Y71         LUT2 (Prop_lut2_I0_O)        0.332    64.022 r  Logic/apple_rand_pos[7]_i_249/O
                         net (fo=1, routed)           0.000    64.022    Logic/apple_rand_pos[7]_i_249_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.572 r  Logic/apple_rand_pos_reg[7]_i_160/CO[3]
                         net (fo=1, routed)           0.000    64.572    Logic/apple_rand_pos_reg[7]_i_160_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.686 r  Logic/apple_rand_pos_reg[7]_i_155/CO[3]
                         net (fo=1, routed)           0.000    64.686    Logic/apple_rand_pos_reg[7]_i_155_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.800 r  Logic/apple_rand_pos_reg[7]_i_154/CO[3]
                         net (fo=1, routed)           0.000    64.800    Logic/apple_rand_pos_reg[7]_i_154_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.914 r  Logic/apple_rand_pos_reg[7]_i_207/CO[3]
                         net (fo=1, routed)           0.009    64.923    Logic/apple_rand_pos_reg[7]_i_207_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.037 r  Logic/apple_rand_pos_reg[7]_i_149/CO[3]
                         net (fo=1, routed)           0.000    65.037    Logic/apple_rand_pos_reg[7]_i_149_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.151 r  Logic/apple_rand_pos_reg[7]_i_144/CO[3]
                         net (fo=1, routed)           0.000    65.151    Logic/apple_rand_pos_reg[7]_i_144_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.265 r  Logic/apple_rand_pos_reg[7]_i_139/CO[3]
                         net (fo=1, routed)           0.000    65.265    Logic/apple_rand_pos_reg[7]_i_139_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.379 r  Logic/apple_rand_pos_reg[7]_i_136/CO[3]
                         net (fo=1, routed)           0.000    65.379    Logic/apple_rand_pos_reg[7]_i_136_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.536 r  Logic/apple_rand_pos_reg[7]_i_135/CO[1]
                         net (fo=35, routed)          0.734    66.270    Logic/apple_rand_pos[7]_i_215[1]
    SLICE_X29Y75         LUT2 (Prop_lut2_I0_O)        0.329    66.599 r  Logic/apple_rand_pos[7]_i_167/O
                         net (fo=1, routed)           0.000    66.599    Logic/apple_rand_pos[7]_i_167_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.149 r  Logic/apple_rand_pos_reg[7]_i_92/CO[3]
                         net (fo=1, routed)           0.000    67.149    Logic/apple_rand_pos_reg[7]_i_92_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.263 r  Logic/apple_rand_pos_reg[7]_i_87/CO[3]
                         net (fo=1, routed)           0.000    67.263    Logic/apple_rand_pos_reg[7]_i_87_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.377 r  Logic/apple_rand_pos_reg[7]_i_86/CO[3]
                         net (fo=1, routed)           0.000    67.377    Logic/apple_rand_pos_reg[7]_i_86_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.491 r  Logic/apple_rand_pos_reg[7]_i_202/CO[3]
                         net (fo=1, routed)           0.000    67.491    Logic/apple_rand_pos_reg[7]_i_202_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.605 r  Logic/apple_rand_pos_reg[7]_i_130/CO[3]
                         net (fo=1, routed)           0.000    67.605    Logic/apple_rand_pos_reg[7]_i_130_n_0
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.719 r  Logic/apple_rand_pos_reg[7]_i_81/CO[3]
                         net (fo=1, routed)           0.000    67.719    Logic/apple_rand_pos_reg[7]_i_81_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.833 r  Logic/apple_rand_pos_reg[7]_i_76/CO[3]
                         net (fo=1, routed)           0.000    67.833    Logic/apple_rand_pos_reg[7]_i_76_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.947 r  Logic/apple_rand_pos_reg[7]_i_73/CO[3]
                         net (fo=1, routed)           0.000    67.947    Logic/apple_rand_pos_reg[7]_i_73_n_0
    SLICE_X29Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.104 r  Logic/apple_rand_pos_reg[7]_i_72/CO[1]
                         net (fo=35, routed)          0.873    68.977    Logic/apple_rand_pos[7]_i_138[1]
    SLICE_X28Y78         LUT2 (Prop_lut2_I0_O)        0.329    69.306 r  Logic/apple_rand_pos[7]_i_99/O
                         net (fo=1, routed)           0.000    69.306    Logic/apple_rand_pos[7]_i_99_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.856 r  Logic/apple_rand_pos_reg[7]_i_48/CO[3]
                         net (fo=1, routed)           0.000    69.856    Logic/apple_rand_pos_reg[7]_i_48_n_0
    SLICE_X28Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.970 r  Logic/apple_rand_pos_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000    69.970    Logic/apple_rand_pos_reg[7]_i_43_n_0
    SLICE_X28Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.084 r  Logic/apple_rand_pos_reg[7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    70.084    Logic/apple_rand_pos_reg[7]_i_42_n_0
    SLICE_X28Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.198 r  Logic/apple_rand_pos_reg[7]_i_197/CO[3]
                         net (fo=1, routed)           0.000    70.198    Logic/apple_rand_pos_reg[7]_i_197_n_0
    SLICE_X28Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.312 r  Logic/apple_rand_pos_reg[7]_i_125/CO[3]
                         net (fo=1, routed)           0.000    70.312    Logic/apple_rand_pos_reg[7]_i_125_n_0
    SLICE_X28Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.426 r  Logic/apple_rand_pos_reg[7]_i_67/CO[3]
                         net (fo=1, routed)           0.000    70.426    Logic/apple_rand_pos_reg[7]_i_67_n_0
    SLICE_X28Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.540 r  Logic/apple_rand_pos_reg[7]_i_37/CO[3]
                         net (fo=1, routed)           0.000    70.540    Logic/apple_rand_pos_reg[7]_i_37_n_0
    SLICE_X28Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.654 r  Logic/apple_rand_pos_reg[7]_i_34/CO[3]
                         net (fo=1, routed)           0.000    70.654    Logic/apple_rand_pos_reg[7]_i_34_n_0
    SLICE_X28Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.811 r  Logic/apple_rand_pos_reg[7]_i_33/CO[1]
                         net (fo=35, routed)          0.683    71.494    Logic/apple_rand_pos[7]_i_75[1]
    SLICE_X28Y87         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    72.279 r  Logic/apple_rand_pos_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    72.279    Logic/apple_rand_pos_reg[6]_i_5_n_0
    SLICE_X28Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.393 r  Logic/apple_rand_pos_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    72.393    Logic/apple_rand_pos_reg[7]_i_20_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.507 r  Logic/apple_rand_pos_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    72.507    Logic/apple_rand_pos_reg[7]_i_19_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.621 r  Logic/apple_rand_pos_reg[7]_i_192/CO[3]
                         net (fo=1, routed)           0.000    72.621    Logic/apple_rand_pos_reg[7]_i_192_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.735 r  Logic/apple_rand_pos_reg[7]_i_120/CO[3]
                         net (fo=1, routed)           0.000    72.735    Logic/apple_rand_pos_reg[7]_i_120_n_0
    SLICE_X28Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.849 r  Logic/apple_rand_pos_reg[7]_i_62/CO[3]
                         net (fo=1, routed)           0.000    72.849    Logic/apple_rand_pos_reg[7]_i_62_n_0
    SLICE_X28Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.963 r  Logic/apple_rand_pos_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    72.963    Logic/apple_rand_pos_reg[7]_i_28_n_0
    SLICE_X28Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.077 r  Logic/apple_rand_pos_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    73.077    Logic/apple_rand_pos_reg[7]_i_16_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.234 r  Logic/apple_rand_pos_reg[7]_i_15/CO[1]
                         net (fo=35, routed)          0.900    74.134    Logic/apple_rand_pos[7]_i_36[1]
    SLICE_X29Y86         LUT2 (Prop_lut2_I0_O)        0.329    74.463 r  Logic/apple_rand_pos[1]_i_5/O
                         net (fo=1, routed)           0.000    74.463    Logic/apple_rand_pos[1]_i_5_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.013 r  Logic/apple_rand_pos_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    75.013    Logic/apple_rand_pos_reg[1]_i_2_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    75.347 r  Logic/apple_rand_pos_reg[6]_i_3/O[1]
                         net (fo=4, routed)           1.037    76.384    Logic/apple_rand_pos_reg[6]_i_3_n_6
    SLICE_X29Y95         LUT4 (Prop_lut4_I3_O)        0.303    76.687 r  Logic/apple_rand_pos[5]_i_3/O
                         net (fo=1, routed)           0.573    77.260    Logic/apple_rand_pos[5]_i_3_n_0
    SLICE_X29Y95         LUT6 (Prop_lut6_I5_O)        0.124    77.384 r  Logic/apple_rand_pos[5]_i_1/O
                         net (fo=1, routed)           0.000    77.384    Logic/apple_rand_pos[5]
    SLICE_X29Y95         FDRE                                         r  Logic/apple_rand_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4050, routed)        1.434    14.805    Logic/clk_IBUF_BUFG
    SLICE_X29Y95         FDRE                                         r  Logic/apple_rand_pos_reg[5]/C
                         clock pessimism              0.180    14.985    
                         clock uncertainty           -0.035    14.950    
    SLICE_X29Y95         FDRE (Setup_fdre_C_D)        0.032    14.982    Logic/apple_rand_pos_reg[5]
  -------------------------------------------------------------------
                         required time                         14.982    
                         arrival time                         -77.384    
  -------------------------------------------------------------------
                         slack                                -62.402    

Slack (VIOLATED) :        -62.327ns  (required time - arrival time)
  Source:                 Logic/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Logic/apple_rand_pos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        72.184ns  (logic 48.772ns (67.566%)  route 23.412ns (32.434%))
  Logic Levels:           255  (CARRY4=232 LUT1=1 LUT2=21 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns = ( 14.799 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=4050, routed)        1.566     5.118    Logic/clk_IBUF_BUFG
    SLICE_X34Y3          FDRE                                         r  Logic/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          FDRE (Prop_fdre_C_Q)         0.518     5.636 r  Logic/counter_reg[27]/Q
                         net (fo=19, routed)          0.361     5.997    Logic/counter_reg[27]
    SLICE_X35Y3          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407     6.404 f  Logic/apple_rand_pos_reg[7]_i_1465/O[1]
                         net (fo=2, routed)           0.416     6.820    Logic_n_3
    SLICE_X35Y1          LUT1 (Prop_lut1_I0_O)        0.303     7.123 r  apple_rand_pos[7]_i_1470/O
                         net (fo=1, routed)           0.000     7.123    Logic/S[1]
    SLICE_X35Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.524 r  Logic/apple_rand_pos_reg[7]_i_1423/CO[3]
                         net (fo=1, routed)           0.000     7.524    Logic/apple_rand_pos_reg[7]_i_1423_n_0
    SLICE_X35Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.746 r  Logic/apple_rand_pos_reg[7]_i_1418/O[0]
                         net (fo=2, routed)           0.491     8.237    Logic/DI[1]
    SLICE_X34Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.695     8.932 r  Logic/apple_rand_pos_reg[7]_i_1376/CO[3]
                         net (fo=1, routed)           0.000     8.932    Logic/apple_rand_pos_reg[7]_i_1376_n_0
    SLICE_X34Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.049 r  Logic/apple_rand_pos_reg[7]_i_1371/CO[3]
                         net (fo=1, routed)           0.000     9.049    Logic/apple_rand_pos_reg[7]_i_1371_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.166 r  Logic/apple_rand_pos_reg[7]_i_1366/CO[3]
                         net (fo=1, routed)           0.000     9.166    Logic/apple_rand_pos_reg[7]_i_1366_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.283 r  Logic/apple_rand_pos_reg[7]_i_1361/CO[3]
                         net (fo=1, routed)           0.000     9.283    Logic/apple_rand_pos_reg[7]_i_1361_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.400 r  Logic/apple_rand_pos_reg[7]_i_1356/CO[3]
                         net (fo=1, routed)           0.000     9.400    Logic/apple_rand_pos_reg[7]_i_1356_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.517 r  Logic/apple_rand_pos_reg[7]_i_1351/CO[3]
                         net (fo=1, routed)           0.000     9.517    Logic/apple_rand_pos_reg[7]_i_1351_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.634 r  Logic/apple_rand_pos_reg[7]_i_1348/CO[3]
                         net (fo=1, routed)           0.000     9.634    Logic/apple_rand_pos_reg[7]_i_1348_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.791 r  Logic/apple_rand_pos_reg[7]_i_1347/CO[1]
                         net (fo=35, routed)          0.895    10.685    Logic/apple_rand_pos[7]_i_1392[1]
    SLICE_X33Y0          LUT2 (Prop_lut2_I0_O)        0.332    11.017 r  Logic/apple_rand_pos[7]_i_1388/O
                         net (fo=1, routed)           0.000    11.017    Logic/apple_rand_pos[7]_i_1388_n_0
    SLICE_X33Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.567 r  Logic/apple_rand_pos_reg[7]_i_1339/CO[3]
                         net (fo=1, routed)           0.000    11.567    Logic/apple_rand_pos_reg[7]_i_1339_n_0
    SLICE_X33Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.681 r  Logic/apple_rand_pos_reg[7]_i_1334/CO[3]
                         net (fo=1, routed)           0.000    11.681    Logic/apple_rand_pos_reg[7]_i_1334_n_0
    SLICE_X33Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.795 r  Logic/apple_rand_pos_reg[7]_i_1329/CO[3]
                         net (fo=1, routed)           0.000    11.795    Logic/apple_rand_pos_reg[7]_i_1329_n_0
    SLICE_X33Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.909 r  Logic/apple_rand_pos_reg[7]_i_1324/CO[3]
                         net (fo=1, routed)           0.000    11.909    Logic/apple_rand_pos_reg[7]_i_1324_n_0
    SLICE_X33Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.023 r  Logic/apple_rand_pos_reg[7]_i_1319/CO[3]
                         net (fo=1, routed)           0.000    12.023    Logic/apple_rand_pos_reg[7]_i_1319_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.137 r  Logic/apple_rand_pos_reg[7]_i_1314/CO[3]
                         net (fo=1, routed)           0.000    12.137    Logic/apple_rand_pos_reg[7]_i_1314_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.251 r  Logic/apple_rand_pos_reg[7]_i_1309/CO[3]
                         net (fo=1, routed)           0.000    12.251    Logic/apple_rand_pos_reg[7]_i_1309_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.365 r  Logic/apple_rand_pos_reg[7]_i_1306/CO[3]
                         net (fo=1, routed)           0.000    12.365    Logic/apple_rand_pos_reg[7]_i_1306_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.522 r  Logic/apple_rand_pos_reg[7]_i_1305/CO[1]
                         net (fo=35, routed)          0.892    13.414    Logic/apple_rand_pos[7]_i_1350[1]
    SLICE_X32Y0          LUT2 (Prop_lut2_I0_O)        0.329    13.743 r  Logic/apple_rand_pos[7]_i_1346/O
                         net (fo=1, routed)           0.000    13.743    Logic/apple_rand_pos[7]_i_1346_n_0
    SLICE_X32Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.293 r  Logic/apple_rand_pos_reg[7]_i_1297/CO[3]
                         net (fo=1, routed)           0.000    14.293    Logic/apple_rand_pos_reg[7]_i_1297_n_0
    SLICE_X32Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.407 r  Logic/apple_rand_pos_reg[7]_i_1292/CO[3]
                         net (fo=1, routed)           0.000    14.407    Logic/apple_rand_pos_reg[7]_i_1292_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.521 r  Logic/apple_rand_pos_reg[7]_i_1287/CO[3]
                         net (fo=1, routed)           0.000    14.521    Logic/apple_rand_pos_reg[7]_i_1287_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.635 r  Logic/apple_rand_pos_reg[7]_i_1282/CO[3]
                         net (fo=1, routed)           0.000    14.635    Logic/apple_rand_pos_reg[7]_i_1282_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.749 r  Logic/apple_rand_pos_reg[7]_i_1277/CO[3]
                         net (fo=1, routed)           0.000    14.749    Logic/apple_rand_pos_reg[7]_i_1277_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.863 r  Logic/apple_rand_pos_reg[7]_i_1272/CO[3]
                         net (fo=1, routed)           0.000    14.863    Logic/apple_rand_pos_reg[7]_i_1272_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.977 r  Logic/apple_rand_pos_reg[7]_i_1267/CO[3]
                         net (fo=1, routed)           0.000    14.977    Logic/apple_rand_pos_reg[7]_i_1267_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.091 r  Logic/apple_rand_pos_reg[7]_i_1264/CO[3]
                         net (fo=1, routed)           0.000    15.091    Logic/apple_rand_pos_reg[7]_i_1264_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.248 r  Logic/apple_rand_pos_reg[7]_i_1263/CO[1]
                         net (fo=35, routed)          0.989    16.237    Logic/apple_rand_pos[7]_i_1308[1]
    SLICE_X30Y1          LUT2 (Prop_lut2_I0_O)        0.329    16.566 r  Logic/apple_rand_pos[7]_i_1304/O
                         net (fo=1, routed)           0.000    16.566    Logic/apple_rand_pos[7]_i_1304_n_0
    SLICE_X30Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.099 r  Logic/apple_rand_pos_reg[7]_i_1255/CO[3]
                         net (fo=1, routed)           0.000    17.099    Logic/apple_rand_pos_reg[7]_i_1255_n_0
    SLICE_X30Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.216 r  Logic/apple_rand_pos_reg[7]_i_1250/CO[3]
                         net (fo=1, routed)           0.000    17.216    Logic/apple_rand_pos_reg[7]_i_1250_n_0
    SLICE_X30Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.333 r  Logic/apple_rand_pos_reg[7]_i_1245/CO[3]
                         net (fo=1, routed)           0.000    17.333    Logic/apple_rand_pos_reg[7]_i_1245_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.450 r  Logic/apple_rand_pos_reg[7]_i_1240/CO[3]
                         net (fo=1, routed)           0.000    17.450    Logic/apple_rand_pos_reg[7]_i_1240_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.567 r  Logic/apple_rand_pos_reg[7]_i_1235/CO[3]
                         net (fo=1, routed)           0.000    17.567    Logic/apple_rand_pos_reg[7]_i_1235_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.684 r  Logic/apple_rand_pos_reg[7]_i_1230/CO[3]
                         net (fo=1, routed)           0.000    17.684    Logic/apple_rand_pos_reg[7]_i_1230_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.801 r  Logic/apple_rand_pos_reg[7]_i_1225/CO[3]
                         net (fo=1, routed)           0.000    17.801    Logic/apple_rand_pos_reg[7]_i_1225_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.918 r  Logic/apple_rand_pos_reg[7]_i_1222/CO[3]
                         net (fo=1, routed)           0.000    17.918    Logic/apple_rand_pos_reg[7]_i_1222_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.075 r  Logic/apple_rand_pos_reg[7]_i_1221/CO[1]
                         net (fo=35, routed)          0.867    18.942    Logic/apple_rand_pos[7]_i_1266[1]
    SLICE_X31Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    19.730 r  Logic/apple_rand_pos_reg[7]_i_1213/CO[3]
                         net (fo=1, routed)           0.000    19.730    Logic/apple_rand_pos_reg[7]_i_1213_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.844 r  Logic/apple_rand_pos_reg[7]_i_1208/CO[3]
                         net (fo=1, routed)           0.000    19.844    Logic/apple_rand_pos_reg[7]_i_1208_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.958 r  Logic/apple_rand_pos_reg[7]_i_1203/CO[3]
                         net (fo=1, routed)           0.000    19.958    Logic/apple_rand_pos_reg[7]_i_1203_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.072 r  Logic/apple_rand_pos_reg[7]_i_1198/CO[3]
                         net (fo=1, routed)           0.000    20.072    Logic/apple_rand_pos_reg[7]_i_1198_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.186 r  Logic/apple_rand_pos_reg[7]_i_1193/CO[3]
                         net (fo=1, routed)           0.000    20.186    Logic/apple_rand_pos_reg[7]_i_1193_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.300 r  Logic/apple_rand_pos_reg[7]_i_1188/CO[3]
                         net (fo=1, routed)           0.000    20.300    Logic/apple_rand_pos_reg[7]_i_1188_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.414 r  Logic/apple_rand_pos_reg[7]_i_1183/CO[3]
                         net (fo=1, routed)           0.000    20.414    Logic/apple_rand_pos_reg[7]_i_1183_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.528 r  Logic/apple_rand_pos_reg[7]_i_1180/CO[3]
                         net (fo=1, routed)           0.000    20.528    Logic/apple_rand_pos_reg[7]_i_1180_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.685 r  Logic/apple_rand_pos_reg[7]_i_1179/CO[1]
                         net (fo=35, routed)          0.956    21.641    Logic/apple_rand_pos[7]_i_1224[1]
    SLICE_X29Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    22.426 r  Logic/apple_rand_pos_reg[7]_i_1171/CO[3]
                         net (fo=1, routed)           0.000    22.426    Logic/apple_rand_pos_reg[7]_i_1171_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.540 r  Logic/apple_rand_pos_reg[7]_i_1166/CO[3]
                         net (fo=1, routed)           0.000    22.540    Logic/apple_rand_pos_reg[7]_i_1166_n_0
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.654 r  Logic/apple_rand_pos_reg[7]_i_1161/CO[3]
                         net (fo=1, routed)           0.000    22.654    Logic/apple_rand_pos_reg[7]_i_1161_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.768 r  Logic/apple_rand_pos_reg[7]_i_1156/CO[3]
                         net (fo=1, routed)           0.000    22.768    Logic/apple_rand_pos_reg[7]_i_1156_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.882 r  Logic/apple_rand_pos_reg[7]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    22.882    Logic/apple_rand_pos_reg[7]_i_1151_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.996 r  Logic/apple_rand_pos_reg[7]_i_1146/CO[3]
                         net (fo=1, routed)           0.000    22.996    Logic/apple_rand_pos_reg[7]_i_1146_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.110 r  Logic/apple_rand_pos_reg[7]_i_1141/CO[3]
                         net (fo=1, routed)           0.000    23.110    Logic/apple_rand_pos_reg[7]_i_1141_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.224 r  Logic/apple_rand_pos_reg[7]_i_1138/CO[3]
                         net (fo=1, routed)           0.000    23.224    Logic/apple_rand_pos_reg[7]_i_1138_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.381 r  Logic/apple_rand_pos_reg[7]_i_1137/CO[1]
                         net (fo=35, routed)          0.835    24.216    Logic/apple_rand_pos[7]_i_1182[1]
    SLICE_X28Y5          LUT2 (Prop_lut2_I0_O)        0.329    24.545 r  Logic/apple_rand_pos[7]_i_1178/O
                         net (fo=1, routed)           0.000    24.545    Logic/apple_rand_pos[7]_i_1178_n_0
    SLICE_X28Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.095 r  Logic/apple_rand_pos_reg[7]_i_1129/CO[3]
                         net (fo=1, routed)           0.000    25.095    Logic/apple_rand_pos_reg[7]_i_1129_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.209 r  Logic/apple_rand_pos_reg[7]_i_1124/CO[3]
                         net (fo=1, routed)           0.000    25.209    Logic/apple_rand_pos_reg[7]_i_1124_n_0
    SLICE_X28Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.323 r  Logic/apple_rand_pos_reg[7]_i_1119/CO[3]
                         net (fo=1, routed)           0.000    25.323    Logic/apple_rand_pos_reg[7]_i_1119_n_0
    SLICE_X28Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.437 r  Logic/apple_rand_pos_reg[7]_i_1114/CO[3]
                         net (fo=1, routed)           0.000    25.437    Logic/apple_rand_pos_reg[7]_i_1114_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.551 r  Logic/apple_rand_pos_reg[7]_i_1109/CO[3]
                         net (fo=1, routed)           0.000    25.551    Logic/apple_rand_pos_reg[7]_i_1109_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.665 r  Logic/apple_rand_pos_reg[7]_i_1104/CO[3]
                         net (fo=1, routed)           0.000    25.665    Logic/apple_rand_pos_reg[7]_i_1104_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.779 r  Logic/apple_rand_pos_reg[7]_i_1099/CO[3]
                         net (fo=1, routed)           0.000    25.779    Logic/apple_rand_pos_reg[7]_i_1099_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.893 r  Logic/apple_rand_pos_reg[7]_i_1096/CO[3]
                         net (fo=1, routed)           0.000    25.893    Logic/apple_rand_pos_reg[7]_i_1096_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.050 r  Logic/apple_rand_pos_reg[7]_i_1095/CO[1]
                         net (fo=35, routed)          0.850    26.900    Logic_n_295
    SLICE_X28Y16         LUT2 (Prop_lut2_I0_O)        0.329    27.229 r  apple_rand_pos[7]_i_1128/O
                         net (fo=1, routed)           0.000    27.229    Logic/apple_rand_pos[7]_i_1085[0]
    SLICE_X28Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.761 r  Logic/apple_rand_pos_reg[7]_i_1077/CO[3]
                         net (fo=1, routed)           0.000    27.761    Logic/apple_rand_pos_reg[7]_i_1077_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.875 r  Logic/apple_rand_pos_reg[7]_i_1072/CO[3]
                         net (fo=1, routed)           0.000    27.875    Logic/apple_rand_pos_reg[7]_i_1072_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.989 r  Logic/apple_rand_pos_reg[7]_i_1067/CO[3]
                         net (fo=1, routed)           0.000    27.989    Logic/apple_rand_pos_reg[7]_i_1067_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.103 r  Logic/apple_rand_pos_reg[7]_i_1062/CO[3]
                         net (fo=1, routed)           0.000    28.103    Logic/apple_rand_pos_reg[7]_i_1062_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.217 r  Logic/apple_rand_pos_reg[7]_i_1057/CO[3]
                         net (fo=1, routed)           0.000    28.217    Logic/apple_rand_pos_reg[7]_i_1057_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.331 r  Logic/apple_rand_pos_reg[7]_i_1054/CO[3]
                         net (fo=1, routed)           0.000    28.331    Logic/apple_rand_pos_reg[7]_i_1054_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.488 r  Logic/apple_rand_pos_reg[7]_i_1053/CO[1]
                         net (fo=35, routed)          0.764    29.252    Logic/apple_rand_pos[7]_i_1098[1]
    SLICE_X29Y16         LUT2 (Prop_lut2_I0_O)        0.329    29.581 r  Logic/apple_rand_pos[7]_i_1094/O
                         net (fo=1, routed)           0.000    29.581    Logic/apple_rand_pos[7]_i_1094_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.131 r  Logic/apple_rand_pos_reg[7]_i_1045/CO[3]
                         net (fo=1, routed)           0.000    30.131    Logic/apple_rand_pos_reg[7]_i_1045_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.245 r  Logic/apple_rand_pos_reg[7]_i_1040/CO[3]
                         net (fo=1, routed)           0.000    30.245    Logic/apple_rand_pos_reg[7]_i_1040_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.359 r  Logic/apple_rand_pos_reg[7]_i_1035/CO[3]
                         net (fo=1, routed)           0.000    30.359    Logic/apple_rand_pos_reg[7]_i_1035_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.473 r  Logic/apple_rand_pos_reg[7]_i_1030/CO[3]
                         net (fo=1, routed)           0.000    30.473    Logic/apple_rand_pos_reg[7]_i_1030_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.587 r  Logic/apple_rand_pos_reg[7]_i_1025/CO[3]
                         net (fo=1, routed)           0.000    30.587    Logic/apple_rand_pos_reg[7]_i_1025_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.701 r  Logic/apple_rand_pos_reg[7]_i_1020/CO[3]
                         net (fo=1, routed)           0.000    30.701    Logic/apple_rand_pos_reg[7]_i_1020_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.815 r  Logic/apple_rand_pos_reg[7]_i_1015/CO[3]
                         net (fo=1, routed)           0.000    30.815    Logic/apple_rand_pos_reg[7]_i_1015_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.929 r  Logic/apple_rand_pos_reg[7]_i_1012/CO[3]
                         net (fo=1, routed)           0.000    30.929    Logic/apple_rand_pos_reg[7]_i_1012_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.086 r  Logic/apple_rand_pos_reg[7]_i_1011/CO[1]
                         net (fo=35, routed)          0.856    31.942    Logic/apple_rand_pos[7]_i_1056[1]
    SLICE_X30Y20         LUT2 (Prop_lut2_I0_O)        0.329    32.271 r  Logic/apple_rand_pos[7]_i_1052/O
                         net (fo=1, routed)           0.000    32.271    Logic/apple_rand_pos[7]_i_1052_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.804 r  Logic/apple_rand_pos_reg[7]_i_1003/CO[3]
                         net (fo=1, routed)           0.000    32.804    Logic/apple_rand_pos_reg[7]_i_1003_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.921 r  Logic/apple_rand_pos_reg[7]_i_998/CO[3]
                         net (fo=1, routed)           0.000    32.921    Logic/apple_rand_pos_reg[7]_i_998_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.038 r  Logic/apple_rand_pos_reg[7]_i_993/CO[3]
                         net (fo=1, routed)           0.000    33.038    Logic/apple_rand_pos_reg[7]_i_993_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.155 r  Logic/apple_rand_pos_reg[7]_i_988/CO[3]
                         net (fo=1, routed)           0.000    33.155    Logic/apple_rand_pos_reg[7]_i_988_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.272 r  Logic/apple_rand_pos_reg[7]_i_983/CO[3]
                         net (fo=1, routed)           0.009    33.281    Logic/apple_rand_pos_reg[7]_i_983_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.398 r  Logic/apple_rand_pos_reg[7]_i_978/CO[3]
                         net (fo=1, routed)           0.000    33.398    Logic/apple_rand_pos_reg[7]_i_978_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.515 r  Logic/apple_rand_pos_reg[7]_i_973/CO[3]
                         net (fo=1, routed)           0.000    33.515    Logic/apple_rand_pos_reg[7]_i_973_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.632 r  Logic/apple_rand_pos_reg[7]_i_970/CO[3]
                         net (fo=1, routed)           0.000    33.632    Logic/apple_rand_pos_reg[7]_i_970_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.789 r  Logic/apple_rand_pos_reg[7]_i_969/CO[1]
                         net (fo=35, routed)          1.016    34.805    Logic/apple_rand_pos[7]_i_1014[1]
    SLICE_X31Y23         LUT2 (Prop_lut2_I0_O)        0.332    35.137 r  Logic/apple_rand_pos[7]_i_1010/O
                         net (fo=1, routed)           0.000    35.137    Logic/apple_rand_pos[7]_i_1010_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.687 r  Logic/apple_rand_pos_reg[7]_i_961/CO[3]
                         net (fo=1, routed)           0.000    35.687    Logic/apple_rand_pos_reg[7]_i_961_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.801 r  Logic/apple_rand_pos_reg[7]_i_956/CO[3]
                         net (fo=1, routed)           0.009    35.811    Logic/apple_rand_pos_reg[7]_i_956_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.924 r  Logic/apple_rand_pos_reg[7]_i_951/CO[3]
                         net (fo=1, routed)           0.000    35.924    Logic/apple_rand_pos_reg[7]_i_951_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.038 r  Logic/apple_rand_pos_reg[7]_i_946/CO[3]
                         net (fo=1, routed)           0.000    36.038    Logic/apple_rand_pos_reg[7]_i_946_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.152 r  Logic/apple_rand_pos_reg[7]_i_941/CO[3]
                         net (fo=1, routed)           0.000    36.152    Logic/apple_rand_pos_reg[7]_i_941_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.266 r  Logic/apple_rand_pos_reg[7]_i_936/CO[3]
                         net (fo=1, routed)           0.000    36.266    Logic/apple_rand_pos_reg[7]_i_936_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.380 r  Logic/apple_rand_pos_reg[7]_i_931/CO[3]
                         net (fo=1, routed)           0.000    36.380    Logic/apple_rand_pos_reg[7]_i_931_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.494 r  Logic/apple_rand_pos_reg[7]_i_928/CO[3]
                         net (fo=1, routed)           0.000    36.494    Logic/apple_rand_pos_reg[7]_i_928_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.651 r  Logic/apple_rand_pos_reg[7]_i_927/CO[1]
                         net (fo=35, routed)          0.930    37.581    Logic/apple_rand_pos[7]_i_972[1]
    SLICE_X29Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    38.366 r  Logic/apple_rand_pos_reg[7]_i_919/CO[3]
                         net (fo=1, routed)           0.000    38.366    Logic/apple_rand_pos_reg[7]_i_919_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.480 r  Logic/apple_rand_pos_reg[7]_i_914/CO[3]
                         net (fo=1, routed)           0.000    38.480    Logic/apple_rand_pos_reg[7]_i_914_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.594 r  Logic/apple_rand_pos_reg[7]_i_909/CO[3]
                         net (fo=1, routed)           0.000    38.594    Logic/apple_rand_pos_reg[7]_i_909_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.708 r  Logic/apple_rand_pos_reg[7]_i_904/CO[3]
                         net (fo=1, routed)           0.000    38.708    Logic/apple_rand_pos_reg[7]_i_904_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.822 r  Logic/apple_rand_pos_reg[7]_i_899/CO[3]
                         net (fo=1, routed)           0.000    38.822    Logic/apple_rand_pos_reg[7]_i_899_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.936 r  Logic/apple_rand_pos_reg[7]_i_894/CO[3]
                         net (fo=1, routed)           0.000    38.936    Logic/apple_rand_pos_reg[7]_i_894_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.050 r  Logic/apple_rand_pos_reg[7]_i_889/CO[3]
                         net (fo=1, routed)           0.000    39.050    Logic/apple_rand_pos_reg[7]_i_889_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.164 r  Logic/apple_rand_pos_reg[7]_i_886/CO[3]
                         net (fo=1, routed)           0.000    39.164    Logic/apple_rand_pos_reg[7]_i_886_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.321 r  Logic/apple_rand_pos_reg[7]_i_885/CO[1]
                         net (fo=35, routed)          0.806    40.128    Logic/apple_rand_pos[7]_i_930[1]
    SLICE_X28Y31         LUT2 (Prop_lut2_I0_O)        0.329    40.457 r  Logic/apple_rand_pos[7]_i_926/O
                         net (fo=1, routed)           0.000    40.457    Logic/apple_rand_pos[7]_i_926_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.007 r  Logic/apple_rand_pos_reg[7]_i_877/CO[3]
                         net (fo=1, routed)           0.000    41.007    Logic/apple_rand_pos_reg[7]_i_877_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.121 r  Logic/apple_rand_pos_reg[7]_i_872/CO[3]
                         net (fo=1, routed)           0.000    41.121    Logic/apple_rand_pos_reg[7]_i_872_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.235 r  Logic/apple_rand_pos_reg[7]_i_867/CO[3]
                         net (fo=1, routed)           0.000    41.235    Logic/apple_rand_pos_reg[7]_i_867_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.349 r  Logic/apple_rand_pos_reg[7]_i_862/CO[3]
                         net (fo=1, routed)           0.000    41.349    Logic/apple_rand_pos_reg[7]_i_862_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.463 r  Logic/apple_rand_pos_reg[7]_i_857/CO[3]
                         net (fo=1, routed)           0.000    41.463    Logic/apple_rand_pos_reg[7]_i_857_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.577 r  Logic/apple_rand_pos_reg[7]_i_852/CO[3]
                         net (fo=1, routed)           0.000    41.577    Logic/apple_rand_pos_reg[7]_i_852_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.691 r  Logic/apple_rand_pos_reg[7]_i_847/CO[3]
                         net (fo=1, routed)           0.000    41.691    Logic/apple_rand_pos_reg[7]_i_847_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.805 r  Logic/apple_rand_pos_reg[7]_i_844/CO[3]
                         net (fo=1, routed)           0.000    41.805    Logic/apple_rand_pos_reg[7]_i_844_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.962 r  Logic/apple_rand_pos_reg[7]_i_843/CO[1]
                         net (fo=35, routed)          0.861    42.823    Logic/apple_rand_pos[7]_i_888[1]
    SLICE_X30Y36         LUT2 (Prop_lut2_I0_O)        0.329    43.152 r  Logic/apple_rand_pos[7]_i_884/O
                         net (fo=1, routed)           0.000    43.152    Logic/apple_rand_pos[7]_i_884_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.685 r  Logic/apple_rand_pos_reg[7]_i_835/CO[3]
                         net (fo=1, routed)           0.000    43.685    Logic/apple_rand_pos_reg[7]_i_835_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.802 r  Logic/apple_rand_pos_reg[7]_i_830/CO[3]
                         net (fo=1, routed)           0.000    43.802    Logic/apple_rand_pos_reg[7]_i_830_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.919 r  Logic/apple_rand_pos_reg[7]_i_825/CO[3]
                         net (fo=1, routed)           0.000    43.919    Logic/apple_rand_pos_reg[7]_i_825_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.036 r  Logic/apple_rand_pos_reg[7]_i_820/CO[3]
                         net (fo=1, routed)           0.000    44.036    Logic/apple_rand_pos_reg[7]_i_820_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.153 r  Logic/apple_rand_pos_reg[7]_i_815/CO[3]
                         net (fo=1, routed)           0.000    44.153    Logic/apple_rand_pos_reg[7]_i_815_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.270 r  Logic/apple_rand_pos_reg[7]_i_810/CO[3]
                         net (fo=1, routed)           0.000    44.270    Logic/apple_rand_pos_reg[7]_i_810_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.387 r  Logic/apple_rand_pos_reg[7]_i_805/CO[3]
                         net (fo=1, routed)           0.000    44.387    Logic/apple_rand_pos_reg[7]_i_805_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.504 r  Logic/apple_rand_pos_reg[7]_i_802/CO[3]
                         net (fo=1, routed)           0.000    44.504    Logic/apple_rand_pos_reg[7]_i_802_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.661 r  Logic/apple_rand_pos_reg[7]_i_801/CO[1]
                         net (fo=35, routed)          0.835    45.496    Logic_n_526
    SLICE_X29Y42         LUT2 (Prop_lut2_I0_O)        0.332    45.828 r  apple_rand_pos[7]_i_838/O
                         net (fo=1, routed)           0.000    45.828    Logic/apple_rand_pos[7]_i_782[1]
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.378 r  Logic/apple_rand_pos_reg[7]_i_774/CO[3]
                         net (fo=1, routed)           0.000    46.378    Logic/apple_rand_pos_reg[7]_i_774_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.492 r  Logic/apple_rand_pos_reg[7]_i_769/CO[3]
                         net (fo=1, routed)           0.000    46.492    Logic/apple_rand_pos_reg[7]_i_769_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.606 r  Logic/apple_rand_pos_reg[7]_i_764/CO[3]
                         net (fo=1, routed)           0.000    46.606    Logic/apple_rand_pos_reg[7]_i_764_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.720 r  Logic/apple_rand_pos_reg[7]_i_759/CO[3]
                         net (fo=1, routed)           0.000    46.720    Logic/apple_rand_pos_reg[7]_i_759_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.834 r  Logic/apple_rand_pos_reg[7]_i_754/CO[3]
                         net (fo=1, routed)           0.000    46.834    Logic/apple_rand_pos_reg[7]_i_754_n_0
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.948 r  Logic/apple_rand_pos_reg[7]_i_749/CO[3]
                         net (fo=1, routed)           0.000    46.948    Logic/apple_rand_pos_reg[7]_i_749_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.062 r  Logic/apple_rand_pos_reg[7]_i_746/CO[3]
                         net (fo=1, routed)           0.000    47.062    Logic/apple_rand_pos_reg[7]_i_746_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.219 r  Logic/apple_rand_pos_reg[7]_i_745/CO[1]
                         net (fo=35, routed)          0.714    47.933    Logic/apple_rand_pos[7]_i_804[1]
    SLICE_X30Y46         LUT2 (Prop_lut2_I0_O)        0.329    48.262 r  Logic/apple_rand_pos[7]_i_786/O
                         net (fo=1, routed)           0.000    48.262    Logic/apple_rand_pos[7]_i_786_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.795 r  Logic/apple_rand_pos_reg[7]_i_715/CO[3]
                         net (fo=1, routed)           0.000    48.795    Logic/apple_rand_pos_reg[7]_i_715_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.912 r  Logic/apple_rand_pos_reg[7]_i_710/CO[3]
                         net (fo=1, routed)           0.000    48.912    Logic/apple_rand_pos_reg[7]_i_710_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.029 r  Logic/apple_rand_pos_reg[7]_i_705/CO[3]
                         net (fo=1, routed)           0.000    49.029    Logic/apple_rand_pos_reg[7]_i_705_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.146 r  Logic/apple_rand_pos_reg[7]_i_700/CO[3]
                         net (fo=1, routed)           0.001    49.146    Logic/apple_rand_pos_reg[7]_i_700_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.263 r  Logic/apple_rand_pos_reg[7]_i_695/CO[3]
                         net (fo=1, routed)           0.000    49.263    Logic/apple_rand_pos_reg[7]_i_695_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.380 r  Logic/apple_rand_pos_reg[7]_i_690/CO[3]
                         net (fo=1, routed)           0.000    49.380    Logic/apple_rand_pos_reg[7]_i_690_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.497 r  Logic/apple_rand_pos_reg[7]_i_685/CO[3]
                         net (fo=1, routed)           0.000    49.497    Logic/apple_rand_pos_reg[7]_i_685_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.614 r  Logic/apple_rand_pos_reg[7]_i_682/CO[3]
                         net (fo=1, routed)           0.000    49.614    Logic/apple_rand_pos_reg[7]_i_682_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.771 r  Logic/apple_rand_pos_reg[7]_i_681/CO[1]
                         net (fo=35, routed)          0.840    50.611    Logic_n_592
    SLICE_X28Y52         LUT2 (Prop_lut2_I0_O)        0.332    50.943 r  apple_rand_pos[7]_i_718/O
                         net (fo=1, routed)           0.000    50.943    Logic/apple_rand_pos[7]_i_653[1]
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.493 r  Logic/apple_rand_pos_reg[7]_i_645/CO[3]
                         net (fo=1, routed)           0.000    51.493    Logic/apple_rand_pos_reg[7]_i_645_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.607 r  Logic/apple_rand_pos_reg[7]_i_640/CO[3]
                         net (fo=1, routed)           0.000    51.607    Logic/apple_rand_pos_reg[7]_i_640_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.721 r  Logic/apple_rand_pos_reg[7]_i_635/CO[3]
                         net (fo=1, routed)           0.000    51.721    Logic/apple_rand_pos_reg[7]_i_635_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.835 r  Logic/apple_rand_pos_reg[7]_i_630/CO[3]
                         net (fo=1, routed)           0.000    51.835    Logic/apple_rand_pos_reg[7]_i_630_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.949 r  Logic/apple_rand_pos_reg[7]_i_625/CO[3]
                         net (fo=1, routed)           0.000    51.949    Logic/apple_rand_pos_reg[7]_i_625_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.063 r  Logic/apple_rand_pos_reg[7]_i_620/CO[3]
                         net (fo=1, routed)           0.000    52.063    Logic/apple_rand_pos_reg[7]_i_620_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.177 r  Logic/apple_rand_pos_reg[7]_i_617/CO[3]
                         net (fo=1, routed)           0.000    52.177    Logic/apple_rand_pos_reg[7]_i_617_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.334 r  Logic/apple_rand_pos_reg[7]_i_616/CO[1]
                         net (fo=35, routed)          0.775    53.109    Logic/apple_rand_pos[7]_i_684[1]
    SLICE_X29Y55         LUT2 (Prop_lut2_I0_O)        0.329    53.438 r  Logic/apple_rand_pos[7]_i_657/O
                         net (fo=1, routed)           0.000    53.438    Logic/apple_rand_pos[7]_i_657_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.988 r  Logic/apple_rand_pos_reg[7]_i_574/CO[3]
                         net (fo=1, routed)           0.000    53.988    Logic/apple_rand_pos_reg[7]_i_574_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.102 r  Logic/apple_rand_pos_reg[7]_i_569/CO[3]
                         net (fo=1, routed)           0.000    54.102    Logic/apple_rand_pos_reg[7]_i_569_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.216 r  Logic/apple_rand_pos_reg[7]_i_564/CO[3]
                         net (fo=1, routed)           0.000    54.216    Logic/apple_rand_pos_reg[7]_i_564_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.330 r  Logic/apple_rand_pos_reg[7]_i_559/CO[3]
                         net (fo=1, routed)           0.000    54.330    Logic/apple_rand_pos_reg[7]_i_559_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.444 r  Logic/apple_rand_pos_reg[7]_i_554/CO[3]
                         net (fo=1, routed)           0.000    54.444    Logic/apple_rand_pos_reg[7]_i_554_n_0
    SLICE_X29Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.558 r  Logic/apple_rand_pos_reg[7]_i_549/CO[3]
                         net (fo=1, routed)           0.000    54.558    Logic/apple_rand_pos_reg[7]_i_549_n_0
    SLICE_X29Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.672 r  Logic/apple_rand_pos_reg[7]_i_544/CO[3]
                         net (fo=1, routed)           0.000    54.672    Logic/apple_rand_pos_reg[7]_i_544_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.786 r  Logic/apple_rand_pos_reg[7]_i_541/CO[3]
                         net (fo=1, routed)           0.000    54.786    Logic/apple_rand_pos_reg[7]_i_541_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.943 r  Logic/apple_rand_pos_reg[7]_i_540/CO[1]
                         net (fo=35, routed)          0.708    55.651    Logic/apple_rand_pos[7]_i_619[1]
    SLICE_X28Y60         LUT2 (Prop_lut2_I0_O)        0.329    55.980 r  Logic/apple_rand_pos[7]_i_581/O
                         net (fo=1, routed)           0.000    55.980    Logic/apple_rand_pos[7]_i_581_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.530 r  Logic/apple_rand_pos_reg[7]_i_460/CO[3]
                         net (fo=1, routed)           0.000    56.530    Logic/apple_rand_pos_reg[7]_i_460_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.644 r  Logic/apple_rand_pos_reg[7]_i_455/CO[3]
                         net (fo=1, routed)           0.000    56.644    Logic/apple_rand_pos_reg[7]_i_455_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.758 r  Logic/apple_rand_pos_reg[7]_i_450/CO[3]
                         net (fo=1, routed)           0.000    56.758    Logic/apple_rand_pos_reg[7]_i_450_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.872 r  Logic/apple_rand_pos_reg[7]_i_445/CO[3]
                         net (fo=1, routed)           0.000    56.872    Logic/apple_rand_pos_reg[7]_i_445_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.986 r  Logic/apple_rand_pos_reg[7]_i_440/CO[3]
                         net (fo=1, routed)           0.000    56.986    Logic/apple_rand_pos_reg[7]_i_440_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.100 r  Logic/apple_rand_pos_reg[7]_i_435/CO[3]
                         net (fo=1, routed)           0.000    57.100    Logic/apple_rand_pos_reg[7]_i_435_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.214 r  Logic/apple_rand_pos_reg[7]_i_430/CO[3]
                         net (fo=1, routed)           0.000    57.214    Logic/apple_rand_pos_reg[7]_i_430_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.328 r  Logic/apple_rand_pos_reg[7]_i_427/CO[3]
                         net (fo=1, routed)           0.000    57.328    Logic/apple_rand_pos_reg[7]_i_427_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.485 r  Logic/apple_rand_pos_reg[7]_i_426/CO[1]
                         net (fo=35, routed)          0.752    58.237    Logic/apple_rand_pos[7]_i_543[1]
    SLICE_X29Y64         LUT2 (Prop_lut2_I0_O)        0.329    58.566 r  Logic/apple_rand_pos[7]_i_467/O
                         net (fo=1, routed)           0.000    58.566    Logic/apple_rand_pos[7]_i_467_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.116 r  Logic/apple_rand_pos_reg[7]_i_376/CO[3]
                         net (fo=1, routed)           0.000    59.116    Logic/apple_rand_pos_reg[7]_i_376_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.230 r  Logic/apple_rand_pos_reg[7]_i_371/CO[3]
                         net (fo=1, routed)           0.000    59.230    Logic/apple_rand_pos_reg[7]_i_371_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.344 r  Logic/apple_rand_pos_reg[7]_i_366/CO[3]
                         net (fo=1, routed)           0.000    59.344    Logic/apple_rand_pos_reg[7]_i_366_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.458 r  Logic/apple_rand_pos_reg[7]_i_361/CO[3]
                         net (fo=1, routed)           0.000    59.458    Logic/apple_rand_pos_reg[7]_i_361_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.572 r  Logic/apple_rand_pos_reg[7]_i_356/CO[3]
                         net (fo=1, routed)           0.000    59.572    Logic/apple_rand_pos_reg[7]_i_356_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.686 r  Logic/apple_rand_pos_reg[7]_i_351/CO[3]
                         net (fo=1, routed)           0.000    59.686    Logic/apple_rand_pos_reg[7]_i_351_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.800 r  Logic/apple_rand_pos_reg[7]_i_346/CO[3]
                         net (fo=1, routed)           0.000    59.800    Logic/apple_rand_pos_reg[7]_i_346_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.914 r  Logic/apple_rand_pos_reg[7]_i_343/CO[3]
                         net (fo=1, routed)           0.000    59.914    Logic/apple_rand_pos_reg[7]_i_343_n_0
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.071 r  Logic/apple_rand_pos_reg[7]_i_342/CO[1]
                         net (fo=35, routed)          0.854    60.925    Logic/apple_rand_pos[7]_i_429[1]
    SLICE_X30Y68         LUT2 (Prop_lut2_I0_O)        0.329    61.254 r  Logic/apple_rand_pos[7]_i_383/O
                         net (fo=1, routed)           0.000    61.254    Logic/apple_rand_pos[7]_i_383_n_0
    SLICE_X30Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.787 r  Logic/apple_rand_pos_reg[7]_i_242/CO[3]
                         net (fo=1, routed)           0.000    61.787    Logic/apple_rand_pos_reg[7]_i_242_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.904 r  Logic/apple_rand_pos_reg[7]_i_237/CO[3]
                         net (fo=1, routed)           0.000    61.904    Logic/apple_rand_pos_reg[7]_i_237_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.021 r  Logic/apple_rand_pos_reg[7]_i_236/CO[3]
                         net (fo=1, routed)           0.000    62.021    Logic/apple_rand_pos_reg[7]_i_236_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.138 r  Logic/apple_rand_pos_reg[7]_i_231/CO[3]
                         net (fo=1, routed)           0.000    62.138    Logic/apple_rand_pos_reg[7]_i_231_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.255 r  Logic/apple_rand_pos_reg[7]_i_226/CO[3]
                         net (fo=1, routed)           0.000    62.255    Logic/apple_rand_pos_reg[7]_i_226_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.372 r  Logic/apple_rand_pos_reg[7]_i_221/CO[3]
                         net (fo=1, routed)           0.000    62.372    Logic/apple_rand_pos_reg[7]_i_221_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.489 r  Logic/apple_rand_pos_reg[7]_i_216/CO[3]
                         net (fo=1, routed)           0.009    62.498    Logic/apple_rand_pos_reg[7]_i_216_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.615 r  Logic/apple_rand_pos_reg[7]_i_213/CO[3]
                         net (fo=1, routed)           0.000    62.615    Logic/apple_rand_pos_reg[7]_i_213_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.772 r  Logic/apple_rand_pos_reg[7]_i_212/CO[1]
                         net (fo=35, routed)          0.918    63.690    Logic/apple_rand_pos[7]_i_345[1]
    SLICE_X31Y71         LUT2 (Prop_lut2_I0_O)        0.332    64.022 r  Logic/apple_rand_pos[7]_i_249/O
                         net (fo=1, routed)           0.000    64.022    Logic/apple_rand_pos[7]_i_249_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.572 r  Logic/apple_rand_pos_reg[7]_i_160/CO[3]
                         net (fo=1, routed)           0.000    64.572    Logic/apple_rand_pos_reg[7]_i_160_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.686 r  Logic/apple_rand_pos_reg[7]_i_155/CO[3]
                         net (fo=1, routed)           0.000    64.686    Logic/apple_rand_pos_reg[7]_i_155_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.800 r  Logic/apple_rand_pos_reg[7]_i_154/CO[3]
                         net (fo=1, routed)           0.000    64.800    Logic/apple_rand_pos_reg[7]_i_154_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.914 r  Logic/apple_rand_pos_reg[7]_i_207/CO[3]
                         net (fo=1, routed)           0.009    64.923    Logic/apple_rand_pos_reg[7]_i_207_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.037 r  Logic/apple_rand_pos_reg[7]_i_149/CO[3]
                         net (fo=1, routed)           0.000    65.037    Logic/apple_rand_pos_reg[7]_i_149_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.151 r  Logic/apple_rand_pos_reg[7]_i_144/CO[3]
                         net (fo=1, routed)           0.000    65.151    Logic/apple_rand_pos_reg[7]_i_144_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.265 r  Logic/apple_rand_pos_reg[7]_i_139/CO[3]
                         net (fo=1, routed)           0.000    65.265    Logic/apple_rand_pos_reg[7]_i_139_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.379 r  Logic/apple_rand_pos_reg[7]_i_136/CO[3]
                         net (fo=1, routed)           0.000    65.379    Logic/apple_rand_pos_reg[7]_i_136_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.536 r  Logic/apple_rand_pos_reg[7]_i_135/CO[1]
                         net (fo=35, routed)          0.734    66.270    Logic/apple_rand_pos[7]_i_215[1]
    SLICE_X29Y75         LUT2 (Prop_lut2_I0_O)        0.329    66.599 r  Logic/apple_rand_pos[7]_i_167/O
                         net (fo=1, routed)           0.000    66.599    Logic/apple_rand_pos[7]_i_167_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.149 r  Logic/apple_rand_pos_reg[7]_i_92/CO[3]
                         net (fo=1, routed)           0.000    67.149    Logic/apple_rand_pos_reg[7]_i_92_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.263 r  Logic/apple_rand_pos_reg[7]_i_87/CO[3]
                         net (fo=1, routed)           0.000    67.263    Logic/apple_rand_pos_reg[7]_i_87_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.377 r  Logic/apple_rand_pos_reg[7]_i_86/CO[3]
                         net (fo=1, routed)           0.000    67.377    Logic/apple_rand_pos_reg[7]_i_86_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.491 r  Logic/apple_rand_pos_reg[7]_i_202/CO[3]
                         net (fo=1, routed)           0.000    67.491    Logic/apple_rand_pos_reg[7]_i_202_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.605 r  Logic/apple_rand_pos_reg[7]_i_130/CO[3]
                         net (fo=1, routed)           0.000    67.605    Logic/apple_rand_pos_reg[7]_i_130_n_0
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.719 r  Logic/apple_rand_pos_reg[7]_i_81/CO[3]
                         net (fo=1, routed)           0.000    67.719    Logic/apple_rand_pos_reg[7]_i_81_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.833 r  Logic/apple_rand_pos_reg[7]_i_76/CO[3]
                         net (fo=1, routed)           0.000    67.833    Logic/apple_rand_pos_reg[7]_i_76_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.947 r  Logic/apple_rand_pos_reg[7]_i_73/CO[3]
                         net (fo=1, routed)           0.000    67.947    Logic/apple_rand_pos_reg[7]_i_73_n_0
    SLICE_X29Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.104 r  Logic/apple_rand_pos_reg[7]_i_72/CO[1]
                         net (fo=35, routed)          0.873    68.977    Logic/apple_rand_pos[7]_i_138[1]
    SLICE_X28Y78         LUT2 (Prop_lut2_I0_O)        0.329    69.306 r  Logic/apple_rand_pos[7]_i_99/O
                         net (fo=1, routed)           0.000    69.306    Logic/apple_rand_pos[7]_i_99_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.856 r  Logic/apple_rand_pos_reg[7]_i_48/CO[3]
                         net (fo=1, routed)           0.000    69.856    Logic/apple_rand_pos_reg[7]_i_48_n_0
    SLICE_X28Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.970 r  Logic/apple_rand_pos_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000    69.970    Logic/apple_rand_pos_reg[7]_i_43_n_0
    SLICE_X28Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.084 r  Logic/apple_rand_pos_reg[7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    70.084    Logic/apple_rand_pos_reg[7]_i_42_n_0
    SLICE_X28Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.198 r  Logic/apple_rand_pos_reg[7]_i_197/CO[3]
                         net (fo=1, routed)           0.000    70.198    Logic/apple_rand_pos_reg[7]_i_197_n_0
    SLICE_X28Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.312 r  Logic/apple_rand_pos_reg[7]_i_125/CO[3]
                         net (fo=1, routed)           0.000    70.312    Logic/apple_rand_pos_reg[7]_i_125_n_0
    SLICE_X28Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.426 r  Logic/apple_rand_pos_reg[7]_i_67/CO[3]
                         net (fo=1, routed)           0.000    70.426    Logic/apple_rand_pos_reg[7]_i_67_n_0
    SLICE_X28Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.540 r  Logic/apple_rand_pos_reg[7]_i_37/CO[3]
                         net (fo=1, routed)           0.000    70.540    Logic/apple_rand_pos_reg[7]_i_37_n_0
    SLICE_X28Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.654 r  Logic/apple_rand_pos_reg[7]_i_34/CO[3]
                         net (fo=1, routed)           0.000    70.654    Logic/apple_rand_pos_reg[7]_i_34_n_0
    SLICE_X28Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.811 r  Logic/apple_rand_pos_reg[7]_i_33/CO[1]
                         net (fo=35, routed)          0.683    71.494    Logic/apple_rand_pos[7]_i_75[1]
    SLICE_X28Y87         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    72.279 r  Logic/apple_rand_pos_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    72.279    Logic/apple_rand_pos_reg[6]_i_5_n_0
    SLICE_X28Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.393 r  Logic/apple_rand_pos_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    72.393    Logic/apple_rand_pos_reg[7]_i_20_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.507 r  Logic/apple_rand_pos_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    72.507    Logic/apple_rand_pos_reg[7]_i_19_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.621 r  Logic/apple_rand_pos_reg[7]_i_192/CO[3]
                         net (fo=1, routed)           0.000    72.621    Logic/apple_rand_pos_reg[7]_i_192_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.735 r  Logic/apple_rand_pos_reg[7]_i_120/CO[3]
                         net (fo=1, routed)           0.000    72.735    Logic/apple_rand_pos_reg[7]_i_120_n_0
    SLICE_X28Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.849 r  Logic/apple_rand_pos_reg[7]_i_62/CO[3]
                         net (fo=1, routed)           0.000    72.849    Logic/apple_rand_pos_reg[7]_i_62_n_0
    SLICE_X28Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.963 r  Logic/apple_rand_pos_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    72.963    Logic/apple_rand_pos_reg[7]_i_28_n_0
    SLICE_X28Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.077 r  Logic/apple_rand_pos_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    73.077    Logic/apple_rand_pos_reg[7]_i_16_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.234 r  Logic/apple_rand_pos_reg[7]_i_15/CO[1]
                         net (fo=35, routed)          0.900    74.134    Logic/apple_rand_pos[7]_i_36[1]
    SLICE_X29Y86         LUT2 (Prop_lut2_I0_O)        0.329    74.463 r  Logic/apple_rand_pos[1]_i_5/O
                         net (fo=1, routed)           0.000    74.463    Logic/apple_rand_pos[1]_i_5_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.013 r  Logic/apple_rand_pos_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    75.013    Logic/apple_rand_pos_reg[1]_i_2_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.127 r  Logic/apple_rand_pos_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    75.127    Logic/apple_rand_pos_reg[6]_i_3_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.241 r  Logic/apple_rand_pos_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    75.241    Logic/apple_rand_pos_reg[7]_i_6_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.355 r  Logic/apple_rand_pos_reg[7]_i_191/CO[3]
                         net (fo=1, routed)           0.000    75.355    Logic/apple_rand_pos_reg[7]_i_191_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.469 r  Logic/apple_rand_pos_reg[7]_i_119/CO[3]
                         net (fo=1, routed)           0.000    75.469    Logic/apple_rand_pos_reg[7]_i_119_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.583 r  Logic/apple_rand_pos_reg[7]_i_61/CO[3]
                         net (fo=1, routed)           0.000    75.583    Logic/apple_rand_pos_reg[7]_i_61_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.697 r  Logic/apple_rand_pos_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    75.697    Logic/apple_rand_pos_reg[7]_i_27_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.811 r  Logic/apple_rand_pos_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    75.811    Logic/apple_rand_pos_reg[7]_i_14_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.968 r  Logic/apple_rand_pos_reg[7]_i_5/CO[1]
                         net (fo=7, routed)           1.005    76.973    Logic/apple_rand_pos_reg[7]_i_5_n_2
    SLICE_X32Y87         LUT6 (Prop_lut6_I4_O)        0.329    77.302 r  Logic/apple_rand_pos[6]_i_1/O
                         net (fo=1, routed)           0.000    77.302    Logic/apple_rand_pos[6]
    SLICE_X32Y87         FDRE                                         r  Logic/apple_rand_pos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4050, routed)        1.428    14.799    Logic/clk_IBUF_BUFG
    SLICE_X32Y87         FDRE                                         r  Logic/apple_rand_pos_reg[6]/C
                         clock pessimism              0.180    14.979    
                         clock uncertainty           -0.035    14.944    
    SLICE_X32Y87         FDRE (Setup_fdre_C_D)        0.031    14.975    Logic/apple_rand_pos_reg[6]
  -------------------------------------------------------------------
                         required time                         14.975    
                         arrival time                         -77.302    
  -------------------------------------------------------------------
                         slack                                -62.327    

Slack (VIOLATED) :        -62.227ns  (required time - arrival time)
  Source:                 Logic/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Logic/apple_rand_pos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        72.088ns  (logic 48.896ns (67.828%)  route 23.192ns (32.172%))
  Logic Levels:           256  (CARRY4=232 LUT1=1 LUT2=21 LUT6=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 14.803 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=4050, routed)        1.566     5.118    Logic/clk_IBUF_BUFG
    SLICE_X34Y3          FDRE                                         r  Logic/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          FDRE (Prop_fdre_C_Q)         0.518     5.636 r  Logic/counter_reg[27]/Q
                         net (fo=19, routed)          0.361     5.997    Logic/counter_reg[27]
    SLICE_X35Y3          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407     6.404 f  Logic/apple_rand_pos_reg[7]_i_1465/O[1]
                         net (fo=2, routed)           0.416     6.820    Logic_n_3
    SLICE_X35Y1          LUT1 (Prop_lut1_I0_O)        0.303     7.123 r  apple_rand_pos[7]_i_1470/O
                         net (fo=1, routed)           0.000     7.123    Logic/S[1]
    SLICE_X35Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.524 r  Logic/apple_rand_pos_reg[7]_i_1423/CO[3]
                         net (fo=1, routed)           0.000     7.524    Logic/apple_rand_pos_reg[7]_i_1423_n_0
    SLICE_X35Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.746 r  Logic/apple_rand_pos_reg[7]_i_1418/O[0]
                         net (fo=2, routed)           0.491     8.237    Logic/DI[1]
    SLICE_X34Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.695     8.932 r  Logic/apple_rand_pos_reg[7]_i_1376/CO[3]
                         net (fo=1, routed)           0.000     8.932    Logic/apple_rand_pos_reg[7]_i_1376_n_0
    SLICE_X34Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.049 r  Logic/apple_rand_pos_reg[7]_i_1371/CO[3]
                         net (fo=1, routed)           0.000     9.049    Logic/apple_rand_pos_reg[7]_i_1371_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.166 r  Logic/apple_rand_pos_reg[7]_i_1366/CO[3]
                         net (fo=1, routed)           0.000     9.166    Logic/apple_rand_pos_reg[7]_i_1366_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.283 r  Logic/apple_rand_pos_reg[7]_i_1361/CO[3]
                         net (fo=1, routed)           0.000     9.283    Logic/apple_rand_pos_reg[7]_i_1361_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.400 r  Logic/apple_rand_pos_reg[7]_i_1356/CO[3]
                         net (fo=1, routed)           0.000     9.400    Logic/apple_rand_pos_reg[7]_i_1356_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.517 r  Logic/apple_rand_pos_reg[7]_i_1351/CO[3]
                         net (fo=1, routed)           0.000     9.517    Logic/apple_rand_pos_reg[7]_i_1351_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.634 r  Logic/apple_rand_pos_reg[7]_i_1348/CO[3]
                         net (fo=1, routed)           0.000     9.634    Logic/apple_rand_pos_reg[7]_i_1348_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.791 r  Logic/apple_rand_pos_reg[7]_i_1347/CO[1]
                         net (fo=35, routed)          0.895    10.685    Logic/apple_rand_pos[7]_i_1392[1]
    SLICE_X33Y0          LUT2 (Prop_lut2_I0_O)        0.332    11.017 r  Logic/apple_rand_pos[7]_i_1388/O
                         net (fo=1, routed)           0.000    11.017    Logic/apple_rand_pos[7]_i_1388_n_0
    SLICE_X33Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.567 r  Logic/apple_rand_pos_reg[7]_i_1339/CO[3]
                         net (fo=1, routed)           0.000    11.567    Logic/apple_rand_pos_reg[7]_i_1339_n_0
    SLICE_X33Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.681 r  Logic/apple_rand_pos_reg[7]_i_1334/CO[3]
                         net (fo=1, routed)           0.000    11.681    Logic/apple_rand_pos_reg[7]_i_1334_n_0
    SLICE_X33Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.795 r  Logic/apple_rand_pos_reg[7]_i_1329/CO[3]
                         net (fo=1, routed)           0.000    11.795    Logic/apple_rand_pos_reg[7]_i_1329_n_0
    SLICE_X33Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.909 r  Logic/apple_rand_pos_reg[7]_i_1324/CO[3]
                         net (fo=1, routed)           0.000    11.909    Logic/apple_rand_pos_reg[7]_i_1324_n_0
    SLICE_X33Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.023 r  Logic/apple_rand_pos_reg[7]_i_1319/CO[3]
                         net (fo=1, routed)           0.000    12.023    Logic/apple_rand_pos_reg[7]_i_1319_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.137 r  Logic/apple_rand_pos_reg[7]_i_1314/CO[3]
                         net (fo=1, routed)           0.000    12.137    Logic/apple_rand_pos_reg[7]_i_1314_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.251 r  Logic/apple_rand_pos_reg[7]_i_1309/CO[3]
                         net (fo=1, routed)           0.000    12.251    Logic/apple_rand_pos_reg[7]_i_1309_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.365 r  Logic/apple_rand_pos_reg[7]_i_1306/CO[3]
                         net (fo=1, routed)           0.000    12.365    Logic/apple_rand_pos_reg[7]_i_1306_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.522 r  Logic/apple_rand_pos_reg[7]_i_1305/CO[1]
                         net (fo=35, routed)          0.892    13.414    Logic/apple_rand_pos[7]_i_1350[1]
    SLICE_X32Y0          LUT2 (Prop_lut2_I0_O)        0.329    13.743 r  Logic/apple_rand_pos[7]_i_1346/O
                         net (fo=1, routed)           0.000    13.743    Logic/apple_rand_pos[7]_i_1346_n_0
    SLICE_X32Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.293 r  Logic/apple_rand_pos_reg[7]_i_1297/CO[3]
                         net (fo=1, routed)           0.000    14.293    Logic/apple_rand_pos_reg[7]_i_1297_n_0
    SLICE_X32Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.407 r  Logic/apple_rand_pos_reg[7]_i_1292/CO[3]
                         net (fo=1, routed)           0.000    14.407    Logic/apple_rand_pos_reg[7]_i_1292_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.521 r  Logic/apple_rand_pos_reg[7]_i_1287/CO[3]
                         net (fo=1, routed)           0.000    14.521    Logic/apple_rand_pos_reg[7]_i_1287_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.635 r  Logic/apple_rand_pos_reg[7]_i_1282/CO[3]
                         net (fo=1, routed)           0.000    14.635    Logic/apple_rand_pos_reg[7]_i_1282_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.749 r  Logic/apple_rand_pos_reg[7]_i_1277/CO[3]
                         net (fo=1, routed)           0.000    14.749    Logic/apple_rand_pos_reg[7]_i_1277_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.863 r  Logic/apple_rand_pos_reg[7]_i_1272/CO[3]
                         net (fo=1, routed)           0.000    14.863    Logic/apple_rand_pos_reg[7]_i_1272_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.977 r  Logic/apple_rand_pos_reg[7]_i_1267/CO[3]
                         net (fo=1, routed)           0.000    14.977    Logic/apple_rand_pos_reg[7]_i_1267_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.091 r  Logic/apple_rand_pos_reg[7]_i_1264/CO[3]
                         net (fo=1, routed)           0.000    15.091    Logic/apple_rand_pos_reg[7]_i_1264_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.248 r  Logic/apple_rand_pos_reg[7]_i_1263/CO[1]
                         net (fo=35, routed)          0.989    16.237    Logic/apple_rand_pos[7]_i_1308[1]
    SLICE_X30Y1          LUT2 (Prop_lut2_I0_O)        0.329    16.566 r  Logic/apple_rand_pos[7]_i_1304/O
                         net (fo=1, routed)           0.000    16.566    Logic/apple_rand_pos[7]_i_1304_n_0
    SLICE_X30Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.099 r  Logic/apple_rand_pos_reg[7]_i_1255/CO[3]
                         net (fo=1, routed)           0.000    17.099    Logic/apple_rand_pos_reg[7]_i_1255_n_0
    SLICE_X30Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.216 r  Logic/apple_rand_pos_reg[7]_i_1250/CO[3]
                         net (fo=1, routed)           0.000    17.216    Logic/apple_rand_pos_reg[7]_i_1250_n_0
    SLICE_X30Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.333 r  Logic/apple_rand_pos_reg[7]_i_1245/CO[3]
                         net (fo=1, routed)           0.000    17.333    Logic/apple_rand_pos_reg[7]_i_1245_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.450 r  Logic/apple_rand_pos_reg[7]_i_1240/CO[3]
                         net (fo=1, routed)           0.000    17.450    Logic/apple_rand_pos_reg[7]_i_1240_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.567 r  Logic/apple_rand_pos_reg[7]_i_1235/CO[3]
                         net (fo=1, routed)           0.000    17.567    Logic/apple_rand_pos_reg[7]_i_1235_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.684 r  Logic/apple_rand_pos_reg[7]_i_1230/CO[3]
                         net (fo=1, routed)           0.000    17.684    Logic/apple_rand_pos_reg[7]_i_1230_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.801 r  Logic/apple_rand_pos_reg[7]_i_1225/CO[3]
                         net (fo=1, routed)           0.000    17.801    Logic/apple_rand_pos_reg[7]_i_1225_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.918 r  Logic/apple_rand_pos_reg[7]_i_1222/CO[3]
                         net (fo=1, routed)           0.000    17.918    Logic/apple_rand_pos_reg[7]_i_1222_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.075 r  Logic/apple_rand_pos_reg[7]_i_1221/CO[1]
                         net (fo=35, routed)          0.867    18.942    Logic/apple_rand_pos[7]_i_1266[1]
    SLICE_X31Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    19.730 r  Logic/apple_rand_pos_reg[7]_i_1213/CO[3]
                         net (fo=1, routed)           0.000    19.730    Logic/apple_rand_pos_reg[7]_i_1213_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.844 r  Logic/apple_rand_pos_reg[7]_i_1208/CO[3]
                         net (fo=1, routed)           0.000    19.844    Logic/apple_rand_pos_reg[7]_i_1208_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.958 r  Logic/apple_rand_pos_reg[7]_i_1203/CO[3]
                         net (fo=1, routed)           0.000    19.958    Logic/apple_rand_pos_reg[7]_i_1203_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.072 r  Logic/apple_rand_pos_reg[7]_i_1198/CO[3]
                         net (fo=1, routed)           0.000    20.072    Logic/apple_rand_pos_reg[7]_i_1198_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.186 r  Logic/apple_rand_pos_reg[7]_i_1193/CO[3]
                         net (fo=1, routed)           0.000    20.186    Logic/apple_rand_pos_reg[7]_i_1193_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.300 r  Logic/apple_rand_pos_reg[7]_i_1188/CO[3]
                         net (fo=1, routed)           0.000    20.300    Logic/apple_rand_pos_reg[7]_i_1188_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.414 r  Logic/apple_rand_pos_reg[7]_i_1183/CO[3]
                         net (fo=1, routed)           0.000    20.414    Logic/apple_rand_pos_reg[7]_i_1183_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.528 r  Logic/apple_rand_pos_reg[7]_i_1180/CO[3]
                         net (fo=1, routed)           0.000    20.528    Logic/apple_rand_pos_reg[7]_i_1180_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.685 r  Logic/apple_rand_pos_reg[7]_i_1179/CO[1]
                         net (fo=35, routed)          0.956    21.641    Logic/apple_rand_pos[7]_i_1224[1]
    SLICE_X29Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    22.426 r  Logic/apple_rand_pos_reg[7]_i_1171/CO[3]
                         net (fo=1, routed)           0.000    22.426    Logic/apple_rand_pos_reg[7]_i_1171_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.540 r  Logic/apple_rand_pos_reg[7]_i_1166/CO[3]
                         net (fo=1, routed)           0.000    22.540    Logic/apple_rand_pos_reg[7]_i_1166_n_0
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.654 r  Logic/apple_rand_pos_reg[7]_i_1161/CO[3]
                         net (fo=1, routed)           0.000    22.654    Logic/apple_rand_pos_reg[7]_i_1161_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.768 r  Logic/apple_rand_pos_reg[7]_i_1156/CO[3]
                         net (fo=1, routed)           0.000    22.768    Logic/apple_rand_pos_reg[7]_i_1156_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.882 r  Logic/apple_rand_pos_reg[7]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    22.882    Logic/apple_rand_pos_reg[7]_i_1151_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.996 r  Logic/apple_rand_pos_reg[7]_i_1146/CO[3]
                         net (fo=1, routed)           0.000    22.996    Logic/apple_rand_pos_reg[7]_i_1146_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.110 r  Logic/apple_rand_pos_reg[7]_i_1141/CO[3]
                         net (fo=1, routed)           0.000    23.110    Logic/apple_rand_pos_reg[7]_i_1141_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.224 r  Logic/apple_rand_pos_reg[7]_i_1138/CO[3]
                         net (fo=1, routed)           0.000    23.224    Logic/apple_rand_pos_reg[7]_i_1138_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.381 r  Logic/apple_rand_pos_reg[7]_i_1137/CO[1]
                         net (fo=35, routed)          0.835    24.216    Logic/apple_rand_pos[7]_i_1182[1]
    SLICE_X28Y5          LUT2 (Prop_lut2_I0_O)        0.329    24.545 r  Logic/apple_rand_pos[7]_i_1178/O
                         net (fo=1, routed)           0.000    24.545    Logic/apple_rand_pos[7]_i_1178_n_0
    SLICE_X28Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.095 r  Logic/apple_rand_pos_reg[7]_i_1129/CO[3]
                         net (fo=1, routed)           0.000    25.095    Logic/apple_rand_pos_reg[7]_i_1129_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.209 r  Logic/apple_rand_pos_reg[7]_i_1124/CO[3]
                         net (fo=1, routed)           0.000    25.209    Logic/apple_rand_pos_reg[7]_i_1124_n_0
    SLICE_X28Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.323 r  Logic/apple_rand_pos_reg[7]_i_1119/CO[3]
                         net (fo=1, routed)           0.000    25.323    Logic/apple_rand_pos_reg[7]_i_1119_n_0
    SLICE_X28Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.437 r  Logic/apple_rand_pos_reg[7]_i_1114/CO[3]
                         net (fo=1, routed)           0.000    25.437    Logic/apple_rand_pos_reg[7]_i_1114_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.551 r  Logic/apple_rand_pos_reg[7]_i_1109/CO[3]
                         net (fo=1, routed)           0.000    25.551    Logic/apple_rand_pos_reg[7]_i_1109_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.665 r  Logic/apple_rand_pos_reg[7]_i_1104/CO[3]
                         net (fo=1, routed)           0.000    25.665    Logic/apple_rand_pos_reg[7]_i_1104_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.779 r  Logic/apple_rand_pos_reg[7]_i_1099/CO[3]
                         net (fo=1, routed)           0.000    25.779    Logic/apple_rand_pos_reg[7]_i_1099_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.893 r  Logic/apple_rand_pos_reg[7]_i_1096/CO[3]
                         net (fo=1, routed)           0.000    25.893    Logic/apple_rand_pos_reg[7]_i_1096_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.050 r  Logic/apple_rand_pos_reg[7]_i_1095/CO[1]
                         net (fo=35, routed)          0.850    26.900    Logic_n_295
    SLICE_X28Y16         LUT2 (Prop_lut2_I0_O)        0.329    27.229 r  apple_rand_pos[7]_i_1128/O
                         net (fo=1, routed)           0.000    27.229    Logic/apple_rand_pos[7]_i_1085[0]
    SLICE_X28Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.761 r  Logic/apple_rand_pos_reg[7]_i_1077/CO[3]
                         net (fo=1, routed)           0.000    27.761    Logic/apple_rand_pos_reg[7]_i_1077_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.875 r  Logic/apple_rand_pos_reg[7]_i_1072/CO[3]
                         net (fo=1, routed)           0.000    27.875    Logic/apple_rand_pos_reg[7]_i_1072_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.989 r  Logic/apple_rand_pos_reg[7]_i_1067/CO[3]
                         net (fo=1, routed)           0.000    27.989    Logic/apple_rand_pos_reg[7]_i_1067_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.103 r  Logic/apple_rand_pos_reg[7]_i_1062/CO[3]
                         net (fo=1, routed)           0.000    28.103    Logic/apple_rand_pos_reg[7]_i_1062_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.217 r  Logic/apple_rand_pos_reg[7]_i_1057/CO[3]
                         net (fo=1, routed)           0.000    28.217    Logic/apple_rand_pos_reg[7]_i_1057_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.331 r  Logic/apple_rand_pos_reg[7]_i_1054/CO[3]
                         net (fo=1, routed)           0.000    28.331    Logic/apple_rand_pos_reg[7]_i_1054_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.488 r  Logic/apple_rand_pos_reg[7]_i_1053/CO[1]
                         net (fo=35, routed)          0.764    29.252    Logic/apple_rand_pos[7]_i_1098[1]
    SLICE_X29Y16         LUT2 (Prop_lut2_I0_O)        0.329    29.581 r  Logic/apple_rand_pos[7]_i_1094/O
                         net (fo=1, routed)           0.000    29.581    Logic/apple_rand_pos[7]_i_1094_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.131 r  Logic/apple_rand_pos_reg[7]_i_1045/CO[3]
                         net (fo=1, routed)           0.000    30.131    Logic/apple_rand_pos_reg[7]_i_1045_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.245 r  Logic/apple_rand_pos_reg[7]_i_1040/CO[3]
                         net (fo=1, routed)           0.000    30.245    Logic/apple_rand_pos_reg[7]_i_1040_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.359 r  Logic/apple_rand_pos_reg[7]_i_1035/CO[3]
                         net (fo=1, routed)           0.000    30.359    Logic/apple_rand_pos_reg[7]_i_1035_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.473 r  Logic/apple_rand_pos_reg[7]_i_1030/CO[3]
                         net (fo=1, routed)           0.000    30.473    Logic/apple_rand_pos_reg[7]_i_1030_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.587 r  Logic/apple_rand_pos_reg[7]_i_1025/CO[3]
                         net (fo=1, routed)           0.000    30.587    Logic/apple_rand_pos_reg[7]_i_1025_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.701 r  Logic/apple_rand_pos_reg[7]_i_1020/CO[3]
                         net (fo=1, routed)           0.000    30.701    Logic/apple_rand_pos_reg[7]_i_1020_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.815 r  Logic/apple_rand_pos_reg[7]_i_1015/CO[3]
                         net (fo=1, routed)           0.000    30.815    Logic/apple_rand_pos_reg[7]_i_1015_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.929 r  Logic/apple_rand_pos_reg[7]_i_1012/CO[3]
                         net (fo=1, routed)           0.000    30.929    Logic/apple_rand_pos_reg[7]_i_1012_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.086 r  Logic/apple_rand_pos_reg[7]_i_1011/CO[1]
                         net (fo=35, routed)          0.856    31.942    Logic/apple_rand_pos[7]_i_1056[1]
    SLICE_X30Y20         LUT2 (Prop_lut2_I0_O)        0.329    32.271 r  Logic/apple_rand_pos[7]_i_1052/O
                         net (fo=1, routed)           0.000    32.271    Logic/apple_rand_pos[7]_i_1052_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.804 r  Logic/apple_rand_pos_reg[7]_i_1003/CO[3]
                         net (fo=1, routed)           0.000    32.804    Logic/apple_rand_pos_reg[7]_i_1003_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.921 r  Logic/apple_rand_pos_reg[7]_i_998/CO[3]
                         net (fo=1, routed)           0.000    32.921    Logic/apple_rand_pos_reg[7]_i_998_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.038 r  Logic/apple_rand_pos_reg[7]_i_993/CO[3]
                         net (fo=1, routed)           0.000    33.038    Logic/apple_rand_pos_reg[7]_i_993_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.155 r  Logic/apple_rand_pos_reg[7]_i_988/CO[3]
                         net (fo=1, routed)           0.000    33.155    Logic/apple_rand_pos_reg[7]_i_988_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.272 r  Logic/apple_rand_pos_reg[7]_i_983/CO[3]
                         net (fo=1, routed)           0.009    33.281    Logic/apple_rand_pos_reg[7]_i_983_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.398 r  Logic/apple_rand_pos_reg[7]_i_978/CO[3]
                         net (fo=1, routed)           0.000    33.398    Logic/apple_rand_pos_reg[7]_i_978_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.515 r  Logic/apple_rand_pos_reg[7]_i_973/CO[3]
                         net (fo=1, routed)           0.000    33.515    Logic/apple_rand_pos_reg[7]_i_973_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.632 r  Logic/apple_rand_pos_reg[7]_i_970/CO[3]
                         net (fo=1, routed)           0.000    33.632    Logic/apple_rand_pos_reg[7]_i_970_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.789 r  Logic/apple_rand_pos_reg[7]_i_969/CO[1]
                         net (fo=35, routed)          1.016    34.805    Logic/apple_rand_pos[7]_i_1014[1]
    SLICE_X31Y23         LUT2 (Prop_lut2_I0_O)        0.332    35.137 r  Logic/apple_rand_pos[7]_i_1010/O
                         net (fo=1, routed)           0.000    35.137    Logic/apple_rand_pos[7]_i_1010_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.687 r  Logic/apple_rand_pos_reg[7]_i_961/CO[3]
                         net (fo=1, routed)           0.000    35.687    Logic/apple_rand_pos_reg[7]_i_961_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.801 r  Logic/apple_rand_pos_reg[7]_i_956/CO[3]
                         net (fo=1, routed)           0.009    35.811    Logic/apple_rand_pos_reg[7]_i_956_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.924 r  Logic/apple_rand_pos_reg[7]_i_951/CO[3]
                         net (fo=1, routed)           0.000    35.924    Logic/apple_rand_pos_reg[7]_i_951_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.038 r  Logic/apple_rand_pos_reg[7]_i_946/CO[3]
                         net (fo=1, routed)           0.000    36.038    Logic/apple_rand_pos_reg[7]_i_946_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.152 r  Logic/apple_rand_pos_reg[7]_i_941/CO[3]
                         net (fo=1, routed)           0.000    36.152    Logic/apple_rand_pos_reg[7]_i_941_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.266 r  Logic/apple_rand_pos_reg[7]_i_936/CO[3]
                         net (fo=1, routed)           0.000    36.266    Logic/apple_rand_pos_reg[7]_i_936_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.380 r  Logic/apple_rand_pos_reg[7]_i_931/CO[3]
                         net (fo=1, routed)           0.000    36.380    Logic/apple_rand_pos_reg[7]_i_931_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.494 r  Logic/apple_rand_pos_reg[7]_i_928/CO[3]
                         net (fo=1, routed)           0.000    36.494    Logic/apple_rand_pos_reg[7]_i_928_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.651 r  Logic/apple_rand_pos_reg[7]_i_927/CO[1]
                         net (fo=35, routed)          0.930    37.581    Logic/apple_rand_pos[7]_i_972[1]
    SLICE_X29Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    38.366 r  Logic/apple_rand_pos_reg[7]_i_919/CO[3]
                         net (fo=1, routed)           0.000    38.366    Logic/apple_rand_pos_reg[7]_i_919_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.480 r  Logic/apple_rand_pos_reg[7]_i_914/CO[3]
                         net (fo=1, routed)           0.000    38.480    Logic/apple_rand_pos_reg[7]_i_914_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.594 r  Logic/apple_rand_pos_reg[7]_i_909/CO[3]
                         net (fo=1, routed)           0.000    38.594    Logic/apple_rand_pos_reg[7]_i_909_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.708 r  Logic/apple_rand_pos_reg[7]_i_904/CO[3]
                         net (fo=1, routed)           0.000    38.708    Logic/apple_rand_pos_reg[7]_i_904_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.822 r  Logic/apple_rand_pos_reg[7]_i_899/CO[3]
                         net (fo=1, routed)           0.000    38.822    Logic/apple_rand_pos_reg[7]_i_899_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.936 r  Logic/apple_rand_pos_reg[7]_i_894/CO[3]
                         net (fo=1, routed)           0.000    38.936    Logic/apple_rand_pos_reg[7]_i_894_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.050 r  Logic/apple_rand_pos_reg[7]_i_889/CO[3]
                         net (fo=1, routed)           0.000    39.050    Logic/apple_rand_pos_reg[7]_i_889_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.164 r  Logic/apple_rand_pos_reg[7]_i_886/CO[3]
                         net (fo=1, routed)           0.000    39.164    Logic/apple_rand_pos_reg[7]_i_886_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.321 r  Logic/apple_rand_pos_reg[7]_i_885/CO[1]
                         net (fo=35, routed)          0.806    40.128    Logic/apple_rand_pos[7]_i_930[1]
    SLICE_X28Y31         LUT2 (Prop_lut2_I0_O)        0.329    40.457 r  Logic/apple_rand_pos[7]_i_926/O
                         net (fo=1, routed)           0.000    40.457    Logic/apple_rand_pos[7]_i_926_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.007 r  Logic/apple_rand_pos_reg[7]_i_877/CO[3]
                         net (fo=1, routed)           0.000    41.007    Logic/apple_rand_pos_reg[7]_i_877_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.121 r  Logic/apple_rand_pos_reg[7]_i_872/CO[3]
                         net (fo=1, routed)           0.000    41.121    Logic/apple_rand_pos_reg[7]_i_872_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.235 r  Logic/apple_rand_pos_reg[7]_i_867/CO[3]
                         net (fo=1, routed)           0.000    41.235    Logic/apple_rand_pos_reg[7]_i_867_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.349 r  Logic/apple_rand_pos_reg[7]_i_862/CO[3]
                         net (fo=1, routed)           0.000    41.349    Logic/apple_rand_pos_reg[7]_i_862_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.463 r  Logic/apple_rand_pos_reg[7]_i_857/CO[3]
                         net (fo=1, routed)           0.000    41.463    Logic/apple_rand_pos_reg[7]_i_857_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.577 r  Logic/apple_rand_pos_reg[7]_i_852/CO[3]
                         net (fo=1, routed)           0.000    41.577    Logic/apple_rand_pos_reg[7]_i_852_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.691 r  Logic/apple_rand_pos_reg[7]_i_847/CO[3]
                         net (fo=1, routed)           0.000    41.691    Logic/apple_rand_pos_reg[7]_i_847_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.805 r  Logic/apple_rand_pos_reg[7]_i_844/CO[3]
                         net (fo=1, routed)           0.000    41.805    Logic/apple_rand_pos_reg[7]_i_844_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.962 r  Logic/apple_rand_pos_reg[7]_i_843/CO[1]
                         net (fo=35, routed)          0.861    42.823    Logic/apple_rand_pos[7]_i_888[1]
    SLICE_X30Y36         LUT2 (Prop_lut2_I0_O)        0.329    43.152 r  Logic/apple_rand_pos[7]_i_884/O
                         net (fo=1, routed)           0.000    43.152    Logic/apple_rand_pos[7]_i_884_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.685 r  Logic/apple_rand_pos_reg[7]_i_835/CO[3]
                         net (fo=1, routed)           0.000    43.685    Logic/apple_rand_pos_reg[7]_i_835_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.802 r  Logic/apple_rand_pos_reg[7]_i_830/CO[3]
                         net (fo=1, routed)           0.000    43.802    Logic/apple_rand_pos_reg[7]_i_830_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.919 r  Logic/apple_rand_pos_reg[7]_i_825/CO[3]
                         net (fo=1, routed)           0.000    43.919    Logic/apple_rand_pos_reg[7]_i_825_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.036 r  Logic/apple_rand_pos_reg[7]_i_820/CO[3]
                         net (fo=1, routed)           0.000    44.036    Logic/apple_rand_pos_reg[7]_i_820_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.153 r  Logic/apple_rand_pos_reg[7]_i_815/CO[3]
                         net (fo=1, routed)           0.000    44.153    Logic/apple_rand_pos_reg[7]_i_815_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.270 r  Logic/apple_rand_pos_reg[7]_i_810/CO[3]
                         net (fo=1, routed)           0.000    44.270    Logic/apple_rand_pos_reg[7]_i_810_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.387 r  Logic/apple_rand_pos_reg[7]_i_805/CO[3]
                         net (fo=1, routed)           0.000    44.387    Logic/apple_rand_pos_reg[7]_i_805_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.504 r  Logic/apple_rand_pos_reg[7]_i_802/CO[3]
                         net (fo=1, routed)           0.000    44.504    Logic/apple_rand_pos_reg[7]_i_802_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.661 r  Logic/apple_rand_pos_reg[7]_i_801/CO[1]
                         net (fo=35, routed)          0.835    45.496    Logic_n_526
    SLICE_X29Y42         LUT2 (Prop_lut2_I0_O)        0.332    45.828 r  apple_rand_pos[7]_i_838/O
                         net (fo=1, routed)           0.000    45.828    Logic/apple_rand_pos[7]_i_782[1]
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.378 r  Logic/apple_rand_pos_reg[7]_i_774/CO[3]
                         net (fo=1, routed)           0.000    46.378    Logic/apple_rand_pos_reg[7]_i_774_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.492 r  Logic/apple_rand_pos_reg[7]_i_769/CO[3]
                         net (fo=1, routed)           0.000    46.492    Logic/apple_rand_pos_reg[7]_i_769_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.606 r  Logic/apple_rand_pos_reg[7]_i_764/CO[3]
                         net (fo=1, routed)           0.000    46.606    Logic/apple_rand_pos_reg[7]_i_764_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.720 r  Logic/apple_rand_pos_reg[7]_i_759/CO[3]
                         net (fo=1, routed)           0.000    46.720    Logic/apple_rand_pos_reg[7]_i_759_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.834 r  Logic/apple_rand_pos_reg[7]_i_754/CO[3]
                         net (fo=1, routed)           0.000    46.834    Logic/apple_rand_pos_reg[7]_i_754_n_0
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.948 r  Logic/apple_rand_pos_reg[7]_i_749/CO[3]
                         net (fo=1, routed)           0.000    46.948    Logic/apple_rand_pos_reg[7]_i_749_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.062 r  Logic/apple_rand_pos_reg[7]_i_746/CO[3]
                         net (fo=1, routed)           0.000    47.062    Logic/apple_rand_pos_reg[7]_i_746_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.219 r  Logic/apple_rand_pos_reg[7]_i_745/CO[1]
                         net (fo=35, routed)          0.714    47.933    Logic/apple_rand_pos[7]_i_804[1]
    SLICE_X30Y46         LUT2 (Prop_lut2_I0_O)        0.329    48.262 r  Logic/apple_rand_pos[7]_i_786/O
                         net (fo=1, routed)           0.000    48.262    Logic/apple_rand_pos[7]_i_786_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.795 r  Logic/apple_rand_pos_reg[7]_i_715/CO[3]
                         net (fo=1, routed)           0.000    48.795    Logic/apple_rand_pos_reg[7]_i_715_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.912 r  Logic/apple_rand_pos_reg[7]_i_710/CO[3]
                         net (fo=1, routed)           0.000    48.912    Logic/apple_rand_pos_reg[7]_i_710_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.029 r  Logic/apple_rand_pos_reg[7]_i_705/CO[3]
                         net (fo=1, routed)           0.000    49.029    Logic/apple_rand_pos_reg[7]_i_705_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.146 r  Logic/apple_rand_pos_reg[7]_i_700/CO[3]
                         net (fo=1, routed)           0.001    49.146    Logic/apple_rand_pos_reg[7]_i_700_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.263 r  Logic/apple_rand_pos_reg[7]_i_695/CO[3]
                         net (fo=1, routed)           0.000    49.263    Logic/apple_rand_pos_reg[7]_i_695_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.380 r  Logic/apple_rand_pos_reg[7]_i_690/CO[3]
                         net (fo=1, routed)           0.000    49.380    Logic/apple_rand_pos_reg[7]_i_690_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.497 r  Logic/apple_rand_pos_reg[7]_i_685/CO[3]
                         net (fo=1, routed)           0.000    49.497    Logic/apple_rand_pos_reg[7]_i_685_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.614 r  Logic/apple_rand_pos_reg[7]_i_682/CO[3]
                         net (fo=1, routed)           0.000    49.614    Logic/apple_rand_pos_reg[7]_i_682_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.771 r  Logic/apple_rand_pos_reg[7]_i_681/CO[1]
                         net (fo=35, routed)          0.840    50.611    Logic_n_592
    SLICE_X28Y52         LUT2 (Prop_lut2_I0_O)        0.332    50.943 r  apple_rand_pos[7]_i_718/O
                         net (fo=1, routed)           0.000    50.943    Logic/apple_rand_pos[7]_i_653[1]
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.493 r  Logic/apple_rand_pos_reg[7]_i_645/CO[3]
                         net (fo=1, routed)           0.000    51.493    Logic/apple_rand_pos_reg[7]_i_645_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.607 r  Logic/apple_rand_pos_reg[7]_i_640/CO[3]
                         net (fo=1, routed)           0.000    51.607    Logic/apple_rand_pos_reg[7]_i_640_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.721 r  Logic/apple_rand_pos_reg[7]_i_635/CO[3]
                         net (fo=1, routed)           0.000    51.721    Logic/apple_rand_pos_reg[7]_i_635_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.835 r  Logic/apple_rand_pos_reg[7]_i_630/CO[3]
                         net (fo=1, routed)           0.000    51.835    Logic/apple_rand_pos_reg[7]_i_630_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.949 r  Logic/apple_rand_pos_reg[7]_i_625/CO[3]
                         net (fo=1, routed)           0.000    51.949    Logic/apple_rand_pos_reg[7]_i_625_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.063 r  Logic/apple_rand_pos_reg[7]_i_620/CO[3]
                         net (fo=1, routed)           0.000    52.063    Logic/apple_rand_pos_reg[7]_i_620_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.177 r  Logic/apple_rand_pos_reg[7]_i_617/CO[3]
                         net (fo=1, routed)           0.000    52.177    Logic/apple_rand_pos_reg[7]_i_617_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.334 r  Logic/apple_rand_pos_reg[7]_i_616/CO[1]
                         net (fo=35, routed)          0.775    53.109    Logic/apple_rand_pos[7]_i_684[1]
    SLICE_X29Y55         LUT2 (Prop_lut2_I0_O)        0.329    53.438 r  Logic/apple_rand_pos[7]_i_657/O
                         net (fo=1, routed)           0.000    53.438    Logic/apple_rand_pos[7]_i_657_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.988 r  Logic/apple_rand_pos_reg[7]_i_574/CO[3]
                         net (fo=1, routed)           0.000    53.988    Logic/apple_rand_pos_reg[7]_i_574_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.102 r  Logic/apple_rand_pos_reg[7]_i_569/CO[3]
                         net (fo=1, routed)           0.000    54.102    Logic/apple_rand_pos_reg[7]_i_569_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.216 r  Logic/apple_rand_pos_reg[7]_i_564/CO[3]
                         net (fo=1, routed)           0.000    54.216    Logic/apple_rand_pos_reg[7]_i_564_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.330 r  Logic/apple_rand_pos_reg[7]_i_559/CO[3]
                         net (fo=1, routed)           0.000    54.330    Logic/apple_rand_pos_reg[7]_i_559_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.444 r  Logic/apple_rand_pos_reg[7]_i_554/CO[3]
                         net (fo=1, routed)           0.000    54.444    Logic/apple_rand_pos_reg[7]_i_554_n_0
    SLICE_X29Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.558 r  Logic/apple_rand_pos_reg[7]_i_549/CO[3]
                         net (fo=1, routed)           0.000    54.558    Logic/apple_rand_pos_reg[7]_i_549_n_0
    SLICE_X29Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.672 r  Logic/apple_rand_pos_reg[7]_i_544/CO[3]
                         net (fo=1, routed)           0.000    54.672    Logic/apple_rand_pos_reg[7]_i_544_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.786 r  Logic/apple_rand_pos_reg[7]_i_541/CO[3]
                         net (fo=1, routed)           0.000    54.786    Logic/apple_rand_pos_reg[7]_i_541_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.943 r  Logic/apple_rand_pos_reg[7]_i_540/CO[1]
                         net (fo=35, routed)          0.708    55.651    Logic/apple_rand_pos[7]_i_619[1]
    SLICE_X28Y60         LUT2 (Prop_lut2_I0_O)        0.329    55.980 r  Logic/apple_rand_pos[7]_i_581/O
                         net (fo=1, routed)           0.000    55.980    Logic/apple_rand_pos[7]_i_581_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.530 r  Logic/apple_rand_pos_reg[7]_i_460/CO[3]
                         net (fo=1, routed)           0.000    56.530    Logic/apple_rand_pos_reg[7]_i_460_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.644 r  Logic/apple_rand_pos_reg[7]_i_455/CO[3]
                         net (fo=1, routed)           0.000    56.644    Logic/apple_rand_pos_reg[7]_i_455_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.758 r  Logic/apple_rand_pos_reg[7]_i_450/CO[3]
                         net (fo=1, routed)           0.000    56.758    Logic/apple_rand_pos_reg[7]_i_450_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.872 r  Logic/apple_rand_pos_reg[7]_i_445/CO[3]
                         net (fo=1, routed)           0.000    56.872    Logic/apple_rand_pos_reg[7]_i_445_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.986 r  Logic/apple_rand_pos_reg[7]_i_440/CO[3]
                         net (fo=1, routed)           0.000    56.986    Logic/apple_rand_pos_reg[7]_i_440_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.100 r  Logic/apple_rand_pos_reg[7]_i_435/CO[3]
                         net (fo=1, routed)           0.000    57.100    Logic/apple_rand_pos_reg[7]_i_435_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.214 r  Logic/apple_rand_pos_reg[7]_i_430/CO[3]
                         net (fo=1, routed)           0.000    57.214    Logic/apple_rand_pos_reg[7]_i_430_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.328 r  Logic/apple_rand_pos_reg[7]_i_427/CO[3]
                         net (fo=1, routed)           0.000    57.328    Logic/apple_rand_pos_reg[7]_i_427_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.485 r  Logic/apple_rand_pos_reg[7]_i_426/CO[1]
                         net (fo=35, routed)          0.752    58.237    Logic/apple_rand_pos[7]_i_543[1]
    SLICE_X29Y64         LUT2 (Prop_lut2_I0_O)        0.329    58.566 r  Logic/apple_rand_pos[7]_i_467/O
                         net (fo=1, routed)           0.000    58.566    Logic/apple_rand_pos[7]_i_467_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.116 r  Logic/apple_rand_pos_reg[7]_i_376/CO[3]
                         net (fo=1, routed)           0.000    59.116    Logic/apple_rand_pos_reg[7]_i_376_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.230 r  Logic/apple_rand_pos_reg[7]_i_371/CO[3]
                         net (fo=1, routed)           0.000    59.230    Logic/apple_rand_pos_reg[7]_i_371_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.344 r  Logic/apple_rand_pos_reg[7]_i_366/CO[3]
                         net (fo=1, routed)           0.000    59.344    Logic/apple_rand_pos_reg[7]_i_366_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.458 r  Logic/apple_rand_pos_reg[7]_i_361/CO[3]
                         net (fo=1, routed)           0.000    59.458    Logic/apple_rand_pos_reg[7]_i_361_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.572 r  Logic/apple_rand_pos_reg[7]_i_356/CO[3]
                         net (fo=1, routed)           0.000    59.572    Logic/apple_rand_pos_reg[7]_i_356_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.686 r  Logic/apple_rand_pos_reg[7]_i_351/CO[3]
                         net (fo=1, routed)           0.000    59.686    Logic/apple_rand_pos_reg[7]_i_351_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.800 r  Logic/apple_rand_pos_reg[7]_i_346/CO[3]
                         net (fo=1, routed)           0.000    59.800    Logic/apple_rand_pos_reg[7]_i_346_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.914 r  Logic/apple_rand_pos_reg[7]_i_343/CO[3]
                         net (fo=1, routed)           0.000    59.914    Logic/apple_rand_pos_reg[7]_i_343_n_0
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.071 r  Logic/apple_rand_pos_reg[7]_i_342/CO[1]
                         net (fo=35, routed)          0.854    60.925    Logic/apple_rand_pos[7]_i_429[1]
    SLICE_X30Y68         LUT2 (Prop_lut2_I0_O)        0.329    61.254 r  Logic/apple_rand_pos[7]_i_383/O
                         net (fo=1, routed)           0.000    61.254    Logic/apple_rand_pos[7]_i_383_n_0
    SLICE_X30Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.787 r  Logic/apple_rand_pos_reg[7]_i_242/CO[3]
                         net (fo=1, routed)           0.000    61.787    Logic/apple_rand_pos_reg[7]_i_242_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.904 r  Logic/apple_rand_pos_reg[7]_i_237/CO[3]
                         net (fo=1, routed)           0.000    61.904    Logic/apple_rand_pos_reg[7]_i_237_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.021 r  Logic/apple_rand_pos_reg[7]_i_236/CO[3]
                         net (fo=1, routed)           0.000    62.021    Logic/apple_rand_pos_reg[7]_i_236_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.138 r  Logic/apple_rand_pos_reg[7]_i_231/CO[3]
                         net (fo=1, routed)           0.000    62.138    Logic/apple_rand_pos_reg[7]_i_231_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.255 r  Logic/apple_rand_pos_reg[7]_i_226/CO[3]
                         net (fo=1, routed)           0.000    62.255    Logic/apple_rand_pos_reg[7]_i_226_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.372 r  Logic/apple_rand_pos_reg[7]_i_221/CO[3]
                         net (fo=1, routed)           0.000    62.372    Logic/apple_rand_pos_reg[7]_i_221_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.489 r  Logic/apple_rand_pos_reg[7]_i_216/CO[3]
                         net (fo=1, routed)           0.009    62.498    Logic/apple_rand_pos_reg[7]_i_216_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.615 r  Logic/apple_rand_pos_reg[7]_i_213/CO[3]
                         net (fo=1, routed)           0.000    62.615    Logic/apple_rand_pos_reg[7]_i_213_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.772 r  Logic/apple_rand_pos_reg[7]_i_212/CO[1]
                         net (fo=35, routed)          0.918    63.690    Logic/apple_rand_pos[7]_i_345[1]
    SLICE_X31Y71         LUT2 (Prop_lut2_I0_O)        0.332    64.022 r  Logic/apple_rand_pos[7]_i_249/O
                         net (fo=1, routed)           0.000    64.022    Logic/apple_rand_pos[7]_i_249_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.572 r  Logic/apple_rand_pos_reg[7]_i_160/CO[3]
                         net (fo=1, routed)           0.000    64.572    Logic/apple_rand_pos_reg[7]_i_160_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.686 r  Logic/apple_rand_pos_reg[7]_i_155/CO[3]
                         net (fo=1, routed)           0.000    64.686    Logic/apple_rand_pos_reg[7]_i_155_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.800 r  Logic/apple_rand_pos_reg[7]_i_154/CO[3]
                         net (fo=1, routed)           0.000    64.800    Logic/apple_rand_pos_reg[7]_i_154_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.914 r  Logic/apple_rand_pos_reg[7]_i_207/CO[3]
                         net (fo=1, routed)           0.009    64.923    Logic/apple_rand_pos_reg[7]_i_207_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.037 r  Logic/apple_rand_pos_reg[7]_i_149/CO[3]
                         net (fo=1, routed)           0.000    65.037    Logic/apple_rand_pos_reg[7]_i_149_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.151 r  Logic/apple_rand_pos_reg[7]_i_144/CO[3]
                         net (fo=1, routed)           0.000    65.151    Logic/apple_rand_pos_reg[7]_i_144_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.265 r  Logic/apple_rand_pos_reg[7]_i_139/CO[3]
                         net (fo=1, routed)           0.000    65.265    Logic/apple_rand_pos_reg[7]_i_139_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.379 r  Logic/apple_rand_pos_reg[7]_i_136/CO[3]
                         net (fo=1, routed)           0.000    65.379    Logic/apple_rand_pos_reg[7]_i_136_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.536 r  Logic/apple_rand_pos_reg[7]_i_135/CO[1]
                         net (fo=35, routed)          0.734    66.270    Logic/apple_rand_pos[7]_i_215[1]
    SLICE_X29Y75         LUT2 (Prop_lut2_I0_O)        0.329    66.599 r  Logic/apple_rand_pos[7]_i_167/O
                         net (fo=1, routed)           0.000    66.599    Logic/apple_rand_pos[7]_i_167_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.149 r  Logic/apple_rand_pos_reg[7]_i_92/CO[3]
                         net (fo=1, routed)           0.000    67.149    Logic/apple_rand_pos_reg[7]_i_92_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.263 r  Logic/apple_rand_pos_reg[7]_i_87/CO[3]
                         net (fo=1, routed)           0.000    67.263    Logic/apple_rand_pos_reg[7]_i_87_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.377 r  Logic/apple_rand_pos_reg[7]_i_86/CO[3]
                         net (fo=1, routed)           0.000    67.377    Logic/apple_rand_pos_reg[7]_i_86_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.491 r  Logic/apple_rand_pos_reg[7]_i_202/CO[3]
                         net (fo=1, routed)           0.000    67.491    Logic/apple_rand_pos_reg[7]_i_202_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.605 r  Logic/apple_rand_pos_reg[7]_i_130/CO[3]
                         net (fo=1, routed)           0.000    67.605    Logic/apple_rand_pos_reg[7]_i_130_n_0
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.719 r  Logic/apple_rand_pos_reg[7]_i_81/CO[3]
                         net (fo=1, routed)           0.000    67.719    Logic/apple_rand_pos_reg[7]_i_81_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.833 r  Logic/apple_rand_pos_reg[7]_i_76/CO[3]
                         net (fo=1, routed)           0.000    67.833    Logic/apple_rand_pos_reg[7]_i_76_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.947 r  Logic/apple_rand_pos_reg[7]_i_73/CO[3]
                         net (fo=1, routed)           0.000    67.947    Logic/apple_rand_pos_reg[7]_i_73_n_0
    SLICE_X29Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.104 r  Logic/apple_rand_pos_reg[7]_i_72/CO[1]
                         net (fo=35, routed)          0.873    68.977    Logic/apple_rand_pos[7]_i_138[1]
    SLICE_X28Y78         LUT2 (Prop_lut2_I0_O)        0.329    69.306 r  Logic/apple_rand_pos[7]_i_99/O
                         net (fo=1, routed)           0.000    69.306    Logic/apple_rand_pos[7]_i_99_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.856 r  Logic/apple_rand_pos_reg[7]_i_48/CO[3]
                         net (fo=1, routed)           0.000    69.856    Logic/apple_rand_pos_reg[7]_i_48_n_0
    SLICE_X28Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.970 r  Logic/apple_rand_pos_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000    69.970    Logic/apple_rand_pos_reg[7]_i_43_n_0
    SLICE_X28Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.084 r  Logic/apple_rand_pos_reg[7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    70.084    Logic/apple_rand_pos_reg[7]_i_42_n_0
    SLICE_X28Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.198 r  Logic/apple_rand_pos_reg[7]_i_197/CO[3]
                         net (fo=1, routed)           0.000    70.198    Logic/apple_rand_pos_reg[7]_i_197_n_0
    SLICE_X28Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.312 r  Logic/apple_rand_pos_reg[7]_i_125/CO[3]
                         net (fo=1, routed)           0.000    70.312    Logic/apple_rand_pos_reg[7]_i_125_n_0
    SLICE_X28Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.426 r  Logic/apple_rand_pos_reg[7]_i_67/CO[3]
                         net (fo=1, routed)           0.000    70.426    Logic/apple_rand_pos_reg[7]_i_67_n_0
    SLICE_X28Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.540 r  Logic/apple_rand_pos_reg[7]_i_37/CO[3]
                         net (fo=1, routed)           0.000    70.540    Logic/apple_rand_pos_reg[7]_i_37_n_0
    SLICE_X28Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.654 r  Logic/apple_rand_pos_reg[7]_i_34/CO[3]
                         net (fo=1, routed)           0.000    70.654    Logic/apple_rand_pos_reg[7]_i_34_n_0
    SLICE_X28Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.811 r  Logic/apple_rand_pos_reg[7]_i_33/CO[1]
                         net (fo=35, routed)          0.683    71.494    Logic/apple_rand_pos[7]_i_75[1]
    SLICE_X28Y87         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    72.279 r  Logic/apple_rand_pos_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    72.279    Logic/apple_rand_pos_reg[6]_i_5_n_0
    SLICE_X28Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.393 r  Logic/apple_rand_pos_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    72.393    Logic/apple_rand_pos_reg[7]_i_20_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.507 r  Logic/apple_rand_pos_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    72.507    Logic/apple_rand_pos_reg[7]_i_19_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.621 r  Logic/apple_rand_pos_reg[7]_i_192/CO[3]
                         net (fo=1, routed)           0.000    72.621    Logic/apple_rand_pos_reg[7]_i_192_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.735 r  Logic/apple_rand_pos_reg[7]_i_120/CO[3]
                         net (fo=1, routed)           0.000    72.735    Logic/apple_rand_pos_reg[7]_i_120_n_0
    SLICE_X28Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.849 r  Logic/apple_rand_pos_reg[7]_i_62/CO[3]
                         net (fo=1, routed)           0.000    72.849    Logic/apple_rand_pos_reg[7]_i_62_n_0
    SLICE_X28Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.963 r  Logic/apple_rand_pos_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    72.963    Logic/apple_rand_pos_reg[7]_i_28_n_0
    SLICE_X28Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.077 r  Logic/apple_rand_pos_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    73.077    Logic/apple_rand_pos_reg[7]_i_16_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.234 r  Logic/apple_rand_pos_reg[7]_i_15/CO[1]
                         net (fo=35, routed)          0.900    74.134    Logic/apple_rand_pos[7]_i_36[1]
    SLICE_X29Y86         LUT2 (Prop_lut2_I0_O)        0.329    74.463 r  Logic/apple_rand_pos[1]_i_5/O
                         net (fo=1, routed)           0.000    74.463    Logic/apple_rand_pos[1]_i_5_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.013 r  Logic/apple_rand_pos_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    75.013    Logic/apple_rand_pos_reg[1]_i_2_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.127 r  Logic/apple_rand_pos_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    75.127    Logic/apple_rand_pos_reg[6]_i_3_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.241 r  Logic/apple_rand_pos_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    75.241    Logic/apple_rand_pos_reg[7]_i_6_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.355 r  Logic/apple_rand_pos_reg[7]_i_191/CO[3]
                         net (fo=1, routed)           0.000    75.355    Logic/apple_rand_pos_reg[7]_i_191_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.469 r  Logic/apple_rand_pos_reg[7]_i_119/CO[3]
                         net (fo=1, routed)           0.000    75.469    Logic/apple_rand_pos_reg[7]_i_119_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.583 r  Logic/apple_rand_pos_reg[7]_i_61/CO[3]
                         net (fo=1, routed)           0.000    75.583    Logic/apple_rand_pos_reg[7]_i_61_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.697 r  Logic/apple_rand_pos_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    75.697    Logic/apple_rand_pos_reg[7]_i_27_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.811 r  Logic/apple_rand_pos_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    75.811    Logic/apple_rand_pos_reg[7]_i_14_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.968 r  Logic/apple_rand_pos_reg[7]_i_5/CO[1]
                         net (fo=7, routed)           0.636    76.604    Logic/apple_rand_pos_reg[7]_i_5_n_2
    SLICE_X31Y94         LUT6 (Prop_lut6_I4_O)        0.329    76.933 r  Logic/apple_rand_pos[4]_i_5/O
                         net (fo=1, routed)           0.149    77.082    Logic/apple_rand_pos[4]_i_5_n_0
    SLICE_X31Y94         LUT6 (Prop_lut6_I5_O)        0.124    77.206 r  Logic/apple_rand_pos[4]_i_1/O
                         net (fo=1, routed)           0.000    77.206    Logic/apple_rand_pos[4]
    SLICE_X31Y94         FDRE                                         r  Logic/apple_rand_pos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4050, routed)        1.432    14.803    Logic/clk_IBUF_BUFG
    SLICE_X31Y94         FDRE                                         r  Logic/apple_rand_pos_reg[4]/C
                         clock pessimism              0.180    14.983    
                         clock uncertainty           -0.035    14.948    
    SLICE_X31Y94         FDRE (Setup_fdre_C_D)        0.031    14.979    Logic/apple_rand_pos_reg[4]
  -------------------------------------------------------------------
                         required time                         14.979    
                         arrival time                         -77.206    
  -------------------------------------------------------------------
                         slack                                -62.227    

Slack (VIOLATED) :        -62.075ns  (required time - arrival time)
  Source:                 Logic/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Logic/apple_rand_pos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        71.938ns  (logic 48.896ns (67.970%)  route 23.042ns (32.030%))
  Logic Levels:           256  (CARRY4=232 LUT1=1 LUT2=21 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 14.805 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=4050, routed)        1.566     5.118    Logic/clk_IBUF_BUFG
    SLICE_X34Y3          FDRE                                         r  Logic/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          FDRE (Prop_fdre_C_Q)         0.518     5.636 r  Logic/counter_reg[27]/Q
                         net (fo=19, routed)          0.361     5.997    Logic/counter_reg[27]
    SLICE_X35Y3          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407     6.404 f  Logic/apple_rand_pos_reg[7]_i_1465/O[1]
                         net (fo=2, routed)           0.416     6.820    Logic_n_3
    SLICE_X35Y1          LUT1 (Prop_lut1_I0_O)        0.303     7.123 r  apple_rand_pos[7]_i_1470/O
                         net (fo=1, routed)           0.000     7.123    Logic/S[1]
    SLICE_X35Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.524 r  Logic/apple_rand_pos_reg[7]_i_1423/CO[3]
                         net (fo=1, routed)           0.000     7.524    Logic/apple_rand_pos_reg[7]_i_1423_n_0
    SLICE_X35Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.746 r  Logic/apple_rand_pos_reg[7]_i_1418/O[0]
                         net (fo=2, routed)           0.491     8.237    Logic/DI[1]
    SLICE_X34Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.695     8.932 r  Logic/apple_rand_pos_reg[7]_i_1376/CO[3]
                         net (fo=1, routed)           0.000     8.932    Logic/apple_rand_pos_reg[7]_i_1376_n_0
    SLICE_X34Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.049 r  Logic/apple_rand_pos_reg[7]_i_1371/CO[3]
                         net (fo=1, routed)           0.000     9.049    Logic/apple_rand_pos_reg[7]_i_1371_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.166 r  Logic/apple_rand_pos_reg[7]_i_1366/CO[3]
                         net (fo=1, routed)           0.000     9.166    Logic/apple_rand_pos_reg[7]_i_1366_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.283 r  Logic/apple_rand_pos_reg[7]_i_1361/CO[3]
                         net (fo=1, routed)           0.000     9.283    Logic/apple_rand_pos_reg[7]_i_1361_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.400 r  Logic/apple_rand_pos_reg[7]_i_1356/CO[3]
                         net (fo=1, routed)           0.000     9.400    Logic/apple_rand_pos_reg[7]_i_1356_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.517 r  Logic/apple_rand_pos_reg[7]_i_1351/CO[3]
                         net (fo=1, routed)           0.000     9.517    Logic/apple_rand_pos_reg[7]_i_1351_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.634 r  Logic/apple_rand_pos_reg[7]_i_1348/CO[3]
                         net (fo=1, routed)           0.000     9.634    Logic/apple_rand_pos_reg[7]_i_1348_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.791 r  Logic/apple_rand_pos_reg[7]_i_1347/CO[1]
                         net (fo=35, routed)          0.895    10.685    Logic/apple_rand_pos[7]_i_1392[1]
    SLICE_X33Y0          LUT2 (Prop_lut2_I0_O)        0.332    11.017 r  Logic/apple_rand_pos[7]_i_1388/O
                         net (fo=1, routed)           0.000    11.017    Logic/apple_rand_pos[7]_i_1388_n_0
    SLICE_X33Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.567 r  Logic/apple_rand_pos_reg[7]_i_1339/CO[3]
                         net (fo=1, routed)           0.000    11.567    Logic/apple_rand_pos_reg[7]_i_1339_n_0
    SLICE_X33Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.681 r  Logic/apple_rand_pos_reg[7]_i_1334/CO[3]
                         net (fo=1, routed)           0.000    11.681    Logic/apple_rand_pos_reg[7]_i_1334_n_0
    SLICE_X33Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.795 r  Logic/apple_rand_pos_reg[7]_i_1329/CO[3]
                         net (fo=1, routed)           0.000    11.795    Logic/apple_rand_pos_reg[7]_i_1329_n_0
    SLICE_X33Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.909 r  Logic/apple_rand_pos_reg[7]_i_1324/CO[3]
                         net (fo=1, routed)           0.000    11.909    Logic/apple_rand_pos_reg[7]_i_1324_n_0
    SLICE_X33Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.023 r  Logic/apple_rand_pos_reg[7]_i_1319/CO[3]
                         net (fo=1, routed)           0.000    12.023    Logic/apple_rand_pos_reg[7]_i_1319_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.137 r  Logic/apple_rand_pos_reg[7]_i_1314/CO[3]
                         net (fo=1, routed)           0.000    12.137    Logic/apple_rand_pos_reg[7]_i_1314_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.251 r  Logic/apple_rand_pos_reg[7]_i_1309/CO[3]
                         net (fo=1, routed)           0.000    12.251    Logic/apple_rand_pos_reg[7]_i_1309_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.365 r  Logic/apple_rand_pos_reg[7]_i_1306/CO[3]
                         net (fo=1, routed)           0.000    12.365    Logic/apple_rand_pos_reg[7]_i_1306_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.522 r  Logic/apple_rand_pos_reg[7]_i_1305/CO[1]
                         net (fo=35, routed)          0.892    13.414    Logic/apple_rand_pos[7]_i_1350[1]
    SLICE_X32Y0          LUT2 (Prop_lut2_I0_O)        0.329    13.743 r  Logic/apple_rand_pos[7]_i_1346/O
                         net (fo=1, routed)           0.000    13.743    Logic/apple_rand_pos[7]_i_1346_n_0
    SLICE_X32Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.293 r  Logic/apple_rand_pos_reg[7]_i_1297/CO[3]
                         net (fo=1, routed)           0.000    14.293    Logic/apple_rand_pos_reg[7]_i_1297_n_0
    SLICE_X32Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.407 r  Logic/apple_rand_pos_reg[7]_i_1292/CO[3]
                         net (fo=1, routed)           0.000    14.407    Logic/apple_rand_pos_reg[7]_i_1292_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.521 r  Logic/apple_rand_pos_reg[7]_i_1287/CO[3]
                         net (fo=1, routed)           0.000    14.521    Logic/apple_rand_pos_reg[7]_i_1287_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.635 r  Logic/apple_rand_pos_reg[7]_i_1282/CO[3]
                         net (fo=1, routed)           0.000    14.635    Logic/apple_rand_pos_reg[7]_i_1282_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.749 r  Logic/apple_rand_pos_reg[7]_i_1277/CO[3]
                         net (fo=1, routed)           0.000    14.749    Logic/apple_rand_pos_reg[7]_i_1277_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.863 r  Logic/apple_rand_pos_reg[7]_i_1272/CO[3]
                         net (fo=1, routed)           0.000    14.863    Logic/apple_rand_pos_reg[7]_i_1272_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.977 r  Logic/apple_rand_pos_reg[7]_i_1267/CO[3]
                         net (fo=1, routed)           0.000    14.977    Logic/apple_rand_pos_reg[7]_i_1267_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.091 r  Logic/apple_rand_pos_reg[7]_i_1264/CO[3]
                         net (fo=1, routed)           0.000    15.091    Logic/apple_rand_pos_reg[7]_i_1264_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.248 r  Logic/apple_rand_pos_reg[7]_i_1263/CO[1]
                         net (fo=35, routed)          0.989    16.237    Logic/apple_rand_pos[7]_i_1308[1]
    SLICE_X30Y1          LUT2 (Prop_lut2_I0_O)        0.329    16.566 r  Logic/apple_rand_pos[7]_i_1304/O
                         net (fo=1, routed)           0.000    16.566    Logic/apple_rand_pos[7]_i_1304_n_0
    SLICE_X30Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.099 r  Logic/apple_rand_pos_reg[7]_i_1255/CO[3]
                         net (fo=1, routed)           0.000    17.099    Logic/apple_rand_pos_reg[7]_i_1255_n_0
    SLICE_X30Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.216 r  Logic/apple_rand_pos_reg[7]_i_1250/CO[3]
                         net (fo=1, routed)           0.000    17.216    Logic/apple_rand_pos_reg[7]_i_1250_n_0
    SLICE_X30Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.333 r  Logic/apple_rand_pos_reg[7]_i_1245/CO[3]
                         net (fo=1, routed)           0.000    17.333    Logic/apple_rand_pos_reg[7]_i_1245_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.450 r  Logic/apple_rand_pos_reg[7]_i_1240/CO[3]
                         net (fo=1, routed)           0.000    17.450    Logic/apple_rand_pos_reg[7]_i_1240_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.567 r  Logic/apple_rand_pos_reg[7]_i_1235/CO[3]
                         net (fo=1, routed)           0.000    17.567    Logic/apple_rand_pos_reg[7]_i_1235_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.684 r  Logic/apple_rand_pos_reg[7]_i_1230/CO[3]
                         net (fo=1, routed)           0.000    17.684    Logic/apple_rand_pos_reg[7]_i_1230_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.801 r  Logic/apple_rand_pos_reg[7]_i_1225/CO[3]
                         net (fo=1, routed)           0.000    17.801    Logic/apple_rand_pos_reg[7]_i_1225_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.918 r  Logic/apple_rand_pos_reg[7]_i_1222/CO[3]
                         net (fo=1, routed)           0.000    17.918    Logic/apple_rand_pos_reg[7]_i_1222_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.075 r  Logic/apple_rand_pos_reg[7]_i_1221/CO[1]
                         net (fo=35, routed)          0.867    18.942    Logic/apple_rand_pos[7]_i_1266[1]
    SLICE_X31Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    19.730 r  Logic/apple_rand_pos_reg[7]_i_1213/CO[3]
                         net (fo=1, routed)           0.000    19.730    Logic/apple_rand_pos_reg[7]_i_1213_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.844 r  Logic/apple_rand_pos_reg[7]_i_1208/CO[3]
                         net (fo=1, routed)           0.000    19.844    Logic/apple_rand_pos_reg[7]_i_1208_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.958 r  Logic/apple_rand_pos_reg[7]_i_1203/CO[3]
                         net (fo=1, routed)           0.000    19.958    Logic/apple_rand_pos_reg[7]_i_1203_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.072 r  Logic/apple_rand_pos_reg[7]_i_1198/CO[3]
                         net (fo=1, routed)           0.000    20.072    Logic/apple_rand_pos_reg[7]_i_1198_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.186 r  Logic/apple_rand_pos_reg[7]_i_1193/CO[3]
                         net (fo=1, routed)           0.000    20.186    Logic/apple_rand_pos_reg[7]_i_1193_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.300 r  Logic/apple_rand_pos_reg[7]_i_1188/CO[3]
                         net (fo=1, routed)           0.000    20.300    Logic/apple_rand_pos_reg[7]_i_1188_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.414 r  Logic/apple_rand_pos_reg[7]_i_1183/CO[3]
                         net (fo=1, routed)           0.000    20.414    Logic/apple_rand_pos_reg[7]_i_1183_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.528 r  Logic/apple_rand_pos_reg[7]_i_1180/CO[3]
                         net (fo=1, routed)           0.000    20.528    Logic/apple_rand_pos_reg[7]_i_1180_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.685 r  Logic/apple_rand_pos_reg[7]_i_1179/CO[1]
                         net (fo=35, routed)          0.956    21.641    Logic/apple_rand_pos[7]_i_1224[1]
    SLICE_X29Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    22.426 r  Logic/apple_rand_pos_reg[7]_i_1171/CO[3]
                         net (fo=1, routed)           0.000    22.426    Logic/apple_rand_pos_reg[7]_i_1171_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.540 r  Logic/apple_rand_pos_reg[7]_i_1166/CO[3]
                         net (fo=1, routed)           0.000    22.540    Logic/apple_rand_pos_reg[7]_i_1166_n_0
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.654 r  Logic/apple_rand_pos_reg[7]_i_1161/CO[3]
                         net (fo=1, routed)           0.000    22.654    Logic/apple_rand_pos_reg[7]_i_1161_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.768 r  Logic/apple_rand_pos_reg[7]_i_1156/CO[3]
                         net (fo=1, routed)           0.000    22.768    Logic/apple_rand_pos_reg[7]_i_1156_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.882 r  Logic/apple_rand_pos_reg[7]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    22.882    Logic/apple_rand_pos_reg[7]_i_1151_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.996 r  Logic/apple_rand_pos_reg[7]_i_1146/CO[3]
                         net (fo=1, routed)           0.000    22.996    Logic/apple_rand_pos_reg[7]_i_1146_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.110 r  Logic/apple_rand_pos_reg[7]_i_1141/CO[3]
                         net (fo=1, routed)           0.000    23.110    Logic/apple_rand_pos_reg[7]_i_1141_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.224 r  Logic/apple_rand_pos_reg[7]_i_1138/CO[3]
                         net (fo=1, routed)           0.000    23.224    Logic/apple_rand_pos_reg[7]_i_1138_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.381 r  Logic/apple_rand_pos_reg[7]_i_1137/CO[1]
                         net (fo=35, routed)          0.835    24.216    Logic/apple_rand_pos[7]_i_1182[1]
    SLICE_X28Y5          LUT2 (Prop_lut2_I0_O)        0.329    24.545 r  Logic/apple_rand_pos[7]_i_1178/O
                         net (fo=1, routed)           0.000    24.545    Logic/apple_rand_pos[7]_i_1178_n_0
    SLICE_X28Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.095 r  Logic/apple_rand_pos_reg[7]_i_1129/CO[3]
                         net (fo=1, routed)           0.000    25.095    Logic/apple_rand_pos_reg[7]_i_1129_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.209 r  Logic/apple_rand_pos_reg[7]_i_1124/CO[3]
                         net (fo=1, routed)           0.000    25.209    Logic/apple_rand_pos_reg[7]_i_1124_n_0
    SLICE_X28Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.323 r  Logic/apple_rand_pos_reg[7]_i_1119/CO[3]
                         net (fo=1, routed)           0.000    25.323    Logic/apple_rand_pos_reg[7]_i_1119_n_0
    SLICE_X28Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.437 r  Logic/apple_rand_pos_reg[7]_i_1114/CO[3]
                         net (fo=1, routed)           0.000    25.437    Logic/apple_rand_pos_reg[7]_i_1114_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.551 r  Logic/apple_rand_pos_reg[7]_i_1109/CO[3]
                         net (fo=1, routed)           0.000    25.551    Logic/apple_rand_pos_reg[7]_i_1109_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.665 r  Logic/apple_rand_pos_reg[7]_i_1104/CO[3]
                         net (fo=1, routed)           0.000    25.665    Logic/apple_rand_pos_reg[7]_i_1104_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.779 r  Logic/apple_rand_pos_reg[7]_i_1099/CO[3]
                         net (fo=1, routed)           0.000    25.779    Logic/apple_rand_pos_reg[7]_i_1099_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.893 r  Logic/apple_rand_pos_reg[7]_i_1096/CO[3]
                         net (fo=1, routed)           0.000    25.893    Logic/apple_rand_pos_reg[7]_i_1096_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.050 r  Logic/apple_rand_pos_reg[7]_i_1095/CO[1]
                         net (fo=35, routed)          0.850    26.900    Logic_n_295
    SLICE_X28Y16         LUT2 (Prop_lut2_I0_O)        0.329    27.229 r  apple_rand_pos[7]_i_1128/O
                         net (fo=1, routed)           0.000    27.229    Logic/apple_rand_pos[7]_i_1085[0]
    SLICE_X28Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.761 r  Logic/apple_rand_pos_reg[7]_i_1077/CO[3]
                         net (fo=1, routed)           0.000    27.761    Logic/apple_rand_pos_reg[7]_i_1077_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.875 r  Logic/apple_rand_pos_reg[7]_i_1072/CO[3]
                         net (fo=1, routed)           0.000    27.875    Logic/apple_rand_pos_reg[7]_i_1072_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.989 r  Logic/apple_rand_pos_reg[7]_i_1067/CO[3]
                         net (fo=1, routed)           0.000    27.989    Logic/apple_rand_pos_reg[7]_i_1067_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.103 r  Logic/apple_rand_pos_reg[7]_i_1062/CO[3]
                         net (fo=1, routed)           0.000    28.103    Logic/apple_rand_pos_reg[7]_i_1062_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.217 r  Logic/apple_rand_pos_reg[7]_i_1057/CO[3]
                         net (fo=1, routed)           0.000    28.217    Logic/apple_rand_pos_reg[7]_i_1057_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.331 r  Logic/apple_rand_pos_reg[7]_i_1054/CO[3]
                         net (fo=1, routed)           0.000    28.331    Logic/apple_rand_pos_reg[7]_i_1054_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.488 r  Logic/apple_rand_pos_reg[7]_i_1053/CO[1]
                         net (fo=35, routed)          0.764    29.252    Logic/apple_rand_pos[7]_i_1098[1]
    SLICE_X29Y16         LUT2 (Prop_lut2_I0_O)        0.329    29.581 r  Logic/apple_rand_pos[7]_i_1094/O
                         net (fo=1, routed)           0.000    29.581    Logic/apple_rand_pos[7]_i_1094_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.131 r  Logic/apple_rand_pos_reg[7]_i_1045/CO[3]
                         net (fo=1, routed)           0.000    30.131    Logic/apple_rand_pos_reg[7]_i_1045_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.245 r  Logic/apple_rand_pos_reg[7]_i_1040/CO[3]
                         net (fo=1, routed)           0.000    30.245    Logic/apple_rand_pos_reg[7]_i_1040_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.359 r  Logic/apple_rand_pos_reg[7]_i_1035/CO[3]
                         net (fo=1, routed)           0.000    30.359    Logic/apple_rand_pos_reg[7]_i_1035_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.473 r  Logic/apple_rand_pos_reg[7]_i_1030/CO[3]
                         net (fo=1, routed)           0.000    30.473    Logic/apple_rand_pos_reg[7]_i_1030_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.587 r  Logic/apple_rand_pos_reg[7]_i_1025/CO[3]
                         net (fo=1, routed)           0.000    30.587    Logic/apple_rand_pos_reg[7]_i_1025_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.701 r  Logic/apple_rand_pos_reg[7]_i_1020/CO[3]
                         net (fo=1, routed)           0.000    30.701    Logic/apple_rand_pos_reg[7]_i_1020_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.815 r  Logic/apple_rand_pos_reg[7]_i_1015/CO[3]
                         net (fo=1, routed)           0.000    30.815    Logic/apple_rand_pos_reg[7]_i_1015_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.929 r  Logic/apple_rand_pos_reg[7]_i_1012/CO[3]
                         net (fo=1, routed)           0.000    30.929    Logic/apple_rand_pos_reg[7]_i_1012_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.086 r  Logic/apple_rand_pos_reg[7]_i_1011/CO[1]
                         net (fo=35, routed)          0.856    31.942    Logic/apple_rand_pos[7]_i_1056[1]
    SLICE_X30Y20         LUT2 (Prop_lut2_I0_O)        0.329    32.271 r  Logic/apple_rand_pos[7]_i_1052/O
                         net (fo=1, routed)           0.000    32.271    Logic/apple_rand_pos[7]_i_1052_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.804 r  Logic/apple_rand_pos_reg[7]_i_1003/CO[3]
                         net (fo=1, routed)           0.000    32.804    Logic/apple_rand_pos_reg[7]_i_1003_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.921 r  Logic/apple_rand_pos_reg[7]_i_998/CO[3]
                         net (fo=1, routed)           0.000    32.921    Logic/apple_rand_pos_reg[7]_i_998_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.038 r  Logic/apple_rand_pos_reg[7]_i_993/CO[3]
                         net (fo=1, routed)           0.000    33.038    Logic/apple_rand_pos_reg[7]_i_993_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.155 r  Logic/apple_rand_pos_reg[7]_i_988/CO[3]
                         net (fo=1, routed)           0.000    33.155    Logic/apple_rand_pos_reg[7]_i_988_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.272 r  Logic/apple_rand_pos_reg[7]_i_983/CO[3]
                         net (fo=1, routed)           0.009    33.281    Logic/apple_rand_pos_reg[7]_i_983_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.398 r  Logic/apple_rand_pos_reg[7]_i_978/CO[3]
                         net (fo=1, routed)           0.000    33.398    Logic/apple_rand_pos_reg[7]_i_978_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.515 r  Logic/apple_rand_pos_reg[7]_i_973/CO[3]
                         net (fo=1, routed)           0.000    33.515    Logic/apple_rand_pos_reg[7]_i_973_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.632 r  Logic/apple_rand_pos_reg[7]_i_970/CO[3]
                         net (fo=1, routed)           0.000    33.632    Logic/apple_rand_pos_reg[7]_i_970_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.789 r  Logic/apple_rand_pos_reg[7]_i_969/CO[1]
                         net (fo=35, routed)          1.016    34.805    Logic/apple_rand_pos[7]_i_1014[1]
    SLICE_X31Y23         LUT2 (Prop_lut2_I0_O)        0.332    35.137 r  Logic/apple_rand_pos[7]_i_1010/O
                         net (fo=1, routed)           0.000    35.137    Logic/apple_rand_pos[7]_i_1010_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.687 r  Logic/apple_rand_pos_reg[7]_i_961/CO[3]
                         net (fo=1, routed)           0.000    35.687    Logic/apple_rand_pos_reg[7]_i_961_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.801 r  Logic/apple_rand_pos_reg[7]_i_956/CO[3]
                         net (fo=1, routed)           0.009    35.811    Logic/apple_rand_pos_reg[7]_i_956_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.924 r  Logic/apple_rand_pos_reg[7]_i_951/CO[3]
                         net (fo=1, routed)           0.000    35.924    Logic/apple_rand_pos_reg[7]_i_951_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.038 r  Logic/apple_rand_pos_reg[7]_i_946/CO[3]
                         net (fo=1, routed)           0.000    36.038    Logic/apple_rand_pos_reg[7]_i_946_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.152 r  Logic/apple_rand_pos_reg[7]_i_941/CO[3]
                         net (fo=1, routed)           0.000    36.152    Logic/apple_rand_pos_reg[7]_i_941_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.266 r  Logic/apple_rand_pos_reg[7]_i_936/CO[3]
                         net (fo=1, routed)           0.000    36.266    Logic/apple_rand_pos_reg[7]_i_936_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.380 r  Logic/apple_rand_pos_reg[7]_i_931/CO[3]
                         net (fo=1, routed)           0.000    36.380    Logic/apple_rand_pos_reg[7]_i_931_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.494 r  Logic/apple_rand_pos_reg[7]_i_928/CO[3]
                         net (fo=1, routed)           0.000    36.494    Logic/apple_rand_pos_reg[7]_i_928_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.651 r  Logic/apple_rand_pos_reg[7]_i_927/CO[1]
                         net (fo=35, routed)          0.930    37.581    Logic/apple_rand_pos[7]_i_972[1]
    SLICE_X29Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    38.366 r  Logic/apple_rand_pos_reg[7]_i_919/CO[3]
                         net (fo=1, routed)           0.000    38.366    Logic/apple_rand_pos_reg[7]_i_919_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.480 r  Logic/apple_rand_pos_reg[7]_i_914/CO[3]
                         net (fo=1, routed)           0.000    38.480    Logic/apple_rand_pos_reg[7]_i_914_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.594 r  Logic/apple_rand_pos_reg[7]_i_909/CO[3]
                         net (fo=1, routed)           0.000    38.594    Logic/apple_rand_pos_reg[7]_i_909_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.708 r  Logic/apple_rand_pos_reg[7]_i_904/CO[3]
                         net (fo=1, routed)           0.000    38.708    Logic/apple_rand_pos_reg[7]_i_904_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.822 r  Logic/apple_rand_pos_reg[7]_i_899/CO[3]
                         net (fo=1, routed)           0.000    38.822    Logic/apple_rand_pos_reg[7]_i_899_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.936 r  Logic/apple_rand_pos_reg[7]_i_894/CO[3]
                         net (fo=1, routed)           0.000    38.936    Logic/apple_rand_pos_reg[7]_i_894_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.050 r  Logic/apple_rand_pos_reg[7]_i_889/CO[3]
                         net (fo=1, routed)           0.000    39.050    Logic/apple_rand_pos_reg[7]_i_889_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.164 r  Logic/apple_rand_pos_reg[7]_i_886/CO[3]
                         net (fo=1, routed)           0.000    39.164    Logic/apple_rand_pos_reg[7]_i_886_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.321 r  Logic/apple_rand_pos_reg[7]_i_885/CO[1]
                         net (fo=35, routed)          0.806    40.128    Logic/apple_rand_pos[7]_i_930[1]
    SLICE_X28Y31         LUT2 (Prop_lut2_I0_O)        0.329    40.457 r  Logic/apple_rand_pos[7]_i_926/O
                         net (fo=1, routed)           0.000    40.457    Logic/apple_rand_pos[7]_i_926_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.007 r  Logic/apple_rand_pos_reg[7]_i_877/CO[3]
                         net (fo=1, routed)           0.000    41.007    Logic/apple_rand_pos_reg[7]_i_877_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.121 r  Logic/apple_rand_pos_reg[7]_i_872/CO[3]
                         net (fo=1, routed)           0.000    41.121    Logic/apple_rand_pos_reg[7]_i_872_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.235 r  Logic/apple_rand_pos_reg[7]_i_867/CO[3]
                         net (fo=1, routed)           0.000    41.235    Logic/apple_rand_pos_reg[7]_i_867_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.349 r  Logic/apple_rand_pos_reg[7]_i_862/CO[3]
                         net (fo=1, routed)           0.000    41.349    Logic/apple_rand_pos_reg[7]_i_862_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.463 r  Logic/apple_rand_pos_reg[7]_i_857/CO[3]
                         net (fo=1, routed)           0.000    41.463    Logic/apple_rand_pos_reg[7]_i_857_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.577 r  Logic/apple_rand_pos_reg[7]_i_852/CO[3]
                         net (fo=1, routed)           0.000    41.577    Logic/apple_rand_pos_reg[7]_i_852_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.691 r  Logic/apple_rand_pos_reg[7]_i_847/CO[3]
                         net (fo=1, routed)           0.000    41.691    Logic/apple_rand_pos_reg[7]_i_847_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.805 r  Logic/apple_rand_pos_reg[7]_i_844/CO[3]
                         net (fo=1, routed)           0.000    41.805    Logic/apple_rand_pos_reg[7]_i_844_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.962 r  Logic/apple_rand_pos_reg[7]_i_843/CO[1]
                         net (fo=35, routed)          0.861    42.823    Logic/apple_rand_pos[7]_i_888[1]
    SLICE_X30Y36         LUT2 (Prop_lut2_I0_O)        0.329    43.152 r  Logic/apple_rand_pos[7]_i_884/O
                         net (fo=1, routed)           0.000    43.152    Logic/apple_rand_pos[7]_i_884_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.685 r  Logic/apple_rand_pos_reg[7]_i_835/CO[3]
                         net (fo=1, routed)           0.000    43.685    Logic/apple_rand_pos_reg[7]_i_835_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.802 r  Logic/apple_rand_pos_reg[7]_i_830/CO[3]
                         net (fo=1, routed)           0.000    43.802    Logic/apple_rand_pos_reg[7]_i_830_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.919 r  Logic/apple_rand_pos_reg[7]_i_825/CO[3]
                         net (fo=1, routed)           0.000    43.919    Logic/apple_rand_pos_reg[7]_i_825_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.036 r  Logic/apple_rand_pos_reg[7]_i_820/CO[3]
                         net (fo=1, routed)           0.000    44.036    Logic/apple_rand_pos_reg[7]_i_820_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.153 r  Logic/apple_rand_pos_reg[7]_i_815/CO[3]
                         net (fo=1, routed)           0.000    44.153    Logic/apple_rand_pos_reg[7]_i_815_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.270 r  Logic/apple_rand_pos_reg[7]_i_810/CO[3]
                         net (fo=1, routed)           0.000    44.270    Logic/apple_rand_pos_reg[7]_i_810_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.387 r  Logic/apple_rand_pos_reg[7]_i_805/CO[3]
                         net (fo=1, routed)           0.000    44.387    Logic/apple_rand_pos_reg[7]_i_805_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.504 r  Logic/apple_rand_pos_reg[7]_i_802/CO[3]
                         net (fo=1, routed)           0.000    44.504    Logic/apple_rand_pos_reg[7]_i_802_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.661 r  Logic/apple_rand_pos_reg[7]_i_801/CO[1]
                         net (fo=35, routed)          0.835    45.496    Logic_n_526
    SLICE_X29Y42         LUT2 (Prop_lut2_I0_O)        0.332    45.828 r  apple_rand_pos[7]_i_838/O
                         net (fo=1, routed)           0.000    45.828    Logic/apple_rand_pos[7]_i_782[1]
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.378 r  Logic/apple_rand_pos_reg[7]_i_774/CO[3]
                         net (fo=1, routed)           0.000    46.378    Logic/apple_rand_pos_reg[7]_i_774_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.492 r  Logic/apple_rand_pos_reg[7]_i_769/CO[3]
                         net (fo=1, routed)           0.000    46.492    Logic/apple_rand_pos_reg[7]_i_769_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.606 r  Logic/apple_rand_pos_reg[7]_i_764/CO[3]
                         net (fo=1, routed)           0.000    46.606    Logic/apple_rand_pos_reg[7]_i_764_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.720 r  Logic/apple_rand_pos_reg[7]_i_759/CO[3]
                         net (fo=1, routed)           0.000    46.720    Logic/apple_rand_pos_reg[7]_i_759_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.834 r  Logic/apple_rand_pos_reg[7]_i_754/CO[3]
                         net (fo=1, routed)           0.000    46.834    Logic/apple_rand_pos_reg[7]_i_754_n_0
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.948 r  Logic/apple_rand_pos_reg[7]_i_749/CO[3]
                         net (fo=1, routed)           0.000    46.948    Logic/apple_rand_pos_reg[7]_i_749_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.062 r  Logic/apple_rand_pos_reg[7]_i_746/CO[3]
                         net (fo=1, routed)           0.000    47.062    Logic/apple_rand_pos_reg[7]_i_746_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.219 r  Logic/apple_rand_pos_reg[7]_i_745/CO[1]
                         net (fo=35, routed)          0.714    47.933    Logic/apple_rand_pos[7]_i_804[1]
    SLICE_X30Y46         LUT2 (Prop_lut2_I0_O)        0.329    48.262 r  Logic/apple_rand_pos[7]_i_786/O
                         net (fo=1, routed)           0.000    48.262    Logic/apple_rand_pos[7]_i_786_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.795 r  Logic/apple_rand_pos_reg[7]_i_715/CO[3]
                         net (fo=1, routed)           0.000    48.795    Logic/apple_rand_pos_reg[7]_i_715_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.912 r  Logic/apple_rand_pos_reg[7]_i_710/CO[3]
                         net (fo=1, routed)           0.000    48.912    Logic/apple_rand_pos_reg[7]_i_710_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.029 r  Logic/apple_rand_pos_reg[7]_i_705/CO[3]
                         net (fo=1, routed)           0.000    49.029    Logic/apple_rand_pos_reg[7]_i_705_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.146 r  Logic/apple_rand_pos_reg[7]_i_700/CO[3]
                         net (fo=1, routed)           0.001    49.146    Logic/apple_rand_pos_reg[7]_i_700_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.263 r  Logic/apple_rand_pos_reg[7]_i_695/CO[3]
                         net (fo=1, routed)           0.000    49.263    Logic/apple_rand_pos_reg[7]_i_695_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.380 r  Logic/apple_rand_pos_reg[7]_i_690/CO[3]
                         net (fo=1, routed)           0.000    49.380    Logic/apple_rand_pos_reg[7]_i_690_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.497 r  Logic/apple_rand_pos_reg[7]_i_685/CO[3]
                         net (fo=1, routed)           0.000    49.497    Logic/apple_rand_pos_reg[7]_i_685_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.614 r  Logic/apple_rand_pos_reg[7]_i_682/CO[3]
                         net (fo=1, routed)           0.000    49.614    Logic/apple_rand_pos_reg[7]_i_682_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.771 r  Logic/apple_rand_pos_reg[7]_i_681/CO[1]
                         net (fo=35, routed)          0.840    50.611    Logic_n_592
    SLICE_X28Y52         LUT2 (Prop_lut2_I0_O)        0.332    50.943 r  apple_rand_pos[7]_i_718/O
                         net (fo=1, routed)           0.000    50.943    Logic/apple_rand_pos[7]_i_653[1]
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.493 r  Logic/apple_rand_pos_reg[7]_i_645/CO[3]
                         net (fo=1, routed)           0.000    51.493    Logic/apple_rand_pos_reg[7]_i_645_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.607 r  Logic/apple_rand_pos_reg[7]_i_640/CO[3]
                         net (fo=1, routed)           0.000    51.607    Logic/apple_rand_pos_reg[7]_i_640_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.721 r  Logic/apple_rand_pos_reg[7]_i_635/CO[3]
                         net (fo=1, routed)           0.000    51.721    Logic/apple_rand_pos_reg[7]_i_635_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.835 r  Logic/apple_rand_pos_reg[7]_i_630/CO[3]
                         net (fo=1, routed)           0.000    51.835    Logic/apple_rand_pos_reg[7]_i_630_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.949 r  Logic/apple_rand_pos_reg[7]_i_625/CO[3]
                         net (fo=1, routed)           0.000    51.949    Logic/apple_rand_pos_reg[7]_i_625_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.063 r  Logic/apple_rand_pos_reg[7]_i_620/CO[3]
                         net (fo=1, routed)           0.000    52.063    Logic/apple_rand_pos_reg[7]_i_620_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.177 r  Logic/apple_rand_pos_reg[7]_i_617/CO[3]
                         net (fo=1, routed)           0.000    52.177    Logic/apple_rand_pos_reg[7]_i_617_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.334 r  Logic/apple_rand_pos_reg[7]_i_616/CO[1]
                         net (fo=35, routed)          0.775    53.109    Logic/apple_rand_pos[7]_i_684[1]
    SLICE_X29Y55         LUT2 (Prop_lut2_I0_O)        0.329    53.438 r  Logic/apple_rand_pos[7]_i_657/O
                         net (fo=1, routed)           0.000    53.438    Logic/apple_rand_pos[7]_i_657_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.988 r  Logic/apple_rand_pos_reg[7]_i_574/CO[3]
                         net (fo=1, routed)           0.000    53.988    Logic/apple_rand_pos_reg[7]_i_574_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.102 r  Logic/apple_rand_pos_reg[7]_i_569/CO[3]
                         net (fo=1, routed)           0.000    54.102    Logic/apple_rand_pos_reg[7]_i_569_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.216 r  Logic/apple_rand_pos_reg[7]_i_564/CO[3]
                         net (fo=1, routed)           0.000    54.216    Logic/apple_rand_pos_reg[7]_i_564_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.330 r  Logic/apple_rand_pos_reg[7]_i_559/CO[3]
                         net (fo=1, routed)           0.000    54.330    Logic/apple_rand_pos_reg[7]_i_559_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.444 r  Logic/apple_rand_pos_reg[7]_i_554/CO[3]
                         net (fo=1, routed)           0.000    54.444    Logic/apple_rand_pos_reg[7]_i_554_n_0
    SLICE_X29Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.558 r  Logic/apple_rand_pos_reg[7]_i_549/CO[3]
                         net (fo=1, routed)           0.000    54.558    Logic/apple_rand_pos_reg[7]_i_549_n_0
    SLICE_X29Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.672 r  Logic/apple_rand_pos_reg[7]_i_544/CO[3]
                         net (fo=1, routed)           0.000    54.672    Logic/apple_rand_pos_reg[7]_i_544_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.786 r  Logic/apple_rand_pos_reg[7]_i_541/CO[3]
                         net (fo=1, routed)           0.000    54.786    Logic/apple_rand_pos_reg[7]_i_541_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.943 r  Logic/apple_rand_pos_reg[7]_i_540/CO[1]
                         net (fo=35, routed)          0.708    55.651    Logic/apple_rand_pos[7]_i_619[1]
    SLICE_X28Y60         LUT2 (Prop_lut2_I0_O)        0.329    55.980 r  Logic/apple_rand_pos[7]_i_581/O
                         net (fo=1, routed)           0.000    55.980    Logic/apple_rand_pos[7]_i_581_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.530 r  Logic/apple_rand_pos_reg[7]_i_460/CO[3]
                         net (fo=1, routed)           0.000    56.530    Logic/apple_rand_pos_reg[7]_i_460_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.644 r  Logic/apple_rand_pos_reg[7]_i_455/CO[3]
                         net (fo=1, routed)           0.000    56.644    Logic/apple_rand_pos_reg[7]_i_455_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.758 r  Logic/apple_rand_pos_reg[7]_i_450/CO[3]
                         net (fo=1, routed)           0.000    56.758    Logic/apple_rand_pos_reg[7]_i_450_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.872 r  Logic/apple_rand_pos_reg[7]_i_445/CO[3]
                         net (fo=1, routed)           0.000    56.872    Logic/apple_rand_pos_reg[7]_i_445_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.986 r  Logic/apple_rand_pos_reg[7]_i_440/CO[3]
                         net (fo=1, routed)           0.000    56.986    Logic/apple_rand_pos_reg[7]_i_440_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.100 r  Logic/apple_rand_pos_reg[7]_i_435/CO[3]
                         net (fo=1, routed)           0.000    57.100    Logic/apple_rand_pos_reg[7]_i_435_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.214 r  Logic/apple_rand_pos_reg[7]_i_430/CO[3]
                         net (fo=1, routed)           0.000    57.214    Logic/apple_rand_pos_reg[7]_i_430_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.328 r  Logic/apple_rand_pos_reg[7]_i_427/CO[3]
                         net (fo=1, routed)           0.000    57.328    Logic/apple_rand_pos_reg[7]_i_427_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.485 r  Logic/apple_rand_pos_reg[7]_i_426/CO[1]
                         net (fo=35, routed)          0.752    58.237    Logic/apple_rand_pos[7]_i_543[1]
    SLICE_X29Y64         LUT2 (Prop_lut2_I0_O)        0.329    58.566 r  Logic/apple_rand_pos[7]_i_467/O
                         net (fo=1, routed)           0.000    58.566    Logic/apple_rand_pos[7]_i_467_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.116 r  Logic/apple_rand_pos_reg[7]_i_376/CO[3]
                         net (fo=1, routed)           0.000    59.116    Logic/apple_rand_pos_reg[7]_i_376_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.230 r  Logic/apple_rand_pos_reg[7]_i_371/CO[3]
                         net (fo=1, routed)           0.000    59.230    Logic/apple_rand_pos_reg[7]_i_371_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.344 r  Logic/apple_rand_pos_reg[7]_i_366/CO[3]
                         net (fo=1, routed)           0.000    59.344    Logic/apple_rand_pos_reg[7]_i_366_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.458 r  Logic/apple_rand_pos_reg[7]_i_361/CO[3]
                         net (fo=1, routed)           0.000    59.458    Logic/apple_rand_pos_reg[7]_i_361_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.572 r  Logic/apple_rand_pos_reg[7]_i_356/CO[3]
                         net (fo=1, routed)           0.000    59.572    Logic/apple_rand_pos_reg[7]_i_356_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.686 r  Logic/apple_rand_pos_reg[7]_i_351/CO[3]
                         net (fo=1, routed)           0.000    59.686    Logic/apple_rand_pos_reg[7]_i_351_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.800 r  Logic/apple_rand_pos_reg[7]_i_346/CO[3]
                         net (fo=1, routed)           0.000    59.800    Logic/apple_rand_pos_reg[7]_i_346_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.914 r  Logic/apple_rand_pos_reg[7]_i_343/CO[3]
                         net (fo=1, routed)           0.000    59.914    Logic/apple_rand_pos_reg[7]_i_343_n_0
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.071 r  Logic/apple_rand_pos_reg[7]_i_342/CO[1]
                         net (fo=35, routed)          0.854    60.925    Logic/apple_rand_pos[7]_i_429[1]
    SLICE_X30Y68         LUT2 (Prop_lut2_I0_O)        0.329    61.254 r  Logic/apple_rand_pos[7]_i_383/O
                         net (fo=1, routed)           0.000    61.254    Logic/apple_rand_pos[7]_i_383_n_0
    SLICE_X30Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.787 r  Logic/apple_rand_pos_reg[7]_i_242/CO[3]
                         net (fo=1, routed)           0.000    61.787    Logic/apple_rand_pos_reg[7]_i_242_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.904 r  Logic/apple_rand_pos_reg[7]_i_237/CO[3]
                         net (fo=1, routed)           0.000    61.904    Logic/apple_rand_pos_reg[7]_i_237_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.021 r  Logic/apple_rand_pos_reg[7]_i_236/CO[3]
                         net (fo=1, routed)           0.000    62.021    Logic/apple_rand_pos_reg[7]_i_236_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.138 r  Logic/apple_rand_pos_reg[7]_i_231/CO[3]
                         net (fo=1, routed)           0.000    62.138    Logic/apple_rand_pos_reg[7]_i_231_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.255 r  Logic/apple_rand_pos_reg[7]_i_226/CO[3]
                         net (fo=1, routed)           0.000    62.255    Logic/apple_rand_pos_reg[7]_i_226_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.372 r  Logic/apple_rand_pos_reg[7]_i_221/CO[3]
                         net (fo=1, routed)           0.000    62.372    Logic/apple_rand_pos_reg[7]_i_221_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.489 r  Logic/apple_rand_pos_reg[7]_i_216/CO[3]
                         net (fo=1, routed)           0.009    62.498    Logic/apple_rand_pos_reg[7]_i_216_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.615 r  Logic/apple_rand_pos_reg[7]_i_213/CO[3]
                         net (fo=1, routed)           0.000    62.615    Logic/apple_rand_pos_reg[7]_i_213_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.772 r  Logic/apple_rand_pos_reg[7]_i_212/CO[1]
                         net (fo=35, routed)          0.918    63.690    Logic/apple_rand_pos[7]_i_345[1]
    SLICE_X31Y71         LUT2 (Prop_lut2_I0_O)        0.332    64.022 r  Logic/apple_rand_pos[7]_i_249/O
                         net (fo=1, routed)           0.000    64.022    Logic/apple_rand_pos[7]_i_249_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.572 r  Logic/apple_rand_pos_reg[7]_i_160/CO[3]
                         net (fo=1, routed)           0.000    64.572    Logic/apple_rand_pos_reg[7]_i_160_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.686 r  Logic/apple_rand_pos_reg[7]_i_155/CO[3]
                         net (fo=1, routed)           0.000    64.686    Logic/apple_rand_pos_reg[7]_i_155_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.800 r  Logic/apple_rand_pos_reg[7]_i_154/CO[3]
                         net (fo=1, routed)           0.000    64.800    Logic/apple_rand_pos_reg[7]_i_154_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.914 r  Logic/apple_rand_pos_reg[7]_i_207/CO[3]
                         net (fo=1, routed)           0.009    64.923    Logic/apple_rand_pos_reg[7]_i_207_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.037 r  Logic/apple_rand_pos_reg[7]_i_149/CO[3]
                         net (fo=1, routed)           0.000    65.037    Logic/apple_rand_pos_reg[7]_i_149_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.151 r  Logic/apple_rand_pos_reg[7]_i_144/CO[3]
                         net (fo=1, routed)           0.000    65.151    Logic/apple_rand_pos_reg[7]_i_144_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.265 r  Logic/apple_rand_pos_reg[7]_i_139/CO[3]
                         net (fo=1, routed)           0.000    65.265    Logic/apple_rand_pos_reg[7]_i_139_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.379 r  Logic/apple_rand_pos_reg[7]_i_136/CO[3]
                         net (fo=1, routed)           0.000    65.379    Logic/apple_rand_pos_reg[7]_i_136_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.536 r  Logic/apple_rand_pos_reg[7]_i_135/CO[1]
                         net (fo=35, routed)          0.734    66.270    Logic/apple_rand_pos[7]_i_215[1]
    SLICE_X29Y75         LUT2 (Prop_lut2_I0_O)        0.329    66.599 r  Logic/apple_rand_pos[7]_i_167/O
                         net (fo=1, routed)           0.000    66.599    Logic/apple_rand_pos[7]_i_167_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.149 r  Logic/apple_rand_pos_reg[7]_i_92/CO[3]
                         net (fo=1, routed)           0.000    67.149    Logic/apple_rand_pos_reg[7]_i_92_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.263 r  Logic/apple_rand_pos_reg[7]_i_87/CO[3]
                         net (fo=1, routed)           0.000    67.263    Logic/apple_rand_pos_reg[7]_i_87_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.377 r  Logic/apple_rand_pos_reg[7]_i_86/CO[3]
                         net (fo=1, routed)           0.000    67.377    Logic/apple_rand_pos_reg[7]_i_86_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.491 r  Logic/apple_rand_pos_reg[7]_i_202/CO[3]
                         net (fo=1, routed)           0.000    67.491    Logic/apple_rand_pos_reg[7]_i_202_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.605 r  Logic/apple_rand_pos_reg[7]_i_130/CO[3]
                         net (fo=1, routed)           0.000    67.605    Logic/apple_rand_pos_reg[7]_i_130_n_0
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.719 r  Logic/apple_rand_pos_reg[7]_i_81/CO[3]
                         net (fo=1, routed)           0.000    67.719    Logic/apple_rand_pos_reg[7]_i_81_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.833 r  Logic/apple_rand_pos_reg[7]_i_76/CO[3]
                         net (fo=1, routed)           0.000    67.833    Logic/apple_rand_pos_reg[7]_i_76_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.947 r  Logic/apple_rand_pos_reg[7]_i_73/CO[3]
                         net (fo=1, routed)           0.000    67.947    Logic/apple_rand_pos_reg[7]_i_73_n_0
    SLICE_X29Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.104 r  Logic/apple_rand_pos_reg[7]_i_72/CO[1]
                         net (fo=35, routed)          0.873    68.977    Logic/apple_rand_pos[7]_i_138[1]
    SLICE_X28Y78         LUT2 (Prop_lut2_I0_O)        0.329    69.306 r  Logic/apple_rand_pos[7]_i_99/O
                         net (fo=1, routed)           0.000    69.306    Logic/apple_rand_pos[7]_i_99_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.856 r  Logic/apple_rand_pos_reg[7]_i_48/CO[3]
                         net (fo=1, routed)           0.000    69.856    Logic/apple_rand_pos_reg[7]_i_48_n_0
    SLICE_X28Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.970 r  Logic/apple_rand_pos_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000    69.970    Logic/apple_rand_pos_reg[7]_i_43_n_0
    SLICE_X28Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.084 r  Logic/apple_rand_pos_reg[7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    70.084    Logic/apple_rand_pos_reg[7]_i_42_n_0
    SLICE_X28Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.198 r  Logic/apple_rand_pos_reg[7]_i_197/CO[3]
                         net (fo=1, routed)           0.000    70.198    Logic/apple_rand_pos_reg[7]_i_197_n_0
    SLICE_X28Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.312 r  Logic/apple_rand_pos_reg[7]_i_125/CO[3]
                         net (fo=1, routed)           0.000    70.312    Logic/apple_rand_pos_reg[7]_i_125_n_0
    SLICE_X28Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.426 r  Logic/apple_rand_pos_reg[7]_i_67/CO[3]
                         net (fo=1, routed)           0.000    70.426    Logic/apple_rand_pos_reg[7]_i_67_n_0
    SLICE_X28Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.540 r  Logic/apple_rand_pos_reg[7]_i_37/CO[3]
                         net (fo=1, routed)           0.000    70.540    Logic/apple_rand_pos_reg[7]_i_37_n_0
    SLICE_X28Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.654 r  Logic/apple_rand_pos_reg[7]_i_34/CO[3]
                         net (fo=1, routed)           0.000    70.654    Logic/apple_rand_pos_reg[7]_i_34_n_0
    SLICE_X28Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.811 r  Logic/apple_rand_pos_reg[7]_i_33/CO[1]
                         net (fo=35, routed)          0.683    71.494    Logic/apple_rand_pos[7]_i_75[1]
    SLICE_X28Y87         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    72.279 r  Logic/apple_rand_pos_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    72.279    Logic/apple_rand_pos_reg[6]_i_5_n_0
    SLICE_X28Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.393 r  Logic/apple_rand_pos_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    72.393    Logic/apple_rand_pos_reg[7]_i_20_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.507 r  Logic/apple_rand_pos_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    72.507    Logic/apple_rand_pos_reg[7]_i_19_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.621 r  Logic/apple_rand_pos_reg[7]_i_192/CO[3]
                         net (fo=1, routed)           0.000    72.621    Logic/apple_rand_pos_reg[7]_i_192_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.735 r  Logic/apple_rand_pos_reg[7]_i_120/CO[3]
                         net (fo=1, routed)           0.000    72.735    Logic/apple_rand_pos_reg[7]_i_120_n_0
    SLICE_X28Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.849 r  Logic/apple_rand_pos_reg[7]_i_62/CO[3]
                         net (fo=1, routed)           0.000    72.849    Logic/apple_rand_pos_reg[7]_i_62_n_0
    SLICE_X28Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.963 r  Logic/apple_rand_pos_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    72.963    Logic/apple_rand_pos_reg[7]_i_28_n_0
    SLICE_X28Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.077 r  Logic/apple_rand_pos_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    73.077    Logic/apple_rand_pos_reg[7]_i_16_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.234 r  Logic/apple_rand_pos_reg[7]_i_15/CO[1]
                         net (fo=35, routed)          0.900    74.134    Logic/apple_rand_pos[7]_i_36[1]
    SLICE_X29Y86         LUT2 (Prop_lut2_I0_O)        0.329    74.463 r  Logic/apple_rand_pos[1]_i_5/O
                         net (fo=1, routed)           0.000    74.463    Logic/apple_rand_pos[1]_i_5_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.013 r  Logic/apple_rand_pos_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    75.013    Logic/apple_rand_pos_reg[1]_i_2_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.127 r  Logic/apple_rand_pos_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    75.127    Logic/apple_rand_pos_reg[6]_i_3_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.241 r  Logic/apple_rand_pos_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    75.241    Logic/apple_rand_pos_reg[7]_i_6_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.355 r  Logic/apple_rand_pos_reg[7]_i_191/CO[3]
                         net (fo=1, routed)           0.000    75.355    Logic/apple_rand_pos_reg[7]_i_191_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.469 r  Logic/apple_rand_pos_reg[7]_i_119/CO[3]
                         net (fo=1, routed)           0.000    75.469    Logic/apple_rand_pos_reg[7]_i_119_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.583 r  Logic/apple_rand_pos_reg[7]_i_61/CO[3]
                         net (fo=1, routed)           0.000    75.583    Logic/apple_rand_pos_reg[7]_i_61_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.697 r  Logic/apple_rand_pos_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    75.697    Logic/apple_rand_pos_reg[7]_i_27_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.811 r  Logic/apple_rand_pos_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    75.811    Logic/apple_rand_pos_reg[7]_i_14_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.968 r  Logic/apple_rand_pos_reg[7]_i_5/CO[1]
                         net (fo=7, routed)           0.484    76.451    Logic/apple_rand_pos_reg[7]_i_5_n_2
    SLICE_X29Y95         LUT4 (Prop_lut4_I2_O)        0.329    76.780 r  Logic/apple_rand_pos[2]_i_2/O
                         net (fo=1, routed)           0.151    76.932    Logic/apple_rand_pos[2]_i_2_n_0
    SLICE_X29Y95         LUT6 (Prop_lut6_I5_O)        0.124    77.056 r  Logic/apple_rand_pos[2]_i_1/O
                         net (fo=1, routed)           0.000    77.056    Logic/apple_rand_pos[2]
    SLICE_X29Y95         FDRE                                         r  Logic/apple_rand_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4050, routed)        1.434    14.805    Logic/clk_IBUF_BUFG
    SLICE_X29Y95         FDRE                                         r  Logic/apple_rand_pos_reg[2]/C
                         clock pessimism              0.180    14.985    
                         clock uncertainty           -0.035    14.950    
    SLICE_X29Y95         FDRE (Setup_fdre_C_D)        0.031    14.981    Logic/apple_rand_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         14.981    
                         arrival time                         -77.056    
  -------------------------------------------------------------------
                         slack                                -62.075    

Slack (VIOLATED) :        -62.073ns  (required time - arrival time)
  Source:                 Logic/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Logic/apple_rand_pos_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        71.931ns  (logic 48.249ns (67.077%)  route 23.682ns (32.923%))
  Logic Levels:           249  (CARRY4=225 LUT1=1 LUT2=21 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 14.800 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=4050, routed)        1.566     5.118    Logic/clk_IBUF_BUFG
    SLICE_X34Y3          FDRE                                         r  Logic/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          FDRE (Prop_fdre_C_Q)         0.518     5.636 r  Logic/counter_reg[27]/Q
                         net (fo=19, routed)          0.361     5.997    Logic/counter_reg[27]
    SLICE_X35Y3          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407     6.404 f  Logic/apple_rand_pos_reg[7]_i_1465/O[1]
                         net (fo=2, routed)           0.416     6.820    Logic_n_3
    SLICE_X35Y1          LUT1 (Prop_lut1_I0_O)        0.303     7.123 r  apple_rand_pos[7]_i_1470/O
                         net (fo=1, routed)           0.000     7.123    Logic/S[1]
    SLICE_X35Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.524 r  Logic/apple_rand_pos_reg[7]_i_1423/CO[3]
                         net (fo=1, routed)           0.000     7.524    Logic/apple_rand_pos_reg[7]_i_1423_n_0
    SLICE_X35Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.746 r  Logic/apple_rand_pos_reg[7]_i_1418/O[0]
                         net (fo=2, routed)           0.491     8.237    Logic/DI[1]
    SLICE_X34Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.695     8.932 r  Logic/apple_rand_pos_reg[7]_i_1376/CO[3]
                         net (fo=1, routed)           0.000     8.932    Logic/apple_rand_pos_reg[7]_i_1376_n_0
    SLICE_X34Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.049 r  Logic/apple_rand_pos_reg[7]_i_1371/CO[3]
                         net (fo=1, routed)           0.000     9.049    Logic/apple_rand_pos_reg[7]_i_1371_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.166 r  Logic/apple_rand_pos_reg[7]_i_1366/CO[3]
                         net (fo=1, routed)           0.000     9.166    Logic/apple_rand_pos_reg[7]_i_1366_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.283 r  Logic/apple_rand_pos_reg[7]_i_1361/CO[3]
                         net (fo=1, routed)           0.000     9.283    Logic/apple_rand_pos_reg[7]_i_1361_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.400 r  Logic/apple_rand_pos_reg[7]_i_1356/CO[3]
                         net (fo=1, routed)           0.000     9.400    Logic/apple_rand_pos_reg[7]_i_1356_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.517 r  Logic/apple_rand_pos_reg[7]_i_1351/CO[3]
                         net (fo=1, routed)           0.000     9.517    Logic/apple_rand_pos_reg[7]_i_1351_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.634 r  Logic/apple_rand_pos_reg[7]_i_1348/CO[3]
                         net (fo=1, routed)           0.000     9.634    Logic/apple_rand_pos_reg[7]_i_1348_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.791 r  Logic/apple_rand_pos_reg[7]_i_1347/CO[1]
                         net (fo=35, routed)          0.895    10.685    Logic/apple_rand_pos[7]_i_1392[1]
    SLICE_X33Y0          LUT2 (Prop_lut2_I0_O)        0.332    11.017 r  Logic/apple_rand_pos[7]_i_1388/O
                         net (fo=1, routed)           0.000    11.017    Logic/apple_rand_pos[7]_i_1388_n_0
    SLICE_X33Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.567 r  Logic/apple_rand_pos_reg[7]_i_1339/CO[3]
                         net (fo=1, routed)           0.000    11.567    Logic/apple_rand_pos_reg[7]_i_1339_n_0
    SLICE_X33Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.681 r  Logic/apple_rand_pos_reg[7]_i_1334/CO[3]
                         net (fo=1, routed)           0.000    11.681    Logic/apple_rand_pos_reg[7]_i_1334_n_0
    SLICE_X33Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.795 r  Logic/apple_rand_pos_reg[7]_i_1329/CO[3]
                         net (fo=1, routed)           0.000    11.795    Logic/apple_rand_pos_reg[7]_i_1329_n_0
    SLICE_X33Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.909 r  Logic/apple_rand_pos_reg[7]_i_1324/CO[3]
                         net (fo=1, routed)           0.000    11.909    Logic/apple_rand_pos_reg[7]_i_1324_n_0
    SLICE_X33Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.023 r  Logic/apple_rand_pos_reg[7]_i_1319/CO[3]
                         net (fo=1, routed)           0.000    12.023    Logic/apple_rand_pos_reg[7]_i_1319_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.137 r  Logic/apple_rand_pos_reg[7]_i_1314/CO[3]
                         net (fo=1, routed)           0.000    12.137    Logic/apple_rand_pos_reg[7]_i_1314_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.251 r  Logic/apple_rand_pos_reg[7]_i_1309/CO[3]
                         net (fo=1, routed)           0.000    12.251    Logic/apple_rand_pos_reg[7]_i_1309_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.365 r  Logic/apple_rand_pos_reg[7]_i_1306/CO[3]
                         net (fo=1, routed)           0.000    12.365    Logic/apple_rand_pos_reg[7]_i_1306_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.522 r  Logic/apple_rand_pos_reg[7]_i_1305/CO[1]
                         net (fo=35, routed)          0.892    13.414    Logic/apple_rand_pos[7]_i_1350[1]
    SLICE_X32Y0          LUT2 (Prop_lut2_I0_O)        0.329    13.743 r  Logic/apple_rand_pos[7]_i_1346/O
                         net (fo=1, routed)           0.000    13.743    Logic/apple_rand_pos[7]_i_1346_n_0
    SLICE_X32Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.293 r  Logic/apple_rand_pos_reg[7]_i_1297/CO[3]
                         net (fo=1, routed)           0.000    14.293    Logic/apple_rand_pos_reg[7]_i_1297_n_0
    SLICE_X32Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.407 r  Logic/apple_rand_pos_reg[7]_i_1292/CO[3]
                         net (fo=1, routed)           0.000    14.407    Logic/apple_rand_pos_reg[7]_i_1292_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.521 r  Logic/apple_rand_pos_reg[7]_i_1287/CO[3]
                         net (fo=1, routed)           0.000    14.521    Logic/apple_rand_pos_reg[7]_i_1287_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.635 r  Logic/apple_rand_pos_reg[7]_i_1282/CO[3]
                         net (fo=1, routed)           0.000    14.635    Logic/apple_rand_pos_reg[7]_i_1282_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.749 r  Logic/apple_rand_pos_reg[7]_i_1277/CO[3]
                         net (fo=1, routed)           0.000    14.749    Logic/apple_rand_pos_reg[7]_i_1277_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.863 r  Logic/apple_rand_pos_reg[7]_i_1272/CO[3]
                         net (fo=1, routed)           0.000    14.863    Logic/apple_rand_pos_reg[7]_i_1272_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.977 r  Logic/apple_rand_pos_reg[7]_i_1267/CO[3]
                         net (fo=1, routed)           0.000    14.977    Logic/apple_rand_pos_reg[7]_i_1267_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.091 r  Logic/apple_rand_pos_reg[7]_i_1264/CO[3]
                         net (fo=1, routed)           0.000    15.091    Logic/apple_rand_pos_reg[7]_i_1264_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.248 r  Logic/apple_rand_pos_reg[7]_i_1263/CO[1]
                         net (fo=35, routed)          0.989    16.237    Logic/apple_rand_pos[7]_i_1308[1]
    SLICE_X30Y1          LUT2 (Prop_lut2_I0_O)        0.329    16.566 r  Logic/apple_rand_pos[7]_i_1304/O
                         net (fo=1, routed)           0.000    16.566    Logic/apple_rand_pos[7]_i_1304_n_0
    SLICE_X30Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.099 r  Logic/apple_rand_pos_reg[7]_i_1255/CO[3]
                         net (fo=1, routed)           0.000    17.099    Logic/apple_rand_pos_reg[7]_i_1255_n_0
    SLICE_X30Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.216 r  Logic/apple_rand_pos_reg[7]_i_1250/CO[3]
                         net (fo=1, routed)           0.000    17.216    Logic/apple_rand_pos_reg[7]_i_1250_n_0
    SLICE_X30Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.333 r  Logic/apple_rand_pos_reg[7]_i_1245/CO[3]
                         net (fo=1, routed)           0.000    17.333    Logic/apple_rand_pos_reg[7]_i_1245_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.450 r  Logic/apple_rand_pos_reg[7]_i_1240/CO[3]
                         net (fo=1, routed)           0.000    17.450    Logic/apple_rand_pos_reg[7]_i_1240_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.567 r  Logic/apple_rand_pos_reg[7]_i_1235/CO[3]
                         net (fo=1, routed)           0.000    17.567    Logic/apple_rand_pos_reg[7]_i_1235_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.684 r  Logic/apple_rand_pos_reg[7]_i_1230/CO[3]
                         net (fo=1, routed)           0.000    17.684    Logic/apple_rand_pos_reg[7]_i_1230_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.801 r  Logic/apple_rand_pos_reg[7]_i_1225/CO[3]
                         net (fo=1, routed)           0.000    17.801    Logic/apple_rand_pos_reg[7]_i_1225_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.918 r  Logic/apple_rand_pos_reg[7]_i_1222/CO[3]
                         net (fo=1, routed)           0.000    17.918    Logic/apple_rand_pos_reg[7]_i_1222_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.075 r  Logic/apple_rand_pos_reg[7]_i_1221/CO[1]
                         net (fo=35, routed)          0.867    18.942    Logic/apple_rand_pos[7]_i_1266[1]
    SLICE_X31Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    19.730 r  Logic/apple_rand_pos_reg[7]_i_1213/CO[3]
                         net (fo=1, routed)           0.000    19.730    Logic/apple_rand_pos_reg[7]_i_1213_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.844 r  Logic/apple_rand_pos_reg[7]_i_1208/CO[3]
                         net (fo=1, routed)           0.000    19.844    Logic/apple_rand_pos_reg[7]_i_1208_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.958 r  Logic/apple_rand_pos_reg[7]_i_1203/CO[3]
                         net (fo=1, routed)           0.000    19.958    Logic/apple_rand_pos_reg[7]_i_1203_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.072 r  Logic/apple_rand_pos_reg[7]_i_1198/CO[3]
                         net (fo=1, routed)           0.000    20.072    Logic/apple_rand_pos_reg[7]_i_1198_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.186 r  Logic/apple_rand_pos_reg[7]_i_1193/CO[3]
                         net (fo=1, routed)           0.000    20.186    Logic/apple_rand_pos_reg[7]_i_1193_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.300 r  Logic/apple_rand_pos_reg[7]_i_1188/CO[3]
                         net (fo=1, routed)           0.000    20.300    Logic/apple_rand_pos_reg[7]_i_1188_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.414 r  Logic/apple_rand_pos_reg[7]_i_1183/CO[3]
                         net (fo=1, routed)           0.000    20.414    Logic/apple_rand_pos_reg[7]_i_1183_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.528 r  Logic/apple_rand_pos_reg[7]_i_1180/CO[3]
                         net (fo=1, routed)           0.000    20.528    Logic/apple_rand_pos_reg[7]_i_1180_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.685 r  Logic/apple_rand_pos_reg[7]_i_1179/CO[1]
                         net (fo=35, routed)          0.956    21.641    Logic/apple_rand_pos[7]_i_1224[1]
    SLICE_X29Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    22.426 r  Logic/apple_rand_pos_reg[7]_i_1171/CO[3]
                         net (fo=1, routed)           0.000    22.426    Logic/apple_rand_pos_reg[7]_i_1171_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.540 r  Logic/apple_rand_pos_reg[7]_i_1166/CO[3]
                         net (fo=1, routed)           0.000    22.540    Logic/apple_rand_pos_reg[7]_i_1166_n_0
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.654 r  Logic/apple_rand_pos_reg[7]_i_1161/CO[3]
                         net (fo=1, routed)           0.000    22.654    Logic/apple_rand_pos_reg[7]_i_1161_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.768 r  Logic/apple_rand_pos_reg[7]_i_1156/CO[3]
                         net (fo=1, routed)           0.000    22.768    Logic/apple_rand_pos_reg[7]_i_1156_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.882 r  Logic/apple_rand_pos_reg[7]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    22.882    Logic/apple_rand_pos_reg[7]_i_1151_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.996 r  Logic/apple_rand_pos_reg[7]_i_1146/CO[3]
                         net (fo=1, routed)           0.000    22.996    Logic/apple_rand_pos_reg[7]_i_1146_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.110 r  Logic/apple_rand_pos_reg[7]_i_1141/CO[3]
                         net (fo=1, routed)           0.000    23.110    Logic/apple_rand_pos_reg[7]_i_1141_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.224 r  Logic/apple_rand_pos_reg[7]_i_1138/CO[3]
                         net (fo=1, routed)           0.000    23.224    Logic/apple_rand_pos_reg[7]_i_1138_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.381 r  Logic/apple_rand_pos_reg[7]_i_1137/CO[1]
                         net (fo=35, routed)          0.835    24.216    Logic/apple_rand_pos[7]_i_1182[1]
    SLICE_X28Y5          LUT2 (Prop_lut2_I0_O)        0.329    24.545 r  Logic/apple_rand_pos[7]_i_1178/O
                         net (fo=1, routed)           0.000    24.545    Logic/apple_rand_pos[7]_i_1178_n_0
    SLICE_X28Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.095 r  Logic/apple_rand_pos_reg[7]_i_1129/CO[3]
                         net (fo=1, routed)           0.000    25.095    Logic/apple_rand_pos_reg[7]_i_1129_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.209 r  Logic/apple_rand_pos_reg[7]_i_1124/CO[3]
                         net (fo=1, routed)           0.000    25.209    Logic/apple_rand_pos_reg[7]_i_1124_n_0
    SLICE_X28Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.323 r  Logic/apple_rand_pos_reg[7]_i_1119/CO[3]
                         net (fo=1, routed)           0.000    25.323    Logic/apple_rand_pos_reg[7]_i_1119_n_0
    SLICE_X28Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.437 r  Logic/apple_rand_pos_reg[7]_i_1114/CO[3]
                         net (fo=1, routed)           0.000    25.437    Logic/apple_rand_pos_reg[7]_i_1114_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.551 r  Logic/apple_rand_pos_reg[7]_i_1109/CO[3]
                         net (fo=1, routed)           0.000    25.551    Logic/apple_rand_pos_reg[7]_i_1109_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.665 r  Logic/apple_rand_pos_reg[7]_i_1104/CO[3]
                         net (fo=1, routed)           0.000    25.665    Logic/apple_rand_pos_reg[7]_i_1104_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.779 r  Logic/apple_rand_pos_reg[7]_i_1099/CO[3]
                         net (fo=1, routed)           0.000    25.779    Logic/apple_rand_pos_reg[7]_i_1099_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.893 r  Logic/apple_rand_pos_reg[7]_i_1096/CO[3]
                         net (fo=1, routed)           0.000    25.893    Logic/apple_rand_pos_reg[7]_i_1096_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.050 r  Logic/apple_rand_pos_reg[7]_i_1095/CO[1]
                         net (fo=35, routed)          0.850    26.900    Logic_n_295
    SLICE_X28Y16         LUT2 (Prop_lut2_I0_O)        0.329    27.229 r  apple_rand_pos[7]_i_1128/O
                         net (fo=1, routed)           0.000    27.229    Logic/apple_rand_pos[7]_i_1085[0]
    SLICE_X28Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.761 r  Logic/apple_rand_pos_reg[7]_i_1077/CO[3]
                         net (fo=1, routed)           0.000    27.761    Logic/apple_rand_pos_reg[7]_i_1077_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.875 r  Logic/apple_rand_pos_reg[7]_i_1072/CO[3]
                         net (fo=1, routed)           0.000    27.875    Logic/apple_rand_pos_reg[7]_i_1072_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.989 r  Logic/apple_rand_pos_reg[7]_i_1067/CO[3]
                         net (fo=1, routed)           0.000    27.989    Logic/apple_rand_pos_reg[7]_i_1067_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.103 r  Logic/apple_rand_pos_reg[7]_i_1062/CO[3]
                         net (fo=1, routed)           0.000    28.103    Logic/apple_rand_pos_reg[7]_i_1062_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.217 r  Logic/apple_rand_pos_reg[7]_i_1057/CO[3]
                         net (fo=1, routed)           0.000    28.217    Logic/apple_rand_pos_reg[7]_i_1057_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.331 r  Logic/apple_rand_pos_reg[7]_i_1054/CO[3]
                         net (fo=1, routed)           0.000    28.331    Logic/apple_rand_pos_reg[7]_i_1054_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.488 r  Logic/apple_rand_pos_reg[7]_i_1053/CO[1]
                         net (fo=35, routed)          0.764    29.252    Logic/apple_rand_pos[7]_i_1098[1]
    SLICE_X29Y16         LUT2 (Prop_lut2_I0_O)        0.329    29.581 r  Logic/apple_rand_pos[7]_i_1094/O
                         net (fo=1, routed)           0.000    29.581    Logic/apple_rand_pos[7]_i_1094_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.131 r  Logic/apple_rand_pos_reg[7]_i_1045/CO[3]
                         net (fo=1, routed)           0.000    30.131    Logic/apple_rand_pos_reg[7]_i_1045_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.245 r  Logic/apple_rand_pos_reg[7]_i_1040/CO[3]
                         net (fo=1, routed)           0.000    30.245    Logic/apple_rand_pos_reg[7]_i_1040_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.359 r  Logic/apple_rand_pos_reg[7]_i_1035/CO[3]
                         net (fo=1, routed)           0.000    30.359    Logic/apple_rand_pos_reg[7]_i_1035_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.473 r  Logic/apple_rand_pos_reg[7]_i_1030/CO[3]
                         net (fo=1, routed)           0.000    30.473    Logic/apple_rand_pos_reg[7]_i_1030_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.587 r  Logic/apple_rand_pos_reg[7]_i_1025/CO[3]
                         net (fo=1, routed)           0.000    30.587    Logic/apple_rand_pos_reg[7]_i_1025_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.701 r  Logic/apple_rand_pos_reg[7]_i_1020/CO[3]
                         net (fo=1, routed)           0.000    30.701    Logic/apple_rand_pos_reg[7]_i_1020_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.815 r  Logic/apple_rand_pos_reg[7]_i_1015/CO[3]
                         net (fo=1, routed)           0.000    30.815    Logic/apple_rand_pos_reg[7]_i_1015_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.929 r  Logic/apple_rand_pos_reg[7]_i_1012/CO[3]
                         net (fo=1, routed)           0.000    30.929    Logic/apple_rand_pos_reg[7]_i_1012_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.086 r  Logic/apple_rand_pos_reg[7]_i_1011/CO[1]
                         net (fo=35, routed)          0.856    31.942    Logic/apple_rand_pos[7]_i_1056[1]
    SLICE_X30Y20         LUT2 (Prop_lut2_I0_O)        0.329    32.271 r  Logic/apple_rand_pos[7]_i_1052/O
                         net (fo=1, routed)           0.000    32.271    Logic/apple_rand_pos[7]_i_1052_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.804 r  Logic/apple_rand_pos_reg[7]_i_1003/CO[3]
                         net (fo=1, routed)           0.000    32.804    Logic/apple_rand_pos_reg[7]_i_1003_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.921 r  Logic/apple_rand_pos_reg[7]_i_998/CO[3]
                         net (fo=1, routed)           0.000    32.921    Logic/apple_rand_pos_reg[7]_i_998_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.038 r  Logic/apple_rand_pos_reg[7]_i_993/CO[3]
                         net (fo=1, routed)           0.000    33.038    Logic/apple_rand_pos_reg[7]_i_993_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.155 r  Logic/apple_rand_pos_reg[7]_i_988/CO[3]
                         net (fo=1, routed)           0.000    33.155    Logic/apple_rand_pos_reg[7]_i_988_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.272 r  Logic/apple_rand_pos_reg[7]_i_983/CO[3]
                         net (fo=1, routed)           0.009    33.281    Logic/apple_rand_pos_reg[7]_i_983_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.398 r  Logic/apple_rand_pos_reg[7]_i_978/CO[3]
                         net (fo=1, routed)           0.000    33.398    Logic/apple_rand_pos_reg[7]_i_978_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.515 r  Logic/apple_rand_pos_reg[7]_i_973/CO[3]
                         net (fo=1, routed)           0.000    33.515    Logic/apple_rand_pos_reg[7]_i_973_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.632 r  Logic/apple_rand_pos_reg[7]_i_970/CO[3]
                         net (fo=1, routed)           0.000    33.632    Logic/apple_rand_pos_reg[7]_i_970_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.789 r  Logic/apple_rand_pos_reg[7]_i_969/CO[1]
                         net (fo=35, routed)          1.016    34.805    Logic/apple_rand_pos[7]_i_1014[1]
    SLICE_X31Y23         LUT2 (Prop_lut2_I0_O)        0.332    35.137 r  Logic/apple_rand_pos[7]_i_1010/O
                         net (fo=1, routed)           0.000    35.137    Logic/apple_rand_pos[7]_i_1010_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.687 r  Logic/apple_rand_pos_reg[7]_i_961/CO[3]
                         net (fo=1, routed)           0.000    35.687    Logic/apple_rand_pos_reg[7]_i_961_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.801 r  Logic/apple_rand_pos_reg[7]_i_956/CO[3]
                         net (fo=1, routed)           0.009    35.811    Logic/apple_rand_pos_reg[7]_i_956_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.924 r  Logic/apple_rand_pos_reg[7]_i_951/CO[3]
                         net (fo=1, routed)           0.000    35.924    Logic/apple_rand_pos_reg[7]_i_951_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.038 r  Logic/apple_rand_pos_reg[7]_i_946/CO[3]
                         net (fo=1, routed)           0.000    36.038    Logic/apple_rand_pos_reg[7]_i_946_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.152 r  Logic/apple_rand_pos_reg[7]_i_941/CO[3]
                         net (fo=1, routed)           0.000    36.152    Logic/apple_rand_pos_reg[7]_i_941_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.266 r  Logic/apple_rand_pos_reg[7]_i_936/CO[3]
                         net (fo=1, routed)           0.000    36.266    Logic/apple_rand_pos_reg[7]_i_936_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.380 r  Logic/apple_rand_pos_reg[7]_i_931/CO[3]
                         net (fo=1, routed)           0.000    36.380    Logic/apple_rand_pos_reg[7]_i_931_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.494 r  Logic/apple_rand_pos_reg[7]_i_928/CO[3]
                         net (fo=1, routed)           0.000    36.494    Logic/apple_rand_pos_reg[7]_i_928_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.651 r  Logic/apple_rand_pos_reg[7]_i_927/CO[1]
                         net (fo=35, routed)          0.930    37.581    Logic/apple_rand_pos[7]_i_972[1]
    SLICE_X29Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    38.366 r  Logic/apple_rand_pos_reg[7]_i_919/CO[3]
                         net (fo=1, routed)           0.000    38.366    Logic/apple_rand_pos_reg[7]_i_919_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.480 r  Logic/apple_rand_pos_reg[7]_i_914/CO[3]
                         net (fo=1, routed)           0.000    38.480    Logic/apple_rand_pos_reg[7]_i_914_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.594 r  Logic/apple_rand_pos_reg[7]_i_909/CO[3]
                         net (fo=1, routed)           0.000    38.594    Logic/apple_rand_pos_reg[7]_i_909_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.708 r  Logic/apple_rand_pos_reg[7]_i_904/CO[3]
                         net (fo=1, routed)           0.000    38.708    Logic/apple_rand_pos_reg[7]_i_904_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.822 r  Logic/apple_rand_pos_reg[7]_i_899/CO[3]
                         net (fo=1, routed)           0.000    38.822    Logic/apple_rand_pos_reg[7]_i_899_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.936 r  Logic/apple_rand_pos_reg[7]_i_894/CO[3]
                         net (fo=1, routed)           0.000    38.936    Logic/apple_rand_pos_reg[7]_i_894_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.050 r  Logic/apple_rand_pos_reg[7]_i_889/CO[3]
                         net (fo=1, routed)           0.000    39.050    Logic/apple_rand_pos_reg[7]_i_889_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.164 r  Logic/apple_rand_pos_reg[7]_i_886/CO[3]
                         net (fo=1, routed)           0.000    39.164    Logic/apple_rand_pos_reg[7]_i_886_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.321 r  Logic/apple_rand_pos_reg[7]_i_885/CO[1]
                         net (fo=35, routed)          0.806    40.128    Logic/apple_rand_pos[7]_i_930[1]
    SLICE_X28Y31         LUT2 (Prop_lut2_I0_O)        0.329    40.457 r  Logic/apple_rand_pos[7]_i_926/O
                         net (fo=1, routed)           0.000    40.457    Logic/apple_rand_pos[7]_i_926_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.007 r  Logic/apple_rand_pos_reg[7]_i_877/CO[3]
                         net (fo=1, routed)           0.000    41.007    Logic/apple_rand_pos_reg[7]_i_877_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.121 r  Logic/apple_rand_pos_reg[7]_i_872/CO[3]
                         net (fo=1, routed)           0.000    41.121    Logic/apple_rand_pos_reg[7]_i_872_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.235 r  Logic/apple_rand_pos_reg[7]_i_867/CO[3]
                         net (fo=1, routed)           0.000    41.235    Logic/apple_rand_pos_reg[7]_i_867_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.349 r  Logic/apple_rand_pos_reg[7]_i_862/CO[3]
                         net (fo=1, routed)           0.000    41.349    Logic/apple_rand_pos_reg[7]_i_862_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.463 r  Logic/apple_rand_pos_reg[7]_i_857/CO[3]
                         net (fo=1, routed)           0.000    41.463    Logic/apple_rand_pos_reg[7]_i_857_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.577 r  Logic/apple_rand_pos_reg[7]_i_852/CO[3]
                         net (fo=1, routed)           0.000    41.577    Logic/apple_rand_pos_reg[7]_i_852_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.691 r  Logic/apple_rand_pos_reg[7]_i_847/CO[3]
                         net (fo=1, routed)           0.000    41.691    Logic/apple_rand_pos_reg[7]_i_847_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.805 r  Logic/apple_rand_pos_reg[7]_i_844/CO[3]
                         net (fo=1, routed)           0.000    41.805    Logic/apple_rand_pos_reg[7]_i_844_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.962 r  Logic/apple_rand_pos_reg[7]_i_843/CO[1]
                         net (fo=35, routed)          0.861    42.823    Logic/apple_rand_pos[7]_i_888[1]
    SLICE_X30Y36         LUT2 (Prop_lut2_I0_O)        0.329    43.152 r  Logic/apple_rand_pos[7]_i_884/O
                         net (fo=1, routed)           0.000    43.152    Logic/apple_rand_pos[7]_i_884_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.685 r  Logic/apple_rand_pos_reg[7]_i_835/CO[3]
                         net (fo=1, routed)           0.000    43.685    Logic/apple_rand_pos_reg[7]_i_835_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.802 r  Logic/apple_rand_pos_reg[7]_i_830/CO[3]
                         net (fo=1, routed)           0.000    43.802    Logic/apple_rand_pos_reg[7]_i_830_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.919 r  Logic/apple_rand_pos_reg[7]_i_825/CO[3]
                         net (fo=1, routed)           0.000    43.919    Logic/apple_rand_pos_reg[7]_i_825_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.036 r  Logic/apple_rand_pos_reg[7]_i_820/CO[3]
                         net (fo=1, routed)           0.000    44.036    Logic/apple_rand_pos_reg[7]_i_820_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.153 r  Logic/apple_rand_pos_reg[7]_i_815/CO[3]
                         net (fo=1, routed)           0.000    44.153    Logic/apple_rand_pos_reg[7]_i_815_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.270 r  Logic/apple_rand_pos_reg[7]_i_810/CO[3]
                         net (fo=1, routed)           0.000    44.270    Logic/apple_rand_pos_reg[7]_i_810_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.387 r  Logic/apple_rand_pos_reg[7]_i_805/CO[3]
                         net (fo=1, routed)           0.000    44.387    Logic/apple_rand_pos_reg[7]_i_805_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.504 r  Logic/apple_rand_pos_reg[7]_i_802/CO[3]
                         net (fo=1, routed)           0.000    44.504    Logic/apple_rand_pos_reg[7]_i_802_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.661 r  Logic/apple_rand_pos_reg[7]_i_801/CO[1]
                         net (fo=35, routed)          0.835    45.496    Logic_n_526
    SLICE_X29Y42         LUT2 (Prop_lut2_I0_O)        0.332    45.828 r  apple_rand_pos[7]_i_838/O
                         net (fo=1, routed)           0.000    45.828    Logic/apple_rand_pos[7]_i_782[1]
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.378 r  Logic/apple_rand_pos_reg[7]_i_774/CO[3]
                         net (fo=1, routed)           0.000    46.378    Logic/apple_rand_pos_reg[7]_i_774_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.492 r  Logic/apple_rand_pos_reg[7]_i_769/CO[3]
                         net (fo=1, routed)           0.000    46.492    Logic/apple_rand_pos_reg[7]_i_769_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.606 r  Logic/apple_rand_pos_reg[7]_i_764/CO[3]
                         net (fo=1, routed)           0.000    46.606    Logic/apple_rand_pos_reg[7]_i_764_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.720 r  Logic/apple_rand_pos_reg[7]_i_759/CO[3]
                         net (fo=1, routed)           0.000    46.720    Logic/apple_rand_pos_reg[7]_i_759_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.834 r  Logic/apple_rand_pos_reg[7]_i_754/CO[3]
                         net (fo=1, routed)           0.000    46.834    Logic/apple_rand_pos_reg[7]_i_754_n_0
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.948 r  Logic/apple_rand_pos_reg[7]_i_749/CO[3]
                         net (fo=1, routed)           0.000    46.948    Logic/apple_rand_pos_reg[7]_i_749_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.062 r  Logic/apple_rand_pos_reg[7]_i_746/CO[3]
                         net (fo=1, routed)           0.000    47.062    Logic/apple_rand_pos_reg[7]_i_746_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.219 r  Logic/apple_rand_pos_reg[7]_i_745/CO[1]
                         net (fo=35, routed)          0.714    47.933    Logic/apple_rand_pos[7]_i_804[1]
    SLICE_X30Y46         LUT2 (Prop_lut2_I0_O)        0.329    48.262 r  Logic/apple_rand_pos[7]_i_786/O
                         net (fo=1, routed)           0.000    48.262    Logic/apple_rand_pos[7]_i_786_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.795 r  Logic/apple_rand_pos_reg[7]_i_715/CO[3]
                         net (fo=1, routed)           0.000    48.795    Logic/apple_rand_pos_reg[7]_i_715_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.912 r  Logic/apple_rand_pos_reg[7]_i_710/CO[3]
                         net (fo=1, routed)           0.000    48.912    Logic/apple_rand_pos_reg[7]_i_710_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.029 r  Logic/apple_rand_pos_reg[7]_i_705/CO[3]
                         net (fo=1, routed)           0.000    49.029    Logic/apple_rand_pos_reg[7]_i_705_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.146 r  Logic/apple_rand_pos_reg[7]_i_700/CO[3]
                         net (fo=1, routed)           0.001    49.146    Logic/apple_rand_pos_reg[7]_i_700_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.263 r  Logic/apple_rand_pos_reg[7]_i_695/CO[3]
                         net (fo=1, routed)           0.000    49.263    Logic/apple_rand_pos_reg[7]_i_695_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.380 r  Logic/apple_rand_pos_reg[7]_i_690/CO[3]
                         net (fo=1, routed)           0.000    49.380    Logic/apple_rand_pos_reg[7]_i_690_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.497 r  Logic/apple_rand_pos_reg[7]_i_685/CO[3]
                         net (fo=1, routed)           0.000    49.497    Logic/apple_rand_pos_reg[7]_i_685_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.614 r  Logic/apple_rand_pos_reg[7]_i_682/CO[3]
                         net (fo=1, routed)           0.000    49.614    Logic/apple_rand_pos_reg[7]_i_682_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.771 r  Logic/apple_rand_pos_reg[7]_i_681/CO[1]
                         net (fo=35, routed)          0.840    50.611    Logic_n_592
    SLICE_X28Y52         LUT2 (Prop_lut2_I0_O)        0.332    50.943 r  apple_rand_pos[7]_i_718/O
                         net (fo=1, routed)           0.000    50.943    Logic/apple_rand_pos[7]_i_653[1]
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.493 r  Logic/apple_rand_pos_reg[7]_i_645/CO[3]
                         net (fo=1, routed)           0.000    51.493    Logic/apple_rand_pos_reg[7]_i_645_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.607 r  Logic/apple_rand_pos_reg[7]_i_640/CO[3]
                         net (fo=1, routed)           0.000    51.607    Logic/apple_rand_pos_reg[7]_i_640_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.721 r  Logic/apple_rand_pos_reg[7]_i_635/CO[3]
                         net (fo=1, routed)           0.000    51.721    Logic/apple_rand_pos_reg[7]_i_635_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.835 r  Logic/apple_rand_pos_reg[7]_i_630/CO[3]
                         net (fo=1, routed)           0.000    51.835    Logic/apple_rand_pos_reg[7]_i_630_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.949 r  Logic/apple_rand_pos_reg[7]_i_625/CO[3]
                         net (fo=1, routed)           0.000    51.949    Logic/apple_rand_pos_reg[7]_i_625_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.063 r  Logic/apple_rand_pos_reg[7]_i_620/CO[3]
                         net (fo=1, routed)           0.000    52.063    Logic/apple_rand_pos_reg[7]_i_620_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.177 r  Logic/apple_rand_pos_reg[7]_i_617/CO[3]
                         net (fo=1, routed)           0.000    52.177    Logic/apple_rand_pos_reg[7]_i_617_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.334 r  Logic/apple_rand_pos_reg[7]_i_616/CO[1]
                         net (fo=35, routed)          0.775    53.109    Logic/apple_rand_pos[7]_i_684[1]
    SLICE_X29Y55         LUT2 (Prop_lut2_I0_O)        0.329    53.438 r  Logic/apple_rand_pos[7]_i_657/O
                         net (fo=1, routed)           0.000    53.438    Logic/apple_rand_pos[7]_i_657_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.988 r  Logic/apple_rand_pos_reg[7]_i_574/CO[3]
                         net (fo=1, routed)           0.000    53.988    Logic/apple_rand_pos_reg[7]_i_574_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.102 r  Logic/apple_rand_pos_reg[7]_i_569/CO[3]
                         net (fo=1, routed)           0.000    54.102    Logic/apple_rand_pos_reg[7]_i_569_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.216 r  Logic/apple_rand_pos_reg[7]_i_564/CO[3]
                         net (fo=1, routed)           0.000    54.216    Logic/apple_rand_pos_reg[7]_i_564_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.330 r  Logic/apple_rand_pos_reg[7]_i_559/CO[3]
                         net (fo=1, routed)           0.000    54.330    Logic/apple_rand_pos_reg[7]_i_559_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.444 r  Logic/apple_rand_pos_reg[7]_i_554/CO[3]
                         net (fo=1, routed)           0.000    54.444    Logic/apple_rand_pos_reg[7]_i_554_n_0
    SLICE_X29Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.558 r  Logic/apple_rand_pos_reg[7]_i_549/CO[3]
                         net (fo=1, routed)           0.000    54.558    Logic/apple_rand_pos_reg[7]_i_549_n_0
    SLICE_X29Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.672 r  Logic/apple_rand_pos_reg[7]_i_544/CO[3]
                         net (fo=1, routed)           0.000    54.672    Logic/apple_rand_pos_reg[7]_i_544_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.786 r  Logic/apple_rand_pos_reg[7]_i_541/CO[3]
                         net (fo=1, routed)           0.000    54.786    Logic/apple_rand_pos_reg[7]_i_541_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.943 r  Logic/apple_rand_pos_reg[7]_i_540/CO[1]
                         net (fo=35, routed)          0.708    55.651    Logic/apple_rand_pos[7]_i_619[1]
    SLICE_X28Y60         LUT2 (Prop_lut2_I0_O)        0.329    55.980 r  Logic/apple_rand_pos[7]_i_581/O
                         net (fo=1, routed)           0.000    55.980    Logic/apple_rand_pos[7]_i_581_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.530 r  Logic/apple_rand_pos_reg[7]_i_460/CO[3]
                         net (fo=1, routed)           0.000    56.530    Logic/apple_rand_pos_reg[7]_i_460_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.644 r  Logic/apple_rand_pos_reg[7]_i_455/CO[3]
                         net (fo=1, routed)           0.000    56.644    Logic/apple_rand_pos_reg[7]_i_455_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.758 r  Logic/apple_rand_pos_reg[7]_i_450/CO[3]
                         net (fo=1, routed)           0.000    56.758    Logic/apple_rand_pos_reg[7]_i_450_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.872 r  Logic/apple_rand_pos_reg[7]_i_445/CO[3]
                         net (fo=1, routed)           0.000    56.872    Logic/apple_rand_pos_reg[7]_i_445_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.986 r  Logic/apple_rand_pos_reg[7]_i_440/CO[3]
                         net (fo=1, routed)           0.000    56.986    Logic/apple_rand_pos_reg[7]_i_440_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.100 r  Logic/apple_rand_pos_reg[7]_i_435/CO[3]
                         net (fo=1, routed)           0.000    57.100    Logic/apple_rand_pos_reg[7]_i_435_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.214 r  Logic/apple_rand_pos_reg[7]_i_430/CO[3]
                         net (fo=1, routed)           0.000    57.214    Logic/apple_rand_pos_reg[7]_i_430_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.328 r  Logic/apple_rand_pos_reg[7]_i_427/CO[3]
                         net (fo=1, routed)           0.000    57.328    Logic/apple_rand_pos_reg[7]_i_427_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.485 r  Logic/apple_rand_pos_reg[7]_i_426/CO[1]
                         net (fo=35, routed)          0.752    58.237    Logic/apple_rand_pos[7]_i_543[1]
    SLICE_X29Y64         LUT2 (Prop_lut2_I0_O)        0.329    58.566 r  Logic/apple_rand_pos[7]_i_467/O
                         net (fo=1, routed)           0.000    58.566    Logic/apple_rand_pos[7]_i_467_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.116 r  Logic/apple_rand_pos_reg[7]_i_376/CO[3]
                         net (fo=1, routed)           0.000    59.116    Logic/apple_rand_pos_reg[7]_i_376_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.230 r  Logic/apple_rand_pos_reg[7]_i_371/CO[3]
                         net (fo=1, routed)           0.000    59.230    Logic/apple_rand_pos_reg[7]_i_371_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.344 r  Logic/apple_rand_pos_reg[7]_i_366/CO[3]
                         net (fo=1, routed)           0.000    59.344    Logic/apple_rand_pos_reg[7]_i_366_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.458 r  Logic/apple_rand_pos_reg[7]_i_361/CO[3]
                         net (fo=1, routed)           0.000    59.458    Logic/apple_rand_pos_reg[7]_i_361_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.572 r  Logic/apple_rand_pos_reg[7]_i_356/CO[3]
                         net (fo=1, routed)           0.000    59.572    Logic/apple_rand_pos_reg[7]_i_356_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.686 r  Logic/apple_rand_pos_reg[7]_i_351/CO[3]
                         net (fo=1, routed)           0.000    59.686    Logic/apple_rand_pos_reg[7]_i_351_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.800 r  Logic/apple_rand_pos_reg[7]_i_346/CO[3]
                         net (fo=1, routed)           0.000    59.800    Logic/apple_rand_pos_reg[7]_i_346_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.914 r  Logic/apple_rand_pos_reg[7]_i_343/CO[3]
                         net (fo=1, routed)           0.000    59.914    Logic/apple_rand_pos_reg[7]_i_343_n_0
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.071 r  Logic/apple_rand_pos_reg[7]_i_342/CO[1]
                         net (fo=35, routed)          0.854    60.925    Logic/apple_rand_pos[7]_i_429[1]
    SLICE_X30Y68         LUT2 (Prop_lut2_I0_O)        0.329    61.254 r  Logic/apple_rand_pos[7]_i_383/O
                         net (fo=1, routed)           0.000    61.254    Logic/apple_rand_pos[7]_i_383_n_0
    SLICE_X30Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.787 r  Logic/apple_rand_pos_reg[7]_i_242/CO[3]
                         net (fo=1, routed)           0.000    61.787    Logic/apple_rand_pos_reg[7]_i_242_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.904 r  Logic/apple_rand_pos_reg[7]_i_237/CO[3]
                         net (fo=1, routed)           0.000    61.904    Logic/apple_rand_pos_reg[7]_i_237_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.021 r  Logic/apple_rand_pos_reg[7]_i_236/CO[3]
                         net (fo=1, routed)           0.000    62.021    Logic/apple_rand_pos_reg[7]_i_236_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.138 r  Logic/apple_rand_pos_reg[7]_i_231/CO[3]
                         net (fo=1, routed)           0.000    62.138    Logic/apple_rand_pos_reg[7]_i_231_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.255 r  Logic/apple_rand_pos_reg[7]_i_226/CO[3]
                         net (fo=1, routed)           0.000    62.255    Logic/apple_rand_pos_reg[7]_i_226_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.372 r  Logic/apple_rand_pos_reg[7]_i_221/CO[3]
                         net (fo=1, routed)           0.000    62.372    Logic/apple_rand_pos_reg[7]_i_221_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.489 r  Logic/apple_rand_pos_reg[7]_i_216/CO[3]
                         net (fo=1, routed)           0.009    62.498    Logic/apple_rand_pos_reg[7]_i_216_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.615 r  Logic/apple_rand_pos_reg[7]_i_213/CO[3]
                         net (fo=1, routed)           0.000    62.615    Logic/apple_rand_pos_reg[7]_i_213_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.772 r  Logic/apple_rand_pos_reg[7]_i_212/CO[1]
                         net (fo=35, routed)          0.918    63.690    Logic/apple_rand_pos[7]_i_345[1]
    SLICE_X31Y71         LUT2 (Prop_lut2_I0_O)        0.332    64.022 r  Logic/apple_rand_pos[7]_i_249/O
                         net (fo=1, routed)           0.000    64.022    Logic/apple_rand_pos[7]_i_249_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.572 r  Logic/apple_rand_pos_reg[7]_i_160/CO[3]
                         net (fo=1, routed)           0.000    64.572    Logic/apple_rand_pos_reg[7]_i_160_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.686 r  Logic/apple_rand_pos_reg[7]_i_155/CO[3]
                         net (fo=1, routed)           0.000    64.686    Logic/apple_rand_pos_reg[7]_i_155_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.800 r  Logic/apple_rand_pos_reg[7]_i_154/CO[3]
                         net (fo=1, routed)           0.000    64.800    Logic/apple_rand_pos_reg[7]_i_154_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.914 r  Logic/apple_rand_pos_reg[7]_i_207/CO[3]
                         net (fo=1, routed)           0.009    64.923    Logic/apple_rand_pos_reg[7]_i_207_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.037 r  Logic/apple_rand_pos_reg[7]_i_149/CO[3]
                         net (fo=1, routed)           0.000    65.037    Logic/apple_rand_pos_reg[7]_i_149_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.151 r  Logic/apple_rand_pos_reg[7]_i_144/CO[3]
                         net (fo=1, routed)           0.000    65.151    Logic/apple_rand_pos_reg[7]_i_144_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.265 r  Logic/apple_rand_pos_reg[7]_i_139/CO[3]
                         net (fo=1, routed)           0.000    65.265    Logic/apple_rand_pos_reg[7]_i_139_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.379 r  Logic/apple_rand_pos_reg[7]_i_136/CO[3]
                         net (fo=1, routed)           0.000    65.379    Logic/apple_rand_pos_reg[7]_i_136_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.536 r  Logic/apple_rand_pos_reg[7]_i_135/CO[1]
                         net (fo=35, routed)          0.734    66.270    Logic/apple_rand_pos[7]_i_215[1]
    SLICE_X29Y75         LUT2 (Prop_lut2_I0_O)        0.329    66.599 r  Logic/apple_rand_pos[7]_i_167/O
                         net (fo=1, routed)           0.000    66.599    Logic/apple_rand_pos[7]_i_167_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.149 r  Logic/apple_rand_pos_reg[7]_i_92/CO[3]
                         net (fo=1, routed)           0.000    67.149    Logic/apple_rand_pos_reg[7]_i_92_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.263 r  Logic/apple_rand_pos_reg[7]_i_87/CO[3]
                         net (fo=1, routed)           0.000    67.263    Logic/apple_rand_pos_reg[7]_i_87_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.377 r  Logic/apple_rand_pos_reg[7]_i_86/CO[3]
                         net (fo=1, routed)           0.000    67.377    Logic/apple_rand_pos_reg[7]_i_86_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.491 r  Logic/apple_rand_pos_reg[7]_i_202/CO[3]
                         net (fo=1, routed)           0.000    67.491    Logic/apple_rand_pos_reg[7]_i_202_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.605 r  Logic/apple_rand_pos_reg[7]_i_130/CO[3]
                         net (fo=1, routed)           0.000    67.605    Logic/apple_rand_pos_reg[7]_i_130_n_0
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.719 r  Logic/apple_rand_pos_reg[7]_i_81/CO[3]
                         net (fo=1, routed)           0.000    67.719    Logic/apple_rand_pos_reg[7]_i_81_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.833 r  Logic/apple_rand_pos_reg[7]_i_76/CO[3]
                         net (fo=1, routed)           0.000    67.833    Logic/apple_rand_pos_reg[7]_i_76_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.947 r  Logic/apple_rand_pos_reg[7]_i_73/CO[3]
                         net (fo=1, routed)           0.000    67.947    Logic/apple_rand_pos_reg[7]_i_73_n_0
    SLICE_X29Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.104 r  Logic/apple_rand_pos_reg[7]_i_72/CO[1]
                         net (fo=35, routed)          0.873    68.977    Logic/apple_rand_pos[7]_i_138[1]
    SLICE_X28Y78         LUT2 (Prop_lut2_I0_O)        0.329    69.306 r  Logic/apple_rand_pos[7]_i_99/O
                         net (fo=1, routed)           0.000    69.306    Logic/apple_rand_pos[7]_i_99_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.856 r  Logic/apple_rand_pos_reg[7]_i_48/CO[3]
                         net (fo=1, routed)           0.000    69.856    Logic/apple_rand_pos_reg[7]_i_48_n_0
    SLICE_X28Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.970 r  Logic/apple_rand_pos_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000    69.970    Logic/apple_rand_pos_reg[7]_i_43_n_0
    SLICE_X28Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.084 r  Logic/apple_rand_pos_reg[7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    70.084    Logic/apple_rand_pos_reg[7]_i_42_n_0
    SLICE_X28Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.198 r  Logic/apple_rand_pos_reg[7]_i_197/CO[3]
                         net (fo=1, routed)           0.000    70.198    Logic/apple_rand_pos_reg[7]_i_197_n_0
    SLICE_X28Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.312 r  Logic/apple_rand_pos_reg[7]_i_125/CO[3]
                         net (fo=1, routed)           0.000    70.312    Logic/apple_rand_pos_reg[7]_i_125_n_0
    SLICE_X28Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.426 r  Logic/apple_rand_pos_reg[7]_i_67/CO[3]
                         net (fo=1, routed)           0.000    70.426    Logic/apple_rand_pos_reg[7]_i_67_n_0
    SLICE_X28Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.540 r  Logic/apple_rand_pos_reg[7]_i_37/CO[3]
                         net (fo=1, routed)           0.000    70.540    Logic/apple_rand_pos_reg[7]_i_37_n_0
    SLICE_X28Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.654 r  Logic/apple_rand_pos_reg[7]_i_34/CO[3]
                         net (fo=1, routed)           0.000    70.654    Logic/apple_rand_pos_reg[7]_i_34_n_0
    SLICE_X28Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.811 r  Logic/apple_rand_pos_reg[7]_i_33/CO[1]
                         net (fo=35, routed)          0.683    71.494    Logic/apple_rand_pos[7]_i_75[1]
    SLICE_X28Y87         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    72.279 r  Logic/apple_rand_pos_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    72.279    Logic/apple_rand_pos_reg[6]_i_5_n_0
    SLICE_X28Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.393 r  Logic/apple_rand_pos_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    72.393    Logic/apple_rand_pos_reg[7]_i_20_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.507 r  Logic/apple_rand_pos_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    72.507    Logic/apple_rand_pos_reg[7]_i_19_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.621 r  Logic/apple_rand_pos_reg[7]_i_192/CO[3]
                         net (fo=1, routed)           0.000    72.621    Logic/apple_rand_pos_reg[7]_i_192_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.735 r  Logic/apple_rand_pos_reg[7]_i_120/CO[3]
                         net (fo=1, routed)           0.000    72.735    Logic/apple_rand_pos_reg[7]_i_120_n_0
    SLICE_X28Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.849 r  Logic/apple_rand_pos_reg[7]_i_62/CO[3]
                         net (fo=1, routed)           0.000    72.849    Logic/apple_rand_pos_reg[7]_i_62_n_0
    SLICE_X28Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.963 r  Logic/apple_rand_pos_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    72.963    Logic/apple_rand_pos_reg[7]_i_28_n_0
    SLICE_X28Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.077 r  Logic/apple_rand_pos_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    73.077    Logic/apple_rand_pos_reg[7]_i_16_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.234 r  Logic/apple_rand_pos_reg[7]_i_15/CO[1]
                         net (fo=35, routed)          0.900    74.134    Logic/apple_rand_pos[7]_i_36[1]
    SLICE_X29Y86         LUT2 (Prop_lut2_I0_O)        0.329    74.463 r  Logic/apple_rand_pos[1]_i_5/O
                         net (fo=1, routed)           0.000    74.463    Logic/apple_rand_pos[1]_i_5_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.013 r  Logic/apple_rand_pos_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    75.013    Logic/apple_rand_pos_reg[1]_i_2_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    75.347 f  Logic/apple_rand_pos_reg[6]_i_3/O[1]
                         net (fo=4, routed)           0.868    76.214    Logic/apple_rand_pos_reg[6]_i_3_n_6
    SLICE_X31Y86         LUT6 (Prop_lut6_I2_O)        0.303    76.517 r  Logic/apple_rand_pos[7]_i_7/O
                         net (fo=1, routed)           0.407    76.925    Logic/apple_rand_pos[7]_i_7_n_0
    SLICE_X31Y88         LUT6 (Prop_lut6_I5_O)        0.124    77.049 r  Logic/apple_rand_pos[7]_i_2/O
                         net (fo=1, routed)           0.000    77.049    Logic/apple_rand_pos[7]
    SLICE_X31Y88         FDRE                                         r  Logic/apple_rand_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4050, routed)        1.429    14.800    Logic/clk_IBUF_BUFG
    SLICE_X31Y88         FDRE                                         r  Logic/apple_rand_pos_reg[7]/C
                         clock pessimism              0.180    14.980    
                         clock uncertainty           -0.035    14.945    
    SLICE_X31Y88         FDRE (Setup_fdre_C_D)        0.031    14.976    Logic/apple_rand_pos_reg[7]
  -------------------------------------------------------------------
                         required time                         14.976    
                         arrival time                         -77.049    
  -------------------------------------------------------------------
                         slack                                -62.073    

Slack (VIOLATED) :        -61.953ns  (required time - arrival time)
  Source:                 Logic/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Logic/apple_rand_pos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        71.811ns  (logic 47.944ns (66.764%)  route 23.867ns (33.236%))
  Logic Levels:           248  (CARRY4=224 LUT1=1 LUT2=22 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 14.803 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=4050, routed)        1.566     5.118    Logic/clk_IBUF_BUFG
    SLICE_X34Y3          FDRE                                         r  Logic/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          FDRE (Prop_fdre_C_Q)         0.518     5.636 r  Logic/counter_reg[27]/Q
                         net (fo=19, routed)          0.361     5.997    Logic/counter_reg[27]
    SLICE_X35Y3          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407     6.404 f  Logic/apple_rand_pos_reg[7]_i_1465/O[1]
                         net (fo=2, routed)           0.416     6.820    Logic_n_3
    SLICE_X35Y1          LUT1 (Prop_lut1_I0_O)        0.303     7.123 r  apple_rand_pos[7]_i_1470/O
                         net (fo=1, routed)           0.000     7.123    Logic/S[1]
    SLICE_X35Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.524 r  Logic/apple_rand_pos_reg[7]_i_1423/CO[3]
                         net (fo=1, routed)           0.000     7.524    Logic/apple_rand_pos_reg[7]_i_1423_n_0
    SLICE_X35Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.746 r  Logic/apple_rand_pos_reg[7]_i_1418/O[0]
                         net (fo=2, routed)           0.491     8.237    Logic/DI[1]
    SLICE_X34Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.695     8.932 r  Logic/apple_rand_pos_reg[7]_i_1376/CO[3]
                         net (fo=1, routed)           0.000     8.932    Logic/apple_rand_pos_reg[7]_i_1376_n_0
    SLICE_X34Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.049 r  Logic/apple_rand_pos_reg[7]_i_1371/CO[3]
                         net (fo=1, routed)           0.000     9.049    Logic/apple_rand_pos_reg[7]_i_1371_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.166 r  Logic/apple_rand_pos_reg[7]_i_1366/CO[3]
                         net (fo=1, routed)           0.000     9.166    Logic/apple_rand_pos_reg[7]_i_1366_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.283 r  Logic/apple_rand_pos_reg[7]_i_1361/CO[3]
                         net (fo=1, routed)           0.000     9.283    Logic/apple_rand_pos_reg[7]_i_1361_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.400 r  Logic/apple_rand_pos_reg[7]_i_1356/CO[3]
                         net (fo=1, routed)           0.000     9.400    Logic/apple_rand_pos_reg[7]_i_1356_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.517 r  Logic/apple_rand_pos_reg[7]_i_1351/CO[3]
                         net (fo=1, routed)           0.000     9.517    Logic/apple_rand_pos_reg[7]_i_1351_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.634 r  Logic/apple_rand_pos_reg[7]_i_1348/CO[3]
                         net (fo=1, routed)           0.000     9.634    Logic/apple_rand_pos_reg[7]_i_1348_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.791 r  Logic/apple_rand_pos_reg[7]_i_1347/CO[1]
                         net (fo=35, routed)          0.895    10.685    Logic/apple_rand_pos[7]_i_1392[1]
    SLICE_X33Y0          LUT2 (Prop_lut2_I0_O)        0.332    11.017 r  Logic/apple_rand_pos[7]_i_1388/O
                         net (fo=1, routed)           0.000    11.017    Logic/apple_rand_pos[7]_i_1388_n_0
    SLICE_X33Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.567 r  Logic/apple_rand_pos_reg[7]_i_1339/CO[3]
                         net (fo=1, routed)           0.000    11.567    Logic/apple_rand_pos_reg[7]_i_1339_n_0
    SLICE_X33Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.681 r  Logic/apple_rand_pos_reg[7]_i_1334/CO[3]
                         net (fo=1, routed)           0.000    11.681    Logic/apple_rand_pos_reg[7]_i_1334_n_0
    SLICE_X33Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.795 r  Logic/apple_rand_pos_reg[7]_i_1329/CO[3]
                         net (fo=1, routed)           0.000    11.795    Logic/apple_rand_pos_reg[7]_i_1329_n_0
    SLICE_X33Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.909 r  Logic/apple_rand_pos_reg[7]_i_1324/CO[3]
                         net (fo=1, routed)           0.000    11.909    Logic/apple_rand_pos_reg[7]_i_1324_n_0
    SLICE_X33Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.023 r  Logic/apple_rand_pos_reg[7]_i_1319/CO[3]
                         net (fo=1, routed)           0.000    12.023    Logic/apple_rand_pos_reg[7]_i_1319_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.137 r  Logic/apple_rand_pos_reg[7]_i_1314/CO[3]
                         net (fo=1, routed)           0.000    12.137    Logic/apple_rand_pos_reg[7]_i_1314_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.251 r  Logic/apple_rand_pos_reg[7]_i_1309/CO[3]
                         net (fo=1, routed)           0.000    12.251    Logic/apple_rand_pos_reg[7]_i_1309_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.365 r  Logic/apple_rand_pos_reg[7]_i_1306/CO[3]
                         net (fo=1, routed)           0.000    12.365    Logic/apple_rand_pos_reg[7]_i_1306_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.522 r  Logic/apple_rand_pos_reg[7]_i_1305/CO[1]
                         net (fo=35, routed)          0.892    13.414    Logic/apple_rand_pos[7]_i_1350[1]
    SLICE_X32Y0          LUT2 (Prop_lut2_I0_O)        0.329    13.743 r  Logic/apple_rand_pos[7]_i_1346/O
                         net (fo=1, routed)           0.000    13.743    Logic/apple_rand_pos[7]_i_1346_n_0
    SLICE_X32Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.293 r  Logic/apple_rand_pos_reg[7]_i_1297/CO[3]
                         net (fo=1, routed)           0.000    14.293    Logic/apple_rand_pos_reg[7]_i_1297_n_0
    SLICE_X32Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.407 r  Logic/apple_rand_pos_reg[7]_i_1292/CO[3]
                         net (fo=1, routed)           0.000    14.407    Logic/apple_rand_pos_reg[7]_i_1292_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.521 r  Logic/apple_rand_pos_reg[7]_i_1287/CO[3]
                         net (fo=1, routed)           0.000    14.521    Logic/apple_rand_pos_reg[7]_i_1287_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.635 r  Logic/apple_rand_pos_reg[7]_i_1282/CO[3]
                         net (fo=1, routed)           0.000    14.635    Logic/apple_rand_pos_reg[7]_i_1282_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.749 r  Logic/apple_rand_pos_reg[7]_i_1277/CO[3]
                         net (fo=1, routed)           0.000    14.749    Logic/apple_rand_pos_reg[7]_i_1277_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.863 r  Logic/apple_rand_pos_reg[7]_i_1272/CO[3]
                         net (fo=1, routed)           0.000    14.863    Logic/apple_rand_pos_reg[7]_i_1272_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.977 r  Logic/apple_rand_pos_reg[7]_i_1267/CO[3]
                         net (fo=1, routed)           0.000    14.977    Logic/apple_rand_pos_reg[7]_i_1267_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.091 r  Logic/apple_rand_pos_reg[7]_i_1264/CO[3]
                         net (fo=1, routed)           0.000    15.091    Logic/apple_rand_pos_reg[7]_i_1264_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.248 r  Logic/apple_rand_pos_reg[7]_i_1263/CO[1]
                         net (fo=35, routed)          0.989    16.237    Logic/apple_rand_pos[7]_i_1308[1]
    SLICE_X30Y1          LUT2 (Prop_lut2_I0_O)        0.329    16.566 r  Logic/apple_rand_pos[7]_i_1304/O
                         net (fo=1, routed)           0.000    16.566    Logic/apple_rand_pos[7]_i_1304_n_0
    SLICE_X30Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.099 r  Logic/apple_rand_pos_reg[7]_i_1255/CO[3]
                         net (fo=1, routed)           0.000    17.099    Logic/apple_rand_pos_reg[7]_i_1255_n_0
    SLICE_X30Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.216 r  Logic/apple_rand_pos_reg[7]_i_1250/CO[3]
                         net (fo=1, routed)           0.000    17.216    Logic/apple_rand_pos_reg[7]_i_1250_n_0
    SLICE_X30Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.333 r  Logic/apple_rand_pos_reg[7]_i_1245/CO[3]
                         net (fo=1, routed)           0.000    17.333    Logic/apple_rand_pos_reg[7]_i_1245_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.450 r  Logic/apple_rand_pos_reg[7]_i_1240/CO[3]
                         net (fo=1, routed)           0.000    17.450    Logic/apple_rand_pos_reg[7]_i_1240_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.567 r  Logic/apple_rand_pos_reg[7]_i_1235/CO[3]
                         net (fo=1, routed)           0.000    17.567    Logic/apple_rand_pos_reg[7]_i_1235_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.684 r  Logic/apple_rand_pos_reg[7]_i_1230/CO[3]
                         net (fo=1, routed)           0.000    17.684    Logic/apple_rand_pos_reg[7]_i_1230_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.801 r  Logic/apple_rand_pos_reg[7]_i_1225/CO[3]
                         net (fo=1, routed)           0.000    17.801    Logic/apple_rand_pos_reg[7]_i_1225_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.918 r  Logic/apple_rand_pos_reg[7]_i_1222/CO[3]
                         net (fo=1, routed)           0.000    17.918    Logic/apple_rand_pos_reg[7]_i_1222_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.075 r  Logic/apple_rand_pos_reg[7]_i_1221/CO[1]
                         net (fo=35, routed)          0.867    18.942    Logic/apple_rand_pos[7]_i_1266[1]
    SLICE_X31Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    19.730 r  Logic/apple_rand_pos_reg[7]_i_1213/CO[3]
                         net (fo=1, routed)           0.000    19.730    Logic/apple_rand_pos_reg[7]_i_1213_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.844 r  Logic/apple_rand_pos_reg[7]_i_1208/CO[3]
                         net (fo=1, routed)           0.000    19.844    Logic/apple_rand_pos_reg[7]_i_1208_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.958 r  Logic/apple_rand_pos_reg[7]_i_1203/CO[3]
                         net (fo=1, routed)           0.000    19.958    Logic/apple_rand_pos_reg[7]_i_1203_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.072 r  Logic/apple_rand_pos_reg[7]_i_1198/CO[3]
                         net (fo=1, routed)           0.000    20.072    Logic/apple_rand_pos_reg[7]_i_1198_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.186 r  Logic/apple_rand_pos_reg[7]_i_1193/CO[3]
                         net (fo=1, routed)           0.000    20.186    Logic/apple_rand_pos_reg[7]_i_1193_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.300 r  Logic/apple_rand_pos_reg[7]_i_1188/CO[3]
                         net (fo=1, routed)           0.000    20.300    Logic/apple_rand_pos_reg[7]_i_1188_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.414 r  Logic/apple_rand_pos_reg[7]_i_1183/CO[3]
                         net (fo=1, routed)           0.000    20.414    Logic/apple_rand_pos_reg[7]_i_1183_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.528 r  Logic/apple_rand_pos_reg[7]_i_1180/CO[3]
                         net (fo=1, routed)           0.000    20.528    Logic/apple_rand_pos_reg[7]_i_1180_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.685 r  Logic/apple_rand_pos_reg[7]_i_1179/CO[1]
                         net (fo=35, routed)          0.956    21.641    Logic/apple_rand_pos[7]_i_1224[1]
    SLICE_X29Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    22.426 r  Logic/apple_rand_pos_reg[7]_i_1171/CO[3]
                         net (fo=1, routed)           0.000    22.426    Logic/apple_rand_pos_reg[7]_i_1171_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.540 r  Logic/apple_rand_pos_reg[7]_i_1166/CO[3]
                         net (fo=1, routed)           0.000    22.540    Logic/apple_rand_pos_reg[7]_i_1166_n_0
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.654 r  Logic/apple_rand_pos_reg[7]_i_1161/CO[3]
                         net (fo=1, routed)           0.000    22.654    Logic/apple_rand_pos_reg[7]_i_1161_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.768 r  Logic/apple_rand_pos_reg[7]_i_1156/CO[3]
                         net (fo=1, routed)           0.000    22.768    Logic/apple_rand_pos_reg[7]_i_1156_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.882 r  Logic/apple_rand_pos_reg[7]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    22.882    Logic/apple_rand_pos_reg[7]_i_1151_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.996 r  Logic/apple_rand_pos_reg[7]_i_1146/CO[3]
                         net (fo=1, routed)           0.000    22.996    Logic/apple_rand_pos_reg[7]_i_1146_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.110 r  Logic/apple_rand_pos_reg[7]_i_1141/CO[3]
                         net (fo=1, routed)           0.000    23.110    Logic/apple_rand_pos_reg[7]_i_1141_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.224 r  Logic/apple_rand_pos_reg[7]_i_1138/CO[3]
                         net (fo=1, routed)           0.000    23.224    Logic/apple_rand_pos_reg[7]_i_1138_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.381 r  Logic/apple_rand_pos_reg[7]_i_1137/CO[1]
                         net (fo=35, routed)          0.835    24.216    Logic/apple_rand_pos[7]_i_1182[1]
    SLICE_X28Y5          LUT2 (Prop_lut2_I0_O)        0.329    24.545 r  Logic/apple_rand_pos[7]_i_1178/O
                         net (fo=1, routed)           0.000    24.545    Logic/apple_rand_pos[7]_i_1178_n_0
    SLICE_X28Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.095 r  Logic/apple_rand_pos_reg[7]_i_1129/CO[3]
                         net (fo=1, routed)           0.000    25.095    Logic/apple_rand_pos_reg[7]_i_1129_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.209 r  Logic/apple_rand_pos_reg[7]_i_1124/CO[3]
                         net (fo=1, routed)           0.000    25.209    Logic/apple_rand_pos_reg[7]_i_1124_n_0
    SLICE_X28Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.323 r  Logic/apple_rand_pos_reg[7]_i_1119/CO[3]
                         net (fo=1, routed)           0.000    25.323    Logic/apple_rand_pos_reg[7]_i_1119_n_0
    SLICE_X28Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.437 r  Logic/apple_rand_pos_reg[7]_i_1114/CO[3]
                         net (fo=1, routed)           0.000    25.437    Logic/apple_rand_pos_reg[7]_i_1114_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.551 r  Logic/apple_rand_pos_reg[7]_i_1109/CO[3]
                         net (fo=1, routed)           0.000    25.551    Logic/apple_rand_pos_reg[7]_i_1109_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.665 r  Logic/apple_rand_pos_reg[7]_i_1104/CO[3]
                         net (fo=1, routed)           0.000    25.665    Logic/apple_rand_pos_reg[7]_i_1104_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.779 r  Logic/apple_rand_pos_reg[7]_i_1099/CO[3]
                         net (fo=1, routed)           0.000    25.779    Logic/apple_rand_pos_reg[7]_i_1099_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.893 r  Logic/apple_rand_pos_reg[7]_i_1096/CO[3]
                         net (fo=1, routed)           0.000    25.893    Logic/apple_rand_pos_reg[7]_i_1096_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.050 r  Logic/apple_rand_pos_reg[7]_i_1095/CO[1]
                         net (fo=35, routed)          0.850    26.900    Logic_n_295
    SLICE_X28Y16         LUT2 (Prop_lut2_I0_O)        0.329    27.229 r  apple_rand_pos[7]_i_1128/O
                         net (fo=1, routed)           0.000    27.229    Logic/apple_rand_pos[7]_i_1085[0]
    SLICE_X28Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.761 r  Logic/apple_rand_pos_reg[7]_i_1077/CO[3]
                         net (fo=1, routed)           0.000    27.761    Logic/apple_rand_pos_reg[7]_i_1077_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.875 r  Logic/apple_rand_pos_reg[7]_i_1072/CO[3]
                         net (fo=1, routed)           0.000    27.875    Logic/apple_rand_pos_reg[7]_i_1072_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.989 r  Logic/apple_rand_pos_reg[7]_i_1067/CO[3]
                         net (fo=1, routed)           0.000    27.989    Logic/apple_rand_pos_reg[7]_i_1067_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.103 r  Logic/apple_rand_pos_reg[7]_i_1062/CO[3]
                         net (fo=1, routed)           0.000    28.103    Logic/apple_rand_pos_reg[7]_i_1062_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.217 r  Logic/apple_rand_pos_reg[7]_i_1057/CO[3]
                         net (fo=1, routed)           0.000    28.217    Logic/apple_rand_pos_reg[7]_i_1057_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.331 r  Logic/apple_rand_pos_reg[7]_i_1054/CO[3]
                         net (fo=1, routed)           0.000    28.331    Logic/apple_rand_pos_reg[7]_i_1054_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.488 r  Logic/apple_rand_pos_reg[7]_i_1053/CO[1]
                         net (fo=35, routed)          0.764    29.252    Logic/apple_rand_pos[7]_i_1098[1]
    SLICE_X29Y16         LUT2 (Prop_lut2_I0_O)        0.329    29.581 r  Logic/apple_rand_pos[7]_i_1094/O
                         net (fo=1, routed)           0.000    29.581    Logic/apple_rand_pos[7]_i_1094_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.131 r  Logic/apple_rand_pos_reg[7]_i_1045/CO[3]
                         net (fo=1, routed)           0.000    30.131    Logic/apple_rand_pos_reg[7]_i_1045_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.245 r  Logic/apple_rand_pos_reg[7]_i_1040/CO[3]
                         net (fo=1, routed)           0.000    30.245    Logic/apple_rand_pos_reg[7]_i_1040_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.359 r  Logic/apple_rand_pos_reg[7]_i_1035/CO[3]
                         net (fo=1, routed)           0.000    30.359    Logic/apple_rand_pos_reg[7]_i_1035_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.473 r  Logic/apple_rand_pos_reg[7]_i_1030/CO[3]
                         net (fo=1, routed)           0.000    30.473    Logic/apple_rand_pos_reg[7]_i_1030_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.587 r  Logic/apple_rand_pos_reg[7]_i_1025/CO[3]
                         net (fo=1, routed)           0.000    30.587    Logic/apple_rand_pos_reg[7]_i_1025_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.701 r  Logic/apple_rand_pos_reg[7]_i_1020/CO[3]
                         net (fo=1, routed)           0.000    30.701    Logic/apple_rand_pos_reg[7]_i_1020_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.815 r  Logic/apple_rand_pos_reg[7]_i_1015/CO[3]
                         net (fo=1, routed)           0.000    30.815    Logic/apple_rand_pos_reg[7]_i_1015_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.929 r  Logic/apple_rand_pos_reg[7]_i_1012/CO[3]
                         net (fo=1, routed)           0.000    30.929    Logic/apple_rand_pos_reg[7]_i_1012_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.086 r  Logic/apple_rand_pos_reg[7]_i_1011/CO[1]
                         net (fo=35, routed)          0.856    31.942    Logic/apple_rand_pos[7]_i_1056[1]
    SLICE_X30Y20         LUT2 (Prop_lut2_I0_O)        0.329    32.271 r  Logic/apple_rand_pos[7]_i_1052/O
                         net (fo=1, routed)           0.000    32.271    Logic/apple_rand_pos[7]_i_1052_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.804 r  Logic/apple_rand_pos_reg[7]_i_1003/CO[3]
                         net (fo=1, routed)           0.000    32.804    Logic/apple_rand_pos_reg[7]_i_1003_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.921 r  Logic/apple_rand_pos_reg[7]_i_998/CO[3]
                         net (fo=1, routed)           0.000    32.921    Logic/apple_rand_pos_reg[7]_i_998_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.038 r  Logic/apple_rand_pos_reg[7]_i_993/CO[3]
                         net (fo=1, routed)           0.000    33.038    Logic/apple_rand_pos_reg[7]_i_993_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.155 r  Logic/apple_rand_pos_reg[7]_i_988/CO[3]
                         net (fo=1, routed)           0.000    33.155    Logic/apple_rand_pos_reg[7]_i_988_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.272 r  Logic/apple_rand_pos_reg[7]_i_983/CO[3]
                         net (fo=1, routed)           0.009    33.281    Logic/apple_rand_pos_reg[7]_i_983_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.398 r  Logic/apple_rand_pos_reg[7]_i_978/CO[3]
                         net (fo=1, routed)           0.000    33.398    Logic/apple_rand_pos_reg[7]_i_978_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.515 r  Logic/apple_rand_pos_reg[7]_i_973/CO[3]
                         net (fo=1, routed)           0.000    33.515    Logic/apple_rand_pos_reg[7]_i_973_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.632 r  Logic/apple_rand_pos_reg[7]_i_970/CO[3]
                         net (fo=1, routed)           0.000    33.632    Logic/apple_rand_pos_reg[7]_i_970_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.789 r  Logic/apple_rand_pos_reg[7]_i_969/CO[1]
                         net (fo=35, routed)          1.016    34.805    Logic/apple_rand_pos[7]_i_1014[1]
    SLICE_X31Y23         LUT2 (Prop_lut2_I0_O)        0.332    35.137 r  Logic/apple_rand_pos[7]_i_1010/O
                         net (fo=1, routed)           0.000    35.137    Logic/apple_rand_pos[7]_i_1010_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.687 r  Logic/apple_rand_pos_reg[7]_i_961/CO[3]
                         net (fo=1, routed)           0.000    35.687    Logic/apple_rand_pos_reg[7]_i_961_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.801 r  Logic/apple_rand_pos_reg[7]_i_956/CO[3]
                         net (fo=1, routed)           0.009    35.811    Logic/apple_rand_pos_reg[7]_i_956_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.924 r  Logic/apple_rand_pos_reg[7]_i_951/CO[3]
                         net (fo=1, routed)           0.000    35.924    Logic/apple_rand_pos_reg[7]_i_951_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.038 r  Logic/apple_rand_pos_reg[7]_i_946/CO[3]
                         net (fo=1, routed)           0.000    36.038    Logic/apple_rand_pos_reg[7]_i_946_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.152 r  Logic/apple_rand_pos_reg[7]_i_941/CO[3]
                         net (fo=1, routed)           0.000    36.152    Logic/apple_rand_pos_reg[7]_i_941_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.266 r  Logic/apple_rand_pos_reg[7]_i_936/CO[3]
                         net (fo=1, routed)           0.000    36.266    Logic/apple_rand_pos_reg[7]_i_936_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.380 r  Logic/apple_rand_pos_reg[7]_i_931/CO[3]
                         net (fo=1, routed)           0.000    36.380    Logic/apple_rand_pos_reg[7]_i_931_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.494 r  Logic/apple_rand_pos_reg[7]_i_928/CO[3]
                         net (fo=1, routed)           0.000    36.494    Logic/apple_rand_pos_reg[7]_i_928_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.651 r  Logic/apple_rand_pos_reg[7]_i_927/CO[1]
                         net (fo=35, routed)          0.930    37.581    Logic/apple_rand_pos[7]_i_972[1]
    SLICE_X29Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    38.366 r  Logic/apple_rand_pos_reg[7]_i_919/CO[3]
                         net (fo=1, routed)           0.000    38.366    Logic/apple_rand_pos_reg[7]_i_919_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.480 r  Logic/apple_rand_pos_reg[7]_i_914/CO[3]
                         net (fo=1, routed)           0.000    38.480    Logic/apple_rand_pos_reg[7]_i_914_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.594 r  Logic/apple_rand_pos_reg[7]_i_909/CO[3]
                         net (fo=1, routed)           0.000    38.594    Logic/apple_rand_pos_reg[7]_i_909_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.708 r  Logic/apple_rand_pos_reg[7]_i_904/CO[3]
                         net (fo=1, routed)           0.000    38.708    Logic/apple_rand_pos_reg[7]_i_904_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.822 r  Logic/apple_rand_pos_reg[7]_i_899/CO[3]
                         net (fo=1, routed)           0.000    38.822    Logic/apple_rand_pos_reg[7]_i_899_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.936 r  Logic/apple_rand_pos_reg[7]_i_894/CO[3]
                         net (fo=1, routed)           0.000    38.936    Logic/apple_rand_pos_reg[7]_i_894_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.050 r  Logic/apple_rand_pos_reg[7]_i_889/CO[3]
                         net (fo=1, routed)           0.000    39.050    Logic/apple_rand_pos_reg[7]_i_889_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.164 r  Logic/apple_rand_pos_reg[7]_i_886/CO[3]
                         net (fo=1, routed)           0.000    39.164    Logic/apple_rand_pos_reg[7]_i_886_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.321 r  Logic/apple_rand_pos_reg[7]_i_885/CO[1]
                         net (fo=35, routed)          0.806    40.128    Logic/apple_rand_pos[7]_i_930[1]
    SLICE_X28Y31         LUT2 (Prop_lut2_I0_O)        0.329    40.457 r  Logic/apple_rand_pos[7]_i_926/O
                         net (fo=1, routed)           0.000    40.457    Logic/apple_rand_pos[7]_i_926_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.007 r  Logic/apple_rand_pos_reg[7]_i_877/CO[3]
                         net (fo=1, routed)           0.000    41.007    Logic/apple_rand_pos_reg[7]_i_877_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.121 r  Logic/apple_rand_pos_reg[7]_i_872/CO[3]
                         net (fo=1, routed)           0.000    41.121    Logic/apple_rand_pos_reg[7]_i_872_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.235 r  Logic/apple_rand_pos_reg[7]_i_867/CO[3]
                         net (fo=1, routed)           0.000    41.235    Logic/apple_rand_pos_reg[7]_i_867_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.349 r  Logic/apple_rand_pos_reg[7]_i_862/CO[3]
                         net (fo=1, routed)           0.000    41.349    Logic/apple_rand_pos_reg[7]_i_862_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.463 r  Logic/apple_rand_pos_reg[7]_i_857/CO[3]
                         net (fo=1, routed)           0.000    41.463    Logic/apple_rand_pos_reg[7]_i_857_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.577 r  Logic/apple_rand_pos_reg[7]_i_852/CO[3]
                         net (fo=1, routed)           0.000    41.577    Logic/apple_rand_pos_reg[7]_i_852_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.691 r  Logic/apple_rand_pos_reg[7]_i_847/CO[3]
                         net (fo=1, routed)           0.000    41.691    Logic/apple_rand_pos_reg[7]_i_847_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.805 r  Logic/apple_rand_pos_reg[7]_i_844/CO[3]
                         net (fo=1, routed)           0.000    41.805    Logic/apple_rand_pos_reg[7]_i_844_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.962 r  Logic/apple_rand_pos_reg[7]_i_843/CO[1]
                         net (fo=35, routed)          0.861    42.823    Logic/apple_rand_pos[7]_i_888[1]
    SLICE_X30Y36         LUT2 (Prop_lut2_I0_O)        0.329    43.152 r  Logic/apple_rand_pos[7]_i_884/O
                         net (fo=1, routed)           0.000    43.152    Logic/apple_rand_pos[7]_i_884_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.685 r  Logic/apple_rand_pos_reg[7]_i_835/CO[3]
                         net (fo=1, routed)           0.000    43.685    Logic/apple_rand_pos_reg[7]_i_835_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.802 r  Logic/apple_rand_pos_reg[7]_i_830/CO[3]
                         net (fo=1, routed)           0.000    43.802    Logic/apple_rand_pos_reg[7]_i_830_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.919 r  Logic/apple_rand_pos_reg[7]_i_825/CO[3]
                         net (fo=1, routed)           0.000    43.919    Logic/apple_rand_pos_reg[7]_i_825_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.036 r  Logic/apple_rand_pos_reg[7]_i_820/CO[3]
                         net (fo=1, routed)           0.000    44.036    Logic/apple_rand_pos_reg[7]_i_820_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.153 r  Logic/apple_rand_pos_reg[7]_i_815/CO[3]
                         net (fo=1, routed)           0.000    44.153    Logic/apple_rand_pos_reg[7]_i_815_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.270 r  Logic/apple_rand_pos_reg[7]_i_810/CO[3]
                         net (fo=1, routed)           0.000    44.270    Logic/apple_rand_pos_reg[7]_i_810_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.387 r  Logic/apple_rand_pos_reg[7]_i_805/CO[3]
                         net (fo=1, routed)           0.000    44.387    Logic/apple_rand_pos_reg[7]_i_805_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.504 r  Logic/apple_rand_pos_reg[7]_i_802/CO[3]
                         net (fo=1, routed)           0.000    44.504    Logic/apple_rand_pos_reg[7]_i_802_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.661 r  Logic/apple_rand_pos_reg[7]_i_801/CO[1]
                         net (fo=35, routed)          0.835    45.496    Logic_n_526
    SLICE_X29Y42         LUT2 (Prop_lut2_I0_O)        0.332    45.828 r  apple_rand_pos[7]_i_838/O
                         net (fo=1, routed)           0.000    45.828    Logic/apple_rand_pos[7]_i_782[1]
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.378 r  Logic/apple_rand_pos_reg[7]_i_774/CO[3]
                         net (fo=1, routed)           0.000    46.378    Logic/apple_rand_pos_reg[7]_i_774_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.492 r  Logic/apple_rand_pos_reg[7]_i_769/CO[3]
                         net (fo=1, routed)           0.000    46.492    Logic/apple_rand_pos_reg[7]_i_769_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.606 r  Logic/apple_rand_pos_reg[7]_i_764/CO[3]
                         net (fo=1, routed)           0.000    46.606    Logic/apple_rand_pos_reg[7]_i_764_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.720 r  Logic/apple_rand_pos_reg[7]_i_759/CO[3]
                         net (fo=1, routed)           0.000    46.720    Logic/apple_rand_pos_reg[7]_i_759_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.834 r  Logic/apple_rand_pos_reg[7]_i_754/CO[3]
                         net (fo=1, routed)           0.000    46.834    Logic/apple_rand_pos_reg[7]_i_754_n_0
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.948 r  Logic/apple_rand_pos_reg[7]_i_749/CO[3]
                         net (fo=1, routed)           0.000    46.948    Logic/apple_rand_pos_reg[7]_i_749_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.062 r  Logic/apple_rand_pos_reg[7]_i_746/CO[3]
                         net (fo=1, routed)           0.000    47.062    Logic/apple_rand_pos_reg[7]_i_746_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.219 r  Logic/apple_rand_pos_reg[7]_i_745/CO[1]
                         net (fo=35, routed)          0.714    47.933    Logic/apple_rand_pos[7]_i_804[1]
    SLICE_X30Y46         LUT2 (Prop_lut2_I0_O)        0.329    48.262 r  Logic/apple_rand_pos[7]_i_786/O
                         net (fo=1, routed)           0.000    48.262    Logic/apple_rand_pos[7]_i_786_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.795 r  Logic/apple_rand_pos_reg[7]_i_715/CO[3]
                         net (fo=1, routed)           0.000    48.795    Logic/apple_rand_pos_reg[7]_i_715_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.912 r  Logic/apple_rand_pos_reg[7]_i_710/CO[3]
                         net (fo=1, routed)           0.000    48.912    Logic/apple_rand_pos_reg[7]_i_710_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.029 r  Logic/apple_rand_pos_reg[7]_i_705/CO[3]
                         net (fo=1, routed)           0.000    49.029    Logic/apple_rand_pos_reg[7]_i_705_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.146 r  Logic/apple_rand_pos_reg[7]_i_700/CO[3]
                         net (fo=1, routed)           0.001    49.146    Logic/apple_rand_pos_reg[7]_i_700_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.263 r  Logic/apple_rand_pos_reg[7]_i_695/CO[3]
                         net (fo=1, routed)           0.000    49.263    Logic/apple_rand_pos_reg[7]_i_695_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.380 r  Logic/apple_rand_pos_reg[7]_i_690/CO[3]
                         net (fo=1, routed)           0.000    49.380    Logic/apple_rand_pos_reg[7]_i_690_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.497 r  Logic/apple_rand_pos_reg[7]_i_685/CO[3]
                         net (fo=1, routed)           0.000    49.497    Logic/apple_rand_pos_reg[7]_i_685_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.614 r  Logic/apple_rand_pos_reg[7]_i_682/CO[3]
                         net (fo=1, routed)           0.000    49.614    Logic/apple_rand_pos_reg[7]_i_682_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.771 r  Logic/apple_rand_pos_reg[7]_i_681/CO[1]
                         net (fo=35, routed)          0.840    50.611    Logic_n_592
    SLICE_X28Y52         LUT2 (Prop_lut2_I0_O)        0.332    50.943 r  apple_rand_pos[7]_i_718/O
                         net (fo=1, routed)           0.000    50.943    Logic/apple_rand_pos[7]_i_653[1]
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.493 r  Logic/apple_rand_pos_reg[7]_i_645/CO[3]
                         net (fo=1, routed)           0.000    51.493    Logic/apple_rand_pos_reg[7]_i_645_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.607 r  Logic/apple_rand_pos_reg[7]_i_640/CO[3]
                         net (fo=1, routed)           0.000    51.607    Logic/apple_rand_pos_reg[7]_i_640_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.721 r  Logic/apple_rand_pos_reg[7]_i_635/CO[3]
                         net (fo=1, routed)           0.000    51.721    Logic/apple_rand_pos_reg[7]_i_635_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.835 r  Logic/apple_rand_pos_reg[7]_i_630/CO[3]
                         net (fo=1, routed)           0.000    51.835    Logic/apple_rand_pos_reg[7]_i_630_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.949 r  Logic/apple_rand_pos_reg[7]_i_625/CO[3]
                         net (fo=1, routed)           0.000    51.949    Logic/apple_rand_pos_reg[7]_i_625_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.063 r  Logic/apple_rand_pos_reg[7]_i_620/CO[3]
                         net (fo=1, routed)           0.000    52.063    Logic/apple_rand_pos_reg[7]_i_620_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.177 r  Logic/apple_rand_pos_reg[7]_i_617/CO[3]
                         net (fo=1, routed)           0.000    52.177    Logic/apple_rand_pos_reg[7]_i_617_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.334 r  Logic/apple_rand_pos_reg[7]_i_616/CO[1]
                         net (fo=35, routed)          0.775    53.109    Logic/apple_rand_pos[7]_i_684[1]
    SLICE_X29Y55         LUT2 (Prop_lut2_I0_O)        0.329    53.438 r  Logic/apple_rand_pos[7]_i_657/O
                         net (fo=1, routed)           0.000    53.438    Logic/apple_rand_pos[7]_i_657_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.988 r  Logic/apple_rand_pos_reg[7]_i_574/CO[3]
                         net (fo=1, routed)           0.000    53.988    Logic/apple_rand_pos_reg[7]_i_574_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.102 r  Logic/apple_rand_pos_reg[7]_i_569/CO[3]
                         net (fo=1, routed)           0.000    54.102    Logic/apple_rand_pos_reg[7]_i_569_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.216 r  Logic/apple_rand_pos_reg[7]_i_564/CO[3]
                         net (fo=1, routed)           0.000    54.216    Logic/apple_rand_pos_reg[7]_i_564_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.330 r  Logic/apple_rand_pos_reg[7]_i_559/CO[3]
                         net (fo=1, routed)           0.000    54.330    Logic/apple_rand_pos_reg[7]_i_559_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.444 r  Logic/apple_rand_pos_reg[7]_i_554/CO[3]
                         net (fo=1, routed)           0.000    54.444    Logic/apple_rand_pos_reg[7]_i_554_n_0
    SLICE_X29Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.558 r  Logic/apple_rand_pos_reg[7]_i_549/CO[3]
                         net (fo=1, routed)           0.000    54.558    Logic/apple_rand_pos_reg[7]_i_549_n_0
    SLICE_X29Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.672 r  Logic/apple_rand_pos_reg[7]_i_544/CO[3]
                         net (fo=1, routed)           0.000    54.672    Logic/apple_rand_pos_reg[7]_i_544_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.786 r  Logic/apple_rand_pos_reg[7]_i_541/CO[3]
                         net (fo=1, routed)           0.000    54.786    Logic/apple_rand_pos_reg[7]_i_541_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.943 r  Logic/apple_rand_pos_reg[7]_i_540/CO[1]
                         net (fo=35, routed)          0.708    55.651    Logic/apple_rand_pos[7]_i_619[1]
    SLICE_X28Y60         LUT2 (Prop_lut2_I0_O)        0.329    55.980 r  Logic/apple_rand_pos[7]_i_581/O
                         net (fo=1, routed)           0.000    55.980    Logic/apple_rand_pos[7]_i_581_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.530 r  Logic/apple_rand_pos_reg[7]_i_460/CO[3]
                         net (fo=1, routed)           0.000    56.530    Logic/apple_rand_pos_reg[7]_i_460_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.644 r  Logic/apple_rand_pos_reg[7]_i_455/CO[3]
                         net (fo=1, routed)           0.000    56.644    Logic/apple_rand_pos_reg[7]_i_455_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.758 r  Logic/apple_rand_pos_reg[7]_i_450/CO[3]
                         net (fo=1, routed)           0.000    56.758    Logic/apple_rand_pos_reg[7]_i_450_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.872 r  Logic/apple_rand_pos_reg[7]_i_445/CO[3]
                         net (fo=1, routed)           0.000    56.872    Logic/apple_rand_pos_reg[7]_i_445_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.986 r  Logic/apple_rand_pos_reg[7]_i_440/CO[3]
                         net (fo=1, routed)           0.000    56.986    Logic/apple_rand_pos_reg[7]_i_440_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.100 r  Logic/apple_rand_pos_reg[7]_i_435/CO[3]
                         net (fo=1, routed)           0.000    57.100    Logic/apple_rand_pos_reg[7]_i_435_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.214 r  Logic/apple_rand_pos_reg[7]_i_430/CO[3]
                         net (fo=1, routed)           0.000    57.214    Logic/apple_rand_pos_reg[7]_i_430_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.328 r  Logic/apple_rand_pos_reg[7]_i_427/CO[3]
                         net (fo=1, routed)           0.000    57.328    Logic/apple_rand_pos_reg[7]_i_427_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.485 r  Logic/apple_rand_pos_reg[7]_i_426/CO[1]
                         net (fo=35, routed)          0.752    58.237    Logic/apple_rand_pos[7]_i_543[1]
    SLICE_X29Y64         LUT2 (Prop_lut2_I0_O)        0.329    58.566 r  Logic/apple_rand_pos[7]_i_467/O
                         net (fo=1, routed)           0.000    58.566    Logic/apple_rand_pos[7]_i_467_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.116 r  Logic/apple_rand_pos_reg[7]_i_376/CO[3]
                         net (fo=1, routed)           0.000    59.116    Logic/apple_rand_pos_reg[7]_i_376_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.230 r  Logic/apple_rand_pos_reg[7]_i_371/CO[3]
                         net (fo=1, routed)           0.000    59.230    Logic/apple_rand_pos_reg[7]_i_371_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.344 r  Logic/apple_rand_pos_reg[7]_i_366/CO[3]
                         net (fo=1, routed)           0.000    59.344    Logic/apple_rand_pos_reg[7]_i_366_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.458 r  Logic/apple_rand_pos_reg[7]_i_361/CO[3]
                         net (fo=1, routed)           0.000    59.458    Logic/apple_rand_pos_reg[7]_i_361_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.572 r  Logic/apple_rand_pos_reg[7]_i_356/CO[3]
                         net (fo=1, routed)           0.000    59.572    Logic/apple_rand_pos_reg[7]_i_356_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.686 r  Logic/apple_rand_pos_reg[7]_i_351/CO[3]
                         net (fo=1, routed)           0.000    59.686    Logic/apple_rand_pos_reg[7]_i_351_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.800 r  Logic/apple_rand_pos_reg[7]_i_346/CO[3]
                         net (fo=1, routed)           0.000    59.800    Logic/apple_rand_pos_reg[7]_i_346_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.914 r  Logic/apple_rand_pos_reg[7]_i_343/CO[3]
                         net (fo=1, routed)           0.000    59.914    Logic/apple_rand_pos_reg[7]_i_343_n_0
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.071 r  Logic/apple_rand_pos_reg[7]_i_342/CO[1]
                         net (fo=35, routed)          0.854    60.925    Logic/apple_rand_pos[7]_i_429[1]
    SLICE_X30Y68         LUT2 (Prop_lut2_I0_O)        0.329    61.254 r  Logic/apple_rand_pos[7]_i_383/O
                         net (fo=1, routed)           0.000    61.254    Logic/apple_rand_pos[7]_i_383_n_0
    SLICE_X30Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.787 r  Logic/apple_rand_pos_reg[7]_i_242/CO[3]
                         net (fo=1, routed)           0.000    61.787    Logic/apple_rand_pos_reg[7]_i_242_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.904 r  Logic/apple_rand_pos_reg[7]_i_237/CO[3]
                         net (fo=1, routed)           0.000    61.904    Logic/apple_rand_pos_reg[7]_i_237_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.021 r  Logic/apple_rand_pos_reg[7]_i_236/CO[3]
                         net (fo=1, routed)           0.000    62.021    Logic/apple_rand_pos_reg[7]_i_236_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.138 r  Logic/apple_rand_pos_reg[7]_i_231/CO[3]
                         net (fo=1, routed)           0.000    62.138    Logic/apple_rand_pos_reg[7]_i_231_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.255 r  Logic/apple_rand_pos_reg[7]_i_226/CO[3]
                         net (fo=1, routed)           0.000    62.255    Logic/apple_rand_pos_reg[7]_i_226_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.372 r  Logic/apple_rand_pos_reg[7]_i_221/CO[3]
                         net (fo=1, routed)           0.000    62.372    Logic/apple_rand_pos_reg[7]_i_221_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.489 r  Logic/apple_rand_pos_reg[7]_i_216/CO[3]
                         net (fo=1, routed)           0.009    62.498    Logic/apple_rand_pos_reg[7]_i_216_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.615 r  Logic/apple_rand_pos_reg[7]_i_213/CO[3]
                         net (fo=1, routed)           0.000    62.615    Logic/apple_rand_pos_reg[7]_i_213_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.772 r  Logic/apple_rand_pos_reg[7]_i_212/CO[1]
                         net (fo=35, routed)          0.918    63.690    Logic/apple_rand_pos[7]_i_345[1]
    SLICE_X31Y71         LUT2 (Prop_lut2_I0_O)        0.332    64.022 r  Logic/apple_rand_pos[7]_i_249/O
                         net (fo=1, routed)           0.000    64.022    Logic/apple_rand_pos[7]_i_249_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.572 r  Logic/apple_rand_pos_reg[7]_i_160/CO[3]
                         net (fo=1, routed)           0.000    64.572    Logic/apple_rand_pos_reg[7]_i_160_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.686 r  Logic/apple_rand_pos_reg[7]_i_155/CO[3]
                         net (fo=1, routed)           0.000    64.686    Logic/apple_rand_pos_reg[7]_i_155_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.800 r  Logic/apple_rand_pos_reg[7]_i_154/CO[3]
                         net (fo=1, routed)           0.000    64.800    Logic/apple_rand_pos_reg[7]_i_154_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.914 r  Logic/apple_rand_pos_reg[7]_i_207/CO[3]
                         net (fo=1, routed)           0.009    64.923    Logic/apple_rand_pos_reg[7]_i_207_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.037 r  Logic/apple_rand_pos_reg[7]_i_149/CO[3]
                         net (fo=1, routed)           0.000    65.037    Logic/apple_rand_pos_reg[7]_i_149_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.151 r  Logic/apple_rand_pos_reg[7]_i_144/CO[3]
                         net (fo=1, routed)           0.000    65.151    Logic/apple_rand_pos_reg[7]_i_144_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.265 r  Logic/apple_rand_pos_reg[7]_i_139/CO[3]
                         net (fo=1, routed)           0.000    65.265    Logic/apple_rand_pos_reg[7]_i_139_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.379 r  Logic/apple_rand_pos_reg[7]_i_136/CO[3]
                         net (fo=1, routed)           0.000    65.379    Logic/apple_rand_pos_reg[7]_i_136_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.536 r  Logic/apple_rand_pos_reg[7]_i_135/CO[1]
                         net (fo=35, routed)          0.734    66.270    Logic/apple_rand_pos[7]_i_215[1]
    SLICE_X29Y75         LUT2 (Prop_lut2_I0_O)        0.329    66.599 r  Logic/apple_rand_pos[7]_i_167/O
                         net (fo=1, routed)           0.000    66.599    Logic/apple_rand_pos[7]_i_167_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.149 r  Logic/apple_rand_pos_reg[7]_i_92/CO[3]
                         net (fo=1, routed)           0.000    67.149    Logic/apple_rand_pos_reg[7]_i_92_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.263 r  Logic/apple_rand_pos_reg[7]_i_87/CO[3]
                         net (fo=1, routed)           0.000    67.263    Logic/apple_rand_pos_reg[7]_i_87_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.377 r  Logic/apple_rand_pos_reg[7]_i_86/CO[3]
                         net (fo=1, routed)           0.000    67.377    Logic/apple_rand_pos_reg[7]_i_86_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.491 r  Logic/apple_rand_pos_reg[7]_i_202/CO[3]
                         net (fo=1, routed)           0.000    67.491    Logic/apple_rand_pos_reg[7]_i_202_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.605 r  Logic/apple_rand_pos_reg[7]_i_130/CO[3]
                         net (fo=1, routed)           0.000    67.605    Logic/apple_rand_pos_reg[7]_i_130_n_0
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.719 r  Logic/apple_rand_pos_reg[7]_i_81/CO[3]
                         net (fo=1, routed)           0.000    67.719    Logic/apple_rand_pos_reg[7]_i_81_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.833 r  Logic/apple_rand_pos_reg[7]_i_76/CO[3]
                         net (fo=1, routed)           0.000    67.833    Logic/apple_rand_pos_reg[7]_i_76_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.947 r  Logic/apple_rand_pos_reg[7]_i_73/CO[3]
                         net (fo=1, routed)           0.000    67.947    Logic/apple_rand_pos_reg[7]_i_73_n_0
    SLICE_X29Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.104 r  Logic/apple_rand_pos_reg[7]_i_72/CO[1]
                         net (fo=35, routed)          0.873    68.977    Logic/apple_rand_pos[7]_i_138[1]
    SLICE_X28Y78         LUT2 (Prop_lut2_I0_O)        0.329    69.306 r  Logic/apple_rand_pos[7]_i_99/O
                         net (fo=1, routed)           0.000    69.306    Logic/apple_rand_pos[7]_i_99_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.856 r  Logic/apple_rand_pos_reg[7]_i_48/CO[3]
                         net (fo=1, routed)           0.000    69.856    Logic/apple_rand_pos_reg[7]_i_48_n_0
    SLICE_X28Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.970 r  Logic/apple_rand_pos_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000    69.970    Logic/apple_rand_pos_reg[7]_i_43_n_0
    SLICE_X28Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.084 r  Logic/apple_rand_pos_reg[7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    70.084    Logic/apple_rand_pos_reg[7]_i_42_n_0
    SLICE_X28Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.198 r  Logic/apple_rand_pos_reg[7]_i_197/CO[3]
                         net (fo=1, routed)           0.000    70.198    Logic/apple_rand_pos_reg[7]_i_197_n_0
    SLICE_X28Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.312 r  Logic/apple_rand_pos_reg[7]_i_125/CO[3]
                         net (fo=1, routed)           0.000    70.312    Logic/apple_rand_pos_reg[7]_i_125_n_0
    SLICE_X28Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.426 r  Logic/apple_rand_pos_reg[7]_i_67/CO[3]
                         net (fo=1, routed)           0.000    70.426    Logic/apple_rand_pos_reg[7]_i_67_n_0
    SLICE_X28Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.540 r  Logic/apple_rand_pos_reg[7]_i_37/CO[3]
                         net (fo=1, routed)           0.000    70.540    Logic/apple_rand_pos_reg[7]_i_37_n_0
    SLICE_X28Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.654 r  Logic/apple_rand_pos_reg[7]_i_34/CO[3]
                         net (fo=1, routed)           0.000    70.654    Logic/apple_rand_pos_reg[7]_i_34_n_0
    SLICE_X28Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.811 r  Logic/apple_rand_pos_reg[7]_i_33/CO[1]
                         net (fo=35, routed)          0.683    71.494    Logic/apple_rand_pos[7]_i_75[1]
    SLICE_X28Y87         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    72.279 r  Logic/apple_rand_pos_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    72.279    Logic/apple_rand_pos_reg[6]_i_5_n_0
    SLICE_X28Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.393 r  Logic/apple_rand_pos_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    72.393    Logic/apple_rand_pos_reg[7]_i_20_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.507 r  Logic/apple_rand_pos_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    72.507    Logic/apple_rand_pos_reg[7]_i_19_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.621 r  Logic/apple_rand_pos_reg[7]_i_192/CO[3]
                         net (fo=1, routed)           0.000    72.621    Logic/apple_rand_pos_reg[7]_i_192_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.735 r  Logic/apple_rand_pos_reg[7]_i_120/CO[3]
                         net (fo=1, routed)           0.000    72.735    Logic/apple_rand_pos_reg[7]_i_120_n_0
    SLICE_X28Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.849 r  Logic/apple_rand_pos_reg[7]_i_62/CO[3]
                         net (fo=1, routed)           0.000    72.849    Logic/apple_rand_pos_reg[7]_i_62_n_0
    SLICE_X28Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.963 r  Logic/apple_rand_pos_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    72.963    Logic/apple_rand_pos_reg[7]_i_28_n_0
    SLICE_X28Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.077 r  Logic/apple_rand_pos_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    73.077    Logic/apple_rand_pos_reg[7]_i_16_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.234 r  Logic/apple_rand_pos_reg[7]_i_15/CO[1]
                         net (fo=35, routed)          0.900    74.134    Logic/apple_rand_pos[7]_i_36[1]
    SLICE_X29Y86         LUT2 (Prop_lut2_I0_O)        0.329    74.463 r  Logic/apple_rand_pos[1]_i_5/O
                         net (fo=1, routed)           0.000    74.463    Logic/apple_rand_pos[1]_i_5_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    75.043 r  Logic/apple_rand_pos_reg[1]_i_2/O[2]
                         net (fo=7, routed)           0.885    75.928    Logic/apple_rand_pos_reg[1]_i_2_n_5
    SLICE_X30Y96         LUT2 (Prop_lut2_I0_O)        0.302    76.230 r  Logic/apple_rand_pos[3]_i_3/O
                         net (fo=1, routed)           0.575    76.805    Logic/apple_rand_pos[3]_i_3_n_0
    SLICE_X31Y96         LUT6 (Prop_lut6_I5_O)        0.124    76.929 r  Logic/apple_rand_pos[3]_i_1/O
                         net (fo=1, routed)           0.000    76.929    Logic/apple_rand_pos[3]
    SLICE_X31Y96         FDRE                                         r  Logic/apple_rand_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4050, routed)        1.432    14.803    Logic/clk_IBUF_BUFG
    SLICE_X31Y96         FDRE                                         r  Logic/apple_rand_pos_reg[3]/C
                         clock pessimism              0.180    14.983    
                         clock uncertainty           -0.035    14.948    
    SLICE_X31Y96         FDRE (Setup_fdre_C_D)        0.029    14.977    Logic/apple_rand_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         14.977    
                         arrival time                         -76.929    
  -------------------------------------------------------------------
                         slack                                -61.953    

Slack (VIOLATED) :        -61.645ns  (required time - arrival time)
  Source:                 Logic/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Logic/apple_rand_pos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        71.556ns  (logic 48.772ns (68.159%)  route 22.784ns (31.841%))
  Logic Levels:           255  (CARRY4=232 LUT1=1 LUT2=21 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 14.803 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=4050, routed)        1.566     5.118    Logic/clk_IBUF_BUFG
    SLICE_X34Y3          FDRE                                         r  Logic/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          FDRE (Prop_fdre_C_Q)         0.518     5.636 r  Logic/counter_reg[27]/Q
                         net (fo=19, routed)          0.361     5.997    Logic/counter_reg[27]
    SLICE_X35Y3          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407     6.404 f  Logic/apple_rand_pos_reg[7]_i_1465/O[1]
                         net (fo=2, routed)           0.416     6.820    Logic_n_3
    SLICE_X35Y1          LUT1 (Prop_lut1_I0_O)        0.303     7.123 r  apple_rand_pos[7]_i_1470/O
                         net (fo=1, routed)           0.000     7.123    Logic/S[1]
    SLICE_X35Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.524 r  Logic/apple_rand_pos_reg[7]_i_1423/CO[3]
                         net (fo=1, routed)           0.000     7.524    Logic/apple_rand_pos_reg[7]_i_1423_n_0
    SLICE_X35Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.746 r  Logic/apple_rand_pos_reg[7]_i_1418/O[0]
                         net (fo=2, routed)           0.491     8.237    Logic/DI[1]
    SLICE_X34Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.695     8.932 r  Logic/apple_rand_pos_reg[7]_i_1376/CO[3]
                         net (fo=1, routed)           0.000     8.932    Logic/apple_rand_pos_reg[7]_i_1376_n_0
    SLICE_X34Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.049 r  Logic/apple_rand_pos_reg[7]_i_1371/CO[3]
                         net (fo=1, routed)           0.000     9.049    Logic/apple_rand_pos_reg[7]_i_1371_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.166 r  Logic/apple_rand_pos_reg[7]_i_1366/CO[3]
                         net (fo=1, routed)           0.000     9.166    Logic/apple_rand_pos_reg[7]_i_1366_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.283 r  Logic/apple_rand_pos_reg[7]_i_1361/CO[3]
                         net (fo=1, routed)           0.000     9.283    Logic/apple_rand_pos_reg[7]_i_1361_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.400 r  Logic/apple_rand_pos_reg[7]_i_1356/CO[3]
                         net (fo=1, routed)           0.000     9.400    Logic/apple_rand_pos_reg[7]_i_1356_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.517 r  Logic/apple_rand_pos_reg[7]_i_1351/CO[3]
                         net (fo=1, routed)           0.000     9.517    Logic/apple_rand_pos_reg[7]_i_1351_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.634 r  Logic/apple_rand_pos_reg[7]_i_1348/CO[3]
                         net (fo=1, routed)           0.000     9.634    Logic/apple_rand_pos_reg[7]_i_1348_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.791 r  Logic/apple_rand_pos_reg[7]_i_1347/CO[1]
                         net (fo=35, routed)          0.895    10.685    Logic/apple_rand_pos[7]_i_1392[1]
    SLICE_X33Y0          LUT2 (Prop_lut2_I0_O)        0.332    11.017 r  Logic/apple_rand_pos[7]_i_1388/O
                         net (fo=1, routed)           0.000    11.017    Logic/apple_rand_pos[7]_i_1388_n_0
    SLICE_X33Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.567 r  Logic/apple_rand_pos_reg[7]_i_1339/CO[3]
                         net (fo=1, routed)           0.000    11.567    Logic/apple_rand_pos_reg[7]_i_1339_n_0
    SLICE_X33Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.681 r  Logic/apple_rand_pos_reg[7]_i_1334/CO[3]
                         net (fo=1, routed)           0.000    11.681    Logic/apple_rand_pos_reg[7]_i_1334_n_0
    SLICE_X33Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.795 r  Logic/apple_rand_pos_reg[7]_i_1329/CO[3]
                         net (fo=1, routed)           0.000    11.795    Logic/apple_rand_pos_reg[7]_i_1329_n_0
    SLICE_X33Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.909 r  Logic/apple_rand_pos_reg[7]_i_1324/CO[3]
                         net (fo=1, routed)           0.000    11.909    Logic/apple_rand_pos_reg[7]_i_1324_n_0
    SLICE_X33Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.023 r  Logic/apple_rand_pos_reg[7]_i_1319/CO[3]
                         net (fo=1, routed)           0.000    12.023    Logic/apple_rand_pos_reg[7]_i_1319_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.137 r  Logic/apple_rand_pos_reg[7]_i_1314/CO[3]
                         net (fo=1, routed)           0.000    12.137    Logic/apple_rand_pos_reg[7]_i_1314_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.251 r  Logic/apple_rand_pos_reg[7]_i_1309/CO[3]
                         net (fo=1, routed)           0.000    12.251    Logic/apple_rand_pos_reg[7]_i_1309_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.365 r  Logic/apple_rand_pos_reg[7]_i_1306/CO[3]
                         net (fo=1, routed)           0.000    12.365    Logic/apple_rand_pos_reg[7]_i_1306_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.522 r  Logic/apple_rand_pos_reg[7]_i_1305/CO[1]
                         net (fo=35, routed)          0.892    13.414    Logic/apple_rand_pos[7]_i_1350[1]
    SLICE_X32Y0          LUT2 (Prop_lut2_I0_O)        0.329    13.743 r  Logic/apple_rand_pos[7]_i_1346/O
                         net (fo=1, routed)           0.000    13.743    Logic/apple_rand_pos[7]_i_1346_n_0
    SLICE_X32Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.293 r  Logic/apple_rand_pos_reg[7]_i_1297/CO[3]
                         net (fo=1, routed)           0.000    14.293    Logic/apple_rand_pos_reg[7]_i_1297_n_0
    SLICE_X32Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.407 r  Logic/apple_rand_pos_reg[7]_i_1292/CO[3]
                         net (fo=1, routed)           0.000    14.407    Logic/apple_rand_pos_reg[7]_i_1292_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.521 r  Logic/apple_rand_pos_reg[7]_i_1287/CO[3]
                         net (fo=1, routed)           0.000    14.521    Logic/apple_rand_pos_reg[7]_i_1287_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.635 r  Logic/apple_rand_pos_reg[7]_i_1282/CO[3]
                         net (fo=1, routed)           0.000    14.635    Logic/apple_rand_pos_reg[7]_i_1282_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.749 r  Logic/apple_rand_pos_reg[7]_i_1277/CO[3]
                         net (fo=1, routed)           0.000    14.749    Logic/apple_rand_pos_reg[7]_i_1277_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.863 r  Logic/apple_rand_pos_reg[7]_i_1272/CO[3]
                         net (fo=1, routed)           0.000    14.863    Logic/apple_rand_pos_reg[7]_i_1272_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.977 r  Logic/apple_rand_pos_reg[7]_i_1267/CO[3]
                         net (fo=1, routed)           0.000    14.977    Logic/apple_rand_pos_reg[7]_i_1267_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.091 r  Logic/apple_rand_pos_reg[7]_i_1264/CO[3]
                         net (fo=1, routed)           0.000    15.091    Logic/apple_rand_pos_reg[7]_i_1264_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.248 r  Logic/apple_rand_pos_reg[7]_i_1263/CO[1]
                         net (fo=35, routed)          0.989    16.237    Logic/apple_rand_pos[7]_i_1308[1]
    SLICE_X30Y1          LUT2 (Prop_lut2_I0_O)        0.329    16.566 r  Logic/apple_rand_pos[7]_i_1304/O
                         net (fo=1, routed)           0.000    16.566    Logic/apple_rand_pos[7]_i_1304_n_0
    SLICE_X30Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.099 r  Logic/apple_rand_pos_reg[7]_i_1255/CO[3]
                         net (fo=1, routed)           0.000    17.099    Logic/apple_rand_pos_reg[7]_i_1255_n_0
    SLICE_X30Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.216 r  Logic/apple_rand_pos_reg[7]_i_1250/CO[3]
                         net (fo=1, routed)           0.000    17.216    Logic/apple_rand_pos_reg[7]_i_1250_n_0
    SLICE_X30Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.333 r  Logic/apple_rand_pos_reg[7]_i_1245/CO[3]
                         net (fo=1, routed)           0.000    17.333    Logic/apple_rand_pos_reg[7]_i_1245_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.450 r  Logic/apple_rand_pos_reg[7]_i_1240/CO[3]
                         net (fo=1, routed)           0.000    17.450    Logic/apple_rand_pos_reg[7]_i_1240_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.567 r  Logic/apple_rand_pos_reg[7]_i_1235/CO[3]
                         net (fo=1, routed)           0.000    17.567    Logic/apple_rand_pos_reg[7]_i_1235_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.684 r  Logic/apple_rand_pos_reg[7]_i_1230/CO[3]
                         net (fo=1, routed)           0.000    17.684    Logic/apple_rand_pos_reg[7]_i_1230_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.801 r  Logic/apple_rand_pos_reg[7]_i_1225/CO[3]
                         net (fo=1, routed)           0.000    17.801    Logic/apple_rand_pos_reg[7]_i_1225_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.918 r  Logic/apple_rand_pos_reg[7]_i_1222/CO[3]
                         net (fo=1, routed)           0.000    17.918    Logic/apple_rand_pos_reg[7]_i_1222_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.075 r  Logic/apple_rand_pos_reg[7]_i_1221/CO[1]
                         net (fo=35, routed)          0.867    18.942    Logic/apple_rand_pos[7]_i_1266[1]
    SLICE_X31Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    19.730 r  Logic/apple_rand_pos_reg[7]_i_1213/CO[3]
                         net (fo=1, routed)           0.000    19.730    Logic/apple_rand_pos_reg[7]_i_1213_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.844 r  Logic/apple_rand_pos_reg[7]_i_1208/CO[3]
                         net (fo=1, routed)           0.000    19.844    Logic/apple_rand_pos_reg[7]_i_1208_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.958 r  Logic/apple_rand_pos_reg[7]_i_1203/CO[3]
                         net (fo=1, routed)           0.000    19.958    Logic/apple_rand_pos_reg[7]_i_1203_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.072 r  Logic/apple_rand_pos_reg[7]_i_1198/CO[3]
                         net (fo=1, routed)           0.000    20.072    Logic/apple_rand_pos_reg[7]_i_1198_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.186 r  Logic/apple_rand_pos_reg[7]_i_1193/CO[3]
                         net (fo=1, routed)           0.000    20.186    Logic/apple_rand_pos_reg[7]_i_1193_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.300 r  Logic/apple_rand_pos_reg[7]_i_1188/CO[3]
                         net (fo=1, routed)           0.000    20.300    Logic/apple_rand_pos_reg[7]_i_1188_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.414 r  Logic/apple_rand_pos_reg[7]_i_1183/CO[3]
                         net (fo=1, routed)           0.000    20.414    Logic/apple_rand_pos_reg[7]_i_1183_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.528 r  Logic/apple_rand_pos_reg[7]_i_1180/CO[3]
                         net (fo=1, routed)           0.000    20.528    Logic/apple_rand_pos_reg[7]_i_1180_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.685 r  Logic/apple_rand_pos_reg[7]_i_1179/CO[1]
                         net (fo=35, routed)          0.956    21.641    Logic/apple_rand_pos[7]_i_1224[1]
    SLICE_X29Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    22.426 r  Logic/apple_rand_pos_reg[7]_i_1171/CO[3]
                         net (fo=1, routed)           0.000    22.426    Logic/apple_rand_pos_reg[7]_i_1171_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.540 r  Logic/apple_rand_pos_reg[7]_i_1166/CO[3]
                         net (fo=1, routed)           0.000    22.540    Logic/apple_rand_pos_reg[7]_i_1166_n_0
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.654 r  Logic/apple_rand_pos_reg[7]_i_1161/CO[3]
                         net (fo=1, routed)           0.000    22.654    Logic/apple_rand_pos_reg[7]_i_1161_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.768 r  Logic/apple_rand_pos_reg[7]_i_1156/CO[3]
                         net (fo=1, routed)           0.000    22.768    Logic/apple_rand_pos_reg[7]_i_1156_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.882 r  Logic/apple_rand_pos_reg[7]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    22.882    Logic/apple_rand_pos_reg[7]_i_1151_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.996 r  Logic/apple_rand_pos_reg[7]_i_1146/CO[3]
                         net (fo=1, routed)           0.000    22.996    Logic/apple_rand_pos_reg[7]_i_1146_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.110 r  Logic/apple_rand_pos_reg[7]_i_1141/CO[3]
                         net (fo=1, routed)           0.000    23.110    Logic/apple_rand_pos_reg[7]_i_1141_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.224 r  Logic/apple_rand_pos_reg[7]_i_1138/CO[3]
                         net (fo=1, routed)           0.000    23.224    Logic/apple_rand_pos_reg[7]_i_1138_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.381 r  Logic/apple_rand_pos_reg[7]_i_1137/CO[1]
                         net (fo=35, routed)          0.835    24.216    Logic/apple_rand_pos[7]_i_1182[1]
    SLICE_X28Y5          LUT2 (Prop_lut2_I0_O)        0.329    24.545 r  Logic/apple_rand_pos[7]_i_1178/O
                         net (fo=1, routed)           0.000    24.545    Logic/apple_rand_pos[7]_i_1178_n_0
    SLICE_X28Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.095 r  Logic/apple_rand_pos_reg[7]_i_1129/CO[3]
                         net (fo=1, routed)           0.000    25.095    Logic/apple_rand_pos_reg[7]_i_1129_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.209 r  Logic/apple_rand_pos_reg[7]_i_1124/CO[3]
                         net (fo=1, routed)           0.000    25.209    Logic/apple_rand_pos_reg[7]_i_1124_n_0
    SLICE_X28Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.323 r  Logic/apple_rand_pos_reg[7]_i_1119/CO[3]
                         net (fo=1, routed)           0.000    25.323    Logic/apple_rand_pos_reg[7]_i_1119_n_0
    SLICE_X28Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.437 r  Logic/apple_rand_pos_reg[7]_i_1114/CO[3]
                         net (fo=1, routed)           0.000    25.437    Logic/apple_rand_pos_reg[7]_i_1114_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.551 r  Logic/apple_rand_pos_reg[7]_i_1109/CO[3]
                         net (fo=1, routed)           0.000    25.551    Logic/apple_rand_pos_reg[7]_i_1109_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.665 r  Logic/apple_rand_pos_reg[7]_i_1104/CO[3]
                         net (fo=1, routed)           0.000    25.665    Logic/apple_rand_pos_reg[7]_i_1104_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.779 r  Logic/apple_rand_pos_reg[7]_i_1099/CO[3]
                         net (fo=1, routed)           0.000    25.779    Logic/apple_rand_pos_reg[7]_i_1099_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.893 r  Logic/apple_rand_pos_reg[7]_i_1096/CO[3]
                         net (fo=1, routed)           0.000    25.893    Logic/apple_rand_pos_reg[7]_i_1096_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.050 r  Logic/apple_rand_pos_reg[7]_i_1095/CO[1]
                         net (fo=35, routed)          0.850    26.900    Logic_n_295
    SLICE_X28Y16         LUT2 (Prop_lut2_I0_O)        0.329    27.229 r  apple_rand_pos[7]_i_1128/O
                         net (fo=1, routed)           0.000    27.229    Logic/apple_rand_pos[7]_i_1085[0]
    SLICE_X28Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.761 r  Logic/apple_rand_pos_reg[7]_i_1077/CO[3]
                         net (fo=1, routed)           0.000    27.761    Logic/apple_rand_pos_reg[7]_i_1077_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.875 r  Logic/apple_rand_pos_reg[7]_i_1072/CO[3]
                         net (fo=1, routed)           0.000    27.875    Logic/apple_rand_pos_reg[7]_i_1072_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.989 r  Logic/apple_rand_pos_reg[7]_i_1067/CO[3]
                         net (fo=1, routed)           0.000    27.989    Logic/apple_rand_pos_reg[7]_i_1067_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.103 r  Logic/apple_rand_pos_reg[7]_i_1062/CO[3]
                         net (fo=1, routed)           0.000    28.103    Logic/apple_rand_pos_reg[7]_i_1062_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.217 r  Logic/apple_rand_pos_reg[7]_i_1057/CO[3]
                         net (fo=1, routed)           0.000    28.217    Logic/apple_rand_pos_reg[7]_i_1057_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.331 r  Logic/apple_rand_pos_reg[7]_i_1054/CO[3]
                         net (fo=1, routed)           0.000    28.331    Logic/apple_rand_pos_reg[7]_i_1054_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.488 r  Logic/apple_rand_pos_reg[7]_i_1053/CO[1]
                         net (fo=35, routed)          0.764    29.252    Logic/apple_rand_pos[7]_i_1098[1]
    SLICE_X29Y16         LUT2 (Prop_lut2_I0_O)        0.329    29.581 r  Logic/apple_rand_pos[7]_i_1094/O
                         net (fo=1, routed)           0.000    29.581    Logic/apple_rand_pos[7]_i_1094_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.131 r  Logic/apple_rand_pos_reg[7]_i_1045/CO[3]
                         net (fo=1, routed)           0.000    30.131    Logic/apple_rand_pos_reg[7]_i_1045_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.245 r  Logic/apple_rand_pos_reg[7]_i_1040/CO[3]
                         net (fo=1, routed)           0.000    30.245    Logic/apple_rand_pos_reg[7]_i_1040_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.359 r  Logic/apple_rand_pos_reg[7]_i_1035/CO[3]
                         net (fo=1, routed)           0.000    30.359    Logic/apple_rand_pos_reg[7]_i_1035_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.473 r  Logic/apple_rand_pos_reg[7]_i_1030/CO[3]
                         net (fo=1, routed)           0.000    30.473    Logic/apple_rand_pos_reg[7]_i_1030_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.587 r  Logic/apple_rand_pos_reg[7]_i_1025/CO[3]
                         net (fo=1, routed)           0.000    30.587    Logic/apple_rand_pos_reg[7]_i_1025_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.701 r  Logic/apple_rand_pos_reg[7]_i_1020/CO[3]
                         net (fo=1, routed)           0.000    30.701    Logic/apple_rand_pos_reg[7]_i_1020_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.815 r  Logic/apple_rand_pos_reg[7]_i_1015/CO[3]
                         net (fo=1, routed)           0.000    30.815    Logic/apple_rand_pos_reg[7]_i_1015_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.929 r  Logic/apple_rand_pos_reg[7]_i_1012/CO[3]
                         net (fo=1, routed)           0.000    30.929    Logic/apple_rand_pos_reg[7]_i_1012_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.086 r  Logic/apple_rand_pos_reg[7]_i_1011/CO[1]
                         net (fo=35, routed)          0.856    31.942    Logic/apple_rand_pos[7]_i_1056[1]
    SLICE_X30Y20         LUT2 (Prop_lut2_I0_O)        0.329    32.271 r  Logic/apple_rand_pos[7]_i_1052/O
                         net (fo=1, routed)           0.000    32.271    Logic/apple_rand_pos[7]_i_1052_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.804 r  Logic/apple_rand_pos_reg[7]_i_1003/CO[3]
                         net (fo=1, routed)           0.000    32.804    Logic/apple_rand_pos_reg[7]_i_1003_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.921 r  Logic/apple_rand_pos_reg[7]_i_998/CO[3]
                         net (fo=1, routed)           0.000    32.921    Logic/apple_rand_pos_reg[7]_i_998_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.038 r  Logic/apple_rand_pos_reg[7]_i_993/CO[3]
                         net (fo=1, routed)           0.000    33.038    Logic/apple_rand_pos_reg[7]_i_993_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.155 r  Logic/apple_rand_pos_reg[7]_i_988/CO[3]
                         net (fo=1, routed)           0.000    33.155    Logic/apple_rand_pos_reg[7]_i_988_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.272 r  Logic/apple_rand_pos_reg[7]_i_983/CO[3]
                         net (fo=1, routed)           0.009    33.281    Logic/apple_rand_pos_reg[7]_i_983_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.398 r  Logic/apple_rand_pos_reg[7]_i_978/CO[3]
                         net (fo=1, routed)           0.000    33.398    Logic/apple_rand_pos_reg[7]_i_978_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.515 r  Logic/apple_rand_pos_reg[7]_i_973/CO[3]
                         net (fo=1, routed)           0.000    33.515    Logic/apple_rand_pos_reg[7]_i_973_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.632 r  Logic/apple_rand_pos_reg[7]_i_970/CO[3]
                         net (fo=1, routed)           0.000    33.632    Logic/apple_rand_pos_reg[7]_i_970_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.789 r  Logic/apple_rand_pos_reg[7]_i_969/CO[1]
                         net (fo=35, routed)          1.016    34.805    Logic/apple_rand_pos[7]_i_1014[1]
    SLICE_X31Y23         LUT2 (Prop_lut2_I0_O)        0.332    35.137 r  Logic/apple_rand_pos[7]_i_1010/O
                         net (fo=1, routed)           0.000    35.137    Logic/apple_rand_pos[7]_i_1010_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.687 r  Logic/apple_rand_pos_reg[7]_i_961/CO[3]
                         net (fo=1, routed)           0.000    35.687    Logic/apple_rand_pos_reg[7]_i_961_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.801 r  Logic/apple_rand_pos_reg[7]_i_956/CO[3]
                         net (fo=1, routed)           0.009    35.811    Logic/apple_rand_pos_reg[7]_i_956_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.924 r  Logic/apple_rand_pos_reg[7]_i_951/CO[3]
                         net (fo=1, routed)           0.000    35.924    Logic/apple_rand_pos_reg[7]_i_951_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.038 r  Logic/apple_rand_pos_reg[7]_i_946/CO[3]
                         net (fo=1, routed)           0.000    36.038    Logic/apple_rand_pos_reg[7]_i_946_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.152 r  Logic/apple_rand_pos_reg[7]_i_941/CO[3]
                         net (fo=1, routed)           0.000    36.152    Logic/apple_rand_pos_reg[7]_i_941_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.266 r  Logic/apple_rand_pos_reg[7]_i_936/CO[3]
                         net (fo=1, routed)           0.000    36.266    Logic/apple_rand_pos_reg[7]_i_936_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.380 r  Logic/apple_rand_pos_reg[7]_i_931/CO[3]
                         net (fo=1, routed)           0.000    36.380    Logic/apple_rand_pos_reg[7]_i_931_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.494 r  Logic/apple_rand_pos_reg[7]_i_928/CO[3]
                         net (fo=1, routed)           0.000    36.494    Logic/apple_rand_pos_reg[7]_i_928_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.651 r  Logic/apple_rand_pos_reg[7]_i_927/CO[1]
                         net (fo=35, routed)          0.930    37.581    Logic/apple_rand_pos[7]_i_972[1]
    SLICE_X29Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    38.366 r  Logic/apple_rand_pos_reg[7]_i_919/CO[3]
                         net (fo=1, routed)           0.000    38.366    Logic/apple_rand_pos_reg[7]_i_919_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.480 r  Logic/apple_rand_pos_reg[7]_i_914/CO[3]
                         net (fo=1, routed)           0.000    38.480    Logic/apple_rand_pos_reg[7]_i_914_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.594 r  Logic/apple_rand_pos_reg[7]_i_909/CO[3]
                         net (fo=1, routed)           0.000    38.594    Logic/apple_rand_pos_reg[7]_i_909_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.708 r  Logic/apple_rand_pos_reg[7]_i_904/CO[3]
                         net (fo=1, routed)           0.000    38.708    Logic/apple_rand_pos_reg[7]_i_904_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.822 r  Logic/apple_rand_pos_reg[7]_i_899/CO[3]
                         net (fo=1, routed)           0.000    38.822    Logic/apple_rand_pos_reg[7]_i_899_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.936 r  Logic/apple_rand_pos_reg[7]_i_894/CO[3]
                         net (fo=1, routed)           0.000    38.936    Logic/apple_rand_pos_reg[7]_i_894_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.050 r  Logic/apple_rand_pos_reg[7]_i_889/CO[3]
                         net (fo=1, routed)           0.000    39.050    Logic/apple_rand_pos_reg[7]_i_889_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.164 r  Logic/apple_rand_pos_reg[7]_i_886/CO[3]
                         net (fo=1, routed)           0.000    39.164    Logic/apple_rand_pos_reg[7]_i_886_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.321 r  Logic/apple_rand_pos_reg[7]_i_885/CO[1]
                         net (fo=35, routed)          0.806    40.128    Logic/apple_rand_pos[7]_i_930[1]
    SLICE_X28Y31         LUT2 (Prop_lut2_I0_O)        0.329    40.457 r  Logic/apple_rand_pos[7]_i_926/O
                         net (fo=1, routed)           0.000    40.457    Logic/apple_rand_pos[7]_i_926_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.007 r  Logic/apple_rand_pos_reg[7]_i_877/CO[3]
                         net (fo=1, routed)           0.000    41.007    Logic/apple_rand_pos_reg[7]_i_877_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.121 r  Logic/apple_rand_pos_reg[7]_i_872/CO[3]
                         net (fo=1, routed)           0.000    41.121    Logic/apple_rand_pos_reg[7]_i_872_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.235 r  Logic/apple_rand_pos_reg[7]_i_867/CO[3]
                         net (fo=1, routed)           0.000    41.235    Logic/apple_rand_pos_reg[7]_i_867_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.349 r  Logic/apple_rand_pos_reg[7]_i_862/CO[3]
                         net (fo=1, routed)           0.000    41.349    Logic/apple_rand_pos_reg[7]_i_862_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.463 r  Logic/apple_rand_pos_reg[7]_i_857/CO[3]
                         net (fo=1, routed)           0.000    41.463    Logic/apple_rand_pos_reg[7]_i_857_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.577 r  Logic/apple_rand_pos_reg[7]_i_852/CO[3]
                         net (fo=1, routed)           0.000    41.577    Logic/apple_rand_pos_reg[7]_i_852_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.691 r  Logic/apple_rand_pos_reg[7]_i_847/CO[3]
                         net (fo=1, routed)           0.000    41.691    Logic/apple_rand_pos_reg[7]_i_847_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.805 r  Logic/apple_rand_pos_reg[7]_i_844/CO[3]
                         net (fo=1, routed)           0.000    41.805    Logic/apple_rand_pos_reg[7]_i_844_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.962 r  Logic/apple_rand_pos_reg[7]_i_843/CO[1]
                         net (fo=35, routed)          0.861    42.823    Logic/apple_rand_pos[7]_i_888[1]
    SLICE_X30Y36         LUT2 (Prop_lut2_I0_O)        0.329    43.152 r  Logic/apple_rand_pos[7]_i_884/O
                         net (fo=1, routed)           0.000    43.152    Logic/apple_rand_pos[7]_i_884_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.685 r  Logic/apple_rand_pos_reg[7]_i_835/CO[3]
                         net (fo=1, routed)           0.000    43.685    Logic/apple_rand_pos_reg[7]_i_835_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.802 r  Logic/apple_rand_pos_reg[7]_i_830/CO[3]
                         net (fo=1, routed)           0.000    43.802    Logic/apple_rand_pos_reg[7]_i_830_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.919 r  Logic/apple_rand_pos_reg[7]_i_825/CO[3]
                         net (fo=1, routed)           0.000    43.919    Logic/apple_rand_pos_reg[7]_i_825_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.036 r  Logic/apple_rand_pos_reg[7]_i_820/CO[3]
                         net (fo=1, routed)           0.000    44.036    Logic/apple_rand_pos_reg[7]_i_820_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.153 r  Logic/apple_rand_pos_reg[7]_i_815/CO[3]
                         net (fo=1, routed)           0.000    44.153    Logic/apple_rand_pos_reg[7]_i_815_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.270 r  Logic/apple_rand_pos_reg[7]_i_810/CO[3]
                         net (fo=1, routed)           0.000    44.270    Logic/apple_rand_pos_reg[7]_i_810_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.387 r  Logic/apple_rand_pos_reg[7]_i_805/CO[3]
                         net (fo=1, routed)           0.000    44.387    Logic/apple_rand_pos_reg[7]_i_805_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.504 r  Logic/apple_rand_pos_reg[7]_i_802/CO[3]
                         net (fo=1, routed)           0.000    44.504    Logic/apple_rand_pos_reg[7]_i_802_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.661 r  Logic/apple_rand_pos_reg[7]_i_801/CO[1]
                         net (fo=35, routed)          0.835    45.496    Logic_n_526
    SLICE_X29Y42         LUT2 (Prop_lut2_I0_O)        0.332    45.828 r  apple_rand_pos[7]_i_838/O
                         net (fo=1, routed)           0.000    45.828    Logic/apple_rand_pos[7]_i_782[1]
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.378 r  Logic/apple_rand_pos_reg[7]_i_774/CO[3]
                         net (fo=1, routed)           0.000    46.378    Logic/apple_rand_pos_reg[7]_i_774_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.492 r  Logic/apple_rand_pos_reg[7]_i_769/CO[3]
                         net (fo=1, routed)           0.000    46.492    Logic/apple_rand_pos_reg[7]_i_769_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.606 r  Logic/apple_rand_pos_reg[7]_i_764/CO[3]
                         net (fo=1, routed)           0.000    46.606    Logic/apple_rand_pos_reg[7]_i_764_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.720 r  Logic/apple_rand_pos_reg[7]_i_759/CO[3]
                         net (fo=1, routed)           0.000    46.720    Logic/apple_rand_pos_reg[7]_i_759_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.834 r  Logic/apple_rand_pos_reg[7]_i_754/CO[3]
                         net (fo=1, routed)           0.000    46.834    Logic/apple_rand_pos_reg[7]_i_754_n_0
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.948 r  Logic/apple_rand_pos_reg[7]_i_749/CO[3]
                         net (fo=1, routed)           0.000    46.948    Logic/apple_rand_pos_reg[7]_i_749_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.062 r  Logic/apple_rand_pos_reg[7]_i_746/CO[3]
                         net (fo=1, routed)           0.000    47.062    Logic/apple_rand_pos_reg[7]_i_746_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.219 r  Logic/apple_rand_pos_reg[7]_i_745/CO[1]
                         net (fo=35, routed)          0.714    47.933    Logic/apple_rand_pos[7]_i_804[1]
    SLICE_X30Y46         LUT2 (Prop_lut2_I0_O)        0.329    48.262 r  Logic/apple_rand_pos[7]_i_786/O
                         net (fo=1, routed)           0.000    48.262    Logic/apple_rand_pos[7]_i_786_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.795 r  Logic/apple_rand_pos_reg[7]_i_715/CO[3]
                         net (fo=1, routed)           0.000    48.795    Logic/apple_rand_pos_reg[7]_i_715_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.912 r  Logic/apple_rand_pos_reg[7]_i_710/CO[3]
                         net (fo=1, routed)           0.000    48.912    Logic/apple_rand_pos_reg[7]_i_710_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.029 r  Logic/apple_rand_pos_reg[7]_i_705/CO[3]
                         net (fo=1, routed)           0.000    49.029    Logic/apple_rand_pos_reg[7]_i_705_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.146 r  Logic/apple_rand_pos_reg[7]_i_700/CO[3]
                         net (fo=1, routed)           0.001    49.146    Logic/apple_rand_pos_reg[7]_i_700_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.263 r  Logic/apple_rand_pos_reg[7]_i_695/CO[3]
                         net (fo=1, routed)           0.000    49.263    Logic/apple_rand_pos_reg[7]_i_695_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.380 r  Logic/apple_rand_pos_reg[7]_i_690/CO[3]
                         net (fo=1, routed)           0.000    49.380    Logic/apple_rand_pos_reg[7]_i_690_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.497 r  Logic/apple_rand_pos_reg[7]_i_685/CO[3]
                         net (fo=1, routed)           0.000    49.497    Logic/apple_rand_pos_reg[7]_i_685_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.614 r  Logic/apple_rand_pos_reg[7]_i_682/CO[3]
                         net (fo=1, routed)           0.000    49.614    Logic/apple_rand_pos_reg[7]_i_682_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.771 r  Logic/apple_rand_pos_reg[7]_i_681/CO[1]
                         net (fo=35, routed)          0.840    50.611    Logic_n_592
    SLICE_X28Y52         LUT2 (Prop_lut2_I0_O)        0.332    50.943 r  apple_rand_pos[7]_i_718/O
                         net (fo=1, routed)           0.000    50.943    Logic/apple_rand_pos[7]_i_653[1]
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.493 r  Logic/apple_rand_pos_reg[7]_i_645/CO[3]
                         net (fo=1, routed)           0.000    51.493    Logic/apple_rand_pos_reg[7]_i_645_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.607 r  Logic/apple_rand_pos_reg[7]_i_640/CO[3]
                         net (fo=1, routed)           0.000    51.607    Logic/apple_rand_pos_reg[7]_i_640_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.721 r  Logic/apple_rand_pos_reg[7]_i_635/CO[3]
                         net (fo=1, routed)           0.000    51.721    Logic/apple_rand_pos_reg[7]_i_635_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.835 r  Logic/apple_rand_pos_reg[7]_i_630/CO[3]
                         net (fo=1, routed)           0.000    51.835    Logic/apple_rand_pos_reg[7]_i_630_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.949 r  Logic/apple_rand_pos_reg[7]_i_625/CO[3]
                         net (fo=1, routed)           0.000    51.949    Logic/apple_rand_pos_reg[7]_i_625_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.063 r  Logic/apple_rand_pos_reg[7]_i_620/CO[3]
                         net (fo=1, routed)           0.000    52.063    Logic/apple_rand_pos_reg[7]_i_620_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.177 r  Logic/apple_rand_pos_reg[7]_i_617/CO[3]
                         net (fo=1, routed)           0.000    52.177    Logic/apple_rand_pos_reg[7]_i_617_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.334 r  Logic/apple_rand_pos_reg[7]_i_616/CO[1]
                         net (fo=35, routed)          0.775    53.109    Logic/apple_rand_pos[7]_i_684[1]
    SLICE_X29Y55         LUT2 (Prop_lut2_I0_O)        0.329    53.438 r  Logic/apple_rand_pos[7]_i_657/O
                         net (fo=1, routed)           0.000    53.438    Logic/apple_rand_pos[7]_i_657_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.988 r  Logic/apple_rand_pos_reg[7]_i_574/CO[3]
                         net (fo=1, routed)           0.000    53.988    Logic/apple_rand_pos_reg[7]_i_574_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.102 r  Logic/apple_rand_pos_reg[7]_i_569/CO[3]
                         net (fo=1, routed)           0.000    54.102    Logic/apple_rand_pos_reg[7]_i_569_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.216 r  Logic/apple_rand_pos_reg[7]_i_564/CO[3]
                         net (fo=1, routed)           0.000    54.216    Logic/apple_rand_pos_reg[7]_i_564_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.330 r  Logic/apple_rand_pos_reg[7]_i_559/CO[3]
                         net (fo=1, routed)           0.000    54.330    Logic/apple_rand_pos_reg[7]_i_559_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.444 r  Logic/apple_rand_pos_reg[7]_i_554/CO[3]
                         net (fo=1, routed)           0.000    54.444    Logic/apple_rand_pos_reg[7]_i_554_n_0
    SLICE_X29Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.558 r  Logic/apple_rand_pos_reg[7]_i_549/CO[3]
                         net (fo=1, routed)           0.000    54.558    Logic/apple_rand_pos_reg[7]_i_549_n_0
    SLICE_X29Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.672 r  Logic/apple_rand_pos_reg[7]_i_544/CO[3]
                         net (fo=1, routed)           0.000    54.672    Logic/apple_rand_pos_reg[7]_i_544_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.786 r  Logic/apple_rand_pos_reg[7]_i_541/CO[3]
                         net (fo=1, routed)           0.000    54.786    Logic/apple_rand_pos_reg[7]_i_541_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.943 r  Logic/apple_rand_pos_reg[7]_i_540/CO[1]
                         net (fo=35, routed)          0.708    55.651    Logic/apple_rand_pos[7]_i_619[1]
    SLICE_X28Y60         LUT2 (Prop_lut2_I0_O)        0.329    55.980 r  Logic/apple_rand_pos[7]_i_581/O
                         net (fo=1, routed)           0.000    55.980    Logic/apple_rand_pos[7]_i_581_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.530 r  Logic/apple_rand_pos_reg[7]_i_460/CO[3]
                         net (fo=1, routed)           0.000    56.530    Logic/apple_rand_pos_reg[7]_i_460_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.644 r  Logic/apple_rand_pos_reg[7]_i_455/CO[3]
                         net (fo=1, routed)           0.000    56.644    Logic/apple_rand_pos_reg[7]_i_455_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.758 r  Logic/apple_rand_pos_reg[7]_i_450/CO[3]
                         net (fo=1, routed)           0.000    56.758    Logic/apple_rand_pos_reg[7]_i_450_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.872 r  Logic/apple_rand_pos_reg[7]_i_445/CO[3]
                         net (fo=1, routed)           0.000    56.872    Logic/apple_rand_pos_reg[7]_i_445_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.986 r  Logic/apple_rand_pos_reg[7]_i_440/CO[3]
                         net (fo=1, routed)           0.000    56.986    Logic/apple_rand_pos_reg[7]_i_440_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.100 r  Logic/apple_rand_pos_reg[7]_i_435/CO[3]
                         net (fo=1, routed)           0.000    57.100    Logic/apple_rand_pos_reg[7]_i_435_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.214 r  Logic/apple_rand_pos_reg[7]_i_430/CO[3]
                         net (fo=1, routed)           0.000    57.214    Logic/apple_rand_pos_reg[7]_i_430_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.328 r  Logic/apple_rand_pos_reg[7]_i_427/CO[3]
                         net (fo=1, routed)           0.000    57.328    Logic/apple_rand_pos_reg[7]_i_427_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.485 r  Logic/apple_rand_pos_reg[7]_i_426/CO[1]
                         net (fo=35, routed)          0.752    58.237    Logic/apple_rand_pos[7]_i_543[1]
    SLICE_X29Y64         LUT2 (Prop_lut2_I0_O)        0.329    58.566 r  Logic/apple_rand_pos[7]_i_467/O
                         net (fo=1, routed)           0.000    58.566    Logic/apple_rand_pos[7]_i_467_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.116 r  Logic/apple_rand_pos_reg[7]_i_376/CO[3]
                         net (fo=1, routed)           0.000    59.116    Logic/apple_rand_pos_reg[7]_i_376_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.230 r  Logic/apple_rand_pos_reg[7]_i_371/CO[3]
                         net (fo=1, routed)           0.000    59.230    Logic/apple_rand_pos_reg[7]_i_371_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.344 r  Logic/apple_rand_pos_reg[7]_i_366/CO[3]
                         net (fo=1, routed)           0.000    59.344    Logic/apple_rand_pos_reg[7]_i_366_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.458 r  Logic/apple_rand_pos_reg[7]_i_361/CO[3]
                         net (fo=1, routed)           0.000    59.458    Logic/apple_rand_pos_reg[7]_i_361_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.572 r  Logic/apple_rand_pos_reg[7]_i_356/CO[3]
                         net (fo=1, routed)           0.000    59.572    Logic/apple_rand_pos_reg[7]_i_356_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.686 r  Logic/apple_rand_pos_reg[7]_i_351/CO[3]
                         net (fo=1, routed)           0.000    59.686    Logic/apple_rand_pos_reg[7]_i_351_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.800 r  Logic/apple_rand_pos_reg[7]_i_346/CO[3]
                         net (fo=1, routed)           0.000    59.800    Logic/apple_rand_pos_reg[7]_i_346_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.914 r  Logic/apple_rand_pos_reg[7]_i_343/CO[3]
                         net (fo=1, routed)           0.000    59.914    Logic/apple_rand_pos_reg[7]_i_343_n_0
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.071 r  Logic/apple_rand_pos_reg[7]_i_342/CO[1]
                         net (fo=35, routed)          0.854    60.925    Logic/apple_rand_pos[7]_i_429[1]
    SLICE_X30Y68         LUT2 (Prop_lut2_I0_O)        0.329    61.254 r  Logic/apple_rand_pos[7]_i_383/O
                         net (fo=1, routed)           0.000    61.254    Logic/apple_rand_pos[7]_i_383_n_0
    SLICE_X30Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.787 r  Logic/apple_rand_pos_reg[7]_i_242/CO[3]
                         net (fo=1, routed)           0.000    61.787    Logic/apple_rand_pos_reg[7]_i_242_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.904 r  Logic/apple_rand_pos_reg[7]_i_237/CO[3]
                         net (fo=1, routed)           0.000    61.904    Logic/apple_rand_pos_reg[7]_i_237_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.021 r  Logic/apple_rand_pos_reg[7]_i_236/CO[3]
                         net (fo=1, routed)           0.000    62.021    Logic/apple_rand_pos_reg[7]_i_236_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.138 r  Logic/apple_rand_pos_reg[7]_i_231/CO[3]
                         net (fo=1, routed)           0.000    62.138    Logic/apple_rand_pos_reg[7]_i_231_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.255 r  Logic/apple_rand_pos_reg[7]_i_226/CO[3]
                         net (fo=1, routed)           0.000    62.255    Logic/apple_rand_pos_reg[7]_i_226_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.372 r  Logic/apple_rand_pos_reg[7]_i_221/CO[3]
                         net (fo=1, routed)           0.000    62.372    Logic/apple_rand_pos_reg[7]_i_221_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.489 r  Logic/apple_rand_pos_reg[7]_i_216/CO[3]
                         net (fo=1, routed)           0.009    62.498    Logic/apple_rand_pos_reg[7]_i_216_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.615 r  Logic/apple_rand_pos_reg[7]_i_213/CO[3]
                         net (fo=1, routed)           0.000    62.615    Logic/apple_rand_pos_reg[7]_i_213_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.772 r  Logic/apple_rand_pos_reg[7]_i_212/CO[1]
                         net (fo=35, routed)          0.918    63.690    Logic/apple_rand_pos[7]_i_345[1]
    SLICE_X31Y71         LUT2 (Prop_lut2_I0_O)        0.332    64.022 r  Logic/apple_rand_pos[7]_i_249/O
                         net (fo=1, routed)           0.000    64.022    Logic/apple_rand_pos[7]_i_249_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.572 r  Logic/apple_rand_pos_reg[7]_i_160/CO[3]
                         net (fo=1, routed)           0.000    64.572    Logic/apple_rand_pos_reg[7]_i_160_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.686 r  Logic/apple_rand_pos_reg[7]_i_155/CO[3]
                         net (fo=1, routed)           0.000    64.686    Logic/apple_rand_pos_reg[7]_i_155_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.800 r  Logic/apple_rand_pos_reg[7]_i_154/CO[3]
                         net (fo=1, routed)           0.000    64.800    Logic/apple_rand_pos_reg[7]_i_154_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.914 r  Logic/apple_rand_pos_reg[7]_i_207/CO[3]
                         net (fo=1, routed)           0.009    64.923    Logic/apple_rand_pos_reg[7]_i_207_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.037 r  Logic/apple_rand_pos_reg[7]_i_149/CO[3]
                         net (fo=1, routed)           0.000    65.037    Logic/apple_rand_pos_reg[7]_i_149_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.151 r  Logic/apple_rand_pos_reg[7]_i_144/CO[3]
                         net (fo=1, routed)           0.000    65.151    Logic/apple_rand_pos_reg[7]_i_144_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.265 r  Logic/apple_rand_pos_reg[7]_i_139/CO[3]
                         net (fo=1, routed)           0.000    65.265    Logic/apple_rand_pos_reg[7]_i_139_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.379 r  Logic/apple_rand_pos_reg[7]_i_136/CO[3]
                         net (fo=1, routed)           0.000    65.379    Logic/apple_rand_pos_reg[7]_i_136_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.536 r  Logic/apple_rand_pos_reg[7]_i_135/CO[1]
                         net (fo=35, routed)          0.734    66.270    Logic/apple_rand_pos[7]_i_215[1]
    SLICE_X29Y75         LUT2 (Prop_lut2_I0_O)        0.329    66.599 r  Logic/apple_rand_pos[7]_i_167/O
                         net (fo=1, routed)           0.000    66.599    Logic/apple_rand_pos[7]_i_167_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.149 r  Logic/apple_rand_pos_reg[7]_i_92/CO[3]
                         net (fo=1, routed)           0.000    67.149    Logic/apple_rand_pos_reg[7]_i_92_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.263 r  Logic/apple_rand_pos_reg[7]_i_87/CO[3]
                         net (fo=1, routed)           0.000    67.263    Logic/apple_rand_pos_reg[7]_i_87_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.377 r  Logic/apple_rand_pos_reg[7]_i_86/CO[3]
                         net (fo=1, routed)           0.000    67.377    Logic/apple_rand_pos_reg[7]_i_86_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.491 r  Logic/apple_rand_pos_reg[7]_i_202/CO[3]
                         net (fo=1, routed)           0.000    67.491    Logic/apple_rand_pos_reg[7]_i_202_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.605 r  Logic/apple_rand_pos_reg[7]_i_130/CO[3]
                         net (fo=1, routed)           0.000    67.605    Logic/apple_rand_pos_reg[7]_i_130_n_0
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.719 r  Logic/apple_rand_pos_reg[7]_i_81/CO[3]
                         net (fo=1, routed)           0.000    67.719    Logic/apple_rand_pos_reg[7]_i_81_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.833 r  Logic/apple_rand_pos_reg[7]_i_76/CO[3]
                         net (fo=1, routed)           0.000    67.833    Logic/apple_rand_pos_reg[7]_i_76_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.947 r  Logic/apple_rand_pos_reg[7]_i_73/CO[3]
                         net (fo=1, routed)           0.000    67.947    Logic/apple_rand_pos_reg[7]_i_73_n_0
    SLICE_X29Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.104 r  Logic/apple_rand_pos_reg[7]_i_72/CO[1]
                         net (fo=35, routed)          0.873    68.977    Logic/apple_rand_pos[7]_i_138[1]
    SLICE_X28Y78         LUT2 (Prop_lut2_I0_O)        0.329    69.306 r  Logic/apple_rand_pos[7]_i_99/O
                         net (fo=1, routed)           0.000    69.306    Logic/apple_rand_pos[7]_i_99_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.856 r  Logic/apple_rand_pos_reg[7]_i_48/CO[3]
                         net (fo=1, routed)           0.000    69.856    Logic/apple_rand_pos_reg[7]_i_48_n_0
    SLICE_X28Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.970 r  Logic/apple_rand_pos_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000    69.970    Logic/apple_rand_pos_reg[7]_i_43_n_0
    SLICE_X28Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.084 r  Logic/apple_rand_pos_reg[7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    70.084    Logic/apple_rand_pos_reg[7]_i_42_n_0
    SLICE_X28Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.198 r  Logic/apple_rand_pos_reg[7]_i_197/CO[3]
                         net (fo=1, routed)           0.000    70.198    Logic/apple_rand_pos_reg[7]_i_197_n_0
    SLICE_X28Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.312 r  Logic/apple_rand_pos_reg[7]_i_125/CO[3]
                         net (fo=1, routed)           0.000    70.312    Logic/apple_rand_pos_reg[7]_i_125_n_0
    SLICE_X28Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.426 r  Logic/apple_rand_pos_reg[7]_i_67/CO[3]
                         net (fo=1, routed)           0.000    70.426    Logic/apple_rand_pos_reg[7]_i_67_n_0
    SLICE_X28Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.540 r  Logic/apple_rand_pos_reg[7]_i_37/CO[3]
                         net (fo=1, routed)           0.000    70.540    Logic/apple_rand_pos_reg[7]_i_37_n_0
    SLICE_X28Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.654 r  Logic/apple_rand_pos_reg[7]_i_34/CO[3]
                         net (fo=1, routed)           0.000    70.654    Logic/apple_rand_pos_reg[7]_i_34_n_0
    SLICE_X28Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.811 r  Logic/apple_rand_pos_reg[7]_i_33/CO[1]
                         net (fo=35, routed)          0.683    71.494    Logic/apple_rand_pos[7]_i_75[1]
    SLICE_X28Y87         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    72.279 r  Logic/apple_rand_pos_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    72.279    Logic/apple_rand_pos_reg[6]_i_5_n_0
    SLICE_X28Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.393 r  Logic/apple_rand_pos_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    72.393    Logic/apple_rand_pos_reg[7]_i_20_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.507 r  Logic/apple_rand_pos_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    72.507    Logic/apple_rand_pos_reg[7]_i_19_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.621 r  Logic/apple_rand_pos_reg[7]_i_192/CO[3]
                         net (fo=1, routed)           0.000    72.621    Logic/apple_rand_pos_reg[7]_i_192_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.735 r  Logic/apple_rand_pos_reg[7]_i_120/CO[3]
                         net (fo=1, routed)           0.000    72.735    Logic/apple_rand_pos_reg[7]_i_120_n_0
    SLICE_X28Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.849 r  Logic/apple_rand_pos_reg[7]_i_62/CO[3]
                         net (fo=1, routed)           0.000    72.849    Logic/apple_rand_pos_reg[7]_i_62_n_0
    SLICE_X28Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.963 r  Logic/apple_rand_pos_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    72.963    Logic/apple_rand_pos_reg[7]_i_28_n_0
    SLICE_X28Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.077 r  Logic/apple_rand_pos_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    73.077    Logic/apple_rand_pos_reg[7]_i_16_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.234 r  Logic/apple_rand_pos_reg[7]_i_15/CO[1]
                         net (fo=35, routed)          0.900    74.134    Logic/apple_rand_pos[7]_i_36[1]
    SLICE_X29Y86         LUT2 (Prop_lut2_I0_O)        0.329    74.463 r  Logic/apple_rand_pos[1]_i_5/O
                         net (fo=1, routed)           0.000    74.463    Logic/apple_rand_pos[1]_i_5_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.013 r  Logic/apple_rand_pos_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    75.013    Logic/apple_rand_pos_reg[1]_i_2_n_0
    SLICE_X29Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.127 r  Logic/apple_rand_pos_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    75.127    Logic/apple_rand_pos_reg[6]_i_3_n_0
    SLICE_X29Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.241 r  Logic/apple_rand_pos_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    75.241    Logic/apple_rand_pos_reg[7]_i_6_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.355 r  Logic/apple_rand_pos_reg[7]_i_191/CO[3]
                         net (fo=1, routed)           0.000    75.355    Logic/apple_rand_pos_reg[7]_i_191_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.469 r  Logic/apple_rand_pos_reg[7]_i_119/CO[3]
                         net (fo=1, routed)           0.000    75.469    Logic/apple_rand_pos_reg[7]_i_119_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.583 r  Logic/apple_rand_pos_reg[7]_i_61/CO[3]
                         net (fo=1, routed)           0.000    75.583    Logic/apple_rand_pos_reg[7]_i_61_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.697 r  Logic/apple_rand_pos_reg[7]_i_27/CO[3]
                         net (fo=1, routed)           0.000    75.697    Logic/apple_rand_pos_reg[7]_i_27_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.811 r  Logic/apple_rand_pos_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    75.811    Logic/apple_rand_pos_reg[7]_i_14_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.968 r  Logic/apple_rand_pos_reg[7]_i_5/CO[1]
                         net (fo=7, routed)           0.377    76.345    Logic/apple_rand_pos_reg[7]_i_5_n_2
    SLICE_X30Y94         LUT6 (Prop_lut6_I4_O)        0.329    76.674 r  Logic/apple_rand_pos[1]_i_1/O
                         net (fo=1, routed)           0.000    76.674    Logic/apple_rand_pos[1]
    SLICE_X30Y94         FDRE                                         r  Logic/apple_rand_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4050, routed)        1.432    14.803    Logic/clk_IBUF_BUFG
    SLICE_X30Y94         FDRE                                         r  Logic/apple_rand_pos_reg[1]/C
                         clock pessimism              0.180    14.983    
                         clock uncertainty           -0.035    14.948    
    SLICE_X30Y94         FDRE (Setup_fdre_C_D)        0.081    15.029    Logic/apple_rand_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                         -76.674    
  -------------------------------------------------------------------
                         slack                                -61.645    

Slack (VIOLATED) :        -60.607ns  (required time - arrival time)
  Source:                 Logic/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Logic/apple_rand_pos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        70.460ns  (logic 47.715ns (67.719%)  route 22.745ns (32.281%))
  Logic Levels:           246  (CARRY4=224 LUT1=1 LUT2=20 LUT4=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 14.798 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=4050, routed)        1.566     5.118    Logic/clk_IBUF_BUFG
    SLICE_X34Y3          FDRE                                         r  Logic/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          FDRE (Prop_fdre_C_Q)         0.518     5.636 r  Logic/counter_reg[27]/Q
                         net (fo=19, routed)          0.361     5.997    Logic/counter_reg[27]
    SLICE_X35Y3          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407     6.404 f  Logic/apple_rand_pos_reg[7]_i_1465/O[1]
                         net (fo=2, routed)           0.416     6.820    Logic_n_3
    SLICE_X35Y1          LUT1 (Prop_lut1_I0_O)        0.303     7.123 r  apple_rand_pos[7]_i_1470/O
                         net (fo=1, routed)           0.000     7.123    Logic/S[1]
    SLICE_X35Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.524 r  Logic/apple_rand_pos_reg[7]_i_1423/CO[3]
                         net (fo=1, routed)           0.000     7.524    Logic/apple_rand_pos_reg[7]_i_1423_n_0
    SLICE_X35Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.746 r  Logic/apple_rand_pos_reg[7]_i_1418/O[0]
                         net (fo=2, routed)           0.491     8.237    Logic/DI[1]
    SLICE_X34Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.695     8.932 r  Logic/apple_rand_pos_reg[7]_i_1376/CO[3]
                         net (fo=1, routed)           0.000     8.932    Logic/apple_rand_pos_reg[7]_i_1376_n_0
    SLICE_X34Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.049 r  Logic/apple_rand_pos_reg[7]_i_1371/CO[3]
                         net (fo=1, routed)           0.000     9.049    Logic/apple_rand_pos_reg[7]_i_1371_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.166 r  Logic/apple_rand_pos_reg[7]_i_1366/CO[3]
                         net (fo=1, routed)           0.000     9.166    Logic/apple_rand_pos_reg[7]_i_1366_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.283 r  Logic/apple_rand_pos_reg[7]_i_1361/CO[3]
                         net (fo=1, routed)           0.000     9.283    Logic/apple_rand_pos_reg[7]_i_1361_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.400 r  Logic/apple_rand_pos_reg[7]_i_1356/CO[3]
                         net (fo=1, routed)           0.000     9.400    Logic/apple_rand_pos_reg[7]_i_1356_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.517 r  Logic/apple_rand_pos_reg[7]_i_1351/CO[3]
                         net (fo=1, routed)           0.000     9.517    Logic/apple_rand_pos_reg[7]_i_1351_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.634 r  Logic/apple_rand_pos_reg[7]_i_1348/CO[3]
                         net (fo=1, routed)           0.000     9.634    Logic/apple_rand_pos_reg[7]_i_1348_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.791 r  Logic/apple_rand_pos_reg[7]_i_1347/CO[1]
                         net (fo=35, routed)          0.895    10.685    Logic/apple_rand_pos[7]_i_1392[1]
    SLICE_X33Y0          LUT2 (Prop_lut2_I0_O)        0.332    11.017 r  Logic/apple_rand_pos[7]_i_1388/O
                         net (fo=1, routed)           0.000    11.017    Logic/apple_rand_pos[7]_i_1388_n_0
    SLICE_X33Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.567 r  Logic/apple_rand_pos_reg[7]_i_1339/CO[3]
                         net (fo=1, routed)           0.000    11.567    Logic/apple_rand_pos_reg[7]_i_1339_n_0
    SLICE_X33Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.681 r  Logic/apple_rand_pos_reg[7]_i_1334/CO[3]
                         net (fo=1, routed)           0.000    11.681    Logic/apple_rand_pos_reg[7]_i_1334_n_0
    SLICE_X33Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.795 r  Logic/apple_rand_pos_reg[7]_i_1329/CO[3]
                         net (fo=1, routed)           0.000    11.795    Logic/apple_rand_pos_reg[7]_i_1329_n_0
    SLICE_X33Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.909 r  Logic/apple_rand_pos_reg[7]_i_1324/CO[3]
                         net (fo=1, routed)           0.000    11.909    Logic/apple_rand_pos_reg[7]_i_1324_n_0
    SLICE_X33Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.023 r  Logic/apple_rand_pos_reg[7]_i_1319/CO[3]
                         net (fo=1, routed)           0.000    12.023    Logic/apple_rand_pos_reg[7]_i_1319_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.137 r  Logic/apple_rand_pos_reg[7]_i_1314/CO[3]
                         net (fo=1, routed)           0.000    12.137    Logic/apple_rand_pos_reg[7]_i_1314_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.251 r  Logic/apple_rand_pos_reg[7]_i_1309/CO[3]
                         net (fo=1, routed)           0.000    12.251    Logic/apple_rand_pos_reg[7]_i_1309_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.365 r  Logic/apple_rand_pos_reg[7]_i_1306/CO[3]
                         net (fo=1, routed)           0.000    12.365    Logic/apple_rand_pos_reg[7]_i_1306_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.522 r  Logic/apple_rand_pos_reg[7]_i_1305/CO[1]
                         net (fo=35, routed)          0.892    13.414    Logic/apple_rand_pos[7]_i_1350[1]
    SLICE_X32Y0          LUT2 (Prop_lut2_I0_O)        0.329    13.743 r  Logic/apple_rand_pos[7]_i_1346/O
                         net (fo=1, routed)           0.000    13.743    Logic/apple_rand_pos[7]_i_1346_n_0
    SLICE_X32Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.293 r  Logic/apple_rand_pos_reg[7]_i_1297/CO[3]
                         net (fo=1, routed)           0.000    14.293    Logic/apple_rand_pos_reg[7]_i_1297_n_0
    SLICE_X32Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.407 r  Logic/apple_rand_pos_reg[7]_i_1292/CO[3]
                         net (fo=1, routed)           0.000    14.407    Logic/apple_rand_pos_reg[7]_i_1292_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.521 r  Logic/apple_rand_pos_reg[7]_i_1287/CO[3]
                         net (fo=1, routed)           0.000    14.521    Logic/apple_rand_pos_reg[7]_i_1287_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.635 r  Logic/apple_rand_pos_reg[7]_i_1282/CO[3]
                         net (fo=1, routed)           0.000    14.635    Logic/apple_rand_pos_reg[7]_i_1282_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.749 r  Logic/apple_rand_pos_reg[7]_i_1277/CO[3]
                         net (fo=1, routed)           0.000    14.749    Logic/apple_rand_pos_reg[7]_i_1277_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.863 r  Logic/apple_rand_pos_reg[7]_i_1272/CO[3]
                         net (fo=1, routed)           0.000    14.863    Logic/apple_rand_pos_reg[7]_i_1272_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.977 r  Logic/apple_rand_pos_reg[7]_i_1267/CO[3]
                         net (fo=1, routed)           0.000    14.977    Logic/apple_rand_pos_reg[7]_i_1267_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.091 r  Logic/apple_rand_pos_reg[7]_i_1264/CO[3]
                         net (fo=1, routed)           0.000    15.091    Logic/apple_rand_pos_reg[7]_i_1264_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.248 r  Logic/apple_rand_pos_reg[7]_i_1263/CO[1]
                         net (fo=35, routed)          0.989    16.237    Logic/apple_rand_pos[7]_i_1308[1]
    SLICE_X30Y1          LUT2 (Prop_lut2_I0_O)        0.329    16.566 r  Logic/apple_rand_pos[7]_i_1304/O
                         net (fo=1, routed)           0.000    16.566    Logic/apple_rand_pos[7]_i_1304_n_0
    SLICE_X30Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.099 r  Logic/apple_rand_pos_reg[7]_i_1255/CO[3]
                         net (fo=1, routed)           0.000    17.099    Logic/apple_rand_pos_reg[7]_i_1255_n_0
    SLICE_X30Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.216 r  Logic/apple_rand_pos_reg[7]_i_1250/CO[3]
                         net (fo=1, routed)           0.000    17.216    Logic/apple_rand_pos_reg[7]_i_1250_n_0
    SLICE_X30Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.333 r  Logic/apple_rand_pos_reg[7]_i_1245/CO[3]
                         net (fo=1, routed)           0.000    17.333    Logic/apple_rand_pos_reg[7]_i_1245_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.450 r  Logic/apple_rand_pos_reg[7]_i_1240/CO[3]
                         net (fo=1, routed)           0.000    17.450    Logic/apple_rand_pos_reg[7]_i_1240_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.567 r  Logic/apple_rand_pos_reg[7]_i_1235/CO[3]
                         net (fo=1, routed)           0.000    17.567    Logic/apple_rand_pos_reg[7]_i_1235_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.684 r  Logic/apple_rand_pos_reg[7]_i_1230/CO[3]
                         net (fo=1, routed)           0.000    17.684    Logic/apple_rand_pos_reg[7]_i_1230_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.801 r  Logic/apple_rand_pos_reg[7]_i_1225/CO[3]
                         net (fo=1, routed)           0.000    17.801    Logic/apple_rand_pos_reg[7]_i_1225_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.918 r  Logic/apple_rand_pos_reg[7]_i_1222/CO[3]
                         net (fo=1, routed)           0.000    17.918    Logic/apple_rand_pos_reg[7]_i_1222_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.075 r  Logic/apple_rand_pos_reg[7]_i_1221/CO[1]
                         net (fo=35, routed)          0.867    18.942    Logic/apple_rand_pos[7]_i_1266[1]
    SLICE_X31Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    19.730 r  Logic/apple_rand_pos_reg[7]_i_1213/CO[3]
                         net (fo=1, routed)           0.000    19.730    Logic/apple_rand_pos_reg[7]_i_1213_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.844 r  Logic/apple_rand_pos_reg[7]_i_1208/CO[3]
                         net (fo=1, routed)           0.000    19.844    Logic/apple_rand_pos_reg[7]_i_1208_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.958 r  Logic/apple_rand_pos_reg[7]_i_1203/CO[3]
                         net (fo=1, routed)           0.000    19.958    Logic/apple_rand_pos_reg[7]_i_1203_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.072 r  Logic/apple_rand_pos_reg[7]_i_1198/CO[3]
                         net (fo=1, routed)           0.000    20.072    Logic/apple_rand_pos_reg[7]_i_1198_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.186 r  Logic/apple_rand_pos_reg[7]_i_1193/CO[3]
                         net (fo=1, routed)           0.000    20.186    Logic/apple_rand_pos_reg[7]_i_1193_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.300 r  Logic/apple_rand_pos_reg[7]_i_1188/CO[3]
                         net (fo=1, routed)           0.000    20.300    Logic/apple_rand_pos_reg[7]_i_1188_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.414 r  Logic/apple_rand_pos_reg[7]_i_1183/CO[3]
                         net (fo=1, routed)           0.000    20.414    Logic/apple_rand_pos_reg[7]_i_1183_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.528 r  Logic/apple_rand_pos_reg[7]_i_1180/CO[3]
                         net (fo=1, routed)           0.000    20.528    Logic/apple_rand_pos_reg[7]_i_1180_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.685 r  Logic/apple_rand_pos_reg[7]_i_1179/CO[1]
                         net (fo=35, routed)          0.956    21.641    Logic/apple_rand_pos[7]_i_1224[1]
    SLICE_X29Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    22.426 r  Logic/apple_rand_pos_reg[7]_i_1171/CO[3]
                         net (fo=1, routed)           0.000    22.426    Logic/apple_rand_pos_reg[7]_i_1171_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.540 r  Logic/apple_rand_pos_reg[7]_i_1166/CO[3]
                         net (fo=1, routed)           0.000    22.540    Logic/apple_rand_pos_reg[7]_i_1166_n_0
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.654 r  Logic/apple_rand_pos_reg[7]_i_1161/CO[3]
                         net (fo=1, routed)           0.000    22.654    Logic/apple_rand_pos_reg[7]_i_1161_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.768 r  Logic/apple_rand_pos_reg[7]_i_1156/CO[3]
                         net (fo=1, routed)           0.000    22.768    Logic/apple_rand_pos_reg[7]_i_1156_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.882 r  Logic/apple_rand_pos_reg[7]_i_1151/CO[3]
                         net (fo=1, routed)           0.000    22.882    Logic/apple_rand_pos_reg[7]_i_1151_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.996 r  Logic/apple_rand_pos_reg[7]_i_1146/CO[3]
                         net (fo=1, routed)           0.000    22.996    Logic/apple_rand_pos_reg[7]_i_1146_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.110 r  Logic/apple_rand_pos_reg[7]_i_1141/CO[3]
                         net (fo=1, routed)           0.000    23.110    Logic/apple_rand_pos_reg[7]_i_1141_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.224 r  Logic/apple_rand_pos_reg[7]_i_1138/CO[3]
                         net (fo=1, routed)           0.000    23.224    Logic/apple_rand_pos_reg[7]_i_1138_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.381 r  Logic/apple_rand_pos_reg[7]_i_1137/CO[1]
                         net (fo=35, routed)          0.835    24.216    Logic/apple_rand_pos[7]_i_1182[1]
    SLICE_X28Y5          LUT2 (Prop_lut2_I0_O)        0.329    24.545 r  Logic/apple_rand_pos[7]_i_1178/O
                         net (fo=1, routed)           0.000    24.545    Logic/apple_rand_pos[7]_i_1178_n_0
    SLICE_X28Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.095 r  Logic/apple_rand_pos_reg[7]_i_1129/CO[3]
                         net (fo=1, routed)           0.000    25.095    Logic/apple_rand_pos_reg[7]_i_1129_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.209 r  Logic/apple_rand_pos_reg[7]_i_1124/CO[3]
                         net (fo=1, routed)           0.000    25.209    Logic/apple_rand_pos_reg[7]_i_1124_n_0
    SLICE_X28Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.323 r  Logic/apple_rand_pos_reg[7]_i_1119/CO[3]
                         net (fo=1, routed)           0.000    25.323    Logic/apple_rand_pos_reg[7]_i_1119_n_0
    SLICE_X28Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.437 r  Logic/apple_rand_pos_reg[7]_i_1114/CO[3]
                         net (fo=1, routed)           0.000    25.437    Logic/apple_rand_pos_reg[7]_i_1114_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.551 r  Logic/apple_rand_pos_reg[7]_i_1109/CO[3]
                         net (fo=1, routed)           0.000    25.551    Logic/apple_rand_pos_reg[7]_i_1109_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.665 r  Logic/apple_rand_pos_reg[7]_i_1104/CO[3]
                         net (fo=1, routed)           0.000    25.665    Logic/apple_rand_pos_reg[7]_i_1104_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.779 r  Logic/apple_rand_pos_reg[7]_i_1099/CO[3]
                         net (fo=1, routed)           0.000    25.779    Logic/apple_rand_pos_reg[7]_i_1099_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.893 r  Logic/apple_rand_pos_reg[7]_i_1096/CO[3]
                         net (fo=1, routed)           0.000    25.893    Logic/apple_rand_pos_reg[7]_i_1096_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.050 r  Logic/apple_rand_pos_reg[7]_i_1095/CO[1]
                         net (fo=35, routed)          0.850    26.900    Logic_n_295
    SLICE_X28Y16         LUT2 (Prop_lut2_I0_O)        0.329    27.229 r  apple_rand_pos[7]_i_1128/O
                         net (fo=1, routed)           0.000    27.229    Logic/apple_rand_pos[7]_i_1085[0]
    SLICE_X28Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.761 r  Logic/apple_rand_pos_reg[7]_i_1077/CO[3]
                         net (fo=1, routed)           0.000    27.761    Logic/apple_rand_pos_reg[7]_i_1077_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.875 r  Logic/apple_rand_pos_reg[7]_i_1072/CO[3]
                         net (fo=1, routed)           0.000    27.875    Logic/apple_rand_pos_reg[7]_i_1072_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.989 r  Logic/apple_rand_pos_reg[7]_i_1067/CO[3]
                         net (fo=1, routed)           0.000    27.989    Logic/apple_rand_pos_reg[7]_i_1067_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.103 r  Logic/apple_rand_pos_reg[7]_i_1062/CO[3]
                         net (fo=1, routed)           0.000    28.103    Logic/apple_rand_pos_reg[7]_i_1062_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.217 r  Logic/apple_rand_pos_reg[7]_i_1057/CO[3]
                         net (fo=1, routed)           0.000    28.217    Logic/apple_rand_pos_reg[7]_i_1057_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.331 r  Logic/apple_rand_pos_reg[7]_i_1054/CO[3]
                         net (fo=1, routed)           0.000    28.331    Logic/apple_rand_pos_reg[7]_i_1054_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.488 r  Logic/apple_rand_pos_reg[7]_i_1053/CO[1]
                         net (fo=35, routed)          0.764    29.252    Logic/apple_rand_pos[7]_i_1098[1]
    SLICE_X29Y16         LUT2 (Prop_lut2_I0_O)        0.329    29.581 r  Logic/apple_rand_pos[7]_i_1094/O
                         net (fo=1, routed)           0.000    29.581    Logic/apple_rand_pos[7]_i_1094_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.131 r  Logic/apple_rand_pos_reg[7]_i_1045/CO[3]
                         net (fo=1, routed)           0.000    30.131    Logic/apple_rand_pos_reg[7]_i_1045_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.245 r  Logic/apple_rand_pos_reg[7]_i_1040/CO[3]
                         net (fo=1, routed)           0.000    30.245    Logic/apple_rand_pos_reg[7]_i_1040_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.359 r  Logic/apple_rand_pos_reg[7]_i_1035/CO[3]
                         net (fo=1, routed)           0.000    30.359    Logic/apple_rand_pos_reg[7]_i_1035_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.473 r  Logic/apple_rand_pos_reg[7]_i_1030/CO[3]
                         net (fo=1, routed)           0.000    30.473    Logic/apple_rand_pos_reg[7]_i_1030_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.587 r  Logic/apple_rand_pos_reg[7]_i_1025/CO[3]
                         net (fo=1, routed)           0.000    30.587    Logic/apple_rand_pos_reg[7]_i_1025_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.701 r  Logic/apple_rand_pos_reg[7]_i_1020/CO[3]
                         net (fo=1, routed)           0.000    30.701    Logic/apple_rand_pos_reg[7]_i_1020_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.815 r  Logic/apple_rand_pos_reg[7]_i_1015/CO[3]
                         net (fo=1, routed)           0.000    30.815    Logic/apple_rand_pos_reg[7]_i_1015_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.929 r  Logic/apple_rand_pos_reg[7]_i_1012/CO[3]
                         net (fo=1, routed)           0.000    30.929    Logic/apple_rand_pos_reg[7]_i_1012_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.086 r  Logic/apple_rand_pos_reg[7]_i_1011/CO[1]
                         net (fo=35, routed)          0.856    31.942    Logic/apple_rand_pos[7]_i_1056[1]
    SLICE_X30Y20         LUT2 (Prop_lut2_I0_O)        0.329    32.271 r  Logic/apple_rand_pos[7]_i_1052/O
                         net (fo=1, routed)           0.000    32.271    Logic/apple_rand_pos[7]_i_1052_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.804 r  Logic/apple_rand_pos_reg[7]_i_1003/CO[3]
                         net (fo=1, routed)           0.000    32.804    Logic/apple_rand_pos_reg[7]_i_1003_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.921 r  Logic/apple_rand_pos_reg[7]_i_998/CO[3]
                         net (fo=1, routed)           0.000    32.921    Logic/apple_rand_pos_reg[7]_i_998_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.038 r  Logic/apple_rand_pos_reg[7]_i_993/CO[3]
                         net (fo=1, routed)           0.000    33.038    Logic/apple_rand_pos_reg[7]_i_993_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.155 r  Logic/apple_rand_pos_reg[7]_i_988/CO[3]
                         net (fo=1, routed)           0.000    33.155    Logic/apple_rand_pos_reg[7]_i_988_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.272 r  Logic/apple_rand_pos_reg[7]_i_983/CO[3]
                         net (fo=1, routed)           0.009    33.281    Logic/apple_rand_pos_reg[7]_i_983_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.398 r  Logic/apple_rand_pos_reg[7]_i_978/CO[3]
                         net (fo=1, routed)           0.000    33.398    Logic/apple_rand_pos_reg[7]_i_978_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.515 r  Logic/apple_rand_pos_reg[7]_i_973/CO[3]
                         net (fo=1, routed)           0.000    33.515    Logic/apple_rand_pos_reg[7]_i_973_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.632 r  Logic/apple_rand_pos_reg[7]_i_970/CO[3]
                         net (fo=1, routed)           0.000    33.632    Logic/apple_rand_pos_reg[7]_i_970_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.789 r  Logic/apple_rand_pos_reg[7]_i_969/CO[1]
                         net (fo=35, routed)          1.016    34.805    Logic/apple_rand_pos[7]_i_1014[1]
    SLICE_X31Y23         LUT2 (Prop_lut2_I0_O)        0.332    35.137 r  Logic/apple_rand_pos[7]_i_1010/O
                         net (fo=1, routed)           0.000    35.137    Logic/apple_rand_pos[7]_i_1010_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.687 r  Logic/apple_rand_pos_reg[7]_i_961/CO[3]
                         net (fo=1, routed)           0.000    35.687    Logic/apple_rand_pos_reg[7]_i_961_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.801 r  Logic/apple_rand_pos_reg[7]_i_956/CO[3]
                         net (fo=1, routed)           0.009    35.811    Logic/apple_rand_pos_reg[7]_i_956_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.924 r  Logic/apple_rand_pos_reg[7]_i_951/CO[3]
                         net (fo=1, routed)           0.000    35.924    Logic/apple_rand_pos_reg[7]_i_951_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.038 r  Logic/apple_rand_pos_reg[7]_i_946/CO[3]
                         net (fo=1, routed)           0.000    36.038    Logic/apple_rand_pos_reg[7]_i_946_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.152 r  Logic/apple_rand_pos_reg[7]_i_941/CO[3]
                         net (fo=1, routed)           0.000    36.152    Logic/apple_rand_pos_reg[7]_i_941_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.266 r  Logic/apple_rand_pos_reg[7]_i_936/CO[3]
                         net (fo=1, routed)           0.000    36.266    Logic/apple_rand_pos_reg[7]_i_936_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.380 r  Logic/apple_rand_pos_reg[7]_i_931/CO[3]
                         net (fo=1, routed)           0.000    36.380    Logic/apple_rand_pos_reg[7]_i_931_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.494 r  Logic/apple_rand_pos_reg[7]_i_928/CO[3]
                         net (fo=1, routed)           0.000    36.494    Logic/apple_rand_pos_reg[7]_i_928_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.651 r  Logic/apple_rand_pos_reg[7]_i_927/CO[1]
                         net (fo=35, routed)          0.930    37.581    Logic/apple_rand_pos[7]_i_972[1]
    SLICE_X29Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    38.366 r  Logic/apple_rand_pos_reg[7]_i_919/CO[3]
                         net (fo=1, routed)           0.000    38.366    Logic/apple_rand_pos_reg[7]_i_919_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.480 r  Logic/apple_rand_pos_reg[7]_i_914/CO[3]
                         net (fo=1, routed)           0.000    38.480    Logic/apple_rand_pos_reg[7]_i_914_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.594 r  Logic/apple_rand_pos_reg[7]_i_909/CO[3]
                         net (fo=1, routed)           0.000    38.594    Logic/apple_rand_pos_reg[7]_i_909_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.708 r  Logic/apple_rand_pos_reg[7]_i_904/CO[3]
                         net (fo=1, routed)           0.000    38.708    Logic/apple_rand_pos_reg[7]_i_904_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.822 r  Logic/apple_rand_pos_reg[7]_i_899/CO[3]
                         net (fo=1, routed)           0.000    38.822    Logic/apple_rand_pos_reg[7]_i_899_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.936 r  Logic/apple_rand_pos_reg[7]_i_894/CO[3]
                         net (fo=1, routed)           0.000    38.936    Logic/apple_rand_pos_reg[7]_i_894_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.050 r  Logic/apple_rand_pos_reg[7]_i_889/CO[3]
                         net (fo=1, routed)           0.000    39.050    Logic/apple_rand_pos_reg[7]_i_889_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.164 r  Logic/apple_rand_pos_reg[7]_i_886/CO[3]
                         net (fo=1, routed)           0.000    39.164    Logic/apple_rand_pos_reg[7]_i_886_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.321 r  Logic/apple_rand_pos_reg[7]_i_885/CO[1]
                         net (fo=35, routed)          0.806    40.128    Logic/apple_rand_pos[7]_i_930[1]
    SLICE_X28Y31         LUT2 (Prop_lut2_I0_O)        0.329    40.457 r  Logic/apple_rand_pos[7]_i_926/O
                         net (fo=1, routed)           0.000    40.457    Logic/apple_rand_pos[7]_i_926_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.007 r  Logic/apple_rand_pos_reg[7]_i_877/CO[3]
                         net (fo=1, routed)           0.000    41.007    Logic/apple_rand_pos_reg[7]_i_877_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.121 r  Logic/apple_rand_pos_reg[7]_i_872/CO[3]
                         net (fo=1, routed)           0.000    41.121    Logic/apple_rand_pos_reg[7]_i_872_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.235 r  Logic/apple_rand_pos_reg[7]_i_867/CO[3]
                         net (fo=1, routed)           0.000    41.235    Logic/apple_rand_pos_reg[7]_i_867_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.349 r  Logic/apple_rand_pos_reg[7]_i_862/CO[3]
                         net (fo=1, routed)           0.000    41.349    Logic/apple_rand_pos_reg[7]_i_862_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.463 r  Logic/apple_rand_pos_reg[7]_i_857/CO[3]
                         net (fo=1, routed)           0.000    41.463    Logic/apple_rand_pos_reg[7]_i_857_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.577 r  Logic/apple_rand_pos_reg[7]_i_852/CO[3]
                         net (fo=1, routed)           0.000    41.577    Logic/apple_rand_pos_reg[7]_i_852_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.691 r  Logic/apple_rand_pos_reg[7]_i_847/CO[3]
                         net (fo=1, routed)           0.000    41.691    Logic/apple_rand_pos_reg[7]_i_847_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.805 r  Logic/apple_rand_pos_reg[7]_i_844/CO[3]
                         net (fo=1, routed)           0.000    41.805    Logic/apple_rand_pos_reg[7]_i_844_n_0
    SLICE_X28Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.962 r  Logic/apple_rand_pos_reg[7]_i_843/CO[1]
                         net (fo=35, routed)          0.861    42.823    Logic/apple_rand_pos[7]_i_888[1]
    SLICE_X30Y36         LUT2 (Prop_lut2_I0_O)        0.329    43.152 r  Logic/apple_rand_pos[7]_i_884/O
                         net (fo=1, routed)           0.000    43.152    Logic/apple_rand_pos[7]_i_884_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.685 r  Logic/apple_rand_pos_reg[7]_i_835/CO[3]
                         net (fo=1, routed)           0.000    43.685    Logic/apple_rand_pos_reg[7]_i_835_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.802 r  Logic/apple_rand_pos_reg[7]_i_830/CO[3]
                         net (fo=1, routed)           0.000    43.802    Logic/apple_rand_pos_reg[7]_i_830_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.919 r  Logic/apple_rand_pos_reg[7]_i_825/CO[3]
                         net (fo=1, routed)           0.000    43.919    Logic/apple_rand_pos_reg[7]_i_825_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.036 r  Logic/apple_rand_pos_reg[7]_i_820/CO[3]
                         net (fo=1, routed)           0.000    44.036    Logic/apple_rand_pos_reg[7]_i_820_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.153 r  Logic/apple_rand_pos_reg[7]_i_815/CO[3]
                         net (fo=1, routed)           0.000    44.153    Logic/apple_rand_pos_reg[7]_i_815_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.270 r  Logic/apple_rand_pos_reg[7]_i_810/CO[3]
                         net (fo=1, routed)           0.000    44.270    Logic/apple_rand_pos_reg[7]_i_810_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.387 r  Logic/apple_rand_pos_reg[7]_i_805/CO[3]
                         net (fo=1, routed)           0.000    44.387    Logic/apple_rand_pos_reg[7]_i_805_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.504 r  Logic/apple_rand_pos_reg[7]_i_802/CO[3]
                         net (fo=1, routed)           0.000    44.504    Logic/apple_rand_pos_reg[7]_i_802_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.661 r  Logic/apple_rand_pos_reg[7]_i_801/CO[1]
                         net (fo=35, routed)          0.835    45.496    Logic_n_526
    SLICE_X29Y42         LUT2 (Prop_lut2_I0_O)        0.332    45.828 r  apple_rand_pos[7]_i_838/O
                         net (fo=1, routed)           0.000    45.828    Logic/apple_rand_pos[7]_i_782[1]
    SLICE_X29Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.378 r  Logic/apple_rand_pos_reg[7]_i_774/CO[3]
                         net (fo=1, routed)           0.000    46.378    Logic/apple_rand_pos_reg[7]_i_774_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.492 r  Logic/apple_rand_pos_reg[7]_i_769/CO[3]
                         net (fo=1, routed)           0.000    46.492    Logic/apple_rand_pos_reg[7]_i_769_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.606 r  Logic/apple_rand_pos_reg[7]_i_764/CO[3]
                         net (fo=1, routed)           0.000    46.606    Logic/apple_rand_pos_reg[7]_i_764_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.720 r  Logic/apple_rand_pos_reg[7]_i_759/CO[3]
                         net (fo=1, routed)           0.000    46.720    Logic/apple_rand_pos_reg[7]_i_759_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.834 r  Logic/apple_rand_pos_reg[7]_i_754/CO[3]
                         net (fo=1, routed)           0.000    46.834    Logic/apple_rand_pos_reg[7]_i_754_n_0
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.948 r  Logic/apple_rand_pos_reg[7]_i_749/CO[3]
                         net (fo=1, routed)           0.000    46.948    Logic/apple_rand_pos_reg[7]_i_749_n_0
    SLICE_X29Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.062 r  Logic/apple_rand_pos_reg[7]_i_746/CO[3]
                         net (fo=1, routed)           0.000    47.062    Logic/apple_rand_pos_reg[7]_i_746_n_0
    SLICE_X29Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.219 r  Logic/apple_rand_pos_reg[7]_i_745/CO[1]
                         net (fo=35, routed)          0.714    47.933    Logic/apple_rand_pos[7]_i_804[1]
    SLICE_X30Y46         LUT2 (Prop_lut2_I0_O)        0.329    48.262 r  Logic/apple_rand_pos[7]_i_786/O
                         net (fo=1, routed)           0.000    48.262    Logic/apple_rand_pos[7]_i_786_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.795 r  Logic/apple_rand_pos_reg[7]_i_715/CO[3]
                         net (fo=1, routed)           0.000    48.795    Logic/apple_rand_pos_reg[7]_i_715_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.912 r  Logic/apple_rand_pos_reg[7]_i_710/CO[3]
                         net (fo=1, routed)           0.000    48.912    Logic/apple_rand_pos_reg[7]_i_710_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.029 r  Logic/apple_rand_pos_reg[7]_i_705/CO[3]
                         net (fo=1, routed)           0.000    49.029    Logic/apple_rand_pos_reg[7]_i_705_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.146 r  Logic/apple_rand_pos_reg[7]_i_700/CO[3]
                         net (fo=1, routed)           0.001    49.146    Logic/apple_rand_pos_reg[7]_i_700_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.263 r  Logic/apple_rand_pos_reg[7]_i_695/CO[3]
                         net (fo=1, routed)           0.000    49.263    Logic/apple_rand_pos_reg[7]_i_695_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.380 r  Logic/apple_rand_pos_reg[7]_i_690/CO[3]
                         net (fo=1, routed)           0.000    49.380    Logic/apple_rand_pos_reg[7]_i_690_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.497 r  Logic/apple_rand_pos_reg[7]_i_685/CO[3]
                         net (fo=1, routed)           0.000    49.497    Logic/apple_rand_pos_reg[7]_i_685_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.614 r  Logic/apple_rand_pos_reg[7]_i_682/CO[3]
                         net (fo=1, routed)           0.000    49.614    Logic/apple_rand_pos_reg[7]_i_682_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.771 r  Logic/apple_rand_pos_reg[7]_i_681/CO[1]
                         net (fo=35, routed)          0.840    50.611    Logic_n_592
    SLICE_X28Y52         LUT2 (Prop_lut2_I0_O)        0.332    50.943 r  apple_rand_pos[7]_i_718/O
                         net (fo=1, routed)           0.000    50.943    Logic/apple_rand_pos[7]_i_653[1]
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.493 r  Logic/apple_rand_pos_reg[7]_i_645/CO[3]
                         net (fo=1, routed)           0.000    51.493    Logic/apple_rand_pos_reg[7]_i_645_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.607 r  Logic/apple_rand_pos_reg[7]_i_640/CO[3]
                         net (fo=1, routed)           0.000    51.607    Logic/apple_rand_pos_reg[7]_i_640_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.721 r  Logic/apple_rand_pos_reg[7]_i_635/CO[3]
                         net (fo=1, routed)           0.000    51.721    Logic/apple_rand_pos_reg[7]_i_635_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.835 r  Logic/apple_rand_pos_reg[7]_i_630/CO[3]
                         net (fo=1, routed)           0.000    51.835    Logic/apple_rand_pos_reg[7]_i_630_n_0
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.949 r  Logic/apple_rand_pos_reg[7]_i_625/CO[3]
                         net (fo=1, routed)           0.000    51.949    Logic/apple_rand_pos_reg[7]_i_625_n_0
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.063 r  Logic/apple_rand_pos_reg[7]_i_620/CO[3]
                         net (fo=1, routed)           0.000    52.063    Logic/apple_rand_pos_reg[7]_i_620_n_0
    SLICE_X28Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.177 r  Logic/apple_rand_pos_reg[7]_i_617/CO[3]
                         net (fo=1, routed)           0.000    52.177    Logic/apple_rand_pos_reg[7]_i_617_n_0
    SLICE_X28Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.334 r  Logic/apple_rand_pos_reg[7]_i_616/CO[1]
                         net (fo=35, routed)          0.775    53.109    Logic/apple_rand_pos[7]_i_684[1]
    SLICE_X29Y55         LUT2 (Prop_lut2_I0_O)        0.329    53.438 r  Logic/apple_rand_pos[7]_i_657/O
                         net (fo=1, routed)           0.000    53.438    Logic/apple_rand_pos[7]_i_657_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.988 r  Logic/apple_rand_pos_reg[7]_i_574/CO[3]
                         net (fo=1, routed)           0.000    53.988    Logic/apple_rand_pos_reg[7]_i_574_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.102 r  Logic/apple_rand_pos_reg[7]_i_569/CO[3]
                         net (fo=1, routed)           0.000    54.102    Logic/apple_rand_pos_reg[7]_i_569_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.216 r  Logic/apple_rand_pos_reg[7]_i_564/CO[3]
                         net (fo=1, routed)           0.000    54.216    Logic/apple_rand_pos_reg[7]_i_564_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.330 r  Logic/apple_rand_pos_reg[7]_i_559/CO[3]
                         net (fo=1, routed)           0.000    54.330    Logic/apple_rand_pos_reg[7]_i_559_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.444 r  Logic/apple_rand_pos_reg[7]_i_554/CO[3]
                         net (fo=1, routed)           0.000    54.444    Logic/apple_rand_pos_reg[7]_i_554_n_0
    SLICE_X29Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.558 r  Logic/apple_rand_pos_reg[7]_i_549/CO[3]
                         net (fo=1, routed)           0.000    54.558    Logic/apple_rand_pos_reg[7]_i_549_n_0
    SLICE_X29Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.672 r  Logic/apple_rand_pos_reg[7]_i_544/CO[3]
                         net (fo=1, routed)           0.000    54.672    Logic/apple_rand_pos_reg[7]_i_544_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.786 r  Logic/apple_rand_pos_reg[7]_i_541/CO[3]
                         net (fo=1, routed)           0.000    54.786    Logic/apple_rand_pos_reg[7]_i_541_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.943 r  Logic/apple_rand_pos_reg[7]_i_540/CO[1]
                         net (fo=35, routed)          0.708    55.651    Logic/apple_rand_pos[7]_i_619[1]
    SLICE_X28Y60         LUT2 (Prop_lut2_I0_O)        0.329    55.980 r  Logic/apple_rand_pos[7]_i_581/O
                         net (fo=1, routed)           0.000    55.980    Logic/apple_rand_pos[7]_i_581_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.530 r  Logic/apple_rand_pos_reg[7]_i_460/CO[3]
                         net (fo=1, routed)           0.000    56.530    Logic/apple_rand_pos_reg[7]_i_460_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.644 r  Logic/apple_rand_pos_reg[7]_i_455/CO[3]
                         net (fo=1, routed)           0.000    56.644    Logic/apple_rand_pos_reg[7]_i_455_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.758 r  Logic/apple_rand_pos_reg[7]_i_450/CO[3]
                         net (fo=1, routed)           0.000    56.758    Logic/apple_rand_pos_reg[7]_i_450_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.872 r  Logic/apple_rand_pos_reg[7]_i_445/CO[3]
                         net (fo=1, routed)           0.000    56.872    Logic/apple_rand_pos_reg[7]_i_445_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.986 r  Logic/apple_rand_pos_reg[7]_i_440/CO[3]
                         net (fo=1, routed)           0.000    56.986    Logic/apple_rand_pos_reg[7]_i_440_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.100 r  Logic/apple_rand_pos_reg[7]_i_435/CO[3]
                         net (fo=1, routed)           0.000    57.100    Logic/apple_rand_pos_reg[7]_i_435_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.214 r  Logic/apple_rand_pos_reg[7]_i_430/CO[3]
                         net (fo=1, routed)           0.000    57.214    Logic/apple_rand_pos_reg[7]_i_430_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.328 r  Logic/apple_rand_pos_reg[7]_i_427/CO[3]
                         net (fo=1, routed)           0.000    57.328    Logic/apple_rand_pos_reg[7]_i_427_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.485 r  Logic/apple_rand_pos_reg[7]_i_426/CO[1]
                         net (fo=35, routed)          0.752    58.237    Logic/apple_rand_pos[7]_i_543[1]
    SLICE_X29Y64         LUT2 (Prop_lut2_I0_O)        0.329    58.566 r  Logic/apple_rand_pos[7]_i_467/O
                         net (fo=1, routed)           0.000    58.566    Logic/apple_rand_pos[7]_i_467_n_0
    SLICE_X29Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.116 r  Logic/apple_rand_pos_reg[7]_i_376/CO[3]
                         net (fo=1, routed)           0.000    59.116    Logic/apple_rand_pos_reg[7]_i_376_n_0
    SLICE_X29Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.230 r  Logic/apple_rand_pos_reg[7]_i_371/CO[3]
                         net (fo=1, routed)           0.000    59.230    Logic/apple_rand_pos_reg[7]_i_371_n_0
    SLICE_X29Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.344 r  Logic/apple_rand_pos_reg[7]_i_366/CO[3]
                         net (fo=1, routed)           0.000    59.344    Logic/apple_rand_pos_reg[7]_i_366_n_0
    SLICE_X29Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.458 r  Logic/apple_rand_pos_reg[7]_i_361/CO[3]
                         net (fo=1, routed)           0.000    59.458    Logic/apple_rand_pos_reg[7]_i_361_n_0
    SLICE_X29Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.572 r  Logic/apple_rand_pos_reg[7]_i_356/CO[3]
                         net (fo=1, routed)           0.000    59.572    Logic/apple_rand_pos_reg[7]_i_356_n_0
    SLICE_X29Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.686 r  Logic/apple_rand_pos_reg[7]_i_351/CO[3]
                         net (fo=1, routed)           0.000    59.686    Logic/apple_rand_pos_reg[7]_i_351_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.800 r  Logic/apple_rand_pos_reg[7]_i_346/CO[3]
                         net (fo=1, routed)           0.000    59.800    Logic/apple_rand_pos_reg[7]_i_346_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.914 r  Logic/apple_rand_pos_reg[7]_i_343/CO[3]
                         net (fo=1, routed)           0.000    59.914    Logic/apple_rand_pos_reg[7]_i_343_n_0
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.071 r  Logic/apple_rand_pos_reg[7]_i_342/CO[1]
                         net (fo=35, routed)          0.854    60.925    Logic/apple_rand_pos[7]_i_429[1]
    SLICE_X30Y68         LUT2 (Prop_lut2_I0_O)        0.329    61.254 r  Logic/apple_rand_pos[7]_i_383/O
                         net (fo=1, routed)           0.000    61.254    Logic/apple_rand_pos[7]_i_383_n_0
    SLICE_X30Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.787 r  Logic/apple_rand_pos_reg[7]_i_242/CO[3]
                         net (fo=1, routed)           0.000    61.787    Logic/apple_rand_pos_reg[7]_i_242_n_0
    SLICE_X30Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.904 r  Logic/apple_rand_pos_reg[7]_i_237/CO[3]
                         net (fo=1, routed)           0.000    61.904    Logic/apple_rand_pos_reg[7]_i_237_n_0
    SLICE_X30Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.021 r  Logic/apple_rand_pos_reg[7]_i_236/CO[3]
                         net (fo=1, routed)           0.000    62.021    Logic/apple_rand_pos_reg[7]_i_236_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.138 r  Logic/apple_rand_pos_reg[7]_i_231/CO[3]
                         net (fo=1, routed)           0.000    62.138    Logic/apple_rand_pos_reg[7]_i_231_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.255 r  Logic/apple_rand_pos_reg[7]_i_226/CO[3]
                         net (fo=1, routed)           0.000    62.255    Logic/apple_rand_pos_reg[7]_i_226_n_0
    SLICE_X30Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.372 r  Logic/apple_rand_pos_reg[7]_i_221/CO[3]
                         net (fo=1, routed)           0.000    62.372    Logic/apple_rand_pos_reg[7]_i_221_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.489 r  Logic/apple_rand_pos_reg[7]_i_216/CO[3]
                         net (fo=1, routed)           0.009    62.498    Logic/apple_rand_pos_reg[7]_i_216_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.615 r  Logic/apple_rand_pos_reg[7]_i_213/CO[3]
                         net (fo=1, routed)           0.000    62.615    Logic/apple_rand_pos_reg[7]_i_213_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.772 r  Logic/apple_rand_pos_reg[7]_i_212/CO[1]
                         net (fo=35, routed)          0.918    63.690    Logic/apple_rand_pos[7]_i_345[1]
    SLICE_X31Y71         LUT2 (Prop_lut2_I0_O)        0.332    64.022 r  Logic/apple_rand_pos[7]_i_249/O
                         net (fo=1, routed)           0.000    64.022    Logic/apple_rand_pos[7]_i_249_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.572 r  Logic/apple_rand_pos_reg[7]_i_160/CO[3]
                         net (fo=1, routed)           0.000    64.572    Logic/apple_rand_pos_reg[7]_i_160_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.686 r  Logic/apple_rand_pos_reg[7]_i_155/CO[3]
                         net (fo=1, routed)           0.000    64.686    Logic/apple_rand_pos_reg[7]_i_155_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.800 r  Logic/apple_rand_pos_reg[7]_i_154/CO[3]
                         net (fo=1, routed)           0.000    64.800    Logic/apple_rand_pos_reg[7]_i_154_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.914 r  Logic/apple_rand_pos_reg[7]_i_207/CO[3]
                         net (fo=1, routed)           0.009    64.923    Logic/apple_rand_pos_reg[7]_i_207_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.037 r  Logic/apple_rand_pos_reg[7]_i_149/CO[3]
                         net (fo=1, routed)           0.000    65.037    Logic/apple_rand_pos_reg[7]_i_149_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.151 r  Logic/apple_rand_pos_reg[7]_i_144/CO[3]
                         net (fo=1, routed)           0.000    65.151    Logic/apple_rand_pos_reg[7]_i_144_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.265 r  Logic/apple_rand_pos_reg[7]_i_139/CO[3]
                         net (fo=1, routed)           0.000    65.265    Logic/apple_rand_pos_reg[7]_i_139_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.379 r  Logic/apple_rand_pos_reg[7]_i_136/CO[3]
                         net (fo=1, routed)           0.000    65.379    Logic/apple_rand_pos_reg[7]_i_136_n_0
    SLICE_X31Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.536 r  Logic/apple_rand_pos_reg[7]_i_135/CO[1]
                         net (fo=35, routed)          0.734    66.270    Logic/apple_rand_pos[7]_i_215[1]
    SLICE_X29Y75         LUT2 (Prop_lut2_I0_O)        0.329    66.599 r  Logic/apple_rand_pos[7]_i_167/O
                         net (fo=1, routed)           0.000    66.599    Logic/apple_rand_pos[7]_i_167_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.149 r  Logic/apple_rand_pos_reg[7]_i_92/CO[3]
                         net (fo=1, routed)           0.000    67.149    Logic/apple_rand_pos_reg[7]_i_92_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.263 r  Logic/apple_rand_pos_reg[7]_i_87/CO[3]
                         net (fo=1, routed)           0.000    67.263    Logic/apple_rand_pos_reg[7]_i_87_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.377 r  Logic/apple_rand_pos_reg[7]_i_86/CO[3]
                         net (fo=1, routed)           0.000    67.377    Logic/apple_rand_pos_reg[7]_i_86_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.491 r  Logic/apple_rand_pos_reg[7]_i_202/CO[3]
                         net (fo=1, routed)           0.000    67.491    Logic/apple_rand_pos_reg[7]_i_202_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.605 r  Logic/apple_rand_pos_reg[7]_i_130/CO[3]
                         net (fo=1, routed)           0.000    67.605    Logic/apple_rand_pos_reg[7]_i_130_n_0
    SLICE_X29Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.719 r  Logic/apple_rand_pos_reg[7]_i_81/CO[3]
                         net (fo=1, routed)           0.000    67.719    Logic/apple_rand_pos_reg[7]_i_81_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.833 r  Logic/apple_rand_pos_reg[7]_i_76/CO[3]
                         net (fo=1, routed)           0.000    67.833    Logic/apple_rand_pos_reg[7]_i_76_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.947 r  Logic/apple_rand_pos_reg[7]_i_73/CO[3]
                         net (fo=1, routed)           0.000    67.947    Logic/apple_rand_pos_reg[7]_i_73_n_0
    SLICE_X29Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.104 r  Logic/apple_rand_pos_reg[7]_i_72/CO[1]
                         net (fo=35, routed)          0.873    68.977    Logic/apple_rand_pos[7]_i_138[1]
    SLICE_X28Y78         LUT2 (Prop_lut2_I0_O)        0.329    69.306 r  Logic/apple_rand_pos[7]_i_99/O
                         net (fo=1, routed)           0.000    69.306    Logic/apple_rand_pos[7]_i_99_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.856 r  Logic/apple_rand_pos_reg[7]_i_48/CO[3]
                         net (fo=1, routed)           0.000    69.856    Logic/apple_rand_pos_reg[7]_i_48_n_0
    SLICE_X28Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.970 r  Logic/apple_rand_pos_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000    69.970    Logic/apple_rand_pos_reg[7]_i_43_n_0
    SLICE_X28Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.084 r  Logic/apple_rand_pos_reg[7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    70.084    Logic/apple_rand_pos_reg[7]_i_42_n_0
    SLICE_X28Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.198 r  Logic/apple_rand_pos_reg[7]_i_197/CO[3]
                         net (fo=1, routed)           0.000    70.198    Logic/apple_rand_pos_reg[7]_i_197_n_0
    SLICE_X28Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.312 r  Logic/apple_rand_pos_reg[7]_i_125/CO[3]
                         net (fo=1, routed)           0.000    70.312    Logic/apple_rand_pos_reg[7]_i_125_n_0
    SLICE_X28Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.426 r  Logic/apple_rand_pos_reg[7]_i_67/CO[3]
                         net (fo=1, routed)           0.000    70.426    Logic/apple_rand_pos_reg[7]_i_67_n_0
    SLICE_X28Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.540 r  Logic/apple_rand_pos_reg[7]_i_37/CO[3]
                         net (fo=1, routed)           0.000    70.540    Logic/apple_rand_pos_reg[7]_i_37_n_0
    SLICE_X28Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.654 r  Logic/apple_rand_pos_reg[7]_i_34/CO[3]
                         net (fo=1, routed)           0.000    70.654    Logic/apple_rand_pos_reg[7]_i_34_n_0
    SLICE_X28Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.811 r  Logic/apple_rand_pos_reg[7]_i_33/CO[1]
                         net (fo=35, routed)          0.683    71.494    Logic/apple_rand_pos[7]_i_75[1]
    SLICE_X28Y87         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    72.279 r  Logic/apple_rand_pos_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    72.279    Logic/apple_rand_pos_reg[6]_i_5_n_0
    SLICE_X28Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.393 r  Logic/apple_rand_pos_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    72.393    Logic/apple_rand_pos_reg[7]_i_20_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.507 r  Logic/apple_rand_pos_reg[7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    72.507    Logic/apple_rand_pos_reg[7]_i_19_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.621 r  Logic/apple_rand_pos_reg[7]_i_192/CO[3]
                         net (fo=1, routed)           0.000    72.621    Logic/apple_rand_pos_reg[7]_i_192_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.735 r  Logic/apple_rand_pos_reg[7]_i_120/CO[3]
                         net (fo=1, routed)           0.000    72.735    Logic/apple_rand_pos_reg[7]_i_120_n_0
    SLICE_X28Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.849 r  Logic/apple_rand_pos_reg[7]_i_62/CO[3]
                         net (fo=1, routed)           0.000    72.849    Logic/apple_rand_pos_reg[7]_i_62_n_0
    SLICE_X28Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.963 r  Logic/apple_rand_pos_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    72.963    Logic/apple_rand_pos_reg[7]_i_28_n_0
    SLICE_X28Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.077 r  Logic/apple_rand_pos_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    73.077    Logic/apple_rand_pos_reg[7]_i_16_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.234 r  Logic/apple_rand_pos_reg[7]_i_15/CO[1]
                         net (fo=35, routed)          0.935    74.169    Logic/apple_rand_pos[7]_i_36[1]
    SLICE_X29Y86         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.803    74.972 r  Logic/apple_rand_pos_reg[1]_i_2/O[1]
                         net (fo=1, routed)           0.303    75.275    Logic/apple_rand_pos_reg[1]_i_2_n_6
    SLICE_X31Y86         LUT4 (Prop_lut4_I3_O)        0.303    75.578 r  Logic/apple_rand_pos[0]_i_1/O
                         net (fo=1, routed)           0.000    75.578    Logic/apple_rand_pos[0]
    SLICE_X31Y86         FDRE                                         r  Logic/apple_rand_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4050, routed)        1.427    14.798    Logic/clk_IBUF_BUFG
    SLICE_X31Y86         FDRE                                         r  Logic/apple_rand_pos_reg[0]/C
                         clock pessimism              0.180    14.978    
                         clock uncertainty           -0.035    14.943    
    SLICE_X31Y86         FDRE (Setup_fdre_C_D)        0.029    14.972    Logic/apple_rand_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         14.972    
                         arrival time                         -75.578    
  -------------------------------------------------------------------
                         slack                                -60.607    

Slack (VIOLATED) :        -7.970ns  (required time - arrival time)
  Source:                 Logic/body_tile_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Logic/right_snake_body_direction_reg_128_191_7_7/DP/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.996ns  (logic 3.543ns (20.846%)  route 13.453ns (79.154%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 14.811 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=4050, routed)        1.574     5.126    Logic/clk_IBUF_BUFG
    SLICE_X57Y48         FDRE                                         r  Logic/body_tile_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y48         FDRE (Prop_fdre_C_Q)         0.419     5.545 f  Logic/body_tile_counter_reg[4]/Q
                         net (fo=9, routed)           0.547     6.091    Logic/body_tile_counter_reg[4]
    SLICE_X54Y48         LUT3 (Prop_lut3_I1_O)        0.296     6.387 r  Logic/left_snake_body_direction_reg_0_63_0_2_i_228/O
                         net (fo=1, routed)           0.000     6.387    Logic/left_snake_body_direction_reg_0_63_0_2_i_228_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.920 r  Logic/left_snake_body_direction_reg_0_63_0_2_i_112/CO[3]
                         net (fo=1, routed)           0.000     6.920    Logic/left_snake_body_direction_reg_0_63_0_2_i_112_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.037 r  Logic/left_snake_body_direction_reg_0_63_0_2_i_50/CO[3]
                         net (fo=1, routed)           0.001     7.038    Logic/left_snake_body_direction_reg_0_63_0_2_i_50_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.267 f  Logic/left_snake_body_direction_reg_0_63_0_2_i_26/CO[2]
                         net (fo=59, routed)          0.629     7.897    Logic/body_tile_applied
    SLICE_X55Y51         LUT2 (Prop_lut2_I1_O)        0.306     8.203 r  Logic/right_snake_body_direction_reg_0_63_0_2_i_33/O
                         net (fo=117, routed)         7.197    15.399    Logic/right_snake_body_direction_reg_0_63_0_2_i_33_n_0
    SLICE_X33Y84         MUXF7 (Prop_muxf7_S_O)       0.499    15.898 f  Logic/right_snake_body_direction_reg_0_63_0_2_i_157/O
                         net (fo=1, routed)           0.000    15.898    Logic/right_snake_body_direction_reg_0_63_0_2_i_157_n_0
    SLICE_X33Y84         MUXF8 (Prop_muxf8_I0_O)      0.104    16.002 f  Logic/right_snake_body_direction_reg_0_63_0_2_i_74/O
                         net (fo=1, routed)           1.271    17.273    Logic/right_snake_body_direction_reg_0_63_0_2_i_74_n_0
    SLICE_X46Y84         LUT6 (Prop_lut6_I5_O)        0.316    17.589 r  Logic/right_snake_body_direction_reg_0_63_0_2_i_30/O
                         net (fo=1, routed)           1.159    18.748    Logic/right_snake_body_direction_reg_0_63_0_2_i_30_n_0
    SLICE_X47Y62         LUT6 (Prop_lut6_I3_O)        0.124    18.872 r  Logic/right_snake_body_direction_reg_0_63_0_2_i_12/O
                         net (fo=4, routed)           1.191    20.064    Logic/right_snake_body_direction_reg_0_63_0_2_i_12_n_0
    SLICE_X49Y63         LUT6 (Prop_lut6_I4_O)        0.124    20.188 r  Logic/right_snake_body_direction_reg_0_63_3_5_i_6/O
                         net (fo=2, routed)           0.548    20.735    Logic/right_snake_body_direction_reg_0_63_3_5_i_6_n_0
    SLICE_X48Y63         LUT3 (Prop_lut3_I1_O)        0.124    20.859 r  Logic/right_snake_body_direction_reg_0_63_3_5_i_3/O
                         net (fo=1, routed)           0.000    20.859    Logic/right_snake_body_direction_reg_0_63_3_5_i_3_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    21.211 r  Logic/right_snake_body_direction_reg_0_63_3_5_i_1/O[3]
                         net (fo=6, routed)           0.911    22.122    Logic/right_snake_body_direction_reg_128_191_7_7/D
    SLICE_X52Y50         RAMD64E                                      r  Logic/right_snake_body_direction_reg_128_191_7_7/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4050, routed)        1.440    14.811    Logic/right_snake_body_direction_reg_128_191_7_7/WCLK
    SLICE_X52Y50         RAMD64E                                      r  Logic/right_snake_body_direction_reg_128_191_7_7/DP/CLK
                         clock pessimism              0.180    14.991    
                         clock uncertainty           -0.035    14.956    
    SLICE_X52Y50         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.804    14.152    Logic/right_snake_body_direction_reg_128_191_7_7/DP
  -------------------------------------------------------------------
                         required time                         14.152    
                         arrival time                         -22.122    
  -------------------------------------------------------------------
                         slack                                 -7.970    

Slack (VIOLATED) :        -7.962ns  (required time - arrival time)
  Source:                 Logic/body_tile_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Logic/right_snake_body_direction_reg_64_127_7_7/DP/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.988ns  (logic 3.543ns (20.856%)  route 13.445ns (79.144%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 14.811 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=4050, routed)        1.574     5.126    Logic/clk_IBUF_BUFG
    SLICE_X57Y48         FDRE                                         r  Logic/body_tile_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y48         FDRE (Prop_fdre_C_Q)         0.419     5.545 f  Logic/body_tile_counter_reg[4]/Q
                         net (fo=9, routed)           0.547     6.091    Logic/body_tile_counter_reg[4]
    SLICE_X54Y48         LUT3 (Prop_lut3_I1_O)        0.296     6.387 r  Logic/left_snake_body_direction_reg_0_63_0_2_i_228/O
                         net (fo=1, routed)           0.000     6.387    Logic/left_snake_body_direction_reg_0_63_0_2_i_228_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.920 r  Logic/left_snake_body_direction_reg_0_63_0_2_i_112/CO[3]
                         net (fo=1, routed)           0.000     6.920    Logic/left_snake_body_direction_reg_0_63_0_2_i_112_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.037 r  Logic/left_snake_body_direction_reg_0_63_0_2_i_50/CO[3]
                         net (fo=1, routed)           0.001     7.038    Logic/left_snake_body_direction_reg_0_63_0_2_i_50_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.267 f  Logic/left_snake_body_direction_reg_0_63_0_2_i_26/CO[2]
                         net (fo=59, routed)          0.629     7.897    Logic/body_tile_applied
    SLICE_X55Y51         LUT2 (Prop_lut2_I1_O)        0.306     8.203 r  Logic/right_snake_body_direction_reg_0_63_0_2_i_33/O
                         net (fo=117, routed)         7.197    15.399    Logic/right_snake_body_direction_reg_0_63_0_2_i_33_n_0
    SLICE_X33Y84         MUXF7 (Prop_muxf7_S_O)       0.499    15.898 f  Logic/right_snake_body_direction_reg_0_63_0_2_i_157/O
                         net (fo=1, routed)           0.000    15.898    Logic/right_snake_body_direction_reg_0_63_0_2_i_157_n_0
    SLICE_X33Y84         MUXF8 (Prop_muxf8_I0_O)      0.104    16.002 f  Logic/right_snake_body_direction_reg_0_63_0_2_i_74/O
                         net (fo=1, routed)           1.271    17.273    Logic/right_snake_body_direction_reg_0_63_0_2_i_74_n_0
    SLICE_X46Y84         LUT6 (Prop_lut6_I5_O)        0.316    17.589 r  Logic/right_snake_body_direction_reg_0_63_0_2_i_30/O
                         net (fo=1, routed)           1.159    18.748    Logic/right_snake_body_direction_reg_0_63_0_2_i_30_n_0
    SLICE_X47Y62         LUT6 (Prop_lut6_I3_O)        0.124    18.872 r  Logic/right_snake_body_direction_reg_0_63_0_2_i_12/O
                         net (fo=4, routed)           1.191    20.064    Logic/right_snake_body_direction_reg_0_63_0_2_i_12_n_0
    SLICE_X49Y63         LUT6 (Prop_lut6_I4_O)        0.124    20.188 r  Logic/right_snake_body_direction_reg_0_63_3_5_i_6/O
                         net (fo=2, routed)           0.548    20.735    Logic/right_snake_body_direction_reg_0_63_3_5_i_6_n_0
    SLICE_X48Y63         LUT3 (Prop_lut3_I1_O)        0.124    20.859 r  Logic/right_snake_body_direction_reg_0_63_3_5_i_3/O
                         net (fo=1, routed)           0.000    20.859    Logic/right_snake_body_direction_reg_0_63_3_5_i_3_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    21.211 r  Logic/right_snake_body_direction_reg_0_63_3_5_i_1/O[3]
                         net (fo=6, routed)           0.903    22.114    Logic/right_snake_body_direction_reg_64_127_7_7/D
    SLICE_X50Y51         RAMD64E                                      r  Logic/right_snake_body_direction_reg_64_127_7_7/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4050, routed)        1.440    14.811    Logic/right_snake_body_direction_reg_64_127_7_7/WCLK
    SLICE_X50Y51         RAMD64E                                      r  Logic/right_snake_body_direction_reg_64_127_7_7/DP/CLK
                         clock pessimism              0.180    14.991    
                         clock uncertainty           -0.035    14.956    
    SLICE_X50Y51         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.804    14.152    Logic/right_snake_body_direction_reg_64_127_7_7/DP
  -------------------------------------------------------------------
                         required time                         14.152    
                         arrival time                         -22.114    
  -------------------------------------------------------------------
                         slack                                 -7.962    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 Logic/snake_pos_temp_reg[81][2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Logic/snake_pos_reg[81][2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.075%)  route 0.211ns (59.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=4050, routed)        0.556     1.469    Logic/clk_IBUF_BUFG
    SLICE_X35Y89         FDSE                                         r  Logic/snake_pos_temp_reg[81][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDSE (Prop_fdse_C_Q)         0.141     1.610 r  Logic/snake_pos_temp_reg[81][2]/Q
                         net (fo=1, routed)           0.211     1.821    Logic/snake_pos_temp_reg_n_0_[81][2]
    SLICE_X36Y90         FDSE                                         r  Logic/snake_pos_reg[81][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=4050, routed)        0.826     1.985    Logic/clk_IBUF_BUFG
    SLICE_X36Y90         FDSE                                         r  Logic/snake_pos_reg[81][2]/C
                         clock pessimism             -0.250     1.735    
    SLICE_X36Y90         FDSE (Hold_fdse_C_D)         0.072     1.807    Logic/snake_pos_reg[81][2]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 Logic/snake_pos_temp_reg[78][4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Logic/snake_pos_reg[78][4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.677%)  route 0.214ns (60.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=4050, routed)        0.554     1.467    Logic/clk_IBUF_BUFG
    SLICE_X37Y83         FDSE                                         r  Logic/snake_pos_temp_reg[78][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y83         FDSE (Prop_fdse_C_Q)         0.141     1.608 r  Logic/snake_pos_temp_reg[78][4]/Q
                         net (fo=1, routed)           0.214     1.823    Logic/snake_pos_temp_reg_n_0_[78][4]
    SLICE_X33Y84         FDSE                                         r  Logic/snake_pos_reg[78][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=4050, routed)        0.822     1.980    Logic/clk_IBUF_BUFG
    SLICE_X33Y84         FDSE                                         r  Logic/snake_pos_reg[78][4]/C
                         clock pessimism             -0.250     1.730    
    SLICE_X33Y84         FDSE (Hold_fdse_C_D)         0.072     1.802    Logic/snake_pos_reg[78][4]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 Logic/snake_pos_temp_reg[21][0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Logic/snake_pos_reg[21][0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.224%)  route 0.228ns (61.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=4050, routed)        0.560     1.473    Logic/clk_IBUF_BUFG
    SLICE_X33Y52         FDSE                                         r  Logic/snake_pos_temp_reg[21][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDSE (Prop_fdse_C_Q)         0.141     1.614 r  Logic/snake_pos_temp_reg[21][0]/Q
                         net (fo=1, routed)           0.228     1.842    Logic/snake_pos_temp_reg_n_0_[21][0]
    SLICE_X36Y50         FDSE                                         r  Logic/snake_pos_reg[21][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=4050, routed)        0.828     1.987    Logic/clk_IBUF_BUFG
    SLICE_X36Y50         FDSE                                         r  Logic/snake_pos_reg[21][0]/C
                         clock pessimism             -0.250     1.737    
    SLICE_X36Y50         FDSE (Hold_fdse_C_D)         0.070     1.807    Logic/snake_pos_reg[21][0]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 Logic/calc_map_reg[104][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Logic/map_reg[135][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.098%)  route 0.239ns (62.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=4050, routed)        0.561     1.474    Logic/clk_IBUF_BUFG
    SLICE_X36Y13         FDRE                                         r  Logic/calc_map_reg[104][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  Logic/calc_map_reg[104][3]/Q
                         net (fo=2, routed)           0.239     1.854    Logic/calc_map_reg_n_0_[104][3]
    SLICE_X33Y11         FDRE                                         r  Logic/map_reg[135][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=4050, routed)        0.832     1.990    Logic/clk_IBUF_BUFG
    SLICE_X33Y11         FDRE                                         r  Logic/map_reg[135][3]/C
                         clock pessimism             -0.250     1.740    
    SLICE_X33Y11         FDRE (Hold_fdre_C_D)         0.076     1.816    Logic/map_reg[135][3]
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 Logic/snake_pos_temp_reg[85][4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Logic/snake_pos_reg[85][4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.501%)  route 0.235ns (62.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=4050, routed)        0.558     1.471    Logic/clk_IBUF_BUFG
    SLICE_X33Y91         FDSE                                         r  Logic/snake_pos_temp_reg[85][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDSE (Prop_fdse_C_Q)         0.141     1.612 r  Logic/snake_pos_temp_reg[85][4]/Q
                         net (fo=1, routed)           0.235     1.847    Logic/snake_pos_temp_reg_n_0_[85][4]
    SLICE_X36Y91         FDSE                                         r  Logic/snake_pos_reg[85][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=4050, routed)        0.826     1.985    Logic/clk_IBUF_BUFG
    SLICE_X36Y91         FDSE                                         r  Logic/snake_pos_reg[85][4]/C
                         clock pessimism             -0.250     1.735    
    SLICE_X36Y91         FDSE (Hold_fdse_C_D)         0.072     1.807    Logic/snake_pos_reg[85][4]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 Logic/calc_map_reg[131][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Logic/map_reg[166][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.164ns (43.382%)  route 0.214ns (56.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=4050, routed)        0.561     1.474    Logic/clk_IBUF_BUFG
    SLICE_X38Y35         FDRE                                         r  Logic/calc_map_reg[131][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  Logic/calc_map_reg[131][4]/Q
                         net (fo=2, routed)           0.214     1.852    Logic/calc_map_reg_n_0_[131][4]
    SLICE_X32Y35         FDRE                                         r  Logic/map_reg[166][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=4050, routed)        0.829     1.987    Logic/clk_IBUF_BUFG
    SLICE_X32Y35         FDRE                                         r  Logic/map_reg[166][4]/C
                         clock pessimism             -0.250     1.737    
    SLICE_X32Y35         FDRE (Hold_fdre_C_D)         0.072     1.809    Logic/map_reg[166][4]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 Logic/snake_pos_temp_reg[57][4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Logic/snake_pos_reg[57][4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.128ns (38.471%)  route 0.205ns (61.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=4050, routed)        0.550     1.463    Logic/clk_IBUF_BUFG
    SLICE_X36Y70         FDSE                                         r  Logic/snake_pos_temp_reg[57][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y70         FDSE (Prop_fdse_C_Q)         0.128     1.591 r  Logic/snake_pos_temp_reg[57][4]/Q
                         net (fo=1, routed)           0.205     1.796    Logic/snake_pos_temp_reg_n_0_[57][4]
    SLICE_X32Y67         FDSE                                         r  Logic/snake_pos_reg[57][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=4050, routed)        0.819     1.978    Logic/clk_IBUF_BUFG
    SLICE_X32Y67         FDSE                                         r  Logic/snake_pos_reg[57][4]/C
                         clock pessimism             -0.250     1.728    
    SLICE_X32Y67         FDSE (Hold_fdse_C_D)         0.016     1.744    Logic/snake_pos_reg[57][4]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 Logic/snake_pos_temp_reg[59][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Logic/snake_pos_reg[59][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.588%)  route 0.244ns (63.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=4050, routed)        0.550     1.463    Logic/clk_IBUF_BUFG
    SLICE_X37Y70         FDRE                                         r  Logic/snake_pos_temp_reg[59][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  Logic/snake_pos_temp_reg[59][1]/Q
                         net (fo=1, routed)           0.244     1.849    Logic/snake_pos_temp_reg_n_0_[59][1]
    SLICE_X33Y66         FDRE                                         r  Logic/snake_pos_reg[59][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=4050, routed)        0.821     1.979    Logic/clk_IBUF_BUFG
    SLICE_X33Y66         FDRE                                         r  Logic/snake_pos_reg[59][1]/C
                         clock pessimism             -0.250     1.729    
    SLICE_X33Y66         FDRE (Hold_fdre_C_D)         0.066     1.795    Logic/snake_pos_reg[59][1]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 Logic/snake_pos_temp_reg[21][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Logic/snake_pos_reg[21][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.404%)  route 0.246ns (63.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=4050, routed)        0.560     1.473    Logic/clk_IBUF_BUFG
    SLICE_X33Y52         FDRE                                         r  Logic/snake_pos_temp_reg[21][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  Logic/snake_pos_temp_reg[21][1]/Q
                         net (fo=1, routed)           0.246     1.861    Logic/snake_pos_temp_reg_n_0_[21][1]
    SLICE_X36Y55         FDRE                                         r  Logic/snake_pos_reg[21][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=4050, routed)        0.827     1.986    Logic/clk_IBUF_BUFG
    SLICE_X36Y55         FDRE                                         r  Logic/snake_pos_reg[21][1]/C
                         clock pessimism             -0.250     1.736    
    SLICE_X36Y55         FDRE (Hold_fdre_C_D)         0.070     1.806    Logic/snake_pos_reg[21][1]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 Logic/calc_map_reg[130][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Logic/map_reg[165][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.164ns (41.280%)  route 0.233ns (58.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=4050, routed)        0.561     1.474    Logic/clk_IBUF_BUFG
    SLICE_X38Y36         FDRE                                         r  Logic/calc_map_reg[130][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  Logic/calc_map_reg[130][2]/Q
                         net (fo=2, routed)           0.233     1.872    Logic/calc_map_reg_n_0_[130][2]
    SLICE_X33Y35         FDRE                                         r  Logic/map_reg[165][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=4050, routed)        0.829     1.987    Logic/clk_IBUF_BUFG
    SLICE_X33Y35         FDRE                                         r  Logic/map_reg[165][2]/C
                         clock pessimism             -0.250     1.737    
    SLICE_X33Y35         FDRE (Hold_fdre_C_D)         0.075     1.812    Logic/map_reg[165][2]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y5   View/ram1/RAM_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y14  View/ram1/RAM_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y1   View/ram1/RAM_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y3   View/ram1/RAM_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y5   View/ram1/RAM_reg_1_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y3   View/ram1/RAM_reg_1_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y4   View/ram1/RAM_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y0   View/ram1/RAM_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y1   View/ram1/RAM_reg_1_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y2   View/ram1/RAM_reg_1_8/CLKARDCLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y47  Logic/right_snake_body_direction_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y47  Logic/right_snake_body_direction_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y47  Logic/right_snake_body_direction_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y47  Logic/right_snake_body_direction_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y52  Logic/right_snake_body_direction_reg_0_63_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y52  Logic/right_snake_body_direction_reg_0_63_3_5/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y52  Logic/right_snake_body_direction_reg_0_63_3_5/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y52  Logic/right_snake_body_direction_reg_0_63_3_5/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y50  Logic/right_snake_body_direction_reg_0_63_6_6/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y50  Logic/right_snake_body_direction_reg_0_63_6_6/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y52  Logic/left_snake_body_direction_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y52  Logic/left_snake_body_direction_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y52  Logic/left_snake_body_direction_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y52  Logic/left_snake_body_direction_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y51  Logic/left_snake_body_direction_reg_128_191_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y51  Logic/left_snake_body_direction_reg_128_191_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y51  Logic/left_snake_body_direction_reg_128_191_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y51  Logic/left_snake_body_direction_reg_128_191_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y50  Logic/left_snake_body_direction_reg_64_127_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y50  Logic/left_snake_body_direction_reg_64_127_0_2/RAMB/CLK



