/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [11:0] celloutsig_0_10z;
  wire [16:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_23z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  reg [2:0] celloutsig_0_33z;
  wire [8:0] celloutsig_0_3z;
  reg [7:0] celloutsig_0_6z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [2:0] celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire [6:0] celloutsig_1_3z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = ~in_data[150];
  assign celloutsig_1_6z = ~celloutsig_1_13z;
  assign celloutsig_1_9z = ~celloutsig_1_3z[5];
  assign celloutsig_1_10z = ~in_data[167];
  assign celloutsig_0_14z = ~celloutsig_0_0z;
  assign celloutsig_0_23z = ~in_data[95];
  assign celloutsig_1_12z = ~(celloutsig_1_3z[6] ^ celloutsig_1_2z);
  assign celloutsig_0_9z = ~(celloutsig_0_2z ^ celloutsig_0_0z);
  assign celloutsig_0_1z = ~(in_data[30] ^ celloutsig_0_0z);
  assign celloutsig_0_29z = ~(celloutsig_0_14z ^ celloutsig_0_0z);
  assign celloutsig_0_0z = in_data[80:61] >= in_data[88:69];
  assign celloutsig_1_2z = { in_data[178:173], in_data[150] } >= in_data[113:107];
  assign celloutsig_1_13z = in_data[180:177] >= { in_data[173:172], in_data[150], in_data[150] };
  assign celloutsig_1_8z = { in_data[138:124], in_data[150], celloutsig_1_13z, in_data[150] } >= { in_data[143:128], in_data[150], celloutsig_1_6z };
  assign celloutsig_1_11z = { in_data[144:139], celloutsig_1_10z } >= { celloutsig_1_3z[4:3], celloutsig_1_6z, celloutsig_1_2z, in_data[150], in_data[150], celloutsig_1_9z };
  assign celloutsig_0_19z = celloutsig_0_13z[15:9] >= in_data[81:75];
  assign celloutsig_0_2z = in_data[63:55] >= { in_data[18:11], celloutsig_0_1z };
  assign celloutsig_0_3z = celloutsig_0_0z ? { in_data[28:22], 1'h1, celloutsig_0_2z } : { in_data[67:65], celloutsig_0_2z, 1'h0, celloutsig_0_1z, celloutsig_0_2z, 2'h0 };
  assign celloutsig_1_3z = in_data[150] ? { in_data[179:175], celloutsig_1_0z, celloutsig_1_0z } : in_data[190:184];
  assign celloutsig_1_18z = celloutsig_1_11z ? in_data[188:186] : { in_data[189:188], celloutsig_1_9z };
  assign celloutsig_1_19z = celloutsig_1_8z ? in_data[152:148] : { celloutsig_1_18z[1:0], celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_12z };
  assign celloutsig_0_10z = celloutsig_0_3z[2] ? { celloutsig_0_6z, celloutsig_0_2z, 1'h1, celloutsig_0_1z, celloutsig_0_2z } : { celloutsig_0_3z[3], 1'h0, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_0_13z = celloutsig_0_10z[5] ? { celloutsig_0_3z[8:5], 1'h1, celloutsig_0_10z[11:6], 1'h1, celloutsig_0_10z[4:0] } : { in_data[40:35], celloutsig_0_3z[8:7], celloutsig_0_6z, celloutsig_0_2z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_33z = 3'h0;
    else if (!clkin_data[0]) celloutsig_0_33z = { celloutsig_0_23z, celloutsig_0_29z, celloutsig_0_9z };
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_6z = 8'h00;
    else if (clkin_data[0]) celloutsig_0_6z = in_data[91:84];
  assign { out_data[130:128], out_data[100:96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_19z, celloutsig_0_33z };
endmodule
