
tft_lib.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008708  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000001c  08008890  08008890  00018890  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080088ac  080088ac  00020094  2**0
                  CONTENTS
  4 .ARM          00000008  080088ac  080088ac  000188ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080088b4  080088b4  00020094  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080088b4  080088b4  000188b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080088b8  080088b8  000188b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000094  20000000  080088bc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020094  2**0
                  CONTENTS
 10 .bss          00000878  20000094  20000094  00020094  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000090c  2000090c  00020094  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020094  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001c3e0  00000000  00000000  000200c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003ef7  00000000  00000000  0003c4a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001180  00000000  00000000  000403a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001000  00000000  00000000  00041520  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000243ae  00000000  00000000  00042520  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00017f76  00000000  00000000  000668ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cbeab  00000000  00000000  0007e844  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  0014a6ef  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000049dc  00000000  00000000  0014a744  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000094 	.word	0x20000094
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08008878 	.word	0x08008878

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000098 	.word	0x20000098
 80001c4:	08008878 	.word	0x08008878

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80001dc:	f000 b96e 	b.w	80004bc <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	4604      	mov	r4, r0
 8000200:	468c      	mov	ip, r1
 8000202:	2b00      	cmp	r3, #0
 8000204:	f040 8083 	bne.w	800030e <__udivmoddi4+0x116>
 8000208:	428a      	cmp	r2, r1
 800020a:	4617      	mov	r7, r2
 800020c:	d947      	bls.n	800029e <__udivmoddi4+0xa6>
 800020e:	fab2 f282 	clz	r2, r2
 8000212:	b142      	cbz	r2, 8000226 <__udivmoddi4+0x2e>
 8000214:	f1c2 0020 	rsb	r0, r2, #32
 8000218:	fa24 f000 	lsr.w	r0, r4, r0
 800021c:	4091      	lsls	r1, r2
 800021e:	4097      	lsls	r7, r2
 8000220:	ea40 0c01 	orr.w	ip, r0, r1
 8000224:	4094      	lsls	r4, r2
 8000226:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800022a:	0c23      	lsrs	r3, r4, #16
 800022c:	fbbc f6f8 	udiv	r6, ip, r8
 8000230:	fa1f fe87 	uxth.w	lr, r7
 8000234:	fb08 c116 	mls	r1, r8, r6, ip
 8000238:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800023c:	fb06 f10e 	mul.w	r1, r6, lr
 8000240:	4299      	cmp	r1, r3
 8000242:	d909      	bls.n	8000258 <__udivmoddi4+0x60>
 8000244:	18fb      	adds	r3, r7, r3
 8000246:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 800024a:	f080 8119 	bcs.w	8000480 <__udivmoddi4+0x288>
 800024e:	4299      	cmp	r1, r3
 8000250:	f240 8116 	bls.w	8000480 <__udivmoddi4+0x288>
 8000254:	3e02      	subs	r6, #2
 8000256:	443b      	add	r3, r7
 8000258:	1a5b      	subs	r3, r3, r1
 800025a:	b2a4      	uxth	r4, r4
 800025c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000260:	fb08 3310 	mls	r3, r8, r0, r3
 8000264:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000268:	fb00 fe0e 	mul.w	lr, r0, lr
 800026c:	45a6      	cmp	lr, r4
 800026e:	d909      	bls.n	8000284 <__udivmoddi4+0x8c>
 8000270:	193c      	adds	r4, r7, r4
 8000272:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000276:	f080 8105 	bcs.w	8000484 <__udivmoddi4+0x28c>
 800027a:	45a6      	cmp	lr, r4
 800027c:	f240 8102 	bls.w	8000484 <__udivmoddi4+0x28c>
 8000280:	3802      	subs	r0, #2
 8000282:	443c      	add	r4, r7
 8000284:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000288:	eba4 040e 	sub.w	r4, r4, lr
 800028c:	2600      	movs	r6, #0
 800028e:	b11d      	cbz	r5, 8000298 <__udivmoddi4+0xa0>
 8000290:	40d4      	lsrs	r4, r2
 8000292:	2300      	movs	r3, #0
 8000294:	e9c5 4300 	strd	r4, r3, [r5]
 8000298:	4631      	mov	r1, r6
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	b902      	cbnz	r2, 80002a2 <__udivmoddi4+0xaa>
 80002a0:	deff      	udf	#255	; 0xff
 80002a2:	fab2 f282 	clz	r2, r2
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d150      	bne.n	800034c <__udivmoddi4+0x154>
 80002aa:	1bcb      	subs	r3, r1, r7
 80002ac:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002b0:	fa1f f887 	uxth.w	r8, r7
 80002b4:	2601      	movs	r6, #1
 80002b6:	fbb3 fcfe 	udiv	ip, r3, lr
 80002ba:	0c21      	lsrs	r1, r4, #16
 80002bc:	fb0e 331c 	mls	r3, lr, ip, r3
 80002c0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80002c4:	fb08 f30c 	mul.w	r3, r8, ip
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d907      	bls.n	80002dc <__udivmoddi4+0xe4>
 80002cc:	1879      	adds	r1, r7, r1
 80002ce:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 80002d2:	d202      	bcs.n	80002da <__udivmoddi4+0xe2>
 80002d4:	428b      	cmp	r3, r1
 80002d6:	f200 80e9 	bhi.w	80004ac <__udivmoddi4+0x2b4>
 80002da:	4684      	mov	ip, r0
 80002dc:	1ac9      	subs	r1, r1, r3
 80002de:	b2a3      	uxth	r3, r4
 80002e0:	fbb1 f0fe 	udiv	r0, r1, lr
 80002e4:	fb0e 1110 	mls	r1, lr, r0, r1
 80002e8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80002ec:	fb08 f800 	mul.w	r8, r8, r0
 80002f0:	45a0      	cmp	r8, r4
 80002f2:	d907      	bls.n	8000304 <__udivmoddi4+0x10c>
 80002f4:	193c      	adds	r4, r7, r4
 80002f6:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80002fa:	d202      	bcs.n	8000302 <__udivmoddi4+0x10a>
 80002fc:	45a0      	cmp	r8, r4
 80002fe:	f200 80d9 	bhi.w	80004b4 <__udivmoddi4+0x2bc>
 8000302:	4618      	mov	r0, r3
 8000304:	eba4 0408 	sub.w	r4, r4, r8
 8000308:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800030c:	e7bf      	b.n	800028e <__udivmoddi4+0x96>
 800030e:	428b      	cmp	r3, r1
 8000310:	d909      	bls.n	8000326 <__udivmoddi4+0x12e>
 8000312:	2d00      	cmp	r5, #0
 8000314:	f000 80b1 	beq.w	800047a <__udivmoddi4+0x282>
 8000318:	2600      	movs	r6, #0
 800031a:	e9c5 0100 	strd	r0, r1, [r5]
 800031e:	4630      	mov	r0, r6
 8000320:	4631      	mov	r1, r6
 8000322:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000326:	fab3 f683 	clz	r6, r3
 800032a:	2e00      	cmp	r6, #0
 800032c:	d14a      	bne.n	80003c4 <__udivmoddi4+0x1cc>
 800032e:	428b      	cmp	r3, r1
 8000330:	d302      	bcc.n	8000338 <__udivmoddi4+0x140>
 8000332:	4282      	cmp	r2, r0
 8000334:	f200 80b8 	bhi.w	80004a8 <__udivmoddi4+0x2b0>
 8000338:	1a84      	subs	r4, r0, r2
 800033a:	eb61 0103 	sbc.w	r1, r1, r3
 800033e:	2001      	movs	r0, #1
 8000340:	468c      	mov	ip, r1
 8000342:	2d00      	cmp	r5, #0
 8000344:	d0a8      	beq.n	8000298 <__udivmoddi4+0xa0>
 8000346:	e9c5 4c00 	strd	r4, ip, [r5]
 800034a:	e7a5      	b.n	8000298 <__udivmoddi4+0xa0>
 800034c:	f1c2 0320 	rsb	r3, r2, #32
 8000350:	fa20 f603 	lsr.w	r6, r0, r3
 8000354:	4097      	lsls	r7, r2
 8000356:	fa01 f002 	lsl.w	r0, r1, r2
 800035a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800035e:	40d9      	lsrs	r1, r3
 8000360:	4330      	orrs	r0, r6
 8000362:	0c03      	lsrs	r3, r0, #16
 8000364:	fbb1 f6fe 	udiv	r6, r1, lr
 8000368:	fa1f f887 	uxth.w	r8, r7
 800036c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000370:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000374:	fb06 f108 	mul.w	r1, r6, r8
 8000378:	4299      	cmp	r1, r3
 800037a:	fa04 f402 	lsl.w	r4, r4, r2
 800037e:	d909      	bls.n	8000394 <__udivmoddi4+0x19c>
 8000380:	18fb      	adds	r3, r7, r3
 8000382:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 8000386:	f080 808d 	bcs.w	80004a4 <__udivmoddi4+0x2ac>
 800038a:	4299      	cmp	r1, r3
 800038c:	f240 808a 	bls.w	80004a4 <__udivmoddi4+0x2ac>
 8000390:	3e02      	subs	r6, #2
 8000392:	443b      	add	r3, r7
 8000394:	1a5b      	subs	r3, r3, r1
 8000396:	b281      	uxth	r1, r0
 8000398:	fbb3 f0fe 	udiv	r0, r3, lr
 800039c:	fb0e 3310 	mls	r3, lr, r0, r3
 80003a0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003a4:	fb00 f308 	mul.w	r3, r0, r8
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d907      	bls.n	80003bc <__udivmoddi4+0x1c4>
 80003ac:	1879      	adds	r1, r7, r1
 80003ae:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 80003b2:	d273      	bcs.n	800049c <__udivmoddi4+0x2a4>
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d971      	bls.n	800049c <__udivmoddi4+0x2a4>
 80003b8:	3802      	subs	r0, #2
 80003ba:	4439      	add	r1, r7
 80003bc:	1acb      	subs	r3, r1, r3
 80003be:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80003c2:	e778      	b.n	80002b6 <__udivmoddi4+0xbe>
 80003c4:	f1c6 0c20 	rsb	ip, r6, #32
 80003c8:	fa03 f406 	lsl.w	r4, r3, r6
 80003cc:	fa22 f30c 	lsr.w	r3, r2, ip
 80003d0:	431c      	orrs	r4, r3
 80003d2:	fa20 f70c 	lsr.w	r7, r0, ip
 80003d6:	fa01 f306 	lsl.w	r3, r1, r6
 80003da:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80003de:	fa21 f10c 	lsr.w	r1, r1, ip
 80003e2:	431f      	orrs	r7, r3
 80003e4:	0c3b      	lsrs	r3, r7, #16
 80003e6:	fbb1 f9fe 	udiv	r9, r1, lr
 80003ea:	fa1f f884 	uxth.w	r8, r4
 80003ee:	fb0e 1119 	mls	r1, lr, r9, r1
 80003f2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80003f6:	fb09 fa08 	mul.w	sl, r9, r8
 80003fa:	458a      	cmp	sl, r1
 80003fc:	fa02 f206 	lsl.w	r2, r2, r6
 8000400:	fa00 f306 	lsl.w	r3, r0, r6
 8000404:	d908      	bls.n	8000418 <__udivmoddi4+0x220>
 8000406:	1861      	adds	r1, r4, r1
 8000408:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 800040c:	d248      	bcs.n	80004a0 <__udivmoddi4+0x2a8>
 800040e:	458a      	cmp	sl, r1
 8000410:	d946      	bls.n	80004a0 <__udivmoddi4+0x2a8>
 8000412:	f1a9 0902 	sub.w	r9, r9, #2
 8000416:	4421      	add	r1, r4
 8000418:	eba1 010a 	sub.w	r1, r1, sl
 800041c:	b2bf      	uxth	r7, r7
 800041e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000422:	fb0e 1110 	mls	r1, lr, r0, r1
 8000426:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800042a:	fb00 f808 	mul.w	r8, r0, r8
 800042e:	45b8      	cmp	r8, r7
 8000430:	d907      	bls.n	8000442 <__udivmoddi4+0x24a>
 8000432:	19e7      	adds	r7, r4, r7
 8000434:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000438:	d22e      	bcs.n	8000498 <__udivmoddi4+0x2a0>
 800043a:	45b8      	cmp	r8, r7
 800043c:	d92c      	bls.n	8000498 <__udivmoddi4+0x2a0>
 800043e:	3802      	subs	r0, #2
 8000440:	4427      	add	r7, r4
 8000442:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000446:	eba7 0708 	sub.w	r7, r7, r8
 800044a:	fba0 8902 	umull	r8, r9, r0, r2
 800044e:	454f      	cmp	r7, r9
 8000450:	46c6      	mov	lr, r8
 8000452:	4649      	mov	r1, r9
 8000454:	d31a      	bcc.n	800048c <__udivmoddi4+0x294>
 8000456:	d017      	beq.n	8000488 <__udivmoddi4+0x290>
 8000458:	b15d      	cbz	r5, 8000472 <__udivmoddi4+0x27a>
 800045a:	ebb3 020e 	subs.w	r2, r3, lr
 800045e:	eb67 0701 	sbc.w	r7, r7, r1
 8000462:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000466:	40f2      	lsrs	r2, r6
 8000468:	ea4c 0202 	orr.w	r2, ip, r2
 800046c:	40f7      	lsrs	r7, r6
 800046e:	e9c5 2700 	strd	r2, r7, [r5]
 8000472:	2600      	movs	r6, #0
 8000474:	4631      	mov	r1, r6
 8000476:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800047a:	462e      	mov	r6, r5
 800047c:	4628      	mov	r0, r5
 800047e:	e70b      	b.n	8000298 <__udivmoddi4+0xa0>
 8000480:	4606      	mov	r6, r0
 8000482:	e6e9      	b.n	8000258 <__udivmoddi4+0x60>
 8000484:	4618      	mov	r0, r3
 8000486:	e6fd      	b.n	8000284 <__udivmoddi4+0x8c>
 8000488:	4543      	cmp	r3, r8
 800048a:	d2e5      	bcs.n	8000458 <__udivmoddi4+0x260>
 800048c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000490:	eb69 0104 	sbc.w	r1, r9, r4
 8000494:	3801      	subs	r0, #1
 8000496:	e7df      	b.n	8000458 <__udivmoddi4+0x260>
 8000498:	4608      	mov	r0, r1
 800049a:	e7d2      	b.n	8000442 <__udivmoddi4+0x24a>
 800049c:	4660      	mov	r0, ip
 800049e:	e78d      	b.n	80003bc <__udivmoddi4+0x1c4>
 80004a0:	4681      	mov	r9, r0
 80004a2:	e7b9      	b.n	8000418 <__udivmoddi4+0x220>
 80004a4:	4666      	mov	r6, ip
 80004a6:	e775      	b.n	8000394 <__udivmoddi4+0x19c>
 80004a8:	4630      	mov	r0, r6
 80004aa:	e74a      	b.n	8000342 <__udivmoddi4+0x14a>
 80004ac:	f1ac 0c02 	sub.w	ip, ip, #2
 80004b0:	4439      	add	r1, r7
 80004b2:	e713      	b.n	80002dc <__udivmoddi4+0xe4>
 80004b4:	3802      	subs	r0, #2
 80004b6:	443c      	add	r4, r7
 80004b8:	e724      	b.n	8000304 <__udivmoddi4+0x10c>
 80004ba:	bf00      	nop

080004bc <__aeabi_idiv0>:
 80004bc:	4770      	bx	lr
 80004be:	bf00      	nop

080004c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004c0:	b580      	push	{r7, lr}
 80004c2:	b086      	sub	sp, #24
 80004c4:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004c6:	f001 f837 	bl	8001538 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004ca:	f000 f82f 	bl	800052c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004ce:	f000 f961 	bl	8000794 <MX_GPIO_Init>
  MX_I2C1_Init();
 80004d2:	f000 f895 	bl	8000600 <MX_I2C1_Init>
  MX_I2S3_Init();
 80004d6:	f000 f8c1 	bl	800065c <MX_I2S3_Init>
  MX_SPI1_Init();
 80004da:	f000 f8ef 	bl	80006bc <MX_SPI1_Init>
  MX_USB_HOST_Init();
 80004de:	f007 fdb9 	bl	8008054 <MX_USB_HOST_Init>
  MX_SPI2_Init();
 80004e2:	f000 f921 	bl	8000728 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */

  tft_init(&hspi2,
 80004e6:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 80004ea:	9304      	str	r3, [sp, #16]
 80004ec:	f44f 73a0 	mov.w	r3, #320	; 0x140
 80004f0:	9303      	str	r3, [sp, #12]
 80004f2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80004f6:	9302      	str	r3, [sp, #8]
 80004f8:	4b09      	ldr	r3, [pc, #36]	; (8000520 <main+0x60>)
 80004fa:	9301      	str	r3, [sp, #4]
 80004fc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000500:	9300      	str	r3, [sp, #0]
 8000502:	4b07      	ldr	r3, [pc, #28]	; (8000520 <main+0x60>)
 8000504:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000508:	4906      	ldr	r1, [pc, #24]	; (8000524 <main+0x64>)
 800050a:	4807      	ldr	r0, [pc, #28]	; (8000528 <main+0x68>)
 800050c:	f000 fc54 	bl	8000db8 <tft_init>
		  LCD_CS_GPIO_Port,  LCD_CS_Pin,
		  LCD_DC_GPIO_Port,  LCD_DC_Pin,
		  LCD_RST_GPIO_Port, LCD_RST_Pin,
		  320, 480);
  tft_set_rotation(2);
 8000510:	2002      	movs	r0, #2
 8000512:	f000 fe29 	bl	8001168 <tft_set_rotation>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  test_fill_screen();
 8000516:	f000 ff49 	bl	80013ac <test_fill_screen>
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 800051a:	f007 fdc1 	bl	80080a0 <MX_USB_HOST_Process>
  {
 800051e:	e7fa      	b.n	8000516 <main+0x56>
 8000520:	40021000 	.word	0x40021000
 8000524:	40020400 	.word	0x40020400
 8000528:	200000d0 	.word	0x200000d0

0800052c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800052c:	b580      	push	{r7, lr}
 800052e:	b094      	sub	sp, #80	; 0x50
 8000530:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000532:	f107 0320 	add.w	r3, r7, #32
 8000536:	2230      	movs	r2, #48	; 0x30
 8000538:	2100      	movs	r1, #0
 800053a:	4618      	mov	r0, r3
 800053c:	f008 f8cc 	bl	80086d8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000540:	f107 030c 	add.w	r3, r7, #12
 8000544:	2200      	movs	r2, #0
 8000546:	601a      	str	r2, [r3, #0]
 8000548:	605a      	str	r2, [r3, #4]
 800054a:	609a      	str	r2, [r3, #8]
 800054c:	60da      	str	r2, [r3, #12]
 800054e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000550:	2300      	movs	r3, #0
 8000552:	60bb      	str	r3, [r7, #8]
 8000554:	4b28      	ldr	r3, [pc, #160]	; (80005f8 <SystemClock_Config+0xcc>)
 8000556:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000558:	4a27      	ldr	r2, [pc, #156]	; (80005f8 <SystemClock_Config+0xcc>)
 800055a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800055e:	6413      	str	r3, [r2, #64]	; 0x40
 8000560:	4b25      	ldr	r3, [pc, #148]	; (80005f8 <SystemClock_Config+0xcc>)
 8000562:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000564:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000568:	60bb      	str	r3, [r7, #8]
 800056a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800056c:	2300      	movs	r3, #0
 800056e:	607b      	str	r3, [r7, #4]
 8000570:	4b22      	ldr	r3, [pc, #136]	; (80005fc <SystemClock_Config+0xd0>)
 8000572:	681b      	ldr	r3, [r3, #0]
 8000574:	4a21      	ldr	r2, [pc, #132]	; (80005fc <SystemClock_Config+0xd0>)
 8000576:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800057a:	6013      	str	r3, [r2, #0]
 800057c:	4b1f      	ldr	r3, [pc, #124]	; (80005fc <SystemClock_Config+0xd0>)
 800057e:	681b      	ldr	r3, [r3, #0]
 8000580:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000584:	607b      	str	r3, [r7, #4]
 8000586:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000588:	2301      	movs	r3, #1
 800058a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800058c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000590:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000592:	2302      	movs	r3, #2
 8000594:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000596:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800059a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800059c:	2308      	movs	r3, #8
 800059e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80005a0:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80005a4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80005a6:	2302      	movs	r3, #2
 80005a8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80005aa:	2307      	movs	r3, #7
 80005ac:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005ae:	f107 0320 	add.w	r3, r7, #32
 80005b2:	4618      	mov	r0, r3
 80005b4:	f003 fe72 	bl	800429c <HAL_RCC_OscConfig>
 80005b8:	4603      	mov	r3, r0
 80005ba:	2b00      	cmp	r3, #0
 80005bc:	d001      	beq.n	80005c2 <SystemClock_Config+0x96>
  {
    Error_Handler();
 80005be:	f000 fa0b 	bl	80009d8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005c2:	230f      	movs	r3, #15
 80005c4:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005c6:	2302      	movs	r3, #2
 80005c8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005ca:	2300      	movs	r3, #0
 80005cc:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80005ce:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80005d2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80005d4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80005d8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80005da:	f107 030c 	add.w	r3, r7, #12
 80005de:	2105      	movs	r1, #5
 80005e0:	4618      	mov	r0, r3
 80005e2:	f004 f8d3 	bl	800478c <HAL_RCC_ClockConfig>
 80005e6:	4603      	mov	r3, r0
 80005e8:	2b00      	cmp	r3, #0
 80005ea:	d001      	beq.n	80005f0 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80005ec:	f000 f9f4 	bl	80009d8 <Error_Handler>
  }
}
 80005f0:	bf00      	nop
 80005f2:	3750      	adds	r7, #80	; 0x50
 80005f4:	46bd      	mov	sp, r7
 80005f6:	bd80      	pop	{r7, pc}
 80005f8:	40023800 	.word	0x40023800
 80005fc:	40007000 	.word	0x40007000

08000600 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000600:	b580      	push	{r7, lr}
 8000602:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000604:	4b12      	ldr	r3, [pc, #72]	; (8000650 <MX_I2C1_Init+0x50>)
 8000606:	4a13      	ldr	r2, [pc, #76]	; (8000654 <MX_I2C1_Init+0x54>)
 8000608:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800060a:	4b11      	ldr	r3, [pc, #68]	; (8000650 <MX_I2C1_Init+0x50>)
 800060c:	4a12      	ldr	r2, [pc, #72]	; (8000658 <MX_I2C1_Init+0x58>)
 800060e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000610:	4b0f      	ldr	r3, [pc, #60]	; (8000650 <MX_I2C1_Init+0x50>)
 8000612:	2200      	movs	r2, #0
 8000614:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000616:	4b0e      	ldr	r3, [pc, #56]	; (8000650 <MX_I2C1_Init+0x50>)
 8000618:	2200      	movs	r2, #0
 800061a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800061c:	4b0c      	ldr	r3, [pc, #48]	; (8000650 <MX_I2C1_Init+0x50>)
 800061e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000622:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000624:	4b0a      	ldr	r3, [pc, #40]	; (8000650 <MX_I2C1_Init+0x50>)
 8000626:	2200      	movs	r2, #0
 8000628:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800062a:	4b09      	ldr	r3, [pc, #36]	; (8000650 <MX_I2C1_Init+0x50>)
 800062c:	2200      	movs	r2, #0
 800062e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000630:	4b07      	ldr	r3, [pc, #28]	; (8000650 <MX_I2C1_Init+0x50>)
 8000632:	2200      	movs	r2, #0
 8000634:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000636:	4b06      	ldr	r3, [pc, #24]	; (8000650 <MX_I2C1_Init+0x50>)
 8000638:	2200      	movs	r2, #0
 800063a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800063c:	4804      	ldr	r0, [pc, #16]	; (8000650 <MX_I2C1_Init+0x50>)
 800063e:	f003 f849 	bl	80036d4 <HAL_I2C_Init>
 8000642:	4603      	mov	r3, r0
 8000644:	2b00      	cmp	r3, #0
 8000646:	d001      	beq.n	800064c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000648:	f000 f9c6 	bl	80009d8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800064c:	bf00      	nop
 800064e:	bd80      	pop	{r7, pc}
 8000650:	20000128 	.word	0x20000128
 8000654:	40005400 	.word	0x40005400
 8000658:	000186a0 	.word	0x000186a0

0800065c <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8000660:	4b13      	ldr	r3, [pc, #76]	; (80006b0 <MX_I2S3_Init+0x54>)
 8000662:	4a14      	ldr	r2, [pc, #80]	; (80006b4 <MX_I2S3_Init+0x58>)
 8000664:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8000666:	4b12      	ldr	r3, [pc, #72]	; (80006b0 <MX_I2S3_Init+0x54>)
 8000668:	f44f 7200 	mov.w	r2, #512	; 0x200
 800066c:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 800066e:	4b10      	ldr	r3, [pc, #64]	; (80006b0 <MX_I2S3_Init+0x54>)
 8000670:	2200      	movs	r2, #0
 8000672:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000674:	4b0e      	ldr	r3, [pc, #56]	; (80006b0 <MX_I2S3_Init+0x54>)
 8000676:	2200      	movs	r2, #0
 8000678:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 800067a:	4b0d      	ldr	r3, [pc, #52]	; (80006b0 <MX_I2S3_Init+0x54>)
 800067c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000680:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 8000682:	4b0b      	ldr	r3, [pc, #44]	; (80006b0 <MX_I2S3_Init+0x54>)
 8000684:	4a0c      	ldr	r2, [pc, #48]	; (80006b8 <MX_I2S3_Init+0x5c>)
 8000686:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8000688:	4b09      	ldr	r3, [pc, #36]	; (80006b0 <MX_I2S3_Init+0x54>)
 800068a:	2200      	movs	r2, #0
 800068c:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 800068e:	4b08      	ldr	r3, [pc, #32]	; (80006b0 <MX_I2S3_Init+0x54>)
 8000690:	2200      	movs	r2, #0
 8000692:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8000694:	4b06      	ldr	r3, [pc, #24]	; (80006b0 <MX_I2S3_Init+0x54>)
 8000696:	2200      	movs	r2, #0
 8000698:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 800069a:	4805      	ldr	r0, [pc, #20]	; (80006b0 <MX_I2S3_Init+0x54>)
 800069c:	f003 f95e 	bl	800395c <HAL_I2S_Init>
 80006a0:	4603      	mov	r3, r0
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	d001      	beq.n	80006aa <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 80006a6:	f000 f997 	bl	80009d8 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 80006aa:	bf00      	nop
 80006ac:	bd80      	pop	{r7, pc}
 80006ae:	bf00      	nop
 80006b0:	200001d4 	.word	0x200001d4
 80006b4:	40003c00 	.word	0x40003c00
 80006b8:	00017700 	.word	0x00017700

080006bc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80006c0:	4b17      	ldr	r3, [pc, #92]	; (8000720 <MX_SPI1_Init+0x64>)
 80006c2:	4a18      	ldr	r2, [pc, #96]	; (8000724 <MX_SPI1_Init+0x68>)
 80006c4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80006c6:	4b16      	ldr	r3, [pc, #88]	; (8000720 <MX_SPI1_Init+0x64>)
 80006c8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80006cc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80006ce:	4b14      	ldr	r3, [pc, #80]	; (8000720 <MX_SPI1_Init+0x64>)
 80006d0:	2200      	movs	r2, #0
 80006d2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80006d4:	4b12      	ldr	r3, [pc, #72]	; (8000720 <MX_SPI1_Init+0x64>)
 80006d6:	2200      	movs	r2, #0
 80006d8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80006da:	4b11      	ldr	r3, [pc, #68]	; (8000720 <MX_SPI1_Init+0x64>)
 80006dc:	2200      	movs	r2, #0
 80006de:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80006e0:	4b0f      	ldr	r3, [pc, #60]	; (8000720 <MX_SPI1_Init+0x64>)
 80006e2:	2200      	movs	r2, #0
 80006e4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80006e6:	4b0e      	ldr	r3, [pc, #56]	; (8000720 <MX_SPI1_Init+0x64>)
 80006e8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80006ec:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80006ee:	4b0c      	ldr	r3, [pc, #48]	; (8000720 <MX_SPI1_Init+0x64>)
 80006f0:	2200      	movs	r2, #0
 80006f2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80006f4:	4b0a      	ldr	r3, [pc, #40]	; (8000720 <MX_SPI1_Init+0x64>)
 80006f6:	2200      	movs	r2, #0
 80006f8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80006fa:	4b09      	ldr	r3, [pc, #36]	; (8000720 <MX_SPI1_Init+0x64>)
 80006fc:	2200      	movs	r2, #0
 80006fe:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000700:	4b07      	ldr	r3, [pc, #28]	; (8000720 <MX_SPI1_Init+0x64>)
 8000702:	2200      	movs	r2, #0
 8000704:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000706:	4b06      	ldr	r3, [pc, #24]	; (8000720 <MX_SPI1_Init+0x64>)
 8000708:	220a      	movs	r2, #10
 800070a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800070c:	4804      	ldr	r0, [pc, #16]	; (8000720 <MX_SPI1_Init+0x64>)
 800070e:	f004 fb65 	bl	8004ddc <HAL_SPI_Init>
 8000712:	4603      	mov	r3, r0
 8000714:	2b00      	cmp	r3, #0
 8000716:	d001      	beq.n	800071c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000718:	f000 f95e 	bl	80009d8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800071c:	bf00      	nop
 800071e:	bd80      	pop	{r7, pc}
 8000720:	2000017c 	.word	0x2000017c
 8000724:	40013000 	.word	0x40013000

08000728 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800072c:	4b17      	ldr	r3, [pc, #92]	; (800078c <MX_SPI2_Init+0x64>)
 800072e:	4a18      	ldr	r2, [pc, #96]	; (8000790 <MX_SPI2_Init+0x68>)
 8000730:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000732:	4b16      	ldr	r3, [pc, #88]	; (800078c <MX_SPI2_Init+0x64>)
 8000734:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000738:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800073a:	4b14      	ldr	r3, [pc, #80]	; (800078c <MX_SPI2_Init+0x64>)
 800073c:	2200      	movs	r2, #0
 800073e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000740:	4b12      	ldr	r3, [pc, #72]	; (800078c <MX_SPI2_Init+0x64>)
 8000742:	2200      	movs	r2, #0
 8000744:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000746:	4b11      	ldr	r3, [pc, #68]	; (800078c <MX_SPI2_Init+0x64>)
 8000748:	2200      	movs	r2, #0
 800074a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800074c:	4b0f      	ldr	r3, [pc, #60]	; (800078c <MX_SPI2_Init+0x64>)
 800074e:	2200      	movs	r2, #0
 8000750:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000752:	4b0e      	ldr	r3, [pc, #56]	; (800078c <MX_SPI2_Init+0x64>)
 8000754:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000758:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 800075a:	4b0c      	ldr	r3, [pc, #48]	; (800078c <MX_SPI2_Init+0x64>)
 800075c:	2228      	movs	r2, #40	; 0x28
 800075e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000760:	4b0a      	ldr	r3, [pc, #40]	; (800078c <MX_SPI2_Init+0x64>)
 8000762:	2200      	movs	r2, #0
 8000764:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000766:	4b09      	ldr	r3, [pc, #36]	; (800078c <MX_SPI2_Init+0x64>)
 8000768:	2200      	movs	r2, #0
 800076a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800076c:	4b07      	ldr	r3, [pc, #28]	; (800078c <MX_SPI2_Init+0x64>)
 800076e:	2200      	movs	r2, #0
 8000770:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8000772:	4b06      	ldr	r3, [pc, #24]	; (800078c <MX_SPI2_Init+0x64>)
 8000774:	220a      	movs	r2, #10
 8000776:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000778:	4804      	ldr	r0, [pc, #16]	; (800078c <MX_SPI2_Init+0x64>)
 800077a:	f004 fb2f 	bl	8004ddc <HAL_SPI_Init>
 800077e:	4603      	mov	r3, r0
 8000780:	2b00      	cmp	r3, #0
 8000782:	d001      	beq.n	8000788 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8000784:	f000 f928 	bl	80009d8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000788:	bf00      	nop
 800078a:	bd80      	pop	{r7, pc}
 800078c:	200000d0 	.word	0x200000d0
 8000790:	40003800 	.word	0x40003800

08000794 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000794:	b580      	push	{r7, lr}
 8000796:	b08c      	sub	sp, #48	; 0x30
 8000798:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800079a:	f107 031c 	add.w	r3, r7, #28
 800079e:	2200      	movs	r2, #0
 80007a0:	601a      	str	r2, [r3, #0]
 80007a2:	605a      	str	r2, [r3, #4]
 80007a4:	609a      	str	r2, [r3, #8]
 80007a6:	60da      	str	r2, [r3, #12]
 80007a8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80007aa:	2300      	movs	r3, #0
 80007ac:	61bb      	str	r3, [r7, #24]
 80007ae:	4b84      	ldr	r3, [pc, #528]	; (80009c0 <MX_GPIO_Init+0x22c>)
 80007b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007b2:	4a83      	ldr	r2, [pc, #524]	; (80009c0 <MX_GPIO_Init+0x22c>)
 80007b4:	f043 0310 	orr.w	r3, r3, #16
 80007b8:	6313      	str	r3, [r2, #48]	; 0x30
 80007ba:	4b81      	ldr	r3, [pc, #516]	; (80009c0 <MX_GPIO_Init+0x22c>)
 80007bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007be:	f003 0310 	and.w	r3, r3, #16
 80007c2:	61bb      	str	r3, [r7, #24]
 80007c4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007c6:	2300      	movs	r3, #0
 80007c8:	617b      	str	r3, [r7, #20]
 80007ca:	4b7d      	ldr	r3, [pc, #500]	; (80009c0 <MX_GPIO_Init+0x22c>)
 80007cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ce:	4a7c      	ldr	r2, [pc, #496]	; (80009c0 <MX_GPIO_Init+0x22c>)
 80007d0:	f043 0304 	orr.w	r3, r3, #4
 80007d4:	6313      	str	r3, [r2, #48]	; 0x30
 80007d6:	4b7a      	ldr	r3, [pc, #488]	; (80009c0 <MX_GPIO_Init+0x22c>)
 80007d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007da:	f003 0304 	and.w	r3, r3, #4
 80007de:	617b      	str	r3, [r7, #20]
 80007e0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80007e2:	2300      	movs	r3, #0
 80007e4:	613b      	str	r3, [r7, #16]
 80007e6:	4b76      	ldr	r3, [pc, #472]	; (80009c0 <MX_GPIO_Init+0x22c>)
 80007e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ea:	4a75      	ldr	r2, [pc, #468]	; (80009c0 <MX_GPIO_Init+0x22c>)
 80007ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80007f0:	6313      	str	r3, [r2, #48]	; 0x30
 80007f2:	4b73      	ldr	r3, [pc, #460]	; (80009c0 <MX_GPIO_Init+0x22c>)
 80007f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80007fa:	613b      	str	r3, [r7, #16]
 80007fc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007fe:	2300      	movs	r3, #0
 8000800:	60fb      	str	r3, [r7, #12]
 8000802:	4b6f      	ldr	r3, [pc, #444]	; (80009c0 <MX_GPIO_Init+0x22c>)
 8000804:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000806:	4a6e      	ldr	r2, [pc, #440]	; (80009c0 <MX_GPIO_Init+0x22c>)
 8000808:	f043 0301 	orr.w	r3, r3, #1
 800080c:	6313      	str	r3, [r2, #48]	; 0x30
 800080e:	4b6c      	ldr	r3, [pc, #432]	; (80009c0 <MX_GPIO_Init+0x22c>)
 8000810:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000812:	f003 0301 	and.w	r3, r3, #1
 8000816:	60fb      	str	r3, [r7, #12]
 8000818:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800081a:	2300      	movs	r3, #0
 800081c:	60bb      	str	r3, [r7, #8]
 800081e:	4b68      	ldr	r3, [pc, #416]	; (80009c0 <MX_GPIO_Init+0x22c>)
 8000820:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000822:	4a67      	ldr	r2, [pc, #412]	; (80009c0 <MX_GPIO_Init+0x22c>)
 8000824:	f043 0302 	orr.w	r3, r3, #2
 8000828:	6313      	str	r3, [r2, #48]	; 0x30
 800082a:	4b65      	ldr	r3, [pc, #404]	; (80009c0 <MX_GPIO_Init+0x22c>)
 800082c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800082e:	f003 0302 	and.w	r3, r3, #2
 8000832:	60bb      	str	r3, [r7, #8]
 8000834:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000836:	2300      	movs	r3, #0
 8000838:	607b      	str	r3, [r7, #4]
 800083a:	4b61      	ldr	r3, [pc, #388]	; (80009c0 <MX_GPIO_Init+0x22c>)
 800083c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800083e:	4a60      	ldr	r2, [pc, #384]	; (80009c0 <MX_GPIO_Init+0x22c>)
 8000840:	f043 0308 	orr.w	r3, r3, #8
 8000844:	6313      	str	r3, [r2, #48]	; 0x30
 8000846:	4b5e      	ldr	r3, [pc, #376]	; (80009c0 <MX_GPIO_Init+0x22c>)
 8000848:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800084a:	f003 0308 	and.w	r3, r3, #8
 800084e:	607b      	str	r3, [r7, #4]
 8000850:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, CS_I2C_SPI_Pin|LCD_DC_Pin|LCD_RST_Pin, GPIO_PIN_RESET);
 8000852:	2200      	movs	r2, #0
 8000854:	f24a 0108 	movw	r1, #40968	; 0xa008
 8000858:	485a      	ldr	r0, [pc, #360]	; (80009c4 <MX_GPIO_Init+0x230>)
 800085a:	f001 f9b1 	bl	8001bc0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 800085e:	2201      	movs	r2, #1
 8000860:	2101      	movs	r1, #1
 8000862:	4859      	ldr	r0, [pc, #356]	; (80009c8 <MX_GPIO_Init+0x234>)
 8000864:	f001 f9ac 	bl	8001bc0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, TP_CS_Pin|LCD_CS_Pin, GPIO_PIN_RESET);
 8000868:	2200      	movs	r2, #0
 800086a:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800086e:	4857      	ldr	r0, [pc, #348]	; (80009cc <MX_GPIO_Init+0x238>)
 8000870:	f001 f9a6 	bl	8001bc0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000874:	2200      	movs	r2, #0
 8000876:	f24f 0110 	movw	r1, #61456	; 0xf010
 800087a:	4855      	ldr	r0, [pc, #340]	; (80009d0 <MX_GPIO_Init+0x23c>)
 800087c:	f001 f9a0 	bl	8001bc0 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : CS_I2C_SPI_Pin LCD_DC_Pin LCD_RST_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin|LCD_DC_Pin|LCD_RST_Pin;
 8000880:	f24a 0308 	movw	r3, #40968	; 0xa008
 8000884:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000886:	2301      	movs	r3, #1
 8000888:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800088a:	2300      	movs	r3, #0
 800088c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800088e:	2300      	movs	r3, #0
 8000890:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000892:	f107 031c 	add.w	r3, r7, #28
 8000896:	4619      	mov	r1, r3
 8000898:	484a      	ldr	r0, [pc, #296]	; (80009c4 <MX_GPIO_Init+0x230>)
 800089a:	f000 fff5 	bl	8001888 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 800089e:	2301      	movs	r3, #1
 80008a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008a2:	2301      	movs	r3, #1
 80008a4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008a6:	2300      	movs	r3, #0
 80008a8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008aa:	2300      	movs	r3, #0
 80008ac:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80008ae:	f107 031c 	add.w	r3, r7, #28
 80008b2:	4619      	mov	r1, r3
 80008b4:	4844      	ldr	r0, [pc, #272]	; (80009c8 <MX_GPIO_Init+0x234>)
 80008b6:	f000 ffe7 	bl	8001888 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 80008ba:	2308      	movs	r3, #8
 80008bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008be:	2302      	movs	r3, #2
 80008c0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008c2:	2300      	movs	r3, #0
 80008c4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008c6:	2300      	movs	r3, #0
 80008c8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80008ca:	2305      	movs	r3, #5
 80008cc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 80008ce:	f107 031c 	add.w	r3, r7, #28
 80008d2:	4619      	mov	r1, r3
 80008d4:	483c      	ldr	r0, [pc, #240]	; (80009c8 <MX_GPIO_Init+0x234>)
 80008d6:	f000 ffd7 	bl	8001888 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80008da:	2301      	movs	r3, #1
 80008dc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80008de:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 80008e2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008e4:	2300      	movs	r3, #0
 80008e6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80008e8:	f107 031c 	add.w	r3, r7, #28
 80008ec:	4619      	mov	r1, r3
 80008ee:	4839      	ldr	r0, [pc, #228]	; (80009d4 <MX_GPIO_Init+0x240>)
 80008f0:	f000 ffca 	bl	8001888 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80008f4:	2304      	movs	r3, #4
 80008f6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008f8:	2300      	movs	r3, #0
 80008fa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008fc:	2300      	movs	r3, #0
 80008fe:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000900:	f107 031c 	add.w	r3, r7, #28
 8000904:	4619      	mov	r1, r3
 8000906:	4831      	ldr	r0, [pc, #196]	; (80009cc <MX_GPIO_Init+0x238>)
 8000908:	f000 ffbe 	bl	8001888 <HAL_GPIO_Init>

  /*Configure GPIO pin : TP_IRQ_Pin */
  GPIO_InitStruct.Pin = TP_IRQ_Pin;
 800090c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000910:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8000912:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8000916:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000918:	2300      	movs	r3, #0
 800091a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(TP_IRQ_GPIO_Port, &GPIO_InitStruct);
 800091c:	f107 031c 	add.w	r3, r7, #28
 8000920:	4619      	mov	r1, r3
 8000922:	4828      	ldr	r0, [pc, #160]	; (80009c4 <MX_GPIO_Init+0x230>)
 8000924:	f000 ffb0 	bl	8001888 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8000928:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800092c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800092e:	2302      	movs	r3, #2
 8000930:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000932:	2300      	movs	r3, #0
 8000934:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000936:	2300      	movs	r3, #0
 8000938:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800093a:	2305      	movs	r3, #5
 800093c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 800093e:	f107 031c 	add.w	r3, r7, #28
 8000942:	4619      	mov	r1, r3
 8000944:	4821      	ldr	r0, [pc, #132]	; (80009cc <MX_GPIO_Init+0x238>)
 8000946:	f000 ff9f 	bl	8001888 <HAL_GPIO_Init>

  /*Configure GPIO pins : TP_CS_Pin LCD_CS_Pin */
  GPIO_InitStruct.Pin = TP_CS_Pin|LCD_CS_Pin;
 800094a:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800094e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000950:	2301      	movs	r3, #1
 8000952:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000954:	2300      	movs	r3, #0
 8000956:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000958:	2300      	movs	r3, #0
 800095a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800095c:	f107 031c 	add.w	r3, r7, #28
 8000960:	4619      	mov	r1, r3
 8000962:	481a      	ldr	r0, [pc, #104]	; (80009cc <MX_GPIO_Init+0x238>)
 8000964:	f000 ff90 	bl	8001888 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000968:	f24f 0310 	movw	r3, #61456	; 0xf010
 800096c:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800096e:	2301      	movs	r3, #1
 8000970:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000972:	2300      	movs	r3, #0
 8000974:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000976:	2300      	movs	r3, #0
 8000978:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800097a:	f107 031c 	add.w	r3, r7, #28
 800097e:	4619      	mov	r1, r3
 8000980:	4813      	ldr	r0, [pc, #76]	; (80009d0 <MX_GPIO_Init+0x23c>)
 8000982:	f000 ff81 	bl	8001888 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000986:	2320      	movs	r3, #32
 8000988:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800098a:	2300      	movs	r3, #0
 800098c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800098e:	2300      	movs	r3, #0
 8000990:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000992:	f107 031c 	add.w	r3, r7, #28
 8000996:	4619      	mov	r1, r3
 8000998:	480d      	ldr	r0, [pc, #52]	; (80009d0 <MX_GPIO_Init+0x23c>)
 800099a:	f000 ff75 	bl	8001888 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 800099e:	2302      	movs	r3, #2
 80009a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80009a2:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 80009a6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009a8:	2300      	movs	r3, #0
 80009aa:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 80009ac:	f107 031c 	add.w	r3, r7, #28
 80009b0:	4619      	mov	r1, r3
 80009b2:	4804      	ldr	r0, [pc, #16]	; (80009c4 <MX_GPIO_Init+0x230>)
 80009b4:	f000 ff68 	bl	8001888 <HAL_GPIO_Init>

}
 80009b8:	bf00      	nop
 80009ba:	3730      	adds	r7, #48	; 0x30
 80009bc:	46bd      	mov	sp, r7
 80009be:	bd80      	pop	{r7, pc}
 80009c0:	40023800 	.word	0x40023800
 80009c4:	40021000 	.word	0x40021000
 80009c8:	40020800 	.word	0x40020800
 80009cc:	40020400 	.word	0x40020400
 80009d0:	40020c00 	.word	0x40020c00
 80009d4:	40020000 	.word	0x40020000

080009d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009d8:	b480      	push	{r7}
 80009da:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009dc:	b672      	cpsid	i
}
 80009de:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009e0:	e7fe      	b.n	80009e0 <Error_Handler+0x8>
	...

080009e4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009e4:	b580      	push	{r7, lr}
 80009e6:	b082      	sub	sp, #8
 80009e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009ea:	2300      	movs	r3, #0
 80009ec:	607b      	str	r3, [r7, #4]
 80009ee:	4b10      	ldr	r3, [pc, #64]	; (8000a30 <HAL_MspInit+0x4c>)
 80009f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009f2:	4a0f      	ldr	r2, [pc, #60]	; (8000a30 <HAL_MspInit+0x4c>)
 80009f4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80009f8:	6453      	str	r3, [r2, #68]	; 0x44
 80009fa:	4b0d      	ldr	r3, [pc, #52]	; (8000a30 <HAL_MspInit+0x4c>)
 80009fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009fe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000a02:	607b      	str	r3, [r7, #4]
 8000a04:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a06:	2300      	movs	r3, #0
 8000a08:	603b      	str	r3, [r7, #0]
 8000a0a:	4b09      	ldr	r3, [pc, #36]	; (8000a30 <HAL_MspInit+0x4c>)
 8000a0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a0e:	4a08      	ldr	r2, [pc, #32]	; (8000a30 <HAL_MspInit+0x4c>)
 8000a10:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a14:	6413      	str	r3, [r2, #64]	; 0x40
 8000a16:	4b06      	ldr	r3, [pc, #24]	; (8000a30 <HAL_MspInit+0x4c>)
 8000a18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a1e:	603b      	str	r3, [r7, #0]
 8000a20:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000a22:	2007      	movs	r0, #7
 8000a24:	f000 feee 	bl	8001804 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a28:	bf00      	nop
 8000a2a:	3708      	adds	r7, #8
 8000a2c:	46bd      	mov	sp, r7
 8000a2e:	bd80      	pop	{r7, pc}
 8000a30:	40023800 	.word	0x40023800

08000a34 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b08a      	sub	sp, #40	; 0x28
 8000a38:	af00      	add	r7, sp, #0
 8000a3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a3c:	f107 0314 	add.w	r3, r7, #20
 8000a40:	2200      	movs	r2, #0
 8000a42:	601a      	str	r2, [r3, #0]
 8000a44:	605a      	str	r2, [r3, #4]
 8000a46:	609a      	str	r2, [r3, #8]
 8000a48:	60da      	str	r2, [r3, #12]
 8000a4a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	681b      	ldr	r3, [r3, #0]
 8000a50:	4a19      	ldr	r2, [pc, #100]	; (8000ab8 <HAL_I2C_MspInit+0x84>)
 8000a52:	4293      	cmp	r3, r2
 8000a54:	d12c      	bne.n	8000ab0 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a56:	2300      	movs	r3, #0
 8000a58:	613b      	str	r3, [r7, #16]
 8000a5a:	4b18      	ldr	r3, [pc, #96]	; (8000abc <HAL_I2C_MspInit+0x88>)
 8000a5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a5e:	4a17      	ldr	r2, [pc, #92]	; (8000abc <HAL_I2C_MspInit+0x88>)
 8000a60:	f043 0302 	orr.w	r3, r3, #2
 8000a64:	6313      	str	r3, [r2, #48]	; 0x30
 8000a66:	4b15      	ldr	r3, [pc, #84]	; (8000abc <HAL_I2C_MspInit+0x88>)
 8000a68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a6a:	f003 0302 	and.w	r3, r3, #2
 8000a6e:	613b      	str	r3, [r7, #16]
 8000a70:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8000a72:	f44f 7310 	mov.w	r3, #576	; 0x240
 8000a76:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000a78:	2312      	movs	r3, #18
 8000a7a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a7c:	2301      	movs	r3, #1
 8000a7e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a80:	2300      	movs	r3, #0
 8000a82:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000a84:	2304      	movs	r3, #4
 8000a86:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a88:	f107 0314 	add.w	r3, r7, #20
 8000a8c:	4619      	mov	r1, r3
 8000a8e:	480c      	ldr	r0, [pc, #48]	; (8000ac0 <HAL_I2C_MspInit+0x8c>)
 8000a90:	f000 fefa 	bl	8001888 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000a94:	2300      	movs	r3, #0
 8000a96:	60fb      	str	r3, [r7, #12]
 8000a98:	4b08      	ldr	r3, [pc, #32]	; (8000abc <HAL_I2C_MspInit+0x88>)
 8000a9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a9c:	4a07      	ldr	r2, [pc, #28]	; (8000abc <HAL_I2C_MspInit+0x88>)
 8000a9e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000aa2:	6413      	str	r3, [r2, #64]	; 0x40
 8000aa4:	4b05      	ldr	r3, [pc, #20]	; (8000abc <HAL_I2C_MspInit+0x88>)
 8000aa6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000aa8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000aac:	60fb      	str	r3, [r7, #12]
 8000aae:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000ab0:	bf00      	nop
 8000ab2:	3728      	adds	r7, #40	; 0x28
 8000ab4:	46bd      	mov	sp, r7
 8000ab6:	bd80      	pop	{r7, pc}
 8000ab8:	40005400 	.word	0x40005400
 8000abc:	40023800 	.word	0x40023800
 8000ac0:	40020400 	.word	0x40020400

08000ac4 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b08e      	sub	sp, #56	; 0x38
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000acc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	601a      	str	r2, [r3, #0]
 8000ad4:	605a      	str	r2, [r3, #4]
 8000ad6:	609a      	str	r2, [r3, #8]
 8000ad8:	60da      	str	r2, [r3, #12]
 8000ada:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000adc:	f107 0314 	add.w	r3, r7, #20
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	601a      	str	r2, [r3, #0]
 8000ae4:	605a      	str	r2, [r3, #4]
 8000ae6:	609a      	str	r2, [r3, #8]
 8000ae8:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	681b      	ldr	r3, [r3, #0]
 8000aee:	4a31      	ldr	r2, [pc, #196]	; (8000bb4 <HAL_I2S_MspInit+0xf0>)
 8000af0:	4293      	cmp	r3, r2
 8000af2:	d15a      	bne.n	8000baa <HAL_I2S_MspInit+0xe6>
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000af4:	2301      	movs	r3, #1
 8000af6:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8000af8:	23c0      	movs	r3, #192	; 0xc0
 8000afa:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8000afc:	2302      	movs	r3, #2
 8000afe:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000b00:	f107 0314 	add.w	r3, r7, #20
 8000b04:	4618      	mov	r0, r3
 8000b06:	f004 f829 	bl	8004b5c <HAL_RCCEx_PeriphCLKConfig>
 8000b0a:	4603      	mov	r3, r0
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	d001      	beq.n	8000b14 <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 8000b10:	f7ff ff62 	bl	80009d8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000b14:	2300      	movs	r3, #0
 8000b16:	613b      	str	r3, [r7, #16]
 8000b18:	4b27      	ldr	r3, [pc, #156]	; (8000bb8 <HAL_I2S_MspInit+0xf4>)
 8000b1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b1c:	4a26      	ldr	r2, [pc, #152]	; (8000bb8 <HAL_I2S_MspInit+0xf4>)
 8000b1e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000b22:	6413      	str	r3, [r2, #64]	; 0x40
 8000b24:	4b24      	ldr	r3, [pc, #144]	; (8000bb8 <HAL_I2S_MspInit+0xf4>)
 8000b26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b28:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000b2c:	613b      	str	r3, [r7, #16]
 8000b2e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b30:	2300      	movs	r3, #0
 8000b32:	60fb      	str	r3, [r7, #12]
 8000b34:	4b20      	ldr	r3, [pc, #128]	; (8000bb8 <HAL_I2S_MspInit+0xf4>)
 8000b36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b38:	4a1f      	ldr	r2, [pc, #124]	; (8000bb8 <HAL_I2S_MspInit+0xf4>)
 8000b3a:	f043 0301 	orr.w	r3, r3, #1
 8000b3e:	6313      	str	r3, [r2, #48]	; 0x30
 8000b40:	4b1d      	ldr	r3, [pc, #116]	; (8000bb8 <HAL_I2S_MspInit+0xf4>)
 8000b42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b44:	f003 0301 	and.w	r3, r3, #1
 8000b48:	60fb      	str	r3, [r7, #12]
 8000b4a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b4c:	2300      	movs	r3, #0
 8000b4e:	60bb      	str	r3, [r7, #8]
 8000b50:	4b19      	ldr	r3, [pc, #100]	; (8000bb8 <HAL_I2S_MspInit+0xf4>)
 8000b52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b54:	4a18      	ldr	r2, [pc, #96]	; (8000bb8 <HAL_I2S_MspInit+0xf4>)
 8000b56:	f043 0304 	orr.w	r3, r3, #4
 8000b5a:	6313      	str	r3, [r2, #48]	; 0x30
 8000b5c:	4b16      	ldr	r3, [pc, #88]	; (8000bb8 <HAL_I2S_MspInit+0xf4>)
 8000b5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b60:	f003 0304 	and.w	r3, r3, #4
 8000b64:	60bb      	str	r3, [r7, #8]
 8000b66:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000b68:	2310      	movs	r3, #16
 8000b6a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b6c:	2302      	movs	r3, #2
 8000b6e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b70:	2300      	movs	r3, #0
 8000b72:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b74:	2300      	movs	r3, #0
 8000b76:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000b78:	2306      	movs	r3, #6
 8000b7a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000b7c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b80:	4619      	mov	r1, r3
 8000b82:	480e      	ldr	r0, [pc, #56]	; (8000bbc <HAL_I2S_MspInit+0xf8>)
 8000b84:	f000 fe80 	bl	8001888 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000b88:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8000b8c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b8e:	2302      	movs	r3, #2
 8000b90:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b92:	2300      	movs	r3, #0
 8000b94:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b96:	2300      	movs	r3, #0
 8000b98:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000b9a:	2306      	movs	r3, #6
 8000b9c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b9e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ba2:	4619      	mov	r1, r3
 8000ba4:	4806      	ldr	r0, [pc, #24]	; (8000bc0 <HAL_I2S_MspInit+0xfc>)
 8000ba6:	f000 fe6f 	bl	8001888 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8000baa:	bf00      	nop
 8000bac:	3738      	adds	r7, #56	; 0x38
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	bd80      	pop	{r7, pc}
 8000bb2:	bf00      	nop
 8000bb4:	40003c00 	.word	0x40003c00
 8000bb8:	40023800 	.word	0x40023800
 8000bbc:	40020000 	.word	0x40020000
 8000bc0:	40020800 	.word	0x40020800

08000bc4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	b08c      	sub	sp, #48	; 0x30
 8000bc8:	af00      	add	r7, sp, #0
 8000bca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bcc:	f107 031c 	add.w	r3, r7, #28
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	601a      	str	r2, [r3, #0]
 8000bd4:	605a      	str	r2, [r3, #4]
 8000bd6:	609a      	str	r2, [r3, #8]
 8000bd8:	60da      	str	r2, [r3, #12]
 8000bda:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	4a32      	ldr	r2, [pc, #200]	; (8000cac <HAL_SPI_MspInit+0xe8>)
 8000be2:	4293      	cmp	r3, r2
 8000be4:	d12c      	bne.n	8000c40 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000be6:	2300      	movs	r3, #0
 8000be8:	61bb      	str	r3, [r7, #24]
 8000bea:	4b31      	ldr	r3, [pc, #196]	; (8000cb0 <HAL_SPI_MspInit+0xec>)
 8000bec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000bee:	4a30      	ldr	r2, [pc, #192]	; (8000cb0 <HAL_SPI_MspInit+0xec>)
 8000bf0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000bf4:	6453      	str	r3, [r2, #68]	; 0x44
 8000bf6:	4b2e      	ldr	r3, [pc, #184]	; (8000cb0 <HAL_SPI_MspInit+0xec>)
 8000bf8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000bfa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000bfe:	61bb      	str	r3, [r7, #24]
 8000c00:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c02:	2300      	movs	r3, #0
 8000c04:	617b      	str	r3, [r7, #20]
 8000c06:	4b2a      	ldr	r3, [pc, #168]	; (8000cb0 <HAL_SPI_MspInit+0xec>)
 8000c08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c0a:	4a29      	ldr	r2, [pc, #164]	; (8000cb0 <HAL_SPI_MspInit+0xec>)
 8000c0c:	f043 0301 	orr.w	r3, r3, #1
 8000c10:	6313      	str	r3, [r2, #48]	; 0x30
 8000c12:	4b27      	ldr	r3, [pc, #156]	; (8000cb0 <HAL_SPI_MspInit+0xec>)
 8000c14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c16:	f003 0301 	and.w	r3, r3, #1
 8000c1a:	617b      	str	r3, [r7, #20]
 8000c1c:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8000c1e:	23e0      	movs	r3, #224	; 0xe0
 8000c20:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c22:	2302      	movs	r3, #2
 8000c24:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c26:	2300      	movs	r3, #0
 8000c28:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000c2e:	2305      	movs	r3, #5
 8000c30:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c32:	f107 031c 	add.w	r3, r7, #28
 8000c36:	4619      	mov	r1, r3
 8000c38:	481e      	ldr	r0, [pc, #120]	; (8000cb4 <HAL_SPI_MspInit+0xf0>)
 8000c3a:	f000 fe25 	bl	8001888 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8000c3e:	e031      	b.n	8000ca4 <HAL_SPI_MspInit+0xe0>
  else if(hspi->Instance==SPI2)
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	681b      	ldr	r3, [r3, #0]
 8000c44:	4a1c      	ldr	r2, [pc, #112]	; (8000cb8 <HAL_SPI_MspInit+0xf4>)
 8000c46:	4293      	cmp	r3, r2
 8000c48:	d12c      	bne.n	8000ca4 <HAL_SPI_MspInit+0xe0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	613b      	str	r3, [r7, #16]
 8000c4e:	4b18      	ldr	r3, [pc, #96]	; (8000cb0 <HAL_SPI_MspInit+0xec>)
 8000c50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c52:	4a17      	ldr	r2, [pc, #92]	; (8000cb0 <HAL_SPI_MspInit+0xec>)
 8000c54:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000c58:	6413      	str	r3, [r2, #64]	; 0x40
 8000c5a:	4b15      	ldr	r3, [pc, #84]	; (8000cb0 <HAL_SPI_MspInit+0xec>)
 8000c5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c5e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000c62:	613b      	str	r3, [r7, #16]
 8000c64:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c66:	2300      	movs	r3, #0
 8000c68:	60fb      	str	r3, [r7, #12]
 8000c6a:	4b11      	ldr	r3, [pc, #68]	; (8000cb0 <HAL_SPI_MspInit+0xec>)
 8000c6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c6e:	4a10      	ldr	r2, [pc, #64]	; (8000cb0 <HAL_SPI_MspInit+0xec>)
 8000c70:	f043 0302 	orr.w	r3, r3, #2
 8000c74:	6313      	str	r3, [r2, #48]	; 0x30
 8000c76:	4b0e      	ldr	r3, [pc, #56]	; (8000cb0 <HAL_SPI_MspInit+0xec>)
 8000c78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c7a:	f003 0302 	and.w	r3, r3, #2
 8000c7e:	60fb      	str	r3, [r7, #12]
 8000c80:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LCD_SCK_Pin|LCD_MISO_Pin|LCD_MOSI_Pin;
 8000c82:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8000c86:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c88:	2302      	movs	r3, #2
 8000c8a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c90:	2303      	movs	r3, #3
 8000c92:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000c94:	2305      	movs	r3, #5
 8000c96:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c98:	f107 031c 	add.w	r3, r7, #28
 8000c9c:	4619      	mov	r1, r3
 8000c9e:	4807      	ldr	r0, [pc, #28]	; (8000cbc <HAL_SPI_MspInit+0xf8>)
 8000ca0:	f000 fdf2 	bl	8001888 <HAL_GPIO_Init>
}
 8000ca4:	bf00      	nop
 8000ca6:	3730      	adds	r7, #48	; 0x30
 8000ca8:	46bd      	mov	sp, r7
 8000caa:	bd80      	pop	{r7, pc}
 8000cac:	40013000 	.word	0x40013000
 8000cb0:	40023800 	.word	0x40023800
 8000cb4:	40020000 	.word	0x40020000
 8000cb8:	40003800 	.word	0x40003800
 8000cbc:	40020400 	.word	0x40020400

08000cc0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000cc0:	b480      	push	{r7}
 8000cc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000cc4:	e7fe      	b.n	8000cc4 <NMI_Handler+0x4>

08000cc6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000cc6:	b480      	push	{r7}
 8000cc8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000cca:	e7fe      	b.n	8000cca <HardFault_Handler+0x4>

08000ccc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ccc:	b480      	push	{r7}
 8000cce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000cd0:	e7fe      	b.n	8000cd0 <MemManage_Handler+0x4>

08000cd2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000cd2:	b480      	push	{r7}
 8000cd4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000cd6:	e7fe      	b.n	8000cd6 <BusFault_Handler+0x4>

08000cd8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000cd8:	b480      	push	{r7}
 8000cda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000cdc:	e7fe      	b.n	8000cdc <UsageFault_Handler+0x4>

08000cde <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000cde:	b480      	push	{r7}
 8000ce0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ce2:	bf00      	nop
 8000ce4:	46bd      	mov	sp, r7
 8000ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cea:	4770      	bx	lr

08000cec <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000cec:	b480      	push	{r7}
 8000cee:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000cf0:	bf00      	nop
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf8:	4770      	bx	lr

08000cfa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000cfa:	b480      	push	{r7}
 8000cfc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000cfe:	bf00      	nop
 8000d00:	46bd      	mov	sp, r7
 8000d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d06:	4770      	bx	lr

08000d08 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d0c:	f000 fc66 	bl	80015dc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d10:	bf00      	nop
 8000d12:	bd80      	pop	{r7, pc}

08000d14 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8000d18:	4802      	ldr	r0, [pc, #8]	; (8000d24 <OTG_FS_IRQHandler+0x10>)
 8000d1a:	f001 f9d5 	bl	80020c8 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000d1e:	bf00      	nop
 8000d20:	bd80      	pop	{r7, pc}
 8000d22:	bf00      	nop
 8000d24:	200005f8 	.word	0x200005f8

08000d28 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	b086      	sub	sp, #24
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d30:	4a14      	ldr	r2, [pc, #80]	; (8000d84 <_sbrk+0x5c>)
 8000d32:	4b15      	ldr	r3, [pc, #84]	; (8000d88 <_sbrk+0x60>)
 8000d34:	1ad3      	subs	r3, r2, r3
 8000d36:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d38:	697b      	ldr	r3, [r7, #20]
 8000d3a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d3c:	4b13      	ldr	r3, [pc, #76]	; (8000d8c <_sbrk+0x64>)
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d102      	bne.n	8000d4a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d44:	4b11      	ldr	r3, [pc, #68]	; (8000d8c <_sbrk+0x64>)
 8000d46:	4a12      	ldr	r2, [pc, #72]	; (8000d90 <_sbrk+0x68>)
 8000d48:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d4a:	4b10      	ldr	r3, [pc, #64]	; (8000d8c <_sbrk+0x64>)
 8000d4c:	681a      	ldr	r2, [r3, #0]
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	4413      	add	r3, r2
 8000d52:	693a      	ldr	r2, [r7, #16]
 8000d54:	429a      	cmp	r2, r3
 8000d56:	d207      	bcs.n	8000d68 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d58:	f007 fc84 	bl	8008664 <__errno>
 8000d5c:	4603      	mov	r3, r0
 8000d5e:	220c      	movs	r2, #12
 8000d60:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d62:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000d66:	e009      	b.n	8000d7c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d68:	4b08      	ldr	r3, [pc, #32]	; (8000d8c <_sbrk+0x64>)
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d6e:	4b07      	ldr	r3, [pc, #28]	; (8000d8c <_sbrk+0x64>)
 8000d70:	681a      	ldr	r2, [r3, #0]
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	4413      	add	r3, r2
 8000d76:	4a05      	ldr	r2, [pc, #20]	; (8000d8c <_sbrk+0x64>)
 8000d78:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d7a:	68fb      	ldr	r3, [r7, #12]
}
 8000d7c:	4618      	mov	r0, r3
 8000d7e:	3718      	adds	r7, #24
 8000d80:	46bd      	mov	sp, r7
 8000d82:	bd80      	pop	{r7, pc}
 8000d84:	20020000 	.word	0x20020000
 8000d88:	00000400 	.word	0x00000400
 8000d8c:	200000b0 	.word	0x200000b0
 8000d90:	20000910 	.word	0x20000910

08000d94 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d94:	b480      	push	{r7}
 8000d96:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d98:	4b06      	ldr	r3, [pc, #24]	; (8000db4 <SystemInit+0x20>)
 8000d9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000d9e:	4a05      	ldr	r2, [pc, #20]	; (8000db4 <SystemInit+0x20>)
 8000da0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000da4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000da8:	bf00      	nop
 8000daa:	46bd      	mov	sp, r7
 8000dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db0:	4770      	bx	lr
 8000db2:	bf00      	nop
 8000db4:	e000ed00 	.word	0xe000ed00

08000db8 <tft_init>:

void tft_init(SPI_HandleTypeDef *spi,
		GPIO_TypeDef *cs_port, uint16_t cs_pin,
		GPIO_TypeDef *dc_port, uint16_t dc_pin,
		GPIO_TypeDef *rst_port, uint16_t rst_pin,
		uint32_t width, uint32_t height) {
 8000db8:	b580      	push	{r7, lr}
 8000dba:	b088      	sub	sp, #32
 8000dbc:	af04      	add	r7, sp, #16
 8000dbe:	60f8      	str	r0, [r7, #12]
 8000dc0:	60b9      	str	r1, [r7, #8]
 8000dc2:	603b      	str	r3, [r7, #0]
 8000dc4:	4613      	mov	r3, r2
 8000dc6:	80fb      	strh	r3, [r7, #6]


	tft_width = width;
 8000dc8:	4ab7      	ldr	r2, [pc, #732]	; (80010a8 <tft_init+0x2f0>)
 8000dca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000dcc:	6013      	str	r3, [r2, #0]
	tft_height = height;
 8000dce:	4ab7      	ldr	r2, [pc, #732]	; (80010ac <tft_init+0x2f4>)
 8000dd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000dd2:	6013      	str	r3, [r2, #0]
	tft_pixel_count = width * height;
 8000dd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000dd6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000dd8:	fb02 f303 	mul.w	r3, r2, r3
 8000ddc:	4ab4      	ldr	r2, [pc, #720]	; (80010b0 <tft_init+0x2f8>)
 8000dde:	6013      	str	r3, [r2, #0]

	tft = tft_interface_init(spi, cs_port, cs_pin, dc_port, dc_pin, rst_port, rst_pin);
 8000de0:	88fa      	ldrh	r2, [r7, #6]
 8000de2:	8c3b      	ldrh	r3, [r7, #32]
 8000de4:	9302      	str	r3, [sp, #8]
 8000de6:	69fb      	ldr	r3, [r7, #28]
 8000de8:	9301      	str	r3, [sp, #4]
 8000dea:	8b3b      	ldrh	r3, [r7, #24]
 8000dec:	9300      	str	r3, [sp, #0]
 8000dee:	683b      	ldr	r3, [r7, #0]
 8000df0:	68b9      	ldr	r1, [r7, #8]
 8000df2:	68f8      	ldr	r0, [r7, #12]
 8000df4:	f000 fb47 	bl	8001486 <tft_interface_init>
 8000df8:	4603      	mov	r3, r0
 8000dfa:	4aae      	ldr	r2, [pc, #696]	; (80010b4 <tft_init+0x2fc>)
 8000dfc:	6013      	str	r3, [r2, #0]

	tft_rst_off(tft);
 8000dfe:	4bad      	ldr	r3, [pc, #692]	; (80010b4 <tft_init+0x2fc>)
 8000e00:	681b      	ldr	r3, [r3, #0]
 8000e02:	68d8      	ldr	r0, [r3, #12]
 8000e04:	4bab      	ldr	r3, [pc, #684]	; (80010b4 <tft_init+0x2fc>)
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	8a9b      	ldrh	r3, [r3, #20]
 8000e0a:	2201      	movs	r2, #1
 8000e0c:	4619      	mov	r1, r3
 8000e0e:	f000 fed7 	bl	8001bc0 <HAL_GPIO_WritePin>
	tft_rst_on(tft);
 8000e12:	4ba8      	ldr	r3, [pc, #672]	; (80010b4 <tft_init+0x2fc>)
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	68d8      	ldr	r0, [r3, #12]
 8000e18:	4ba6      	ldr	r3, [pc, #664]	; (80010b4 <tft_init+0x2fc>)
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	8a9b      	ldrh	r3, [r3, #20]
 8000e1e:	2200      	movs	r2, #0
 8000e20:	4619      	mov	r1, r3
 8000e22:	f000 fecd 	bl	8001bc0 <HAL_GPIO_WritePin>
	tft_rst_off(tft);
 8000e26:	4ba3      	ldr	r3, [pc, #652]	; (80010b4 <tft_init+0x2fc>)
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	68d8      	ldr	r0, [r3, #12]
 8000e2c:	4ba1      	ldr	r3, [pc, #644]	; (80010b4 <tft_init+0x2fc>)
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	8a9b      	ldrh	r3, [r3, #20]
 8000e32:	2201      	movs	r2, #1
 8000e34:	4619      	mov	r1, r3
 8000e36:	f000 fec3 	bl	8001bc0 <HAL_GPIO_WritePin>

	tft_send_cmd(tft, TFTCMD_NOP);
 8000e3a:	4b9e      	ldr	r3, [pc, #632]	; (80010b4 <tft_init+0x2fc>)
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	2100      	movs	r1, #0
 8000e40:	4618      	mov	r0, r3
 8000e42:	f000 fac8 	bl	80013d6 <tft_send_cmd>
	tft_send_data(tft, 0x00);
 8000e46:	4b9b      	ldr	r3, [pc, #620]	; (80010b4 <tft_init+0x2fc>)
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	2100      	movs	r1, #0
 8000e4c:	4618      	mov	r0, r3
 8000e4e:	f000 faee 	bl	800142e <tft_send_data>
	tft_send_cmd(tft, TFTCMD_SLEEP_OUT);
 8000e52:	4b98      	ldr	r3, [pc, #608]	; (80010b4 <tft_init+0x2fc>)
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	2111      	movs	r1, #17
 8000e58:	4618      	mov	r0, r3
 8000e5a:	f000 fabc 	bl	80013d6 <tft_send_cmd>

	tft_delay(150);
 8000e5e:	2096      	movs	r0, #150	; 0x96
 8000e60:	f000 fbdc 	bl	800161c <HAL_Delay>

	tft_send_cmd(tft, TFTCMD_PIXEL_FORMAT);
 8000e64:	4b93      	ldr	r3, [pc, #588]	; (80010b4 <tft_init+0x2fc>)
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	213a      	movs	r1, #58	; 0x3a
 8000e6a:	4618      	mov	r0, r3
 8000e6c:	f000 fab3 	bl	80013d6 <tft_send_cmd>
	tft_send_data(tft, 0x55);
 8000e70:	4b90      	ldr	r3, [pc, #576]	; (80010b4 <tft_init+0x2fc>)
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	2155      	movs	r1, #85	; 0x55
 8000e76:	4618      	mov	r0, r3
 8000e78:	f000 fad9 	bl	800142e <tft_send_data>

	tft_send_cmd(tft, TFTCMD_MAC);
 8000e7c:	4b8d      	ldr	r3, [pc, #564]	; (80010b4 <tft_init+0x2fc>)
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	2136      	movs	r1, #54	; 0x36
 8000e82:	4618      	mov	r0, r3
 8000e84:	f000 faa7 	bl	80013d6 <tft_send_cmd>
	tft_send_data(tft, 0x48);
 8000e88:	4b8a      	ldr	r3, [pc, #552]	; (80010b4 <tft_init+0x2fc>)
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	2148      	movs	r1, #72	; 0x48
 8000e8e:	4618      	mov	r0, r3
 8000e90:	f000 facd 	bl	800142e <tft_send_data>

	tft_send_cmd(tft, TFTCMD_POWER3);
 8000e94:	4b87      	ldr	r3, [pc, #540]	; (80010b4 <tft_init+0x2fc>)
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	21c2      	movs	r1, #194	; 0xc2
 8000e9a:	4618      	mov	r0, r3
 8000e9c:	f000 fa9b 	bl	80013d6 <tft_send_cmd>
	tft_send_data(tft, 0x44);
 8000ea0:	4b84      	ldr	r3, [pc, #528]	; (80010b4 <tft_init+0x2fc>)
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	2144      	movs	r1, #68	; 0x44
 8000ea6:	4618      	mov	r0, r3
 8000ea8:	f000 fac1 	bl	800142e <tft_send_data>

	tft_send_cmd(tft, TFTCMD_VCOM1);
 8000eac:	4b81      	ldr	r3, [pc, #516]	; (80010b4 <tft_init+0x2fc>)
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	21c5      	movs	r1, #197	; 0xc5
 8000eb2:	4618      	mov	r0, r3
 8000eb4:	f000 fa8f 	bl	80013d6 <tft_send_cmd>
	tft_send_data(tft, 0x00); tft_send_data(tft, 0x00);
 8000eb8:	4b7e      	ldr	r3, [pc, #504]	; (80010b4 <tft_init+0x2fc>)
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	2100      	movs	r1, #0
 8000ebe:	4618      	mov	r0, r3
 8000ec0:	f000 fab5 	bl	800142e <tft_send_data>
 8000ec4:	4b7b      	ldr	r3, [pc, #492]	; (80010b4 <tft_init+0x2fc>)
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	2100      	movs	r1, #0
 8000eca:	4618      	mov	r0, r3
 8000ecc:	f000 faaf 	bl	800142e <tft_send_data>
	tft_send_data(tft, 0x00); tft_send_data(tft, 0x00);
 8000ed0:	4b78      	ldr	r3, [pc, #480]	; (80010b4 <tft_init+0x2fc>)
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	2100      	movs	r1, #0
 8000ed6:	4618      	mov	r0, r3
 8000ed8:	f000 faa9 	bl	800142e <tft_send_data>
 8000edc:	4b75      	ldr	r3, [pc, #468]	; (80010b4 <tft_init+0x2fc>)
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	2100      	movs	r1, #0
 8000ee2:	4618      	mov	r0, r3
 8000ee4:	f000 faa3 	bl	800142e <tft_send_data>


	tft_send_cmd(tft, TFTCMD_PGAMMA);
 8000ee8:	4b72      	ldr	r3, [pc, #456]	; (80010b4 <tft_init+0x2fc>)
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	21e0      	movs	r1, #224	; 0xe0
 8000eee:	4618      	mov	r0, r3
 8000ef0:	f000 fa71 	bl	80013d6 <tft_send_cmd>
	tft_send_data(tft, 0x0f); tft_send_data(tft, 0x1f);
 8000ef4:	4b6f      	ldr	r3, [pc, #444]	; (80010b4 <tft_init+0x2fc>)
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	210f      	movs	r1, #15
 8000efa:	4618      	mov	r0, r3
 8000efc:	f000 fa97 	bl	800142e <tft_send_data>
 8000f00:	4b6c      	ldr	r3, [pc, #432]	; (80010b4 <tft_init+0x2fc>)
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	211f      	movs	r1, #31
 8000f06:	4618      	mov	r0, r3
 8000f08:	f000 fa91 	bl	800142e <tft_send_data>
	tft_send_data(tft, 0x1c); tft_send_data(tft, 0x0c);
 8000f0c:	4b69      	ldr	r3, [pc, #420]	; (80010b4 <tft_init+0x2fc>)
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	211c      	movs	r1, #28
 8000f12:	4618      	mov	r0, r3
 8000f14:	f000 fa8b 	bl	800142e <tft_send_data>
 8000f18:	4b66      	ldr	r3, [pc, #408]	; (80010b4 <tft_init+0x2fc>)
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	210c      	movs	r1, #12
 8000f1e:	4618      	mov	r0, r3
 8000f20:	f000 fa85 	bl	800142e <tft_send_data>
	tft_send_data(tft, 0x0f); tft_send_data(tft, 0x08);
 8000f24:	4b63      	ldr	r3, [pc, #396]	; (80010b4 <tft_init+0x2fc>)
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	210f      	movs	r1, #15
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	f000 fa7f 	bl	800142e <tft_send_data>
 8000f30:	4b60      	ldr	r3, [pc, #384]	; (80010b4 <tft_init+0x2fc>)
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	2108      	movs	r1, #8
 8000f36:	4618      	mov	r0, r3
 8000f38:	f000 fa79 	bl	800142e <tft_send_data>
	tft_send_data(tft, 0x48); tft_send_data(tft, 0x98);
 8000f3c:	4b5d      	ldr	r3, [pc, #372]	; (80010b4 <tft_init+0x2fc>)
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	2148      	movs	r1, #72	; 0x48
 8000f42:	4618      	mov	r0, r3
 8000f44:	f000 fa73 	bl	800142e <tft_send_data>
 8000f48:	4b5a      	ldr	r3, [pc, #360]	; (80010b4 <tft_init+0x2fc>)
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	2198      	movs	r1, #152	; 0x98
 8000f4e:	4618      	mov	r0, r3
 8000f50:	f000 fa6d 	bl	800142e <tft_send_data>
	tft_send_data(tft, 0x37); tft_send_data(tft, 0x0a);
 8000f54:	4b57      	ldr	r3, [pc, #348]	; (80010b4 <tft_init+0x2fc>)
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	2137      	movs	r1, #55	; 0x37
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	f000 fa67 	bl	800142e <tft_send_data>
 8000f60:	4b54      	ldr	r3, [pc, #336]	; (80010b4 <tft_init+0x2fc>)
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	210a      	movs	r1, #10
 8000f66:	4618      	mov	r0, r3
 8000f68:	f000 fa61 	bl	800142e <tft_send_data>
	tft_send_data(tft, 0x13); tft_send_data(tft, 0x04);
 8000f6c:	4b51      	ldr	r3, [pc, #324]	; (80010b4 <tft_init+0x2fc>)
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	2113      	movs	r1, #19
 8000f72:	4618      	mov	r0, r3
 8000f74:	f000 fa5b 	bl	800142e <tft_send_data>
 8000f78:	4b4e      	ldr	r3, [pc, #312]	; (80010b4 <tft_init+0x2fc>)
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	2104      	movs	r1, #4
 8000f7e:	4618      	mov	r0, r3
 8000f80:	f000 fa55 	bl	800142e <tft_send_data>
	tft_send_data(tft, 0x11); tft_send_data(tft, 0x0d);
 8000f84:	4b4b      	ldr	r3, [pc, #300]	; (80010b4 <tft_init+0x2fc>)
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	2111      	movs	r1, #17
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	f000 fa4f 	bl	800142e <tft_send_data>
 8000f90:	4b48      	ldr	r3, [pc, #288]	; (80010b4 <tft_init+0x2fc>)
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	210d      	movs	r1, #13
 8000f96:	4618      	mov	r0, r3
 8000f98:	f000 fa49 	bl	800142e <tft_send_data>
	tft_send_data(tft, 0x00);
 8000f9c:	4b45      	ldr	r3, [pc, #276]	; (80010b4 <tft_init+0x2fc>)
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	2100      	movs	r1, #0
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	f000 fa43 	bl	800142e <tft_send_data>

	tft_send_cmd(tft, TFTCMD_NGAMMA);
 8000fa8:	4b42      	ldr	r3, [pc, #264]	; (80010b4 <tft_init+0x2fc>)
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	21e1      	movs	r1, #225	; 0xe1
 8000fae:	4618      	mov	r0, r3
 8000fb0:	f000 fa11 	bl	80013d6 <tft_send_cmd>
	tft_send_data(tft, 0x0f); tft_send_data(tft, 0x32);
 8000fb4:	4b3f      	ldr	r3, [pc, #252]	; (80010b4 <tft_init+0x2fc>)
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	210f      	movs	r1, #15
 8000fba:	4618      	mov	r0, r3
 8000fbc:	f000 fa37 	bl	800142e <tft_send_data>
 8000fc0:	4b3c      	ldr	r3, [pc, #240]	; (80010b4 <tft_init+0x2fc>)
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	2132      	movs	r1, #50	; 0x32
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	f000 fa31 	bl	800142e <tft_send_data>
	tft_send_data(tft, 0x2e); tft_send_data(tft, 0x0b);
 8000fcc:	4b39      	ldr	r3, [pc, #228]	; (80010b4 <tft_init+0x2fc>)
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	212e      	movs	r1, #46	; 0x2e
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	f000 fa2b 	bl	800142e <tft_send_data>
 8000fd8:	4b36      	ldr	r3, [pc, #216]	; (80010b4 <tft_init+0x2fc>)
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	210b      	movs	r1, #11
 8000fde:	4618      	mov	r0, r3
 8000fe0:	f000 fa25 	bl	800142e <tft_send_data>
	tft_send_data(tft, 0x0d); tft_send_data(tft, 0x05);
 8000fe4:	4b33      	ldr	r3, [pc, #204]	; (80010b4 <tft_init+0x2fc>)
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	210d      	movs	r1, #13
 8000fea:	4618      	mov	r0, r3
 8000fec:	f000 fa1f 	bl	800142e <tft_send_data>
 8000ff0:	4b30      	ldr	r3, [pc, #192]	; (80010b4 <tft_init+0x2fc>)
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	2105      	movs	r1, #5
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	f000 fa19 	bl	800142e <tft_send_data>
	tft_send_data(tft, 0x47); tft_send_data(tft, 0x75);
 8000ffc:	4b2d      	ldr	r3, [pc, #180]	; (80010b4 <tft_init+0x2fc>)
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	2147      	movs	r1, #71	; 0x47
 8001002:	4618      	mov	r0, r3
 8001004:	f000 fa13 	bl	800142e <tft_send_data>
 8001008:	4b2a      	ldr	r3, [pc, #168]	; (80010b4 <tft_init+0x2fc>)
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	2175      	movs	r1, #117	; 0x75
 800100e:	4618      	mov	r0, r3
 8001010:	f000 fa0d 	bl	800142e <tft_send_data>
	tft_send_data(tft, 0x37); tft_send_data(tft, 0x06);
 8001014:	4b27      	ldr	r3, [pc, #156]	; (80010b4 <tft_init+0x2fc>)
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	2137      	movs	r1, #55	; 0x37
 800101a:	4618      	mov	r0, r3
 800101c:	f000 fa07 	bl	800142e <tft_send_data>
 8001020:	4b24      	ldr	r3, [pc, #144]	; (80010b4 <tft_init+0x2fc>)
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	2106      	movs	r1, #6
 8001026:	4618      	mov	r0, r3
 8001028:	f000 fa01 	bl	800142e <tft_send_data>
	tft_send_data(tft, 0x10); tft_send_data(tft, 0x03);
 800102c:	4b21      	ldr	r3, [pc, #132]	; (80010b4 <tft_init+0x2fc>)
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	2110      	movs	r1, #16
 8001032:	4618      	mov	r0, r3
 8001034:	f000 f9fb 	bl	800142e <tft_send_data>
 8001038:	4b1e      	ldr	r3, [pc, #120]	; (80010b4 <tft_init+0x2fc>)
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	2103      	movs	r1, #3
 800103e:	4618      	mov	r0, r3
 8001040:	f000 f9f5 	bl	800142e <tft_send_data>
	tft_send_data(tft, 0x24); tft_send_data(tft, 0x20);
 8001044:	4b1b      	ldr	r3, [pc, #108]	; (80010b4 <tft_init+0x2fc>)
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	2124      	movs	r1, #36	; 0x24
 800104a:	4618      	mov	r0, r3
 800104c:	f000 f9ef 	bl	800142e <tft_send_data>
 8001050:	4b18      	ldr	r3, [pc, #96]	; (80010b4 <tft_init+0x2fc>)
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	2120      	movs	r1, #32
 8001056:	4618      	mov	r0, r3
 8001058:	f000 f9e9 	bl	800142e <tft_send_data>
	tft_send_data(tft, 0x00);
 800105c:	4b15      	ldr	r3, [pc, #84]	; (80010b4 <tft_init+0x2fc>)
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	2100      	movs	r1, #0
 8001062:	4618      	mov	r0, r3
 8001064:	f000 f9e3 	bl	800142e <tft_send_data>

	tft_send_cmd(tft, TFTCMD_GAMMA_CTRL1);
 8001068:	4b12      	ldr	r3, [pc, #72]	; (80010b4 <tft_init+0x2fc>)
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	21e2      	movs	r1, #226	; 0xe2
 800106e:	4618      	mov	r0, r3
 8001070:	f000 f9b1 	bl	80013d6 <tft_send_cmd>
	tft_send_data(tft, 0x0f); tft_send_data(tft, 0x32);
 8001074:	4b0f      	ldr	r3, [pc, #60]	; (80010b4 <tft_init+0x2fc>)
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	210f      	movs	r1, #15
 800107a:	4618      	mov	r0, r3
 800107c:	f000 f9d7 	bl	800142e <tft_send_data>
 8001080:	4b0c      	ldr	r3, [pc, #48]	; (80010b4 <tft_init+0x2fc>)
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	2132      	movs	r1, #50	; 0x32
 8001086:	4618      	mov	r0, r3
 8001088:	f000 f9d1 	bl	800142e <tft_send_data>
	tft_send_data(tft, 0x2e); tft_send_data(tft, 0x0b);
 800108c:	4b09      	ldr	r3, [pc, #36]	; (80010b4 <tft_init+0x2fc>)
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	212e      	movs	r1, #46	; 0x2e
 8001092:	4618      	mov	r0, r3
 8001094:	f000 f9cb 	bl	800142e <tft_send_data>
 8001098:	4b06      	ldr	r3, [pc, #24]	; (80010b4 <tft_init+0x2fc>)
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	210b      	movs	r1, #11
 800109e:	4618      	mov	r0, r3
 80010a0:	f000 f9c5 	bl	800142e <tft_send_data>
 80010a4:	e008      	b.n	80010b8 <tft_init+0x300>
 80010a6:	bf00      	nop
 80010a8:	200000b8 	.word	0x200000b8
 80010ac:	200000bc 	.word	0x200000bc
 80010b0:	200000c0 	.word	0x200000c0
 80010b4:	200000b4 	.word	0x200000b4
	tft_send_data(tft, 0x0d); tft_send_data(tft, 0x05);
 80010b8:	4b2a      	ldr	r3, [pc, #168]	; (8001164 <tft_init+0x3ac>)
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	210d      	movs	r1, #13
 80010be:	4618      	mov	r0, r3
 80010c0:	f000 f9b5 	bl	800142e <tft_send_data>
 80010c4:	4b27      	ldr	r3, [pc, #156]	; (8001164 <tft_init+0x3ac>)
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	2105      	movs	r1, #5
 80010ca:	4618      	mov	r0, r3
 80010cc:	f000 f9af 	bl	800142e <tft_send_data>
	tft_send_data(tft, 0x47); tft_send_data(tft, 0x75);
 80010d0:	4b24      	ldr	r3, [pc, #144]	; (8001164 <tft_init+0x3ac>)
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	2147      	movs	r1, #71	; 0x47
 80010d6:	4618      	mov	r0, r3
 80010d8:	f000 f9a9 	bl	800142e <tft_send_data>
 80010dc:	4b21      	ldr	r3, [pc, #132]	; (8001164 <tft_init+0x3ac>)
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	2175      	movs	r1, #117	; 0x75
 80010e2:	4618      	mov	r0, r3
 80010e4:	f000 f9a3 	bl	800142e <tft_send_data>
	tft_send_data(tft, 0x37); tft_send_data(tft, 0x06);
 80010e8:	4b1e      	ldr	r3, [pc, #120]	; (8001164 <tft_init+0x3ac>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	2137      	movs	r1, #55	; 0x37
 80010ee:	4618      	mov	r0, r3
 80010f0:	f000 f99d 	bl	800142e <tft_send_data>
 80010f4:	4b1b      	ldr	r3, [pc, #108]	; (8001164 <tft_init+0x3ac>)
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	2106      	movs	r1, #6
 80010fa:	4618      	mov	r0, r3
 80010fc:	f000 f997 	bl	800142e <tft_send_data>
	tft_send_data(tft, 0x10); tft_send_data(tft, 0x03);
 8001100:	4b18      	ldr	r3, [pc, #96]	; (8001164 <tft_init+0x3ac>)
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	2110      	movs	r1, #16
 8001106:	4618      	mov	r0, r3
 8001108:	f000 f991 	bl	800142e <tft_send_data>
 800110c:	4b15      	ldr	r3, [pc, #84]	; (8001164 <tft_init+0x3ac>)
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	2103      	movs	r1, #3
 8001112:	4618      	mov	r0, r3
 8001114:	f000 f98b 	bl	800142e <tft_send_data>
	tft_send_data(tft, 0x24); tft_send_data(tft, 0x20);
 8001118:	4b12      	ldr	r3, [pc, #72]	; (8001164 <tft_init+0x3ac>)
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	2124      	movs	r1, #36	; 0x24
 800111e:	4618      	mov	r0, r3
 8001120:	f000 f985 	bl	800142e <tft_send_data>
 8001124:	4b0f      	ldr	r3, [pc, #60]	; (8001164 <tft_init+0x3ac>)
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	2120      	movs	r1, #32
 800112a:	4618      	mov	r0, r3
 800112c:	f000 f97f 	bl	800142e <tft_send_data>
	tft_send_data(tft, 0x00);
 8001130:	4b0c      	ldr	r3, [pc, #48]	; (8001164 <tft_init+0x3ac>)
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	2100      	movs	r1, #0
 8001136:	4618      	mov	r0, r3
 8001138:	f000 f979 	bl	800142e <tft_send_data>

	tft_send_cmd(tft, TFTCMD_SLEEP_OUT);
 800113c:	4b09      	ldr	r3, [pc, #36]	; (8001164 <tft_init+0x3ac>)
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	2111      	movs	r1, #17
 8001142:	4618      	mov	r0, r3
 8001144:	f000 f947 	bl	80013d6 <tft_send_cmd>
	tft_send_cmd(tft, TFTCMD_DISPLAY_ON);
 8001148:	4b06      	ldr	r3, [pc, #24]	; (8001164 <tft_init+0x3ac>)
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	2129      	movs	r1, #41	; 0x29
 800114e:	4618      	mov	r0, r3
 8001150:	f000 f941 	bl	80013d6 <tft_send_cmd>

	tft_delay(150);
 8001154:	2096      	movs	r0, #150	; 0x96
 8001156:	f000 fa61 	bl	800161c <HAL_Delay>

}
 800115a:	bf00      	nop
 800115c:	3710      	adds	r7, #16
 800115e:	46bd      	mov	sp, r7
 8001160:	bd80      	pop	{r7, pc}
 8001162:	bf00      	nop
 8001164:	200000b4 	.word	0x200000b4

08001168 <tft_set_rotation>:

void tft_set_rotation(uint8_t rotate) {
 8001168:	b580      	push	{r7, lr}
 800116a:	b082      	sub	sp, #8
 800116c:	af00      	add	r7, sp, #0
 800116e:	4603      	mov	r3, r0
 8001170:	71fb      	strb	r3, [r7, #7]
	tft_send_cmd(tft, MEMCONTROL);
 8001172:	4b25      	ldr	r3, [pc, #148]	; (8001208 <tft_set_rotation+0xa0>)
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	2136      	movs	r1, #54	; 0x36
 8001178:	4618      	mov	r0, r3
 800117a:	f000 f92c 	bl	80013d6 <tft_send_cmd>
	switch(rotate)
 800117e:	79fb      	ldrb	r3, [r7, #7]
 8001180:	3b01      	subs	r3, #1
 8001182:	2b03      	cmp	r3, #3
 8001184:	d832      	bhi.n	80011ec <tft_set_rotation+0x84>
 8001186:	a201      	add	r2, pc, #4	; (adr r2, 800118c <tft_set_rotation+0x24>)
 8001188:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800118c:	0800119d 	.word	0x0800119d
 8001190:	080011b1 	.word	0x080011b1
 8001194:	080011c5 	.word	0x080011c5
 8001198:	080011d9 	.word	0x080011d9
	{
		case 1:
			rot_num = 1;
 800119c:	4b1b      	ldr	r3, [pc, #108]	; (800120c <tft_set_rotation+0xa4>)
 800119e:	2201      	movs	r2, #1
 80011a0:	701a      	strb	r2, [r3, #0]
			tft_send_data(tft,
 80011a2:	4b19      	ldr	r3, [pc, #100]	; (8001208 <tft_set_rotation+0xa0>)
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	2188      	movs	r1, #136	; 0x88
 80011a8:	4618      	mov	r0, r3
 80011aa:	f000 f940 	bl	800142e <tft_send_data>
					MADCTL_MY | MADCTL_BGR);
			break;
 80011ae:	e027      	b.n	8001200 <tft_set_rotation+0x98>
		case 2:
			rot_num = 2;
 80011b0:	4b16      	ldr	r3, [pc, #88]	; (800120c <tft_set_rotation+0xa4>)
 80011b2:	2202      	movs	r2, #2
 80011b4:	701a      	strb	r2, [r3, #0]
			tft_send_data(tft,
 80011b6:	4b14      	ldr	r3, [pc, #80]	; (8001208 <tft_set_rotation+0xa0>)
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	2128      	movs	r1, #40	; 0x28
 80011bc:	4618      	mov	r0, r3
 80011be:	f000 f936 	bl	800142e <tft_send_data>
					MADCTL_MV | MADCTL_BGR);
			break;
 80011c2:	e01d      	b.n	8001200 <tft_set_rotation+0x98>
		case 3:
			rot_num = 3;
 80011c4:	4b11      	ldr	r3, [pc, #68]	; (800120c <tft_set_rotation+0xa4>)
 80011c6:	2203      	movs	r2, #3
 80011c8:	701a      	strb	r2, [r3, #0]
			tft_send_data(tft,
 80011ca:	4b0f      	ldr	r3, [pc, #60]	; (8001208 <tft_set_rotation+0xa0>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	2148      	movs	r1, #72	; 0x48
 80011d0:	4618      	mov	r0, r3
 80011d2:	f000 f92c 	bl	800142e <tft_send_data>
					MADCTL_MX | MADCTL_BGR);
			break;
 80011d6:	e013      	b.n	8001200 <tft_set_rotation+0x98>
		case 4:
			rot_num = 4;
 80011d8:	4b0c      	ldr	r3, [pc, #48]	; (800120c <tft_set_rotation+0xa4>)
 80011da:	2204      	movs	r2, #4
 80011dc:	701a      	strb	r2, [r3, #0]
			tft_send_data(tft,
 80011de:	4b0a      	ldr	r3, [pc, #40]	; (8001208 <tft_set_rotation+0xa0>)
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	21e8      	movs	r1, #232	; 0xe8
 80011e4:	4618      	mov	r0, r3
 80011e6:	f000 f922 	bl	800142e <tft_send_data>
					MADCTL_MX | MADCTL_MY | MADCTL_MV | MADCTL_BGR);
			break;
 80011ea:	e009      	b.n	8001200 <tft_set_rotation+0x98>
		default:
			rot_num = 1;
 80011ec:	4b07      	ldr	r3, [pc, #28]	; (800120c <tft_set_rotation+0xa4>)
 80011ee:	2201      	movs	r2, #1
 80011f0:	701a      	strb	r2, [r3, #0]
			tft_send_data(tft,
 80011f2:	4b05      	ldr	r3, [pc, #20]	; (8001208 <tft_set_rotation+0xa0>)
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	2188      	movs	r1, #136	; 0x88
 80011f8:	4618      	mov	r0, r3
 80011fa:	f000 f918 	bl	800142e <tft_send_data>
					MADCTL_MY | MADCTL_BGR);
			break;
 80011fe:	bf00      	nop
	}
}
 8001200:	bf00      	nop
 8001202:	3708      	adds	r7, #8
 8001204:	46bd      	mov	sp, r7
 8001206:	bd80      	pop	{r7, pc}
 8001208:	200000b4 	.word	0x200000b4
 800120c:	20000004 	.word	0x20000004

08001210 <tft_cursor_position>:
void tft_cursor_position(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2) {
 8001210:	b590      	push	{r4, r7, lr}
 8001212:	b083      	sub	sp, #12
 8001214:	af00      	add	r7, sp, #0
 8001216:	4604      	mov	r4, r0
 8001218:	4608      	mov	r0, r1
 800121a:	4611      	mov	r1, r2
 800121c:	461a      	mov	r2, r3
 800121e:	4623      	mov	r3, r4
 8001220:	80fb      	strh	r3, [r7, #6]
 8001222:	4603      	mov	r3, r0
 8001224:	80bb      	strh	r3, [r7, #4]
 8001226:	460b      	mov	r3, r1
 8001228:	807b      	strh	r3, [r7, #2]
 800122a:	4613      	mov	r3, r2
 800122c:	803b      	strh	r3, [r7, #0]

  tft_send_cmd(tft, TFTCMD_COLUMN_ADDR);
 800122e:	4b2f      	ldr	r3, [pc, #188]	; (80012ec <tft_cursor_position+0xdc>)
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	212a      	movs	r1, #42	; 0x2a
 8001234:	4618      	mov	r0, r3
 8001236:	f000 f8ce 	bl	80013d6 <tft_send_cmd>
  tft_send_data(tft, x1 >> 8);
 800123a:	4b2c      	ldr	r3, [pc, #176]	; (80012ec <tft_cursor_position+0xdc>)
 800123c:	681a      	ldr	r2, [r3, #0]
 800123e:	88fb      	ldrh	r3, [r7, #6]
 8001240:	0a1b      	lsrs	r3, r3, #8
 8001242:	b29b      	uxth	r3, r3
 8001244:	b2db      	uxtb	r3, r3
 8001246:	4619      	mov	r1, r3
 8001248:	4610      	mov	r0, r2
 800124a:	f000 f8f0 	bl	800142e <tft_send_data>
  tft_send_data(tft, x1 & 0xff);
 800124e:	4b27      	ldr	r3, [pc, #156]	; (80012ec <tft_cursor_position+0xdc>)
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	88fa      	ldrh	r2, [r7, #6]
 8001254:	b2d2      	uxtb	r2, r2
 8001256:	4611      	mov	r1, r2
 8001258:	4618      	mov	r0, r3
 800125a:	f000 f8e8 	bl	800142e <tft_send_data>
  tft_send_data(tft, x2 >> 8);
 800125e:	4b23      	ldr	r3, [pc, #140]	; (80012ec <tft_cursor_position+0xdc>)
 8001260:	681a      	ldr	r2, [r3, #0]
 8001262:	887b      	ldrh	r3, [r7, #2]
 8001264:	0a1b      	lsrs	r3, r3, #8
 8001266:	b29b      	uxth	r3, r3
 8001268:	b2db      	uxtb	r3, r3
 800126a:	4619      	mov	r1, r3
 800126c:	4610      	mov	r0, r2
 800126e:	f000 f8de 	bl	800142e <tft_send_data>
  tft_send_data(tft, x2 & 0xff);
 8001272:	4b1e      	ldr	r3, [pc, #120]	; (80012ec <tft_cursor_position+0xdc>)
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	887a      	ldrh	r2, [r7, #2]
 8001278:	b2d2      	uxtb	r2, r2
 800127a:	4611      	mov	r1, r2
 800127c:	4618      	mov	r0, r3
 800127e:	f000 f8d6 	bl	800142e <tft_send_data>

  tft_send_cmd(tft, TFTCMD_PAGE_ADDR);
 8001282:	4b1a      	ldr	r3, [pc, #104]	; (80012ec <tft_cursor_position+0xdc>)
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	212b      	movs	r1, #43	; 0x2b
 8001288:	4618      	mov	r0, r3
 800128a:	f000 f8a4 	bl	80013d6 <tft_send_cmd>
  tft_send_data(tft, y1 >> 8);
 800128e:	4b17      	ldr	r3, [pc, #92]	; (80012ec <tft_cursor_position+0xdc>)
 8001290:	681a      	ldr	r2, [r3, #0]
 8001292:	88bb      	ldrh	r3, [r7, #4]
 8001294:	0a1b      	lsrs	r3, r3, #8
 8001296:	b29b      	uxth	r3, r3
 8001298:	b2db      	uxtb	r3, r3
 800129a:	4619      	mov	r1, r3
 800129c:	4610      	mov	r0, r2
 800129e:	f000 f8c6 	bl	800142e <tft_send_data>
  tft_send_data(tft, y1 & 0xff);
 80012a2:	4b12      	ldr	r3, [pc, #72]	; (80012ec <tft_cursor_position+0xdc>)
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	88ba      	ldrh	r2, [r7, #4]
 80012a8:	b2d2      	uxtb	r2, r2
 80012aa:	4611      	mov	r1, r2
 80012ac:	4618      	mov	r0, r3
 80012ae:	f000 f8be 	bl	800142e <tft_send_data>
  tft_send_data(tft, y2 >> 8);
 80012b2:	4b0e      	ldr	r3, [pc, #56]	; (80012ec <tft_cursor_position+0xdc>)
 80012b4:	681a      	ldr	r2, [r3, #0]
 80012b6:	883b      	ldrh	r3, [r7, #0]
 80012b8:	0a1b      	lsrs	r3, r3, #8
 80012ba:	b29b      	uxth	r3, r3
 80012bc:	b2db      	uxtb	r3, r3
 80012be:	4619      	mov	r1, r3
 80012c0:	4610      	mov	r0, r2
 80012c2:	f000 f8b4 	bl	800142e <tft_send_data>
  tft_send_data(tft, y2 & 0xff);
 80012c6:	4b09      	ldr	r3, [pc, #36]	; (80012ec <tft_cursor_position+0xdc>)
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	883a      	ldrh	r2, [r7, #0]
 80012cc:	b2d2      	uxtb	r2, r2
 80012ce:	4611      	mov	r1, r2
 80012d0:	4618      	mov	r0, r3
 80012d2:	f000 f8ac 	bl	800142e <tft_send_data>

  tft_send_cmd(tft, TFTCMD_GRAM);
 80012d6:	4b05      	ldr	r3, [pc, #20]	; (80012ec <tft_cursor_position+0xdc>)
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	212c      	movs	r1, #44	; 0x2c
 80012dc:	4618      	mov	r0, r3
 80012de:	f000 f87a 	bl	80013d6 <tft_send_cmd>
}
 80012e2:	bf00      	nop
 80012e4:	370c      	adds	r7, #12
 80012e6:	46bd      	mov	sp, r7
 80012e8:	bd90      	pop	{r4, r7, pc}
 80012ea:	bf00      	nop
 80012ec:	200000b4 	.word	0x200000b4

080012f0 <tft_fill_screen>:

void tft_fill_screen(uint16_t color) {
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b084      	sub	sp, #16
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	4603      	mov	r3, r0
 80012f8:	80fb      	strh	r3, [r7, #6]

	if(rot_num == 1 || rot_num==3)
 80012fa:	4b27      	ldr	r3, [pc, #156]	; (8001398 <tft_fill_screen+0xa8>)
 80012fc:	781b      	ldrb	r3, [r3, #0]
 80012fe:	2b01      	cmp	r3, #1
 8001300:	d003      	beq.n	800130a <tft_fill_screen+0x1a>
 8001302:	4b25      	ldr	r3, [pc, #148]	; (8001398 <tft_fill_screen+0xa8>)
 8001304:	781b      	ldrb	r3, [r3, #0]
 8001306:	2b03      	cmp	r3, #3
 8001308:	d10e      	bne.n	8001328 <tft_fill_screen+0x38>
		tft_cursor_position(0, 0, tft_width-1, tft_height-1);
 800130a:	4b24      	ldr	r3, [pc, #144]	; (800139c <tft_fill_screen+0xac>)
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	b29b      	uxth	r3, r3
 8001310:	3b01      	subs	r3, #1
 8001312:	b29a      	uxth	r2, r3
 8001314:	4b22      	ldr	r3, [pc, #136]	; (80013a0 <tft_fill_screen+0xb0>)
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	b29b      	uxth	r3, r3
 800131a:	3b01      	subs	r3, #1
 800131c:	b29b      	uxth	r3, r3
 800131e:	2100      	movs	r1, #0
 8001320:	2000      	movs	r0, #0
 8001322:	f7ff ff75 	bl	8001210 <tft_cursor_position>
 8001326:	e015      	b.n	8001354 <tft_fill_screen+0x64>
	else if(rot_num==2 || rot_num==4)
 8001328:	4b1b      	ldr	r3, [pc, #108]	; (8001398 <tft_fill_screen+0xa8>)
 800132a:	781b      	ldrb	r3, [r3, #0]
 800132c:	2b02      	cmp	r3, #2
 800132e:	d003      	beq.n	8001338 <tft_fill_screen+0x48>
 8001330:	4b19      	ldr	r3, [pc, #100]	; (8001398 <tft_fill_screen+0xa8>)
 8001332:	781b      	ldrb	r3, [r3, #0]
 8001334:	2b04      	cmp	r3, #4
 8001336:	d10d      	bne.n	8001354 <tft_fill_screen+0x64>
		tft_cursor_position(0, 0, tft_height-1, tft_width-1);
 8001338:	4b19      	ldr	r3, [pc, #100]	; (80013a0 <tft_fill_screen+0xb0>)
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	b29b      	uxth	r3, r3
 800133e:	3b01      	subs	r3, #1
 8001340:	b29a      	uxth	r2, r3
 8001342:	4b16      	ldr	r3, [pc, #88]	; (800139c <tft_fill_screen+0xac>)
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	b29b      	uxth	r3, r3
 8001348:	3b01      	subs	r3, #1
 800134a:	b29b      	uxth	r3, r3
 800134c:	2100      	movs	r1, #0
 800134e:	2000      	movs	r0, #0
 8001350:	f7ff ff5e 	bl	8001210 <tft_cursor_position>


	for(uint32_t n = tft_pixel_count; n > 0; n--) {
 8001354:	4b13      	ldr	r3, [pc, #76]	; (80013a4 <tft_fill_screen+0xb4>)
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	60fb      	str	r3, [r7, #12]
 800135a:	e014      	b.n	8001386 <tft_fill_screen+0x96>
		tft_send_data(tft, color>>8);
 800135c:	4b12      	ldr	r3, [pc, #72]	; (80013a8 <tft_fill_screen+0xb8>)
 800135e:	681a      	ldr	r2, [r3, #0]
 8001360:	88fb      	ldrh	r3, [r7, #6]
 8001362:	0a1b      	lsrs	r3, r3, #8
 8001364:	b29b      	uxth	r3, r3
 8001366:	b2db      	uxtb	r3, r3
 8001368:	4619      	mov	r1, r3
 800136a:	4610      	mov	r0, r2
 800136c:	f000 f85f 	bl	800142e <tft_send_data>
		tft_send_data(tft, color&0xff);
 8001370:	4b0d      	ldr	r3, [pc, #52]	; (80013a8 <tft_fill_screen+0xb8>)
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	88fa      	ldrh	r2, [r7, #6]
 8001376:	b2d2      	uxtb	r2, r2
 8001378:	4611      	mov	r1, r2
 800137a:	4618      	mov	r0, r3
 800137c:	f000 f857 	bl	800142e <tft_send_data>
	for(uint32_t n = tft_pixel_count; n > 0; n--) {
 8001380:	68fb      	ldr	r3, [r7, #12]
 8001382:	3b01      	subs	r3, #1
 8001384:	60fb      	str	r3, [r7, #12]
 8001386:	68fb      	ldr	r3, [r7, #12]
 8001388:	2b00      	cmp	r3, #0
 800138a:	d1e7      	bne.n	800135c <tft_fill_screen+0x6c>
	}
}
 800138c:	bf00      	nop
 800138e:	bf00      	nop
 8001390:	3710      	adds	r7, #16
 8001392:	46bd      	mov	sp, r7
 8001394:	bd80      	pop	{r7, pc}
 8001396:	bf00      	nop
 8001398:	20000004 	.word	0x20000004
 800139c:	200000b8 	.word	0x200000b8
 80013a0:	200000bc 	.word	0x200000bc
 80013a4:	200000c0 	.word	0x200000c0
 80013a8:	200000b4 	.word	0x200000b4

080013ac <test_fill_screen>:

void test_fill_screen() {
 80013ac:	b580      	push	{r7, lr}
 80013ae:	af00      	add	r7, sp, #0

	tft_fill_screen(COLOR_BLACK);
 80013b0:	2000      	movs	r0, #0
 80013b2:	f7ff ff9d 	bl	80012f0 <tft_fill_screen>
	tft_fill_screen(COLOR_RED);
 80013b6:	f44f 4078 	mov.w	r0, #63488	; 0xf800
 80013ba:	f7ff ff99 	bl	80012f0 <tft_fill_screen>
	tft_fill_screen(COLOR_GREEN);
 80013be:	f44f 60fc 	mov.w	r0, #2016	; 0x7e0
 80013c2:	f7ff ff95 	bl	80012f0 <tft_fill_screen>
	tft_fill_screen(COLOR_BLUE);
 80013c6:	201f      	movs	r0, #31
 80013c8:	f7ff ff92 	bl	80012f0 <tft_fill_screen>
	tft_fill_screen(COLOR_BLACK);
 80013cc:	2000      	movs	r0, #0
 80013ce:	f7ff ff8f 	bl	80012f0 <tft_fill_screen>
}
 80013d2:	bf00      	nop
 80013d4:	bd80      	pop	{r7, pc}

080013d6 <tft_send_cmd>:
 *      Author: alvenan
 */

#include "tft_spi.h"

void tft_send_cmd(TFT *tft, uint8_t cmd) {
 80013d6:	b580      	push	{r7, lr}
 80013d8:	b084      	sub	sp, #16
 80013da:	af00      	add	r7, sp, #0
 80013dc:	6078      	str	r0, [r7, #4]
 80013de:	460b      	mov	r3, r1
 80013e0:	70fb      	strb	r3, [r7, #3]
	uint8_t tmp_cmd = cmd;
 80013e2:	78fb      	ldrb	r3, [r7, #3]
 80013e4:	73fb      	strb	r3, [r7, #15]
	tft_dc_cmd(tft); tft_cs_on(tft);
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	6898      	ldr	r0, [r3, #8]
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	8a5b      	ldrh	r3, [r3, #18]
 80013ee:	2200      	movs	r2, #0
 80013f0:	4619      	mov	r1, r3
 80013f2:	f000 fbe5 	bl	8001bc0 <HAL_GPIO_WritePin>
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	6858      	ldr	r0, [r3, #4]
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	8a1b      	ldrh	r3, [r3, #16]
 80013fe:	2200      	movs	r2, #0
 8001400:	4619      	mov	r1, r3
 8001402:	f000 fbdd 	bl	8001bc0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(tft->spi_handler, &tmp_cmd, SPI_SIZE, SPI_TIMEOUT);
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	6818      	ldr	r0, [r3, #0]
 800140a:	f107 010f 	add.w	r1, r7, #15
 800140e:	2305      	movs	r3, #5
 8001410:	2201      	movs	r2, #1
 8001412:	f003 fd6c 	bl	8004eee <HAL_SPI_Transmit>
	tft_cs_off(tft);
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	6858      	ldr	r0, [r3, #4]
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	8a1b      	ldrh	r3, [r3, #16]
 800141e:	2201      	movs	r2, #1
 8001420:	4619      	mov	r1, r3
 8001422:	f000 fbcd 	bl	8001bc0 <HAL_GPIO_WritePin>
}
 8001426:	bf00      	nop
 8001428:	3710      	adds	r7, #16
 800142a:	46bd      	mov	sp, r7
 800142c:	bd80      	pop	{r7, pc}

0800142e <tft_send_data>:

void tft_send_data(TFT *tft, uint8_t data) {
 800142e:	b580      	push	{r7, lr}
 8001430:	b084      	sub	sp, #16
 8001432:	af00      	add	r7, sp, #0
 8001434:	6078      	str	r0, [r7, #4]
 8001436:	460b      	mov	r3, r1
 8001438:	70fb      	strb	r3, [r7, #3]
	uint8_t tmp_data = data;
 800143a:	78fb      	ldrb	r3, [r7, #3]
 800143c:	73fb      	strb	r3, [r7, #15]
	tft_dc_data(tft); tft_cs_on(tft);
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	6898      	ldr	r0, [r3, #8]
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	8a5b      	ldrh	r3, [r3, #18]
 8001446:	2201      	movs	r2, #1
 8001448:	4619      	mov	r1, r3
 800144a:	f000 fbb9 	bl	8001bc0 <HAL_GPIO_WritePin>
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	6858      	ldr	r0, [r3, #4]
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	8a1b      	ldrh	r3, [r3, #16]
 8001456:	2200      	movs	r2, #0
 8001458:	4619      	mov	r1, r3
 800145a:	f000 fbb1 	bl	8001bc0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(tft->spi_handler, &tmp_data, SPI_SIZE, SPI_TIMEOUT);
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	6818      	ldr	r0, [r3, #0]
 8001462:	f107 010f 	add.w	r1, r7, #15
 8001466:	2305      	movs	r3, #5
 8001468:	2201      	movs	r2, #1
 800146a:	f003 fd40 	bl	8004eee <HAL_SPI_Transmit>
	tft_cs_off(tft);
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	6858      	ldr	r0, [r3, #4]
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	8a1b      	ldrh	r3, [r3, #16]
 8001476:	2201      	movs	r2, #1
 8001478:	4619      	mov	r1, r3
 800147a:	f000 fba1 	bl	8001bc0 <HAL_GPIO_WritePin>
}
 800147e:	bf00      	nop
 8001480:	3710      	adds	r7, #16
 8001482:	46bd      	mov	sp, r7
 8001484:	bd80      	pop	{r7, pc}

08001486 <tft_interface_init>:

TFT* tft_interface_init(SPI_HandleTypeDef *spi,
		GPIO_TypeDef *cs_port, uint16_t cs_pin,
		GPIO_TypeDef *dc_port, uint16_t dc_pin,
		GPIO_TypeDef *rst_port, uint16_t rst_pin) {
 8001486:	b580      	push	{r7, lr}
 8001488:	b086      	sub	sp, #24
 800148a:	af00      	add	r7, sp, #0
 800148c:	60f8      	str	r0, [r7, #12]
 800148e:	60b9      	str	r1, [r7, #8]
 8001490:	603b      	str	r3, [r7, #0]
 8001492:	4613      	mov	r3, r2
 8001494:	80fb      	strh	r3, [r7, #6]

	TFT *tft = (TFT*) malloc(sizeof(TFT));
 8001496:	2018      	movs	r0, #24
 8001498:	f007 f90e 	bl	80086b8 <malloc>
 800149c:	4603      	mov	r3, r0
 800149e:	617b      	str	r3, [r7, #20]

	tft->spi_handler = spi;
 80014a0:	697b      	ldr	r3, [r7, #20]
 80014a2:	68fa      	ldr	r2, [r7, #12]
 80014a4:	601a      	str	r2, [r3, #0]
	tft->cs_port = cs_port;
 80014a6:	697b      	ldr	r3, [r7, #20]
 80014a8:	68ba      	ldr	r2, [r7, #8]
 80014aa:	605a      	str	r2, [r3, #4]
	tft->cs_pin = cs_pin;
 80014ac:	697b      	ldr	r3, [r7, #20]
 80014ae:	88fa      	ldrh	r2, [r7, #6]
 80014b0:	821a      	strh	r2, [r3, #16]
	tft->dc_port = dc_port;
 80014b2:	697b      	ldr	r3, [r7, #20]
 80014b4:	683a      	ldr	r2, [r7, #0]
 80014b6:	609a      	str	r2, [r3, #8]
	tft->dc_pin = dc_pin;
 80014b8:	697b      	ldr	r3, [r7, #20]
 80014ba:	8c3a      	ldrh	r2, [r7, #32]
 80014bc:	825a      	strh	r2, [r3, #18]
	tft->rst_port = rst_port;
 80014be:	697b      	ldr	r3, [r7, #20]
 80014c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80014c2:	60da      	str	r2, [r3, #12]
	tft->rst_pin = rst_pin;
 80014c4:	697b      	ldr	r3, [r7, #20]
 80014c6:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80014c8:	829a      	strh	r2, [r3, #20]

	tft_cs_off(tft);
 80014ca:	697b      	ldr	r3, [r7, #20]
 80014cc:	6858      	ldr	r0, [r3, #4]
 80014ce:	697b      	ldr	r3, [r7, #20]
 80014d0:	8a1b      	ldrh	r3, [r3, #16]
 80014d2:	2201      	movs	r2, #1
 80014d4:	4619      	mov	r1, r3
 80014d6:	f000 fb73 	bl	8001bc0 <HAL_GPIO_WritePin>

	return tft;
 80014da:	697b      	ldr	r3, [r7, #20]
}
 80014dc:	4618      	mov	r0, r3
 80014de:	3718      	adds	r7, #24
 80014e0:	46bd      	mov	sp, r7
 80014e2:	bd80      	pop	{r7, pc}

080014e4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80014e4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800151c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80014e8:	480d      	ldr	r0, [pc, #52]	; (8001520 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80014ea:	490e      	ldr	r1, [pc, #56]	; (8001524 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80014ec:	4a0e      	ldr	r2, [pc, #56]	; (8001528 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80014ee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80014f0:	e002      	b.n	80014f8 <LoopCopyDataInit>

080014f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80014f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80014f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80014f6:	3304      	adds	r3, #4

080014f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80014f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80014fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80014fc:	d3f9      	bcc.n	80014f2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80014fe:	4a0b      	ldr	r2, [pc, #44]	; (800152c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001500:	4c0b      	ldr	r4, [pc, #44]	; (8001530 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001502:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001504:	e001      	b.n	800150a <LoopFillZerobss>

08001506 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001506:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001508:	3204      	adds	r2, #4

0800150a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800150a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800150c:	d3fb      	bcc.n	8001506 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800150e:	f7ff fc41 	bl	8000d94 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001512:	f007 f8ad 	bl	8008670 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001516:	f7fe ffd3 	bl	80004c0 <main>
  bx  lr    
 800151a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800151c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001520:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001524:	20000094 	.word	0x20000094
  ldr r2, =_sidata
 8001528:	080088bc 	.word	0x080088bc
  ldr r2, =_sbss
 800152c:	20000094 	.word	0x20000094
  ldr r4, =_ebss
 8001530:	2000090c 	.word	0x2000090c

08001534 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001534:	e7fe      	b.n	8001534 <ADC_IRQHandler>
	...

08001538 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800153c:	4b0e      	ldr	r3, [pc, #56]	; (8001578 <HAL_Init+0x40>)
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	4a0d      	ldr	r2, [pc, #52]	; (8001578 <HAL_Init+0x40>)
 8001542:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001546:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001548:	4b0b      	ldr	r3, [pc, #44]	; (8001578 <HAL_Init+0x40>)
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	4a0a      	ldr	r2, [pc, #40]	; (8001578 <HAL_Init+0x40>)
 800154e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001552:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001554:	4b08      	ldr	r3, [pc, #32]	; (8001578 <HAL_Init+0x40>)
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	4a07      	ldr	r2, [pc, #28]	; (8001578 <HAL_Init+0x40>)
 800155a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800155e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001560:	2003      	movs	r0, #3
 8001562:	f000 f94f 	bl	8001804 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001566:	2000      	movs	r0, #0
 8001568:	f000 f808 	bl	800157c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800156c:	f7ff fa3a 	bl	80009e4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001570:	2300      	movs	r3, #0
}
 8001572:	4618      	mov	r0, r3
 8001574:	bd80      	pop	{r7, pc}
 8001576:	bf00      	nop
 8001578:	40023c00 	.word	0x40023c00

0800157c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b082      	sub	sp, #8
 8001580:	af00      	add	r7, sp, #0
 8001582:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001584:	4b12      	ldr	r3, [pc, #72]	; (80015d0 <HAL_InitTick+0x54>)
 8001586:	681a      	ldr	r2, [r3, #0]
 8001588:	4b12      	ldr	r3, [pc, #72]	; (80015d4 <HAL_InitTick+0x58>)
 800158a:	781b      	ldrb	r3, [r3, #0]
 800158c:	4619      	mov	r1, r3
 800158e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001592:	fbb3 f3f1 	udiv	r3, r3, r1
 8001596:	fbb2 f3f3 	udiv	r3, r2, r3
 800159a:	4618      	mov	r0, r3
 800159c:	f000 f967 	bl	800186e <HAL_SYSTICK_Config>
 80015a0:	4603      	mov	r3, r0
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d001      	beq.n	80015aa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80015a6:	2301      	movs	r3, #1
 80015a8:	e00e      	b.n	80015c8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	2b0f      	cmp	r3, #15
 80015ae:	d80a      	bhi.n	80015c6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80015b0:	2200      	movs	r2, #0
 80015b2:	6879      	ldr	r1, [r7, #4]
 80015b4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80015b8:	f000 f92f 	bl	800181a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80015bc:	4a06      	ldr	r2, [pc, #24]	; (80015d8 <HAL_InitTick+0x5c>)
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80015c2:	2300      	movs	r3, #0
 80015c4:	e000      	b.n	80015c8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80015c6:	2301      	movs	r3, #1
}
 80015c8:	4618      	mov	r0, r3
 80015ca:	3708      	adds	r7, #8
 80015cc:	46bd      	mov	sp, r7
 80015ce:	bd80      	pop	{r7, pc}
 80015d0:	20000000 	.word	0x20000000
 80015d4:	2000000c 	.word	0x2000000c
 80015d8:	20000008 	.word	0x20000008

080015dc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80015dc:	b480      	push	{r7}
 80015de:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80015e0:	4b06      	ldr	r3, [pc, #24]	; (80015fc <HAL_IncTick+0x20>)
 80015e2:	781b      	ldrb	r3, [r3, #0]
 80015e4:	461a      	mov	r2, r3
 80015e6:	4b06      	ldr	r3, [pc, #24]	; (8001600 <HAL_IncTick+0x24>)
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	4413      	add	r3, r2
 80015ec:	4a04      	ldr	r2, [pc, #16]	; (8001600 <HAL_IncTick+0x24>)
 80015ee:	6013      	str	r3, [r2, #0]
}
 80015f0:	bf00      	nop
 80015f2:	46bd      	mov	sp, r7
 80015f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f8:	4770      	bx	lr
 80015fa:	bf00      	nop
 80015fc:	2000000c 	.word	0x2000000c
 8001600:	2000021c 	.word	0x2000021c

08001604 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001604:	b480      	push	{r7}
 8001606:	af00      	add	r7, sp, #0
  return uwTick;
 8001608:	4b03      	ldr	r3, [pc, #12]	; (8001618 <HAL_GetTick+0x14>)
 800160a:	681b      	ldr	r3, [r3, #0]
}
 800160c:	4618      	mov	r0, r3
 800160e:	46bd      	mov	sp, r7
 8001610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001614:	4770      	bx	lr
 8001616:	bf00      	nop
 8001618:	2000021c 	.word	0x2000021c

0800161c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	b084      	sub	sp, #16
 8001620:	af00      	add	r7, sp, #0
 8001622:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001624:	f7ff ffee 	bl	8001604 <HAL_GetTick>
 8001628:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800162e:	68fb      	ldr	r3, [r7, #12]
 8001630:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001634:	d005      	beq.n	8001642 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001636:	4b0a      	ldr	r3, [pc, #40]	; (8001660 <HAL_Delay+0x44>)
 8001638:	781b      	ldrb	r3, [r3, #0]
 800163a:	461a      	mov	r2, r3
 800163c:	68fb      	ldr	r3, [r7, #12]
 800163e:	4413      	add	r3, r2
 8001640:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001642:	bf00      	nop
 8001644:	f7ff ffde 	bl	8001604 <HAL_GetTick>
 8001648:	4602      	mov	r2, r0
 800164a:	68bb      	ldr	r3, [r7, #8]
 800164c:	1ad3      	subs	r3, r2, r3
 800164e:	68fa      	ldr	r2, [r7, #12]
 8001650:	429a      	cmp	r2, r3
 8001652:	d8f7      	bhi.n	8001644 <HAL_Delay+0x28>
  {
  }
}
 8001654:	bf00      	nop
 8001656:	bf00      	nop
 8001658:	3710      	adds	r7, #16
 800165a:	46bd      	mov	sp, r7
 800165c:	bd80      	pop	{r7, pc}
 800165e:	bf00      	nop
 8001660:	2000000c 	.word	0x2000000c

08001664 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001664:	b480      	push	{r7}
 8001666:	b085      	sub	sp, #20
 8001668:	af00      	add	r7, sp, #0
 800166a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	f003 0307 	and.w	r3, r3, #7
 8001672:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001674:	4b0c      	ldr	r3, [pc, #48]	; (80016a8 <__NVIC_SetPriorityGrouping+0x44>)
 8001676:	68db      	ldr	r3, [r3, #12]
 8001678:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800167a:	68ba      	ldr	r2, [r7, #8]
 800167c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001680:	4013      	ands	r3, r2
 8001682:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001688:	68bb      	ldr	r3, [r7, #8]
 800168a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800168c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001690:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001694:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001696:	4a04      	ldr	r2, [pc, #16]	; (80016a8 <__NVIC_SetPriorityGrouping+0x44>)
 8001698:	68bb      	ldr	r3, [r7, #8]
 800169a:	60d3      	str	r3, [r2, #12]
}
 800169c:	bf00      	nop
 800169e:	3714      	adds	r7, #20
 80016a0:	46bd      	mov	sp, r7
 80016a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a6:	4770      	bx	lr
 80016a8:	e000ed00 	.word	0xe000ed00

080016ac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80016ac:	b480      	push	{r7}
 80016ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80016b0:	4b04      	ldr	r3, [pc, #16]	; (80016c4 <__NVIC_GetPriorityGrouping+0x18>)
 80016b2:	68db      	ldr	r3, [r3, #12]
 80016b4:	0a1b      	lsrs	r3, r3, #8
 80016b6:	f003 0307 	and.w	r3, r3, #7
}
 80016ba:	4618      	mov	r0, r3
 80016bc:	46bd      	mov	sp, r7
 80016be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c2:	4770      	bx	lr
 80016c4:	e000ed00 	.word	0xe000ed00

080016c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016c8:	b480      	push	{r7}
 80016ca:	b083      	sub	sp, #12
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	4603      	mov	r3, r0
 80016d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	db0b      	blt.n	80016f2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80016da:	79fb      	ldrb	r3, [r7, #7]
 80016dc:	f003 021f 	and.w	r2, r3, #31
 80016e0:	4907      	ldr	r1, [pc, #28]	; (8001700 <__NVIC_EnableIRQ+0x38>)
 80016e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016e6:	095b      	lsrs	r3, r3, #5
 80016e8:	2001      	movs	r0, #1
 80016ea:	fa00 f202 	lsl.w	r2, r0, r2
 80016ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80016f2:	bf00      	nop
 80016f4:	370c      	adds	r7, #12
 80016f6:	46bd      	mov	sp, r7
 80016f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fc:	4770      	bx	lr
 80016fe:	bf00      	nop
 8001700:	e000e100 	.word	0xe000e100

08001704 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001704:	b480      	push	{r7}
 8001706:	b083      	sub	sp, #12
 8001708:	af00      	add	r7, sp, #0
 800170a:	4603      	mov	r3, r0
 800170c:	6039      	str	r1, [r7, #0]
 800170e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001710:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001714:	2b00      	cmp	r3, #0
 8001716:	db0a      	blt.n	800172e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001718:	683b      	ldr	r3, [r7, #0]
 800171a:	b2da      	uxtb	r2, r3
 800171c:	490c      	ldr	r1, [pc, #48]	; (8001750 <__NVIC_SetPriority+0x4c>)
 800171e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001722:	0112      	lsls	r2, r2, #4
 8001724:	b2d2      	uxtb	r2, r2
 8001726:	440b      	add	r3, r1
 8001728:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800172c:	e00a      	b.n	8001744 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800172e:	683b      	ldr	r3, [r7, #0]
 8001730:	b2da      	uxtb	r2, r3
 8001732:	4908      	ldr	r1, [pc, #32]	; (8001754 <__NVIC_SetPriority+0x50>)
 8001734:	79fb      	ldrb	r3, [r7, #7]
 8001736:	f003 030f 	and.w	r3, r3, #15
 800173a:	3b04      	subs	r3, #4
 800173c:	0112      	lsls	r2, r2, #4
 800173e:	b2d2      	uxtb	r2, r2
 8001740:	440b      	add	r3, r1
 8001742:	761a      	strb	r2, [r3, #24]
}
 8001744:	bf00      	nop
 8001746:	370c      	adds	r7, #12
 8001748:	46bd      	mov	sp, r7
 800174a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174e:	4770      	bx	lr
 8001750:	e000e100 	.word	0xe000e100
 8001754:	e000ed00 	.word	0xe000ed00

08001758 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001758:	b480      	push	{r7}
 800175a:	b089      	sub	sp, #36	; 0x24
 800175c:	af00      	add	r7, sp, #0
 800175e:	60f8      	str	r0, [r7, #12]
 8001760:	60b9      	str	r1, [r7, #8]
 8001762:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	f003 0307 	and.w	r3, r3, #7
 800176a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800176c:	69fb      	ldr	r3, [r7, #28]
 800176e:	f1c3 0307 	rsb	r3, r3, #7
 8001772:	2b04      	cmp	r3, #4
 8001774:	bf28      	it	cs
 8001776:	2304      	movcs	r3, #4
 8001778:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800177a:	69fb      	ldr	r3, [r7, #28]
 800177c:	3304      	adds	r3, #4
 800177e:	2b06      	cmp	r3, #6
 8001780:	d902      	bls.n	8001788 <NVIC_EncodePriority+0x30>
 8001782:	69fb      	ldr	r3, [r7, #28]
 8001784:	3b03      	subs	r3, #3
 8001786:	e000      	b.n	800178a <NVIC_EncodePriority+0x32>
 8001788:	2300      	movs	r3, #0
 800178a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800178c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001790:	69bb      	ldr	r3, [r7, #24]
 8001792:	fa02 f303 	lsl.w	r3, r2, r3
 8001796:	43da      	mvns	r2, r3
 8001798:	68bb      	ldr	r3, [r7, #8]
 800179a:	401a      	ands	r2, r3
 800179c:	697b      	ldr	r3, [r7, #20]
 800179e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80017a0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80017a4:	697b      	ldr	r3, [r7, #20]
 80017a6:	fa01 f303 	lsl.w	r3, r1, r3
 80017aa:	43d9      	mvns	r1, r3
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017b0:	4313      	orrs	r3, r2
         );
}
 80017b2:	4618      	mov	r0, r3
 80017b4:	3724      	adds	r7, #36	; 0x24
 80017b6:	46bd      	mov	sp, r7
 80017b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017bc:	4770      	bx	lr
	...

080017c0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b082      	sub	sp, #8
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	3b01      	subs	r3, #1
 80017cc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80017d0:	d301      	bcc.n	80017d6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80017d2:	2301      	movs	r3, #1
 80017d4:	e00f      	b.n	80017f6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80017d6:	4a0a      	ldr	r2, [pc, #40]	; (8001800 <SysTick_Config+0x40>)
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	3b01      	subs	r3, #1
 80017dc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80017de:	210f      	movs	r1, #15
 80017e0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80017e4:	f7ff ff8e 	bl	8001704 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80017e8:	4b05      	ldr	r3, [pc, #20]	; (8001800 <SysTick_Config+0x40>)
 80017ea:	2200      	movs	r2, #0
 80017ec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80017ee:	4b04      	ldr	r3, [pc, #16]	; (8001800 <SysTick_Config+0x40>)
 80017f0:	2207      	movs	r2, #7
 80017f2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80017f4:	2300      	movs	r3, #0
}
 80017f6:	4618      	mov	r0, r3
 80017f8:	3708      	adds	r7, #8
 80017fa:	46bd      	mov	sp, r7
 80017fc:	bd80      	pop	{r7, pc}
 80017fe:	bf00      	nop
 8001800:	e000e010 	.word	0xe000e010

08001804 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	b082      	sub	sp, #8
 8001808:	af00      	add	r7, sp, #0
 800180a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800180c:	6878      	ldr	r0, [r7, #4]
 800180e:	f7ff ff29 	bl	8001664 <__NVIC_SetPriorityGrouping>
}
 8001812:	bf00      	nop
 8001814:	3708      	adds	r7, #8
 8001816:	46bd      	mov	sp, r7
 8001818:	bd80      	pop	{r7, pc}

0800181a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800181a:	b580      	push	{r7, lr}
 800181c:	b086      	sub	sp, #24
 800181e:	af00      	add	r7, sp, #0
 8001820:	4603      	mov	r3, r0
 8001822:	60b9      	str	r1, [r7, #8]
 8001824:	607a      	str	r2, [r7, #4]
 8001826:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001828:	2300      	movs	r3, #0
 800182a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800182c:	f7ff ff3e 	bl	80016ac <__NVIC_GetPriorityGrouping>
 8001830:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001832:	687a      	ldr	r2, [r7, #4]
 8001834:	68b9      	ldr	r1, [r7, #8]
 8001836:	6978      	ldr	r0, [r7, #20]
 8001838:	f7ff ff8e 	bl	8001758 <NVIC_EncodePriority>
 800183c:	4602      	mov	r2, r0
 800183e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001842:	4611      	mov	r1, r2
 8001844:	4618      	mov	r0, r3
 8001846:	f7ff ff5d 	bl	8001704 <__NVIC_SetPriority>
}
 800184a:	bf00      	nop
 800184c:	3718      	adds	r7, #24
 800184e:	46bd      	mov	sp, r7
 8001850:	bd80      	pop	{r7, pc}

08001852 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001852:	b580      	push	{r7, lr}
 8001854:	b082      	sub	sp, #8
 8001856:	af00      	add	r7, sp, #0
 8001858:	4603      	mov	r3, r0
 800185a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800185c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001860:	4618      	mov	r0, r3
 8001862:	f7ff ff31 	bl	80016c8 <__NVIC_EnableIRQ>
}
 8001866:	bf00      	nop
 8001868:	3708      	adds	r7, #8
 800186a:	46bd      	mov	sp, r7
 800186c:	bd80      	pop	{r7, pc}

0800186e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800186e:	b580      	push	{r7, lr}
 8001870:	b082      	sub	sp, #8
 8001872:	af00      	add	r7, sp, #0
 8001874:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001876:	6878      	ldr	r0, [r7, #4]
 8001878:	f7ff ffa2 	bl	80017c0 <SysTick_Config>
 800187c:	4603      	mov	r3, r0
}
 800187e:	4618      	mov	r0, r3
 8001880:	3708      	adds	r7, #8
 8001882:	46bd      	mov	sp, r7
 8001884:	bd80      	pop	{r7, pc}
	...

08001888 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001888:	b480      	push	{r7}
 800188a:	b089      	sub	sp, #36	; 0x24
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
 8001890:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001892:	2300      	movs	r3, #0
 8001894:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001896:	2300      	movs	r3, #0
 8001898:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800189a:	2300      	movs	r3, #0
 800189c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800189e:	2300      	movs	r3, #0
 80018a0:	61fb      	str	r3, [r7, #28]
 80018a2:	e16b      	b.n	8001b7c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80018a4:	2201      	movs	r2, #1
 80018a6:	69fb      	ldr	r3, [r7, #28]
 80018a8:	fa02 f303 	lsl.w	r3, r2, r3
 80018ac:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80018ae:	683b      	ldr	r3, [r7, #0]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	697a      	ldr	r2, [r7, #20]
 80018b4:	4013      	ands	r3, r2
 80018b6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80018b8:	693a      	ldr	r2, [r7, #16]
 80018ba:	697b      	ldr	r3, [r7, #20]
 80018bc:	429a      	cmp	r2, r3
 80018be:	f040 815a 	bne.w	8001b76 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80018c2:	683b      	ldr	r3, [r7, #0]
 80018c4:	685b      	ldr	r3, [r3, #4]
 80018c6:	f003 0303 	and.w	r3, r3, #3
 80018ca:	2b01      	cmp	r3, #1
 80018cc:	d005      	beq.n	80018da <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80018ce:	683b      	ldr	r3, [r7, #0]
 80018d0:	685b      	ldr	r3, [r3, #4]
 80018d2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80018d6:	2b02      	cmp	r3, #2
 80018d8:	d130      	bne.n	800193c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	689b      	ldr	r3, [r3, #8]
 80018de:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80018e0:	69fb      	ldr	r3, [r7, #28]
 80018e2:	005b      	lsls	r3, r3, #1
 80018e4:	2203      	movs	r2, #3
 80018e6:	fa02 f303 	lsl.w	r3, r2, r3
 80018ea:	43db      	mvns	r3, r3
 80018ec:	69ba      	ldr	r2, [r7, #24]
 80018ee:	4013      	ands	r3, r2
 80018f0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80018f2:	683b      	ldr	r3, [r7, #0]
 80018f4:	68da      	ldr	r2, [r3, #12]
 80018f6:	69fb      	ldr	r3, [r7, #28]
 80018f8:	005b      	lsls	r3, r3, #1
 80018fa:	fa02 f303 	lsl.w	r3, r2, r3
 80018fe:	69ba      	ldr	r2, [r7, #24]
 8001900:	4313      	orrs	r3, r2
 8001902:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	69ba      	ldr	r2, [r7, #24]
 8001908:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	685b      	ldr	r3, [r3, #4]
 800190e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001910:	2201      	movs	r2, #1
 8001912:	69fb      	ldr	r3, [r7, #28]
 8001914:	fa02 f303 	lsl.w	r3, r2, r3
 8001918:	43db      	mvns	r3, r3
 800191a:	69ba      	ldr	r2, [r7, #24]
 800191c:	4013      	ands	r3, r2
 800191e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001920:	683b      	ldr	r3, [r7, #0]
 8001922:	685b      	ldr	r3, [r3, #4]
 8001924:	091b      	lsrs	r3, r3, #4
 8001926:	f003 0201 	and.w	r2, r3, #1
 800192a:	69fb      	ldr	r3, [r7, #28]
 800192c:	fa02 f303 	lsl.w	r3, r2, r3
 8001930:	69ba      	ldr	r2, [r7, #24]
 8001932:	4313      	orrs	r3, r2
 8001934:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	69ba      	ldr	r2, [r7, #24]
 800193a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800193c:	683b      	ldr	r3, [r7, #0]
 800193e:	685b      	ldr	r3, [r3, #4]
 8001940:	f003 0303 	and.w	r3, r3, #3
 8001944:	2b03      	cmp	r3, #3
 8001946:	d017      	beq.n	8001978 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	68db      	ldr	r3, [r3, #12]
 800194c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800194e:	69fb      	ldr	r3, [r7, #28]
 8001950:	005b      	lsls	r3, r3, #1
 8001952:	2203      	movs	r2, #3
 8001954:	fa02 f303 	lsl.w	r3, r2, r3
 8001958:	43db      	mvns	r3, r3
 800195a:	69ba      	ldr	r2, [r7, #24]
 800195c:	4013      	ands	r3, r2
 800195e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001960:	683b      	ldr	r3, [r7, #0]
 8001962:	689a      	ldr	r2, [r3, #8]
 8001964:	69fb      	ldr	r3, [r7, #28]
 8001966:	005b      	lsls	r3, r3, #1
 8001968:	fa02 f303 	lsl.w	r3, r2, r3
 800196c:	69ba      	ldr	r2, [r7, #24]
 800196e:	4313      	orrs	r3, r2
 8001970:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	69ba      	ldr	r2, [r7, #24]
 8001976:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001978:	683b      	ldr	r3, [r7, #0]
 800197a:	685b      	ldr	r3, [r3, #4]
 800197c:	f003 0303 	and.w	r3, r3, #3
 8001980:	2b02      	cmp	r3, #2
 8001982:	d123      	bne.n	80019cc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001984:	69fb      	ldr	r3, [r7, #28]
 8001986:	08da      	lsrs	r2, r3, #3
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	3208      	adds	r2, #8
 800198c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001990:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001992:	69fb      	ldr	r3, [r7, #28]
 8001994:	f003 0307 	and.w	r3, r3, #7
 8001998:	009b      	lsls	r3, r3, #2
 800199a:	220f      	movs	r2, #15
 800199c:	fa02 f303 	lsl.w	r3, r2, r3
 80019a0:	43db      	mvns	r3, r3
 80019a2:	69ba      	ldr	r2, [r7, #24]
 80019a4:	4013      	ands	r3, r2
 80019a6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80019a8:	683b      	ldr	r3, [r7, #0]
 80019aa:	691a      	ldr	r2, [r3, #16]
 80019ac:	69fb      	ldr	r3, [r7, #28]
 80019ae:	f003 0307 	and.w	r3, r3, #7
 80019b2:	009b      	lsls	r3, r3, #2
 80019b4:	fa02 f303 	lsl.w	r3, r2, r3
 80019b8:	69ba      	ldr	r2, [r7, #24]
 80019ba:	4313      	orrs	r3, r2
 80019bc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80019be:	69fb      	ldr	r3, [r7, #28]
 80019c0:	08da      	lsrs	r2, r3, #3
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	3208      	adds	r2, #8
 80019c6:	69b9      	ldr	r1, [r7, #24]
 80019c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80019d2:	69fb      	ldr	r3, [r7, #28]
 80019d4:	005b      	lsls	r3, r3, #1
 80019d6:	2203      	movs	r2, #3
 80019d8:	fa02 f303 	lsl.w	r3, r2, r3
 80019dc:	43db      	mvns	r3, r3
 80019de:	69ba      	ldr	r2, [r7, #24]
 80019e0:	4013      	ands	r3, r2
 80019e2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80019e4:	683b      	ldr	r3, [r7, #0]
 80019e6:	685b      	ldr	r3, [r3, #4]
 80019e8:	f003 0203 	and.w	r2, r3, #3
 80019ec:	69fb      	ldr	r3, [r7, #28]
 80019ee:	005b      	lsls	r3, r3, #1
 80019f0:	fa02 f303 	lsl.w	r3, r2, r3
 80019f4:	69ba      	ldr	r2, [r7, #24]
 80019f6:	4313      	orrs	r3, r2
 80019f8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	69ba      	ldr	r2, [r7, #24]
 80019fe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001a00:	683b      	ldr	r3, [r7, #0]
 8001a02:	685b      	ldr	r3, [r3, #4]
 8001a04:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	f000 80b4 	beq.w	8001b76 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a0e:	2300      	movs	r3, #0
 8001a10:	60fb      	str	r3, [r7, #12]
 8001a12:	4b60      	ldr	r3, [pc, #384]	; (8001b94 <HAL_GPIO_Init+0x30c>)
 8001a14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a16:	4a5f      	ldr	r2, [pc, #380]	; (8001b94 <HAL_GPIO_Init+0x30c>)
 8001a18:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a1c:	6453      	str	r3, [r2, #68]	; 0x44
 8001a1e:	4b5d      	ldr	r3, [pc, #372]	; (8001b94 <HAL_GPIO_Init+0x30c>)
 8001a20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a22:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a26:	60fb      	str	r3, [r7, #12]
 8001a28:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001a2a:	4a5b      	ldr	r2, [pc, #364]	; (8001b98 <HAL_GPIO_Init+0x310>)
 8001a2c:	69fb      	ldr	r3, [r7, #28]
 8001a2e:	089b      	lsrs	r3, r3, #2
 8001a30:	3302      	adds	r3, #2
 8001a32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a36:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001a38:	69fb      	ldr	r3, [r7, #28]
 8001a3a:	f003 0303 	and.w	r3, r3, #3
 8001a3e:	009b      	lsls	r3, r3, #2
 8001a40:	220f      	movs	r2, #15
 8001a42:	fa02 f303 	lsl.w	r3, r2, r3
 8001a46:	43db      	mvns	r3, r3
 8001a48:	69ba      	ldr	r2, [r7, #24]
 8001a4a:	4013      	ands	r3, r2
 8001a4c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	4a52      	ldr	r2, [pc, #328]	; (8001b9c <HAL_GPIO_Init+0x314>)
 8001a52:	4293      	cmp	r3, r2
 8001a54:	d02b      	beq.n	8001aae <HAL_GPIO_Init+0x226>
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	4a51      	ldr	r2, [pc, #324]	; (8001ba0 <HAL_GPIO_Init+0x318>)
 8001a5a:	4293      	cmp	r3, r2
 8001a5c:	d025      	beq.n	8001aaa <HAL_GPIO_Init+0x222>
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	4a50      	ldr	r2, [pc, #320]	; (8001ba4 <HAL_GPIO_Init+0x31c>)
 8001a62:	4293      	cmp	r3, r2
 8001a64:	d01f      	beq.n	8001aa6 <HAL_GPIO_Init+0x21e>
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	4a4f      	ldr	r2, [pc, #316]	; (8001ba8 <HAL_GPIO_Init+0x320>)
 8001a6a:	4293      	cmp	r3, r2
 8001a6c:	d019      	beq.n	8001aa2 <HAL_GPIO_Init+0x21a>
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	4a4e      	ldr	r2, [pc, #312]	; (8001bac <HAL_GPIO_Init+0x324>)
 8001a72:	4293      	cmp	r3, r2
 8001a74:	d013      	beq.n	8001a9e <HAL_GPIO_Init+0x216>
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	4a4d      	ldr	r2, [pc, #308]	; (8001bb0 <HAL_GPIO_Init+0x328>)
 8001a7a:	4293      	cmp	r3, r2
 8001a7c:	d00d      	beq.n	8001a9a <HAL_GPIO_Init+0x212>
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	4a4c      	ldr	r2, [pc, #304]	; (8001bb4 <HAL_GPIO_Init+0x32c>)
 8001a82:	4293      	cmp	r3, r2
 8001a84:	d007      	beq.n	8001a96 <HAL_GPIO_Init+0x20e>
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	4a4b      	ldr	r2, [pc, #300]	; (8001bb8 <HAL_GPIO_Init+0x330>)
 8001a8a:	4293      	cmp	r3, r2
 8001a8c:	d101      	bne.n	8001a92 <HAL_GPIO_Init+0x20a>
 8001a8e:	2307      	movs	r3, #7
 8001a90:	e00e      	b.n	8001ab0 <HAL_GPIO_Init+0x228>
 8001a92:	2308      	movs	r3, #8
 8001a94:	e00c      	b.n	8001ab0 <HAL_GPIO_Init+0x228>
 8001a96:	2306      	movs	r3, #6
 8001a98:	e00a      	b.n	8001ab0 <HAL_GPIO_Init+0x228>
 8001a9a:	2305      	movs	r3, #5
 8001a9c:	e008      	b.n	8001ab0 <HAL_GPIO_Init+0x228>
 8001a9e:	2304      	movs	r3, #4
 8001aa0:	e006      	b.n	8001ab0 <HAL_GPIO_Init+0x228>
 8001aa2:	2303      	movs	r3, #3
 8001aa4:	e004      	b.n	8001ab0 <HAL_GPIO_Init+0x228>
 8001aa6:	2302      	movs	r3, #2
 8001aa8:	e002      	b.n	8001ab0 <HAL_GPIO_Init+0x228>
 8001aaa:	2301      	movs	r3, #1
 8001aac:	e000      	b.n	8001ab0 <HAL_GPIO_Init+0x228>
 8001aae:	2300      	movs	r3, #0
 8001ab0:	69fa      	ldr	r2, [r7, #28]
 8001ab2:	f002 0203 	and.w	r2, r2, #3
 8001ab6:	0092      	lsls	r2, r2, #2
 8001ab8:	4093      	lsls	r3, r2
 8001aba:	69ba      	ldr	r2, [r7, #24]
 8001abc:	4313      	orrs	r3, r2
 8001abe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001ac0:	4935      	ldr	r1, [pc, #212]	; (8001b98 <HAL_GPIO_Init+0x310>)
 8001ac2:	69fb      	ldr	r3, [r7, #28]
 8001ac4:	089b      	lsrs	r3, r3, #2
 8001ac6:	3302      	adds	r3, #2
 8001ac8:	69ba      	ldr	r2, [r7, #24]
 8001aca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001ace:	4b3b      	ldr	r3, [pc, #236]	; (8001bbc <HAL_GPIO_Init+0x334>)
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ad4:	693b      	ldr	r3, [r7, #16]
 8001ad6:	43db      	mvns	r3, r3
 8001ad8:	69ba      	ldr	r2, [r7, #24]
 8001ada:	4013      	ands	r3, r2
 8001adc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001ade:	683b      	ldr	r3, [r7, #0]
 8001ae0:	685b      	ldr	r3, [r3, #4]
 8001ae2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d003      	beq.n	8001af2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001aea:	69ba      	ldr	r2, [r7, #24]
 8001aec:	693b      	ldr	r3, [r7, #16]
 8001aee:	4313      	orrs	r3, r2
 8001af0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001af2:	4a32      	ldr	r2, [pc, #200]	; (8001bbc <HAL_GPIO_Init+0x334>)
 8001af4:	69bb      	ldr	r3, [r7, #24]
 8001af6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001af8:	4b30      	ldr	r3, [pc, #192]	; (8001bbc <HAL_GPIO_Init+0x334>)
 8001afa:	685b      	ldr	r3, [r3, #4]
 8001afc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001afe:	693b      	ldr	r3, [r7, #16]
 8001b00:	43db      	mvns	r3, r3
 8001b02:	69ba      	ldr	r2, [r7, #24]
 8001b04:	4013      	ands	r3, r2
 8001b06:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001b08:	683b      	ldr	r3, [r7, #0]
 8001b0a:	685b      	ldr	r3, [r3, #4]
 8001b0c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d003      	beq.n	8001b1c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001b14:	69ba      	ldr	r2, [r7, #24]
 8001b16:	693b      	ldr	r3, [r7, #16]
 8001b18:	4313      	orrs	r3, r2
 8001b1a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001b1c:	4a27      	ldr	r2, [pc, #156]	; (8001bbc <HAL_GPIO_Init+0x334>)
 8001b1e:	69bb      	ldr	r3, [r7, #24]
 8001b20:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001b22:	4b26      	ldr	r3, [pc, #152]	; (8001bbc <HAL_GPIO_Init+0x334>)
 8001b24:	689b      	ldr	r3, [r3, #8]
 8001b26:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b28:	693b      	ldr	r3, [r7, #16]
 8001b2a:	43db      	mvns	r3, r3
 8001b2c:	69ba      	ldr	r2, [r7, #24]
 8001b2e:	4013      	ands	r3, r2
 8001b30:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001b32:	683b      	ldr	r3, [r7, #0]
 8001b34:	685b      	ldr	r3, [r3, #4]
 8001b36:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d003      	beq.n	8001b46 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001b3e:	69ba      	ldr	r2, [r7, #24]
 8001b40:	693b      	ldr	r3, [r7, #16]
 8001b42:	4313      	orrs	r3, r2
 8001b44:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001b46:	4a1d      	ldr	r2, [pc, #116]	; (8001bbc <HAL_GPIO_Init+0x334>)
 8001b48:	69bb      	ldr	r3, [r7, #24]
 8001b4a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001b4c:	4b1b      	ldr	r3, [pc, #108]	; (8001bbc <HAL_GPIO_Init+0x334>)
 8001b4e:	68db      	ldr	r3, [r3, #12]
 8001b50:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b52:	693b      	ldr	r3, [r7, #16]
 8001b54:	43db      	mvns	r3, r3
 8001b56:	69ba      	ldr	r2, [r7, #24]
 8001b58:	4013      	ands	r3, r2
 8001b5a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001b5c:	683b      	ldr	r3, [r7, #0]
 8001b5e:	685b      	ldr	r3, [r3, #4]
 8001b60:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d003      	beq.n	8001b70 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001b68:	69ba      	ldr	r2, [r7, #24]
 8001b6a:	693b      	ldr	r3, [r7, #16]
 8001b6c:	4313      	orrs	r3, r2
 8001b6e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001b70:	4a12      	ldr	r2, [pc, #72]	; (8001bbc <HAL_GPIO_Init+0x334>)
 8001b72:	69bb      	ldr	r3, [r7, #24]
 8001b74:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001b76:	69fb      	ldr	r3, [r7, #28]
 8001b78:	3301      	adds	r3, #1
 8001b7a:	61fb      	str	r3, [r7, #28]
 8001b7c:	69fb      	ldr	r3, [r7, #28]
 8001b7e:	2b0f      	cmp	r3, #15
 8001b80:	f67f ae90 	bls.w	80018a4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001b84:	bf00      	nop
 8001b86:	bf00      	nop
 8001b88:	3724      	adds	r7, #36	; 0x24
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b90:	4770      	bx	lr
 8001b92:	bf00      	nop
 8001b94:	40023800 	.word	0x40023800
 8001b98:	40013800 	.word	0x40013800
 8001b9c:	40020000 	.word	0x40020000
 8001ba0:	40020400 	.word	0x40020400
 8001ba4:	40020800 	.word	0x40020800
 8001ba8:	40020c00 	.word	0x40020c00
 8001bac:	40021000 	.word	0x40021000
 8001bb0:	40021400 	.word	0x40021400
 8001bb4:	40021800 	.word	0x40021800
 8001bb8:	40021c00 	.word	0x40021c00
 8001bbc:	40013c00 	.word	0x40013c00

08001bc0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001bc0:	b480      	push	{r7}
 8001bc2:	b083      	sub	sp, #12
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]
 8001bc8:	460b      	mov	r3, r1
 8001bca:	807b      	strh	r3, [r7, #2]
 8001bcc:	4613      	mov	r3, r2
 8001bce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001bd0:	787b      	ldrb	r3, [r7, #1]
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d003      	beq.n	8001bde <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001bd6:	887a      	ldrh	r2, [r7, #2]
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001bdc:	e003      	b.n	8001be6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001bde:	887b      	ldrh	r3, [r7, #2]
 8001be0:	041a      	lsls	r2, r3, #16
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	619a      	str	r2, [r3, #24]
}
 8001be6:	bf00      	nop
 8001be8:	370c      	adds	r7, #12
 8001bea:	46bd      	mov	sp, r7
 8001bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf0:	4770      	bx	lr

08001bf2 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8001bf2:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001bf4:	b08f      	sub	sp, #60	; 0x3c
 8001bf6:	af0a      	add	r7, sp, #40	; 0x28
 8001bf8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d101      	bne.n	8001c04 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8001c00:	2301      	movs	r3, #1
 8001c02:	e054      	b.n	8001cae <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	f893 32f9 	ldrb.w	r3, [r3, #761]	; 0x2f9
 8001c10:	b2db      	uxtb	r3, r3
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d106      	bne.n	8001c24 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	2200      	movs	r2, #0
 8001c1a:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8001c1e:	6878      	ldr	r0, [r7, #4]
 8001c20:	f006 fa76 	bl	8008110 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	2203      	movs	r2, #3
 8001c28:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d102      	bne.n	8001c3e <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	4618      	mov	r0, r3
 8001c44:	f003 fbcc 	bl	80053e0 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	603b      	str	r3, [r7, #0]
 8001c4e:	687e      	ldr	r6, [r7, #4]
 8001c50:	466d      	mov	r5, sp
 8001c52:	f106 0410 	add.w	r4, r6, #16
 8001c56:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001c58:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001c5a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001c5c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001c5e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001c62:	e885 0003 	stmia.w	r5, {r0, r1}
 8001c66:	1d33      	adds	r3, r6, #4
 8001c68:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c6a:	6838      	ldr	r0, [r7, #0]
 8001c6c:	f003 fb46 	bl	80052fc <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	2101      	movs	r1, #1
 8001c76:	4618      	mov	r0, r3
 8001c78:	f003 fbc3 	bl	8005402 <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	603b      	str	r3, [r7, #0]
 8001c82:	687e      	ldr	r6, [r7, #4]
 8001c84:	466d      	mov	r5, sp
 8001c86:	f106 0410 	add.w	r4, r6, #16
 8001c8a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001c8c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001c8e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001c90:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001c92:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001c96:	e885 0003 	stmia.w	r5, {r0, r1}
 8001c9a:	1d33      	adds	r3, r6, #4
 8001c9c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c9e:	6838      	ldr	r0, [r7, #0]
 8001ca0:	f003 fd2a 	bl	80056f8 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	2201      	movs	r2, #1
 8001ca8:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  return HAL_OK;
 8001cac:	2300      	movs	r3, #0
}
 8001cae:	4618      	mov	r0, r3
 8001cb0:	3714      	adds	r7, #20
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001cb6 <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 8001cb6:	b590      	push	{r4, r7, lr}
 8001cb8:	b089      	sub	sp, #36	; 0x24
 8001cba:	af04      	add	r7, sp, #16
 8001cbc:	6078      	str	r0, [r7, #4]
 8001cbe:	4608      	mov	r0, r1
 8001cc0:	4611      	mov	r1, r2
 8001cc2:	461a      	mov	r2, r3
 8001cc4:	4603      	mov	r3, r0
 8001cc6:	70fb      	strb	r3, [r7, #3]
 8001cc8:	460b      	mov	r3, r1
 8001cca:	70bb      	strb	r3, [r7, #2]
 8001ccc:	4613      	mov	r3, r2
 8001cce:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8001cd6:	2b01      	cmp	r3, #1
 8001cd8:	d101      	bne.n	8001cde <HAL_HCD_HC_Init+0x28>
 8001cda:	2302      	movs	r3, #2
 8001cdc:	e076      	b.n	8001dcc <HAL_HCD_HC_Init+0x116>
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	2201      	movs	r2, #1
 8001ce2:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  hhcd->hc[ch_num].do_ping = 0U;
 8001ce6:	78fb      	ldrb	r3, [r7, #3]
 8001ce8:	687a      	ldr	r2, [r7, #4]
 8001cea:	212c      	movs	r1, #44	; 0x2c
 8001cec:	fb01 f303 	mul.w	r3, r1, r3
 8001cf0:	4413      	add	r3, r2
 8001cf2:	333d      	adds	r3, #61	; 0x3d
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8001cf8:	78fb      	ldrb	r3, [r7, #3]
 8001cfa:	687a      	ldr	r2, [r7, #4]
 8001cfc:	212c      	movs	r1, #44	; 0x2c
 8001cfe:	fb01 f303 	mul.w	r3, r1, r3
 8001d02:	4413      	add	r3, r2
 8001d04:	3338      	adds	r3, #56	; 0x38
 8001d06:	787a      	ldrb	r2, [r7, #1]
 8001d08:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 8001d0a:	78fb      	ldrb	r3, [r7, #3]
 8001d0c:	687a      	ldr	r2, [r7, #4]
 8001d0e:	212c      	movs	r1, #44	; 0x2c
 8001d10:	fb01 f303 	mul.w	r3, r1, r3
 8001d14:	4413      	add	r3, r2
 8001d16:	3340      	adds	r3, #64	; 0x40
 8001d18:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8001d1a:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8001d1c:	78fb      	ldrb	r3, [r7, #3]
 8001d1e:	687a      	ldr	r2, [r7, #4]
 8001d20:	212c      	movs	r1, #44	; 0x2c
 8001d22:	fb01 f303 	mul.w	r3, r1, r3
 8001d26:	4413      	add	r3, r2
 8001d28:	3339      	adds	r3, #57	; 0x39
 8001d2a:	78fa      	ldrb	r2, [r7, #3]
 8001d2c:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8001d2e:	78fb      	ldrb	r3, [r7, #3]
 8001d30:	687a      	ldr	r2, [r7, #4]
 8001d32:	212c      	movs	r1, #44	; 0x2c
 8001d34:	fb01 f303 	mul.w	r3, r1, r3
 8001d38:	4413      	add	r3, r2
 8001d3a:	333f      	adds	r3, #63	; 0x3f
 8001d3c:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8001d40:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8001d42:	78fb      	ldrb	r3, [r7, #3]
 8001d44:	78ba      	ldrb	r2, [r7, #2]
 8001d46:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001d4a:	b2d0      	uxtb	r0, r2
 8001d4c:	687a      	ldr	r2, [r7, #4]
 8001d4e:	212c      	movs	r1, #44	; 0x2c
 8001d50:	fb01 f303 	mul.w	r3, r1, r3
 8001d54:	4413      	add	r3, r2
 8001d56:	333a      	adds	r3, #58	; 0x3a
 8001d58:	4602      	mov	r2, r0
 8001d5a:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 8001d5c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	da09      	bge.n	8001d78 <HAL_HCD_HC_Init+0xc2>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8001d64:	78fb      	ldrb	r3, [r7, #3]
 8001d66:	687a      	ldr	r2, [r7, #4]
 8001d68:	212c      	movs	r1, #44	; 0x2c
 8001d6a:	fb01 f303 	mul.w	r3, r1, r3
 8001d6e:	4413      	add	r3, r2
 8001d70:	333b      	adds	r3, #59	; 0x3b
 8001d72:	2201      	movs	r2, #1
 8001d74:	701a      	strb	r2, [r3, #0]
 8001d76:	e008      	b.n	8001d8a <HAL_HCD_HC_Init+0xd4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8001d78:	78fb      	ldrb	r3, [r7, #3]
 8001d7a:	687a      	ldr	r2, [r7, #4]
 8001d7c:	212c      	movs	r1, #44	; 0x2c
 8001d7e:	fb01 f303 	mul.w	r3, r1, r3
 8001d82:	4413      	add	r3, r2
 8001d84:	333b      	adds	r3, #59	; 0x3b
 8001d86:	2200      	movs	r2, #0
 8001d88:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 8001d8a:	78fb      	ldrb	r3, [r7, #3]
 8001d8c:	687a      	ldr	r2, [r7, #4]
 8001d8e:	212c      	movs	r1, #44	; 0x2c
 8001d90:	fb01 f303 	mul.w	r3, r1, r3
 8001d94:	4413      	add	r3, r2
 8001d96:	333c      	adds	r3, #60	; 0x3c
 8001d98:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001d9c:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	6818      	ldr	r0, [r3, #0]
 8001da2:	787c      	ldrb	r4, [r7, #1]
 8001da4:	78ba      	ldrb	r2, [r7, #2]
 8001da6:	78f9      	ldrb	r1, [r7, #3]
 8001da8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001daa:	9302      	str	r3, [sp, #8]
 8001dac:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001db0:	9301      	str	r3, [sp, #4]
 8001db2:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001db6:	9300      	str	r3, [sp, #0]
 8001db8:	4623      	mov	r3, r4
 8001dba:	f003 fe17 	bl	80059ec <USB_HC_Init>
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8001dca:	7bfb      	ldrb	r3, [r7, #15]
}
 8001dcc:	4618      	mov	r0, r3
 8001dce:	3714      	adds	r7, #20
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	bd90      	pop	{r4, r7, pc}

08001dd4 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b084      	sub	sp, #16
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	6078      	str	r0, [r7, #4]
 8001ddc:	460b      	mov	r3, r1
 8001dde:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8001de0:	2300      	movs	r3, #0
 8001de2:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8001dea:	2b01      	cmp	r3, #1
 8001dec:	d101      	bne.n	8001df2 <HAL_HCD_HC_Halt+0x1e>
 8001dee:	2302      	movs	r3, #2
 8001df0:	e00f      	b.n	8001e12 <HAL_HCD_HC_Halt+0x3e>
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	2201      	movs	r2, #1
 8001df6:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	78fa      	ldrb	r2, [r7, #3]
 8001e00:	4611      	mov	r1, r2
 8001e02:	4618      	mov	r0, r3
 8001e04:	f004 f853 	bl	8005eae <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8001e10:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e12:	4618      	mov	r0, r3
 8001e14:	3710      	adds	r7, #16
 8001e16:	46bd      	mov	sp, r7
 8001e18:	bd80      	pop	{r7, pc}
	...

08001e1c <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b082      	sub	sp, #8
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
 8001e24:	4608      	mov	r0, r1
 8001e26:	4611      	mov	r1, r2
 8001e28:	461a      	mov	r2, r3
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	70fb      	strb	r3, [r7, #3]
 8001e2e:	460b      	mov	r3, r1
 8001e30:	70bb      	strb	r3, [r7, #2]
 8001e32:	4613      	mov	r3, r2
 8001e34:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8001e36:	78fb      	ldrb	r3, [r7, #3]
 8001e38:	687a      	ldr	r2, [r7, #4]
 8001e3a:	212c      	movs	r1, #44	; 0x2c
 8001e3c:	fb01 f303 	mul.w	r3, r1, r3
 8001e40:	4413      	add	r3, r2
 8001e42:	333b      	adds	r3, #59	; 0x3b
 8001e44:	78ba      	ldrb	r2, [r7, #2]
 8001e46:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8001e48:	78fb      	ldrb	r3, [r7, #3]
 8001e4a:	687a      	ldr	r2, [r7, #4]
 8001e4c:	212c      	movs	r1, #44	; 0x2c
 8001e4e:	fb01 f303 	mul.w	r3, r1, r3
 8001e52:	4413      	add	r3, r2
 8001e54:	333f      	adds	r3, #63	; 0x3f
 8001e56:	787a      	ldrb	r2, [r7, #1]
 8001e58:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8001e5a:	7c3b      	ldrb	r3, [r7, #16]
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d112      	bne.n	8001e86 <HAL_HCD_HC_SubmitRequest+0x6a>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8001e60:	78fb      	ldrb	r3, [r7, #3]
 8001e62:	687a      	ldr	r2, [r7, #4]
 8001e64:	212c      	movs	r1, #44	; 0x2c
 8001e66:	fb01 f303 	mul.w	r3, r1, r3
 8001e6a:	4413      	add	r3, r2
 8001e6c:	3342      	adds	r3, #66	; 0x42
 8001e6e:	2203      	movs	r2, #3
 8001e70:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8001e72:	78fb      	ldrb	r3, [r7, #3]
 8001e74:	687a      	ldr	r2, [r7, #4]
 8001e76:	212c      	movs	r1, #44	; 0x2c
 8001e78:	fb01 f303 	mul.w	r3, r1, r3
 8001e7c:	4413      	add	r3, r2
 8001e7e:	333d      	adds	r3, #61	; 0x3d
 8001e80:	7f3a      	ldrb	r2, [r7, #28]
 8001e82:	701a      	strb	r2, [r3, #0]
 8001e84:	e008      	b.n	8001e98 <HAL_HCD_HC_SubmitRequest+0x7c>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001e86:	78fb      	ldrb	r3, [r7, #3]
 8001e88:	687a      	ldr	r2, [r7, #4]
 8001e8a:	212c      	movs	r1, #44	; 0x2c
 8001e8c:	fb01 f303 	mul.w	r3, r1, r3
 8001e90:	4413      	add	r3, r2
 8001e92:	3342      	adds	r3, #66	; 0x42
 8001e94:	2202      	movs	r2, #2
 8001e96:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8001e98:	787b      	ldrb	r3, [r7, #1]
 8001e9a:	2b03      	cmp	r3, #3
 8001e9c:	f200 80c6 	bhi.w	800202c <HAL_HCD_HC_SubmitRequest+0x210>
 8001ea0:	a201      	add	r2, pc, #4	; (adr r2, 8001ea8 <HAL_HCD_HC_SubmitRequest+0x8c>)
 8001ea2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ea6:	bf00      	nop
 8001ea8:	08001eb9 	.word	0x08001eb9
 8001eac:	08002019 	.word	0x08002019
 8001eb0:	08001f1d 	.word	0x08001f1d
 8001eb4:	08001f9b 	.word	0x08001f9b
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 8001eb8:	7c3b      	ldrb	r3, [r7, #16]
 8001eba:	2b01      	cmp	r3, #1
 8001ebc:	f040 80b8 	bne.w	8002030 <HAL_HCD_HC_SubmitRequest+0x214>
 8001ec0:	78bb      	ldrb	r3, [r7, #2]
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	f040 80b4 	bne.w	8002030 <HAL_HCD_HC_SubmitRequest+0x214>
      {
        if (length == 0U)
 8001ec8:	8b3b      	ldrh	r3, [r7, #24]
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d108      	bne.n	8001ee0 <HAL_HCD_HC_SubmitRequest+0xc4>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 8001ece:	78fb      	ldrb	r3, [r7, #3]
 8001ed0:	687a      	ldr	r2, [r7, #4]
 8001ed2:	212c      	movs	r1, #44	; 0x2c
 8001ed4:	fb01 f303 	mul.w	r3, r1, r3
 8001ed8:	4413      	add	r3, r2
 8001eda:	3355      	adds	r3, #85	; 0x55
 8001edc:	2201      	movs	r2, #1
 8001ede:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001ee0:	78fb      	ldrb	r3, [r7, #3]
 8001ee2:	687a      	ldr	r2, [r7, #4]
 8001ee4:	212c      	movs	r1, #44	; 0x2c
 8001ee6:	fb01 f303 	mul.w	r3, r1, r3
 8001eea:	4413      	add	r3, r2
 8001eec:	3355      	adds	r3, #85	; 0x55
 8001eee:	781b      	ldrb	r3, [r3, #0]
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d109      	bne.n	8001f08 <HAL_HCD_HC_SubmitRequest+0xec>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001ef4:	78fb      	ldrb	r3, [r7, #3]
 8001ef6:	687a      	ldr	r2, [r7, #4]
 8001ef8:	212c      	movs	r1, #44	; 0x2c
 8001efa:	fb01 f303 	mul.w	r3, r1, r3
 8001efe:	4413      	add	r3, r2
 8001f00:	3342      	adds	r3, #66	; 0x42
 8001f02:	2200      	movs	r2, #0
 8001f04:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8001f06:	e093      	b.n	8002030 <HAL_HCD_HC_SubmitRequest+0x214>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001f08:	78fb      	ldrb	r3, [r7, #3]
 8001f0a:	687a      	ldr	r2, [r7, #4]
 8001f0c:	212c      	movs	r1, #44	; 0x2c
 8001f0e:	fb01 f303 	mul.w	r3, r1, r3
 8001f12:	4413      	add	r3, r2
 8001f14:	3342      	adds	r3, #66	; 0x42
 8001f16:	2202      	movs	r2, #2
 8001f18:	701a      	strb	r2, [r3, #0]
      break;
 8001f1a:	e089      	b.n	8002030 <HAL_HCD_HC_SubmitRequest+0x214>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8001f1c:	78bb      	ldrb	r3, [r7, #2]
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d11d      	bne.n	8001f5e <HAL_HCD_HC_SubmitRequest+0x142>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001f22:	78fb      	ldrb	r3, [r7, #3]
 8001f24:	687a      	ldr	r2, [r7, #4]
 8001f26:	212c      	movs	r1, #44	; 0x2c
 8001f28:	fb01 f303 	mul.w	r3, r1, r3
 8001f2c:	4413      	add	r3, r2
 8001f2e:	3355      	adds	r3, #85	; 0x55
 8001f30:	781b      	ldrb	r3, [r3, #0]
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d109      	bne.n	8001f4a <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001f36:	78fb      	ldrb	r3, [r7, #3]
 8001f38:	687a      	ldr	r2, [r7, #4]
 8001f3a:	212c      	movs	r1, #44	; 0x2c
 8001f3c:	fb01 f303 	mul.w	r3, r1, r3
 8001f40:	4413      	add	r3, r2
 8001f42:	3342      	adds	r3, #66	; 0x42
 8001f44:	2200      	movs	r2, #0
 8001f46:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8001f48:	e073      	b.n	8002032 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001f4a:	78fb      	ldrb	r3, [r7, #3]
 8001f4c:	687a      	ldr	r2, [r7, #4]
 8001f4e:	212c      	movs	r1, #44	; 0x2c
 8001f50:	fb01 f303 	mul.w	r3, r1, r3
 8001f54:	4413      	add	r3, r2
 8001f56:	3342      	adds	r3, #66	; 0x42
 8001f58:	2202      	movs	r2, #2
 8001f5a:	701a      	strb	r2, [r3, #0]
      break;
 8001f5c:	e069      	b.n	8002032 <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8001f5e:	78fb      	ldrb	r3, [r7, #3]
 8001f60:	687a      	ldr	r2, [r7, #4]
 8001f62:	212c      	movs	r1, #44	; 0x2c
 8001f64:	fb01 f303 	mul.w	r3, r1, r3
 8001f68:	4413      	add	r3, r2
 8001f6a:	3354      	adds	r3, #84	; 0x54
 8001f6c:	781b      	ldrb	r3, [r3, #0]
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d109      	bne.n	8001f86 <HAL_HCD_HC_SubmitRequest+0x16a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001f72:	78fb      	ldrb	r3, [r7, #3]
 8001f74:	687a      	ldr	r2, [r7, #4]
 8001f76:	212c      	movs	r1, #44	; 0x2c
 8001f78:	fb01 f303 	mul.w	r3, r1, r3
 8001f7c:	4413      	add	r3, r2
 8001f7e:	3342      	adds	r3, #66	; 0x42
 8001f80:	2200      	movs	r2, #0
 8001f82:	701a      	strb	r2, [r3, #0]
      break;
 8001f84:	e055      	b.n	8002032 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001f86:	78fb      	ldrb	r3, [r7, #3]
 8001f88:	687a      	ldr	r2, [r7, #4]
 8001f8a:	212c      	movs	r1, #44	; 0x2c
 8001f8c:	fb01 f303 	mul.w	r3, r1, r3
 8001f90:	4413      	add	r3, r2
 8001f92:	3342      	adds	r3, #66	; 0x42
 8001f94:	2202      	movs	r2, #2
 8001f96:	701a      	strb	r2, [r3, #0]
      break;
 8001f98:	e04b      	b.n	8002032 <HAL_HCD_HC_SubmitRequest+0x216>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8001f9a:	78bb      	ldrb	r3, [r7, #2]
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d11d      	bne.n	8001fdc <HAL_HCD_HC_SubmitRequest+0x1c0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001fa0:	78fb      	ldrb	r3, [r7, #3]
 8001fa2:	687a      	ldr	r2, [r7, #4]
 8001fa4:	212c      	movs	r1, #44	; 0x2c
 8001fa6:	fb01 f303 	mul.w	r3, r1, r3
 8001faa:	4413      	add	r3, r2
 8001fac:	3355      	adds	r3, #85	; 0x55
 8001fae:	781b      	ldrb	r3, [r3, #0]
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d109      	bne.n	8001fc8 <HAL_HCD_HC_SubmitRequest+0x1ac>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001fb4:	78fb      	ldrb	r3, [r7, #3]
 8001fb6:	687a      	ldr	r2, [r7, #4]
 8001fb8:	212c      	movs	r1, #44	; 0x2c
 8001fba:	fb01 f303 	mul.w	r3, r1, r3
 8001fbe:	4413      	add	r3, r2
 8001fc0:	3342      	adds	r3, #66	; 0x42
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8001fc6:	e034      	b.n	8002032 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001fc8:	78fb      	ldrb	r3, [r7, #3]
 8001fca:	687a      	ldr	r2, [r7, #4]
 8001fcc:	212c      	movs	r1, #44	; 0x2c
 8001fce:	fb01 f303 	mul.w	r3, r1, r3
 8001fd2:	4413      	add	r3, r2
 8001fd4:	3342      	adds	r3, #66	; 0x42
 8001fd6:	2202      	movs	r2, #2
 8001fd8:	701a      	strb	r2, [r3, #0]
      break;
 8001fda:	e02a      	b.n	8002032 <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8001fdc:	78fb      	ldrb	r3, [r7, #3]
 8001fde:	687a      	ldr	r2, [r7, #4]
 8001fe0:	212c      	movs	r1, #44	; 0x2c
 8001fe2:	fb01 f303 	mul.w	r3, r1, r3
 8001fe6:	4413      	add	r3, r2
 8001fe8:	3354      	adds	r3, #84	; 0x54
 8001fea:	781b      	ldrb	r3, [r3, #0]
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d109      	bne.n	8002004 <HAL_HCD_HC_SubmitRequest+0x1e8>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001ff0:	78fb      	ldrb	r3, [r7, #3]
 8001ff2:	687a      	ldr	r2, [r7, #4]
 8001ff4:	212c      	movs	r1, #44	; 0x2c
 8001ff6:	fb01 f303 	mul.w	r3, r1, r3
 8001ffa:	4413      	add	r3, r2
 8001ffc:	3342      	adds	r3, #66	; 0x42
 8001ffe:	2200      	movs	r2, #0
 8002000:	701a      	strb	r2, [r3, #0]
      break;
 8002002:	e016      	b.n	8002032 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002004:	78fb      	ldrb	r3, [r7, #3]
 8002006:	687a      	ldr	r2, [r7, #4]
 8002008:	212c      	movs	r1, #44	; 0x2c
 800200a:	fb01 f303 	mul.w	r3, r1, r3
 800200e:	4413      	add	r3, r2
 8002010:	3342      	adds	r3, #66	; 0x42
 8002012:	2202      	movs	r2, #2
 8002014:	701a      	strb	r2, [r3, #0]
      break;
 8002016:	e00c      	b.n	8002032 <HAL_HCD_HC_SubmitRequest+0x216>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002018:	78fb      	ldrb	r3, [r7, #3]
 800201a:	687a      	ldr	r2, [r7, #4]
 800201c:	212c      	movs	r1, #44	; 0x2c
 800201e:	fb01 f303 	mul.w	r3, r1, r3
 8002022:	4413      	add	r3, r2
 8002024:	3342      	adds	r3, #66	; 0x42
 8002026:	2200      	movs	r2, #0
 8002028:	701a      	strb	r2, [r3, #0]
      break;
 800202a:	e002      	b.n	8002032 <HAL_HCD_HC_SubmitRequest+0x216>

    default:
      break;
 800202c:	bf00      	nop
 800202e:	e000      	b.n	8002032 <HAL_HCD_HC_SubmitRequest+0x216>
      break;
 8002030:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8002032:	78fb      	ldrb	r3, [r7, #3]
 8002034:	687a      	ldr	r2, [r7, #4]
 8002036:	212c      	movs	r1, #44	; 0x2c
 8002038:	fb01 f303 	mul.w	r3, r1, r3
 800203c:	4413      	add	r3, r2
 800203e:	3344      	adds	r3, #68	; 0x44
 8002040:	697a      	ldr	r2, [r7, #20]
 8002042:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8002044:	78fb      	ldrb	r3, [r7, #3]
 8002046:	8b3a      	ldrh	r2, [r7, #24]
 8002048:	6879      	ldr	r1, [r7, #4]
 800204a:	202c      	movs	r0, #44	; 0x2c
 800204c:	fb00 f303 	mul.w	r3, r0, r3
 8002050:	440b      	add	r3, r1
 8002052:	334c      	adds	r3, #76	; 0x4c
 8002054:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8002056:	78fb      	ldrb	r3, [r7, #3]
 8002058:	687a      	ldr	r2, [r7, #4]
 800205a:	212c      	movs	r1, #44	; 0x2c
 800205c:	fb01 f303 	mul.w	r3, r1, r3
 8002060:	4413      	add	r3, r2
 8002062:	3360      	adds	r3, #96	; 0x60
 8002064:	2200      	movs	r2, #0
 8002066:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8002068:	78fb      	ldrb	r3, [r7, #3]
 800206a:	687a      	ldr	r2, [r7, #4]
 800206c:	212c      	movs	r1, #44	; 0x2c
 800206e:	fb01 f303 	mul.w	r3, r1, r3
 8002072:	4413      	add	r3, r2
 8002074:	3350      	adds	r3, #80	; 0x50
 8002076:	2200      	movs	r2, #0
 8002078:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 800207a:	78fb      	ldrb	r3, [r7, #3]
 800207c:	687a      	ldr	r2, [r7, #4]
 800207e:	212c      	movs	r1, #44	; 0x2c
 8002080:	fb01 f303 	mul.w	r3, r1, r3
 8002084:	4413      	add	r3, r2
 8002086:	3339      	adds	r3, #57	; 0x39
 8002088:	78fa      	ldrb	r2, [r7, #3]
 800208a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 800208c:	78fb      	ldrb	r3, [r7, #3]
 800208e:	687a      	ldr	r2, [r7, #4]
 8002090:	212c      	movs	r1, #44	; 0x2c
 8002092:	fb01 f303 	mul.w	r3, r1, r3
 8002096:	4413      	add	r3, r2
 8002098:	3361      	adds	r3, #97	; 0x61
 800209a:	2200      	movs	r2, #0
 800209c:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	6818      	ldr	r0, [r3, #0]
 80020a2:	78fb      	ldrb	r3, [r7, #3]
 80020a4:	222c      	movs	r2, #44	; 0x2c
 80020a6:	fb02 f303 	mul.w	r3, r2, r3
 80020aa:	3338      	adds	r3, #56	; 0x38
 80020ac:	687a      	ldr	r2, [r7, #4]
 80020ae:	18d1      	adds	r1, r2, r3
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	691b      	ldr	r3, [r3, #16]
 80020b4:	b2db      	uxtb	r3, r3
 80020b6:	461a      	mov	r2, r3
 80020b8:	f003 fda6 	bl	8005c08 <USB_HC_StartXfer>
 80020bc:	4603      	mov	r3, r0
}
 80020be:	4618      	mov	r0, r3
 80020c0:	3708      	adds	r7, #8
 80020c2:	46bd      	mov	sp, r7
 80020c4:	bd80      	pop	{r7, pc}
 80020c6:	bf00      	nop

080020c8 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	b086      	sub	sp, #24
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80020d6:	693b      	ldr	r3, [r7, #16]
 80020d8:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	4618      	mov	r0, r3
 80020e0:	f003 fac9 	bl	8005676 <USB_GetMode>
 80020e4:	4603      	mov	r3, r0
 80020e6:	2b01      	cmp	r3, #1
 80020e8:	f040 80f6 	bne.w	80022d8 <HAL_HCD_IRQHandler+0x210>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	4618      	mov	r0, r3
 80020f2:	f003 faad 	bl	8005650 <USB_ReadInterrupts>
 80020f6:	4603      	mov	r3, r0
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	f000 80ec 	beq.w	80022d6 <HAL_HCD_IRQHandler+0x20e>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	4618      	mov	r0, r3
 8002104:	f003 faa4 	bl	8005650 <USB_ReadInterrupts>
 8002108:	4603      	mov	r3, r0
 800210a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800210e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002112:	d104      	bne.n	800211e <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800211c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	4618      	mov	r0, r3
 8002124:	f003 fa94 	bl	8005650 <USB_ReadInterrupts>
 8002128:	4603      	mov	r3, r0
 800212a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800212e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002132:	d104      	bne.n	800213e <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800213c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	4618      	mov	r0, r3
 8002144:	f003 fa84 	bl	8005650 <USB_ReadInterrupts>
 8002148:	4603      	mov	r3, r0
 800214a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800214e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002152:	d104      	bne.n	800215e <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 800215c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	4618      	mov	r0, r3
 8002164:	f003 fa74 	bl	8005650 <USB_ReadInterrupts>
 8002168:	4603      	mov	r3, r0
 800216a:	f003 0302 	and.w	r3, r3, #2
 800216e:	2b02      	cmp	r3, #2
 8002170:	d103      	bne.n	800217a <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	2202      	movs	r2, #2
 8002178:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	4618      	mov	r0, r3
 8002180:	f003 fa66 	bl	8005650 <USB_ReadInterrupts>
 8002184:	4603      	mov	r3, r0
 8002186:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800218a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800218e:	d11c      	bne.n	80021ca <HAL_HCD_IRQHandler+0x102>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8002198:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	f003 0301 	and.w	r3, r3, #1
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d10f      	bne.n	80021ca <HAL_HCD_IRQHandler+0x102>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 80021aa:	2110      	movs	r1, #16
 80021ac:	6938      	ldr	r0, [r7, #16]
 80021ae:	f003 f975 	bl	800549c <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 80021b2:	6938      	ldr	r0, [r7, #16]
 80021b4:	f003 f996 	bl	80054e4 <USB_FlushRxFifo>

        /* Restore FS Clock */
        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	2101      	movs	r1, #1
 80021be:	4618      	mov	r0, r3
 80021c0:	f003 fb4e 	bl	8005860 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 80021c4:	6878      	ldr	r0, [r7, #4]
 80021c6:	f006 f821 	bl	800820c <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	4618      	mov	r0, r3
 80021d0:	f003 fa3e 	bl	8005650 <USB_ReadInterrupts>
 80021d4:	4603      	mov	r3, r0
 80021d6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80021da:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80021de:	d102      	bne.n	80021e6 <HAL_HCD_IRQHandler+0x11e>
    {
      HCD_Port_IRQHandler(hhcd);
 80021e0:	6878      	ldr	r0, [r7, #4]
 80021e2:	f001 fa03 	bl	80035ec <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	4618      	mov	r0, r3
 80021ec:	f003 fa30 	bl	8005650 <USB_ReadInterrupts>
 80021f0:	4603      	mov	r3, r0
 80021f2:	f003 0308 	and.w	r3, r3, #8
 80021f6:	2b08      	cmp	r3, #8
 80021f8:	d106      	bne.n	8002208 <HAL_HCD_IRQHandler+0x140>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 80021fa:	6878      	ldr	r0, [r7, #4]
 80021fc:	f005 ffea 	bl	80081d4 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	2208      	movs	r2, #8
 8002206:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	4618      	mov	r0, r3
 800220e:	f003 fa1f 	bl	8005650 <USB_ReadInterrupts>
 8002212:	4603      	mov	r3, r0
 8002214:	f003 0310 	and.w	r3, r3, #16
 8002218:	2b10      	cmp	r3, #16
 800221a:	d101      	bne.n	8002220 <HAL_HCD_IRQHandler+0x158>
 800221c:	2301      	movs	r3, #1
 800221e:	e000      	b.n	8002222 <HAL_HCD_IRQHandler+0x15a>
 8002220:	2300      	movs	r3, #0
 8002222:	2b00      	cmp	r3, #0
 8002224:	d012      	beq.n	800224c <HAL_HCD_IRQHandler+0x184>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	699a      	ldr	r2, [r3, #24]
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f022 0210 	bic.w	r2, r2, #16
 8002234:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8002236:	6878      	ldr	r0, [r7, #4]
 8002238:	f001 f906 	bl	8003448 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	699a      	ldr	r2, [r3, #24]
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	f042 0210 	orr.w	r2, r2, #16
 800224a:	619a      	str	r2, [r3, #24]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	4618      	mov	r0, r3
 8002252:	f003 f9fd 	bl	8005650 <USB_ReadInterrupts>
 8002256:	4603      	mov	r3, r0
 8002258:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800225c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002260:	d13a      	bne.n	80022d8 <HAL_HCD_IRQHandler+0x210>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	4618      	mov	r0, r3
 8002268:	f003 fe10 	bl	8005e8c <USB_HC_ReadInterrupt>
 800226c:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 800226e:	2300      	movs	r3, #0
 8002270:	617b      	str	r3, [r7, #20]
 8002272:	e025      	b.n	80022c0 <HAL_HCD_IRQHandler+0x1f8>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8002274:	697b      	ldr	r3, [r7, #20]
 8002276:	f003 030f 	and.w	r3, r3, #15
 800227a:	68ba      	ldr	r2, [r7, #8]
 800227c:	fa22 f303 	lsr.w	r3, r2, r3
 8002280:	f003 0301 	and.w	r3, r3, #1
 8002284:	2b00      	cmp	r3, #0
 8002286:	d018      	beq.n	80022ba <HAL_HCD_IRQHandler+0x1f2>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8002288:	697b      	ldr	r3, [r7, #20]
 800228a:	015a      	lsls	r2, r3, #5
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	4413      	add	r3, r2
 8002290:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800229a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800229e:	d106      	bne.n	80022ae <HAL_HCD_IRQHandler+0x1e6>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 80022a0:	697b      	ldr	r3, [r7, #20]
 80022a2:	b2db      	uxtb	r3, r3
 80022a4:	4619      	mov	r1, r3
 80022a6:	6878      	ldr	r0, [r7, #4]
 80022a8:	f000 f8ab 	bl	8002402 <HCD_HC_IN_IRQHandler>
 80022ac:	e005      	b.n	80022ba <HAL_HCD_IRQHandler+0x1f2>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 80022ae:	697b      	ldr	r3, [r7, #20]
 80022b0:	b2db      	uxtb	r3, r3
 80022b2:	4619      	mov	r1, r3
 80022b4:	6878      	ldr	r0, [r7, #4]
 80022b6:	f000 fcc6 	bl	8002c46 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80022ba:	697b      	ldr	r3, [r7, #20]
 80022bc:	3301      	adds	r3, #1
 80022be:	617b      	str	r3, [r7, #20]
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	689b      	ldr	r3, [r3, #8]
 80022c4:	697a      	ldr	r2, [r7, #20]
 80022c6:	429a      	cmp	r2, r3
 80022c8:	d3d4      	bcc.n	8002274 <HAL_HCD_IRQHandler+0x1ac>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80022d2:	615a      	str	r2, [r3, #20]
 80022d4:	e000      	b.n	80022d8 <HAL_HCD_IRQHandler+0x210>
      return;
 80022d6:	bf00      	nop
    }
  }
}
 80022d8:	3718      	adds	r7, #24
 80022da:	46bd      	mov	sp, r7
 80022dc:	bd80      	pop	{r7, pc}

080022de <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 80022de:	b580      	push	{r7, lr}
 80022e0:	b082      	sub	sp, #8
 80022e2:	af00      	add	r7, sp, #0
 80022e4:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 80022ec:	2b01      	cmp	r3, #1
 80022ee:	d101      	bne.n	80022f4 <HAL_HCD_Start+0x16>
 80022f0:	2302      	movs	r3, #2
 80022f2:	e013      	b.n	800231c <HAL_HCD_Start+0x3e>
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	2201      	movs	r2, #1
 80022f8:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	2101      	movs	r1, #1
 8002302:	4618      	mov	r0, r3
 8002304:	f003 fb10 	bl	8005928 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	4618      	mov	r0, r3
 800230e:	f003 f856 	bl	80053be <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	2200      	movs	r2, #0
 8002316:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 800231a:	2300      	movs	r3, #0
}
 800231c:	4618      	mov	r0, r3
 800231e:	3708      	adds	r7, #8
 8002320:	46bd      	mov	sp, r7
 8002322:	bd80      	pop	{r7, pc}

08002324 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	b082      	sub	sp, #8
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8002332:	2b01      	cmp	r3, #1
 8002334:	d101      	bne.n	800233a <HAL_HCD_Stop+0x16>
 8002336:	2302      	movs	r3, #2
 8002338:	e00d      	b.n	8002356 <HAL_HCD_Stop+0x32>
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	2201      	movs	r2, #1
 800233e:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_StopHost(hhcd->Instance);
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	4618      	mov	r0, r3
 8002348:	f003 ff0a 	bl	8006160 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	2200      	movs	r2, #0
 8002350:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8002354:	2300      	movs	r3, #0
}
 8002356:	4618      	mov	r0, r3
 8002358:	3708      	adds	r7, #8
 800235a:	46bd      	mov	sp, r7
 800235c:	bd80      	pop	{r7, pc}

0800235e <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 800235e:	b580      	push	{r7, lr}
 8002360:	b082      	sub	sp, #8
 8002362:	af00      	add	r7, sp, #0
 8002364:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	4618      	mov	r0, r3
 800236c:	f003 fab2 	bl	80058d4 <USB_ResetPort>
 8002370:	4603      	mov	r3, r0
}
 8002372:	4618      	mov	r0, r3
 8002374:	3708      	adds	r7, #8
 8002376:	46bd      	mov	sp, r7
 8002378:	bd80      	pop	{r7, pc}

0800237a <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800237a:	b480      	push	{r7}
 800237c:	b083      	sub	sp, #12
 800237e:	af00      	add	r7, sp, #0
 8002380:	6078      	str	r0, [r7, #4]
 8002382:	460b      	mov	r3, r1
 8002384:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8002386:	78fb      	ldrb	r3, [r7, #3]
 8002388:	687a      	ldr	r2, [r7, #4]
 800238a:	212c      	movs	r1, #44	; 0x2c
 800238c:	fb01 f303 	mul.w	r3, r1, r3
 8002390:	4413      	add	r3, r2
 8002392:	3360      	adds	r3, #96	; 0x60
 8002394:	781b      	ldrb	r3, [r3, #0]
}
 8002396:	4618      	mov	r0, r3
 8002398:	370c      	adds	r7, #12
 800239a:	46bd      	mov	sp, r7
 800239c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a0:	4770      	bx	lr

080023a2 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80023a2:	b480      	push	{r7}
 80023a4:	b083      	sub	sp, #12
 80023a6:	af00      	add	r7, sp, #0
 80023a8:	6078      	str	r0, [r7, #4]
 80023aa:	460b      	mov	r3, r1
 80023ac:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 80023ae:	78fb      	ldrb	r3, [r7, #3]
 80023b0:	687a      	ldr	r2, [r7, #4]
 80023b2:	212c      	movs	r1, #44	; 0x2c
 80023b4:	fb01 f303 	mul.w	r3, r1, r3
 80023b8:	4413      	add	r3, r2
 80023ba:	3350      	adds	r3, #80	; 0x50
 80023bc:	681b      	ldr	r3, [r3, #0]
}
 80023be:	4618      	mov	r0, r3
 80023c0:	370c      	adds	r7, #12
 80023c2:	46bd      	mov	sp, r7
 80023c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c8:	4770      	bx	lr

080023ca <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 80023ca:	b580      	push	{r7, lr}
 80023cc:	b082      	sub	sp, #8
 80023ce:	af00      	add	r7, sp, #0
 80023d0:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	4618      	mov	r0, r3
 80023d8:	f003 faf6 	bl	80059c8 <USB_GetCurrentFrame>
 80023dc:	4603      	mov	r3, r0
}
 80023de:	4618      	mov	r0, r3
 80023e0:	3708      	adds	r7, #8
 80023e2:	46bd      	mov	sp, r7
 80023e4:	bd80      	pop	{r7, pc}

080023e6 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 80023e6:	b580      	push	{r7, lr}
 80023e8:	b082      	sub	sp, #8
 80023ea:	af00      	add	r7, sp, #0
 80023ec:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	4618      	mov	r0, r3
 80023f4:	f003 fad1 	bl	800599a <USB_GetHostSpeed>
 80023f8:	4603      	mov	r3, r0
}
 80023fa:	4618      	mov	r0, r3
 80023fc:	3708      	adds	r7, #8
 80023fe:	46bd      	mov	sp, r7
 8002400:	bd80      	pop	{r7, pc}

08002402 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002402:	b580      	push	{r7, lr}
 8002404:	b086      	sub	sp, #24
 8002406:	af00      	add	r7, sp, #0
 8002408:	6078      	str	r0, [r7, #4]
 800240a:	460b      	mov	r3, r1
 800240c:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002414:	697b      	ldr	r3, [r7, #20]
 8002416:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8002418:	78fb      	ldrb	r3, [r7, #3]
 800241a:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	015a      	lsls	r2, r3, #5
 8002420:	693b      	ldr	r3, [r7, #16]
 8002422:	4413      	add	r3, r2
 8002424:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002428:	689b      	ldr	r3, [r3, #8]
 800242a:	f003 0304 	and.w	r3, r3, #4
 800242e:	2b04      	cmp	r3, #4
 8002430:	d119      	bne.n	8002466 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	015a      	lsls	r2, r3, #5
 8002436:	693b      	ldr	r3, [r7, #16]
 8002438:	4413      	add	r3, r2
 800243a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800243e:	461a      	mov	r2, r3
 8002440:	2304      	movs	r3, #4
 8002442:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	015a      	lsls	r2, r3, #5
 8002448:	693b      	ldr	r3, [r7, #16]
 800244a:	4413      	add	r3, r2
 800244c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002450:	68db      	ldr	r3, [r3, #12]
 8002452:	68fa      	ldr	r2, [r7, #12]
 8002454:	0151      	lsls	r1, r2, #5
 8002456:	693a      	ldr	r2, [r7, #16]
 8002458:	440a      	add	r2, r1
 800245a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800245e:	f043 0302 	orr.w	r3, r3, #2
 8002462:	60d3      	str	r3, [r2, #12]
 8002464:	e101      	b.n	800266a <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	015a      	lsls	r2, r3, #5
 800246a:	693b      	ldr	r3, [r7, #16]
 800246c:	4413      	add	r3, r2
 800246e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002472:	689b      	ldr	r3, [r3, #8]
 8002474:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002478:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800247c:	d12b      	bne.n	80024d6 <HCD_HC_IN_IRQHandler+0xd4>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	015a      	lsls	r2, r3, #5
 8002482:	693b      	ldr	r3, [r7, #16]
 8002484:	4413      	add	r3, r2
 8002486:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800248a:	461a      	mov	r2, r3
 800248c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002490:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 8002492:	687a      	ldr	r2, [r7, #4]
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	212c      	movs	r1, #44	; 0x2c
 8002498:	fb01 f303 	mul.w	r3, r1, r3
 800249c:	4413      	add	r3, r2
 800249e:	3361      	adds	r3, #97	; 0x61
 80024a0:	2207      	movs	r2, #7
 80024a2:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	015a      	lsls	r2, r3, #5
 80024a8:	693b      	ldr	r3, [r7, #16]
 80024aa:	4413      	add	r3, r2
 80024ac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80024b0:	68db      	ldr	r3, [r3, #12]
 80024b2:	68fa      	ldr	r2, [r7, #12]
 80024b4:	0151      	lsls	r1, r2, #5
 80024b6:	693a      	ldr	r2, [r7, #16]
 80024b8:	440a      	add	r2, r1
 80024ba:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80024be:	f043 0302 	orr.w	r3, r3, #2
 80024c2:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	68fa      	ldr	r2, [r7, #12]
 80024ca:	b2d2      	uxtb	r2, r2
 80024cc:	4611      	mov	r1, r2
 80024ce:	4618      	mov	r0, r3
 80024d0:	f003 fced 	bl	8005eae <USB_HC_Halt>
 80024d4:	e0c9      	b.n	800266a <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	015a      	lsls	r2, r3, #5
 80024da:	693b      	ldr	r3, [r7, #16]
 80024dc:	4413      	add	r3, r2
 80024de:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80024e2:	689b      	ldr	r3, [r3, #8]
 80024e4:	f003 0320 	and.w	r3, r3, #32
 80024e8:	2b20      	cmp	r3, #32
 80024ea:	d109      	bne.n	8002500 <HCD_HC_IN_IRQHandler+0xfe>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	015a      	lsls	r2, r3, #5
 80024f0:	693b      	ldr	r3, [r7, #16]
 80024f2:	4413      	add	r3, r2
 80024f4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80024f8:	461a      	mov	r2, r3
 80024fa:	2320      	movs	r3, #32
 80024fc:	6093      	str	r3, [r2, #8]
 80024fe:	e0b4      	b.n	800266a <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	015a      	lsls	r2, r3, #5
 8002504:	693b      	ldr	r3, [r7, #16]
 8002506:	4413      	add	r3, r2
 8002508:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800250c:	689b      	ldr	r3, [r3, #8]
 800250e:	f003 0308 	and.w	r3, r3, #8
 8002512:	2b08      	cmp	r3, #8
 8002514:	d133      	bne.n	800257e <HCD_HC_IN_IRQHandler+0x17c>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	015a      	lsls	r2, r3, #5
 800251a:	693b      	ldr	r3, [r7, #16]
 800251c:	4413      	add	r3, r2
 800251e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002522:	68db      	ldr	r3, [r3, #12]
 8002524:	68fa      	ldr	r2, [r7, #12]
 8002526:	0151      	lsls	r1, r2, #5
 8002528:	693a      	ldr	r2, [r7, #16]
 800252a:	440a      	add	r2, r1
 800252c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002530:	f043 0302 	orr.w	r3, r3, #2
 8002534:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_STALL;
 8002536:	687a      	ldr	r2, [r7, #4]
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	212c      	movs	r1, #44	; 0x2c
 800253c:	fb01 f303 	mul.w	r3, r1, r3
 8002540:	4413      	add	r3, r2
 8002542:	3361      	adds	r3, #97	; 0x61
 8002544:	2205      	movs	r2, #5
 8002546:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	015a      	lsls	r2, r3, #5
 800254c:	693b      	ldr	r3, [r7, #16]
 800254e:	4413      	add	r3, r2
 8002550:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002554:	461a      	mov	r2, r3
 8002556:	2310      	movs	r3, #16
 8002558:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	015a      	lsls	r2, r3, #5
 800255e:	693b      	ldr	r3, [r7, #16]
 8002560:	4413      	add	r3, r2
 8002562:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002566:	461a      	mov	r2, r3
 8002568:	2308      	movs	r3, #8
 800256a:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	68fa      	ldr	r2, [r7, #12]
 8002572:	b2d2      	uxtb	r2, r2
 8002574:	4611      	mov	r1, r2
 8002576:	4618      	mov	r0, r3
 8002578:	f003 fc99 	bl	8005eae <USB_HC_Halt>
 800257c:	e075      	b.n	800266a <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	015a      	lsls	r2, r3, #5
 8002582:	693b      	ldr	r3, [r7, #16]
 8002584:	4413      	add	r3, r2
 8002586:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800258a:	689b      	ldr	r3, [r3, #8]
 800258c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002590:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002594:	d134      	bne.n	8002600 <HCD_HC_IN_IRQHandler+0x1fe>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	015a      	lsls	r2, r3, #5
 800259a:	693b      	ldr	r3, [r7, #16]
 800259c:	4413      	add	r3, r2
 800259e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80025a2:	68db      	ldr	r3, [r3, #12]
 80025a4:	68fa      	ldr	r2, [r7, #12]
 80025a6:	0151      	lsls	r1, r2, #5
 80025a8:	693a      	ldr	r2, [r7, #16]
 80025aa:	440a      	add	r2, r1
 80025ac:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80025b0:	f043 0302 	orr.w	r3, r3, #2
 80025b4:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 80025b6:	687a      	ldr	r2, [r7, #4]
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	212c      	movs	r1, #44	; 0x2c
 80025bc:	fb01 f303 	mul.w	r3, r1, r3
 80025c0:	4413      	add	r3, r2
 80025c2:	3361      	adds	r3, #97	; 0x61
 80025c4:	2208      	movs	r2, #8
 80025c6:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	015a      	lsls	r2, r3, #5
 80025cc:	693b      	ldr	r3, [r7, #16]
 80025ce:	4413      	add	r3, r2
 80025d0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80025d4:	461a      	mov	r2, r3
 80025d6:	2310      	movs	r3, #16
 80025d8:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	015a      	lsls	r2, r3, #5
 80025de:	693b      	ldr	r3, [r7, #16]
 80025e0:	4413      	add	r3, r2
 80025e2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80025e6:	461a      	mov	r2, r3
 80025e8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80025ec:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	68fa      	ldr	r2, [r7, #12]
 80025f4:	b2d2      	uxtb	r2, r2
 80025f6:	4611      	mov	r1, r2
 80025f8:	4618      	mov	r0, r3
 80025fa:	f003 fc58 	bl	8005eae <USB_HC_Halt>
 80025fe:	e034      	b.n	800266a <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	015a      	lsls	r2, r3, #5
 8002604:	693b      	ldr	r3, [r7, #16]
 8002606:	4413      	add	r3, r2
 8002608:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800260c:	689b      	ldr	r3, [r3, #8]
 800260e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002612:	2b80      	cmp	r3, #128	; 0x80
 8002614:	d129      	bne.n	800266a <HCD_HC_IN_IRQHandler+0x268>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	015a      	lsls	r2, r3, #5
 800261a:	693b      	ldr	r3, [r7, #16]
 800261c:	4413      	add	r3, r2
 800261e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002622:	68db      	ldr	r3, [r3, #12]
 8002624:	68fa      	ldr	r2, [r7, #12]
 8002626:	0151      	lsls	r1, r2, #5
 8002628:	693a      	ldr	r2, [r7, #16]
 800262a:	440a      	add	r2, r1
 800262c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002630:	f043 0302 	orr.w	r3, r3, #2
 8002634:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8002636:	687a      	ldr	r2, [r7, #4]
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	212c      	movs	r1, #44	; 0x2c
 800263c:	fb01 f303 	mul.w	r3, r1, r3
 8002640:	4413      	add	r3, r2
 8002642:	3361      	adds	r3, #97	; 0x61
 8002644:	2206      	movs	r2, #6
 8002646:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	68fa      	ldr	r2, [r7, #12]
 800264e:	b2d2      	uxtb	r2, r2
 8002650:	4611      	mov	r1, r2
 8002652:	4618      	mov	r0, r3
 8002654:	f003 fc2b 	bl	8005eae <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	015a      	lsls	r2, r3, #5
 800265c:	693b      	ldr	r3, [r7, #16]
 800265e:	4413      	add	r3, r2
 8002660:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002664:	461a      	mov	r2, r3
 8002666:	2380      	movs	r3, #128	; 0x80
 8002668:	6093      	str	r3, [r2, #8]
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	015a      	lsls	r2, r3, #5
 800266e:	693b      	ldr	r3, [r7, #16]
 8002670:	4413      	add	r3, r2
 8002672:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002676:	689b      	ldr	r3, [r3, #8]
 8002678:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800267c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002680:	d122      	bne.n	80026c8 <HCD_HC_IN_IRQHandler+0x2c6>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	015a      	lsls	r2, r3, #5
 8002686:	693b      	ldr	r3, [r7, #16]
 8002688:	4413      	add	r3, r2
 800268a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800268e:	68db      	ldr	r3, [r3, #12]
 8002690:	68fa      	ldr	r2, [r7, #12]
 8002692:	0151      	lsls	r1, r2, #5
 8002694:	693a      	ldr	r2, [r7, #16]
 8002696:	440a      	add	r2, r1
 8002698:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800269c:	f043 0302 	orr.w	r3, r3, #2
 80026a0:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	68fa      	ldr	r2, [r7, #12]
 80026a8:	b2d2      	uxtb	r2, r2
 80026aa:	4611      	mov	r1, r2
 80026ac:	4618      	mov	r0, r3
 80026ae:	f003 fbfe 	bl	8005eae <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	015a      	lsls	r2, r3, #5
 80026b6:	693b      	ldr	r3, [r7, #16]
 80026b8:	4413      	add	r3, r2
 80026ba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80026be:	461a      	mov	r2, r3
 80026c0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80026c4:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 80026c6:	e2ba      	b.n	8002c3e <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	015a      	lsls	r2, r3, #5
 80026cc:	693b      	ldr	r3, [r7, #16]
 80026ce:	4413      	add	r3, r2
 80026d0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80026d4:	689b      	ldr	r3, [r3, #8]
 80026d6:	f003 0301 	and.w	r3, r3, #1
 80026da:	2b01      	cmp	r3, #1
 80026dc:	f040 811b 	bne.w	8002916 <HCD_HC_IN_IRQHandler+0x514>
    if (hhcd->Init.dma_enable != 0U)
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	691b      	ldr	r3, [r3, #16]
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d019      	beq.n	800271c <HCD_HC_IN_IRQHandler+0x31a>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 80026e8:	687a      	ldr	r2, [r7, #4]
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	212c      	movs	r1, #44	; 0x2c
 80026ee:	fb01 f303 	mul.w	r3, r1, r3
 80026f2:	4413      	add	r3, r2
 80026f4:	3348      	adds	r3, #72	; 0x48
 80026f6:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	0159      	lsls	r1, r3, #5
 80026fc:	693b      	ldr	r3, [r7, #16]
 80026fe:	440b      	add	r3, r1
 8002700:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002704:	691b      	ldr	r3, [r3, #16]
 8002706:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 800270a:	1ad2      	subs	r2, r2, r3
 800270c:	6879      	ldr	r1, [r7, #4]
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	202c      	movs	r0, #44	; 0x2c
 8002712:	fb00 f303 	mul.w	r3, r0, r3
 8002716:	440b      	add	r3, r1
 8002718:	3350      	adds	r3, #80	; 0x50
 800271a:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 800271c:	687a      	ldr	r2, [r7, #4]
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	212c      	movs	r1, #44	; 0x2c
 8002722:	fb01 f303 	mul.w	r3, r1, r3
 8002726:	4413      	add	r3, r2
 8002728:	3361      	adds	r3, #97	; 0x61
 800272a:	2201      	movs	r2, #1
 800272c:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 800272e:	687a      	ldr	r2, [r7, #4]
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	212c      	movs	r1, #44	; 0x2c
 8002734:	fb01 f303 	mul.w	r3, r1, r3
 8002738:	4413      	add	r3, r2
 800273a:	335c      	adds	r3, #92	; 0x5c
 800273c:	2200      	movs	r2, #0
 800273e:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	015a      	lsls	r2, r3, #5
 8002744:	693b      	ldr	r3, [r7, #16]
 8002746:	4413      	add	r3, r2
 8002748:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800274c:	461a      	mov	r2, r3
 800274e:	2301      	movs	r3, #1
 8002750:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8002752:	687a      	ldr	r2, [r7, #4]
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	212c      	movs	r1, #44	; 0x2c
 8002758:	fb01 f303 	mul.w	r3, r1, r3
 800275c:	4413      	add	r3, r2
 800275e:	333f      	adds	r3, #63	; 0x3f
 8002760:	781b      	ldrb	r3, [r3, #0]
 8002762:	2b00      	cmp	r3, #0
 8002764:	d009      	beq.n	800277a <HCD_HC_IN_IRQHandler+0x378>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8002766:	687a      	ldr	r2, [r7, #4]
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	212c      	movs	r1, #44	; 0x2c
 800276c:	fb01 f303 	mul.w	r3, r1, r3
 8002770:	4413      	add	r3, r2
 8002772:	333f      	adds	r3, #63	; 0x3f
 8002774:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8002776:	2b02      	cmp	r3, #2
 8002778:	d121      	bne.n	80027be <HCD_HC_IN_IRQHandler+0x3bc>
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	015a      	lsls	r2, r3, #5
 800277e:	693b      	ldr	r3, [r7, #16]
 8002780:	4413      	add	r3, r2
 8002782:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002786:	68db      	ldr	r3, [r3, #12]
 8002788:	68fa      	ldr	r2, [r7, #12]
 800278a:	0151      	lsls	r1, r2, #5
 800278c:	693a      	ldr	r2, [r7, #16]
 800278e:	440a      	add	r2, r1
 8002790:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002794:	f043 0302 	orr.w	r3, r3, #2
 8002798:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	68fa      	ldr	r2, [r7, #12]
 80027a0:	b2d2      	uxtb	r2, r2
 80027a2:	4611      	mov	r1, r2
 80027a4:	4618      	mov	r0, r3
 80027a6:	f003 fb82 	bl	8005eae <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	015a      	lsls	r2, r3, #5
 80027ae:	693b      	ldr	r3, [r7, #16]
 80027b0:	4413      	add	r3, r2
 80027b2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80027b6:	461a      	mov	r2, r3
 80027b8:	2310      	movs	r3, #16
 80027ba:	6093      	str	r3, [r2, #8]
 80027bc:	e066      	b.n	800288c <HCD_HC_IN_IRQHandler+0x48a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 80027be:	687a      	ldr	r2, [r7, #4]
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	212c      	movs	r1, #44	; 0x2c
 80027c4:	fb01 f303 	mul.w	r3, r1, r3
 80027c8:	4413      	add	r3, r2
 80027ca:	333f      	adds	r3, #63	; 0x3f
 80027cc:	781b      	ldrb	r3, [r3, #0]
 80027ce:	2b03      	cmp	r3, #3
 80027d0:	d127      	bne.n	8002822 <HCD_HC_IN_IRQHandler+0x420>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	015a      	lsls	r2, r3, #5
 80027d6:	693b      	ldr	r3, [r7, #16]
 80027d8:	4413      	add	r3, r2
 80027da:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	68fa      	ldr	r2, [r7, #12]
 80027e2:	0151      	lsls	r1, r2, #5
 80027e4:	693a      	ldr	r2, [r7, #16]
 80027e6:	440a      	add	r2, r1
 80027e8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80027ec:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80027f0:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 80027f2:	687a      	ldr	r2, [r7, #4]
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	212c      	movs	r1, #44	; 0x2c
 80027f8:	fb01 f303 	mul.w	r3, r1, r3
 80027fc:	4413      	add	r3, r2
 80027fe:	3360      	adds	r3, #96	; 0x60
 8002800:	2201      	movs	r2, #1
 8002802:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	b2d9      	uxtb	r1, r3
 8002808:	687a      	ldr	r2, [r7, #4]
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	202c      	movs	r0, #44	; 0x2c
 800280e:	fb00 f303 	mul.w	r3, r0, r3
 8002812:	4413      	add	r3, r2
 8002814:	3360      	adds	r3, #96	; 0x60
 8002816:	781b      	ldrb	r3, [r3, #0]
 8002818:	461a      	mov	r2, r3
 800281a:	6878      	ldr	r0, [r7, #4]
 800281c:	f005 fd04 	bl	8008228 <HAL_HCD_HC_NotifyURBChange_Callback>
 8002820:	e034      	b.n	800288c <HCD_HC_IN_IRQHandler+0x48a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC)
 8002822:	687a      	ldr	r2, [r7, #4]
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	212c      	movs	r1, #44	; 0x2c
 8002828:	fb01 f303 	mul.w	r3, r1, r3
 800282c:	4413      	add	r3, r2
 800282e:	333f      	adds	r3, #63	; 0x3f
 8002830:	781b      	ldrb	r3, [r3, #0]
 8002832:	2b01      	cmp	r3, #1
 8002834:	d12a      	bne.n	800288c <HCD_HC_IN_IRQHandler+0x48a>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8002836:	687a      	ldr	r2, [r7, #4]
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	212c      	movs	r1, #44	; 0x2c
 800283c:	fb01 f303 	mul.w	r3, r1, r3
 8002840:	4413      	add	r3, r2
 8002842:	3360      	adds	r3, #96	; 0x60
 8002844:	2201      	movs	r2, #1
 8002846:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].toggle_in ^= 1U;
 8002848:	687a      	ldr	r2, [r7, #4]
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	212c      	movs	r1, #44	; 0x2c
 800284e:	fb01 f303 	mul.w	r3, r1, r3
 8002852:	4413      	add	r3, r2
 8002854:	3354      	adds	r3, #84	; 0x54
 8002856:	781b      	ldrb	r3, [r3, #0]
 8002858:	f083 0301 	eor.w	r3, r3, #1
 800285c:	b2d8      	uxtb	r0, r3
 800285e:	687a      	ldr	r2, [r7, #4]
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	212c      	movs	r1, #44	; 0x2c
 8002864:	fb01 f303 	mul.w	r3, r1, r3
 8002868:	4413      	add	r3, r2
 800286a:	3354      	adds	r3, #84	; 0x54
 800286c:	4602      	mov	r2, r0
 800286e:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	b2d9      	uxtb	r1, r3
 8002874:	687a      	ldr	r2, [r7, #4]
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	202c      	movs	r0, #44	; 0x2c
 800287a:	fb00 f303 	mul.w	r3, r0, r3
 800287e:	4413      	add	r3, r2
 8002880:	3360      	adds	r3, #96	; 0x60
 8002882:	781b      	ldrb	r3, [r3, #0]
 8002884:	461a      	mov	r2, r3
 8002886:	6878      	ldr	r0, [r7, #4]
 8002888:	f005 fcce 	bl	8008228 <HAL_HCD_HC_NotifyURBChange_Callback>
    if (hhcd->Init.dma_enable == 1U)
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	691b      	ldr	r3, [r3, #16]
 8002890:	2b01      	cmp	r3, #1
 8002892:	d12b      	bne.n	80028ec <HCD_HC_IN_IRQHandler+0x4ea>
      if (((hhcd->hc[ch_num].XferSize / hhcd->hc[ch_num].max_packet) & 1U) != 0U)
 8002894:	687a      	ldr	r2, [r7, #4]
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	212c      	movs	r1, #44	; 0x2c
 800289a:	fb01 f303 	mul.w	r3, r1, r3
 800289e:	4413      	add	r3, r2
 80028a0:	3348      	adds	r3, #72	; 0x48
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	6879      	ldr	r1, [r7, #4]
 80028a6:	68fa      	ldr	r2, [r7, #12]
 80028a8:	202c      	movs	r0, #44	; 0x2c
 80028aa:	fb00 f202 	mul.w	r2, r0, r2
 80028ae:	440a      	add	r2, r1
 80028b0:	3240      	adds	r2, #64	; 0x40
 80028b2:	8812      	ldrh	r2, [r2, #0]
 80028b4:	fbb3 f3f2 	udiv	r3, r3, r2
 80028b8:	f003 0301 	and.w	r3, r3, #1
 80028bc:	2b00      	cmp	r3, #0
 80028be:	f000 81be 	beq.w	8002c3e <HCD_HC_IN_IRQHandler+0x83c>
        hhcd->hc[ch_num].toggle_in ^= 1U;
 80028c2:	687a      	ldr	r2, [r7, #4]
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	212c      	movs	r1, #44	; 0x2c
 80028c8:	fb01 f303 	mul.w	r3, r1, r3
 80028cc:	4413      	add	r3, r2
 80028ce:	3354      	adds	r3, #84	; 0x54
 80028d0:	781b      	ldrb	r3, [r3, #0]
 80028d2:	f083 0301 	eor.w	r3, r3, #1
 80028d6:	b2d8      	uxtb	r0, r3
 80028d8:	687a      	ldr	r2, [r7, #4]
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	212c      	movs	r1, #44	; 0x2c
 80028de:	fb01 f303 	mul.w	r3, r1, r3
 80028e2:	4413      	add	r3, r2
 80028e4:	3354      	adds	r3, #84	; 0x54
 80028e6:	4602      	mov	r2, r0
 80028e8:	701a      	strb	r2, [r3, #0]
}
 80028ea:	e1a8      	b.n	8002c3e <HCD_HC_IN_IRQHandler+0x83c>
      hhcd->hc[ch_num].toggle_in ^= 1U;
 80028ec:	687a      	ldr	r2, [r7, #4]
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	212c      	movs	r1, #44	; 0x2c
 80028f2:	fb01 f303 	mul.w	r3, r1, r3
 80028f6:	4413      	add	r3, r2
 80028f8:	3354      	adds	r3, #84	; 0x54
 80028fa:	781b      	ldrb	r3, [r3, #0]
 80028fc:	f083 0301 	eor.w	r3, r3, #1
 8002900:	b2d8      	uxtb	r0, r3
 8002902:	687a      	ldr	r2, [r7, #4]
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	212c      	movs	r1, #44	; 0x2c
 8002908:	fb01 f303 	mul.w	r3, r1, r3
 800290c:	4413      	add	r3, r2
 800290e:	3354      	adds	r3, #84	; 0x54
 8002910:	4602      	mov	r2, r0
 8002912:	701a      	strb	r2, [r3, #0]
}
 8002914:	e193      	b.n	8002c3e <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	015a      	lsls	r2, r3, #5
 800291a:	693b      	ldr	r3, [r7, #16]
 800291c:	4413      	add	r3, r2
 800291e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002922:	689b      	ldr	r3, [r3, #8]
 8002924:	f003 0302 	and.w	r3, r3, #2
 8002928:	2b02      	cmp	r3, #2
 800292a:	f040 8106 	bne.w	8002b3a <HCD_HC_IN_IRQHandler+0x738>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	015a      	lsls	r2, r3, #5
 8002932:	693b      	ldr	r3, [r7, #16]
 8002934:	4413      	add	r3, r2
 8002936:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800293a:	68db      	ldr	r3, [r3, #12]
 800293c:	68fa      	ldr	r2, [r7, #12]
 800293e:	0151      	lsls	r1, r2, #5
 8002940:	693a      	ldr	r2, [r7, #16]
 8002942:	440a      	add	r2, r1
 8002944:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002948:	f023 0302 	bic.w	r3, r3, #2
 800294c:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 800294e:	687a      	ldr	r2, [r7, #4]
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	212c      	movs	r1, #44	; 0x2c
 8002954:	fb01 f303 	mul.w	r3, r1, r3
 8002958:	4413      	add	r3, r2
 800295a:	3361      	adds	r3, #97	; 0x61
 800295c:	781b      	ldrb	r3, [r3, #0]
 800295e:	2b01      	cmp	r3, #1
 8002960:	d109      	bne.n	8002976 <HCD_HC_IN_IRQHandler+0x574>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8002962:	687a      	ldr	r2, [r7, #4]
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	212c      	movs	r1, #44	; 0x2c
 8002968:	fb01 f303 	mul.w	r3, r1, r3
 800296c:	4413      	add	r3, r2
 800296e:	3360      	adds	r3, #96	; 0x60
 8002970:	2201      	movs	r2, #1
 8002972:	701a      	strb	r2, [r3, #0]
 8002974:	e0c9      	b.n	8002b0a <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8002976:	687a      	ldr	r2, [r7, #4]
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	212c      	movs	r1, #44	; 0x2c
 800297c:	fb01 f303 	mul.w	r3, r1, r3
 8002980:	4413      	add	r3, r2
 8002982:	3361      	adds	r3, #97	; 0x61
 8002984:	781b      	ldrb	r3, [r3, #0]
 8002986:	2b05      	cmp	r3, #5
 8002988:	d109      	bne.n	800299e <HCD_HC_IN_IRQHandler+0x59c>
      hhcd->hc[ch_num].urb_state = URB_STALL;
 800298a:	687a      	ldr	r2, [r7, #4]
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	212c      	movs	r1, #44	; 0x2c
 8002990:	fb01 f303 	mul.w	r3, r1, r3
 8002994:	4413      	add	r3, r2
 8002996:	3360      	adds	r3, #96	; 0x60
 8002998:	2205      	movs	r2, #5
 800299a:	701a      	strb	r2, [r3, #0]
 800299c:	e0b5      	b.n	8002b0a <HCD_HC_IN_IRQHandler+0x708>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 800299e:	687a      	ldr	r2, [r7, #4]
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	212c      	movs	r1, #44	; 0x2c
 80029a4:	fb01 f303 	mul.w	r3, r1, r3
 80029a8:	4413      	add	r3, r2
 80029aa:	3361      	adds	r3, #97	; 0x61
 80029ac:	781b      	ldrb	r3, [r3, #0]
 80029ae:	2b06      	cmp	r3, #6
 80029b0:	d009      	beq.n	80029c6 <HCD_HC_IN_IRQHandler+0x5c4>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 80029b2:	687a      	ldr	r2, [r7, #4]
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	212c      	movs	r1, #44	; 0x2c
 80029b8:	fb01 f303 	mul.w	r3, r1, r3
 80029bc:	4413      	add	r3, r2
 80029be:	3361      	adds	r3, #97	; 0x61
 80029c0:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80029c2:	2b08      	cmp	r3, #8
 80029c4:	d150      	bne.n	8002a68 <HCD_HC_IN_IRQHandler+0x666>
      hhcd->hc[ch_num].ErrCnt++;
 80029c6:	687a      	ldr	r2, [r7, #4]
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	212c      	movs	r1, #44	; 0x2c
 80029cc:	fb01 f303 	mul.w	r3, r1, r3
 80029d0:	4413      	add	r3, r2
 80029d2:	335c      	adds	r3, #92	; 0x5c
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	1c5a      	adds	r2, r3, #1
 80029d8:	6879      	ldr	r1, [r7, #4]
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	202c      	movs	r0, #44	; 0x2c
 80029de:	fb00 f303 	mul.w	r3, r0, r3
 80029e2:	440b      	add	r3, r1
 80029e4:	335c      	adds	r3, #92	; 0x5c
 80029e6:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80029e8:	687a      	ldr	r2, [r7, #4]
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	212c      	movs	r1, #44	; 0x2c
 80029ee:	fb01 f303 	mul.w	r3, r1, r3
 80029f2:	4413      	add	r3, r2
 80029f4:	335c      	adds	r3, #92	; 0x5c
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	2b02      	cmp	r3, #2
 80029fa:	d912      	bls.n	8002a22 <HCD_HC_IN_IRQHandler+0x620>
        hhcd->hc[ch_num].ErrCnt = 0U;
 80029fc:	687a      	ldr	r2, [r7, #4]
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	212c      	movs	r1, #44	; 0x2c
 8002a02:	fb01 f303 	mul.w	r3, r1, r3
 8002a06:	4413      	add	r3, r2
 8002a08:	335c      	adds	r3, #92	; 0x5c
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002a0e:	687a      	ldr	r2, [r7, #4]
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	212c      	movs	r1, #44	; 0x2c
 8002a14:	fb01 f303 	mul.w	r3, r1, r3
 8002a18:	4413      	add	r3, r2
 8002a1a:	3360      	adds	r3, #96	; 0x60
 8002a1c:	2204      	movs	r2, #4
 8002a1e:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8002a20:	e073      	b.n	8002b0a <HCD_HC_IN_IRQHandler+0x708>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8002a22:	687a      	ldr	r2, [r7, #4]
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	212c      	movs	r1, #44	; 0x2c
 8002a28:	fb01 f303 	mul.w	r3, r1, r3
 8002a2c:	4413      	add	r3, r2
 8002a2e:	3360      	adds	r3, #96	; 0x60
 8002a30:	2202      	movs	r2, #2
 8002a32:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	015a      	lsls	r2, r3, #5
 8002a38:	693b      	ldr	r3, [r7, #16]
 8002a3a:	4413      	add	r3, r2
 8002a3c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002a44:	68bb      	ldr	r3, [r7, #8]
 8002a46:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002a4a:	60bb      	str	r3, [r7, #8]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002a4c:	68bb      	ldr	r3, [r7, #8]
 8002a4e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002a52:	60bb      	str	r3, [r7, #8]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	015a      	lsls	r2, r3, #5
 8002a58:	693b      	ldr	r3, [r7, #16]
 8002a5a:	4413      	add	r3, r2
 8002a5c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002a60:	461a      	mov	r2, r3
 8002a62:	68bb      	ldr	r3, [r7, #8]
 8002a64:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8002a66:	e050      	b.n	8002b0a <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8002a68:	687a      	ldr	r2, [r7, #4]
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	212c      	movs	r1, #44	; 0x2c
 8002a6e:	fb01 f303 	mul.w	r3, r1, r3
 8002a72:	4413      	add	r3, r2
 8002a74:	3361      	adds	r3, #97	; 0x61
 8002a76:	781b      	ldrb	r3, [r3, #0]
 8002a78:	2b03      	cmp	r3, #3
 8002a7a:	d122      	bne.n	8002ac2 <HCD_HC_IN_IRQHandler+0x6c0>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8002a7c:	687a      	ldr	r2, [r7, #4]
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	212c      	movs	r1, #44	; 0x2c
 8002a82:	fb01 f303 	mul.w	r3, r1, r3
 8002a86:	4413      	add	r3, r2
 8002a88:	3360      	adds	r3, #96	; 0x60
 8002a8a:	2202      	movs	r2, #2
 8002a8c:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	015a      	lsls	r2, r3, #5
 8002a92:	693b      	ldr	r3, [r7, #16]
 8002a94:	4413      	add	r3, r2
 8002a96:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002a9e:	68bb      	ldr	r3, [r7, #8]
 8002aa0:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002aa4:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002aa6:	68bb      	ldr	r3, [r7, #8]
 8002aa8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002aac:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	015a      	lsls	r2, r3, #5
 8002ab2:	693b      	ldr	r3, [r7, #16]
 8002ab4:	4413      	add	r3, r2
 8002ab6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002aba:	461a      	mov	r2, r3
 8002abc:	68bb      	ldr	r3, [r7, #8]
 8002abe:	6013      	str	r3, [r2, #0]
 8002ac0:	e023      	b.n	8002b0a <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 8002ac2:	687a      	ldr	r2, [r7, #4]
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	212c      	movs	r1, #44	; 0x2c
 8002ac8:	fb01 f303 	mul.w	r3, r1, r3
 8002acc:	4413      	add	r3, r2
 8002ace:	3361      	adds	r3, #97	; 0x61
 8002ad0:	781b      	ldrb	r3, [r3, #0]
 8002ad2:	2b07      	cmp	r3, #7
 8002ad4:	d119      	bne.n	8002b0a <HCD_HC_IN_IRQHandler+0x708>
      hhcd->hc[ch_num].ErrCnt++;
 8002ad6:	687a      	ldr	r2, [r7, #4]
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	212c      	movs	r1, #44	; 0x2c
 8002adc:	fb01 f303 	mul.w	r3, r1, r3
 8002ae0:	4413      	add	r3, r2
 8002ae2:	335c      	adds	r3, #92	; 0x5c
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	1c5a      	adds	r2, r3, #1
 8002ae8:	6879      	ldr	r1, [r7, #4]
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	202c      	movs	r0, #44	; 0x2c
 8002aee:	fb00 f303 	mul.w	r3, r0, r3
 8002af2:	440b      	add	r3, r1
 8002af4:	335c      	adds	r3, #92	; 0x5c
 8002af6:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002af8:	687a      	ldr	r2, [r7, #4]
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	212c      	movs	r1, #44	; 0x2c
 8002afe:	fb01 f303 	mul.w	r3, r1, r3
 8002b02:	4413      	add	r3, r2
 8002b04:	3360      	adds	r3, #96	; 0x60
 8002b06:	2204      	movs	r2, #4
 8002b08:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	015a      	lsls	r2, r3, #5
 8002b0e:	693b      	ldr	r3, [r7, #16]
 8002b10:	4413      	add	r3, r2
 8002b12:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002b16:	461a      	mov	r2, r3
 8002b18:	2302      	movs	r3, #2
 8002b1a:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	b2d9      	uxtb	r1, r3
 8002b20:	687a      	ldr	r2, [r7, #4]
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	202c      	movs	r0, #44	; 0x2c
 8002b26:	fb00 f303 	mul.w	r3, r0, r3
 8002b2a:	4413      	add	r3, r2
 8002b2c:	3360      	adds	r3, #96	; 0x60
 8002b2e:	781b      	ldrb	r3, [r3, #0]
 8002b30:	461a      	mov	r2, r3
 8002b32:	6878      	ldr	r0, [r7, #4]
 8002b34:	f005 fb78 	bl	8008228 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8002b38:	e081      	b.n	8002c3e <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	015a      	lsls	r2, r3, #5
 8002b3e:	693b      	ldr	r3, [r7, #16]
 8002b40:	4413      	add	r3, r2
 8002b42:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002b46:	689b      	ldr	r3, [r3, #8]
 8002b48:	f003 0310 	and.w	r3, r3, #16
 8002b4c:	2b10      	cmp	r3, #16
 8002b4e:	d176      	bne.n	8002c3e <HCD_HC_IN_IRQHandler+0x83c>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8002b50:	687a      	ldr	r2, [r7, #4]
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	212c      	movs	r1, #44	; 0x2c
 8002b56:	fb01 f303 	mul.w	r3, r1, r3
 8002b5a:	4413      	add	r3, r2
 8002b5c:	333f      	adds	r3, #63	; 0x3f
 8002b5e:	781b      	ldrb	r3, [r3, #0]
 8002b60:	2b03      	cmp	r3, #3
 8002b62:	d121      	bne.n	8002ba8 <HCD_HC_IN_IRQHandler+0x7a6>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8002b64:	687a      	ldr	r2, [r7, #4]
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	212c      	movs	r1, #44	; 0x2c
 8002b6a:	fb01 f303 	mul.w	r3, r1, r3
 8002b6e:	4413      	add	r3, r2
 8002b70:	335c      	adds	r3, #92	; 0x5c
 8002b72:	2200      	movs	r2, #0
 8002b74:	601a      	str	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	015a      	lsls	r2, r3, #5
 8002b7a:	693b      	ldr	r3, [r7, #16]
 8002b7c:	4413      	add	r3, r2
 8002b7e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002b82:	68db      	ldr	r3, [r3, #12]
 8002b84:	68fa      	ldr	r2, [r7, #12]
 8002b86:	0151      	lsls	r1, r2, #5
 8002b88:	693a      	ldr	r2, [r7, #16]
 8002b8a:	440a      	add	r2, r1
 8002b8c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002b90:	f043 0302 	orr.w	r3, r3, #2
 8002b94:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	68fa      	ldr	r2, [r7, #12]
 8002b9c:	b2d2      	uxtb	r2, r2
 8002b9e:	4611      	mov	r1, r2
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	f003 f984 	bl	8005eae <USB_HC_Halt>
 8002ba6:	e041      	b.n	8002c2c <HCD_HC_IN_IRQHandler+0x82a>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8002ba8:	687a      	ldr	r2, [r7, #4]
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	212c      	movs	r1, #44	; 0x2c
 8002bae:	fb01 f303 	mul.w	r3, r1, r3
 8002bb2:	4413      	add	r3, r2
 8002bb4:	333f      	adds	r3, #63	; 0x3f
 8002bb6:	781b      	ldrb	r3, [r3, #0]
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d009      	beq.n	8002bd0 <HCD_HC_IN_IRQHandler+0x7ce>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8002bbc:	687a      	ldr	r2, [r7, #4]
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	212c      	movs	r1, #44	; 0x2c
 8002bc2:	fb01 f303 	mul.w	r3, r1, r3
 8002bc6:	4413      	add	r3, r2
 8002bc8:	333f      	adds	r3, #63	; 0x3f
 8002bca:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8002bcc:	2b02      	cmp	r3, #2
 8002bce:	d12d      	bne.n	8002c2c <HCD_HC_IN_IRQHandler+0x82a>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8002bd0:	687a      	ldr	r2, [r7, #4]
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	212c      	movs	r1, #44	; 0x2c
 8002bd6:	fb01 f303 	mul.w	r3, r1, r3
 8002bda:	4413      	add	r3, r2
 8002bdc:	335c      	adds	r3, #92	; 0x5c
 8002bde:	2200      	movs	r2, #0
 8002be0:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	691b      	ldr	r3, [r3, #16]
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d120      	bne.n	8002c2c <HCD_HC_IN_IRQHandler+0x82a>
        hhcd->hc[ch_num].state = HC_NAK;
 8002bea:	687a      	ldr	r2, [r7, #4]
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	212c      	movs	r1, #44	; 0x2c
 8002bf0:	fb01 f303 	mul.w	r3, r1, r3
 8002bf4:	4413      	add	r3, r2
 8002bf6:	3361      	adds	r3, #97	; 0x61
 8002bf8:	2203      	movs	r2, #3
 8002bfa:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	015a      	lsls	r2, r3, #5
 8002c00:	693b      	ldr	r3, [r7, #16]
 8002c02:	4413      	add	r3, r2
 8002c04:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c08:	68db      	ldr	r3, [r3, #12]
 8002c0a:	68fa      	ldr	r2, [r7, #12]
 8002c0c:	0151      	lsls	r1, r2, #5
 8002c0e:	693a      	ldr	r2, [r7, #16]
 8002c10:	440a      	add	r2, r1
 8002c12:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002c16:	f043 0302 	orr.w	r3, r3, #2
 8002c1a:	60d3      	str	r3, [r2, #12]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	68fa      	ldr	r2, [r7, #12]
 8002c22:	b2d2      	uxtb	r2, r2
 8002c24:	4611      	mov	r1, r2
 8002c26:	4618      	mov	r0, r3
 8002c28:	f003 f941 	bl	8005eae <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	015a      	lsls	r2, r3, #5
 8002c30:	693b      	ldr	r3, [r7, #16]
 8002c32:	4413      	add	r3, r2
 8002c34:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c38:	461a      	mov	r2, r3
 8002c3a:	2310      	movs	r3, #16
 8002c3c:	6093      	str	r3, [r2, #8]
}
 8002c3e:	bf00      	nop
 8002c40:	3718      	adds	r7, #24
 8002c42:	46bd      	mov	sp, r7
 8002c44:	bd80      	pop	{r7, pc}

08002c46 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002c46:	b580      	push	{r7, lr}
 8002c48:	b088      	sub	sp, #32
 8002c4a:	af00      	add	r7, sp, #0
 8002c4c:	6078      	str	r0, [r7, #4]
 8002c4e:	460b      	mov	r3, r1
 8002c50:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002c58:	69fb      	ldr	r3, [r7, #28]
 8002c5a:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)chnum;
 8002c5c:	78fb      	ldrb	r3, [r7, #3]
 8002c5e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t num_packets;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8002c60:	697b      	ldr	r3, [r7, #20]
 8002c62:	015a      	lsls	r2, r3, #5
 8002c64:	69bb      	ldr	r3, [r7, #24]
 8002c66:	4413      	add	r3, r2
 8002c68:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c6c:	689b      	ldr	r3, [r3, #8]
 8002c6e:	f003 0304 	and.w	r3, r3, #4
 8002c72:	2b04      	cmp	r3, #4
 8002c74:	d119      	bne.n	8002caa <HCD_HC_OUT_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8002c76:	697b      	ldr	r3, [r7, #20]
 8002c78:	015a      	lsls	r2, r3, #5
 8002c7a:	69bb      	ldr	r3, [r7, #24]
 8002c7c:	4413      	add	r3, r2
 8002c7e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c82:	461a      	mov	r2, r3
 8002c84:	2304      	movs	r3, #4
 8002c86:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002c88:	697b      	ldr	r3, [r7, #20]
 8002c8a:	015a      	lsls	r2, r3, #5
 8002c8c:	69bb      	ldr	r3, [r7, #24]
 8002c8e:	4413      	add	r3, r2
 8002c90:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c94:	68db      	ldr	r3, [r3, #12]
 8002c96:	697a      	ldr	r2, [r7, #20]
 8002c98:	0151      	lsls	r1, r2, #5
 8002c9a:	69ba      	ldr	r2, [r7, #24]
 8002c9c:	440a      	add	r2, r1
 8002c9e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002ca2:	f043 0302 	orr.w	r3, r3, #2
 8002ca6:	60d3      	str	r3, [r2, #12]
  }
  else
  {
    /* ... */
  }
}
 8002ca8:	e3ca      	b.n	8003440 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8002caa:	697b      	ldr	r3, [r7, #20]
 8002cac:	015a      	lsls	r2, r3, #5
 8002cae:	69bb      	ldr	r3, [r7, #24]
 8002cb0:	4413      	add	r3, r2
 8002cb2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002cb6:	689b      	ldr	r3, [r3, #8]
 8002cb8:	f003 0320 	and.w	r3, r3, #32
 8002cbc:	2b20      	cmp	r3, #32
 8002cbe:	d13e      	bne.n	8002d3e <HCD_HC_OUT_IRQHandler+0xf8>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8002cc0:	697b      	ldr	r3, [r7, #20]
 8002cc2:	015a      	lsls	r2, r3, #5
 8002cc4:	69bb      	ldr	r3, [r7, #24]
 8002cc6:	4413      	add	r3, r2
 8002cc8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002ccc:	461a      	mov	r2, r3
 8002cce:	2320      	movs	r3, #32
 8002cd0:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 8002cd2:	687a      	ldr	r2, [r7, #4]
 8002cd4:	697b      	ldr	r3, [r7, #20]
 8002cd6:	212c      	movs	r1, #44	; 0x2c
 8002cd8:	fb01 f303 	mul.w	r3, r1, r3
 8002cdc:	4413      	add	r3, r2
 8002cde:	333d      	adds	r3, #61	; 0x3d
 8002ce0:	781b      	ldrb	r3, [r3, #0]
 8002ce2:	2b01      	cmp	r3, #1
 8002ce4:	f040 83ac 	bne.w	8003440 <HCD_HC_OUT_IRQHandler+0x7fa>
      hhcd->hc[ch_num].do_ping = 0U;
 8002ce8:	687a      	ldr	r2, [r7, #4]
 8002cea:	697b      	ldr	r3, [r7, #20]
 8002cec:	212c      	movs	r1, #44	; 0x2c
 8002cee:	fb01 f303 	mul.w	r3, r1, r3
 8002cf2:	4413      	add	r3, r2
 8002cf4:	333d      	adds	r3, #61	; 0x3d
 8002cf6:	2200      	movs	r2, #0
 8002cf8:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8002cfa:	687a      	ldr	r2, [r7, #4]
 8002cfc:	697b      	ldr	r3, [r7, #20]
 8002cfe:	212c      	movs	r1, #44	; 0x2c
 8002d00:	fb01 f303 	mul.w	r3, r1, r3
 8002d04:	4413      	add	r3, r2
 8002d06:	3360      	adds	r3, #96	; 0x60
 8002d08:	2202      	movs	r2, #2
 8002d0a:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002d0c:	697b      	ldr	r3, [r7, #20]
 8002d0e:	015a      	lsls	r2, r3, #5
 8002d10:	69bb      	ldr	r3, [r7, #24]
 8002d12:	4413      	add	r3, r2
 8002d14:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002d18:	68db      	ldr	r3, [r3, #12]
 8002d1a:	697a      	ldr	r2, [r7, #20]
 8002d1c:	0151      	lsls	r1, r2, #5
 8002d1e:	69ba      	ldr	r2, [r7, #24]
 8002d20:	440a      	add	r2, r1
 8002d22:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002d26:	f043 0302 	orr.w	r3, r3, #2
 8002d2a:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	697a      	ldr	r2, [r7, #20]
 8002d32:	b2d2      	uxtb	r2, r2
 8002d34:	4611      	mov	r1, r2
 8002d36:	4618      	mov	r0, r3
 8002d38:	f003 f8b9 	bl	8005eae <USB_HC_Halt>
}
 8002d3c:	e380      	b.n	8003440 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8002d3e:	697b      	ldr	r3, [r7, #20]
 8002d40:	015a      	lsls	r2, r3, #5
 8002d42:	69bb      	ldr	r3, [r7, #24]
 8002d44:	4413      	add	r3, r2
 8002d46:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002d4a:	689b      	ldr	r3, [r3, #8]
 8002d4c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002d50:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002d54:	d122      	bne.n	8002d9c <HCD_HC_OUT_IRQHandler+0x156>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002d56:	697b      	ldr	r3, [r7, #20]
 8002d58:	015a      	lsls	r2, r3, #5
 8002d5a:	69bb      	ldr	r3, [r7, #24]
 8002d5c:	4413      	add	r3, r2
 8002d5e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002d62:	68db      	ldr	r3, [r3, #12]
 8002d64:	697a      	ldr	r2, [r7, #20]
 8002d66:	0151      	lsls	r1, r2, #5
 8002d68:	69ba      	ldr	r2, [r7, #24]
 8002d6a:	440a      	add	r2, r1
 8002d6c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002d70:	f043 0302 	orr.w	r3, r3, #2
 8002d74:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	697a      	ldr	r2, [r7, #20]
 8002d7c:	b2d2      	uxtb	r2, r2
 8002d7e:	4611      	mov	r1, r2
 8002d80:	4618      	mov	r0, r3
 8002d82:	f003 f894 	bl	8005eae <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8002d86:	697b      	ldr	r3, [r7, #20]
 8002d88:	015a      	lsls	r2, r3, #5
 8002d8a:	69bb      	ldr	r3, [r7, #24]
 8002d8c:	4413      	add	r3, r2
 8002d8e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002d92:	461a      	mov	r2, r3
 8002d94:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002d98:	6093      	str	r3, [r2, #8]
}
 8002d9a:	e351      	b.n	8003440 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8002d9c:	697b      	ldr	r3, [r7, #20]
 8002d9e:	015a      	lsls	r2, r3, #5
 8002da0:	69bb      	ldr	r3, [r7, #24]
 8002da2:	4413      	add	r3, r2
 8002da4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002da8:	689b      	ldr	r3, [r3, #8]
 8002daa:	f003 0301 	and.w	r3, r3, #1
 8002dae:	2b01      	cmp	r3, #1
 8002db0:	d150      	bne.n	8002e54 <HCD_HC_OUT_IRQHandler+0x20e>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8002db2:	687a      	ldr	r2, [r7, #4]
 8002db4:	697b      	ldr	r3, [r7, #20]
 8002db6:	212c      	movs	r1, #44	; 0x2c
 8002db8:	fb01 f303 	mul.w	r3, r1, r3
 8002dbc:	4413      	add	r3, r2
 8002dbe:	335c      	adds	r3, #92	; 0x5c
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	601a      	str	r2, [r3, #0]
    if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8002dc4:	697b      	ldr	r3, [r7, #20]
 8002dc6:	015a      	lsls	r2, r3, #5
 8002dc8:	69bb      	ldr	r3, [r7, #24]
 8002dca:	4413      	add	r3, r2
 8002dcc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002dd0:	689b      	ldr	r3, [r3, #8]
 8002dd2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002dd6:	2b40      	cmp	r3, #64	; 0x40
 8002dd8:	d111      	bne.n	8002dfe <HCD_HC_OUT_IRQHandler+0x1b8>
      hhcd->hc[ch_num].do_ping = 1U;
 8002dda:	687a      	ldr	r2, [r7, #4]
 8002ddc:	697b      	ldr	r3, [r7, #20]
 8002dde:	212c      	movs	r1, #44	; 0x2c
 8002de0:	fb01 f303 	mul.w	r3, r1, r3
 8002de4:	4413      	add	r3, r2
 8002de6:	333d      	adds	r3, #61	; 0x3d
 8002de8:	2201      	movs	r2, #1
 8002dea:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8002dec:	697b      	ldr	r3, [r7, #20]
 8002dee:	015a      	lsls	r2, r3, #5
 8002df0:	69bb      	ldr	r3, [r7, #24]
 8002df2:	4413      	add	r3, r2
 8002df4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002df8:	461a      	mov	r2, r3
 8002dfa:	2340      	movs	r3, #64	; 0x40
 8002dfc:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002dfe:	697b      	ldr	r3, [r7, #20]
 8002e00:	015a      	lsls	r2, r3, #5
 8002e02:	69bb      	ldr	r3, [r7, #24]
 8002e04:	4413      	add	r3, r2
 8002e06:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002e0a:	68db      	ldr	r3, [r3, #12]
 8002e0c:	697a      	ldr	r2, [r7, #20]
 8002e0e:	0151      	lsls	r1, r2, #5
 8002e10:	69ba      	ldr	r2, [r7, #24]
 8002e12:	440a      	add	r2, r1
 8002e14:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002e18:	f043 0302 	orr.w	r3, r3, #2
 8002e1c:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	697a      	ldr	r2, [r7, #20]
 8002e24:	b2d2      	uxtb	r2, r2
 8002e26:	4611      	mov	r1, r2
 8002e28:	4618      	mov	r0, r3
 8002e2a:	f003 f840 	bl	8005eae <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8002e2e:	697b      	ldr	r3, [r7, #20]
 8002e30:	015a      	lsls	r2, r3, #5
 8002e32:	69bb      	ldr	r3, [r7, #24]
 8002e34:	4413      	add	r3, r2
 8002e36:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002e3a:	461a      	mov	r2, r3
 8002e3c:	2301      	movs	r3, #1
 8002e3e:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 8002e40:	687a      	ldr	r2, [r7, #4]
 8002e42:	697b      	ldr	r3, [r7, #20]
 8002e44:	212c      	movs	r1, #44	; 0x2c
 8002e46:	fb01 f303 	mul.w	r3, r1, r3
 8002e4a:	4413      	add	r3, r2
 8002e4c:	3361      	adds	r3, #97	; 0x61
 8002e4e:	2201      	movs	r2, #1
 8002e50:	701a      	strb	r2, [r3, #0]
}
 8002e52:	e2f5      	b.n	8003440 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8002e54:	697b      	ldr	r3, [r7, #20]
 8002e56:	015a      	lsls	r2, r3, #5
 8002e58:	69bb      	ldr	r3, [r7, #24]
 8002e5a:	4413      	add	r3, r2
 8002e5c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002e60:	689b      	ldr	r3, [r3, #8]
 8002e62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e66:	2b40      	cmp	r3, #64	; 0x40
 8002e68:	d13c      	bne.n	8002ee4 <HCD_HC_OUT_IRQHandler+0x29e>
    hhcd->hc[ch_num].state = HC_NYET;
 8002e6a:	687a      	ldr	r2, [r7, #4]
 8002e6c:	697b      	ldr	r3, [r7, #20]
 8002e6e:	212c      	movs	r1, #44	; 0x2c
 8002e70:	fb01 f303 	mul.w	r3, r1, r3
 8002e74:	4413      	add	r3, r2
 8002e76:	3361      	adds	r3, #97	; 0x61
 8002e78:	2204      	movs	r2, #4
 8002e7a:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8002e7c:	687a      	ldr	r2, [r7, #4]
 8002e7e:	697b      	ldr	r3, [r7, #20]
 8002e80:	212c      	movs	r1, #44	; 0x2c
 8002e82:	fb01 f303 	mul.w	r3, r1, r3
 8002e86:	4413      	add	r3, r2
 8002e88:	333d      	adds	r3, #61	; 0x3d
 8002e8a:	2201      	movs	r2, #1
 8002e8c:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8002e8e:	687a      	ldr	r2, [r7, #4]
 8002e90:	697b      	ldr	r3, [r7, #20]
 8002e92:	212c      	movs	r1, #44	; 0x2c
 8002e94:	fb01 f303 	mul.w	r3, r1, r3
 8002e98:	4413      	add	r3, r2
 8002e9a:	335c      	adds	r3, #92	; 0x5c
 8002e9c:	2200      	movs	r2, #0
 8002e9e:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002ea0:	697b      	ldr	r3, [r7, #20]
 8002ea2:	015a      	lsls	r2, r3, #5
 8002ea4:	69bb      	ldr	r3, [r7, #24]
 8002ea6:	4413      	add	r3, r2
 8002ea8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002eac:	68db      	ldr	r3, [r3, #12]
 8002eae:	697a      	ldr	r2, [r7, #20]
 8002eb0:	0151      	lsls	r1, r2, #5
 8002eb2:	69ba      	ldr	r2, [r7, #24]
 8002eb4:	440a      	add	r2, r1
 8002eb6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002eba:	f043 0302 	orr.w	r3, r3, #2
 8002ebe:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	697a      	ldr	r2, [r7, #20]
 8002ec6:	b2d2      	uxtb	r2, r2
 8002ec8:	4611      	mov	r1, r2
 8002eca:	4618      	mov	r0, r3
 8002ecc:	f002 ffef 	bl	8005eae <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8002ed0:	697b      	ldr	r3, [r7, #20]
 8002ed2:	015a      	lsls	r2, r3, #5
 8002ed4:	69bb      	ldr	r3, [r7, #24]
 8002ed6:	4413      	add	r3, r2
 8002ed8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002edc:	461a      	mov	r2, r3
 8002ede:	2340      	movs	r3, #64	; 0x40
 8002ee0:	6093      	str	r3, [r2, #8]
}
 8002ee2:	e2ad      	b.n	8003440 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8002ee4:	697b      	ldr	r3, [r7, #20]
 8002ee6:	015a      	lsls	r2, r3, #5
 8002ee8:	69bb      	ldr	r3, [r7, #24]
 8002eea:	4413      	add	r3, r2
 8002eec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002ef0:	689b      	ldr	r3, [r3, #8]
 8002ef2:	f003 0308 	and.w	r3, r3, #8
 8002ef6:	2b08      	cmp	r3, #8
 8002ef8:	d12a      	bne.n	8002f50 <HCD_HC_OUT_IRQHandler+0x30a>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8002efa:	697b      	ldr	r3, [r7, #20]
 8002efc:	015a      	lsls	r2, r3, #5
 8002efe:	69bb      	ldr	r3, [r7, #24]
 8002f00:	4413      	add	r3, r2
 8002f02:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002f06:	461a      	mov	r2, r3
 8002f08:	2308      	movs	r3, #8
 8002f0a:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002f0c:	697b      	ldr	r3, [r7, #20]
 8002f0e:	015a      	lsls	r2, r3, #5
 8002f10:	69bb      	ldr	r3, [r7, #24]
 8002f12:	4413      	add	r3, r2
 8002f14:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002f18:	68db      	ldr	r3, [r3, #12]
 8002f1a:	697a      	ldr	r2, [r7, #20]
 8002f1c:	0151      	lsls	r1, r2, #5
 8002f1e:	69ba      	ldr	r2, [r7, #24]
 8002f20:	440a      	add	r2, r1
 8002f22:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002f26:	f043 0302 	orr.w	r3, r3, #2
 8002f2a:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	697a      	ldr	r2, [r7, #20]
 8002f32:	b2d2      	uxtb	r2, r2
 8002f34:	4611      	mov	r1, r2
 8002f36:	4618      	mov	r0, r3
 8002f38:	f002 ffb9 	bl	8005eae <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_STALL;
 8002f3c:	687a      	ldr	r2, [r7, #4]
 8002f3e:	697b      	ldr	r3, [r7, #20]
 8002f40:	212c      	movs	r1, #44	; 0x2c
 8002f42:	fb01 f303 	mul.w	r3, r1, r3
 8002f46:	4413      	add	r3, r2
 8002f48:	3361      	adds	r3, #97	; 0x61
 8002f4a:	2205      	movs	r2, #5
 8002f4c:	701a      	strb	r2, [r3, #0]
}
 8002f4e:	e277      	b.n	8003440 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8002f50:	697b      	ldr	r3, [r7, #20]
 8002f52:	015a      	lsls	r2, r3, #5
 8002f54:	69bb      	ldr	r3, [r7, #24]
 8002f56:	4413      	add	r3, r2
 8002f58:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002f5c:	689b      	ldr	r3, [r3, #8]
 8002f5e:	f003 0310 	and.w	r3, r3, #16
 8002f62:	2b10      	cmp	r3, #16
 8002f64:	d150      	bne.n	8003008 <HCD_HC_OUT_IRQHandler+0x3c2>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8002f66:	687a      	ldr	r2, [r7, #4]
 8002f68:	697b      	ldr	r3, [r7, #20]
 8002f6a:	212c      	movs	r1, #44	; 0x2c
 8002f6c:	fb01 f303 	mul.w	r3, r1, r3
 8002f70:	4413      	add	r3, r2
 8002f72:	335c      	adds	r3, #92	; 0x5c
 8002f74:	2200      	movs	r2, #0
 8002f76:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 8002f78:	687a      	ldr	r2, [r7, #4]
 8002f7a:	697b      	ldr	r3, [r7, #20]
 8002f7c:	212c      	movs	r1, #44	; 0x2c
 8002f7e:	fb01 f303 	mul.w	r3, r1, r3
 8002f82:	4413      	add	r3, r2
 8002f84:	3361      	adds	r3, #97	; 0x61
 8002f86:	2203      	movs	r2, #3
 8002f88:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 8002f8a:	687a      	ldr	r2, [r7, #4]
 8002f8c:	697b      	ldr	r3, [r7, #20]
 8002f8e:	212c      	movs	r1, #44	; 0x2c
 8002f90:	fb01 f303 	mul.w	r3, r1, r3
 8002f94:	4413      	add	r3, r2
 8002f96:	333d      	adds	r3, #61	; 0x3d
 8002f98:	781b      	ldrb	r3, [r3, #0]
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d112      	bne.n	8002fc4 <HCD_HC_OUT_IRQHandler+0x37e>
      if (hhcd->hc[ch_num].speed == HCD_DEVICE_SPEED_HIGH)
 8002f9e:	687a      	ldr	r2, [r7, #4]
 8002fa0:	697b      	ldr	r3, [r7, #20]
 8002fa2:	212c      	movs	r1, #44	; 0x2c
 8002fa4:	fb01 f303 	mul.w	r3, r1, r3
 8002fa8:	4413      	add	r3, r2
 8002faa:	333c      	adds	r3, #60	; 0x3c
 8002fac:	781b      	ldrb	r3, [r3, #0]
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d108      	bne.n	8002fc4 <HCD_HC_OUT_IRQHandler+0x37e>
        hhcd->hc[ch_num].do_ping = 1U;
 8002fb2:	687a      	ldr	r2, [r7, #4]
 8002fb4:	697b      	ldr	r3, [r7, #20]
 8002fb6:	212c      	movs	r1, #44	; 0x2c
 8002fb8:	fb01 f303 	mul.w	r3, r1, r3
 8002fbc:	4413      	add	r3, r2
 8002fbe:	333d      	adds	r3, #61	; 0x3d
 8002fc0:	2201      	movs	r2, #1
 8002fc2:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002fc4:	697b      	ldr	r3, [r7, #20]
 8002fc6:	015a      	lsls	r2, r3, #5
 8002fc8:	69bb      	ldr	r3, [r7, #24]
 8002fca:	4413      	add	r3, r2
 8002fcc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002fd0:	68db      	ldr	r3, [r3, #12]
 8002fd2:	697a      	ldr	r2, [r7, #20]
 8002fd4:	0151      	lsls	r1, r2, #5
 8002fd6:	69ba      	ldr	r2, [r7, #24]
 8002fd8:	440a      	add	r2, r1
 8002fda:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002fde:	f043 0302 	orr.w	r3, r3, #2
 8002fe2:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	697a      	ldr	r2, [r7, #20]
 8002fea:	b2d2      	uxtb	r2, r2
 8002fec:	4611      	mov	r1, r2
 8002fee:	4618      	mov	r0, r3
 8002ff0:	f002 ff5d 	bl	8005eae <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8002ff4:	697b      	ldr	r3, [r7, #20]
 8002ff6:	015a      	lsls	r2, r3, #5
 8002ff8:	69bb      	ldr	r3, [r7, #24]
 8002ffa:	4413      	add	r3, r2
 8002ffc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003000:	461a      	mov	r2, r3
 8003002:	2310      	movs	r3, #16
 8003004:	6093      	str	r3, [r2, #8]
}
 8003006:	e21b      	b.n	8003440 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8003008:	697b      	ldr	r3, [r7, #20]
 800300a:	015a      	lsls	r2, r3, #5
 800300c:	69bb      	ldr	r3, [r7, #24]
 800300e:	4413      	add	r3, r2
 8003010:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003014:	689b      	ldr	r3, [r3, #8]
 8003016:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800301a:	2b80      	cmp	r3, #128	; 0x80
 800301c:	d174      	bne.n	8003108 <HCD_HC_OUT_IRQHandler+0x4c2>
    if (hhcd->Init.dma_enable == 0U)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	691b      	ldr	r3, [r3, #16]
 8003022:	2b00      	cmp	r3, #0
 8003024:	d121      	bne.n	800306a <HCD_HC_OUT_IRQHandler+0x424>
      hhcd->hc[ch_num].state = HC_XACTERR;
 8003026:	687a      	ldr	r2, [r7, #4]
 8003028:	697b      	ldr	r3, [r7, #20]
 800302a:	212c      	movs	r1, #44	; 0x2c
 800302c:	fb01 f303 	mul.w	r3, r1, r3
 8003030:	4413      	add	r3, r2
 8003032:	3361      	adds	r3, #97	; 0x61
 8003034:	2206      	movs	r2, #6
 8003036:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003038:	697b      	ldr	r3, [r7, #20]
 800303a:	015a      	lsls	r2, r3, #5
 800303c:	69bb      	ldr	r3, [r7, #24]
 800303e:	4413      	add	r3, r2
 8003040:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003044:	68db      	ldr	r3, [r3, #12]
 8003046:	697a      	ldr	r2, [r7, #20]
 8003048:	0151      	lsls	r1, r2, #5
 800304a:	69ba      	ldr	r2, [r7, #24]
 800304c:	440a      	add	r2, r1
 800304e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003052:	f043 0302 	orr.w	r3, r3, #2
 8003056:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	697a      	ldr	r2, [r7, #20]
 800305e:	b2d2      	uxtb	r2, r2
 8003060:	4611      	mov	r1, r2
 8003062:	4618      	mov	r0, r3
 8003064:	f002 ff23 	bl	8005eae <USB_HC_Halt>
 8003068:	e044      	b.n	80030f4 <HCD_HC_OUT_IRQHandler+0x4ae>
      hhcd->hc[ch_num].ErrCnt++;
 800306a:	687a      	ldr	r2, [r7, #4]
 800306c:	697b      	ldr	r3, [r7, #20]
 800306e:	212c      	movs	r1, #44	; 0x2c
 8003070:	fb01 f303 	mul.w	r3, r1, r3
 8003074:	4413      	add	r3, r2
 8003076:	335c      	adds	r3, #92	; 0x5c
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	1c5a      	adds	r2, r3, #1
 800307c:	6879      	ldr	r1, [r7, #4]
 800307e:	697b      	ldr	r3, [r7, #20]
 8003080:	202c      	movs	r0, #44	; 0x2c
 8003082:	fb00 f303 	mul.w	r3, r0, r3
 8003086:	440b      	add	r3, r1
 8003088:	335c      	adds	r3, #92	; 0x5c
 800308a:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 800308c:	687a      	ldr	r2, [r7, #4]
 800308e:	697b      	ldr	r3, [r7, #20]
 8003090:	212c      	movs	r1, #44	; 0x2c
 8003092:	fb01 f303 	mul.w	r3, r1, r3
 8003096:	4413      	add	r3, r2
 8003098:	335c      	adds	r3, #92	; 0x5c
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	2b02      	cmp	r3, #2
 800309e:	d920      	bls.n	80030e2 <HCD_HC_OUT_IRQHandler+0x49c>
        hhcd->hc[ch_num].ErrCnt = 0U;
 80030a0:	687a      	ldr	r2, [r7, #4]
 80030a2:	697b      	ldr	r3, [r7, #20]
 80030a4:	212c      	movs	r1, #44	; 0x2c
 80030a6:	fb01 f303 	mul.w	r3, r1, r3
 80030aa:	4413      	add	r3, r2
 80030ac:	335c      	adds	r3, #92	; 0x5c
 80030ae:	2200      	movs	r2, #0
 80030b0:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 80030b2:	687a      	ldr	r2, [r7, #4]
 80030b4:	697b      	ldr	r3, [r7, #20]
 80030b6:	212c      	movs	r1, #44	; 0x2c
 80030b8:	fb01 f303 	mul.w	r3, r1, r3
 80030bc:	4413      	add	r3, r2
 80030be:	3360      	adds	r3, #96	; 0x60
 80030c0:	2204      	movs	r2, #4
 80030c2:	701a      	strb	r2, [r3, #0]
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num,
 80030c4:	697b      	ldr	r3, [r7, #20]
 80030c6:	b2d9      	uxtb	r1, r3
 80030c8:	687a      	ldr	r2, [r7, #4]
 80030ca:	697b      	ldr	r3, [r7, #20]
 80030cc:	202c      	movs	r0, #44	; 0x2c
 80030ce:	fb00 f303 	mul.w	r3, r0, r3
 80030d2:	4413      	add	r3, r2
 80030d4:	3360      	adds	r3, #96	; 0x60
 80030d6:	781b      	ldrb	r3, [r3, #0]
 80030d8:	461a      	mov	r2, r3
 80030da:	6878      	ldr	r0, [r7, #4]
 80030dc:	f005 f8a4 	bl	8008228 <HAL_HCD_HC_NotifyURBChange_Callback>
 80030e0:	e008      	b.n	80030f4 <HCD_HC_OUT_IRQHandler+0x4ae>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80030e2:	687a      	ldr	r2, [r7, #4]
 80030e4:	697b      	ldr	r3, [r7, #20]
 80030e6:	212c      	movs	r1, #44	; 0x2c
 80030e8:	fb01 f303 	mul.w	r3, r1, r3
 80030ec:	4413      	add	r3, r2
 80030ee:	3360      	adds	r3, #96	; 0x60
 80030f0:	2202      	movs	r2, #2
 80030f2:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 80030f4:	697b      	ldr	r3, [r7, #20]
 80030f6:	015a      	lsls	r2, r3, #5
 80030f8:	69bb      	ldr	r3, [r7, #24]
 80030fa:	4413      	add	r3, r2
 80030fc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003100:	461a      	mov	r2, r3
 8003102:	2380      	movs	r3, #128	; 0x80
 8003104:	6093      	str	r3, [r2, #8]
}
 8003106:	e19b      	b.n	8003440 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8003108:	697b      	ldr	r3, [r7, #20]
 800310a:	015a      	lsls	r2, r3, #5
 800310c:	69bb      	ldr	r3, [r7, #24]
 800310e:	4413      	add	r3, r2
 8003110:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003114:	689b      	ldr	r3, [r3, #8]
 8003116:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800311a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800311e:	d134      	bne.n	800318a <HCD_HC_OUT_IRQHandler+0x544>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003120:	697b      	ldr	r3, [r7, #20]
 8003122:	015a      	lsls	r2, r3, #5
 8003124:	69bb      	ldr	r3, [r7, #24]
 8003126:	4413      	add	r3, r2
 8003128:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800312c:	68db      	ldr	r3, [r3, #12]
 800312e:	697a      	ldr	r2, [r7, #20]
 8003130:	0151      	lsls	r1, r2, #5
 8003132:	69ba      	ldr	r2, [r7, #24]
 8003134:	440a      	add	r2, r1
 8003136:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800313a:	f043 0302 	orr.w	r3, r3, #2
 800313e:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	697a      	ldr	r2, [r7, #20]
 8003146:	b2d2      	uxtb	r2, r2
 8003148:	4611      	mov	r1, r2
 800314a:	4618      	mov	r0, r3
 800314c:	f002 feaf 	bl	8005eae <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8003150:	697b      	ldr	r3, [r7, #20]
 8003152:	015a      	lsls	r2, r3, #5
 8003154:	69bb      	ldr	r3, [r7, #24]
 8003156:	4413      	add	r3, r2
 8003158:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800315c:	461a      	mov	r2, r3
 800315e:	2310      	movs	r3, #16
 8003160:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8003162:	697b      	ldr	r3, [r7, #20]
 8003164:	015a      	lsls	r2, r3, #5
 8003166:	69bb      	ldr	r3, [r7, #24]
 8003168:	4413      	add	r3, r2
 800316a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800316e:	461a      	mov	r2, r3
 8003170:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003174:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8003176:	687a      	ldr	r2, [r7, #4]
 8003178:	697b      	ldr	r3, [r7, #20]
 800317a:	212c      	movs	r1, #44	; 0x2c
 800317c:	fb01 f303 	mul.w	r3, r1, r3
 8003180:	4413      	add	r3, r2
 8003182:	3361      	adds	r3, #97	; 0x61
 8003184:	2208      	movs	r2, #8
 8003186:	701a      	strb	r2, [r3, #0]
}
 8003188:	e15a      	b.n	8003440 <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 800318a:	697b      	ldr	r3, [r7, #20]
 800318c:	015a      	lsls	r2, r3, #5
 800318e:	69bb      	ldr	r3, [r7, #24]
 8003190:	4413      	add	r3, r2
 8003192:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003196:	689b      	ldr	r3, [r3, #8]
 8003198:	f003 0302 	and.w	r3, r3, #2
 800319c:	2b02      	cmp	r3, #2
 800319e:	f040 814f 	bne.w	8003440 <HCD_HC_OUT_IRQHandler+0x7fa>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 80031a2:	697b      	ldr	r3, [r7, #20]
 80031a4:	015a      	lsls	r2, r3, #5
 80031a6:	69bb      	ldr	r3, [r7, #24]
 80031a8:	4413      	add	r3, r2
 80031aa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80031ae:	68db      	ldr	r3, [r3, #12]
 80031b0:	697a      	ldr	r2, [r7, #20]
 80031b2:	0151      	lsls	r1, r2, #5
 80031b4:	69ba      	ldr	r2, [r7, #24]
 80031b6:	440a      	add	r2, r1
 80031b8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80031bc:	f023 0302 	bic.w	r3, r3, #2
 80031c0:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 80031c2:	687a      	ldr	r2, [r7, #4]
 80031c4:	697b      	ldr	r3, [r7, #20]
 80031c6:	212c      	movs	r1, #44	; 0x2c
 80031c8:	fb01 f303 	mul.w	r3, r1, r3
 80031cc:	4413      	add	r3, r2
 80031ce:	3361      	adds	r3, #97	; 0x61
 80031d0:	781b      	ldrb	r3, [r3, #0]
 80031d2:	2b01      	cmp	r3, #1
 80031d4:	d17d      	bne.n	80032d2 <HCD_HC_OUT_IRQHandler+0x68c>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 80031d6:	687a      	ldr	r2, [r7, #4]
 80031d8:	697b      	ldr	r3, [r7, #20]
 80031da:	212c      	movs	r1, #44	; 0x2c
 80031dc:	fb01 f303 	mul.w	r3, r1, r3
 80031e0:	4413      	add	r3, r2
 80031e2:	3360      	adds	r3, #96	; 0x60
 80031e4:	2201      	movs	r2, #1
 80031e6:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 80031e8:	687a      	ldr	r2, [r7, #4]
 80031ea:	697b      	ldr	r3, [r7, #20]
 80031ec:	212c      	movs	r1, #44	; 0x2c
 80031ee:	fb01 f303 	mul.w	r3, r1, r3
 80031f2:	4413      	add	r3, r2
 80031f4:	333f      	adds	r3, #63	; 0x3f
 80031f6:	781b      	ldrb	r3, [r3, #0]
 80031f8:	2b02      	cmp	r3, #2
 80031fa:	d00a      	beq.n	8003212 <HCD_HC_OUT_IRQHandler+0x5cc>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 80031fc:	687a      	ldr	r2, [r7, #4]
 80031fe:	697b      	ldr	r3, [r7, #20]
 8003200:	212c      	movs	r1, #44	; 0x2c
 8003202:	fb01 f303 	mul.w	r3, r1, r3
 8003206:	4413      	add	r3, r2
 8003208:	333f      	adds	r3, #63	; 0x3f
 800320a:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 800320c:	2b03      	cmp	r3, #3
 800320e:	f040 8100 	bne.w	8003412 <HCD_HC_OUT_IRQHandler+0x7cc>
        if (hhcd->Init.dma_enable == 0U)
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	691b      	ldr	r3, [r3, #16]
 8003216:	2b00      	cmp	r3, #0
 8003218:	d113      	bne.n	8003242 <HCD_HC_OUT_IRQHandler+0x5fc>
          hhcd->hc[ch_num].toggle_out ^= 1U;
 800321a:	687a      	ldr	r2, [r7, #4]
 800321c:	697b      	ldr	r3, [r7, #20]
 800321e:	212c      	movs	r1, #44	; 0x2c
 8003220:	fb01 f303 	mul.w	r3, r1, r3
 8003224:	4413      	add	r3, r2
 8003226:	3355      	adds	r3, #85	; 0x55
 8003228:	781b      	ldrb	r3, [r3, #0]
 800322a:	f083 0301 	eor.w	r3, r3, #1
 800322e:	b2d8      	uxtb	r0, r3
 8003230:	687a      	ldr	r2, [r7, #4]
 8003232:	697b      	ldr	r3, [r7, #20]
 8003234:	212c      	movs	r1, #44	; 0x2c
 8003236:	fb01 f303 	mul.w	r3, r1, r3
 800323a:	4413      	add	r3, r2
 800323c:	3355      	adds	r3, #85	; 0x55
 800323e:	4602      	mov	r2, r0
 8003240:	701a      	strb	r2, [r3, #0]
        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[ch_num].xfer_len > 0U))
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	691b      	ldr	r3, [r3, #16]
 8003246:	2b01      	cmp	r3, #1
 8003248:	f040 80e3 	bne.w	8003412 <HCD_HC_OUT_IRQHandler+0x7cc>
 800324c:	687a      	ldr	r2, [r7, #4]
 800324e:	697b      	ldr	r3, [r7, #20]
 8003250:	212c      	movs	r1, #44	; 0x2c
 8003252:	fb01 f303 	mul.w	r3, r1, r3
 8003256:	4413      	add	r3, r2
 8003258:	334c      	adds	r3, #76	; 0x4c
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	2b00      	cmp	r3, #0
 800325e:	f000 80d8 	beq.w	8003412 <HCD_HC_OUT_IRQHandler+0x7cc>
          num_packets = (hhcd->hc[ch_num].xfer_len + hhcd->hc[ch_num].max_packet - 1U) / hhcd->hc[ch_num].max_packet;
 8003262:	687a      	ldr	r2, [r7, #4]
 8003264:	697b      	ldr	r3, [r7, #20]
 8003266:	212c      	movs	r1, #44	; 0x2c
 8003268:	fb01 f303 	mul.w	r3, r1, r3
 800326c:	4413      	add	r3, r2
 800326e:	334c      	adds	r3, #76	; 0x4c
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	6879      	ldr	r1, [r7, #4]
 8003274:	697a      	ldr	r2, [r7, #20]
 8003276:	202c      	movs	r0, #44	; 0x2c
 8003278:	fb00 f202 	mul.w	r2, r0, r2
 800327c:	440a      	add	r2, r1
 800327e:	3240      	adds	r2, #64	; 0x40
 8003280:	8812      	ldrh	r2, [r2, #0]
 8003282:	4413      	add	r3, r2
 8003284:	3b01      	subs	r3, #1
 8003286:	6879      	ldr	r1, [r7, #4]
 8003288:	697a      	ldr	r2, [r7, #20]
 800328a:	202c      	movs	r0, #44	; 0x2c
 800328c:	fb00 f202 	mul.w	r2, r0, r2
 8003290:	440a      	add	r2, r1
 8003292:	3240      	adds	r2, #64	; 0x40
 8003294:	8812      	ldrh	r2, [r2, #0]
 8003296:	fbb3 f3f2 	udiv	r3, r3, r2
 800329a:	60fb      	str	r3, [r7, #12]
          if ((num_packets & 1U) != 0U)
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	f003 0301 	and.w	r3, r3, #1
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	f000 80b5 	beq.w	8003412 <HCD_HC_OUT_IRQHandler+0x7cc>
            hhcd->hc[ch_num].toggle_out ^= 1U;
 80032a8:	687a      	ldr	r2, [r7, #4]
 80032aa:	697b      	ldr	r3, [r7, #20]
 80032ac:	212c      	movs	r1, #44	; 0x2c
 80032ae:	fb01 f303 	mul.w	r3, r1, r3
 80032b2:	4413      	add	r3, r2
 80032b4:	3355      	adds	r3, #85	; 0x55
 80032b6:	781b      	ldrb	r3, [r3, #0]
 80032b8:	f083 0301 	eor.w	r3, r3, #1
 80032bc:	b2d8      	uxtb	r0, r3
 80032be:	687a      	ldr	r2, [r7, #4]
 80032c0:	697b      	ldr	r3, [r7, #20]
 80032c2:	212c      	movs	r1, #44	; 0x2c
 80032c4:	fb01 f303 	mul.w	r3, r1, r3
 80032c8:	4413      	add	r3, r2
 80032ca:	3355      	adds	r3, #85	; 0x55
 80032cc:	4602      	mov	r2, r0
 80032ce:	701a      	strb	r2, [r3, #0]
 80032d0:	e09f      	b.n	8003412 <HCD_HC_OUT_IRQHandler+0x7cc>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 80032d2:	687a      	ldr	r2, [r7, #4]
 80032d4:	697b      	ldr	r3, [r7, #20]
 80032d6:	212c      	movs	r1, #44	; 0x2c
 80032d8:	fb01 f303 	mul.w	r3, r1, r3
 80032dc:	4413      	add	r3, r2
 80032de:	3361      	adds	r3, #97	; 0x61
 80032e0:	781b      	ldrb	r3, [r3, #0]
 80032e2:	2b03      	cmp	r3, #3
 80032e4:	d109      	bne.n	80032fa <HCD_HC_OUT_IRQHandler+0x6b4>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80032e6:	687a      	ldr	r2, [r7, #4]
 80032e8:	697b      	ldr	r3, [r7, #20]
 80032ea:	212c      	movs	r1, #44	; 0x2c
 80032ec:	fb01 f303 	mul.w	r3, r1, r3
 80032f0:	4413      	add	r3, r2
 80032f2:	3360      	adds	r3, #96	; 0x60
 80032f4:	2202      	movs	r2, #2
 80032f6:	701a      	strb	r2, [r3, #0]
 80032f8:	e08b      	b.n	8003412 <HCD_HC_OUT_IRQHandler+0x7cc>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 80032fa:	687a      	ldr	r2, [r7, #4]
 80032fc:	697b      	ldr	r3, [r7, #20]
 80032fe:	212c      	movs	r1, #44	; 0x2c
 8003300:	fb01 f303 	mul.w	r3, r1, r3
 8003304:	4413      	add	r3, r2
 8003306:	3361      	adds	r3, #97	; 0x61
 8003308:	781b      	ldrb	r3, [r3, #0]
 800330a:	2b04      	cmp	r3, #4
 800330c:	d109      	bne.n	8003322 <HCD_HC_OUT_IRQHandler+0x6dc>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 800330e:	687a      	ldr	r2, [r7, #4]
 8003310:	697b      	ldr	r3, [r7, #20]
 8003312:	212c      	movs	r1, #44	; 0x2c
 8003314:	fb01 f303 	mul.w	r3, r1, r3
 8003318:	4413      	add	r3, r2
 800331a:	3360      	adds	r3, #96	; 0x60
 800331c:	2202      	movs	r2, #2
 800331e:	701a      	strb	r2, [r3, #0]
 8003320:	e077      	b.n	8003412 <HCD_HC_OUT_IRQHandler+0x7cc>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8003322:	687a      	ldr	r2, [r7, #4]
 8003324:	697b      	ldr	r3, [r7, #20]
 8003326:	212c      	movs	r1, #44	; 0x2c
 8003328:	fb01 f303 	mul.w	r3, r1, r3
 800332c:	4413      	add	r3, r2
 800332e:	3361      	adds	r3, #97	; 0x61
 8003330:	781b      	ldrb	r3, [r3, #0]
 8003332:	2b05      	cmp	r3, #5
 8003334:	d109      	bne.n	800334a <HCD_HC_OUT_IRQHandler+0x704>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8003336:	687a      	ldr	r2, [r7, #4]
 8003338:	697b      	ldr	r3, [r7, #20]
 800333a:	212c      	movs	r1, #44	; 0x2c
 800333c:	fb01 f303 	mul.w	r3, r1, r3
 8003340:	4413      	add	r3, r2
 8003342:	3360      	adds	r3, #96	; 0x60
 8003344:	2205      	movs	r2, #5
 8003346:	701a      	strb	r2, [r3, #0]
 8003348:	e063      	b.n	8003412 <HCD_HC_OUT_IRQHandler+0x7cc>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 800334a:	687a      	ldr	r2, [r7, #4]
 800334c:	697b      	ldr	r3, [r7, #20]
 800334e:	212c      	movs	r1, #44	; 0x2c
 8003350:	fb01 f303 	mul.w	r3, r1, r3
 8003354:	4413      	add	r3, r2
 8003356:	3361      	adds	r3, #97	; 0x61
 8003358:	781b      	ldrb	r3, [r3, #0]
 800335a:	2b06      	cmp	r3, #6
 800335c:	d009      	beq.n	8003372 <HCD_HC_OUT_IRQHandler+0x72c>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 800335e:	687a      	ldr	r2, [r7, #4]
 8003360:	697b      	ldr	r3, [r7, #20]
 8003362:	212c      	movs	r1, #44	; 0x2c
 8003364:	fb01 f303 	mul.w	r3, r1, r3
 8003368:	4413      	add	r3, r2
 800336a:	3361      	adds	r3, #97	; 0x61
 800336c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 800336e:	2b08      	cmp	r3, #8
 8003370:	d14f      	bne.n	8003412 <HCD_HC_OUT_IRQHandler+0x7cc>
      hhcd->hc[ch_num].ErrCnt++;
 8003372:	687a      	ldr	r2, [r7, #4]
 8003374:	697b      	ldr	r3, [r7, #20]
 8003376:	212c      	movs	r1, #44	; 0x2c
 8003378:	fb01 f303 	mul.w	r3, r1, r3
 800337c:	4413      	add	r3, r2
 800337e:	335c      	adds	r3, #92	; 0x5c
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	1c5a      	adds	r2, r3, #1
 8003384:	6879      	ldr	r1, [r7, #4]
 8003386:	697b      	ldr	r3, [r7, #20]
 8003388:	202c      	movs	r0, #44	; 0x2c
 800338a:	fb00 f303 	mul.w	r3, r0, r3
 800338e:	440b      	add	r3, r1
 8003390:	335c      	adds	r3, #92	; 0x5c
 8003392:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8003394:	687a      	ldr	r2, [r7, #4]
 8003396:	697b      	ldr	r3, [r7, #20]
 8003398:	212c      	movs	r1, #44	; 0x2c
 800339a:	fb01 f303 	mul.w	r3, r1, r3
 800339e:	4413      	add	r3, r2
 80033a0:	335c      	adds	r3, #92	; 0x5c
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	2b02      	cmp	r3, #2
 80033a6:	d912      	bls.n	80033ce <HCD_HC_OUT_IRQHandler+0x788>
        hhcd->hc[ch_num].ErrCnt = 0U;
 80033a8:	687a      	ldr	r2, [r7, #4]
 80033aa:	697b      	ldr	r3, [r7, #20]
 80033ac:	212c      	movs	r1, #44	; 0x2c
 80033ae:	fb01 f303 	mul.w	r3, r1, r3
 80033b2:	4413      	add	r3, r2
 80033b4:	335c      	adds	r3, #92	; 0x5c
 80033b6:	2200      	movs	r2, #0
 80033b8:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 80033ba:	687a      	ldr	r2, [r7, #4]
 80033bc:	697b      	ldr	r3, [r7, #20]
 80033be:	212c      	movs	r1, #44	; 0x2c
 80033c0:	fb01 f303 	mul.w	r3, r1, r3
 80033c4:	4413      	add	r3, r2
 80033c6:	3360      	adds	r3, #96	; 0x60
 80033c8:	2204      	movs	r2, #4
 80033ca:	701a      	strb	r2, [r3, #0]
 80033cc:	e021      	b.n	8003412 <HCD_HC_OUT_IRQHandler+0x7cc>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80033ce:	687a      	ldr	r2, [r7, #4]
 80033d0:	697b      	ldr	r3, [r7, #20]
 80033d2:	212c      	movs	r1, #44	; 0x2c
 80033d4:	fb01 f303 	mul.w	r3, r1, r3
 80033d8:	4413      	add	r3, r2
 80033da:	3360      	adds	r3, #96	; 0x60
 80033dc:	2202      	movs	r2, #2
 80033de:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 80033e0:	697b      	ldr	r3, [r7, #20]
 80033e2:	015a      	lsls	r2, r3, #5
 80033e4:	69bb      	ldr	r3, [r7, #24]
 80033e6:	4413      	add	r3, r2
 80033e8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	613b      	str	r3, [r7, #16]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80033f0:	693b      	ldr	r3, [r7, #16]
 80033f2:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80033f6:	613b      	str	r3, [r7, #16]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80033f8:	693b      	ldr	r3, [r7, #16]
 80033fa:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80033fe:	613b      	str	r3, [r7, #16]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8003400:	697b      	ldr	r3, [r7, #20]
 8003402:	015a      	lsls	r2, r3, #5
 8003404:	69bb      	ldr	r3, [r7, #24]
 8003406:	4413      	add	r3, r2
 8003408:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800340c:	461a      	mov	r2, r3
 800340e:	693b      	ldr	r3, [r7, #16]
 8003410:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8003412:	697b      	ldr	r3, [r7, #20]
 8003414:	015a      	lsls	r2, r3, #5
 8003416:	69bb      	ldr	r3, [r7, #24]
 8003418:	4413      	add	r3, r2
 800341a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800341e:	461a      	mov	r2, r3
 8003420:	2302      	movs	r3, #2
 8003422:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8003424:	697b      	ldr	r3, [r7, #20]
 8003426:	b2d9      	uxtb	r1, r3
 8003428:	687a      	ldr	r2, [r7, #4]
 800342a:	697b      	ldr	r3, [r7, #20]
 800342c:	202c      	movs	r0, #44	; 0x2c
 800342e:	fb00 f303 	mul.w	r3, r0, r3
 8003432:	4413      	add	r3, r2
 8003434:	3360      	adds	r3, #96	; 0x60
 8003436:	781b      	ldrb	r3, [r3, #0]
 8003438:	461a      	mov	r2, r3
 800343a:	6878      	ldr	r0, [r7, #4]
 800343c:	f004 fef4 	bl	8008228 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8003440:	bf00      	nop
 8003442:	3720      	adds	r7, #32
 8003444:	46bd      	mov	sp, r7
 8003446:	bd80      	pop	{r7, pc}

08003448 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003448:	b580      	push	{r7, lr}
 800344a:	b08a      	sub	sp, #40	; 0x28
 800344c:	af00      	add	r7, sp, #0
 800344e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003456:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003458:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t ch_num;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	6a1b      	ldr	r3, [r3, #32]
 8003460:	61fb      	str	r3, [r7, #28]
  ch_num = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8003462:	69fb      	ldr	r3, [r7, #28]
 8003464:	f003 030f 	and.w	r3, r3, #15
 8003468:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 800346a:	69fb      	ldr	r3, [r7, #28]
 800346c:	0c5b      	lsrs	r3, r3, #17
 800346e:	f003 030f 	and.w	r3, r3, #15
 8003472:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003474:	69fb      	ldr	r3, [r7, #28]
 8003476:	091b      	lsrs	r3, r3, #4
 8003478:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800347c:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 800347e:	697b      	ldr	r3, [r7, #20]
 8003480:	2b02      	cmp	r3, #2
 8003482:	d004      	beq.n	800348e <HCD_RXQLVL_IRQHandler+0x46>
 8003484:	697b      	ldr	r3, [r7, #20]
 8003486:	2b05      	cmp	r3, #5
 8003488:	f000 80a9 	beq.w	80035de <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 800348c:	e0aa      	b.n	80035e4 <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 800348e:	693b      	ldr	r3, [r7, #16]
 8003490:	2b00      	cmp	r3, #0
 8003492:	f000 80a6 	beq.w	80035e2 <HCD_RXQLVL_IRQHandler+0x19a>
 8003496:	687a      	ldr	r2, [r7, #4]
 8003498:	69bb      	ldr	r3, [r7, #24]
 800349a:	212c      	movs	r1, #44	; 0x2c
 800349c:	fb01 f303 	mul.w	r3, r1, r3
 80034a0:	4413      	add	r3, r2
 80034a2:	3344      	adds	r3, #68	; 0x44
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	f000 809b 	beq.w	80035e2 <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[ch_num].xfer_count + pktcnt) <= hhcd->hc[ch_num].xfer_len)
 80034ac:	687a      	ldr	r2, [r7, #4]
 80034ae:	69bb      	ldr	r3, [r7, #24]
 80034b0:	212c      	movs	r1, #44	; 0x2c
 80034b2:	fb01 f303 	mul.w	r3, r1, r3
 80034b6:	4413      	add	r3, r2
 80034b8:	3350      	adds	r3, #80	; 0x50
 80034ba:	681a      	ldr	r2, [r3, #0]
 80034bc:	693b      	ldr	r3, [r7, #16]
 80034be:	441a      	add	r2, r3
 80034c0:	6879      	ldr	r1, [r7, #4]
 80034c2:	69bb      	ldr	r3, [r7, #24]
 80034c4:	202c      	movs	r0, #44	; 0x2c
 80034c6:	fb00 f303 	mul.w	r3, r0, r3
 80034ca:	440b      	add	r3, r1
 80034cc:	334c      	adds	r3, #76	; 0x4c
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	429a      	cmp	r2, r3
 80034d2:	d87a      	bhi.n	80035ca <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	6818      	ldr	r0, [r3, #0]
 80034d8:	687a      	ldr	r2, [r7, #4]
 80034da:	69bb      	ldr	r3, [r7, #24]
 80034dc:	212c      	movs	r1, #44	; 0x2c
 80034de:	fb01 f303 	mul.w	r3, r1, r3
 80034e2:	4413      	add	r3, r2
 80034e4:	3344      	adds	r3, #68	; 0x44
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	693a      	ldr	r2, [r7, #16]
 80034ea:	b292      	uxth	r2, r2
 80034ec:	4619      	mov	r1, r3
 80034ee:	f002 f857 	bl	80055a0 <USB_ReadPacket>
          hhcd->hc[ch_num].xfer_buff += pktcnt;
 80034f2:	687a      	ldr	r2, [r7, #4]
 80034f4:	69bb      	ldr	r3, [r7, #24]
 80034f6:	212c      	movs	r1, #44	; 0x2c
 80034f8:	fb01 f303 	mul.w	r3, r1, r3
 80034fc:	4413      	add	r3, r2
 80034fe:	3344      	adds	r3, #68	; 0x44
 8003500:	681a      	ldr	r2, [r3, #0]
 8003502:	693b      	ldr	r3, [r7, #16]
 8003504:	441a      	add	r2, r3
 8003506:	6879      	ldr	r1, [r7, #4]
 8003508:	69bb      	ldr	r3, [r7, #24]
 800350a:	202c      	movs	r0, #44	; 0x2c
 800350c:	fb00 f303 	mul.w	r3, r0, r3
 8003510:	440b      	add	r3, r1
 8003512:	3344      	adds	r3, #68	; 0x44
 8003514:	601a      	str	r2, [r3, #0]
          hhcd->hc[ch_num].xfer_count += pktcnt;
 8003516:	687a      	ldr	r2, [r7, #4]
 8003518:	69bb      	ldr	r3, [r7, #24]
 800351a:	212c      	movs	r1, #44	; 0x2c
 800351c:	fb01 f303 	mul.w	r3, r1, r3
 8003520:	4413      	add	r3, r2
 8003522:	3350      	adds	r3, #80	; 0x50
 8003524:	681a      	ldr	r2, [r3, #0]
 8003526:	693b      	ldr	r3, [r7, #16]
 8003528:	441a      	add	r2, r3
 800352a:	6879      	ldr	r1, [r7, #4]
 800352c:	69bb      	ldr	r3, [r7, #24]
 800352e:	202c      	movs	r0, #44	; 0x2c
 8003530:	fb00 f303 	mul.w	r3, r0, r3
 8003534:	440b      	add	r3, r1
 8003536:	3350      	adds	r3, #80	; 0x50
 8003538:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 800353a:	69bb      	ldr	r3, [r7, #24]
 800353c:	015a      	lsls	r2, r3, #5
 800353e:	6a3b      	ldr	r3, [r7, #32]
 8003540:	4413      	add	r3, r2
 8003542:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003546:	691b      	ldr	r3, [r3, #16]
 8003548:	0cdb      	lsrs	r3, r3, #19
 800354a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800354e:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[ch_num].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8003550:	687a      	ldr	r2, [r7, #4]
 8003552:	69bb      	ldr	r3, [r7, #24]
 8003554:	212c      	movs	r1, #44	; 0x2c
 8003556:	fb01 f303 	mul.w	r3, r1, r3
 800355a:	4413      	add	r3, r2
 800355c:	3340      	adds	r3, #64	; 0x40
 800355e:	881b      	ldrh	r3, [r3, #0]
 8003560:	461a      	mov	r2, r3
 8003562:	693b      	ldr	r3, [r7, #16]
 8003564:	4293      	cmp	r3, r2
 8003566:	d13c      	bne.n	80035e2 <HCD_RXQLVL_IRQHandler+0x19a>
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	2b00      	cmp	r3, #0
 800356c:	d039      	beq.n	80035e2 <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(ch_num)->HCCHAR;
 800356e:	69bb      	ldr	r3, [r7, #24]
 8003570:	015a      	lsls	r2, r3, #5
 8003572:	6a3b      	ldr	r3, [r7, #32]
 8003574:	4413      	add	r3, r2
 8003576:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800357e:	68bb      	ldr	r3, [r7, #8]
 8003580:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8003584:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003586:	68bb      	ldr	r3, [r7, #8]
 8003588:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800358c:	60bb      	str	r3, [r7, #8]
            USBx_HC(ch_num)->HCCHAR = tmpreg;
 800358e:	69bb      	ldr	r3, [r7, #24]
 8003590:	015a      	lsls	r2, r3, #5
 8003592:	6a3b      	ldr	r3, [r7, #32]
 8003594:	4413      	add	r3, r2
 8003596:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800359a:	461a      	mov	r2, r3
 800359c:	68bb      	ldr	r3, [r7, #8]
 800359e:	6013      	str	r3, [r2, #0]
            hhcd->hc[ch_num].toggle_in ^= 1U;
 80035a0:	687a      	ldr	r2, [r7, #4]
 80035a2:	69bb      	ldr	r3, [r7, #24]
 80035a4:	212c      	movs	r1, #44	; 0x2c
 80035a6:	fb01 f303 	mul.w	r3, r1, r3
 80035aa:	4413      	add	r3, r2
 80035ac:	3354      	adds	r3, #84	; 0x54
 80035ae:	781b      	ldrb	r3, [r3, #0]
 80035b0:	f083 0301 	eor.w	r3, r3, #1
 80035b4:	b2d8      	uxtb	r0, r3
 80035b6:	687a      	ldr	r2, [r7, #4]
 80035b8:	69bb      	ldr	r3, [r7, #24]
 80035ba:	212c      	movs	r1, #44	; 0x2c
 80035bc:	fb01 f303 	mul.w	r3, r1, r3
 80035c0:	4413      	add	r3, r2
 80035c2:	3354      	adds	r3, #84	; 0x54
 80035c4:	4602      	mov	r2, r0
 80035c6:	701a      	strb	r2, [r3, #0]
      break;
 80035c8:	e00b      	b.n	80035e2 <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[ch_num].urb_state = URB_ERROR;
 80035ca:	687a      	ldr	r2, [r7, #4]
 80035cc:	69bb      	ldr	r3, [r7, #24]
 80035ce:	212c      	movs	r1, #44	; 0x2c
 80035d0:	fb01 f303 	mul.w	r3, r1, r3
 80035d4:	4413      	add	r3, r2
 80035d6:	3360      	adds	r3, #96	; 0x60
 80035d8:	2204      	movs	r2, #4
 80035da:	701a      	strb	r2, [r3, #0]
      break;
 80035dc:	e001      	b.n	80035e2 <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 80035de:	bf00      	nop
 80035e0:	e000      	b.n	80035e4 <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 80035e2:	bf00      	nop
  }
}
 80035e4:	bf00      	nop
 80035e6:	3728      	adds	r7, #40	; 0x28
 80035e8:	46bd      	mov	sp, r7
 80035ea:	bd80      	pop	{r7, pc}

080035ec <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80035ec:	b580      	push	{r7, lr}
 80035ee:	b086      	sub	sp, #24
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80035fa:	697b      	ldr	r3, [r7, #20]
 80035fc:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 80035fe:	693b      	ldr	r3, [r7, #16]
 8003600:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8003608:	693b      	ldr	r3, [r7, #16]
 800360a:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8003612:	68bb      	ldr	r3, [r7, #8]
 8003614:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8003618:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	f003 0302 	and.w	r3, r3, #2
 8003620:	2b02      	cmp	r3, #2
 8003622:	d10b      	bne.n	800363c <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	f003 0301 	and.w	r3, r3, #1
 800362a:	2b01      	cmp	r3, #1
 800362c:	d102      	bne.n	8003634 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 800362e:	6878      	ldr	r0, [r7, #4]
 8003630:	f004 fdde 	bl	80081f0 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8003634:	68bb      	ldr	r3, [r7, #8]
 8003636:	f043 0302 	orr.w	r3, r3, #2
 800363a:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	f003 0308 	and.w	r3, r3, #8
 8003642:	2b08      	cmp	r3, #8
 8003644:	d132      	bne.n	80036ac <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8003646:	68bb      	ldr	r3, [r7, #8]
 8003648:	f043 0308 	orr.w	r3, r3, #8
 800364c:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	f003 0304 	and.w	r3, r3, #4
 8003654:	2b04      	cmp	r3, #4
 8003656:	d126      	bne.n	80036a6 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	699b      	ldr	r3, [r3, #24]
 800365c:	2b02      	cmp	r3, #2
 800365e:	d113      	bne.n	8003688 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8003666:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800366a:	d106      	bne.n	800367a <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	2102      	movs	r1, #2
 8003672:	4618      	mov	r0, r3
 8003674:	f002 f8f4 	bl	8005860 <USB_InitFSLSPClkSel>
 8003678:	e011      	b.n	800369e <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	2101      	movs	r1, #1
 8003680:	4618      	mov	r0, r3
 8003682:	f002 f8ed 	bl	8005860 <USB_InitFSLSPClkSel>
 8003686:	e00a      	b.n	800369e <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	68db      	ldr	r3, [r3, #12]
 800368c:	2b01      	cmp	r3, #1
 800368e:	d106      	bne.n	800369e <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 8003690:	693b      	ldr	r3, [r7, #16]
 8003692:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003696:	461a      	mov	r2, r3
 8003698:	f64e 2360 	movw	r3, #60000	; 0xea60
 800369c:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 800369e:	6878      	ldr	r0, [r7, #4]
 80036a0:	f004 fdd0 	bl	8008244 <HAL_HCD_PortEnabled_Callback>
 80036a4:	e002      	b.n	80036ac <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 80036a6:	6878      	ldr	r0, [r7, #4]
 80036a8:	f004 fdda 	bl	8008260 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	f003 0320 	and.w	r3, r3, #32
 80036b2:	2b20      	cmp	r3, #32
 80036b4:	d103      	bne.n	80036be <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 80036b6:	68bb      	ldr	r3, [r7, #8]
 80036b8:	f043 0320 	orr.w	r3, r3, #32
 80036bc:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 80036be:	693b      	ldr	r3, [r7, #16]
 80036c0:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80036c4:	461a      	mov	r2, r3
 80036c6:	68bb      	ldr	r3, [r7, #8]
 80036c8:	6013      	str	r3, [r2, #0]
}
 80036ca:	bf00      	nop
 80036cc:	3718      	adds	r7, #24
 80036ce:	46bd      	mov	sp, r7
 80036d0:	bd80      	pop	{r7, pc}
	...

080036d4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80036d4:	b580      	push	{r7, lr}
 80036d6:	b084      	sub	sp, #16
 80036d8:	af00      	add	r7, sp, #0
 80036da:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d101      	bne.n	80036e6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80036e2:	2301      	movs	r3, #1
 80036e4:	e12b      	b.n	800393e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80036ec:	b2db      	uxtb	r3, r3
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d106      	bne.n	8003700 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	2200      	movs	r2, #0
 80036f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80036fa:	6878      	ldr	r0, [r7, #4]
 80036fc:	f7fd f99a 	bl	8000a34 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	2224      	movs	r2, #36	; 0x24
 8003704:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	681a      	ldr	r2, [r3, #0]
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f022 0201 	bic.w	r2, r2, #1
 8003716:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	681a      	ldr	r2, [r3, #0]
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003726:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	681a      	ldr	r2, [r3, #0]
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003736:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003738:	f001 f9fc 	bl	8004b34 <HAL_RCC_GetPCLK1Freq>
 800373c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	685b      	ldr	r3, [r3, #4]
 8003742:	4a81      	ldr	r2, [pc, #516]	; (8003948 <HAL_I2C_Init+0x274>)
 8003744:	4293      	cmp	r3, r2
 8003746:	d807      	bhi.n	8003758 <HAL_I2C_Init+0x84>
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	4a80      	ldr	r2, [pc, #512]	; (800394c <HAL_I2C_Init+0x278>)
 800374c:	4293      	cmp	r3, r2
 800374e:	bf94      	ite	ls
 8003750:	2301      	movls	r3, #1
 8003752:	2300      	movhi	r3, #0
 8003754:	b2db      	uxtb	r3, r3
 8003756:	e006      	b.n	8003766 <HAL_I2C_Init+0x92>
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	4a7d      	ldr	r2, [pc, #500]	; (8003950 <HAL_I2C_Init+0x27c>)
 800375c:	4293      	cmp	r3, r2
 800375e:	bf94      	ite	ls
 8003760:	2301      	movls	r3, #1
 8003762:	2300      	movhi	r3, #0
 8003764:	b2db      	uxtb	r3, r3
 8003766:	2b00      	cmp	r3, #0
 8003768:	d001      	beq.n	800376e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800376a:	2301      	movs	r3, #1
 800376c:	e0e7      	b.n	800393e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	4a78      	ldr	r2, [pc, #480]	; (8003954 <HAL_I2C_Init+0x280>)
 8003772:	fba2 2303 	umull	r2, r3, r2, r3
 8003776:	0c9b      	lsrs	r3, r3, #18
 8003778:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	685b      	ldr	r3, [r3, #4]
 8003780:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	68ba      	ldr	r2, [r7, #8]
 800378a:	430a      	orrs	r2, r1
 800378c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	6a1b      	ldr	r3, [r3, #32]
 8003794:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	685b      	ldr	r3, [r3, #4]
 800379c:	4a6a      	ldr	r2, [pc, #424]	; (8003948 <HAL_I2C_Init+0x274>)
 800379e:	4293      	cmp	r3, r2
 80037a0:	d802      	bhi.n	80037a8 <HAL_I2C_Init+0xd4>
 80037a2:	68bb      	ldr	r3, [r7, #8]
 80037a4:	3301      	adds	r3, #1
 80037a6:	e009      	b.n	80037bc <HAL_I2C_Init+0xe8>
 80037a8:	68bb      	ldr	r3, [r7, #8]
 80037aa:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80037ae:	fb02 f303 	mul.w	r3, r2, r3
 80037b2:	4a69      	ldr	r2, [pc, #420]	; (8003958 <HAL_I2C_Init+0x284>)
 80037b4:	fba2 2303 	umull	r2, r3, r2, r3
 80037b8:	099b      	lsrs	r3, r3, #6
 80037ba:	3301      	adds	r3, #1
 80037bc:	687a      	ldr	r2, [r7, #4]
 80037be:	6812      	ldr	r2, [r2, #0]
 80037c0:	430b      	orrs	r3, r1
 80037c2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	69db      	ldr	r3, [r3, #28]
 80037ca:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80037ce:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	685b      	ldr	r3, [r3, #4]
 80037d6:	495c      	ldr	r1, [pc, #368]	; (8003948 <HAL_I2C_Init+0x274>)
 80037d8:	428b      	cmp	r3, r1
 80037da:	d819      	bhi.n	8003810 <HAL_I2C_Init+0x13c>
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	1e59      	subs	r1, r3, #1
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	685b      	ldr	r3, [r3, #4]
 80037e4:	005b      	lsls	r3, r3, #1
 80037e6:	fbb1 f3f3 	udiv	r3, r1, r3
 80037ea:	1c59      	adds	r1, r3, #1
 80037ec:	f640 73fc 	movw	r3, #4092	; 0xffc
 80037f0:	400b      	ands	r3, r1
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d00a      	beq.n	800380c <HAL_I2C_Init+0x138>
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	1e59      	subs	r1, r3, #1
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	685b      	ldr	r3, [r3, #4]
 80037fe:	005b      	lsls	r3, r3, #1
 8003800:	fbb1 f3f3 	udiv	r3, r1, r3
 8003804:	3301      	adds	r3, #1
 8003806:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800380a:	e051      	b.n	80038b0 <HAL_I2C_Init+0x1dc>
 800380c:	2304      	movs	r3, #4
 800380e:	e04f      	b.n	80038b0 <HAL_I2C_Init+0x1dc>
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	689b      	ldr	r3, [r3, #8]
 8003814:	2b00      	cmp	r3, #0
 8003816:	d111      	bne.n	800383c <HAL_I2C_Init+0x168>
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	1e58      	subs	r0, r3, #1
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	6859      	ldr	r1, [r3, #4]
 8003820:	460b      	mov	r3, r1
 8003822:	005b      	lsls	r3, r3, #1
 8003824:	440b      	add	r3, r1
 8003826:	fbb0 f3f3 	udiv	r3, r0, r3
 800382a:	3301      	adds	r3, #1
 800382c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003830:	2b00      	cmp	r3, #0
 8003832:	bf0c      	ite	eq
 8003834:	2301      	moveq	r3, #1
 8003836:	2300      	movne	r3, #0
 8003838:	b2db      	uxtb	r3, r3
 800383a:	e012      	b.n	8003862 <HAL_I2C_Init+0x18e>
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	1e58      	subs	r0, r3, #1
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	6859      	ldr	r1, [r3, #4]
 8003844:	460b      	mov	r3, r1
 8003846:	009b      	lsls	r3, r3, #2
 8003848:	440b      	add	r3, r1
 800384a:	0099      	lsls	r1, r3, #2
 800384c:	440b      	add	r3, r1
 800384e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003852:	3301      	adds	r3, #1
 8003854:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003858:	2b00      	cmp	r3, #0
 800385a:	bf0c      	ite	eq
 800385c:	2301      	moveq	r3, #1
 800385e:	2300      	movne	r3, #0
 8003860:	b2db      	uxtb	r3, r3
 8003862:	2b00      	cmp	r3, #0
 8003864:	d001      	beq.n	800386a <HAL_I2C_Init+0x196>
 8003866:	2301      	movs	r3, #1
 8003868:	e022      	b.n	80038b0 <HAL_I2C_Init+0x1dc>
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	689b      	ldr	r3, [r3, #8]
 800386e:	2b00      	cmp	r3, #0
 8003870:	d10e      	bne.n	8003890 <HAL_I2C_Init+0x1bc>
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	1e58      	subs	r0, r3, #1
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	6859      	ldr	r1, [r3, #4]
 800387a:	460b      	mov	r3, r1
 800387c:	005b      	lsls	r3, r3, #1
 800387e:	440b      	add	r3, r1
 8003880:	fbb0 f3f3 	udiv	r3, r0, r3
 8003884:	3301      	adds	r3, #1
 8003886:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800388a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800388e:	e00f      	b.n	80038b0 <HAL_I2C_Init+0x1dc>
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	1e58      	subs	r0, r3, #1
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	6859      	ldr	r1, [r3, #4]
 8003898:	460b      	mov	r3, r1
 800389a:	009b      	lsls	r3, r3, #2
 800389c:	440b      	add	r3, r1
 800389e:	0099      	lsls	r1, r3, #2
 80038a0:	440b      	add	r3, r1
 80038a2:	fbb0 f3f3 	udiv	r3, r0, r3
 80038a6:	3301      	adds	r3, #1
 80038a8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80038ac:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80038b0:	6879      	ldr	r1, [r7, #4]
 80038b2:	6809      	ldr	r1, [r1, #0]
 80038b4:	4313      	orrs	r3, r2
 80038b6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	69da      	ldr	r2, [r3, #28]
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	6a1b      	ldr	r3, [r3, #32]
 80038ca:	431a      	orrs	r2, r3
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	430a      	orrs	r2, r1
 80038d2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	689b      	ldr	r3, [r3, #8]
 80038da:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80038de:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80038e2:	687a      	ldr	r2, [r7, #4]
 80038e4:	6911      	ldr	r1, [r2, #16]
 80038e6:	687a      	ldr	r2, [r7, #4]
 80038e8:	68d2      	ldr	r2, [r2, #12]
 80038ea:	4311      	orrs	r1, r2
 80038ec:	687a      	ldr	r2, [r7, #4]
 80038ee:	6812      	ldr	r2, [r2, #0]
 80038f0:	430b      	orrs	r3, r1
 80038f2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	68db      	ldr	r3, [r3, #12]
 80038fa:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	695a      	ldr	r2, [r3, #20]
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	699b      	ldr	r3, [r3, #24]
 8003906:	431a      	orrs	r2, r3
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	430a      	orrs	r2, r1
 800390e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	681a      	ldr	r2, [r3, #0]
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	f042 0201 	orr.w	r2, r2, #1
 800391e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	2200      	movs	r2, #0
 8003924:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	2220      	movs	r2, #32
 800392a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	2200      	movs	r2, #0
 8003932:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	2200      	movs	r2, #0
 8003938:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800393c:	2300      	movs	r3, #0
}
 800393e:	4618      	mov	r0, r3
 8003940:	3710      	adds	r7, #16
 8003942:	46bd      	mov	sp, r7
 8003944:	bd80      	pop	{r7, pc}
 8003946:	bf00      	nop
 8003948:	000186a0 	.word	0x000186a0
 800394c:	001e847f 	.word	0x001e847f
 8003950:	003d08ff 	.word	0x003d08ff
 8003954:	431bde83 	.word	0x431bde83
 8003958:	10624dd3 	.word	0x10624dd3

0800395c <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 800395c:	b580      	push	{r7, lr}
 800395e:	b088      	sub	sp, #32
 8003960:	af00      	add	r7, sp, #0
 8003962:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	2b00      	cmp	r3, #0
 8003968:	d101      	bne.n	800396e <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 800396a:	2301      	movs	r3, #1
 800396c:	e128      	b.n	8003bc0 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003974:	b2db      	uxtb	r3, r3
 8003976:	2b00      	cmp	r3, #0
 8003978:	d109      	bne.n	800398e <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	2200      	movs	r2, #0
 800397e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	4a90      	ldr	r2, [pc, #576]	; (8003bc8 <HAL_I2S_Init+0x26c>)
 8003986:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8003988:	6878      	ldr	r0, [r7, #4]
 800398a:	f7fd f89b 	bl	8000ac4 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	2202      	movs	r2, #2
 8003992:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	69db      	ldr	r3, [r3, #28]
 800399c:	687a      	ldr	r2, [r7, #4]
 800399e:	6812      	ldr	r2, [r2, #0]
 80039a0:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80039a4:	f023 030f 	bic.w	r3, r3, #15
 80039a8:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	2202      	movs	r2, #2
 80039b0:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	695b      	ldr	r3, [r3, #20]
 80039b6:	2b02      	cmp	r3, #2
 80039b8:	d060      	beq.n	8003a7c <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	68db      	ldr	r3, [r3, #12]
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d102      	bne.n	80039c8 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 80039c2:	2310      	movs	r3, #16
 80039c4:	617b      	str	r3, [r7, #20]
 80039c6:	e001      	b.n	80039cc <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 80039c8:	2320      	movs	r3, #32
 80039ca:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	689b      	ldr	r3, [r3, #8]
 80039d0:	2b20      	cmp	r3, #32
 80039d2:	d802      	bhi.n	80039da <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 80039d4:	697b      	ldr	r3, [r7, #20]
 80039d6:	005b      	lsls	r3, r3, #1
 80039d8:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 80039da:	2001      	movs	r0, #1
 80039dc:	f001 f9a0 	bl	8004d20 <HAL_RCCEx_GetPeriphCLKFreq>
 80039e0:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	691b      	ldr	r3, [r3, #16]
 80039e6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80039ea:	d125      	bne.n	8003a38 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	68db      	ldr	r3, [r3, #12]
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d010      	beq.n	8003a16 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80039f4:	697b      	ldr	r3, [r7, #20]
 80039f6:	009b      	lsls	r3, r3, #2
 80039f8:	68fa      	ldr	r2, [r7, #12]
 80039fa:	fbb2 f2f3 	udiv	r2, r2, r3
 80039fe:	4613      	mov	r3, r2
 8003a00:	009b      	lsls	r3, r3, #2
 8003a02:	4413      	add	r3, r2
 8003a04:	005b      	lsls	r3, r3, #1
 8003a06:	461a      	mov	r2, r3
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	695b      	ldr	r3, [r3, #20]
 8003a0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a10:	3305      	adds	r3, #5
 8003a12:	613b      	str	r3, [r7, #16]
 8003a14:	e01f      	b.n	8003a56 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003a16:	697b      	ldr	r3, [r7, #20]
 8003a18:	00db      	lsls	r3, r3, #3
 8003a1a:	68fa      	ldr	r2, [r7, #12]
 8003a1c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003a20:	4613      	mov	r3, r2
 8003a22:	009b      	lsls	r3, r3, #2
 8003a24:	4413      	add	r3, r2
 8003a26:	005b      	lsls	r3, r3, #1
 8003a28:	461a      	mov	r2, r3
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	695b      	ldr	r3, [r3, #20]
 8003a2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a32:	3305      	adds	r3, #5
 8003a34:	613b      	str	r3, [r7, #16]
 8003a36:	e00e      	b.n	8003a56 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003a38:	68fa      	ldr	r2, [r7, #12]
 8003a3a:	697b      	ldr	r3, [r7, #20]
 8003a3c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003a40:	4613      	mov	r3, r2
 8003a42:	009b      	lsls	r3, r3, #2
 8003a44:	4413      	add	r3, r2
 8003a46:	005b      	lsls	r3, r3, #1
 8003a48:	461a      	mov	r2, r3
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	695b      	ldr	r3, [r3, #20]
 8003a4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a52:	3305      	adds	r3, #5
 8003a54:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8003a56:	693b      	ldr	r3, [r7, #16]
 8003a58:	4a5c      	ldr	r2, [pc, #368]	; (8003bcc <HAL_I2S_Init+0x270>)
 8003a5a:	fba2 2303 	umull	r2, r3, r2, r3
 8003a5e:	08db      	lsrs	r3, r3, #3
 8003a60:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8003a62:	693b      	ldr	r3, [r7, #16]
 8003a64:	f003 0301 	and.w	r3, r3, #1
 8003a68:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8003a6a:	693a      	ldr	r2, [r7, #16]
 8003a6c:	69bb      	ldr	r3, [r7, #24]
 8003a6e:	1ad3      	subs	r3, r2, r3
 8003a70:	085b      	lsrs	r3, r3, #1
 8003a72:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8003a74:	69bb      	ldr	r3, [r7, #24]
 8003a76:	021b      	lsls	r3, r3, #8
 8003a78:	61bb      	str	r3, [r7, #24]
 8003a7a:	e003      	b.n	8003a84 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8003a7c:	2302      	movs	r3, #2
 8003a7e:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8003a80:	2300      	movs	r3, #0
 8003a82:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8003a84:	69fb      	ldr	r3, [r7, #28]
 8003a86:	2b01      	cmp	r3, #1
 8003a88:	d902      	bls.n	8003a90 <HAL_I2S_Init+0x134>
 8003a8a:	69fb      	ldr	r3, [r7, #28]
 8003a8c:	2bff      	cmp	r3, #255	; 0xff
 8003a8e:	d907      	bls.n	8003aa0 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a94:	f043 0210 	orr.w	r2, r3, #16
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 8003a9c:	2301      	movs	r3, #1
 8003a9e:	e08f      	b.n	8003bc0 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	691a      	ldr	r2, [r3, #16]
 8003aa4:	69bb      	ldr	r3, [r7, #24]
 8003aa6:	ea42 0103 	orr.w	r1, r2, r3
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	69fa      	ldr	r2, [r7, #28]
 8003ab0:	430a      	orrs	r2, r1
 8003ab2:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	69db      	ldr	r3, [r3, #28]
 8003aba:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8003abe:	f023 030f 	bic.w	r3, r3, #15
 8003ac2:	687a      	ldr	r2, [r7, #4]
 8003ac4:	6851      	ldr	r1, [r2, #4]
 8003ac6:	687a      	ldr	r2, [r7, #4]
 8003ac8:	6892      	ldr	r2, [r2, #8]
 8003aca:	4311      	orrs	r1, r2
 8003acc:	687a      	ldr	r2, [r7, #4]
 8003ace:	68d2      	ldr	r2, [r2, #12]
 8003ad0:	4311      	orrs	r1, r2
 8003ad2:	687a      	ldr	r2, [r7, #4]
 8003ad4:	6992      	ldr	r2, [r2, #24]
 8003ad6:	430a      	orrs	r2, r1
 8003ad8:	431a      	orrs	r2, r3
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003ae2:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	6a1b      	ldr	r3, [r3, #32]
 8003ae8:	2b01      	cmp	r3, #1
 8003aea:	d161      	bne.n	8003bb0 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	4a38      	ldr	r2, [pc, #224]	; (8003bd0 <HAL_I2S_Init+0x274>)
 8003af0:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	4a37      	ldr	r2, [pc, #220]	; (8003bd4 <HAL_I2S_Init+0x278>)
 8003af8:	4293      	cmp	r3, r2
 8003afa:	d101      	bne.n	8003b00 <HAL_I2S_Init+0x1a4>
 8003afc:	4b36      	ldr	r3, [pc, #216]	; (8003bd8 <HAL_I2S_Init+0x27c>)
 8003afe:	e001      	b.n	8003b04 <HAL_I2S_Init+0x1a8>
 8003b00:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003b04:	69db      	ldr	r3, [r3, #28]
 8003b06:	687a      	ldr	r2, [r7, #4]
 8003b08:	6812      	ldr	r2, [r2, #0]
 8003b0a:	4932      	ldr	r1, [pc, #200]	; (8003bd4 <HAL_I2S_Init+0x278>)
 8003b0c:	428a      	cmp	r2, r1
 8003b0e:	d101      	bne.n	8003b14 <HAL_I2S_Init+0x1b8>
 8003b10:	4a31      	ldr	r2, [pc, #196]	; (8003bd8 <HAL_I2S_Init+0x27c>)
 8003b12:	e001      	b.n	8003b18 <HAL_I2S_Init+0x1bc>
 8003b14:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8003b18:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8003b1c:	f023 030f 	bic.w	r3, r3, #15
 8003b20:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	4a2b      	ldr	r2, [pc, #172]	; (8003bd4 <HAL_I2S_Init+0x278>)
 8003b28:	4293      	cmp	r3, r2
 8003b2a:	d101      	bne.n	8003b30 <HAL_I2S_Init+0x1d4>
 8003b2c:	4b2a      	ldr	r3, [pc, #168]	; (8003bd8 <HAL_I2S_Init+0x27c>)
 8003b2e:	e001      	b.n	8003b34 <HAL_I2S_Init+0x1d8>
 8003b30:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003b34:	2202      	movs	r2, #2
 8003b36:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	4a25      	ldr	r2, [pc, #148]	; (8003bd4 <HAL_I2S_Init+0x278>)
 8003b3e:	4293      	cmp	r3, r2
 8003b40:	d101      	bne.n	8003b46 <HAL_I2S_Init+0x1ea>
 8003b42:	4b25      	ldr	r3, [pc, #148]	; (8003bd8 <HAL_I2S_Init+0x27c>)
 8003b44:	e001      	b.n	8003b4a <HAL_I2S_Init+0x1ee>
 8003b46:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003b4a:	69db      	ldr	r3, [r3, #28]
 8003b4c:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	685b      	ldr	r3, [r3, #4]
 8003b52:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003b56:	d003      	beq.n	8003b60 <HAL_I2S_Init+0x204>
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	685b      	ldr	r3, [r3, #4]
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d103      	bne.n	8003b68 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8003b60:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003b64:	613b      	str	r3, [r7, #16]
 8003b66:	e001      	b.n	8003b6c <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8003b68:	2300      	movs	r3, #0
 8003b6a:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8003b6c:	693b      	ldr	r3, [r7, #16]
 8003b6e:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	689b      	ldr	r3, [r3, #8]
 8003b74:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003b76:	4313      	orrs	r3, r2
 8003b78:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	68db      	ldr	r3, [r3, #12]
 8003b7e:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003b80:	4313      	orrs	r3, r2
 8003b82:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	699b      	ldr	r3, [r3, #24]
 8003b88:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003b8a:	4313      	orrs	r3, r2
 8003b8c:	b29a      	uxth	r2, r3
 8003b8e:	897b      	ldrh	r3, [r7, #10]
 8003b90:	4313      	orrs	r3, r2
 8003b92:	b29b      	uxth	r3, r3
 8003b94:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003b98:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	4a0d      	ldr	r2, [pc, #52]	; (8003bd4 <HAL_I2S_Init+0x278>)
 8003ba0:	4293      	cmp	r3, r2
 8003ba2:	d101      	bne.n	8003ba8 <HAL_I2S_Init+0x24c>
 8003ba4:	4b0c      	ldr	r3, [pc, #48]	; (8003bd8 <HAL_I2S_Init+0x27c>)
 8003ba6:	e001      	b.n	8003bac <HAL_I2S_Init+0x250>
 8003ba8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003bac:	897a      	ldrh	r2, [r7, #10]
 8003bae:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	2200      	movs	r2, #0
 8003bb4:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	2201      	movs	r2, #1
 8003bba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8003bbe:	2300      	movs	r3, #0
}
 8003bc0:	4618      	mov	r0, r3
 8003bc2:	3720      	adds	r7, #32
 8003bc4:	46bd      	mov	sp, r7
 8003bc6:	bd80      	pop	{r7, pc}
 8003bc8:	08003cd3 	.word	0x08003cd3
 8003bcc:	cccccccd 	.word	0xcccccccd
 8003bd0:	08003de9 	.word	0x08003de9
 8003bd4:	40003800 	.word	0x40003800
 8003bd8:	40003400 	.word	0x40003400

08003bdc <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003bdc:	b480      	push	{r7}
 8003bde:	b083      	sub	sp, #12
 8003be0:	af00      	add	r7, sp, #0
 8003be2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8003be4:	bf00      	nop
 8003be6:	370c      	adds	r7, #12
 8003be8:	46bd      	mov	sp, r7
 8003bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bee:	4770      	bx	lr

08003bf0 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003bf0:	b480      	push	{r7}
 8003bf2:	b083      	sub	sp, #12
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8003bf8:	bf00      	nop
 8003bfa:	370c      	adds	r7, #12
 8003bfc:	46bd      	mov	sp, r7
 8003bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c02:	4770      	bx	lr

08003c04 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8003c04:	b480      	push	{r7}
 8003c06:	b083      	sub	sp, #12
 8003c08:	af00      	add	r7, sp, #0
 8003c0a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8003c0c:	bf00      	nop
 8003c0e:	370c      	adds	r7, #12
 8003c10:	46bd      	mov	sp, r7
 8003c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c16:	4770      	bx	lr

08003c18 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8003c18:	b580      	push	{r7, lr}
 8003c1a:	b082      	sub	sp, #8
 8003c1c:	af00      	add	r7, sp, #0
 8003c1e:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c24:	881a      	ldrh	r2, [r3, #0]
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c30:	1c9a      	adds	r2, r3, #2
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c3a:	b29b      	uxth	r3, r3
 8003c3c:	3b01      	subs	r3, #1
 8003c3e:	b29a      	uxth	r2, r3
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c48:	b29b      	uxth	r3, r3
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d10e      	bne.n	8003c6c <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	685a      	ldr	r2, [r3, #4]
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003c5c:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	2201      	movs	r2, #1
 8003c62:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8003c66:	6878      	ldr	r0, [r7, #4]
 8003c68:	f7ff ffb8 	bl	8003bdc <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003c6c:	bf00      	nop
 8003c6e:	3708      	adds	r7, #8
 8003c70:	46bd      	mov	sp, r7
 8003c72:	bd80      	pop	{r7, pc}

08003c74 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8003c74:	b580      	push	{r7, lr}
 8003c76:	b082      	sub	sp, #8
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	68da      	ldr	r2, [r3, #12]
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c86:	b292      	uxth	r2, r2
 8003c88:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c8e:	1c9a      	adds	r2, r3, #2
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003c98:	b29b      	uxth	r3, r3
 8003c9a:	3b01      	subs	r3, #1
 8003c9c:	b29a      	uxth	r2, r3
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003ca6:	b29b      	uxth	r3, r3
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d10e      	bne.n	8003cca <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	685a      	ldr	r2, [r3, #4]
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003cba:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	2201      	movs	r2, #1
 8003cc0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8003cc4:	6878      	ldr	r0, [r7, #4]
 8003cc6:	f7ff ff93 	bl	8003bf0 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003cca:	bf00      	nop
 8003ccc:	3708      	adds	r7, #8
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	bd80      	pop	{r7, pc}

08003cd2 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003cd2:	b580      	push	{r7, lr}
 8003cd4:	b086      	sub	sp, #24
 8003cd6:	af00      	add	r7, sp, #0
 8003cd8:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	689b      	ldr	r3, [r3, #8]
 8003ce0:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003ce8:	b2db      	uxtb	r3, r3
 8003cea:	2b04      	cmp	r3, #4
 8003cec:	d13a      	bne.n	8003d64 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8003cee:	697b      	ldr	r3, [r7, #20]
 8003cf0:	f003 0301 	and.w	r3, r3, #1
 8003cf4:	2b01      	cmp	r3, #1
 8003cf6:	d109      	bne.n	8003d0c <I2S_IRQHandler+0x3a>
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	685b      	ldr	r3, [r3, #4]
 8003cfe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d02:	2b40      	cmp	r3, #64	; 0x40
 8003d04:	d102      	bne.n	8003d0c <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8003d06:	6878      	ldr	r0, [r7, #4]
 8003d08:	f7ff ffb4 	bl	8003c74 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003d0c:	697b      	ldr	r3, [r7, #20]
 8003d0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d12:	2b40      	cmp	r3, #64	; 0x40
 8003d14:	d126      	bne.n	8003d64 <I2S_IRQHandler+0x92>
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	685b      	ldr	r3, [r3, #4]
 8003d1c:	f003 0320 	and.w	r3, r3, #32
 8003d20:	2b20      	cmp	r3, #32
 8003d22:	d11f      	bne.n	8003d64 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	685a      	ldr	r2, [r3, #4]
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003d32:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003d34:	2300      	movs	r3, #0
 8003d36:	613b      	str	r3, [r7, #16]
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	68db      	ldr	r3, [r3, #12]
 8003d3e:	613b      	str	r3, [r7, #16]
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	689b      	ldr	r3, [r3, #8]
 8003d46:	613b      	str	r3, [r7, #16]
 8003d48:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	2201      	movs	r2, #1
 8003d4e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d56:	f043 0202 	orr.w	r2, r3, #2
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003d5e:	6878      	ldr	r0, [r7, #4]
 8003d60:	f7ff ff50 	bl	8003c04 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003d6a:	b2db      	uxtb	r3, r3
 8003d6c:	2b03      	cmp	r3, #3
 8003d6e:	d136      	bne.n	8003dde <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8003d70:	697b      	ldr	r3, [r7, #20]
 8003d72:	f003 0302 	and.w	r3, r3, #2
 8003d76:	2b02      	cmp	r3, #2
 8003d78:	d109      	bne.n	8003d8e <I2S_IRQHandler+0xbc>
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	685b      	ldr	r3, [r3, #4]
 8003d80:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d84:	2b80      	cmp	r3, #128	; 0x80
 8003d86:	d102      	bne.n	8003d8e <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8003d88:	6878      	ldr	r0, [r7, #4]
 8003d8a:	f7ff ff45 	bl	8003c18 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003d8e:	697b      	ldr	r3, [r7, #20]
 8003d90:	f003 0308 	and.w	r3, r3, #8
 8003d94:	2b08      	cmp	r3, #8
 8003d96:	d122      	bne.n	8003dde <I2S_IRQHandler+0x10c>
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	685b      	ldr	r3, [r3, #4]
 8003d9e:	f003 0320 	and.w	r3, r3, #32
 8003da2:	2b20      	cmp	r3, #32
 8003da4:	d11b      	bne.n	8003dde <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	685a      	ldr	r2, [r3, #4]
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003db4:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8003db6:	2300      	movs	r3, #0
 8003db8:	60fb      	str	r3, [r7, #12]
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	689b      	ldr	r3, [r3, #8]
 8003dc0:	60fb      	str	r3, [r7, #12]
 8003dc2:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	2201      	movs	r2, #1
 8003dc8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003dd0:	f043 0204 	orr.w	r2, r3, #4
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003dd8:	6878      	ldr	r0, [r7, #4]
 8003dda:	f7ff ff13 	bl	8003c04 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003dde:	bf00      	nop
 8003de0:	3718      	adds	r7, #24
 8003de2:	46bd      	mov	sp, r7
 8003de4:	bd80      	pop	{r7, pc}
	...

08003de8 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003de8:	b580      	push	{r7, lr}
 8003dea:	b088      	sub	sp, #32
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	689b      	ldr	r3, [r3, #8]
 8003df6:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	4aa2      	ldr	r2, [pc, #648]	; (8004088 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8003dfe:	4293      	cmp	r3, r2
 8003e00:	d101      	bne.n	8003e06 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8003e02:	4ba2      	ldr	r3, [pc, #648]	; (800408c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8003e04:	e001      	b.n	8003e0a <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8003e06:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003e0a:	689b      	ldr	r3, [r3, #8]
 8003e0c:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	685b      	ldr	r3, [r3, #4]
 8003e14:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	4a9b      	ldr	r2, [pc, #620]	; (8004088 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8003e1c:	4293      	cmp	r3, r2
 8003e1e:	d101      	bne.n	8003e24 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8003e20:	4b9a      	ldr	r3, [pc, #616]	; (800408c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8003e22:	e001      	b.n	8003e28 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8003e24:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003e28:	685b      	ldr	r3, [r3, #4]
 8003e2a:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	685b      	ldr	r3, [r3, #4]
 8003e30:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003e34:	d004      	beq.n	8003e40 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	685b      	ldr	r3, [r3, #4]
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	f040 8099 	bne.w	8003f72 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8003e40:	69fb      	ldr	r3, [r7, #28]
 8003e42:	f003 0302 	and.w	r3, r3, #2
 8003e46:	2b02      	cmp	r3, #2
 8003e48:	d107      	bne.n	8003e5a <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8003e4a:	697b      	ldr	r3, [r7, #20]
 8003e4c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d002      	beq.n	8003e5a <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8003e54:	6878      	ldr	r0, [r7, #4]
 8003e56:	f000 f925 	bl	80040a4 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8003e5a:	69bb      	ldr	r3, [r7, #24]
 8003e5c:	f003 0301 	and.w	r3, r3, #1
 8003e60:	2b01      	cmp	r3, #1
 8003e62:	d107      	bne.n	8003e74 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8003e64:	693b      	ldr	r3, [r7, #16]
 8003e66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d002      	beq.n	8003e74 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8003e6e:	6878      	ldr	r0, [r7, #4]
 8003e70:	f000 f9c8 	bl	8004204 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8003e74:	69bb      	ldr	r3, [r7, #24]
 8003e76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e7a:	2b40      	cmp	r3, #64	; 0x40
 8003e7c:	d13a      	bne.n	8003ef4 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8003e7e:	693b      	ldr	r3, [r7, #16]
 8003e80:	f003 0320 	and.w	r3, r3, #32
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d035      	beq.n	8003ef4 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	4a7e      	ldr	r2, [pc, #504]	; (8004088 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8003e8e:	4293      	cmp	r3, r2
 8003e90:	d101      	bne.n	8003e96 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8003e92:	4b7e      	ldr	r3, [pc, #504]	; (800408c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8003e94:	e001      	b.n	8003e9a <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8003e96:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003e9a:	685a      	ldr	r2, [r3, #4]
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	4979      	ldr	r1, [pc, #484]	; (8004088 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8003ea2:	428b      	cmp	r3, r1
 8003ea4:	d101      	bne.n	8003eaa <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8003ea6:	4b79      	ldr	r3, [pc, #484]	; (800408c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8003ea8:	e001      	b.n	8003eae <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8003eaa:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003eae:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003eb2:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	685a      	ldr	r2, [r3, #4]
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003ec2:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003ec4:	2300      	movs	r3, #0
 8003ec6:	60fb      	str	r3, [r7, #12]
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	68db      	ldr	r3, [r3, #12]
 8003ece:	60fb      	str	r3, [r7, #12]
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	689b      	ldr	r3, [r3, #8]
 8003ed6:	60fb      	str	r3, [r7, #12]
 8003ed8:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	2201      	movs	r2, #1
 8003ede:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ee6:	f043 0202 	orr.w	r2, r3, #2
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003eee:	6878      	ldr	r0, [r7, #4]
 8003ef0:	f7ff fe88 	bl	8003c04 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003ef4:	69fb      	ldr	r3, [r7, #28]
 8003ef6:	f003 0308 	and.w	r3, r3, #8
 8003efa:	2b08      	cmp	r3, #8
 8003efc:	f040 80be 	bne.w	800407c <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
 8003f00:	697b      	ldr	r3, [r7, #20]
 8003f02:	f003 0320 	and.w	r3, r3, #32
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	f000 80b8 	beq.w	800407c <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	685a      	ldr	r2, [r3, #4]
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003f1a:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	4a59      	ldr	r2, [pc, #356]	; (8004088 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8003f22:	4293      	cmp	r3, r2
 8003f24:	d101      	bne.n	8003f2a <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8003f26:	4b59      	ldr	r3, [pc, #356]	; (800408c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8003f28:	e001      	b.n	8003f2e <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8003f2a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003f2e:	685a      	ldr	r2, [r3, #4]
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	4954      	ldr	r1, [pc, #336]	; (8004088 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8003f36:	428b      	cmp	r3, r1
 8003f38:	d101      	bne.n	8003f3e <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8003f3a:	4b54      	ldr	r3, [pc, #336]	; (800408c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8003f3c:	e001      	b.n	8003f42 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8003f3e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003f42:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003f46:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8003f48:	2300      	movs	r3, #0
 8003f4a:	60bb      	str	r3, [r7, #8]
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	689b      	ldr	r3, [r3, #8]
 8003f52:	60bb      	str	r3, [r7, #8]
 8003f54:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	2201      	movs	r2, #1
 8003f5a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f62:	f043 0204 	orr.w	r2, r3, #4
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003f6a:	6878      	ldr	r0, [r7, #4]
 8003f6c:	f7ff fe4a 	bl	8003c04 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003f70:	e084      	b.n	800407c <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8003f72:	69bb      	ldr	r3, [r7, #24]
 8003f74:	f003 0302 	and.w	r3, r3, #2
 8003f78:	2b02      	cmp	r3, #2
 8003f7a:	d107      	bne.n	8003f8c <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8003f7c:	693b      	ldr	r3, [r7, #16]
 8003f7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d002      	beq.n	8003f8c <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8003f86:	6878      	ldr	r0, [r7, #4]
 8003f88:	f000 f8be 	bl	8004108 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8003f8c:	69fb      	ldr	r3, [r7, #28]
 8003f8e:	f003 0301 	and.w	r3, r3, #1
 8003f92:	2b01      	cmp	r3, #1
 8003f94:	d107      	bne.n	8003fa6 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8003f96:	697b      	ldr	r3, [r7, #20]
 8003f98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d002      	beq.n	8003fa6 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8003fa0:	6878      	ldr	r0, [r7, #4]
 8003fa2:	f000 f8fd 	bl	80041a0 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003fa6:	69fb      	ldr	r3, [r7, #28]
 8003fa8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003fac:	2b40      	cmp	r3, #64	; 0x40
 8003fae:	d12f      	bne.n	8004010 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8003fb0:	697b      	ldr	r3, [r7, #20]
 8003fb2:	f003 0320 	and.w	r3, r3, #32
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d02a      	beq.n	8004010 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	685a      	ldr	r2, [r3, #4]
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003fc8:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	4a2e      	ldr	r2, [pc, #184]	; (8004088 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8003fd0:	4293      	cmp	r3, r2
 8003fd2:	d101      	bne.n	8003fd8 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8003fd4:	4b2d      	ldr	r3, [pc, #180]	; (800408c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8003fd6:	e001      	b.n	8003fdc <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8003fd8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003fdc:	685a      	ldr	r2, [r3, #4]
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	4929      	ldr	r1, [pc, #164]	; (8004088 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8003fe4:	428b      	cmp	r3, r1
 8003fe6:	d101      	bne.n	8003fec <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8003fe8:	4b28      	ldr	r3, [pc, #160]	; (800408c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8003fea:	e001      	b.n	8003ff0 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8003fec:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003ff0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003ff4:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	2201      	movs	r2, #1
 8003ffa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004002:	f043 0202 	orr.w	r2, r3, #2
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800400a:	6878      	ldr	r0, [r7, #4]
 800400c:	f7ff fdfa 	bl	8003c04 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8004010:	69bb      	ldr	r3, [r7, #24]
 8004012:	f003 0308 	and.w	r3, r3, #8
 8004016:	2b08      	cmp	r3, #8
 8004018:	d131      	bne.n	800407e <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
 800401a:	693b      	ldr	r3, [r7, #16]
 800401c:	f003 0320 	and.w	r3, r3, #32
 8004020:	2b00      	cmp	r3, #0
 8004022:	d02c      	beq.n	800407e <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	4a17      	ldr	r2, [pc, #92]	; (8004088 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800402a:	4293      	cmp	r3, r2
 800402c:	d101      	bne.n	8004032 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 800402e:	4b17      	ldr	r3, [pc, #92]	; (800408c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8004030:	e001      	b.n	8004036 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8004032:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004036:	685a      	ldr	r2, [r3, #4]
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	4912      	ldr	r1, [pc, #72]	; (8004088 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800403e:	428b      	cmp	r3, r1
 8004040:	d101      	bne.n	8004046 <HAL_I2SEx_FullDuplex_IRQHandler+0x25e>
 8004042:	4b12      	ldr	r3, [pc, #72]	; (800408c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8004044:	e001      	b.n	800404a <HAL_I2SEx_FullDuplex_IRQHandler+0x262>
 8004046:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800404a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800404e:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	685a      	ldr	r2, [r3, #4]
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800405e:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	2201      	movs	r2, #1
 8004064:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800406c:	f043 0204 	orr.w	r2, r3, #4
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004074:	6878      	ldr	r0, [r7, #4]
 8004076:	f7ff fdc5 	bl	8003c04 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800407a:	e000      	b.n	800407e <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800407c:	bf00      	nop
}
 800407e:	bf00      	nop
 8004080:	3720      	adds	r7, #32
 8004082:	46bd      	mov	sp, r7
 8004084:	bd80      	pop	{r7, pc}
 8004086:	bf00      	nop
 8004088:	40003800 	.word	0x40003800
 800408c:	40003400 	.word	0x40003400

08004090 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004090:	b480      	push	{r7}
 8004092:	b083      	sub	sp, #12
 8004094:	af00      	add	r7, sp, #0
 8004096:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8004098:	bf00      	nop
 800409a:	370c      	adds	r7, #12
 800409c:	46bd      	mov	sp, r7
 800409e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a2:	4770      	bx	lr

080040a4 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80040a4:	b580      	push	{r7, lr}
 80040a6:	b082      	sub	sp, #8
 80040a8:	af00      	add	r7, sp, #0
 80040aa:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040b0:	1c99      	adds	r1, r3, #2
 80040b2:	687a      	ldr	r2, [r7, #4]
 80040b4:	6251      	str	r1, [r2, #36]	; 0x24
 80040b6:	881a      	ldrh	r2, [r3, #0]
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040c2:	b29b      	uxth	r3, r3
 80040c4:	3b01      	subs	r3, #1
 80040c6:	b29a      	uxth	r2, r3
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040d0:	b29b      	uxth	r3, r3
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d113      	bne.n	80040fe <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	685a      	ldr	r2, [r3, #4]
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80040e4:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80040ea:	b29b      	uxth	r3, r3
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d106      	bne.n	80040fe <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	2201      	movs	r2, #1
 80040f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80040f8:	6878      	ldr	r0, [r7, #4]
 80040fa:	f7ff ffc9 	bl	8004090 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80040fe:	bf00      	nop
 8004100:	3708      	adds	r7, #8
 8004102:	46bd      	mov	sp, r7
 8004104:	bd80      	pop	{r7, pc}
	...

08004108 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8004108:	b580      	push	{r7, lr}
 800410a:	b082      	sub	sp, #8
 800410c:	af00      	add	r7, sp, #0
 800410e:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004114:	1c99      	adds	r1, r3, #2
 8004116:	687a      	ldr	r2, [r7, #4]
 8004118:	6251      	str	r1, [r2, #36]	; 0x24
 800411a:	8819      	ldrh	r1, [r3, #0]
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	4a1d      	ldr	r2, [pc, #116]	; (8004198 <I2SEx_TxISR_I2SExt+0x90>)
 8004122:	4293      	cmp	r3, r2
 8004124:	d101      	bne.n	800412a <I2SEx_TxISR_I2SExt+0x22>
 8004126:	4b1d      	ldr	r3, [pc, #116]	; (800419c <I2SEx_TxISR_I2SExt+0x94>)
 8004128:	e001      	b.n	800412e <I2SEx_TxISR_I2SExt+0x26>
 800412a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800412e:	460a      	mov	r2, r1
 8004130:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004136:	b29b      	uxth	r3, r3
 8004138:	3b01      	subs	r3, #1
 800413a:	b29a      	uxth	r2, r3
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004144:	b29b      	uxth	r3, r3
 8004146:	2b00      	cmp	r3, #0
 8004148:	d121      	bne.n	800418e <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	4a12      	ldr	r2, [pc, #72]	; (8004198 <I2SEx_TxISR_I2SExt+0x90>)
 8004150:	4293      	cmp	r3, r2
 8004152:	d101      	bne.n	8004158 <I2SEx_TxISR_I2SExt+0x50>
 8004154:	4b11      	ldr	r3, [pc, #68]	; (800419c <I2SEx_TxISR_I2SExt+0x94>)
 8004156:	e001      	b.n	800415c <I2SEx_TxISR_I2SExt+0x54>
 8004158:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800415c:	685a      	ldr	r2, [r3, #4]
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	490d      	ldr	r1, [pc, #52]	; (8004198 <I2SEx_TxISR_I2SExt+0x90>)
 8004164:	428b      	cmp	r3, r1
 8004166:	d101      	bne.n	800416c <I2SEx_TxISR_I2SExt+0x64>
 8004168:	4b0c      	ldr	r3, [pc, #48]	; (800419c <I2SEx_TxISR_I2SExt+0x94>)
 800416a:	e001      	b.n	8004170 <I2SEx_TxISR_I2SExt+0x68>
 800416c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004170:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004174:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800417a:	b29b      	uxth	r3, r3
 800417c:	2b00      	cmp	r3, #0
 800417e:	d106      	bne.n	800418e <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	2201      	movs	r2, #1
 8004184:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004188:	6878      	ldr	r0, [r7, #4]
 800418a:	f7ff ff81 	bl	8004090 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800418e:	bf00      	nop
 8004190:	3708      	adds	r7, #8
 8004192:	46bd      	mov	sp, r7
 8004194:	bd80      	pop	{r7, pc}
 8004196:	bf00      	nop
 8004198:	40003800 	.word	0x40003800
 800419c:	40003400 	.word	0x40003400

080041a0 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80041a0:	b580      	push	{r7, lr}
 80041a2:	b082      	sub	sp, #8
 80041a4:	af00      	add	r7, sp, #0
 80041a6:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	68d8      	ldr	r0, [r3, #12]
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041b2:	1c99      	adds	r1, r3, #2
 80041b4:	687a      	ldr	r2, [r7, #4]
 80041b6:	62d1      	str	r1, [r2, #44]	; 0x2c
 80041b8:	b282      	uxth	r2, r0
 80041ba:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80041c0:	b29b      	uxth	r3, r3
 80041c2:	3b01      	subs	r3, #1
 80041c4:	b29a      	uxth	r2, r3
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80041ce:	b29b      	uxth	r3, r3
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d113      	bne.n	80041fc <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	685a      	ldr	r2, [r3, #4]
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80041e2:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041e8:	b29b      	uxth	r3, r3
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d106      	bne.n	80041fc <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	2201      	movs	r2, #1
 80041f2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80041f6:	6878      	ldr	r0, [r7, #4]
 80041f8:	f7ff ff4a 	bl	8004090 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80041fc:	bf00      	nop
 80041fe:	3708      	adds	r7, #8
 8004200:	46bd      	mov	sp, r7
 8004202:	bd80      	pop	{r7, pc}

08004204 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8004204:	b580      	push	{r7, lr}
 8004206:	b082      	sub	sp, #8
 8004208:	af00      	add	r7, sp, #0
 800420a:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	4a20      	ldr	r2, [pc, #128]	; (8004294 <I2SEx_RxISR_I2SExt+0x90>)
 8004212:	4293      	cmp	r3, r2
 8004214:	d101      	bne.n	800421a <I2SEx_RxISR_I2SExt+0x16>
 8004216:	4b20      	ldr	r3, [pc, #128]	; (8004298 <I2SEx_RxISR_I2SExt+0x94>)
 8004218:	e001      	b.n	800421e <I2SEx_RxISR_I2SExt+0x1a>
 800421a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800421e:	68d8      	ldr	r0, [r3, #12]
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004224:	1c99      	adds	r1, r3, #2
 8004226:	687a      	ldr	r2, [r7, #4]
 8004228:	62d1      	str	r1, [r2, #44]	; 0x2c
 800422a:	b282      	uxth	r2, r0
 800422c:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004232:	b29b      	uxth	r3, r3
 8004234:	3b01      	subs	r3, #1
 8004236:	b29a      	uxth	r2, r3
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004240:	b29b      	uxth	r3, r3
 8004242:	2b00      	cmp	r3, #0
 8004244:	d121      	bne.n	800428a <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	4a12      	ldr	r2, [pc, #72]	; (8004294 <I2SEx_RxISR_I2SExt+0x90>)
 800424c:	4293      	cmp	r3, r2
 800424e:	d101      	bne.n	8004254 <I2SEx_RxISR_I2SExt+0x50>
 8004250:	4b11      	ldr	r3, [pc, #68]	; (8004298 <I2SEx_RxISR_I2SExt+0x94>)
 8004252:	e001      	b.n	8004258 <I2SEx_RxISR_I2SExt+0x54>
 8004254:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004258:	685a      	ldr	r2, [r3, #4]
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	490d      	ldr	r1, [pc, #52]	; (8004294 <I2SEx_RxISR_I2SExt+0x90>)
 8004260:	428b      	cmp	r3, r1
 8004262:	d101      	bne.n	8004268 <I2SEx_RxISR_I2SExt+0x64>
 8004264:	4b0c      	ldr	r3, [pc, #48]	; (8004298 <I2SEx_RxISR_I2SExt+0x94>)
 8004266:	e001      	b.n	800426c <I2SEx_RxISR_I2SExt+0x68>
 8004268:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800426c:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004270:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004276:	b29b      	uxth	r3, r3
 8004278:	2b00      	cmp	r3, #0
 800427a:	d106      	bne.n	800428a <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	2201      	movs	r2, #1
 8004280:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004284:	6878      	ldr	r0, [r7, #4]
 8004286:	f7ff ff03 	bl	8004090 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800428a:	bf00      	nop
 800428c:	3708      	adds	r7, #8
 800428e:	46bd      	mov	sp, r7
 8004290:	bd80      	pop	{r7, pc}
 8004292:	bf00      	nop
 8004294:	40003800 	.word	0x40003800
 8004298:	40003400 	.word	0x40003400

0800429c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800429c:	b580      	push	{r7, lr}
 800429e:	b086      	sub	sp, #24
 80042a0:	af00      	add	r7, sp, #0
 80042a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d101      	bne.n	80042ae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80042aa:	2301      	movs	r3, #1
 80042ac:	e264      	b.n	8004778 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	f003 0301 	and.w	r3, r3, #1
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d075      	beq.n	80043a6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80042ba:	4ba3      	ldr	r3, [pc, #652]	; (8004548 <HAL_RCC_OscConfig+0x2ac>)
 80042bc:	689b      	ldr	r3, [r3, #8]
 80042be:	f003 030c 	and.w	r3, r3, #12
 80042c2:	2b04      	cmp	r3, #4
 80042c4:	d00c      	beq.n	80042e0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80042c6:	4ba0      	ldr	r3, [pc, #640]	; (8004548 <HAL_RCC_OscConfig+0x2ac>)
 80042c8:	689b      	ldr	r3, [r3, #8]
 80042ca:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80042ce:	2b08      	cmp	r3, #8
 80042d0:	d112      	bne.n	80042f8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80042d2:	4b9d      	ldr	r3, [pc, #628]	; (8004548 <HAL_RCC_OscConfig+0x2ac>)
 80042d4:	685b      	ldr	r3, [r3, #4]
 80042d6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80042da:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80042de:	d10b      	bne.n	80042f8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80042e0:	4b99      	ldr	r3, [pc, #612]	; (8004548 <HAL_RCC_OscConfig+0x2ac>)
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d05b      	beq.n	80043a4 <HAL_RCC_OscConfig+0x108>
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	685b      	ldr	r3, [r3, #4]
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d157      	bne.n	80043a4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80042f4:	2301      	movs	r3, #1
 80042f6:	e23f      	b.n	8004778 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	685b      	ldr	r3, [r3, #4]
 80042fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004300:	d106      	bne.n	8004310 <HAL_RCC_OscConfig+0x74>
 8004302:	4b91      	ldr	r3, [pc, #580]	; (8004548 <HAL_RCC_OscConfig+0x2ac>)
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	4a90      	ldr	r2, [pc, #576]	; (8004548 <HAL_RCC_OscConfig+0x2ac>)
 8004308:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800430c:	6013      	str	r3, [r2, #0]
 800430e:	e01d      	b.n	800434c <HAL_RCC_OscConfig+0xb0>
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	685b      	ldr	r3, [r3, #4]
 8004314:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004318:	d10c      	bne.n	8004334 <HAL_RCC_OscConfig+0x98>
 800431a:	4b8b      	ldr	r3, [pc, #556]	; (8004548 <HAL_RCC_OscConfig+0x2ac>)
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	4a8a      	ldr	r2, [pc, #552]	; (8004548 <HAL_RCC_OscConfig+0x2ac>)
 8004320:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004324:	6013      	str	r3, [r2, #0]
 8004326:	4b88      	ldr	r3, [pc, #544]	; (8004548 <HAL_RCC_OscConfig+0x2ac>)
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	4a87      	ldr	r2, [pc, #540]	; (8004548 <HAL_RCC_OscConfig+0x2ac>)
 800432c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004330:	6013      	str	r3, [r2, #0]
 8004332:	e00b      	b.n	800434c <HAL_RCC_OscConfig+0xb0>
 8004334:	4b84      	ldr	r3, [pc, #528]	; (8004548 <HAL_RCC_OscConfig+0x2ac>)
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	4a83      	ldr	r2, [pc, #524]	; (8004548 <HAL_RCC_OscConfig+0x2ac>)
 800433a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800433e:	6013      	str	r3, [r2, #0]
 8004340:	4b81      	ldr	r3, [pc, #516]	; (8004548 <HAL_RCC_OscConfig+0x2ac>)
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	4a80      	ldr	r2, [pc, #512]	; (8004548 <HAL_RCC_OscConfig+0x2ac>)
 8004346:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800434a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	685b      	ldr	r3, [r3, #4]
 8004350:	2b00      	cmp	r3, #0
 8004352:	d013      	beq.n	800437c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004354:	f7fd f956 	bl	8001604 <HAL_GetTick>
 8004358:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800435a:	e008      	b.n	800436e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800435c:	f7fd f952 	bl	8001604 <HAL_GetTick>
 8004360:	4602      	mov	r2, r0
 8004362:	693b      	ldr	r3, [r7, #16]
 8004364:	1ad3      	subs	r3, r2, r3
 8004366:	2b64      	cmp	r3, #100	; 0x64
 8004368:	d901      	bls.n	800436e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800436a:	2303      	movs	r3, #3
 800436c:	e204      	b.n	8004778 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800436e:	4b76      	ldr	r3, [pc, #472]	; (8004548 <HAL_RCC_OscConfig+0x2ac>)
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004376:	2b00      	cmp	r3, #0
 8004378:	d0f0      	beq.n	800435c <HAL_RCC_OscConfig+0xc0>
 800437a:	e014      	b.n	80043a6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800437c:	f7fd f942 	bl	8001604 <HAL_GetTick>
 8004380:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004382:	e008      	b.n	8004396 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004384:	f7fd f93e 	bl	8001604 <HAL_GetTick>
 8004388:	4602      	mov	r2, r0
 800438a:	693b      	ldr	r3, [r7, #16]
 800438c:	1ad3      	subs	r3, r2, r3
 800438e:	2b64      	cmp	r3, #100	; 0x64
 8004390:	d901      	bls.n	8004396 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004392:	2303      	movs	r3, #3
 8004394:	e1f0      	b.n	8004778 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004396:	4b6c      	ldr	r3, [pc, #432]	; (8004548 <HAL_RCC_OscConfig+0x2ac>)
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d1f0      	bne.n	8004384 <HAL_RCC_OscConfig+0xe8>
 80043a2:	e000      	b.n	80043a6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80043a4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	f003 0302 	and.w	r3, r3, #2
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d063      	beq.n	800447a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80043b2:	4b65      	ldr	r3, [pc, #404]	; (8004548 <HAL_RCC_OscConfig+0x2ac>)
 80043b4:	689b      	ldr	r3, [r3, #8]
 80043b6:	f003 030c 	and.w	r3, r3, #12
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d00b      	beq.n	80043d6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80043be:	4b62      	ldr	r3, [pc, #392]	; (8004548 <HAL_RCC_OscConfig+0x2ac>)
 80043c0:	689b      	ldr	r3, [r3, #8]
 80043c2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80043c6:	2b08      	cmp	r3, #8
 80043c8:	d11c      	bne.n	8004404 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80043ca:	4b5f      	ldr	r3, [pc, #380]	; (8004548 <HAL_RCC_OscConfig+0x2ac>)
 80043cc:	685b      	ldr	r3, [r3, #4]
 80043ce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d116      	bne.n	8004404 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80043d6:	4b5c      	ldr	r3, [pc, #368]	; (8004548 <HAL_RCC_OscConfig+0x2ac>)
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f003 0302 	and.w	r3, r3, #2
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d005      	beq.n	80043ee <HAL_RCC_OscConfig+0x152>
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	68db      	ldr	r3, [r3, #12]
 80043e6:	2b01      	cmp	r3, #1
 80043e8:	d001      	beq.n	80043ee <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80043ea:	2301      	movs	r3, #1
 80043ec:	e1c4      	b.n	8004778 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80043ee:	4b56      	ldr	r3, [pc, #344]	; (8004548 <HAL_RCC_OscConfig+0x2ac>)
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	691b      	ldr	r3, [r3, #16]
 80043fa:	00db      	lsls	r3, r3, #3
 80043fc:	4952      	ldr	r1, [pc, #328]	; (8004548 <HAL_RCC_OscConfig+0x2ac>)
 80043fe:	4313      	orrs	r3, r2
 8004400:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004402:	e03a      	b.n	800447a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	68db      	ldr	r3, [r3, #12]
 8004408:	2b00      	cmp	r3, #0
 800440a:	d020      	beq.n	800444e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800440c:	4b4f      	ldr	r3, [pc, #316]	; (800454c <HAL_RCC_OscConfig+0x2b0>)
 800440e:	2201      	movs	r2, #1
 8004410:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004412:	f7fd f8f7 	bl	8001604 <HAL_GetTick>
 8004416:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004418:	e008      	b.n	800442c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800441a:	f7fd f8f3 	bl	8001604 <HAL_GetTick>
 800441e:	4602      	mov	r2, r0
 8004420:	693b      	ldr	r3, [r7, #16]
 8004422:	1ad3      	subs	r3, r2, r3
 8004424:	2b02      	cmp	r3, #2
 8004426:	d901      	bls.n	800442c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004428:	2303      	movs	r3, #3
 800442a:	e1a5      	b.n	8004778 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800442c:	4b46      	ldr	r3, [pc, #280]	; (8004548 <HAL_RCC_OscConfig+0x2ac>)
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	f003 0302 	and.w	r3, r3, #2
 8004434:	2b00      	cmp	r3, #0
 8004436:	d0f0      	beq.n	800441a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004438:	4b43      	ldr	r3, [pc, #268]	; (8004548 <HAL_RCC_OscConfig+0x2ac>)
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	691b      	ldr	r3, [r3, #16]
 8004444:	00db      	lsls	r3, r3, #3
 8004446:	4940      	ldr	r1, [pc, #256]	; (8004548 <HAL_RCC_OscConfig+0x2ac>)
 8004448:	4313      	orrs	r3, r2
 800444a:	600b      	str	r3, [r1, #0]
 800444c:	e015      	b.n	800447a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800444e:	4b3f      	ldr	r3, [pc, #252]	; (800454c <HAL_RCC_OscConfig+0x2b0>)
 8004450:	2200      	movs	r2, #0
 8004452:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004454:	f7fd f8d6 	bl	8001604 <HAL_GetTick>
 8004458:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800445a:	e008      	b.n	800446e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800445c:	f7fd f8d2 	bl	8001604 <HAL_GetTick>
 8004460:	4602      	mov	r2, r0
 8004462:	693b      	ldr	r3, [r7, #16]
 8004464:	1ad3      	subs	r3, r2, r3
 8004466:	2b02      	cmp	r3, #2
 8004468:	d901      	bls.n	800446e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800446a:	2303      	movs	r3, #3
 800446c:	e184      	b.n	8004778 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800446e:	4b36      	ldr	r3, [pc, #216]	; (8004548 <HAL_RCC_OscConfig+0x2ac>)
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	f003 0302 	and.w	r3, r3, #2
 8004476:	2b00      	cmp	r3, #0
 8004478:	d1f0      	bne.n	800445c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f003 0308 	and.w	r3, r3, #8
 8004482:	2b00      	cmp	r3, #0
 8004484:	d030      	beq.n	80044e8 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	695b      	ldr	r3, [r3, #20]
 800448a:	2b00      	cmp	r3, #0
 800448c:	d016      	beq.n	80044bc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800448e:	4b30      	ldr	r3, [pc, #192]	; (8004550 <HAL_RCC_OscConfig+0x2b4>)
 8004490:	2201      	movs	r2, #1
 8004492:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004494:	f7fd f8b6 	bl	8001604 <HAL_GetTick>
 8004498:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800449a:	e008      	b.n	80044ae <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800449c:	f7fd f8b2 	bl	8001604 <HAL_GetTick>
 80044a0:	4602      	mov	r2, r0
 80044a2:	693b      	ldr	r3, [r7, #16]
 80044a4:	1ad3      	subs	r3, r2, r3
 80044a6:	2b02      	cmp	r3, #2
 80044a8:	d901      	bls.n	80044ae <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80044aa:	2303      	movs	r3, #3
 80044ac:	e164      	b.n	8004778 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80044ae:	4b26      	ldr	r3, [pc, #152]	; (8004548 <HAL_RCC_OscConfig+0x2ac>)
 80044b0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80044b2:	f003 0302 	and.w	r3, r3, #2
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d0f0      	beq.n	800449c <HAL_RCC_OscConfig+0x200>
 80044ba:	e015      	b.n	80044e8 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80044bc:	4b24      	ldr	r3, [pc, #144]	; (8004550 <HAL_RCC_OscConfig+0x2b4>)
 80044be:	2200      	movs	r2, #0
 80044c0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80044c2:	f7fd f89f 	bl	8001604 <HAL_GetTick>
 80044c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80044c8:	e008      	b.n	80044dc <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80044ca:	f7fd f89b 	bl	8001604 <HAL_GetTick>
 80044ce:	4602      	mov	r2, r0
 80044d0:	693b      	ldr	r3, [r7, #16]
 80044d2:	1ad3      	subs	r3, r2, r3
 80044d4:	2b02      	cmp	r3, #2
 80044d6:	d901      	bls.n	80044dc <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80044d8:	2303      	movs	r3, #3
 80044da:	e14d      	b.n	8004778 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80044dc:	4b1a      	ldr	r3, [pc, #104]	; (8004548 <HAL_RCC_OscConfig+0x2ac>)
 80044de:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80044e0:	f003 0302 	and.w	r3, r3, #2
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d1f0      	bne.n	80044ca <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	f003 0304 	and.w	r3, r3, #4
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	f000 80a0 	beq.w	8004636 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80044f6:	2300      	movs	r3, #0
 80044f8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80044fa:	4b13      	ldr	r3, [pc, #76]	; (8004548 <HAL_RCC_OscConfig+0x2ac>)
 80044fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004502:	2b00      	cmp	r3, #0
 8004504:	d10f      	bne.n	8004526 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004506:	2300      	movs	r3, #0
 8004508:	60bb      	str	r3, [r7, #8]
 800450a:	4b0f      	ldr	r3, [pc, #60]	; (8004548 <HAL_RCC_OscConfig+0x2ac>)
 800450c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800450e:	4a0e      	ldr	r2, [pc, #56]	; (8004548 <HAL_RCC_OscConfig+0x2ac>)
 8004510:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004514:	6413      	str	r3, [r2, #64]	; 0x40
 8004516:	4b0c      	ldr	r3, [pc, #48]	; (8004548 <HAL_RCC_OscConfig+0x2ac>)
 8004518:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800451a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800451e:	60bb      	str	r3, [r7, #8]
 8004520:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004522:	2301      	movs	r3, #1
 8004524:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004526:	4b0b      	ldr	r3, [pc, #44]	; (8004554 <HAL_RCC_OscConfig+0x2b8>)
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800452e:	2b00      	cmp	r3, #0
 8004530:	d121      	bne.n	8004576 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004532:	4b08      	ldr	r3, [pc, #32]	; (8004554 <HAL_RCC_OscConfig+0x2b8>)
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	4a07      	ldr	r2, [pc, #28]	; (8004554 <HAL_RCC_OscConfig+0x2b8>)
 8004538:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800453c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800453e:	f7fd f861 	bl	8001604 <HAL_GetTick>
 8004542:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004544:	e011      	b.n	800456a <HAL_RCC_OscConfig+0x2ce>
 8004546:	bf00      	nop
 8004548:	40023800 	.word	0x40023800
 800454c:	42470000 	.word	0x42470000
 8004550:	42470e80 	.word	0x42470e80
 8004554:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004558:	f7fd f854 	bl	8001604 <HAL_GetTick>
 800455c:	4602      	mov	r2, r0
 800455e:	693b      	ldr	r3, [r7, #16]
 8004560:	1ad3      	subs	r3, r2, r3
 8004562:	2b02      	cmp	r3, #2
 8004564:	d901      	bls.n	800456a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8004566:	2303      	movs	r3, #3
 8004568:	e106      	b.n	8004778 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800456a:	4b85      	ldr	r3, [pc, #532]	; (8004780 <HAL_RCC_OscConfig+0x4e4>)
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004572:	2b00      	cmp	r3, #0
 8004574:	d0f0      	beq.n	8004558 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	689b      	ldr	r3, [r3, #8]
 800457a:	2b01      	cmp	r3, #1
 800457c:	d106      	bne.n	800458c <HAL_RCC_OscConfig+0x2f0>
 800457e:	4b81      	ldr	r3, [pc, #516]	; (8004784 <HAL_RCC_OscConfig+0x4e8>)
 8004580:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004582:	4a80      	ldr	r2, [pc, #512]	; (8004784 <HAL_RCC_OscConfig+0x4e8>)
 8004584:	f043 0301 	orr.w	r3, r3, #1
 8004588:	6713      	str	r3, [r2, #112]	; 0x70
 800458a:	e01c      	b.n	80045c6 <HAL_RCC_OscConfig+0x32a>
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	689b      	ldr	r3, [r3, #8]
 8004590:	2b05      	cmp	r3, #5
 8004592:	d10c      	bne.n	80045ae <HAL_RCC_OscConfig+0x312>
 8004594:	4b7b      	ldr	r3, [pc, #492]	; (8004784 <HAL_RCC_OscConfig+0x4e8>)
 8004596:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004598:	4a7a      	ldr	r2, [pc, #488]	; (8004784 <HAL_RCC_OscConfig+0x4e8>)
 800459a:	f043 0304 	orr.w	r3, r3, #4
 800459e:	6713      	str	r3, [r2, #112]	; 0x70
 80045a0:	4b78      	ldr	r3, [pc, #480]	; (8004784 <HAL_RCC_OscConfig+0x4e8>)
 80045a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045a4:	4a77      	ldr	r2, [pc, #476]	; (8004784 <HAL_RCC_OscConfig+0x4e8>)
 80045a6:	f043 0301 	orr.w	r3, r3, #1
 80045aa:	6713      	str	r3, [r2, #112]	; 0x70
 80045ac:	e00b      	b.n	80045c6 <HAL_RCC_OscConfig+0x32a>
 80045ae:	4b75      	ldr	r3, [pc, #468]	; (8004784 <HAL_RCC_OscConfig+0x4e8>)
 80045b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045b2:	4a74      	ldr	r2, [pc, #464]	; (8004784 <HAL_RCC_OscConfig+0x4e8>)
 80045b4:	f023 0301 	bic.w	r3, r3, #1
 80045b8:	6713      	str	r3, [r2, #112]	; 0x70
 80045ba:	4b72      	ldr	r3, [pc, #456]	; (8004784 <HAL_RCC_OscConfig+0x4e8>)
 80045bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045be:	4a71      	ldr	r2, [pc, #452]	; (8004784 <HAL_RCC_OscConfig+0x4e8>)
 80045c0:	f023 0304 	bic.w	r3, r3, #4
 80045c4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	689b      	ldr	r3, [r3, #8]
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d015      	beq.n	80045fa <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045ce:	f7fd f819 	bl	8001604 <HAL_GetTick>
 80045d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045d4:	e00a      	b.n	80045ec <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80045d6:	f7fd f815 	bl	8001604 <HAL_GetTick>
 80045da:	4602      	mov	r2, r0
 80045dc:	693b      	ldr	r3, [r7, #16]
 80045de:	1ad3      	subs	r3, r2, r3
 80045e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80045e4:	4293      	cmp	r3, r2
 80045e6:	d901      	bls.n	80045ec <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80045e8:	2303      	movs	r3, #3
 80045ea:	e0c5      	b.n	8004778 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045ec:	4b65      	ldr	r3, [pc, #404]	; (8004784 <HAL_RCC_OscConfig+0x4e8>)
 80045ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045f0:	f003 0302 	and.w	r3, r3, #2
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d0ee      	beq.n	80045d6 <HAL_RCC_OscConfig+0x33a>
 80045f8:	e014      	b.n	8004624 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80045fa:	f7fd f803 	bl	8001604 <HAL_GetTick>
 80045fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004600:	e00a      	b.n	8004618 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004602:	f7fc ffff 	bl	8001604 <HAL_GetTick>
 8004606:	4602      	mov	r2, r0
 8004608:	693b      	ldr	r3, [r7, #16]
 800460a:	1ad3      	subs	r3, r2, r3
 800460c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004610:	4293      	cmp	r3, r2
 8004612:	d901      	bls.n	8004618 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8004614:	2303      	movs	r3, #3
 8004616:	e0af      	b.n	8004778 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004618:	4b5a      	ldr	r3, [pc, #360]	; (8004784 <HAL_RCC_OscConfig+0x4e8>)
 800461a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800461c:	f003 0302 	and.w	r3, r3, #2
 8004620:	2b00      	cmp	r3, #0
 8004622:	d1ee      	bne.n	8004602 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004624:	7dfb      	ldrb	r3, [r7, #23]
 8004626:	2b01      	cmp	r3, #1
 8004628:	d105      	bne.n	8004636 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800462a:	4b56      	ldr	r3, [pc, #344]	; (8004784 <HAL_RCC_OscConfig+0x4e8>)
 800462c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800462e:	4a55      	ldr	r2, [pc, #340]	; (8004784 <HAL_RCC_OscConfig+0x4e8>)
 8004630:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004634:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	699b      	ldr	r3, [r3, #24]
 800463a:	2b00      	cmp	r3, #0
 800463c:	f000 809b 	beq.w	8004776 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004640:	4b50      	ldr	r3, [pc, #320]	; (8004784 <HAL_RCC_OscConfig+0x4e8>)
 8004642:	689b      	ldr	r3, [r3, #8]
 8004644:	f003 030c 	and.w	r3, r3, #12
 8004648:	2b08      	cmp	r3, #8
 800464a:	d05c      	beq.n	8004706 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	699b      	ldr	r3, [r3, #24]
 8004650:	2b02      	cmp	r3, #2
 8004652:	d141      	bne.n	80046d8 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004654:	4b4c      	ldr	r3, [pc, #304]	; (8004788 <HAL_RCC_OscConfig+0x4ec>)
 8004656:	2200      	movs	r2, #0
 8004658:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800465a:	f7fc ffd3 	bl	8001604 <HAL_GetTick>
 800465e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004660:	e008      	b.n	8004674 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004662:	f7fc ffcf 	bl	8001604 <HAL_GetTick>
 8004666:	4602      	mov	r2, r0
 8004668:	693b      	ldr	r3, [r7, #16]
 800466a:	1ad3      	subs	r3, r2, r3
 800466c:	2b02      	cmp	r3, #2
 800466e:	d901      	bls.n	8004674 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8004670:	2303      	movs	r3, #3
 8004672:	e081      	b.n	8004778 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004674:	4b43      	ldr	r3, [pc, #268]	; (8004784 <HAL_RCC_OscConfig+0x4e8>)
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800467c:	2b00      	cmp	r3, #0
 800467e:	d1f0      	bne.n	8004662 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	69da      	ldr	r2, [r3, #28]
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	6a1b      	ldr	r3, [r3, #32]
 8004688:	431a      	orrs	r2, r3
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800468e:	019b      	lsls	r3, r3, #6
 8004690:	431a      	orrs	r2, r3
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004696:	085b      	lsrs	r3, r3, #1
 8004698:	3b01      	subs	r3, #1
 800469a:	041b      	lsls	r3, r3, #16
 800469c:	431a      	orrs	r2, r3
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046a2:	061b      	lsls	r3, r3, #24
 80046a4:	4937      	ldr	r1, [pc, #220]	; (8004784 <HAL_RCC_OscConfig+0x4e8>)
 80046a6:	4313      	orrs	r3, r2
 80046a8:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80046aa:	4b37      	ldr	r3, [pc, #220]	; (8004788 <HAL_RCC_OscConfig+0x4ec>)
 80046ac:	2201      	movs	r2, #1
 80046ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046b0:	f7fc ffa8 	bl	8001604 <HAL_GetTick>
 80046b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80046b6:	e008      	b.n	80046ca <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80046b8:	f7fc ffa4 	bl	8001604 <HAL_GetTick>
 80046bc:	4602      	mov	r2, r0
 80046be:	693b      	ldr	r3, [r7, #16]
 80046c0:	1ad3      	subs	r3, r2, r3
 80046c2:	2b02      	cmp	r3, #2
 80046c4:	d901      	bls.n	80046ca <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80046c6:	2303      	movs	r3, #3
 80046c8:	e056      	b.n	8004778 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80046ca:	4b2e      	ldr	r3, [pc, #184]	; (8004784 <HAL_RCC_OscConfig+0x4e8>)
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d0f0      	beq.n	80046b8 <HAL_RCC_OscConfig+0x41c>
 80046d6:	e04e      	b.n	8004776 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80046d8:	4b2b      	ldr	r3, [pc, #172]	; (8004788 <HAL_RCC_OscConfig+0x4ec>)
 80046da:	2200      	movs	r2, #0
 80046dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046de:	f7fc ff91 	bl	8001604 <HAL_GetTick>
 80046e2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80046e4:	e008      	b.n	80046f8 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80046e6:	f7fc ff8d 	bl	8001604 <HAL_GetTick>
 80046ea:	4602      	mov	r2, r0
 80046ec:	693b      	ldr	r3, [r7, #16]
 80046ee:	1ad3      	subs	r3, r2, r3
 80046f0:	2b02      	cmp	r3, #2
 80046f2:	d901      	bls.n	80046f8 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80046f4:	2303      	movs	r3, #3
 80046f6:	e03f      	b.n	8004778 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80046f8:	4b22      	ldr	r3, [pc, #136]	; (8004784 <HAL_RCC_OscConfig+0x4e8>)
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004700:	2b00      	cmp	r3, #0
 8004702:	d1f0      	bne.n	80046e6 <HAL_RCC_OscConfig+0x44a>
 8004704:	e037      	b.n	8004776 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	699b      	ldr	r3, [r3, #24]
 800470a:	2b01      	cmp	r3, #1
 800470c:	d101      	bne.n	8004712 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800470e:	2301      	movs	r3, #1
 8004710:	e032      	b.n	8004778 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004712:	4b1c      	ldr	r3, [pc, #112]	; (8004784 <HAL_RCC_OscConfig+0x4e8>)
 8004714:	685b      	ldr	r3, [r3, #4]
 8004716:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	699b      	ldr	r3, [r3, #24]
 800471c:	2b01      	cmp	r3, #1
 800471e:	d028      	beq.n	8004772 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800472a:	429a      	cmp	r2, r3
 800472c:	d121      	bne.n	8004772 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004738:	429a      	cmp	r2, r3
 800473a:	d11a      	bne.n	8004772 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800473c:	68fa      	ldr	r2, [r7, #12]
 800473e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004742:	4013      	ands	r3, r2
 8004744:	687a      	ldr	r2, [r7, #4]
 8004746:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004748:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800474a:	4293      	cmp	r3, r2
 800474c:	d111      	bne.n	8004772 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004758:	085b      	lsrs	r3, r3, #1
 800475a:	3b01      	subs	r3, #1
 800475c:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800475e:	429a      	cmp	r2, r3
 8004760:	d107      	bne.n	8004772 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800476c:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800476e:	429a      	cmp	r2, r3
 8004770:	d001      	beq.n	8004776 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8004772:	2301      	movs	r3, #1
 8004774:	e000      	b.n	8004778 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8004776:	2300      	movs	r3, #0
}
 8004778:	4618      	mov	r0, r3
 800477a:	3718      	adds	r7, #24
 800477c:	46bd      	mov	sp, r7
 800477e:	bd80      	pop	{r7, pc}
 8004780:	40007000 	.word	0x40007000
 8004784:	40023800 	.word	0x40023800
 8004788:	42470060 	.word	0x42470060

0800478c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800478c:	b580      	push	{r7, lr}
 800478e:	b084      	sub	sp, #16
 8004790:	af00      	add	r7, sp, #0
 8004792:	6078      	str	r0, [r7, #4]
 8004794:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	2b00      	cmp	r3, #0
 800479a:	d101      	bne.n	80047a0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800479c:	2301      	movs	r3, #1
 800479e:	e0cc      	b.n	800493a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80047a0:	4b68      	ldr	r3, [pc, #416]	; (8004944 <HAL_RCC_ClockConfig+0x1b8>)
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f003 0307 	and.w	r3, r3, #7
 80047a8:	683a      	ldr	r2, [r7, #0]
 80047aa:	429a      	cmp	r2, r3
 80047ac:	d90c      	bls.n	80047c8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80047ae:	4b65      	ldr	r3, [pc, #404]	; (8004944 <HAL_RCC_ClockConfig+0x1b8>)
 80047b0:	683a      	ldr	r2, [r7, #0]
 80047b2:	b2d2      	uxtb	r2, r2
 80047b4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80047b6:	4b63      	ldr	r3, [pc, #396]	; (8004944 <HAL_RCC_ClockConfig+0x1b8>)
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	f003 0307 	and.w	r3, r3, #7
 80047be:	683a      	ldr	r2, [r7, #0]
 80047c0:	429a      	cmp	r2, r3
 80047c2:	d001      	beq.n	80047c8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80047c4:	2301      	movs	r3, #1
 80047c6:	e0b8      	b.n	800493a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	f003 0302 	and.w	r3, r3, #2
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d020      	beq.n	8004816 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	f003 0304 	and.w	r3, r3, #4
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d005      	beq.n	80047ec <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80047e0:	4b59      	ldr	r3, [pc, #356]	; (8004948 <HAL_RCC_ClockConfig+0x1bc>)
 80047e2:	689b      	ldr	r3, [r3, #8]
 80047e4:	4a58      	ldr	r2, [pc, #352]	; (8004948 <HAL_RCC_ClockConfig+0x1bc>)
 80047e6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80047ea:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	f003 0308 	and.w	r3, r3, #8
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d005      	beq.n	8004804 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80047f8:	4b53      	ldr	r3, [pc, #332]	; (8004948 <HAL_RCC_ClockConfig+0x1bc>)
 80047fa:	689b      	ldr	r3, [r3, #8]
 80047fc:	4a52      	ldr	r2, [pc, #328]	; (8004948 <HAL_RCC_ClockConfig+0x1bc>)
 80047fe:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004802:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004804:	4b50      	ldr	r3, [pc, #320]	; (8004948 <HAL_RCC_ClockConfig+0x1bc>)
 8004806:	689b      	ldr	r3, [r3, #8]
 8004808:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	689b      	ldr	r3, [r3, #8]
 8004810:	494d      	ldr	r1, [pc, #308]	; (8004948 <HAL_RCC_ClockConfig+0x1bc>)
 8004812:	4313      	orrs	r3, r2
 8004814:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	f003 0301 	and.w	r3, r3, #1
 800481e:	2b00      	cmp	r3, #0
 8004820:	d044      	beq.n	80048ac <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	685b      	ldr	r3, [r3, #4]
 8004826:	2b01      	cmp	r3, #1
 8004828:	d107      	bne.n	800483a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800482a:	4b47      	ldr	r3, [pc, #284]	; (8004948 <HAL_RCC_ClockConfig+0x1bc>)
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004832:	2b00      	cmp	r3, #0
 8004834:	d119      	bne.n	800486a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004836:	2301      	movs	r3, #1
 8004838:	e07f      	b.n	800493a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	685b      	ldr	r3, [r3, #4]
 800483e:	2b02      	cmp	r3, #2
 8004840:	d003      	beq.n	800484a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004846:	2b03      	cmp	r3, #3
 8004848:	d107      	bne.n	800485a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800484a:	4b3f      	ldr	r3, [pc, #252]	; (8004948 <HAL_RCC_ClockConfig+0x1bc>)
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004852:	2b00      	cmp	r3, #0
 8004854:	d109      	bne.n	800486a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004856:	2301      	movs	r3, #1
 8004858:	e06f      	b.n	800493a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800485a:	4b3b      	ldr	r3, [pc, #236]	; (8004948 <HAL_RCC_ClockConfig+0x1bc>)
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	f003 0302 	and.w	r3, r3, #2
 8004862:	2b00      	cmp	r3, #0
 8004864:	d101      	bne.n	800486a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004866:	2301      	movs	r3, #1
 8004868:	e067      	b.n	800493a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800486a:	4b37      	ldr	r3, [pc, #220]	; (8004948 <HAL_RCC_ClockConfig+0x1bc>)
 800486c:	689b      	ldr	r3, [r3, #8]
 800486e:	f023 0203 	bic.w	r2, r3, #3
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	685b      	ldr	r3, [r3, #4]
 8004876:	4934      	ldr	r1, [pc, #208]	; (8004948 <HAL_RCC_ClockConfig+0x1bc>)
 8004878:	4313      	orrs	r3, r2
 800487a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800487c:	f7fc fec2 	bl	8001604 <HAL_GetTick>
 8004880:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004882:	e00a      	b.n	800489a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004884:	f7fc febe 	bl	8001604 <HAL_GetTick>
 8004888:	4602      	mov	r2, r0
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	1ad3      	subs	r3, r2, r3
 800488e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004892:	4293      	cmp	r3, r2
 8004894:	d901      	bls.n	800489a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004896:	2303      	movs	r3, #3
 8004898:	e04f      	b.n	800493a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800489a:	4b2b      	ldr	r3, [pc, #172]	; (8004948 <HAL_RCC_ClockConfig+0x1bc>)
 800489c:	689b      	ldr	r3, [r3, #8]
 800489e:	f003 020c 	and.w	r2, r3, #12
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	685b      	ldr	r3, [r3, #4]
 80048a6:	009b      	lsls	r3, r3, #2
 80048a8:	429a      	cmp	r2, r3
 80048aa:	d1eb      	bne.n	8004884 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80048ac:	4b25      	ldr	r3, [pc, #148]	; (8004944 <HAL_RCC_ClockConfig+0x1b8>)
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	f003 0307 	and.w	r3, r3, #7
 80048b4:	683a      	ldr	r2, [r7, #0]
 80048b6:	429a      	cmp	r2, r3
 80048b8:	d20c      	bcs.n	80048d4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80048ba:	4b22      	ldr	r3, [pc, #136]	; (8004944 <HAL_RCC_ClockConfig+0x1b8>)
 80048bc:	683a      	ldr	r2, [r7, #0]
 80048be:	b2d2      	uxtb	r2, r2
 80048c0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80048c2:	4b20      	ldr	r3, [pc, #128]	; (8004944 <HAL_RCC_ClockConfig+0x1b8>)
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	f003 0307 	and.w	r3, r3, #7
 80048ca:	683a      	ldr	r2, [r7, #0]
 80048cc:	429a      	cmp	r2, r3
 80048ce:	d001      	beq.n	80048d4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80048d0:	2301      	movs	r3, #1
 80048d2:	e032      	b.n	800493a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	f003 0304 	and.w	r3, r3, #4
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d008      	beq.n	80048f2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80048e0:	4b19      	ldr	r3, [pc, #100]	; (8004948 <HAL_RCC_ClockConfig+0x1bc>)
 80048e2:	689b      	ldr	r3, [r3, #8]
 80048e4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	68db      	ldr	r3, [r3, #12]
 80048ec:	4916      	ldr	r1, [pc, #88]	; (8004948 <HAL_RCC_ClockConfig+0x1bc>)
 80048ee:	4313      	orrs	r3, r2
 80048f0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	f003 0308 	and.w	r3, r3, #8
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d009      	beq.n	8004912 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80048fe:	4b12      	ldr	r3, [pc, #72]	; (8004948 <HAL_RCC_ClockConfig+0x1bc>)
 8004900:	689b      	ldr	r3, [r3, #8]
 8004902:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	691b      	ldr	r3, [r3, #16]
 800490a:	00db      	lsls	r3, r3, #3
 800490c:	490e      	ldr	r1, [pc, #56]	; (8004948 <HAL_RCC_ClockConfig+0x1bc>)
 800490e:	4313      	orrs	r3, r2
 8004910:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004912:	f000 f821 	bl	8004958 <HAL_RCC_GetSysClockFreq>
 8004916:	4602      	mov	r2, r0
 8004918:	4b0b      	ldr	r3, [pc, #44]	; (8004948 <HAL_RCC_ClockConfig+0x1bc>)
 800491a:	689b      	ldr	r3, [r3, #8]
 800491c:	091b      	lsrs	r3, r3, #4
 800491e:	f003 030f 	and.w	r3, r3, #15
 8004922:	490a      	ldr	r1, [pc, #40]	; (800494c <HAL_RCC_ClockConfig+0x1c0>)
 8004924:	5ccb      	ldrb	r3, [r1, r3]
 8004926:	fa22 f303 	lsr.w	r3, r2, r3
 800492a:	4a09      	ldr	r2, [pc, #36]	; (8004950 <HAL_RCC_ClockConfig+0x1c4>)
 800492c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800492e:	4b09      	ldr	r3, [pc, #36]	; (8004954 <HAL_RCC_ClockConfig+0x1c8>)
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	4618      	mov	r0, r3
 8004934:	f7fc fe22 	bl	800157c <HAL_InitTick>

  return HAL_OK;
 8004938:	2300      	movs	r3, #0
}
 800493a:	4618      	mov	r0, r3
 800493c:	3710      	adds	r7, #16
 800493e:	46bd      	mov	sp, r7
 8004940:	bd80      	pop	{r7, pc}
 8004942:	bf00      	nop
 8004944:	40023c00 	.word	0x40023c00
 8004948:	40023800 	.word	0x40023800
 800494c:	08008894 	.word	0x08008894
 8004950:	20000000 	.word	0x20000000
 8004954:	20000008 	.word	0x20000008

08004958 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004958:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800495c:	b084      	sub	sp, #16
 800495e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004960:	2300      	movs	r3, #0
 8004962:	607b      	str	r3, [r7, #4]
 8004964:	2300      	movs	r3, #0
 8004966:	60fb      	str	r3, [r7, #12]
 8004968:	2300      	movs	r3, #0
 800496a:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800496c:	2300      	movs	r3, #0
 800496e:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004970:	4b67      	ldr	r3, [pc, #412]	; (8004b10 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004972:	689b      	ldr	r3, [r3, #8]
 8004974:	f003 030c 	and.w	r3, r3, #12
 8004978:	2b08      	cmp	r3, #8
 800497a:	d00d      	beq.n	8004998 <HAL_RCC_GetSysClockFreq+0x40>
 800497c:	2b08      	cmp	r3, #8
 800497e:	f200 80bd 	bhi.w	8004afc <HAL_RCC_GetSysClockFreq+0x1a4>
 8004982:	2b00      	cmp	r3, #0
 8004984:	d002      	beq.n	800498c <HAL_RCC_GetSysClockFreq+0x34>
 8004986:	2b04      	cmp	r3, #4
 8004988:	d003      	beq.n	8004992 <HAL_RCC_GetSysClockFreq+0x3a>
 800498a:	e0b7      	b.n	8004afc <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800498c:	4b61      	ldr	r3, [pc, #388]	; (8004b14 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800498e:	60bb      	str	r3, [r7, #8]
       break;
 8004990:	e0b7      	b.n	8004b02 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004992:	4b61      	ldr	r3, [pc, #388]	; (8004b18 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8004994:	60bb      	str	r3, [r7, #8]
      break;
 8004996:	e0b4      	b.n	8004b02 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004998:	4b5d      	ldr	r3, [pc, #372]	; (8004b10 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800499a:	685b      	ldr	r3, [r3, #4]
 800499c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80049a0:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80049a2:	4b5b      	ldr	r3, [pc, #364]	; (8004b10 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80049a4:	685b      	ldr	r3, [r3, #4]
 80049a6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d04d      	beq.n	8004a4a <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80049ae:	4b58      	ldr	r3, [pc, #352]	; (8004b10 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80049b0:	685b      	ldr	r3, [r3, #4]
 80049b2:	099b      	lsrs	r3, r3, #6
 80049b4:	461a      	mov	r2, r3
 80049b6:	f04f 0300 	mov.w	r3, #0
 80049ba:	f240 10ff 	movw	r0, #511	; 0x1ff
 80049be:	f04f 0100 	mov.w	r1, #0
 80049c2:	ea02 0800 	and.w	r8, r2, r0
 80049c6:	ea03 0901 	and.w	r9, r3, r1
 80049ca:	4640      	mov	r0, r8
 80049cc:	4649      	mov	r1, r9
 80049ce:	f04f 0200 	mov.w	r2, #0
 80049d2:	f04f 0300 	mov.w	r3, #0
 80049d6:	014b      	lsls	r3, r1, #5
 80049d8:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80049dc:	0142      	lsls	r2, r0, #5
 80049de:	4610      	mov	r0, r2
 80049e0:	4619      	mov	r1, r3
 80049e2:	ebb0 0008 	subs.w	r0, r0, r8
 80049e6:	eb61 0109 	sbc.w	r1, r1, r9
 80049ea:	f04f 0200 	mov.w	r2, #0
 80049ee:	f04f 0300 	mov.w	r3, #0
 80049f2:	018b      	lsls	r3, r1, #6
 80049f4:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80049f8:	0182      	lsls	r2, r0, #6
 80049fa:	1a12      	subs	r2, r2, r0
 80049fc:	eb63 0301 	sbc.w	r3, r3, r1
 8004a00:	f04f 0000 	mov.w	r0, #0
 8004a04:	f04f 0100 	mov.w	r1, #0
 8004a08:	00d9      	lsls	r1, r3, #3
 8004a0a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004a0e:	00d0      	lsls	r0, r2, #3
 8004a10:	4602      	mov	r2, r0
 8004a12:	460b      	mov	r3, r1
 8004a14:	eb12 0208 	adds.w	r2, r2, r8
 8004a18:	eb43 0309 	adc.w	r3, r3, r9
 8004a1c:	f04f 0000 	mov.w	r0, #0
 8004a20:	f04f 0100 	mov.w	r1, #0
 8004a24:	0259      	lsls	r1, r3, #9
 8004a26:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8004a2a:	0250      	lsls	r0, r2, #9
 8004a2c:	4602      	mov	r2, r0
 8004a2e:	460b      	mov	r3, r1
 8004a30:	4610      	mov	r0, r2
 8004a32:	4619      	mov	r1, r3
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	461a      	mov	r2, r3
 8004a38:	f04f 0300 	mov.w	r3, #0
 8004a3c:	f7fb fbc4 	bl	80001c8 <__aeabi_uldivmod>
 8004a40:	4602      	mov	r2, r0
 8004a42:	460b      	mov	r3, r1
 8004a44:	4613      	mov	r3, r2
 8004a46:	60fb      	str	r3, [r7, #12]
 8004a48:	e04a      	b.n	8004ae0 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004a4a:	4b31      	ldr	r3, [pc, #196]	; (8004b10 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004a4c:	685b      	ldr	r3, [r3, #4]
 8004a4e:	099b      	lsrs	r3, r3, #6
 8004a50:	461a      	mov	r2, r3
 8004a52:	f04f 0300 	mov.w	r3, #0
 8004a56:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004a5a:	f04f 0100 	mov.w	r1, #0
 8004a5e:	ea02 0400 	and.w	r4, r2, r0
 8004a62:	ea03 0501 	and.w	r5, r3, r1
 8004a66:	4620      	mov	r0, r4
 8004a68:	4629      	mov	r1, r5
 8004a6a:	f04f 0200 	mov.w	r2, #0
 8004a6e:	f04f 0300 	mov.w	r3, #0
 8004a72:	014b      	lsls	r3, r1, #5
 8004a74:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004a78:	0142      	lsls	r2, r0, #5
 8004a7a:	4610      	mov	r0, r2
 8004a7c:	4619      	mov	r1, r3
 8004a7e:	1b00      	subs	r0, r0, r4
 8004a80:	eb61 0105 	sbc.w	r1, r1, r5
 8004a84:	f04f 0200 	mov.w	r2, #0
 8004a88:	f04f 0300 	mov.w	r3, #0
 8004a8c:	018b      	lsls	r3, r1, #6
 8004a8e:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004a92:	0182      	lsls	r2, r0, #6
 8004a94:	1a12      	subs	r2, r2, r0
 8004a96:	eb63 0301 	sbc.w	r3, r3, r1
 8004a9a:	f04f 0000 	mov.w	r0, #0
 8004a9e:	f04f 0100 	mov.w	r1, #0
 8004aa2:	00d9      	lsls	r1, r3, #3
 8004aa4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004aa8:	00d0      	lsls	r0, r2, #3
 8004aaa:	4602      	mov	r2, r0
 8004aac:	460b      	mov	r3, r1
 8004aae:	1912      	adds	r2, r2, r4
 8004ab0:	eb45 0303 	adc.w	r3, r5, r3
 8004ab4:	f04f 0000 	mov.w	r0, #0
 8004ab8:	f04f 0100 	mov.w	r1, #0
 8004abc:	0299      	lsls	r1, r3, #10
 8004abe:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8004ac2:	0290      	lsls	r0, r2, #10
 8004ac4:	4602      	mov	r2, r0
 8004ac6:	460b      	mov	r3, r1
 8004ac8:	4610      	mov	r0, r2
 8004aca:	4619      	mov	r1, r3
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	461a      	mov	r2, r3
 8004ad0:	f04f 0300 	mov.w	r3, #0
 8004ad4:	f7fb fb78 	bl	80001c8 <__aeabi_uldivmod>
 8004ad8:	4602      	mov	r2, r0
 8004ada:	460b      	mov	r3, r1
 8004adc:	4613      	mov	r3, r2
 8004ade:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004ae0:	4b0b      	ldr	r3, [pc, #44]	; (8004b10 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004ae2:	685b      	ldr	r3, [r3, #4]
 8004ae4:	0c1b      	lsrs	r3, r3, #16
 8004ae6:	f003 0303 	and.w	r3, r3, #3
 8004aea:	3301      	adds	r3, #1
 8004aec:	005b      	lsls	r3, r3, #1
 8004aee:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8004af0:	68fa      	ldr	r2, [r7, #12]
 8004af2:	683b      	ldr	r3, [r7, #0]
 8004af4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004af8:	60bb      	str	r3, [r7, #8]
      break;
 8004afa:	e002      	b.n	8004b02 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004afc:	4b05      	ldr	r3, [pc, #20]	; (8004b14 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8004afe:	60bb      	str	r3, [r7, #8]
      break;
 8004b00:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004b02:	68bb      	ldr	r3, [r7, #8]
}
 8004b04:	4618      	mov	r0, r3
 8004b06:	3710      	adds	r7, #16
 8004b08:	46bd      	mov	sp, r7
 8004b0a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8004b0e:	bf00      	nop
 8004b10:	40023800 	.word	0x40023800
 8004b14:	00f42400 	.word	0x00f42400
 8004b18:	007a1200 	.word	0x007a1200

08004b1c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004b1c:	b480      	push	{r7}
 8004b1e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004b20:	4b03      	ldr	r3, [pc, #12]	; (8004b30 <HAL_RCC_GetHCLKFreq+0x14>)
 8004b22:	681b      	ldr	r3, [r3, #0]
}
 8004b24:	4618      	mov	r0, r3
 8004b26:	46bd      	mov	sp, r7
 8004b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b2c:	4770      	bx	lr
 8004b2e:	bf00      	nop
 8004b30:	20000000 	.word	0x20000000

08004b34 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004b34:	b580      	push	{r7, lr}
 8004b36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004b38:	f7ff fff0 	bl	8004b1c <HAL_RCC_GetHCLKFreq>
 8004b3c:	4602      	mov	r2, r0
 8004b3e:	4b05      	ldr	r3, [pc, #20]	; (8004b54 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004b40:	689b      	ldr	r3, [r3, #8]
 8004b42:	0a9b      	lsrs	r3, r3, #10
 8004b44:	f003 0307 	and.w	r3, r3, #7
 8004b48:	4903      	ldr	r1, [pc, #12]	; (8004b58 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004b4a:	5ccb      	ldrb	r3, [r1, r3]
 8004b4c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004b50:	4618      	mov	r0, r3
 8004b52:	bd80      	pop	{r7, pc}
 8004b54:	40023800 	.word	0x40023800
 8004b58:	080088a4 	.word	0x080088a4

08004b5c <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004b5c:	b580      	push	{r7, lr}
 8004b5e:	b086      	sub	sp, #24
 8004b60:	af00      	add	r7, sp, #0
 8004b62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004b64:	2300      	movs	r3, #0
 8004b66:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8004b68:	2300      	movs	r3, #0
 8004b6a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	f003 0301 	and.w	r3, r3, #1
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d105      	bne.n	8004b84 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d035      	beq.n	8004bf0 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004b84:	4b62      	ldr	r3, [pc, #392]	; (8004d10 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004b86:	2200      	movs	r2, #0
 8004b88:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004b8a:	f7fc fd3b 	bl	8001604 <HAL_GetTick>
 8004b8e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004b90:	e008      	b.n	8004ba4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004b92:	f7fc fd37 	bl	8001604 <HAL_GetTick>
 8004b96:	4602      	mov	r2, r0
 8004b98:	697b      	ldr	r3, [r7, #20]
 8004b9a:	1ad3      	subs	r3, r2, r3
 8004b9c:	2b02      	cmp	r3, #2
 8004b9e:	d901      	bls.n	8004ba4 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004ba0:	2303      	movs	r3, #3
 8004ba2:	e0b0      	b.n	8004d06 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004ba4:	4b5b      	ldr	r3, [pc, #364]	; (8004d14 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d1f0      	bne.n	8004b92 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	685b      	ldr	r3, [r3, #4]
 8004bb4:	019a      	lsls	r2, r3, #6
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	689b      	ldr	r3, [r3, #8]
 8004bba:	071b      	lsls	r3, r3, #28
 8004bbc:	4955      	ldr	r1, [pc, #340]	; (8004d14 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004bbe:	4313      	orrs	r3, r2
 8004bc0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004bc4:	4b52      	ldr	r3, [pc, #328]	; (8004d10 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004bc6:	2201      	movs	r2, #1
 8004bc8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004bca:	f7fc fd1b 	bl	8001604 <HAL_GetTick>
 8004bce:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004bd0:	e008      	b.n	8004be4 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004bd2:	f7fc fd17 	bl	8001604 <HAL_GetTick>
 8004bd6:	4602      	mov	r2, r0
 8004bd8:	697b      	ldr	r3, [r7, #20]
 8004bda:	1ad3      	subs	r3, r2, r3
 8004bdc:	2b02      	cmp	r3, #2
 8004bde:	d901      	bls.n	8004be4 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004be0:	2303      	movs	r3, #3
 8004be2:	e090      	b.n	8004d06 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004be4:	4b4b      	ldr	r3, [pc, #300]	; (8004d14 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d0f0      	beq.n	8004bd2 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	f003 0302 	and.w	r3, r3, #2
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	f000 8083 	beq.w	8004d04 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004bfe:	2300      	movs	r3, #0
 8004c00:	60fb      	str	r3, [r7, #12]
 8004c02:	4b44      	ldr	r3, [pc, #272]	; (8004d14 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004c04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c06:	4a43      	ldr	r2, [pc, #268]	; (8004d14 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004c08:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004c0c:	6413      	str	r3, [r2, #64]	; 0x40
 8004c0e:	4b41      	ldr	r3, [pc, #260]	; (8004d14 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004c10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c12:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c16:	60fb      	str	r3, [r7, #12]
 8004c18:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004c1a:	4b3f      	ldr	r3, [pc, #252]	; (8004d18 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	4a3e      	ldr	r2, [pc, #248]	; (8004d18 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004c20:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c24:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004c26:	f7fc fced 	bl	8001604 <HAL_GetTick>
 8004c2a:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004c2c:	e008      	b.n	8004c40 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8004c2e:	f7fc fce9 	bl	8001604 <HAL_GetTick>
 8004c32:	4602      	mov	r2, r0
 8004c34:	697b      	ldr	r3, [r7, #20]
 8004c36:	1ad3      	subs	r3, r2, r3
 8004c38:	2b02      	cmp	r3, #2
 8004c3a:	d901      	bls.n	8004c40 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8004c3c:	2303      	movs	r3, #3
 8004c3e:	e062      	b.n	8004d06 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004c40:	4b35      	ldr	r3, [pc, #212]	; (8004d18 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d0f0      	beq.n	8004c2e <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004c4c:	4b31      	ldr	r3, [pc, #196]	; (8004d14 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004c4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c50:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004c54:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004c56:	693b      	ldr	r3, [r7, #16]
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d02f      	beq.n	8004cbc <HAL_RCCEx_PeriphCLKConfig+0x160>
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	68db      	ldr	r3, [r3, #12]
 8004c60:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004c64:	693a      	ldr	r2, [r7, #16]
 8004c66:	429a      	cmp	r2, r3
 8004c68:	d028      	beq.n	8004cbc <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004c6a:	4b2a      	ldr	r3, [pc, #168]	; (8004d14 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004c6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c6e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004c72:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004c74:	4b29      	ldr	r3, [pc, #164]	; (8004d1c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004c76:	2201      	movs	r2, #1
 8004c78:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004c7a:	4b28      	ldr	r3, [pc, #160]	; (8004d1c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004c7c:	2200      	movs	r2, #0
 8004c7e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004c80:	4a24      	ldr	r2, [pc, #144]	; (8004d14 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004c82:	693b      	ldr	r3, [r7, #16]
 8004c84:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004c86:	4b23      	ldr	r3, [pc, #140]	; (8004d14 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004c88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c8a:	f003 0301 	and.w	r3, r3, #1
 8004c8e:	2b01      	cmp	r3, #1
 8004c90:	d114      	bne.n	8004cbc <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8004c92:	f7fc fcb7 	bl	8001604 <HAL_GetTick>
 8004c96:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c98:	e00a      	b.n	8004cb0 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004c9a:	f7fc fcb3 	bl	8001604 <HAL_GetTick>
 8004c9e:	4602      	mov	r2, r0
 8004ca0:	697b      	ldr	r3, [r7, #20]
 8004ca2:	1ad3      	subs	r3, r2, r3
 8004ca4:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ca8:	4293      	cmp	r3, r2
 8004caa:	d901      	bls.n	8004cb0 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8004cac:	2303      	movs	r3, #3
 8004cae:	e02a      	b.n	8004d06 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004cb0:	4b18      	ldr	r3, [pc, #96]	; (8004d14 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004cb2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cb4:	f003 0302 	and.w	r3, r3, #2
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d0ee      	beq.n	8004c9a <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	68db      	ldr	r3, [r3, #12]
 8004cc0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004cc4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004cc8:	d10d      	bne.n	8004ce6 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8004cca:	4b12      	ldr	r3, [pc, #72]	; (8004d14 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004ccc:	689b      	ldr	r3, [r3, #8]
 8004cce:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	68db      	ldr	r3, [r3, #12]
 8004cd6:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8004cda:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004cde:	490d      	ldr	r1, [pc, #52]	; (8004d14 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004ce0:	4313      	orrs	r3, r2
 8004ce2:	608b      	str	r3, [r1, #8]
 8004ce4:	e005      	b.n	8004cf2 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8004ce6:	4b0b      	ldr	r3, [pc, #44]	; (8004d14 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004ce8:	689b      	ldr	r3, [r3, #8]
 8004cea:	4a0a      	ldr	r2, [pc, #40]	; (8004d14 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004cec:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8004cf0:	6093      	str	r3, [r2, #8]
 8004cf2:	4b08      	ldr	r3, [pc, #32]	; (8004d14 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004cf4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	68db      	ldr	r3, [r3, #12]
 8004cfa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004cfe:	4905      	ldr	r1, [pc, #20]	; (8004d14 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004d00:	4313      	orrs	r3, r2
 8004d02:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8004d04:	2300      	movs	r3, #0
}
 8004d06:	4618      	mov	r0, r3
 8004d08:	3718      	adds	r7, #24
 8004d0a:	46bd      	mov	sp, r7
 8004d0c:	bd80      	pop	{r7, pc}
 8004d0e:	bf00      	nop
 8004d10:	42470068 	.word	0x42470068
 8004d14:	40023800 	.word	0x40023800
 8004d18:	40007000 	.word	0x40007000
 8004d1c:	42470e40 	.word	0x42470e40

08004d20 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004d20:	b480      	push	{r7}
 8004d22:	b087      	sub	sp, #28
 8004d24:	af00      	add	r7, sp, #0
 8004d26:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8004d28:	2300      	movs	r3, #0
 8004d2a:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8004d2c:	2300      	movs	r3, #0
 8004d2e:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8004d30:	2300      	movs	r3, #0
 8004d32:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8004d34:	2300      	movs	r3, #0
 8004d36:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	2b01      	cmp	r3, #1
 8004d3c:	d13e      	bne.n	8004dbc <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8004d3e:	4b23      	ldr	r3, [pc, #140]	; (8004dcc <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8004d40:	689b      	ldr	r3, [r3, #8]
 8004d42:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004d46:	60fb      	str	r3, [r7, #12]
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d005      	beq.n	8004d5a <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	2b01      	cmp	r3, #1
 8004d52:	d12f      	bne.n	8004db4 <HAL_RCCEx_GetPeriphCLKFreq+0x94>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8004d54:	4b1e      	ldr	r3, [pc, #120]	; (8004dd0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004d56:	617b      	str	r3, [r7, #20]
          break;
 8004d58:	e02f      	b.n	8004dba <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004d5a:	4b1c      	ldr	r3, [pc, #112]	; (8004dcc <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8004d5c:	685b      	ldr	r3, [r3, #4]
 8004d5e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004d62:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004d66:	d108      	bne.n	8004d7a <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004d68:	4b18      	ldr	r3, [pc, #96]	; (8004dcc <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8004d6a:	685b      	ldr	r3, [r3, #4]
 8004d6c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004d70:	4a18      	ldr	r2, [pc, #96]	; (8004dd4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8004d72:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d76:	613b      	str	r3, [r7, #16]
 8004d78:	e007      	b.n	8004d8a <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004d7a:	4b14      	ldr	r3, [pc, #80]	; (8004dcc <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8004d7c:	685b      	ldr	r3, [r3, #4]
 8004d7e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004d82:	4a15      	ldr	r2, [pc, #84]	; (8004dd8 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8004d84:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d88:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8004d8a:	4b10      	ldr	r3, [pc, #64]	; (8004dcc <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8004d8c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004d90:	099b      	lsrs	r3, r3, #6
 8004d92:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004d96:	693b      	ldr	r3, [r7, #16]
 8004d98:	fb02 f303 	mul.w	r3, r2, r3
 8004d9c:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8004d9e:	4b0b      	ldr	r3, [pc, #44]	; (8004dcc <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8004da0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004da4:	0f1b      	lsrs	r3, r3, #28
 8004da6:	f003 0307 	and.w	r3, r3, #7
 8004daa:	68ba      	ldr	r2, [r7, #8]
 8004dac:	fbb2 f3f3 	udiv	r3, r2, r3
 8004db0:	617b      	str	r3, [r7, #20]
          break;
 8004db2:	e002      	b.n	8004dba <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8004db4:	2300      	movs	r3, #0
 8004db6:	617b      	str	r3, [r7, #20]
          break;
 8004db8:	bf00      	nop
        }
      }
      break;
 8004dba:	bf00      	nop
    }
  }
  return frequency;
 8004dbc:	697b      	ldr	r3, [r7, #20]
}
 8004dbe:	4618      	mov	r0, r3
 8004dc0:	371c      	adds	r7, #28
 8004dc2:	46bd      	mov	sp, r7
 8004dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc8:	4770      	bx	lr
 8004dca:	bf00      	nop
 8004dcc:	40023800 	.word	0x40023800
 8004dd0:	00bb8000 	.word	0x00bb8000
 8004dd4:	007a1200 	.word	0x007a1200
 8004dd8:	00f42400 	.word	0x00f42400

08004ddc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004ddc:	b580      	push	{r7, lr}
 8004dde:	b082      	sub	sp, #8
 8004de0:	af00      	add	r7, sp, #0
 8004de2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d101      	bne.n	8004dee <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004dea:	2301      	movs	r3, #1
 8004dec:	e07b      	b.n	8004ee6 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d108      	bne.n	8004e08 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	685b      	ldr	r3, [r3, #4]
 8004dfa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004dfe:	d009      	beq.n	8004e14 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	2200      	movs	r2, #0
 8004e04:	61da      	str	r2, [r3, #28]
 8004e06:	e005      	b.n	8004e14 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	2200      	movs	r2, #0
 8004e0c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	2200      	movs	r2, #0
 8004e12:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	2200      	movs	r2, #0
 8004e18:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004e20:	b2db      	uxtb	r3, r3
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d106      	bne.n	8004e34 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	2200      	movs	r2, #0
 8004e2a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004e2e:	6878      	ldr	r0, [r7, #4]
 8004e30:	f7fb fec8 	bl	8000bc4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	2202      	movs	r2, #2
 8004e38:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	681a      	ldr	r2, [r3, #0]
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004e4a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	685b      	ldr	r3, [r3, #4]
 8004e50:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	689b      	ldr	r3, [r3, #8]
 8004e58:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004e5c:	431a      	orrs	r2, r3
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	68db      	ldr	r3, [r3, #12]
 8004e62:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004e66:	431a      	orrs	r2, r3
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	691b      	ldr	r3, [r3, #16]
 8004e6c:	f003 0302 	and.w	r3, r3, #2
 8004e70:	431a      	orrs	r2, r3
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	695b      	ldr	r3, [r3, #20]
 8004e76:	f003 0301 	and.w	r3, r3, #1
 8004e7a:	431a      	orrs	r2, r3
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	699b      	ldr	r3, [r3, #24]
 8004e80:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004e84:	431a      	orrs	r2, r3
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	69db      	ldr	r3, [r3, #28]
 8004e8a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004e8e:	431a      	orrs	r2, r3
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	6a1b      	ldr	r3, [r3, #32]
 8004e94:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e98:	ea42 0103 	orr.w	r1, r2, r3
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ea0:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	430a      	orrs	r2, r1
 8004eaa:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	699b      	ldr	r3, [r3, #24]
 8004eb0:	0c1b      	lsrs	r3, r3, #16
 8004eb2:	f003 0104 	and.w	r1, r3, #4
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004eba:	f003 0210 	and.w	r2, r3, #16
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	430a      	orrs	r2, r1
 8004ec4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	69da      	ldr	r2, [r3, #28]
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004ed4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	2200      	movs	r2, #0
 8004eda:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	2201      	movs	r2, #1
 8004ee0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004ee4:	2300      	movs	r3, #0
}
 8004ee6:	4618      	mov	r0, r3
 8004ee8:	3708      	adds	r7, #8
 8004eea:	46bd      	mov	sp, r7
 8004eec:	bd80      	pop	{r7, pc}

08004eee <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004eee:	b580      	push	{r7, lr}
 8004ef0:	b088      	sub	sp, #32
 8004ef2:	af00      	add	r7, sp, #0
 8004ef4:	60f8      	str	r0, [r7, #12]
 8004ef6:	60b9      	str	r1, [r7, #8]
 8004ef8:	603b      	str	r3, [r7, #0]
 8004efa:	4613      	mov	r3, r2
 8004efc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004efe:	2300      	movs	r3, #0
 8004f00:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004f08:	2b01      	cmp	r3, #1
 8004f0a:	d101      	bne.n	8004f10 <HAL_SPI_Transmit+0x22>
 8004f0c:	2302      	movs	r3, #2
 8004f0e:	e126      	b.n	800515e <HAL_SPI_Transmit+0x270>
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	2201      	movs	r2, #1
 8004f14:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004f18:	f7fc fb74 	bl	8001604 <HAL_GetTick>
 8004f1c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004f1e:	88fb      	ldrh	r3, [r7, #6]
 8004f20:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004f28:	b2db      	uxtb	r3, r3
 8004f2a:	2b01      	cmp	r3, #1
 8004f2c:	d002      	beq.n	8004f34 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004f2e:	2302      	movs	r3, #2
 8004f30:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004f32:	e10b      	b.n	800514c <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8004f34:	68bb      	ldr	r3, [r7, #8]
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d002      	beq.n	8004f40 <HAL_SPI_Transmit+0x52>
 8004f3a:	88fb      	ldrh	r3, [r7, #6]
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d102      	bne.n	8004f46 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004f40:	2301      	movs	r3, #1
 8004f42:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004f44:	e102      	b.n	800514c <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	2203      	movs	r2, #3
 8004f4a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	2200      	movs	r2, #0
 8004f52:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	68ba      	ldr	r2, [r7, #8]
 8004f58:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	88fa      	ldrh	r2, [r7, #6]
 8004f5e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	88fa      	ldrh	r2, [r7, #6]
 8004f64:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	2200      	movs	r2, #0
 8004f6a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	2200      	movs	r2, #0
 8004f70:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	2200      	movs	r2, #0
 8004f76:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	2200      	movs	r2, #0
 8004f7c:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	2200      	movs	r2, #0
 8004f82:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	689b      	ldr	r3, [r3, #8]
 8004f88:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004f8c:	d10f      	bne.n	8004fae <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	681a      	ldr	r2, [r3, #0]
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004f9c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	681a      	ldr	r2, [r3, #0]
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004fac:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004fb8:	2b40      	cmp	r3, #64	; 0x40
 8004fba:	d007      	beq.n	8004fcc <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	681a      	ldr	r2, [r3, #0]
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004fca:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	68db      	ldr	r3, [r3, #12]
 8004fd0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004fd4:	d14b      	bne.n	800506e <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	685b      	ldr	r3, [r3, #4]
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d002      	beq.n	8004fe4 <HAL_SPI_Transmit+0xf6>
 8004fde:	8afb      	ldrh	r3, [r7, #22]
 8004fe0:	2b01      	cmp	r3, #1
 8004fe2:	d13e      	bne.n	8005062 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fe8:	881a      	ldrh	r2, [r3, #0]
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ff4:	1c9a      	adds	r2, r3, #2
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004ffe:	b29b      	uxth	r3, r3
 8005000:	3b01      	subs	r3, #1
 8005002:	b29a      	uxth	r2, r3
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005008:	e02b      	b.n	8005062 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	689b      	ldr	r3, [r3, #8]
 8005010:	f003 0302 	and.w	r3, r3, #2
 8005014:	2b02      	cmp	r3, #2
 8005016:	d112      	bne.n	800503e <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800501c:	881a      	ldrh	r2, [r3, #0]
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005028:	1c9a      	adds	r2, r3, #2
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005032:	b29b      	uxth	r3, r3
 8005034:	3b01      	subs	r3, #1
 8005036:	b29a      	uxth	r2, r3
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	86da      	strh	r2, [r3, #54]	; 0x36
 800503c:	e011      	b.n	8005062 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800503e:	f7fc fae1 	bl	8001604 <HAL_GetTick>
 8005042:	4602      	mov	r2, r0
 8005044:	69bb      	ldr	r3, [r7, #24]
 8005046:	1ad3      	subs	r3, r2, r3
 8005048:	683a      	ldr	r2, [r7, #0]
 800504a:	429a      	cmp	r2, r3
 800504c:	d803      	bhi.n	8005056 <HAL_SPI_Transmit+0x168>
 800504e:	683b      	ldr	r3, [r7, #0]
 8005050:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005054:	d102      	bne.n	800505c <HAL_SPI_Transmit+0x16e>
 8005056:	683b      	ldr	r3, [r7, #0]
 8005058:	2b00      	cmp	r3, #0
 800505a:	d102      	bne.n	8005062 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 800505c:	2303      	movs	r3, #3
 800505e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005060:	e074      	b.n	800514c <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005066:	b29b      	uxth	r3, r3
 8005068:	2b00      	cmp	r3, #0
 800506a:	d1ce      	bne.n	800500a <HAL_SPI_Transmit+0x11c>
 800506c:	e04c      	b.n	8005108 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	685b      	ldr	r3, [r3, #4]
 8005072:	2b00      	cmp	r3, #0
 8005074:	d002      	beq.n	800507c <HAL_SPI_Transmit+0x18e>
 8005076:	8afb      	ldrh	r3, [r7, #22]
 8005078:	2b01      	cmp	r3, #1
 800507a:	d140      	bne.n	80050fe <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	330c      	adds	r3, #12
 8005086:	7812      	ldrb	r2, [r2, #0]
 8005088:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800508e:	1c5a      	adds	r2, r3, #1
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005098:	b29b      	uxth	r3, r3
 800509a:	3b01      	subs	r3, #1
 800509c:	b29a      	uxth	r2, r3
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80050a2:	e02c      	b.n	80050fe <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	689b      	ldr	r3, [r3, #8]
 80050aa:	f003 0302 	and.w	r3, r3, #2
 80050ae:	2b02      	cmp	r3, #2
 80050b0:	d113      	bne.n	80050da <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	330c      	adds	r3, #12
 80050bc:	7812      	ldrb	r2, [r2, #0]
 80050be:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050c4:	1c5a      	adds	r2, r3, #1
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80050ce:	b29b      	uxth	r3, r3
 80050d0:	3b01      	subs	r3, #1
 80050d2:	b29a      	uxth	r2, r3
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	86da      	strh	r2, [r3, #54]	; 0x36
 80050d8:	e011      	b.n	80050fe <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80050da:	f7fc fa93 	bl	8001604 <HAL_GetTick>
 80050de:	4602      	mov	r2, r0
 80050e0:	69bb      	ldr	r3, [r7, #24]
 80050e2:	1ad3      	subs	r3, r2, r3
 80050e4:	683a      	ldr	r2, [r7, #0]
 80050e6:	429a      	cmp	r2, r3
 80050e8:	d803      	bhi.n	80050f2 <HAL_SPI_Transmit+0x204>
 80050ea:	683b      	ldr	r3, [r7, #0]
 80050ec:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80050f0:	d102      	bne.n	80050f8 <HAL_SPI_Transmit+0x20a>
 80050f2:	683b      	ldr	r3, [r7, #0]
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d102      	bne.n	80050fe <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 80050f8:	2303      	movs	r3, #3
 80050fa:	77fb      	strb	r3, [r7, #31]
          goto error;
 80050fc:	e026      	b.n	800514c <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005102:	b29b      	uxth	r3, r3
 8005104:	2b00      	cmp	r3, #0
 8005106:	d1cd      	bne.n	80050a4 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005108:	69ba      	ldr	r2, [r7, #24]
 800510a:	6839      	ldr	r1, [r7, #0]
 800510c:	68f8      	ldr	r0, [r7, #12]
 800510e:	f000 f8b3 	bl	8005278 <SPI_EndRxTxTransaction>
 8005112:	4603      	mov	r3, r0
 8005114:	2b00      	cmp	r3, #0
 8005116:	d002      	beq.n	800511e <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	2220      	movs	r2, #32
 800511c:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	689b      	ldr	r3, [r3, #8]
 8005122:	2b00      	cmp	r3, #0
 8005124:	d10a      	bne.n	800513c <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005126:	2300      	movs	r3, #0
 8005128:	613b      	str	r3, [r7, #16]
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	68db      	ldr	r3, [r3, #12]
 8005130:	613b      	str	r3, [r7, #16]
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	689b      	ldr	r3, [r3, #8]
 8005138:	613b      	str	r3, [r7, #16]
 800513a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005140:	2b00      	cmp	r3, #0
 8005142:	d002      	beq.n	800514a <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8005144:	2301      	movs	r3, #1
 8005146:	77fb      	strb	r3, [r7, #31]
 8005148:	e000      	b.n	800514c <HAL_SPI_Transmit+0x25e>
  }

error:
 800514a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	2201      	movs	r2, #1
 8005150:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	2200      	movs	r2, #0
 8005158:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800515c:	7ffb      	ldrb	r3, [r7, #31]
}
 800515e:	4618      	mov	r0, r3
 8005160:	3720      	adds	r7, #32
 8005162:	46bd      	mov	sp, r7
 8005164:	bd80      	pop	{r7, pc}
	...

08005168 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005168:	b580      	push	{r7, lr}
 800516a:	b088      	sub	sp, #32
 800516c:	af00      	add	r7, sp, #0
 800516e:	60f8      	str	r0, [r7, #12]
 8005170:	60b9      	str	r1, [r7, #8]
 8005172:	603b      	str	r3, [r7, #0]
 8005174:	4613      	mov	r3, r2
 8005176:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005178:	f7fc fa44 	bl	8001604 <HAL_GetTick>
 800517c:	4602      	mov	r2, r0
 800517e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005180:	1a9b      	subs	r3, r3, r2
 8005182:	683a      	ldr	r2, [r7, #0]
 8005184:	4413      	add	r3, r2
 8005186:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005188:	f7fc fa3c 	bl	8001604 <HAL_GetTick>
 800518c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800518e:	4b39      	ldr	r3, [pc, #228]	; (8005274 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	015b      	lsls	r3, r3, #5
 8005194:	0d1b      	lsrs	r3, r3, #20
 8005196:	69fa      	ldr	r2, [r7, #28]
 8005198:	fb02 f303 	mul.w	r3, r2, r3
 800519c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800519e:	e054      	b.n	800524a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80051a0:	683b      	ldr	r3, [r7, #0]
 80051a2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80051a6:	d050      	beq.n	800524a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80051a8:	f7fc fa2c 	bl	8001604 <HAL_GetTick>
 80051ac:	4602      	mov	r2, r0
 80051ae:	69bb      	ldr	r3, [r7, #24]
 80051b0:	1ad3      	subs	r3, r2, r3
 80051b2:	69fa      	ldr	r2, [r7, #28]
 80051b4:	429a      	cmp	r2, r3
 80051b6:	d902      	bls.n	80051be <SPI_WaitFlagStateUntilTimeout+0x56>
 80051b8:	69fb      	ldr	r3, [r7, #28]
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d13d      	bne.n	800523a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	685a      	ldr	r2, [r3, #4]
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80051cc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	685b      	ldr	r3, [r3, #4]
 80051d2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80051d6:	d111      	bne.n	80051fc <SPI_WaitFlagStateUntilTimeout+0x94>
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	689b      	ldr	r3, [r3, #8]
 80051dc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80051e0:	d004      	beq.n	80051ec <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	689b      	ldr	r3, [r3, #8]
 80051e6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80051ea:	d107      	bne.n	80051fc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	681a      	ldr	r2, [r3, #0]
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80051fa:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005200:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005204:	d10f      	bne.n	8005226 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	681a      	ldr	r2, [r3, #0]
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005214:	601a      	str	r2, [r3, #0]
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	681a      	ldr	r2, [r3, #0]
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005224:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	2201      	movs	r2, #1
 800522a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	2200      	movs	r2, #0
 8005232:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8005236:	2303      	movs	r3, #3
 8005238:	e017      	b.n	800526a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800523a:	697b      	ldr	r3, [r7, #20]
 800523c:	2b00      	cmp	r3, #0
 800523e:	d101      	bne.n	8005244 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005240:	2300      	movs	r3, #0
 8005242:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005244:	697b      	ldr	r3, [r7, #20]
 8005246:	3b01      	subs	r3, #1
 8005248:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	689a      	ldr	r2, [r3, #8]
 8005250:	68bb      	ldr	r3, [r7, #8]
 8005252:	4013      	ands	r3, r2
 8005254:	68ba      	ldr	r2, [r7, #8]
 8005256:	429a      	cmp	r2, r3
 8005258:	bf0c      	ite	eq
 800525a:	2301      	moveq	r3, #1
 800525c:	2300      	movne	r3, #0
 800525e:	b2db      	uxtb	r3, r3
 8005260:	461a      	mov	r2, r3
 8005262:	79fb      	ldrb	r3, [r7, #7]
 8005264:	429a      	cmp	r2, r3
 8005266:	d19b      	bne.n	80051a0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005268:	2300      	movs	r3, #0
}
 800526a:	4618      	mov	r0, r3
 800526c:	3720      	adds	r7, #32
 800526e:	46bd      	mov	sp, r7
 8005270:	bd80      	pop	{r7, pc}
 8005272:	bf00      	nop
 8005274:	20000000 	.word	0x20000000

08005278 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005278:	b580      	push	{r7, lr}
 800527a:	b088      	sub	sp, #32
 800527c:	af02      	add	r7, sp, #8
 800527e:	60f8      	str	r0, [r7, #12]
 8005280:	60b9      	str	r1, [r7, #8]
 8005282:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005284:	4b1b      	ldr	r3, [pc, #108]	; (80052f4 <SPI_EndRxTxTransaction+0x7c>)
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	4a1b      	ldr	r2, [pc, #108]	; (80052f8 <SPI_EndRxTxTransaction+0x80>)
 800528a:	fba2 2303 	umull	r2, r3, r2, r3
 800528e:	0d5b      	lsrs	r3, r3, #21
 8005290:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005294:	fb02 f303 	mul.w	r3, r2, r3
 8005298:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	685b      	ldr	r3, [r3, #4]
 800529e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80052a2:	d112      	bne.n	80052ca <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	9300      	str	r3, [sp, #0]
 80052a8:	68bb      	ldr	r3, [r7, #8]
 80052aa:	2200      	movs	r2, #0
 80052ac:	2180      	movs	r1, #128	; 0x80
 80052ae:	68f8      	ldr	r0, [r7, #12]
 80052b0:	f7ff ff5a 	bl	8005168 <SPI_WaitFlagStateUntilTimeout>
 80052b4:	4603      	mov	r3, r0
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d016      	beq.n	80052e8 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052be:	f043 0220 	orr.w	r2, r3, #32
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80052c6:	2303      	movs	r3, #3
 80052c8:	e00f      	b.n	80052ea <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80052ca:	697b      	ldr	r3, [r7, #20]
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d00a      	beq.n	80052e6 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80052d0:	697b      	ldr	r3, [r7, #20]
 80052d2:	3b01      	subs	r3, #1
 80052d4:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	689b      	ldr	r3, [r3, #8]
 80052dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80052e0:	2b80      	cmp	r3, #128	; 0x80
 80052e2:	d0f2      	beq.n	80052ca <SPI_EndRxTxTransaction+0x52>
 80052e4:	e000      	b.n	80052e8 <SPI_EndRxTxTransaction+0x70>
        break;
 80052e6:	bf00      	nop
  }

  return HAL_OK;
 80052e8:	2300      	movs	r3, #0
}
 80052ea:	4618      	mov	r0, r3
 80052ec:	3718      	adds	r7, #24
 80052ee:	46bd      	mov	sp, r7
 80052f0:	bd80      	pop	{r7, pc}
 80052f2:	bf00      	nop
 80052f4:	20000000 	.word	0x20000000
 80052f8:	165e9f81 	.word	0x165e9f81

080052fc <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80052fc:	b084      	sub	sp, #16
 80052fe:	b580      	push	{r7, lr}
 8005300:	b084      	sub	sp, #16
 8005302:	af00      	add	r7, sp, #0
 8005304:	6078      	str	r0, [r7, #4]
 8005306:	f107 001c 	add.w	r0, r7, #28
 800530a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800530e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005310:	2b01      	cmp	r3, #1
 8005312:	d122      	bne.n	800535a <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005318:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	68db      	ldr	r3, [r3, #12]
 8005324:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8005328:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800532c:	687a      	ldr	r2, [r7, #4]
 800532e:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	68db      	ldr	r3, [r3, #12]
 8005334:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800533c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800533e:	2b01      	cmp	r3, #1
 8005340:	d105      	bne.n	800534e <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	68db      	ldr	r3, [r3, #12]
 8005346:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800534e:	6878      	ldr	r0, [r7, #4]
 8005350:	f000 f9a0 	bl	8005694 <USB_CoreReset>
 8005354:	4603      	mov	r3, r0
 8005356:	73fb      	strb	r3, [r7, #15]
 8005358:	e01a      	b.n	8005390 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	68db      	ldr	r3, [r3, #12]
 800535e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005366:	6878      	ldr	r0, [r7, #4]
 8005368:	f000 f994 	bl	8005694 <USB_CoreReset>
 800536c:	4603      	mov	r3, r0
 800536e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8005370:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005372:	2b00      	cmp	r3, #0
 8005374:	d106      	bne.n	8005384 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800537a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	639a      	str	r2, [r3, #56]	; 0x38
 8005382:	e005      	b.n	8005390 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005388:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8005390:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005392:	2b01      	cmp	r3, #1
 8005394:	d10b      	bne.n	80053ae <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	689b      	ldr	r3, [r3, #8]
 800539a:	f043 0206 	orr.w	r2, r3, #6
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	689b      	ldr	r3, [r3, #8]
 80053a6:	f043 0220 	orr.w	r2, r3, #32
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80053ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80053b0:	4618      	mov	r0, r3
 80053b2:	3710      	adds	r7, #16
 80053b4:	46bd      	mov	sp, r7
 80053b6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80053ba:	b004      	add	sp, #16
 80053bc:	4770      	bx	lr

080053be <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80053be:	b480      	push	{r7}
 80053c0:	b083      	sub	sp, #12
 80053c2:	af00      	add	r7, sp, #0
 80053c4:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	689b      	ldr	r3, [r3, #8]
 80053ca:	f043 0201 	orr.w	r2, r3, #1
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80053d2:	2300      	movs	r3, #0
}
 80053d4:	4618      	mov	r0, r3
 80053d6:	370c      	adds	r7, #12
 80053d8:	46bd      	mov	sp, r7
 80053da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053de:	4770      	bx	lr

080053e0 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80053e0:	b480      	push	{r7}
 80053e2:	b083      	sub	sp, #12
 80053e4:	af00      	add	r7, sp, #0
 80053e6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	689b      	ldr	r3, [r3, #8]
 80053ec:	f023 0201 	bic.w	r2, r3, #1
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80053f4:	2300      	movs	r3, #0
}
 80053f6:	4618      	mov	r0, r3
 80053f8:	370c      	adds	r7, #12
 80053fa:	46bd      	mov	sp, r7
 80053fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005400:	4770      	bx	lr

08005402 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8005402:	b580      	push	{r7, lr}
 8005404:	b084      	sub	sp, #16
 8005406:	af00      	add	r7, sp, #0
 8005408:	6078      	str	r0, [r7, #4]
 800540a:	460b      	mov	r3, r1
 800540c:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800540e:	2300      	movs	r3, #0
 8005410:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	68db      	ldr	r3, [r3, #12]
 8005416:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800541e:	78fb      	ldrb	r3, [r7, #3]
 8005420:	2b01      	cmp	r3, #1
 8005422:	d115      	bne.n	8005450 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	68db      	ldr	r3, [r3, #12]
 8005428:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8005430:	2001      	movs	r0, #1
 8005432:	f7fc f8f3 	bl	800161c <HAL_Delay>
      ms++;
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	3301      	adds	r3, #1
 800543a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800543c:	6878      	ldr	r0, [r7, #4]
 800543e:	f000 f91a 	bl	8005676 <USB_GetMode>
 8005442:	4603      	mov	r3, r0
 8005444:	2b01      	cmp	r3, #1
 8005446:	d01e      	beq.n	8005486 <USB_SetCurrentMode+0x84>
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	2b31      	cmp	r3, #49	; 0x31
 800544c:	d9f0      	bls.n	8005430 <USB_SetCurrentMode+0x2e>
 800544e:	e01a      	b.n	8005486 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8005450:	78fb      	ldrb	r3, [r7, #3]
 8005452:	2b00      	cmp	r3, #0
 8005454:	d115      	bne.n	8005482 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	68db      	ldr	r3, [r3, #12]
 800545a:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8005462:	2001      	movs	r0, #1
 8005464:	f7fc f8da 	bl	800161c <HAL_Delay>
      ms++;
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	3301      	adds	r3, #1
 800546c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800546e:	6878      	ldr	r0, [r7, #4]
 8005470:	f000 f901 	bl	8005676 <USB_GetMode>
 8005474:	4603      	mov	r3, r0
 8005476:	2b00      	cmp	r3, #0
 8005478:	d005      	beq.n	8005486 <USB_SetCurrentMode+0x84>
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	2b31      	cmp	r3, #49	; 0x31
 800547e:	d9f0      	bls.n	8005462 <USB_SetCurrentMode+0x60>
 8005480:	e001      	b.n	8005486 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8005482:	2301      	movs	r3, #1
 8005484:	e005      	b.n	8005492 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	2b32      	cmp	r3, #50	; 0x32
 800548a:	d101      	bne.n	8005490 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800548c:	2301      	movs	r3, #1
 800548e:	e000      	b.n	8005492 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8005490:	2300      	movs	r3, #0
}
 8005492:	4618      	mov	r0, r3
 8005494:	3710      	adds	r7, #16
 8005496:	46bd      	mov	sp, r7
 8005498:	bd80      	pop	{r7, pc}
	...

0800549c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800549c:	b480      	push	{r7}
 800549e:	b085      	sub	sp, #20
 80054a0:	af00      	add	r7, sp, #0
 80054a2:	6078      	str	r0, [r7, #4]
 80054a4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80054a6:	2300      	movs	r3, #0
 80054a8:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80054aa:	683b      	ldr	r3, [r7, #0]
 80054ac:	019b      	lsls	r3, r3, #6
 80054ae:	f043 0220 	orr.w	r2, r3, #32
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	3301      	adds	r3, #1
 80054ba:	60fb      	str	r3, [r7, #12]
 80054bc:	4a08      	ldr	r2, [pc, #32]	; (80054e0 <USB_FlushTxFifo+0x44>)
 80054be:	4293      	cmp	r3, r2
 80054c0:	d901      	bls.n	80054c6 <USB_FlushTxFifo+0x2a>
    {
      return HAL_TIMEOUT;
 80054c2:	2303      	movs	r3, #3
 80054c4:	e006      	b.n	80054d4 <USB_FlushTxFifo+0x38>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	691b      	ldr	r3, [r3, #16]
 80054ca:	f003 0320 	and.w	r3, r3, #32
 80054ce:	2b20      	cmp	r3, #32
 80054d0:	d0f1      	beq.n	80054b6 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 80054d2:	2300      	movs	r3, #0
}
 80054d4:	4618      	mov	r0, r3
 80054d6:	3714      	adds	r7, #20
 80054d8:	46bd      	mov	sp, r7
 80054da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054de:	4770      	bx	lr
 80054e0:	00030d40 	.word	0x00030d40

080054e4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80054e4:	b480      	push	{r7}
 80054e6:	b085      	sub	sp, #20
 80054e8:	af00      	add	r7, sp, #0
 80054ea:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80054ec:	2300      	movs	r3, #0
 80054ee:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	2210      	movs	r2, #16
 80054f4:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	3301      	adds	r3, #1
 80054fa:	60fb      	str	r3, [r7, #12]
 80054fc:	4a08      	ldr	r2, [pc, #32]	; (8005520 <USB_FlushRxFifo+0x3c>)
 80054fe:	4293      	cmp	r3, r2
 8005500:	d901      	bls.n	8005506 <USB_FlushRxFifo+0x22>
    {
      return HAL_TIMEOUT;
 8005502:	2303      	movs	r3, #3
 8005504:	e006      	b.n	8005514 <USB_FlushRxFifo+0x30>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	691b      	ldr	r3, [r3, #16]
 800550a:	f003 0310 	and.w	r3, r3, #16
 800550e:	2b10      	cmp	r3, #16
 8005510:	d0f1      	beq.n	80054f6 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8005512:	2300      	movs	r3, #0
}
 8005514:	4618      	mov	r0, r3
 8005516:	3714      	adds	r7, #20
 8005518:	46bd      	mov	sp, r7
 800551a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800551e:	4770      	bx	lr
 8005520:	00030d40 	.word	0x00030d40

08005524 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8005524:	b480      	push	{r7}
 8005526:	b089      	sub	sp, #36	; 0x24
 8005528:	af00      	add	r7, sp, #0
 800552a:	60f8      	str	r0, [r7, #12]
 800552c:	60b9      	str	r1, [r7, #8]
 800552e:	4611      	mov	r1, r2
 8005530:	461a      	mov	r2, r3
 8005532:	460b      	mov	r3, r1
 8005534:	71fb      	strb	r3, [r7, #7]
 8005536:	4613      	mov	r3, r2
 8005538:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800553e:	68bb      	ldr	r3, [r7, #8]
 8005540:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8005542:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8005546:	2b00      	cmp	r3, #0
 8005548:	d123      	bne.n	8005592 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800554a:	88bb      	ldrh	r3, [r7, #4]
 800554c:	3303      	adds	r3, #3
 800554e:	089b      	lsrs	r3, r3, #2
 8005550:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8005552:	2300      	movs	r3, #0
 8005554:	61bb      	str	r3, [r7, #24]
 8005556:	e018      	b.n	800558a <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8005558:	79fb      	ldrb	r3, [r7, #7]
 800555a:	031a      	lsls	r2, r3, #12
 800555c:	697b      	ldr	r3, [r7, #20]
 800555e:	4413      	add	r3, r2
 8005560:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005564:	461a      	mov	r2, r3
 8005566:	69fb      	ldr	r3, [r7, #28]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	6013      	str	r3, [r2, #0]
      pSrc++;
 800556c:	69fb      	ldr	r3, [r7, #28]
 800556e:	3301      	adds	r3, #1
 8005570:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005572:	69fb      	ldr	r3, [r7, #28]
 8005574:	3301      	adds	r3, #1
 8005576:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005578:	69fb      	ldr	r3, [r7, #28]
 800557a:	3301      	adds	r3, #1
 800557c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800557e:	69fb      	ldr	r3, [r7, #28]
 8005580:	3301      	adds	r3, #1
 8005582:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8005584:	69bb      	ldr	r3, [r7, #24]
 8005586:	3301      	adds	r3, #1
 8005588:	61bb      	str	r3, [r7, #24]
 800558a:	69ba      	ldr	r2, [r7, #24]
 800558c:	693b      	ldr	r3, [r7, #16]
 800558e:	429a      	cmp	r2, r3
 8005590:	d3e2      	bcc.n	8005558 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8005592:	2300      	movs	r3, #0
}
 8005594:	4618      	mov	r0, r3
 8005596:	3724      	adds	r7, #36	; 0x24
 8005598:	46bd      	mov	sp, r7
 800559a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800559e:	4770      	bx	lr

080055a0 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80055a0:	b480      	push	{r7}
 80055a2:	b08b      	sub	sp, #44	; 0x2c
 80055a4:	af00      	add	r7, sp, #0
 80055a6:	60f8      	str	r0, [r7, #12]
 80055a8:	60b9      	str	r1, [r7, #8]
 80055aa:	4613      	mov	r3, r2
 80055ac:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80055b2:	68bb      	ldr	r3, [r7, #8]
 80055b4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80055b6:	88fb      	ldrh	r3, [r7, #6]
 80055b8:	089b      	lsrs	r3, r3, #2
 80055ba:	b29b      	uxth	r3, r3
 80055bc:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80055be:	88fb      	ldrh	r3, [r7, #6]
 80055c0:	f003 0303 	and.w	r3, r3, #3
 80055c4:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80055c6:	2300      	movs	r3, #0
 80055c8:	623b      	str	r3, [r7, #32]
 80055ca:	e014      	b.n	80055f6 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80055cc:	69bb      	ldr	r3, [r7, #24]
 80055ce:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80055d2:	681a      	ldr	r2, [r3, #0]
 80055d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055d6:	601a      	str	r2, [r3, #0]
    pDest++;
 80055d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055da:	3301      	adds	r3, #1
 80055dc:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80055de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055e0:	3301      	adds	r3, #1
 80055e2:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80055e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055e6:	3301      	adds	r3, #1
 80055e8:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80055ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055ec:	3301      	adds	r3, #1
 80055ee:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 80055f0:	6a3b      	ldr	r3, [r7, #32]
 80055f2:	3301      	adds	r3, #1
 80055f4:	623b      	str	r3, [r7, #32]
 80055f6:	6a3a      	ldr	r2, [r7, #32]
 80055f8:	697b      	ldr	r3, [r7, #20]
 80055fa:	429a      	cmp	r2, r3
 80055fc:	d3e6      	bcc.n	80055cc <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80055fe:	8bfb      	ldrh	r3, [r7, #30]
 8005600:	2b00      	cmp	r3, #0
 8005602:	d01e      	beq.n	8005642 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8005604:	2300      	movs	r3, #0
 8005606:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8005608:	69bb      	ldr	r3, [r7, #24]
 800560a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800560e:	461a      	mov	r2, r3
 8005610:	f107 0310 	add.w	r3, r7, #16
 8005614:	6812      	ldr	r2, [r2, #0]
 8005616:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8005618:	693a      	ldr	r2, [r7, #16]
 800561a:	6a3b      	ldr	r3, [r7, #32]
 800561c:	b2db      	uxtb	r3, r3
 800561e:	00db      	lsls	r3, r3, #3
 8005620:	fa22 f303 	lsr.w	r3, r2, r3
 8005624:	b2da      	uxtb	r2, r3
 8005626:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005628:	701a      	strb	r2, [r3, #0]
      i++;
 800562a:	6a3b      	ldr	r3, [r7, #32]
 800562c:	3301      	adds	r3, #1
 800562e:	623b      	str	r3, [r7, #32]
      pDest++;
 8005630:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005632:	3301      	adds	r3, #1
 8005634:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8005636:	8bfb      	ldrh	r3, [r7, #30]
 8005638:	3b01      	subs	r3, #1
 800563a:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800563c:	8bfb      	ldrh	r3, [r7, #30]
 800563e:	2b00      	cmp	r3, #0
 8005640:	d1ea      	bne.n	8005618 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8005642:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8005644:	4618      	mov	r0, r3
 8005646:	372c      	adds	r7, #44	; 0x2c
 8005648:	46bd      	mov	sp, r7
 800564a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800564e:	4770      	bx	lr

08005650 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8005650:	b480      	push	{r7}
 8005652:	b085      	sub	sp, #20
 8005654:	af00      	add	r7, sp, #0
 8005656:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	695b      	ldr	r3, [r3, #20]
 800565c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	699b      	ldr	r3, [r3, #24]
 8005662:	68fa      	ldr	r2, [r7, #12]
 8005664:	4013      	ands	r3, r2
 8005666:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8005668:	68fb      	ldr	r3, [r7, #12]
}
 800566a:	4618      	mov	r0, r3
 800566c:	3714      	adds	r7, #20
 800566e:	46bd      	mov	sp, r7
 8005670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005674:	4770      	bx	lr

08005676 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8005676:	b480      	push	{r7}
 8005678:	b083      	sub	sp, #12
 800567a:	af00      	add	r7, sp, #0
 800567c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	695b      	ldr	r3, [r3, #20]
 8005682:	f003 0301 	and.w	r3, r3, #1
}
 8005686:	4618      	mov	r0, r3
 8005688:	370c      	adds	r7, #12
 800568a:	46bd      	mov	sp, r7
 800568c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005690:	4770      	bx	lr
	...

08005694 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8005694:	b480      	push	{r7}
 8005696:	b085      	sub	sp, #20
 8005698:	af00      	add	r7, sp, #0
 800569a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800569c:	2300      	movs	r3, #0
 800569e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	3301      	adds	r3, #1
 80056a4:	60fb      	str	r3, [r7, #12]
 80056a6:	4a13      	ldr	r2, [pc, #76]	; (80056f4 <USB_CoreReset+0x60>)
 80056a8:	4293      	cmp	r3, r2
 80056aa:	d901      	bls.n	80056b0 <USB_CoreReset+0x1c>
    {
      return HAL_TIMEOUT;
 80056ac:	2303      	movs	r3, #3
 80056ae:	e01a      	b.n	80056e6 <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	691b      	ldr	r3, [r3, #16]
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	daf3      	bge.n	80056a0 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80056b8:	2300      	movs	r3, #0
 80056ba:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	691b      	ldr	r3, [r3, #16]
 80056c0:	f043 0201 	orr.w	r2, r3, #1
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	3301      	adds	r3, #1
 80056cc:	60fb      	str	r3, [r7, #12]
 80056ce:	4a09      	ldr	r2, [pc, #36]	; (80056f4 <USB_CoreReset+0x60>)
 80056d0:	4293      	cmp	r3, r2
 80056d2:	d901      	bls.n	80056d8 <USB_CoreReset+0x44>
    {
      return HAL_TIMEOUT;
 80056d4:	2303      	movs	r3, #3
 80056d6:	e006      	b.n	80056e6 <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	691b      	ldr	r3, [r3, #16]
 80056dc:	f003 0301 	and.w	r3, r3, #1
 80056e0:	2b01      	cmp	r3, #1
 80056e2:	d0f1      	beq.n	80056c8 <USB_CoreReset+0x34>

  return HAL_OK;
 80056e4:	2300      	movs	r3, #0
}
 80056e6:	4618      	mov	r0, r3
 80056e8:	3714      	adds	r7, #20
 80056ea:	46bd      	mov	sp, r7
 80056ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f0:	4770      	bx	lr
 80056f2:	bf00      	nop
 80056f4:	00030d40 	.word	0x00030d40

080056f8 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80056f8:	b084      	sub	sp, #16
 80056fa:	b580      	push	{r7, lr}
 80056fc:	b084      	sub	sp, #16
 80056fe:	af00      	add	r7, sp, #0
 8005700:	6078      	str	r0, [r7, #4]
 8005702:	f107 001c 	add.w	r0, r7, #28
 8005706:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t USBx_BASE = (uint32_t)USBx;
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	60bb      	str	r3, [r7, #8]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800570e:	68bb      	ldr	r3, [r7, #8]
 8005710:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8005714:	461a      	mov	r2, r3
 8005716:	2300      	movs	r3, #0
 8005718:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800571e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800572a:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005736:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005742:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005746:	2b00      	cmp	r3, #0
 8005748:	d018      	beq.n	800577c <USB_HostInit+0x84>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 800574a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800574c:	2b01      	cmp	r3, #1
 800574e:	d10a      	bne.n	8005766 <USB_HostInit+0x6e>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8005750:	68bb      	ldr	r3, [r7, #8]
 8005752:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	68ba      	ldr	r2, [r7, #8]
 800575a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800575e:	f043 0304 	orr.w	r3, r3, #4
 8005762:	6013      	str	r3, [r2, #0]
 8005764:	e014      	b.n	8005790 <USB_HostInit+0x98>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8005766:	68bb      	ldr	r3, [r7, #8]
 8005768:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	68ba      	ldr	r2, [r7, #8]
 8005770:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005774:	f023 0304 	bic.w	r3, r3, #4
 8005778:	6013      	str	r3, [r2, #0]
 800577a:	e009      	b.n	8005790 <USB_HostInit+0x98>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800577c:	68bb      	ldr	r3, [r7, #8]
 800577e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	68ba      	ldr	r2, [r7, #8]
 8005786:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800578a:	f023 0304 	bic.w	r3, r3, #4
 800578e:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  (void)USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 8005790:	2110      	movs	r1, #16
 8005792:	6878      	ldr	r0, [r7, #4]
 8005794:	f7ff fe82 	bl	800549c <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 8005798:	6878      	ldr	r0, [r7, #4]
 800579a:	f7ff fea3 	bl	80054e4 <USB_FlushRxFifo>

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 800579e:	2300      	movs	r3, #0
 80057a0:	60fb      	str	r3, [r7, #12]
 80057a2:	e015      	b.n	80057d0 <USB_HostInit+0xd8>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	015a      	lsls	r2, r3, #5
 80057a8:	68bb      	ldr	r3, [r7, #8]
 80057aa:	4413      	add	r3, r2
 80057ac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80057b0:	461a      	mov	r2, r3
 80057b2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80057b6:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	015a      	lsls	r2, r3, #5
 80057bc:	68bb      	ldr	r3, [r7, #8]
 80057be:	4413      	add	r3, r2
 80057c0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80057c4:	461a      	mov	r2, r3
 80057c6:	2300      	movs	r3, #0
 80057c8:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	3301      	adds	r3, #1
 80057ce:	60fb      	str	r3, [r7, #12]
 80057d0:	6a3b      	ldr	r3, [r7, #32]
 80057d2:	68fa      	ldr	r2, [r7, #12]
 80057d4:	429a      	cmp	r2, r3
 80057d6:	d3e5      	bcc.n	80057a4 <USB_HostInit+0xac>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	2200      	movs	r2, #0
 80057dc:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80057e4:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80057ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d00b      	beq.n	800580a <USB_HostInit+0x112>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80057f8:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	4a13      	ldr	r2, [pc, #76]	; (800584c <USB_HostInit+0x154>)
 80057fe:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	4a13      	ldr	r2, [pc, #76]	; (8005850 <USB_HostInit+0x158>)
 8005804:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 8005808:	e009      	b.n	800581e <USB_HostInit+0x126>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	2280      	movs	r2, #128	; 0x80
 800580e:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	4a10      	ldr	r2, [pc, #64]	; (8005854 <USB_HostInit+0x15c>)
 8005814:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	4a0f      	ldr	r2, [pc, #60]	; (8005858 <USB_HostInit+0x160>)
 800581a:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800581e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005820:	2b00      	cmp	r3, #0
 8005822:	d105      	bne.n	8005830 <USB_HostInit+0x138>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	699b      	ldr	r3, [r3, #24]
 8005828:	f043 0210 	orr.w	r2, r3, #16
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	699a      	ldr	r2, [r3, #24]
 8005834:	4b09      	ldr	r3, [pc, #36]	; (800585c <USB_HostInit+0x164>)
 8005836:	4313      	orrs	r3, r2
 8005838:	687a      	ldr	r2, [r7, #4]
 800583a:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return HAL_OK;
 800583c:	2300      	movs	r3, #0
}
 800583e:	4618      	mov	r0, r3
 8005840:	3710      	adds	r7, #16
 8005842:	46bd      	mov	sp, r7
 8005844:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005848:	b004      	add	sp, #16
 800584a:	4770      	bx	lr
 800584c:	01000200 	.word	0x01000200
 8005850:	00e00300 	.word	0x00e00300
 8005854:	00600080 	.word	0x00600080
 8005858:	004000e0 	.word	0x004000e0
 800585c:	a3200008 	.word	0xa3200008

08005860 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8005860:	b480      	push	{r7}
 8005862:	b085      	sub	sp, #20
 8005864:	af00      	add	r7, sp, #0
 8005866:	6078      	str	r0, [r7, #4]
 8005868:	460b      	mov	r3, r1
 800586a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	68fa      	ldr	r2, [r7, #12]
 800587a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800587e:	f023 0303 	bic.w	r3, r3, #3
 8005882:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800588a:	681a      	ldr	r2, [r3, #0]
 800588c:	78fb      	ldrb	r3, [r7, #3]
 800588e:	f003 0303 	and.w	r3, r3, #3
 8005892:	68f9      	ldr	r1, [r7, #12]
 8005894:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8005898:	4313      	orrs	r3, r2
 800589a:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 800589c:	78fb      	ldrb	r3, [r7, #3]
 800589e:	2b01      	cmp	r3, #1
 80058a0:	d107      	bne.n	80058b2 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80058a8:	461a      	mov	r2, r3
 80058aa:	f64b 3380 	movw	r3, #48000	; 0xbb80
 80058ae:	6053      	str	r3, [r2, #4]
 80058b0:	e009      	b.n	80058c6 <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 80058b2:	78fb      	ldrb	r3, [r7, #3]
 80058b4:	2b02      	cmp	r3, #2
 80058b6:	d106      	bne.n	80058c6 <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80058be:	461a      	mov	r2, r3
 80058c0:	f241 7370 	movw	r3, #6000	; 0x1770
 80058c4:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 80058c6:	2300      	movs	r3, #0
}
 80058c8:	4618      	mov	r0, r3
 80058ca:	3714      	adds	r7, #20
 80058cc:	46bd      	mov	sp, r7
 80058ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d2:	4770      	bx	lr

080058d4 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 80058d4:	b580      	push	{r7, lr}
 80058d6:	b084      	sub	sp, #16
 80058d8:	af00      	add	r7, sp, #0
 80058da:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 80058e0:	2300      	movs	r3, #0
 80058e2:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 80058ee:	68bb      	ldr	r3, [r7, #8]
 80058f0:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 80058f4:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 80058f6:	68bb      	ldr	r3, [r7, #8]
 80058f8:	68fa      	ldr	r2, [r7, #12]
 80058fa:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 80058fe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005902:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8005904:	2064      	movs	r0, #100	; 0x64
 8005906:	f7fb fe89 	bl	800161c <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 800590a:	68bb      	ldr	r3, [r7, #8]
 800590c:	68fa      	ldr	r2, [r7, #12]
 800590e:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8005912:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005916:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8005918:	200a      	movs	r0, #10
 800591a:	f7fb fe7f 	bl	800161c <HAL_Delay>

  return HAL_OK;
 800591e:	2300      	movs	r3, #0
}
 8005920:	4618      	mov	r0, r3
 8005922:	3710      	adds	r7, #16
 8005924:	46bd      	mov	sp, r7
 8005926:	bd80      	pop	{r7, pc}

08005928 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8005928:	b480      	push	{r7}
 800592a:	b085      	sub	sp, #20
 800592c:	af00      	add	r7, sp, #0
 800592e:	6078      	str	r0, [r7, #4]
 8005930:	460b      	mov	r3, r1
 8005932:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8005938:	2300      	movs	r3, #0
 800593a:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8005946:	68bb      	ldr	r3, [r7, #8]
 8005948:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800594c:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 800594e:	68bb      	ldr	r3, [r7, #8]
 8005950:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005954:	2b00      	cmp	r3, #0
 8005956:	d109      	bne.n	800596c <USB_DriveVbus+0x44>
 8005958:	78fb      	ldrb	r3, [r7, #3]
 800595a:	2b01      	cmp	r3, #1
 800595c:	d106      	bne.n	800596c <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 800595e:	68bb      	ldr	r3, [r7, #8]
 8005960:	68fa      	ldr	r2, [r7, #12]
 8005962:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8005966:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800596a:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 800596c:	68bb      	ldr	r3, [r7, #8]
 800596e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005972:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005976:	d109      	bne.n	800598c <USB_DriveVbus+0x64>
 8005978:	78fb      	ldrb	r3, [r7, #3]
 800597a:	2b00      	cmp	r3, #0
 800597c:	d106      	bne.n	800598c <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 800597e:	68bb      	ldr	r3, [r7, #8]
 8005980:	68fa      	ldr	r2, [r7, #12]
 8005982:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8005986:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800598a:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 800598c:	2300      	movs	r3, #0
}
 800598e:	4618      	mov	r0, r3
 8005990:	3714      	adds	r7, #20
 8005992:	46bd      	mov	sp, r7
 8005994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005998:	4770      	bx	lr

0800599a <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800599a:	b480      	push	{r7}
 800599c:	b085      	sub	sp, #20
 800599e:	af00      	add	r7, sp, #0
 80059a0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 80059a6:	2300      	movs	r3, #0
 80059a8:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 80059b4:	68bb      	ldr	r3, [r7, #8]
 80059b6:	0c5b      	lsrs	r3, r3, #17
 80059b8:	f003 0303 	and.w	r3, r3, #3
}
 80059bc:	4618      	mov	r0, r3
 80059be:	3714      	adds	r7, #20
 80059c0:	46bd      	mov	sp, r7
 80059c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059c6:	4770      	bx	lr

080059c8 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 80059c8:	b480      	push	{r7}
 80059ca:	b085      	sub	sp, #20
 80059cc:	af00      	add	r7, sp, #0
 80059ce:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80059da:	689b      	ldr	r3, [r3, #8]
 80059dc:	b29b      	uxth	r3, r3
}
 80059de:	4618      	mov	r0, r3
 80059e0:	3714      	adds	r7, #20
 80059e2:	46bd      	mov	sp, r7
 80059e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e8:	4770      	bx	lr
	...

080059ec <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 80059ec:	b580      	push	{r7, lr}
 80059ee:	b088      	sub	sp, #32
 80059f0:	af00      	add	r7, sp, #0
 80059f2:	6078      	str	r0, [r7, #4]
 80059f4:	4608      	mov	r0, r1
 80059f6:	4611      	mov	r1, r2
 80059f8:	461a      	mov	r2, r3
 80059fa:	4603      	mov	r3, r0
 80059fc:	70fb      	strb	r3, [r7, #3]
 80059fe:	460b      	mov	r3, r1
 8005a00:	70bb      	strb	r3, [r7, #2]
 8005a02:	4613      	mov	r3, r2
 8005a04:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8005a06:	2300      	movs	r3, #0
 8005a08:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 8005a0e:	78fb      	ldrb	r3, [r7, #3]
 8005a10:	015a      	lsls	r2, r3, #5
 8005a12:	693b      	ldr	r3, [r7, #16]
 8005a14:	4413      	add	r3, r2
 8005a16:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005a1a:	461a      	mov	r2, r3
 8005a1c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005a20:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8005a22:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8005a26:	2b03      	cmp	r3, #3
 8005a28:	d87e      	bhi.n	8005b28 <USB_HC_Init+0x13c>
 8005a2a:	a201      	add	r2, pc, #4	; (adr r2, 8005a30 <USB_HC_Init+0x44>)
 8005a2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a30:	08005a41 	.word	0x08005a41
 8005a34:	08005aeb 	.word	0x08005aeb
 8005a38:	08005a41 	.word	0x08005a41
 8005a3c:	08005aad 	.word	0x08005aad
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8005a40:	78fb      	ldrb	r3, [r7, #3]
 8005a42:	015a      	lsls	r2, r3, #5
 8005a44:	693b      	ldr	r3, [r7, #16]
 8005a46:	4413      	add	r3, r2
 8005a48:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005a4c:	461a      	mov	r2, r3
 8005a4e:	f240 439d 	movw	r3, #1181	; 0x49d
 8005a52:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8005a54:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	da10      	bge.n	8005a7e <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8005a5c:	78fb      	ldrb	r3, [r7, #3]
 8005a5e:	015a      	lsls	r2, r3, #5
 8005a60:	693b      	ldr	r3, [r7, #16]
 8005a62:	4413      	add	r3, r2
 8005a64:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005a68:	68db      	ldr	r3, [r3, #12]
 8005a6a:	78fa      	ldrb	r2, [r7, #3]
 8005a6c:	0151      	lsls	r1, r2, #5
 8005a6e:	693a      	ldr	r2, [r7, #16]
 8005a70:	440a      	add	r2, r1
 8005a72:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005a76:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005a7a:	60d3      	str	r3, [r2, #12]
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
      }
      break;
 8005a7c:	e057      	b.n	8005b2e <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a82:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d051      	beq.n	8005b2e <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 8005a8a:	78fb      	ldrb	r3, [r7, #3]
 8005a8c:	015a      	lsls	r2, r3, #5
 8005a8e:	693b      	ldr	r3, [r7, #16]
 8005a90:	4413      	add	r3, r2
 8005a92:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005a96:	68db      	ldr	r3, [r3, #12]
 8005a98:	78fa      	ldrb	r2, [r7, #3]
 8005a9a:	0151      	lsls	r1, r2, #5
 8005a9c:	693a      	ldr	r2, [r7, #16]
 8005a9e:	440a      	add	r2, r1
 8005aa0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005aa4:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8005aa8:	60d3      	str	r3, [r2, #12]
      break;
 8005aaa:	e040      	b.n	8005b2e <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8005aac:	78fb      	ldrb	r3, [r7, #3]
 8005aae:	015a      	lsls	r2, r3, #5
 8005ab0:	693b      	ldr	r3, [r7, #16]
 8005ab2:	4413      	add	r3, r2
 8005ab4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ab8:	461a      	mov	r2, r3
 8005aba:	f240 639d 	movw	r3, #1693	; 0x69d
 8005abe:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8005ac0:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	da34      	bge.n	8005b32 <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8005ac8:	78fb      	ldrb	r3, [r7, #3]
 8005aca:	015a      	lsls	r2, r3, #5
 8005acc:	693b      	ldr	r3, [r7, #16]
 8005ace:	4413      	add	r3, r2
 8005ad0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ad4:	68db      	ldr	r3, [r3, #12]
 8005ad6:	78fa      	ldrb	r2, [r7, #3]
 8005ad8:	0151      	lsls	r1, r2, #5
 8005ada:	693a      	ldr	r2, [r7, #16]
 8005adc:	440a      	add	r2, r1
 8005ade:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005ae2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005ae6:	60d3      	str	r3, [r2, #12]
      }

      break;
 8005ae8:	e023      	b.n	8005b32 <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8005aea:	78fb      	ldrb	r3, [r7, #3]
 8005aec:	015a      	lsls	r2, r3, #5
 8005aee:	693b      	ldr	r3, [r7, #16]
 8005af0:	4413      	add	r3, r2
 8005af2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005af6:	461a      	mov	r2, r3
 8005af8:	f240 2325 	movw	r3, #549	; 0x225
 8005afc:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8005afe:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	da17      	bge.n	8005b36 <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8005b06:	78fb      	ldrb	r3, [r7, #3]
 8005b08:	015a      	lsls	r2, r3, #5
 8005b0a:	693b      	ldr	r3, [r7, #16]
 8005b0c:	4413      	add	r3, r2
 8005b0e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b12:	68db      	ldr	r3, [r3, #12]
 8005b14:	78fa      	ldrb	r2, [r7, #3]
 8005b16:	0151      	lsls	r1, r2, #5
 8005b18:	693a      	ldr	r2, [r7, #16]
 8005b1a:	440a      	add	r2, r1
 8005b1c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005b20:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 8005b24:	60d3      	str	r3, [r2, #12]
      }
      break;
 8005b26:	e006      	b.n	8005b36 <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 8005b28:	2301      	movs	r3, #1
 8005b2a:	77fb      	strb	r3, [r7, #31]
      break;
 8005b2c:	e004      	b.n	8005b38 <USB_HC_Init+0x14c>
      break;
 8005b2e:	bf00      	nop
 8005b30:	e002      	b.n	8005b38 <USB_HC_Init+0x14c>
      break;
 8005b32:	bf00      	nop
 8005b34:	e000      	b.n	8005b38 <USB_HC_Init+0x14c>
      break;
 8005b36:	bf00      	nop
  }

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8005b38:	693b      	ldr	r3, [r7, #16]
 8005b3a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005b3e:	699a      	ldr	r2, [r3, #24]
 8005b40:	78fb      	ldrb	r3, [r7, #3]
 8005b42:	f003 030f 	and.w	r3, r3, #15
 8005b46:	2101      	movs	r1, #1
 8005b48:	fa01 f303 	lsl.w	r3, r1, r3
 8005b4c:	6939      	ldr	r1, [r7, #16]
 8005b4e:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8005b52:	4313      	orrs	r3, r2
 8005b54:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	699b      	ldr	r3, [r3, #24]
 8005b5a:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8005b62:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	da03      	bge.n	8005b72 <USB_HC_Init+0x186>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8005b6a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005b6e:	61bb      	str	r3, [r7, #24]
 8005b70:	e001      	b.n	8005b76 <USB_HC_Init+0x18a>
  }
  else
  {
    HCcharEpDir = 0U;
 8005b72:	2300      	movs	r3, #0
 8005b74:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8005b76:	6878      	ldr	r0, [r7, #4]
 8005b78:	f7ff ff0f 	bl	800599a <USB_GetHostSpeed>
 8005b7c:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8005b7e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8005b82:	2b02      	cmp	r3, #2
 8005b84:	d106      	bne.n	8005b94 <USB_HC_Init+0x1a8>
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	2b02      	cmp	r3, #2
 8005b8a:	d003      	beq.n	8005b94 <USB_HC_Init+0x1a8>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8005b8c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005b90:	617b      	str	r3, [r7, #20]
 8005b92:	e001      	b.n	8005b98 <USB_HC_Init+0x1ac>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8005b94:	2300      	movs	r3, #0
 8005b96:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005b98:	787b      	ldrb	r3, [r7, #1]
 8005b9a:	059b      	lsls	r3, r3, #22
 8005b9c:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8005ba0:	78bb      	ldrb	r3, [r7, #2]
 8005ba2:	02db      	lsls	r3, r3, #11
 8005ba4:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005ba8:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8005baa:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8005bae:	049b      	lsls	r3, r3, #18
 8005bb0:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8005bb4:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8005bb6:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8005bb8:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8005bbc:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8005bbe:	69bb      	ldr	r3, [r7, #24]
 8005bc0:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005bc2:	78fb      	ldrb	r3, [r7, #3]
 8005bc4:	0159      	lsls	r1, r3, #5
 8005bc6:	693b      	ldr	r3, [r7, #16]
 8005bc8:	440b      	add	r3, r1
 8005bca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005bce:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8005bd0:	697b      	ldr	r3, [r7, #20]
 8005bd2:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005bd4:	600b      	str	r3, [r1, #0]

  if (ep_type == EP_TYPE_INTR)
 8005bd6:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8005bda:	2b03      	cmp	r3, #3
 8005bdc:	d10f      	bne.n	8005bfe <USB_HC_Init+0x212>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM ;
 8005bde:	78fb      	ldrb	r3, [r7, #3]
 8005be0:	015a      	lsls	r2, r3, #5
 8005be2:	693b      	ldr	r3, [r7, #16]
 8005be4:	4413      	add	r3, r2
 8005be6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	78fa      	ldrb	r2, [r7, #3]
 8005bee:	0151      	lsls	r1, r2, #5
 8005bf0:	693a      	ldr	r2, [r7, #16]
 8005bf2:	440a      	add	r2, r1
 8005bf4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005bf8:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005bfc:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8005bfe:	7ffb      	ldrb	r3, [r7, #31]
}
 8005c00:	4618      	mov	r0, r3
 8005c02:	3720      	adds	r7, #32
 8005c04:	46bd      	mov	sp, r7
 8005c06:	bd80      	pop	{r7, pc}

08005c08 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8005c08:	b580      	push	{r7, lr}
 8005c0a:	b08c      	sub	sp, #48	; 0x30
 8005c0c:	af02      	add	r7, sp, #8
 8005c0e:	60f8      	str	r0, [r7, #12]
 8005c10:	60b9      	str	r1, [r7, #8]
 8005c12:	4613      	mov	r3, r2
 8005c14:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8005c1a:	68bb      	ldr	r3, [r7, #8]
 8005c1c:	785b      	ldrb	r3, [r3, #1]
 8005c1e:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 8005c20:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005c24:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d02d      	beq.n	8005c8e <USB_HC_StartXfer+0x86>
 8005c32:	68bb      	ldr	r3, [r7, #8]
 8005c34:	791b      	ldrb	r3, [r3, #4]
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d129      	bne.n	8005c8e <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping  in case of NYET/NAK */
    if ((dma == 1U) && ((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)))
 8005c3a:	79fb      	ldrb	r3, [r7, #7]
 8005c3c:	2b01      	cmp	r3, #1
 8005c3e:	d117      	bne.n	8005c70 <USB_HC_StartXfer+0x68>
 8005c40:	68bb      	ldr	r3, [r7, #8]
 8005c42:	79db      	ldrb	r3, [r3, #7]
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d003      	beq.n	8005c50 <USB_HC_StartXfer+0x48>
 8005c48:	68bb      	ldr	r3, [r7, #8]
 8005c4a:	79db      	ldrb	r3, [r3, #7]
 8005c4c:	2b02      	cmp	r3, #2
 8005c4e:	d10f      	bne.n	8005c70 <USB_HC_StartXfer+0x68>
    {
      USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8005c50:	69fb      	ldr	r3, [r7, #28]
 8005c52:	015a      	lsls	r2, r3, #5
 8005c54:	6a3b      	ldr	r3, [r7, #32]
 8005c56:	4413      	add	r3, r2
 8005c58:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c5c:	68db      	ldr	r3, [r3, #12]
 8005c5e:	69fa      	ldr	r2, [r7, #28]
 8005c60:	0151      	lsls	r1, r2, #5
 8005c62:	6a3a      	ldr	r2, [r7, #32]
 8005c64:	440a      	add	r2, r1
 8005c66:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005c6a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c6e:	60d3      	str	r3, [r2, #12]
                                               USB_OTG_HCINTMSK_ACKM |
                                               USB_OTG_HCINTMSK_NAKM);
    }

    if ((dma == 0U) && (hc->do_ping == 1U))
 8005c70:	79fb      	ldrb	r3, [r7, #7]
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d10b      	bne.n	8005c8e <USB_HC_StartXfer+0x86>
 8005c76:	68bb      	ldr	r3, [r7, #8]
 8005c78:	795b      	ldrb	r3, [r3, #5]
 8005c7a:	2b01      	cmp	r3, #1
 8005c7c:	d107      	bne.n	8005c8e <USB_HC_StartXfer+0x86>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 8005c7e:	68bb      	ldr	r3, [r7, #8]
 8005c80:	785b      	ldrb	r3, [r3, #1]
 8005c82:	4619      	mov	r1, r3
 8005c84:	68f8      	ldr	r0, [r7, #12]
 8005c86:	f000 fa2f 	bl	80060e8 <USB_DoPing>
      return HAL_OK;
 8005c8a:	2300      	movs	r3, #0
 8005c8c:	e0f8      	b.n	8005e80 <USB_HC_StartXfer+0x278>
    }

  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 8005c8e:	68bb      	ldr	r3, [r7, #8]
 8005c90:	695b      	ldr	r3, [r3, #20]
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d018      	beq.n	8005cc8 <USB_HC_StartXfer+0xc0>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8005c96:	68bb      	ldr	r3, [r7, #8]
 8005c98:	695b      	ldr	r3, [r3, #20]
 8005c9a:	68ba      	ldr	r2, [r7, #8]
 8005c9c:	8912      	ldrh	r2, [r2, #8]
 8005c9e:	4413      	add	r3, r2
 8005ca0:	3b01      	subs	r3, #1
 8005ca2:	68ba      	ldr	r2, [r7, #8]
 8005ca4:	8912      	ldrh	r2, [r2, #8]
 8005ca6:	fbb3 f3f2 	udiv	r3, r3, r2
 8005caa:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 8005cac:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8005cae:	8b7b      	ldrh	r3, [r7, #26]
 8005cb0:	429a      	cmp	r2, r3
 8005cb2:	d90b      	bls.n	8005ccc <USB_HC_StartXfer+0xc4>
    {
      num_packets = max_hc_pkt_count;
 8005cb4:	8b7b      	ldrh	r3, [r7, #26]
 8005cb6:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8005cb8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8005cba:	68ba      	ldr	r2, [r7, #8]
 8005cbc:	8912      	ldrh	r2, [r2, #8]
 8005cbe:	fb02 f203 	mul.w	r2, r2, r3
 8005cc2:	68bb      	ldr	r3, [r7, #8]
 8005cc4:	611a      	str	r2, [r3, #16]
 8005cc6:	e001      	b.n	8005ccc <USB_HC_StartXfer+0xc4>
    }
  }
  else
  {
    num_packets = 1U;
 8005cc8:	2301      	movs	r3, #1
 8005cca:	84fb      	strh	r3, [r7, #38]	; 0x26

  /*
   * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
   * max_packet size.
   */
  if (hc->ep_is_in != 0U)
 8005ccc:	68bb      	ldr	r3, [r7, #8]
 8005cce:	78db      	ldrb	r3, [r3, #3]
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d007      	beq.n	8005ce4 <USB_HC_StartXfer+0xdc>
  {
    hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8005cd4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8005cd6:	68ba      	ldr	r2, [r7, #8]
 8005cd8:	8912      	ldrh	r2, [r2, #8]
 8005cda:	fb02 f203 	mul.w	r2, r2, r3
 8005cde:	68bb      	ldr	r3, [r7, #8]
 8005ce0:	611a      	str	r2, [r3, #16]
 8005ce2:	e003      	b.n	8005cec <USB_HC_StartXfer+0xe4>
  }
  else
  {
    hc->XferSize = hc->xfer_len;
 8005ce4:	68bb      	ldr	r3, [r7, #8]
 8005ce6:	695a      	ldr	r2, [r3, #20]
 8005ce8:	68bb      	ldr	r3, [r7, #8]
 8005cea:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8005cec:	68bb      	ldr	r3, [r7, #8]
 8005cee:	691b      	ldr	r3, [r3, #16]
 8005cf0:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8005cf4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8005cf6:	04d9      	lsls	r1, r3, #19
 8005cf8:	4b63      	ldr	r3, [pc, #396]	; (8005e88 <USB_HC_StartXfer+0x280>)
 8005cfa:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8005cfc:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8005cfe:	68bb      	ldr	r3, [r7, #8]
 8005d00:	7a9b      	ldrb	r3, [r3, #10]
 8005d02:	075b      	lsls	r3, r3, #29
 8005d04:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8005d08:	69f9      	ldr	r1, [r7, #28]
 8005d0a:	0148      	lsls	r0, r1, #5
 8005d0c:	6a39      	ldr	r1, [r7, #32]
 8005d0e:	4401      	add	r1, r0
 8005d10:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8005d14:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8005d16:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8005d18:	79fb      	ldrb	r3, [r7, #7]
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d009      	beq.n	8005d32 <USB_HC_StartXfer+0x12a>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8005d1e:	68bb      	ldr	r3, [r7, #8]
 8005d20:	68d9      	ldr	r1, [r3, #12]
 8005d22:	69fb      	ldr	r3, [r7, #28]
 8005d24:	015a      	lsls	r2, r3, #5
 8005d26:	6a3b      	ldr	r3, [r7, #32]
 8005d28:	4413      	add	r3, r2
 8005d2a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d2e:	460a      	mov	r2, r1
 8005d30:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8005d32:	6a3b      	ldr	r3, [r7, #32]
 8005d34:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005d38:	689b      	ldr	r3, [r3, #8]
 8005d3a:	f003 0301 	and.w	r3, r3, #1
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	bf0c      	ite	eq
 8005d42:	2301      	moveq	r3, #1
 8005d44:	2300      	movne	r3, #0
 8005d46:	b2db      	uxtb	r3, r3
 8005d48:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8005d4a:	69fb      	ldr	r3, [r7, #28]
 8005d4c:	015a      	lsls	r2, r3, #5
 8005d4e:	6a3b      	ldr	r3, [r7, #32]
 8005d50:	4413      	add	r3, r2
 8005d52:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	69fa      	ldr	r2, [r7, #28]
 8005d5a:	0151      	lsls	r1, r2, #5
 8005d5c:	6a3a      	ldr	r2, [r7, #32]
 8005d5e:	440a      	add	r2, r1
 8005d60:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005d64:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8005d68:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8005d6a:	69fb      	ldr	r3, [r7, #28]
 8005d6c:	015a      	lsls	r2, r3, #5
 8005d6e:	6a3b      	ldr	r3, [r7, #32]
 8005d70:	4413      	add	r3, r2
 8005d72:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d76:	681a      	ldr	r2, [r3, #0]
 8005d78:	7e7b      	ldrb	r3, [r7, #25]
 8005d7a:	075b      	lsls	r3, r3, #29
 8005d7c:	69f9      	ldr	r1, [r7, #28]
 8005d7e:	0148      	lsls	r0, r1, #5
 8005d80:	6a39      	ldr	r1, [r7, #32]
 8005d82:	4401      	add	r1, r0
 8005d84:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 8005d88:	4313      	orrs	r3, r2
 8005d8a:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8005d8c:	69fb      	ldr	r3, [r7, #28]
 8005d8e:	015a      	lsls	r2, r3, #5
 8005d90:	6a3b      	ldr	r3, [r7, #32]
 8005d92:	4413      	add	r3, r2
 8005d94:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005d9c:	693b      	ldr	r3, [r7, #16]
 8005d9e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005da2:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8005da4:	68bb      	ldr	r3, [r7, #8]
 8005da6:	78db      	ldrb	r3, [r3, #3]
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d004      	beq.n	8005db6 <USB_HC_StartXfer+0x1ae>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8005dac:	693b      	ldr	r3, [r7, #16]
 8005dae:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005db2:	613b      	str	r3, [r7, #16]
 8005db4:	e003      	b.n	8005dbe <USB_HC_StartXfer+0x1b6>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8005db6:	693b      	ldr	r3, [r7, #16]
 8005db8:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005dbc:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005dbe:	693b      	ldr	r3, [r7, #16]
 8005dc0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005dc4:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8005dc6:	69fb      	ldr	r3, [r7, #28]
 8005dc8:	015a      	lsls	r2, r3, #5
 8005dca:	6a3b      	ldr	r3, [r7, #32]
 8005dcc:	4413      	add	r3, r2
 8005dce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005dd2:	461a      	mov	r2, r3
 8005dd4:	693b      	ldr	r3, [r7, #16]
 8005dd6:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8005dd8:	79fb      	ldrb	r3, [r7, #7]
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d001      	beq.n	8005de2 <USB_HC_StartXfer+0x1da>
  {
    return HAL_OK;
 8005dde:	2300      	movs	r3, #0
 8005de0:	e04e      	b.n	8005e80 <USB_HC_StartXfer+0x278>
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 8005de2:	68bb      	ldr	r3, [r7, #8]
 8005de4:	78db      	ldrb	r3, [r3, #3]
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d149      	bne.n	8005e7e <USB_HC_StartXfer+0x276>
 8005dea:	68bb      	ldr	r3, [r7, #8]
 8005dec:	695b      	ldr	r3, [r3, #20]
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d045      	beq.n	8005e7e <USB_HC_StartXfer+0x276>
  {
    switch (hc->ep_type)
 8005df2:	68bb      	ldr	r3, [r7, #8]
 8005df4:	79db      	ldrb	r3, [r3, #7]
 8005df6:	2b03      	cmp	r3, #3
 8005df8:	d830      	bhi.n	8005e5c <USB_HC_StartXfer+0x254>
 8005dfa:	a201      	add	r2, pc, #4	; (adr r2, 8005e00 <USB_HC_StartXfer+0x1f8>)
 8005dfc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e00:	08005e11 	.word	0x08005e11
 8005e04:	08005e35 	.word	0x08005e35
 8005e08:	08005e11 	.word	0x08005e11
 8005e0c:	08005e35 	.word	0x08005e35
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8005e10:	68bb      	ldr	r3, [r7, #8]
 8005e12:	695b      	ldr	r3, [r3, #20]
 8005e14:	3303      	adds	r3, #3
 8005e16:	089b      	lsrs	r3, r3, #2
 8005e18:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8005e1a:	8afa      	ldrh	r2, [r7, #22]
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e20:	b29b      	uxth	r3, r3
 8005e22:	429a      	cmp	r2, r3
 8005e24:	d91c      	bls.n	8005e60 <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	699b      	ldr	r3, [r3, #24]
 8005e2a:	f043 0220 	orr.w	r2, r3, #32
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	619a      	str	r2, [r3, #24]
        }
        break;
 8005e32:	e015      	b.n	8005e60 <USB_HC_StartXfer+0x258>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8005e34:	68bb      	ldr	r3, [r7, #8]
 8005e36:	695b      	ldr	r3, [r3, #20]
 8005e38:	3303      	adds	r3, #3
 8005e3a:	089b      	lsrs	r3, r3, #2
 8005e3c:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8005e3e:	8afa      	ldrh	r2, [r7, #22]
 8005e40:	6a3b      	ldr	r3, [r7, #32]
 8005e42:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005e46:	691b      	ldr	r3, [r3, #16]
 8005e48:	b29b      	uxth	r3, r3
 8005e4a:	429a      	cmp	r2, r3
 8005e4c:	d90a      	bls.n	8005e64 <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	699b      	ldr	r3, [r3, #24]
 8005e52:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	619a      	str	r2, [r3, #24]
        }
        break;
 8005e5a:	e003      	b.n	8005e64 <USB_HC_StartXfer+0x25c>

      default:
        break;
 8005e5c:	bf00      	nop
 8005e5e:	e002      	b.n	8005e66 <USB_HC_StartXfer+0x25e>
        break;
 8005e60:	bf00      	nop
 8005e62:	e000      	b.n	8005e66 <USB_HC_StartXfer+0x25e>
        break;
 8005e64:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8005e66:	68bb      	ldr	r3, [r7, #8]
 8005e68:	68d9      	ldr	r1, [r3, #12]
 8005e6a:	68bb      	ldr	r3, [r7, #8]
 8005e6c:	785a      	ldrb	r2, [r3, #1]
 8005e6e:	68bb      	ldr	r3, [r7, #8]
 8005e70:	695b      	ldr	r3, [r3, #20]
 8005e72:	b29b      	uxth	r3, r3
 8005e74:	2000      	movs	r0, #0
 8005e76:	9000      	str	r0, [sp, #0]
 8005e78:	68f8      	ldr	r0, [r7, #12]
 8005e7a:	f7ff fb53 	bl	8005524 <USB_WritePacket>
  }

  return HAL_OK;
 8005e7e:	2300      	movs	r3, #0
}
 8005e80:	4618      	mov	r0, r3
 8005e82:	3728      	adds	r7, #40	; 0x28
 8005e84:	46bd      	mov	sp, r7
 8005e86:	bd80      	pop	{r7, pc}
 8005e88:	1ff80000 	.word	0x1ff80000

08005e8c <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8005e8c:	b480      	push	{r7}
 8005e8e:	b085      	sub	sp, #20
 8005e90:	af00      	add	r7, sp, #0
 8005e92:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005e9e:	695b      	ldr	r3, [r3, #20]
 8005ea0:	b29b      	uxth	r3, r3
}
 8005ea2:	4618      	mov	r0, r3
 8005ea4:	3714      	adds	r7, #20
 8005ea6:	46bd      	mov	sp, r7
 8005ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eac:	4770      	bx	lr

08005eae <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8005eae:	b480      	push	{r7}
 8005eb0:	b089      	sub	sp, #36	; 0x24
 8005eb2:	af00      	add	r7, sp, #0
 8005eb4:	6078      	str	r0, [r7, #4]
 8005eb6:	460b      	mov	r3, r1
 8005eb8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	61bb      	str	r3, [r7, #24]
  uint32_t hcnum = (uint32_t)hc_num;
 8005ebe:	78fb      	ldrb	r3, [r7, #3]
 8005ec0:	617b      	str	r3, [r7, #20]
  uint32_t count = 0U;
 8005ec2:	2300      	movs	r3, #0
 8005ec4:	61fb      	str	r3, [r7, #28]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8005ec6:	697b      	ldr	r3, [r7, #20]
 8005ec8:	015a      	lsls	r2, r3, #5
 8005eca:	69bb      	ldr	r3, [r7, #24]
 8005ecc:	4413      	add	r3, r2
 8005ece:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	0c9b      	lsrs	r3, r3, #18
 8005ed6:	f003 0303 	and.w	r3, r3, #3
 8005eda:	613b      	str	r3, [r7, #16]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8005edc:	697b      	ldr	r3, [r7, #20]
 8005ede:	015a      	lsls	r2, r3, #5
 8005ee0:	69bb      	ldr	r3, [r7, #24]
 8005ee2:	4413      	add	r3, r2
 8005ee4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	0fdb      	lsrs	r3, r3, #31
 8005eec:	f003 0301 	and.w	r3, r3, #1
 8005ef0:	60fb      	str	r3, [r7, #12]

  if (((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) &&
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	689b      	ldr	r3, [r3, #8]
 8005ef6:	f003 0320 	and.w	r3, r3, #32
 8005efa:	2b20      	cmp	r3, #32
 8005efc:	d104      	bne.n	8005f08 <USB_HC_Halt+0x5a>
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d101      	bne.n	8005f08 <USB_HC_Halt+0x5a>
      (ChannelEna == 0U))
  {
    return HAL_OK;
 8005f04:	2300      	movs	r3, #0
 8005f06:	e0e8      	b.n	80060da <USB_HC_Halt+0x22c>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8005f08:	693b      	ldr	r3, [r7, #16]
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d002      	beq.n	8005f14 <USB_HC_Halt+0x66>
 8005f0e:	693b      	ldr	r3, [r7, #16]
 8005f10:	2b02      	cmp	r3, #2
 8005f12:	d173      	bne.n	8005ffc <USB_HC_Halt+0x14e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8005f14:	697b      	ldr	r3, [r7, #20]
 8005f16:	015a      	lsls	r2, r3, #5
 8005f18:	69bb      	ldr	r3, [r7, #24]
 8005f1a:	4413      	add	r3, r2
 8005f1c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	697a      	ldr	r2, [r7, #20]
 8005f24:	0151      	lsls	r1, r2, #5
 8005f26:	69ba      	ldr	r2, [r7, #24]
 8005f28:	440a      	add	r2, r1
 8005f2a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005f2e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005f32:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	689b      	ldr	r3, [r3, #8]
 8005f38:	f003 0320 	and.w	r3, r3, #32
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	f040 80cb 	bne.w	80060d8 <USB_HC_Halt+0x22a>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f46:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d143      	bne.n	8005fd6 <USB_HC_Halt+0x128>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8005f4e:	697b      	ldr	r3, [r7, #20]
 8005f50:	015a      	lsls	r2, r3, #5
 8005f52:	69bb      	ldr	r3, [r7, #24]
 8005f54:	4413      	add	r3, r2
 8005f56:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	697a      	ldr	r2, [r7, #20]
 8005f5e:	0151      	lsls	r1, r2, #5
 8005f60:	69ba      	ldr	r2, [r7, #24]
 8005f62:	440a      	add	r2, r1
 8005f64:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005f68:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005f6c:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005f6e:	697b      	ldr	r3, [r7, #20]
 8005f70:	015a      	lsls	r2, r3, #5
 8005f72:	69bb      	ldr	r3, [r7, #24]
 8005f74:	4413      	add	r3, r2
 8005f76:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	697a      	ldr	r2, [r7, #20]
 8005f7e:	0151      	lsls	r1, r2, #5
 8005f80:	69ba      	ldr	r2, [r7, #24]
 8005f82:	440a      	add	r2, r1
 8005f84:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005f88:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005f8c:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 8005f8e:	697b      	ldr	r3, [r7, #20]
 8005f90:	015a      	lsls	r2, r3, #5
 8005f92:	69bb      	ldr	r3, [r7, #24]
 8005f94:	4413      	add	r3, r2
 8005f96:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	697a      	ldr	r2, [r7, #20]
 8005f9e:	0151      	lsls	r1, r2, #5
 8005fa0:	69ba      	ldr	r2, [r7, #24]
 8005fa2:	440a      	add	r2, r1
 8005fa4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005fa8:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005fac:	6013      	str	r3, [r2, #0]
        do
        {
          if (++count > 1000U)
 8005fae:	69fb      	ldr	r3, [r7, #28]
 8005fb0:	3301      	adds	r3, #1
 8005fb2:	61fb      	str	r3, [r7, #28]
 8005fb4:	69fb      	ldr	r3, [r7, #28]
 8005fb6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005fba:	d81d      	bhi.n	8005ff8 <USB_HC_Halt+0x14a>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8005fbc:	697b      	ldr	r3, [r7, #20]
 8005fbe:	015a      	lsls	r2, r3, #5
 8005fc0:	69bb      	ldr	r3, [r7, #24]
 8005fc2:	4413      	add	r3, r2
 8005fc4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005fce:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005fd2:	d0ec      	beq.n	8005fae <USB_HC_Halt+0x100>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8005fd4:	e080      	b.n	80060d8 <USB_HC_Halt+0x22a>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005fd6:	697b      	ldr	r3, [r7, #20]
 8005fd8:	015a      	lsls	r2, r3, #5
 8005fda:	69bb      	ldr	r3, [r7, #24]
 8005fdc:	4413      	add	r3, r2
 8005fde:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	697a      	ldr	r2, [r7, #20]
 8005fe6:	0151      	lsls	r1, r2, #5
 8005fe8:	69ba      	ldr	r2, [r7, #24]
 8005fea:	440a      	add	r2, r1
 8005fec:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005ff0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005ff4:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8005ff6:	e06f      	b.n	80060d8 <USB_HC_Halt+0x22a>
            break;
 8005ff8:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8005ffa:	e06d      	b.n	80060d8 <USB_HC_Halt+0x22a>
      }
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8005ffc:	697b      	ldr	r3, [r7, #20]
 8005ffe:	015a      	lsls	r2, r3, #5
 8006000:	69bb      	ldr	r3, [r7, #24]
 8006002:	4413      	add	r3, r2
 8006004:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	697a      	ldr	r2, [r7, #20]
 800600c:	0151      	lsls	r1, r2, #5
 800600e:	69ba      	ldr	r2, [r7, #24]
 8006010:	440a      	add	r2, r1
 8006012:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006016:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800601a:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800601c:	69bb      	ldr	r3, [r7, #24]
 800601e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006022:	691b      	ldr	r3, [r3, #16]
 8006024:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8006028:	2b00      	cmp	r3, #0
 800602a:	d143      	bne.n	80060b4 <USB_HC_Halt+0x206>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800602c:	697b      	ldr	r3, [r7, #20]
 800602e:	015a      	lsls	r2, r3, #5
 8006030:	69bb      	ldr	r3, [r7, #24]
 8006032:	4413      	add	r3, r2
 8006034:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	697a      	ldr	r2, [r7, #20]
 800603c:	0151      	lsls	r1, r2, #5
 800603e:	69ba      	ldr	r2, [r7, #24]
 8006040:	440a      	add	r2, r1
 8006042:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006046:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800604a:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800604c:	697b      	ldr	r3, [r7, #20]
 800604e:	015a      	lsls	r2, r3, #5
 8006050:	69bb      	ldr	r3, [r7, #24]
 8006052:	4413      	add	r3, r2
 8006054:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	697a      	ldr	r2, [r7, #20]
 800605c:	0151      	lsls	r1, r2, #5
 800605e:	69ba      	ldr	r2, [r7, #24]
 8006060:	440a      	add	r2, r1
 8006062:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006066:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800606a:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800606c:	697b      	ldr	r3, [r7, #20]
 800606e:	015a      	lsls	r2, r3, #5
 8006070:	69bb      	ldr	r3, [r7, #24]
 8006072:	4413      	add	r3, r2
 8006074:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	697a      	ldr	r2, [r7, #20]
 800607c:	0151      	lsls	r1, r2, #5
 800607e:	69ba      	ldr	r2, [r7, #24]
 8006080:	440a      	add	r2, r1
 8006082:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006086:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800608a:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 800608c:	69fb      	ldr	r3, [r7, #28]
 800608e:	3301      	adds	r3, #1
 8006090:	61fb      	str	r3, [r7, #28]
 8006092:	69fb      	ldr	r3, [r7, #28]
 8006094:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006098:	d81d      	bhi.n	80060d6 <USB_HC_Halt+0x228>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800609a:	697b      	ldr	r3, [r7, #20]
 800609c:	015a      	lsls	r2, r3, #5
 800609e:	69bb      	ldr	r3, [r7, #24]
 80060a0:	4413      	add	r3, r2
 80060a2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80060ac:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80060b0:	d0ec      	beq.n	800608c <USB_HC_Halt+0x1de>
 80060b2:	e011      	b.n	80060d8 <USB_HC_Halt+0x22a>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80060b4:	697b      	ldr	r3, [r7, #20]
 80060b6:	015a      	lsls	r2, r3, #5
 80060b8:	69bb      	ldr	r3, [r7, #24]
 80060ba:	4413      	add	r3, r2
 80060bc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	697a      	ldr	r2, [r7, #20]
 80060c4:	0151      	lsls	r1, r2, #5
 80060c6:	69ba      	ldr	r2, [r7, #24]
 80060c8:	440a      	add	r2, r1
 80060ca:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80060ce:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80060d2:	6013      	str	r3, [r2, #0]
 80060d4:	e000      	b.n	80060d8 <USB_HC_Halt+0x22a>
          break;
 80060d6:	bf00      	nop
    }
  }

  return HAL_OK;
 80060d8:	2300      	movs	r3, #0
}
 80060da:	4618      	mov	r0, r3
 80060dc:	3724      	adds	r7, #36	; 0x24
 80060de:	46bd      	mov	sp, r7
 80060e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e4:	4770      	bx	lr
	...

080060e8 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 80060e8:	b480      	push	{r7}
 80060ea:	b087      	sub	sp, #28
 80060ec:	af00      	add	r7, sp, #0
 80060ee:	6078      	str	r0, [r7, #4]
 80060f0:	460b      	mov	r3, r1
 80060f2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 80060f8:	78fb      	ldrb	r3, [r7, #3]
 80060fa:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 80060fc:	2301      	movs	r3, #1
 80060fe:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	04da      	lsls	r2, r3, #19
 8006104:	4b15      	ldr	r3, [pc, #84]	; (800615c <USB_DoPing+0x74>)
 8006106:	4013      	ands	r3, r2
 8006108:	693a      	ldr	r2, [r7, #16]
 800610a:	0151      	lsls	r1, r2, #5
 800610c:	697a      	ldr	r2, [r7, #20]
 800610e:	440a      	add	r2, r1
 8006110:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006114:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006118:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 800611a:	693b      	ldr	r3, [r7, #16]
 800611c:	015a      	lsls	r2, r3, #5
 800611e:	697b      	ldr	r3, [r7, #20]
 8006120:	4413      	add	r3, r2
 8006122:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800612a:	68bb      	ldr	r3, [r7, #8]
 800612c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8006130:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006132:	68bb      	ldr	r3, [r7, #8]
 8006134:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006138:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 800613a:	693b      	ldr	r3, [r7, #16]
 800613c:	015a      	lsls	r2, r3, #5
 800613e:	697b      	ldr	r3, [r7, #20]
 8006140:	4413      	add	r3, r2
 8006142:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006146:	461a      	mov	r2, r3
 8006148:	68bb      	ldr	r3, [r7, #8]
 800614a:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 800614c:	2300      	movs	r3, #0
}
 800614e:	4618      	mov	r0, r3
 8006150:	371c      	adds	r7, #28
 8006152:	46bd      	mov	sp, r7
 8006154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006158:	4770      	bx	lr
 800615a:	bf00      	nop
 800615c:	1ff80000 	.word	0x1ff80000

08006160 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8006160:	b580      	push	{r7, lr}
 8006162:	b086      	sub	sp, #24
 8006164:	af00      	add	r7, sp, #0
 8006166:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 800616c:	2300      	movs	r3, #0
 800616e:	617b      	str	r3, [r7, #20]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8006170:	6878      	ldr	r0, [r7, #4]
 8006172:	f7ff f935 	bl	80053e0 <USB_DisableGlobalInt>

  /* Flush FIFO */
  (void)USB_FlushTxFifo(USBx, 0x10U);
 8006176:	2110      	movs	r1, #16
 8006178:	6878      	ldr	r0, [r7, #4]
 800617a:	f7ff f98f 	bl	800549c <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 800617e:	6878      	ldr	r0, [r7, #4]
 8006180:	f7ff f9b0 	bl	80054e4 <USB_FlushRxFifo>

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8006184:	2300      	movs	r3, #0
 8006186:	613b      	str	r3, [r7, #16]
 8006188:	e01f      	b.n	80061ca <USB_StopHost+0x6a>
  {
    value = USBx_HC(i)->HCCHAR;
 800618a:	693b      	ldr	r3, [r7, #16]
 800618c:	015a      	lsls	r2, r3, #5
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	4413      	add	r3, r2
 8006192:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	60bb      	str	r3, [r7, #8]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800619a:	68bb      	ldr	r3, [r7, #8]
 800619c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80061a0:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_CHENA;
 80061a2:	68bb      	ldr	r3, [r7, #8]
 80061a4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80061a8:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80061aa:	68bb      	ldr	r3, [r7, #8]
 80061ac:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80061b0:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 80061b2:	693b      	ldr	r3, [r7, #16]
 80061b4:	015a      	lsls	r2, r3, #5
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	4413      	add	r3, r2
 80061ba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80061be:	461a      	mov	r2, r3
 80061c0:	68bb      	ldr	r3, [r7, #8]
 80061c2:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 80061c4:	693b      	ldr	r3, [r7, #16]
 80061c6:	3301      	adds	r3, #1
 80061c8:	613b      	str	r3, [r7, #16]
 80061ca:	693b      	ldr	r3, [r7, #16]
 80061cc:	2b0f      	cmp	r3, #15
 80061ce:	d9dc      	bls.n	800618a <USB_StopHost+0x2a>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 80061d0:	2300      	movs	r3, #0
 80061d2:	613b      	str	r3, [r7, #16]
 80061d4:	e034      	b.n	8006240 <USB_StopHost+0xe0>
  {
    value = USBx_HC(i)->HCCHAR;
 80061d6:	693b      	ldr	r3, [r7, #16]
 80061d8:	015a      	lsls	r2, r3, #5
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	4413      	add	r3, r2
 80061de:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHDIS;
 80061e6:	68bb      	ldr	r3, [r7, #8]
 80061e8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80061ec:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHENA;
 80061ee:	68bb      	ldr	r3, [r7, #8]
 80061f0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80061f4:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80061f6:	68bb      	ldr	r3, [r7, #8]
 80061f8:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80061fc:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 80061fe:	693b      	ldr	r3, [r7, #16]
 8006200:	015a      	lsls	r2, r3, #5
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	4413      	add	r3, r2
 8006206:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800620a:	461a      	mov	r2, r3
 800620c:	68bb      	ldr	r3, [r7, #8]
 800620e:	6013      	str	r3, [r2, #0]

    do
    {
      if (++count > 1000U)
 8006210:	697b      	ldr	r3, [r7, #20]
 8006212:	3301      	adds	r3, #1
 8006214:	617b      	str	r3, [r7, #20]
 8006216:	697b      	ldr	r3, [r7, #20]
 8006218:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800621c:	d80c      	bhi.n	8006238 <USB_StopHost+0xd8>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800621e:	693b      	ldr	r3, [r7, #16]
 8006220:	015a      	lsls	r2, r3, #5
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	4413      	add	r3, r2
 8006226:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006230:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006234:	d0ec      	beq.n	8006210 <USB_StopHost+0xb0>
 8006236:	e000      	b.n	800623a <USB_StopHost+0xda>
        break;
 8006238:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800623a:	693b      	ldr	r3, [r7, #16]
 800623c:	3301      	adds	r3, #1
 800623e:	613b      	str	r3, [r7, #16]
 8006240:	693b      	ldr	r3, [r7, #16]
 8006242:	2b0f      	cmp	r3, #15
 8006244:	d9c7      	bls.n	80061d6 <USB_StopHost+0x76>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800624c:	461a      	mov	r2, r3
 800624e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006252:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800625a:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 800625c:	6878      	ldr	r0, [r7, #4]
 800625e:	f7ff f8ae 	bl	80053be <USB_EnableGlobalInt>

  return HAL_OK;
 8006262:	2300      	movs	r3, #0
}
 8006264:	4618      	mov	r0, r3
 8006266:	3718      	adds	r7, #24
 8006268:	46bd      	mov	sp, r7
 800626a:	bd80      	pop	{r7, pc}

0800626c <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 800626c:	b590      	push	{r4, r7, lr}
 800626e:	b089      	sub	sp, #36	; 0x24
 8006270:	af04      	add	r7, sp, #16
 8006272:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 8006274:	2301      	movs	r3, #1
 8006276:	2202      	movs	r2, #2
 8006278:	2102      	movs	r1, #2
 800627a:	6878      	ldr	r0, [r7, #4]
 800627c:	f000 fc66 	bl	8006b4c <USBH_FindInterface>
 8006280:	4603      	mov	r3, r0
 8006282:	73fb      	strb	r3, [r7, #15]
                                 ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8006284:	7bfb      	ldrb	r3, [r7, #15]
 8006286:	2bff      	cmp	r3, #255	; 0xff
 8006288:	d002      	beq.n	8006290 <USBH_CDC_InterfaceInit+0x24>
 800628a:	7bfb      	ldrb	r3, [r7, #15]
 800628c:	2b01      	cmp	r3, #1
 800628e:	d901      	bls.n	8006294 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8006290:	2302      	movs	r3, #2
 8006292:	e13d      	b.n	8006510 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 8006294:	7bfb      	ldrb	r3, [r7, #15]
 8006296:	4619      	mov	r1, r3
 8006298:	6878      	ldr	r0, [r7, #4]
 800629a:	f000 fc3b 	bl	8006b14 <USBH_SelectInterface>
 800629e:	4603      	mov	r3, r0
 80062a0:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 80062a2:	7bbb      	ldrb	r3, [r7, #14]
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d001      	beq.n	80062ac <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 80062a8:	2302      	movs	r3, #2
 80062aa:	e131      	b.n	8006510 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	f8d3 437c 	ldr.w	r4, [r3, #892]	; 0x37c
 80062b2:	2050      	movs	r0, #80	; 0x50
 80062b4:	f002 fa00 	bl	80086b8 <malloc>
 80062b8:	4603      	mov	r3, r0
 80062ba:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80062c2:	69db      	ldr	r3, [r3, #28]
 80062c4:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 80062c6:	68bb      	ldr	r3, [r7, #8]
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d101      	bne.n	80062d0 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 80062cc:	2302      	movs	r3, #2
 80062ce:	e11f      	b.n	8006510 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 80062d0:	2250      	movs	r2, #80	; 0x50
 80062d2:	2100      	movs	r1, #0
 80062d4:	68b8      	ldr	r0, [r7, #8]
 80062d6:	f002 f9ff 	bl	80086d8 <memset>

  /*Collect the notification endpoint address and length*/
  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 80062da:	7bfb      	ldrb	r3, [r7, #15]
 80062dc:	687a      	ldr	r2, [r7, #4]
 80062de:	211a      	movs	r1, #26
 80062e0:	fb01 f303 	mul.w	r3, r1, r3
 80062e4:	4413      	add	r3, r2
 80062e6:	f203 334e 	addw	r3, r3, #846	; 0x34e
 80062ea:	781b      	ldrb	r3, [r3, #0]
 80062ec:	b25b      	sxtb	r3, r3
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	da15      	bge.n	800631e <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80062f2:	7bfb      	ldrb	r3, [r7, #15]
 80062f4:	687a      	ldr	r2, [r7, #4]
 80062f6:	211a      	movs	r1, #26
 80062f8:	fb01 f303 	mul.w	r3, r1, r3
 80062fc:	4413      	add	r3, r2
 80062fe:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8006302:	781a      	ldrb	r2, [r3, #0]
 8006304:	68bb      	ldr	r3, [r7, #8]
 8006306:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8006308:	7bfb      	ldrb	r3, [r7, #15]
 800630a:	687a      	ldr	r2, [r7, #4]
 800630c:	211a      	movs	r1, #26
 800630e:	fb01 f303 	mul.w	r3, r1, r3
 8006312:	4413      	add	r3, r2
 8006314:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8006318:	881a      	ldrh	r2, [r3, #0]
 800631a:	68bb      	ldr	r3, [r7, #8]
 800631c:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 800631e:	68bb      	ldr	r3, [r7, #8]
 8006320:	785b      	ldrb	r3, [r3, #1]
 8006322:	4619      	mov	r1, r3
 8006324:	6878      	ldr	r0, [r7, #4]
 8006326:	f001 fe32 	bl	8007f8e <USBH_AllocPipe>
 800632a:	4603      	mov	r3, r0
 800632c:	461a      	mov	r2, r3
 800632e:	68bb      	ldr	r3, [r7, #8]
 8006330:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 8006332:	68bb      	ldr	r3, [r7, #8]
 8006334:	7819      	ldrb	r1, [r3, #0]
 8006336:	68bb      	ldr	r3, [r7, #8]
 8006338:	7858      	ldrb	r0, [r3, #1]
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8006346:	68ba      	ldr	r2, [r7, #8]
 8006348:	8952      	ldrh	r2, [r2, #10]
 800634a:	9202      	str	r2, [sp, #8]
 800634c:	2203      	movs	r2, #3
 800634e:	9201      	str	r2, [sp, #4]
 8006350:	9300      	str	r3, [sp, #0]
 8006352:	4623      	mov	r3, r4
 8006354:	4602      	mov	r2, r0
 8006356:	6878      	ldr	r0, [r7, #4]
 8006358:	f001 fdea 	bl	8007f30 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                CDC_Handle->CommItf.NotifEpSize);

  USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 800635c:	68bb      	ldr	r3, [r7, #8]
 800635e:	781b      	ldrb	r3, [r3, #0]
 8006360:	2200      	movs	r2, #0
 8006362:	4619      	mov	r1, r3
 8006364:	6878      	ldr	r0, [r7, #4]
 8006366:	f002 f8f9 	bl	800855c <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 800636a:	2300      	movs	r3, #0
 800636c:	2200      	movs	r2, #0
 800636e:	210a      	movs	r1, #10
 8006370:	6878      	ldr	r0, [r7, #4]
 8006372:	f000 fbeb 	bl	8006b4c <USBH_FindInterface>
 8006376:	4603      	mov	r3, r0
 8006378:	73fb      	strb	r3, [r7, #15]
                                 RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800637a:	7bfb      	ldrb	r3, [r7, #15]
 800637c:	2bff      	cmp	r3, #255	; 0xff
 800637e:	d002      	beq.n	8006386 <USBH_CDC_InterfaceInit+0x11a>
 8006380:	7bfb      	ldrb	r3, [r7, #15]
 8006382:	2b01      	cmp	r3, #1
 8006384:	d901      	bls.n	800638a <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8006386:	2302      	movs	r3, #2
 8006388:	e0c2      	b.n	8006510 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 800638a:	7bfb      	ldrb	r3, [r7, #15]
 800638c:	687a      	ldr	r2, [r7, #4]
 800638e:	211a      	movs	r1, #26
 8006390:	fb01 f303 	mul.w	r3, r1, r3
 8006394:	4413      	add	r3, r2
 8006396:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800639a:	781b      	ldrb	r3, [r3, #0]
 800639c:	b25b      	sxtb	r3, r3
 800639e:	2b00      	cmp	r3, #0
 80063a0:	da16      	bge.n	80063d0 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80063a2:	7bfb      	ldrb	r3, [r7, #15]
 80063a4:	687a      	ldr	r2, [r7, #4]
 80063a6:	211a      	movs	r1, #26
 80063a8:	fb01 f303 	mul.w	r3, r1, r3
 80063ac:	4413      	add	r3, r2
 80063ae:	f203 334e 	addw	r3, r3, #846	; 0x34e
 80063b2:	781a      	ldrb	r2, [r3, #0]
 80063b4:	68bb      	ldr	r3, [r7, #8]
 80063b6:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80063b8:	7bfb      	ldrb	r3, [r7, #15]
 80063ba:	687a      	ldr	r2, [r7, #4]
 80063bc:	211a      	movs	r1, #26
 80063be:	fb01 f303 	mul.w	r3, r1, r3
 80063c2:	4413      	add	r3, r2
 80063c4:	f503 7354 	add.w	r3, r3, #848	; 0x350
 80063c8:	881a      	ldrh	r2, [r3, #0]
 80063ca:	68bb      	ldr	r3, [r7, #8]
 80063cc:	835a      	strh	r2, [r3, #26]
 80063ce:	e015      	b.n	80063fc <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80063d0:	7bfb      	ldrb	r3, [r7, #15]
 80063d2:	687a      	ldr	r2, [r7, #4]
 80063d4:	211a      	movs	r1, #26
 80063d6:	fb01 f303 	mul.w	r3, r1, r3
 80063da:	4413      	add	r3, r2
 80063dc:	f203 334e 	addw	r3, r3, #846	; 0x34e
 80063e0:	781a      	ldrb	r2, [r3, #0]
 80063e2:	68bb      	ldr	r3, [r7, #8]
 80063e4:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80063e6:	7bfb      	ldrb	r3, [r7, #15]
 80063e8:	687a      	ldr	r2, [r7, #4]
 80063ea:	211a      	movs	r1, #26
 80063ec:	fb01 f303 	mul.w	r3, r1, r3
 80063f0:	4413      	add	r3, r2
 80063f2:	f503 7354 	add.w	r3, r3, #848	; 0x350
 80063f6:	881a      	ldrh	r2, [r3, #0]
 80063f8:	68bb      	ldr	r3, [r7, #8]
 80063fa:	831a      	strh	r2, [r3, #24]
  }

  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U)
 80063fc:	7bfb      	ldrb	r3, [r7, #15]
 80063fe:	687a      	ldr	r2, [r7, #4]
 8006400:	211a      	movs	r1, #26
 8006402:	fb01 f303 	mul.w	r3, r1, r3
 8006406:	4413      	add	r3, r2
 8006408:	f203 3356 	addw	r3, r3, #854	; 0x356
 800640c:	781b      	ldrb	r3, [r3, #0]
 800640e:	b25b      	sxtb	r3, r3
 8006410:	2b00      	cmp	r3, #0
 8006412:	da16      	bge.n	8006442 <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8006414:	7bfb      	ldrb	r3, [r7, #15]
 8006416:	687a      	ldr	r2, [r7, #4]
 8006418:	211a      	movs	r1, #26
 800641a:	fb01 f303 	mul.w	r3, r1, r3
 800641e:	4413      	add	r3, r2
 8006420:	f203 3356 	addw	r3, r3, #854	; 0x356
 8006424:	781a      	ldrb	r2, [r3, #0]
 8006426:	68bb      	ldr	r3, [r7, #8]
 8006428:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800642a:	7bfb      	ldrb	r3, [r7, #15]
 800642c:	687a      	ldr	r2, [r7, #4]
 800642e:	211a      	movs	r1, #26
 8006430:	fb01 f303 	mul.w	r3, r1, r3
 8006434:	4413      	add	r3, r2
 8006436:	f503 7356 	add.w	r3, r3, #856	; 0x358
 800643a:	881a      	ldrh	r2, [r3, #0]
 800643c:	68bb      	ldr	r3, [r7, #8]
 800643e:	835a      	strh	r2, [r3, #26]
 8006440:	e015      	b.n	800646e <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8006442:	7bfb      	ldrb	r3, [r7, #15]
 8006444:	687a      	ldr	r2, [r7, #4]
 8006446:	211a      	movs	r1, #26
 8006448:	fb01 f303 	mul.w	r3, r1, r3
 800644c:	4413      	add	r3, r2
 800644e:	f203 3356 	addw	r3, r3, #854	; 0x356
 8006452:	781a      	ldrb	r2, [r3, #0]
 8006454:	68bb      	ldr	r3, [r7, #8]
 8006456:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8006458:	7bfb      	ldrb	r3, [r7, #15]
 800645a:	687a      	ldr	r2, [r7, #4]
 800645c:	211a      	movs	r1, #26
 800645e:	fb01 f303 	mul.w	r3, r1, r3
 8006462:	4413      	add	r3, r2
 8006464:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8006468:	881a      	ldrh	r2, [r3, #0]
 800646a:	68bb      	ldr	r3, [r7, #8]
 800646c:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 800646e:	68bb      	ldr	r3, [r7, #8]
 8006470:	7b9b      	ldrb	r3, [r3, #14]
 8006472:	4619      	mov	r1, r3
 8006474:	6878      	ldr	r0, [r7, #4]
 8006476:	f001 fd8a 	bl	8007f8e <USBH_AllocPipe>
 800647a:	4603      	mov	r3, r0
 800647c:	461a      	mov	r2, r3
 800647e:	68bb      	ldr	r3, [r7, #8]
 8006480:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 8006482:	68bb      	ldr	r3, [r7, #8]
 8006484:	7bdb      	ldrb	r3, [r3, #15]
 8006486:	4619      	mov	r1, r3
 8006488:	6878      	ldr	r0, [r7, #4]
 800648a:	f001 fd80 	bl	8007f8e <USBH_AllocPipe>
 800648e:	4603      	mov	r3, r0
 8006490:	461a      	mov	r2, r3
 8006492:	68bb      	ldr	r3, [r7, #8]
 8006494:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 8006496:	68bb      	ldr	r3, [r7, #8]
 8006498:	7b59      	ldrb	r1, [r3, #13]
 800649a:	68bb      	ldr	r3, [r7, #8]
 800649c:	7b98      	ldrb	r0, [r3, #14]
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 80064aa:	68ba      	ldr	r2, [r7, #8]
 80064ac:	8b12      	ldrh	r2, [r2, #24]
 80064ae:	9202      	str	r2, [sp, #8]
 80064b0:	2202      	movs	r2, #2
 80064b2:	9201      	str	r2, [sp, #4]
 80064b4:	9300      	str	r3, [sp, #0]
 80064b6:	4623      	mov	r3, r4
 80064b8:	4602      	mov	r2, r0
 80064ba:	6878      	ldr	r0, [r7, #4]
 80064bc:	f001 fd38 	bl	8007f30 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 80064c0:	68bb      	ldr	r3, [r7, #8]
 80064c2:	7b19      	ldrb	r1, [r3, #12]
 80064c4:	68bb      	ldr	r3, [r7, #8]
 80064c6:	7bd8      	ldrb	r0, [r3, #15]
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 80064d4:	68ba      	ldr	r2, [r7, #8]
 80064d6:	8b52      	ldrh	r2, [r2, #26]
 80064d8:	9202      	str	r2, [sp, #8]
 80064da:	2202      	movs	r2, #2
 80064dc:	9201      	str	r2, [sp, #4]
 80064de:	9300      	str	r3, [sp, #0]
 80064e0:	4623      	mov	r3, r4
 80064e2:	4602      	mov	r2, r0
 80064e4:	6878      	ldr	r0, [r7, #4]
 80064e6:	f001 fd23 	bl	8007f30 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 80064ea:	68bb      	ldr	r3, [r7, #8]
 80064ec:	2200      	movs	r2, #0
 80064ee:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 80064f2:	68bb      	ldr	r3, [r7, #8]
 80064f4:	7b5b      	ldrb	r3, [r3, #13]
 80064f6:	2200      	movs	r2, #0
 80064f8:	4619      	mov	r1, r3
 80064fa:	6878      	ldr	r0, [r7, #4]
 80064fc:	f002 f82e 	bl	800855c <USBH_LL_SetToggle>
  USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 8006500:	68bb      	ldr	r3, [r7, #8]
 8006502:	7b1b      	ldrb	r3, [r3, #12]
 8006504:	2200      	movs	r2, #0
 8006506:	4619      	mov	r1, r3
 8006508:	6878      	ldr	r0, [r7, #4]
 800650a:	f002 f827 	bl	800855c <USBH_LL_SetToggle>

  return USBH_OK;
 800650e:	2300      	movs	r3, #0
}
 8006510:	4618      	mov	r0, r3
 8006512:	3714      	adds	r7, #20
 8006514:	46bd      	mov	sp, r7
 8006516:	bd90      	pop	{r4, r7, pc}

08006518 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8006518:	b580      	push	{r7, lr}
 800651a:	b084      	sub	sp, #16
 800651c:	af00      	add	r7, sp, #0
 800651e:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006526:	69db      	ldr	r3, [r3, #28]
 8006528:	60fb      	str	r3, [r7, #12]

  if (CDC_Handle->CommItf.NotifPipe)
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	781b      	ldrb	r3, [r3, #0]
 800652e:	2b00      	cmp	r3, #0
 8006530:	d00e      	beq.n	8006550 <USBH_CDC_InterfaceDeInit+0x38>
  {
    USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	781b      	ldrb	r3, [r3, #0]
 8006536:	4619      	mov	r1, r3
 8006538:	6878      	ldr	r0, [r7, #4]
 800653a:	f001 fd18 	bl	8007f6e <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	781b      	ldrb	r3, [r3, #0]
 8006542:	4619      	mov	r1, r3
 8006544:	6878      	ldr	r0, [r7, #4]
 8006546:	f001 fd43 	bl	8007fd0 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	2200      	movs	r2, #0
 800654e:	701a      	strb	r2, [r3, #0]
  }

  if (CDC_Handle->DataItf.InPipe)
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	7b1b      	ldrb	r3, [r3, #12]
 8006554:	2b00      	cmp	r3, #0
 8006556:	d00e      	beq.n	8006576 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	7b1b      	ldrb	r3, [r3, #12]
 800655c:	4619      	mov	r1, r3
 800655e:	6878      	ldr	r0, [r7, #4]
 8006560:	f001 fd05 	bl	8007f6e <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	7b1b      	ldrb	r3, [r3, #12]
 8006568:	4619      	mov	r1, r3
 800656a:	6878      	ldr	r0, [r7, #4]
 800656c:	f001 fd30 	bl	8007fd0 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	2200      	movs	r2, #0
 8006574:	731a      	strb	r2, [r3, #12]
  }

  if (CDC_Handle->DataItf.OutPipe)
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	7b5b      	ldrb	r3, [r3, #13]
 800657a:	2b00      	cmp	r3, #0
 800657c:	d00e      	beq.n	800659c <USBH_CDC_InterfaceDeInit+0x84>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	7b5b      	ldrb	r3, [r3, #13]
 8006582:	4619      	mov	r1, r3
 8006584:	6878      	ldr	r0, [r7, #4]
 8006586:	f001 fcf2 	bl	8007f6e <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	7b5b      	ldrb	r3, [r3, #13]
 800658e:	4619      	mov	r1, r3
 8006590:	6878      	ldr	r0, [r7, #4]
 8006592:	f001 fd1d 	bl	8007fd0 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	2200      	movs	r2, #0
 800659a:	735a      	strb	r2, [r3, #13]
  }

  if (phost->pActiveClass->pData)
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80065a2:	69db      	ldr	r3, [r3, #28]
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d00b      	beq.n	80065c0 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80065ae:	69db      	ldr	r3, [r3, #28]
 80065b0:	4618      	mov	r0, r3
 80065b2:	f002 f889 	bl	80086c8 <free>
    phost->pActiveClass->pData = 0U;
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80065bc:	2200      	movs	r2, #0
 80065be:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 80065c0:	2300      	movs	r3, #0
}
 80065c2:	4618      	mov	r0, r3
 80065c4:	3710      	adds	r7, #16
 80065c6:	46bd      	mov	sp, r7
 80065c8:	bd80      	pop	{r7, pc}

080065ca <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 80065ca:	b580      	push	{r7, lr}
 80065cc:	b084      	sub	sp, #16
 80065ce:	af00      	add	r7, sp, #0
 80065d0:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80065d8:	69db      	ldr	r3, [r3, #28]
 80065da:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	3340      	adds	r3, #64	; 0x40
 80065e0:	4619      	mov	r1, r3
 80065e2:	6878      	ldr	r0, [r7, #4]
 80065e4:	f000 f8b1 	bl	800674a <GetLineCoding>
 80065e8:	4603      	mov	r3, r0
 80065ea:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 80065ec:	7afb      	ldrb	r3, [r7, #11]
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d105      	bne.n	80065fe <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80065f8:	2102      	movs	r1, #2
 80065fa:	6878      	ldr	r0, [r7, #4]
 80065fc:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 80065fe:	7afb      	ldrb	r3, [r7, #11]
}
 8006600:	4618      	mov	r0, r3
 8006602:	3710      	adds	r7, #16
 8006604:	46bd      	mov	sp, r7
 8006606:	bd80      	pop	{r7, pc}

08006608 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 8006608:	b580      	push	{r7, lr}
 800660a:	b084      	sub	sp, #16
 800660c:	af00      	add	r7, sp, #0
 800660e:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8006610:	2301      	movs	r3, #1
 8006612:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 8006614:	2300      	movs	r3, #0
 8006616:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800661e:	69db      	ldr	r3, [r3, #28]
 8006620:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 8006622:	68bb      	ldr	r3, [r7, #8]
 8006624:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8006628:	2b04      	cmp	r3, #4
 800662a:	d877      	bhi.n	800671c <USBH_CDC_Process+0x114>
 800662c:	a201      	add	r2, pc, #4	; (adr r2, 8006634 <USBH_CDC_Process+0x2c>)
 800662e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006632:	bf00      	nop
 8006634:	08006649 	.word	0x08006649
 8006638:	0800664f 	.word	0x0800664f
 800663c:	0800667f 	.word	0x0800667f
 8006640:	080066f3 	.word	0x080066f3
 8006644:	08006701 	.word	0x08006701
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 8006648:	2300      	movs	r3, #0
 800664a:	73fb      	strb	r3, [r7, #15]
      break;
 800664c:	e06d      	b.n	800672a <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 800664e:	68bb      	ldr	r3, [r7, #8]
 8006650:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006652:	4619      	mov	r1, r3
 8006654:	6878      	ldr	r0, [r7, #4]
 8006656:	f000 f897 	bl	8006788 <SetLineCoding>
 800665a:	4603      	mov	r3, r0
 800665c:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800665e:	7bbb      	ldrb	r3, [r7, #14]
 8006660:	2b00      	cmp	r3, #0
 8006662:	d104      	bne.n	800666e <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 8006664:	68bb      	ldr	r3, [r7, #8]
 8006666:	2202      	movs	r2, #2
 8006668:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 800666c:	e058      	b.n	8006720 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 800666e:	7bbb      	ldrb	r3, [r7, #14]
 8006670:	2b01      	cmp	r3, #1
 8006672:	d055      	beq.n	8006720 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 8006674:	68bb      	ldr	r3, [r7, #8]
 8006676:	2204      	movs	r2, #4
 8006678:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 800667c:	e050      	b.n	8006720 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 800667e:	68bb      	ldr	r3, [r7, #8]
 8006680:	3340      	adds	r3, #64	; 0x40
 8006682:	4619      	mov	r1, r3
 8006684:	6878      	ldr	r0, [r7, #4]
 8006686:	f000 f860 	bl	800674a <GetLineCoding>
 800668a:	4603      	mov	r3, r0
 800668c:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800668e:	7bbb      	ldrb	r3, [r7, #14]
 8006690:	2b00      	cmp	r3, #0
 8006692:	d126      	bne.n	80066e2 <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 8006694:	68bb      	ldr	r3, [r7, #8]
 8006696:	2200      	movs	r2, #0
 8006698:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800669c:	68bb      	ldr	r3, [r7, #8]
 800669e:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 80066a2:	68bb      	ldr	r3, [r7, #8]
 80066a4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80066a6:	791b      	ldrb	r3, [r3, #4]
 80066a8:	429a      	cmp	r2, r3
 80066aa:	d13b      	bne.n	8006724 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 80066ac:	68bb      	ldr	r3, [r7, #8]
 80066ae:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 80066b2:	68bb      	ldr	r3, [r7, #8]
 80066b4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80066b6:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 80066b8:	429a      	cmp	r2, r3
 80066ba:	d133      	bne.n	8006724 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 80066bc:	68bb      	ldr	r3, [r7, #8]
 80066be:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 80066c2:	68bb      	ldr	r3, [r7, #8]
 80066c4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80066c6:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 80066c8:	429a      	cmp	r2, r3
 80066ca:	d12b      	bne.n	8006724 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 80066cc:	68bb      	ldr	r3, [r7, #8]
 80066ce:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80066d0:	68bb      	ldr	r3, [r7, #8]
 80066d2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80066d4:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 80066d6:	429a      	cmp	r2, r3
 80066d8:	d124      	bne.n	8006724 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 80066da:	6878      	ldr	r0, [r7, #4]
 80066dc:	f000 f958 	bl	8006990 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 80066e0:	e020      	b.n	8006724 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 80066e2:	7bbb      	ldrb	r3, [r7, #14]
 80066e4:	2b01      	cmp	r3, #1
 80066e6:	d01d      	beq.n	8006724 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 80066e8:	68bb      	ldr	r3, [r7, #8]
 80066ea:	2204      	movs	r2, #4
 80066ec:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 80066f0:	e018      	b.n	8006724 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 80066f2:	6878      	ldr	r0, [r7, #4]
 80066f4:	f000 f867 	bl	80067c6 <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 80066f8:	6878      	ldr	r0, [r7, #4]
 80066fa:	f000 f8da 	bl	80068b2 <CDC_ProcessReception>
      break;
 80066fe:	e014      	b.n	800672a <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 8006700:	2100      	movs	r1, #0
 8006702:	6878      	ldr	r0, [r7, #4]
 8006704:	f000 ffe3 	bl	80076ce <USBH_ClrFeature>
 8006708:	4603      	mov	r3, r0
 800670a:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800670c:	7bbb      	ldrb	r3, [r7, #14]
 800670e:	2b00      	cmp	r3, #0
 8006710:	d10a      	bne.n	8006728 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 8006712:	68bb      	ldr	r3, [r7, #8]
 8006714:	2200      	movs	r2, #0
 8006716:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      }
      break;
 800671a:	e005      	b.n	8006728 <USBH_CDC_Process+0x120>

    default:
      break;
 800671c:	bf00      	nop
 800671e:	e004      	b.n	800672a <USBH_CDC_Process+0x122>
      break;
 8006720:	bf00      	nop
 8006722:	e002      	b.n	800672a <USBH_CDC_Process+0x122>
      break;
 8006724:	bf00      	nop
 8006726:	e000      	b.n	800672a <USBH_CDC_Process+0x122>
      break;
 8006728:	bf00      	nop

  }

  return status;
 800672a:	7bfb      	ldrb	r3, [r7, #15]
}
 800672c:	4618      	mov	r0, r3
 800672e:	3710      	adds	r7, #16
 8006730:	46bd      	mov	sp, r7
 8006732:	bd80      	pop	{r7, pc}

08006734 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8006734:	b480      	push	{r7}
 8006736:	b083      	sub	sp, #12
 8006738:	af00      	add	r7, sp, #0
 800673a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 800673c:	2300      	movs	r3, #0
}
 800673e:	4618      	mov	r0, r3
 8006740:	370c      	adds	r7, #12
 8006742:	46bd      	mov	sp, r7
 8006744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006748:	4770      	bx	lr

0800674a <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 800674a:	b580      	push	{r7, lr}
 800674c:	b082      	sub	sp, #8
 800674e:	af00      	add	r7, sp, #0
 8006750:	6078      	str	r0, [r7, #4]
 8006752:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	22a1      	movs	r2, #161	; 0xa1
 8006758:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	2221      	movs	r2, #33	; 0x21
 800675e:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	2200      	movs	r2, #0
 8006764:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	2200      	movs	r2, #0
 800676a:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	2207      	movs	r2, #7
 8006770:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8006772:	683b      	ldr	r3, [r7, #0]
 8006774:	2207      	movs	r2, #7
 8006776:	4619      	mov	r1, r3
 8006778:	6878      	ldr	r0, [r7, #4]
 800677a:	f001 f988 	bl	8007a8e <USBH_CtlReq>
 800677e:	4603      	mov	r3, r0
}
 8006780:	4618      	mov	r0, r3
 8006782:	3708      	adds	r7, #8
 8006784:	46bd      	mov	sp, r7
 8006786:	bd80      	pop	{r7, pc}

08006788 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8006788:	b580      	push	{r7, lr}
 800678a:	b082      	sub	sp, #8
 800678c:	af00      	add	r7, sp, #0
 800678e:	6078      	str	r0, [r7, #4]
 8006790:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	2221      	movs	r2, #33	; 0x21
 8006796:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	2220      	movs	r2, #32
 800679c:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	2200      	movs	r2, #0
 80067a2:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	2200      	movs	r2, #0
 80067a8:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	2207      	movs	r2, #7
 80067ae:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 80067b0:	683b      	ldr	r3, [r7, #0]
 80067b2:	2207      	movs	r2, #7
 80067b4:	4619      	mov	r1, r3
 80067b6:	6878      	ldr	r0, [r7, #4]
 80067b8:	f001 f969 	bl	8007a8e <USBH_CtlReq>
 80067bc:	4603      	mov	r3, r0
}
 80067be:	4618      	mov	r0, r3
 80067c0:	3708      	adds	r7, #8
 80067c2:	46bd      	mov	sp, r7
 80067c4:	bd80      	pop	{r7, pc}

080067c6 <CDC_ProcessTransmission>:
* @brief  The function is responsible for sending data to the device
*  @param  pdev: Selected device
* @retval None
*/
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 80067c6:	b580      	push	{r7, lr}
 80067c8:	b086      	sub	sp, #24
 80067ca:	af02      	add	r7, sp, #8
 80067cc:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80067d4:	69db      	ldr	r3, [r3, #28]
 80067d6:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 80067d8:	2300      	movs	r3, #0
 80067da:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 80067e2:	2b01      	cmp	r3, #1
 80067e4:	d002      	beq.n	80067ec <CDC_ProcessTransmission+0x26>
 80067e6:	2b02      	cmp	r3, #2
 80067e8:	d023      	beq.n	8006832 <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 80067ea:	e05e      	b.n	80068aa <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067f0:	68fa      	ldr	r2, [r7, #12]
 80067f2:	8b12      	ldrh	r2, [r2, #24]
 80067f4:	4293      	cmp	r3, r2
 80067f6:	d90b      	bls.n	8006810 <CDC_ProcessTransmission+0x4a>
        USBH_BulkSendData(phost,
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	69d9      	ldr	r1, [r3, #28]
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	8b1a      	ldrh	r2, [r3, #24]
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	7b5b      	ldrb	r3, [r3, #13]
 8006804:	2001      	movs	r0, #1
 8006806:	9000      	str	r0, [sp, #0]
 8006808:	6878      	ldr	r0, [r7, #4]
 800680a:	f001 fb4e 	bl	8007eaa <USBH_BulkSendData>
 800680e:	e00b      	b.n	8006828 <CDC_ProcessTransmission+0x62>
        USBH_BulkSendData(phost,
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	69d9      	ldr	r1, [r3, #28]
                          (uint16_t)CDC_Handle->TxDataLength,
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        USBH_BulkSendData(phost,
 8006818:	b29a      	uxth	r2, r3
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	7b5b      	ldrb	r3, [r3, #13]
 800681e:	2001      	movs	r0, #1
 8006820:	9000      	str	r0, [sp, #0]
 8006822:	6878      	ldr	r0, [r7, #4]
 8006824:	f001 fb41 	bl	8007eaa <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	2202      	movs	r2, #2
 800682c:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8006830:	e03b      	b.n	80068aa <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	7b5b      	ldrb	r3, [r3, #13]
 8006836:	4619      	mov	r1, r3
 8006838:	6878      	ldr	r0, [r7, #4]
 800683a:	f001 fe65 	bl	8008508 <USBH_LL_GetURBState>
 800683e:	4603      	mov	r3, r0
 8006840:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 8006842:	7afb      	ldrb	r3, [r7, #11]
 8006844:	2b01      	cmp	r3, #1
 8006846:	d128      	bne.n	800689a <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800684c:	68fa      	ldr	r2, [r7, #12]
 800684e:	8b12      	ldrh	r2, [r2, #24]
 8006850:	4293      	cmp	r3, r2
 8006852:	d90e      	bls.n	8006872 <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006858:	68fa      	ldr	r2, [r7, #12]
 800685a:	8b12      	ldrh	r2, [r2, #24]
 800685c:	1a9a      	subs	r2, r3, r2
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	625a      	str	r2, [r3, #36]	; 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	69db      	ldr	r3, [r3, #28]
 8006866:	68fa      	ldr	r2, [r7, #12]
 8006868:	8b12      	ldrh	r2, [r2, #24]
 800686a:	441a      	add	r2, r3
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	61da      	str	r2, [r3, #28]
 8006870:	e002      	b.n	8006878 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	2200      	movs	r2, #0
 8006876:	625a      	str	r2, [r3, #36]	; 0x24
        if (CDC_Handle->TxDataLength > 0U)
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800687c:	2b00      	cmp	r3, #0
 800687e:	d004      	beq.n	800688a <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	2201      	movs	r2, #1
 8006884:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8006888:	e00e      	b.n	80068a8 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	2200      	movs	r2, #0
 800688e:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
          USBH_CDC_TransmitCallback(phost);
 8006892:	6878      	ldr	r0, [r7, #4]
 8006894:	f000 f868 	bl	8006968 <USBH_CDC_TransmitCallback>
      break;
 8006898:	e006      	b.n	80068a8 <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 800689a:	7afb      	ldrb	r3, [r7, #11]
 800689c:	2b02      	cmp	r3, #2
 800689e:	d103      	bne.n	80068a8 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	2201      	movs	r2, #1
 80068a4:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 80068a8:	bf00      	nop
  }
}
 80068aa:	bf00      	nop
 80068ac:	3710      	adds	r7, #16
 80068ae:	46bd      	mov	sp, r7
 80068b0:	bd80      	pop	{r7, pc}

080068b2 <CDC_ProcessReception>:
*  @param  pdev: Selected device
* @retval None
*/

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 80068b2:	b580      	push	{r7, lr}
 80068b4:	b086      	sub	sp, #24
 80068b6:	af00      	add	r7, sp, #0
 80068b8:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80068c0:	69db      	ldr	r3, [r3, #28]
 80068c2:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 80068c4:	2300      	movs	r3, #0
 80068c6:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 80068c8:	697b      	ldr	r3, [r7, #20]
 80068ca:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 80068ce:	2b03      	cmp	r3, #3
 80068d0:	d002      	beq.n	80068d8 <CDC_ProcessReception+0x26>
 80068d2:	2b04      	cmp	r3, #4
 80068d4:	d00e      	beq.n	80068f4 <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 80068d6:	e043      	b.n	8006960 <CDC_ProcessReception+0xae>
      USBH_BulkReceiveData(phost,
 80068d8:	697b      	ldr	r3, [r7, #20]
 80068da:	6a19      	ldr	r1, [r3, #32]
 80068dc:	697b      	ldr	r3, [r7, #20]
 80068de:	8b5a      	ldrh	r2, [r3, #26]
 80068e0:	697b      	ldr	r3, [r7, #20]
 80068e2:	7b1b      	ldrb	r3, [r3, #12]
 80068e4:	6878      	ldr	r0, [r7, #4]
 80068e6:	f001 fb05 	bl	8007ef4 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 80068ea:	697b      	ldr	r3, [r7, #20]
 80068ec:	2204      	movs	r2, #4
 80068ee:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 80068f2:	e035      	b.n	8006960 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 80068f4:	697b      	ldr	r3, [r7, #20]
 80068f6:	7b1b      	ldrb	r3, [r3, #12]
 80068f8:	4619      	mov	r1, r3
 80068fa:	6878      	ldr	r0, [r7, #4]
 80068fc:	f001 fe04 	bl	8008508 <USBH_LL_GetURBState>
 8006900:	4603      	mov	r3, r0
 8006902:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 8006904:	7cfb      	ldrb	r3, [r7, #19]
 8006906:	2b01      	cmp	r3, #1
 8006908:	d129      	bne.n	800695e <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 800690a:	697b      	ldr	r3, [r7, #20]
 800690c:	7b1b      	ldrb	r3, [r3, #12]
 800690e:	4619      	mov	r1, r3
 8006910:	6878      	ldr	r0, [r7, #4]
 8006912:	f001 fd67 	bl	80083e4 <USBH_LL_GetLastXferSize>
 8006916:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 8006918:	697b      	ldr	r3, [r7, #20]
 800691a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800691c:	68fa      	ldr	r2, [r7, #12]
 800691e:	429a      	cmp	r2, r3
 8006920:	d016      	beq.n	8006950 <CDC_ProcessReception+0x9e>
 8006922:	697b      	ldr	r3, [r7, #20]
 8006924:	8b5b      	ldrh	r3, [r3, #26]
 8006926:	461a      	mov	r2, r3
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	4293      	cmp	r3, r2
 800692c:	d910      	bls.n	8006950 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length ;
 800692e:	697b      	ldr	r3, [r7, #20]
 8006930:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	1ad2      	subs	r2, r2, r3
 8006936:	697b      	ldr	r3, [r7, #20]
 8006938:	629a      	str	r2, [r3, #40]	; 0x28
          CDC_Handle->pRxData += length;
 800693a:	697b      	ldr	r3, [r7, #20]
 800693c:	6a1a      	ldr	r2, [r3, #32]
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	441a      	add	r2, r3
 8006942:	697b      	ldr	r3, [r7, #20]
 8006944:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 8006946:	697b      	ldr	r3, [r7, #20]
 8006948:	2203      	movs	r2, #3
 800694a:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 800694e:	e006      	b.n	800695e <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 8006950:	697b      	ldr	r3, [r7, #20]
 8006952:	2200      	movs	r2, #0
 8006954:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
          USBH_CDC_ReceiveCallback(phost);
 8006958:	6878      	ldr	r0, [r7, #4]
 800695a:	f000 f80f 	bl	800697c <USBH_CDC_ReceiveCallback>
      break;
 800695e:	bf00      	nop
  }
}
 8006960:	bf00      	nop
 8006962:	3718      	adds	r7, #24
 8006964:	46bd      	mov	sp, r7
 8006966:	bd80      	pop	{r7, pc}

08006968 <USBH_CDC_TransmitCallback>:
* @brief  The function informs user that data have been received
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8006968:	b480      	push	{r7}
 800696a:	b083      	sub	sp, #12
 800696c:	af00      	add	r7, sp, #0
 800696e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8006970:	bf00      	nop
 8006972:	370c      	adds	r7, #12
 8006974:	46bd      	mov	sp, r7
 8006976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800697a:	4770      	bx	lr

0800697c <USBH_CDC_ReceiveCallback>:
* @brief  The function informs user that data have been sent
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 800697c:	b480      	push	{r7}
 800697e:	b083      	sub	sp, #12
 8006980:	af00      	add	r7, sp, #0
 8006982:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8006984:	bf00      	nop
 8006986:	370c      	adds	r7, #12
 8006988:	46bd      	mov	sp, r7
 800698a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800698e:	4770      	bx	lr

08006990 <USBH_CDC_LineCodingChanged>:
* @brief  The function informs user that Settings have been changed
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8006990:	b480      	push	{r7}
 8006992:	b083      	sub	sp, #12
 8006994:	af00      	add	r7, sp, #0
 8006996:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8006998:	bf00      	nop
 800699a:	370c      	adds	r7, #12
 800699c:	46bd      	mov	sp, r7
 800699e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069a2:	4770      	bx	lr

080069a4 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                              uint8_t id), uint8_t id)
{
 80069a4:	b580      	push	{r7, lr}
 80069a6:	b084      	sub	sp, #16
 80069a8:	af00      	add	r7, sp, #0
 80069aa:	60f8      	str	r0, [r7, #12]
 80069ac:	60b9      	str	r1, [r7, #8]
 80069ae:	4613      	mov	r3, r2
 80069b0:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d101      	bne.n	80069bc <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 80069b8:	2302      	movs	r3, #2
 80069ba:	e029      	b.n	8006a10 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	79fa      	ldrb	r2, [r7, #7]
 80069c0:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	2200      	movs	r2, #0
 80069c8:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
  phost->ClassNumber = 0U;
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	2200      	movs	r2, #0
 80069d0:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380

  /* Restore default states and prepare EP0 */
  DeInitStateMachine(phost);
 80069d4:	68f8      	ldr	r0, [r7, #12]
 80069d6:	f000 f81f 	bl	8006a18 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	2200      	movs	r2, #0
 80069de:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	2200      	movs	r2, #0
 80069e6:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	2200      	movs	r2, #0
 80069ee:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	2200      	movs	r2, #0
 80069f6:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 80069fa:	68bb      	ldr	r3, [r7, #8]
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d003      	beq.n	8006a08 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	68ba      	ldr	r2, [r7, #8]
 8006a04:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  USBH_LL_Init(phost);
 8006a08:	68f8      	ldr	r0, [r7, #12]
 8006a0a:	f001 fc37 	bl	800827c <USBH_LL_Init>

  return USBH_OK;
 8006a0e:	2300      	movs	r3, #0
}
 8006a10:	4618      	mov	r0, r3
 8006a12:	3710      	adds	r7, #16
 8006a14:	46bd      	mov	sp, r7
 8006a16:	bd80      	pop	{r7, pc}

08006a18 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8006a18:	b480      	push	{r7}
 8006a1a:	b085      	sub	sp, #20
 8006a1c:	af00      	add	r7, sp, #0
 8006a1e:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 8006a20:	2300      	movs	r3, #0
 8006a22:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8006a24:	2300      	movs	r3, #0
 8006a26:	60fb      	str	r3, [r7, #12]
 8006a28:	e009      	b.n	8006a3e <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 8006a2a:	687a      	ldr	r2, [r7, #4]
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	33e0      	adds	r3, #224	; 0xe0
 8006a30:	009b      	lsls	r3, r3, #2
 8006a32:	4413      	add	r3, r2
 8006a34:	2200      	movs	r2, #0
 8006a36:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	3301      	adds	r3, #1
 8006a3c:	60fb      	str	r3, [r7, #12]
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	2b0e      	cmp	r3, #14
 8006a42:	d9f2      	bls.n	8006a2a <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8006a44:	2300      	movs	r3, #0
 8006a46:	60fb      	str	r3, [r7, #12]
 8006a48:	e009      	b.n	8006a5e <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 8006a4a:	687a      	ldr	r2, [r7, #4]
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	4413      	add	r3, r2
 8006a50:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8006a54:	2200      	movs	r2, #0
 8006a56:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	3301      	adds	r3, #1
 8006a5c:	60fb      	str	r3, [r7, #12]
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006a64:	d3f1      	bcc.n	8006a4a <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	2200      	movs	r2, #0
 8006a6a:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	2200      	movs	r2, #0
 8006a70:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	2201      	movs	r2, #1
 8006a76:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	2200      	movs	r2, #0
 8006a7c:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  phost->Control.state = CTRL_SETUP;
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	2201      	movs	r2, #1
 8006a84:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	2240      	movs	r2, #64	; 0x40
 8006a8a:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	2200      	movs	r2, #0
 8006a90:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	2200      	movs	r2, #0
 8006a96:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = USBH_SPEED_FULL;
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	2201      	movs	r2, #1
 8006a9e:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	2200      	movs	r2, #0
 8006aa6:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	2200      	movs	r2, #0
 8006aae:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  return USBH_OK;
 8006ab2:	2300      	movs	r3, #0
}
 8006ab4:	4618      	mov	r0, r3
 8006ab6:	3714      	adds	r7, #20
 8006ab8:	46bd      	mov	sp, r7
 8006aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006abe:	4770      	bx	lr

08006ac0 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8006ac0:	b480      	push	{r7}
 8006ac2:	b085      	sub	sp, #20
 8006ac4:	af00      	add	r7, sp, #0
 8006ac6:	6078      	str	r0, [r7, #4]
 8006ac8:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 8006aca:	2300      	movs	r3, #0
 8006acc:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8006ace:	683b      	ldr	r3, [r7, #0]
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d016      	beq.n	8006b02 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d10e      	bne.n	8006afc <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8006ae4:	1c59      	adds	r1, r3, #1
 8006ae6:	687a      	ldr	r2, [r7, #4]
 8006ae8:	f8c2 1380 	str.w	r1, [r2, #896]	; 0x380
 8006aec:	687a      	ldr	r2, [r7, #4]
 8006aee:	33de      	adds	r3, #222	; 0xde
 8006af0:	6839      	ldr	r1, [r7, #0]
 8006af2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8006af6:	2300      	movs	r3, #0
 8006af8:	73fb      	strb	r3, [r7, #15]
 8006afa:	e004      	b.n	8006b06 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8006afc:	2302      	movs	r3, #2
 8006afe:	73fb      	strb	r3, [r7, #15]
 8006b00:	e001      	b.n	8006b06 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8006b02:	2302      	movs	r3, #2
 8006b04:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8006b06:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b08:	4618      	mov	r0, r3
 8006b0a:	3714      	adds	r7, #20
 8006b0c:	46bd      	mov	sp, r7
 8006b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b12:	4770      	bx	lr

08006b14 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8006b14:	b480      	push	{r7}
 8006b16:	b085      	sub	sp, #20
 8006b18:	af00      	add	r7, sp, #0
 8006b1a:	6078      	str	r0, [r7, #4]
 8006b1c:	460b      	mov	r3, r1
 8006b1e:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8006b20:	2300      	movs	r3, #0
 8006b22:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 8006b2a:	78fa      	ldrb	r2, [r7, #3]
 8006b2c:	429a      	cmp	r2, r3
 8006b2e:	d204      	bcs.n	8006b3a <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	78fa      	ldrb	r2, [r7, #3]
 8006b34:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
 8006b38:	e001      	b.n	8006b3e <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8006b3a:	2302      	movs	r3, #2
 8006b3c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8006b3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b40:	4618      	mov	r0, r3
 8006b42:	3714      	adds	r7, #20
 8006b44:	46bd      	mov	sp, r7
 8006b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b4a:	4770      	bx	lr

08006b4c <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8006b4c:	b480      	push	{r7}
 8006b4e:	b087      	sub	sp, #28
 8006b50:	af00      	add	r7, sp, #0
 8006b52:	6078      	str	r0, [r7, #4]
 8006b54:	4608      	mov	r0, r1
 8006b56:	4611      	mov	r1, r2
 8006b58:	461a      	mov	r2, r3
 8006b5a:	4603      	mov	r3, r0
 8006b5c:	70fb      	strb	r3, [r7, #3]
 8006b5e:	460b      	mov	r3, r1
 8006b60:	70bb      	strb	r3, [r7, #2]
 8006b62:	4613      	mov	r3, r2
 8006b64:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 8006b66:	2300      	movs	r3, #0
 8006b68:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)0;
 8006b6a:	2300      	movs	r3, #0
 8006b6c:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	f503 734e 	add.w	r3, r3, #824	; 0x338
 8006b74:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8006b76:	e025      	b.n	8006bc4 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8006b78:	7dfb      	ldrb	r3, [r7, #23]
 8006b7a:	221a      	movs	r2, #26
 8006b7c:	fb02 f303 	mul.w	r3, r2, r3
 8006b80:	3308      	adds	r3, #8
 8006b82:	68fa      	ldr	r2, [r7, #12]
 8006b84:	4413      	add	r3, r2
 8006b86:	3302      	adds	r3, #2
 8006b88:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8006b8a:	693b      	ldr	r3, [r7, #16]
 8006b8c:	795b      	ldrb	r3, [r3, #5]
 8006b8e:	78fa      	ldrb	r2, [r7, #3]
 8006b90:	429a      	cmp	r2, r3
 8006b92:	d002      	beq.n	8006b9a <USBH_FindInterface+0x4e>
 8006b94:	78fb      	ldrb	r3, [r7, #3]
 8006b96:	2bff      	cmp	r3, #255	; 0xff
 8006b98:	d111      	bne.n	8006bbe <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8006b9a:	693b      	ldr	r3, [r7, #16]
 8006b9c:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8006b9e:	78ba      	ldrb	r2, [r7, #2]
 8006ba0:	429a      	cmp	r2, r3
 8006ba2:	d002      	beq.n	8006baa <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8006ba4:	78bb      	ldrb	r3, [r7, #2]
 8006ba6:	2bff      	cmp	r3, #255	; 0xff
 8006ba8:	d109      	bne.n	8006bbe <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8006baa:	693b      	ldr	r3, [r7, #16]
 8006bac:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8006bae:	787a      	ldrb	r2, [r7, #1]
 8006bb0:	429a      	cmp	r2, r3
 8006bb2:	d002      	beq.n	8006bba <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8006bb4:	787b      	ldrb	r3, [r7, #1]
 8006bb6:	2bff      	cmp	r3, #255	; 0xff
 8006bb8:	d101      	bne.n	8006bbe <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8006bba:	7dfb      	ldrb	r3, [r7, #23]
 8006bbc:	e006      	b.n	8006bcc <USBH_FindInterface+0x80>
    }
    if_ix++;
 8006bbe:	7dfb      	ldrb	r3, [r7, #23]
 8006bc0:	3301      	adds	r3, #1
 8006bc2:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8006bc4:	7dfb      	ldrb	r3, [r7, #23]
 8006bc6:	2b01      	cmp	r3, #1
 8006bc8:	d9d6      	bls.n	8006b78 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8006bca:	23ff      	movs	r3, #255	; 0xff
}
 8006bcc:	4618      	mov	r0, r3
 8006bce:	371c      	adds	r7, #28
 8006bd0:	46bd      	mov	sp, r7
 8006bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bd6:	4770      	bx	lr

08006bd8 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 8006bd8:	b580      	push	{r7, lr}
 8006bda:	b082      	sub	sp, #8
 8006bdc:	af00      	add	r7, sp, #0
 8006bde:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBH_LL_Start(phost);
 8006be0:	6878      	ldr	r0, [r7, #4]
 8006be2:	f001 fb87 	bl	80082f4 <USBH_LL_Start>

  /* Activate VBUS on the port */
  USBH_LL_DriverVBUS(phost, TRUE);
 8006be6:	2101      	movs	r1, #1
 8006be8:	6878      	ldr	r0, [r7, #4]
 8006bea:	f001 fca0 	bl	800852e <USBH_LL_DriverVBUS>

  return USBH_OK;
 8006bee:	2300      	movs	r3, #0
}
 8006bf0:	4618      	mov	r0, r3
 8006bf2:	3708      	adds	r7, #8
 8006bf4:	46bd      	mov	sp, r7
 8006bf6:	bd80      	pop	{r7, pc}

08006bf8 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 8006bf8:	b580      	push	{r7, lr}
 8006bfa:	b088      	sub	sp, #32
 8006bfc:	af04      	add	r7, sp, #16
 8006bfe:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8006c00:	2302      	movs	r3, #2
 8006c02:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8006c04:	2300      	movs	r3, #0
 8006c06:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 8006c0e:	b2db      	uxtb	r3, r3
 8006c10:	2b01      	cmp	r3, #1
 8006c12:	d102      	bne.n	8006c1a <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	2203      	movs	r2, #3
 8006c18:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	781b      	ldrb	r3, [r3, #0]
 8006c1e:	b2db      	uxtb	r3, r3
 8006c20:	2b0b      	cmp	r3, #11
 8006c22:	f200 81b3 	bhi.w	8006f8c <USBH_Process+0x394>
 8006c26:	a201      	add	r2, pc, #4	; (adr r2, 8006c2c <USBH_Process+0x34>)
 8006c28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c2c:	08006c5d 	.word	0x08006c5d
 8006c30:	08006c8f 	.word	0x08006c8f
 8006c34:	08006cf7 	.word	0x08006cf7
 8006c38:	08006f27 	.word	0x08006f27
 8006c3c:	08006f8d 	.word	0x08006f8d
 8006c40:	08006d9b 	.word	0x08006d9b
 8006c44:	08006ecd 	.word	0x08006ecd
 8006c48:	08006dd1 	.word	0x08006dd1
 8006c4c:	08006df1 	.word	0x08006df1
 8006c50:	08006e11 	.word	0x08006e11
 8006c54:	08006e3f 	.word	0x08006e3f
 8006c58:	08006f0f 	.word	0x08006f0f
  {
    case HOST_IDLE :

      if (phost->device.is_connected)
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 8006c62:	b2db      	uxtb	r3, r3
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	f000 8193 	beq.w	8006f90 <USBH_Process+0x398>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	2201      	movs	r2, #1
 8006c6e:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8006c70:	20c8      	movs	r0, #200	; 0xc8
 8006c72:	f001 fca3 	bl	80085bc <USBH_Delay>
        USBH_LL_ResetPort(phost);
 8006c76:	6878      	ldr	r0, [r7, #4]
 8006c78:	f001 fb99 	bl	80083ae <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	2200      	movs	r2, #0
 8006c80:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	2200      	movs	r2, #0
 8006c88:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 8006c8c:	e180      	b.n	8006f90 <USBH_Process+0x398>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 8006c94:	2b01      	cmp	r3, #1
 8006c96:	d107      	bne.n	8006ca8 <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	2200      	movs	r2, #0
 8006c9c:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	2202      	movs	r2, #2
 8006ca4:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8006ca6:	e182      	b.n	8006fae <USBH_Process+0x3b6>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8006cae:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006cb2:	d914      	bls.n	8006cde <USBH_Process+0xe6>
          phost->device.RstCnt++;
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8006cba:	3301      	adds	r3, #1
 8006cbc:	b2da      	uxtb	r2, r3
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8006cca:	2b03      	cmp	r3, #3
 8006ccc:	d903      	bls.n	8006cd6 <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	220d      	movs	r2, #13
 8006cd2:	701a      	strb	r2, [r3, #0]
      break;
 8006cd4:	e16b      	b.n	8006fae <USBH_Process+0x3b6>
            phost->gState = HOST_IDLE;
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	2200      	movs	r2, #0
 8006cda:	701a      	strb	r2, [r3, #0]
      break;
 8006cdc:	e167      	b.n	8006fae <USBH_Process+0x3b6>
          phost->Timeout += 10U;
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8006ce4:	f103 020a 	add.w	r2, r3, #10
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
          USBH_Delay(10U);
 8006cee:	200a      	movs	r0, #10
 8006cf0:	f001 fc64 	bl	80085bc <USBH_Delay>
      break;
 8006cf4:	e15b      	b.n	8006fae <USBH_Process+0x3b6>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d005      	beq.n	8006d0c <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006d06:	2104      	movs	r1, #4
 8006d08:	6878      	ldr	r0, [r7, #4]
 8006d0a:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 8006d0c:	2064      	movs	r0, #100	; 0x64
 8006d0e:	f001 fc55 	bl	80085bc <USBH_Delay>

      phost->device.speed = USBH_LL_GetSpeed(phost);
 8006d12:	6878      	ldr	r0, [r7, #4]
 8006d14:	f001 fb24 	bl	8008360 <USBH_LL_GetSpeed>
 8006d18:	4603      	mov	r3, r0
 8006d1a:	461a      	mov	r2, r3
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	2205      	movs	r2, #5
 8006d26:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8006d28:	2100      	movs	r1, #0
 8006d2a:	6878      	ldr	r0, [r7, #4]
 8006d2c:	f001 f92f 	bl	8007f8e <USBH_AllocPipe>
 8006d30:	4603      	mov	r3, r0
 8006d32:	461a      	mov	r2, r3
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8006d38:	2180      	movs	r1, #128	; 0x80
 8006d3a:	6878      	ldr	r0, [r7, #4]
 8006d3c:	f001 f927 	bl	8007f8e <USBH_AllocPipe>
 8006d40:	4603      	mov	r3, r0
 8006d42:	461a      	mov	r2, r3
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	7919      	ldrb	r1, [r3, #4]
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8006d58:	687a      	ldr	r2, [r7, #4]
 8006d5a:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8006d5c:	b292      	uxth	r2, r2
 8006d5e:	9202      	str	r2, [sp, #8]
 8006d60:	2200      	movs	r2, #0
 8006d62:	9201      	str	r2, [sp, #4]
 8006d64:	9300      	str	r3, [sp, #0]
 8006d66:	4603      	mov	r3, r0
 8006d68:	2280      	movs	r2, #128	; 0x80
 8006d6a:	6878      	ldr	r0, [r7, #4]
 8006d6c:	f001 f8e0 	bl	8007f30 <USBH_OpenPipe>

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	7959      	ldrb	r1, [r3, #5]
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8006d80:	687a      	ldr	r2, [r7, #4]
 8006d82:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8006d84:	b292      	uxth	r2, r2
 8006d86:	9202      	str	r2, [sp, #8]
 8006d88:	2200      	movs	r2, #0
 8006d8a:	9201      	str	r2, [sp, #4]
 8006d8c:	9300      	str	r3, [sp, #0]
 8006d8e:	4603      	mov	r3, r0
 8006d90:	2200      	movs	r2, #0
 8006d92:	6878      	ldr	r0, [r7, #4]
 8006d94:	f001 f8cc 	bl	8007f30 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8006d98:	e109      	b.n	8006fae <USBH_Process+0x3b6>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 8006d9a:	6878      	ldr	r0, [r7, #4]
 8006d9c:	f000 f90c 	bl	8006fb8 <USBH_HandleEnum>
 8006da0:	4603      	mov	r3, r0
 8006da2:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8006da4:	7bbb      	ldrb	r3, [r7, #14]
 8006da6:	b2db      	uxtb	r3, r3
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	f040 80f3 	bne.w	8006f94 <USBH_Process+0x39c>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	2200      	movs	r2, #0
 8006db2:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 8006dbc:	2b01      	cmp	r3, #1
 8006dbe:	d103      	bne.n	8006dc8 <USBH_Process+0x1d0>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	2208      	movs	r2, #8
 8006dc4:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 8006dc6:	e0e5      	b.n	8006f94 <USBH_Process+0x39c>
          phost->gState = HOST_INPUT;
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	2207      	movs	r2, #7
 8006dcc:	701a      	strb	r2, [r3, #0]
      break;
 8006dce:	e0e1      	b.n	8006f94 <USBH_Process+0x39c>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	f000 80de 	beq.w	8006f98 <USBH_Process+0x3a0>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006de2:	2101      	movs	r1, #1
 8006de4:	6878      	ldr	r0, [r7, #4]
 8006de6:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	2208      	movs	r2, #8
 8006dec:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 8006dee:	e0d3      	b.n	8006f98 <USBH_Process+0x3a0>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 8006df6:	b29b      	uxth	r3, r3
 8006df8:	4619      	mov	r1, r3
 8006dfa:	6878      	ldr	r0, [r7, #4]
 8006dfc:	f000 fc20 	bl	8007640 <USBH_SetCfg>
 8006e00:	4603      	mov	r3, r0
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	f040 80ca 	bne.w	8006f9c <USBH_Process+0x3a4>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	2209      	movs	r2, #9
 8006e0c:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8006e0e:	e0c5      	b.n	8006f9c <USBH_Process+0x3a4>

    case  HOST_SET_WAKEUP_FEATURE:

      if ((phost->device.CfgDesc.bmAttributes) & (1U << 5))
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 8006e16:	f003 0320 	and.w	r3, r3, #32
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d00b      	beq.n	8006e36 <USBH_Process+0x23e>
      {
        if (USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP) == USBH_OK)
 8006e1e:	2101      	movs	r1, #1
 8006e20:	6878      	ldr	r0, [r7, #4]
 8006e22:	f000 fc30 	bl	8007686 <USBH_SetFeature>
 8006e26:	4603      	mov	r3, r0
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	f040 80b9 	bne.w	8006fa0 <USBH_Process+0x3a8>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	220a      	movs	r2, #10
 8006e32:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8006e34:	e0b4      	b.n	8006fa0 <USBH_Process+0x3a8>
        phost->gState = HOST_CHECK_CLASS;
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	220a      	movs	r2, #10
 8006e3a:	701a      	strb	r2, [r3, #0]
      break;
 8006e3c:	e0b0      	b.n	8006fa0 <USBH_Process+0x3a8>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	f000 80ad 	beq.w	8006fa4 <USBH_Process+0x3ac>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	2200      	movs	r2, #0
 8006e4e:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8006e52:	2300      	movs	r3, #0
 8006e54:	73fb      	strb	r3, [r7, #15]
 8006e56:	e016      	b.n	8006e86 <USBH_Process+0x28e>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8006e58:	7bfa      	ldrb	r2, [r7, #15]
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	32de      	adds	r2, #222	; 0xde
 8006e5e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006e62:	791a      	ldrb	r2, [r3, #4]
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 8006e6a:	429a      	cmp	r2, r3
 8006e6c:	d108      	bne.n	8006e80 <USBH_Process+0x288>
          {
            phost->pActiveClass = phost->pClass[idx];
 8006e6e:	7bfa      	ldrb	r2, [r7, #15]
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	32de      	adds	r2, #222	; 0xde
 8006e74:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
            break;
 8006e7e:	e005      	b.n	8006e8c <USBH_Process+0x294>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8006e80:	7bfb      	ldrb	r3, [r7, #15]
 8006e82:	3301      	adds	r3, #1
 8006e84:	73fb      	strb	r3, [r7, #15]
 8006e86:	7bfb      	ldrb	r3, [r7, #15]
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d0e5      	beq.n	8006e58 <USBH_Process+0x260>
          }
        }

        if (phost->pActiveClass != NULL)
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d016      	beq.n	8006ec4 <USBH_Process+0x2cc>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006e9c:	689b      	ldr	r3, [r3, #8]
 8006e9e:	6878      	ldr	r0, [r7, #4]
 8006ea0:	4798      	blx	r3
 8006ea2:	4603      	mov	r3, r0
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d109      	bne.n	8006ebc <USBH_Process+0x2c4>
          {
            phost->gState = HOST_CLASS_REQUEST;
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	2206      	movs	r2, #6
 8006eac:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006eb4:	2103      	movs	r1, #3
 8006eb6:	6878      	ldr	r0, [r7, #4]
 8006eb8:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8006eba:	e073      	b.n	8006fa4 <USBH_Process+0x3ac>
            phost->gState = HOST_ABORT_STATE;
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	220d      	movs	r2, #13
 8006ec0:	701a      	strb	r2, [r3, #0]
      break;
 8006ec2:	e06f      	b.n	8006fa4 <USBH_Process+0x3ac>
          phost->gState = HOST_ABORT_STATE;
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	220d      	movs	r2, #13
 8006ec8:	701a      	strb	r2, [r3, #0]
      break;
 8006eca:	e06b      	b.n	8006fa4 <USBH_Process+0x3ac>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d017      	beq.n	8006f06 <USBH_Process+0x30e>
      {
        status = phost->pActiveClass->Requests(phost);
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006edc:	691b      	ldr	r3, [r3, #16]
 8006ede:	6878      	ldr	r0, [r7, #4]
 8006ee0:	4798      	blx	r3
 8006ee2:	4603      	mov	r3, r0
 8006ee4:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8006ee6:	7bbb      	ldrb	r3, [r7, #14]
 8006ee8:	b2db      	uxtb	r3, r3
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	d103      	bne.n	8006ef6 <USBH_Process+0x2fe>
        {
          phost->gState = HOST_CLASS;
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	220b      	movs	r2, #11
 8006ef2:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8006ef4:	e058      	b.n	8006fa8 <USBH_Process+0x3b0>
        else if (status == USBH_FAIL)
 8006ef6:	7bbb      	ldrb	r3, [r7, #14]
 8006ef8:	b2db      	uxtb	r3, r3
 8006efa:	2b02      	cmp	r3, #2
 8006efc:	d154      	bne.n	8006fa8 <USBH_Process+0x3b0>
          phost->gState = HOST_ABORT_STATE;
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	220d      	movs	r2, #13
 8006f02:	701a      	strb	r2, [r3, #0]
      break;
 8006f04:	e050      	b.n	8006fa8 <USBH_Process+0x3b0>
        phost->gState = HOST_ABORT_STATE;
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	220d      	movs	r2, #13
 8006f0a:	701a      	strb	r2, [r3, #0]
      break;
 8006f0c:	e04c      	b.n	8006fa8 <USBH_Process+0x3b0>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	d049      	beq.n	8006fac <USBH_Process+0x3b4>
      {
        phost->pActiveClass->BgndProcess(phost);
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006f1e:	695b      	ldr	r3, [r3, #20]
 8006f20:	6878      	ldr	r0, [r7, #4]
 8006f22:	4798      	blx	r3
      }
      break;
 8006f24:	e042      	b.n	8006fac <USBH_Process+0x3b4>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	2200      	movs	r2, #0
 8006f2a:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      DeInitStateMachine(phost);
 8006f2e:	6878      	ldr	r0, [r7, #4]
 8006f30:	f7ff fd72 	bl	8006a18 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d009      	beq.n	8006f52 <USBH_Process+0x35a>
      {
        phost->pActiveClass->DeInit(phost);
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006f44:	68db      	ldr	r3, [r3, #12]
 8006f46:	6878      	ldr	r0, [r7, #4]
 8006f48:	4798      	blx	r3
        phost->pActiveClass = NULL;
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	2200      	movs	r2, #0
 8006f4e:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
      }

      if (phost->pUser != NULL)
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d005      	beq.n	8006f68 <USBH_Process+0x370>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006f62:	2105      	movs	r1, #5
 8006f64:	6878      	ldr	r0, [r7, #4]
 8006f66:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 8006f6e:	b2db      	uxtb	r3, r3
 8006f70:	2b01      	cmp	r3, #1
 8006f72:	d107      	bne.n	8006f84 <USBH_Process+0x38c>
      {
        phost->device.is_ReEnumerated = 0U;
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	2200      	movs	r2, #0
 8006f78:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        USBH_Start(phost);
 8006f7c:	6878      	ldr	r0, [r7, #4]
 8006f7e:	f7ff fe2b 	bl	8006bd8 <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8006f82:	e014      	b.n	8006fae <USBH_Process+0x3b6>
        USBH_LL_Start(phost);
 8006f84:	6878      	ldr	r0, [r7, #4]
 8006f86:	f001 f9b5 	bl	80082f4 <USBH_LL_Start>
      break;
 8006f8a:	e010      	b.n	8006fae <USBH_Process+0x3b6>

    case HOST_ABORT_STATE:
    default :
      break;
 8006f8c:	bf00      	nop
 8006f8e:	e00e      	b.n	8006fae <USBH_Process+0x3b6>
      break;
 8006f90:	bf00      	nop
 8006f92:	e00c      	b.n	8006fae <USBH_Process+0x3b6>
      break;
 8006f94:	bf00      	nop
 8006f96:	e00a      	b.n	8006fae <USBH_Process+0x3b6>
    break;
 8006f98:	bf00      	nop
 8006f9a:	e008      	b.n	8006fae <USBH_Process+0x3b6>
      break;
 8006f9c:	bf00      	nop
 8006f9e:	e006      	b.n	8006fae <USBH_Process+0x3b6>
      break;
 8006fa0:	bf00      	nop
 8006fa2:	e004      	b.n	8006fae <USBH_Process+0x3b6>
      break;
 8006fa4:	bf00      	nop
 8006fa6:	e002      	b.n	8006fae <USBH_Process+0x3b6>
      break;
 8006fa8:	bf00      	nop
 8006faa:	e000      	b.n	8006fae <USBH_Process+0x3b6>
      break;
 8006fac:	bf00      	nop
  }
  return USBH_OK;
 8006fae:	2300      	movs	r3, #0
}
 8006fb0:	4618      	mov	r0, r3
 8006fb2:	3710      	adds	r7, #16
 8006fb4:	46bd      	mov	sp, r7
 8006fb6:	bd80      	pop	{r7, pc}

08006fb8 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8006fb8:	b580      	push	{r7, lr}
 8006fba:	b088      	sub	sp, #32
 8006fbc:	af04      	add	r7, sp, #16
 8006fbe:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8006fc0:	2301      	movs	r3, #1
 8006fc2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8006fc4:	2301      	movs	r3, #1
 8006fc6:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	785b      	ldrb	r3, [r3, #1]
 8006fcc:	2b07      	cmp	r3, #7
 8006fce:	f200 81c1 	bhi.w	8007354 <USBH_HandleEnum+0x39c>
 8006fd2:	a201      	add	r2, pc, #4	; (adr r2, 8006fd8 <USBH_HandleEnum+0x20>)
 8006fd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006fd8:	08006ff9 	.word	0x08006ff9
 8006fdc:	080070b7 	.word	0x080070b7
 8006fe0:	08007121 	.word	0x08007121
 8006fe4:	080071af 	.word	0x080071af
 8006fe8:	08007219 	.word	0x08007219
 8006fec:	08007289 	.word	0x08007289
 8006ff0:	080072cf 	.word	0x080072cf
 8006ff4:	08007315 	.word	0x08007315
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8006ff8:	2108      	movs	r1, #8
 8006ffa:	6878      	ldr	r0, [r7, #4]
 8006ffc:	f000 fa50 	bl	80074a0 <USBH_Get_DevDesc>
 8007000:	4603      	mov	r3, r0
 8007002:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8007004:	7bbb      	ldrb	r3, [r7, #14]
 8007006:	2b00      	cmp	r3, #0
 8007008:	d130      	bne.n	800706c <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	2201      	movs	r2, #1
 8007018:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	7919      	ldrb	r1, [r3, #4]
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800702a:	687a      	ldr	r2, [r7, #4]
 800702c:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800702e:	b292      	uxth	r2, r2
 8007030:	9202      	str	r2, [sp, #8]
 8007032:	2200      	movs	r2, #0
 8007034:	9201      	str	r2, [sp, #4]
 8007036:	9300      	str	r3, [sp, #0]
 8007038:	4603      	mov	r3, r0
 800703a:	2280      	movs	r2, #128	; 0x80
 800703c:	6878      	ldr	r0, [r7, #4]
 800703e:	f000 ff77 	bl	8007f30 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	7959      	ldrb	r1, [r3, #5]
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 8007052:	687a      	ldr	r2, [r7, #4]
 8007054:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8007056:	b292      	uxth	r2, r2
 8007058:	9202      	str	r2, [sp, #8]
 800705a:	2200      	movs	r2, #0
 800705c:	9201      	str	r2, [sp, #4]
 800705e:	9300      	str	r3, [sp, #0]
 8007060:	4603      	mov	r3, r0
 8007062:	2200      	movs	r2, #0
 8007064:	6878      	ldr	r0, [r7, #4]
 8007066:	f000 ff63 	bl	8007f30 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800706a:	e175      	b.n	8007358 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800706c:	7bbb      	ldrb	r3, [r7, #14]
 800706e:	2b03      	cmp	r3, #3
 8007070:	f040 8172 	bne.w	8007358 <USBH_HandleEnum+0x3a0>
        phost->device.EnumCnt++;
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800707a:	3301      	adds	r3, #1
 800707c:	b2da      	uxtb	r2, r3
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800708a:	2b03      	cmp	r3, #3
 800708c:	d903      	bls.n	8007096 <USBH_HandleEnum+0xde>
          phost->gState = HOST_ABORT_STATE;
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	220d      	movs	r2, #13
 8007092:	701a      	strb	r2, [r3, #0]
      break;
 8007094:	e160      	b.n	8007358 <USBH_HandleEnum+0x3a0>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	795b      	ldrb	r3, [r3, #5]
 800709a:	4619      	mov	r1, r3
 800709c:	6878      	ldr	r0, [r7, #4]
 800709e:	f000 ff97 	bl	8007fd0 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	791b      	ldrb	r3, [r3, #4]
 80070a6:	4619      	mov	r1, r3
 80070a8:	6878      	ldr	r0, [r7, #4]
 80070aa:	f000 ff91 	bl	8007fd0 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	2200      	movs	r2, #0
 80070b2:	701a      	strb	r2, [r3, #0]
      break;
 80070b4:	e150      	b.n	8007358 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 80070b6:	2112      	movs	r1, #18
 80070b8:	6878      	ldr	r0, [r7, #4]
 80070ba:	f000 f9f1 	bl	80074a0 <USBH_Get_DevDesc>
 80070be:	4603      	mov	r3, r0
 80070c0:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80070c2:	7bbb      	ldrb	r3, [r7, #14]
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d103      	bne.n	80070d0 <USBH_HandleEnum+0x118>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	2202      	movs	r2, #2
 80070cc:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80070ce:	e145      	b.n	800735c <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80070d0:	7bbb      	ldrb	r3, [r7, #14]
 80070d2:	2b03      	cmp	r3, #3
 80070d4:	f040 8142 	bne.w	800735c <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80070de:	3301      	adds	r3, #1
 80070e0:	b2da      	uxtb	r2, r3
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80070ee:	2b03      	cmp	r3, #3
 80070f0:	d903      	bls.n	80070fa <USBH_HandleEnum+0x142>
          phost->gState = HOST_ABORT_STATE;
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	220d      	movs	r2, #13
 80070f6:	701a      	strb	r2, [r3, #0]
      break;
 80070f8:	e130      	b.n	800735c <USBH_HandleEnum+0x3a4>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	795b      	ldrb	r3, [r3, #5]
 80070fe:	4619      	mov	r1, r3
 8007100:	6878      	ldr	r0, [r7, #4]
 8007102:	f000 ff65 	bl	8007fd0 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	791b      	ldrb	r3, [r3, #4]
 800710a:	4619      	mov	r1, r3
 800710c:	6878      	ldr	r0, [r7, #4]
 800710e:	f000 ff5f 	bl	8007fd0 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	2200      	movs	r2, #0
 8007116:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	2200      	movs	r2, #0
 800711c:	701a      	strb	r2, [r3, #0]
      break;
 800711e:	e11d      	b.n	800735c <USBH_HandleEnum+0x3a4>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 8007120:	2101      	movs	r1, #1
 8007122:	6878      	ldr	r0, [r7, #4]
 8007124:	f000 fa68 	bl	80075f8 <USBH_SetAddress>
 8007128:	4603      	mov	r3, r0
 800712a:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800712c:	7bbb      	ldrb	r3, [r7, #14]
 800712e:	2b00      	cmp	r3, #0
 8007130:	d132      	bne.n	8007198 <USBH_HandleEnum+0x1e0>
      {
        USBH_Delay(2U);
 8007132:	2002      	movs	r0, #2
 8007134:	f001 fa42 	bl	80085bc <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	2201      	movs	r2, #1
 800713c:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	2203      	movs	r2, #3
 8007144:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	7919      	ldrb	r1, [r3, #4]
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 8007156:	687a      	ldr	r2, [r7, #4]
 8007158:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800715a:	b292      	uxth	r2, r2
 800715c:	9202      	str	r2, [sp, #8]
 800715e:	2200      	movs	r2, #0
 8007160:	9201      	str	r2, [sp, #4]
 8007162:	9300      	str	r3, [sp, #0]
 8007164:	4603      	mov	r3, r0
 8007166:	2280      	movs	r2, #128	; 0x80
 8007168:	6878      	ldr	r0, [r7, #4]
 800716a:	f000 fee1 	bl	8007f30 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	7959      	ldrb	r1, [r3, #5]
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800717e:	687a      	ldr	r2, [r7, #4]
 8007180:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8007182:	b292      	uxth	r2, r2
 8007184:	9202      	str	r2, [sp, #8]
 8007186:	2200      	movs	r2, #0
 8007188:	9201      	str	r2, [sp, #4]
 800718a:	9300      	str	r3, [sp, #0]
 800718c:	4603      	mov	r3, r0
 800718e:	2200      	movs	r2, #0
 8007190:	6878      	ldr	r0, [r7, #4]
 8007192:	f000 fecd 	bl	8007f30 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8007196:	e0e3      	b.n	8007360 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007198:	7bbb      	ldrb	r3, [r7, #14]
 800719a:	2b03      	cmp	r3, #3
 800719c:	f040 80e0 	bne.w	8007360 <USBH_HandleEnum+0x3a8>
        phost->gState = HOST_ABORT_STATE;
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	220d      	movs	r2, #13
 80071a4:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	2200      	movs	r2, #0
 80071aa:	705a      	strb	r2, [r3, #1]
      break;
 80071ac:	e0d8      	b.n	8007360 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 80071ae:	2109      	movs	r1, #9
 80071b0:	6878      	ldr	r0, [r7, #4]
 80071b2:	f000 f99d 	bl	80074f0 <USBH_Get_CfgDesc>
 80071b6:	4603      	mov	r3, r0
 80071b8:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80071ba:	7bbb      	ldrb	r3, [r7, #14]
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d103      	bne.n	80071c8 <USBH_HandleEnum+0x210>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	2204      	movs	r2, #4
 80071c4:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80071c6:	e0cd      	b.n	8007364 <USBH_HandleEnum+0x3ac>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80071c8:	7bbb      	ldrb	r3, [r7, #14]
 80071ca:	2b03      	cmp	r3, #3
 80071cc:	f040 80ca 	bne.w	8007364 <USBH_HandleEnum+0x3ac>
        phost->device.EnumCnt++;
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80071d6:	3301      	adds	r3, #1
 80071d8:	b2da      	uxtb	r2, r3
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80071e6:	2b03      	cmp	r3, #3
 80071e8:	d903      	bls.n	80071f2 <USBH_HandleEnum+0x23a>
          phost->gState = HOST_ABORT_STATE;
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	220d      	movs	r2, #13
 80071ee:	701a      	strb	r2, [r3, #0]
      break;
 80071f0:	e0b8      	b.n	8007364 <USBH_HandleEnum+0x3ac>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	795b      	ldrb	r3, [r3, #5]
 80071f6:	4619      	mov	r1, r3
 80071f8:	6878      	ldr	r0, [r7, #4]
 80071fa:	f000 fee9 	bl	8007fd0 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	791b      	ldrb	r3, [r3, #4]
 8007202:	4619      	mov	r1, r3
 8007204:	6878      	ldr	r0, [r7, #4]
 8007206:	f000 fee3 	bl	8007fd0 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	2200      	movs	r2, #0
 800720e:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	2200      	movs	r2, #0
 8007214:	701a      	strb	r2, [r3, #0]
      break;
 8007216:	e0a5      	b.n	8007364 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 800721e:	4619      	mov	r1, r3
 8007220:	6878      	ldr	r0, [r7, #4]
 8007222:	f000 f965 	bl	80074f0 <USBH_Get_CfgDesc>
 8007226:	4603      	mov	r3, r0
 8007228:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800722a:	7bbb      	ldrb	r3, [r7, #14]
 800722c:	2b00      	cmp	r3, #0
 800722e:	d103      	bne.n	8007238 <USBH_HandleEnum+0x280>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	2205      	movs	r2, #5
 8007234:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8007236:	e097      	b.n	8007368 <USBH_HandleEnum+0x3b0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007238:	7bbb      	ldrb	r3, [r7, #14]
 800723a:	2b03      	cmp	r3, #3
 800723c:	f040 8094 	bne.w	8007368 <USBH_HandleEnum+0x3b0>
        phost->device.EnumCnt++;
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8007246:	3301      	adds	r3, #1
 8007248:	b2da      	uxtb	r2, r3
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8007256:	2b03      	cmp	r3, #3
 8007258:	d903      	bls.n	8007262 <USBH_HandleEnum+0x2aa>
          phost->gState = HOST_ABORT_STATE;
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	220d      	movs	r2, #13
 800725e:	701a      	strb	r2, [r3, #0]
      break;
 8007260:	e082      	b.n	8007368 <USBH_HandleEnum+0x3b0>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	795b      	ldrb	r3, [r3, #5]
 8007266:	4619      	mov	r1, r3
 8007268:	6878      	ldr	r0, [r7, #4]
 800726a:	f000 feb1 	bl	8007fd0 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	791b      	ldrb	r3, [r3, #4]
 8007272:	4619      	mov	r1, r3
 8007274:	6878      	ldr	r0, [r7, #4]
 8007276:	f000 feab 	bl	8007fd0 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	2200      	movs	r2, #0
 800727e:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	2200      	movs	r2, #0
 8007284:	701a      	strb	r2, [r3, #0]
      break;
 8007286:	e06f      	b.n	8007368 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 800728e:	2b00      	cmp	r3, #0
 8007290:	d019      	beq.n	80072c6 <USBH_HandleEnum+0x30e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800729e:	23ff      	movs	r3, #255	; 0xff
 80072a0:	6878      	ldr	r0, [r7, #4]
 80072a2:	f000 f949 	bl	8007538 <USBH_Get_StringDesc>
 80072a6:	4603      	mov	r3, r0
 80072a8:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80072aa:	7bbb      	ldrb	r3, [r7, #14]
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d103      	bne.n	80072b8 <USBH_HandleEnum+0x300>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	2206      	movs	r2, #6
 80072b4:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 80072b6:	e059      	b.n	800736c <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80072b8:	7bbb      	ldrb	r3, [r7, #14]
 80072ba:	2b03      	cmp	r3, #3
 80072bc:	d156      	bne.n	800736c <USBH_HandleEnum+0x3b4>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	2206      	movs	r2, #6
 80072c2:	705a      	strb	r2, [r3, #1]
      break;
 80072c4:	e052      	b.n	800736c <USBH_HandleEnum+0x3b4>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	2206      	movs	r2, #6
 80072ca:	705a      	strb	r2, [r3, #1]
      break;
 80072cc:	e04e      	b.n	800736c <USBH_HandleEnum+0x3b4>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d019      	beq.n	800730c <USBH_HandleEnum+0x354>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 80072e4:	23ff      	movs	r3, #255	; 0xff
 80072e6:	6878      	ldr	r0, [r7, #4]
 80072e8:	f000 f926 	bl	8007538 <USBH_Get_StringDesc>
 80072ec:	4603      	mov	r3, r0
 80072ee:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80072f0:	7bbb      	ldrb	r3, [r7, #14]
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d103      	bne.n	80072fe <USBH_HandleEnum+0x346>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	2207      	movs	r2, #7
 80072fa:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 80072fc:	e038      	b.n	8007370 <USBH_HandleEnum+0x3b8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80072fe:	7bbb      	ldrb	r3, [r7, #14]
 8007300:	2b03      	cmp	r3, #3
 8007302:	d135      	bne.n	8007370 <USBH_HandleEnum+0x3b8>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	2207      	movs	r2, #7
 8007308:	705a      	strb	r2, [r3, #1]
      break;
 800730a:	e031      	b.n	8007370 <USBH_HandleEnum+0x3b8>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	2207      	movs	r2, #7
 8007310:	705a      	strb	r2, [r3, #1]
      break;
 8007312:	e02d      	b.n	8007370 <USBH_HandleEnum+0x3b8>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 800731a:	2b00      	cmp	r3, #0
 800731c:	d017      	beq.n	800734e <USBH_HandleEnum+0x396>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800732a:	23ff      	movs	r3, #255	; 0xff
 800732c:	6878      	ldr	r0, [r7, #4]
 800732e:	f000 f903 	bl	8007538 <USBH_Get_StringDesc>
 8007332:	4603      	mov	r3, r0
 8007334:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8007336:	7bbb      	ldrb	r3, [r7, #14]
 8007338:	2b00      	cmp	r3, #0
 800733a:	d102      	bne.n	8007342 <USBH_HandleEnum+0x38a>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 800733c:	2300      	movs	r3, #0
 800733e:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 8007340:	e018      	b.n	8007374 <USBH_HandleEnum+0x3bc>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007342:	7bbb      	ldrb	r3, [r7, #14]
 8007344:	2b03      	cmp	r3, #3
 8007346:	d115      	bne.n	8007374 <USBH_HandleEnum+0x3bc>
          Status = USBH_OK;
 8007348:	2300      	movs	r3, #0
 800734a:	73fb      	strb	r3, [r7, #15]
      break;
 800734c:	e012      	b.n	8007374 <USBH_HandleEnum+0x3bc>
        Status = USBH_OK;
 800734e:	2300      	movs	r3, #0
 8007350:	73fb      	strb	r3, [r7, #15]
      break;
 8007352:	e00f      	b.n	8007374 <USBH_HandleEnum+0x3bc>

    default:
      break;
 8007354:	bf00      	nop
 8007356:	e00e      	b.n	8007376 <USBH_HandleEnum+0x3be>
      break;
 8007358:	bf00      	nop
 800735a:	e00c      	b.n	8007376 <USBH_HandleEnum+0x3be>
      break;
 800735c:	bf00      	nop
 800735e:	e00a      	b.n	8007376 <USBH_HandleEnum+0x3be>
      break;
 8007360:	bf00      	nop
 8007362:	e008      	b.n	8007376 <USBH_HandleEnum+0x3be>
      break;
 8007364:	bf00      	nop
 8007366:	e006      	b.n	8007376 <USBH_HandleEnum+0x3be>
      break;
 8007368:	bf00      	nop
 800736a:	e004      	b.n	8007376 <USBH_HandleEnum+0x3be>
      break;
 800736c:	bf00      	nop
 800736e:	e002      	b.n	8007376 <USBH_HandleEnum+0x3be>
      break;
 8007370:	bf00      	nop
 8007372:	e000      	b.n	8007376 <USBH_HandleEnum+0x3be>
      break;
 8007374:	bf00      	nop
  }
  return Status;
 8007376:	7bfb      	ldrb	r3, [r7, #15]
}
 8007378:	4618      	mov	r0, r3
 800737a:	3710      	adds	r7, #16
 800737c:	46bd      	mov	sp, r7
 800737e:	bd80      	pop	{r7, pc}

08007380 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8007380:	b480      	push	{r7}
 8007382:	b083      	sub	sp, #12
 8007384:	af00      	add	r7, sp, #0
 8007386:	6078      	str	r0, [r7, #4]
 8007388:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	683a      	ldr	r2, [r7, #0]
 800738e:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
}
 8007392:	bf00      	nop
 8007394:	370c      	adds	r7, #12
 8007396:	46bd      	mov	sp, r7
 8007398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800739c:	4770      	bx	lr

0800739e <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 800739e:	b580      	push	{r7, lr}
 80073a0:	b082      	sub	sp, #8
 80073a2:	af00      	add	r7, sp, #0
 80073a4:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 80073ac:	1c5a      	adds	r2, r3, #1
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 80073b4:	6878      	ldr	r0, [r7, #4]
 80073b6:	f000 f804 	bl	80073c2 <USBH_HandleSof>
}
 80073ba:	bf00      	nop
 80073bc:	3708      	adds	r7, #8
 80073be:	46bd      	mov	sp, r7
 80073c0:	bd80      	pop	{r7, pc}

080073c2 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 80073c2:	b580      	push	{r7, lr}
 80073c4:	b082      	sub	sp, #8
 80073c6:	af00      	add	r7, sp, #0
 80073c8:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	781b      	ldrb	r3, [r3, #0]
 80073ce:	b2db      	uxtb	r3, r3
 80073d0:	2b0b      	cmp	r3, #11
 80073d2:	d10a      	bne.n	80073ea <USBH_HandleSof+0x28>
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d005      	beq.n	80073ea <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80073e4:	699b      	ldr	r3, [r3, #24]
 80073e6:	6878      	ldr	r0, [r7, #4]
 80073e8:	4798      	blx	r3
  }
}
 80073ea:	bf00      	nop
 80073ec:	3708      	adds	r7, #8
 80073ee:	46bd      	mov	sp, r7
 80073f0:	bd80      	pop	{r7, pc}

080073f2 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 80073f2:	b480      	push	{r7}
 80073f4:	b083      	sub	sp, #12
 80073f6:	af00      	add	r7, sp, #0
 80073f8:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	2201      	movs	r2, #1
 80073fe:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return;
 8007402:	bf00      	nop
}
 8007404:	370c      	adds	r7, #12
 8007406:	46bd      	mov	sp, r7
 8007408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800740c:	4770      	bx	lr

0800740e <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 800740e:	b480      	push	{r7}
 8007410:	b083      	sub	sp, #12
 8007412:	af00      	add	r7, sp, #0
 8007414:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	2200      	movs	r2, #0
 800741a:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 800741e:	bf00      	nop
}
 8007420:	370c      	adds	r7, #12
 8007422:	46bd      	mov	sp, r7
 8007424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007428:	4770      	bx	lr

0800742a <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 800742a:	b480      	push	{r7}
 800742c:	b083      	sub	sp, #12
 800742e:	af00      	add	r7, sp, #0
 8007430:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	2201      	movs	r2, #1
 8007436:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	2200      	movs	r2, #0
 800743e:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	2200      	movs	r2, #0
 8007446:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 800744a:	2300      	movs	r3, #0
}
 800744c:	4618      	mov	r0, r3
 800744e:	370c      	adds	r7, #12
 8007450:	46bd      	mov	sp, r7
 8007452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007456:	4770      	bx	lr

08007458 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8007458:	b580      	push	{r7, lr}
 800745a:	b082      	sub	sp, #8
 800745c:	af00      	add	r7, sp, #0
 800745e:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	2201      	movs	r2, #1
 8007464:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	2200      	movs	r2, #0
 800746c:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	2200      	movs	r2, #0
 8007474:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  USBH_LL_Stop(phost);
 8007478:	6878      	ldr	r0, [r7, #4]
 800747a:	f000 ff56 	bl	800832a <USBH_LL_Stop>

  /* FRee Control Pipes */
  USBH_FreePipe(phost, phost->Control.pipe_in);
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	791b      	ldrb	r3, [r3, #4]
 8007482:	4619      	mov	r1, r3
 8007484:	6878      	ldr	r0, [r7, #4]
 8007486:	f000 fda3 	bl	8007fd0 <USBH_FreePipe>
  USBH_FreePipe(phost, phost->Control.pipe_out);
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	795b      	ldrb	r3, [r3, #5]
 800748e:	4619      	mov	r1, r3
 8007490:	6878      	ldr	r0, [r7, #4]
 8007492:	f000 fd9d 	bl	8007fd0 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 8007496:	2300      	movs	r3, #0
}
 8007498:	4618      	mov	r0, r3
 800749a:	3708      	adds	r7, #8
 800749c:	46bd      	mov	sp, r7
 800749e:	bd80      	pop	{r7, pc}

080074a0 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 80074a0:	b580      	push	{r7, lr}
 80074a2:	b086      	sub	sp, #24
 80074a4:	af02      	add	r7, sp, #8
 80074a6:	6078      	str	r0, [r7, #4]
 80074a8:	460b      	mov	r3, r1
 80074aa:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_DEVICE, phost->device.Data,
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 80074b2:	78fb      	ldrb	r3, [r7, #3]
 80074b4:	b29b      	uxth	r3, r3
 80074b6:	9300      	str	r3, [sp, #0]
 80074b8:	4613      	mov	r3, r2
 80074ba:	f44f 7280 	mov.w	r2, #256	; 0x100
 80074be:	2100      	movs	r1, #0
 80074c0:	6878      	ldr	r0, [r7, #4]
 80074c2:	f000 f864 	bl	800758e <USBH_GetDescriptor>
 80074c6:	4603      	mov	r3, r0
 80074c8:	73fb      	strb	r3, [r7, #15]
 80074ca:	7bfb      	ldrb	r3, [r7, #15]
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d10a      	bne.n	80074e6 <USBH_Get_DevDesc+0x46>
                                   (uint16_t)length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	f203 3026 	addw	r0, r3, #806	; 0x326
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 80074dc:	78fa      	ldrb	r2, [r7, #3]
 80074de:	b292      	uxth	r2, r2
 80074e0:	4619      	mov	r1, r3
 80074e2:	f000 f918 	bl	8007716 <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 80074e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80074e8:	4618      	mov	r0, r3
 80074ea:	3710      	adds	r7, #16
 80074ec:	46bd      	mov	sp, r7
 80074ee:	bd80      	pop	{r7, pc}

080074f0 <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 80074f0:	b580      	push	{r7, lr}
 80074f2:	b086      	sub	sp, #24
 80074f4:	af02      	add	r7, sp, #8
 80074f6:	6078      	str	r0, [r7, #4]
 80074f8:	460b      	mov	r3, r1
 80074fa:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;;
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	331c      	adds	r3, #28
 8007500:	60fb      	str	r3, [r7, #12]

  if ((status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 8007502:	887b      	ldrh	r3, [r7, #2]
 8007504:	9300      	str	r3, [sp, #0]
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	f44f 7200 	mov.w	r2, #512	; 0x200
 800750c:	2100      	movs	r1, #0
 800750e:	6878      	ldr	r0, [r7, #4]
 8007510:	f000 f83d 	bl	800758e <USBH_GetDescriptor>
 8007514:	4603      	mov	r3, r0
 8007516:	72fb      	strb	r3, [r7, #11]
 8007518:	7afb      	ldrb	r3, [r7, #11]
 800751a:	2b00      	cmp	r3, #0
 800751c:	d107      	bne.n	800752e <USBH_Get_CfgDesc+0x3e>
                                   USB_DESC_CONFIGURATION, pData, length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseCfgDesc(&phost->device.CfgDesc, pData, length);
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	f503 734e 	add.w	r3, r3, #824	; 0x338
 8007524:	887a      	ldrh	r2, [r7, #2]
 8007526:	68f9      	ldr	r1, [r7, #12]
 8007528:	4618      	mov	r0, r3
 800752a:	f000 f964 	bl	80077f6 <USBH_ParseCfgDesc>
  }

  return status;
 800752e:	7afb      	ldrb	r3, [r7, #11]
}
 8007530:	4618      	mov	r0, r3
 8007532:	3710      	adds	r7, #16
 8007534:	46bd      	mov	sp, r7
 8007536:	bd80      	pop	{r7, pc}

08007538 <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 8007538:	b580      	push	{r7, lr}
 800753a:	b088      	sub	sp, #32
 800753c:	af02      	add	r7, sp, #8
 800753e:	60f8      	str	r0, [r7, #12]
 8007540:	607a      	str	r2, [r7, #4]
 8007542:	461a      	mov	r2, r3
 8007544:	460b      	mov	r3, r1
 8007546:	72fb      	strb	r3, [r7, #11]
 8007548:	4613      	mov	r3, r2
 800754a:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
 800754c:	7afb      	ldrb	r3, [r7, #11]
 800754e:	b29b      	uxth	r3, r3
 8007550:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8007554:	b29a      	uxth	r2, r3
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_STRING | string_index,
                                   phost->device.Data, length)) == USBH_OK)
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 800755c:	893b      	ldrh	r3, [r7, #8]
 800755e:	9300      	str	r3, [sp, #0]
 8007560:	460b      	mov	r3, r1
 8007562:	2100      	movs	r1, #0
 8007564:	68f8      	ldr	r0, [r7, #12]
 8007566:	f000 f812 	bl	800758e <USBH_GetDescriptor>
 800756a:	4603      	mov	r3, r0
 800756c:	75fb      	strb	r3, [r7, #23]
 800756e:	7dfb      	ldrb	r3, [r7, #23]
 8007570:	2b00      	cmp	r3, #0
 8007572:	d107      	bne.n	8007584 <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800757a:	893a      	ldrh	r2, [r7, #8]
 800757c:	6879      	ldr	r1, [r7, #4]
 800757e:	4618      	mov	r0, r3
 8007580:	f000 fa37 	bl	80079f2 <USBH_ParseStringDesc>
  }

  return status;
 8007584:	7dfb      	ldrb	r3, [r7, #23]
}
 8007586:	4618      	mov	r0, r3
 8007588:	3718      	adds	r7, #24
 800758a:	46bd      	mov	sp, r7
 800758c:	bd80      	pop	{r7, pc}

0800758e <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 800758e:	b580      	push	{r7, lr}
 8007590:	b084      	sub	sp, #16
 8007592:	af00      	add	r7, sp, #0
 8007594:	60f8      	str	r0, [r7, #12]
 8007596:	607b      	str	r3, [r7, #4]
 8007598:	460b      	mov	r3, r1
 800759a:	72fb      	strb	r3, [r7, #11]
 800759c:	4613      	mov	r3, r2
 800759e:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	789b      	ldrb	r3, [r3, #2]
 80075a4:	2b01      	cmp	r3, #1
 80075a6:	d11c      	bne.n	80075e2 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 80075a8:	7afb      	ldrb	r3, [r7, #11]
 80075aa:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80075ae:	b2da      	uxtb	r2, r3
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	2206      	movs	r2, #6
 80075b8:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	893a      	ldrh	r2, [r7, #8]
 80075be:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 80075c0:	893b      	ldrh	r3, [r7, #8]
 80075c2:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80075c6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80075ca:	d104      	bne.n	80075d6 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	f240 4209 	movw	r2, #1033	; 0x409
 80075d2:	829a      	strh	r2, [r3, #20]
 80075d4:	e002      	b.n	80075dc <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	2200      	movs	r2, #0
 80075da:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	8b3a      	ldrh	r2, [r7, #24]
 80075e0:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 80075e2:	8b3b      	ldrh	r3, [r7, #24]
 80075e4:	461a      	mov	r2, r3
 80075e6:	6879      	ldr	r1, [r7, #4]
 80075e8:	68f8      	ldr	r0, [r7, #12]
 80075ea:	f000 fa50 	bl	8007a8e <USBH_CtlReq>
 80075ee:	4603      	mov	r3, r0
}
 80075f0:	4618      	mov	r0, r3
 80075f2:	3710      	adds	r7, #16
 80075f4:	46bd      	mov	sp, r7
 80075f6:	bd80      	pop	{r7, pc}

080075f8 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 80075f8:	b580      	push	{r7, lr}
 80075fa:	b082      	sub	sp, #8
 80075fc:	af00      	add	r7, sp, #0
 80075fe:	6078      	str	r0, [r7, #4]
 8007600:	460b      	mov	r3, r1
 8007602:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	789b      	ldrb	r3, [r3, #2]
 8007608:	2b01      	cmp	r3, #1
 800760a:	d10f      	bne.n	800762c <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	2200      	movs	r2, #0
 8007610:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	2205      	movs	r2, #5
 8007616:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 8007618:	78fb      	ldrb	r3, [r7, #3]
 800761a:	b29a      	uxth	r2, r3
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	2200      	movs	r2, #0
 8007624:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	2200      	movs	r2, #0
 800762a:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 800762c:	2200      	movs	r2, #0
 800762e:	2100      	movs	r1, #0
 8007630:	6878      	ldr	r0, [r7, #4]
 8007632:	f000 fa2c 	bl	8007a8e <USBH_CtlReq>
 8007636:	4603      	mov	r3, r0
}
 8007638:	4618      	mov	r0, r3
 800763a:	3708      	adds	r7, #8
 800763c:	46bd      	mov	sp, r7
 800763e:	bd80      	pop	{r7, pc}

08007640 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 8007640:	b580      	push	{r7, lr}
 8007642:	b082      	sub	sp, #8
 8007644:	af00      	add	r7, sp, #0
 8007646:	6078      	str	r0, [r7, #4]
 8007648:	460b      	mov	r3, r1
 800764a:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	789b      	ldrb	r3, [r3, #2]
 8007650:	2b01      	cmp	r3, #1
 8007652:	d10e      	bne.n	8007672 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	2200      	movs	r2, #0
 8007658:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	2209      	movs	r2, #9
 800765e:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	887a      	ldrh	r2, [r7, #2]
 8007664:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	2200      	movs	r2, #0
 800766a:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	2200      	movs	r2, #0
 8007670:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 8007672:	2200      	movs	r2, #0
 8007674:	2100      	movs	r1, #0
 8007676:	6878      	ldr	r0, [r7, #4]
 8007678:	f000 fa09 	bl	8007a8e <USBH_CtlReq>
 800767c:	4603      	mov	r3, r0
}
 800767e:	4618      	mov	r0, r3
 8007680:	3708      	adds	r7, #8
 8007682:	46bd      	mov	sp, r7
 8007684:	bd80      	pop	{r7, pc}

08007686 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
*/
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8007686:	b580      	push	{r7, lr}
 8007688:	b082      	sub	sp, #8
 800768a:	af00      	add	r7, sp, #0
 800768c:	6078      	str	r0, [r7, #4]
 800768e:	460b      	mov	r3, r1
 8007690:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	789b      	ldrb	r3, [r3, #2]
 8007696:	2b01      	cmp	r3, #1
 8007698:	d10f      	bne.n	80076ba <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	2200      	movs	r2, #0
 800769e:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	2203      	movs	r2, #3
 80076a4:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 80076a6:	78fb      	ldrb	r3, [r7, #3]
 80076a8:	b29a      	uxth	r2, r3
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	2200      	movs	r2, #0
 80076b2:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	2200      	movs	r2, #0
 80076b8:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 80076ba:	2200      	movs	r2, #0
 80076bc:	2100      	movs	r1, #0
 80076be:	6878      	ldr	r0, [r7, #4]
 80076c0:	f000 f9e5 	bl	8007a8e <USBH_CtlReq>
 80076c4:	4603      	mov	r3, r0
}
 80076c6:	4618      	mov	r0, r3
 80076c8:	3708      	adds	r7, #8
 80076ca:	46bd      	mov	sp, r7
 80076cc:	bd80      	pop	{r7, pc}

080076ce <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 80076ce:	b580      	push	{r7, lr}
 80076d0:	b082      	sub	sp, #8
 80076d2:	af00      	add	r7, sp, #0
 80076d4:	6078      	str	r0, [r7, #4]
 80076d6:	460b      	mov	r3, r1
 80076d8:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	789b      	ldrb	r3, [r3, #2]
 80076de:	2b01      	cmp	r3, #1
 80076e0:	d10f      	bne.n	8007702 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	2202      	movs	r2, #2
 80076e6:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	2201      	movs	r2, #1
 80076ec:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	2200      	movs	r2, #0
 80076f2:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 80076f4:	78fb      	ldrb	r3, [r7, #3]
 80076f6:	b29a      	uxth	r2, r3
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	2200      	movs	r2, #0
 8007700:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U, 0U);
 8007702:	2200      	movs	r2, #0
 8007704:	2100      	movs	r1, #0
 8007706:	6878      	ldr	r0, [r7, #4]
 8007708:	f000 f9c1 	bl	8007a8e <USBH_CtlReq>
 800770c:	4603      	mov	r3, r0
}
 800770e:	4618      	mov	r0, r3
 8007710:	3708      	adds	r7, #8
 8007712:	46bd      	mov	sp, r7
 8007714:	bd80      	pop	{r7, pc}

08007716 <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 8007716:	b480      	push	{r7}
 8007718:	b085      	sub	sp, #20
 800771a:	af00      	add	r7, sp, #0
 800771c:	60f8      	str	r0, [r7, #12]
 800771e:	60b9      	str	r1, [r7, #8]
 8007720:	4613      	mov	r3, r2
 8007722:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 8007724:	68bb      	ldr	r3, [r7, #8]
 8007726:	781a      	ldrb	r2, [r3, #0]
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 800772c:	68bb      	ldr	r3, [r7, #8]
 800772e:	785a      	ldrb	r2, [r3, #1]
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 8007734:	68bb      	ldr	r3, [r7, #8]
 8007736:	3302      	adds	r3, #2
 8007738:	781b      	ldrb	r3, [r3, #0]
 800773a:	b29a      	uxth	r2, r3
 800773c:	68bb      	ldr	r3, [r7, #8]
 800773e:	3303      	adds	r3, #3
 8007740:	781b      	ldrb	r3, [r3, #0]
 8007742:	b29b      	uxth	r3, r3
 8007744:	021b      	lsls	r3, r3, #8
 8007746:	b29b      	uxth	r3, r3
 8007748:	4313      	orrs	r3, r2
 800774a:	b29a      	uxth	r2, r3
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 8007750:	68bb      	ldr	r3, [r7, #8]
 8007752:	791a      	ldrb	r2, [r3, #4]
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 8007758:	68bb      	ldr	r3, [r7, #8]
 800775a:	795a      	ldrb	r2, [r3, #5]
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 8007760:	68bb      	ldr	r3, [r7, #8]
 8007762:	799a      	ldrb	r2, [r3, #6]
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 8007768:	68bb      	ldr	r3, [r7, #8]
 800776a:	79da      	ldrb	r2, [r3, #7]
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	71da      	strb	r2, [r3, #7]

  if (length > 8U)
 8007770:	88fb      	ldrh	r3, [r7, #6]
 8007772:	2b08      	cmp	r3, #8
 8007774:	d939      	bls.n	80077ea <USBH_ParseDevDesc+0xd4>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 8007776:	68bb      	ldr	r3, [r7, #8]
 8007778:	3308      	adds	r3, #8
 800777a:	781b      	ldrb	r3, [r3, #0]
 800777c:	b29a      	uxth	r2, r3
 800777e:	68bb      	ldr	r3, [r7, #8]
 8007780:	3309      	adds	r3, #9
 8007782:	781b      	ldrb	r3, [r3, #0]
 8007784:	b29b      	uxth	r3, r3
 8007786:	021b      	lsls	r3, r3, #8
 8007788:	b29b      	uxth	r3, r3
 800778a:	4313      	orrs	r3, r2
 800778c:	b29a      	uxth	r2, r3
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 8007792:	68bb      	ldr	r3, [r7, #8]
 8007794:	330a      	adds	r3, #10
 8007796:	781b      	ldrb	r3, [r3, #0]
 8007798:	b29a      	uxth	r2, r3
 800779a:	68bb      	ldr	r3, [r7, #8]
 800779c:	330b      	adds	r3, #11
 800779e:	781b      	ldrb	r3, [r3, #0]
 80077a0:	b29b      	uxth	r3, r3
 80077a2:	021b      	lsls	r3, r3, #8
 80077a4:	b29b      	uxth	r3, r3
 80077a6:	4313      	orrs	r3, r2
 80077a8:	b29a      	uxth	r2, r3
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 80077ae:	68bb      	ldr	r3, [r7, #8]
 80077b0:	330c      	adds	r3, #12
 80077b2:	781b      	ldrb	r3, [r3, #0]
 80077b4:	b29a      	uxth	r2, r3
 80077b6:	68bb      	ldr	r3, [r7, #8]
 80077b8:	330d      	adds	r3, #13
 80077ba:	781b      	ldrb	r3, [r3, #0]
 80077bc:	b29b      	uxth	r3, r3
 80077be:	021b      	lsls	r3, r3, #8
 80077c0:	b29b      	uxth	r3, r3
 80077c2:	4313      	orrs	r3, r2
 80077c4:	b29a      	uxth	r2, r3
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 80077ca:	68bb      	ldr	r3, [r7, #8]
 80077cc:	7b9a      	ldrb	r2, [r3, #14]
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 80077d2:	68bb      	ldr	r3, [r7, #8]
 80077d4:	7bda      	ldrb	r2, [r3, #15]
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 80077da:	68bb      	ldr	r3, [r7, #8]
 80077dc:	7c1a      	ldrb	r2, [r3, #16]
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 80077e2:	68bb      	ldr	r3, [r7, #8]
 80077e4:	7c5a      	ldrb	r2, [r3, #17]
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	745a      	strb	r2, [r3, #17]
  }
}
 80077ea:	bf00      	nop
 80077ec:	3714      	adds	r7, #20
 80077ee:	46bd      	mov	sp, r7
 80077f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077f4:	4770      	bx	lr

080077f6 <USBH_ParseCfgDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseCfgDesc(USBH_CfgDescTypeDef *cfg_desc, uint8_t *buf,
                              uint16_t length)
{
 80077f6:	b580      	push	{r7, lr}
 80077f8:	b08a      	sub	sp, #40	; 0x28
 80077fa:	af00      	add	r7, sp, #0
 80077fc:	60f8      	str	r0, [r7, #12]
 80077fe:	60b9      	str	r1, [r7, #8]
 8007800:	4613      	mov	r3, r2
 8007802:	80fb      	strh	r3, [r7, #6]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 8007804:	68bb      	ldr	r3, [r7, #8]
 8007806:	627b      	str	r3, [r7, #36]	; 0x24
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 8007808:	2300      	movs	r3, #0
 800780a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint8_t                      ep_ix = 0U;
 800780e:	2300      	movs	r3, #0
 8007810:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 8007814:	68bb      	ldr	r3, [r7, #8]
 8007816:	627b      	str	r3, [r7, #36]	; 0x24

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 8007818:	68bb      	ldr	r3, [r7, #8]
 800781a:	781a      	ldrb	r2, [r3, #0]
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 8007820:	68bb      	ldr	r3, [r7, #8]
 8007822:	785a      	ldrb	r2, [r3, #1]
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = LE16(buf + 2);
 8007828:	68bb      	ldr	r3, [r7, #8]
 800782a:	3302      	adds	r3, #2
 800782c:	781b      	ldrb	r3, [r3, #0]
 800782e:	b29a      	uxth	r2, r3
 8007830:	68bb      	ldr	r3, [r7, #8]
 8007832:	3303      	adds	r3, #3
 8007834:	781b      	ldrb	r3, [r3, #0]
 8007836:	b29b      	uxth	r3, r3
 8007838:	021b      	lsls	r3, r3, #8
 800783a:	b29b      	uxth	r3, r3
 800783c:	4313      	orrs	r3, r2
 800783e:	b29a      	uxth	r2, r3
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 8007844:	68bb      	ldr	r3, [r7, #8]
 8007846:	791a      	ldrb	r2, [r3, #4]
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 800784c:	68bb      	ldr	r3, [r7, #8]
 800784e:	795a      	ldrb	r2, [r3, #5]
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 8007854:	68bb      	ldr	r3, [r7, #8]
 8007856:	799a      	ldrb	r2, [r3, #6]
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 800785c:	68bb      	ldr	r3, [r7, #8]
 800785e:	79da      	ldrb	r2, [r3, #7]
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 8007864:	68bb      	ldr	r3, [r7, #8]
 8007866:	7a1a      	ldrb	r2, [r3, #8]
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 800786c:	88fb      	ldrh	r3, [r7, #6]
 800786e:	2b09      	cmp	r3, #9
 8007870:	d95f      	bls.n	8007932 <USBH_ParseCfgDesc+0x13c>
  {
    ptr = USB_LEN_CFG_DESC;
 8007872:	2309      	movs	r3, #9
 8007874:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)0;
 8007876:	2300      	movs	r3, #0
 8007878:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800787a:	e051      	b.n	8007920 <USBH_ParseCfgDesc+0x12a>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800787c:	f107 0316 	add.w	r3, r7, #22
 8007880:	4619      	mov	r1, r3
 8007882:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007884:	f000 f8e8 	bl	8007a58 <USBH_GetNextDesc>
 8007888:	6278      	str	r0, [r7, #36]	; 0x24
      if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE)
 800788a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800788c:	785b      	ldrb	r3, [r3, #1]
 800788e:	2b04      	cmp	r3, #4
 8007890:	d146      	bne.n	8007920 <USBH_ParseCfgDesc+0x12a>
      {
        pif = &cfg_desc->Itf_Desc[if_ix];
 8007892:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007896:	221a      	movs	r2, #26
 8007898:	fb02 f303 	mul.w	r3, r2, r3
 800789c:	3308      	adds	r3, #8
 800789e:	68fa      	ldr	r2, [r7, #12]
 80078a0:	4413      	add	r3, r2
 80078a2:	3302      	adds	r3, #2
 80078a4:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 80078a6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80078a8:	69f8      	ldr	r0, [r7, #28]
 80078aa:	f000 f846 	bl	800793a <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 80078ae:	2300      	movs	r3, #0
 80078b0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        pep = (USBH_EpDescTypeDef *)0;
 80078b4:	2300      	movs	r3, #0
 80078b6:	61bb      	str	r3, [r7, #24]
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 80078b8:	e022      	b.n	8007900 <USBH_ParseCfgDesc+0x10a>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 80078ba:	f107 0316 	add.w	r3, r7, #22
 80078be:	4619      	mov	r1, r3
 80078c0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80078c2:	f000 f8c9 	bl	8007a58 <USBH_GetNextDesc>
 80078c6:	6278      	str	r0, [r7, #36]	; 0x24
          if (pdesc->bDescriptorType   == USB_DESC_TYPE_ENDPOINT)
 80078c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078ca:	785b      	ldrb	r3, [r3, #1]
 80078cc:	2b05      	cmp	r3, #5
 80078ce:	d117      	bne.n	8007900 <USBH_ParseCfgDesc+0x10a>
          {
            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 80078d0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80078d4:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 80078d8:	3201      	adds	r2, #1
 80078da:	00d2      	lsls	r2, r2, #3
 80078dc:	211a      	movs	r1, #26
 80078de:	fb01 f303 	mul.w	r3, r1, r3
 80078e2:	4413      	add	r3, r2
 80078e4:	3308      	adds	r3, #8
 80078e6:	68fa      	ldr	r2, [r7, #12]
 80078e8:	4413      	add	r3, r2
 80078ea:	3304      	adds	r3, #4
 80078ec:	61bb      	str	r3, [r7, #24]
            USBH_ParseEPDesc(pep, (uint8_t *)(void *)pdesc);
 80078ee:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80078f0:	69b8      	ldr	r0, [r7, #24]
 80078f2:	f000 f851 	bl	8007998 <USBH_ParseEPDesc>
            ep_ix++;
 80078f6:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80078fa:	3301      	adds	r3, #1
 80078fc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8007900:	69fb      	ldr	r3, [r7, #28]
 8007902:	791b      	ldrb	r3, [r3, #4]
 8007904:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8007908:	429a      	cmp	r2, r3
 800790a:	d204      	bcs.n	8007916 <USBH_ParseCfgDesc+0x120>
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	885a      	ldrh	r2, [r3, #2]
 8007910:	8afb      	ldrh	r3, [r7, #22]
 8007912:	429a      	cmp	r2, r3
 8007914:	d8d1      	bhi.n	80078ba <USBH_ParseCfgDesc+0xc4>
          }
        }
        if_ix++;
 8007916:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800791a:	3301      	adds	r3, #1
 800791c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8007920:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007924:	2b01      	cmp	r3, #1
 8007926:	d804      	bhi.n	8007932 <USBH_ParseCfgDesc+0x13c>
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	885a      	ldrh	r2, [r3, #2]
 800792c:	8afb      	ldrh	r3, [r7, #22]
 800792e:	429a      	cmp	r2, r3
 8007930:	d8a4      	bhi.n	800787c <USBH_ParseCfgDesc+0x86>
      }
    }
  }
}
 8007932:	bf00      	nop
 8007934:	3728      	adds	r7, #40	; 0x28
 8007936:	46bd      	mov	sp, r7
 8007938:	bd80      	pop	{r7, pc}

0800793a <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 800793a:	b480      	push	{r7}
 800793c:	b083      	sub	sp, #12
 800793e:	af00      	add	r7, sp, #0
 8007940:	6078      	str	r0, [r7, #4]
 8007942:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 8007944:	683b      	ldr	r3, [r7, #0]
 8007946:	781a      	ldrb	r2, [r3, #0]
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 800794c:	683b      	ldr	r3, [r7, #0]
 800794e:	785a      	ldrb	r2, [r3, #1]
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 8007954:	683b      	ldr	r3, [r7, #0]
 8007956:	789a      	ldrb	r2, [r3, #2]
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 800795c:	683b      	ldr	r3, [r7, #0]
 800795e:	78da      	ldrb	r2, [r3, #3]
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 8007964:	683b      	ldr	r3, [r7, #0]
 8007966:	791a      	ldrb	r2, [r3, #4]
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 800796c:	683b      	ldr	r3, [r7, #0]
 800796e:	795a      	ldrb	r2, [r3, #5]
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 8007974:	683b      	ldr	r3, [r7, #0]
 8007976:	799a      	ldrb	r2, [r3, #6]
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 800797c:	683b      	ldr	r3, [r7, #0]
 800797e:	79da      	ldrb	r2, [r3, #7]
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 8007984:	683b      	ldr	r3, [r7, #0]
 8007986:	7a1a      	ldrb	r2, [r3, #8]
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	721a      	strb	r2, [r3, #8]
}
 800798c:	bf00      	nop
 800798e:	370c      	adds	r7, #12
 8007990:	46bd      	mov	sp, r7
 8007992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007996:	4770      	bx	lr

08007998 <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval None
  */
static void  USBH_ParseEPDesc(USBH_EpDescTypeDef  *ep_descriptor,
                              uint8_t *buf)
{
 8007998:	b480      	push	{r7}
 800799a:	b083      	sub	sp, #12
 800799c:	af00      	add	r7, sp, #0
 800799e:	6078      	str	r0, [r7, #4]
 80079a0:	6039      	str	r1, [r7, #0]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 80079a2:	683b      	ldr	r3, [r7, #0]
 80079a4:	781a      	ldrb	r2, [r3, #0]
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 80079aa:	683b      	ldr	r3, [r7, #0]
 80079ac:	785a      	ldrb	r2, [r3, #1]
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 80079b2:	683b      	ldr	r3, [r7, #0]
 80079b4:	789a      	ldrb	r2, [r3, #2]
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 80079ba:	683b      	ldr	r3, [r7, #0]
 80079bc:	78da      	ldrb	r2, [r3, #3]
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 80079c2:	683b      	ldr	r3, [r7, #0]
 80079c4:	3304      	adds	r3, #4
 80079c6:	781b      	ldrb	r3, [r3, #0]
 80079c8:	b29a      	uxth	r2, r3
 80079ca:	683b      	ldr	r3, [r7, #0]
 80079cc:	3305      	adds	r3, #5
 80079ce:	781b      	ldrb	r3, [r3, #0]
 80079d0:	b29b      	uxth	r3, r3
 80079d2:	021b      	lsls	r3, r3, #8
 80079d4:	b29b      	uxth	r3, r3
 80079d6:	4313      	orrs	r3, r2
 80079d8:	b29a      	uxth	r2, r3
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 80079de:	683b      	ldr	r3, [r7, #0]
 80079e0:	799a      	ldrb	r2, [r3, #6]
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	719a      	strb	r2, [r3, #6]
}
 80079e6:	bf00      	nop
 80079e8:	370c      	adds	r7, #12
 80079ea:	46bd      	mov	sp, r7
 80079ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079f0:	4770      	bx	lr

080079f2 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 80079f2:	b480      	push	{r7}
 80079f4:	b087      	sub	sp, #28
 80079f6:	af00      	add	r7, sp, #0
 80079f8:	60f8      	str	r0, [r7, #12]
 80079fa:	60b9      	str	r1, [r7, #8]
 80079fc:	4613      	mov	r3, r2
 80079fe:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	3301      	adds	r3, #1
 8007a04:	781b      	ldrb	r3, [r3, #0]
 8007a06:	2b03      	cmp	r3, #3
 8007a08:	d120      	bne.n	8007a4c <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	781b      	ldrb	r3, [r3, #0]
 8007a0e:	1e9a      	subs	r2, r3, #2
 8007a10:	88fb      	ldrh	r3, [r7, #6]
 8007a12:	4293      	cmp	r3, r2
 8007a14:	bf28      	it	cs
 8007a16:	4613      	movcs	r3, r2
 8007a18:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	3302      	adds	r3, #2
 8007a1e:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 8007a20:	2300      	movs	r3, #0
 8007a22:	82fb      	strh	r3, [r7, #22]
 8007a24:	e00b      	b.n	8007a3e <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8007a26:	8afb      	ldrh	r3, [r7, #22]
 8007a28:	68fa      	ldr	r2, [r7, #12]
 8007a2a:	4413      	add	r3, r2
 8007a2c:	781a      	ldrb	r2, [r3, #0]
 8007a2e:	68bb      	ldr	r3, [r7, #8]
 8007a30:	701a      	strb	r2, [r3, #0]
      pdest++;
 8007a32:	68bb      	ldr	r3, [r7, #8]
 8007a34:	3301      	adds	r3, #1
 8007a36:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 8007a38:	8afb      	ldrh	r3, [r7, #22]
 8007a3a:	3302      	adds	r3, #2
 8007a3c:	82fb      	strh	r3, [r7, #22]
 8007a3e:	8afa      	ldrh	r2, [r7, #22]
 8007a40:	8abb      	ldrh	r3, [r7, #20]
 8007a42:	429a      	cmp	r2, r3
 8007a44:	d3ef      	bcc.n	8007a26 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 8007a46:	68bb      	ldr	r3, [r7, #8]
 8007a48:	2200      	movs	r2, #0
 8007a4a:	701a      	strb	r2, [r3, #0]
  }
}
 8007a4c:	bf00      	nop
 8007a4e:	371c      	adds	r7, #28
 8007a50:	46bd      	mov	sp, r7
 8007a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a56:	4770      	bx	lr

08007a58 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 8007a58:	b480      	push	{r7}
 8007a5a:	b085      	sub	sp, #20
 8007a5c:	af00      	add	r7, sp, #0
 8007a5e:	6078      	str	r0, [r7, #4]
 8007a60:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 8007a62:	683b      	ldr	r3, [r7, #0]
 8007a64:	881a      	ldrh	r2, [r3, #0]
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	781b      	ldrb	r3, [r3, #0]
 8007a6a:	b29b      	uxth	r3, r3
 8007a6c:	4413      	add	r3, r2
 8007a6e:	b29a      	uxth	r2, r3
 8007a70:	683b      	ldr	r3, [r7, #0]
 8007a72:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	781b      	ldrb	r3, [r3, #0]
 8007a78:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	4413      	add	r3, r2
 8007a7e:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8007a80:	68fb      	ldr	r3, [r7, #12]
}
 8007a82:	4618      	mov	r0, r3
 8007a84:	3714      	adds	r7, #20
 8007a86:	46bd      	mov	sp, r7
 8007a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a8c:	4770      	bx	lr

08007a8e <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8007a8e:	b580      	push	{r7, lr}
 8007a90:	b086      	sub	sp, #24
 8007a92:	af00      	add	r7, sp, #0
 8007a94:	60f8      	str	r0, [r7, #12]
 8007a96:	60b9      	str	r1, [r7, #8]
 8007a98:	4613      	mov	r3, r2
 8007a9a:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8007a9c:	2301      	movs	r3, #1
 8007a9e:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	789b      	ldrb	r3, [r3, #2]
 8007aa4:	2b01      	cmp	r3, #1
 8007aa6:	d002      	beq.n	8007aae <USBH_CtlReq+0x20>
 8007aa8:	2b02      	cmp	r3, #2
 8007aaa:	d00f      	beq.n	8007acc <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 8007aac:	e027      	b.n	8007afe <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	68ba      	ldr	r2, [r7, #8]
 8007ab2:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	88fa      	ldrh	r2, [r7, #6]
 8007ab8:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	2201      	movs	r2, #1
 8007abe:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	2202      	movs	r2, #2
 8007ac4:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 8007ac6:	2301      	movs	r3, #1
 8007ac8:	75fb      	strb	r3, [r7, #23]
      break;
 8007aca:	e018      	b.n	8007afe <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 8007acc:	68f8      	ldr	r0, [r7, #12]
 8007ace:	f000 f81b 	bl	8007b08 <USBH_HandleControl>
 8007ad2:	4603      	mov	r3, r0
 8007ad4:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 8007ad6:	7dfb      	ldrb	r3, [r7, #23]
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	d002      	beq.n	8007ae2 <USBH_CtlReq+0x54>
 8007adc:	7dfb      	ldrb	r3, [r7, #23]
 8007ade:	2b03      	cmp	r3, #3
 8007ae0:	d106      	bne.n	8007af0 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	2201      	movs	r2, #1
 8007ae6:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	2200      	movs	r2, #0
 8007aec:	761a      	strb	r2, [r3, #24]
      break;
 8007aee:	e005      	b.n	8007afc <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 8007af0:	7dfb      	ldrb	r3, [r7, #23]
 8007af2:	2b02      	cmp	r3, #2
 8007af4:	d102      	bne.n	8007afc <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	2201      	movs	r2, #1
 8007afa:	709a      	strb	r2, [r3, #2]
      break;
 8007afc:	bf00      	nop
  }
  return status;
 8007afe:	7dfb      	ldrb	r3, [r7, #23]
}
 8007b00:	4618      	mov	r0, r3
 8007b02:	3718      	adds	r7, #24
 8007b04:	46bd      	mov	sp, r7
 8007b06:	bd80      	pop	{r7, pc}

08007b08 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 8007b08:	b580      	push	{r7, lr}
 8007b0a:	b086      	sub	sp, #24
 8007b0c:	af02      	add	r7, sp, #8
 8007b0e:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8007b10:	2301      	movs	r3, #1
 8007b12:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8007b14:	2300      	movs	r3, #0
 8007b16:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	7e1b      	ldrb	r3, [r3, #24]
 8007b1c:	3b01      	subs	r3, #1
 8007b1e:	2b0a      	cmp	r3, #10
 8007b20:	f200 8156 	bhi.w	8007dd0 <USBH_HandleControl+0x2c8>
 8007b24:	a201      	add	r2, pc, #4	; (adr r2, 8007b2c <USBH_HandleControl+0x24>)
 8007b26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b2a:	bf00      	nop
 8007b2c:	08007b59 	.word	0x08007b59
 8007b30:	08007b73 	.word	0x08007b73
 8007b34:	08007bdd 	.word	0x08007bdd
 8007b38:	08007c03 	.word	0x08007c03
 8007b3c:	08007c3b 	.word	0x08007c3b
 8007b40:	08007c65 	.word	0x08007c65
 8007b44:	08007cb7 	.word	0x08007cb7
 8007b48:	08007cd9 	.word	0x08007cd9
 8007b4c:	08007d15 	.word	0x08007d15
 8007b50:	08007d3b 	.word	0x08007d3b
 8007b54:	08007d79 	.word	0x08007d79
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	f103 0110 	add.w	r1, r3, #16
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	795b      	ldrb	r3, [r3, #5]
 8007b62:	461a      	mov	r2, r3
 8007b64:	6878      	ldr	r0, [r7, #4]
 8007b66:	f000 f943 	bl	8007df0 <USBH_CtlSendSetup>
                        phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	2202      	movs	r2, #2
 8007b6e:	761a      	strb	r2, [r3, #24]
      break;
 8007b70:	e139      	b.n	8007de6 <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	795b      	ldrb	r3, [r3, #5]
 8007b76:	4619      	mov	r1, r3
 8007b78:	6878      	ldr	r0, [r7, #4]
 8007b7a:	f000 fcc5 	bl	8008508 <USBH_LL_GetURBState>
 8007b7e:	4603      	mov	r3, r0
 8007b80:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 8007b82:	7bbb      	ldrb	r3, [r7, #14]
 8007b84:	2b01      	cmp	r3, #1
 8007b86:	d11e      	bne.n	8007bc6 <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	7c1b      	ldrb	r3, [r3, #16]
 8007b8c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8007b90:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	8adb      	ldrh	r3, [r3, #22]
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	d00a      	beq.n	8007bb0 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 8007b9a:	7b7b      	ldrb	r3, [r7, #13]
 8007b9c:	2b80      	cmp	r3, #128	; 0x80
 8007b9e:	d103      	bne.n	8007ba8 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	2203      	movs	r2, #3
 8007ba4:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8007ba6:	e115      	b.n	8007dd4 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	2205      	movs	r2, #5
 8007bac:	761a      	strb	r2, [r3, #24]
      break;
 8007bae:	e111      	b.n	8007dd4 <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 8007bb0:	7b7b      	ldrb	r3, [r7, #13]
 8007bb2:	2b80      	cmp	r3, #128	; 0x80
 8007bb4:	d103      	bne.n	8007bbe <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	2209      	movs	r2, #9
 8007bba:	761a      	strb	r2, [r3, #24]
      break;
 8007bbc:	e10a      	b.n	8007dd4 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	2207      	movs	r2, #7
 8007bc2:	761a      	strb	r2, [r3, #24]
      break;
 8007bc4:	e106      	b.n	8007dd4 <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 8007bc6:	7bbb      	ldrb	r3, [r7, #14]
 8007bc8:	2b04      	cmp	r3, #4
 8007bca:	d003      	beq.n	8007bd4 <USBH_HandleControl+0xcc>
 8007bcc:	7bbb      	ldrb	r3, [r7, #14]
 8007bce:	2b02      	cmp	r3, #2
 8007bd0:	f040 8100 	bne.w	8007dd4 <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	220b      	movs	r2, #11
 8007bd8:	761a      	strb	r2, [r3, #24]
      break;
 8007bda:	e0fb      	b.n	8007dd4 <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8007be2:	b29a      	uxth	r2, r3
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	81da      	strh	r2, [r3, #14]
      USBH_CtlReceiveData(phost, phost->Control.buff, phost->Control.length,
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	6899      	ldr	r1, [r3, #8]
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	899a      	ldrh	r2, [r3, #12]
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	791b      	ldrb	r3, [r3, #4]
 8007bf4:	6878      	ldr	r0, [r7, #4]
 8007bf6:	f000 f93a 	bl	8007e6e <USBH_CtlReceiveData>
                          phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	2204      	movs	r2, #4
 8007bfe:	761a      	strb	r2, [r3, #24]
      break;
 8007c00:	e0f1      	b.n	8007de6 <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	791b      	ldrb	r3, [r3, #4]
 8007c06:	4619      	mov	r1, r3
 8007c08:	6878      	ldr	r0, [r7, #4]
 8007c0a:	f000 fc7d 	bl	8008508 <USBH_LL_GetURBState>
 8007c0e:	4603      	mov	r3, r0
 8007c10:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 8007c12:	7bbb      	ldrb	r3, [r7, #14]
 8007c14:	2b01      	cmp	r3, #1
 8007c16:	d102      	bne.n	8007c1e <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	2209      	movs	r2, #9
 8007c1c:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 8007c1e:	7bbb      	ldrb	r3, [r7, #14]
 8007c20:	2b05      	cmp	r3, #5
 8007c22:	d102      	bne.n	8007c2a <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 8007c24:	2303      	movs	r3, #3
 8007c26:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8007c28:	e0d6      	b.n	8007dd8 <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 8007c2a:	7bbb      	ldrb	r3, [r7, #14]
 8007c2c:	2b04      	cmp	r3, #4
 8007c2e:	f040 80d3 	bne.w	8007dd8 <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	220b      	movs	r2, #11
 8007c36:	761a      	strb	r2, [r3, #24]
      break;
 8007c38:	e0ce      	b.n	8007dd8 <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	6899      	ldr	r1, [r3, #8]
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	899a      	ldrh	r2, [r3, #12]
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	795b      	ldrb	r3, [r3, #5]
 8007c46:	2001      	movs	r0, #1
 8007c48:	9000      	str	r0, [sp, #0]
 8007c4a:	6878      	ldr	r0, [r7, #4]
 8007c4c:	f000 f8ea 	bl	8007e24 <USBH_CtlSendData>
                       phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8007c56:	b29a      	uxth	r2, r3
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	2206      	movs	r2, #6
 8007c60:	761a      	strb	r2, [r3, #24]
      break;
 8007c62:	e0c0      	b.n	8007de6 <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	795b      	ldrb	r3, [r3, #5]
 8007c68:	4619      	mov	r1, r3
 8007c6a:	6878      	ldr	r0, [r7, #4]
 8007c6c:	f000 fc4c 	bl	8008508 <USBH_LL_GetURBState>
 8007c70:	4603      	mov	r3, r0
 8007c72:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8007c74:	7bbb      	ldrb	r3, [r7, #14]
 8007c76:	2b01      	cmp	r3, #1
 8007c78:	d103      	bne.n	8007c82 <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	2207      	movs	r2, #7
 8007c7e:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8007c80:	e0ac      	b.n	8007ddc <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 8007c82:	7bbb      	ldrb	r3, [r7, #14]
 8007c84:	2b05      	cmp	r3, #5
 8007c86:	d105      	bne.n	8007c94 <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	220c      	movs	r2, #12
 8007c8c:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 8007c8e:	2303      	movs	r3, #3
 8007c90:	73fb      	strb	r3, [r7, #15]
      break;
 8007c92:	e0a3      	b.n	8007ddc <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 8007c94:	7bbb      	ldrb	r3, [r7, #14]
 8007c96:	2b02      	cmp	r3, #2
 8007c98:	d103      	bne.n	8007ca2 <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	2205      	movs	r2, #5
 8007c9e:	761a      	strb	r2, [r3, #24]
      break;
 8007ca0:	e09c      	b.n	8007ddc <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 8007ca2:	7bbb      	ldrb	r3, [r7, #14]
 8007ca4:	2b04      	cmp	r3, #4
 8007ca6:	f040 8099 	bne.w	8007ddc <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	220b      	movs	r2, #11
 8007cae:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 8007cb0:	2302      	movs	r3, #2
 8007cb2:	73fb      	strb	r3, [r7, #15]
      break;
 8007cb4:	e092      	b.n	8007ddc <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      USBH_CtlReceiveData(phost, 0U, 0U, phost->Control.pipe_in);
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	791b      	ldrb	r3, [r3, #4]
 8007cba:	2200      	movs	r2, #0
 8007cbc:	2100      	movs	r1, #0
 8007cbe:	6878      	ldr	r0, [r7, #4]
 8007cc0:	f000 f8d5 	bl	8007e6e <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8007cca:	b29a      	uxth	r2, r3
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	2208      	movs	r2, #8
 8007cd4:	761a      	strb	r2, [r3, #24]

      break;
 8007cd6:	e086      	b.n	8007de6 <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	791b      	ldrb	r3, [r3, #4]
 8007cdc:	4619      	mov	r1, r3
 8007cde:	6878      	ldr	r0, [r7, #4]
 8007ce0:	f000 fc12 	bl	8008508 <USBH_LL_GetURBState>
 8007ce4:	4603      	mov	r3, r0
 8007ce6:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8007ce8:	7bbb      	ldrb	r3, [r7, #14]
 8007cea:	2b01      	cmp	r3, #1
 8007cec:	d105      	bne.n	8007cfa <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	220d      	movs	r2, #13
 8007cf2:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 8007cf4:	2300      	movs	r3, #0
 8007cf6:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8007cf8:	e072      	b.n	8007de0 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 8007cfa:	7bbb      	ldrb	r3, [r7, #14]
 8007cfc:	2b04      	cmp	r3, #4
 8007cfe:	d103      	bne.n	8007d08 <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	220b      	movs	r2, #11
 8007d04:	761a      	strb	r2, [r3, #24]
      break;
 8007d06:	e06b      	b.n	8007de0 <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 8007d08:	7bbb      	ldrb	r3, [r7, #14]
 8007d0a:	2b05      	cmp	r3, #5
 8007d0c:	d168      	bne.n	8007de0 <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 8007d0e:	2303      	movs	r3, #3
 8007d10:	73fb      	strb	r3, [r7, #15]
      break;
 8007d12:	e065      	b.n	8007de0 <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      USBH_CtlSendData(phost, 0U, 0U, phost->Control.pipe_out, 1U);
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	795b      	ldrb	r3, [r3, #5]
 8007d18:	2201      	movs	r2, #1
 8007d1a:	9200      	str	r2, [sp, #0]
 8007d1c:	2200      	movs	r2, #0
 8007d1e:	2100      	movs	r1, #0
 8007d20:	6878      	ldr	r0, [r7, #4]
 8007d22:	f000 f87f 	bl	8007e24 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8007d2c:	b29a      	uxth	r2, r3
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	220a      	movs	r2, #10
 8007d36:	761a      	strb	r2, [r3, #24]
      break;
 8007d38:	e055      	b.n	8007de6 <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	795b      	ldrb	r3, [r3, #5]
 8007d3e:	4619      	mov	r1, r3
 8007d40:	6878      	ldr	r0, [r7, #4]
 8007d42:	f000 fbe1 	bl	8008508 <USBH_LL_GetURBState>
 8007d46:	4603      	mov	r3, r0
 8007d48:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 8007d4a:	7bbb      	ldrb	r3, [r7, #14]
 8007d4c:	2b01      	cmp	r3, #1
 8007d4e:	d105      	bne.n	8007d5c <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 8007d50:	2300      	movs	r3, #0
 8007d52:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	220d      	movs	r2, #13
 8007d58:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8007d5a:	e043      	b.n	8007de4 <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 8007d5c:	7bbb      	ldrb	r3, [r7, #14]
 8007d5e:	2b02      	cmp	r3, #2
 8007d60:	d103      	bne.n	8007d6a <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	2209      	movs	r2, #9
 8007d66:	761a      	strb	r2, [r3, #24]
      break;
 8007d68:	e03c      	b.n	8007de4 <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 8007d6a:	7bbb      	ldrb	r3, [r7, #14]
 8007d6c:	2b04      	cmp	r3, #4
 8007d6e:	d139      	bne.n	8007de4 <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	220b      	movs	r2, #11
 8007d74:	761a      	strb	r2, [r3, #24]
      break;
 8007d76:	e035      	b.n	8007de4 <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	7e5b      	ldrb	r3, [r3, #25]
 8007d7c:	3301      	adds	r3, #1
 8007d7e:	b2da      	uxtb	r2, r3
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	765a      	strb	r2, [r3, #25]
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	7e5b      	ldrb	r3, [r3, #25]
 8007d88:	2b02      	cmp	r3, #2
 8007d8a:	d806      	bhi.n	8007d9a <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	2201      	movs	r2, #1
 8007d90:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	2201      	movs	r2, #1
 8007d96:	709a      	strb	r2, [r3, #2]
        USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 8007d98:	e025      	b.n	8007de6 <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8007da0:	2106      	movs	r1, #6
 8007da2:	6878      	ldr	r0, [r7, #4]
 8007da4:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	2200      	movs	r2, #0
 8007daa:	765a      	strb	r2, [r3, #25]
        USBH_FreePipe(phost, phost->Control.pipe_out);
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	795b      	ldrb	r3, [r3, #5]
 8007db0:	4619      	mov	r1, r3
 8007db2:	6878      	ldr	r0, [r7, #4]
 8007db4:	f000 f90c 	bl	8007fd0 <USBH_FreePipe>
        USBH_FreePipe(phost, phost->Control.pipe_in);
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	791b      	ldrb	r3, [r3, #4]
 8007dbc:	4619      	mov	r1, r3
 8007dbe:	6878      	ldr	r0, [r7, #4]
 8007dc0:	f000 f906 	bl	8007fd0 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	2200      	movs	r2, #0
 8007dc8:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 8007dca:	2302      	movs	r3, #2
 8007dcc:	73fb      	strb	r3, [r7, #15]
      break;
 8007dce:	e00a      	b.n	8007de6 <USBH_HandleControl+0x2de>

    default:
      break;
 8007dd0:	bf00      	nop
 8007dd2:	e008      	b.n	8007de6 <USBH_HandleControl+0x2de>
      break;
 8007dd4:	bf00      	nop
 8007dd6:	e006      	b.n	8007de6 <USBH_HandleControl+0x2de>
      break;
 8007dd8:	bf00      	nop
 8007dda:	e004      	b.n	8007de6 <USBH_HandleControl+0x2de>
      break;
 8007ddc:	bf00      	nop
 8007dde:	e002      	b.n	8007de6 <USBH_HandleControl+0x2de>
      break;
 8007de0:	bf00      	nop
 8007de2:	e000      	b.n	8007de6 <USBH_HandleControl+0x2de>
      break;
 8007de4:	bf00      	nop
  }

  return status;
 8007de6:	7bfb      	ldrb	r3, [r7, #15]
}
 8007de8:	4618      	mov	r0, r3
 8007dea:	3710      	adds	r7, #16
 8007dec:	46bd      	mov	sp, r7
 8007dee:	bd80      	pop	{r7, pc}

08007df0 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 8007df0:	b580      	push	{r7, lr}
 8007df2:	b088      	sub	sp, #32
 8007df4:	af04      	add	r7, sp, #16
 8007df6:	60f8      	str	r0, [r7, #12]
 8007df8:	60b9      	str	r1, [r7, #8]
 8007dfa:	4613      	mov	r3, r2
 8007dfc:	71fb      	strb	r3, [r7, #7]

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 8007dfe:	79f9      	ldrb	r1, [r7, #7]
 8007e00:	2300      	movs	r3, #0
 8007e02:	9303      	str	r3, [sp, #12]
 8007e04:	2308      	movs	r3, #8
 8007e06:	9302      	str	r3, [sp, #8]
 8007e08:	68bb      	ldr	r3, [r7, #8]
 8007e0a:	9301      	str	r3, [sp, #4]
 8007e0c:	2300      	movs	r3, #0
 8007e0e:	9300      	str	r3, [sp, #0]
 8007e10:	2300      	movs	r3, #0
 8007e12:	2200      	movs	r2, #0
 8007e14:	68f8      	ldr	r0, [r7, #12]
 8007e16:	f000 fb46 	bl	80084a6 <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_SETUP,       /* Type setup       */
                    buff,                 /* data buffer      */
                    USBH_SETUP_PKT_SIZE,  /* data length      */
                    0U);
  return USBH_OK;
 8007e1a:	2300      	movs	r3, #0
}
 8007e1c:	4618      	mov	r0, r3
 8007e1e:	3710      	adds	r7, #16
 8007e20:	46bd      	mov	sp, r7
 8007e22:	bd80      	pop	{r7, pc}

08007e24 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 8007e24:	b580      	push	{r7, lr}
 8007e26:	b088      	sub	sp, #32
 8007e28:	af04      	add	r7, sp, #16
 8007e2a:	60f8      	str	r0, [r7, #12]
 8007e2c:	60b9      	str	r1, [r7, #8]
 8007e2e:	4611      	mov	r1, r2
 8007e30:	461a      	mov	r2, r3
 8007e32:	460b      	mov	r3, r1
 8007e34:	80fb      	strh	r3, [r7, #6]
 8007e36:	4613      	mov	r3, r2
 8007e38:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d001      	beq.n	8007e48 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 8007e44:	2300      	movs	r3, #0
 8007e46:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 8007e48:	7979      	ldrb	r1, [r7, #5]
 8007e4a:	7e3b      	ldrb	r3, [r7, #24]
 8007e4c:	9303      	str	r3, [sp, #12]
 8007e4e:	88fb      	ldrh	r3, [r7, #6]
 8007e50:	9302      	str	r3, [sp, #8]
 8007e52:	68bb      	ldr	r3, [r7, #8]
 8007e54:	9301      	str	r3, [sp, #4]
 8007e56:	2301      	movs	r3, #1
 8007e58:	9300      	str	r3, [sp, #0]
 8007e5a:	2300      	movs	r3, #0
 8007e5c:	2200      	movs	r2, #0
 8007e5e:	68f8      	ldr	r0, [r7, #12]
 8007e60:	f000 fb21 	bl	80084a6 <USBH_LL_SubmitURB>
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 8007e64:	2300      	movs	r3, #0
}
 8007e66:	4618      	mov	r0, r3
 8007e68:	3710      	adds	r7, #16
 8007e6a:	46bd      	mov	sp, r7
 8007e6c:	bd80      	pop	{r7, pc}

08007e6e <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 8007e6e:	b580      	push	{r7, lr}
 8007e70:	b088      	sub	sp, #32
 8007e72:	af04      	add	r7, sp, #16
 8007e74:	60f8      	str	r0, [r7, #12]
 8007e76:	60b9      	str	r1, [r7, #8]
 8007e78:	4611      	mov	r1, r2
 8007e7a:	461a      	mov	r2, r3
 8007e7c:	460b      	mov	r3, r1
 8007e7e:	80fb      	strh	r3, [r7, #6]
 8007e80:	4613      	mov	r3, r2
 8007e82:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 8007e84:	7979      	ldrb	r1, [r7, #5]
 8007e86:	2300      	movs	r3, #0
 8007e88:	9303      	str	r3, [sp, #12]
 8007e8a:	88fb      	ldrh	r3, [r7, #6]
 8007e8c:	9302      	str	r3, [sp, #8]
 8007e8e:	68bb      	ldr	r3, [r7, #8]
 8007e90:	9301      	str	r3, [sp, #4]
 8007e92:	2301      	movs	r3, #1
 8007e94:	9300      	str	r3, [sp, #0]
 8007e96:	2300      	movs	r3, #0
 8007e98:	2201      	movs	r2, #1
 8007e9a:	68f8      	ldr	r0, [r7, #12]
 8007e9c:	f000 fb03 	bl	80084a6 <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 8007ea0:	2300      	movs	r3, #0

}
 8007ea2:	4618      	mov	r0, r3
 8007ea4:	3710      	adds	r7, #16
 8007ea6:	46bd      	mov	sp, r7
 8007ea8:	bd80      	pop	{r7, pc}

08007eaa <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 8007eaa:	b580      	push	{r7, lr}
 8007eac:	b088      	sub	sp, #32
 8007eae:	af04      	add	r7, sp, #16
 8007eb0:	60f8      	str	r0, [r7, #12]
 8007eb2:	60b9      	str	r1, [r7, #8]
 8007eb4:	4611      	mov	r1, r2
 8007eb6:	461a      	mov	r2, r3
 8007eb8:	460b      	mov	r3, r1
 8007eba:	80fb      	strh	r3, [r7, #6]
 8007ebc:	4613      	mov	r3, r2
 8007ebe:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d001      	beq.n	8007ece <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 8007eca:	2300      	movs	r3, #0
 8007ecc:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 8007ece:	7979      	ldrb	r1, [r7, #5]
 8007ed0:	7e3b      	ldrb	r3, [r7, #24]
 8007ed2:	9303      	str	r3, [sp, #12]
 8007ed4:	88fb      	ldrh	r3, [r7, #6]
 8007ed6:	9302      	str	r3, [sp, #8]
 8007ed8:	68bb      	ldr	r3, [r7, #8]
 8007eda:	9301      	str	r3, [sp, #4]
 8007edc:	2301      	movs	r3, #1
 8007ede:	9300      	str	r3, [sp, #0]
 8007ee0:	2302      	movs	r3, #2
 8007ee2:	2200      	movs	r2, #0
 8007ee4:	68f8      	ldr	r0, [r7, #12]
 8007ee6:	f000 fade 	bl	80084a6 <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 8007eea:	2300      	movs	r3, #0
}
 8007eec:	4618      	mov	r0, r3
 8007eee:	3710      	adds	r7, #16
 8007ef0:	46bd      	mov	sp, r7
 8007ef2:	bd80      	pop	{r7, pc}

08007ef4 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 8007ef4:	b580      	push	{r7, lr}
 8007ef6:	b088      	sub	sp, #32
 8007ef8:	af04      	add	r7, sp, #16
 8007efa:	60f8      	str	r0, [r7, #12]
 8007efc:	60b9      	str	r1, [r7, #8]
 8007efe:	4611      	mov	r1, r2
 8007f00:	461a      	mov	r2, r3
 8007f02:	460b      	mov	r3, r1
 8007f04:	80fb      	strh	r3, [r7, #6]
 8007f06:	4613      	mov	r3, r2
 8007f08:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 8007f0a:	7979      	ldrb	r1, [r7, #5]
 8007f0c:	2300      	movs	r3, #0
 8007f0e:	9303      	str	r3, [sp, #12]
 8007f10:	88fb      	ldrh	r3, [r7, #6]
 8007f12:	9302      	str	r3, [sp, #8]
 8007f14:	68bb      	ldr	r3, [r7, #8]
 8007f16:	9301      	str	r3, [sp, #4]
 8007f18:	2301      	movs	r3, #1
 8007f1a:	9300      	str	r3, [sp, #0]
 8007f1c:	2302      	movs	r3, #2
 8007f1e:	2201      	movs	r2, #1
 8007f20:	68f8      	ldr	r0, [r7, #12]
 8007f22:	f000 fac0 	bl	80084a6 <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 8007f26:	2300      	movs	r3, #0
}
 8007f28:	4618      	mov	r0, r3
 8007f2a:	3710      	adds	r7, #16
 8007f2c:	46bd      	mov	sp, r7
 8007f2e:	bd80      	pop	{r7, pc}

08007f30 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8007f30:	b580      	push	{r7, lr}
 8007f32:	b086      	sub	sp, #24
 8007f34:	af04      	add	r7, sp, #16
 8007f36:	6078      	str	r0, [r7, #4]
 8007f38:	4608      	mov	r0, r1
 8007f3a:	4611      	mov	r1, r2
 8007f3c:	461a      	mov	r2, r3
 8007f3e:	4603      	mov	r3, r0
 8007f40:	70fb      	strb	r3, [r7, #3]
 8007f42:	460b      	mov	r3, r1
 8007f44:	70bb      	strb	r3, [r7, #2]
 8007f46:	4613      	mov	r3, r2
 8007f48:	707b      	strb	r3, [r7, #1]
  USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 8007f4a:	7878      	ldrb	r0, [r7, #1]
 8007f4c:	78ba      	ldrb	r2, [r7, #2]
 8007f4e:	78f9      	ldrb	r1, [r7, #3]
 8007f50:	8b3b      	ldrh	r3, [r7, #24]
 8007f52:	9302      	str	r3, [sp, #8]
 8007f54:	7d3b      	ldrb	r3, [r7, #20]
 8007f56:	9301      	str	r3, [sp, #4]
 8007f58:	7c3b      	ldrb	r3, [r7, #16]
 8007f5a:	9300      	str	r3, [sp, #0]
 8007f5c:	4603      	mov	r3, r0
 8007f5e:	6878      	ldr	r0, [r7, #4]
 8007f60:	f000 fa53 	bl	800840a <USBH_LL_OpenPipe>

  return USBH_OK;
 8007f64:	2300      	movs	r3, #0
}
 8007f66:	4618      	mov	r0, r3
 8007f68:	3708      	adds	r7, #8
 8007f6a:	46bd      	mov	sp, r7
 8007f6c:	bd80      	pop	{r7, pc}

08007f6e <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 8007f6e:	b580      	push	{r7, lr}
 8007f70:	b082      	sub	sp, #8
 8007f72:	af00      	add	r7, sp, #0
 8007f74:	6078      	str	r0, [r7, #4]
 8007f76:	460b      	mov	r3, r1
 8007f78:	70fb      	strb	r3, [r7, #3]
  USBH_LL_ClosePipe(phost, pipe_num);
 8007f7a:	78fb      	ldrb	r3, [r7, #3]
 8007f7c:	4619      	mov	r1, r3
 8007f7e:	6878      	ldr	r0, [r7, #4]
 8007f80:	f000 fa72 	bl	8008468 <USBH_LL_ClosePipe>

  return USBH_OK;
 8007f84:	2300      	movs	r3, #0
}
 8007f86:	4618      	mov	r0, r3
 8007f88:	3708      	adds	r7, #8
 8007f8a:	46bd      	mov	sp, r7
 8007f8c:	bd80      	pop	{r7, pc}

08007f8e <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 8007f8e:	b580      	push	{r7, lr}
 8007f90:	b084      	sub	sp, #16
 8007f92:	af00      	add	r7, sp, #0
 8007f94:	6078      	str	r0, [r7, #4]
 8007f96:	460b      	mov	r3, r1
 8007f98:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 8007f9a:	6878      	ldr	r0, [r7, #4]
 8007f9c:	f000 f836 	bl	800800c <USBH_GetFreePipe>
 8007fa0:	4603      	mov	r3, r0
 8007fa2:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 8007fa4:	89fb      	ldrh	r3, [r7, #14]
 8007fa6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007faa:	4293      	cmp	r3, r2
 8007fac:	d00a      	beq.n	8007fc4 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = 0x8000U | ep_addr;
 8007fae:	78fa      	ldrb	r2, [r7, #3]
 8007fb0:	89fb      	ldrh	r3, [r7, #14]
 8007fb2:	f003 030f 	and.w	r3, r3, #15
 8007fb6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007fba:	6879      	ldr	r1, [r7, #4]
 8007fbc:	33e0      	adds	r3, #224	; 0xe0
 8007fbe:	009b      	lsls	r3, r3, #2
 8007fc0:	440b      	add	r3, r1
 8007fc2:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 8007fc4:	89fb      	ldrh	r3, [r7, #14]
 8007fc6:	b2db      	uxtb	r3, r3
}
 8007fc8:	4618      	mov	r0, r3
 8007fca:	3710      	adds	r7, #16
 8007fcc:	46bd      	mov	sp, r7
 8007fce:	bd80      	pop	{r7, pc}

08007fd0 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 8007fd0:	b480      	push	{r7}
 8007fd2:	b083      	sub	sp, #12
 8007fd4:	af00      	add	r7, sp, #0
 8007fd6:	6078      	str	r0, [r7, #4]
 8007fd8:	460b      	mov	r3, r1
 8007fda:	70fb      	strb	r3, [r7, #3]
  if (idx < 11U)
 8007fdc:	78fb      	ldrb	r3, [r7, #3]
 8007fde:	2b0a      	cmp	r3, #10
 8007fe0:	d80d      	bhi.n	8007ffe <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 8007fe2:	78fb      	ldrb	r3, [r7, #3]
 8007fe4:	687a      	ldr	r2, [r7, #4]
 8007fe6:	33e0      	adds	r3, #224	; 0xe0
 8007fe8:	009b      	lsls	r3, r3, #2
 8007fea:	4413      	add	r3, r2
 8007fec:	685a      	ldr	r2, [r3, #4]
 8007fee:	78fb      	ldrb	r3, [r7, #3]
 8007ff0:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8007ff4:	6879      	ldr	r1, [r7, #4]
 8007ff6:	33e0      	adds	r3, #224	; 0xe0
 8007ff8:	009b      	lsls	r3, r3, #2
 8007ffa:	440b      	add	r3, r1
 8007ffc:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 8007ffe:	2300      	movs	r3, #0
}
 8008000:	4618      	mov	r0, r3
 8008002:	370c      	adds	r7, #12
 8008004:	46bd      	mov	sp, r7
 8008006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800800a:	4770      	bx	lr

0800800c <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800800c:	b480      	push	{r7}
 800800e:	b085      	sub	sp, #20
 8008010:	af00      	add	r7, sp, #0
 8008012:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 8008014:	2300      	movs	r3, #0
 8008016:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < 11U ; idx++)
 8008018:	2300      	movs	r3, #0
 800801a:	73fb      	strb	r3, [r7, #15]
 800801c:	e00f      	b.n	800803e <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800801e:	7bfb      	ldrb	r3, [r7, #15]
 8008020:	687a      	ldr	r2, [r7, #4]
 8008022:	33e0      	adds	r3, #224	; 0xe0
 8008024:	009b      	lsls	r3, r3, #2
 8008026:	4413      	add	r3, r2
 8008028:	685b      	ldr	r3, [r3, #4]
 800802a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800802e:	2b00      	cmp	r3, #0
 8008030:	d102      	bne.n	8008038 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 8008032:	7bfb      	ldrb	r3, [r7, #15]
 8008034:	b29b      	uxth	r3, r3
 8008036:	e007      	b.n	8008048 <USBH_GetFreePipe+0x3c>
  for (idx = 0U ; idx < 11U ; idx++)
 8008038:	7bfb      	ldrb	r3, [r7, #15]
 800803a:	3301      	adds	r3, #1
 800803c:	73fb      	strb	r3, [r7, #15]
 800803e:	7bfb      	ldrb	r3, [r7, #15]
 8008040:	2b0a      	cmp	r3, #10
 8008042:	d9ec      	bls.n	800801e <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 8008044:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 8008048:	4618      	mov	r0, r3
 800804a:	3714      	adds	r7, #20
 800804c:	46bd      	mov	sp, r7
 800804e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008052:	4770      	bx	lr

08008054 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 8008054:	b580      	push	{r7, lr}
 8008056:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 8008058:	2201      	movs	r2, #1
 800805a:	490e      	ldr	r1, [pc, #56]	; (8008094 <MX_USB_HOST_Init+0x40>)
 800805c:	480e      	ldr	r0, [pc, #56]	; (8008098 <MX_USB_HOST_Init+0x44>)
 800805e:	f7fe fca1 	bl	80069a4 <USBH_Init>
 8008062:	4603      	mov	r3, r0
 8008064:	2b00      	cmp	r3, #0
 8008066:	d001      	beq.n	800806c <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 8008068:	f7f8 fcb6 	bl	80009d8 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 800806c:	490b      	ldr	r1, [pc, #44]	; (800809c <MX_USB_HOST_Init+0x48>)
 800806e:	480a      	ldr	r0, [pc, #40]	; (8008098 <MX_USB_HOST_Init+0x44>)
 8008070:	f7fe fd26 	bl	8006ac0 <USBH_RegisterClass>
 8008074:	4603      	mov	r3, r0
 8008076:	2b00      	cmp	r3, #0
 8008078:	d001      	beq.n	800807e <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800807a:	f7f8 fcad 	bl	80009d8 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800807e:	4806      	ldr	r0, [pc, #24]	; (8008098 <MX_USB_HOST_Init+0x44>)
 8008080:	f7fe fdaa 	bl	8006bd8 <USBH_Start>
 8008084:	4603      	mov	r3, r0
 8008086:	2b00      	cmp	r3, #0
 8008088:	d001      	beq.n	800808e <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800808a:	f7f8 fca5 	bl	80009d8 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800808e:	bf00      	nop
 8008090:	bd80      	pop	{r7, pc}
 8008092:	bf00      	nop
 8008094:	080080b5 	.word	0x080080b5
 8008098:	20000220 	.word	0x20000220
 800809c:	20000010 	.word	0x20000010

080080a0 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 80080a0:	b580      	push	{r7, lr}
 80080a2:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 80080a4:	4802      	ldr	r0, [pc, #8]	; (80080b0 <MX_USB_HOST_Process+0x10>)
 80080a6:	f7fe fda7 	bl	8006bf8 <USBH_Process>
}
 80080aa:	bf00      	nop
 80080ac:	bd80      	pop	{r7, pc}
 80080ae:	bf00      	nop
 80080b0:	20000220 	.word	0x20000220

080080b4 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 80080b4:	b480      	push	{r7}
 80080b6:	b083      	sub	sp, #12
 80080b8:	af00      	add	r7, sp, #0
 80080ba:	6078      	str	r0, [r7, #4]
 80080bc:	460b      	mov	r3, r1
 80080be:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 80080c0:	78fb      	ldrb	r3, [r7, #3]
 80080c2:	3b01      	subs	r3, #1
 80080c4:	2b04      	cmp	r3, #4
 80080c6:	d819      	bhi.n	80080fc <USBH_UserProcess+0x48>
 80080c8:	a201      	add	r2, pc, #4	; (adr r2, 80080d0 <USBH_UserProcess+0x1c>)
 80080ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80080ce:	bf00      	nop
 80080d0:	080080fd 	.word	0x080080fd
 80080d4:	080080ed 	.word	0x080080ed
 80080d8:	080080fd 	.word	0x080080fd
 80080dc:	080080f5 	.word	0x080080f5
 80080e0:	080080e5 	.word	0x080080e5
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 80080e4:	4b09      	ldr	r3, [pc, #36]	; (800810c <USBH_UserProcess+0x58>)
 80080e6:	2203      	movs	r2, #3
 80080e8:	701a      	strb	r2, [r3, #0]
  break;
 80080ea:	e008      	b.n	80080fe <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 80080ec:	4b07      	ldr	r3, [pc, #28]	; (800810c <USBH_UserProcess+0x58>)
 80080ee:	2202      	movs	r2, #2
 80080f0:	701a      	strb	r2, [r3, #0]
  break;
 80080f2:	e004      	b.n	80080fe <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 80080f4:	4b05      	ldr	r3, [pc, #20]	; (800810c <USBH_UserProcess+0x58>)
 80080f6:	2201      	movs	r2, #1
 80080f8:	701a      	strb	r2, [r3, #0]
  break;
 80080fa:	e000      	b.n	80080fe <USBH_UserProcess+0x4a>

  default:
  break;
 80080fc:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 80080fe:	bf00      	nop
 8008100:	370c      	adds	r7, #12
 8008102:	46bd      	mov	sp, r7
 8008104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008108:	4770      	bx	lr
 800810a:	bf00      	nop
 800810c:	200000c4 	.word	0x200000c4

08008110 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 8008110:	b580      	push	{r7, lr}
 8008112:	b08a      	sub	sp, #40	; 0x28
 8008114:	af00      	add	r7, sp, #0
 8008116:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008118:	f107 0314 	add.w	r3, r7, #20
 800811c:	2200      	movs	r2, #0
 800811e:	601a      	str	r2, [r3, #0]
 8008120:	605a      	str	r2, [r3, #4]
 8008122:	609a      	str	r2, [r3, #8]
 8008124:	60da      	str	r2, [r3, #12]
 8008126:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008130:	d147      	bne.n	80081c2 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008132:	2300      	movs	r3, #0
 8008134:	613b      	str	r3, [r7, #16]
 8008136:	4b25      	ldr	r3, [pc, #148]	; (80081cc <HAL_HCD_MspInit+0xbc>)
 8008138:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800813a:	4a24      	ldr	r2, [pc, #144]	; (80081cc <HAL_HCD_MspInit+0xbc>)
 800813c:	f043 0301 	orr.w	r3, r3, #1
 8008140:	6313      	str	r3, [r2, #48]	; 0x30
 8008142:	4b22      	ldr	r3, [pc, #136]	; (80081cc <HAL_HCD_MspInit+0xbc>)
 8008144:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008146:	f003 0301 	and.w	r3, r3, #1
 800814a:	613b      	str	r3, [r7, #16]
 800814c:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800814e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008152:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8008154:	2300      	movs	r3, #0
 8008156:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008158:	2300      	movs	r3, #0
 800815a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800815c:	f107 0314 	add.w	r3, r7, #20
 8008160:	4619      	mov	r1, r3
 8008162:	481b      	ldr	r0, [pc, #108]	; (80081d0 <HAL_HCD_MspInit+0xc0>)
 8008164:	f7f9 fb90 	bl	8001888 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8008168:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800816c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800816e:	2302      	movs	r3, #2
 8008170:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008172:	2300      	movs	r3, #0
 8008174:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008176:	2300      	movs	r3, #0
 8008178:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800817a:	230a      	movs	r3, #10
 800817c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800817e:	f107 0314 	add.w	r3, r7, #20
 8008182:	4619      	mov	r1, r3
 8008184:	4812      	ldr	r0, [pc, #72]	; (80081d0 <HAL_HCD_MspInit+0xc0>)
 8008186:	f7f9 fb7f 	bl	8001888 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800818a:	4b10      	ldr	r3, [pc, #64]	; (80081cc <HAL_HCD_MspInit+0xbc>)
 800818c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800818e:	4a0f      	ldr	r2, [pc, #60]	; (80081cc <HAL_HCD_MspInit+0xbc>)
 8008190:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008194:	6353      	str	r3, [r2, #52]	; 0x34
 8008196:	2300      	movs	r3, #0
 8008198:	60fb      	str	r3, [r7, #12]
 800819a:	4b0c      	ldr	r3, [pc, #48]	; (80081cc <HAL_HCD_MspInit+0xbc>)
 800819c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800819e:	4a0b      	ldr	r2, [pc, #44]	; (80081cc <HAL_HCD_MspInit+0xbc>)
 80081a0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80081a4:	6453      	str	r3, [r2, #68]	; 0x44
 80081a6:	4b09      	ldr	r3, [pc, #36]	; (80081cc <HAL_HCD_MspInit+0xbc>)
 80081a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80081aa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80081ae:	60fb      	str	r3, [r7, #12]
 80081b0:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 80081b2:	2200      	movs	r2, #0
 80081b4:	2100      	movs	r1, #0
 80081b6:	2043      	movs	r0, #67	; 0x43
 80081b8:	f7f9 fb2f 	bl	800181a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80081bc:	2043      	movs	r0, #67	; 0x43
 80081be:	f7f9 fb48 	bl	8001852 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80081c2:	bf00      	nop
 80081c4:	3728      	adds	r7, #40	; 0x28
 80081c6:	46bd      	mov	sp, r7
 80081c8:	bd80      	pop	{r7, pc}
 80081ca:	bf00      	nop
 80081cc:	40023800 	.word	0x40023800
 80081d0:	40020000 	.word	0x40020000

080081d4 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 80081d4:	b580      	push	{r7, lr}
 80081d6:	b082      	sub	sp, #8
 80081d8:	af00      	add	r7, sp, #0
 80081da:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 80081e2:	4618      	mov	r0, r3
 80081e4:	f7ff f8db 	bl	800739e <USBH_LL_IncTimer>
}
 80081e8:	bf00      	nop
 80081ea:	3708      	adds	r7, #8
 80081ec:	46bd      	mov	sp, r7
 80081ee:	bd80      	pop	{r7, pc}

080081f0 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 80081f0:	b580      	push	{r7, lr}
 80081f2:	b082      	sub	sp, #8
 80081f4:	af00      	add	r7, sp, #0
 80081f6:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 80081fe:	4618      	mov	r0, r3
 8008200:	f7ff f913 	bl	800742a <USBH_LL_Connect>
}
 8008204:	bf00      	nop
 8008206:	3708      	adds	r7, #8
 8008208:	46bd      	mov	sp, r7
 800820a:	bd80      	pop	{r7, pc}

0800820c <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800820c:	b580      	push	{r7, lr}
 800820e:	b082      	sub	sp, #8
 8008210:	af00      	add	r7, sp, #0
 8008212:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800821a:	4618      	mov	r0, r3
 800821c:	f7ff f91c 	bl	8007458 <USBH_LL_Disconnect>
}
 8008220:	bf00      	nop
 8008222:	3708      	adds	r7, #8
 8008224:	46bd      	mov	sp, r7
 8008226:	bd80      	pop	{r7, pc}

08008228 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8008228:	b480      	push	{r7}
 800822a:	b083      	sub	sp, #12
 800822c:	af00      	add	r7, sp, #0
 800822e:	6078      	str	r0, [r7, #4]
 8008230:	460b      	mov	r3, r1
 8008232:	70fb      	strb	r3, [r7, #3]
 8008234:	4613      	mov	r3, r2
 8008236:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 8008238:	bf00      	nop
 800823a:	370c      	adds	r7, #12
 800823c:	46bd      	mov	sp, r7
 800823e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008242:	4770      	bx	lr

08008244 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8008244:	b580      	push	{r7, lr}
 8008246:	b082      	sub	sp, #8
 8008248:	af00      	add	r7, sp, #0
 800824a:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8008252:	4618      	mov	r0, r3
 8008254:	f7ff f8cd 	bl	80073f2 <USBH_LL_PortEnabled>
}
 8008258:	bf00      	nop
 800825a:	3708      	adds	r7, #8
 800825c:	46bd      	mov	sp, r7
 800825e:	bd80      	pop	{r7, pc}

08008260 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8008260:	b580      	push	{r7, lr}
 8008262:	b082      	sub	sp, #8
 8008264:	af00      	add	r7, sp, #0
 8008266:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800826e:	4618      	mov	r0, r3
 8008270:	f7ff f8cd 	bl	800740e <USBH_LL_PortDisabled>
}
 8008274:	bf00      	nop
 8008276:	3708      	adds	r7, #8
 8008278:	46bd      	mov	sp, r7
 800827a:	bd80      	pop	{r7, pc}

0800827c <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800827c:	b580      	push	{r7, lr}
 800827e:	b082      	sub	sp, #8
 8008280:	af00      	add	r7, sp, #0
 8008282:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 800828a:	2b01      	cmp	r3, #1
 800828c:	d12a      	bne.n	80082e4 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800828e:	4a18      	ldr	r2, [pc, #96]	; (80082f0 <USBH_LL_Init+0x74>)
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300
  phost->pData = &hhcd_USB_OTG_FS;
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	4a15      	ldr	r2, [pc, #84]	; (80082f0 <USBH_LL_Init+0x74>)
 800829a:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800829e:	4b14      	ldr	r3, [pc, #80]	; (80082f0 <USBH_LL_Init+0x74>)
 80082a0:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80082a4:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 80082a6:	4b12      	ldr	r3, [pc, #72]	; (80082f0 <USBH_LL_Init+0x74>)
 80082a8:	2208      	movs	r2, #8
 80082aa:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 80082ac:	4b10      	ldr	r3, [pc, #64]	; (80082f0 <USBH_LL_Init+0x74>)
 80082ae:	2201      	movs	r2, #1
 80082b0:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80082b2:	4b0f      	ldr	r3, [pc, #60]	; (80082f0 <USBH_LL_Init+0x74>)
 80082b4:	2200      	movs	r2, #0
 80082b6:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 80082b8:	4b0d      	ldr	r3, [pc, #52]	; (80082f0 <USBH_LL_Init+0x74>)
 80082ba:	2202      	movs	r2, #2
 80082bc:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80082be:	4b0c      	ldr	r3, [pc, #48]	; (80082f0 <USBH_LL_Init+0x74>)
 80082c0:	2200      	movs	r2, #0
 80082c2:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 80082c4:	480a      	ldr	r0, [pc, #40]	; (80082f0 <USBH_LL_Init+0x74>)
 80082c6:	f7f9 fc94 	bl	8001bf2 <HAL_HCD_Init>
 80082ca:	4603      	mov	r3, r0
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	d001      	beq.n	80082d4 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 80082d0:	f7f8 fb82 	bl	80009d8 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 80082d4:	4806      	ldr	r0, [pc, #24]	; (80082f0 <USBH_LL_Init+0x74>)
 80082d6:	f7fa f878 	bl	80023ca <HAL_HCD_GetCurrentFrame>
 80082da:	4603      	mov	r3, r0
 80082dc:	4619      	mov	r1, r3
 80082de:	6878      	ldr	r0, [r7, #4]
 80082e0:	f7ff f84e 	bl	8007380 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 80082e4:	2300      	movs	r3, #0
}
 80082e6:	4618      	mov	r0, r3
 80082e8:	3708      	adds	r7, #8
 80082ea:	46bd      	mov	sp, r7
 80082ec:	bd80      	pop	{r7, pc}
 80082ee:	bf00      	nop
 80082f0:	200005f8 	.word	0x200005f8

080082f4 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 80082f4:	b580      	push	{r7, lr}
 80082f6:	b084      	sub	sp, #16
 80082f8:	af00      	add	r7, sp, #0
 80082fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80082fc:	2300      	movs	r3, #0
 80082fe:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008300:	2300      	movs	r3, #0
 8008302:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800830a:	4618      	mov	r0, r3
 800830c:	f7f9 ffe7 	bl	80022de <HAL_HCD_Start>
 8008310:	4603      	mov	r3, r0
 8008312:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8008314:	7bfb      	ldrb	r3, [r7, #15]
 8008316:	4618      	mov	r0, r3
 8008318:	f000 f95c 	bl	80085d4 <USBH_Get_USB_Status>
 800831c:	4603      	mov	r3, r0
 800831e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008320:	7bbb      	ldrb	r3, [r7, #14]
}
 8008322:	4618      	mov	r0, r3
 8008324:	3710      	adds	r7, #16
 8008326:	46bd      	mov	sp, r7
 8008328:	bd80      	pop	{r7, pc}

0800832a <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800832a:	b580      	push	{r7, lr}
 800832c:	b084      	sub	sp, #16
 800832e:	af00      	add	r7, sp, #0
 8008330:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008332:	2300      	movs	r3, #0
 8008334:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008336:	2300      	movs	r3, #0
 8008338:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8008340:	4618      	mov	r0, r3
 8008342:	f7f9 ffef 	bl	8002324 <HAL_HCD_Stop>
 8008346:	4603      	mov	r3, r0
 8008348:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800834a:	7bfb      	ldrb	r3, [r7, #15]
 800834c:	4618      	mov	r0, r3
 800834e:	f000 f941 	bl	80085d4 <USBH_Get_USB_Status>
 8008352:	4603      	mov	r3, r0
 8008354:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008356:	7bbb      	ldrb	r3, [r7, #14]
}
 8008358:	4618      	mov	r0, r3
 800835a:	3710      	adds	r7, #16
 800835c:	46bd      	mov	sp, r7
 800835e:	bd80      	pop	{r7, pc}

08008360 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 8008360:	b580      	push	{r7, lr}
 8008362:	b084      	sub	sp, #16
 8008364:	af00      	add	r7, sp, #0
 8008366:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 8008368:	2301      	movs	r3, #1
 800836a:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8008372:	4618      	mov	r0, r3
 8008374:	f7fa f837 	bl	80023e6 <HAL_HCD_GetCurrentSpeed>
 8008378:	4603      	mov	r3, r0
 800837a:	2b02      	cmp	r3, #2
 800837c:	d00c      	beq.n	8008398 <USBH_LL_GetSpeed+0x38>
 800837e:	2b02      	cmp	r3, #2
 8008380:	d80d      	bhi.n	800839e <USBH_LL_GetSpeed+0x3e>
 8008382:	2b00      	cmp	r3, #0
 8008384:	d002      	beq.n	800838c <USBH_LL_GetSpeed+0x2c>
 8008386:	2b01      	cmp	r3, #1
 8008388:	d003      	beq.n	8008392 <USBH_LL_GetSpeed+0x32>
 800838a:	e008      	b.n	800839e <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800838c:	2300      	movs	r3, #0
 800838e:	73fb      	strb	r3, [r7, #15]
    break;
 8008390:	e008      	b.n	80083a4 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 8008392:	2301      	movs	r3, #1
 8008394:	73fb      	strb	r3, [r7, #15]
    break;
 8008396:	e005      	b.n	80083a4 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 8008398:	2302      	movs	r3, #2
 800839a:	73fb      	strb	r3, [r7, #15]
    break;
 800839c:	e002      	b.n	80083a4 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800839e:	2301      	movs	r3, #1
 80083a0:	73fb      	strb	r3, [r7, #15]
    break;
 80083a2:	bf00      	nop
  }
  return  speed;
 80083a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80083a6:	4618      	mov	r0, r3
 80083a8:	3710      	adds	r7, #16
 80083aa:	46bd      	mov	sp, r7
 80083ac:	bd80      	pop	{r7, pc}

080083ae <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 80083ae:	b580      	push	{r7, lr}
 80083b0:	b084      	sub	sp, #16
 80083b2:	af00      	add	r7, sp, #0
 80083b4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80083b6:	2300      	movs	r3, #0
 80083b8:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80083ba:	2300      	movs	r3, #0
 80083bc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80083c4:	4618      	mov	r0, r3
 80083c6:	f7f9 ffca 	bl	800235e <HAL_HCD_ResetPort>
 80083ca:	4603      	mov	r3, r0
 80083cc:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80083ce:	7bfb      	ldrb	r3, [r7, #15]
 80083d0:	4618      	mov	r0, r3
 80083d2:	f000 f8ff 	bl	80085d4 <USBH_Get_USB_Status>
 80083d6:	4603      	mov	r3, r0
 80083d8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80083da:	7bbb      	ldrb	r3, [r7, #14]
}
 80083dc:	4618      	mov	r0, r3
 80083de:	3710      	adds	r7, #16
 80083e0:	46bd      	mov	sp, r7
 80083e2:	bd80      	pop	{r7, pc}

080083e4 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 80083e4:	b580      	push	{r7, lr}
 80083e6:	b082      	sub	sp, #8
 80083e8:	af00      	add	r7, sp, #0
 80083ea:	6078      	str	r0, [r7, #4]
 80083ec:	460b      	mov	r3, r1
 80083ee:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80083f6:	78fa      	ldrb	r2, [r7, #3]
 80083f8:	4611      	mov	r1, r2
 80083fa:	4618      	mov	r0, r3
 80083fc:	f7f9 ffd1 	bl	80023a2 <HAL_HCD_HC_GetXferCount>
 8008400:	4603      	mov	r3, r0
}
 8008402:	4618      	mov	r0, r3
 8008404:	3708      	adds	r7, #8
 8008406:	46bd      	mov	sp, r7
 8008408:	bd80      	pop	{r7, pc}

0800840a <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800840a:	b590      	push	{r4, r7, lr}
 800840c:	b089      	sub	sp, #36	; 0x24
 800840e:	af04      	add	r7, sp, #16
 8008410:	6078      	str	r0, [r7, #4]
 8008412:	4608      	mov	r0, r1
 8008414:	4611      	mov	r1, r2
 8008416:	461a      	mov	r2, r3
 8008418:	4603      	mov	r3, r0
 800841a:	70fb      	strb	r3, [r7, #3]
 800841c:	460b      	mov	r3, r1
 800841e:	70bb      	strb	r3, [r7, #2]
 8008420:	4613      	mov	r3, r2
 8008422:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008424:	2300      	movs	r3, #0
 8008426:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008428:	2300      	movs	r3, #0
 800842a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 8008432:	787c      	ldrb	r4, [r7, #1]
 8008434:	78ba      	ldrb	r2, [r7, #2]
 8008436:	78f9      	ldrb	r1, [r7, #3]
 8008438:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800843a:	9302      	str	r3, [sp, #8]
 800843c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8008440:	9301      	str	r3, [sp, #4]
 8008442:	f897 3020 	ldrb.w	r3, [r7, #32]
 8008446:	9300      	str	r3, [sp, #0]
 8008448:	4623      	mov	r3, r4
 800844a:	f7f9 fc34 	bl	8001cb6 <HAL_HCD_HC_Init>
 800844e:	4603      	mov	r3, r0
 8008450:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 8008452:	7bfb      	ldrb	r3, [r7, #15]
 8008454:	4618      	mov	r0, r3
 8008456:	f000 f8bd 	bl	80085d4 <USBH_Get_USB_Status>
 800845a:	4603      	mov	r3, r0
 800845c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800845e:	7bbb      	ldrb	r3, [r7, #14]
}
 8008460:	4618      	mov	r0, r3
 8008462:	3714      	adds	r7, #20
 8008464:	46bd      	mov	sp, r7
 8008466:	bd90      	pop	{r4, r7, pc}

08008468 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8008468:	b580      	push	{r7, lr}
 800846a:	b084      	sub	sp, #16
 800846c:	af00      	add	r7, sp, #0
 800846e:	6078      	str	r0, [r7, #4]
 8008470:	460b      	mov	r3, r1
 8008472:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008474:	2300      	movs	r3, #0
 8008476:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008478:	2300      	movs	r3, #0
 800847a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8008482:	78fa      	ldrb	r2, [r7, #3]
 8008484:	4611      	mov	r1, r2
 8008486:	4618      	mov	r0, r3
 8008488:	f7f9 fca4 	bl	8001dd4 <HAL_HCD_HC_Halt>
 800848c:	4603      	mov	r3, r0
 800848e:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8008490:	7bfb      	ldrb	r3, [r7, #15]
 8008492:	4618      	mov	r0, r3
 8008494:	f000 f89e 	bl	80085d4 <USBH_Get_USB_Status>
 8008498:	4603      	mov	r3, r0
 800849a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800849c:	7bbb      	ldrb	r3, [r7, #14]
}
 800849e:	4618      	mov	r0, r3
 80084a0:	3710      	adds	r7, #16
 80084a2:	46bd      	mov	sp, r7
 80084a4:	bd80      	pop	{r7, pc}

080084a6 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 80084a6:	b590      	push	{r4, r7, lr}
 80084a8:	b089      	sub	sp, #36	; 0x24
 80084aa:	af04      	add	r7, sp, #16
 80084ac:	6078      	str	r0, [r7, #4]
 80084ae:	4608      	mov	r0, r1
 80084b0:	4611      	mov	r1, r2
 80084b2:	461a      	mov	r2, r3
 80084b4:	4603      	mov	r3, r0
 80084b6:	70fb      	strb	r3, [r7, #3]
 80084b8:	460b      	mov	r3, r1
 80084ba:	70bb      	strb	r3, [r7, #2]
 80084bc:	4613      	mov	r3, r2
 80084be:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80084c0:	2300      	movs	r3, #0
 80084c2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80084c4:	2300      	movs	r3, #0
 80084c6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 80084ce:	787c      	ldrb	r4, [r7, #1]
 80084d0:	78ba      	ldrb	r2, [r7, #2]
 80084d2:	78f9      	ldrb	r1, [r7, #3]
 80084d4:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80084d8:	9303      	str	r3, [sp, #12]
 80084da:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80084dc:	9302      	str	r3, [sp, #8]
 80084de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084e0:	9301      	str	r3, [sp, #4]
 80084e2:	f897 3020 	ldrb.w	r3, [r7, #32]
 80084e6:	9300      	str	r3, [sp, #0]
 80084e8:	4623      	mov	r3, r4
 80084ea:	f7f9 fc97 	bl	8001e1c <HAL_HCD_HC_SubmitRequest>
 80084ee:	4603      	mov	r3, r0
 80084f0:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 80084f2:	7bfb      	ldrb	r3, [r7, #15]
 80084f4:	4618      	mov	r0, r3
 80084f6:	f000 f86d 	bl	80085d4 <USBH_Get_USB_Status>
 80084fa:	4603      	mov	r3, r0
 80084fc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80084fe:	7bbb      	ldrb	r3, [r7, #14]
}
 8008500:	4618      	mov	r0, r3
 8008502:	3714      	adds	r7, #20
 8008504:	46bd      	mov	sp, r7
 8008506:	bd90      	pop	{r4, r7, pc}

08008508 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8008508:	b580      	push	{r7, lr}
 800850a:	b082      	sub	sp, #8
 800850c:	af00      	add	r7, sp, #0
 800850e:	6078      	str	r0, [r7, #4]
 8008510:	460b      	mov	r3, r1
 8008512:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800851a:	78fa      	ldrb	r2, [r7, #3]
 800851c:	4611      	mov	r1, r2
 800851e:	4618      	mov	r0, r3
 8008520:	f7f9 ff2b 	bl	800237a <HAL_HCD_HC_GetURBState>
 8008524:	4603      	mov	r3, r0
}
 8008526:	4618      	mov	r0, r3
 8008528:	3708      	adds	r7, #8
 800852a:	46bd      	mov	sp, r7
 800852c:	bd80      	pop	{r7, pc}

0800852e <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800852e:	b580      	push	{r7, lr}
 8008530:	b082      	sub	sp, #8
 8008532:	af00      	add	r7, sp, #0
 8008534:	6078      	str	r0, [r7, #4]
 8008536:	460b      	mov	r3, r1
 8008538:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 8008540:	2b01      	cmp	r3, #1
 8008542:	d103      	bne.n	800854c <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 8008544:	78fb      	ldrb	r3, [r7, #3]
 8008546:	4618      	mov	r0, r3
 8008548:	f000 f870 	bl	800862c <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800854c:	20c8      	movs	r0, #200	; 0xc8
 800854e:	f7f9 f865 	bl	800161c <HAL_Delay>
  return USBH_OK;
 8008552:	2300      	movs	r3, #0
}
 8008554:	4618      	mov	r0, r3
 8008556:	3708      	adds	r7, #8
 8008558:	46bd      	mov	sp, r7
 800855a:	bd80      	pop	{r7, pc}

0800855c <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800855c:	b480      	push	{r7}
 800855e:	b085      	sub	sp, #20
 8008560:	af00      	add	r7, sp, #0
 8008562:	6078      	str	r0, [r7, #4]
 8008564:	460b      	mov	r3, r1
 8008566:	70fb      	strb	r3, [r7, #3]
 8008568:	4613      	mov	r3, r2
 800856a:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8008572:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 8008574:	78fb      	ldrb	r3, [r7, #3]
 8008576:	68fa      	ldr	r2, [r7, #12]
 8008578:	212c      	movs	r1, #44	; 0x2c
 800857a:	fb01 f303 	mul.w	r3, r1, r3
 800857e:	4413      	add	r3, r2
 8008580:	333b      	adds	r3, #59	; 0x3b
 8008582:	781b      	ldrb	r3, [r3, #0]
 8008584:	2b00      	cmp	r3, #0
 8008586:	d009      	beq.n	800859c <USBH_LL_SetToggle+0x40>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 8008588:	78fb      	ldrb	r3, [r7, #3]
 800858a:	68fa      	ldr	r2, [r7, #12]
 800858c:	212c      	movs	r1, #44	; 0x2c
 800858e:	fb01 f303 	mul.w	r3, r1, r3
 8008592:	4413      	add	r3, r2
 8008594:	3354      	adds	r3, #84	; 0x54
 8008596:	78ba      	ldrb	r2, [r7, #2]
 8008598:	701a      	strb	r2, [r3, #0]
 800859a:	e008      	b.n	80085ae <USBH_LL_SetToggle+0x52>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800859c:	78fb      	ldrb	r3, [r7, #3]
 800859e:	68fa      	ldr	r2, [r7, #12]
 80085a0:	212c      	movs	r1, #44	; 0x2c
 80085a2:	fb01 f303 	mul.w	r3, r1, r3
 80085a6:	4413      	add	r3, r2
 80085a8:	3355      	adds	r3, #85	; 0x55
 80085aa:	78ba      	ldrb	r2, [r7, #2]
 80085ac:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 80085ae:	2300      	movs	r3, #0
}
 80085b0:	4618      	mov	r0, r3
 80085b2:	3714      	adds	r7, #20
 80085b4:	46bd      	mov	sp, r7
 80085b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ba:	4770      	bx	lr

080085bc <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 80085bc:	b580      	push	{r7, lr}
 80085be:	b082      	sub	sp, #8
 80085c0:	af00      	add	r7, sp, #0
 80085c2:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 80085c4:	6878      	ldr	r0, [r7, #4]
 80085c6:	f7f9 f829 	bl	800161c <HAL_Delay>
}
 80085ca:	bf00      	nop
 80085cc:	3708      	adds	r7, #8
 80085ce:	46bd      	mov	sp, r7
 80085d0:	bd80      	pop	{r7, pc}
	...

080085d4 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80085d4:	b480      	push	{r7}
 80085d6:	b085      	sub	sp, #20
 80085d8:	af00      	add	r7, sp, #0
 80085da:	4603      	mov	r3, r0
 80085dc:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80085de:	2300      	movs	r3, #0
 80085e0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80085e2:	79fb      	ldrb	r3, [r7, #7]
 80085e4:	2b03      	cmp	r3, #3
 80085e6:	d817      	bhi.n	8008618 <USBH_Get_USB_Status+0x44>
 80085e8:	a201      	add	r2, pc, #4	; (adr r2, 80085f0 <USBH_Get_USB_Status+0x1c>)
 80085ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80085ee:	bf00      	nop
 80085f0:	08008601 	.word	0x08008601
 80085f4:	08008607 	.word	0x08008607
 80085f8:	0800860d 	.word	0x0800860d
 80085fc:	08008613 	.word	0x08008613
  {
    case HAL_OK :
      usb_status = USBH_OK;
 8008600:	2300      	movs	r3, #0
 8008602:	73fb      	strb	r3, [r7, #15]
    break;
 8008604:	e00b      	b.n	800861e <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8008606:	2302      	movs	r3, #2
 8008608:	73fb      	strb	r3, [r7, #15]
    break;
 800860a:	e008      	b.n	800861e <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800860c:	2301      	movs	r3, #1
 800860e:	73fb      	strb	r3, [r7, #15]
    break;
 8008610:	e005      	b.n	800861e <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 8008612:	2302      	movs	r3, #2
 8008614:	73fb      	strb	r3, [r7, #15]
    break;
 8008616:	e002      	b.n	800861e <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 8008618:	2302      	movs	r3, #2
 800861a:	73fb      	strb	r3, [r7, #15]
    break;
 800861c:	bf00      	nop
  }
  return usb_status;
 800861e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008620:	4618      	mov	r0, r3
 8008622:	3714      	adds	r7, #20
 8008624:	46bd      	mov	sp, r7
 8008626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800862a:	4770      	bx	lr

0800862c <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 800862c:	b580      	push	{r7, lr}
 800862e:	b084      	sub	sp, #16
 8008630:	af00      	add	r7, sp, #0
 8008632:	4603      	mov	r3, r0
 8008634:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 8008636:	79fb      	ldrb	r3, [r7, #7]
 8008638:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800863a:	79fb      	ldrb	r3, [r7, #7]
 800863c:	2b00      	cmp	r3, #0
 800863e:	d102      	bne.n	8008646 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_SET;
 8008640:	2301      	movs	r3, #1
 8008642:	73fb      	strb	r3, [r7, #15]
 8008644:	e001      	b.n	800864a <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_RESET;
 8008646:	2300      	movs	r3, #0
 8008648:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800864a:	7bfb      	ldrb	r3, [r7, #15]
 800864c:	461a      	mov	r2, r3
 800864e:	2101      	movs	r1, #1
 8008650:	4803      	ldr	r0, [pc, #12]	; (8008660 <MX_DriverVbusFS+0x34>)
 8008652:	f7f9 fab5 	bl	8001bc0 <HAL_GPIO_WritePin>
}
 8008656:	bf00      	nop
 8008658:	3710      	adds	r7, #16
 800865a:	46bd      	mov	sp, r7
 800865c:	bd80      	pop	{r7, pc}
 800865e:	bf00      	nop
 8008660:	40020800 	.word	0x40020800

08008664 <__errno>:
 8008664:	4b01      	ldr	r3, [pc, #4]	; (800866c <__errno+0x8>)
 8008666:	6818      	ldr	r0, [r3, #0]
 8008668:	4770      	bx	lr
 800866a:	bf00      	nop
 800866c:	20000030 	.word	0x20000030

08008670 <__libc_init_array>:
 8008670:	b570      	push	{r4, r5, r6, lr}
 8008672:	4d0d      	ldr	r5, [pc, #52]	; (80086a8 <__libc_init_array+0x38>)
 8008674:	4c0d      	ldr	r4, [pc, #52]	; (80086ac <__libc_init_array+0x3c>)
 8008676:	1b64      	subs	r4, r4, r5
 8008678:	10a4      	asrs	r4, r4, #2
 800867a:	2600      	movs	r6, #0
 800867c:	42a6      	cmp	r6, r4
 800867e:	d109      	bne.n	8008694 <__libc_init_array+0x24>
 8008680:	4d0b      	ldr	r5, [pc, #44]	; (80086b0 <__libc_init_array+0x40>)
 8008682:	4c0c      	ldr	r4, [pc, #48]	; (80086b4 <__libc_init_array+0x44>)
 8008684:	f000 f8f8 	bl	8008878 <_init>
 8008688:	1b64      	subs	r4, r4, r5
 800868a:	10a4      	asrs	r4, r4, #2
 800868c:	2600      	movs	r6, #0
 800868e:	42a6      	cmp	r6, r4
 8008690:	d105      	bne.n	800869e <__libc_init_array+0x2e>
 8008692:	bd70      	pop	{r4, r5, r6, pc}
 8008694:	f855 3b04 	ldr.w	r3, [r5], #4
 8008698:	4798      	blx	r3
 800869a:	3601      	adds	r6, #1
 800869c:	e7ee      	b.n	800867c <__libc_init_array+0xc>
 800869e:	f855 3b04 	ldr.w	r3, [r5], #4
 80086a2:	4798      	blx	r3
 80086a4:	3601      	adds	r6, #1
 80086a6:	e7f2      	b.n	800868e <__libc_init_array+0x1e>
 80086a8:	080088b4 	.word	0x080088b4
 80086ac:	080088b4 	.word	0x080088b4
 80086b0:	080088b4 	.word	0x080088b4
 80086b4:	080088b8 	.word	0x080088b8

080086b8 <malloc>:
 80086b8:	4b02      	ldr	r3, [pc, #8]	; (80086c4 <malloc+0xc>)
 80086ba:	4601      	mov	r1, r0
 80086bc:	6818      	ldr	r0, [r3, #0]
 80086be:	f000 b863 	b.w	8008788 <_malloc_r>
 80086c2:	bf00      	nop
 80086c4:	20000030 	.word	0x20000030

080086c8 <free>:
 80086c8:	4b02      	ldr	r3, [pc, #8]	; (80086d4 <free+0xc>)
 80086ca:	4601      	mov	r1, r0
 80086cc:	6818      	ldr	r0, [r3, #0]
 80086ce:	f000 b80b 	b.w	80086e8 <_free_r>
 80086d2:	bf00      	nop
 80086d4:	20000030 	.word	0x20000030

080086d8 <memset>:
 80086d8:	4402      	add	r2, r0
 80086da:	4603      	mov	r3, r0
 80086dc:	4293      	cmp	r3, r2
 80086de:	d100      	bne.n	80086e2 <memset+0xa>
 80086e0:	4770      	bx	lr
 80086e2:	f803 1b01 	strb.w	r1, [r3], #1
 80086e6:	e7f9      	b.n	80086dc <memset+0x4>

080086e8 <_free_r>:
 80086e8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80086ea:	2900      	cmp	r1, #0
 80086ec:	d048      	beq.n	8008780 <_free_r+0x98>
 80086ee:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80086f2:	9001      	str	r0, [sp, #4]
 80086f4:	2b00      	cmp	r3, #0
 80086f6:	f1a1 0404 	sub.w	r4, r1, #4
 80086fa:	bfb8      	it	lt
 80086fc:	18e4      	addlt	r4, r4, r3
 80086fe:	f000 f8ad 	bl	800885c <__malloc_lock>
 8008702:	4a20      	ldr	r2, [pc, #128]	; (8008784 <_free_r+0x9c>)
 8008704:	9801      	ldr	r0, [sp, #4]
 8008706:	6813      	ldr	r3, [r2, #0]
 8008708:	4615      	mov	r5, r2
 800870a:	b933      	cbnz	r3, 800871a <_free_r+0x32>
 800870c:	6063      	str	r3, [r4, #4]
 800870e:	6014      	str	r4, [r2, #0]
 8008710:	b003      	add	sp, #12
 8008712:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008716:	f000 b8a7 	b.w	8008868 <__malloc_unlock>
 800871a:	42a3      	cmp	r3, r4
 800871c:	d90b      	bls.n	8008736 <_free_r+0x4e>
 800871e:	6821      	ldr	r1, [r4, #0]
 8008720:	1862      	adds	r2, r4, r1
 8008722:	4293      	cmp	r3, r2
 8008724:	bf04      	itt	eq
 8008726:	681a      	ldreq	r2, [r3, #0]
 8008728:	685b      	ldreq	r3, [r3, #4]
 800872a:	6063      	str	r3, [r4, #4]
 800872c:	bf04      	itt	eq
 800872e:	1852      	addeq	r2, r2, r1
 8008730:	6022      	streq	r2, [r4, #0]
 8008732:	602c      	str	r4, [r5, #0]
 8008734:	e7ec      	b.n	8008710 <_free_r+0x28>
 8008736:	461a      	mov	r2, r3
 8008738:	685b      	ldr	r3, [r3, #4]
 800873a:	b10b      	cbz	r3, 8008740 <_free_r+0x58>
 800873c:	42a3      	cmp	r3, r4
 800873e:	d9fa      	bls.n	8008736 <_free_r+0x4e>
 8008740:	6811      	ldr	r1, [r2, #0]
 8008742:	1855      	adds	r5, r2, r1
 8008744:	42a5      	cmp	r5, r4
 8008746:	d10b      	bne.n	8008760 <_free_r+0x78>
 8008748:	6824      	ldr	r4, [r4, #0]
 800874a:	4421      	add	r1, r4
 800874c:	1854      	adds	r4, r2, r1
 800874e:	42a3      	cmp	r3, r4
 8008750:	6011      	str	r1, [r2, #0]
 8008752:	d1dd      	bne.n	8008710 <_free_r+0x28>
 8008754:	681c      	ldr	r4, [r3, #0]
 8008756:	685b      	ldr	r3, [r3, #4]
 8008758:	6053      	str	r3, [r2, #4]
 800875a:	4421      	add	r1, r4
 800875c:	6011      	str	r1, [r2, #0]
 800875e:	e7d7      	b.n	8008710 <_free_r+0x28>
 8008760:	d902      	bls.n	8008768 <_free_r+0x80>
 8008762:	230c      	movs	r3, #12
 8008764:	6003      	str	r3, [r0, #0]
 8008766:	e7d3      	b.n	8008710 <_free_r+0x28>
 8008768:	6825      	ldr	r5, [r4, #0]
 800876a:	1961      	adds	r1, r4, r5
 800876c:	428b      	cmp	r3, r1
 800876e:	bf04      	itt	eq
 8008770:	6819      	ldreq	r1, [r3, #0]
 8008772:	685b      	ldreq	r3, [r3, #4]
 8008774:	6063      	str	r3, [r4, #4]
 8008776:	bf04      	itt	eq
 8008778:	1949      	addeq	r1, r1, r5
 800877a:	6021      	streq	r1, [r4, #0]
 800877c:	6054      	str	r4, [r2, #4]
 800877e:	e7c7      	b.n	8008710 <_free_r+0x28>
 8008780:	b003      	add	sp, #12
 8008782:	bd30      	pop	{r4, r5, pc}
 8008784:	200000c8 	.word	0x200000c8

08008788 <_malloc_r>:
 8008788:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800878a:	1ccd      	adds	r5, r1, #3
 800878c:	f025 0503 	bic.w	r5, r5, #3
 8008790:	3508      	adds	r5, #8
 8008792:	2d0c      	cmp	r5, #12
 8008794:	bf38      	it	cc
 8008796:	250c      	movcc	r5, #12
 8008798:	2d00      	cmp	r5, #0
 800879a:	4606      	mov	r6, r0
 800879c:	db01      	blt.n	80087a2 <_malloc_r+0x1a>
 800879e:	42a9      	cmp	r1, r5
 80087a0:	d903      	bls.n	80087aa <_malloc_r+0x22>
 80087a2:	230c      	movs	r3, #12
 80087a4:	6033      	str	r3, [r6, #0]
 80087a6:	2000      	movs	r0, #0
 80087a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80087aa:	f000 f857 	bl	800885c <__malloc_lock>
 80087ae:	4921      	ldr	r1, [pc, #132]	; (8008834 <_malloc_r+0xac>)
 80087b0:	680a      	ldr	r2, [r1, #0]
 80087b2:	4614      	mov	r4, r2
 80087b4:	b99c      	cbnz	r4, 80087de <_malloc_r+0x56>
 80087b6:	4f20      	ldr	r7, [pc, #128]	; (8008838 <_malloc_r+0xb0>)
 80087b8:	683b      	ldr	r3, [r7, #0]
 80087ba:	b923      	cbnz	r3, 80087c6 <_malloc_r+0x3e>
 80087bc:	4621      	mov	r1, r4
 80087be:	4630      	mov	r0, r6
 80087c0:	f000 f83c 	bl	800883c <_sbrk_r>
 80087c4:	6038      	str	r0, [r7, #0]
 80087c6:	4629      	mov	r1, r5
 80087c8:	4630      	mov	r0, r6
 80087ca:	f000 f837 	bl	800883c <_sbrk_r>
 80087ce:	1c43      	adds	r3, r0, #1
 80087d0:	d123      	bne.n	800881a <_malloc_r+0x92>
 80087d2:	230c      	movs	r3, #12
 80087d4:	6033      	str	r3, [r6, #0]
 80087d6:	4630      	mov	r0, r6
 80087d8:	f000 f846 	bl	8008868 <__malloc_unlock>
 80087dc:	e7e3      	b.n	80087a6 <_malloc_r+0x1e>
 80087de:	6823      	ldr	r3, [r4, #0]
 80087e0:	1b5b      	subs	r3, r3, r5
 80087e2:	d417      	bmi.n	8008814 <_malloc_r+0x8c>
 80087e4:	2b0b      	cmp	r3, #11
 80087e6:	d903      	bls.n	80087f0 <_malloc_r+0x68>
 80087e8:	6023      	str	r3, [r4, #0]
 80087ea:	441c      	add	r4, r3
 80087ec:	6025      	str	r5, [r4, #0]
 80087ee:	e004      	b.n	80087fa <_malloc_r+0x72>
 80087f0:	6863      	ldr	r3, [r4, #4]
 80087f2:	42a2      	cmp	r2, r4
 80087f4:	bf0c      	ite	eq
 80087f6:	600b      	streq	r3, [r1, #0]
 80087f8:	6053      	strne	r3, [r2, #4]
 80087fa:	4630      	mov	r0, r6
 80087fc:	f000 f834 	bl	8008868 <__malloc_unlock>
 8008800:	f104 000b 	add.w	r0, r4, #11
 8008804:	1d23      	adds	r3, r4, #4
 8008806:	f020 0007 	bic.w	r0, r0, #7
 800880a:	1ac2      	subs	r2, r0, r3
 800880c:	d0cc      	beq.n	80087a8 <_malloc_r+0x20>
 800880e:	1a1b      	subs	r3, r3, r0
 8008810:	50a3      	str	r3, [r4, r2]
 8008812:	e7c9      	b.n	80087a8 <_malloc_r+0x20>
 8008814:	4622      	mov	r2, r4
 8008816:	6864      	ldr	r4, [r4, #4]
 8008818:	e7cc      	b.n	80087b4 <_malloc_r+0x2c>
 800881a:	1cc4      	adds	r4, r0, #3
 800881c:	f024 0403 	bic.w	r4, r4, #3
 8008820:	42a0      	cmp	r0, r4
 8008822:	d0e3      	beq.n	80087ec <_malloc_r+0x64>
 8008824:	1a21      	subs	r1, r4, r0
 8008826:	4630      	mov	r0, r6
 8008828:	f000 f808 	bl	800883c <_sbrk_r>
 800882c:	3001      	adds	r0, #1
 800882e:	d1dd      	bne.n	80087ec <_malloc_r+0x64>
 8008830:	e7cf      	b.n	80087d2 <_malloc_r+0x4a>
 8008832:	bf00      	nop
 8008834:	200000c8 	.word	0x200000c8
 8008838:	200000cc 	.word	0x200000cc

0800883c <_sbrk_r>:
 800883c:	b538      	push	{r3, r4, r5, lr}
 800883e:	4d06      	ldr	r5, [pc, #24]	; (8008858 <_sbrk_r+0x1c>)
 8008840:	2300      	movs	r3, #0
 8008842:	4604      	mov	r4, r0
 8008844:	4608      	mov	r0, r1
 8008846:	602b      	str	r3, [r5, #0]
 8008848:	f7f8 fa6e 	bl	8000d28 <_sbrk>
 800884c:	1c43      	adds	r3, r0, #1
 800884e:	d102      	bne.n	8008856 <_sbrk_r+0x1a>
 8008850:	682b      	ldr	r3, [r5, #0]
 8008852:	b103      	cbz	r3, 8008856 <_sbrk_r+0x1a>
 8008854:	6023      	str	r3, [r4, #0]
 8008856:	bd38      	pop	{r3, r4, r5, pc}
 8008858:	200008fc 	.word	0x200008fc

0800885c <__malloc_lock>:
 800885c:	4801      	ldr	r0, [pc, #4]	; (8008864 <__malloc_lock+0x8>)
 800885e:	f000 b809 	b.w	8008874 <__retarget_lock_acquire_recursive>
 8008862:	bf00      	nop
 8008864:	20000904 	.word	0x20000904

08008868 <__malloc_unlock>:
 8008868:	4801      	ldr	r0, [pc, #4]	; (8008870 <__malloc_unlock+0x8>)
 800886a:	f000 b804 	b.w	8008876 <__retarget_lock_release_recursive>
 800886e:	bf00      	nop
 8008870:	20000904 	.word	0x20000904

08008874 <__retarget_lock_acquire_recursive>:
 8008874:	4770      	bx	lr

08008876 <__retarget_lock_release_recursive>:
 8008876:	4770      	bx	lr

08008878 <_init>:
 8008878:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800887a:	bf00      	nop
 800887c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800887e:	bc08      	pop	{r3}
 8008880:	469e      	mov	lr, r3
 8008882:	4770      	bx	lr

08008884 <_fini>:
 8008884:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008886:	bf00      	nop
 8008888:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800888a:	bc08      	pop	{r3}
 800888c:	469e      	mov	lr, r3
 800888e:	4770      	bx	lr
