# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../MAIN_ACQ.srcs/sources_1/new/FIFO_split.vhd" \
"../../../../MAIN_ACQ.srcs/sim_1/new/TB_FIFO_split.vhd" \

# Do not sort compile order
nosort
