{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744566504239 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744566504239 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 13 13:48:24 2025 " "Processing started: Sun Apr 13 13:48:24 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744566504239 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1744566504239 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART_Rcv -c UART_Rcv --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART_Rcv -c UART_Rcv --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1744566504239 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1744566504703 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1744566504703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rcv.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rcv.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Rcv " "Found entity 1: UART_Rcv" {  } { { "UART_Rcv.v" "" { Text "C:/Users/Alex/Desktop/CompArch_/UART/Reciever/UART_Rcv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744566516118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1744566516118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "C:/Users/Alex/Desktop/CompArch_/UART/Reciever/testbench.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744566516119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1744566516119 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Rcv_ShiftRegister.v(22) " "Verilog HDL warning at Rcv_ShiftRegister.v(22): extended using \"x\" or \"z\"" {  } { { "Rcv_ShiftRegister.v" "" { Text "C:/Users/Alex/Desktop/CompArch_/UART/Reciever/Rcv_ShiftRegister.v" 22 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1744566516121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rcv_shiftregister.v 1 1 " "Found 1 design units, including 1 entities, in source file rcv_shiftregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rcv_ShiftRegister " "Found entity 1: Rcv_ShiftRegister" {  } { { "Rcv_ShiftRegister.v" "" { Text "C:/Users/Alex/Desktop/CompArch_/UART/Reciever/Rcv_ShiftRegister.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744566516121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1744566516121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rcv_paritycheck.v 1 1 " "Found 1 design units, including 1 entities, in source file rcv_paritycheck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rcv_ParityCheck " "Found entity 1: Rcv_ParityCheck" {  } { { "Rcv_ParityCheck.v" "" { Text "C:/Users/Alex/Desktop/CompArch_/UART/Reciever/Rcv_ParityCheck.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744566516122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1744566516122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rcv_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file rcv_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rcv_Controller " "Found entity 1: Rcv_Controller" {  } { { "Rcv_Controller.v" "" { Text "C:/Users/Alex/Desktop/CompArch_/UART/Reciever/Rcv_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744566516124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1744566516124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rcv_baudcounterstartbitdetector.v 1 1 " "Found 1 design units, including 1 entities, in source file rcv_baudcounterstartbitdetector.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rcv_BaudCounterStartBitDetector " "Found entity 1: Rcv_BaudCounterStartBitDetector" {  } { { "Rcv_BaudCounterStartBitDetector.v" "" { Text "C:/Users/Alex/Desktop/CompArch_/UART/Reciever/Rcv_BaudCounterStartBitDetector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744566516125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1744566516125 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART_Rcv " "Elaborating entity \"UART_Rcv\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1744566516169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rcv_BaudCounterStartBitDetector Rcv_BaudCounterStartBitDetector:b2v_BaudCounterStartBitDetect " "Elaborating entity \"Rcv_BaudCounterStartBitDetector\" for hierarchy \"Rcv_BaudCounterStartBitDetector:b2v_BaudCounterStartBitDetect\"" {  } { { "UART_Rcv.v" "b2v_BaudCounterStartBitDetect" { Text "C:/Users/Alex/Desktop/CompArch_/UART/Reciever/UART_Rcv.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1744566516180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rcv_ParityCheck Rcv_ParityCheck:b2v_ParityCheck " "Elaborating entity \"Rcv_ParityCheck\" for hierarchy \"Rcv_ParityCheck:b2v_ParityCheck\"" {  } { { "UART_Rcv.v" "b2v_ParityCheck" { Text "C:/Users/Alex/Desktop/CompArch_/UART/Reciever/UART_Rcv.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1744566516190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rcv_Controller Rcv_Controller:b2v_ReceiveController " "Elaborating entity \"Rcv_Controller\" for hierarchy \"Rcv_Controller:b2v_ReceiveController\"" {  } { { "UART_Rcv.v" "b2v_ReceiveController" { Text "C:/Users/Alex/Desktop/CompArch_/UART/Reciever/UART_Rcv.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1744566516201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rcv_ShiftRegister Rcv_ShiftRegister:b2v_ShiftRegister " "Elaborating entity \"Rcv_ShiftRegister\" for hierarchy \"Rcv_ShiftRegister:b2v_ShiftRegister\"" {  } { { "UART_Rcv.v" "b2v_ShiftRegister" { Text "C:/Users/Alex/Desktop/CompArch_/UART/Reciever/UART_Rcv.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1744566516211 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 Rcv_ShiftRegister.v(16) " "Verilog HDL assignment warning at Rcv_ShiftRegister.v(16): truncated value with size 8 to match size of target (7)" {  } { { "Rcv_ShiftRegister.v" "" { Text "C:/Users/Alex/Desktop/CompArch_/UART/Reciever/Rcv_ShiftRegister.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1744566516211 "|UART_Rcv|Rcv_ShiftRegister:b2v_ShiftRegister"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1744566516250 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Alex/Desktop/CompArch_/UART/Reciever/output_files/UART_Rcv.map.smsg " "Generated suppressed messages file C:/Users/Alex/Desktop/CompArch_/UART/Reciever/output_files/UART_Rcv.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1744566516280 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4758 " "Peak virtual memory: 4758 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744566516288 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 13 13:48:36 2025 " "Processing ended: Sun Apr 13 13:48:36 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744566516288 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744566516288 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744566516288 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1744566516288 ""}
