{
  "Top": "control_SRAM_HLS",
  "RtlTop": "control_SRAM_HLS",
  "RtlPrefix": "",
  "RtlSubPrefix": "control_SRAM_HLS_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcvu5p",
    "Package": "-flva2104",
    "Speed": "-1-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "addr_in": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_uint<19>",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "addr_in",
          "name": "addr_in",
          "usage": "data",
          "direction": "in"
        }]
    },
    "data_in": {
      "index": "1",
      "direction": "in",
      "srcType": "ap_uint<36>",
      "srcSize": "64",
      "hwRefs": [{
          "type": "port",
          "interface": "data_in",
          "name": "data_in",
          "usage": "data",
          "direction": "in"
        }]
    },
    "data_out": {
      "index": "2",
      "direction": "out",
      "srcType": "ap_uint<36>&",
      "srcSize": "64",
      "hwRefs": [{
          "type": "port",
          "interface": "data_out",
          "name": "data_out",
          "usage": "data",
          "direction": "out"
        }]
    },
    "we": {
      "index": "3",
      "direction": "in",
      "srcType": "bool",
      "srcSize": "1",
      "hwRefs": [{
          "type": "port",
          "interface": "we",
          "name": "we",
          "usage": "data",
          "direction": "in"
        }]
    },
    "re": {
      "index": "4",
      "direction": "in",
      "srcType": "bool",
      "srcSize": "1",
      "hwRefs": [{
          "type": "port",
          "interface": "re",
          "name": "re",
          "usage": "data",
          "direction": "in"
        }]
    },
    "ready": {
      "index": "5",
      "direction": "out",
      "srcType": "bool&",
      "srcSize": "1",
      "hwRefs": [{
          "type": "port",
          "interface": "ready_r",
          "name": "ready_r",
          "usage": "data",
          "direction": "out"
        }]
    },
    "Addr": {
      "index": "6",
      "direction": "out",
      "srcType": "ap_uint<19>&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "Addr",
          "name": "Addr",
          "usage": "data",
          "direction": "out"
        }]
    },
    "Dq": {
      "index": "7",
      "direction": "inout",
      "srcType": "ap_uint<36>&",
      "srcSize": "64",
      "hwRefs": [
        {
          "type": "port",
          "interface": "Dq_i",
          "name": "Dq_i",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "Dq_o",
          "name": "Dq_o",
          "usage": "data",
          "direction": "out"
        }
      ]
    },
    "Ce_n": {
      "index": "8",
      "direction": "out",
      "srcType": "bool&",
      "srcSize": "1",
      "hwRefs": [{
          "type": "port",
          "interface": "Ce_n",
          "name": "Ce_n",
          "usage": "data",
          "direction": "out"
        }]
    },
    "Ce2": {
      "index": "9",
      "direction": "out",
      "srcType": "bool&",
      "srcSize": "1",
      "hwRefs": [{
          "type": "port",
          "interface": "Ce2",
          "name": "Ce2",
          "usage": "data",
          "direction": "out"
        }]
    },
    "Ce2_n": {
      "index": "10",
      "direction": "out",
      "srcType": "bool&",
      "srcSize": "1",
      "hwRefs": [{
          "type": "port",
          "interface": "Ce2_n",
          "name": "Ce2_n",
          "usage": "data",
          "direction": "out"
        }]
    },
    "Oe_n": {
      "index": "11",
      "direction": "out",
      "srcType": "bool&",
      "srcSize": "1",
      "hwRefs": [{
          "type": "port",
          "interface": "Oe_n",
          "name": "Oe_n",
          "usage": "data",
          "direction": "out"
        }]
    },
    "Rw_n": {
      "index": "12",
      "direction": "out",
      "srcType": "bool&",
      "srcSize": "1",
      "hwRefs": [{
          "type": "port",
          "interface": "Rw_n",
          "name": "Rw_n",
          "usage": "data",
          "direction": "out"
        }]
    },
    "Ld_n": {
      "index": "13",
      "direction": "out",
      "srcType": "bool&",
      "srcSize": "1",
      "hwRefs": [{
          "type": "port",
          "interface": "Ld_n",
          "name": "Ld_n",
          "usage": "data",
          "direction": "out"
        }]
    },
    "Cke_n": {
      "index": "14",
      "direction": "out",
      "srcType": "bool&",
      "srcSize": "1",
      "hwRefs": [{
          "type": "port",
          "interface": "Cke_n",
          "name": "Cke_n",
          "usage": "data",
          "direction": "out"
        }]
    },
    "clk": {
      "index": "15",
      "direction": "in",
      "srcType": "bool",
      "srcSize": "1",
      "hwRefs": [{
          "type": "port",
          "interface": "clk",
          "name": "clk",
          "usage": "data",
          "direction": "in"
        }]
    },
    "reset": {
      "index": "16",
      "direction": "in",
      "srcType": "bool",
      "srcSize": "1",
      "hwRefs": [{
          "type": "port",
          "interface": "reset",
          "name": "reset",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": ["set_directive_top control_SRAM_HLS -name control_SRAM_HLS"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "control_SRAM_HLS"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "1",
    "Latency": "0"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "control_SRAM_HLS",
    "Version": "1.0",
    "DisplayName": "Control_sram_hls",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_control_SRAM_HLS_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/control_SRAM_HLS.cpp"],
    "Vhdl": ["impl\/vhdl\/control_SRAM_HLS.vhd"],
    "Verilog": ["impl\/verilog\/control_SRAM_HLS.v"],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/control_SRAM_HLS.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "addr_in": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "19",
      "portMap": {"addr_in": "DATA"},
      "ports": ["addr_in"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "addr_in"
        }]
    },
    "data_in": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "36",
      "portMap": {"data_in": "DATA"},
      "ports": ["data_in"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "data_in"
        }]
    },
    "data_out": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "master",
      "dataWidth": "36",
      "portMap": {"data_out": "DATA"},
      "ports": ["data_out"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "data_out"
        }]
    },
    "we": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "1",
      "portMap": {"we": "DATA"},
      "ports": ["we"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "we"
        }]
    },
    "re": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "1",
      "portMap": {"re": "DATA"},
      "ports": ["re"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "re"
        }]
    },
    "ready_r": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "master",
      "dataWidth": "1",
      "portMap": {"ready_r": "DATA"},
      "ports": ["ready_r"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "ready"
        }]
    },
    "Addr": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "master",
      "dataWidth": "19",
      "portMap": {"Addr": "DATA"},
      "ports": ["Addr"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "Addr"
        }]
    },
    "Dq_i": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "36",
      "portMap": {"Dq_i": "DATA"},
      "ports": ["Dq_i"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "Dq"
        }]
    },
    "Dq_o": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "master",
      "dataWidth": "36",
      "portMap": {"Dq_o": "DATA"},
      "ports": ["Dq_o"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "Dq"
        }]
    },
    "Ce_n": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "master",
      "dataWidth": "1",
      "portMap": {"Ce_n": "DATA"},
      "ports": ["Ce_n"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "Ce_n"
        }]
    },
    "Ce2": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "master",
      "dataWidth": "1",
      "portMap": {"Ce2": "DATA"},
      "ports": ["Ce2"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "Ce2"
        }]
    },
    "Ce2_n": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "master",
      "dataWidth": "1",
      "portMap": {"Ce2_n": "DATA"},
      "ports": ["Ce2_n"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "Ce2_n"
        }]
    },
    "Oe_n": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "master",
      "dataWidth": "1",
      "portMap": {"Oe_n": "DATA"},
      "ports": ["Oe_n"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "Oe_n"
        }]
    },
    "Rw_n": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "master",
      "dataWidth": "1",
      "portMap": {"Rw_n": "DATA"},
      "ports": ["Rw_n"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "Rw_n"
        }]
    },
    "Ld_n": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "master",
      "dataWidth": "1",
      "portMap": {"Ld_n": "DATA"},
      "ports": ["Ld_n"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "Ld_n"
        }]
    },
    "Cke_n": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "master",
      "dataWidth": "1",
      "portMap": {"Cke_n": "DATA"},
      "ports": ["Cke_n"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "Cke_n"
        }]
    },
    "clk": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "1",
      "portMap": {"clk": "DATA"},
      "ports": ["clk"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "clk"
        }]
    },
    "reset": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "1",
      "portMap": {"reset": "DATA"},
      "ports": ["reset"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "reset"
        }]
    }
  },
  "RtlPorts": {
    "ap_local_block": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "ap_local_deadlock": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "addr_in": {
      "dir": "in",
      "width": "19"
    },
    "data_in": {
      "dir": "in",
      "width": "36"
    },
    "data_out": {
      "dir": "out",
      "width": "36"
    },
    "we": {
      "dir": "in",
      "width": "1"
    },
    "re": {
      "dir": "in",
      "width": "1"
    },
    "ready_r": {
      "dir": "out",
      "width": "1"
    },
    "Addr": {
      "dir": "out",
      "width": "19"
    },
    "Dq_i": {
      "dir": "in",
      "width": "36"
    },
    "Dq_o": {
      "dir": "out",
      "width": "36"
    },
    "Ce_n": {
      "dir": "out",
      "width": "1"
    },
    "Ce2": {
      "dir": "out",
      "width": "1"
    },
    "Ce2_n": {
      "dir": "out",
      "width": "1"
    },
    "Oe_n": {
      "dir": "out",
      "width": "1"
    },
    "Rw_n": {
      "dir": "out",
      "width": "1"
    },
    "Ld_n": {
      "dir": "out",
      "width": "1"
    },
    "Cke_n": {
      "dir": "out",
      "width": "1"
    },
    "clk": {
      "dir": "in",
      "width": "1"
    },
    "reset": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "control_SRAM_HLS"},
    "Info": {"control_SRAM_HLS": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      }},
    "Metrics": {"control_SRAM_HLS": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "1.539"
        },
        "Area": {
          "FF": "63",
          "AVAIL_FF": "1201154",
          "UTIL_FF": "~0",
          "LUT": "340",
          "AVAIL_LUT": "600577",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2048",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "3474",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "470",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2026-01-14 17:53:02 +0100",
    "ToolName": "vitis_hls",
    "ToolVersion": "2021.2"
  }
}
