<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Asgn6_Q2.v.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="BitSerialAdder.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="BitSerialAdder.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="BitSerialAdder.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="BitSerialAdder.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="BitSerialAdder.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="BitSerialAdder.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="BitSerialAdder.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="BitSerialAdder_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="BitSerialAdder_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="BitSerialAdder_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="BitSerialAdder_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="FullAdder_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ShiftReg_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_bitserialadder_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_bitserialadder_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_bitserialadder_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_bitserialadder_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1633798737" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1633798737">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1633798737" xil_pn:in_ck="3168615172947833351" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1633798737">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="dff.v"/>
      <outfile xil_pn:name="full_adder.v"/>
      <outfile xil_pn:name="serial_adder.v"/>
      <outfile xil_pn:name="shiftreg.v"/>
      <outfile xil_pn:name="shiftregout.v"/>
      <outfile xil_pn:name="test_bitserialadder.v"/>
    </transform>
    <transform xil_pn:end_ts="1633798737" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-6705474983077916235" xil_pn:start_ts="1633798737">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1633798737" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="4379825315207320403" xil_pn:start_ts="1633798737">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1633798737" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="4448834458802162138" xil_pn:start_ts="1633798737">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1633798737" xil_pn:in_ck="3168615172947833351" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1633798737">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="dff.v"/>
      <outfile xil_pn:name="full_adder.v"/>
      <outfile xil_pn:name="serial_adder.v"/>
      <outfile xil_pn:name="shiftreg.v"/>
      <outfile xil_pn:name="shiftregout.v"/>
      <outfile xil_pn:name="test_bitserialadder.v"/>
    </transform>
    <transform xil_pn:end_ts="1633798741" xil_pn:in_ck="3168615172947833351" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="6231465610594143161" xil_pn:start_ts="1633798737">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="test_bitserialadder_beh.prj"/>
      <outfile xil_pn:name="test_bitserialadder_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1633798742" xil_pn:in_ck="3580189378476384765" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="7583704327533892892" xil_pn:start_ts="1633798741">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_bitserialadder_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1633815356" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1633815356">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1633815356" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-6074577029355202444" xil_pn:start_ts="1633815356">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1633815356" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="4448834458802162138" xil_pn:start_ts="1633815356">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1633815356" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1633815356">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1633815356" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="6402352044595214358" xil_pn:start_ts="1633815356">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1633815356" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1633815356">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1633815356" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-7224555905475863580" xil_pn:start_ts="1633815356">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1633815385" xil_pn:in_ck="-8832243709454168475" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="1105056536363051159" xil_pn:start_ts="1633815356">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="BitSerialAdder.lso"/>
      <outfile xil_pn:name="BitSerialAdder.ngc"/>
      <outfile xil_pn:name="BitSerialAdder.prj"/>
      <outfile xil_pn:name="BitSerialAdder.stx"/>
      <outfile xil_pn:name="BitSerialAdder.syr"/>
      <outfile xil_pn:name="BitSerialAdder.xst"/>
      <outfile xil_pn:name="BitSerialAdder_stx_beh.prj"/>
      <outfile xil_pn:name="BitSerialAdder_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
