$date
	Tue Sep  9 11:57:56 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_comparator $end
$var wire 1 ! lt $end
$var wire 1 " gt $end
$var wire 1 # eq $end
$var parameter 32 $ W $end
$var reg 4 % a [3:0] $end
$var reg 4 & b [3:0] $end
$scope module dut $end
$var wire 4 ' a [3:0] $end
$var wire 4 ( b [3:0] $end
$var parameter 32 ) WIDTH $end
$var reg 1 # eq $end
$var reg 1 " gt $end
$var reg 1 ! lt $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 )
b100 $
$end
#0
$dumpvars
b0 (
b0 '
b0 &
b0 %
1#
0"
0!
$end
#5
b11 &
b11 (
b11 %
b11 '
#10
1!
0#
b101 &
b101 (
b10 %
b10 '
#15
1"
0!
b100 &
b100 (
b111 %
b111 '
#20
b0 &
b0 (
b1111 %
b1111 '
#25
0"
1#
b1000 &
b1000 (
b1000 %
b1000 '
#30
1!
0#
b1110 &
b1110 (
b1 %
b1 '
#40
