<<<<<<< HEAD
vhdl clock_generator_v4_03_a C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\clock_generator_v4_03_a/hdl/vhdl/dcm_module.vhd
vhdl clock_generator_v4_03_a C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\clock_generator_v4_03_a/hdl/vhdl/pll_module.vhd
vhdl clock_generator_v4_03_a C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\clock_generator_v4_03_a/hdl/vhdl/mmcm_module.vhd
vhdl clock_generator_v4_03_a C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\clock_generator_v4_03_a/hdl/vhdl/plle2_module.vhd
VHDL clock_generator_0_v4_03_a \\fs-caedm.et.byu.edu\spence13\ECEN_427\Lab1\hdl\elaborate\clock_generator_0_v4_03_a/hdl/vhdl/clock_generator.vhd
vhdl work ../hdl/clock_generator_0_wrapper.vhd
=======
vhdl clock_generator_v4_03_a C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\clock_generator_v4_03_a/hdl/vhdl/dcm_module.vhd
vhdl clock_generator_v4_03_a C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\clock_generator_v4_03_a/hdl/vhdl/pll_module.vhd
vhdl clock_generator_v4_03_a C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\clock_generator_v4_03_a/hdl/vhdl/mmcm_module.vhd
vhdl clock_generator_v4_03_a C:\Xilinx\13.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\clock_generator_v4_03_a/hdl/vhdl/plle2_module.vhd
VHDL clock_generator_0_v4_03_a \\fs-caedm.et.byu.edu\spence13\ECEN_427\Lab1\hdl\elaborate\clock_generator_0_v4_03_a/hdl/vhdl/clock_generator.vhd
vhdl work ../hdl/clock_generator_0_wrapper.vhd
>>>>>>> 46133ae2d6a022a717e89ee90e8959352f12048c
