# Compile of ClockDividerModule.vhd failed with 3 errors.
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd(17): (vcom-1136) Unknown identifier "ClockFrequency".
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd(17): Type error resolving infix expression "/" as type std.STANDARD.TIME.
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd(19): near "HugeCLK": (vcom-1576) expecting BEGIN.
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd(17): (vcom-1136) Unknown identifier "ClockFrequency".
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd(17): Type error resolving infix expression "/" as type std.STANDARD.TIME.
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd(20): Illegal target for signal assignment.
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd(20): (vcom-1136) Unknown identifier "HugeCLK".
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd(21): Illegal target for signal assignment.
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd(21): (vcom-1136) Unknown identifier "TinyCLK".
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd(22): Illegal target for signal assignment.
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd(22): near "'": syntax error
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd(27): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd(17): (vcom-1136) Unknown identifier "ClockFrequency".
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd(17): Type error resolving infix expression "/" as type std.STANDARD.TIME.
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd(20): (vcom-1136) Unknown identifier "HugeCLK".
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd(20): Illegal concurrent statement.
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd(20): Target type (error) in variable assignment is different from expression type.
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd(20): (vcom-1136) Unknown identifier "HugeCLK".
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd(21): (vcom-1136) Unknown identifier "TinyCLK".
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd(21): Illegal concurrent statement.
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd(21): Target type (error) in variable assignment is different from expression type.
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd(21): (vcom-1136) Unknown identifier "TinyCLK".
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd(22): near "'": syntax error
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd(27): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd(20): Illegal target for signal assignment.
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd(20): (vcom-1136) Unknown identifier "HugeCLK".
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd(21): Illegal target for signal assignment.
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd(21): (vcom-1136) Unknown identifier "TinyCLK".
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd(22): Illegal target for signal assignment.
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd(22): near "'": syntax error
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd(27): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd(18): near "'": syntax error
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd(25): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
vsim -gui work.clockdividermodule
# vsim -gui work.clockdividermodule 
# Start time: 14:28:24 on Apr 04,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.numeric_std(body)
# Loading work.clockdividermodule(sim)
add wave -position insertpoint sim:/clockdividermodule/*
add wave -position insertpoint sim:/clockdividermodule/*
restart
restart
restart
restart
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd(18): near "<=": (vcom-1576) expecting ';'.
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd(25): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd(17): near "'": syntax error
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd(25): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
restart
# Loading work.clockdividermodule(sim)
add wave -position insertpoint  \
sim:/clockdividermodule/Clock
restart
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
restart
# Loading work.clockdividermodule(sim)
run
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd(31): near "=": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd(39): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd(31): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd(31): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd(39): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd(31): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd(31): Signal "Cycle" cannot be target of variable assignment statement.
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd(31): Bad right hand side (infix expression) in variable assignment.
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd(39): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd(31): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd(31): Signal "Cycle" cannot be target of variable assignment statement.
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd(31): Bad right hand side (infix expression) in variable assignment.
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd(39): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd(31): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd(31): Signal "Cycle" cannot be target of variable assignment statement.
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd(31): Bad right hand side (infix expression) in variable assignment.
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd(39): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd(31): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd(31): Signal "Cycle" cannot be target of variable assignment statement.
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd(31): Bad right hand side (infix expression) in variable assignment.
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd(39): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd(31): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd(31): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd(39): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd(31): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd(31): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd(39): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
restart
# Loading ieee.std_logic_unsigned(body)
# Loading work.clockdividermodule(sim)
run
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
restart
# Loading work.clockdividermodule(sim)
run
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
restart
# Loading work.clockdividermodule(sim)
run
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
restart
# Loading work.clockdividermodule(sim)
restart
run
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd(27): near ")": (vcom-1576) expecting STRING or IDENTIFIER or ALL or <<.
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd(33): Illegal concurrent statement.
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd(38): near "process": (vcom-1576) expecting ';'.
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
restart
# Loading work.clockdividermodule(sim)
run
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
restart
# Loading work.clockdividermodule(sim)
run
run
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
restart
# Loading work.clockdividermodule(sim)
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd(26): Illegal target for signal assignment.
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd(26): (vcom-1136) Unknown identifier "ClockCykle".
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd(44): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd(31): near "ClockCykle": syntax error
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd(46): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd(31): near "ClockCycle": syntax error
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd(46): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd(31): near "ClockCycle": syntax error
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd(46): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd(31): near "ClockCycle": syntax error
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd(46): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
restart
# Loading work.clockdividermodule(sim)
run
run
run
run
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
restart
# Loading work.clockdividermodule(sim)
run
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
restart
# Loading work.clockdividermodule(sim)
run
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd(12): near ":=": (vcom-1576) expecting ';'.
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd(12): near ":=": (vcom-1576) expecting ';'.
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd(12): near ":=": (vcom-1576) expecting ';'.
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
restart
# Loading work.clockdividermodule(sim)
run
run
step
restart
restart
restart
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/MiniCPUTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MiniCPUTb
# -- Compiling architecture sim of MiniCPUTb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity CU
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/MiniCPUTb.vhd(48): (vcom-1484) Unknown formal identifier "TinyClock".
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/MiniCPUTb.vhd(49): (vcom-1484) Unknown formal identifier "HugeClock".
# -- Loading entity ProgramCode
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/MiniCPUTb.vhd(56): (vcom-1484) Unknown formal identifier "TinyClock".
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/MiniCPUTb.vhd(64): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/CU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ProgramCode.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/MiniCPUTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MiniCPUTb
# -- Compiling architecture sim of MiniCPUTb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity CU
# -- Loading entity ProgramCode
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/MiniCPUTb.vhd(56): (vcom-1484) Unknown formal identifier "TinyClock".
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/MiniCPUTb.vhd(64): VHDL Compiler exiting
# 
# 
# 4 compiles, 1 failed with 2 errors.
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/CU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ProgramCode.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/MiniCPUTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MiniCPUTb
# -- Compiling architecture sim of MiniCPUTb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity CU
# -- Loading entity ProgramCode
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/MiniCPUTb.vhd(56): (vcom-1484) Unknown formal identifier "TinyClock".
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/MiniCPUTb.vhd(64): VHDL Compiler exiting
# 
# 
# 4 compiles, 1 failed with 2 errors.
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/MiniCPUTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MiniCPUTb
# -- Compiling architecture sim of MiniCPUTb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity CU
# -- Loading entity ProgramCode
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/MiniCPUTb.vhd(56): (vcom-1484) Unknown formal identifier "TinyClock".
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/MiniCPUTb.vhd(64): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/MiniCPUTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MiniCPUTb
# -- Compiling architecture sim of MiniCPUTb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity CU
# -- Loading entity ProgramCode
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/MiniCPUTb.vhd(56): (vcom-1484) Unknown formal identifier "TinyClock".
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/MiniCPUTb.vhd(64): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/MiniCPUTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MiniCPUTb
# -- Compiling architecture sim of MiniCPUTb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity CU
# -- Loading entity ProgramCode
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/MiniCPUTb.vhd(56): (vcom-1484) Unknown formal identifier "TinyClock".
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/MiniCPUTb.vhd(64): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/CU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ProgramCode.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/MiniCPUTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MiniCPUTb
# -- Compiling architecture sim of MiniCPUTb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity CU
# -- Loading entity ProgramCode
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/MiniCPUTb.vhd(56): (vcom-1484) Unknown formal identifier "TinyClock".
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/MiniCPUTb.vhd(63): VHDL Compiler exiting
# 
# 
# 4 compiles, 1 failed with 2 errors.
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/MiniCPUTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MiniCPUTb
# -- Compiling architecture sim of MiniCPUTb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity CU
# -- Loading entity ProgramCode
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/MiniCPUTb.vhd(56): (vcom-1484) Unknown formal identifier "TinyClock".
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/MiniCPUTb.vhd(63): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/CU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ProgramCode.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/MiniCPUTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MiniCPUTb
# -- Compiling architecture sim of MiniCPUTb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity CU
# -- Loading entity ProgramCode
# 
# 
# 4 compiles, 0 failed with no errors.
restart
# Loading work.clockdividermodule(sim)
vsim -gui work.minicputb
# End time: 15:35:18 on Apr 04,2020, Elapsed time: 1:06:54
# Errors: 66, Warnings: 0
# vsim -gui work.minicputb 
# Start time: 15:35:18 on Apr 04,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.minicputb(sim)
# Loading work.clockdividermodule(sim)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
add wave -position insertpoint  \
sim:/minicputb/DataBusA \
sim:/minicputb/AddrBusA \
sim:/minicputb/AddrBusC \
sim:/minicputb/AddrBusD \
sim:/minicputb/AddrBusD2 \
sim:/minicputb/EnRam \
sim:/minicputb/EnRam2 \
sim:/minicputb/ConBusA \
sim:/minicputb/HugeClock \
sim:/minicputb/TinyClock \
sim:/minicputb/ClockCycle
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
run
run
# ** Note: ERROR!
#    Time: 2050 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ERROR!
#    Time: 2850 ms  Iteration: 1  Instance: /minicputb/i_CU
run
# ** Note: ERROR!
#    Time: 3650 ms  Iteration: 1  Instance: /minicputb/i_CU
add wave -position insertpoint  \
sim:/minicputb/i_CU/IR \
sim:/minicputb/i_CU/PC \
sim:/minicputb/i_CU/OPCODE
restart
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
run
run
# ** Note: ERROR!
#    Time: 2050 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ERROR!
#    Time: 2850 ms  Iteration: 1  Instance: /minicputb/i_CU
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/CU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ProgramCode.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/MiniCPUTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MiniCPUTb
# -- Compiling architecture sim of MiniCPUTb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity CU
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/MiniCPUTb.vhd(50): near "ClockCycle": (vcom-1576) expecting ',' or ')'.
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/MiniCPUTb.vhd(52): Statement cannot be labeled.
# -- Loading entity ProgramCode
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/MiniCPUTb.vhd(64): VHDL Compiler exiting
# 
# 
# 4 compiles, 1 failed with 3 errors.
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/CU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ProgramCode.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/MiniCPUTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MiniCPUTb
# -- Compiling architecture sim of MiniCPUTb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity CU
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/MiniCPUTb.vhd(50): near "ClockCycle": (vcom-1576) expecting ',' or ')'.
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/MiniCPUTb.vhd(52): Statement cannot be labeled.
# -- Loading entity ProgramCode
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/MiniCPUTb.vhd(64): VHDL Compiler exiting
# 
# 
# 4 compiles, 1 failed with 3 errors.
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/CU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ProgramCode.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/MiniCPUTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MiniCPUTb
# -- Compiling architecture sim of MiniCPUTb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity CU
# -- Loading entity ProgramCode
# 
# 
# 4 compiles, 0 failed with no errors.
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/CU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ProgramCode.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/MiniCPUTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MiniCPUTb
# -- Compiling architecture sim of MiniCPUTb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity CU
# -- Loading entity ProgramCode
# 
# 
# 4 compiles, 0 failed with no errors.
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/MiniCPUTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MiniCPUTb
# -- Compiling architecture sim of MiniCPUTb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity CU
# -- Loading entity ProgramCode
# 
# 
restart
# Loading work.minicputb(sim)
# Loading work.clockdividermodule(sim)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
run
restart
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
run
add wave -position insertpoint  \
sim:/minicputb/DataBusA \
sim:/minicputb/AddrBusA \
sim:/minicputb/AddrBusC \
sim:/minicputb/AddrBusD \
sim:/minicputb/AddrBusD2 \
sim:/minicputb/EnRam \
sim:/minicputb/EnRam2 \
sim:/minicputb/ConBusA \
sim:/minicputb/HugeClock \
sim:/minicputb/TinyClock \
sim:/minicputb/ClockCycle
add wave -position insertpoint  \
sim:/minicputb/i_CU/IR \
sim:/minicputb/i_CU/PC \
sim:/minicputb/i_CU/OPCODE
run
# ** Note: ERROR!
#    Time: 2050 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ERROR!
#    Time: 2850 ms  Iteration: 1  Instance: /minicputb/i_CU
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/CU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ProgramCode.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/MiniCPUTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MiniCPUTb
# -- Compiling architecture sim of MiniCPUTb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity CU
# -- Loading entity ProgramCode
# 
# 
# 4 compiles, 0 failed with no errors.
restart
# Loading work.minicputb(sim)
# Loading work.clockdividermodule(sim)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Note: Tom cyklus
#    Time: 450 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 650 ms  Iteration: 1  Instance: /minicputb/i_CU
run
# ** Note: Tom cyklus
#    Time: 1250 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 1350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 1450 ms  Iteration: 1  Instance: /minicputb/i_CU
run
# ** Note: Tom cyklus
#    Time: 2050 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2250 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ERROR!
#    Time: 2750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2850 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2950 ms  Iteration: 1  Instance: /minicputb/i_CU
restart
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Note: Tom cyklus
#    Time: 450 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 650 ms  Iteration: 1  Instance: /minicputb/i_CU
run
# ** Note: Tom cyklus
#    Time: 1250 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 1350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 1450 ms  Iteration: 1  Instance: /minicputb/i_CU
run
# ** Note: Tom cyklus
#    Time: 2050 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2250 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ERROR!
#    Time: 2750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2850 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2950 ms  Iteration: 1  Instance: /minicputb/i_CU
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/CU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ProgramCode.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/MiniCPUTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MiniCPUTb
# -- Compiling architecture sim of MiniCPUTb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity CU
# -- Loading entity ProgramCode
# 
# 
# 4 compiles, 0 failed with no errors.
restart
# Loading work.minicputb(sim)
# Loading work.clockdividermodule(sim)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Note: Tom cyklus
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 950 ms  Iteration: 1  Instance: /minicputb/i_CU
run
# ** Note: Tom cyklus
#    Time: 1350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 1450 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 1750 ms  Iteration: 1  Instance: /minicputb/i_CU
run
# ** Note: ERROR!
#    Time: 2050 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2250 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ERROR!
#    Time: 2850 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2950 ms  Iteration: 1  Instance: /minicputb/i_CU
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/CU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ProgramCode.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/MiniCPUTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MiniCPUTb
# -- Compiling architecture sim of MiniCPUTb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity CU
# -- Loading entity ProgramCode
# 
# 
# 4 compiles, 0 failed with no errors.
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/CU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ProgramCode.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/MiniCPUTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MiniCPUTb
# -- Compiling architecture sim of MiniCPUTb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity CU
# -- Loading entity ProgramCode
# 
# 
# 4 compiles, 0 failed with no errors.
restart
# Loading work.minicputb(sim)
# Loading work.clockdividermodule(sim)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Warning in wave window restart: (vish-4014) No objects found matching '/minicputb/DataBusA'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/minicputb/AddrBusA'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/minicputb/AddrBusC'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/minicputb/AddrBusD'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/minicputb/AddrBusD2'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/minicputb/EnRam'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/minicputb/EnRam2'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/minicputb/ConBusA'. 
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Note: Tom cyklus
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 950 ms  Iteration: 1  Instance: /minicputb/i_CU
run
# ** Note: Tom cyklus
#    Time: 1350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 1450 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 1750 ms  Iteration: 1  Instance: /minicputb/i_CU
run
# ** Note: ERROR!
#    Time: 2050 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2250 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ERROR!
#    Time: 2850 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2950 ms  Iteration: 1  Instance: /minicputb/i_CU
add wave -position insertpoint  \
sim:/minicputb/DataBusProgram \
sim:/minicputb/AddrBusProgram \
sim:/minicputb/AddrBusReg \
sim:/minicputb/AddrBusMemInput \
sim:/minicputb/AddrBusMemOutput \
sim:/minicputb/EnRamInput \
sim:/minicputb/EnRamOutput \
sim:/minicputb/ConBusALU
restart
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Note: Tom cyklus
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 950 ms  Iteration: 1  Instance: /minicputb/i_CU
run
# ** Note: Tom cyklus
#    Time: 1350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 1450 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 1750 ms  Iteration: 1  Instance: /minicputb/i_CU
run
# ** Note: ERROR!
#    Time: 2050 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2250 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ERROR!
#    Time: 2850 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2950 ms  Iteration: 1  Instance: /minicputb/i_CU
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/CU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ProgramCode.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/MiniCPUTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MiniCPUTb
# -- Compiling architecture sim of MiniCPUTb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity CU
# -- Loading entity ProgramCode
# ** Error: (vcom-11) Could not find work.memory.
# ** Error (suppressible): C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/MiniCPUTb.vhd(59): (vcom-1195) Cannot find expanded name "work.Memory".
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/MiniCPUTb.vhd(59): Unknown expanded name.
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/MiniCPUTb.vhd(75): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/Memory.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/Memory.vhd(45): Enumeration literal 'X' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/Memory.vhd(51): Cannot drive signal 'DataBusMemOutput' of mode IN.
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/Memory.vhd(55): Cannot drive signal 'DataBusMemOutput' of mode IN.
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/Memory.vhd(59): Cannot drive signal 'DataBusMemOutput' of mode IN.
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/Memory.vhd(59): Enumeration literal 'X' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/Memory.vhd(72): VHDL Compiler exiting
# 
# 
# 5 compiles, 2 failed with 10 errors.
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/Memory.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/Memory.vhd(45): Enumeration literal 'X' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/Memory.vhd(51): Cannot drive signal 'DataBusMemOutput' of mode IN.
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/Memory.vhd(55): Cannot drive signal 'DataBusMemOutput' of mode IN.
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/Memory.vhd(59): Cannot drive signal 'DataBusMemOutput' of mode IN.
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/Memory.vhd(59): Enumeration literal 'X' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/Memory.vhd(72): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/Memory.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/Memory.vhd(45): near ":=": (vcom-1576) expecting => or '|' or '!'.
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/Memory.vhd(51): Cannot drive signal 'DataBusMemOutput' of mode IN.
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/Memory.vhd(55): Cannot drive signal 'DataBusMemOutput' of mode IN.
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/Memory.vhd(59): Cannot drive signal 'DataBusMemOutput' of mode IN.
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/Memory.vhd(59): near ":=": (vcom-1576) expecting => or '|' or '!'.
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/Memory.vhd(72): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/Memory.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/Memory.vhd(51): Cannot drive signal 'DataBusMemOutput' of mode IN.
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/Memory.vhd(55): Cannot drive signal 'DataBusMemOutput' of mode IN.
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/Memory.vhd(59): Cannot drive signal 'DataBusMemOutput' of mode IN.
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/Memory.vhd(72): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/Memory.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/Memory.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/MiniCPUTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MiniCPUTb
# -- Compiling architecture sim of MiniCPUTb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/MiniCPUTb.vhd(67): (vcom-1136) Unknown identifier "DataBusMemInput".
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/MiniCPUTb.vhd(68): (vcom-1136) Unknown identifier "DataBusReg".
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/MiniCPUTb.vhd(69): (vcom-1136) Unknown identifier "DataBusMemOutput".
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/MiniCPUTb.vhd(75): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/MiniCPUTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MiniCPUTb
# -- Compiling architecture sim of MiniCPUTb
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/MiniCPUTb.vhd(30): near ")": (vcom-1576) expecting ';'.
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/MiniCPUTb.vhd(72): (vcom-1136) Unknown identifier "DataBusMemOutput".
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/MiniCPUTb.vhd(78): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/MiniCPUTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MiniCPUTb
# -- Compiling architecture sim of MiniCPUTb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/CU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ProgramCode.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/MiniCPUTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MiniCPUTb
# -- Compiling architecture sim of MiniCPUTb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/Memory.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# 5 compiles, 0 failed with no errors.
restart
# Loading work.minicputb(sim)
# Loading work.clockdividermodule(sim)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: Tom cyklus
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 250 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 250 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 350 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 350 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: Tom cyklus
#    Time: 550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 950 ms  Iteration: 1  Instance: /minicputb/i_CU
run
# ** Note: Tom cyklus
#    Time: 1350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 1450 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 1750 ms  Iteration: 1  Instance: /minicputb/i_CU
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2050 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2050 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: ERROR!
#    Time: 2050 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2150 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2150 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: Tom cyklus
#    Time: 2250 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2250 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2250 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2350 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2350 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2450 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2450 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: Tom cyklus
#    Time: 2550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2550 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2550 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2650 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2650 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2750 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2750 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2850 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2850 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: ERROR!
#    Time: 2850 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2950 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2950 ms  Iteration: 1  Instance: /minicputb/i_Memory
add wave -position insertpoint  \
sim:/minicputb/AddrBusReg \
sim:/minicputb/AddrBusMemInput \
sim:/minicputb/AddrBusMemOutput
add wave -position insertpoint  \
sim:/minicputb/DataBusMemInput \
sim:/minicputb/DataBusReg \
sim:/minicputb/DataBusMemOutput
restart
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: Tom cyklus
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 250 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 250 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 350 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 350 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: Tom cyklus
#    Time: 550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 950 ms  Iteration: 1  Instance: /minicputb/i_CU
run
# ** Note: Tom cyklus
#    Time: 1350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 1450 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 1750 ms  Iteration: 1  Instance: /minicputb/i_CU
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2050 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2050 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: ERROR!
#    Time: 2050 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2150 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2150 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: Tom cyklus
#    Time: 2250 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2250 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2250 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2350 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2350 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2450 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2450 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: Tom cyklus
#    Time: 2550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2550 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2550 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2650 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2650 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2750 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2750 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2850 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2850 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: ERROR!
#    Time: 2850 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2950 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2950 ms  Iteration: 1  Instance: /minicputb/i_Memory
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/Memory.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/Memory.vhd(24): near "<=": (vcom-1576) expecting ';'.
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/Memory.vhd(25): near "<=": (vcom-1576) expecting ';'.
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/Memory.vhd(33): (vcom-1136) Unknown identifier "REG".
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/Memory.vhd(37): (vcom-1136) Unknown identifier "RAM".
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/Memory.vhd(41): (vcom-1136) Unknown identifier "REG".
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/Memory.vhd(51): (vcom-1136) Unknown identifier "RAM".
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/Memory.vhd(55): (vcom-1136) Unknown identifier "REG".
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/Memory.vhd(72): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/Memory.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/Memory.vhd(24): Enumeration literal '0' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/Memory.vhd(25): Enumeration literal '0' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/Memory.vhd(72): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/Memory.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
restart
# Loading work.memory(rtl)
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: Tom cyklus
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 250 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 250 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 350 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 350 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: Tom cyklus
#    Time: 550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 950 ms  Iteration: 1  Instance: /minicputb/i_CU
run
# ** Note: Tom cyklus
#    Time: 1350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 1450 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 1750 ms  Iteration: 1  Instance: /minicputb/i_CU
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2050 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2050 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: ERROR!
#    Time: 2050 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2150 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2150 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: Tom cyklus
#    Time: 2250 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2250 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2250 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2350 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2350 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2450 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2450 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: Tom cyklus
#    Time: 2550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2550 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2550 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2650 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2650 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2750 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2750 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2850 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2850 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: ERROR!
#    Time: 2850 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2950 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2950 ms  Iteration: 1  Instance: /minicputb/i_Memory
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/MiniCPUTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MiniCPUTb
# -- Compiling architecture sim of MiniCPUTb
# ** Error: (vcom-11) Could not find work.numpad.
# ** Error (suppressible): C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/MiniCPUTb.vhd(35): (vcom-1195) Cannot find expanded name "work.Numpad".
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/MiniCPUTb.vhd(35): Unknown expanded name.
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ClockDividerModule
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/MiniCPUTb.vhd(82): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/CU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ProgramCode.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/Memory.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/Numpad.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Numpad
# -- Compiling architecture rtl of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/MiniCPUTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MiniCPUTb
# -- Compiling architecture sim of MiniCPUTb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity Numpad
# -- Loading entity ClockDividerModule
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 6 compiles, 0 failed with no errors.
# ** Note: (vish-4074) File C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/vsim.wlf is still open, viewing file in live viewing mode.
# 
quit -sim
# End time: 17:02:19 on Apr 04,2020, Elapsed time: 1:27:01
# Errors: 81, Warnings: 108
# reading A:/Programs/Quartus/modelsim_ase/win32aloem/../modelsim.ini
# Loading project CPU
# Compile of ProgramCode.vhd was successful.
# Compile of ALU.vhd failed with 3 errors.
# Compile of ClockDividerModule.vhd was successful.
# Compile of CU.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of Numpad.vhd was successful.
# Compile of MiniCPUTb.vhd was successful.
# 7 compiles, 1 failed with 3 errors.
vsim -gui work.clockdividermodule work.cu work.memory work.minicputb work.numpad work.programcode
# vsim -gui work.clockdividermodule work.cu work.memory work.minicputb work.numpad work.programcode 
# Start time: 17:03:15 on Apr 04,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.clockdividermodule(sim)
# Loading work.cu(rtl)
# Loading work.memory(rtl)
# Loading work.minicputb(sim)
# Loading work.numpad(rtl)
# Loading work.programcode(rtl)
add wave -position insertpoint  \
sim:/clockdividermodule/TinyClock \
sim:/clockdividermodule/Cycle
add wave -position insertpoint  \
sim:/numpad/NumpadReg
restart
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: Tom cyklus
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 250 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 250 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 350 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 350 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: Tom cyklus
#    Time: 550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 950 ms  Iteration: 1  Instance: /minicputb/i_CU
run
# ** Note: Tom cyklus
#    Time: 1350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 1450 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 1750 ms  Iteration: 1  Instance: /minicputb/i_CU
add wave -position insertpoint  \
sim:/memory/DataBusMemInput \
sim:/memory/DataBusReg \
sim:/memory/DataBusMemOutput
add wave -position insertpoint  \
sim:/memory/AddrBusMemInput \
sim:/memory/AddrBusMemOutput \
sim:/memory/AddrBusReg
add wave -position insertpoint  \
sim:/memory/EnRamInput \
sim:/memory/EnRamOutput
add wave -position insertpoint  \
sim:/memory/REG \
sim:/memory/RAM
add wave -position insertpoint  \
sim:/cu/IR \
sim:/cu/PC \
sim:/cu/OPCODE
add wave -position insertpoint  \
sim:/cu/ConBusALU
restart
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/wave.do
restart
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: Tom cyklus
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 250 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 250 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 350 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 350 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: Tom cyklus
#    Time: 550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 950 ms  Iteration: 1  Instance: /minicputb/i_CU
run
# ** Note: Tom cyklus
#    Time: 1350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 1450 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 1750 ms  Iteration: 1  Instance: /minicputb/i_CU
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2050 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2050 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: ERROR!
#    Time: 2050 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2150 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2150 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: Tom cyklus
#    Time: 2250 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2250 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2250 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2350 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2350 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2450 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2450 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: Tom cyklus
#    Time: 2550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2550 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2550 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2650 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2650 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2750 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2750 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2850 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2850 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: ERROR!
#    Time: 2850 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2950 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2950 ms  Iteration: 1  Instance: /minicputb/i_Memory
vsim -gui work.minicputb
# End time: 17:08:59 on Apr 04,2020, Elapsed time: 0:05:44
# Errors: 2, Warnings: 40
# vsim -gui work.minicputb 
# Start time: 17:08:59 on Apr 04,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.minicputb(sim)
# Loading work.numpad(rtl)
# Loading work.clockdividermodule(sim)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
vsim -gui work.clockdividermodule work.cu work.memory work.minicputb work.numpad work.programcode
# End time: 17:09:27 on Apr 04,2020, Elapsed time: 0:00:28
# Errors: 0, Warnings: 0
# vsim -gui work.clockdividermodule work.cu work.memory work.minicputb work.numpad work.programcode 
# Start time: 17:09:28 on Apr 04,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.clockdividermodule(sim)
# Loading work.cu(rtl)
# Loading work.memory(rtl)
# Loading work.minicputb(sim)
# Loading work.numpad(rtl)
# Loading work.programcode(rtl)
restart
add wave -position insertpoint  \
sim:/clockdividermodule/HugeClock \
sim:/clockdividermodule/TinyClock \
sim:/clockdividermodule/ClockCycle
restart
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: Tom cyklus
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 250 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 250 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 350 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 350 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: Tom cyklus
#    Time: 550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 950 ms  Iteration: 1  Instance: /minicputb/i_CU
run
# ** Note: Tom cyklus
#    Time: 1350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 1450 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 1750 ms  Iteration: 1  Instance: /minicputb/i_CU
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2050 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2050 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: ERROR!
#    Time: 2050 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2150 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2150 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: Tom cyklus
#    Time: 2250 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2250 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2250 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2350 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2350 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2450 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2450 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: Tom cyklus
#    Time: 2550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2550 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2550 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2650 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2650 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2750 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2750 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2850 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2850 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: ERROR!
#    Time: 2850 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2950 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2950 ms  Iteration: 1  Instance: /minicputb/i_Memory
add wave -position insertpoint  \
sim:/minicputb/DataBusProgram \
sim:/minicputb/AddrBusProgram \
sim:/minicputb/AddrBusReg \
sim:/minicputb/AddrBusMemInput \
sim:/minicputb/AddrBusMemOutput \
sim:/minicputb/EnRamInput \
sim:/minicputb/EnRamOutput \
sim:/minicputb/ConBusALU \
sim:/minicputb/DataBusMemInput \
sim:/minicputb/DataBusReg \
sim:/minicputb/DataBusMemOutput \
sim:/minicputb/NumpadReg
restart
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: Tom cyklus
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 250 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 250 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 350 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 350 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: Tom cyklus
#    Time: 550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 950 ms  Iteration: 1  Instance: /minicputb/i_CU
run
# ** Note: Tom cyklus
#    Time: 1350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 1450 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 1750 ms  Iteration: 1  Instance: /minicputb/i_CU
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2050 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2050 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: ERROR!
#    Time: 2050 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2150 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2150 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: Tom cyklus
#    Time: 2250 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2250 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2250 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2350 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2350 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2450 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2450 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: Tom cyklus
#    Time: 2550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2550 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2550 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2650 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2650 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2750 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2750 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2850 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2850 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: ERROR!
#    Time: 2850 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2950 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2950 ms  Iteration: 1  Instance: /minicputb/i_Memory
# Compile of ProgramCode.vhd failed with 7 errors.
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ProgramCode.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# ** Error (suppressible): C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ProgramCode.vhd(19): (vcom-1272) Length of expected is 32; length of actual is 6.
# ** Error (suppressible): C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ProgramCode.vhd(19): (vcom-1272) Length of expected is 32; length of actual is 8.
# ** Error (suppressible): C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ProgramCode.vhd(19): (vcom-1272) Length of expected is 32; length of actual is 8.
# ** Error (suppressible): C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ProgramCode.vhd(19): (vcom-1272) Length of expected is 32; length of actual is 1.
# ** Error (suppressible): C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ProgramCode.vhd(19): (vcom-1272) Length of expected is 32; length of actual is 8.
# ** Error (suppressible): C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ProgramCode.vhd(19): (vcom-1272) Length of expected is 32; length of actual is 1.
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ProgramCode.vhd(34): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ProgramCode.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
restart
# Loading work.programcode(rtl)
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: Tom cyklus
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 250 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 250 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 350 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 350 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: Tom cyklus
#    Time: 550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 950 ms  Iteration: 1  Instance: /minicputb/i_CU
run
# ** Note: Tom cyklus
#    Time: 1350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 1450 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 1750 ms  Iteration: 1  Instance: /minicputb/i_CU
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ProgramCode.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
restart
# Loading work.programcode(rtl)
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: Tom cyklus
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 250 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 250 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 350 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 350 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: Tom cyklus
#    Time: 550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 950 ms  Iteration: 1  Instance: /minicputb/i_CU
run
# ** Note: Tom cyklus
#    Time: 1350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 1450 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 1750 ms  Iteration: 1  Instance: /minicputb/i_CU
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ProgramCode.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/CU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/Memory.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/Numpad.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Numpad
# -- Compiling architecture rtl of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ALU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ALU
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ALU.vhd(8): (vcom-1136) Unknown identifier "DataBusMemInput".
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ALU.vhd(8): Bad resolution function (STD_LOGIC_VECTOR) for type (error).
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ALU.vhd(8): near ":": (vcom-1576) expecting ';' or ')'.
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/MiniCPUTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MiniCPUTb
# -- Compiling architecture sim of MiniCPUTb
# ** Error: (vcom-11) Could not find work.alu.
# ** Error (suppressible): C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/MiniCPUTb.vhd(35): (vcom-1195) Cannot find expanded name "work.ALU".
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/MiniCPUTb.vhd(35): Unknown expanded name.
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity Numpad
# -- Loading entity ClockDividerModule
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/MiniCPUTb.vhd(90): VHDL Compiler exiting
# 
# 
# 7 compiles, 2 failed with 7 errors.
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ALU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ALU
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ALU.vhd(8): (vcom-1136) Unknown identifier "DataBusMemInput".
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ALU.vhd(8): Bad resolution function (STD_LOGIC_VECTOR) for type (error).
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ALU.vhd(8): near ":": (vcom-1576) expecting ';' or ')'.
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/MiniCPUTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MiniCPUTb
# -- Compiling architecture sim of MiniCPUTb
# ** Error: (vcom-11) Could not find work.alu.
# ** Error (suppressible): C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/MiniCPUTb.vhd(35): (vcom-1195) Cannot find expanded name "work.ALU".
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/MiniCPUTb.vhd(35): Unknown expanded name.
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity Numpad
# -- Loading entity ClockDividerModule
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/MiniCPUTb.vhd(90): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ALU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ALU
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ALU.vhd(8): (vcom-1136) Unknown identifier "DataBusMemInput".
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ALU.vhd(8): Bad resolution function (STD_LOGIC_VECTOR) for type (error).
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ALU.vhd(8): near ":": (vcom-1576) expecting ';' or ')'.
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ALU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/MiniCPUTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MiniCPUTb
# -- Compiling architecture sim of MiniCPUTb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ALU
# -- Loading entity Numpad
# -- Loading entity ClockDividerModule
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
vsim -gui work.alu work.clockdividermodule work.cu work.memory work.minicputb work.numpad work.programcode
# End time: 17:27:11 on Apr 04,2020, Elapsed time: 0:17:43
# Errors: 20, Warnings: 80
# vsim -gui work.alu work.clockdividermodule work.cu work.memory work.minicputb work.numpad work.programcode 
# Start time: 17:27:11 on Apr 04,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.alu(rtl)
# Loading ieee.numeric_std(body)
# Loading work.clockdividermodule(sim)
# Loading work.cu(rtl)
# Loading work.memory(rtl)
# Loading work.minicputb(sim)
# Loading work.numpad(rtl)
# Loading work.programcode(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /minicputb/i_ALU/DataBusMemOutput(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /minicputb/i_ALU/DataBusMemOutput(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /minicputb/i_ALU/DataBusMemOutput(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /minicputb/i_ALU/DataBusMemOutput(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /minicputb/i_ALU/DataBusMemOutput(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /minicputb/i_ALU/DataBusMemOutput(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /minicputb/i_ALU/DataBusMemOutput(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /minicputb/i_ALU/DataBusMemOutput(0) has no driver.
# This port will contribute value (U) to the signal network.
restart
# ** Warning: (vsim-8683) Uninitialized out port /minicputb/i_ALU/DataBusMemOutput(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /minicputb/i_ALU/DataBusMemOutput(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /minicputb/i_ALU/DataBusMemOutput(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /minicputb/i_ALU/DataBusMemOutput(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /minicputb/i_ALU/DataBusMemOutput(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /minicputb/i_ALU/DataBusMemOutput(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /minicputb/i_ALU/DataBusMemOutput(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /minicputb/i_ALU/DataBusMemOutput(0) has no driver.
# This port will contribute value (U) to the signal network.
add wave -position insertpoint  \
sim:/minicputb/DataBusProgram \
sim:/minicputb/AddrBusProgram \
sim:/minicputb/AddrBusReg \
sim:/minicputb/AddrBusMemInput \
sim:/minicputb/AddrBusMemOutput \
sim:/minicputb/EnRamInput \
sim:/minicputb/EnRamOutput \
sim:/minicputb/ConBusALU \
sim:/minicputb/HugeClock \
sim:/minicputb/TinyClock \
sim:/minicputb/ClockCycle \
sim:/minicputb/DataBusMemInput \
sim:/minicputb/DataBusReg \
sim:/minicputb/DataBusMemOutput \
sim:/minicputb/NumpadReg
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: Tom cyklus
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 250 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 250 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 350 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 350 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: Tom cyklus
#    Time: 550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 950 ms  Iteration: 1  Instance: /minicputb/i_CU
run
# ** Note: Tom cyklus
#    Time: 1350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 1450 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 1750 ms  Iteration: 1  Instance: /minicputb/i_CU
run
# ** Note: Tom cyklus
#    Time: 2150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2250 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2850 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2850 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: ERROR!
#    Time: 2850 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2950 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2950 ms  Iteration: 1  Instance: /minicputb/i_Memory
run
# ** Note: Tom cyklus
#    Time: 3050 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3050 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3050 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3150 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3150 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3250 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3250 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: Tom cyklus
#    Time: 3350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3350 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3350 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3450 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3450 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3550 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3550 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3650 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3650 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: ERROR!
#    Time: 3650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3750 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3750 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: Tom cyklus
#    Time: 3850 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3850 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3850 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3950 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3950 ms  Iteration: 1  Instance: /minicputb/i_Memory
add wave -position insertpoint  \
sim:/cu/IR \
sim:/cu/PC \
sim:/cu/OPCODE
restart
# ** Warning: (vsim-8683) Uninitialized out port /minicputb/i_ALU/DataBusMemOutput(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /minicputb/i_ALU/DataBusMemOutput(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /minicputb/i_ALU/DataBusMemOutput(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /minicputb/i_ALU/DataBusMemOutput(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /minicputb/i_ALU/DataBusMemOutput(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /minicputb/i_ALU/DataBusMemOutput(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /minicputb/i_ALU/DataBusMemOutput(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /minicputb/i_ALU/DataBusMemOutput(0) has no driver.
# This port will contribute value (U) to the signal network.
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: Tom cyklus
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 250 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 250 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 350 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 350 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: Tom cyklus
#    Time: 550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 950 ms  Iteration: 1  Instance: /minicputb/i_CU
run
# ** Note: Tom cyklus
#    Time: 1350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 1450 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 1750 ms  Iteration: 1  Instance: /minicputb/i_CU
run
# ** Note: Tom cyklus
#    Time: 2150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2250 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2850 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2850 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: ERROR!
#    Time: 2850 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2950 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2950 ms  Iteration: 1  Instance: /minicputb/i_Memory
run
# ** Note: Tom cyklus
#    Time: 3050 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3050 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3050 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3150 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3150 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3250 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3250 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: Tom cyklus
#    Time: 3350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3350 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3350 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3450 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3450 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3550 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3550 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3650 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3650 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: ERROR!
#    Time: 3650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3750 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3750 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: Tom cyklus
#    Time: 3850 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3850 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3850 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3950 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3950 ms  Iteration: 1  Instance: /minicputb/i_Memory
vsim -gui work.minicputb
# End time: 17:30:20 on Apr 04,2020, Elapsed time: 0:03:09
# Errors: 4, Warnings: 92
# vsim -gui work.minicputb 
# Start time: 17:30:20 on Apr 04,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.minicputb(sim)
# Loading work.alu(rtl)
# Loading work.numpad(rtl)
# Loading work.clockdividermodule(sim)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /minicputb/i_ALU/DataBusMemOutput(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /minicputb/i_ALU/DataBusMemOutput(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /minicputb/i_ALU/DataBusMemOutput(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /minicputb/i_ALU/DataBusMemOutput(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /minicputb/i_ALU/DataBusMemOutput(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /minicputb/i_ALU/DataBusMemOutput(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /minicputb/i_ALU/DataBusMemOutput(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /minicputb/i_ALU/DataBusMemOutput(0) has no driver.
# This port will contribute value (U) to the signal network.
restart
# ** Warning: (vsim-8683) Uninitialized out port /minicputb/i_ALU/DataBusMemOutput(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /minicputb/i_ALU/DataBusMemOutput(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /minicputb/i_ALU/DataBusMemOutput(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /minicputb/i_ALU/DataBusMemOutput(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /minicputb/i_ALU/DataBusMemOutput(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /minicputb/i_ALU/DataBusMemOutput(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /minicputb/i_ALU/DataBusMemOutput(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /minicputb/i_ALU/DataBusMemOutput(0) has no driver.
# This port will contribute value (U) to the signal network.
add wave -position insertpoint  \
sim:/minicputb/DataBusProgram \
sim:/minicputb/AddrBusProgram \
sim:/minicputb/AddrBusReg \
sim:/minicputb/AddrBusMemInput \
sim:/minicputb/AddrBusMemOutput \
sim:/minicputb/EnRamInput \
sim:/minicputb/EnRamOutput \
sim:/minicputb/ConBusALU \
sim:/minicputb/HugeClock \
sim:/minicputb/TinyClock \
sim:/minicputb/ClockCycle \
sim:/minicputb/DataBusMemInput \
sim:/minicputb/DataBusReg \
sim:/minicputb/DataBusMemOutput \
sim:/minicputb/NumpadReg
add wave -position insertpoint  \
sim:/minicputb/i_CU/IR \
sim:/minicputb/i_CU/PC \
sim:/minicputb/i_CU/OPCODE
restart
# ** Warning: (vsim-8683) Uninitialized out port /minicputb/i_ALU/DataBusMemOutput(7) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /minicputb/i_ALU/DataBusMemOutput(6) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /minicputb/i_ALU/DataBusMemOutput(5) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /minicputb/i_ALU/DataBusMemOutput(4) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /minicputb/i_ALU/DataBusMemOutput(3) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /minicputb/i_ALU/DataBusMemOutput(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /minicputb/i_ALU/DataBusMemOutput(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /minicputb/i_ALU/DataBusMemOutput(0) has no driver.
# This port will contribute value (U) to the signal network.
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: Tom cyklus
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 250 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 250 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 350 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 350 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: Tom cyklus
#    Time: 550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 950 ms  Iteration: 1  Instance: /minicputb/i_CU
run
# ** Note: Tom cyklus
#    Time: 1350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 1450 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 1750 ms  Iteration: 1  Instance: /minicputb/i_CU
run
# ** Note: Tom cyklus
#    Time: 2150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2250 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2850 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2850 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: ERROR!
#    Time: 2850 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2950 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2950 ms  Iteration: 1  Instance: /minicputb/i_Memory
run
# ** Note: Tom cyklus
#    Time: 3050 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3050 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3050 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3150 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3150 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3250 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3250 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: Tom cyklus
#    Time: 3350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3350 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3350 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3450 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3450 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3550 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3550 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3650 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3650 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: ERROR!
#    Time: 3650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3750 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3750 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: Tom cyklus
#    Time: 3850 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3850 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3850 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3950 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3950 ms  Iteration: 1  Instance: /minicputb/i_Memory
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ProgramCode.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/CU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/Memory.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/Numpad.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Numpad
# -- Compiling architecture rtl of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ALU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/MiniCPUTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MiniCPUTb
# -- Compiling architecture sim of MiniCPUTb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ALU
# -- Loading entity Numpad
# -- Loading entity ClockDividerModule
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 7 compiles, 0 failed with no errors.
restart
# Loading work.minicputb(sim)
# Loading work.alu(rtl)
# Loading work.numpad(rtl)
# Loading work.clockdividermodule(sim)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Note: ConBus ikke defineret
#    Time: 0 ps  Iteration: 0  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: ConBus ikke defineret
#    Time: 100 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: ConBus ikke defineret
#    Time: 200 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 250 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 250 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 250 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: ConBus ikke defineret
#    Time: 300 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 350 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 350 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 350 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: ConBus ikke defineret
#    Time: 400 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 450 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 500 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 550 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 600 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 650 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 700 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 750 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 800 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 850 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 900 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 950 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 1 sec  Iteration: 1  Instance: /minicputb/i_ALU
run
# ** Note: ConBus ikke defineret
#    Time: 1050 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 1100 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 1150 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 1200 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 1250 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 1300 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 1350 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 1350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 1400 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 1450 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 1450 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 1500 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 1550 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 1600 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 1650 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 1700 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 1750 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 1750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 1800 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 1850 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 1900 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 1950 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 2 sec  Iteration: 1  Instance: /minicputb/i_ALU
run
# ** Note: ConBus ikke defineret
#    Time: 2050 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 2150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2250 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2850 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2850 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: ERROR!
#    Time: 2850 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2950 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2950 ms  Iteration: 1  Instance: /minicputb/i_Memory
run
# ** Note: Tom cyklus
#    Time: 3050 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3050 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3050 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3150 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3150 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3250 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3250 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: Tom cyklus
#    Time: 3350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3350 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3350 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3450 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3450 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3550 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3550 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3650 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3650 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: ERROR!
#    Time: 3650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3750 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3750 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: Tom cyklus
#    Time: 3850 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3850 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3850 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3950 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3950 ms  Iteration: 1  Instance: /minicputb/i_Memory
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ProgramCode.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/CU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/Memory.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/Numpad.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Numpad
# -- Compiling architecture rtl of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ALU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/MiniCPUTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MiniCPUTb
# -- Compiling architecture sim of MiniCPUTb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ALU
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/MiniCPUTb.vhd(41): (vcom-1035) Formal port "NumpadReg" has OPEN or no actual associated with it.
# -- Loading entity Numpad
# -- Loading entity ClockDividerModule
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/MiniCPUTb.vhd(85): (vcom-1484) Unknown formal identifier "NumpadReg".
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/MiniCPUTb.vhd(91): VHDL Compiler exiting
# 
# 
# 7 compiles, 1 failed with 3 errors.
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ProgramCode.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/CU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/Memory.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/Numpad.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Numpad
# -- Compiling architecture rtl of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ALU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/MiniCPUTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MiniCPUTb
# -- Compiling architecture sim of MiniCPUTb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ALU
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/MiniCPUTb.vhd(41): (vcom-1035) Formal port "NumpadReg" has OPEN or no actual associated with it.
# -- Loading entity Numpad
# -- Loading entity ClockDividerModule
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/MiniCPUTb.vhd(85): (vcom-1484) Unknown formal identifier "NumpadReg".
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/MiniCPUTb.vhd(91): VHDL Compiler exiting
# 
# 
# 7 compiles, 1 failed with 3 errors.
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/MiniCPUTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MiniCPUTb
# -- Compiling architecture sim of MiniCPUTb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ALU
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/MiniCPUTb.vhd(41): (vcom-1035) Formal port "NumpadReg" has OPEN or no actual associated with it.
# -- Loading entity Numpad
# -- Loading entity ClockDividerModule
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/MiniCPUTb.vhd(85): (vcom-1484) Unknown formal identifier "NumpadReg".
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/MiniCPUTb.vhd(91): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ProgramCode.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/CU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/Memory.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/Numpad.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Numpad
# -- Compiling architecture rtl of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ALU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/MiniCPUTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MiniCPUTb
# -- Compiling architecture sim of MiniCPUTb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ALU
# -- Loading entity Numpad
# -- Loading entity ClockDividerModule
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 7 compiles, 0 failed with no errors.
restart
# Loading work.minicputb(sim)
# Loading work.alu(rtl)
# Loading work.numpad(rtl)
# Loading work.clockdividermodule(sim)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Note: ConBus ikke defineret
#    Time: 0 ps  Iteration: 0  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: ConBus ikke defineret
#    Time: 100 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: ConBus ikke defineret
#    Time: 200 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 250 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 250 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 250 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: ConBus ikke defineret
#    Time: 300 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 350 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 350 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 350 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: ConBus ikke defineret
#    Time: 400 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 450 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 500 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 550 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 600 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 650 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 700 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 750 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 800 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 850 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 900 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 950 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 1 sec  Iteration: 1  Instance: /minicputb/i_ALU
run
# ** Note: ConBus ikke defineret
#    Time: 1050 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 1100 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 1150 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 1200 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 1250 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 1300 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 1350 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 1350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 1400 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 1450 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 1450 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 1500 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 1550 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 1600 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 1650 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 1700 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 1750 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 1750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 1800 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 1850 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 1900 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 1950 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 2 sec  Iteration: 1  Instance: /minicputb/i_ALU
run
# ** Note: ConBus ikke defineret
#    Time: 2050 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 2150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2250 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2850 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2850 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: ERROR!
#    Time: 2850 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2950 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2950 ms  Iteration: 1  Instance: /minicputb/i_Memory
run
# ** Note: Tom cyklus
#    Time: 3050 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3050 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3050 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3150 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3150 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3250 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3250 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: Tom cyklus
#    Time: 3350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3350 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3350 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3450 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3450 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3550 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3550 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3650 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3650 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: ERROR!
#    Time: 3650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3750 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3750 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: Tom cyklus
#    Time: 3850 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3850 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3850 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3950 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3950 ms  Iteration: 1  Instance: /minicputb/i_Memory
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ProgramCode.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/CU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/Memory.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/Numpad.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Numpad
# -- Compiling architecture rtl of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ALU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ALU
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ALU.vhd(12): near "UU": (vcom-1205) Illegal character 'U' in bit string literal.
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ALU.vhd(12): near "UU": (vcom-1205) Illegal character 'U' in bit string literal.
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ALU.vhd(12): Bit string literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ALU.vhd(15): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/MiniCPUTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MiniCPUTb
# -- Compiling architecture sim of MiniCPUTb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ALU
# -- Loading entity Numpad
# -- Loading entity ClockDividerModule
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 7 compiles, 1 failed with 4 errors.
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ALU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ALU
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ALU.vhd(12): near "UU": (vcom-1205) Illegal character 'U' in bit string literal.
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ALU.vhd(12): near "UU": (vcom-1205) Illegal character 'U' in bit string literal.
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ALU.vhd(12): Bit string literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ALU.vhd(15): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ALU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ALU
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ALU.vhd(12): String literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ALU.vhd(15): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ALU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ALU
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ALU.vhd(12): near "'": syntax error
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ALU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ALU
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ALU.vhd(12): (vcom-1136) Unknown identifier "UUUUUUUU".
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ALU.vhd(12): (vcom-1136) Unknown identifier "UUUUUUUU".
# ** Warning: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ALU.vhd(12): (vcom-1346) Default expression of interface object is not globally static.
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ALU.vhd(15): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ALU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ALU
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ALU.vhd(12): Bit string literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ALU.vhd(15): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ALU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ALU
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ALU.vhd(12): Bit string literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ALU.vhd(15): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ALU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ALU
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ALU.vhd(12): Bit string literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ALU.vhd(15): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ALU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ALU
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ALU.vhd(12): Bit string literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ALU.vhd(15): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/MiniCPUTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MiniCPUTb
# -- Compiling architecture sim of MiniCPUTb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ALU
# -- Loading entity Numpad
# -- Loading entity ClockDividerModule
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ALU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ALU
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ALU.vhd(12): Bit string literal found where non-array type ieee.std_logic_1164.STD_LOGIC was expected.
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ALU.vhd(15): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ALU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ProgramCode.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/CU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/Memory.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/Numpad.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Numpad
# -- Compiling architecture rtl of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ALU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/MiniCPUTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MiniCPUTb
# -- Compiling architecture sim of MiniCPUTb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ALU
# -- Loading entity Numpad
# -- Loading entity ClockDividerModule
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 7 compiles, 0 failed with no errors.
restart
# Loading work.minicputb(sim)
# Loading work.alu(rtl)
# Loading work.numpad(rtl)
# Loading work.clockdividermodule(sim)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Note: ConBus ikke defineret
#    Time: 0 ps  Iteration: 0  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: ConBus ikke defineret
#    Time: 100 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: ConBus ikke defineret
#    Time: 200 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 250 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 250 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 250 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: ConBus ikke defineret
#    Time: 300 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 350 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 350 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 350 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: ConBus ikke defineret
#    Time: 400 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 450 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 500 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 550 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 600 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 650 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 700 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 750 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 800 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 850 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 900 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 950 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 1 sec  Iteration: 1  Instance: /minicputb/i_ALU
run
# ** Note: ConBus ikke defineret
#    Time: 1050 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 1100 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 1150 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 1200 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 1250 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 1300 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 1350 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 1350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 1400 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 1450 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 1450 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 1500 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 1550 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 1600 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 1650 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 1700 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 1750 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 1750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 1800 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 1850 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 1900 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 1950 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 2 sec  Iteration: 1  Instance: /minicputb/i_ALU
run
# ** Note: ConBus ikke defineret
#    Time: 2050 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 2150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2250 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2850 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2850 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: ERROR!
#    Time: 2850 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2950 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2950 ms  Iteration: 1  Instance: /minicputb/i_Memory
run
# ** Note: Tom cyklus
#    Time: 3050 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3050 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3050 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3150 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3150 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3250 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3250 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: Tom cyklus
#    Time: 3350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3350 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3350 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3450 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3450 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3550 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3550 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3650 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3650 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: ERROR!
#    Time: 3650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3750 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3750 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: Tom cyklus
#    Time: 3850 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3850 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3850 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3950 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3950 ms  Iteration: 1  Instance: /minicputb/i_Memory
restart
run
# ** Note: ConBus ikke defineret
#    Time: 0 ps  Iteration: 0  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: ConBus ikke defineret
#    Time: 100 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: ConBus ikke defineret
#    Time: 200 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 250 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 250 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 250 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: ConBus ikke defineret
#    Time: 300 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 350 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 350 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 350 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: ConBus ikke defineret
#    Time: 400 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 450 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 500 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 550 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 600 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 650 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 700 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 750 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 800 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 850 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 900 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 950 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 1 sec  Iteration: 1  Instance: /minicputb/i_ALU
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ProgramCode.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ProgramCode.vhd(14): String literal found where type ProMem_type, whose element type ieee.std_logic_1164.STD_LOGIC_VECTOR is not an enumeration type, was expected.
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ProgramCode.vhd(34): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/CU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/Memory.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/Numpad.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Numpad
# -- Compiling architecture rtl of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ALU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/MiniCPUTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MiniCPUTb
# -- Compiling architecture sim of MiniCPUTb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ALU
# -- Loading entity Numpad
# -- Loading entity ClockDividerModule
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 7 compiles, 1 failed with 2 errors.
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ProgramCode.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ProgramCode.vhd(14): String literal found where type ProMem_type, whose element type ieee.std_logic_1164.STD_LOGIC_VECTOR is not an enumeration type, was expected.
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ProgramCode.vhd(34): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ProgramCode.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# ** Error (suppressible): C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ProgramCode.vhd(14): (vcom-1272) Length of expected is 32; length of actual is 24.
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ProgramCode.vhd(34): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ProgramCode.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# ** Error (suppressible): C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ProgramCode.vhd(14): (vcom-1272) Length of expected is 32; length of actual is 28.
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ProgramCode.vhd(34): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ProgramCode.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# ** Error (suppressible): C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ProgramCode.vhd(14): (vcom-1272) Length of expected is 32; length of actual is 28.
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ProgramCode.vhd(34): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ProgramCode.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ProgramCode.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/CU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/Memory.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/Numpad.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Numpad
# -- Compiling architecture rtl of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ALU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/MiniCPUTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MiniCPUTb
# -- Compiling architecture sim of MiniCPUTb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ALU
# -- Loading entity Numpad
# -- Loading entity ClockDividerModule
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 7 compiles, 0 failed with no errors.
restart
# Loading work.minicputb(sim)
# Loading work.alu(rtl)
# Loading work.numpad(rtl)
# Loading work.clockdividermodule(sim)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Note: ConBus ikke defineret
#    Time: 0 ps  Iteration: 0  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: ConBus ikke defineret
#    Time: 100 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: ConBus ikke defineret
#    Time: 200 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 250 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 250 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 250 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: ConBus ikke defineret
#    Time: 300 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 350 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 350 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 350 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: ConBus ikke defineret
#    Time: 400 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 450 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 500 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 550 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 600 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 650 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 700 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 750 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 800 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 850 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 900 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 950 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 1 sec  Iteration: 1  Instance: /minicputb/i_ALU
run
# ** Note: ConBus ikke defineret
#    Time: 1050 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 1100 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 1150 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 1200 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 1250 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 1300 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 1350 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 1350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 1400 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 1450 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 1450 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 1500 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 1550 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 1600 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 1650 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 1700 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 1750 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 1750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 1800 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 1850 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 1900 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 1950 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 2 sec  Iteration: 1  Instance: /minicputb/i_ALU
run
# ** Note: ConBus ikke defineret
#    Time: 2050 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 2150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2250 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 2900 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 2950 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 2950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 3 sec  Iteration: 1  Instance: /minicputb/i_ALU
run
# ** Note: ConBus ikke defineret
#    Time: 3050 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 3050 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 3100 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 3150 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 3200 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 3250 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 3300 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 3350 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 3350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 3400 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 3450 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 3500 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 3550 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 3600 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 3650 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 3700 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 3750 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 3750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 3800 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 3850 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 3850 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 3900 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 3950 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 4 sec  Iteration: 1  Instance: /minicputb/i_ALU
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ProgramCode.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/CU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/Memory.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/Numpad.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Numpad
# -- Compiling architecture rtl of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ALU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/MiniCPUTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MiniCPUTb
# -- Compiling architecture sim of MiniCPUTb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ALU
# -- Loading entity Numpad
# -- Loading entity ClockDividerModule
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 7 compiles, 0 failed with no errors.
restart
# Loading work.minicputb(sim)
# Loading work.alu(rtl)
# Loading work.numpad(rtl)
# Loading work.clockdividermodule(sim)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Note: ConBus ikke defineret
#    Time: 0 ps  Iteration: 0  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: ConBus ikke defineret
#    Time: 100 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: ConBus ikke defineret
#    Time: 200 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 250 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 250 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 250 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: ConBus ikke defineret
#    Time: 300 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 350 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 350 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 350 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: ConBus ikke defineret
#    Time: 400 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 450 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 500 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 550 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 600 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 650 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 700 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 750 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 800 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 850 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 900 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 950 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 1 sec  Iteration: 1  Instance: /minicputb/i_ALU
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ProgramCode.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/CU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/Memory.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/Numpad.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Numpad
# -- Compiling architecture rtl of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ALU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/MiniCPUTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MiniCPUTb
# -- Compiling architecture sim of MiniCPUTb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ALU
# -- Loading entity Numpad
# -- Loading entity ClockDividerModule
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 7 compiles, 0 failed with no errors.
restart
# Loading work.minicputb(sim)
# Loading work.alu(rtl)
# Loading work.numpad(rtl)
# Loading work.clockdividermodule(sim)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Note: ConBus ikke defineret
#    Time: 0 ps  Iteration: 0  Instance: /minicputb/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: Tom cyklus
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 250 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 250 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 350 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 350 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: ConBus ikke defineret
#    Time: 450 ms  Iteration: 2  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 950 ms  Iteration: 1  Instance: /minicputb/i_CU
run
# ** Note: ConBus ikke defineret
#    Time: 1250 ms  Iteration: 2  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 1350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 1450 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 1750 ms  Iteration: 1  Instance: /minicputb/i_CU
run
# ** Note: Tom cyklus
#    Time: 2150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2250 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 2850 ms  Iteration: 2  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 2950 ms  Iteration: 1  Instance: /minicputb/i_CU
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ProgramCode.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/CU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/Memory.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/Memory.vhd(53): Cannot read output "DataBusMemOutput".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/Memory.vhd(57): Cannot read output "DataBusMemOutput".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/Memory.vhd(70): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/Numpad.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Numpad
# -- Compiling architecture rtl of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ALU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/MiniCPUTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MiniCPUTb
# -- Compiling architecture sim of MiniCPUTb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ALU
# -- Loading entity Numpad
# -- Loading entity ClockDividerModule
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 7 compiles, 1 failed with 3 errors.
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/Memory.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/Memory.vhd(53): Cannot read output "DataBusMemOutput".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/Memory.vhd(57): Cannot read output "DataBusMemOutput".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/Memory.vhd(70): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/Memory.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ProgramCode.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ProgramCode
# -- Compiling architecture rtl of Programcode
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ClockDividerModule.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ClockDividerModule
# -- Compiling architecture sim of ClockDividerModule
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/CU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CU
# -- Compiling architecture rtl of CU
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/Memory.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory
# -- Compiling architecture rtl of Memory
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/Numpad.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Numpad
# -- Compiling architecture rtl of Numpad
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/ALU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ALU
# -- Compiling architecture rtl of ALU
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/marie/Documents/GitHub/EIT4-414/Digital_Design/MortenTestMappe/RAWvhdlModelSim/MiniCPUTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MiniCPUTb
# -- Compiling architecture sim of MiniCPUTb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity ALU
# -- Loading entity Numpad
# -- Loading entity ClockDividerModule
# -- Loading entity CU
# -- Loading entity ProgramCode
# -- Loading entity Memory
# 
# 
# 7 compiles, 0 failed with no errors.
restart
# Loading work.minicputb(sim)
# Loading work.alu(rtl)
# Loading work.numpad(rtl)
# Loading work.clockdividermodule(sim)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Note: ConBus ikke defineret
#    Time: 0 ps  Iteration: 0  Instance: /minicputb/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: Tom cyklus
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 250 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 250 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 350 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 350 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: ConBus ikke defineret
#    Time: 450 ms  Iteration: 2  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 950 ms  Iteration: 1  Instance: /minicputb/i_CU
run
# ** Note: ConBus ikke defineret
#    Time: 1250 ms  Iteration: 2  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 1350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 1450 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 1750 ms  Iteration: 1  Instance: /minicputb/i_CU
run
# ** Note: Tom cyklus
#    Time: 2150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2250 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 2850 ms  Iteration: 2  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 2950 ms  Iteration: 1  Instance: /minicputb/i_CU
run
# ** Note: Tom cyklus
#    Time: 3050 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3850 ms  Iteration: 1  Instance: /minicputb/i_CU
add wave -position insertpoint  \
sim:/minicputb/i_Memory/REG
restart
run
# ** Note: ConBus ikke defineret
#    Time: 0 ps  Iteration: 0  Instance: /minicputb/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: Tom cyklus
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 250 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 250 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 350 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 350 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: ConBus ikke defineret
#    Time: 450 ms  Iteration: 2  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 950 ms  Iteration: 1  Instance: /minicputb/i_CU
run
# ** Note: ConBus ikke defineret
#    Time: 1250 ms  Iteration: 2  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 1350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 1450 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 1750 ms  Iteration: 1  Instance: /minicputb/i_CU
run
# ** Note: Tom cyklus
#    Time: 2150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2250 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 2850 ms  Iteration: 2  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 2950 ms  Iteration: 1  Instance: /minicputb/i_CU
run
# ** Note: Tom cyklus
#    Time: 3050 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3850 ms  Iteration: 1  Instance: /minicputb/i_CU
quit -sim
# End time: 18:04:09 on Apr 04,2020, Elapsed time: 0:33:49
# Errors: 55, Warnings: 220
# reading A:/Programs/Quartus/modelsim_ase/win32aloem/../modelsim.ini
# Loading project ModelSimCPU_v2
# Compile of ProgramCode.vhd was successful.
# Compile of ALU.vhd was successful.
# Compile of ClockDividerModule.vhd was successful.
# Compile of CU.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of Numpad.vhd was successful.
# Compile of MiniCPUTb.vhd was successful.
# 7 compiles, 0 failed with no errors.
vsim -gui work.minicputb
# vsim -gui work.minicputb 
# Start time: 18:05:18 on Apr 04,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.minicputb(sim)
# Loading work.alu(rtl)
# Loading work.numpad(rtl)
# Loading work.clockdividermodule(sim)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
add wave -position insertpoint  \
sim:/minicputb/DataBusProgram \
sim:/minicputb/AddrBusProgram \
sim:/minicputb/AddrBusReg \
sim:/minicputb/AddrBusMemInput \
sim:/minicputb/AddrBusMemOutput \
sim:/minicputb/EnRamInput \
sim:/minicputb/EnRamOutput \
sim:/minicputb/ConBusALU \
sim:/minicputb/HugeClock \
sim:/minicputb/TinyClock \
sim:/minicputb/ClockCycle \
sim:/minicputb/DataBusMemInput \
sim:/minicputb/DataBusReg \
sim:/minicputb/DataBusMemOutput \
sim:/minicputb/NumpadReg
run
# ** Note: ConBus ikke defineret
#    Time: 0 ps  Iteration: 0  Instance: /minicputb/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: Tom cyklus
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 250 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 250 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 350 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 350 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: ConBus ikke defineret
#    Time: 450 ms  Iteration: 2  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 950 ms  Iteration: 1  Instance: /minicputb/i_CU
run
# ** Note: ConBus ikke defineret
#    Time: 1250 ms  Iteration: 2  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 1350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 1450 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 1750 ms  Iteration: 1  Instance: /minicputb/i_CU
run
# ** Note: Tom cyklus
#    Time: 2150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2250 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 2850 ms  Iteration: 2  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 2950 ms  Iteration: 1  Instance: /minicputb/i_CU
run
# ** Note: Tom cyklus
#    Time: 3050 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3850 ms  Iteration: 1  Instance: /minicputb/i_CU
add wave -position insertpoint  \
sim:/minicputb/i_CU/IR \
sim:/minicputb/i_CU/PC \
sim:/minicputb/i_CU/OPCODE
add wave -position insertpoint  \
sim:/minicputb/i_Numpad/NumpadReg
add wave -position insertpoint  \
sim:/minicputb/i_Memory/REG \
sim:/minicputb/i_Memory/RAM
restart
run
# ** Note: ConBus ikke defineret
#    Time: 0 ps  Iteration: 0  Instance: /minicputb/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: Tom cyklus
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 250 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 250 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 350 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 350 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: ConBus ikke defineret
#    Time: 450 ms  Iteration: 2  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 950 ms  Iteration: 1  Instance: /minicputb/i_CU
run
# ** Note: ConBus ikke defineret
#    Time: 1250 ms  Iteration: 2  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 1350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 1450 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 1750 ms  Iteration: 1  Instance: /minicputb/i_CU
run
# ** Note: Tom cyklus
#    Time: 2150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2250 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 2850 ms  Iteration: 2  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 2950 ms  Iteration: 1  Instance: /minicputb/i_CU
run
# ** Note: Tom cyklus
#    Time: 3050 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3850 ms  Iteration: 1  Instance: /minicputb/i_CU
run
# ** Note: Tom cyklus
#    Time: 4150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 4550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 4650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 4950 ms  Iteration: 1  Instance: /minicputb/i_CU
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/marie/Documents/GitHub/EIT4-414/ModelSimCPU_v2/wave.do
do C:/Users/marie/Documents/GitHub/EIT4-414/ModelSimCPU_v2/wave.do
restart
run
# ** Note: ConBus ikke defineret
#    Time: 0 ps  Iteration: 0  Instance: /minicputb/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: Tom cyklus
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 250 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 250 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 350 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 350 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: ConBus ikke defineret
#    Time: 450 ms  Iteration: 2  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 950 ms  Iteration: 1  Instance: /minicputb/i_CU
run
# ** Note: ConBus ikke defineret
#    Time: 1250 ms  Iteration: 2  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 1350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 1450 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 1750 ms  Iteration: 1  Instance: /minicputb/i_CU
run
# ** Note: Tom cyklus
#    Time: 2150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2250 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 2850 ms  Iteration: 2  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 2950 ms  Iteration: 1  Instance: /minicputb/i_CU
run
# ** Note: Tom cyklus
#    Time: 3050 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 3850 ms  Iteration: 1  Instance: /minicputb/i_CU
# Compile of ProgramCode.vhd was successful.
# Compile of ALU.vhd was successful.
# Compile of ClockDividerModule.vhd was successful.
# Compile of CU.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of Numpad.vhd was successful.
# Compile of MiniCPUTb.vhd was successful.
# 7 compiles, 0 failed with no errors.
restart
# Loading work.minicputb(sim)
# Loading work.alu(rtl)
# Loading work.numpad(rtl)
# Loading work.clockdividermodule(sim)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Note: ConBus ikke defineret
#    Time: 0 ps  Iteration: 0  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: ConBus ikke defineret
#    Time: 100 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: ConBus ikke defineret
#    Time: 200 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 250 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 250 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 250 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: ConBus ikke defineret
#    Time: 300 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 350 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 350 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 350 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: ConBus ikke defineret
#    Time: 400 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 450 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 500 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 550 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 600 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 650 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 700 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 750 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 800 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 850 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 900 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 950 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 1 sec  Iteration: 1  Instance: /minicputb/i_ALU
run
# ** Note: ConBus ikke defineret
#    Time: 1050 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 1100 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 1150 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 1200 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 1250 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 1300 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 1350 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 1350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 1400 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 1450 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 1450 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 1500 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 1550 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 1600 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 1650 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 1700 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 1750 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 1750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 1800 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 1850 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 1900 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 1950 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 2 sec  Iteration: 1  Instance: /minicputb/i_ALU
run
# ** Note: ConBus ikke defineret
#    Time: 2050 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 2150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2250 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 2900 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 2950 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 2950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 3 sec  Iteration: 1  Instance: /minicputb/i_ALU
run
# ** Note: ConBus ikke defineret
#    Time: 3050 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 3050 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 3100 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 3150 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 3200 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 3250 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 3300 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 3350 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 3350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 3400 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 3450 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 3500 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 3550 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 3600 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 3650 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 3700 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 3750 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 3750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 3800 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 3850 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 3850 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 3900 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 3950 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 4 sec  Iteration: 1  Instance: /minicputb/i_ALU
# Compile of ProgramCode.vhd was successful.
# Compile of ALU.vhd was successful.
# Compile of ClockDividerModule.vhd was successful.
# Compile of CU.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of Numpad.vhd was successful.
# Compile of MiniCPUTb.vhd was successful.
# 7 compiles, 0 failed with no errors.
restart
# Loading work.minicputb(sim)
# Loading work.alu(rtl)
# Loading work.numpad(rtl)
# Loading work.clockdividermodule(sim)
# Loading work.cu(rtl)
# Loading work.programcode(rtl)
# Loading work.memory(rtl)
run
# ** Note: ConBus ikke defineret
#    Time: 0 ps  Iteration: 0  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_ProgramCode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 50 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: ConBus ikke defineret
#    Time: 100 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 150 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: ConBus ikke defineret
#    Time: 200 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 250 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 250 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 250 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: ConBus ikke defineret
#    Time: 300 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 350 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 350 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 350 ms  Iteration: 1  Instance: /minicputb/i_Memory
# ** Note: ConBus ikke defineret
#    Time: 400 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 450 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 500 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 550 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 600 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 650 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 650 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 700 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 750 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 800 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 850 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 900 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 950 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 1 sec  Iteration: 1  Instance: /minicputb/i_ALU
run
# ** Note: ConBus ikke defineret
#    Time: 1050 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 1100 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 1150 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 1200 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 1250 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 1300 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 1350 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 1350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 1400 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 1450 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 1450 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 1500 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 1550 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 1600 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 1650 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 1700 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 1750 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 1750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 1800 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 1850 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 1900 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 1950 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 2 sec  Iteration: 1  Instance: /minicputb/i_ALU
run
# ** Note: ConBus ikke defineret
#    Time: 2050 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 2150 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2250 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: Tom cyklus
#    Time: 2550 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 2900 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 2950 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 2950 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 3 sec  Iteration: 1  Instance: /minicputb/i_ALU
run
# ** Note: ConBus ikke defineret
#    Time: 3050 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 3050 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 3100 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 3150 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 3200 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 3250 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 3300 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 3350 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 3350 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 3400 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 3450 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 3500 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 3550 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 3600 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 3650 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 3700 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 3750 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 3750 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 3800 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 3850 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: Tom cyklus
#    Time: 3850 ms  Iteration: 1  Instance: /minicputb/i_CU
# ** Note: ConBus ikke defineret
#    Time: 3900 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 3950 ms  Iteration: 1  Instance: /minicputb/i_ALU
# ** Note: ConBus ikke defineret
#    Time: 4 sec  Iteration: 1  Instance: /minicputb/i_ALU
# End time: 18:21:31 on Apr 04,2020, Elapsed time: 0:16:13
# Errors: 0, Warnings: 50
