$date
	Sun Oct 23 09:58:25 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#675351
b1100 !
1"
#675354
b1100 &
b1100 %
1$
#675355
0"
#675358
b110 &
b110 %
#675362
b11 &
b11 %
#675366
b1010 &
b1010 %
#675370
b101 &
b101 %
#675374
b10000 &
b10000 %
#675378
b1000 &
b1000 %
#675382
b100 &
b100 %
#675386
b10 &
b10 %
#675390
b1 &
1#
b1 %
#675394
b0 &
b0 %
0#
0$
#1663029
b1110 !
1"
#1663030
b1110 &
b1110 %
1$
#1663031
0"
#1663034
b111 &
b111 %
#1663038
b10110 &
b10110 %
#1663042
b1011 &
b1011 %
#1663046
b100010 &
b100010 %
#1663050
b10001 &
b10001 %
#1663054
b110100 &
b110100 %
#1663058
b11010 &
b11010 %
#1663062
b1101 &
b1101 %
#1663066
b101000 &
b101000 %
#1663070
b10100 &
b10100 %
#1663074
b1010 &
b1010 %
#1663078
b101 &
b101 %
#1663082
b10000 &
b10000 %
#1663086
b1000 &
b1000 %
#1663090
b100 &
b100 %
#1663094
b10 &
b10 %
#1663098
b1 &
b1 %
1#
#1663102
b0 &
0#
b0 %
0$
#2715045
b11010 !
1"
#2715046
b11010 &
b11010 %
1$
#2715047
0"
#2715050
b1101 &
b1101 %
#2715054
b101000 &
b101000 %
#2715058
b10100 &
b10100 %
#2715062
b1010 &
b1010 %
#2715066
b101 &
b101 %
#2715070
b10000 &
b10000 %
#2715074
b1000 &
b1000 %
#2715078
b100 &
b100 %
#2715082
b10 &
b10 %
#2715086
b1 &
1#
b1 %
#2715090
b0 &
b0 %
0#
0$
#4500012
