0.6
2018.2
Jun 14 2018
20:41:02
D:/Codes/Digital-circuit-course/lab6_1_1/lab6_1_1.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
D:/Codes/Digital-circuit-course/lab6_1_1/lab6_1_1.srcs/sim_1/new/Register_4_bits_tb.v,1541744949,verilog,,,,Register_4_bits_tb,,,,,,,,
D:/Codes/Digital-circuit-course/lab6_1_1/lab6_1_1.srcs/sources_1/new/Register_4_bits.v,1541745026,verilog,,D:/Codes/Digital-circuit-course/lab6_1_1/lab6_1_1.srcs/sim_1/new/Register_4_bits_tb.v,,Register_4_bits,,,,,,,,
