design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/openlane/designs/project_5,cpu_top,RUN_2025.06.08_19.44.02,flow completed,0h0m47s0ms,0h0m37s0ms,72948.80966753693,0.0048958010249999994,25532.083383637924,-1,46.3702,497.77,89,0,0,0,0,0,0,0,0,0,0,0,2443,796,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,942738.0,0.0,15.7,15.96,4.17,1.65,0.0,126,819,50,693,0,0,0,115,6,15,2,6,25,2,2,20,17,24,6,133,42,0,57,125,357,2757.6448,0.000117,2.17e-05,7.89e-07,0.000148,2.87e-05,8.73e-10,0.000171,3.43e-05,1.79e-09,0.64,10.0,100.0,10,1,35,25,25,0.3,1,10,0.75,1,sky130_fd_sc_hd,AREA 0
