

================================================================
== Vitis HLS Report for 'crc24a_Pipeline_VITIS_LOOP_31_3'
================================================================
* Date:           Tue Jun 20 15:44:14 2023

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        a9crc
* Solution:       solution_crc (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.444 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_31_3  |        8|        8|         1|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.44>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 4 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%last_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %last"   --->   Operation 5 'read' 'last_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%crc_V_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_reload"   --->   Operation 6 'read' 'crc_V_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%crc_V_1_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_1_reload"   --->   Operation 7 'read' 'crc_V_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%crc_V_2_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_2_reload"   --->   Operation 8 'read' 'crc_V_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%crc_V_3_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_3_reload"   --->   Operation 9 'read' 'crc_V_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%crc_V_4_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_4_reload"   --->   Operation 10 'read' 'crc_V_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%crc_V_5_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_5_reload"   --->   Operation 11 'read' 'crc_V_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%crc_V_6_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_6_reload"   --->   Operation 12 'read' 'crc_V_6_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%crc_V_7_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_7_reload"   --->   Operation 13 'read' 'crc_V_7_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%crc_V_8_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_8_reload"   --->   Operation 14 'read' 'crc_V_8_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%crc_V_17_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_17_reload"   --->   Operation 15 'read' 'crc_V_17_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%crc_V_18_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_18_reload"   --->   Operation 16 'read' 'crc_V_18_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%crc_V_19_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_19_reload"   --->   Operation 17 'read' 'crc_V_19_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%crc_V_20_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_20_reload"   --->   Operation 18 'read' 'crc_V_20_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%crc_V_21_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_21_reload"   --->   Operation 19 'read' 'crc_V_21_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%crc_V_22_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_22_reload"   --->   Operation 20 'read' 'crc_V_22_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%crc_V_23_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_23_reload"   --->   Operation 21 'read' 'crc_V_23_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%crc_V_24_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_24_reload"   --->   Operation 22 'read' 'crc_V_24_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%crc_V_25_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_25_reload"   --->   Operation 23 'read' 'crc_V_25_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%crc_V_26_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_26_reload"   --->   Operation 24 'read' 'crc_V_26_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%crc_V_27_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_27_reload"   --->   Operation 25 'read' 'crc_V_27_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%crc_V_28_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_28_reload"   --->   Operation 26 'read' 'crc_V_28_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%crc_V_29_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_29_reload"   --->   Operation 27 'read' 'crc_V_29_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%crc_V_30_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_30_reload"   --->   Operation 28 'read' 'crc_V_30_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%crc_V_31_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_31_reload"   --->   Operation 29 'read' 'crc_V_31_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%crc_V_32_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_32_reload"   --->   Operation 30 'read' 'crc_V_32_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%crc_V_33_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_33_reload"   --->   Operation 31 'read' 'crc_V_33_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%crc_V_34_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_34_reload"   --->   Operation 32 'read' 'crc_V_34_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%crc_V_35_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_35_reload"   --->   Operation 33 'read' 'crc_V_35_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%crc_V_36_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_36_reload"   --->   Operation 34 'read' 'crc_V_36_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%crc_V_37_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_37_reload"   --->   Operation 35 'read' 'crc_V_37_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%crc_V_38_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_38_reload"   --->   Operation 36 'read' 'crc_V_38_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%crc_V_39_reload_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %crc_V_39_reload"   --->   Operation 37 'read' 'crc_V_39_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %i_1"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 39 [1/1] (0.42ns)   --->   "%br_ln0 = br void %for.body42"   --->   Operation 39 'br' 'br_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%crc_V_31 = phi i1 %crc_V_69, void %for.body42.split_ifconv, i1 %crc_V_39_reload_read, void %newFuncRoot"   --->   Operation 40 'phi' 'crc_V_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%crc_V_82 = phi i1 %crc_V_38, void %for.body42.split_ifconv, i1 %crc_V_38_reload_read, void %newFuncRoot"   --->   Operation 41 'phi' 'crc_V_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%crc_V_81 = phi i1 %crc_V_68, void %for.body42.split_ifconv, i1 %crc_V_37_reload_read, void %newFuncRoot"   --->   Operation 42 'phi' 'crc_V_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%crc_V_28 = phi i1 %crc_V_67, void %for.body42.split_ifconv, i1 %crc_V_36_reload_read, void %newFuncRoot"   --->   Operation 43 'phi' 'crc_V_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%crc_V_80 = phi i1 %crc_V_66, void %for.body42.split_ifconv, i1 %crc_V_35_reload_read, void %newFuncRoot"   --->   Operation 44 'phi' 'crc_V_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%crc_V_79 = phi i1 %crc_V_65, void %for.body42.split_ifconv, i1 %crc_V_34_reload_read, void %newFuncRoot"   --->   Operation 45 'phi' 'crc_V_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%crc_V_78 = phi i1 %crc_V_64, void %for.body42.split_ifconv, i1 %crc_V_33_reload_read, void %newFuncRoot"   --->   Operation 46 'phi' 'crc_V_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%crc_V_77 = phi i1 %crc_V_63, void %for.body42.split_ifconv, i1 %crc_V_32_reload_read, void %newFuncRoot"   --->   Operation 47 'phi' 'crc_V_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%crc_V_76 = phi i1 %crc_V_62, void %for.body42.split_ifconv, i1 %crc_V_31_reload_read, void %newFuncRoot"   --->   Operation 48 'phi' 'crc_V_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%crc_V_22 = phi i1 %crc_V_61, void %for.body42.split_ifconv, i1 %crc_V_30_reload_read, void %newFuncRoot"   --->   Operation 49 'phi' 'crc_V_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%crc_V_21 = phi i1 %crc_V_60, void %for.body42.split_ifconv, i1 %crc_V_29_reload_read, void %newFuncRoot"   --->   Operation 50 'phi' 'crc_V_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%crc_V_75 = phi i1 %crc_V_59, void %for.body42.split_ifconv, i1 %crc_V_28_reload_read, void %newFuncRoot"   --->   Operation 51 'phi' 'crc_V_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%crc_V_74 = phi i1 %crc_V_58, void %for.body42.split_ifconv, i1 %crc_V_27_reload_read, void %newFuncRoot"   --->   Operation 52 'phi' 'crc_V_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%crc_V_18 = phi i1 %crc_V_57, void %for.body42.split_ifconv, i1 %crc_V_26_reload_read, void %newFuncRoot"   --->   Operation 53 'phi' 'crc_V_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%crc_V_17 = phi i1 %crc_V_56, void %for.body42.split_ifconv, i1 %crc_V_25_reload_read, void %newFuncRoot"   --->   Operation 54 'phi' 'crc_V_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%crc_V_73 = phi i1 %crc_V_55, void %for.body42.split_ifconv, i1 %crc_V_24_reload_read, void %newFuncRoot"   --->   Operation 55 'phi' 'crc_V_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%crc_V_15 = phi i1 %crc_V_54, void %for.body42.split_ifconv, i1 %crc_V_23_reload_read, void %newFuncRoot"   --->   Operation 56 'phi' 'crc_V_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%crc_V_14 = phi i1 %crc_V_53, void %for.body42.split_ifconv, i1 %crc_V_22_reload_read, void %newFuncRoot"   --->   Operation 57 'phi' 'crc_V_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%crc_V_72 = phi i1 %crc_V_52, void %for.body42.split_ifconv, i1 %crc_V_21_reload_read, void %newFuncRoot"   --->   Operation 58 'phi' 'crc_V_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%crc_V_71 = phi i1 %crc_V_51, void %for.body42.split_ifconv, i1 %crc_V_20_reload_read, void %newFuncRoot"   --->   Operation 59 'phi' 'crc_V_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%crc_V_11 = phi i1 %crc_V_50, void %for.body42.split_ifconv, i1 %crc_V_19_reload_read, void %newFuncRoot"   --->   Operation 60 'phi' 'crc_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%crc_V_10 = phi i1 %crc_V_49, void %for.body42.split_ifconv, i1 %crc_V_18_reload_read, void %newFuncRoot"   --->   Operation 61 'phi' 'crc_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%crc_V_9 = phi i1 %crc_V_48, void %for.body42.split_ifconv, i1 %crc_V_17_reload_read, void %newFuncRoot"   --->   Operation 62 'phi' 'crc_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%crc_V_8 = phi i1 %crc_V_47, void %for.body42.split_ifconv, i1 %crc_V_8_reload_read, void %newFuncRoot"   --->   Operation 63 'phi' 'crc_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%crc_V_70 = phi i1 %crc_V_46, void %for.body42.split_ifconv, i1 %crc_V_7_reload_read, void %newFuncRoot"   --->   Operation 64 'phi' 'crc_V_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%crc_V_6 = phi i1 %crc_V_45, void %for.body42.split_ifconv, i1 %crc_V_6_reload_read, void %newFuncRoot"   --->   Operation 65 'phi' 'crc_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%crc_V_5 = phi i1 %crc_V_44, void %for.body42.split_ifconv, i1 %crc_V_5_reload_read, void %newFuncRoot"   --->   Operation 66 'phi' 'crc_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%crc_V_4 = phi i1 %crc_V_43, void %for.body42.split_ifconv, i1 %crc_V_4_reload_read, void %newFuncRoot"   --->   Operation 67 'phi' 'crc_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%crc_V_3 = phi i1 %crc_V_42, void %for.body42.split_ifconv, i1 %crc_V_3_reload_read, void %newFuncRoot"   --->   Operation 68 'phi' 'crc_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%crc_V_2 = phi i1 %crc_V_41, void %for.body42.split_ifconv, i1 %crc_V_2_reload_read, void %newFuncRoot"   --->   Operation 69 'phi' 'crc_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%crc_V_1 = phi i1 %crc_V_40, void %for.body42.split_ifconv, i1 %crc_V_1_reload_read, void %newFuncRoot"   --->   Operation 70 'phi' 'crc_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%crc_V = phi i1 %crc_V_39, void %for.body42.split_ifconv, i1 %crc_V_reload_read, void %newFuncRoot"   --->   Operation 71 'phi' 'crc_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%i = load i4 %i_1"   --->   Operation 72 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.72ns)   --->   "%icmp_ln31 = icmp_eq  i4 %i, i4 8" [../codes/crc.cpp:31]   --->   Operation 73 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 74 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.79ns)   --->   "%add_ln31 = add i4 %i, i4 1" [../codes/crc.cpp:31]   --->   Operation 75 'add' 'add_ln31' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %for.body42.split_ifconv, void %while.cond.preheader.exitStub" [../codes/crc.cpp:31]   --->   Operation 76 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specpipeline_ln32 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [../codes/crc.cpp:32]   --->   Operation 77 'specpipeline' 'specpipeline_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [../codes/crc.cpp:13]   --->   Operation 78 'specloopname' 'specloopname_ln13' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln1019 = trunc i4 %i"   --->   Operation 79 'trunc' 'trunc_ln1019' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.72ns)   --->   "%lhs_V = mux i1 @_ssdm_op_Mux.ap_auto.8i1.i3, i1 %crc_V, i1 %crc_V_1, i1 %crc_V_2, i1 %crc_V_3, i1 %crc_V_4, i1 %crc_V_5, i1 %crc_V_6, i1 %crc_V_70, i3 %trunc_ln1019"   --->   Operation 80 'mux' 'lhs_V' <Predicate = (!icmp_ln31)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.28ns)   --->   "%and_ln33 = and i1 %lhs_V, i1 %last_read" [../codes/crc.cpp:33]   --->   Operation 81 'and' 'and_ln33' <Predicate = (!icmp_ln31)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node crc_V_40)   --->   "%xor_ln1499 = xor i1 %crc_V_1, i1 1"   --->   Operation 82 'xor' 'xor_ln1499' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.28ns)   --->   "%xor_ln1499_1 = xor i1 %crc_V_6, i1 1"   --->   Operation 83 'xor' 'xor_ln1499_1' <Predicate = (!icmp_ln31)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.28ns)   --->   "%ret_V = xor i1 %crc_V_70, i1 1"   --->   Operation 84 'xor' 'ret_V' <Predicate = (!icmp_ln31)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.28ns)   --->   "%xor_ln1499_3 = xor i1 %crc_V_10, i1 1"   --->   Operation 85 'xor' 'xor_ln1499_3' <Predicate = (!icmp_ln31)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node crc_V_57)   --->   "%xor_ln1499_4 = xor i1 %crc_V_18, i1 1"   --->   Operation 86 'xor' 'xor_ln1499_4' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.28ns)   --->   "%ret_V_3 = xor i1 %crc_V_74, i1 1"   --->   Operation 87 'xor' 'ret_V_3' <Predicate = (!icmp_ln31)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.28ns)   --->   "%ret_V_4 = xor i1 %crc_V_76, i1 1"   --->   Operation 88 'xor' 'ret_V_4' <Predicate = (!icmp_ln31)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node crc_V_41)   --->   "%xor_ln1499_7 = xor i1 %crc_V_2, i1 1"   --->   Operation 89 'xor' 'xor_ln1499_7' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.28ns)   --->   "%xor_ln1499_8 = xor i1 %crc_V_11, i1 1"   --->   Operation 90 'xor' 'xor_ln1499_8' <Predicate = (!icmp_ln31)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.28ns)   --->   "%xor_ln1499_9 = xor i1 %crc_V_15, i1 1"   --->   Operation 91 'xor' 'xor_ln1499_9' <Predicate = (!icmp_ln31)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.28ns)   --->   "%xor_ln1499_10 = xor i1 %crc_V_22, i1 1"   --->   Operation 92 'xor' 'xor_ln1499_10' <Predicate = (!icmp_ln31)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node crc_V_42)   --->   "%xor_ln1499_11 = xor i1 %crc_V_3, i1 1"   --->   Operation 93 'xor' 'xor_ln1499_11' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.28ns)   --->   "%xor_ln1499_12 = xor i1 %crc_V_9, i1 1"   --->   Operation 94 'xor' 'xor_ln1499_12' <Predicate = (!icmp_ln31)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.28ns)   --->   "%ret_V_1 = xor i1 %crc_V_71, i1 1"   --->   Operation 95 'xor' 'ret_V_1' <Predicate = (!icmp_ln31)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.28ns)   --->   "%ret_V_2 = xor i1 %crc_V_73, i1 1"   --->   Operation 96 'xor' 'ret_V_2' <Predicate = (!icmp_ln31)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node crc_V_43)   --->   "%xor_ln1499_15 = xor i1 %crc_V_4, i1 1"   --->   Operation 97 'xor' 'xor_ln1499_15' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node crc_V_44)   --->   "%xor_ln1499_16 = xor i1 %crc_V_5, i1 1"   --->   Operation 98 'xor' 'xor_ln1499_16' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.28ns)   --->   "%ret_V_5 = xor i1 %crc_V_81, i1 1"   --->   Operation 99 'xor' 'ret_V_5' <Predicate = (!icmp_ln31)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.58ns)   --->   "%icmp_ln36 = icmp_eq  i3 %trunc_ln1019, i3 0" [../codes/crc.cpp:36]   --->   Operation 100 'icmp' 'icmp_ln36' <Predicate = (!icmp_ln31)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.58ns)   --->   "%icmp_ln36_1 = icmp_eq  i3 %trunc_ln1019, i3 1" [../codes/crc.cpp:36]   --->   Operation 101 'icmp' 'icmp_ln36_1' <Predicate = (!icmp_ln31)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.58ns)   --->   "%icmp_ln36_2 = icmp_eq  i3 %trunc_ln1019, i3 2" [../codes/crc.cpp:36]   --->   Operation 102 'icmp' 'icmp_ln36_2' <Predicate = (!icmp_ln31)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.58ns)   --->   "%icmp_ln36_3 = icmp_eq  i3 %trunc_ln1019, i3 3" [../codes/crc.cpp:36]   --->   Operation 103 'icmp' 'icmp_ln36_3' <Predicate = (!icmp_ln31)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.58ns)   --->   "%icmp_ln36_4 = icmp_eq  i3 %trunc_ln1019, i3 4" [../codes/crc.cpp:36]   --->   Operation 104 'icmp' 'icmp_ln36_4' <Predicate = (!icmp_ln31)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.58ns)   --->   "%icmp_ln36_5 = icmp_eq  i3 %trunc_ln1019, i3 5" [../codes/crc.cpp:36]   --->   Operation 105 'icmp' 'icmp_ln36_5' <Predicate = (!icmp_ln31)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.58ns)   --->   "%icmp_ln36_6 = icmp_eq  i3 %trunc_ln1019, i3 6" [../codes/crc.cpp:36]   --->   Operation 106 'icmp' 'icmp_ln36_6' <Predicate = (!icmp_ln31)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.28ns)   --->   "%xor_ln33 = xor i1 %and_ln33, i1 1" [../codes/crc.cpp:33]   --->   Operation 107 'xor' 'xor_ln33' <Predicate = (!icmp_ln31)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.28ns)   --->   "%or_ln36 = or i1 %icmp_ln36, i1 %xor_ln33" [../codes/crc.cpp:36]   --->   Operation 108 'or' 'or_ln36' <Predicate = (!icmp_ln31)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.28ns)   --->   "%or_ln36_1 = or i1 %or_ln36, i1 %icmp_ln36_1" [../codes/crc.cpp:36]   --->   Operation 109 'or' 'or_ln36_1' <Predicate = (!icmp_ln31)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.28ns)   --->   "%or_ln36_2 = or i1 %or_ln36_1, i1 %icmp_ln36_2" [../codes/crc.cpp:36]   --->   Operation 110 'or' 'or_ln36_2' <Predicate = (!icmp_ln31)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.28ns)   --->   "%or_ln36_3 = or i1 %or_ln36_2, i1 %icmp_ln36_3" [../codes/crc.cpp:36]   --->   Operation 111 'or' 'or_ln36_3' <Predicate = (!icmp_ln31)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.28ns)   --->   "%or_ln36_4 = or i1 %icmp_ln36_4, i1 %icmp_ln36_5" [../codes/crc.cpp:36]   --->   Operation 112 'or' 'or_ln36_4' <Predicate = (!icmp_ln31)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.28ns)   --->   "%or_ln36_5 = or i1 %or_ln36_4, i1 %or_ln36_3" [../codes/crc.cpp:36]   --->   Operation 113 'or' 'or_ln36_5' <Predicate = (!icmp_ln31)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node crc_V_69)   --->   "%or_ln36_6 = or i1 %or_ln36_5, i1 %icmp_ln36_6" [../codes/crc.cpp:36]   --->   Operation 114 'or' 'or_ln36_6' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node crc_V_69)   --->   "%xor_ln36 = xor i1 %or_ln36_6, i1 1" [../codes/crc.cpp:36]   --->   Operation 115 'xor' 'xor_ln36' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.28ns) (out node of the LUT)   --->   "%crc_V_69 = xor i1 %crc_V_31, i1 %xor_ln36" [../codes/crc.cpp:36]   --->   Operation 116 'xor' 'crc_V_69' <Predicate = (!icmp_ln31)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node crc_V_38)   --->   "%xor_ln36_2 = xor i1 %or_ln36_5, i1 1" [../codes/crc.cpp:36]   --->   Operation 117 'xor' 'xor_ln36_2' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.28ns)   --->   "%and_ln36 = and i1 %and_ln33, i1 %icmp_ln36_6" [../codes/crc.cpp:36]   --->   Operation 118 'and' 'and_ln36' <Predicate = (!icmp_ln31)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node crc_V_38)   --->   "%or_ln36_7 = or i1 %and_ln36, i1 %xor_ln36_2" [../codes/crc.cpp:36]   --->   Operation 119 'or' 'or_ln36_7' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.28ns) (out node of the LUT)   --->   "%crc_V_38 = xor i1 %or_ln36_7, i1 %crc_V_82" [../codes/crc.cpp:36]   --->   Operation 120 'xor' 'crc_V_38' <Predicate = (!icmp_ln31)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (0.28ns)   --->   "%and_ln36_1 = and i1 %and_ln33, i1 %icmp_ln36_5" [../codes/crc.cpp:36]   --->   Operation 121 'and' 'and_ln36_1' <Predicate = (!icmp_ln31)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node crc_V_68)   --->   "%select_ln36 = select i1 %and_ln36_1, i1 %ret_V_5, i1 %crc_V_81" [../codes/crc.cpp:36]   --->   Operation 122 'select' 'select_ln36' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 123 [1/1] (0.17ns) (out node of the LUT)   --->   "%crc_V_68 = select i1 %and_ln36, i1 %ret_V_5, i1 %select_ln36" [../codes/crc.cpp:36]   --->   Operation 123 'select' 'crc_V_68' <Predicate = (!icmp_ln31)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node crc_V_67)   --->   "%or_ln36_8 = or i1 %or_ln36_3, i1 %icmp_ln36_6" [../codes/crc.cpp:36]   --->   Operation 124 'or' 'or_ln36_8' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node crc_V_67)   --->   "%xor_ln36_4 = xor i1 %or_ln36_8, i1 1" [../codes/crc.cpp:36]   --->   Operation 125 'xor' 'xor_ln36_4' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (0.28ns) (out node of the LUT)   --->   "%crc_V_67 = xor i1 %crc_V_28, i1 %xor_ln36_4" [../codes/crc.cpp:36]   --->   Operation 126 'xor' 'crc_V_67' <Predicate = (!icmp_ln31)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node crc_V_66)   --->   "%or_ln36_9 = or i1 %or_ln36_2, i1 %icmp_ln36_5" [../codes/crc.cpp:36]   --->   Operation 127 'or' 'or_ln36_9' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node crc_V_66)   --->   "%xor_ln36_6 = xor i1 %or_ln36_9, i1 1" [../codes/crc.cpp:36]   --->   Operation 128 'xor' 'xor_ln36_6' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 129 [1/1] (0.28ns)   --->   "%and_ln36_2 = and i1 %and_ln33, i1 %icmp_ln36_4" [../codes/crc.cpp:36]   --->   Operation 129 'and' 'and_ln36_2' <Predicate = (!icmp_ln31)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (0.28ns)   --->   "%and_ln36_3 = and i1 %and_ln33, i1 %icmp_ln36_3" [../codes/crc.cpp:36]   --->   Operation 130 'and' 'and_ln36_3' <Predicate = (!icmp_ln31)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node crc_V_66)   --->   "%or_ln36_10 = or i1 %and_ln36_2, i1 %xor_ln36_6" [../codes/crc.cpp:36]   --->   Operation 131 'or' 'or_ln36_10' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node crc_V_66)   --->   "%or_ln36_11 = or i1 %and_ln36_3, i1 %and_ln36" [../codes/crc.cpp:36]   --->   Operation 132 'or' 'or_ln36_11' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node crc_V_66)   --->   "%or_ln36_12 = or i1 %or_ln36_11, i1 %or_ln36_10" [../codes/crc.cpp:36]   --->   Operation 133 'or' 'or_ln36_12' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (0.28ns) (out node of the LUT)   --->   "%crc_V_66 = xor i1 %or_ln36_12, i1 %crc_V_80" [../codes/crc.cpp:36]   --->   Operation 134 'xor' 'crc_V_66' <Predicate = (!icmp_ln31)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node crc_V_65)   --->   "%or_ln36_13 = or i1 %or_ln36_1, i1 %icmp_ln36_4" [../codes/crc.cpp:36]   --->   Operation 135 'or' 'or_ln36_13' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node crc_V_65)   --->   "%xor_ln36_8 = xor i1 %or_ln36_13, i1 1" [../codes/crc.cpp:36]   --->   Operation 136 'xor' 'xor_ln36_8' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 137 [1/1] (0.28ns)   --->   "%and_ln36_4 = and i1 %and_ln33, i1 %icmp_ln36_2" [../codes/crc.cpp:36]   --->   Operation 137 'and' 'and_ln36_4' <Predicate = (!icmp_ln31)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node crc_V_65)   --->   "%or_ln36_14 = or i1 %and_ln36_3, i1 %xor_ln36_8" [../codes/crc.cpp:36]   --->   Operation 138 'or' 'or_ln36_14' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 139 [1/1] (0.28ns)   --->   "%or_ln36_15 = or i1 %and_ln36_4, i1 %and_ln36" [../codes/crc.cpp:36]   --->   Operation 139 'or' 'or_ln36_15' <Predicate = (!icmp_ln31)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node crc_V_65)   --->   "%or_ln36_16 = or i1 %or_ln36_15, i1 %or_ln36_14" [../codes/crc.cpp:36]   --->   Operation 140 'or' 'or_ln36_16' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 141 [1/1] (0.28ns) (out node of the LUT)   --->   "%crc_V_65 = xor i1 %or_ln36_16, i1 %crc_V_79" [../codes/crc.cpp:36]   --->   Operation 141 'xor' 'crc_V_65' <Predicate = (!icmp_ln31)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 142 [1/1] (0.28ns)   --->   "%or_ln36_17 = or i1 %or_ln36, i1 %icmp_ln36_3" [../codes/crc.cpp:36]   --->   Operation 142 'or' 'or_ln36_17' <Predicate = (!icmp_ln31)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node crc_V_64)   --->   "%xor_ln36_10 = xor i1 %or_ln36_17, i1 1" [../codes/crc.cpp:36]   --->   Operation 143 'xor' 'xor_ln36_10' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 144 [1/1] (0.28ns)   --->   "%and_ln36_5 = and i1 %and_ln33, i1 %icmp_ln36_1" [../codes/crc.cpp:36]   --->   Operation 144 'and' 'and_ln36_5' <Predicate = (!icmp_ln31)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node crc_V_64)   --->   "%or_ln36_18 = or i1 %and_ln36_4, i1 %xor_ln36_10" [../codes/crc.cpp:36]   --->   Operation 145 'or' 'or_ln36_18' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node crc_V_64)   --->   "%or_ln36_19 = or i1 %and_ln36_5, i1 %and_ln36" [../codes/crc.cpp:36]   --->   Operation 146 'or' 'or_ln36_19' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node crc_V_64)   --->   "%or_ln36_20 = or i1 %or_ln36_19, i1 %or_ln36_18" [../codes/crc.cpp:36]   --->   Operation 147 'or' 'or_ln36_20' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 148 [1/1] (0.28ns) (out node of the LUT)   --->   "%crc_V_64 = xor i1 %or_ln36_20, i1 %crc_V_78" [../codes/crc.cpp:36]   --->   Operation 148 'xor' 'crc_V_64' <Predicate = (!icmp_ln31)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 149 [1/1] (0.58ns)   --->   "%icmp_ln36_7 = icmp_ne  i3 %trunc_ln1019, i3 2" [../codes/crc.cpp:36]   --->   Operation 149 'icmp' 'icmp_ln36_7' <Predicate = (!icmp_ln31)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node crc_V_63)   --->   "%and_ln36_6 = and i1 %and_ln33, i1 %icmp_ln36_7" [../codes/crc.cpp:36]   --->   Operation 150 'and' 'and_ln36_6' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 151 [1/1] (0.28ns) (out node of the LUT)   --->   "%crc_V_63 = xor i1 %and_ln36_6, i1 %crc_V_77" [../codes/crc.cpp:36]   --->   Operation 151 'xor' 'crc_V_63' <Predicate = (!icmp_ln31)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 152 [1/1] (0.28ns)   --->   "%and_ln36_7 = and i1 %and_ln33, i1 %icmp_ln36" [../codes/crc.cpp:36]   --->   Operation 152 'and' 'and_ln36_7' <Predicate = (!icmp_ln31)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 153 [1/1] (0.28ns)   --->   "%or_ln36_21 = or i1 %and_ln36, i1 %and_ln36_7" [../codes/crc.cpp:36]   --->   Operation 153 'or' 'or_ln36_21' <Predicate = (!icmp_ln31)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node or_ln36_24)   --->   "%or_ln36_22 = or i1 %and_ln36_4, i1 %and_ln36_3" [../codes/crc.cpp:36]   --->   Operation 154 'or' 'or_ln36_22' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 155 [1/1] (0.28ns)   --->   "%or_ln36_23 = or i1 %and_ln36_2, i1 %and_ln36_1" [../codes/crc.cpp:36]   --->   Operation 155 'or' 'or_ln36_23' <Predicate = (!icmp_ln31)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 156 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln36_24 = or i1 %or_ln36_21, i1 %or_ln36_22" [../codes/crc.cpp:36]   --->   Operation 156 'or' 'or_ln36_24' <Predicate = (!icmp_ln31)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node crc_V_62)   --->   "%select_ln36_2 = select i1 %or_ln36_23, i1 %ret_V_4, i1 %crc_V_76" [../codes/crc.cpp:36]   --->   Operation 157 'select' 'select_ln36_2' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 158 [1/1] (0.17ns) (out node of the LUT)   --->   "%crc_V_62 = select i1 %or_ln36_24, i1 %ret_V_4, i1 %select_ln36_2" [../codes/crc.cpp:36]   --->   Operation 158 'select' 'crc_V_62' <Predicate = (!icmp_ln31)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 159 [1/1] (0.28ns)   --->   "%or_ln36_25 = or i1 %and_ln36_5, i1 %and_ln36_4" [../codes/crc.cpp:36]   --->   Operation 159 'or' 'or_ln36_25' <Predicate = (!icmp_ln31)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node or_ln36_27)   --->   "%or_ln36_26 = or i1 %and_ln36_3, i1 %and_ln36_2" [../codes/crc.cpp:36]   --->   Operation 160 'or' 'or_ln36_26' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node crc_V_61)   --->   "%select_ln36_4 = select i1 %and_ln36_1, i1 %xor_ln1499_10, i1 %crc_V_22" [../codes/crc.cpp:36]   --->   Operation 161 'select' 'select_ln36_4' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 162 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln36_27 = or i1 %or_ln36_25, i1 %or_ln36_26" [../codes/crc.cpp:36]   --->   Operation 162 'or' 'or_ln36_27' <Predicate = (!icmp_ln31)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 163 [1/1] (0.17ns) (out node of the LUT)   --->   "%crc_V_61 = select i1 %or_ln36_27, i1 %xor_ln1499_10, i1 %select_ln36_4" [../codes/crc.cpp:36]   --->   Operation 163 'select' 'crc_V_61' <Predicate = (!icmp_ln31)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node or_ln36_31)   --->   "%or_ln36_28 = or i1 %icmp_ln36_6, i1 %xor_ln33" [../codes/crc.cpp:36]   --->   Operation 164 'or' 'or_ln36_28' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node or_ln36_31)   --->   "%or_ln36_29 = or i1 %or_ln36_28, i1 %icmp_ln36_5" [../codes/crc.cpp:36]   --->   Operation 165 'or' 'or_ln36_29' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node or_ln36_31)   --->   "%xor_ln36_13 = xor i1 %or_ln36_29, i1 1" [../codes/crc.cpp:36]   --->   Operation 166 'xor' 'xor_ln36_13' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node or_ln36_31)   --->   "%or_ln36_30 = or i1 %and_ln36_3, i1 %xor_ln36_13" [../codes/crc.cpp:36]   --->   Operation 167 'or' 'or_ln36_30' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 168 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln36_31 = or i1 %or_ln36_30, i1 %and_ln36_2" [../codes/crc.cpp:36]   --->   Operation 168 'or' 'or_ln36_31' <Predicate = (!icmp_ln31)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 169 [1/1] (0.28ns)   --->   "%or_ln36_32 = or i1 %and_ln36_5, i1 %and_ln36_7" [../codes/crc.cpp:36]   --->   Operation 169 'or' 'or_ln36_32' <Predicate = (!icmp_ln31)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node crc_V_60)   --->   "%or_ln36_33 = or i1 %or_ln36_32, i1 %and_ln36_4" [../codes/crc.cpp:36]   --->   Operation 170 'or' 'or_ln36_33' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node crc_V_60)   --->   "%or_ln36_34 = or i1 %or_ln36_33, i1 %or_ln36_31" [../codes/crc.cpp:36]   --->   Operation 171 'or' 'or_ln36_34' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 172 [1/1] (0.28ns) (out node of the LUT)   --->   "%crc_V_60 = xor i1 %or_ln36_34, i1 %crc_V_21" [../codes/crc.cpp:36]   --->   Operation 172 'xor' 'crc_V_60' <Predicate = (!icmp_ln31)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node or_ln36_38)   --->   "%or_ln36_35 = or i1 %icmp_ln36_5, i1 %xor_ln33" [../codes/crc.cpp:36]   --->   Operation 173 'or' 'or_ln36_35' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node or_ln36_38)   --->   "%or_ln36_36 = or i1 %or_ln36_35, i1 %icmp_ln36_4" [../codes/crc.cpp:36]   --->   Operation 174 'or' 'or_ln36_36' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node or_ln36_38)   --->   "%xor_ln36_15 = xor i1 %or_ln36_36, i1 1" [../codes/crc.cpp:36]   --->   Operation 175 'xor' 'xor_ln36_15' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node or_ln36_38)   --->   "%or_ln36_37 = or i1 %and_ln36_4, i1 %xor_ln36_15" [../codes/crc.cpp:36]   --->   Operation 176 'or' 'or_ln36_37' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 177 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln36_38 = or i1 %or_ln36_37, i1 %and_ln36_3" [../codes/crc.cpp:36]   --->   Operation 177 'or' 'or_ln36_38' <Predicate = (!icmp_ln31)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node crc_V_59)   --->   "%or_ln36_39 = or i1 %or_ln36_21, i1 %and_ln36_5" [../codes/crc.cpp:36]   --->   Operation 178 'or' 'or_ln36_39' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node crc_V_59)   --->   "%or_ln36_40 = or i1 %or_ln36_39, i1 %or_ln36_38" [../codes/crc.cpp:36]   --->   Operation 179 'or' 'or_ln36_40' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 180 [1/1] (0.28ns) (out node of the LUT)   --->   "%crc_V_59 = xor i1 %or_ln36_40, i1 %crc_V_75" [../codes/crc.cpp:36]   --->   Operation 180 'xor' 'crc_V_59' <Predicate = (!icmp_ln31)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node crc_V_58)   --->   "%select_ln36_6 = select i1 %and_ln36_1, i1 %ret_V_3, i1 %crc_V_74" [../codes/crc.cpp:36]   --->   Operation 181 'select' 'select_ln36_6' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node crc_V_58)   --->   "%or_ln36_41 = or i1 %or_ln36_21, i1 %or_ln36_25" [../codes/crc.cpp:36]   --->   Operation 182 'or' 'or_ln36_41' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 183 [1/1] (0.28ns) (out node of the LUT)   --->   "%crc_V_58 = select i1 %or_ln36_41, i1 %ret_V_3, i1 %select_ln36_6" [../codes/crc.cpp:36]   --->   Operation 183 'select' 'crc_V_58' <Predicate = (!icmp_ln31)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node crc_V_57)   --->   "%or_ln36_42 = or i1 %or_ln36_32, i1 %or_ln36_23" [../codes/crc.cpp:36]   --->   Operation 184 'or' 'or_ln36_42' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 185 [1/1] (0.28ns) (out node of the LUT)   --->   "%crc_V_57 = select i1 %or_ln36_42, i1 %xor_ln1499_4, i1 %crc_V_18" [../codes/crc.cpp:36]   --->   Operation 185 'select' 'crc_V_57' <Predicate = (!icmp_ln31)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node or_ln36_44)   --->   "%or_ln36_43 = or i1 %icmp_ln36_2, i1 %xor_ln33" [../codes/crc.cpp:36]   --->   Operation 186 'or' 'or_ln36_43' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 187 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln36_44 = or i1 %or_ln36_43, i1 %icmp_ln36_1" [../codes/crc.cpp:36]   --->   Operation 187 'or' 'or_ln36_44' <Predicate = (!icmp_ln31)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 188 [1/1] (0.28ns)   --->   "%or_ln36_45 = or i1 %icmp_ln36_5, i1 %icmp_ln36_6" [../codes/crc.cpp:36]   --->   Operation 188 'or' 'or_ln36_45' <Predicate = (!icmp_ln31)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node crc_V_56)   --->   "%or_ln36_46 = or i1 %or_ln36_45, i1 %or_ln36_44" [../codes/crc.cpp:36]   --->   Operation 189 'or' 'or_ln36_46' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node crc_V_56)   --->   "%xor_ln36_17 = xor i1 %or_ln36_46, i1 1" [../codes/crc.cpp:36]   --->   Operation 190 'xor' 'xor_ln36_17' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node crc_V_56)   --->   "%or_ln36_47 = or i1 %and_ln36_2, i1 %xor_ln36_17" [../codes/crc.cpp:36]   --->   Operation 191 'or' 'or_ln36_47' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 192 [1/1] (0.28ns)   --->   "%or_ln36_48 = or i1 %and_ln36_3, i1 %and_ln36_7" [../codes/crc.cpp:36]   --->   Operation 192 'or' 'or_ln36_48' <Predicate = (!icmp_ln31)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node crc_V_56)   --->   "%or_ln36_49 = or i1 %or_ln36_48, i1 %or_ln36_47" [../codes/crc.cpp:36]   --->   Operation 193 'or' 'or_ln36_49' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 194 [1/1] (0.28ns) (out node of the LUT)   --->   "%crc_V_56 = xor i1 %or_ln36_49, i1 %crc_V_17" [../codes/crc.cpp:36]   --->   Operation 194 'xor' 'crc_V_56' <Predicate = (!icmp_ln31)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node crc_V_55)   --->   "%select_ln36_9 = select i1 %and_ln36_3, i1 %ret_V_2, i1 %crc_V_73" [../codes/crc.cpp:36]   --->   Operation 195 'select' 'select_ln36_9' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 196 [1/1] (0.17ns) (out node of the LUT)   --->   "%crc_V_55 = select i1 %or_ln36_15, i1 %ret_V_2, i1 %select_ln36_9" [../codes/crc.cpp:36]   --->   Operation 196 'select' 'crc_V_55' <Predicate = (!icmp_ln31)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node crc_V_54)   --->   "%select_ln36_11 = select i1 %and_ln36_1, i1 %xor_ln1499_9, i1 %crc_V_15" [../codes/crc.cpp:36]   --->   Operation 197 'select' 'select_ln36_11' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 198 [1/1] (0.17ns) (out node of the LUT)   --->   "%crc_V_54 = select i1 %or_ln36_25, i1 %xor_ln1499_9, i1 %select_ln36_11" [../codes/crc.cpp:36]   --->   Operation 198 'select' 'crc_V_54' <Predicate = (!icmp_ln31)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node or_ln36_51)   --->   "%or_ln36_50 = or i1 %icmp_ln36_2, i1 %icmp_ln36_3" [../codes/crc.cpp:36]   --->   Operation 199 'or' 'or_ln36_50' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 200 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln36_51 = or i1 %or_ln36_50, i1 %xor_ln33" [../codes/crc.cpp:36]   --->   Operation 200 'or' 'or_ln36_51' <Predicate = (!icmp_ln31)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node crc_V_53)   --->   "%or_ln36_52 = or i1 %or_ln36_45, i1 %or_ln36_51" [../codes/crc.cpp:36]   --->   Operation 201 'or' 'or_ln36_52' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node crc_V_53)   --->   "%xor_ln36_19 = xor i1 %or_ln36_52, i1 1" [../codes/crc.cpp:36]   --->   Operation 202 'xor' 'xor_ln36_19' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node crc_V_53)   --->   "%or_ln36_53 = or i1 %and_ln36_2, i1 %xor_ln36_19" [../codes/crc.cpp:36]   --->   Operation 203 'or' 'or_ln36_53' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node crc_V_53)   --->   "%or_ln36_54 = or i1 %or_ln36_32, i1 %or_ln36_53" [../codes/crc.cpp:36]   --->   Operation 204 'or' 'or_ln36_54' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 205 [1/1] (0.28ns) (out node of the LUT)   --->   "%crc_V_53 = xor i1 %or_ln36_54, i1 %crc_V_14" [../codes/crc.cpp:36]   --->   Operation 205 'xor' 'crc_V_53' <Predicate = (!icmp_ln31)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node crc_V_52)   --->   "%or_ln36_55 = or i1 %or_ln36_4, i1 %or_ln36_44" [../codes/crc.cpp:36]   --->   Operation 206 'or' 'or_ln36_55' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node crc_V_52)   --->   "%xor_ln36_21 = xor i1 %or_ln36_55, i1 1" [../codes/crc.cpp:36]   --->   Operation 207 'xor' 'xor_ln36_21' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node crc_V_52)   --->   "%or_ln36_56 = or i1 %and_ln36_3, i1 %xor_ln36_21" [../codes/crc.cpp:36]   --->   Operation 208 'or' 'or_ln36_56' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node crc_V_52)   --->   "%or_ln36_57 = or i1 %or_ln36_21, i1 %or_ln36_56" [../codes/crc.cpp:36]   --->   Operation 209 'or' 'or_ln36_57' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 210 [1/1] (0.28ns) (out node of the LUT)   --->   "%crc_V_52 = xor i1 %or_ln36_57, i1 %crc_V_72" [../codes/crc.cpp:36]   --->   Operation 210 'xor' 'crc_V_52' <Predicate = (!icmp_ln31)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node crc_V_51)   --->   "%select_ln36_13 = select i1 %and_ln36_1, i1 %ret_V_1, i1 %crc_V_71" [../codes/crc.cpp:36]   --->   Operation 211 'select' 'select_ln36_13' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 212 [1/1] (0.17ns) (out node of the LUT)   --->   "%crc_V_51 = select i1 %or_ln36_15, i1 %ret_V_1, i1 %select_ln36_13" [../codes/crc.cpp:36]   --->   Operation 212 'select' 'crc_V_51' <Predicate = (!icmp_ln31)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node crc_V_50)   --->   "%or_ln36_58 = or i1 %and_ln36_5, i1 %and_ln36_2" [../codes/crc.cpp:36]   --->   Operation 213 'or' 'or_ln36_58' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node crc_V_50)   --->   "%select_ln36_15 = select i1 %and_ln36_1, i1 %xor_ln1499_8, i1 %crc_V_11" [../codes/crc.cpp:36]   --->   Operation 214 'select' 'select_ln36_15' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 215 [1/1] (0.28ns) (out node of the LUT)   --->   "%crc_V_50 = select i1 %or_ln36_58, i1 %xor_ln1499_8, i1 %select_ln36_15" [../codes/crc.cpp:36]   --->   Operation 215 'select' 'crc_V_50' <Predicate = (!icmp_ln31)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node crc_V_49)   --->   "%select_ln36_17 = select i1 %and_ln36_2, i1 %xor_ln1499_3, i1 %crc_V_10" [../codes/crc.cpp:36]   --->   Operation 216 'select' 'select_ln36_17' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 217 [1/1] (0.17ns) (out node of the LUT)   --->   "%crc_V_49 = select i1 %or_ln36_48, i1 %xor_ln1499_3, i1 %select_ln36_17" [../codes/crc.cpp:36]   --->   Operation 217 'select' 'crc_V_49' <Predicate = (!icmp_ln31)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node crc_V_48)   --->   "%select_ln36_19 = select i1 %and_ln36_3, i1 %xor_ln1499_12, i1 %crc_V_9" [../codes/crc.cpp:36]   --->   Operation 218 'select' 'select_ln36_19' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 219 [1/1] (0.17ns) (out node of the LUT)   --->   "%crc_V_48 = select i1 %and_ln36_4, i1 %xor_ln1499_12, i1 %select_ln36_19" [../codes/crc.cpp:36]   --->   Operation 219 'select' 'crc_V_48' <Predicate = (!icmp_ln31)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node crc_V_47)   --->   "%or_ln36_59 = or i1 %or_ln36_17, i1 %icmp_ln36_4" [../codes/crc.cpp:36]   --->   Operation 220 'or' 'or_ln36_59' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node crc_V_47)   --->   "%or_ln36_60 = or i1 %or_ln36_45, i1 %or_ln36_59" [../codes/crc.cpp:36]   --->   Operation 221 'or' 'or_ln36_60' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node crc_V_47)   --->   "%xor_ln36_23 = xor i1 %or_ln36_60, i1 1" [../codes/crc.cpp:36]   --->   Operation 222 'xor' 'xor_ln36_23' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node crc_V_47)   --->   "%or_ln36_61 = or i1 %and_ln36_5, i1 %xor_ln36_23" [../codes/crc.cpp:36]   --->   Operation 223 'or' 'or_ln36_61' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node crc_V_47)   --->   "%or_ln36_62 = or i1 %or_ln36_61, i1 %and_ln36_4" [../codes/crc.cpp:36]   --->   Operation 224 'or' 'or_ln36_62' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 225 [1/1] (0.28ns) (out node of the LUT)   --->   "%crc_V_47 = xor i1 %or_ln36_62, i1 %crc_V_8" [../codes/crc.cpp:36]   --->   Operation 225 'xor' 'crc_V_47' <Predicate = (!icmp_ln31)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node select_ln36_21)   --->   "%or_ln36_63 = or i1 %or_ln36_4, i1 %or_ln36_51" [../codes/crc.cpp:36]   --->   Operation 226 'or' 'or_ln36_63' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node select_ln36_21)   --->   "%and_ln36_8 = and i1 %or_ln36_63, i1 %crc_V_70" [../codes/crc.cpp:36]   --->   Operation 227 'and' 'and_ln36_8' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 228 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln36_21 = select i1 %and_ln36_5, i1 %ret_V, i1 %and_ln36_8" [../codes/crc.cpp:36]   --->   Operation 228 'select' 'select_ln36_21' <Predicate = (!icmp_ln31)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 229 [1/1] (0.17ns) (out node of the LUT)   --->   "%crc_V_46 = select i1 %or_ln36_21, i1 %ret_V, i1 %select_ln36_21" [../codes/crc.cpp:36]   --->   Operation 229 'select' 'crc_V_46' <Predicate = (!icmp_ln31)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node crc_V_45)   --->   "%select_ln36_23 = select i1 %and_ln36_1, i1 %xor_ln1499_1, i1 %crc_V_6" [../codes/crc.cpp:36]   --->   Operation 230 'select' 'select_ln36_23' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node crc_V_45)   --->   "%select_ln36_24 = select i1 %and_ln36_7, i1 %xor_ln1499_1, i1 %select_ln36_23" [../codes/crc.cpp:36]   --->   Operation 231 'select' 'select_ln36_24' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node crc_V_45)   --->   "%xor_ln36_25 = xor i1 %and_ln36, i1 1" [../codes/crc.cpp:36]   --->   Operation 232 'xor' 'xor_ln36_25' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 233 [1/1] (0.28ns) (out node of the LUT)   --->   "%crc_V_45 = and i1 %select_ln36_24, i1 %xor_ln36_25" [../codes/crc.cpp:36]   --->   Operation 233 'and' 'crc_V_45' <Predicate = (!icmp_ln31)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node crc_V_44)   --->   "%xor_ln36_26 = xor i1 %and_ln36_1, i1 1" [../codes/crc.cpp:36]   --->   Operation 234 'xor' 'xor_ln36_26' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node crc_V_44)   --->   "%and_ln36_10 = and i1 %crc_V_5, i1 %xor_ln36_26" [../codes/crc.cpp:36]   --->   Operation 235 'and' 'and_ln36_10' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 236 [1/1] (0.28ns) (out node of the LUT)   --->   "%crc_V_44 = select i1 %and_ln36_2, i1 %xor_ln1499_16, i1 %and_ln36_10" [../codes/crc.cpp:36]   --->   Operation 236 'select' 'crc_V_44' <Predicate = (!icmp_ln31)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node crc_V_43)   --->   "%xor_ln36_27 = xor i1 %and_ln36_2, i1 1" [../codes/crc.cpp:36]   --->   Operation 237 'xor' 'xor_ln36_27' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node crc_V_43)   --->   "%and_ln36_11 = and i1 %crc_V_4, i1 %xor_ln36_27" [../codes/crc.cpp:36]   --->   Operation 238 'and' 'and_ln36_11' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 239 [1/1] (0.28ns) (out node of the LUT)   --->   "%crc_V_43 = select i1 %and_ln36_3, i1 %xor_ln1499_15, i1 %and_ln36_11" [../codes/crc.cpp:36]   --->   Operation 239 'select' 'crc_V_43' <Predicate = (!icmp_ln31)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node crc_V_42)   --->   "%xor_ln36_28 = xor i1 %and_ln36_3, i1 1" [../codes/crc.cpp:36]   --->   Operation 240 'xor' 'xor_ln36_28' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node crc_V_42)   --->   "%and_ln36_12 = and i1 %crc_V_3, i1 %xor_ln36_28" [../codes/crc.cpp:36]   --->   Operation 241 'and' 'and_ln36_12' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 242 [1/1] (0.28ns) (out node of the LUT)   --->   "%crc_V_42 = select i1 %and_ln36_4, i1 %xor_ln1499_11, i1 %and_ln36_12" [../codes/crc.cpp:36]   --->   Operation 242 'select' 'crc_V_42' <Predicate = (!icmp_ln31)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node crc_V_41)   --->   "%xor_ln36_29 = xor i1 %and_ln36_4, i1 1" [../codes/crc.cpp:36]   --->   Operation 243 'xor' 'xor_ln36_29' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node crc_V_41)   --->   "%and_ln36_13 = and i1 %crc_V_2, i1 %xor_ln36_29" [../codes/crc.cpp:36]   --->   Operation 244 'and' 'and_ln36_13' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 245 [1/1] (0.28ns) (out node of the LUT)   --->   "%crc_V_41 = select i1 %and_ln36_5, i1 %xor_ln1499_7, i1 %and_ln36_13" [../codes/crc.cpp:36]   --->   Operation 245 'select' 'crc_V_41' <Predicate = (!icmp_ln31)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node crc_V_40)   --->   "%xor_ln36_30 = xor i1 %and_ln36_5, i1 1" [../codes/crc.cpp:36]   --->   Operation 246 'xor' 'xor_ln36_30' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node crc_V_40)   --->   "%and_ln36_14 = and i1 %crc_V_1, i1 %xor_ln36_30" [../codes/crc.cpp:36]   --->   Operation 247 'and' 'and_ln36_14' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 248 [1/1] (0.28ns) (out node of the LUT)   --->   "%crc_V_40 = select i1 %and_ln36_7, i1 %xor_ln1499, i1 %and_ln36_14" [../codes/crc.cpp:36]   --->   Operation 248 'select' 'crc_V_40' <Predicate = (!icmp_ln31)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node crc_V_39)   --->   "%xor_ln36_31 = xor i1 %and_ln36_7, i1 1" [../codes/crc.cpp:36]   --->   Operation 249 'xor' 'xor_ln36_31' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 250 [1/1] (0.28ns) (out node of the LUT)   --->   "%crc_V_39 = and i1 %crc_V, i1 %xor_ln36_31" [../codes/crc.cpp:36]   --->   Operation 250 'and' 'crc_V_39' <Predicate = (!icmp_ln31)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 251 [1/1] (0.42ns)   --->   "%store_ln31 = store i4 %add_ln31, i4 %i_1" [../codes/crc.cpp:31]   --->   Operation 251 'store' 'store_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.42>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%br_ln31 = br void %for.body42" [../codes/crc.cpp:31]   --->   Operation 252 'br' 'br_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %crc_V_96_out, i1 %crc_V_31" [../codes/crc.cpp:36]   --->   Operation 253 'write' 'write_ln36' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %crc_V_147_out, i1 %crc_V_82" [../codes/crc.cpp:36]   --->   Operation 254 'write' 'write_ln36' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %crc_V_146_out, i1 %crc_V_81" [../codes/crc.cpp:36]   --->   Operation 255 'write' 'write_ln36' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %crc_V_93_out, i1 %crc_V_28" [../codes/crc.cpp:36]   --->   Operation 256 'write' 'write_ln36' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %crc_V_145_out, i1 %crc_V_80" [../codes/crc.cpp:36]   --->   Operation 257 'write' 'write_ln36' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %crc_V_144_out, i1 %crc_V_79" [../codes/crc.cpp:36]   --->   Operation 258 'write' 'write_ln36' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %crc_V_143_out, i1 %crc_V_78" [../codes/crc.cpp:36]   --->   Operation 259 'write' 'write_ln36' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %crc_V_142_out, i1 %crc_V_77" [../codes/crc.cpp:36]   --->   Operation 260 'write' 'write_ln36' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %crc_V_141_out, i1 %crc_V_76" [../codes/crc.cpp:36]   --->   Operation 261 'write' 'write_ln36' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %crc_V_87_out, i1 %crc_V_22" [../codes/crc.cpp:36]   --->   Operation 262 'write' 'write_ln36' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %crc_V_86_out, i1 %crc_V_21" [../codes/crc.cpp:36]   --->   Operation 263 'write' 'write_ln36' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %crc_V_140_out, i1 %crc_V_75" [../codes/crc.cpp:36]   --->   Operation 264 'write' 'write_ln36' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %crc_V_139_out, i1 %crc_V_74" [../codes/crc.cpp:36]   --->   Operation 265 'write' 'write_ln36' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %crc_V_83_out, i1 %crc_V_18" [../codes/crc.cpp:36]   --->   Operation 266 'write' 'write_ln36' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %crc_V_82_out, i1 %crc_V_17" [../codes/crc.cpp:36]   --->   Operation 267 'write' 'write_ln36' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %crc_V_138_out, i1 %crc_V_73" [../codes/crc.cpp:36]   --->   Operation 268 'write' 'write_ln36' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %crc_V_80_out, i1 %crc_V_15" [../codes/crc.cpp:36]   --->   Operation 269 'write' 'write_ln36' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %crc_V_79_out, i1 %crc_V_14" [../codes/crc.cpp:36]   --->   Operation 270 'write' 'write_ln36' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %crc_V_137_out, i1 %crc_V_72" [../codes/crc.cpp:36]   --->   Operation 271 'write' 'write_ln36' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %crc_V_136_out, i1 %crc_V_71" [../codes/crc.cpp:36]   --->   Operation 272 'write' 'write_ln36' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %crc_V_76_out, i1 %crc_V_11" [../codes/crc.cpp:36]   --->   Operation 273 'write' 'write_ln36' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %crc_V_75_out, i1 %crc_V_10" [../codes/crc.cpp:36]   --->   Operation 274 'write' 'write_ln36' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %crc_V_74_out, i1 %crc_V_9" [../codes/crc.cpp:36]   --->   Operation 275 'write' 'write_ln36' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %crc_V_73_out, i1 %crc_V_8" [../codes/crc.cpp:36]   --->   Operation 276 'write' 'write_ln36' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %crc_V_135_out, i1 %crc_V_70" [../codes/crc.cpp:36]   --->   Operation 277 'write' 'write_ln36' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %crc_V_71_out, i1 %crc_V_6" [../codes/crc.cpp:36]   --->   Operation 278 'write' 'write_ln36' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %crc_V_70_out, i1 %crc_V_5" [../codes/crc.cpp:36]   --->   Operation 279 'write' 'write_ln36' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %crc_V_69_out, i1 %crc_V_4" [../codes/crc.cpp:36]   --->   Operation 280 'write' 'write_ln36' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %crc_V_68_out, i1 %crc_V_3" [../codes/crc.cpp:36]   --->   Operation 281 'write' 'write_ln36' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %crc_V_67_out, i1 %crc_V_2" [../codes/crc.cpp:36]   --->   Operation 282 'write' 'write_ln36' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %crc_V_66_out, i1 %crc_V_1" [../codes/crc.cpp:36]   --->   Operation 283 'write' 'write_ln36' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %crc_V_65_out, i1 %crc_V" [../codes/crc.cpp:36]   --->   Operation 284 'write' 'write_ln36' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 285 'ret' 'ret_ln0' <Predicate = (icmp_ln31)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.44ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('crc.V') with incoming values : ('crc_V_1_reload_read') ('crc.V', ../codes/crc.cpp:36) [133]  (0.427 ns)
	'phi' operation ('crc.V') with incoming values : ('crc_V_1_reload_read') ('crc.V', ../codes/crc.cpp:36) [133]  (0 ns)
	'mux' operation ('lhs.V') [144]  (0.721 ns)
	'and' operation ('and_ln33', ../codes/crc.cpp:33) [145]  (0.287 ns)
	'xor' operation ('xor_ln33', ../codes/crc.cpp:33) [171]  (0.287 ns)
	'or' operation ('or_ln36', ../codes/crc.cpp:36) [172]  (0.287 ns)
	'or' operation ('or_ln36_1', ../codes/crc.cpp:36) [173]  (0.287 ns)
	'or' operation ('or_ln36_2', ../codes/crc.cpp:36) [174]  (0.287 ns)
	'or' operation ('or_ln36_3', ../codes/crc.cpp:36) [175]  (0.287 ns)
	'or' operation ('or_ln36_5', ../codes/crc.cpp:36) [177]  (0.287 ns)
	'or' operation ('or_ln36_6', ../codes/crc.cpp:36) [178]  (0 ns)
	'xor' operation ('xor_ln36', ../codes/crc.cpp:36) [179]  (0 ns)
	'xor' operation ('crc.V', ../codes/crc.cpp:36) [180]  (0.287 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
