// Seed: 4044295411
module module_0 (
    output tri id_0,
    input supply0 id_1
);
  wire id_3;
  bufif0 primCall (id_0, id_1, id_3);
  module_2 modCall_1 ();
endmodule
module module_1 (
    input supply0 id_0,
    input wand id_1,
    output tri0 id_2,
    output wand id_3,
    output tri0 id_4,
    input tri id_5,
    input wire id_6,
    input wire id_7,
    input tri1 id_8,
    input wire id_9,
    output tri id_10,
    input wor id_11,
    input tri1 id_12
);
  assign id_10.id_8 = -1;
  module_0 modCall_1 (
      id_2,
      id_5
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2;
endmodule
