Simulator report for a31
Thu Oct 31 20:40:30 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 2.0 us       ;
; Simulation Netlist Size     ; 230 nodes    ;
; Simulation Coverage         ;      73.48 % ;
; Total Number of Transitions ; 5529         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone III  ;
+-----------------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                                         ;
+--------------------------------------------------------------------------------------------+-----------------------------------------------+---------------+
; Option                                                                                     ; Setting                                       ; Default Value ;
+--------------------------------------------------------------------------------------------+-----------------------------------------------+---------------+
; Simulation mode                                                                            ; Functional                                    ; Timing        ;
; Start time                                                                                 ; 0 ns                                          ; 0 ns          ;
; Simulation results format                                                                  ; VWF                                           ;               ;
; Vector input source                                                                        ; D:/quartus II/1807410102/a31111/Waveform1.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                            ; On            ;
; Check outputs                                                                              ; Off                                           ; Off           ;
; Report simulation coverage                                                                 ; On                                            ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                            ; On            ;
; Display missing 1-value coverage report                                                    ; On                                            ; On            ;
; Display missing 0-value coverage report                                                    ; On                                            ; On            ;
; Detect setup and hold time violations                                                      ; Off                                           ; Off           ;
; Detect glitches                                                                            ; Off                                           ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                           ; Off           ;
; Generate Signal Activity File                                                              ; Off                                           ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                           ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                           ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                            ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                                    ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                           ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                                           ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                          ; Auto          ;
; Interconnect Delay Model Type                                                              ; Transport                                     ; Transport     ;
; Cell Delay Model Type                                                                      ; Transport                                     ; Transport     ;
+--------------------------------------------------------------------------------------------+-----------------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 64-Bit to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      73.48 % ;
; Total nodes checked                                 ; 230          ;
; Total output ports checked                          ; 230          ;
; Total output ports with complete 1/0-value coverage ; 169          ;
; Total output ports with no 1/0-value coverage       ; 57           ;
; Total output ports with no 1-value coverage         ; 59           ;
; Total output ports with no 0-value coverage         ; 59           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                      ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------+
; Node Name                                                                     ; Output Port Name                                                              ; Output Port Type ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------+
; |a31|a                                                                        ; |a31|a                                                                        ; pin_out          ;
; |a31|sel1[2]                                                                  ; |a31|sel1[2]                                                                  ; out              ;
; |a31|sel1[1]                                                                  ; |a31|sel1[1]                                                                  ; out              ;
; |a31|sel1[0]                                                                  ; |a31|sel1[0]                                                                  ; out              ;
; |a31|b                                                                        ; |a31|b                                                                        ; pin_out          ;
; |a31|c                                                                        ; |a31|c                                                                        ; pin_out          ;
; |a31|d                                                                        ; |a31|d                                                                        ; pin_out          ;
; |a31|e                                                                        ; |a31|e                                                                        ; pin_out          ;
; |a31|f                                                                        ; |a31|f                                                                        ; pin_out          ;
; |a31|g                                                                        ; |a31|g                                                                        ; pin_out          ;
; |a31|experimentIII:inst1|out[0]                                               ; |a31|experimentIII:inst1|out[0]                                               ; out              ;
; |a31|experimentIII:inst1|out[1]                                               ; |a31|experimentIII:inst1|out[1]                                               ; out              ;
; |a31|experimentIII:inst1|out[2]                                               ; |a31|experimentIII:inst1|out[2]                                               ; out              ;
; |a31|experimentIII:inst1|out[3]                                               ; |a31|experimentIII:inst1|out[3]                                               ; out              ;
; |a31|nambscld:inst|a~0                                                        ; |a31|nambscld:inst|a~0                                                        ; out0             ;
; |a31|nambscld:inst|WideOr0                                                    ; |a31|nambscld:inst|WideOr0                                                    ; out0             ;
; |a31|nambscld:inst|WideOr1                                                    ; |a31|nambscld:inst|WideOr1                                                    ; out0             ;
; |a31|nambscld:inst|WideOr2                                                    ; |a31|nambscld:inst|WideOr2                                                    ; out0             ;
; |a31|nambscld:inst|WideOr3                                                    ; |a31|nambscld:inst|WideOr3                                                    ; out0             ;
; |a31|nambscld:inst|WideOr4                                                    ; |a31|nambscld:inst|WideOr4                                                    ; out0             ;
; |a31|nambscld:inst|WideOr5                                                    ; |a31|nambscld:inst|WideOr5                                                    ; out0             ;
; |a31|nambscld:inst|Decoder0~0                                                 ; |a31|nambscld:inst|Decoder0~0                                                 ; out              ;
; |a31|nambscld:inst|Decoder0~1                                                 ; |a31|nambscld:inst|Decoder0~1                                                 ; out              ;
; |a31|nambscld:inst|Decoder0~2                                                 ; |a31|nambscld:inst|Decoder0~2                                                 ; out              ;
; |a31|nambscld:inst|Decoder0~4                                                 ; |a31|nambscld:inst|Decoder0~4                                                 ; out              ;
; |a31|nambscld:inst|Decoder0~5                                                 ; |a31|nambscld:inst|Decoder0~5                                                 ; out              ;
; |a31|nambscld:inst|Decoder0~7                                                 ; |a31|nambscld:inst|Decoder0~7                                                 ; out              ;
; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~1              ; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~1              ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~2              ; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~2              ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~3              ; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~3              ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~4              ; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~4              ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~5              ; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~5              ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~6              ; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~6              ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~7              ; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~7              ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~8              ; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~8              ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~10             ; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~10             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~11             ; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~11             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~12             ; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~12             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~13             ; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~13             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~14             ; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~14             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~15             ; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~15             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~16             ; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~16             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~17             ; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~17             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~19             ; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~19             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~20             ; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~20             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|result_node[0]~0 ; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|result_node[0]~0 ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~21             ; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~21             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~22             ; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~22             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~23             ; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~23             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~25             ; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~25             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~28             ; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~28             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~29             ; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~29             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~30             ; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~30             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~31             ; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~31             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~32             ; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~32             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~34             ; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~34             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~37             ; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~37             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~38             ; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~38             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~39             ; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~39             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~40             ; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~40             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~41             ; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~41             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~42             ; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~42             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|result_node[0]~1 ; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|result_node[0]~1 ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|result_node[0]   ; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|result_node[0]   ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~1              ; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~1              ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~2              ; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~2              ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~3              ; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~3              ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~4              ; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~4              ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~5              ; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~5              ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~6              ; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~6              ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~7              ; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~7              ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~8              ; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~8              ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~10             ; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~10             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~11             ; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~11             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~12             ; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~12             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~13             ; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~13             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~14             ; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~14             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~15             ; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~15             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~16             ; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~16             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~17             ; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~17             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~18             ; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~18             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~19             ; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~19             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~20             ; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~20             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|result_node[0]~0 ; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|result_node[0]~0 ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~21             ; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~21             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~22             ; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~22             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~23             ; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~23             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~25             ; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~25             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~27             ; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~27             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~28             ; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~28             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~29             ; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~29             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~30             ; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~30             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~31             ; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~31             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~32             ; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~32             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~34             ; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~34             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~36             ; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~36             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~37             ; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~37             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~38             ; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~38             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~39             ; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~39             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~40             ; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~40             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~42             ; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~42             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|result_node[0]~1 ; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|result_node[0]~1 ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|result_node[0]   ; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|result_node[0]   ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~1              ; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~1              ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~2              ; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~2              ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~3              ; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~3              ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~4              ; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~4              ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~5              ; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~5              ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~6              ; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~6              ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~7              ; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~7              ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~8              ; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~8              ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~10             ; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~10             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~11             ; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~11             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~12             ; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~12             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~13             ; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~13             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~14             ; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~14             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~15             ; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~15             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~16             ; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~16             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~17             ; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~17             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~18             ; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~18             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~19             ; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~19             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~20             ; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~20             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|result_node[0]~0 ; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|result_node[0]~0 ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~21             ; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~21             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~23             ; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~23             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~25             ; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~25             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~27             ; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~27             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~28             ; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~28             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~29             ; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~29             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~30             ; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~30             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~32             ; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~32             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~34             ; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~34             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~36             ; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~36             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~37             ; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~37             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~38             ; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~38             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~39             ; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~39             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~41             ; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~41             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~42             ; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~42             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|result_node[0]~1 ; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|result_node[0]~1 ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|result_node[0]   ; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|result_node[0]   ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~1              ; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~1              ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~3              ; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~3              ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~6              ; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~6              ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~7              ; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~7              ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~8              ; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~8              ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~10             ; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~10             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~12             ; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~12             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~15             ; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~15             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~16             ; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~16             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~17             ; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~17             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~18             ; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~18             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~19             ; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~19             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~20             ; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~20             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|result_node[0]~0 ; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|result_node[0]~0 ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~21             ; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~21             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~23             ; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~23             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~25             ; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~25             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~27             ; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~27             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~28             ; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~28             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~29             ; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~29             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~30             ; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~30             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~32             ; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~32             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~34             ; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~34             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~36             ; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~36             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~37             ; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~37             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~38             ; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~38             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~39             ; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~39             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~40             ; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~40             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|result_node[0]   ; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|result_node[0]   ; out0             ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                         ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------+
; Node Name                                                                     ; Output Port Name                                                              ; Output Port Type ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------+
; |a31|in1[3]                                                                   ; |a31|in1[3]                                                                   ; out              ;
; |a31|in1[2]                                                                   ; |a31|in1[2]                                                                   ; out              ;
; |a31|in1[1]                                                                   ; |a31|in1[1]                                                                   ; out              ;
; |a31|in1[0]                                                                   ; |a31|in1[0]                                                                   ; out              ;
; |a31|in2[3]                                                                   ; |a31|in2[3]                                                                   ; out              ;
; |a31|in2[2]                                                                   ; |a31|in2[2]                                                                   ; out              ;
; |a31|in2[0]                                                                   ; |a31|in2[0]                                                                   ; out              ;
; |a31|sel                                                                      ; |a31|sel                                                                      ; pin_out          ;
; |a31|nambscld:inst|Decoder0~3                                                 ; |a31|nambscld:inst|Decoder0~3                                                 ; out              ;
; |a31|nambscld:inst|Decoder0~6                                                 ; |a31|nambscld:inst|Decoder0~6                                                 ; out              ;
; |a31|nambscld:inst|Decoder0~8                                                 ; |a31|nambscld:inst|Decoder0~8                                                 ; out              ;
; |a31|nambscld:inst|Decoder0~9                                                 ; |a31|nambscld:inst|Decoder0~9                                                 ; out              ;
; |a31|nambscld:inst|Decoder0~10                                                ; |a31|nambscld:inst|Decoder0~10                                                ; out              ;
; |a31|nambscld:inst|Decoder0~11                                                ; |a31|nambscld:inst|Decoder0~11                                                ; out              ;
; |a31|nambscld:inst|Decoder0~12                                                ; |a31|nambscld:inst|Decoder0~12                                                ; out              ;
; |a31|nambscld:inst|Decoder0~13                                                ; |a31|nambscld:inst|Decoder0~13                                                ; out              ;
; |a31|nambscld:inst|Decoder0~14                                                ; |a31|nambscld:inst|Decoder0~14                                                ; out              ;
; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~0              ; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~0              ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~9              ; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~9              ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~18             ; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~18             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~24             ; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~24             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~26             ; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~26             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~27             ; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~27             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~33             ; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~33             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~35             ; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~35             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~36             ; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~36             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~0              ; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~0              ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~9              ; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~9              ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~24             ; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~24             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~26             ; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~26             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~33             ; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~33             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~35             ; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~35             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~41             ; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~41             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~0              ; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~0              ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~9              ; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~9              ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~22             ; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~22             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~24             ; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~24             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~26             ; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~26             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~31             ; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~31             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~33             ; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~33             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~35             ; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~35             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~40             ; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~40             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~0              ; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~0              ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~2              ; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~2              ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~4              ; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~4              ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~5              ; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~5              ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~9              ; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~9              ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~11             ; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~11             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~13             ; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~13             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~14             ; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~14             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~22             ; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~22             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~24             ; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~24             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~26             ; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~26             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~31             ; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~31             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~33             ; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~33             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~35             ; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~35             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~41             ; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~41             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~42             ; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~42             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|result_node[0]~1 ; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|result_node[0]~1 ; out0             ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                         ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------+
; Node Name                                                                     ; Output Port Name                                                              ; Output Port Type ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------+
; |a31|en                                                                       ; |a31|en                                                                       ; out              ;
; |a31|in1[3]                                                                   ; |a31|in1[3]                                                                   ; out              ;
; |a31|in1[2]                                                                   ; |a31|in1[2]                                                                   ; out              ;
; |a31|in1[1]                                                                   ; |a31|in1[1]                                                                   ; out              ;
; |a31|in1[0]                                                                   ; |a31|in1[0]                                                                   ; out              ;
; |a31|in2[3]                                                                   ; |a31|in2[3]                                                                   ; out              ;
; |a31|in2[2]                                                                   ; |a31|in2[2]                                                                   ; out              ;
; |a31|in2[1]                                                                   ; |a31|in2[1]                                                                   ; out              ;
; |a31|sel                                                                      ; |a31|sel                                                                      ; pin_out          ;
; |a31|nambscld:inst|Decoder0~3                                                 ; |a31|nambscld:inst|Decoder0~3                                                 ; out              ;
; |a31|nambscld:inst|Decoder0~6                                                 ; |a31|nambscld:inst|Decoder0~6                                                 ; out              ;
; |a31|nambscld:inst|Decoder0~8                                                 ; |a31|nambscld:inst|Decoder0~8                                                 ; out              ;
; |a31|nambscld:inst|Decoder0~9                                                 ; |a31|nambscld:inst|Decoder0~9                                                 ; out              ;
; |a31|nambscld:inst|Decoder0~10                                                ; |a31|nambscld:inst|Decoder0~10                                                ; out              ;
; |a31|nambscld:inst|Decoder0~11                                                ; |a31|nambscld:inst|Decoder0~11                                                ; out              ;
; |a31|nambscld:inst|Decoder0~12                                                ; |a31|nambscld:inst|Decoder0~12                                                ; out              ;
; |a31|nambscld:inst|Decoder0~13                                                ; |a31|nambscld:inst|Decoder0~13                                                ; out              ;
; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~0              ; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~0              ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~9              ; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~9              ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~18             ; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~18             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~24             ; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~24             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~26             ; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~26             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~27             ; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~27             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~33             ; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~33             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~35             ; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~35             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~36             ; |a31|experimentIII:inst1|lpm_mux:Mux3|mux_cqc:auto_generated|_~36             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~0              ; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~0              ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~9              ; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~9              ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~24             ; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~24             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~26             ; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~26             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~33             ; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~33             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~35             ; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~35             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~41             ; |a31|experimentIII:inst1|lpm_mux:Mux2|mux_cqc:auto_generated|_~41             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~0              ; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~0              ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~9              ; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~9              ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~22             ; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~22             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~24             ; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~24             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~26             ; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~26             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~31             ; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~31             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~33             ; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~33             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~35             ; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~35             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~40             ; |a31|experimentIII:inst1|lpm_mux:Mux1|mux_cqc:auto_generated|_~40             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~0              ; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~0              ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~2              ; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~2              ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~4              ; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~4              ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~5              ; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~5              ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~9              ; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~9              ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~11             ; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~11             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~13             ; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~13             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~14             ; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~14             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~22             ; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~22             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~24             ; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~24             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~26             ; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~26             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~31             ; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~31             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~33             ; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~33             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~35             ; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~35             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~41             ; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~41             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~42             ; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|_~42             ; out0             ;
; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|result_node[0]~1 ; |a31|experimentIII:inst1|lpm_mux:Mux0|mux_cqc:auto_generated|result_node[0]~1 ; out0             ;
+-------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Simulator
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Thu Oct 31 20:40:30 2019
Info: Command: quartus_sim --simulation_results_format=VWF a31 -c a31
Info (324025): Using vector source file "D:/quartus II/1807410102/a31111/Waveform1.vwf"
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is      73.48 %
Info (328052): Number of transitions in simulation is 5529
Info (324045): Vector file a31.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 64-Bit Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4457 megabytes
    Info: Processing ended: Thu Oct 31 20:40:30 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


