//Monica
csl_unit dut{
  csl_port in_v(input,1), in_d(input, 8);
  csl_port out_v(output, 1), out_d(output, 8);
  csl_port clk(input);  
  csl_signal clk1,ind(9),outd(9);
dut(){
    clk.set_attr(clock);
    clk = clk1;
    ind = {in_v,in_d};
    outd = {out_v,out_d};
 }
};
csl_vector stim{
  stim(){
    set_vc_header_comment("stimulus_vector");
    set_vc_output_filename("stim_data_out");
    set_unit_name( dut );
    set_direction( input );
  }
};
csl_vector exp{
  exp(){
    set_vc_header_comment("expected_vector");
    set_vc_output_filename("exp_data_out");
    set_unit_name( dut );
    set_direction( output );
  }
};
csl_testbench tb{
  csl_signal clk(reg);
  dut dut_i;
    tb(){
    clk.set_attr(clock);
    add_logic(clock,clk,10,ps);
    add_logic(generate_waves,"wave.dump", vcd);
  }
};
