digraph "0_linux_d1442d85cc30ea75f7d399474ca738e0bc96f715_4@API" {
"1000158" [label="(Call,reg_write(ctxt, VCPU_REGS_RSP))"];
"1000150" [label="(Call,reg_write(ctxt, VCPU_REGS_RBX))"];
"1000142" [label="(Call,reg_write(ctxt, VCPU_REGS_RDX))"];
"1000134" [label="(Call,reg_write(ctxt, VCPU_REGS_RCX))"];
"1000126" [label="(Call,reg_write(ctxt, VCPU_REGS_RAX))"];
"1000103" [label="(MethodParameterIn,struct x86_emulate_ctxt *ctxt)"];
"1000166" [label="(Call,reg_write(ctxt, VCPU_REGS_RBP))"];
"1000174" [label="(Call,reg_write(ctxt, VCPU_REGS_RSI))"];
"1000182" [label="(Call,reg_write(ctxt, VCPU_REGS_RDI))"];
"1000188" [label="(Call,set_segment_selector(ctxt, tss->ldt, VCPU_SREG_LDTR))"];
"1000194" [label="(Call,set_segment_selector(ctxt, tss->es, VCPU_SREG_ES))"];
"1000200" [label="(Call,set_segment_selector(ctxt, tss->cs, VCPU_SREG_CS))"];
"1000206" [label="(Call,set_segment_selector(ctxt, tss->ss, VCPU_SREG_SS))"];
"1000212" [label="(Call,set_segment_selector(ctxt, tss->ds, VCPU_SREG_DS))"];
"1000227" [label="(Call,__load_segment_descriptor(ctxt, tss->ldt, VCPU_SREG_LDTR, cpl,\n\t\t\t\t\ttrue, NULL))"];
"1000225" [label="(Call,ret = __load_segment_descriptor(ctxt, tss->ldt, VCPU_SREG_LDTR, cpl,\n\t\t\t\t\ttrue, NULL))"];
"1000237" [label="(Call,ret != X86EMUL_CONTINUE)"];
"1000240" [label="(Return,return ret;)"];
"1000254" [label="(Call,ret != X86EMUL_CONTINUE)"];
"1000257" [label="(Return,return ret;)"];
"1000271" [label="(Call,ret != X86EMUL_CONTINUE)"];
"1000274" [label="(Return,return ret;)"];
"1000288" [label="(Call,ret != X86EMUL_CONTINUE)"];
"1000291" [label="(Return,return ret;)"];
"1000305" [label="(Call,ret != X86EMUL_CONTINUE)"];
"1000308" [label="(Return,return ret;)"];
"1000310" [label="(Return,return X86EMUL_CONTINUE;)"];
"1000244" [label="(Call,__load_segment_descriptor(ctxt, tss->es, VCPU_SREG_ES, cpl,\n\t\t\t\t\ttrue, NULL))"];
"1000242" [label="(Call,ret = __load_segment_descriptor(ctxt, tss->es, VCPU_SREG_ES, cpl,\n\t\t\t\t\ttrue, NULL))"];
"1000261" [label="(Call,__load_segment_descriptor(ctxt, tss->cs, VCPU_SREG_CS, cpl,\n\t\t\t\t\ttrue, NULL))"];
"1000259" [label="(Call,ret = __load_segment_descriptor(ctxt, tss->cs, VCPU_SREG_CS, cpl,\n\t\t\t\t\ttrue, NULL))"];
"1000278" [label="(Call,__load_segment_descriptor(ctxt, tss->ss, VCPU_SREG_SS, cpl,\n\t\t\t\t\ttrue, NULL))"];
"1000276" [label="(Call,ret = __load_segment_descriptor(ctxt, tss->ss, VCPU_SREG_SS, cpl,\n\t\t\t\t\ttrue, NULL))"];
"1000295" [label="(Call,__load_segment_descriptor(ctxt, tss->ds, VCPU_SREG_DS, cpl,\n\t\t\t\t\ttrue, NULL))"];
"1000293" [label="(Call,ret = __load_segment_descriptor(ctxt, tss->ds, VCPU_SREG_DS, cpl,\n\t\t\t\t\ttrue, NULL))"];
"1000220" [label="(Call,tss->cs & 3)"];
"1000218" [label="(Call,cpl = tss->cs & 3)"];
"1000135" [label="(Identifier,ctxt)"];
"1000219" [label="(Identifier,cpl)"];
"1000263" [label="(Call,tss->cs)"];
"1000274" [label="(Return,return ret;)"];
"1000150" [label="(Call,reg_write(ctxt, VCPU_REGS_RBX))"];
"1000249" [label="(Identifier,VCPU_SREG_ES)"];
"1000272" [label="(Identifier,ret)"];
"1000245" [label="(Identifier,ctxt)"];
"1000257" [label="(Return,return ret;)"];
"1000250" [label="(Identifier,cpl)"];
"1000303" [label="(Identifier,NULL)"];
"1000213" [label="(Identifier,ctxt)"];
"1000280" [label="(Call,tss->ss)"];
"1000176" [label="(Identifier,VCPU_REGS_RSI)"];
"1000199" [label="(Identifier,VCPU_SREG_ES)"];
"1000232" [label="(Identifier,VCPU_SREG_LDTR)"];
"1000266" [label="(Identifier,VCPU_SREG_CS)"];
"1000297" [label="(Call,tss->ds)"];
"1000125" [label="(Call,*reg_write(ctxt, VCPU_REGS_RAX))"];
"1000229" [label="(Call,tss->ldt)"];
"1000291" [label="(Return,return ret;)"];
"1000165" [label="(Call,*reg_write(ctxt, VCPU_REGS_RBP))"];
"1000292" [label="(Identifier,ret)"];
"1000143" [label="(Identifier,ctxt)"];
"1000275" [label="(Identifier,ret)"];
"1000254" [label="(Call,ret != X86EMUL_CONTINUE)"];
"1000134" [label="(Call,reg_write(ctxt, VCPU_REGS_RCX))"];
"1000196" [label="(Call,tss->es)"];
"1000304" [label="(ControlStructure,if (ret != X86EMUL_CONTINUE))"];
"1000239" [label="(Identifier,X86EMUL_CONTINUE)"];
"1000312" [label="(MethodReturn,static int)"];
"1000270" [label="(ControlStructure,if (ret != X86EMUL_CONTINUE))"];
"1000278" [label="(Call,__load_segment_descriptor(ctxt, tss->ss, VCPU_SREG_SS, cpl,\n\t\t\t\t\ttrue, NULL))"];
"1000183" [label="(Identifier,ctxt)"];
"1000212" [label="(Call,set_segment_selector(ctxt, tss->ds, VCPU_SREG_DS))"];
"1000228" [label="(Identifier,ctxt)"];
"1000306" [label="(Identifier,ret)"];
"1000293" [label="(Call,ret = __load_segment_descriptor(ctxt, tss->ds, VCPU_SREG_DS, cpl,\n\t\t\t\t\ttrue, NULL))"];
"1000166" [label="(Call,reg_write(ctxt, VCPU_REGS_RBP))"];
"1000300" [label="(Identifier,VCPU_SREG_DS)"];
"1000288" [label="(Call,ret != X86EMUL_CONTINUE)"];
"1000261" [label="(Call,__load_segment_descriptor(ctxt, tss->cs, VCPU_SREG_CS, cpl,\n\t\t\t\t\ttrue, NULL))"];
"1000243" [label="(Identifier,ret)"];
"1000142" [label="(Call,reg_write(ctxt, VCPU_REGS_RDX))"];
"1000127" [label="(Identifier,ctxt)"];
"1000294" [label="(Identifier,ret)"];
"1000277" [label="(Identifier,ret)"];
"1000286" [label="(Identifier,NULL)"];
"1000211" [label="(Identifier,VCPU_SREG_SS)"];
"1000236" [label="(ControlStructure,if (ret != X86EMUL_CONTINUE))"];
"1000309" [label="(Identifier,ret)"];
"1000283" [label="(Identifier,VCPU_SREG_SS)"];
"1000167" [label="(Identifier,ctxt)"];
"1000205" [label="(Identifier,VCPU_SREG_CS)"];
"1000290" [label="(Identifier,X86EMUL_CONTINUE)"];
"1000174" [label="(Call,reg_write(ctxt, VCPU_REGS_RSI))"];
"1000149" [label="(Call,*reg_write(ctxt, VCPU_REGS_RBX))"];
"1000260" [label="(Identifier,ret)"];
"1000184" [label="(Identifier,VCPU_REGS_RDI)"];
"1000307" [label="(Identifier,X86EMUL_CONTINUE)"];
"1000190" [label="(Call,tss->ldt)"];
"1000182" [label="(Call,reg_write(ctxt, VCPU_REGS_RDI))"];
"1000141" [label="(Call,*reg_write(ctxt, VCPU_REGS_RDX))"];
"1000233" [label="(Identifier,cpl)"];
"1000284" [label="(Identifier,cpl)"];
"1000151" [label="(Identifier,ctxt)"];
"1000287" [label="(ControlStructure,if (ret != X86EMUL_CONTINUE))"];
"1000126" [label="(Call,reg_write(ctxt, VCPU_REGS_RAX))"];
"1000259" [label="(Call,ret = __load_segment_descriptor(ctxt, tss->cs, VCPU_SREG_CS, cpl,\n\t\t\t\t\ttrue, NULL))"];
"1000221" [label="(Call,tss->cs)"];
"1000244" [label="(Call,__load_segment_descriptor(ctxt, tss->es, VCPU_SREG_ES, cpl,\n\t\t\t\t\ttrue, NULL))"];
"1000207" [label="(Identifier,ctxt)"];
"1000235" [label="(Identifier,NULL)"];
"1000237" [label="(Call,ret != X86EMUL_CONTINUE)"];
"1000267" [label="(Identifier,cpl)"];
"1000251" [label="(Identifier,true)"];
"1000160" [label="(Identifier,VCPU_REGS_RSP)"];
"1000217" [label="(Identifier,VCPU_SREG_DS)"];
"1000240" [label="(Return,return ret;)"];
"1000268" [label="(Identifier,true)"];
"1000157" [label="(Call,*reg_write(ctxt, VCPU_REGS_RSP))"];
"1000224" [label="(Literal,3)"];
"1000103" [label="(MethodParameterIn,struct x86_emulate_ctxt *ctxt)"];
"1000128" [label="(Identifier,VCPU_REGS_RAX)"];
"1000295" [label="(Call,__load_segment_descriptor(ctxt, tss->ds, VCPU_SREG_DS, cpl,\n\t\t\t\t\ttrue, NULL))"];
"1000158" [label="(Call,reg_write(ctxt, VCPU_REGS_RSP))"];
"1000302" [label="(Identifier,true)"];
"1000225" [label="(Call,ret = __load_segment_descriptor(ctxt, tss->ldt, VCPU_SREG_LDTR, cpl,\n\t\t\t\t\ttrue, NULL))"];
"1000311" [label="(Identifier,X86EMUL_CONTINUE)"];
"1000201" [label="(Identifier,ctxt)"];
"1000279" [label="(Identifier,ctxt)"];
"1000189" [label="(Identifier,ctxt)"];
"1000136" [label="(Identifier,VCPU_REGS_RCX)"];
"1000256" [label="(Identifier,X86EMUL_CONTINUE)"];
"1000296" [label="(Identifier,ctxt)"];
"1000168" [label="(Identifier,VCPU_REGS_RBP)"];
"1000188" [label="(Call,set_segment_selector(ctxt, tss->ldt, VCPU_SREG_LDTR))"];
"1000200" [label="(Call,set_segment_selector(ctxt, tss->cs, VCPU_SREG_CS))"];
"1000181" [label="(Call,*reg_write(ctxt, VCPU_REGS_RDI))"];
"1000159" [label="(Identifier,ctxt)"];
"1000206" [label="(Call,set_segment_selector(ctxt, tss->ss, VCPU_SREG_SS))"];
"1000310" [label="(Return,return X86EMUL_CONTINUE;)"];
"1000195" [label="(Identifier,ctxt)"];
"1000220" [label="(Call,tss->cs & 3)"];
"1000218" [label="(Call,cpl = tss->cs & 3)"];
"1000253" [label="(ControlStructure,if (ret != X86EMUL_CONTINUE))"];
"1000144" [label="(Identifier,VCPU_REGS_RDX)"];
"1000234" [label="(Identifier,true)"];
"1000202" [label="(Call,tss->cs)"];
"1000246" [label="(Call,tss->es)"];
"1000269" [label="(Identifier,NULL)"];
"1000273" [label="(Identifier,X86EMUL_CONTINUE)"];
"1000175" [label="(Identifier,ctxt)"];
"1000194" [label="(Call,set_segment_selector(ctxt, tss->es, VCPU_SREG_ES))"];
"1000271" [label="(Call,ret != X86EMUL_CONTINUE)"];
"1000214" [label="(Call,tss->ds)"];
"1000242" [label="(Call,ret = __load_segment_descriptor(ctxt, tss->es, VCPU_SREG_ES, cpl,\n\t\t\t\t\ttrue, NULL))"];
"1000262" [label="(Identifier,ctxt)"];
"1000258" [label="(Identifier,ret)"];
"1000133" [label="(Call,*reg_write(ctxt, VCPU_REGS_RCX))"];
"1000289" [label="(Identifier,ret)"];
"1000305" [label="(Call,ret != X86EMUL_CONTINUE)"];
"1000173" [label="(Call,*reg_write(ctxt, VCPU_REGS_RSI))"];
"1000241" [label="(Identifier,ret)"];
"1000301" [label="(Identifier,cpl)"];
"1000208" [label="(Call,tss->ss)"];
"1000238" [label="(Identifier,ret)"];
"1000227" [label="(Call,__load_segment_descriptor(ctxt, tss->ldt, VCPU_SREG_LDTR, cpl,\n\t\t\t\t\ttrue, NULL))"];
"1000308" [label="(Return,return ret;)"];
"1000105" [label="(Block,)"];
"1000193" [label="(Identifier,VCPU_SREG_LDTR)"];
"1000285" [label="(Identifier,true)"];
"1000152" [label="(Identifier,VCPU_REGS_RBX)"];
"1000252" [label="(Identifier,NULL)"];
"1000276" [label="(Call,ret = __load_segment_descriptor(ctxt, tss->ss, VCPU_SREG_SS, cpl,\n\t\t\t\t\ttrue, NULL))"];
"1000226" [label="(Identifier,ret)"];
"1000255" [label="(Identifier,ret)"];
"1000158" -> "1000157"  [label="AST: "];
"1000158" -> "1000160"  [label="CFG: "];
"1000159" -> "1000158"  [label="AST: "];
"1000160" -> "1000158"  [label="AST: "];
"1000157" -> "1000158"  [label="CFG: "];
"1000158" -> "1000312"  [label="DDG: VCPU_REGS_RSP"];
"1000150" -> "1000158"  [label="DDG: ctxt"];
"1000103" -> "1000158"  [label="DDG: ctxt"];
"1000158" -> "1000166"  [label="DDG: ctxt"];
"1000150" -> "1000149"  [label="AST: "];
"1000150" -> "1000152"  [label="CFG: "];
"1000151" -> "1000150"  [label="AST: "];
"1000152" -> "1000150"  [label="AST: "];
"1000149" -> "1000150"  [label="CFG: "];
"1000150" -> "1000312"  [label="DDG: VCPU_REGS_RBX"];
"1000142" -> "1000150"  [label="DDG: ctxt"];
"1000103" -> "1000150"  [label="DDG: ctxt"];
"1000142" -> "1000141"  [label="AST: "];
"1000142" -> "1000144"  [label="CFG: "];
"1000143" -> "1000142"  [label="AST: "];
"1000144" -> "1000142"  [label="AST: "];
"1000141" -> "1000142"  [label="CFG: "];
"1000142" -> "1000312"  [label="DDG: VCPU_REGS_RDX"];
"1000134" -> "1000142"  [label="DDG: ctxt"];
"1000103" -> "1000142"  [label="DDG: ctxt"];
"1000134" -> "1000133"  [label="AST: "];
"1000134" -> "1000136"  [label="CFG: "];
"1000135" -> "1000134"  [label="AST: "];
"1000136" -> "1000134"  [label="AST: "];
"1000133" -> "1000134"  [label="CFG: "];
"1000134" -> "1000312"  [label="DDG: VCPU_REGS_RCX"];
"1000126" -> "1000134"  [label="DDG: ctxt"];
"1000103" -> "1000134"  [label="DDG: ctxt"];
"1000126" -> "1000125"  [label="AST: "];
"1000126" -> "1000128"  [label="CFG: "];
"1000127" -> "1000126"  [label="AST: "];
"1000128" -> "1000126"  [label="AST: "];
"1000125" -> "1000126"  [label="CFG: "];
"1000126" -> "1000312"  [label="DDG: VCPU_REGS_RAX"];
"1000103" -> "1000126"  [label="DDG: ctxt"];
"1000103" -> "1000102"  [label="AST: "];
"1000103" -> "1000312"  [label="DDG: ctxt"];
"1000103" -> "1000166"  [label="DDG: ctxt"];
"1000103" -> "1000174"  [label="DDG: ctxt"];
"1000103" -> "1000182"  [label="DDG: ctxt"];
"1000103" -> "1000188"  [label="DDG: ctxt"];
"1000103" -> "1000194"  [label="DDG: ctxt"];
"1000103" -> "1000200"  [label="DDG: ctxt"];
"1000103" -> "1000206"  [label="DDG: ctxt"];
"1000103" -> "1000212"  [label="DDG: ctxt"];
"1000103" -> "1000227"  [label="DDG: ctxt"];
"1000103" -> "1000244"  [label="DDG: ctxt"];
"1000103" -> "1000261"  [label="DDG: ctxt"];
"1000103" -> "1000278"  [label="DDG: ctxt"];
"1000103" -> "1000295"  [label="DDG: ctxt"];
"1000166" -> "1000165"  [label="AST: "];
"1000166" -> "1000168"  [label="CFG: "];
"1000167" -> "1000166"  [label="AST: "];
"1000168" -> "1000166"  [label="AST: "];
"1000165" -> "1000166"  [label="CFG: "];
"1000166" -> "1000312"  [label="DDG: VCPU_REGS_RBP"];
"1000166" -> "1000174"  [label="DDG: ctxt"];
"1000174" -> "1000173"  [label="AST: "];
"1000174" -> "1000176"  [label="CFG: "];
"1000175" -> "1000174"  [label="AST: "];
"1000176" -> "1000174"  [label="AST: "];
"1000173" -> "1000174"  [label="CFG: "];
"1000174" -> "1000312"  [label="DDG: VCPU_REGS_RSI"];
"1000174" -> "1000182"  [label="DDG: ctxt"];
"1000182" -> "1000181"  [label="AST: "];
"1000182" -> "1000184"  [label="CFG: "];
"1000183" -> "1000182"  [label="AST: "];
"1000184" -> "1000182"  [label="AST: "];
"1000181" -> "1000182"  [label="CFG: "];
"1000182" -> "1000312"  [label="DDG: VCPU_REGS_RDI"];
"1000182" -> "1000188"  [label="DDG: ctxt"];
"1000188" -> "1000105"  [label="AST: "];
"1000188" -> "1000193"  [label="CFG: "];
"1000189" -> "1000188"  [label="AST: "];
"1000190" -> "1000188"  [label="AST: "];
"1000193" -> "1000188"  [label="AST: "];
"1000195" -> "1000188"  [label="CFG: "];
"1000188" -> "1000312"  [label="DDG: set_segment_selector(ctxt, tss->ldt, VCPU_SREG_LDTR)"];
"1000188" -> "1000194"  [label="DDG: ctxt"];
"1000188" -> "1000227"  [label="DDG: tss->ldt"];
"1000188" -> "1000227"  [label="DDG: VCPU_SREG_LDTR"];
"1000194" -> "1000105"  [label="AST: "];
"1000194" -> "1000199"  [label="CFG: "];
"1000195" -> "1000194"  [label="AST: "];
"1000196" -> "1000194"  [label="AST: "];
"1000199" -> "1000194"  [label="AST: "];
"1000201" -> "1000194"  [label="CFG: "];
"1000194" -> "1000312"  [label="DDG: set_segment_selector(ctxt, tss->es, VCPU_SREG_ES)"];
"1000194" -> "1000312"  [label="DDG: VCPU_SREG_ES"];
"1000194" -> "1000312"  [label="DDG: tss->es"];
"1000194" -> "1000200"  [label="DDG: ctxt"];
"1000194" -> "1000244"  [label="DDG: tss->es"];
"1000194" -> "1000244"  [label="DDG: VCPU_SREG_ES"];
"1000200" -> "1000105"  [label="AST: "];
"1000200" -> "1000205"  [label="CFG: "];
"1000201" -> "1000200"  [label="AST: "];
"1000202" -> "1000200"  [label="AST: "];
"1000205" -> "1000200"  [label="AST: "];
"1000207" -> "1000200"  [label="CFG: "];
"1000200" -> "1000312"  [label="DDG: set_segment_selector(ctxt, tss->cs, VCPU_SREG_CS)"];
"1000200" -> "1000312"  [label="DDG: VCPU_SREG_CS"];
"1000200" -> "1000206"  [label="DDG: ctxt"];
"1000200" -> "1000220"  [label="DDG: tss->cs"];
"1000200" -> "1000261"  [label="DDG: VCPU_SREG_CS"];
"1000206" -> "1000105"  [label="AST: "];
"1000206" -> "1000211"  [label="CFG: "];
"1000207" -> "1000206"  [label="AST: "];
"1000208" -> "1000206"  [label="AST: "];
"1000211" -> "1000206"  [label="AST: "];
"1000213" -> "1000206"  [label="CFG: "];
"1000206" -> "1000312"  [label="DDG: set_segment_selector(ctxt, tss->ss, VCPU_SREG_SS)"];
"1000206" -> "1000312"  [label="DDG: tss->ss"];
"1000206" -> "1000312"  [label="DDG: VCPU_SREG_SS"];
"1000206" -> "1000212"  [label="DDG: ctxt"];
"1000206" -> "1000278"  [label="DDG: tss->ss"];
"1000206" -> "1000278"  [label="DDG: VCPU_SREG_SS"];
"1000212" -> "1000105"  [label="AST: "];
"1000212" -> "1000217"  [label="CFG: "];
"1000213" -> "1000212"  [label="AST: "];
"1000214" -> "1000212"  [label="AST: "];
"1000217" -> "1000212"  [label="AST: "];
"1000219" -> "1000212"  [label="CFG: "];
"1000212" -> "1000312"  [label="DDG: VCPU_SREG_DS"];
"1000212" -> "1000312"  [label="DDG: tss->ds"];
"1000212" -> "1000312"  [label="DDG: set_segment_selector(ctxt, tss->ds, VCPU_SREG_DS)"];
"1000212" -> "1000227"  [label="DDG: ctxt"];
"1000212" -> "1000295"  [label="DDG: tss->ds"];
"1000212" -> "1000295"  [label="DDG: VCPU_SREG_DS"];
"1000227" -> "1000225"  [label="AST: "];
"1000227" -> "1000235"  [label="CFG: "];
"1000228" -> "1000227"  [label="AST: "];
"1000229" -> "1000227"  [label="AST: "];
"1000232" -> "1000227"  [label="AST: "];
"1000233" -> "1000227"  [label="AST: "];
"1000234" -> "1000227"  [label="AST: "];
"1000235" -> "1000227"  [label="AST: "];
"1000225" -> "1000227"  [label="CFG: "];
"1000227" -> "1000312"  [label="DDG: cpl"];
"1000227" -> "1000312"  [label="DDG: NULL"];
"1000227" -> "1000312"  [label="DDG: ctxt"];
"1000227" -> "1000312"  [label="DDG: tss->ldt"];
"1000227" -> "1000312"  [label="DDG: VCPU_SREG_LDTR"];
"1000227" -> "1000312"  [label="DDG: true"];
"1000227" -> "1000225"  [label="DDG: cpl"];
"1000227" -> "1000225"  [label="DDG: NULL"];
"1000227" -> "1000225"  [label="DDG: VCPU_SREG_LDTR"];
"1000227" -> "1000225"  [label="DDG: tss->ldt"];
"1000227" -> "1000225"  [label="DDG: ctxt"];
"1000227" -> "1000225"  [label="DDG: true"];
"1000218" -> "1000227"  [label="DDG: cpl"];
"1000227" -> "1000244"  [label="DDG: ctxt"];
"1000227" -> "1000244"  [label="DDG: cpl"];
"1000227" -> "1000244"  [label="DDG: true"];
"1000227" -> "1000244"  [label="DDG: NULL"];
"1000225" -> "1000105"  [label="AST: "];
"1000226" -> "1000225"  [label="AST: "];
"1000238" -> "1000225"  [label="CFG: "];
"1000225" -> "1000312"  [label="DDG: __load_segment_descriptor(ctxt, tss->ldt, VCPU_SREG_LDTR, cpl,\n\t\t\t\t\ttrue, NULL)"];
"1000225" -> "1000237"  [label="DDG: ret"];
"1000237" -> "1000236"  [label="AST: "];
"1000237" -> "1000239"  [label="CFG: "];
"1000238" -> "1000237"  [label="AST: "];
"1000239" -> "1000237"  [label="AST: "];
"1000241" -> "1000237"  [label="CFG: "];
"1000243" -> "1000237"  [label="CFG: "];
"1000237" -> "1000312"  [label="DDG: ret != X86EMUL_CONTINUE"];
"1000237" -> "1000312"  [label="DDG: X86EMUL_CONTINUE"];
"1000237" -> "1000312"  [label="DDG: ret"];
"1000237" -> "1000240"  [label="DDG: ret"];
"1000237" -> "1000254"  [label="DDG: X86EMUL_CONTINUE"];
"1000240" -> "1000236"  [label="AST: "];
"1000240" -> "1000241"  [label="CFG: "];
"1000241" -> "1000240"  [label="AST: "];
"1000312" -> "1000240"  [label="CFG: "];
"1000240" -> "1000312"  [label="DDG: <RET>"];
"1000241" -> "1000240"  [label="DDG: ret"];
"1000254" -> "1000253"  [label="AST: "];
"1000254" -> "1000256"  [label="CFG: "];
"1000255" -> "1000254"  [label="AST: "];
"1000256" -> "1000254"  [label="AST: "];
"1000258" -> "1000254"  [label="CFG: "];
"1000260" -> "1000254"  [label="CFG: "];
"1000254" -> "1000312"  [label="DDG: ret"];
"1000254" -> "1000312"  [label="DDG: ret != X86EMUL_CONTINUE"];
"1000254" -> "1000312"  [label="DDG: X86EMUL_CONTINUE"];
"1000242" -> "1000254"  [label="DDG: ret"];
"1000254" -> "1000257"  [label="DDG: ret"];
"1000254" -> "1000271"  [label="DDG: X86EMUL_CONTINUE"];
"1000257" -> "1000253"  [label="AST: "];
"1000257" -> "1000258"  [label="CFG: "];
"1000258" -> "1000257"  [label="AST: "];
"1000312" -> "1000257"  [label="CFG: "];
"1000257" -> "1000312"  [label="DDG: <RET>"];
"1000258" -> "1000257"  [label="DDG: ret"];
"1000271" -> "1000270"  [label="AST: "];
"1000271" -> "1000273"  [label="CFG: "];
"1000272" -> "1000271"  [label="AST: "];
"1000273" -> "1000271"  [label="AST: "];
"1000275" -> "1000271"  [label="CFG: "];
"1000277" -> "1000271"  [label="CFG: "];
"1000271" -> "1000312"  [label="DDG: X86EMUL_CONTINUE"];
"1000271" -> "1000312"  [label="DDG: ret"];
"1000271" -> "1000312"  [label="DDG: ret != X86EMUL_CONTINUE"];
"1000259" -> "1000271"  [label="DDG: ret"];
"1000271" -> "1000274"  [label="DDG: ret"];
"1000271" -> "1000288"  [label="DDG: X86EMUL_CONTINUE"];
"1000274" -> "1000270"  [label="AST: "];
"1000274" -> "1000275"  [label="CFG: "];
"1000275" -> "1000274"  [label="AST: "];
"1000312" -> "1000274"  [label="CFG: "];
"1000274" -> "1000312"  [label="DDG: <RET>"];
"1000275" -> "1000274"  [label="DDG: ret"];
"1000288" -> "1000287"  [label="AST: "];
"1000288" -> "1000290"  [label="CFG: "];
"1000289" -> "1000288"  [label="AST: "];
"1000290" -> "1000288"  [label="AST: "];
"1000292" -> "1000288"  [label="CFG: "];
"1000294" -> "1000288"  [label="CFG: "];
"1000288" -> "1000312"  [label="DDG: X86EMUL_CONTINUE"];
"1000288" -> "1000312"  [label="DDG: ret"];
"1000288" -> "1000312"  [label="DDG: ret != X86EMUL_CONTINUE"];
"1000276" -> "1000288"  [label="DDG: ret"];
"1000288" -> "1000291"  [label="DDG: ret"];
"1000288" -> "1000305"  [label="DDG: X86EMUL_CONTINUE"];
"1000291" -> "1000287"  [label="AST: "];
"1000291" -> "1000292"  [label="CFG: "];
"1000292" -> "1000291"  [label="AST: "];
"1000312" -> "1000291"  [label="CFG: "];
"1000291" -> "1000312"  [label="DDG: <RET>"];
"1000292" -> "1000291"  [label="DDG: ret"];
"1000305" -> "1000304"  [label="AST: "];
"1000305" -> "1000307"  [label="CFG: "];
"1000306" -> "1000305"  [label="AST: "];
"1000307" -> "1000305"  [label="AST: "];
"1000309" -> "1000305"  [label="CFG: "];
"1000311" -> "1000305"  [label="CFG: "];
"1000305" -> "1000312"  [label="DDG: ret != X86EMUL_CONTINUE"];
"1000305" -> "1000312"  [label="DDG: X86EMUL_CONTINUE"];
"1000305" -> "1000312"  [label="DDG: ret"];
"1000293" -> "1000305"  [label="DDG: ret"];
"1000305" -> "1000308"  [label="DDG: ret"];
"1000305" -> "1000310"  [label="DDG: X86EMUL_CONTINUE"];
"1000308" -> "1000304"  [label="AST: "];
"1000308" -> "1000309"  [label="CFG: "];
"1000309" -> "1000308"  [label="AST: "];
"1000312" -> "1000308"  [label="CFG: "];
"1000308" -> "1000312"  [label="DDG: <RET>"];
"1000309" -> "1000308"  [label="DDG: ret"];
"1000310" -> "1000105"  [label="AST: "];
"1000310" -> "1000311"  [label="CFG: "];
"1000311" -> "1000310"  [label="AST: "];
"1000312" -> "1000310"  [label="CFG: "];
"1000310" -> "1000312"  [label="DDG: <RET>"];
"1000311" -> "1000310"  [label="DDG: X86EMUL_CONTINUE"];
"1000244" -> "1000242"  [label="AST: "];
"1000244" -> "1000252"  [label="CFG: "];
"1000245" -> "1000244"  [label="AST: "];
"1000246" -> "1000244"  [label="AST: "];
"1000249" -> "1000244"  [label="AST: "];
"1000250" -> "1000244"  [label="AST: "];
"1000251" -> "1000244"  [label="AST: "];
"1000252" -> "1000244"  [label="AST: "];
"1000242" -> "1000244"  [label="CFG: "];
"1000244" -> "1000312"  [label="DDG: true"];
"1000244" -> "1000312"  [label="DDG: NULL"];
"1000244" -> "1000312"  [label="DDG: cpl"];
"1000244" -> "1000312"  [label="DDG: ctxt"];
"1000244" -> "1000312"  [label="DDG: tss->es"];
"1000244" -> "1000312"  [label="DDG: VCPU_SREG_ES"];
"1000244" -> "1000242"  [label="DDG: cpl"];
"1000244" -> "1000242"  [label="DDG: NULL"];
"1000244" -> "1000242"  [label="DDG: VCPU_SREG_ES"];
"1000244" -> "1000242"  [label="DDG: ctxt"];
"1000244" -> "1000242"  [label="DDG: true"];
"1000244" -> "1000242"  [label="DDG: tss->es"];
"1000244" -> "1000261"  [label="DDG: ctxt"];
"1000244" -> "1000261"  [label="DDG: cpl"];
"1000244" -> "1000261"  [label="DDG: true"];
"1000244" -> "1000261"  [label="DDG: NULL"];
"1000242" -> "1000105"  [label="AST: "];
"1000243" -> "1000242"  [label="AST: "];
"1000255" -> "1000242"  [label="CFG: "];
"1000242" -> "1000312"  [label="DDG: __load_segment_descriptor(ctxt, tss->es, VCPU_SREG_ES, cpl,\n\t\t\t\t\ttrue, NULL)"];
"1000261" -> "1000259"  [label="AST: "];
"1000261" -> "1000269"  [label="CFG: "];
"1000262" -> "1000261"  [label="AST: "];
"1000263" -> "1000261"  [label="AST: "];
"1000266" -> "1000261"  [label="AST: "];
"1000267" -> "1000261"  [label="AST: "];
"1000268" -> "1000261"  [label="AST: "];
"1000269" -> "1000261"  [label="AST: "];
"1000259" -> "1000261"  [label="CFG: "];
"1000261" -> "1000312"  [label="DDG: NULL"];
"1000261" -> "1000312"  [label="DDG: true"];
"1000261" -> "1000312"  [label="DDG: cpl"];
"1000261" -> "1000312"  [label="DDG: tss->cs"];
"1000261" -> "1000312"  [label="DDG: VCPU_SREG_CS"];
"1000261" -> "1000312"  [label="DDG: ctxt"];
"1000261" -> "1000259"  [label="DDG: cpl"];
"1000261" -> "1000259"  [label="DDG: VCPU_SREG_CS"];
"1000261" -> "1000259"  [label="DDG: tss->cs"];
"1000261" -> "1000259"  [label="DDG: true"];
"1000261" -> "1000259"  [label="DDG: ctxt"];
"1000261" -> "1000259"  [label="DDG: NULL"];
"1000220" -> "1000261"  [label="DDG: tss->cs"];
"1000261" -> "1000278"  [label="DDG: ctxt"];
"1000261" -> "1000278"  [label="DDG: cpl"];
"1000261" -> "1000278"  [label="DDG: true"];
"1000261" -> "1000278"  [label="DDG: NULL"];
"1000259" -> "1000105"  [label="AST: "];
"1000260" -> "1000259"  [label="AST: "];
"1000272" -> "1000259"  [label="CFG: "];
"1000259" -> "1000312"  [label="DDG: __load_segment_descriptor(ctxt, tss->cs, VCPU_SREG_CS, cpl,\n\t\t\t\t\ttrue, NULL)"];
"1000278" -> "1000276"  [label="AST: "];
"1000278" -> "1000286"  [label="CFG: "];
"1000279" -> "1000278"  [label="AST: "];
"1000280" -> "1000278"  [label="AST: "];
"1000283" -> "1000278"  [label="AST: "];
"1000284" -> "1000278"  [label="AST: "];
"1000285" -> "1000278"  [label="AST: "];
"1000286" -> "1000278"  [label="AST: "];
"1000276" -> "1000278"  [label="CFG: "];
"1000278" -> "1000312"  [label="DDG: NULL"];
"1000278" -> "1000312"  [label="DDG: true"];
"1000278" -> "1000312"  [label="DDG: cpl"];
"1000278" -> "1000312"  [label="DDG: tss->ss"];
"1000278" -> "1000312"  [label="DDG: VCPU_SREG_SS"];
"1000278" -> "1000312"  [label="DDG: ctxt"];
"1000278" -> "1000276"  [label="DDG: tss->ss"];
"1000278" -> "1000276"  [label="DDG: cpl"];
"1000278" -> "1000276"  [label="DDG: VCPU_SREG_SS"];
"1000278" -> "1000276"  [label="DDG: true"];
"1000278" -> "1000276"  [label="DDG: NULL"];
"1000278" -> "1000276"  [label="DDG: ctxt"];
"1000278" -> "1000295"  [label="DDG: ctxt"];
"1000278" -> "1000295"  [label="DDG: cpl"];
"1000278" -> "1000295"  [label="DDG: true"];
"1000278" -> "1000295"  [label="DDG: NULL"];
"1000276" -> "1000105"  [label="AST: "];
"1000277" -> "1000276"  [label="AST: "];
"1000289" -> "1000276"  [label="CFG: "];
"1000276" -> "1000312"  [label="DDG: __load_segment_descriptor(ctxt, tss->ss, VCPU_SREG_SS, cpl,\n\t\t\t\t\ttrue, NULL)"];
"1000295" -> "1000293"  [label="AST: "];
"1000295" -> "1000303"  [label="CFG: "];
"1000296" -> "1000295"  [label="AST: "];
"1000297" -> "1000295"  [label="AST: "];
"1000300" -> "1000295"  [label="AST: "];
"1000301" -> "1000295"  [label="AST: "];
"1000302" -> "1000295"  [label="AST: "];
"1000303" -> "1000295"  [label="AST: "];
"1000293" -> "1000295"  [label="CFG: "];
"1000295" -> "1000312"  [label="DDG: ctxt"];
"1000295" -> "1000312"  [label="DDG: NULL"];
"1000295" -> "1000312"  [label="DDG: cpl"];
"1000295" -> "1000312"  [label="DDG: true"];
"1000295" -> "1000312"  [label="DDG: VCPU_SREG_DS"];
"1000295" -> "1000312"  [label="DDG: tss->ds"];
"1000295" -> "1000293"  [label="DDG: ctxt"];
"1000295" -> "1000293"  [label="DDG: true"];
"1000295" -> "1000293"  [label="DDG: cpl"];
"1000295" -> "1000293"  [label="DDG: tss->ds"];
"1000295" -> "1000293"  [label="DDG: NULL"];
"1000295" -> "1000293"  [label="DDG: VCPU_SREG_DS"];
"1000293" -> "1000105"  [label="AST: "];
"1000294" -> "1000293"  [label="AST: "];
"1000306" -> "1000293"  [label="CFG: "];
"1000293" -> "1000312"  [label="DDG: __load_segment_descriptor(ctxt, tss->ds, VCPU_SREG_DS, cpl,\n\t\t\t\t\ttrue, NULL)"];
"1000220" -> "1000218"  [label="AST: "];
"1000220" -> "1000224"  [label="CFG: "];
"1000221" -> "1000220"  [label="AST: "];
"1000224" -> "1000220"  [label="AST: "];
"1000218" -> "1000220"  [label="CFG: "];
"1000220" -> "1000312"  [label="DDG: tss->cs"];
"1000220" -> "1000218"  [label="DDG: tss->cs"];
"1000220" -> "1000218"  [label="DDG: 3"];
"1000218" -> "1000105"  [label="AST: "];
"1000219" -> "1000218"  [label="AST: "];
"1000226" -> "1000218"  [label="CFG: "];
"1000218" -> "1000312"  [label="DDG: tss->cs & 3"];
}
