Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri May 30 17:51:16 2025
| Host         : DESKTOP-P2N9ID2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file OTTER_Wrapper_timing_summary_routed.rpt -pb OTTER_Wrapper_timing_summary_routed.pb -rpx OTTER_Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : OTTER_Wrapper
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                 Violations  
---------  ----------------  ------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                 351         
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal  16          
TIMING-20  Warning           Non-clocked latch                           5           
LATCH-1    Advisory          Existing latches in the design              1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (956)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2090)
5. checking no_input_delay (21)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (956)
--------------------------
 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_0/DOBDO[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_0/DOBDO[1] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_0/DOBDO[2] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_0/DOBDO[3] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_0/DOBDO[4] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_0/DOBDO[5] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_0/DOBDO[6] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_1/DOBDO[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_1/DOBDO[1] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_1/DOBDO[2] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_1/DOBDO[3] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_1/DOBDO[4] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_1/DOBDO[5] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_1/DOBDO[6] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_10/DOBDO[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_10/DOBDO[1] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_10/DOBDO[2] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_10/DOBDO[3] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_10/DOBDO[4] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_10/DOBDO[5] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_10/DOBDO[6] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_11/DOBDO[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_11/DOBDO[1] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_11/DOBDO[2] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_11/DOBDO[3] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_11/DOBDO[4] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_11/DOBDO[5] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_11/DOBDO[6] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_12/DOBDO[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_12/DOBDO[1] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_12/DOBDO[2] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_12/DOBDO[3] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_12/DOBDO[4] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_12/DOBDO[5] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_12/DOBDO[6] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_13/DOBDO[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_13/DOBDO[1] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_13/DOBDO[2] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_13/DOBDO[3] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_13/DOBDO[4] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_13/DOBDO[5] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_13/DOBDO[6] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_14/DOBDO[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_14/DOBDO[1] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_14/DOBDO[2] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_14/DOBDO[3] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_14/DOBDO[4] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_14/DOBDO[5] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_14/DOBDO[6] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_15/DOBDO[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_15/DOBDO[1] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_15/DOBDO[2] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_15/DOBDO[3] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_15/DOBDO[4] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_15/DOBDO[5] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_15/DOBDO[6] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_2/DOBDO[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_2/DOBDO[1] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_2/DOBDO[2] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_2/DOBDO[3] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_2/DOBDO[4] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_2/DOBDO[5] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_2/DOBDO[6] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_3/DOBDO[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_3/DOBDO[1] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_3/DOBDO[2] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_3/DOBDO[3] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_3/DOBDO[4] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_3/DOBDO[5] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_3/DOBDO[6] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_4/DOBDO[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_4/DOBDO[1] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_4/DOBDO[2] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_4/DOBDO[3] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_4/DOBDO[4] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_4/DOBDO[5] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_4/DOBDO[6] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_5/DOBDO[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_5/DOBDO[1] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_5/DOBDO[2] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_5/DOBDO[3] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_5/DOBDO[4] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_5/DOBDO[5] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_5/DOBDO[6] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_6/DOBDO[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_6/DOBDO[1] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_6/DOBDO[2] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_6/DOBDO[3] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_6/DOBDO[4] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_6/DOBDO[5] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_6/DOBDO[6] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_7/DOBDO[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_7/DOBDO[1] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_7/DOBDO[2] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_7/DOBDO[3] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_7/DOBDO[4] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_7/DOBDO[5] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_7/DOBDO[6] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_8/DOBDO[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_8/DOBDO[1] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_8/DOBDO[2] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_8/DOBDO[3] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_8/DOBDO[4] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_8/DOBDO[5] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_8/DOBDO[6] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_9/DOBDO[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_9/DOBDO[1] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_9/DOBDO[2] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_9/DOBDO[3] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_9/DOBDO[4] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_9/DOBDO[5] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_bram_9/DOBDO[6] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_1/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_2/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_3/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/mcuFSM/FSM_onehot_PS_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/mcuFSM/FSM_onehot_PS_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/mcuFSM/FSM_onehot_PS_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/mcuFSM/FSM_onehot_PS_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: my_otter/mcuFSM/FSM_onehot_PS_reg[4]/Q (HIGH)

 There are 351 register/latch pins with no clock driven by root clock pin: s_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2090)
---------------------------------------------------
 There are 2090 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.661        0.000                      0                    1        0.380        0.000                      0                    1        4.500        0.000                       0                     2  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.661        0.000                      0                    1        0.380        0.000                      0                    1        4.500        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.661ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.380ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.661ns  (required time - arrival time)
  Source:                 s_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.333ns  (logic 0.580ns (43.520%)  route 0.753ns (56.480%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  s_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  s_clk_reg/Q
                         net (fo=2, routed)           0.753     6.295    s_clk
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.419 r  s_clk_i_1/O
                         net (fo=1, routed)           0.000     6.419    s_clk_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  s_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  s_clk_reg/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.029    15.080    s_clk_reg
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -6.419    
  -------------------------------------------------------------------
                         slack                                  8.661    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 s_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.186ns (39.514%)  route 0.285ns (60.486%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.563     1.446    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  s_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  s_clk_reg/Q
                         net (fo=2, routed)           0.285     1.872    s_clk
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.917 r  s_clk_i_1/O
                         net (fo=1, routed)           0.000     1.917    s_clk_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  s_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.832     1.959    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  s_clk_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    s_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.380    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   s_clk_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   s_clk_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   s_clk_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   s_clk_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   s_clk_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2118 Endpoints
Min Delay          2118 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_otter/OTTER_MEMORY/memory_reg_bram_13/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/OTTER_MEMORY/memory_reg_bram_9/WEA[1]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.048ns  (logic 4.779ns (16.452%)  route 24.269ns (83.548%))
  Logic Levels:           14  (LUT4=4 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  my_otter/OTTER_MEMORY/memory_reg_bram_13/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[25])
                                                      2.454     2.454 f  my_otter/OTTER_MEMORY/memory_reg_bram_13/DOBDO[25]
                         net (fo=1, routed)           2.389     4.843    my_otter/OTTER_MEMORY/memory_reg_bram_13_n_42
    SLICE_X51Y24         LUT6 (Prop_lut6_I3_O)        0.124     4.967 f  my_otter/OTTER_MEMORY/CSR_MTVEC[31]_i_64/O
                         net (fo=1, routed)           0.000     4.967    my_otter/OTTER_MEMORY/CSR_MTVEC[31]_i_64_n_0
    SLICE_X51Y24         MUXF7 (Prop_muxf7_I1_O)      0.217     5.184 f  my_otter/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_30/O
                         net (fo=1, routed)           0.000     5.184    my_otter/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_30_n_0
    SLICE_X51Y24         MUXF8 (Prop_muxf8_I1_O)      0.094     5.278 f  my_otter/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_12/O
                         net (fo=7, routed)           2.349     7.627    my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_2[21]
    SLICE_X37Y11         LUT4 (Prop_lut4_I0_O)        0.316     7.943 r  my_otter/OTTER_MEMORY/CSR_MEPC[31]_i_5/O
                         net (fo=9, routed)           1.008     8.951    my_otter/OTTER_MEMORY/CSR_MEPC[31]_i_5_n_0
    SLICE_X38Y9          LUT6 (Prop_lut6_I2_O)        0.124     9.075 r  my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_129/O
                         net (fo=35, routed)          1.630    10.706    my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_129_n_0
    SLICE_X40Y11         LUT6 (Prop_lut6_I0_O)        0.124    10.830 r  my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_62/O
                         net (fo=2, routed)           0.661    11.490    my_otter/ALU_MUX_B/csr_RD[1]
    SLICE_X41Y11         LUT5 (Prop_lut5_I1_O)        0.124    11.614 r  my_otter/ALU_MUX_B/CSR_MTVEC[1]_i_10/O
                         net (fo=103, routed)         5.749    17.364    my_otter/OTTER_MEMORY/alu_b[1]
    SLICE_X52Y22         LUT4 (Prop_lut4_I1_O)        0.124    17.488 f  my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_10/O
                         net (fo=1, routed)           0.689    18.177    my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_10_n_0
    SLICE_X52Y22         LUT6 (Prop_lut6_I2_O)        0.124    18.301 f  my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_4/O
                         net (fo=1, routed)           0.827    19.128    my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_4_n_0
    SLICE_X50Y21         LUT6 (Prop_lut6_I4_O)        0.124    19.252 f  my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_1/O
                         net (fo=7, routed)           1.695    20.947    my_otter/OTTER_MEMORY/IOBUS_addr[30]
    SLICE_X32Y22         LUT4 (Prop_lut4_I2_O)        0.150    21.097 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_160/O
                         net (fo=25, routed)          1.995    23.092    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_160_n_0
    SLICE_X29Y14         LUT4 (Prop_lut4_I1_O)        0.354    23.446 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_86/O
                         net (fo=91, routed)          4.653    28.098    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_162_0
    SLICE_X46Y12         LUT5 (Prop_lut5_I0_O)        0.326    28.424 r  my_otter/OTTER_MEMORY/memory_reg_bram_9_i_5/O
                         net (fo=1, routed)           0.623    29.048    my_otter/OTTER_MEMORY/memory_reg_bram_9_i_5_n_0
    RAMB36_X1Y2          RAMB36E1                                     r  my_otter/OTTER_MEMORY/memory_reg_bram_9/WEA[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_MEMORY/memory_reg_bram_13/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/OTTER_MEMORY/memory_reg_bram_9/WEA[3]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.980ns  (logic 4.779ns (16.491%)  route 24.201ns (83.509%))
  Logic Levels:           14  (LUT4=4 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  my_otter/OTTER_MEMORY/memory_reg_bram_13/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[25])
                                                      2.454     2.454 f  my_otter/OTTER_MEMORY/memory_reg_bram_13/DOBDO[25]
                         net (fo=1, routed)           2.389     4.843    my_otter/OTTER_MEMORY/memory_reg_bram_13_n_42
    SLICE_X51Y24         LUT6 (Prop_lut6_I3_O)        0.124     4.967 f  my_otter/OTTER_MEMORY/CSR_MTVEC[31]_i_64/O
                         net (fo=1, routed)           0.000     4.967    my_otter/OTTER_MEMORY/CSR_MTVEC[31]_i_64_n_0
    SLICE_X51Y24         MUXF7 (Prop_muxf7_I1_O)      0.217     5.184 f  my_otter/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_30/O
                         net (fo=1, routed)           0.000     5.184    my_otter/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_30_n_0
    SLICE_X51Y24         MUXF8 (Prop_muxf8_I1_O)      0.094     5.278 f  my_otter/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_12/O
                         net (fo=7, routed)           2.349     7.627    my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_2[21]
    SLICE_X37Y11         LUT4 (Prop_lut4_I0_O)        0.316     7.943 r  my_otter/OTTER_MEMORY/CSR_MEPC[31]_i_5/O
                         net (fo=9, routed)           1.008     8.951    my_otter/OTTER_MEMORY/CSR_MEPC[31]_i_5_n_0
    SLICE_X38Y9          LUT6 (Prop_lut6_I2_O)        0.124     9.075 r  my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_129/O
                         net (fo=35, routed)          1.630    10.706    my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_129_n_0
    SLICE_X40Y11         LUT6 (Prop_lut6_I0_O)        0.124    10.830 r  my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_62/O
                         net (fo=2, routed)           0.661    11.490    my_otter/ALU_MUX_B/csr_RD[1]
    SLICE_X41Y11         LUT5 (Prop_lut5_I1_O)        0.124    11.614 r  my_otter/ALU_MUX_B/CSR_MTVEC[1]_i_10/O
                         net (fo=103, routed)         5.749    17.364    my_otter/OTTER_MEMORY/alu_b[1]
    SLICE_X52Y22         LUT4 (Prop_lut4_I1_O)        0.124    17.488 f  my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_10/O
                         net (fo=1, routed)           0.689    18.177    my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_10_n_0
    SLICE_X52Y22         LUT6 (Prop_lut6_I2_O)        0.124    18.301 f  my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_4/O
                         net (fo=1, routed)           0.827    19.128    my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_4_n_0
    SLICE_X50Y21         LUT6 (Prop_lut6_I4_O)        0.124    19.252 f  my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_1/O
                         net (fo=7, routed)           1.695    20.947    my_otter/OTTER_MEMORY/IOBUS_addr[30]
    SLICE_X32Y22         LUT4 (Prop_lut4_I2_O)        0.150    21.097 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_160/O
                         net (fo=25, routed)          1.995    23.092    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_160_n_0
    SLICE_X29Y14         LUT4 (Prop_lut4_I1_O)        0.354    23.446 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_86/O
                         net (fo=91, routed)          4.481    27.926    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_162_0
    SLICE_X47Y12         LUT5 (Prop_lut5_I0_O)        0.326    28.252 r  my_otter/OTTER_MEMORY/memory_reg_bram_9_i_3/O
                         net (fo=1, routed)           0.728    28.980    my_otter/OTTER_MEMORY/memory_reg_bram_9_i_3_n_0
    RAMB36_X1Y2          RAMB36E1                                     r  my_otter/OTTER_MEMORY/memory_reg_bram_9/WEA[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_MEMORY/memory_reg_bram_13/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/OTTER_MEMORY/memory_reg_bram_9/WEA[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.873ns  (logic 4.779ns (16.552%)  route 24.094ns (83.448%))
  Logic Levels:           14  (LUT4=4 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  my_otter/OTTER_MEMORY/memory_reg_bram_13/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[25])
                                                      2.454     2.454 f  my_otter/OTTER_MEMORY/memory_reg_bram_13/DOBDO[25]
                         net (fo=1, routed)           2.389     4.843    my_otter/OTTER_MEMORY/memory_reg_bram_13_n_42
    SLICE_X51Y24         LUT6 (Prop_lut6_I3_O)        0.124     4.967 f  my_otter/OTTER_MEMORY/CSR_MTVEC[31]_i_64/O
                         net (fo=1, routed)           0.000     4.967    my_otter/OTTER_MEMORY/CSR_MTVEC[31]_i_64_n_0
    SLICE_X51Y24         MUXF7 (Prop_muxf7_I1_O)      0.217     5.184 f  my_otter/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_30/O
                         net (fo=1, routed)           0.000     5.184    my_otter/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_30_n_0
    SLICE_X51Y24         MUXF8 (Prop_muxf8_I1_O)      0.094     5.278 f  my_otter/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_12/O
                         net (fo=7, routed)           2.349     7.627    my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_2[21]
    SLICE_X37Y11         LUT4 (Prop_lut4_I0_O)        0.316     7.943 r  my_otter/OTTER_MEMORY/CSR_MEPC[31]_i_5/O
                         net (fo=9, routed)           1.008     8.951    my_otter/OTTER_MEMORY/CSR_MEPC[31]_i_5_n_0
    SLICE_X38Y9          LUT6 (Prop_lut6_I2_O)        0.124     9.075 r  my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_129/O
                         net (fo=35, routed)          1.630    10.706    my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_129_n_0
    SLICE_X40Y11         LUT6 (Prop_lut6_I0_O)        0.124    10.830 r  my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_62/O
                         net (fo=2, routed)           0.661    11.490    my_otter/ALU_MUX_B/csr_RD[1]
    SLICE_X41Y11         LUT5 (Prop_lut5_I1_O)        0.124    11.614 r  my_otter/ALU_MUX_B/CSR_MTVEC[1]_i_10/O
                         net (fo=103, routed)         5.749    17.364    my_otter/OTTER_MEMORY/alu_b[1]
    SLICE_X52Y22         LUT4 (Prop_lut4_I1_O)        0.124    17.488 f  my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_10/O
                         net (fo=1, routed)           0.689    18.177    my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_10_n_0
    SLICE_X52Y22         LUT6 (Prop_lut6_I2_O)        0.124    18.301 f  my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_4/O
                         net (fo=1, routed)           0.827    19.128    my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_4_n_0
    SLICE_X50Y21         LUT6 (Prop_lut6_I4_O)        0.124    19.252 f  my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_1/O
                         net (fo=7, routed)           1.695    20.947    my_otter/OTTER_MEMORY/IOBUS_addr[30]
    SLICE_X32Y22         LUT4 (Prop_lut4_I2_O)        0.150    21.097 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_160/O
                         net (fo=25, routed)          1.995    23.092    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_160_n_0
    SLICE_X29Y14         LUT4 (Prop_lut4_I1_O)        0.354    23.446 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_86/O
                         net (fo=91, routed)          4.453    27.898    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_162_0
    SLICE_X47Y12         LUT5 (Prop_lut5_I0_O)        0.326    28.224 r  my_otter/OTTER_MEMORY/memory_reg_bram_9_i_6/O
                         net (fo=1, routed)           0.648    28.873    my_otter/OTTER_MEMORY/memory_reg_bram_9_i_6_n_0
    RAMB36_X1Y2          RAMB36E1                                     r  my_otter/OTTER_MEMORY/memory_reg_bram_9/WEA[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_MEMORY/memory_reg_bram_13/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/OTTER_MEMORY/memory_reg_bram_3/WEA[2]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.846ns  (logic 4.779ns (16.567%)  route 24.067ns (83.433%))
  Logic Levels:           14  (LUT4=4 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  my_otter/OTTER_MEMORY/memory_reg_bram_13/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[25])
                                                      2.454     2.454 f  my_otter/OTTER_MEMORY/memory_reg_bram_13/DOBDO[25]
                         net (fo=1, routed)           2.389     4.843    my_otter/OTTER_MEMORY/memory_reg_bram_13_n_42
    SLICE_X51Y24         LUT6 (Prop_lut6_I3_O)        0.124     4.967 f  my_otter/OTTER_MEMORY/CSR_MTVEC[31]_i_64/O
                         net (fo=1, routed)           0.000     4.967    my_otter/OTTER_MEMORY/CSR_MTVEC[31]_i_64_n_0
    SLICE_X51Y24         MUXF7 (Prop_muxf7_I1_O)      0.217     5.184 f  my_otter/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_30/O
                         net (fo=1, routed)           0.000     5.184    my_otter/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_30_n_0
    SLICE_X51Y24         MUXF8 (Prop_muxf8_I1_O)      0.094     5.278 f  my_otter/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_12/O
                         net (fo=7, routed)           2.349     7.627    my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_2[21]
    SLICE_X37Y11         LUT4 (Prop_lut4_I0_O)        0.316     7.943 r  my_otter/OTTER_MEMORY/CSR_MEPC[31]_i_5/O
                         net (fo=9, routed)           1.008     8.951    my_otter/OTTER_MEMORY/CSR_MEPC[31]_i_5_n_0
    SLICE_X38Y9          LUT6 (Prop_lut6_I2_O)        0.124     9.075 r  my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_129/O
                         net (fo=35, routed)          1.630    10.706    my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_129_n_0
    SLICE_X40Y11         LUT6 (Prop_lut6_I0_O)        0.124    10.830 r  my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_62/O
                         net (fo=2, routed)           0.661    11.490    my_otter/ALU_MUX_B/csr_RD[1]
    SLICE_X41Y11         LUT5 (Prop_lut5_I1_O)        0.124    11.614 r  my_otter/ALU_MUX_B/CSR_MTVEC[1]_i_10/O
                         net (fo=103, routed)         5.749    17.364    my_otter/OTTER_MEMORY/alu_b[1]
    SLICE_X52Y22         LUT4 (Prop_lut4_I1_O)        0.124    17.488 f  my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_10/O
                         net (fo=1, routed)           0.689    18.177    my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_10_n_0
    SLICE_X52Y22         LUT6 (Prop_lut6_I2_O)        0.124    18.301 f  my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_4/O
                         net (fo=1, routed)           0.827    19.128    my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_4_n_0
    SLICE_X50Y21         LUT6 (Prop_lut6_I4_O)        0.124    19.252 f  my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_1/O
                         net (fo=7, routed)           1.695    20.947    my_otter/OTTER_MEMORY/IOBUS_addr[30]
    SLICE_X32Y22         LUT4 (Prop_lut4_I2_O)        0.150    21.097 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_160/O
                         net (fo=25, routed)          1.995    23.092    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_160_n_0
    SLICE_X29Y14         LUT4 (Prop_lut4_I1_O)        0.354    23.446 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_86/O
                         net (fo=91, routed)          4.133    27.578    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_162_0
    SLICE_X48Y8          LUT6 (Prop_lut6_I2_O)        0.326    27.904 r  my_otter/OTTER_MEMORY/memory_reg_bram_3_i_4/O
                         net (fo=1, routed)           0.941    28.846    my_otter/OTTER_MEMORY/memory_reg_bram_3_i_4_n_0
    RAMB36_X1Y0          RAMB36E1                                     r  my_otter/OTTER_MEMORY/memory_reg_bram_3/WEA[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_MEMORY/memory_reg_bram_13/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/OTTER_MEMORY/memory_reg_bram_3/WEA[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.477ns  (logic 4.779ns (16.782%)  route 23.698ns (83.218%))
  Logic Levels:           14  (LUT4=4 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  my_otter/OTTER_MEMORY/memory_reg_bram_13/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[25])
                                                      2.454     2.454 f  my_otter/OTTER_MEMORY/memory_reg_bram_13/DOBDO[25]
                         net (fo=1, routed)           2.389     4.843    my_otter/OTTER_MEMORY/memory_reg_bram_13_n_42
    SLICE_X51Y24         LUT6 (Prop_lut6_I3_O)        0.124     4.967 f  my_otter/OTTER_MEMORY/CSR_MTVEC[31]_i_64/O
                         net (fo=1, routed)           0.000     4.967    my_otter/OTTER_MEMORY/CSR_MTVEC[31]_i_64_n_0
    SLICE_X51Y24         MUXF7 (Prop_muxf7_I1_O)      0.217     5.184 f  my_otter/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_30/O
                         net (fo=1, routed)           0.000     5.184    my_otter/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_30_n_0
    SLICE_X51Y24         MUXF8 (Prop_muxf8_I1_O)      0.094     5.278 f  my_otter/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_12/O
                         net (fo=7, routed)           2.349     7.627    my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_2[21]
    SLICE_X37Y11         LUT4 (Prop_lut4_I0_O)        0.316     7.943 r  my_otter/OTTER_MEMORY/CSR_MEPC[31]_i_5/O
                         net (fo=9, routed)           1.008     8.951    my_otter/OTTER_MEMORY/CSR_MEPC[31]_i_5_n_0
    SLICE_X38Y9          LUT6 (Prop_lut6_I2_O)        0.124     9.075 r  my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_129/O
                         net (fo=35, routed)          1.630    10.706    my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_129_n_0
    SLICE_X40Y11         LUT6 (Prop_lut6_I0_O)        0.124    10.830 r  my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_62/O
                         net (fo=2, routed)           0.661    11.490    my_otter/ALU_MUX_B/csr_RD[1]
    SLICE_X41Y11         LUT5 (Prop_lut5_I1_O)        0.124    11.614 r  my_otter/ALU_MUX_B/CSR_MTVEC[1]_i_10/O
                         net (fo=103, routed)         5.749    17.364    my_otter/OTTER_MEMORY/alu_b[1]
    SLICE_X52Y22         LUT4 (Prop_lut4_I1_O)        0.124    17.488 f  my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_10/O
                         net (fo=1, routed)           0.689    18.177    my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_10_n_0
    SLICE_X52Y22         LUT6 (Prop_lut6_I2_O)        0.124    18.301 f  my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_4/O
                         net (fo=1, routed)           0.827    19.128    my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_4_n_0
    SLICE_X50Y21         LUT6 (Prop_lut6_I4_O)        0.124    19.252 f  my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_1/O
                         net (fo=7, routed)           1.695    20.947    my_otter/OTTER_MEMORY/IOBUS_addr[30]
    SLICE_X32Y22         LUT4 (Prop_lut4_I2_O)        0.150    21.097 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_160/O
                         net (fo=25, routed)          1.995    23.092    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_160_n_0
    SLICE_X29Y14         LUT4 (Prop_lut4_I1_O)        0.354    23.446 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_86/O
                         net (fo=91, routed)          3.774    27.220    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_162_0
    SLICE_X48Y7          LUT6 (Prop_lut6_I2_O)        0.326    27.546 r  my_otter/OTTER_MEMORY/memory_reg_bram_3_i_6/O
                         net (fo=1, routed)           0.932    28.477    my_otter/OTTER_MEMORY/memory_reg_bram_3_i_6_n_0
    RAMB36_X1Y0          RAMB36E1                                     r  my_otter/OTTER_MEMORY/memory_reg_bram_3/WEA[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_MEMORY/memory_reg_bram_13/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/OTTER_MEMORY/memory_reg_bram_12/WEA[2]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.473ns  (logic 4.779ns (16.784%)  route 23.694ns (83.215%))
  Logic Levels:           14  (LUT4=4 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  my_otter/OTTER_MEMORY/memory_reg_bram_13/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[25])
                                                      2.454     2.454 f  my_otter/OTTER_MEMORY/memory_reg_bram_13/DOBDO[25]
                         net (fo=1, routed)           2.389     4.843    my_otter/OTTER_MEMORY/memory_reg_bram_13_n_42
    SLICE_X51Y24         LUT6 (Prop_lut6_I3_O)        0.124     4.967 f  my_otter/OTTER_MEMORY/CSR_MTVEC[31]_i_64/O
                         net (fo=1, routed)           0.000     4.967    my_otter/OTTER_MEMORY/CSR_MTVEC[31]_i_64_n_0
    SLICE_X51Y24         MUXF7 (Prop_muxf7_I1_O)      0.217     5.184 f  my_otter/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_30/O
                         net (fo=1, routed)           0.000     5.184    my_otter/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_30_n_0
    SLICE_X51Y24         MUXF8 (Prop_muxf8_I1_O)      0.094     5.278 f  my_otter/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_12/O
                         net (fo=7, routed)           2.349     7.627    my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_2[21]
    SLICE_X37Y11         LUT4 (Prop_lut4_I0_O)        0.316     7.943 r  my_otter/OTTER_MEMORY/CSR_MEPC[31]_i_5/O
                         net (fo=9, routed)           1.008     8.951    my_otter/OTTER_MEMORY/CSR_MEPC[31]_i_5_n_0
    SLICE_X38Y9          LUT6 (Prop_lut6_I2_O)        0.124     9.075 r  my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_129/O
                         net (fo=35, routed)          1.630    10.706    my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_129_n_0
    SLICE_X40Y11         LUT6 (Prop_lut6_I0_O)        0.124    10.830 r  my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_62/O
                         net (fo=2, routed)           0.661    11.490    my_otter/ALU_MUX_B/csr_RD[1]
    SLICE_X41Y11         LUT5 (Prop_lut5_I1_O)        0.124    11.614 r  my_otter/ALU_MUX_B/CSR_MTVEC[1]_i_10/O
                         net (fo=103, routed)         5.749    17.364    my_otter/OTTER_MEMORY/alu_b[1]
    SLICE_X52Y22         LUT4 (Prop_lut4_I1_O)        0.124    17.488 f  my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_10/O
                         net (fo=1, routed)           0.689    18.177    my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_10_n_0
    SLICE_X52Y22         LUT6 (Prop_lut6_I2_O)        0.124    18.301 f  my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_4/O
                         net (fo=1, routed)           0.827    19.128    my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_4_n_0
    SLICE_X50Y21         LUT6 (Prop_lut6_I4_O)        0.124    19.252 f  my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_1/O
                         net (fo=7, routed)           1.695    20.947    my_otter/OTTER_MEMORY/IOBUS_addr[30]
    SLICE_X32Y22         LUT4 (Prop_lut4_I2_O)        0.150    21.097 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_160/O
                         net (fo=25, routed)          1.995    23.092    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_160_n_0
    SLICE_X29Y14         LUT4 (Prop_lut4_I1_O)        0.354    23.446 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_86/O
                         net (fo=91, routed)          4.139    27.585    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_162_0
    SLICE_X48Y8          LUT6 (Prop_lut6_I2_O)        0.326    27.911 r  my_otter/OTTER_MEMORY/memory_reg_bram_12_i_4/O
                         net (fo=1, routed)           0.561    28.473    my_otter/OTTER_MEMORY/memory_reg_bram_12_i_4_n_0
    RAMB36_X1Y1          RAMB36E1                                     r  my_otter/OTTER_MEMORY/memory_reg_bram_12/WEA[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_MEMORY/memory_reg_bram_13/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/OTTER_MEMORY/memory_reg_bram_12/WEA[1]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.295ns  (logic 4.779ns (16.890%)  route 23.516ns (83.110%))
  Logic Levels:           14  (LUT4=4 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  my_otter/OTTER_MEMORY/memory_reg_bram_13/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[25])
                                                      2.454     2.454 f  my_otter/OTTER_MEMORY/memory_reg_bram_13/DOBDO[25]
                         net (fo=1, routed)           2.389     4.843    my_otter/OTTER_MEMORY/memory_reg_bram_13_n_42
    SLICE_X51Y24         LUT6 (Prop_lut6_I3_O)        0.124     4.967 f  my_otter/OTTER_MEMORY/CSR_MTVEC[31]_i_64/O
                         net (fo=1, routed)           0.000     4.967    my_otter/OTTER_MEMORY/CSR_MTVEC[31]_i_64_n_0
    SLICE_X51Y24         MUXF7 (Prop_muxf7_I1_O)      0.217     5.184 f  my_otter/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_30/O
                         net (fo=1, routed)           0.000     5.184    my_otter/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_30_n_0
    SLICE_X51Y24         MUXF8 (Prop_muxf8_I1_O)      0.094     5.278 f  my_otter/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_12/O
                         net (fo=7, routed)           2.349     7.627    my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_2[21]
    SLICE_X37Y11         LUT4 (Prop_lut4_I0_O)        0.316     7.943 r  my_otter/OTTER_MEMORY/CSR_MEPC[31]_i_5/O
                         net (fo=9, routed)           1.008     8.951    my_otter/OTTER_MEMORY/CSR_MEPC[31]_i_5_n_0
    SLICE_X38Y9          LUT6 (Prop_lut6_I2_O)        0.124     9.075 r  my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_129/O
                         net (fo=35, routed)          1.630    10.706    my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_129_n_0
    SLICE_X40Y11         LUT6 (Prop_lut6_I0_O)        0.124    10.830 r  my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_62/O
                         net (fo=2, routed)           0.661    11.490    my_otter/ALU_MUX_B/csr_RD[1]
    SLICE_X41Y11         LUT5 (Prop_lut5_I1_O)        0.124    11.614 r  my_otter/ALU_MUX_B/CSR_MTVEC[1]_i_10/O
                         net (fo=103, routed)         5.749    17.364    my_otter/OTTER_MEMORY/alu_b[1]
    SLICE_X52Y22         LUT4 (Prop_lut4_I1_O)        0.124    17.488 f  my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_10/O
                         net (fo=1, routed)           0.689    18.177    my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_10_n_0
    SLICE_X52Y22         LUT6 (Prop_lut6_I2_O)        0.124    18.301 f  my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_4/O
                         net (fo=1, routed)           0.827    19.128    my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_4_n_0
    SLICE_X50Y21         LUT6 (Prop_lut6_I4_O)        0.124    19.252 f  my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_1/O
                         net (fo=7, routed)           1.695    20.947    my_otter/OTTER_MEMORY/IOBUS_addr[30]
    SLICE_X32Y22         LUT4 (Prop_lut4_I2_O)        0.150    21.097 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_160/O
                         net (fo=25, routed)          1.995    23.092    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_160_n_0
    SLICE_X29Y14         LUT4 (Prop_lut4_I1_O)        0.354    23.446 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_86/O
                         net (fo=91, routed)          3.992    27.438    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_162_0
    SLICE_X49Y7          LUT6 (Prop_lut6_I2_O)        0.326    27.764 r  my_otter/OTTER_MEMORY/memory_reg_bram_12_i_5/O
                         net (fo=1, routed)           0.531    28.295    my_otter/OTTER_MEMORY/memory_reg_bram_12_i_5_n_0
    RAMB36_X1Y1          RAMB36E1                                     r  my_otter/OTTER_MEMORY/memory_reg_bram_12/WEA[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_MEMORY/memory_reg_bram_13/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/OTTER_MEMORY/memory_reg_bram_9/WEA[2]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.290ns  (logic 4.779ns (16.893%)  route 23.511ns (83.107%))
  Logic Levels:           14  (LUT4=4 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  my_otter/OTTER_MEMORY/memory_reg_bram_13/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[25])
                                                      2.454     2.454 f  my_otter/OTTER_MEMORY/memory_reg_bram_13/DOBDO[25]
                         net (fo=1, routed)           2.389     4.843    my_otter/OTTER_MEMORY/memory_reg_bram_13_n_42
    SLICE_X51Y24         LUT6 (Prop_lut6_I3_O)        0.124     4.967 f  my_otter/OTTER_MEMORY/CSR_MTVEC[31]_i_64/O
                         net (fo=1, routed)           0.000     4.967    my_otter/OTTER_MEMORY/CSR_MTVEC[31]_i_64_n_0
    SLICE_X51Y24         MUXF7 (Prop_muxf7_I1_O)      0.217     5.184 f  my_otter/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_30/O
                         net (fo=1, routed)           0.000     5.184    my_otter/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_30_n_0
    SLICE_X51Y24         MUXF8 (Prop_muxf8_I1_O)      0.094     5.278 f  my_otter/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_12/O
                         net (fo=7, routed)           2.349     7.627    my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_2[21]
    SLICE_X37Y11         LUT4 (Prop_lut4_I0_O)        0.316     7.943 r  my_otter/OTTER_MEMORY/CSR_MEPC[31]_i_5/O
                         net (fo=9, routed)           1.008     8.951    my_otter/OTTER_MEMORY/CSR_MEPC[31]_i_5_n_0
    SLICE_X38Y9          LUT6 (Prop_lut6_I2_O)        0.124     9.075 r  my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_129/O
                         net (fo=35, routed)          1.630    10.706    my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_129_n_0
    SLICE_X40Y11         LUT6 (Prop_lut6_I0_O)        0.124    10.830 r  my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_62/O
                         net (fo=2, routed)           0.661    11.490    my_otter/ALU_MUX_B/csr_RD[1]
    SLICE_X41Y11         LUT5 (Prop_lut5_I1_O)        0.124    11.614 r  my_otter/ALU_MUX_B/CSR_MTVEC[1]_i_10/O
                         net (fo=103, routed)         5.749    17.364    my_otter/OTTER_MEMORY/alu_b[1]
    SLICE_X52Y22         LUT4 (Prop_lut4_I1_O)        0.124    17.488 f  my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_10/O
                         net (fo=1, routed)           0.689    18.177    my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_10_n_0
    SLICE_X52Y22         LUT6 (Prop_lut6_I2_O)        0.124    18.301 f  my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_4/O
                         net (fo=1, routed)           0.827    19.128    my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_4_n_0
    SLICE_X50Y21         LUT6 (Prop_lut6_I4_O)        0.124    19.252 f  my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_1/O
                         net (fo=7, routed)           1.695    20.947    my_otter/OTTER_MEMORY/IOBUS_addr[30]
    SLICE_X32Y22         LUT4 (Prop_lut4_I2_O)        0.150    21.097 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_160/O
                         net (fo=25, routed)          1.995    23.092    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_160_n_0
    SLICE_X29Y14         LUT4 (Prop_lut4_I1_O)        0.354    23.446 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_86/O
                         net (fo=91, routed)          3.931    27.376    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_162_0
    SLICE_X47Y12         LUT5 (Prop_lut5_I0_O)        0.326    27.702 r  my_otter/OTTER_MEMORY/memory_reg_bram_9_i_4/O
                         net (fo=1, routed)           0.587    28.290    my_otter/OTTER_MEMORY/memory_reg_bram_9_i_4_n_0
    RAMB36_X1Y2          RAMB36E1                                     r  my_otter/OTTER_MEMORY/memory_reg_bram_9/WEA[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_MEMORY/memory_reg_bram_13/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/OTTER_MEMORY/memory_reg_bram_3/WEA[3]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.288ns  (logic 4.779ns (16.894%)  route 23.509ns (83.106%))
  Logic Levels:           14  (LUT4=4 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  my_otter/OTTER_MEMORY/memory_reg_bram_13/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[25])
                                                      2.454     2.454 f  my_otter/OTTER_MEMORY/memory_reg_bram_13/DOBDO[25]
                         net (fo=1, routed)           2.389     4.843    my_otter/OTTER_MEMORY/memory_reg_bram_13_n_42
    SLICE_X51Y24         LUT6 (Prop_lut6_I3_O)        0.124     4.967 f  my_otter/OTTER_MEMORY/CSR_MTVEC[31]_i_64/O
                         net (fo=1, routed)           0.000     4.967    my_otter/OTTER_MEMORY/CSR_MTVEC[31]_i_64_n_0
    SLICE_X51Y24         MUXF7 (Prop_muxf7_I1_O)      0.217     5.184 f  my_otter/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_30/O
                         net (fo=1, routed)           0.000     5.184    my_otter/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_30_n_0
    SLICE_X51Y24         MUXF8 (Prop_muxf8_I1_O)      0.094     5.278 f  my_otter/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_12/O
                         net (fo=7, routed)           2.349     7.627    my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_2[21]
    SLICE_X37Y11         LUT4 (Prop_lut4_I0_O)        0.316     7.943 r  my_otter/OTTER_MEMORY/CSR_MEPC[31]_i_5/O
                         net (fo=9, routed)           1.008     8.951    my_otter/OTTER_MEMORY/CSR_MEPC[31]_i_5_n_0
    SLICE_X38Y9          LUT6 (Prop_lut6_I2_O)        0.124     9.075 r  my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_129/O
                         net (fo=35, routed)          1.630    10.706    my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_129_n_0
    SLICE_X40Y11         LUT6 (Prop_lut6_I0_O)        0.124    10.830 r  my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_62/O
                         net (fo=2, routed)           0.661    11.490    my_otter/ALU_MUX_B/csr_RD[1]
    SLICE_X41Y11         LUT5 (Prop_lut5_I1_O)        0.124    11.614 r  my_otter/ALU_MUX_B/CSR_MTVEC[1]_i_10/O
                         net (fo=103, routed)         5.749    17.364    my_otter/OTTER_MEMORY/alu_b[1]
    SLICE_X52Y22         LUT4 (Prop_lut4_I1_O)        0.124    17.488 f  my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_10/O
                         net (fo=1, routed)           0.689    18.177    my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_10_n_0
    SLICE_X52Y22         LUT6 (Prop_lut6_I2_O)        0.124    18.301 f  my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_4/O
                         net (fo=1, routed)           0.827    19.128    my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_4_n_0
    SLICE_X50Y21         LUT6 (Prop_lut6_I4_O)        0.124    19.252 f  my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_1/O
                         net (fo=7, routed)           1.695    20.947    my_otter/OTTER_MEMORY/IOBUS_addr[30]
    SLICE_X32Y22         LUT4 (Prop_lut4_I2_O)        0.150    21.097 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_160/O
                         net (fo=25, routed)          1.995    23.092    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_160_n_0
    SLICE_X29Y14         LUT4 (Prop_lut4_I1_O)        0.354    23.446 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_86/O
                         net (fo=91, routed)          3.781    27.226    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_162_0
    SLICE_X48Y7          LUT6 (Prop_lut6_I2_O)        0.326    27.552 r  my_otter/OTTER_MEMORY/memory_reg_bram_3_i_3/O
                         net (fo=1, routed)           0.736    28.288    my_otter/OTTER_MEMORY/memory_reg_bram_3_i_3_n_0
    RAMB36_X1Y0          RAMB36E1                                     r  my_otter/OTTER_MEMORY/memory_reg_bram_3/WEA[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_MEMORY/memory_reg_bram_13/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/OTTER_MEMORY/memory_reg_bram_3/WEA[1]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.224ns  (logic 4.779ns (16.932%)  route 23.445ns (83.068%))
  Logic Levels:           14  (LUT4=4 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  my_otter/OTTER_MEMORY/memory_reg_bram_13/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[25])
                                                      2.454     2.454 f  my_otter/OTTER_MEMORY/memory_reg_bram_13/DOBDO[25]
                         net (fo=1, routed)           2.389     4.843    my_otter/OTTER_MEMORY/memory_reg_bram_13_n_42
    SLICE_X51Y24         LUT6 (Prop_lut6_I3_O)        0.124     4.967 f  my_otter/OTTER_MEMORY/CSR_MTVEC[31]_i_64/O
                         net (fo=1, routed)           0.000     4.967    my_otter/OTTER_MEMORY/CSR_MTVEC[31]_i_64_n_0
    SLICE_X51Y24         MUXF7 (Prop_muxf7_I1_O)      0.217     5.184 f  my_otter/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_30/O
                         net (fo=1, routed)           0.000     5.184    my_otter/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_30_n_0
    SLICE_X51Y24         MUXF8 (Prop_muxf8_I1_O)      0.094     5.278 f  my_otter/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_12/O
                         net (fo=7, routed)           2.349     7.627    my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_2[21]
    SLICE_X37Y11         LUT4 (Prop_lut4_I0_O)        0.316     7.943 r  my_otter/OTTER_MEMORY/CSR_MEPC[31]_i_5/O
                         net (fo=9, routed)           1.008     8.951    my_otter/OTTER_MEMORY/CSR_MEPC[31]_i_5_n_0
    SLICE_X38Y9          LUT6 (Prop_lut6_I2_O)        0.124     9.075 r  my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_129/O
                         net (fo=35, routed)          1.630    10.706    my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_129_n_0
    SLICE_X40Y11         LUT6 (Prop_lut6_I0_O)        0.124    10.830 r  my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_62/O
                         net (fo=2, routed)           0.661    11.490    my_otter/ALU_MUX_B/csr_RD[1]
    SLICE_X41Y11         LUT5 (Prop_lut5_I1_O)        0.124    11.614 r  my_otter/ALU_MUX_B/CSR_MTVEC[1]_i_10/O
                         net (fo=103, routed)         5.749    17.364    my_otter/OTTER_MEMORY/alu_b[1]
    SLICE_X52Y22         LUT4 (Prop_lut4_I1_O)        0.124    17.488 f  my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_10/O
                         net (fo=1, routed)           0.689    18.177    my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_10_n_0
    SLICE_X52Y22         LUT6 (Prop_lut6_I2_O)        0.124    18.301 f  my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_4/O
                         net (fo=1, routed)           0.827    19.128    my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_4_n_0
    SLICE_X50Y21         LUT6 (Prop_lut6_I4_O)        0.124    19.252 f  my_otter/OTTER_MEMORY/CSR_MTVEC[30]_i_1/O
                         net (fo=7, routed)           1.695    20.947    my_otter/OTTER_MEMORY/IOBUS_addr[30]
    SLICE_X32Y22         LUT4 (Prop_lut4_I2_O)        0.150    21.097 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_160/O
                         net (fo=25, routed)          1.995    23.092    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_160_n_0
    SLICE_X29Y14         LUT4 (Prop_lut4_I1_O)        0.354    23.446 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_86/O
                         net (fo=91, routed)          3.769    27.215    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_162_0
    SLICE_X48Y7          LUT6 (Prop_lut6_I2_O)        0.326    27.541 r  my_otter/OTTER_MEMORY/memory_reg_bram_3_i_5/O
                         net (fo=1, routed)           0.683    28.224    my_otter/OTTER_MEMORY/memory_reg_bram_3_i_5_n_0
    RAMB36_X1Y0          RAMB36E1                                     r  my_otter/OTTER_MEMORY/memory_reg_bram_3/WEA[1]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_otter/my_csr/CSR_MEPC_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/PC/data_out_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.186ns (74.680%)  route 0.063ns (25.320%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE                         0.000     0.000 r  my_otter/my_csr/CSR_MEPC_reg[28]/C
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_otter/my_csr/CSR_MEPC_reg[28]/Q
                         net (fo=2, routed)           0.063     0.204    my_otter/PC_MUX/Q[28]
    SLICE_X37Y23         LUT6 (Prop_lut6_I2_O)        0.045     0.249 r  my_otter/PC_MUX/data_out[28]_i_1/O
                         net (fo=1, routed)           0.000     0.249    my_otter/PC/D[28]
    SLICE_X37Y23         FDCE                                         r  my_otter/PC/data_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/PC/data_out_reg[28]/C
                            (rising edge-triggered cell FDCE)
  Destination:            my_otter/my_csr/CSR_MEPC_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.186ns (72.746%)  route 0.070ns (27.254%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDCE                         0.000     0.000 r  my_otter/PC/data_out_reg[28]/C
    SLICE_X37Y23         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  my_otter/PC/data_out_reg[28]/Q
                         net (fo=9, routed)           0.070     0.211    my_otter/OTTER_MEMORY/CSR_MEPC_reg[31][28]
    SLICE_X36Y23         LUT4 (Prop_lut4_I2_O)        0.045     0.256 r  my_otter/OTTER_MEMORY/CSR_MEPC[28]_i_1/O
                         net (fo=1, routed)           0.000     0.256    my_otter/my_csr/D[28]
    SLICE_X36Y23         FDRE                                         r  my_otter/my_csr/CSR_MEPC_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/PC/data_out_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            my_otter/my_csr/CSR_MEPC_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.186ns (69.810%)  route 0.080ns (30.190%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         FDCE                         0.000     0.000 r  my_otter/PC/data_out_reg[22]/C
    SLICE_X39Y22         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  my_otter/PC/data_out_reg[22]/Q
                         net (fo=9, routed)           0.080     0.221    my_otter/OTTER_MEMORY/CSR_MEPC_reg[31][22]
    SLICE_X38Y22         LUT4 (Prop_lut4_I2_O)        0.045     0.266 r  my_otter/OTTER_MEMORY/CSR_MEPC[22]_i_1/O
                         net (fo=1, routed)           0.000     0.266    my_otter/my_csr/D[22]
    SLICE_X38Y22         FDRE                                         r  my_otter/my_csr/CSR_MEPC_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbounce/r_count_reg[4]_inv/C
                            (rising edge-triggered cell FDSE)
  Destination:            dbounce/r_count_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y1          FDSE                         0.000     0.000 r  dbounce/r_count_reg[4]_inv/C
    SLICE_X31Y1          FDSE (Prop_fdse_C_Q)         0.141     0.141 r  dbounce/r_count_reg[4]_inv/Q
                         net (fo=6, routed)           0.128     0.269    dbounce/sel
    SLICE_X31Y1          FDRE                                         r  dbounce/r_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbounce/r_count_reg[4]_inv/C
                            (rising edge-triggered cell FDSE)
  Destination:            dbounce/r_count_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y1          FDSE                         0.000     0.000 r  dbounce/r_count_reg[4]_inv/C
    SLICE_X31Y1          FDSE (Prop_fdse_C_Q)         0.141     0.141 r  dbounce/r_count_reg[4]_inv/Q
                         net (fo=6, routed)           0.128     0.269    dbounce/sel
    SLICE_X31Y1          FDRE                                         r  dbounce/r_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbounce/r_count_reg[4]_inv/C
                            (rising edge-triggered cell FDSE)
  Destination:            dbounce/r_count_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y1          FDSE                         0.000     0.000 r  dbounce/r_count_reg[4]_inv/C
    SLICE_X31Y1          FDSE (Prop_fdse_C_Q)         0.141     0.141 r  dbounce/r_count_reg[4]_inv/Q
                         net (fo=6, routed)           0.128     0.269    dbounce/sel
    SLICE_X31Y1          FDRE                                         r  dbounce/r_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbounce/r_count_reg[4]_inv/C
                            (rising edge-triggered cell FDSE)
  Destination:            dbounce/r_count_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y1          FDSE                         0.000     0.000 r  dbounce/r_count_reg[4]_inv/C
    SLICE_X31Y1          FDSE (Prop_fdse_C_Q)         0.141     0.141 r  dbounce/r_count_reg[4]_inv/Q
                         net (fo=6, routed)           0.128     0.269    dbounce/sel
    SLICE_X31Y1          FDRE                                         r  dbounce/r_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbounce/r_count_reg[4]_inv/C
                            (rising edge-triggered cell FDSE)
  Destination:            dbounce/r_count_reg[4]_inv/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y1          FDSE                         0.000     0.000 r  dbounce/r_count_reg[4]_inv/C
    SLICE_X31Y1          FDSE (Prop_fdse_C_Q)         0.141     0.141 r  dbounce/r_count_reg[4]_inv/Q
                         net (fo=6, routed)           0.128     0.269    dbounce/sel
    SLICE_X31Y1          FDSE                                         r  dbounce/r_count_reg[4]_inv/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_oneshot/r_dff1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_oneshot/r_dff2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.164ns (58.926%)  route 0.114ns (41.074%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDRE                         0.000     0.000 r  my_oneshot/r_dff1_reg/C
    SLICE_X30Y1          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  my_oneshot/r_dff1_reg/Q
                         net (fo=2, routed)           0.114     0.278    my_oneshot/r_dff1
    SLICE_X32Y2          FDRE                                         r  my_oneshot/r_dff2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/my_csr/CSR_MEPC_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/PC/data_out_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.186ns (65.775%)  route 0.097ns (34.225%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDRE                         0.000     0.000 r  my_otter/my_csr/CSR_MEPC_reg[19]/C
    SLICE_X40Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_otter/my_csr/CSR_MEPC_reg[19]/Q
                         net (fo=2, routed)           0.097     0.238    my_otter/PC_MUX/Q[19]
    SLICE_X41Y21         LUT6 (Prop_lut6_I2_O)        0.045     0.283 r  my_otter/PC_MUX/data_out[19]_i_1/O
                         net (fo=1, routed)           0.000     0.283    my_otter/PC/D[19]
    SLICE_X41Y21         FDCE                                         r  my_otter/PC/data_out_reg[19]/D
  -------------------------------------------------------------------    -------------------





