

================================================================
== Vitis HLS Report for 'main_process_Pipeline_VITIS_LOOP_258_11_VITIS_LOOP_259_12'
================================================================
* Date:           Mon Oct 27 17:27:49 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        render
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.417 ns|     2.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |      388|      388|  3.880 us|  3.880 us|  385|  385|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_258_11_VITIS_LOOP_259_12  |      386|      386|         4|          1|          1|   384|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     89|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|      9|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     63|    -|
|Register         |        -|    -|      55|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      55|    161|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+---------------------+---------+----+---+----+-----+
    |         Instance         |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+---------------------+---------+----+---+----+-----+
    |sparsemux_7_2_8_1_1_U191  |sparsemux_7_2_8_1_1  |        0|   0|  0|   9|    0|
    +--------------------------+---------------------+---------+----+---+----+-----+
    |Total                     |                     |        0|   0|  0|   9|    0|
    +--------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln258_1_fu_202_p2      |         +|   0|  0|  14|           9|           1|
    |add_ln258_fu_219_p2        |         +|   0|  0|  15|           8|           1|
    |add_ln259_fu_271_p2        |         +|   0|  0|  10|           2|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |first_iter_2_fu_251_p2     |      icmp|   0|  0|  10|           2|           1|
    |icmp_ln258_fu_196_p2       |      icmp|   0|  0|  14|           9|           9|
    |icmp_ln259_fu_225_p2       |      icmp|   0|  0|  10|           2|           2|
    |select_ln258_1_fu_239_p3   |    select|   0|  0|   8|           1|           8|
    |select_ln258_fu_231_p3     |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  89|          37|          28|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten32_load  |   9|          2|    9|         18|
    |indvar_flatten32_fu_98                  |   9|          2|    9|         18|
    |m_fu_94                                 |   9|          2|    8|         16|
    |output_stream_TDATA_blk_n               |   9|          2|    1|          2|
    |t_fu_90                                 |   9|          2|    2|          4|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  63|         14|   31|         62|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                            Name                                            | FF| LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                                   |  1|   0|    1|          0|
    |ap_done_reg                                                                                 |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                                     |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                                                     |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                                                                     |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                                                            |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                                                            |  1|   0|    1|          0|
    |first_iter_2_reg_394                                                                        |  1|   0|    1|          0|
    |indvar_flatten32_fu_98                                                                      |  9|   0|    9|          0|
    |m_fu_94                                                                                     |  8|   0|    8|          0|
    |main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_45_fu_110  |  8|   0|    8|          0|
    |main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_46_fu_106  |  8|   0|    8|          0|
    |main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_47_fu_102  |  8|   0|    8|          0|
    |select_ln258_reg_389                                                                        |  2|   0|    2|          0|
    |select_ln258_reg_389_pp0_iter2_reg                                                          |  2|   0|    2|          0|
    |t_fu_90                                                                                     |  2|   0|    2|          0|
    +--------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                                       | 55|   0|   55|          0|
    +--------------------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------------------------------------------------------------+-----+-----+------------+------------------------------------------------------------------------------------+--------------+
|                                          RTL Ports                                          | Dir | Bits|  Protocol  |                                    Source Object                                   |    C Type    |
+---------------------------------------------------------------------------------------------+-----+-----+------------+------------------------------------------------------------------------------------+--------------+
|ap_clk                                                                                       |   in|    1|  ap_ctrl_hs|                           main_process_Pipeline_VITIS_LOOP_258_11_VITIS_LOOP_259_12|  return value|
|ap_rst                                                                                       |   in|    1|  ap_ctrl_hs|                           main_process_Pipeline_VITIS_LOOP_258_11_VITIS_LOOP_259_12|  return value|
|ap_start                                                                                     |   in|    1|  ap_ctrl_hs|                           main_process_Pipeline_VITIS_LOOP_258_11_VITIS_LOOP_259_12|  return value|
|ap_done                                                                                      |  out|    1|  ap_ctrl_hs|                           main_process_Pipeline_VITIS_LOOP_258_11_VITIS_LOOP_259_12|  return value|
|ap_idle                                                                                      |  out|    1|  ap_ctrl_hs|                           main_process_Pipeline_VITIS_LOOP_258_11_VITIS_LOOP_259_12|  return value|
|ap_ready                                                                                     |  out|    1|  ap_ctrl_hs|                           main_process_Pipeline_VITIS_LOOP_258_11_VITIS_LOOP_259_12|  return value|
|output_stream_TREADY                                                                         |   in|    1|        axis|                                                              output_stream_V_data_V|       pointer|
|output_stream_TDATA                                                                          |  out|   24|        axis|                                                              output_stream_V_data_V|       pointer|
|output_stream_TVALID                                                                         |  out|    1|        axis|                                                              output_stream_V_last_V|       pointer|
|output_stream_TLAST                                                                          |  out|    1|        axis|                                                              output_stream_V_last_V|       pointer|
|output_stream_TKEEP                                                                          |  out|    3|        axis|                                                              output_stream_V_keep_V|       pointer|
|output_stream_TSTRB                                                                          |  out|    3|        axis|                                                              output_stream_V_strb_V|       pointer|
|zext_ln227                                                                                   |   in|    7|     ap_none|                                                                          zext_ln227|        scalar|
|main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_8_address0  |  out|   14|   ap_memory|  main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_8|         array|
|main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_8_ce0       |  out|    1|   ap_memory|  main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_8|         array|
|main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_8_q0        |   in|    8|   ap_memory|  main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_8|         array|
|main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_address0    |  out|   14|   ap_memory|    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f|         array|
|main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_ce0         |  out|    1|   ap_memory|    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f|         array|
|main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_q0          |   in|    8|   ap_memory|    main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f|         array|
|main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_7_address0  |  out|   14|   ap_memory|  main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_7|         array|
|main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_7_ce0       |  out|    1|   ap_memory|  main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_7|         array|
|main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_7_q0        |   in|    8|   ap_memory|  main_process_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_f_7|         array|
+---------------------------------------------------------------------------------------------+-----+-----+------------+------------------------------------------------------------------------------------+--------------+

