<module name="NAVSS0_RINGACC_0_VIRT_ALIAS_7_RINGACC0_SRC_FIFOS" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="VIRT_ALIAS_7_RINGACC0__SRC__FIFOS_RING_HEAD_DATA" acronym="VIRT_ALIAS_7_RINGACC0__SRC__FIFOS_RING_HEAD_DATA" offset="0x0" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Block of ring head or tail element data" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="VIRT_ALIAS_7_RINGACC0__SRC__FIFOS_RING_TAIL_DATA" acronym="VIRT_ALIAS_7_RINGACC0__SRC__FIFOS_RING_TAIL_DATA" offset="0x200" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Block of ring head or tail element data" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="VIRT_ALIAS_7_RINGACC0__SRC__FIFOS_PEEK_HEAD_DATA" acronym="VIRT_ALIAS_7_RINGACC0__SRC__FIFOS_PEEK_HEAD_DATA" offset="0x400" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Block of ring head or tail element data. Reserved for rings in ring mode." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="VIRT_ALIAS_7_RINGACC0__SRC__FIFOS_PEEK_TAIL_DATA" acronym="VIRT_ALIAS_7_RINGACC0__SRC__FIFOS_PEEK_TAIL_DATA" offset="0x600" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Block of ring head or tail element data. Reserved for rings in ring mode." range="31 - 0" rwaccess="R/W"/>
	</register>
</module>