
*** Running vivado
    with args -log ila_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ila_0.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source ila_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:52 ; elapsed = 00:00:58 . Memory (MB): peak = 398.746 ; gain = 189.613
INFO: [Synth 8-638] synthesizing module 'ila_0' [c:/Users/Jason/Dropbox/VFAT3-Testbench/Firmware/vfat3_testing_firmware/vfat3_testing_firmware.srcs/sources_1/ip/ila_0/synth/ila_0.vhd:92]
INFO: [Synth 8-638] synthesizing module 'CFGLUT5' [D:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-256] done synthesizing module 'CFGLUT5' (8#1) [D:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-638] synthesizing module 'CARRY4' [D:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-256] done synthesizing module 'CARRY4' (9#1) [D:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [D:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (19#1) [D:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [D:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (21#1) [D:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-638] synthesizing module 'SRLC16E' [D:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-256] done synthesizing module 'SRLC16E' (23#1) [D:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-638] synthesizing module 'FDRE' [D:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (28#1) [D:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'ila_0' (46#1) [c:/Users/Jason/Dropbox/VFAT3-Testbench/Firmware/vfat3_testing_firmware/vfat3_testing_firmware.srcs/sources_1/ip/ila_0/synth/ila_0.vhd:92]
Finished RTL Elaboration : Time (s): cpu = 00:04:40 ; elapsed = 00:04:52 . Memory (MB): peak = 741.328 ; gain = 532.195
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:04:43 ; elapsed = 00:04:55 . Memory (MB): peak = 741.328 ; gain = 532.195
INFO: [Device 21-403] Loading part xc7k325tffg900-2
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.650 . Memory (MB): peak = 859.203 ; gain = 0.500
Finished Constraint Validation : Time (s): cpu = 00:05:50 ; elapsed = 00:06:04 . Memory (MB): peak = 859.203 ; gain = 650.070
Finished Loading Part and Timing Information : Time (s): cpu = 00:05:50 ; elapsed = 00:06:04 . Memory (MB): peak = 859.203 ; gain = 650.070
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:05:55 ; elapsed = 00:06:09 . Memory (MB): peak = 859.203 ; gain = 650.070
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:06:10 ; elapsed = 00:06:25 . Memory (MB): peak = 859.203 ; gain = 650.070
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:06:48 ; elapsed = 00:07:06 . Memory (MB): peak = 859.203 ; gain = 650.070
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:07:28 ; elapsed = 00:07:47 . Memory (MB): peak = 859.203 ; gain = 650.070
Finished Timing Optimization : Time (s): cpu = 00:07:30 ; elapsed = 00:07:49 . Memory (MB): peak = 859.203 ; gain = 650.070
Finished Technology Mapping : Time (s): cpu = 00:07:38 ; elapsed = 00:07:57 . Memory (MB): peak = 859.203 ; gain = 650.070
Finished IO Insertion : Time (s): cpu = 00:07:41 ; elapsed = 00:08:00 . Memory (MB): peak = 859.203 ; gain = 650.070
Finished Renaming Generated Instances : Time (s): cpu = 00:07:41 ; elapsed = 00:08:00 . Memory (MB): peak = 859.203 ; gain = 650.070
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:07:43 ; elapsed = 00:08:02 . Memory (MB): peak = 859.203 ; gain = 650.070
Finished Renaming Generated Ports : Time (s): cpu = 00:07:43 ; elapsed = 00:08:02 . Memory (MB): peak = 859.203 ; gain = 650.070
Finished Handling Custom Attributes : Time (s): cpu = 00:07:44 ; elapsed = 00:08:03 . Memory (MB): peak = 859.203 ; gain = 650.070
Finished Renaming Generated Nets : Time (s): cpu = 00:07:44 ; elapsed = 00:08:03 . Memory (MB): peak = 859.203 ; gain = 650.070

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    88|
|2     |CFGLUT5  |   247|
|3     |LUT1     |    42|
|4     |LUT2     |    69|
|5     |LUT3     |   137|
|6     |LUT4     |   334|
|7     |LUT5     |   177|
|8     |LUT6     |   970|
|9     |MUXF7    |    56|
|10    |MUXF8    |    16|
|11    |RAMB18E1 |     1|
|12    |RAMB36E1 |     5|
|13    |SRL16E   |   187|
|14    |SRLC16E  |     2|
|15    |SRLC32E  |    17|
|16    |FDRE     |  2902|
|17    |FDSE     |     9|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:07:44 ; elapsed = 00:08:03 . Memory (MB): peak = 859.203 ; gain = 650.070
synth_design: Time (s): cpu = 00:07:34 ; elapsed = 00:07:50 . Memory (MB): peak = 859.203 ; gain = 557.543
