#-----------------------------------------------------------
# Vivado v2018.2.1 (64-bit)
# SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
# IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
# Start of session at: Mon Apr 22 11:07:59 2019
# Process ID: 9524
# Current directory: Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2256 Z:\rrutherford20\CS-401-1-CompArch\MP3\New_MP3\mips.xpr
# Log file: Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/vivado.log
# Journal file: Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.xpr
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name dual_port_ram -dir z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {dual_port_ram} CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {128} CONFIG.Read_Width_A {32} CONFIG.Operating_Mode_A {WRITE_FIRST} CONFIG.Write_Width_B {128} CONFIG.Read_Width_B {128} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Load_Init_File {true} CONFIG.Coe_File {z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/dual_ram_init.coe} CONFIG.Fill_Remaining_Memory_Locations {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_ips dual_port_ram]
generate_target {instantiation_template} [get_files z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/ip/dual_port_ram/dual_port_ram.xci]
generate_target all [get_files  z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/ip/dual_port_ram/dual_port_ram.xci]
catch { config_ip_cache -export [get_ips -all dual_port_ram] }
export_ip_user_files -of_objects [get_files z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/ip/dual_port_ram/dual_port_ram.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/ip/dual_port_ram/dual_port_ram.xci]
launch_runs -jobs 4 dual_port_ram_synth_1
wait_on_run dual_port_ram_synth_1
export_simulation -of_objects [get_files z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/ip/dual_port_ram/dual_port_ram.xci] -directory Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.ip_user_files/sim_scripts -ip_user_files_dir Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.ip_user_files -ipstatic_source_dir Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.ip_user_files/ipstatic -lib_map_path [list {modelsim=Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.cache/compile_simlib/modelsim} {questa=Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.cache/compile_simlib/questa} {riviera=Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.cache/compile_simlib/riviera} {activehdl=Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
refresh_design
