<profile>

<RTLDesignHierarchy>
<TopModule>
<ModuleName>packed_conv_paper</ModuleName>
</TopModule>
</RTLDesignHierarchy>

<ModuleInformation>
<Module>
<Name>packed_conv_paper</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>2.70</ClockUncertainty>
<EstimatedClockPeriod>1.129</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>17285</Best-caseLatency>
<Average-caseLatency>17285</Average-caseLatency>
<Worst-caseLatency>17285</Worst-caseLatency>
<Best-caseRealTimeLatency>0.173 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.173 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.173 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>17286</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<LOOP_2_VITIS_LOOP_90_1_LOOP_3_VITIS_LOOP_98_2>
<Name>LOOP_2_VITIS_LOOP_90_1_LOOP_3_VITIS_LOOP_98_2</Name>
<TripCount>17280</TripCount>
<Latency>17280</Latency>
<AbsoluteTimeLatency>0.173 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</LOOP_2_VITIS_LOOP_90_1_LOOP_3_VITIS_LOOP_98_2>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<DSP>1</DSP>
<AVAIL_DSP>9216</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>41</FF>
<AVAIL_FF>2592000</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>120</LUT>
<AVAIL_LUT>1296000</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>4032</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<URAM>0</URAM>
<AVAIL_URAM>960</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>packed_conv_paper</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>packed_conv_paper</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>packed_conv_paper</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>packed_conv_paper</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>packed_conv_paper</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>packed_conv_paper</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_r</name>
<Object>input_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>10</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>kernel</name>
<Object>kernel</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>10</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>output_r_i</name>
<Object>output_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_ovld</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>20</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>output_r_o</name>
<Object>output_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_ovld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>20</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>output_r_o_ap_vld</name>
<Object>output_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_ovld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
</InterfaceSummary>
</Module>
</ModuleInformation>

</profile>
