Analysis & Synthesis report for SMU_RV32I_System
Thu Mar  6 20:30:46 2025
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |SMU_RV32I_System|GPIO:U_GPIO|pulse_gen:sw9|c_state
 10. State Machine - |SMU_RV32I_System|GPIO:U_GPIO|pulse_gen:sw8|c_state
 11. State Machine - |SMU_RV32I_System|GPIO:U_GPIO|pulse_gen:sw7|c_state
 12. State Machine - |SMU_RV32I_System|GPIO:U_GPIO|pulse_gen:sw6|c_state
 13. State Machine - |SMU_RV32I_System|GPIO:U_GPIO|pulse_gen:sw5|c_state
 14. State Machine - |SMU_RV32I_System|GPIO:U_GPIO|pulse_gen:sw4|c_state
 15. State Machine - |SMU_RV32I_System|GPIO:U_GPIO|pulse_gen:sw3|c_state
 16. State Machine - |SMU_RV32I_System|GPIO:U_GPIO|pulse_gen:sw2|c_state
 17. State Machine - |SMU_RV32I_System|GPIO:U_GPIO|pulse_gen:sw1|c_state
 18. State Machine - |SMU_RV32I_System|GPIO:U_GPIO|pulse_gen:sw0|c_state
 19. State Machine - |SMU_RV32I_System|GPIO:U_GPIO|pulse_gen:button2|c_state
 20. State Machine - |SMU_RV32I_System|GPIO:U_GPIO|pulse_gen:button1|c_state
 21. User-Specified and Inferred Latches
 22. Registers Removed During Synthesis
 23. Removed Registers Triggering Further Register Optimizations
 24. General Register Statistics
 25. Inverted Register Statistics
 26. Physical Synthesis Netlist Optimizations
 27. Registers Packed Into Inferred Megafunctions
 28. Multiplexer Restructuring Statistics (Restructuring Performed)
 29. Source assignments for dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated
 30. Parameter Settings for User Entity Instance: Top-level Entity: |SMU_RV32I_System
 31. Parameter Settings for User Entity Instance: E_M_DFF:RegWriteE_M
 32. Parameter Settings for User Entity Instance: E_M_DFF:MemWriteE_M
 33. Parameter Settings for User Entity Instance: riscvsingle:icpu
 34. Parameter Settings for User Entity Instance: riscvsingle:icpu|delay:u_stall_1d
 35. Parameter Settings for User Entity Instance: riscvsingle:icpu|delay:u_FlushD_1d
 36. Parameter Settings for User Entity Instance: riscvsingle:icpu|delay:InstrD_1d
 37. Parameter Settings for User Entity Instance: riscvsingle:icpu|D_E_DFF:InstrD_E
 38. Parameter Settings for User Entity Instance: riscvsingle:icpu|D_E_DFF:BranchD_E
 39. Parameter Settings for User Entity Instance: riscvsingle:icpu|D_E_DFF:JumpD_E
 40. Parameter Settings for User Entity Instance: riscvsingle:icpu|D_E_DFF:MemWriteD_E
 41. Parameter Settings for User Entity Instance: riscvsingle:icpu|D_E_DFF:ALUControlD_E
 42. Parameter Settings for User Entity Instance: riscvsingle:icpu|D_E_DFF:ALUSrcAD_E
 43. Parameter Settings for User Entity Instance: riscvsingle:icpu|D_E_DFF:ALUSrcBD_E
 44. Parameter Settings for User Entity Instance: riscvsingle:icpu|datapath:i_datapath
 45. Parameter Settings for User Entity Instance: riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register
 46. Parameter Settings for User Entity Instance: riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D
 47. Parameter Settings for User Entity Instance: riscvsingle:icpu|datapath:i_datapath|D_E_DFF:PCD_E
 48. Parameter Settings for User Entity Instance: riscvsingle:icpu|datapath:i_datapath|D_E_DFF:InstrD_E
 49. Parameter Settings for User Entity Instance: riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E
 50. Parameter Settings for User Entity Instance: riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E
 51. Parameter Settings for User Entity Instance: riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E
 52. Parameter Settings for User Entity Instance: riscvsingle:icpu|datapath:i_datapath|D_E_DFF:RdD_E
 53. Parameter Settings for User Entity Instance: riscvsingle:icpu|datapath:i_datapath|D_E_DFF:RegWriteD_E
 54. Parameter Settings for User Entity Instance: riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ResultSrcD_E
 55. Parameter Settings for User Entity Instance: riscvsingle:icpu|datapath:i_datapath|D_E_DFF:CsrD_E
 56. Parameter Settings for User Entity Instance: riscvsingle:icpu|datapath:i_datapath|E_M_DFF:InstrE_M
 57. Parameter Settings for User Entity Instance: riscvsingle:icpu|datapath:i_datapath|E_M_DFF:WriteDataE_M
 58. Parameter Settings for User Entity Instance: riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M
 59. Parameter Settings for User Entity Instance: riscvsingle:icpu|datapath:i_datapath|E_M_DFF:RdE_M
 60. Parameter Settings for User Entity Instance: riscvsingle:icpu|datapath:i_datapath|E_M_DFF:RegWriteE_M
 61. Parameter Settings for User Entity Instance: riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ResultSrcE_M
 62. Parameter Settings for User Entity Instance: riscvsingle:icpu|datapath:i_datapath|E_M_DFF:PCE_M
 63. Parameter Settings for User Entity Instance: riscvsingle:icpu|datapath:i_datapath|M_W_DFF:PC_plus4M_W
 64. Parameter Settings for User Entity Instance: riscvsingle:icpu|datapath:i_datapath|M_W_DFF:ALUResultM_W
 65. Parameter Settings for User Entity Instance: riscvsingle:icpu|datapath:i_datapath|M_W_DFF:InstrM_W
 66. Parameter Settings for User Entity Instance: riscvsingle:icpu|datapath:i_datapath|M_W_DFF:RdM_W
 67. Parameter Settings for User Entity Instance: riscvsingle:icpu|datapath:i_datapath|M_W_DFF:RegWriteM_W
 68. Parameter Settings for User Entity Instance: riscvsingle:icpu|datapath:i_datapath|M_W_DFF:ResultSrcM_W
 69. Parameter Settings for User Entity Instance: riscvsingle:icpu|datapath:i_datapath|reg_file_async:rf
 70. Parameter Settings for User Entity Instance: dualport_mem_synch_rw_dualclk:imem
 71. Parameter Settings for User Entity Instance: tbman_wrap:u_tbman_wrap|tbman_apbs:u_tbman_apbs
 72. Parameter Settings for User Entity Instance: GPIO:U_GPIO|pulse_gen:button1
 73. Parameter Settings for User Entity Instance: GPIO:U_GPIO|pulse_gen:button2
 74. Parameter Settings for User Entity Instance: GPIO:U_GPIO|pulse_gen:sw0
 75. Parameter Settings for User Entity Instance: GPIO:U_GPIO|pulse_gen:sw1
 76. Parameter Settings for User Entity Instance: GPIO:U_GPIO|pulse_gen:sw2
 77. Parameter Settings for User Entity Instance: GPIO:U_GPIO|pulse_gen:sw3
 78. Parameter Settings for User Entity Instance: GPIO:U_GPIO|pulse_gen:sw4
 79. Parameter Settings for User Entity Instance: GPIO:U_GPIO|pulse_gen:sw5
 80. Parameter Settings for User Entity Instance: GPIO:U_GPIO|pulse_gen:sw6
 81. Parameter Settings for User Entity Instance: GPIO:U_GPIO|pulse_gen:sw7
 82. Parameter Settings for User Entity Instance: GPIO:U_GPIO|pulse_gen:sw8
 83. Parameter Settings for User Entity Instance: GPIO:U_GPIO|pulse_gen:sw9
 84. Parameter Settings for User Entity Instance: uart_wrap:u_uart_wrap
 85. Parameter Settings for User Entity Instance: uart_wrap:u_uart_wrap|uart:u_uart
 86. Parameter Settings for User Entity Instance: uart_wrap:u_uart_wrap|uart:u_uart|uart_transmitter:uatransmit
 87. Parameter Settings for User Entity Instance: uart_wrap:u_uart_wrap|uart:u_uart|uart_receiver:uareceive
 88. Parameter Settings for Inferred Entity Instance: dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0
 89. altsyncram Parameter Settings by Entity Instance
 90. Port Connectivity Checks: "GPIO:U_GPIO"
 91. Port Connectivity Checks: "tbman_wrap:u_tbman_wrap|tbman_apbs:u_tbman_apbs|tbman_regs:inst_tbman_regs"
 92. Port Connectivity Checks: "tbman_wrap:u_tbman_wrap|tbman_apbs:u_tbman_apbs"
 93. Port Connectivity Checks: "TimerCounter:iTimer"
 94. Port Connectivity Checks: "dualport_mem_synch_rw_dualclk:imem"
 95. Port Connectivity Checks: "riscvsingle:icpu|datapath:i_datapath|mux3:u_alu_mux3"
 96. Port Connectivity Checks: "riscvsingle:icpu|datapath:i_datapath|adder:u_pc_plus4M"
 97. Port Connectivity Checks: "riscvsingle:icpu|datapath:i_datapath|adder:u_pc_target"
 98. Port Connectivity Checks: "riscvsingle:icpu|datapath:i_datapath|Csr_Logic:u_Csr_Logic"
 99. Port Connectivity Checks: "riscvsingle:icpu|datapath:i_datapath|M_W_DFF:RdM_W"
100. Port Connectivity Checks: "riscvsingle:icpu|datapath:i_datapath|M_W_DFF:InstrM_W"
101. Port Connectivity Checks: "riscvsingle:icpu|datapath:i_datapath|adder:u_pc_plus4|cla_8bit:CLA_8bit_03"
102. Port Connectivity Checks: "riscvsingle:icpu|datapath:i_datapath|adder:u_pc_plus4|cla_8bit:CLA_8bit_02"
103. Port Connectivity Checks: "riscvsingle:icpu|datapath:i_datapath|adder:u_pc_plus4|cla_8bit:CLA_8bit_01"
104. Port Connectivity Checks: "riscvsingle:icpu|datapath:i_datapath|adder:u_pc_plus4"
105. Port Connectivity Checks: "riscvsingle:icpu|D_E_DFF:InstrD_E"
106. Port Connectivity Checks: "riscvsingle:icpu"
107. Post-Synthesis Netlist Statistics for Top Partition
108. Elapsed Time Per Partition
109. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Mar  6 20:30:46 2025       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; SMU_RV32I_System                            ;
; Top-level Entity Name              ; SMU_RV32I_System                            ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 4,785                                       ;
;     Total combinational functions  ; 3,704                                       ;
;     Dedicated logic registers      ; 1,975                                       ;
; Total registers                    ; 1975                                        ;
; Total pins                         ; 54                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 131,072                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; SMU_RV32I_System   ; SMU_RV32I_System   ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Verilog Show LMF Mapping Messages                                ; Off                ;                    ;
; Verilog Version                                                  ; SystemVerilog_2005 ; Verilog_2001       ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 64          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.02        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
;     Processor 3            ;   0.2%      ;
;     Processor 4            ;   0.2%      ;
;     Processor 5            ;   0.2%      ;
;     Processor 6            ;   0.1%      ;
;     Processor 7            ;   0.1%      ;
;     Processor 8            ;   0.1%      ;
;     Processors 9-16        ;   0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                                                ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                             ; Library ;
+-----------------------------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/M_W_DFF.sv          ; yes             ; User SystemVerilog HDL File                           ; /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/M_W_DFF.sv          ;         ;
; ../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/F_D_DFF.sv          ; yes             ; User SystemVerilog HDL File                           ; /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/F_D_DFF.sv          ;         ;
; ../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/E_M_DFF.sv          ; yes             ; User SystemVerilog HDL File                           ; /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/E_M_DFF.sv          ;         ;
; ../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/delay.sv            ; yes             ; User SystemVerilog HDL File                           ; /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/delay.sv            ;         ;
; ../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/D_E_DFF.sv          ; yes             ; User SystemVerilog HDL File                           ; /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/D_E_DFF.sv          ;         ;
; ../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/sync_block.sv       ; yes             ; User SystemVerilog HDL File                           ; /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/sync_block.sv       ;         ;
; ../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_uart/uart_wrap.v        ; yes             ; User Verilog HDL File                                 ; /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_uart/uart_wrap.v        ;         ;
; ../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_uart/uart_transmitter.v ; yes             ; User Verilog HDL File                                 ; /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_uart/uart_transmitter.v ;         ;
; ../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_uart/uart_receiver.v    ; yes             ; User Verilog HDL File                                 ; /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_uart/uart_receiver.v    ;         ;
; ../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_uart/uart.v             ; yes             ; User Verilog HDL File                                 ; /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_uart/uart.v             ;         ;
; ../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_gpio/SEG7_LUT.v         ; yes             ; User Verilog HDL File                                 ; /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_gpio/SEG7_LUT.v         ;         ;
; ../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_gpio/GPIO.v             ; yes             ; User Verilog HDL File                                 ; /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_gpio/GPIO.v             ;         ;
; ../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/hazard_block/stall.sv              ; yes             ; User SystemVerilog HDL File                           ; /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/hazard_block/stall.sv              ;         ;
; ../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/hazard_block/hazard_unit.sv        ; yes             ; User SystemVerilog HDL File                           ; /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/hazard_block/hazard_unit.sv        ;         ;
; ../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/hazard_block/flush.sv              ; yes             ; User SystemVerilog HDL File                           ; /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/hazard_block/flush.sv              ;         ;
; ../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/mux3.sv            ; yes             ; User SystemVerilog HDL File                           ; /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/mux3.sv            ;         ;
; ../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/mux2.sv            ; yes             ; User SystemVerilog HDL File                           ; /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/mux2.sv            ;         ;
; ../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/flopr.sv           ; yes             ; User SystemVerilog HDL File                           ; /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/flopr.sv           ;         ;
; ../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/extend.sv          ; yes             ; User SystemVerilog HDL File                           ; /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/extend.sv          ;         ;
; ../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/be_logic_store.sv  ; yes             ; User SystemVerilog HDL File                           ; /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/be_logic_store.sv  ;         ;
; ../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/be_logic_load.sv   ; yes             ; User SystemVerilog HDL File                           ; /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/be_logic_load.sv   ;         ;
; ../../../week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/adder.sv           ; yes             ; User SystemVerilog HDL File                           ; /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/adder.sv           ;         ;
; ../src/myCPU/pipeline_sync/rev06_sync/TimerCounter.v                                                            ; yes             ; User Verilog HDL File                                 ; /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/TimerCounter.v                                   ;         ;
; ../src/myCPU/pipeline_sync/rev06_sync/tbman_wrap.v                                                              ; yes             ; User Verilog HDL File                                 ; /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/tbman_wrap.v                                     ;         ;
; ../src/myCPU/pipeline_sync/rev06_sync/tbman_regs.v                                                              ; yes             ; User Verilog HDL File                                 ; /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/tbman_regs.v                                     ;         ;
; ../src/myCPU/pipeline_sync/rev06_sync/tbman_apbs.v                                                              ; yes             ; User Verilog HDL File                                 ; /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/tbman_apbs.v                                     ;         ;
; ../src/myCPU/pipeline_sync/rev06_sync/SMU_RV32I_System.v                                                        ; yes             ; User Verilog HDL File                                 ; /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/SMU_RV32I_System.v                               ;         ;
; ../src/myCPU/pipeline_sync/rev06_sync/riscvsingle.sv                                                            ; yes             ; User SystemVerilog HDL File                           ; /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/riscvsingle.sv                                   ;         ;
; ../src/myCPU/pipeline_sync/rev06_sync/reg_file_async.v                                                          ; yes             ; User Verilog HDL File                                 ; /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/reg_file_async.v                                 ;         ;
; ../src/myCPU/pipeline_sync/rev06_sync/maindec.sv                                                                ; yes             ; User SystemVerilog HDL File                           ; /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/maindec.sv                                       ;         ;
; ../src/myCPU/pipeline_sync/rev06_sync/dualport_mem_synch_rw_dualclk.sv                                          ; yes             ; User SystemVerilog HDL File                           ; /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/dualport_mem_synch_rw_dualclk.sv                 ;         ;
; ../src/myCPU/pipeline_sync/rev06_sync/datapath.sv                                                               ; yes             ; User SystemVerilog HDL File                           ; /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/datapath.sv                                      ;         ;
; ../src/myCPU/pipeline_sync/rev06_sync/data_mux.v                                                                ; yes             ; User Verilog HDL File                                 ; /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/data_mux.v                                       ;         ;
; ../src/myCPU/pipeline_sync/rev06_sync/Csr_Logic.sv                                                              ; yes             ; User SystemVerilog HDL File                           ; /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/Csr_Logic.sv                                     ;         ;
; ../src/myCPU/pipeline_sync/rev06_sync/controller.sv                                                             ; yes             ; User SystemVerilog HDL File                           ; /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/controller.sv                                    ;         ;
; ../src/myCPU/pipeline_sync/rev06_sync/Branch_Logic.sv                                                           ; yes             ; User SystemVerilog HDL File                           ; /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/Branch_Logic.sv                                  ;         ;
; ../src/myCPU/pipeline_sync/rev06_sync/aludec.sv                                                                 ; yes             ; User SystemVerilog HDL File                           ; /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/aludec.sv                                        ;         ;
; ../src/myCPU/pipeline_sync/rev06_sync/alu.sv                                                                    ; yes             ; User SystemVerilog HDL File                           ; /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/alu.sv                                           ;         ;
; ../src/myCPU/pipeline_sync/rev06_sync/Addr_Decoder.v                                                            ; yes             ; User Verilog HDL File                                 ; /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/Addr_Decoder.v                                   ;         ;
; altsyncram.tdf                                                                                                  ; yes             ; Megafunction                                          ; /home1/std251_12/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                                      ;         ;
; stratix_ram_block.inc                                                                                           ; yes             ; Megafunction                                          ; /home1/std251_12/intelFPGA_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                               ;         ;
; lpm_mux.inc                                                                                                     ; yes             ; Megafunction                                          ; /home1/std251_12/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                         ;         ;
; lpm_decode.inc                                                                                                  ; yes             ; Megafunction                                          ; /home1/std251_12/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                                      ;         ;
; aglobal201.inc                                                                                                  ; yes             ; Megafunction                                          ; /home1/std251_12/intelFPGA_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                      ;         ;
; a_rdenreg.inc                                                                                                   ; yes             ; Megafunction                                          ; /home1/std251_12/intelFPGA_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                       ;         ;
; altrom.inc                                                                                                      ; yes             ; Megafunction                                          ; /home1/std251_12/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                                          ;         ;
; altram.inc                                                                                                      ; yes             ; Megafunction                                          ; /home1/std251_12/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altram.inc                                                          ;         ;
; altdpram.inc                                                                                                    ; yes             ; Megafunction                                          ; /home1/std251_12/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                                        ;         ;
; db/altsyncram_mod2.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                           ; /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/quartus/db/altsyncram_mod2.tdf                                                      ;         ;
; db/SMU_RV32I_System.ram0_dualport_mem_synch_rw_dualclk_243bfe62.hdl.mif                                         ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/quartus/db/SMU_RV32I_System.ram0_dualport_mem_synch_rw_dualclk_243bfe62.hdl.mif     ;         ;
+-----------------------------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 4,785          ;
;                                             ;                ;
; Total combinational functions               ; 3704           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 2667           ;
;     -- 3 input functions                    ; 852            ;
;     -- <=2 input functions                  ; 185            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 3657           ;
;     -- arithmetic mode                      ; 47             ;
;                                             ;                ;
; Total registers                             ; 1975           ;
;     -- Dedicated logic registers            ; 1975           ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 54             ;
; Total memory bits                           ; 131072         ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 2007           ;
; Total fan-out                               ; 20395          ;
; Average fan-out                             ; 3.50           ;
+---------------------------------------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                  ; Entity Name                   ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+
; |SMU_RV32I_System                            ; 3704 (2)            ; 1975 (1)                  ; 131072      ; 0            ; 0       ; 0         ; 54   ; 0            ; |SMU_RV32I_System                                                                                                                    ; SMU_RV32I_System              ; work         ;
;    |Addr_Decoder:iDecoder|                   ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|Addr_Decoder:iDecoder                                                                                              ; Addr_Decoder                  ; work         ;
;    |E_M_DFF:MemWriteE_M|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|E_M_DFF:MemWriteE_M                                                                                                ; E_M_DFF                       ; work         ;
;    |GPIO:U_GPIO|                             ; 256 (48)            ; 218 (38)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|GPIO:U_GPIO                                                                                                        ; GPIO                          ; work         ;
;       |SEG7_LUT:u0_SEG7_LUT|                 ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|GPIO:U_GPIO|SEG7_LUT:u0_SEG7_LUT                                                                                   ; SEG7_LUT                      ; work         ;
;       |SEG7_LUT:u1_SEG7_LUT|                 ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|GPIO:U_GPIO|SEG7_LUT:u1_SEG7_LUT                                                                                   ; SEG7_LUT                      ; work         ;
;       |SEG7_LUT:u2_SEG7_LUT|                 ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|GPIO:U_GPIO|SEG7_LUT:u2_SEG7_LUT                                                                                   ; SEG7_LUT                      ; work         ;
;       |SEG7_LUT:u3_SEG7_LUT|                 ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|GPIO:U_GPIO|SEG7_LUT:u3_SEG7_LUT                                                                                   ; SEG7_LUT                      ; work         ;
;       |pulse_gen:button1|                    ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|GPIO:U_GPIO|pulse_gen:button1                                                                                      ; pulse_gen                     ; work         ;
;       |pulse_gen:button2|                    ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|GPIO:U_GPIO|pulse_gen:button2                                                                                      ; pulse_gen                     ; work         ;
;       |pulse_gen:sw0|                        ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|GPIO:U_GPIO|pulse_gen:sw0                                                                                          ; pulse_gen                     ; work         ;
;       |pulse_gen:sw1|                        ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|GPIO:U_GPIO|pulse_gen:sw1                                                                                          ; pulse_gen                     ; work         ;
;       |pulse_gen:sw2|                        ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|GPIO:U_GPIO|pulse_gen:sw2                                                                                          ; pulse_gen                     ; work         ;
;       |pulse_gen:sw3|                        ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|GPIO:U_GPIO|pulse_gen:sw3                                                                                          ; pulse_gen                     ; work         ;
;       |pulse_gen:sw4|                        ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|GPIO:U_GPIO|pulse_gen:sw4                                                                                          ; pulse_gen                     ; work         ;
;       |pulse_gen:sw5|                        ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|GPIO:U_GPIO|pulse_gen:sw5                                                                                          ; pulse_gen                     ; work         ;
;       |pulse_gen:sw6|                        ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|GPIO:U_GPIO|pulse_gen:sw6                                                                                          ; pulse_gen                     ; work         ;
;       |pulse_gen:sw7|                        ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|GPIO:U_GPIO|pulse_gen:sw7                                                                                          ; pulse_gen                     ; work         ;
;       |pulse_gen:sw8|                        ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|GPIO:U_GPIO|pulse_gen:sw8                                                                                          ; pulse_gen                     ; work         ;
;       |pulse_gen:sw9|                        ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|GPIO:U_GPIO|pulse_gen:sw9                                                                                          ; pulse_gen                     ; work         ;
;    |TimerCounter:iTimer|                     ; 115 (115)           ; 65 (65)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|TimerCounter:iTimer                                                                                                ; TimerCounter                  ; work         ;
;    |data_mux:u_data_mux|                     ; 47 (47)             ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|data_mux:u_data_mux                                                                                                ; data_mux                      ; work         ;
;    |dualport_mem_synch_rw_dualclk:imem|      ; 6 (6)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|dualport_mem_synch_rw_dualclk:imem                                                                                 ; dualport_mem_synch_rw_dualclk ; work         ;
;       |altsyncram:mem_rtl_0|                 ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0                                                            ; altsyncram                    ; work         ;
;          |altsyncram_mod2:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated                             ; altsyncram_mod2               ; work         ;
;    |riscvsingle:icpu|                        ; 3170 (0)            ; 1562 (0)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu                                                                                                   ; riscvsingle                   ; work         ;
;       |Branch_Logic:u_branch|                ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|Branch_Logic:u_branch                                                                             ; Branch_Logic                  ; work         ;
;       |D_E_DFF:ALUControlD_E|                ; 20 (20)             ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|D_E_DFF:ALUControlD_E                                                                             ; D_E_DFF                       ; work         ;
;       |D_E_DFF:ALUSrcAD_E|                   ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|D_E_DFF:ALUSrcAD_E                                                                                ; D_E_DFF                       ; work         ;
;       |D_E_DFF:ALUSrcBD_E|                   ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|D_E_DFF:ALUSrcBD_E                                                                                ; D_E_DFF                       ; work         ;
;       |D_E_DFF:BranchD_E|                    ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|D_E_DFF:BranchD_E                                                                                 ; D_E_DFF                       ; work         ;
;       |D_E_DFF:JumpD_E|                      ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|D_E_DFF:JumpD_E                                                                                   ; D_E_DFF                       ; work         ;
;       |D_E_DFF:MemWriteD_E|                  ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|D_E_DFF:MemWriteD_E                                                                               ; D_E_DFF                       ; work         ;
;       |controller:u_controller|              ; 27 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|controller:u_controller                                                                           ; controller                    ; work         ;
;          |aludec:adec|                       ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|controller:u_controller|aludec:adec                                                               ; aludec                        ; work         ;
;          |maindec:mdec|                      ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|controller:u_controller|maindec:mdec                                                              ; maindec                       ; work         ;
;       |datapath:i_datapath|                  ; 3047 (0)            ; 1515 (0)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath                                                                               ; datapath                      ; work         ;
;          |D_E_DFF:ImmExtD_E|                 ; 68 (68)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E                                                             ; D_E_DFF                       ; work         ;
;          |D_E_DFF:InstrD_E|                  ; 14 (14)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|D_E_DFF:InstrD_E                                                              ; D_E_DFF                       ; work         ;
;          |D_E_DFF:PCD_E|                     ; 63 (63)             ; 31 (31)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|D_E_DFF:PCD_E                                                                 ; D_E_DFF                       ; work         ;
;          |D_E_DFF:RdD_E|                     ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|D_E_DFF:RdD_E                                                                 ; D_E_DFF                       ; work         ;
;          |D_E_DFF:RegWriteD_E|               ; 4 (4)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|D_E_DFF:RegWriteD_E                                                           ; D_E_DFF                       ; work         ;
;          |D_E_DFF:ResultSrcD_E|              ; 5 (5)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ResultSrcD_E                                                          ; D_E_DFF                       ; work         ;
;          |D_E_DFF:bef_SrcAD_E|               ; 711 (711)           ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E                                                           ; D_E_DFF                       ; work         ;
;          |D_E_DFF:bef_SrcBD_E|               ; 711 (711)           ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E                                                           ; D_E_DFF                       ; work         ;
;          |E_M_DFF:ALUResultE_M|              ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M                                                          ; E_M_DFF                       ; work         ;
;          |E_M_DFF:InstrE_M|                  ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|E_M_DFF:InstrE_M                                                              ; E_M_DFF                       ; work         ;
;          |E_M_DFF:PCE_M|                     ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|E_M_DFF:PCE_M                                                                 ; E_M_DFF                       ; work         ;
;          |E_M_DFF:RdE_M|                     ; 0 (0)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|E_M_DFF:RdE_M                                                                 ; E_M_DFF                       ; work         ;
;          |E_M_DFF:RegWriteE_M|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|E_M_DFF:RegWriteE_M                                                           ; E_M_DFF                       ; work         ;
;          |E_M_DFF:ResultSrcE_M|              ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ResultSrcE_M                                                          ; E_M_DFF                       ; work         ;
;          |E_M_DFF:WriteDataE_M|              ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|E_M_DFF:WriteDataE_M                                                          ; E_M_DFF                       ; work         ;
;          |F_D_DFF:PCF_D|                     ; 97 (97)             ; 73 (73)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D                                                                 ; F_D_DFF                       ; work         ;
;          |M_W_DFF:ALUResultM_W|              ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|M_W_DFF:ALUResultM_W                                                          ; M_W_DFF                       ; work         ;
;          |M_W_DFF:InstrM_W|                  ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|M_W_DFF:InstrM_W                                                              ; M_W_DFF                       ; work         ;
;          |M_W_DFF:PC_plus4M_W|               ; 0 (0)               ; 29 (29)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|M_W_DFF:PC_plus4M_W                                                           ; M_W_DFF                       ; work         ;
;          |M_W_DFF:RdM_W|                     ; 0 (0)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|M_W_DFF:RdM_W                                                                 ; M_W_DFF                       ; work         ;
;          |M_W_DFF:RegWriteM_W|               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|M_W_DFF:RegWriteM_W                                                           ; M_W_DFF                       ; work         ;
;          |M_W_DFF:ResultSrcM_W|              ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|M_W_DFF:ResultSrcM_W                                                          ; M_W_DFF                       ; work         ;
;          |adder:u_pc_plus4M|                 ; 38 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_plus4M                                                             ; adder                         ; work         ;
;             |cla_8bit:CLA_8bit_01|           ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_plus4M|cla_8bit:CLA_8bit_01                                        ; cla_8bit                      ; work         ;
;                |cla_unit_8bit:u_cla_unit|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_plus4M|cla_8bit:CLA_8bit_01|cla_unit_8bit:u_cla_unit               ; cla_unit_8bit                 ; work         ;
;                |full_adder:fa3|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_plus4M|cla_8bit:CLA_8bit_01|full_adder:fa3                         ; full_adder                    ; work         ;
;                |full_adder:fa4|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_plus4M|cla_8bit:CLA_8bit_01|full_adder:fa4                         ; full_adder                    ; work         ;
;                |full_adder:fa5|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_plus4M|cla_8bit:CLA_8bit_01|full_adder:fa5                         ; full_adder                    ; work         ;
;                |full_adder:fa6|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_plus4M|cla_8bit:CLA_8bit_01|full_adder:fa6                         ; full_adder                    ; work         ;
;                |full_adder:fa7|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_plus4M|cla_8bit:CLA_8bit_01|full_adder:fa7                         ; full_adder                    ; work         ;
;             |cla_8bit:CLA_8bit_02|           ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_plus4M|cla_8bit:CLA_8bit_02                                        ; cla_8bit                      ; work         ;
;                |cla_unit_8bit:u_cla_unit|    ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_plus4M|cla_8bit:CLA_8bit_02|cla_unit_8bit:u_cla_unit               ; cla_unit_8bit                 ; work         ;
;                |full_adder:fa0|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_plus4M|cla_8bit:CLA_8bit_02|full_adder:fa0                         ; full_adder                    ; work         ;
;                |full_adder:fa1|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_plus4M|cla_8bit:CLA_8bit_02|full_adder:fa1                         ; full_adder                    ; work         ;
;                |full_adder:fa2|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_plus4M|cla_8bit:CLA_8bit_02|full_adder:fa2                         ; full_adder                    ; work         ;
;                |full_adder:fa3|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_plus4M|cla_8bit:CLA_8bit_02|full_adder:fa3                         ; full_adder                    ; work         ;
;                |full_adder:fa4|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_plus4M|cla_8bit:CLA_8bit_02|full_adder:fa4                         ; full_adder                    ; work         ;
;                |full_adder:fa5|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_plus4M|cla_8bit:CLA_8bit_02|full_adder:fa5                         ; full_adder                    ; work         ;
;                |full_adder:fa6|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_plus4M|cla_8bit:CLA_8bit_02|full_adder:fa6                         ; full_adder                    ; work         ;
;                |full_adder:fa7|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_plus4M|cla_8bit:CLA_8bit_02|full_adder:fa7                         ; full_adder                    ; work         ;
;             |cla_8bit:CLA_8bit_03|           ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_plus4M|cla_8bit:CLA_8bit_03                                        ; cla_8bit                      ; work         ;
;                |cla_unit_8bit:u_cla_unit|    ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_plus4M|cla_8bit:CLA_8bit_03|cla_unit_8bit:u_cla_unit               ; cla_unit_8bit                 ; work         ;
;                |full_adder:fa0|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_plus4M|cla_8bit:CLA_8bit_03|full_adder:fa0                         ; full_adder                    ; work         ;
;                |full_adder:fa1|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_plus4M|cla_8bit:CLA_8bit_03|full_adder:fa1                         ; full_adder                    ; work         ;
;                |full_adder:fa2|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_plus4M|cla_8bit:CLA_8bit_03|full_adder:fa2                         ; full_adder                    ; work         ;
;                |full_adder:fa3|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_plus4M|cla_8bit:CLA_8bit_03|full_adder:fa3                         ; full_adder                    ; work         ;
;                |full_adder:fa4|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_plus4M|cla_8bit:CLA_8bit_03|full_adder:fa4                         ; full_adder                    ; work         ;
;                |full_adder:fa5|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_plus4M|cla_8bit:CLA_8bit_03|full_adder:fa5                         ; full_adder                    ; work         ;
;                |full_adder:fa6|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_plus4M|cla_8bit:CLA_8bit_03|full_adder:fa6                         ; full_adder                    ; work         ;
;                |full_adder:fa7|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_plus4M|cla_8bit:CLA_8bit_03|full_adder:fa7                         ; full_adder                    ; work         ;
;             |cla_8bit:CLA_8bit_04|           ; 10 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_plus4M|cla_8bit:CLA_8bit_04                                        ; cla_8bit                      ; work         ;
;                |cla_unit_8bit:u_cla_unit|    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_plus4M|cla_8bit:CLA_8bit_04|cla_unit_8bit:u_cla_unit               ; cla_unit_8bit                 ; work         ;
;                |full_adder:fa0|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_plus4M|cla_8bit:CLA_8bit_04|full_adder:fa0                         ; full_adder                    ; work         ;
;                |full_adder:fa1|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_plus4M|cla_8bit:CLA_8bit_04|full_adder:fa1                         ; full_adder                    ; work         ;
;                |full_adder:fa2|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_plus4M|cla_8bit:CLA_8bit_04|full_adder:fa2                         ; full_adder                    ; work         ;
;                |full_adder:fa3|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_plus4M|cla_8bit:CLA_8bit_04|full_adder:fa3                         ; full_adder                    ; work         ;
;                |full_adder:fa4|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_plus4M|cla_8bit:CLA_8bit_04|full_adder:fa4                         ; full_adder                    ; work         ;
;                |full_adder:fa5|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_plus4M|cla_8bit:CLA_8bit_04|full_adder:fa5                         ; full_adder                    ; work         ;
;                |full_adder:fa6|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_plus4M|cla_8bit:CLA_8bit_04|full_adder:fa6                         ; full_adder                    ; work         ;
;                |full_adder:fa7|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_plus4M|cla_8bit:CLA_8bit_04|full_adder:fa7                         ; full_adder                    ; work         ;
;          |adder:u_pc_plus4|                  ; 27 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_plus4                                                              ; adder                         ; work         ;
;             |cla_8bit:CLA_8bit_01|           ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_plus4|cla_8bit:CLA_8bit_01                                         ; cla_8bit                      ; work         ;
;                |cla_unit_8bit:u_cla_unit|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_plus4|cla_8bit:CLA_8bit_01|cla_unit_8bit:u_cla_unit                ; cla_unit_8bit                 ; work         ;
;                |full_adder:fa4|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_plus4|cla_8bit:CLA_8bit_01|full_adder:fa4                          ; full_adder                    ; work         ;
;                |full_adder:fa5|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_plus4|cla_8bit:CLA_8bit_01|full_adder:fa5                          ; full_adder                    ; work         ;
;                |full_adder:fa7|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_plus4|cla_8bit:CLA_8bit_01|full_adder:fa7                          ; full_adder                    ; work         ;
;             |cla_8bit:CLA_8bit_02|           ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_plus4|cla_8bit:CLA_8bit_02                                         ; cla_8bit                      ; work         ;
;                |cla_unit_8bit:u_cla_unit|    ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_plus4|cla_8bit:CLA_8bit_02|cla_unit_8bit:u_cla_unit                ; cla_unit_8bit                 ; work         ;
;                |full_adder:fa0|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_plus4|cla_8bit:CLA_8bit_02|full_adder:fa0                          ; full_adder                    ; work         ;
;                |full_adder:fa2|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_plus4|cla_8bit:CLA_8bit_02|full_adder:fa2                          ; full_adder                    ; work         ;
;                |full_adder:fa3|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_plus4|cla_8bit:CLA_8bit_02|full_adder:fa3                          ; full_adder                    ; work         ;
;                |full_adder:fa5|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_plus4|cla_8bit:CLA_8bit_02|full_adder:fa5                          ; full_adder                    ; work         ;
;                |full_adder:fa6|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_plus4|cla_8bit:CLA_8bit_02|full_adder:fa6                          ; full_adder                    ; work         ;
;             |cla_8bit:CLA_8bit_03|           ; 8 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_plus4|cla_8bit:CLA_8bit_03                                         ; cla_8bit                      ; work         ;
;                |cla_unit_8bit:u_cla_unit|    ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_plus4|cla_8bit:CLA_8bit_03|cla_unit_8bit:u_cla_unit                ; cla_unit_8bit                 ; work         ;
;                |full_adder:fa0|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_plus4|cla_8bit:CLA_8bit_03|full_adder:fa0                          ; full_adder                    ; work         ;
;                |full_adder:fa1|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_plus4|cla_8bit:CLA_8bit_03|full_adder:fa1                          ; full_adder                    ; work         ;
;                |full_adder:fa3|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_plus4|cla_8bit:CLA_8bit_03|full_adder:fa3                          ; full_adder                    ; work         ;
;                |full_adder:fa6|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_plus4|cla_8bit:CLA_8bit_03|full_adder:fa6                          ; full_adder                    ; work         ;
;                |full_adder:fa7|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_plus4|cla_8bit:CLA_8bit_03|full_adder:fa7                          ; full_adder                    ; work         ;
;             |cla_8bit:CLA_8bit_04|           ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_plus4|cla_8bit:CLA_8bit_04                                         ; cla_8bit                      ; work         ;
;                |cla_unit_8bit:u_cla_unit|    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_plus4|cla_8bit:CLA_8bit_04|cla_unit_8bit:u_cla_unit                ; cla_unit_8bit                 ; work         ;
;                |full_adder:fa1|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_plus4|cla_8bit:CLA_8bit_04|full_adder:fa1                          ; full_adder                    ; work         ;
;                |full_adder:fa2|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_plus4|cla_8bit:CLA_8bit_04|full_adder:fa2                          ; full_adder                    ; work         ;
;                |full_adder:fa4|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_plus4|cla_8bit:CLA_8bit_04|full_adder:fa4                          ; full_adder                    ; work         ;
;                |full_adder:fa5|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_plus4|cla_8bit:CLA_8bit_04|full_adder:fa5                          ; full_adder                    ; work         ;
;                |full_adder:fa7|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_plus4|cla_8bit:CLA_8bit_04|full_adder:fa7                          ; full_adder                    ; work         ;
;          |adder:u_pc_target|                 ; 74 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_target                                                             ; adder                         ; work         ;
;             |cla_8bit:CLA_8bit_01|           ; 17 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_target|cla_8bit:CLA_8bit_01                                        ; cla_8bit                      ; work         ;
;                |cla_unit_8bit:u_cla_unit|    ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_target|cla_8bit:CLA_8bit_01|cla_unit_8bit:u_cla_unit               ; cla_unit_8bit                 ; work         ;
;                |full_adder:fa1|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_target|cla_8bit:CLA_8bit_01|full_adder:fa1                         ; full_adder                    ; work         ;
;                |full_adder:fa2|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_target|cla_8bit:CLA_8bit_01|full_adder:fa2                         ; full_adder                    ; work         ;
;                |full_adder:fa3|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_target|cla_8bit:CLA_8bit_01|full_adder:fa3                         ; full_adder                    ; work         ;
;                |full_adder:fa4|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_target|cla_8bit:CLA_8bit_01|full_adder:fa4                         ; full_adder                    ; work         ;
;                |full_adder:fa5|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_target|cla_8bit:CLA_8bit_01|full_adder:fa5                         ; full_adder                    ; work         ;
;                |full_adder:fa6|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_target|cla_8bit:CLA_8bit_01|full_adder:fa6                         ; full_adder                    ; work         ;
;                |full_adder:fa7|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_target|cla_8bit:CLA_8bit_01|full_adder:fa7                         ; full_adder                    ; work         ;
;             |cla_8bit:CLA_8bit_02|           ; 20 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_target|cla_8bit:CLA_8bit_02                                        ; cla_8bit                      ; work         ;
;                |cla_unit_8bit:u_cla_unit|    ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_target|cla_8bit:CLA_8bit_02|cla_unit_8bit:u_cla_unit               ; cla_unit_8bit                 ; work         ;
;                |full_adder:fa0|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_target|cla_8bit:CLA_8bit_02|full_adder:fa0                         ; full_adder                    ; work         ;
;                |full_adder:fa1|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_target|cla_8bit:CLA_8bit_02|full_adder:fa1                         ; full_adder                    ; work         ;
;                |full_adder:fa2|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_target|cla_8bit:CLA_8bit_02|full_adder:fa2                         ; full_adder                    ; work         ;
;                |full_adder:fa3|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_target|cla_8bit:CLA_8bit_02|full_adder:fa3                         ; full_adder                    ; work         ;
;                |full_adder:fa4|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_target|cla_8bit:CLA_8bit_02|full_adder:fa4                         ; full_adder                    ; work         ;
;                |full_adder:fa5|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_target|cla_8bit:CLA_8bit_02|full_adder:fa5                         ; full_adder                    ; work         ;
;                |full_adder:fa6|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_target|cla_8bit:CLA_8bit_02|full_adder:fa6                         ; full_adder                    ; work         ;
;                |full_adder:fa7|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_target|cla_8bit:CLA_8bit_02|full_adder:fa7                         ; full_adder                    ; work         ;
;             |cla_8bit:CLA_8bit_03|           ; 20 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_target|cla_8bit:CLA_8bit_03                                        ; cla_8bit                      ; work         ;
;                |cla_unit_8bit:u_cla_unit|    ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_target|cla_8bit:CLA_8bit_03|cla_unit_8bit:u_cla_unit               ; cla_unit_8bit                 ; work         ;
;                |full_adder:fa0|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_target|cla_8bit:CLA_8bit_03|full_adder:fa0                         ; full_adder                    ; work         ;
;                |full_adder:fa1|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_target|cla_8bit:CLA_8bit_03|full_adder:fa1                         ; full_adder                    ; work         ;
;                |full_adder:fa2|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_target|cla_8bit:CLA_8bit_03|full_adder:fa2                         ; full_adder                    ; work         ;
;                |full_adder:fa3|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_target|cla_8bit:CLA_8bit_03|full_adder:fa3                         ; full_adder                    ; work         ;
;                |full_adder:fa4|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_target|cla_8bit:CLA_8bit_03|full_adder:fa4                         ; full_adder                    ; work         ;
;                |full_adder:fa5|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_target|cla_8bit:CLA_8bit_03|full_adder:fa5                         ; full_adder                    ; work         ;
;                |full_adder:fa6|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_target|cla_8bit:CLA_8bit_03|full_adder:fa6                         ; full_adder                    ; work         ;
;                |full_adder:fa7|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_target|cla_8bit:CLA_8bit_03|full_adder:fa7                         ; full_adder                    ; work         ;
;             |cla_8bit:CLA_8bit_04|           ; 17 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_target|cla_8bit:CLA_8bit_04                                        ; cla_8bit                      ; work         ;
;                |cla_unit_8bit:u_cla_unit|    ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_target|cla_8bit:CLA_8bit_04|cla_unit_8bit:u_cla_unit               ; cla_unit_8bit                 ; work         ;
;                |full_adder:fa0|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_target|cla_8bit:CLA_8bit_04|full_adder:fa0                         ; full_adder                    ; work         ;
;                |full_adder:fa1|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_target|cla_8bit:CLA_8bit_04|full_adder:fa1                         ; full_adder                    ; work         ;
;                |full_adder:fa2|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_target|cla_8bit:CLA_8bit_04|full_adder:fa2                         ; full_adder                    ; work         ;
;                |full_adder:fa3|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_target|cla_8bit:CLA_8bit_04|full_adder:fa3                         ; full_adder                    ; work         ;
;                |full_adder:fa4|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_target|cla_8bit:CLA_8bit_04|full_adder:fa4                         ; full_adder                    ; work         ;
;                |full_adder:fa5|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_target|cla_8bit:CLA_8bit_04|full_adder:fa5                         ; full_adder                    ; work         ;
;                |full_adder:fa6|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_target|cla_8bit:CLA_8bit_04|full_adder:fa6                         ; full_adder                    ; work         ;
;                |full_adder:fa7|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|adder:u_pc_target|cla_8bit:CLA_8bit_04|full_adder:fa7                         ; full_adder                    ; work         ;
;          |alu:u_ALU|                         ; 657 (595)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|alu:u_ALU                                                                     ; alu                           ; work         ;
;             |adder:u_add_32bit_add|          ; 62 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|adder:u_add_32bit_add                                               ; adder                         ; work         ;
;                |cla_8bit:CLA_8bit_01|        ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|adder:u_add_32bit_add|cla_8bit:CLA_8bit_01                          ; cla_8bit                      ; work         ;
;                   |cla_unit_8bit:u_cla_unit| ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|adder:u_add_32bit_add|cla_8bit:CLA_8bit_01|cla_unit_8bit:u_cla_unit ; cla_unit_8bit                 ; work         ;
;                   |full_adder:fa1|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|adder:u_add_32bit_add|cla_8bit:CLA_8bit_01|full_adder:fa1           ; full_adder                    ; work         ;
;                   |full_adder:fa2|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|adder:u_add_32bit_add|cla_8bit:CLA_8bit_01|full_adder:fa2           ; full_adder                    ; work         ;
;                   |full_adder:fa3|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|adder:u_add_32bit_add|cla_8bit:CLA_8bit_01|full_adder:fa3           ; full_adder                    ; work         ;
;                   |full_adder:fa4|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|adder:u_add_32bit_add|cla_8bit:CLA_8bit_01|full_adder:fa4           ; full_adder                    ; work         ;
;                   |full_adder:fa5|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|adder:u_add_32bit_add|cla_8bit:CLA_8bit_01|full_adder:fa5           ; full_adder                    ; work         ;
;                   |full_adder:fa6|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|adder:u_add_32bit_add|cla_8bit:CLA_8bit_01|full_adder:fa6           ; full_adder                    ; work         ;
;                   |full_adder:fa7|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|adder:u_add_32bit_add|cla_8bit:CLA_8bit_01|full_adder:fa7           ; full_adder                    ; work         ;
;                |cla_8bit:CLA_8bit_02|        ; 16 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|adder:u_add_32bit_add|cla_8bit:CLA_8bit_02                          ; cla_8bit                      ; work         ;
;                   |cla_unit_8bit:u_cla_unit| ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|adder:u_add_32bit_add|cla_8bit:CLA_8bit_02|cla_unit_8bit:u_cla_unit ; cla_unit_8bit                 ; work         ;
;                   |full_adder:fa0|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|adder:u_add_32bit_add|cla_8bit:CLA_8bit_02|full_adder:fa0           ; full_adder                    ; work         ;
;                   |full_adder:fa1|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|adder:u_add_32bit_add|cla_8bit:CLA_8bit_02|full_adder:fa1           ; full_adder                    ; work         ;
;                   |full_adder:fa2|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|adder:u_add_32bit_add|cla_8bit:CLA_8bit_02|full_adder:fa2           ; full_adder                    ; work         ;
;                   |full_adder:fa3|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|adder:u_add_32bit_add|cla_8bit:CLA_8bit_02|full_adder:fa3           ; full_adder                    ; work         ;
;                   |full_adder:fa4|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|adder:u_add_32bit_add|cla_8bit:CLA_8bit_02|full_adder:fa4           ; full_adder                    ; work         ;
;                   |full_adder:fa5|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|adder:u_add_32bit_add|cla_8bit:CLA_8bit_02|full_adder:fa5           ; full_adder                    ; work         ;
;                   |full_adder:fa6|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|adder:u_add_32bit_add|cla_8bit:CLA_8bit_02|full_adder:fa6           ; full_adder                    ; work         ;
;                   |full_adder:fa7|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|adder:u_add_32bit_add|cla_8bit:CLA_8bit_02|full_adder:fa7           ; full_adder                    ; work         ;
;                |cla_8bit:CLA_8bit_03|        ; 16 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|adder:u_add_32bit_add|cla_8bit:CLA_8bit_03                          ; cla_8bit                      ; work         ;
;                   |cla_unit_8bit:u_cla_unit| ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|adder:u_add_32bit_add|cla_8bit:CLA_8bit_03|cla_unit_8bit:u_cla_unit ; cla_unit_8bit                 ; work         ;
;                   |full_adder:fa0|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|adder:u_add_32bit_add|cla_8bit:CLA_8bit_03|full_adder:fa0           ; full_adder                    ; work         ;
;                   |full_adder:fa1|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|adder:u_add_32bit_add|cla_8bit:CLA_8bit_03|full_adder:fa1           ; full_adder                    ; work         ;
;                   |full_adder:fa2|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|adder:u_add_32bit_add|cla_8bit:CLA_8bit_03|full_adder:fa2           ; full_adder                    ; work         ;
;                   |full_adder:fa3|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|adder:u_add_32bit_add|cla_8bit:CLA_8bit_03|full_adder:fa3           ; full_adder                    ; work         ;
;                   |full_adder:fa4|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|adder:u_add_32bit_add|cla_8bit:CLA_8bit_03|full_adder:fa4           ; full_adder                    ; work         ;
;                   |full_adder:fa5|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|adder:u_add_32bit_add|cla_8bit:CLA_8bit_03|full_adder:fa5           ; full_adder                    ; work         ;
;                   |full_adder:fa6|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|adder:u_add_32bit_add|cla_8bit:CLA_8bit_03|full_adder:fa6           ; full_adder                    ; work         ;
;                   |full_adder:fa7|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|adder:u_add_32bit_add|cla_8bit:CLA_8bit_03|full_adder:fa7           ; full_adder                    ; work         ;
;                |cla_8bit:CLA_8bit_04|        ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|adder:u_add_32bit_add|cla_8bit:CLA_8bit_04                          ; cla_8bit                      ; work         ;
;                   |cla_unit_8bit:u_cla_unit| ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|adder:u_add_32bit_add|cla_8bit:CLA_8bit_04|cla_unit_8bit:u_cla_unit ; cla_unit_8bit                 ; work         ;
;                   |full_adder:fa0|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|adder:u_add_32bit_add|cla_8bit:CLA_8bit_04|full_adder:fa0           ; full_adder                    ; work         ;
;                   |full_adder:fa2|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|adder:u_add_32bit_add|cla_8bit:CLA_8bit_04|full_adder:fa2           ; full_adder                    ; work         ;
;                   |full_adder:fa3|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|adder:u_add_32bit_add|cla_8bit:CLA_8bit_04|full_adder:fa3           ; full_adder                    ; work         ;
;                   |full_adder:fa4|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|adder:u_add_32bit_add|cla_8bit:CLA_8bit_04|full_adder:fa4           ; full_adder                    ; work         ;
;                   |full_adder:fa5|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|adder:u_add_32bit_add|cla_8bit:CLA_8bit_04|full_adder:fa5           ; full_adder                    ; work         ;
;                   |full_adder:fa6|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|adder:u_add_32bit_add|cla_8bit:CLA_8bit_04|full_adder:fa6           ; full_adder                    ; work         ;
;                   |full_adder:fa7|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|adder:u_add_32bit_add|cla_8bit:CLA_8bit_04|full_adder:fa7           ; full_adder                    ; work         ;
;          |be_logic_load:u_be_load|           ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|be_logic_load:u_be_load                                                       ; be_logic_load                 ; work         ;
;          |be_logic_store:u_be_store|         ; 60 (60)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|be_logic_store:u_be_store                                                     ; be_logic_store                ; work         ;
;          |flopr:u_pc_register|               ; 64 (64)             ; 94 (94)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register                                                           ; flopr                         ; work         ;
;          |hazard_unit:u_hazardD_unit|        ; 20 (20)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|hazard_unit:u_hazardD_unit                                                    ; hazard_unit                   ; work         ;
;          |hazard_unit:u_hazardE_unit|        ; 15 (15)             ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|hazard_unit:u_hazardE_unit                                                    ; hazard_unit                   ; work         ;
;          |mux2:u_alu_mux2|                   ; 38 (38)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|mux2:u_alu_mux2                                                               ; mux2                          ; work         ;
;          |mux3:hzE_alu_mux2|                 ; 74 (74)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|mux3:hzE_alu_mux2                                                             ; mux3                          ; work         ;
;          |mux3:u_alu_mux3|                   ; 103 (103)           ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|mux3:u_alu_mux3                                                               ; mux3                          ; work         ;
;          |mux3:u_pc_next_mux3|               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|mux3:u_pc_next_mux3                                                           ; mux3                          ; work         ;
;          |mux3:u_result_mux3|                ; 138 (138)           ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|mux3:u_result_mux3                                                            ; mux3                          ; work         ;
;          |reg_file_async:rf|                 ; 38 (38)             ; 992 (992)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|reg_file_async:rf                                                             ; reg_file_async                ; work         ;
;          |stall:u_stall|                     ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|stall:u_stall                                                                 ; stall                         ; work         ;
;       |delay:InstrD_1d|                      ; 4 (4)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|delay:InstrD_1d                                                                                   ; delay                         ; work         ;
;       |delay:u_FlushD_1d|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|delay:u_FlushD_1d                                                                                 ; delay                         ; work         ;
;       |delay:u_stall_1d|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|delay:u_stall_1d                                                                                  ; delay                         ; work         ;
;       |flush:u_flush|                        ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|flush:u_flush                                                                                     ; flush                         ; work         ;
;       |sync_block:u_sync_block|              ; 37 (37)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|riscvsingle:icpu|sync_block:u_sync_block                                                                           ; sync_block                    ; work         ;
;    |tbman_wrap:u_tbman_wrap|                 ; 19 (0)              ; 16 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|tbman_wrap:u_tbman_wrap                                                                                            ; tbman_wrap                    ; work         ;
;       |tbman_apbs:u_tbman_apbs|              ; 19 (0)              ; 16 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|tbman_wrap:u_tbman_wrap|tbman_apbs:u_tbman_apbs                                                                    ; tbman_apbs                    ; work         ;
;          |tbman_regs:inst_tbman_regs|        ; 19 (19)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|tbman_wrap:u_tbman_wrap|tbman_apbs:u_tbman_apbs|tbman_regs:inst_tbman_regs                                         ; tbman_regs                    ; work         ;
;    |uart_wrap:u_uart_wrap|                   ; 77 (13)             ; 48 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|uart_wrap:u_uart_wrap                                                                                              ; uart_wrap                     ; work         ;
;       |uart:u_uart|                          ; 64 (1)              ; 48 (2)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|uart_wrap:u_uart_wrap|uart:u_uart                                                                                  ; uart                          ; work         ;
;          |uart_receiver:uareceive|           ; 27 (27)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|uart_wrap:u_uart_wrap|uart:u_uart|uart_receiver:uareceive                                                          ; uart_receiver                 ; work         ;
;          |uart_transmitter:uatransmit|       ; 36 (36)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SMU_RV32I_System|uart_wrap:u_uart_wrap|uart:u_uart|uart_transmitter:uatransmit                                                      ; uart_transmitter              ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+-------------------------------------------------------------------------+
; Name                                                                                              ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                                                     ;
+---------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+-------------------------------------------------------------------------+
; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 4096         ; 32           ; 4096         ; 32           ; 131072 ; db/SMU_RV32I_System.ram0_dualport_mem_synch_rw_dualclk_243bfe62.hdl.mif ;
+---------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+-------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |SMU_RV32I_System|GPIO:U_GPIO|pulse_gen:sw9|c_state                                                                                                                                                               ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |SMU_RV32I_System|GPIO:U_GPIO|pulse_gen:sw8|c_state                                                                                                                                                               ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |SMU_RV32I_System|GPIO:U_GPIO|pulse_gen:sw7|c_state                                                                                                                                                               ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |SMU_RV32I_System|GPIO:U_GPIO|pulse_gen:sw6|c_state                                                                                                                                                               ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |SMU_RV32I_System|GPIO:U_GPIO|pulse_gen:sw5|c_state                                                                                                                                                               ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |SMU_RV32I_System|GPIO:U_GPIO|pulse_gen:sw4|c_state                                                                                                                                                               ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |SMU_RV32I_System|GPIO:U_GPIO|pulse_gen:sw3|c_state                                                                                                                                                               ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |SMU_RV32I_System|GPIO:U_GPIO|pulse_gen:sw2|c_state                                                                                                                                                               ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |SMU_RV32I_System|GPIO:U_GPIO|pulse_gen:sw1|c_state                                                                                                                                                               ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |SMU_RV32I_System|GPIO:U_GPIO|pulse_gen:sw0|c_state                                                                                                                                                               ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |SMU_RV32I_System|GPIO:U_GPIO|pulse_gen:button2|c_state                                                                                                                                                           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |SMU_RV32I_System|GPIO:U_GPIO|pulse_gen:button1|c_state                                                                                                                                                           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                          ;
+--------------------------------------------------------------------+----------------------------------------------------------------+------------------------+
; Latch Name                                                         ; Latch Enable Signal                                            ; Free of Timing Hazards ;
+--------------------------------------------------------------------+----------------------------------------------------------------+------------------------+
; riscvsingle:icpu|controller:u_controller|aludec:adec|ALUControl[3] ; VCC                                                            ; yes                    ;
; riscvsingle:icpu|controller:u_controller|aludec:adec|ALUControl[1] ; VCC                                                            ; yes                    ;
; riscvsingle:icpu|controller:u_controller|aludec:adec|ALUControl[0] ; riscvsingle:icpu|controller:u_controller|maindec:mdec|ALUop[1] ; no                     ;
; riscvsingle:icpu|controller:u_controller|aludec:adec|ALUControl[2] ; VCC                                                            ; yes                    ;
; Number of user-specified and inferred latches = 4                  ;                                                                ;                        ;
+--------------------------------------------------------------------+----------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                              ;
+------------------------------------------------+--------------------------------------------------------------------------------+
; Register name                                  ; Reason for Removal                                                             ;
+------------------------------------------------+--------------------------------------------------------------------------------+
; TimerCounter:iTimer|StatusR[1..31]             ; Stuck at GND due to stuck port data_in                                         ;
; data_mux:u_data_mux|read_data_uart_1d[8..31]   ; Stuck at GND due to stuck port data_in                                         ;
; data_mux:u_data_mux|read_data_tbman_1d[16..31] ; Stuck at GND due to stuck port data_in                                         ;
; GPIO:U_GPIO|BUTTON_StatusR[3..6,8..20,22..31]  ; Merged with GPIO:U_GPIO|BUTTON_StatusR[0]                                      ;
; GPIO:U_GPIO|BUTTON_StatusR[7]                  ; Merged with GPIO:U_GPIO|BUTTON_StatusR[21]                                     ;
; GPIO:U_GPIO|SW_StatusR[10..19,21..30]          ; Merged with GPIO:U_GPIO|SW_StatusR[31]                                         ;
; E_M_DFF:RegWriteE_M|dout[0]                    ; Merged with riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[0]  ;
; E_M_DFF:RegWriteE_M|dout[31]                   ; Merged with riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[31] ;
; E_M_DFF:RegWriteE_M|dout[30]                   ; Merged with riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[30] ;
; E_M_DFF:RegWriteE_M|dout[29]                   ; Merged with riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[29] ;
; E_M_DFF:RegWriteE_M|dout[28]                   ; Merged with riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[28] ;
; E_M_DFF:RegWriteE_M|dout[27]                   ; Merged with riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[27] ;
; E_M_DFF:RegWriteE_M|dout[26]                   ; Merged with riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[26] ;
; E_M_DFF:RegWriteE_M|dout[25]                   ; Merged with riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[25] ;
; E_M_DFF:RegWriteE_M|dout[24]                   ; Merged with riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[24] ;
; E_M_DFF:RegWriteE_M|dout[23]                   ; Merged with riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[23] ;
; E_M_DFF:RegWriteE_M|dout[22]                   ; Merged with riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[22] ;
; E_M_DFF:RegWriteE_M|dout[21]                   ; Merged with riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[21] ;
; E_M_DFF:RegWriteE_M|dout[20]                   ; Merged with riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[20] ;
; E_M_DFF:RegWriteE_M|dout[19]                   ; Merged with riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[19] ;
; E_M_DFF:RegWriteE_M|dout[18]                   ; Merged with riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[18] ;
; E_M_DFF:RegWriteE_M|dout[17]                   ; Merged with riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[17] ;
; E_M_DFF:RegWriteE_M|dout[16]                   ; Merged with riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[16] ;
; E_M_DFF:RegWriteE_M|dout[15]                   ; Merged with riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[15] ;
; E_M_DFF:RegWriteE_M|dout[14]                   ; Merged with riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[14] ;
; E_M_DFF:RegWriteE_M|dout[13]                   ; Merged with riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[13] ;
; E_M_DFF:RegWriteE_M|dout[12]                   ; Merged with riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[12] ;
; E_M_DFF:RegWriteE_M|dout[11]                   ; Merged with riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[11] ;
; E_M_DFF:RegWriteE_M|dout[10]                   ; Merged with riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[10] ;
; E_M_DFF:RegWriteE_M|dout[9]                    ; Merged with riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[9]  ;
; E_M_DFF:RegWriteE_M|dout[8]                    ; Merged with riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[8]  ;
; E_M_DFF:RegWriteE_M|dout[7]                    ; Merged with riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[7]  ;
; E_M_DFF:RegWriteE_M|dout[6]                    ; Merged with riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[6]  ;
; E_M_DFF:RegWriteE_M|dout[5]                    ; Merged with riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[5]  ;
; E_M_DFF:RegWriteE_M|dout[4]                    ; Merged with riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[4]  ;
; E_M_DFF:RegWriteE_M|dout[3]                    ; Merged with riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[3]  ;
; E_M_DFF:RegWriteE_M|dout[2]                    ; Merged with riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[2]  ;
; E_M_DFF:RegWriteE_M|dout[1]                    ; Merged with riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M|dout[1]  ;
; riscvsingle:icpu|D_E_DFF:InstrD_E|dout[14]     ; Merged with riscvsingle:icpu|datapath:i_datapath|D_E_DFF:InstrD_E|dout[14]     ;
; riscvsingle:icpu|D_E_DFF:InstrD_E|dout[13]     ; Merged with riscvsingle:icpu|datapath:i_datapath|D_E_DFF:InstrD_E|dout[13]     ;
; riscvsingle:icpu|D_E_DFF:InstrD_E|dout[12]     ; Merged with riscvsingle:icpu|datapath:i_datapath|D_E_DFF:InstrD_E|dout[12]     ;
; GPIO:U_GPIO|BUTTON_StatusR[21]                 ; Merged with GPIO:U_GPIO|BUTTON_StatusR[0]                                      ;
; GPIO:U_GPIO|SW_StatusR[20]                     ; Merged with GPIO:U_GPIO|SW_StatusR[31]                                         ;
; data_mux:u_data_mux|read_data_gpio_1d[11..31]  ; Merged with data_mux:u_data_mux|read_data_gpio_1d[10]                          ;
; GPIO:U_GPIO|BUTTON_StatusR[0]                  ; Stuck at GND due to stuck port data_in                                         ;
; GPIO:U_GPIO|SW_StatusR[31]                     ; Stuck at GND due to stuck port data_in                                         ;
; riscvsingle:icpu|D_E_DFF:ALUControlD_E|dout[4] ; Stuck at GND due to stuck port data_in                                         ;
; data_mux:u_data_mux|read_data_gpio_1d[10]      ; Stuck at GND due to stuck port data_in                                         ;
; GPIO:U_GPIO|pulse_gen:sw9|c_state~2            ; Lost fanout                                                                    ;
; GPIO:U_GPIO|pulse_gen:sw9|c_state~3            ; Lost fanout                                                                    ;
; GPIO:U_GPIO|pulse_gen:sw9|c_state~4            ; Lost fanout                                                                    ;
; GPIO:U_GPIO|pulse_gen:sw9|c_state~5            ; Lost fanout                                                                    ;
; GPIO:U_GPIO|pulse_gen:sw8|c_state~2            ; Lost fanout                                                                    ;
; GPIO:U_GPIO|pulse_gen:sw8|c_state~3            ; Lost fanout                                                                    ;
; GPIO:U_GPIO|pulse_gen:sw8|c_state~4            ; Lost fanout                                                                    ;
; GPIO:U_GPIO|pulse_gen:sw8|c_state~5            ; Lost fanout                                                                    ;
; GPIO:U_GPIO|pulse_gen:sw7|c_state~2            ; Lost fanout                                                                    ;
; GPIO:U_GPIO|pulse_gen:sw7|c_state~3            ; Lost fanout                                                                    ;
; GPIO:U_GPIO|pulse_gen:sw7|c_state~4            ; Lost fanout                                                                    ;
; GPIO:U_GPIO|pulse_gen:sw7|c_state~5            ; Lost fanout                                                                    ;
; GPIO:U_GPIO|pulse_gen:sw6|c_state~2            ; Lost fanout                                                                    ;
; GPIO:U_GPIO|pulse_gen:sw6|c_state~3            ; Lost fanout                                                                    ;
; GPIO:U_GPIO|pulse_gen:sw6|c_state~4            ; Lost fanout                                                                    ;
; GPIO:U_GPIO|pulse_gen:sw6|c_state~5            ; Lost fanout                                                                    ;
; GPIO:U_GPIO|pulse_gen:sw5|c_state~2            ; Lost fanout                                                                    ;
; GPIO:U_GPIO|pulse_gen:sw5|c_state~3            ; Lost fanout                                                                    ;
; GPIO:U_GPIO|pulse_gen:sw5|c_state~4            ; Lost fanout                                                                    ;
; GPIO:U_GPIO|pulse_gen:sw5|c_state~5            ; Lost fanout                                                                    ;
; GPIO:U_GPIO|pulse_gen:sw4|c_state~2            ; Lost fanout                                                                    ;
; GPIO:U_GPIO|pulse_gen:sw4|c_state~3            ; Lost fanout                                                                    ;
; GPIO:U_GPIO|pulse_gen:sw4|c_state~4            ; Lost fanout                                                                    ;
; GPIO:U_GPIO|pulse_gen:sw4|c_state~5            ; Lost fanout                                                                    ;
; GPIO:U_GPIO|pulse_gen:sw3|c_state~2            ; Lost fanout                                                                    ;
; GPIO:U_GPIO|pulse_gen:sw3|c_state~3            ; Lost fanout                                                                    ;
; GPIO:U_GPIO|pulse_gen:sw3|c_state~4            ; Lost fanout                                                                    ;
; GPIO:U_GPIO|pulse_gen:sw3|c_state~5            ; Lost fanout                                                                    ;
; GPIO:U_GPIO|pulse_gen:sw2|c_state~2            ; Lost fanout                                                                    ;
; GPIO:U_GPIO|pulse_gen:sw2|c_state~3            ; Lost fanout                                                                    ;
; GPIO:U_GPIO|pulse_gen:sw2|c_state~4            ; Lost fanout                                                                    ;
; GPIO:U_GPIO|pulse_gen:sw2|c_state~5            ; Lost fanout                                                                    ;
; GPIO:U_GPIO|pulse_gen:sw1|c_state~2            ; Lost fanout                                                                    ;
; GPIO:U_GPIO|pulse_gen:sw1|c_state~3            ; Lost fanout                                                                    ;
; GPIO:U_GPIO|pulse_gen:sw1|c_state~4            ; Lost fanout                                                                    ;
; GPIO:U_GPIO|pulse_gen:sw1|c_state~5            ; Lost fanout                                                                    ;
; GPIO:U_GPIO|pulse_gen:sw0|c_state~2            ; Lost fanout                                                                    ;
; GPIO:U_GPIO|pulse_gen:sw0|c_state~3            ; Lost fanout                                                                    ;
; GPIO:U_GPIO|pulse_gen:sw0|c_state~4            ; Lost fanout                                                                    ;
; GPIO:U_GPIO|pulse_gen:sw0|c_state~5            ; Lost fanout                                                                    ;
; GPIO:U_GPIO|pulse_gen:button2|c_state~2        ; Lost fanout                                                                    ;
; GPIO:U_GPIO|pulse_gen:button2|c_state~3        ; Lost fanout                                                                    ;
; GPIO:U_GPIO|pulse_gen:button2|c_state~4        ; Lost fanout                                                                    ;
; GPIO:U_GPIO|pulse_gen:button2|c_state~5        ; Lost fanout                                                                    ;
; GPIO:U_GPIO|pulse_gen:button1|c_state~2        ; Lost fanout                                                                    ;
; GPIO:U_GPIO|pulse_gen:button1|c_state~3        ; Lost fanout                                                                    ;
; GPIO:U_GPIO|pulse_gen:button1|c_state~4        ; Lost fanout                                                                    ;
; GPIO:U_GPIO|pulse_gen:button1|c_state~5        ; Lost fanout                                                                    ;
; GPIO:U_GPIO|pulse_gen:sw9|c_state.S15          ; Lost fanout                                                                    ;
; GPIO:U_GPIO|pulse_gen:sw8|c_state.S15          ; Lost fanout                                                                    ;
; GPIO:U_GPIO|pulse_gen:sw7|c_state.S15          ; Lost fanout                                                                    ;
; GPIO:U_GPIO|pulse_gen:sw6|c_state.S15          ; Lost fanout                                                                    ;
; GPIO:U_GPIO|pulse_gen:sw5|c_state.S15          ; Lost fanout                                                                    ;
; GPIO:U_GPIO|pulse_gen:sw4|c_state.S15          ; Lost fanout                                                                    ;
; GPIO:U_GPIO|pulse_gen:sw3|c_state.S15          ; Lost fanout                                                                    ;
; GPIO:U_GPIO|pulse_gen:sw2|c_state.S15          ; Lost fanout                                                                    ;
; GPIO:U_GPIO|pulse_gen:sw1|c_state.S15          ; Lost fanout                                                                    ;
; GPIO:U_GPIO|pulse_gen:sw0|c_state.S15          ; Lost fanout                                                                    ;
; GPIO:U_GPIO|pulse_gen:button2|c_state.S15      ; Lost fanout                                                                    ;
; GPIO:U_GPIO|pulse_gen:button1|c_state.S15      ; Lost fanout                                                                    ;
; Total Number of Removed Registers = 241        ;                                                                                ;
+------------------------------------------------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                     ;
+-----------------------------------------+---------------------------+-------------------------------------------+
; Register name                           ; Reason for Removal        ; Registers Removed due to This Register    ;
+-----------------------------------------+---------------------------+-------------------------------------------+
; GPIO:U_GPIO|BUTTON_StatusR[0]           ; Stuck at GND              ; data_mux:u_data_mux|read_data_gpio_1d[10] ;
;                                         ; due to stuck port data_in ;                                           ;
; GPIO:U_GPIO|pulse_gen:sw9|c_state~2     ; Lost Fanouts              ; GPIO:U_GPIO|pulse_gen:sw9|c_state.S15     ;
; GPIO:U_GPIO|pulse_gen:sw8|c_state~2     ; Lost Fanouts              ; GPIO:U_GPIO|pulse_gen:sw8|c_state.S15     ;
; GPIO:U_GPIO|pulse_gen:sw7|c_state~2     ; Lost Fanouts              ; GPIO:U_GPIO|pulse_gen:sw7|c_state.S15     ;
; GPIO:U_GPIO|pulse_gen:sw6|c_state~2     ; Lost Fanouts              ; GPIO:U_GPIO|pulse_gen:sw6|c_state.S15     ;
; GPIO:U_GPIO|pulse_gen:sw5|c_state~2     ; Lost Fanouts              ; GPIO:U_GPIO|pulse_gen:sw5|c_state.S15     ;
; GPIO:U_GPIO|pulse_gen:sw4|c_state~2     ; Lost Fanouts              ; GPIO:U_GPIO|pulse_gen:sw4|c_state.S15     ;
; GPIO:U_GPIO|pulse_gen:sw3|c_state~2     ; Lost Fanouts              ; GPIO:U_GPIO|pulse_gen:sw3|c_state.S15     ;
; GPIO:U_GPIO|pulse_gen:sw2|c_state~2     ; Lost Fanouts              ; GPIO:U_GPIO|pulse_gen:sw2|c_state.S15     ;
; GPIO:U_GPIO|pulse_gen:sw1|c_state~2     ; Lost Fanouts              ; GPIO:U_GPIO|pulse_gen:sw1|c_state.S15     ;
; GPIO:U_GPIO|pulse_gen:sw0|c_state~2     ; Lost Fanouts              ; GPIO:U_GPIO|pulse_gen:sw0|c_state.S15     ;
; GPIO:U_GPIO|pulse_gen:button2|c_state~2 ; Lost Fanouts              ; GPIO:U_GPIO|pulse_gen:button2|c_state.S15 ;
; GPIO:U_GPIO|pulse_gen:button1|c_state~2 ; Lost Fanouts              ; GPIO:U_GPIO|pulse_gen:button1|c_state.S15 ;
+-----------------------------------------+---------------------------+-------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1975  ;
; Number of registers using Synchronous Clear  ; 77    ;
; Number of registers using Synchronous Load   ; 1     ;
; Number of registers using Asynchronous Clear ; 582   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1179  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------+
; Inverted Register Statistics                                          ;
+-------------------------------------------------------------+---------+
; Inverted Register                                           ; Fan out ;
+-------------------------------------------------------------+---------+
; riscvsingle:icpu|delay:InstrD_1d|dout[4]                    ; 1       ;
; riscvsingle:icpu|delay:InstrD_1d|dout[1]                    ; 1       ;
; riscvsingle:icpu|delay:InstrD_1d|dout[0]                    ; 1       ;
; riscvsingle:icpu|delay:InstrD_1d|dout[5]                    ; 2       ;
; riscvsingle:icpu|datapath:i_datapath|E_M_DFF:PCE_M|dout[28] ; 3       ;
; Total number of inverted registers = 5                      ;         ;
+-------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Physical Synthesis Netlist Optimizations                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------------+------------------+---------------------+
; Node                                                                                                                      ; Action           ; Reason              ;
+---------------------------------------------------------------------------------------------------------------------------+------------------+---------------------+
; GPIO:U_GPIO|SEG7_LUT:u0_SEG7_LUT|WideOr0~0                                                                                ; Deleted          ; Timing optimization ;
; GPIO:U_GPIO|SEG7_LUT:u0_SEG7_LUT|WideOr0~0_wirecell                                                                       ; Modified         ; Timing optimization ;
; GPIO:U_GPIO|SEG7_LUT:u1_SEG7_LUT|WideOr0~0                                                                                ; Deleted          ; Timing optimization ;
; GPIO:U_GPIO|SEG7_LUT:u1_SEG7_LUT|WideOr0~0_wirecell                                                                       ; Modified         ; Timing optimization ;
; GPIO:U_GPIO|SEG7_LUT:u2_SEG7_LUT|WideOr0~0                                                                                ; Deleted          ; Timing optimization ;
; GPIO:U_GPIO|SEG7_LUT:u2_SEG7_LUT|WideOr0~0_wirecell                                                                       ; Modified         ; Timing optimization ;
; GPIO:U_GPIO|SEG7_LUT:u3_SEG7_LUT|WideOr0~0                                                                                ; Deleted          ; Timing optimization ;
; GPIO:U_GPIO|SEG7_LUT:u3_SEG7_LUT|WideOr0~0_wirecell                                                                       ; Modified         ; Timing optimization ;
; data_mux:u_data_mux|read_data[8]~1_OTERM135                                                                               ; Retimed Register ; Timing optimization ;
; data_mux:u_data_mux|read_data[8]~4_OTERM149                                                                               ; Retimed Register ; Timing optimization ;
; data_mux:u_data_mux|read_data[9]~41_OTERM165                                                                              ; Retimed Register ; Timing optimization ;
; data_mux:u_data_mux|read_data[10]~38                                                                                      ; Deleted          ; Timing optimization ;
; data_mux:u_data_mux|read_data[10]~39                                                                                      ; Modified         ; Timing optimization ;
; data_mux:u_data_mux|read_data[10]~39_RESYN1296_BDD1297                                                                    ; Created          ; Timing optimization ;
; data_mux:u_data_mux|read_data[11]~36                                                                                      ; Deleted          ; Timing optimization ;
; data_mux:u_data_mux|read_data[11]~37                                                                                      ; Modified         ; Timing optimization ;
; data_mux:u_data_mux|read_data[11]~37_RESYN1294_BDD1295                                                                    ; Created          ; Timing optimization ;
; data_mux:u_data_mux|read_data[12]~34                                                                                      ; Deleted          ; Timing optimization ;
; data_mux:u_data_mux|read_data[12]~35                                                                                      ; Modified         ; Timing optimization ;
; data_mux:u_data_mux|read_data[12]~35_RESYN1290_BDD1291                                                                    ; Created          ; Timing optimization ;
; data_mux:u_data_mux|read_data[13]~32                                                                                      ; Deleted          ; Timing optimization ;
; data_mux:u_data_mux|read_data[13]~33                                                                                      ; Modified         ; Timing optimization ;
; data_mux:u_data_mux|read_data[13]~33_RESYN1286_BDD1287                                                                    ; Created          ; Timing optimization ;
; data_mux:u_data_mux|read_data[14]~30                                                                                      ; Deleted          ; Timing optimization ;
; data_mux:u_data_mux|read_data[14]~31                                                                                      ; Modified         ; Timing optimization ;
; data_mux:u_data_mux|read_data[14]~31_RESYN1284_BDD1285                                                                    ; Created          ; Timing optimization ;
; data_mux:u_data_mux|read_data[17]~5_OTERM141                                                                              ; Retimed Register ; Timing optimization ;
; data_mux:u_data_mux|read_data[19]~0_OTERM145                                                                              ; Retimed Register ; Timing optimization ;
; data_mux:u_data_mux|read_data[19]~29_OTERM147                                                                             ; Retimed Register ; Timing optimization ;
; data_mux:u_data_mux|read_data_gpio_1d[1]                                                                                  ; Deleted          ; Timing optimization ;
; data_mux:u_data_mux|read_data_tbman_1d[0]                                                                                 ; Deleted          ; Timing optimization ;
; data_mux:u_data_mux|read_data_tbman_1d[1]                                                                                 ; Deleted          ; Timing optimization ;
; data_mux:u_data_mux|read_data_tbman_1d[2]                                                                                 ; Deleted          ; Timing optimization ;
; data_mux:u_data_mux|read_data_tbman_1d[4]                                                                                 ; Deleted          ; Timing optimization ;
; data_mux:u_data_mux|read_data_tbman_1d[8]                                                                                 ; Deleted          ; Timing optimization ;
; data_mux:u_data_mux|read_data_tbman_1d[9]                                                                                 ; Deleted          ; Timing optimization ;
; data_mux:u_data_mux|read_data_timer_1d[8]                                                                                 ; Deleted          ; Timing optimization ;
; data_mux:u_data_mux|read_data_timer_1d[9]                                                                                 ; Deleted          ; Timing optimization ;
; data_mux:u_data_mux|read_data_uart_1d[0]                                                                                  ; Deleted          ; Timing optimization ;
; data_mux:u_data_mux|read_data_uart_1d[2]                                                                                  ; Deleted          ; Timing optimization ;
; data_mux:u_data_mux|read_data_uart_1d[4]                                                                                  ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|Branch_Logic:u_branch|Btaken~1_Duplicate_9                                                               ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|Branch_Logic:u_branch|Btaken~1_Duplicate_11                                                              ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|Branch_Logic:u_branch|Btaken~2_Duplicate_6                                                               ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|Branch_Logic:u_branch|Btaken~2_Duplicate_8                                                               ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|Branch_Logic:u_branch|Btaken~4_Duplicate_12                                                              ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|Branch_Logic:u_branch|PCSrc[0]~_Duplicate_1                                                              ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|Branch_Logic:u_branch|PCSrc[0]~_Duplicate_3                                                              ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|D_E_DFF:ALUControlD_E|dout[0]                                                                            ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|D_E_DFF:ALUControlD_E|dout[0]_OTERM287                                                                   ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|D_E_DFF:ALUControlD_E|dout[1]                                                                            ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|D_E_DFF:ALUControlD_E|dout[1]_OTERM277                                                                   ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|D_E_DFF:ALUControlD_E|dout[2]                                                                            ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|D_E_DFF:ALUControlD_E|dout[2]_OTERM281                                                                   ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|D_E_DFF:ALUControlD_E|dout[3]                                                                            ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|D_E_DFF:ALUControlD_E|dout[3]_OTERM279                                                                   ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|D_E_DFF:ALUSrcBD_E|dout[0]                                                                               ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|D_E_DFF:ALUSrcBD_E|dout[0]_OTERM283                                                                      ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|D_E_DFF:BranchD_E|dout[0]                                                                                ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|D_E_DFF:BranchD_E|dout[0]_OTERM113_OTERM1135                                                             ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|D_E_DFF:BranchD_E|dout[0]_OTERM115                                                                       ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|D_E_DFF:BranchD_E|dout[0]_OTERM117                                                                       ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|D_E_DFF:JumpD_E|dout[0]                                                                                  ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|D_E_DFF:JumpD_E|dout[0]_OTERM121                                                                         ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|D_E_DFF:JumpD_E|dout[1]                                                                                  ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|D_E_DFF:JumpD_E|dout[1]_OTERM119                                                                         ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|D_E_DFF:MemWriteD_E|dout[0]                                                                              ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|D_E_DFF:MemWriteD_E|dout[0]_OTERM93                                                                      ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[0]                                                            ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[0]_OTERM289                                                   ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[1]_OTERM827                                                   ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[2]_OTERM825                                                   ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[3]_OTERM829                                                   ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[4]_OTERM823                                                   ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[5]                                                            ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[5]_OTERM265                                                   ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[6]                                                            ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[6]_OTERM253                                                   ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[7]                                                            ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[7]_OTERM249                                                   ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[8]                                                            ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[8]_OTERM243                                                   ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[9]                                                            ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[9]_OTERM239                                                   ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[10]                                                           ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[10]_OTERM233                                                  ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[10]_OTERM235                                                  ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[11]                                                           ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[11]_OTERM241                                                  ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[12]_OTERM821                                                  ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[13]_OTERM819                                                  ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[14]_OTERM817                                                  ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[15]_OTERM815                                                  ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[16]_OTERM813                                                  ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[17]_OTERM811                                                  ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[18]_OTERM809                                                  ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[19]_OTERM807                                                  ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[20]_OTERM805                                                  ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[21]_OTERM803                                                  ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[22]_OTERM801                                                  ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[23]_OTERM799                                                  ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[24]_OTERM797                                                  ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[25]_OTERM795                                                  ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[26]_OTERM793                                                  ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[27]_OTERM791                                                  ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[28]_OTERM789                                                  ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[29]_OTERM787                                                  ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[30]_OTERM785                                                  ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[31]                                                           ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[31]_OTERM167                                                  ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:InstrD_E|dout[12]                                                            ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:InstrD_E|dout[12]_OTERM97                                                    ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:InstrD_E|dout[12]_OTERM99                                                    ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:InstrD_E|dout[12]_OTERM101                                                   ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:InstrD_E|dout[13]                                                            ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:InstrD_E|dout[13]_OTERM105                                                   ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:InstrD_E|dout[14]                                                            ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:InstrD_E|dout[14]_OTERM103                                                   ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:InstrD_E|dout~2                                                              ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:InstrD_E|dout~3                                                              ; Modified         ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:InstrD_E|dout~3_RESYN1348_BDD1349                                            ; Created          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:PCD_E|dout[2]                                                                ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:PCD_E|dout[2]_OTERM285                                                       ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:PCD_E|dout[3]                                                                ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:PCD_E|dout[3]_OTERM275                                                       ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:PCD_E|dout[4]                                                                ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:PCD_E|dout[4]_OTERM273                                                       ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:PCD_E|dout[5]                                                                ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:PCD_E|dout[5]_OTERM271                                                       ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:PCD_E|dout[6]                                                                ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:PCD_E|dout[6]_OTERM269                                                       ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:PCD_E|dout[7]                                                                ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:PCD_E|dout[7]_OTERM267                                                       ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:PCD_E|dout[8]                                                                ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:PCD_E|dout[8]_OTERM263                                                       ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:PCD_E|dout[9]                                                                ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:PCD_E|dout[9]_OTERM255                                                       ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:PCD_E|dout[10]                                                               ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:PCD_E|dout[10]_OTERM251                                                      ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:PCD_E|dout[11]                                                               ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:PCD_E|dout[11]_OTERM247                                                      ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:PCD_E|dout[12]                                                               ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:PCD_E|dout[12]_OTERM245                                                      ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:PCD_E|dout[13]                                                               ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:PCD_E|dout[13]_OTERM237                                                      ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:PCD_E|dout[14]                                                               ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:PCD_E|dout[14]_OTERM231                                                      ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:PCD_E|dout[15]                                                               ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:PCD_E|dout[15]_OTERM229                                                      ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:PCD_E|dout[16]                                                               ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:PCD_E|dout[16]_OTERM227                                                      ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:PCD_E|dout[17]                                                               ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:PCD_E|dout[17]_OTERM225                                                      ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:PCD_E|dout[18]                                                               ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:PCD_E|dout[18]_OTERM223                                                      ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:PCD_E|dout[19]                                                               ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:PCD_E|dout[19]_OTERM221                                                      ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:PCD_E|dout[20]                                                               ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:PCD_E|dout[20]_OTERM219                                                      ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:PCD_E|dout[21]                                                               ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:PCD_E|dout[21]_OTERM217                                                      ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:PCD_E|dout[22]                                                               ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:PCD_E|dout[22]_OTERM215                                                      ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:PCD_E|dout[23]                                                               ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:PCD_E|dout[23]_OTERM203                                                      ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:PCD_E|dout[24]                                                               ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:PCD_E|dout[24]_OTERM201                                                      ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:PCD_E|dout[25]                                                               ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:PCD_E|dout[25]_OTERM199                                                      ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:PCD_E|dout[26]                                                               ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:PCD_E|dout[26]_OTERM197                                                      ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:PCD_E|dout[27]                                                               ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:PCD_E|dout[27]_OTERM195                                                      ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:PCD_E|dout[28]                                                               ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:PCD_E|dout[29]                                                               ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:PCD_E|dout[29]_OTERM193                                                      ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:PCD_E|dout[30]                                                               ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:PCD_E|dout[30]_OTERM191                                                      ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:PCD_E|dout[31]                                                               ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:PCD_E|dout[31]_OTERM189                                                      ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:RdD_E|dout[7]                                                                ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:RdD_E|dout[7]_OTERM131                                                       ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:RdD_E|dout[8]                                                                ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:RdD_E|dout[8]_OTERM127                                                       ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:RdD_E|dout[9]                                                                ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:RdD_E|dout[9]_OTERM133                                                       ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:RdD_E|dout[10]                                                               ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:RdD_E|dout[10]_OTERM129                                                      ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:RdD_E|dout[11]                                                               ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:RdD_E|dout[11]_OTERM123_OTERM1123                                            ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:RdD_E|dout[11]_OTERM123_OTERM1125                                            ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:RdD_E|dout[11]_OTERM125                                                      ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:RegWriteD_E|dout[0]                                                          ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:RegWriteD_E|dout[0]_OTERM95                                                  ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ResultSrcD_E|dout[0]                                                         ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ResultSrcD_E|dout[0]_OTERM107                                                ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ResultSrcD_E|dout[0]_OTERM109                                                ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ResultSrcD_E|dout[0]_OTERM111                                                ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ResultSrcD_E|dout[1]                                                         ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ResultSrcD_E|dout[1]_OTERM85                                                 ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ResultSrcD_E|dout[1]_OTERM87                                                 ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ResultSrcD_E|dout[1]_OTERM89                                                 ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ResultSrcD_E|dout[1]_OTERM91                                                 ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[0]_OTERM721                                                 ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[1]_OTERM767                                                 ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[2]_OTERM765                                                 ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[3]_OTERM763                                                 ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[4]_OTERM757                                                 ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[5]_OTERM755                                                 ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[6]_OTERM761                                                 ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[7]_OTERM759                                                 ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[8]_OTERM781                                                 ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[9]_OTERM777                                                 ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[10]_OTERM783                                                ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[11]_OTERM779                                                ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[12]_OTERM773                                                ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[13]_OTERM769                                                ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[14]_OTERM775                                                ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[15]_OTERM771                                                ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[16]_OTERM735                                                ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[17]_OTERM731                                                ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[18]_OTERM737                                                ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[19]_OTERM733                                                ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[20]_OTERM727                                                ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[21]_OTERM723                                                ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[22]_OTERM729                                                ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[23]_OTERM725                                                ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[24]_OTERM751                                                ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[25]_OTERM747                                                ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[26]_OTERM753                                                ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[27]_OTERM749                                                ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[28]_OTERM743                                                ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[29]_OTERM745                                                ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[30]_OTERM741                                                ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[31]_OTERM739                                                ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[0]_OTERM657                                                 ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[1]_OTERM663                                                 ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[2]_NEW660_RESYN1358_BDD1359                                 ; Created          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[2]_NEW660_RESYN1360_BDD1361                                 ; Created          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[2]_NEW660_RESYN1362_BDD1363                                 ; Created          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[2]_NEW660_RESYN1364_BDD1365                                 ; Created          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[2]_OTERM661                                                 ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[2]~28                                                       ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[3]_OTERM665                                                 ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[4]_NEW658_RESYN1350_BDD1351                                 ; Created          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[4]_NEW658_RESYN1352_BDD1353                                 ; Created          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[4]_NEW658_RESYN1354_BDD1355                                 ; Created          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[4]_NEW658_RESYN1356_BDD1357                                 ; Created          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[4]_OTERM659                                                 ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[4]~26                                                       ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[5]_OTERM719                                                 ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[6]_OTERM717                                                 ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[7]_OTERM715                                                 ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[8]_NEW712_RESYN1382_BDD1383                                 ; Created          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[8]_NEW712_RESYN1384_BDD1385                                 ; Created          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[8]_NEW712_RESYN1386_BDD1387                                 ; Created          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[8]_NEW712_RESYN1388_BDD1389                                 ; Created          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[8]_OTERM713                                                 ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[8]~22                                                       ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[9]_OTERM711                                                 ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[10]_NEW708_RESYN1374_BDD1375                                ; Created          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[10]_NEW708_RESYN1376_BDD1377                                ; Created          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[10]_NEW708_RESYN1378_BDD1379                                ; Created          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[10]_NEW708_RESYN1380_BDD1381                                ; Created          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[10]_OTERM709                                                ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[10]~20                                                      ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[11]_OTERM707                                                ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[12]_NEW704_RESYN1366_BDD1367                                ; Created          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[12]_NEW704_RESYN1368_BDD1369                                ; Created          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[12]_NEW704_RESYN1370_BDD1371                                ; Created          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[12]_NEW704_RESYN1372_BDD1373                                ; Created          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[12]_OTERM705                                                ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[12]~18                                                      ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[13]_OTERM703                                                ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[14]_OTERM701                                                ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[15]_OTERM699                                                ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[16]_OTERM697                                                ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[17]_OTERM695                                                ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[18]_OTERM693                                                ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[19]_OTERM691                                                ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[20]_OTERM689                                                ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[21]_OTERM687                                                ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[22]_OTERM685                                                ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[23]_OTERM683                                                ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[24]_OTERM681                                                ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[25]_OTERM679                                                ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[26]_OTERM677                                                ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[27]_OTERM675                                                ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[28]_OTERM673                                                ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[29]_OTERM671                                                ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[30]_OTERM669                                                ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[31]_OTERM667                                                ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout~454                                                         ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout~455                                                         ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout~458                                                         ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout~494                                                         ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout~495                                                         ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout~498                                                         ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout~534                                                         ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout~535                                                         ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout~538                                                         ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout~614                                                         ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout~615                                                         ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout~618                                                         ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout~654                                                         ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout~655                                                         ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout~658                                                         ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[0]                                                                ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[0]_NEW_REG66_OTERM901                                             ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[0]_OTERM67_OTERM1083                                              ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[0]_OTERM67_OTERM1085                                              ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[1]                                                                ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[1]_NEW_REG64_OTERM899                                             ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[1]_OTERM65_OTERM1087                                              ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[1]_OTERM65_OTERM1089                                              ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[2]                                                                ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[2]_NEW_REG54_OTERM889                                             ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[2]_OTERM55_OTERM983                                               ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[2]_OTERM55_OTERM985                                               ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[3]                                                                ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[3]_NEW_REG56_OTERM891                                             ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[3]_OTERM57_OTERM979                                               ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[3]_OTERM57_OTERM981                                               ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[4]                                                                ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[4]_NEW_REG58_OTERM893                                             ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[4]_OTERM59_OTERM975                                               ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[4]_OTERM59_OTERM977                                               ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[5]                                                                ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[5]_NEW_REG60_OTERM895                                             ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[5]_OTERM61_OTERM971                                               ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[5]_OTERM61_OTERM973                                               ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[6]                                                                ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[6]_NEW_REG62_OTERM897                                             ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[6]_OTERM63_OTERM965                                               ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[6]_OTERM63_OTERM967                                               ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[6]_OTERM63_OTERM969                                               ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[7]                                                                ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[7]_NEW_REG48_OTERM883                                             ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[7]_OTERM49_OTERM995                                               ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[7]_OTERM49_OTERM997                                               ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[8]                                                                ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[8]_NEW_REG50_OTERM885                                             ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[8]_OTERM51_OTERM991                                               ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[8]_OTERM51_OTERM993                                               ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[9]                                                                ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[9]_NEW_REG52_OTERM887                                             ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[9]_OTERM53_OTERM987                                               ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[9]_OTERM53_OTERM989                                               ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[10]                                                               ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[10]_NEW_REG40_OTERM875                                            ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[10]_OTERM41_OTERM1011                                             ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[10]_OTERM41_OTERM1013                                             ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[11]                                                               ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[11]_NEW_REG42_OTERM877                                            ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[11]_OTERM43_OTERM1007                                             ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[11]_OTERM43_OTERM1009                                             ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[12]                                                               ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[12]_NEW_REG44_OTERM879                                            ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[12]_OTERM45_OTERM1003                                             ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[12]_OTERM45_OTERM1005                                             ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[13]                                                               ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[13]_NEW_REG46_OTERM881                                            ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[13]_OTERM47_OTERM999                                              ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[13]_OTERM47_OTERM1001                                             ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[14]                                                               ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[14]_NEW_REG32_OTERM867                                            ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[14]_OTERM33_OTERM1027                                             ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[14]_OTERM33_OTERM1029                                             ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[15]                                                               ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[15]_NEW_REG34_OTERM869                                            ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[15]_OTERM35_OTERM1023                                             ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[15]_OTERM35_OTERM1025                                             ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[16]                                                               ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[16]_NEW_REG36_OTERM871                                            ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[16]_OTERM37_OTERM1019                                             ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[16]_OTERM37_OTERM1021                                             ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[17]                                                               ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[17]_NEW_REG38_OTERM873                                            ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[17]_OTERM39_OTERM1015                                             ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[17]_OTERM39_OTERM1017                                             ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[18]                                                               ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[18]_NEW_REG26_OTERM861                                            ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[18]_OTERM27_OTERM1039                                             ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[18]_OTERM27_OTERM1041                                             ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[19]                                                               ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[19]_NEW_REG28_OTERM863                                            ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[19]_OTERM29_OTERM1035                                             ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[19]_OTERM29_OTERM1037                                             ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[20]                                                               ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[20]_NEW_REG30_OTERM865                                            ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[20]_OTERM31_OTERM1031                                             ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[20]_OTERM31_OTERM1033                                             ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[21]                                                               ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[21]_NEW_REG22_OTERM857                                            ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[21]_OTERM23_OTERM1047                                             ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[21]_OTERM23_OTERM1049                                             ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[22]                                                               ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[22]_NEW_REG24_OTERM859                                            ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[22]_OTERM25_OTERM1043                                             ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[22]_OTERM25_OTERM1045                                             ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[23]                                                               ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[23]_NEW_REG18_OTERM853                                            ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[23]_OTERM19_OTERM1055                                             ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[23]_OTERM19_OTERM1057                                             ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[24]                                                               ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[24]_NEW_REG20_OTERM855                                            ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[24]_OTERM21_OTERM1051                                             ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[24]_OTERM21_OTERM1053                                             ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[25]                                                               ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[25]_NEW_REG8_OTERM843                                             ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[25]_OTERM9_OTERM1075                                              ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[25]_OTERM9_OTERM1077                                              ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[26]                                                               ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[26]_NEW_REG10_OTERM845                                            ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[26]_OTERM11_OTERM1071                                             ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[26]_OTERM11_OTERM1073                                             ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[27]                                                               ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[27]_NEW_REG12_OTERM847                                            ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[27]_OTERM13_OTERM1067                                             ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[27]_OTERM13_OTERM1069                                             ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[28]                                                               ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[28]_OTERM69                                                       ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[28]_OTERM71                                                       ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[29]                                                               ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[29]_NEW_REG14_OTERM849                                            ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[29]_OTERM15_OTERM1063                                             ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[29]_OTERM15_OTERM1065                                             ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[30]                                                               ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[30]_NEW_REG16_OTERM851                                            ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[30]_OTERM17_OTERM1059                                             ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[30]_OTERM17_OTERM1061                                             ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[31]                                                               ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[31]_NEW_REG4_OTERM839                                             ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[31]_NEW_REG6_OTERM841                                             ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[31]_OTERM1_OTERM959                                               ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[31]_OTERM1_OTERM961                                               ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[31]_OTERM1_OTERM963                                               ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[31]_OTERM3_OTERM951                                               ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[31]_OTERM3_OTERM953                                               ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[31]_OTERM3_OTERM955                                               ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[31]_OTERM3_OTERM957                                               ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[31]_OTERM5_OTERM1091                                              ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[31]_OTERM7_OTERM1079                                              ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[31]_OTERM7_OTERM1081                                              ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|M_W_DFF:PC_plus4M_W|dout[0]                                                          ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|M_W_DFF:PC_plus4M_W|dout[1]                                                          ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|M_W_DFF:PC_plus4M_W|dout[2]                                                          ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|M_W_DFF:PC_plus4M_W|dout[2]~0                                                        ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|adder:u_pc_plus4|cla_8bit:CLA_8bit_01|full_adder:fa3|s                               ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|adder:u_pc_plus4|cla_8bit:CLA_8bit_01|full_adder:fa6|s                               ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|adder:u_pc_plus4|cla_8bit:CLA_8bit_02|full_adder:fa1|s                               ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|adder:u_pc_plus4|cla_8bit:CLA_8bit_02|full_adder:fa4|s                               ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|adder:u_pc_plus4|cla_8bit:CLA_8bit_02|full_adder:fa7|s                               ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|adder:u_pc_plus4|cla_8bit:CLA_8bit_03|full_adder:fa2|s                               ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|adder:u_pc_plus4|cla_8bit:CLA_8bit_03|full_adder:fa4|s                               ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|adder:u_pc_plus4|cla_8bit:CLA_8bit_03|full_adder:fa5|s                               ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|adder:u_pc_plus4|cla_8bit:CLA_8bit_04|full_adder:fa0|s                               ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|adder:u_pc_plus4|cla_8bit:CLA_8bit_04|full_adder:fa3|s                               ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|adder:u_pc_plus4|cla_8bit:CLA_8bit_04|full_adder:fa4|s                               ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|adder:u_pc_plus4|cla_8bit:CLA_8bit_04|full_adder:fa4|s_RTM0530                       ; Modified         ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|adder:u_pc_plus4|cla_8bit:CLA_8bit_04|full_adder:fa4|s_RTM0530                       ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|adder:u_pc_plus4|cla_8bit:CLA_8bit_04|full_adder:fa6|s                               ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|adder:u_pc_target|cla_8bit:CLA_8bit_01|full_adder:fa0|p                              ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|adder:u_pc_target|cla_8bit:CLA_8bit_04|full_adder:fa7|s                              ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|Mux0~7_Duplicate_9                                                         ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|Mux1~8_Duplicate_10                                                        ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|Mux2~15_Duplicate_17                                                       ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|Mux3~9_Duplicate_11                                                        ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|Mux4~14_Duplicate_18                                                       ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|Mux6~3                                                                     ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|Mux6~4                                                                     ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|Mux6~5                                                                     ; Modified         ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|Mux6~5_RESYN1302_BDD1303                                                   ; Created          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|Mux6~5_RESYN1304_BDD1305                                                   ; Created          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|Mux6~5_RESYN1306_BDD1307                                                   ; Created          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|Mux7~1                                                                     ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|Mux7~2                                                                     ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|Mux7~3                                                                     ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|Mux7~4                                                                     ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|Mux7~5                                                                     ; Modified         ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|Mux7~5_RESYN1308_BDD1309                                                   ; Created          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|Mux7~5_RESYN1310_BDD1311                                                   ; Created          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|Mux7~5_RESYN1312_BDD1313                                                   ; Created          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|Mux7~5_RESYN1314_BDD1315                                                   ; Created          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|Mux9~2                                                                     ; Modified         ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|Mux9~2_RESYN1316_BDD1317                                                   ; Created          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|Mux10~2                                                                    ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|Mux10~3                                                                    ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|Mux10~4                                                                    ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|Mux10~5                                                                    ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|Mux10~6                                                                    ; Modified         ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|Mux10~6_RESYN1318_BDD1319                                                  ; Created          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|Mux10~6_RESYN1320_BDD1321                                                  ; Created          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|Mux10~6_RESYN1322_BDD1323                                                  ; Created          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|Mux10~6_RESYN1324_BDD1325                                                  ; Created          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|Mux11~2                                                                    ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|Mux11~3                                                                    ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|Mux11~4                                                                    ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|Mux11~5                                                                    ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|Mux11~6                                                                    ; Modified         ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|Mux11~6_RESYN1326_BDD1327                                                  ; Created          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|Mux11~6_RESYN1328_BDD1329                                                  ; Created          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|Mux11~6_RESYN1330_BDD1331                                                  ; Created          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|Mux11~6_RESYN1332_BDD1333                                                  ; Created          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|Mux12~2                                                                    ; Modified         ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|Mux12~2_RESYN1334_BDD1335                                                  ; Created          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|Mux31~11_Duplicate_13                                                      ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|aZ~45                                                                      ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|aZ~46                                                                      ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|aZ~47                                                                      ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|aZ~48                                                                      ; Modified         ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|aZ~48_RESYN1336_BDD1337                                                    ; Created          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|aZ~48_RESYN1338_BDD1339                                                    ; Created          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|aZ~56                                                                      ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|aZ~57                                                                      ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|aZ~58                                                                      ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|aZ~59                                                                      ; Modified         ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|aZ~59_RESYN1340_BDD1341                                                    ; Created          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|aZ~59_RESYN1342_BDD1343                                                    ; Created          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|aZ~59_RESYN1344_BDD1345                                                    ; Created          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|aZ~59_RESYN1346_BDD1347                                                    ; Created          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|adder:u_add_32bit_add|cla_8bit:CLA_8bit_02|full_adder:fa2|s                ; Modified         ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|adder:u_add_32bit_add|cla_8bit:CLA_8bit_02|full_adder:fa3|s                ; Modified         ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|adder:u_add_32bit_add|cla_8bit:CLA_8bit_02|full_adder:fa4|s                ; Modified         ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|adder:u_add_32bit_add|cla_8bit:CLA_8bit_02|full_adder:fa5|s                ; Modified         ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|adder:u_add_32bit_add|cla_8bit:CLA_8bit_04|cla_unit_8bit:u_cla_unit|c[7]~7 ; Modified         ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|adder:u_add_32bit_add|cla_8bit:CLA_8bit_04|full_adder:fa1|s                ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|xor_result[19]~4                                                           ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|xor_result[22]~1                                                           ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|be_logic_load:u_be_load|BE_RD~0                                                      ; Modified         ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[0]                                                             ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[0]_NEW_REG82_OTERM837                                          ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[0]_OTERM81_OTERM1093                                           ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[0]_OTERM81_OTERM1095                                           ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[0]_OTERM81_OTERM1097                                           ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[0]_OTERM81_OTERM1099                                           ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[0]_OTERM83_OTERM1113                                           ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[0]_OTERM83_OTERM1115                                           ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[1]                                                             ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[1]_NEW_REG72_OTERM831                                          ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[1]_NEW_REG76_OTERM833                                          ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[1]_NEW_REG78_OTERM835                                          ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[1]_OTERM73_OTERM1109                                           ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[1]_OTERM73_OTERM1111                                           ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[1]_OTERM75_OTERM1101                                           ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[1]_OTERM75_OTERM1103                                           ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[1]_OTERM75_OTERM1105                                           ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[1]_OTERM75_OTERM1107                                           ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[1]_OTERM77_OTERM1121                                           ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[1]_OTERM79_OTERM1117                                           ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[1]_OTERM79_OTERM1119                                           ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[2]                                                             ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[2]_OTERM347                                                    ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[2]_OTERM649                                                    ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[2]_OTERM651                                                    ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[3]                                                             ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[3]_OTERM345                                                    ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[3]_OTERM621                                                    ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[3]_OTERM623                                                    ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[3]~1                                                           ; Modified         ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[4]                                                             ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[4]_OTERM343                                                    ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[4]_OTERM609                                                    ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[4]_OTERM611                                                    ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[5]                                                             ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[5]_OTERM341                                                    ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[5]_OTERM605                                                    ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[5]_OTERM607                                                    ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[6]                                                             ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[6]_OTERM339                                                    ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[6]_OTERM551                                                    ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[6]_OTERM553                                                    ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[6]~4                                                           ; Modified         ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[7]                                                             ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[7]_OTERM337                                                    ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[7]_OTERM617                                                    ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[7]_OTERM619                                                    ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[8]                                                             ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[8]_OTERM335                                                    ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[8]_OTERM547                                                    ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[8]_OTERM549                                                    ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[9]                                                             ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[9]_OTERM333                                                    ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[9]_OTERM601                                                    ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[9]_OTERM603                                                    ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[9]~7                                                           ; Modified         ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[10]                                                            ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[10]_OTERM331                                                   ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[10]_OTERM597                                                   ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[10]_OTERM599                                                   ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[11]                                                            ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[11]_OTERM329                                                   ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[11]_OTERM645                                                   ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[11]_OTERM647                                                   ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[12]                                                            ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[12]_OTERM327                                                   ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[12]_OTERM543                                                   ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[12]_OTERM545                                                   ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[12]~10                                                         ; Modified         ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[13]                                                            ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[13]_OTERM325                                                   ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[13]_OTERM593                                                   ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[13]_OTERM595                                                   ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[14]                                                            ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[14]_OTERM291                                                   ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[14]_OTERM555                                                   ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[14]_OTERM557                                                   ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[15]                                                            ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[15]_OTERM293                                                   ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[15]_OTERM559                                                   ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[15]_OTERM561                                                   ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[15]~27                                                         ; Modified         ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[16]                                                            ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[16]_OTERM295                                                   ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[16]_OTERM563                                                   ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[16]_OTERM565                                                   ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[17]                                                            ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[17]_OTERM297                                                   ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[17]_OTERM625                                                   ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[17]_OTERM627                                                   ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[18]                                                            ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[18]_OTERM299                                                   ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[18]_OTERM567                                                   ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[18]_OTERM569                                                   ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[18]~24                                                         ; Modified         ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[19]                                                            ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[19]_OTERM301                                                   ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[19]_OTERM571                                                   ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[19]_OTERM573                                                   ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[20]                                                            ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[20]_OTERM303                                                   ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[20]_OTERM575                                                   ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[20]_OTERM577                                                   ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[20]~22                                                         ; Modified         ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[20]~22_RESYN1280_BDD1281                                       ; Created          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[21]                                                            ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[21]_OTERM305                                                   ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[21]_OTERM629                                                   ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[21]_OTERM631                                                   ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[21]~21                                                         ; Modified         ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[22]                                                            ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[22]_OTERM307                                                   ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[22]_OTERM579                                                   ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[22]_OTERM581                                                   ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[23]                                                            ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[23]_OTERM309                                                   ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[23]_OTERM583                                                   ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[23]_OTERM585                                                   ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[24]                                                            ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[24]_OTERM311                                                   ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[24]_OTERM539                                                   ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[24]_OTERM541                                                   ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[24]~18                                                         ; Modified         ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[25]                                                            ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[25]_OTERM313                                                   ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[25]_OTERM613                                                   ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[25]_OTERM615                                                   ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[26]                                                            ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[26]_OTERM315                                                   ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[26]_OTERM633_OTERM933                                          ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[26]_OTERM633_OTERM935                                          ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[26]_OTERM635                                                   ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[27]                                                            ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[27]_OTERM317                                                   ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[27]_OTERM637_OTERM927                                          ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[27]_OTERM637_OTERM929                                          ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[27]_OTERM637_OTERM931                                          ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[27]_OTERM639                                                   ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[27]~15                                                         ; Modified         ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[28]                                                            ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[28]_OTERM157_OTERM1127                                         ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[28]_OTERM157_OTERM1129                                         ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[28]_OTERM157_OTERM1131                                         ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[28]_OTERM157_OTERM1133                                         ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[28]_OTERM159                                                   ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[28]_OTERM161_OTERM523                                          ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[28]_OTERM161_OTERM525                                          ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[28]_OTERM161_OTERM527_OTERM943                                 ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[28]_OTERM161_OTERM527_OTERM945                                 ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[28]_OTERM161_OTERM527_OTERM947                                 ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[28]_OTERM161_OTERM527_OTERM949                                 ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[28]_OTERM161_OTERM529                                          ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[29]                                                            ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[29]_OTERM319                                                   ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[29]_OTERM641_OTERM923                                          ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[29]_OTERM641_OTERM925                                          ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[29]_OTERM643                                                   ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[30]                                                            ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[30]_OTERM321                                                   ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[30]_OTERM653_OTERM917                                          ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[30]_OTERM653_OTERM919                                          ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[30]_OTERM653_OTERM921                                          ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[30]_OTERM655                                                   ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[30]~13                                                         ; Modified         ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[31]                                                            ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[31]_OTERM323                                                   ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[31]_OTERM587_OTERM911                                          ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[31]_OTERM587_OTERM913                                          ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[31]_OTERM587_OTERM915                                          ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[31]_OTERM589                                                   ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[31]_OTERM591                                                   ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|hazard_unit:u_hazardE_unit|Equal4~0                                                  ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|hazard_unit:u_hazardE_unit|Equal4~1                                                  ; Modified         ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|hazard_unit:u_hazardE_unit|Equal4~1_RESYN1282_BDD1283                                ; Created          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|hazard_unit:u_hazardE_unit|ForwardAE[1]~0                                            ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|hazard_unit:u_hazardE_unit|ForwardAE[1]~0_RTM0173                                    ; Modified         ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|hazard_unit:u_hazardE_unit|ForwardAE[1]~0_RTM0173                                    ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|hazard_unit:u_hazardE_unit|ForwardAE[1]~0_RTM0173_OTERM909                           ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|hazard_unit:u_hazardE_unit|ForwardAE[1]~1                                            ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|hazard_unit:u_hazardE_unit|ForwardAE[1]~1_OTERM179                                   ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|hazard_unit:u_hazardE_unit|ForwardAE[1]~1_RTM0181                                    ; Modified         ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|hazard_unit:u_hazardE_unit|ForwardAE[1]~1_RTM0181                                    ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|hazard_unit:u_hazardE_unit|ForwardAE[1]~2_OTERM907                                   ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|hazard_unit:u_hazardE_unit|ForwardAE[1]~3                                            ; Modified         ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|hazard_unit:u_hazardE_unit|ForwardAE[1]~3_RTM0172                                    ; Modified         ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|hazard_unit:u_hazardE_unit|ForwardAE[1]~3_RTM0180                                    ; Modified         ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|hazard_unit:u_hazardE_unit|ForwardBE[1]~2_OTERM905                                   ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|hazard_unit:u_hazardE_unit|always1~0_OTERM941                                        ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|mux2:u_alu_mux2|out[4]~30                                                            ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|mux2:u_alu_mux2|out[4]~31                                                            ; Modified         ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|mux2:u_alu_mux2|out[4]~31_RESYN1298_BDD1299                                          ; Created          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|mux2:u_alu_mux2|out[4]~32                                                            ; Modified         ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|mux2:u_alu_mux2|out[12]~20                                                           ; Modified         ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|mux2:u_alu_mux2|out[13]~19                                                           ; Modified         ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|mux3:hzE_alu_mux2|out[12]~48                                                         ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|mux3:hzE_alu_mux2|out[12]~49                                                         ; Modified         ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|mux3:hzE_alu_mux2|out[12]~49_RESYN1292_BDD1293                                       ; Created          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|mux3:hzE_alu_mux2|out[13]~46                                                         ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|mux3:hzE_alu_mux2|out[13]~47                                                         ; Modified         ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|mux3:hzE_alu_mux2|out[13]~47_RESYN1288_BDD1289                                       ; Created          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|mux3:u_alu_mux3|out[2]~67                                                            ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|mux3:u_alu_mux3|out[2]~68                                                            ; Modified         ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|mux3:u_alu_mux3|out[2]~68_RESYN1300_BDD1301                                          ; Created          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|mux3:u_alu_mux3|out[22]~1                                                            ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|mux3:u_alu_mux3|out[22]~1_RTM0259                                                    ; Modified         ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|mux3:u_alu_mux3|out[22]~1_RTM0259                                                    ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|mux3:u_alu_mux3|out[22]~1_RTM0259_OTERM937                                           ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|mux3:u_alu_mux3|out[22]~2                                                            ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|mux3:u_alu_mux3|out[22]~2_RTM0185                                                    ; Modified         ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|mux3:u_alu_mux3|out[22]~2_RTM0185                                                    ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|mux3:u_alu_mux3|out[22]~3                                                            ; Modified         ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|mux3:u_alu_mux3|out[22]~3_OTERM939                                                   ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|mux3:u_alu_mux3|out[22]~3_RTM0184                                                    ; Modified         ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|mux3:u_alu_mux3|out[22]~4                                                            ; Modified         ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|mux3:u_alu_mux3|out[22]~4_RTM0258                                                    ; Modified         ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|mux3:u_pc_next_mux3|out[28]~1                                                        ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|mux3:u_pc_next_mux3|out[28]~1_RTM0162                                                ; Modified         ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|mux3:u_pc_next_mux3|out[28]~1_RTM0162                                                ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|mux3:u_pc_next_mux3|out[28]~1_RTM0162_RTM0531                                        ; Modified         ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|mux3:u_pc_next_mux3|out[28]~2                                                        ; Modified         ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|mux3:u_pc_next_mux3|out[28]~2_RTM0163                                                ; Modified         ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|mux3:u_result_mux3|out[0]~4_OTERM209                                                 ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|mux3:u_result_mux3|out[0]~9_OTERM169                                                 ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|mux3:u_result_mux3|out[0]~12                                                         ; Modified         ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|mux3:u_result_mux3|out[0]~12_RTM0154                                                 ; Modified         ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|mux3:u_result_mux3|out[0]~13                                                         ; Modified         ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|mux3:u_result_mux3|out[1]~127_OTERM213                                               ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|mux3:u_result_mux3|out[1]~129_OTERM187                                               ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|mux3:u_result_mux3|out[1]~131                                                        ; Modified         ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|mux3:u_result_mux3|out[1]~132                                                        ; Modified         ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|mux3:u_result_mux3|out[2]~117_OTERM535                                               ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|mux3:u_result_mux3|out[2]~119                                                        ; Modified         ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|mux3:u_result_mux3|out[2]~121                                                        ; Modified         ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|mux3:u_result_mux3|out[2]~121_OTERM211                                               ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|mux3:u_result_mux3|out[2]~124                                                        ; Modified         ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|mux3:u_result_mux3|out[2]~125                                                        ; Modified         ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|mux3:u_result_mux3|out[3]~2_OTERM205                                                 ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|mux3:u_result_mux3|out[3]~3_OTERM151                                                 ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|mux3:u_result_mux3|out[3]~8_OTERM143                                                 ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|mux3:u_result_mux3|out[3]~11                                                         ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|mux3:u_result_mux3|out[3]~11_OTERM153                                                ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|mux3:u_result_mux3|out[3]~11_RTM0155                                                 ; Modified         ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|mux3:u_result_mux3|out[3]~11_RTM0155                                                 ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|mux3:u_result_mux3|out[3]~115                                                        ; Modified         ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|mux3:u_result_mux3|out[3]~116                                                        ; Modified         ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|mux3:u_result_mux3|out[3]~133_OTERM207                                               ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|mux3:u_result_mux3|out[4]~107_OTERM533                                               ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|mux3:u_result_mux3|out[4]~109                                                        ; Modified         ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|mux3:u_result_mux3|out[5]~103                                                        ; Modified         ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|mux3:u_result_mux3|out[5]~104                                                        ; Modified         ; Timing optimization ;
; riscvsingle:icpu|datapath:i_datapath|mux3:u_result_mux3|out[6]~95                                                         ; Modified         ; Timing optimization ;
; riscvsingle:icpu|delay:u_FlushD_1d|dout[0]                                                                                ; Deleted          ; Timing optimization ;
; riscvsingle:icpu|delay:u_FlushD_1d|dout[0]_OTERM537                                                                       ; Retimed Register ; Timing optimization ;
; riscvsingle:icpu|flush:u_flush|FlushE~_Duplicate_2                                                                        ; Retimed Register ; Timing optimization ;
+---------------------------------------------------------------------------------------------------------------------------+------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                              ;
+-----------------------------------------------------+----------------------------------------------+------+
; Register Name                                       ; Megafunction                                 ; Type ;
+-----------------------------------------------------+----------------------------------------------+------+
; dualport_mem_synch_rw_dualclk:imem|data_reg1[0..31] ; dualport_mem_synch_rw_dualclk:imem|mem_rtl_0 ; RAM  ;
; dualport_mem_synch_rw_dualclk:imem|data_reg2[0..31] ; dualport_mem_synch_rw_dualclk:imem|mem_rtl_0 ; RAM  ;
+-----------------------------------------------------+----------------------------------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |SMU_RV32I_System|GPIO:U_GPIO|HEX3_R[3]                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |SMU_RV32I_System|GPIO:U_GPIO|HEX2_R[0]                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |SMU_RV32I_System|GPIO:U_GPIO|HEX1_R[2]                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |SMU_RV32I_System|GPIO:U_GPIO|HEX0_R[3]                                                     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |SMU_RV32I_System|GPIO:U_GPIO|LEDG_R[0]                                                     ;
; 4:1                ; 29 bits   ; 58 LEs        ; 58 LEs               ; 0 LEs                  ; Yes        ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[5]             ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SMU_RV32I_System|data_mux:u_data_mux|read_data_uart_1d[5]                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |SMU_RV32I_System|TimerCounter:iTimer|CompareR[7]                                           ;
; 3:1                ; 63 bits   ; 126 LEs       ; 63 LEs               ; 63 LEs                 ; Yes        ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|D_E_DFF:InstrD_E|dout[15]            ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D|dout[15]               ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |SMU_RV32I_System|uart_wrap:u_uart_wrap|uart:u_uart|uart_transmitter:uatransmit|tx_shift[9] ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |SMU_RV32I_System|uart_wrap:u_uart_wrap|uart:u_uart|uart_transmitter:uatransmit|tx_shift[6] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register|q[1]             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |SMU_RV32I_System|data_mux:u_data_mux|read_data_gpio_1d[8]                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |SMU_RV32I_System|data_mux:u_data_mux|read_data_gpio_1d[1]                                  ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; Yes        ; |SMU_RV32I_System|data_mux:u_data_mux|read_data_timer_1d[2]                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |SMU_RV32I_System|uart_wrap:u_uart_wrap|uart:u_uart|uart_receiver:uareceive|bit_counter[0]  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[7]            ;
; 5:1                ; 11 bits   ; 33 LEs        ; 22 LEs               ; 11 LEs                 ; Yes        ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[25]           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[17]           ;
; 10:1               ; 4 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E|dout[1]            ;
; 38:1               ; 32 bits   ; 800 LEs       ; 704 LEs              ; 96 LEs                 ; Yes        ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E|dout[11]         ;
; 38:1               ; 32 bits   ; 800 LEs       ; 704 LEs              ; 96 LEs                 ; Yes        ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E|dout[18]         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|mux3:hzE_alu_mux2|out[26]            ;
; 3:1                ; 27 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; No         ; |SMU_RV32I_System|riscvsingle:icpu|sync_block:u_sync_block|InstrD[21]                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|be_logic_store:u_be_store|BE_WD[6]   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|aN                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|be_logic_store:u_be_store|BE_WD[10]  ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; No         ; |SMU_RV32I_System|data_mux:u_data_mux|read_data[19]                                         ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |SMU_RV32I_System|data_mux:u_data_mux|read_data[15]                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |SMU_RV32I_System|data_mux:u_data_mux|read_data[8]                                          ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; No         ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|mux3:u_alu_mux3|out[22]              ;
; 9:1                ; 16 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|mux3:u_result_mux3|out[30]           ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|be_logic_store:u_be_store|BE_WD[24]  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|be_logic_store:u_be_store|BE_WD[23]  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; No         ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|Mux20                      ;
; 20:1               ; 7 bits    ; 91 LEs        ; 49 LEs               ; 42 LEs                 ; No         ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|Mux13                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 28 LEs               ; 24 LEs                 ; No         ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|Mux27                      ;
; 21:1               ; 4 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; No         ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|Mux4                       ;
; 21:1               ; 2 bits    ; 28 LEs        ; 16 LEs               ; 12 LEs                 ; No         ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|Mux28                      ;
; 22:1               ; 2 bits    ; 28 LEs        ; 18 LEs               ; 10 LEs                 ; No         ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|alu:u_ALU|Mux2                       ;
; 10:1               ; 7 bits    ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; No         ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|mux3:u_result_mux3|out[8]            ;
; 14:1               ; 7 bits    ; 63 LEs        ; 49 LEs               ; 14 LEs                 ; No         ; |SMU_RV32I_System|riscvsingle:icpu|datapath:i_datapath|mux3:u_result_mux3|out[3]            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0|altsyncram_mod2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |SMU_RV32I_System ;
+----------------+----------------------------------+------------------------------+
; Parameter Name ; Value                            ; Type                         ;
+----------------+----------------------------------+------------------------------+
; RESET_PC       ; 00010000000000000000000000000000 ; Unsigned Binary              ;
; CLOCK_FREQ     ; 50000000                         ; Signed Integer               ;
; BAUD_RATE      ; 115200                           ; Signed Integer               ;
; MIF_HEX        ; ./fpga.hex                       ; String                       ;
; MIF_BIOS_HEX   ;                                  ; String                       ;
; DWIDTH         ; 32                               ; Signed Integer               ;
; AWIDTH         ; 12                               ; Signed Integer               ;
+----------------+----------------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: E_M_DFF:RegWriteE_M    ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; WIDTH          ; 32                               ; Signed Integer  ;
; RESET_VALUE    ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: E_M_DFF:MemWriteE_M ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; WIDTH          ; 1     ; Signed Integer                          ;
; RESET_VALUE    ; 0     ; Unsigned Binary                         ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscvsingle:icpu       ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; RESET_PC       ; 00010000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscvsingle:icpu|delay:u_stall_1d ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                        ;
; RESET_VALUE    ; 0     ; Unsigned Binary                                       ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscvsingle:icpu|delay:u_FlushD_1d ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                         ;
; RESET_VALUE    ; 0     ; Unsigned Binary                                        ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscvsingle:icpu|delay:InstrD_1d ;
+----------------+----------------------------------+---------------------------+
; Parameter Name ; Value                            ; Type                      ;
+----------------+----------------------------------+---------------------------+
; WIDTH          ; 32                               ; Signed Integer            ;
; RESET_VALUE    ; 00000000000000000000000000110011 ; Unsigned Binary           ;
+----------------+----------------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscvsingle:icpu|D_E_DFF:InstrD_E ;
+----------------+----------------------------------+----------------------------+
; Parameter Name ; Value                            ; Type                       ;
+----------------+----------------------------------+----------------------------+
; WIDTH          ; 32                               ; Signed Integer             ;
; RESET_VALUE    ; 00000000000000000000000000110011 ; Unsigned Binary            ;
+----------------+----------------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscvsingle:icpu|D_E_DFF:BranchD_E ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                         ;
; RESET_VALUE    ; 0     ; Unsigned Binary                                        ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscvsingle:icpu|D_E_DFF:JumpD_E ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; WIDTH          ; 2     ; Signed Integer                                       ;
; RESET_VALUE    ; 00    ; Unsigned Binary                                      ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscvsingle:icpu|D_E_DFF:MemWriteD_E ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                           ;
; RESET_VALUE    ; 0     ; Unsigned Binary                                          ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscvsingle:icpu|D_E_DFF:ALUControlD_E ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; WIDTH          ; 5     ; Signed Integer                                             ;
; RESET_VALUE    ; 00000 ; Unsigned Binary                                            ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscvsingle:icpu|D_E_DFF:ALUSrcAD_E ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; WIDTH          ; 2     ; Signed Integer                                          ;
; RESET_VALUE    ; 00    ; Unsigned Binary                                         ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscvsingle:icpu|D_E_DFF:ALUSrcBD_E ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                          ;
; RESET_VALUE    ; 0     ; Unsigned Binary                                         ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscvsingle:icpu|datapath:i_datapath ;
+----------------+----------------------------------+-------------------------------+
; Parameter Name ; Value                            ; Type                          ;
+----------------+----------------------------------+-------------------------------+
; RESET_PC       ; 00010000000000000000000000000000 ; Unsigned Binary               ;
+----------------+----------------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register ;
+----------------+----------------------------------+---------------------------------------------------+
; Parameter Name ; Value                            ; Type                                              ;
+----------------+----------------------------------+---------------------------------------------------+
; RESET_VALUE    ; 00010000000000000000000000000000 ; Unsigned Binary                                   ;
+----------------+----------------------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D ;
+----------------+----------------------------------+---------------------------------------------+
; Parameter Name ; Value                            ; Type                                        ;
+----------------+----------------------------------+---------------------------------------------+
; WIDTH          ; 32                               ; Signed Integer                              ;
; RESET_VALUE    ; 00010000000000000000000000000000 ; Unsigned Binary                             ;
+----------------+----------------------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscvsingle:icpu|datapath:i_datapath|D_E_DFF:PCD_E ;
+----------------+----------------------------------+---------------------------------------------+
; Parameter Name ; Value                            ; Type                                        ;
+----------------+----------------------------------+---------------------------------------------+
; WIDTH          ; 32                               ; Signed Integer                              ;
; RESET_VALUE    ; 00010000000000000000000000000000 ; Unsigned Binary                             ;
+----------------+----------------------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscvsingle:icpu|datapath:i_datapath|D_E_DFF:InstrD_E ;
+----------------+----------------------------------+------------------------------------------------+
; Parameter Name ; Value                            ; Type                                           ;
+----------------+----------------------------------+------------------------------------------------+
; WIDTH          ; 32                               ; Signed Integer                                 ;
; RESET_VALUE    ; 00000000000000000000000000110011 ; Unsigned Binary                                ;
+----------------+----------------------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E ;
+----------------+----------------------------------+-------------------------------------------------+
; Parameter Name ; Value                            ; Type                                            ;
+----------------+----------------------------------+-------------------------------------------------+
; WIDTH          ; 32                               ; Signed Integer                                  ;
; RESET_VALUE    ; 00000000000000000000000000000000 ; Unsigned Binary                                 ;
+----------------+----------------------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcAD_E ;
+----------------+----------------------------------+---------------------------------------------------+
; Parameter Name ; Value                            ; Type                                              ;
+----------------+----------------------------------+---------------------------------------------------+
; WIDTH          ; 32                               ; Signed Integer                                    ;
; RESET_VALUE    ; 00000000000000000000000000000000 ; Unsigned Binary                                   ;
+----------------+----------------------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscvsingle:icpu|datapath:i_datapath|D_E_DFF:bef_SrcBD_E ;
+----------------+----------------------------------+---------------------------------------------------+
; Parameter Name ; Value                            ; Type                                              ;
+----------------+----------------------------------+---------------------------------------------------+
; WIDTH          ; 32                               ; Signed Integer                                    ;
; RESET_VALUE    ; 00000000000000000000000000000000 ; Unsigned Binary                                   ;
+----------------+----------------------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscvsingle:icpu|datapath:i_datapath|D_E_DFF:RdD_E ;
+----------------+----------------------------------+---------------------------------------------+
; Parameter Name ; Value                            ; Type                                        ;
+----------------+----------------------------------+---------------------------------------------+
; WIDTH          ; 32                               ; Signed Integer                              ;
; RESET_VALUE    ; 00000000000000000000000000110011 ; Unsigned Binary                             ;
+----------------+----------------------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscvsingle:icpu|datapath:i_datapath|D_E_DFF:RegWriteD_E ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                               ;
; RESET_VALUE    ; 0     ; Unsigned Binary                                                              ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ResultSrcD_E ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; WIDTH          ; 2     ; Signed Integer                                                                ;
; RESET_VALUE    ; 00    ; Unsigned Binary                                                               ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscvsingle:icpu|datapath:i_datapath|D_E_DFF:CsrD_E ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                          ;
; RESET_VALUE    ; 0     ; Unsigned Binary                                                         ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscvsingle:icpu|datapath:i_datapath|E_M_DFF:InstrE_M ;
+----------------+----------------------------------+------------------------------------------------+
; Parameter Name ; Value                            ; Type                                           ;
+----------------+----------------------------------+------------------------------------------------+
; WIDTH          ; 32                               ; Signed Integer                                 ;
; RESET_VALUE    ; 00000000000000000000000000110011 ; Unsigned Binary                                ;
+----------------+----------------------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscvsingle:icpu|datapath:i_datapath|E_M_DFF:WriteDataE_M ;
+----------------+----------------------------------+----------------------------------------------------+
; Parameter Name ; Value                            ; Type                                               ;
+----------------+----------------------------------+----------------------------------------------------+
; WIDTH          ; 32                               ; Signed Integer                                     ;
; RESET_VALUE    ; 00000000000000000000000000000000 ; Unsigned Binary                                    ;
+----------------+----------------------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ALUResultE_M ;
+----------------+----------------------------------+----------------------------------------------------+
; Parameter Name ; Value                            ; Type                                               ;
+----------------+----------------------------------+----------------------------------------------------+
; WIDTH          ; 32                               ; Signed Integer                                     ;
; RESET_VALUE    ; 00000000000000000000000000000000 ; Unsigned Binary                                    ;
+----------------+----------------------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscvsingle:icpu|datapath:i_datapath|E_M_DFF:RdE_M ;
+----------------+----------------------------------+---------------------------------------------+
; Parameter Name ; Value                            ; Type                                        ;
+----------------+----------------------------------+---------------------------------------------+
; WIDTH          ; 32                               ; Signed Integer                              ;
; RESET_VALUE    ; 00000000000000000000000000110011 ; Unsigned Binary                             ;
+----------------+----------------------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscvsingle:icpu|datapath:i_datapath|E_M_DFF:RegWriteE_M ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                               ;
; RESET_VALUE    ; 0     ; Unsigned Binary                                                              ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ResultSrcE_M ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; WIDTH          ; 2     ; Signed Integer                                                                ;
; RESET_VALUE    ; 00    ; Unsigned Binary                                                               ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscvsingle:icpu|datapath:i_datapath|E_M_DFF:PCE_M ;
+----------------+----------------------------------+---------------------------------------------+
; Parameter Name ; Value                            ; Type                                        ;
+----------------+----------------------------------+---------------------------------------------+
; WIDTH          ; 32                               ; Signed Integer                              ;
; RESET_VALUE    ; 00010000000000000000000000000000 ; Unsigned Binary                             ;
+----------------+----------------------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscvsingle:icpu|datapath:i_datapath|M_W_DFF:PC_plus4M_W ;
+----------------+----------------------------------+---------------------------------------------------+
; Parameter Name ; Value                            ; Type                                              ;
+----------------+----------------------------------+---------------------------------------------------+
; WIDTH          ; 32                               ; Signed Integer                                    ;
; RESET_VALUE    ; 00000000000000000000000000000000 ; Unsigned Binary                                   ;
+----------------+----------------------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscvsingle:icpu|datapath:i_datapath|M_W_DFF:ALUResultM_W ;
+----------------+----------------------------------+----------------------------------------------------+
; Parameter Name ; Value                            ; Type                                               ;
+----------------+----------------------------------+----------------------------------------------------+
; WIDTH          ; 32                               ; Signed Integer                                     ;
; RESET_VALUE    ; 00000000000000000000000000000000 ; Unsigned Binary                                    ;
+----------------+----------------------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscvsingle:icpu|datapath:i_datapath|M_W_DFF:InstrM_W ;
+----------------+----------------------------------+------------------------------------------------+
; Parameter Name ; Value                            ; Type                                           ;
+----------------+----------------------------------+------------------------------------------------+
; WIDTH          ; 32                               ; Signed Integer                                 ;
; RESET_VALUE    ; 00000000000000000000000000110011 ; Unsigned Binary                                ;
+----------------+----------------------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscvsingle:icpu|datapath:i_datapath|M_W_DFF:RdM_W ;
+----------------+----------------------------------+---------------------------------------------+
; Parameter Name ; Value                            ; Type                                        ;
+----------------+----------------------------------+---------------------------------------------+
; WIDTH          ; 32                               ; Signed Integer                              ;
; RESET_VALUE    ; 00000000000000000000000000110011 ; Unsigned Binary                             ;
+----------------+----------------------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscvsingle:icpu|datapath:i_datapath|M_W_DFF:RegWriteM_W ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                               ;
; RESET_VALUE    ; 0     ; Unsigned Binary                                                              ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscvsingle:icpu|datapath:i_datapath|M_W_DFF:ResultSrcM_W ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; WIDTH          ; 2     ; Signed Integer                                                                ;
; RESET_VALUE    ; 00    ; Unsigned Binary                                                               ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riscvsingle:icpu|datapath:i_datapath|reg_file_async:rf ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; DEPTH          ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dualport_mem_synch_rw_dualclk:imem ;
+----------------+------------+---------------------------------------------------+
; Parameter Name ; Value      ; Type                                              ;
+----------------+------------+---------------------------------------------------+
; BYTE_WIDTH     ; 8          ; Signed Integer                                    ;
; ADDRESS_WIDTH  ; 12         ; Signed Integer                                    ;
; BYTES          ; 4          ; Signed Integer                                    ;
; DATA_WIDTH     ; 32         ; Signed Integer                                    ;
; MIF_HEX        ; ./fpga.hex ; String                                            ;
; MIF_BIN        ;            ; String                                            ;
+----------------+------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tbman_wrap:u_tbman_wrap|tbman_apbs:u_tbman_apbs ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; STUB_UART      ; 0     ; Signed Integer                                                      ;
; STUB_SPI       ; 0     ; Signed Integer                                                      ;
; STUB_PWM       ; 0     ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:U_GPIO|pulse_gen:button1 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                                   ;
; S1             ; 0001  ; Unsigned Binary                                   ;
; S2             ; 0010  ; Unsigned Binary                                   ;
; S3             ; 0011  ; Unsigned Binary                                   ;
; S4             ; 0100  ; Unsigned Binary                                   ;
; S5             ; 0101  ; Unsigned Binary                                   ;
; S6             ; 0110  ; Unsigned Binary                                   ;
; S7             ; 0111  ; Unsigned Binary                                   ;
; S8             ; 1000  ; Unsigned Binary                                   ;
; S9             ; 1001  ; Unsigned Binary                                   ;
; S10            ; 1010  ; Unsigned Binary                                   ;
; S11            ; 1011  ; Unsigned Binary                                   ;
; S12            ; 1100  ; Unsigned Binary                                   ;
; S13            ; 1101  ; Unsigned Binary                                   ;
; S14            ; 1110  ; Unsigned Binary                                   ;
; S15            ; 1111  ; Unsigned Binary                                   ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:U_GPIO|pulse_gen:button2 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                                   ;
; S1             ; 0001  ; Unsigned Binary                                   ;
; S2             ; 0010  ; Unsigned Binary                                   ;
; S3             ; 0011  ; Unsigned Binary                                   ;
; S4             ; 0100  ; Unsigned Binary                                   ;
; S5             ; 0101  ; Unsigned Binary                                   ;
; S6             ; 0110  ; Unsigned Binary                                   ;
; S7             ; 0111  ; Unsigned Binary                                   ;
; S8             ; 1000  ; Unsigned Binary                                   ;
; S9             ; 1001  ; Unsigned Binary                                   ;
; S10            ; 1010  ; Unsigned Binary                                   ;
; S11            ; 1011  ; Unsigned Binary                                   ;
; S12            ; 1100  ; Unsigned Binary                                   ;
; S13            ; 1101  ; Unsigned Binary                                   ;
; S14            ; 1110  ; Unsigned Binary                                   ;
; S15            ; 1111  ; Unsigned Binary                                   ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:U_GPIO|pulse_gen:sw0 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                               ;
; S1             ; 0001  ; Unsigned Binary                               ;
; S2             ; 0010  ; Unsigned Binary                               ;
; S3             ; 0011  ; Unsigned Binary                               ;
; S4             ; 0100  ; Unsigned Binary                               ;
; S5             ; 0101  ; Unsigned Binary                               ;
; S6             ; 0110  ; Unsigned Binary                               ;
; S7             ; 0111  ; Unsigned Binary                               ;
; S8             ; 1000  ; Unsigned Binary                               ;
; S9             ; 1001  ; Unsigned Binary                               ;
; S10            ; 1010  ; Unsigned Binary                               ;
; S11            ; 1011  ; Unsigned Binary                               ;
; S12            ; 1100  ; Unsigned Binary                               ;
; S13            ; 1101  ; Unsigned Binary                               ;
; S14            ; 1110  ; Unsigned Binary                               ;
; S15            ; 1111  ; Unsigned Binary                               ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:U_GPIO|pulse_gen:sw1 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                               ;
; S1             ; 0001  ; Unsigned Binary                               ;
; S2             ; 0010  ; Unsigned Binary                               ;
; S3             ; 0011  ; Unsigned Binary                               ;
; S4             ; 0100  ; Unsigned Binary                               ;
; S5             ; 0101  ; Unsigned Binary                               ;
; S6             ; 0110  ; Unsigned Binary                               ;
; S7             ; 0111  ; Unsigned Binary                               ;
; S8             ; 1000  ; Unsigned Binary                               ;
; S9             ; 1001  ; Unsigned Binary                               ;
; S10            ; 1010  ; Unsigned Binary                               ;
; S11            ; 1011  ; Unsigned Binary                               ;
; S12            ; 1100  ; Unsigned Binary                               ;
; S13            ; 1101  ; Unsigned Binary                               ;
; S14            ; 1110  ; Unsigned Binary                               ;
; S15            ; 1111  ; Unsigned Binary                               ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:U_GPIO|pulse_gen:sw2 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                               ;
; S1             ; 0001  ; Unsigned Binary                               ;
; S2             ; 0010  ; Unsigned Binary                               ;
; S3             ; 0011  ; Unsigned Binary                               ;
; S4             ; 0100  ; Unsigned Binary                               ;
; S5             ; 0101  ; Unsigned Binary                               ;
; S6             ; 0110  ; Unsigned Binary                               ;
; S7             ; 0111  ; Unsigned Binary                               ;
; S8             ; 1000  ; Unsigned Binary                               ;
; S9             ; 1001  ; Unsigned Binary                               ;
; S10            ; 1010  ; Unsigned Binary                               ;
; S11            ; 1011  ; Unsigned Binary                               ;
; S12            ; 1100  ; Unsigned Binary                               ;
; S13            ; 1101  ; Unsigned Binary                               ;
; S14            ; 1110  ; Unsigned Binary                               ;
; S15            ; 1111  ; Unsigned Binary                               ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:U_GPIO|pulse_gen:sw3 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                               ;
; S1             ; 0001  ; Unsigned Binary                               ;
; S2             ; 0010  ; Unsigned Binary                               ;
; S3             ; 0011  ; Unsigned Binary                               ;
; S4             ; 0100  ; Unsigned Binary                               ;
; S5             ; 0101  ; Unsigned Binary                               ;
; S6             ; 0110  ; Unsigned Binary                               ;
; S7             ; 0111  ; Unsigned Binary                               ;
; S8             ; 1000  ; Unsigned Binary                               ;
; S9             ; 1001  ; Unsigned Binary                               ;
; S10            ; 1010  ; Unsigned Binary                               ;
; S11            ; 1011  ; Unsigned Binary                               ;
; S12            ; 1100  ; Unsigned Binary                               ;
; S13            ; 1101  ; Unsigned Binary                               ;
; S14            ; 1110  ; Unsigned Binary                               ;
; S15            ; 1111  ; Unsigned Binary                               ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:U_GPIO|pulse_gen:sw4 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                               ;
; S1             ; 0001  ; Unsigned Binary                               ;
; S2             ; 0010  ; Unsigned Binary                               ;
; S3             ; 0011  ; Unsigned Binary                               ;
; S4             ; 0100  ; Unsigned Binary                               ;
; S5             ; 0101  ; Unsigned Binary                               ;
; S6             ; 0110  ; Unsigned Binary                               ;
; S7             ; 0111  ; Unsigned Binary                               ;
; S8             ; 1000  ; Unsigned Binary                               ;
; S9             ; 1001  ; Unsigned Binary                               ;
; S10            ; 1010  ; Unsigned Binary                               ;
; S11            ; 1011  ; Unsigned Binary                               ;
; S12            ; 1100  ; Unsigned Binary                               ;
; S13            ; 1101  ; Unsigned Binary                               ;
; S14            ; 1110  ; Unsigned Binary                               ;
; S15            ; 1111  ; Unsigned Binary                               ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:U_GPIO|pulse_gen:sw5 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                               ;
; S1             ; 0001  ; Unsigned Binary                               ;
; S2             ; 0010  ; Unsigned Binary                               ;
; S3             ; 0011  ; Unsigned Binary                               ;
; S4             ; 0100  ; Unsigned Binary                               ;
; S5             ; 0101  ; Unsigned Binary                               ;
; S6             ; 0110  ; Unsigned Binary                               ;
; S7             ; 0111  ; Unsigned Binary                               ;
; S8             ; 1000  ; Unsigned Binary                               ;
; S9             ; 1001  ; Unsigned Binary                               ;
; S10            ; 1010  ; Unsigned Binary                               ;
; S11            ; 1011  ; Unsigned Binary                               ;
; S12            ; 1100  ; Unsigned Binary                               ;
; S13            ; 1101  ; Unsigned Binary                               ;
; S14            ; 1110  ; Unsigned Binary                               ;
; S15            ; 1111  ; Unsigned Binary                               ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:U_GPIO|pulse_gen:sw6 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                               ;
; S1             ; 0001  ; Unsigned Binary                               ;
; S2             ; 0010  ; Unsigned Binary                               ;
; S3             ; 0011  ; Unsigned Binary                               ;
; S4             ; 0100  ; Unsigned Binary                               ;
; S5             ; 0101  ; Unsigned Binary                               ;
; S6             ; 0110  ; Unsigned Binary                               ;
; S7             ; 0111  ; Unsigned Binary                               ;
; S8             ; 1000  ; Unsigned Binary                               ;
; S9             ; 1001  ; Unsigned Binary                               ;
; S10            ; 1010  ; Unsigned Binary                               ;
; S11            ; 1011  ; Unsigned Binary                               ;
; S12            ; 1100  ; Unsigned Binary                               ;
; S13            ; 1101  ; Unsigned Binary                               ;
; S14            ; 1110  ; Unsigned Binary                               ;
; S15            ; 1111  ; Unsigned Binary                               ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:U_GPIO|pulse_gen:sw7 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                               ;
; S1             ; 0001  ; Unsigned Binary                               ;
; S2             ; 0010  ; Unsigned Binary                               ;
; S3             ; 0011  ; Unsigned Binary                               ;
; S4             ; 0100  ; Unsigned Binary                               ;
; S5             ; 0101  ; Unsigned Binary                               ;
; S6             ; 0110  ; Unsigned Binary                               ;
; S7             ; 0111  ; Unsigned Binary                               ;
; S8             ; 1000  ; Unsigned Binary                               ;
; S9             ; 1001  ; Unsigned Binary                               ;
; S10            ; 1010  ; Unsigned Binary                               ;
; S11            ; 1011  ; Unsigned Binary                               ;
; S12            ; 1100  ; Unsigned Binary                               ;
; S13            ; 1101  ; Unsigned Binary                               ;
; S14            ; 1110  ; Unsigned Binary                               ;
; S15            ; 1111  ; Unsigned Binary                               ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:U_GPIO|pulse_gen:sw8 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                               ;
; S1             ; 0001  ; Unsigned Binary                               ;
; S2             ; 0010  ; Unsigned Binary                               ;
; S3             ; 0011  ; Unsigned Binary                               ;
; S4             ; 0100  ; Unsigned Binary                               ;
; S5             ; 0101  ; Unsigned Binary                               ;
; S6             ; 0110  ; Unsigned Binary                               ;
; S7             ; 0111  ; Unsigned Binary                               ;
; S8             ; 1000  ; Unsigned Binary                               ;
; S9             ; 1001  ; Unsigned Binary                               ;
; S10            ; 1010  ; Unsigned Binary                               ;
; S11            ; 1011  ; Unsigned Binary                               ;
; S12            ; 1100  ; Unsigned Binary                               ;
; S13            ; 1101  ; Unsigned Binary                               ;
; S14            ; 1110  ; Unsigned Binary                               ;
; S15            ; 1111  ; Unsigned Binary                               ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:U_GPIO|pulse_gen:sw9 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                               ;
; S1             ; 0001  ; Unsigned Binary                               ;
; S2             ; 0010  ; Unsigned Binary                               ;
; S3             ; 0011  ; Unsigned Binary                               ;
; S4             ; 0100  ; Unsigned Binary                               ;
; S5             ; 0101  ; Unsigned Binary                               ;
; S6             ; 0110  ; Unsigned Binary                               ;
; S7             ; 0111  ; Unsigned Binary                               ;
; S8             ; 1000  ; Unsigned Binary                               ;
; S9             ; 1001  ; Unsigned Binary                               ;
; S10            ; 1010  ; Unsigned Binary                               ;
; S11            ; 1011  ; Unsigned Binary                               ;
; S12            ; 1100  ; Unsigned Binary                               ;
; S13            ; 1101  ; Unsigned Binary                               ;
; S14            ; 1110  ; Unsigned Binary                               ;
; S15            ; 1111  ; Unsigned Binary                               ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_wrap:u_uart_wrap ;
+----------------+----------+----------------------------------------+
; Parameter Name ; Value    ; Type                                   ;
+----------------+----------+----------------------------------------+
; CLOCK_FREQ     ; 50000000 ; Signed Integer                         ;
; BAUD_RATE      ; 115200   ; Signed Integer                         ;
+----------------+----------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_wrap:u_uart_wrap|uart:u_uart ;
+----------------+----------+----------------------------------------------------+
; Parameter Name ; Value    ; Type                                               ;
+----------------+----------+----------------------------------------------------+
; CLOCK_FREQ     ; 50000000 ; Signed Integer                                     ;
; BAUD_RATE      ; 115200   ; Signed Integer                                     ;
+----------------+----------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_wrap:u_uart_wrap|uart:u_uart|uart_transmitter:uatransmit ;
+----------------+----------+--------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                           ;
+----------------+----------+--------------------------------------------------------------------------------+
; CLOCK_FREQ     ; 50000000 ; Signed Integer                                                                 ;
; BAUD_RATE      ; 115200   ; Signed Integer                                                                 ;
+----------------+----------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_wrap:u_uart_wrap|uart:u_uart|uart_receiver:uareceive ;
+----------------+----------+----------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                       ;
+----------------+----------+----------------------------------------------------------------------------+
; CLOCK_FREQ     ; 50000000 ; Signed Integer                                                             ;
; BAUD_RATE      ; 115200   ; Signed Integer                                                             ;
+----------------+----------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0                      ;
+------------------------------------+-------------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                                   ; Type           ;
+------------------------------------+-------------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                       ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                                      ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                     ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                                      ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                     ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                       ; Untyped        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                         ; Untyped        ;
; WIDTH_A                            ; 32                                                                      ; Untyped        ;
; WIDTHAD_A                          ; 12                                                                      ; Untyped        ;
; NUMWORDS_A                         ; 4096                                                                    ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                            ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                                    ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                                    ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                                    ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                                    ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                                    ; Untyped        ;
; WIDTH_B                            ; 32                                                                      ; Untyped        ;
; WIDTHAD_B                          ; 12                                                                      ; Untyped        ;
; NUMWORDS_B                         ; 4096                                                                    ; Untyped        ;
; INDATA_REG_B                       ; CLOCK0                                                                  ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                                                                  ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                  ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                                                                  ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                            ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK0                                                                  ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                                    ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                                    ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                                    ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                                    ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                                    ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                                    ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 4                                                                       ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 4                                                                       ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                    ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                       ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                    ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; OLD_DATA                                                                ; Untyped        ;
; INIT_FILE                          ; db/SMU_RV32I_System.ram0_dualport_mem_synch_rw_dualclk_243bfe62.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                  ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                                       ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                                  ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                  ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                                  ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                  ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                         ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                         ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                                   ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                   ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                       ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                                            ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_mod2                                                         ; Untyped        ;
+------------------------------------+-------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                    ;
+-------------------------------------------+---------------------------------------------------------+
; Name                                      ; Value                                                   ;
+-------------------------------------------+---------------------------------------------------------+
; Number of entity instances                ; 1                                                       ;
; Entity Instance                           ; dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                         ;
;     -- WIDTH_A                            ; 32                                                      ;
;     -- NUMWORDS_A                         ; 4096                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                            ;
;     -- WIDTH_B                            ; 32                                                      ;
;     -- NUMWORDS_B                         ; 4096                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                ;
+-------------------------------------------+---------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "GPIO:U_GPIO"           ;
+------+--------+----------+------------------------+
; Port ; Type   ; Severity ; Details                ;
+------+--------+----------+------------------------+
; Intr ; Output ; Info     ; Explicitly unconnected ;
+------+--------+----------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tbman_wrap:u_tbman_wrap|tbman_apbs:u_tbman_apbs|tbman_regs:inst_tbman_regs"                   ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; print_o        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; print_wen      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; putint_o       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; putint_wen     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; exit_o         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; exit_wen       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; defines_sim_i  ; Input  ; Info     ; Stuck at GND                                                                        ;
; defines_fpga_i ; Input  ; Info     ; Stuck at VCC                                                                        ;
; stub_uart_i    ; Input  ; Info     ; Stuck at GND                                                                        ;
; stub_spi_i     ; Input  ; Info     ; Stuck at GND                                                                        ;
; stub_pwm_i     ; Input  ; Info     ; Stuck at GND                                                                        ;
; irq_force_o    ; Output ; Info     ; Explicitly unconnected                                                              ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "tbman_wrap:u_tbman_wrap|tbman_apbs:u_tbman_apbs" ;
+--------------+--------+----------+------------------------------------------+
; Port         ; Type   ; Severity ; Details                                  ;
+--------------+--------+----------+------------------------------------------+
; apbs_pready  ; Output ; Info     ; Explicitly unconnected                   ;
; apbs_pslverr ; Output ; Info     ; Explicitly unconnected                   ;
; irq_force    ; Output ; Info     ; Explicitly unconnected                   ;
+--------------+--------+----------+------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "TimerCounter:iTimer"   ;
+------+--------+----------+------------------------+
; Port ; Type   ; Severity ; Details                ;
+------+--------+----------+------------------------+
; Intr ; Output ; Info     ; Explicitly unconnected ;
+------+--------+----------+------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "dualport_mem_synch_rw_dualclk:imem" ;
+----------+-------+----------+----------------------------------+
; Port     ; Type  ; Severity ; Details                          ;
+----------+-------+----------+----------------------------------+
; be1      ; Input ; Info     ; Stuck at GND                     ;
; data_in1 ; Input ; Info     ; Stuck at GND                     ;
; we1      ; Input ; Info     ; Stuck at GND                     ;
+----------+-------+----------+----------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscvsingle:icpu|datapath:i_datapath|mux3:u_alu_mux3" ;
+------+-------+----------+--------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                ;
+------+-------+----------+--------------------------------------------------------+
; in2  ; Input ; Info     ; Stuck at GND                                           ;
+------+-------+----------+--------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscvsingle:icpu|datapath:i_datapath|adder:u_pc_plus4M" ;
+----------+--------+----------+-----------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                             ;
+----------+--------+----------+-----------------------------------------------------+
; b[31..3] ; Input  ; Info     ; Stuck at GND                                        ;
; b[1..0]  ; Input  ; Info     ; Stuck at GND                                        ;
; b[2]     ; Input  ; Info     ; Stuck at VCC                                        ;
; ci       ; Input  ; Info     ; Stuck at GND                                        ;
; N        ; Output ; Info     ; Explicitly unconnected                              ;
; Z        ; Output ; Info     ; Explicitly unconnected                              ;
; C        ; Output ; Info     ; Explicitly unconnected                              ;
; V        ; Output ; Info     ; Explicitly unconnected                              ;
+----------+--------+----------+-----------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscvsingle:icpu|datapath:i_datapath|adder:u_pc_target" ;
+------+--------+----------+---------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                 ;
+------+--------+----------+---------------------------------------------------------+
; ci   ; Input  ; Info     ; Stuck at GND                                            ;
; N    ; Output ; Info     ; Explicitly unconnected                                  ;
; Z    ; Output ; Info     ; Explicitly unconnected                                  ;
; C    ; Output ; Info     ; Explicitly unconnected                                  ;
; V    ; Output ; Info     ; Explicitly unconnected                                  ;
+------+--------+----------+---------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscvsingle:icpu|datapath:i_datapath|Csr_Logic:u_Csr_Logic"                               ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; tohost_csr ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscvsingle:icpu|datapath:i_datapath|M_W_DFF:RdM_W"                                         ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; dout[31..12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dout[6..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscvsingle:icpu|datapath:i_datapath|M_W_DFF:InstrM_W"                                      ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; dout[31..15] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dout[11..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscvsingle:icpu|datapath:i_datapath|adder:u_pc_plus4|cla_8bit:CLA_8bit_03" ;
+------+--------+----------+-----------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                     ;
+------+--------+----------+-----------------------------------------------------------------------------+
; c_30 ; Output ; Info     ; Explicitly unconnected                                                      ;
+------+--------+----------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscvsingle:icpu|datapath:i_datapath|adder:u_pc_plus4|cla_8bit:CLA_8bit_02" ;
+------+--------+----------+-----------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                     ;
+------+--------+----------+-----------------------------------------------------------------------------+
; c_30 ; Output ; Info     ; Explicitly unconnected                                                      ;
+------+--------+----------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscvsingle:icpu|datapath:i_datapath|adder:u_pc_plus4|cla_8bit:CLA_8bit_01" ;
+------+--------+----------+-----------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                     ;
+------+--------+----------+-----------------------------------------------------------------------------+
; c_30 ; Output ; Info     ; Explicitly unconnected                                                      ;
+------+--------+----------+-----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscvsingle:icpu|datapath:i_datapath|adder:u_pc_plus4" ;
+----------+--------+----------+----------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                            ;
+----------+--------+----------+----------------------------------------------------+
; b[31..3] ; Input  ; Info     ; Stuck at GND                                       ;
; b[1..0]  ; Input  ; Info     ; Stuck at GND                                       ;
; b[2]     ; Input  ; Info     ; Stuck at VCC                                       ;
; ci       ; Input  ; Info     ; Stuck at GND                                       ;
; N        ; Output ; Info     ; Explicitly unconnected                             ;
; Z        ; Output ; Info     ; Explicitly unconnected                             ;
; C        ; Output ; Info     ; Explicitly unconnected                             ;
; V        ; Output ; Info     ; Explicitly unconnected                             ;
+----------+--------+----------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscvsingle:icpu|D_E_DFF:InstrD_E"                                                          ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; dout[31..15] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dout[11..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riscvsingle:icpu"                                                                         ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; PC[31..14] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; PC[1..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 54                          ;
; cycloneiii_ff         ; 1975                        ;
;     CLR               ; 472                         ;
;     ENA               ; 1061                        ;
;     ENA CLR           ; 110                         ;
;     ENA SCLR          ; 8                           ;
;     SCLR              ; 69                          ;
;     SLD               ; 1                           ;
;     plain             ; 254                         ;
; cycloneiii_lcell_comb ; 3704                        ;
;     arith             ; 47                          ;
;         2 data inputs ; 47                          ;
;     normal            ; 3657                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 7                           ;
;         2 data inputs ; 130                         ;
;         3 data inputs ; 852                         ;
;         4 data inputs ; 2667                        ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 45.00                       ;
; Average LUT depth     ; 13.80                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:08     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Thu Mar  6 20:30:33 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SMU_RV32I_System -c SMU_RV32I_System
Info (16303): High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 64 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/M_W_DFF.sv
    Info (12023): Found entity 1: M_W_DFF File: /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/M_W_DFF.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/F_D_DFF.sv
    Info (12023): Found entity 1: F_D_DFF File: /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/F_D_DFF.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/E_M_DFF.sv
    Info (12023): Found entity 1: E_M_DFF File: /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/E_M_DFF.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/delay.sv
    Info (12023): Found entity 1: delay File: /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/delay.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/D_E_DFF.sv
    Info (12023): Found entity 1: D_E_DFF File: /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/D_E_DFF.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/sync_block.sv
    Info (12023): Found entity 1: sync_block File: /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/sync_block.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_uart/uart_wrap.v
    Info (12023): Found entity 1: uart_wrap File: /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_uart/uart_wrap.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_uart/uart_transmitter.v
    Info (12023): Found entity 1: uart_transmitter File: /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_uart/uart_transmitter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_uart/uart_receiver.v
    Info (12023): Found entity 1: uart_receiver File: /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_uart/uart_receiver.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_uart/uart.v
    Info (12023): Found entity 1: uart File: /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_uart/uart.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_gpio/SEG7_LUT.v
    Info (12023): Found entity 1: SEG7_LUT File: /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_gpio/SEG7_LUT.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_gpio/GPIO.v
    Info (12023): Found entity 1: GPIO File: /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_gpio/GPIO.v Line: 37
    Info (12023): Found entity 2: pulse_gen File: /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_gpio/GPIO.v Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/hazard_block/stall.sv
    Info (12023): Found entity 1: stall File: /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/hazard_block/stall.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/hazard_block/hazard_unit.sv
    Info (12023): Found entity 1: hazard_unit File: /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/hazard_block/hazard_unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/hazard_block/flush.sv
    Info (12023): Found entity 1: flush File: /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/hazard_block/flush.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/mux3.sv
    Info (12023): Found entity 1: mux3 File: /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/mux3.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/mux2.sv
    Info (12023): Found entity 1: mux2 File: /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/mux2.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/flopr.sv
    Info (12023): Found entity 1: flopr File: /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/flopr.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/flopenr.sv
    Info (12023): Found entity 1: flopenr File: /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/flopenr.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/extend.sv
    Info (12023): Found entity 1: extend File: /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/extend.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/be_logic_store.sv
    Info (12023): Found entity 1: be_logic_store File: /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/be_logic_store.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/be_logic_load.sv
    Info (12023): Found entity 1: be_logic_load File: /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/be_logic_load.sv Line: 1
Info (12021): Found 4 design units, including 4 entities, in source file /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/adder.sv
    Info (12023): Found entity 1: adder File: /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/adder.sv Line: 1
    Info (12023): Found entity 2: cla_8bit File: /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/adder.sv Line: 33
    Info (12023): Found entity 3: cla_unit_8bit File: /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/adder.sv Line: 70
    Info (12023): Found entity 4: full_adder File: /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/adder.sv Line: 91
Info (12021): Found 1 design units, including 1 entities, in source file /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/TimerCounter.v
    Info (12023): Found entity 1: TimerCounter File: /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/TimerCounter.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/tbman_wrap.v
    Info (12023): Found entity 1: tbman_wrap File: /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/tbman_wrap.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/tbman_regs.v
    Info (12023): Found entity 1: tbman_regs File: /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/tbman_regs.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/tbman_apbs.v
    Info (12023): Found entity 1: tbman_apbs File: /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/tbman_apbs.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/SMU_RV32I_System.v
    Info (12023): Found entity 1: SMU_RV32I_System File: /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/SMU_RV32I_System.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/riscvsingle.sv
    Info (12023): Found entity 1: riscvsingle File: /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/riscvsingle.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/regfile.sv
    Info (12023): Found entity 1: regfile File: /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/regfile.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/reg_file_async.v
    Info (12023): Found entity 1: reg_file_async File: /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/reg_file_async.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/maindec.sv
    Info (12023): Found entity 1: maindec File: /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/maindec.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/dualport_mem_synch_rw_dualclk.sv
    Info (12023): Found entity 1: dualport_mem_synch_rw_dualclk File: /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/dualport_mem_synch_rw_dualclk.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/datapath.sv
    Info (12023): Found entity 1: datapath File: /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/datapath.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/data_mux.v
    Info (12023): Found entity 1: data_mux File: /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/data_mux.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/Csr_Logic.sv
    Info (12023): Found entity 1: Csr_Logic File: /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/Csr_Logic.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/controller.sv
    Info (12023): Found entity 1: controller File: /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/controller.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/Branch_Logic.sv
    Info (12023): Found entity 1: Branch_Logic File: /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/Branch_Logic.sv Line: 1
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../src/myCPU/pipeline_sync/rev06_sync/ASYNC_RAM_DP_WBE.v(24) File: /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/ASYNC_RAM_DP_WBE.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/ASYNC_RAM_DP_WBE.v
    Info (12023): Found entity 1: ASYNC_RAM_DP_WBE File: /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/ASYNC_RAM_DP_WBE.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/aludec.sv
    Info (12023): Found entity 1: aludec File: /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/aludec.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/alu.sv
    Info (12023): Found entity 1: alu File: /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/alu.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/Addr_Decoder.v
    Info (12023): Found entity 1: Addr_Decoder File: /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/Addr_Decoder.v Line: 3
Info (12127): Elaborating entity "SMU_RV32I_System" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at SMU_RV32I_System.v(88): object "rst" assigned a value but never read File: /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/SMU_RV32I_System.v Line: 88
Info (12128): Elaborating entity "E_M_DFF" for hierarchy "E_M_DFF:RegWriteE_M" File: /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/SMU_RV32I_System.v Line: 93
Info (12128): Elaborating entity "E_M_DFF" for hierarchy "E_M_DFF:MemWriteE_M" File: /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/SMU_RV32I_System.v Line: 94
Info (12128): Elaborating entity "riscvsingle" for hierarchy "riscvsingle:icpu" File: /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/SMU_RV32I_System.v Line: 124
Info (12128): Elaborating entity "flush" for hierarchy "riscvsingle:icpu|flush:u_flush" File: /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/riscvsingle.sv Line: 57
Info (12128): Elaborating entity "sync_block" for hierarchy "riscvsingle:icpu|sync_block:u_sync_block" File: /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/riscvsingle.sv Line: 62
Info (12128): Elaborating entity "delay" for hierarchy "riscvsingle:icpu|delay:u_stall_1d" File: /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/riscvsingle.sv Line: 64
Info (12128): Elaborating entity "delay" for hierarchy "riscvsingle:icpu|delay:InstrD_1d" File: /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/riscvsingle.sv Line: 66
Info (12128): Elaborating entity "controller" for hierarchy "riscvsingle:icpu|controller:u_controller" File: /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/riscvsingle.sv Line: 84
Info (12128): Elaborating entity "maindec" for hierarchy "riscvsingle:icpu|controller:u_controller|maindec:mdec" File: /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/controller.sv Line: 41
Info (12128): Elaborating entity "aludec" for hierarchy "riscvsingle:icpu|controller:u_controller|aludec:adec" File: /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/controller.sv Line: 49
Warning (10240): Verilog HDL Always Construct warning at aludec.sv(17): inferring latch(es) for variable "ALUControl", which holds its previous value in one or more paths through the always construct File: /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/aludec.sv Line: 17
Info (10041): Inferred latch for "ALUControl[0]" at aludec.sv(19) File: /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/aludec.sv Line: 19
Info (10041): Inferred latch for "ALUControl[1]" at aludec.sv(19) File: /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/aludec.sv Line: 19
Info (10041): Inferred latch for "ALUControl[2]" at aludec.sv(19) File: /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/aludec.sv Line: 19
Info (10041): Inferred latch for "ALUControl[3]" at aludec.sv(19) File: /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/aludec.sv Line: 19
Info (10041): Inferred latch for "ALUControl[4]" at aludec.sv(19) File: /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/aludec.sv Line: 19
Info (12128): Elaborating entity "D_E_DFF" for hierarchy "riscvsingle:icpu|D_E_DFF:InstrD_E" File: /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/riscvsingle.sv Line: 86
Info (12128): Elaborating entity "D_E_DFF" for hierarchy "riscvsingle:icpu|D_E_DFF:BranchD_E" File: /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/riscvsingle.sv Line: 87
Info (12128): Elaborating entity "D_E_DFF" for hierarchy "riscvsingle:icpu|D_E_DFF:JumpD_E" File: /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/riscvsingle.sv Line: 88
Info (12128): Elaborating entity "D_E_DFF" for hierarchy "riscvsingle:icpu|D_E_DFF:ALUControlD_E" File: /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/riscvsingle.sv Line: 91
Info (12128): Elaborating entity "Branch_Logic" for hierarchy "riscvsingle:icpu|Branch_Logic:u_branch" File: /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/riscvsingle.sv Line: 115
Info (12128): Elaborating entity "datapath" for hierarchy "riscvsingle:icpu|datapath:i_datapath" File: /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/riscvsingle.sv Line: 145
Info (12128): Elaborating entity "mux3" for hierarchy "riscvsingle:icpu|datapath:i_datapath|mux3:u_pc_next_mux3" File: /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/datapath.sv Line: 111
Info (12128): Elaborating entity "flopr" for hierarchy "riscvsingle:icpu|datapath:i_datapath|flopr:u_pc_register" File: /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/datapath.sv Line: 122
Info (12128): Elaborating entity "adder" for hierarchy "riscvsingle:icpu|datapath:i_datapath|adder:u_pc_plus4" File: /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/datapath.sv Line: 133
Info (12128): Elaborating entity "cla_8bit" for hierarchy "riscvsingle:icpu|datapath:i_datapath|adder:u_pc_plus4|cla_8bit:CLA_8bit_01" File: /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/adder.sv Line: 21
Info (12128): Elaborating entity "full_adder" for hierarchy "riscvsingle:icpu|datapath:i_datapath|adder:u_pc_plus4|cla_8bit:CLA_8bit_01|full_adder:fa0" File: /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/adder.sv Line: 49
Info (12128): Elaborating entity "cla_unit_8bit" for hierarchy "riscvsingle:icpu|datapath:i_datapath|adder:u_pc_plus4|cla_8bit:CLA_8bit_01|cla_unit_8bit:u_cla_unit" File: /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/building_blocks/adder.sv Line: 63
Info (12128): Elaborating entity "F_D_DFF" for hierarchy "riscvsingle:icpu|datapath:i_datapath|F_D_DFF:PCF_D" File: /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/datapath.sv Line: 135
Info (12128): Elaborating entity "D_E_DFF" for hierarchy "riscvsingle:icpu|datapath:i_datapath|D_E_DFF:PCD_E" File: /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/datapath.sv Line: 139
Info (12128): Elaborating entity "D_E_DFF" for hierarchy "riscvsingle:icpu|datapath:i_datapath|D_E_DFF:ImmExtD_E" File: /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/datapath.sv Line: 142
Info (12128): Elaborating entity "E_M_DFF" for hierarchy "riscvsingle:icpu|datapath:i_datapath|E_M_DFF:InstrE_M" File: /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/datapath.sv Line: 151
Info (12128): Elaborating entity "E_M_DFF" for hierarchy "riscvsingle:icpu|datapath:i_datapath|E_M_DFF:ResultSrcE_M" File: /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/datapath.sv Line: 156
Info (12128): Elaborating entity "E_M_DFF" for hierarchy "riscvsingle:icpu|datapath:i_datapath|E_M_DFF:PCE_M" File: /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/datapath.sv Line: 158
Info (12128): Elaborating entity "M_W_DFF" for hierarchy "riscvsingle:icpu|datapath:i_datapath|M_W_DFF:PC_plus4M_W" File: /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/datapath.sv Line: 161
Info (12128): Elaborating entity "M_W_DFF" for hierarchy "riscvsingle:icpu|datapath:i_datapath|M_W_DFF:InstrM_W" File: /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/datapath.sv Line: 164
Info (12128): Elaborating entity "M_W_DFF" for hierarchy "riscvsingle:icpu|datapath:i_datapath|M_W_DFF:RegWriteM_W" File: /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/datapath.sv Line: 166
Info (12128): Elaborating entity "M_W_DFF" for hierarchy "riscvsingle:icpu|datapath:i_datapath|M_W_DFF:ResultSrcM_W" File: /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/datapath.sv Line: 167
Info (12128): Elaborating entity "hazard_unit" for hierarchy "riscvsingle:icpu|datapath:i_datapath|hazard_unit:u_hazardD_unit" File: /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/datapath.sv Line: 170
Info (12128): Elaborating entity "stall" for hierarchy "riscvsingle:icpu|datapath:i_datapath|stall:u_stall" File: /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/datapath.sv Line: 177
Info (12128): Elaborating entity "extend" for hierarchy "riscvsingle:icpu|datapath:i_datapath|extend:u_Extend" File: /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/datapath.sv Line: 184
Info (12128): Elaborating entity "Csr_Logic" for hierarchy "riscvsingle:icpu|datapath:i_datapath|Csr_Logic:u_Csr_Logic" File: /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/datapath.sv Line: 194
Info (12128): Elaborating entity "reg_file_async" for hierarchy "riscvsingle:icpu|datapath:i_datapath|reg_file_async:rf" File: /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/datapath.sv Line: 229
Warning (10030): Net "mem[0]" at reg_file_async.v(10) has no driver or initial value, using a default initial value '0' File: /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/reg_file_async.v Line: 10
Info (12128): Elaborating entity "mux2" for hierarchy "riscvsingle:icpu|datapath:i_datapath|mux2:u_alu_mux2" File: /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/datapath.sv Line: 244
Info (12128): Elaborating entity "alu" for hierarchy "riscvsingle:icpu|datapath:i_datapath|alu:u_ALU" File: /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/datapath.sv Line: 257
Info (12128): Elaborating entity "be_logic_load" for hierarchy "riscvsingle:icpu|datapath:i_datapath|be_logic_load:u_be_load" File: /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/datapath.sv Line: 266
Info (12128): Elaborating entity "be_logic_store" for hierarchy "riscvsingle:icpu|datapath:i_datapath|be_logic_store:u_be_store" File: /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/datapath.sv Line: 275
Info (12128): Elaborating entity "dualport_mem_synch_rw_dualclk" for hierarchy "dualport_mem_synch_rw_dualclk:imem" File: /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/SMU_RV32I_System.v Line: 148
Info (10648): Verilog HDL Display System Task info at dualport_mem_synch_rw_dualclk.sv(44): MIF_HEX_PASS File: /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/dualport_mem_synch_rw_dualclk.sv Line: 44
Warning (10850): Verilog HDL warning at dualport_mem_synch_rw_dualclk.sv(45): number of words (879) in memory file does not match the number of elements in the address range [0:4095] File: /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/dualport_mem_synch_rw_dualclk.sv Line: 45
Info (12128): Elaborating entity "data_mux" for hierarchy "data_mux:u_data_mux" File: /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/SMU_RV32I_System.v Line: 217
Info (12128): Elaborating entity "Addr_Decoder" for hierarchy "Addr_Decoder:iDecoder" File: /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/SMU_RV32I_System.v Line: 229
Info (12128): Elaborating entity "TimerCounter" for hierarchy "TimerCounter:iTimer" File: /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/SMU_RV32I_System.v Line: 244
Info (12128): Elaborating entity "tbman_wrap" for hierarchy "tbman_wrap:u_tbman_wrap" File: /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/SMU_RV32I_System.v Line: 258
Info (12128): Elaborating entity "tbman_apbs" for hierarchy "tbman_wrap:u_tbman_wrap|tbman_apbs:u_tbman_apbs" File: /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/tbman_wrap.v Line: 40
Info (12128): Elaborating entity "tbman_regs" for hierarchy "tbman_wrap:u_tbman_wrap|tbman_apbs:u_tbman_apbs|tbman_regs:inst_tbman_regs" File: /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/tbman_apbs.v Line: 80
Warning (10036): Verilog HDL or VHDL warning at tbman_regs.v(59): object "__print_ren" assigned a value but never read File: /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/tbman_regs.v Line: 59
Warning (10036): Verilog HDL or VHDL warning at tbman_regs.v(61): object "__putint_ren" assigned a value but never read File: /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/tbman_regs.v Line: 61
Warning (10036): Verilog HDL or VHDL warning at tbman_regs.v(63): object "__exit_ren" assigned a value but never read File: /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/tbman_regs.v Line: 63
Warning (10036): Verilog HDL or VHDL warning at tbman_regs.v(64): object "__defines_wen" assigned a value but never read File: /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/tbman_regs.v Line: 64
Warning (10036): Verilog HDL or VHDL warning at tbman_regs.v(65): object "__defines_ren" assigned a value but never read File: /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/tbman_regs.v Line: 65
Warning (10036): Verilog HDL or VHDL warning at tbman_regs.v(66): object "__stub_wen" assigned a value but never read File: /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/tbman_regs.v Line: 66
Warning (10036): Verilog HDL or VHDL warning at tbman_regs.v(67): object "__stub_ren" assigned a value but never read File: /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/tbman_regs.v Line: 67
Warning (10036): Verilog HDL or VHDL warning at tbman_regs.v(69): object "__irq_force_ren" assigned a value but never read File: /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/tbman_regs.v Line: 69
Warning (10036): Verilog HDL or VHDL warning at tbman_regs.v(86): object "defines_sim_wdata" assigned a value but never read File: /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/tbman_regs.v Line: 86
Warning (10036): Verilog HDL or VHDL warning at tbman_regs.v(88): object "defines_fpga_wdata" assigned a value but never read File: /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/tbman_regs.v Line: 88
Warning (10036): Verilog HDL or VHDL warning at tbman_regs.v(94): object "stub_uart_wdata" assigned a value but never read File: /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/tbman_regs.v Line: 94
Warning (10036): Verilog HDL or VHDL warning at tbman_regs.v(96): object "stub_spi_wdata" assigned a value but never read File: /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/tbman_regs.v Line: 96
Warning (10036): Verilog HDL or VHDL warning at tbman_regs.v(98): object "stub_pwm_wdata" assigned a value but never read File: /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/tbman_regs.v Line: 98
Info (12128): Elaborating entity "GPIO" for hierarchy "GPIO:U_GPIO" File: /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/SMU_RV32I_System.v Line: 282
Info (12128): Elaborating entity "SEG7_LUT" for hierarchy "GPIO:U_GPIO|SEG7_LUT:u0_SEG7_LUT" File: /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_gpio/GPIO.v Line: 96
Info (12128): Elaborating entity "pulse_gen" for hierarchy "GPIO:U_GPIO|pulse_gen:button1" File: /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_gpio/GPIO.v Line: 161
Info (12128): Elaborating entity "uart_wrap" for hierarchy "uart_wrap:u_uart_wrap" File: /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/SMU_RV32I_System.v Line: 301
Info (12128): Elaborating entity "uart" for hierarchy "uart_wrap:u_uart_wrap|uart:u_uart" File: /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_uart/uart_wrap.v Line: 72
Info (12128): Elaborating entity "uart_transmitter" for hierarchy "uart_wrap:u_uart_wrap|uart:u_uart|uart_transmitter:uatransmit" File: /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_uart/uart.v Line: 37
Warning (10230): Verilog HDL assignment warning at uart_transmitter.v(33): truncated value with size 32 to match size of target (9) File: /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_uart/uart_transmitter.v Line: 33
Warning (10230): Verilog HDL assignment warning at uart_transmitter.v(42): truncated value with size 32 to match size of target (4) File: /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_uart/uart_transmitter.v Line: 42
Info (12128): Elaborating entity "uart_receiver" for hierarchy "uart_wrap:u_uart_wrap|uart:u_uart|uart_receiver:uareceive" File: /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_uart/uart.v Line: 49
Warning (10230): Verilog HDL assignment warning at uart_receiver.v(55): truncated value with size 32 to match size of target (9) File: /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_uart/uart_receiver.v Line: 55
Warning (10230): Verilog HDL assignment warning at uart_receiver.v(65): truncated value with size 32 to match size of target (4) File: /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/peripheral_uart/uart_receiver.v Line: 65
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "dualport_mem_synch_rw_dualclk:imem|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter WIDTH_BYTEENA_A set to 4
        Info (286033): Parameter WIDTH_BYTEENA_B set to 4
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter BYTEENA_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_B set to OLD_DATA
        Info (286033): Parameter INIT_FILE set to db/SMU_RV32I_System.ram0_dualport_mem_synch_rw_dualclk_243bfe62.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "dualport_mem_synch_rw_dualclk:imem|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "WIDTH_BYTEENA_A" = "4"
    Info (12134): Parameter "WIDTH_BYTEENA_B" = "4"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK0"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "BYTEENA_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_B" = "OLD_DATA"
    Info (12134): Parameter "INIT_FILE" = "db/SMU_RV32I_System.ram0_dualport_mem_synch_rw_dualclk_243bfe62.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mod2.tdf
    Info (12023): Found entity 1: altsyncram_mod2 File: /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/quartus/db/altsyncram_mod2.tdf Line: 28
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/quartus/db/SMU_RV32I_System.ram0_dualport_mem_synch_rw_dualclk_243bfe62.hdl.mif" contains "don't care" values -- overwriting them with 0s File: /home1/std251_12/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/quartus/db/SMU_RV32I_System.ram0_dualport_mem_synch_rw_dualclk_243bfe62.hdl.mif" contains "don't care" values -- overwriting them with 0s File: /home1/std251_12/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (13012): Latch riscvsingle:icpu|controller:u_controller|aludec:adec|ALUControl[0] has unsafe behavior File: /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/aludec.sv Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal riscvsingle:icpu|delay:u_FlushD_1d|dout[0] File: /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/delay.sv Line: 25
    Warning (13013): Ports ENA and PRE on the latch are fed by the same signal riscvsingle:icpu|delay:u_FlushD_1d|dout[0] File: /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/delay.sv Line: 25
Info (13000): Registers with preset signals will power-up high File: /home1/std251_12/cpu2025-quartus-/week1x_final_project/hardware/source/myCPU/pipeline_sync/rev06_sync/pipeline_block/D_E_DFF.sv Line: 29
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 60 registers lost all their fanouts during netlist optimizations.
Info (128000): Starting physical synthesis optimizations for speed
Info (332104): Reading SDC File: '../src/SMU_RV32I_System.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332125): Found combinational loop of 4 nodes File: /home1/std251_12/cpu2025-quartus-/altera/RISCV5stage/src/myCPU/pipeline_sync/rev06_sync/aludec.sv Line: 19
    Warning (332126): Node "icpu|u_controller|adec|ALUControl[0]|combout"
    Warning (332126): Node "icpu|u_controller|adec|ALUControl[0]~10|datac"
    Warning (332126): Node "icpu|u_controller|adec|ALUControl[0]~10|combout"
    Warning (332126): Node "icpu|u_controller|adec|ALUControl[0]|datab"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000     CLOCK_50
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:03
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 5116 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 39 output pins
    Info (21061): Implemented 5030 logic cells
    Info (21064): Implemented 32 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings
    Info: Peak virtual memory: 908 megabytes
    Info: Processing ended: Thu Mar  6 20:30:46 2025
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:21


