5 b 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd nested_block2.1.vcd -o nested_block2.1.cdd -v nested_block2.1.v
3 0 $root "$root" NA 0 0 1
3 0 main "main" nested_block2.1.v 1 27 1
2 1 4 e000e 1 1 4 0 0 b
2 2 4 e000e 1 47 4 1 0 foo.a
2 3 4 90010 1 3a 120008 0 2 1 2 1002 foo
2 4 4 50005 0 1 400 0 0 a
2 5 4 50010 1 36 f00a 3 4
1 b 3 30005 1 0 0 0 1 33 2
1 a 4 30005 1 0 0 0 1 33 2
4 5 5 5
3 1 main.$u0 "main.$u0" nested_block2.1.v 0 14 1
3 2 main.foo "main.foo" nested_block2.1.v 16 25 1
2 6 19 20006 1 3d 131802 0 0 1 2 2 $u1
1 foo 16 850009 1 0 0 0 1 33 2
1 a 17 800008 1 0 0 0 1 33 2
1 c 18 830006 1 0 0 0 1 33 2
4 6 0 0
3 1 main.foo.$u1 "main.foo.$u1" nested_block2.1.v 0 24 1
2 7 20 40008 1 3d 131802 0 0 1 2 2 foo_block
2 8 23 a000a 1 1 808 0 0 c
2 9 23 40006 0 1 c00 0 0 foo
2 10 23 4000a 1 37 80a 8 9
4 10 0 0
4 7 10 10
3 1 main.foo.$u1.foo_block "main.foo.$u1.foo_block" nested_block2.1.v 20 22 1
2 11 21 a000d 1 0 20808 0 0 1 36 1
2 12 21 60006 0 1 c00 0 0 c
2 13 21 6000d 1 37 1180a 11 12
4 13 0 0
