// Seed: 7807736
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    access,
    id_13,
    id_14,
    id_15,
    id_16,
    module_0,
    id_18,
    id_19,
    id_20,
    id_21
);
  input wire id_21;
  inout wire id_20;
  inout wire id_19;
  inout wire id_18;
  output wire id_17;
  output wire id_16;
  output wire id_15;
  input wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  inout wor id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_5 = 1;
endmodule
module module_1 #(
    parameter id_4 = 32'd23
) (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output logic [7:0] id_1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_3,
      id_2,
      id_3,
      id_2,
      id_2,
      id_2,
      id_3,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
  assign id_2 = -1 ? id_2 : id_2;
  assign id_1[1] = "";
  wire _id_4;
  assign id_1[id_4] = -1;
endmodule
