+=============================+=============================+=========================================================================================================================================================================================================+
| Launch Clock                | Capture Clock               | Pin                                                                                                                                                                                                     |
+=============================+=============================+=========================================================================================================================================================================================================+
| clk_out2_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD_reg[15]/D                                                                                                                                            |
| clk_out2_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD_reg[3]/D                                                                                                                                             |
| clk_out2_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD_reg[6]/D                                                                                                                                             |
| clk_out2_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD_reg[14]/D                                                                                                                                            |
| clk_out2_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD_reg[27]/D                                                                                                                                            |
| clk_out2_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD_reg[11]/D                                                                                                                                            |
| clk_out2_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD_reg[23]/D                                                                                                                                            |
| clk_out2_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/CMD_reg[8]/D                                                                                                                                             |
| clk_out1_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/lenet5/inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/fmul_32ns_32ns_32_4_max_dsp_1_U77/din0_buf1_reg[9]/D  |
| clk_out1_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/lenet5/inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/fmul_32ns_32ns_32_4_max_dsp_1_U70/din0_buf1_reg[12]/D |
| clk_out1_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/lenet5/inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/fmul_32ns_32ns_32_4_max_dsp_1_U76/din0_buf1_reg[16]/D |
| clk_out1_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/lenet5/inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/fmul_32ns_32ns_32_4_max_dsp_1_U75/din0_buf1_reg[6]/D  |
| clk_out1_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/lenet5/inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/fmul_32ns_32ns_32_4_max_dsp_1_U70/din1_buf1_reg[3]/D  |
| clk_out1_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/lenet5/inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/fmul_32ns_32ns_32_4_max_dsp_1_U70/din0_buf1_reg[11]/D |
| clk_out1_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/lenet5/inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/fmul_32ns_32ns_32_4_max_dsp_1_U70/din0_buf1_reg[23]/D |
| clk_out1_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/lenet5/inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/fmul_32ns_32ns_32_4_max_dsp_1_U77/din0_buf1_reg[18]/D |
| clk_out1_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/lenet5/inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/fmul_32ns_32ns_32_4_max_dsp_1_U80/din0_buf1_reg[10]/D |
| clk_out1_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/lenet5/inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/fmul_32ns_32ns_32_4_max_dsp_1_U75/din1_buf1_reg[16]/D |
| clk_out1_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/lenet5/inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/fmul_32ns_32ns_32_4_max_dsp_1_U70/din0_buf1_reg[13]/D |
| clk_out1_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/lenet5/inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/fmul_32ns_32ns_32_4_max_dsp_1_U75/din0_buf1_reg[23]/D |
| clk_out1_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/lenet5/inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/fmul_32ns_32ns_32_4_max_dsp_1_U73/din0_buf1_reg[3]/D  |
| clk_out1_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/lenet5/inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/fmul_32ns_32ns_32_4_max_dsp_1_U76/din0_buf1_reg[0]/D  |
| clk_out1_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/lenet5/inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/fmul_32ns_32ns_32_4_max_dsp_1_U70/din1_buf1_reg[31]/D |
| clk_out1_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/lenet5/inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/fmul_32ns_32ns_32_4_max_dsp_1_U70/din0_buf1_reg[24]/D |
| clk_out1_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/lenet5/inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/fmul_32ns_32ns_32_4_max_dsp_1_U77/din0_buf1_reg[25]/D |
| clk_out1_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/lenet5/inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/fmul_32ns_32ns_32_4_max_dsp_1_U76/din0_buf1_reg[3]/D  |
| clk_out1_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/lenet5/inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/fmul_32ns_32ns_32_4_max_dsp_1_U75/din1_buf1_reg[11]/D |
| clk_out1_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/lenet5/inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/fmul_32ns_32ns_32_4_max_dsp_1_U70/din0_buf1_reg[27]/D |
| clk_out1_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/lenet5/inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/fmul_32ns_32ns_32_4_max_dsp_1_U73/din0_buf1_reg[21]/D |
| clk_out1_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/lenet5/inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/fmul_32ns_32ns_32_4_max_dsp_1_U70/din0_buf1_reg[25]/D |
| clk_out1_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/lenet5/inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/fmul_32ns_32ns_32_4_max_dsp_1_U75/din1_buf1_reg[15]/D |
| clk_out1_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/lenet5/inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/fmul_32ns_32ns_32_4_max_dsp_1_U71/din1_buf1_reg[3]/D  |
| clk_out1_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/lenet5/inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/fmul_32ns_32ns_32_4_max_dsp_1_U79/din1_buf1_reg[27]/D |
| clk_out1_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/lenet5/inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/fmul_32ns_32ns_32_4_max_dsp_1_U77/din0_buf1_reg[2]/D  |
| clk_out1_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/lenet5/inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/fmul_32ns_32ns_32_4_max_dsp_1_U75/din1_buf1_reg[8]/D  |
| clk_out1_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/lenet5/inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/fmul_32ns_32ns_32_4_max_dsp_1_U75/din1_buf1_reg[14]/D |
| clk_out1_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/lenet5/inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/fmul_32ns_32ns_32_4_max_dsp_1_U79/din1_buf1_reg[11]/D |
| clk_out1_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/lenet5/inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/fmul_32ns_32ns_32_4_max_dsp_1_U70/din1_buf1_reg[14]/D |
| clk_out1_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/lenet5/inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/fmul_32ns_32ns_32_4_max_dsp_1_U75/din1_buf1_reg[22]/D |
| clk_out1_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/lenet5/inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/fmul_32ns_32ns_32_4_max_dsp_1_U77/din1_buf1_reg[16]/D |
| clk_out1_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/lenet5/inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/fmul_32ns_32ns_32_4_max_dsp_1_U79/din0_buf1_reg[30]/D |
| clk_out1_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/lenet5/inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/fmul_32ns_32ns_32_4_max_dsp_1_U75/din0_buf1_reg[14]/D |
| clk_out1_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/lenet5/inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/fmul_32ns_32ns_32_4_max_dsp_1_U75/din0_buf1_reg[7]/D  |
| clk_out1_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/lenet5/inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/fmul_32ns_32ns_32_4_max_dsp_1_U77/din0_buf1_reg[12]/D |
| clk_out1_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/lenet5/inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/fmul_32ns_32ns_32_4_max_dsp_1_U72/din0_buf1_reg[12]/D |
| clk_out1_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/lenet5/inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/fmul_32ns_32ns_32_4_max_dsp_1_U71/din0_buf1_reg[12]/D |
| clk_out1_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/lenet5/inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/fmul_32ns_32ns_32_4_max_dsp_1_U77/din0_buf1_reg[30]/D |
| clk_out1_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/lenet5/inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/fmul_32ns_32ns_32_4_max_dsp_1_U77/din0_buf1_reg[26]/D |
| clk_out1_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/lenet5/inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/fmul_32ns_32ns_32_4_max_dsp_1_U77/din0_buf1_reg[19]/D |
| clk_out1_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/lenet5/inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/fmul_32ns_32ns_32_4_max_dsp_1_U76/din0_buf1_reg[4]/D  |
| clk_out1_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/lenet5/inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/fmul_32ns_32ns_32_4_max_dsp_1_U76/din1_buf1_reg[18]/D |
| clk_out1_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/lenet5/inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/fmul_32ns_32ns_32_4_max_dsp_1_U71/din1_buf1_reg[7]/D  |
| clk_out1_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/lenet5/inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/fmul_32ns_32ns_32_4_max_dsp_1_U77/din0_buf1_reg[28]/D |
| clk_out1_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/lenet5/inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/fmul_32ns_32ns_32_4_max_dsp_1_U75/din0_buf1_reg[13]/D |
| clk_out1_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/lenet5/inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/fmul_32ns_32ns_32_4_max_dsp_1_U78/din0_buf1_reg[21]/D |
| clk_out1_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/lenet5/inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/fmul_32ns_32ns_32_4_max_dsp_1_U77/din0_buf1_reg[5]/D  |
| clk_out1_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/lenet5/inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/fmul_32ns_32ns_32_4_max_dsp_1_U80/din0_buf1_reg[11]/D |
| clk_out1_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/lenet5/inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/fmul_32ns_32ns_32_4_max_dsp_1_U76/din0_buf1_reg[22]/D |
| clk_out1_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/lenet5/inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/fmul_32ns_32ns_32_4_max_dsp_1_U75/din0_buf1_reg[18]/D |
| clk_out1_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/lenet5/inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/fmul_32ns_32ns_32_4_max_dsp_1_U72/din1_buf1_reg[20]/D |
| clk_out1_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/lenet5/inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/fmul_32ns_32ns_32_4_max_dsp_1_U76/din1_buf1_reg[6]/D  |
| clk_out1_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/lenet5/inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/fmul_32ns_32ns_32_4_max_dsp_1_U71/din1_buf1_reg[16]/D |
| clk_out1_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/lenet5/inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/fmul_32ns_32ns_32_4_max_dsp_1_U72/din0_buf1_reg[6]/D  |
| clk_out1_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/lenet5/inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/fmul_32ns_32ns_32_4_max_dsp_1_U76/din1_buf1_reg[1]/D  |
| clk_out1_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/lenet5/inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/fmul_32ns_32ns_32_4_max_dsp_1_U74/din0_buf1_reg[11]/D |
| clk_out1_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/lenet5/inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/fmul_32ns_32ns_32_4_max_dsp_1_U71/din1_buf1_reg[5]/D  |
| clk_out1_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/lenet5/inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/fmul_32ns_32ns_32_4_max_dsp_1_U79/din0_buf1_reg[22]/D |
| clk_out1_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/lenet5/inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/fmul_32ns_32ns_32_4_max_dsp_1_U77/din0_buf1_reg[23]/D |
| clk_out1_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/lenet5/inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/fmul_32ns_32ns_32_4_max_dsp_1_U72/din0_buf1_reg[4]/D  |
| clk_out1_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/lenet5/inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/fmul_32ns_32ns_32_4_max_dsp_1_U72/din0_buf1_reg[9]/D  |
| clk_out1_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/lenet5/inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/fmul_32ns_32ns_32_4_max_dsp_1_U70/din1_buf1_reg[11]/D |
| clk_out1_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/lenet5/inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/fmul_32ns_32ns_32_4_max_dsp_1_U78/din0_buf1_reg[13]/D |
| clk_out1_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/lenet5/inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/fmul_32ns_32ns_32_4_max_dsp_1_U78/din0_buf1_reg[7]/D  |
| clk_out1_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/lenet5/inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/fmul_32ns_32ns_32_4_max_dsp_1_U70/din0_buf1_reg[29]/D |
| clk_out1_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/lenet5/inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/fmul_32ns_32ns_32_4_max_dsp_1_U71/din1_buf1_reg[0]/D  |
| clk_out1_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/lenet5/inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/fmul_32ns_32ns_32_4_max_dsp_1_U76/din1_buf1_reg[30]/D |
| clk_out1_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/lenet5/inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/fmul_32ns_32ns_32_4_max_dsp_1_U70/din1_buf1_reg[25]/D |
| clk_out1_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/lenet5/inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/fmul_32ns_32ns_32_4_max_dsp_1_U77/din0_buf1_reg[3]/D  |
| clk_out1_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/lenet5/inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/fmul_32ns_32ns_32_4_max_dsp_1_U77/din1_buf1_reg[14]/D |
| clk_out1_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/lenet5/inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/fmul_32ns_32ns_32_4_max_dsp_1_U74/din1_buf1_reg[12]/D |
| clk_out1_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/lenet5/inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/fmul_32ns_32ns_32_4_max_dsp_1_U77/din0_buf1_reg[0]/D  |
| clk_out1_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/lenet5/inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/fmul_32ns_32ns_32_4_max_dsp_1_U77/din1_buf1_reg[0]/D  |
| clk_out1_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/lenet5/inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/fmul_32ns_32ns_32_4_max_dsp_1_U74/din0_buf1_reg[27]/D |
| clk_out1_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/lenet5/inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/fmul_32ns_32ns_32_4_max_dsp_1_U70/din0_buf1_reg[9]/D  |
| clk_out1_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/lenet5/inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/fmul_32ns_32ns_32_4_max_dsp_1_U78/din1_buf1_reg[25]/D |
| clk_out1_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/lenet5/inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/fmul_32ns_32ns_32_4_max_dsp_1_U73/din0_buf1_reg[15]/D |
| clk_out1_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/lenet5/inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/fmul_32ns_32ns_32_4_max_dsp_1_U75/din0_buf1_reg[16]/D |
| clk_out1_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/lenet5/inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/fmul_32ns_32ns_32_4_max_dsp_1_U76/din0_buf1_reg[23]/D |
| clk_out1_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/lenet5/inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/fmul_32ns_32ns_32_4_max_dsp_1_U79/din0_buf1_reg[21]/D |
| clk_out1_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/lenet5/inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/fmul_32ns_32ns_32_4_max_dsp_1_U78/din0_buf1_reg[2]/D  |
| clk_out1_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/lenet5/inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/fmul_32ns_32ns_32_4_max_dsp_1_U76/din0_buf1_reg[26]/D |
| clk_out1_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/lenet5/inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/fmul_32ns_32ns_32_4_max_dsp_1_U71/din0_buf1_reg[8]/D  |
| clk_out1_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/lenet5/inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/fmul_32ns_32ns_32_4_max_dsp_1_U70/din0_buf1_reg[30]/D |
| clk_out1_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/lenet5/inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/fmul_32ns_32ns_32_4_max_dsp_1_U76/din0_buf1_reg[15]/D |
| clk_out1_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/lenet5/inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/fmul_32ns_32ns_32_4_max_dsp_1_U77/din0_buf1_reg[21]/D |
| clk_out1_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/lenet5/inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/fmul_32ns_32ns_32_4_max_dsp_1_U74/din1_buf1_reg[5]/D  |
| clk_out1_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/lenet5/inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/fmul_32ns_32ns_32_4_max_dsp_1_U77/din0_buf1_reg[6]/D  |
| clk_out1_lenet5_clk_wiz_0_0 | clk_out1_lenet5_clk_wiz_0_0 | lenet5_i/lenet5/inst/grp_Convolution2d_float_1_fu_152/grp_Convolution2d_float_1_Pipeline_VITIS_LOOP_110_4_VITIS_LOOP_111_5_VITIS_LOOP_112_6_fu_66/fmul_32ns_32ns_32_4_max_dsp_1_U71/din0_buf1_reg[13]/D |
+-----------------------------+-----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
