<profile>

<section name = "Vivado HLS Report for 'Conv2D'" level="0">
<item name = "Date">Tue Oct 15 13:26:23 2024
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">Conv</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">10.00</item>
<item name = "Clock uncertainty (ns)">1.25</item>
<item name = "Estimated clock period (ns)">8.750</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">16, ?, 16, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">0, ?, 3 ~ 196751030195601411, -, -, 0 ~ 65535, no</column>
<column name=" + Loop 1.1">0, 196751030195601408, 8 ~ 96069838962696, -, -, 0 ~ 2048, no</column>
<column name="  ++ Loop 1.1.1">0, 96069838962688, 11 ~ 46909101056, -, -, 0 ~ 2048, no</column>
<column name="   +++ Loop 1.1.1.1">0, 46909101045, 2 ~ 715787, -, -, 0 ~ 65535, no</column>
<column name="    ++++ Loop 1.1.1.1.1">0, 715785, 2 ~ 2807, -, -, 0 ~ 255, no</column>
<column name="     +++++ Loop 1.1.1.1.1.1">0, 2805, 2 ~ 11, -, -, 0 ~ 255, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, 5, -, -</column>
<column name="Expression">-, 6, 0, 782</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">2, -, 1147, 1291</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 89</column>
<column name="Register">-, -, 1573, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">~0, 5, 2, 4</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="Conv2D_AXILiteS_s_axi_U">Conv2D_AXILiteS_s_axi, 0, 0, 302, 440</column>
<column name="Conv2D_gmem_m_axi_U">Conv2D_gmem_m_axi, 2, 0, 537, 677</column>
<column name="Conv2D_sdiv_12s_9bkb_U1">Conv2D_sdiv_12s_9bkb, 0, 0, 154, 87</column>
<column name="Conv2D_sdiv_12s_9bkb_U2">Conv2D_sdiv_12s_9bkb, 0, 0, 154, 87</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="Conv2D_mac_muladdeOg_U5">Conv2D_mac_muladdeOg, i0 + i1 * i2</column>
<column name="Conv2D_mac_muladdfYi_U6">Conv2D_mac_muladdfYi, i0 * i1 + i2</column>
<column name="Conv2D_mac_muladdg8j_U7">Conv2D_mac_muladdg8j, i0 + i1 * i2</column>
<column name="Conv2D_mul_mul_16cud_U3">Conv2D_mul_mul_16cud, i0 * i1</column>
<column name="Conv2D_mul_mul_24dEe_U4">Conv2D_mul_mul_24dEe, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ret_V_3_fu_681_p2">*, 2, 0, 21, 8, 32</column>
<column name="ret_V_4_fu_689_p2">*, 2, 0, 29, 8, 40</column>
<column name="tmp_7_fu_731_p2">*, 2, 0, 37, 13, 28</column>
<column name="addconv_fu_1001_p2">+, 0, 0, 16, 16, 16</column>
<column name="biases_V6_sum_fu_662_p2">+, 0, 0, 32, 32, 32</column>
<column name="ic_fu_802_p2">+, 0, 0, 16, 16, 1</column>
<column name="ih_fu_839_p2">+, 0, 0, 20, 20, 20</column>
<column name="in_data_V2_sum_fu_947_p2">+, 0, 0, 33, 33, 33</column>
<column name="iw_fu_876_p2">+, 0, 0, 20, 20, 20</column>
<column name="kh_fu_833_p2">+, 0, 0, 8, 8, 1</column>
<column name="kw_fu_870_p2">+, 0, 0, 8, 8, 1</column>
<column name="next_mul1_fu_638_p2">+, 0, 0, 32, 32, 32</column>
<column name="next_mul2_fu_698_p2">+, 0, 0, 19, 19, 19</column>
<column name="next_mul3_fu_762_p2">+, 0, 0, 19, 19, 19</column>
<column name="next_mul4_fu_787_p2">+, 0, 0, 24, 24, 24</column>
<column name="next_mul5_fu_792_p2">+, 0, 0, 24, 24, 24</column>
<column name="next_mul_fu_819_p2">+, 0, 0, 16, 16, 16</column>
<column name="oc_fu_652_p2">+, 0, 0, 16, 16, 1</column>
<column name="oh_fu_716_p2">+, 0, 0, 12, 12, 1</column>
<column name="out_data_V8_sum_fu_739_p2">+, 0, 0, 33, 33, 33</column>
<column name="output_height_fu_585_p2">+, 0, 0, 13, 13, 1</column>
<column name="output_width_fu_571_p2">+, 0, 0, 13, 13, 1</column>
<column name="ow_fu_776_p2">+, 0, 0, 12, 12, 1</column>
<column name="ret_V_2_tr_fu_505_p2">+, 0, 0, 11, 11, 11</column>
<column name="ret_V_5_tr_fu_539_p2">+, 0, 0, 11, 11, 11</column>
<column name="ret_V_9_fu_919_p2">+, 0, 0, 33, 33, 33</column>
<column name="tmp3_fu_928_p2">+, 0, 0, 16, 16, 16</column>
<column name="tmp_17_fu_938_p2">+, 0, 0, 48, 48, 48</column>
<column name="tmp_5_fu_722_p2">+, 0, 0, 28, 28, 28</column>
<column name="weights_V4_sum_fu_962_p2">+, 0, 0, 49, 49, 49</column>
<column name="ret_V_2_fu_529_p2">-, 0, 0, 9, 9, 9</column>
<column name="ret_V_fu_483_p2">-, 0, 0, 9, 9, 9</column>
<column name="tmp_12_fu_782_p2">-, 0, 0, 20, 20, 20</column>
<column name="tmp_4_fu_754_p2">-, 0, 0, 20, 20, 20</column>
<column name="ap_block_state23_io">and, 0, 0, 1, 1, 1</column>
<column name="or_cond5_fu_910_p2">and, 0, 0, 1, 1, 1</column>
<column name="tmp1_fu_904_p2">and, 0, 0, 1, 1, 1</column>
<column name="exitcond1_fu_797_p2">icmp, 0, 0, 7, 16, 16</column>
<column name="exitcond2_fu_828_p2">icmp, 0, 0, 4, 8, 8</column>
<column name="exitcond3_fu_647_p2">icmp, 0, 0, 7, 16, 16</column>
<column name="exitcond_fu_865_p2">icmp, 0, 0, 4, 8, 8</column>
<column name="tmp_11_fu_771_p2">icmp, 0, 0, 6, 13, 13</column>
<column name="tmp_14_fu_852_p2">icmp, 0, 0, 8, 20, 20</column>
<column name="tmp_16_fu_899_p2">icmp, 0, 0, 8, 20, 20</column>
<column name="tmp_2_fu_711_p2">icmp, 0, 0, 6, 13, 13</column>
<column name="rev_fu_893_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">11, 49, 1, 49</column>
<column name="ap_phi_mux_p_Val2_2_be_phi_fu_424_p6">3, 2, 16, 32</column>
<column name="ap_sig_ioackin_gmem_ARREADY">3, 2, 1, 2</column>
<column name="ap_sig_ioackin_gmem_AWREADY">3, 2, 1, 2</column>
<column name="ap_sig_ioackin_gmem_WREADY">3, 2, 1, 2</column>
<column name="gmem_ARADDR">3, 4, 32, 128</column>
<column name="gmem_blk_n_AR">3, 2, 1, 2</column>
<column name="gmem_blk_n_AW">3, 2, 1, 2</column>
<column name="gmem_blk_n_B">3, 2, 1, 2</column>
<column name="gmem_blk_n_R">3, 2, 1, 2</column>
<column name="gmem_blk_n_W">3, 2, 1, 2</column>
<column name="i_op_assign_1_reg_329">3, 2, 16, 32</column>
<column name="i_op_assign_2_reg_374">3, 2, 8, 16</column>
<column name="i_op_assign_3_reg_409">3, 2, 8, 16</column>
<column name="i_op_assign_4_reg_273">3, 2, 12, 24</column>
<column name="i_op_assign_5_reg_295">3, 2, 12, 24</column>
<column name="i_op_assign_reg_251">3, 2, 16, 32</column>
<column name="p_0367_2_reg_362">3, 2, 16, 32</column>
<column name="p_Val2_2_be_reg_420">3, 2, 16, 32</column>
<column name="p_Val2_2_reg_397">3, 2, 16, 32</column>
<column name="p_Val2_s_reg_317">3, 2, 16, 32</column>
<column name="phi_mul2_reg_284">3, 2, 19, 38</column>
<column name="phi_mul3_reg_306">3, 2, 19, 38</column>
<column name="ret_V_10_reg_262">3, 2, 32, 64</column>
<column name="ret_V_11_reg_351">3, 2, 24, 48</column>
<column name="ret_V_12_reg_385">3, 2, 16, 32</column>
<column name="ret_V_5_reg_340">3, 2, 24, 48</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="addconv_reg_1411">16, 0, 16, 0</column>
<column name="ap_CS_fsm">48, 0, 48, 0</column>
<column name="ap_reg_ioackin_gmem_ARREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_gmem_AWREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_gmem_WREADY">1, 0, 1, 0</column>
<column name="gmem_addr_1_reg_1288">32, 0, 32, 0</column>
<column name="gmem_addr_2_read_reg_1396">16, 0, 16, 0</column>
<column name="gmem_addr_2_reg_1384">32, 0, 32, 0</column>
<column name="gmem_addr_3_read_reg_1401">16, 0, 16, 0</column>
<column name="gmem_addr_3_reg_1390">32, 0, 32, 0</column>
<column name="gmem_addr_reg_1249">32, 0, 32, 0</column>
<column name="i_op_assign_1_reg_329">16, 0, 16, 0</column>
<column name="i_op_assign_2_reg_374">8, 0, 8, 0</column>
<column name="i_op_assign_3_reg_409">8, 0, 8, 0</column>
<column name="i_op_assign_4_reg_273">12, 0, 12, 0</column>
<column name="i_op_assign_5_reg_295">12, 0, 12, 0</column>
<column name="i_op_assign_reg_251">16, 0, 16, 0</column>
<column name="ic_reg_1330">16, 0, 16, 0</column>
<column name="in_channel_V_read_reg_1077">16, 0, 16, 0</column>
<column name="input_height_V_read_reg_1038">8, 0, 8, 0</column>
<column name="input_width_V_read_reg_1044">8, 0, 8, 0</column>
<column name="kernel_size_V_read_reg_1061">8, 0, 8, 0</column>
<column name="kh_reg_1353">8, 0, 8, 0</column>
<column name="kw_reg_1375">8, 0, 8, 0</column>
<column name="lhs_V_7_cast_reg_1335">32, 0, 33, 1</column>
<column name="next_mul1_reg_1231">32, 0, 32, 0</column>
<column name="next_mul2_reg_1270">19, 0, 19, 0</column>
<column name="next_mul3_reg_1299">19, 0, 19, 0</column>
<column name="next_mul4_reg_1317">24, 0, 24, 0</column>
<column name="next_mul5_reg_1322">24, 0, 24, 0</column>
<column name="next_mul_reg_1345">16, 0, 16, 0</column>
<column name="oc_reg_1239">16, 0, 16, 0</column>
<column name="oh_reg_1278">12, 0, 12, 0</column>
<column name="or_cond5_reg_1380">1, 0, 1, 0</column>
<column name="out_channel_V_read_reg_1072">16, 0, 16, 0</column>
<column name="output_height_cast_c_reg_1154">28, 0, 28, 0</column>
<column name="output_height_reg_1149">13, 0, 13, 0</column>
<column name="output_width_cast_reg_1144">32, 0, 32, 0</column>
<column name="output_width_reg_1139">13, 0, 13, 0</column>
<column name="ow_reg_1307">12, 0, 12, 0</column>
<column name="p_0367_2_reg_362">16, 0, 16, 0</column>
<column name="p_Val2_1_reg_1406">16, 0, 16, 0</column>
<column name="p_Val2_2_be_reg_420">16, 0, 16, 0</column>
<column name="p_Val2_2_reg_397">16, 0, 16, 0</column>
<column name="p_Val2_s_reg_317">16, 0, 16, 0</column>
<column name="padding_V_read_reg_1051">8, 0, 8, 0</column>
<column name="phi_mul20_cast_reg_1265">19, 0, 20, 1</column>
<column name="phi_mul2_reg_284">19, 0, 19, 0</column>
<column name="phi_mul3_reg_306">19, 0, 19, 0</column>
<column name="ret_V_10_reg_262">32, 0, 32, 0</column>
<column name="ret_V_11_reg_351">24, 0, 24, 0</column>
<column name="ret_V_12_reg_385">16, 0, 16, 0</column>
<column name="ret_V_3_reg_1255">40, 0, 40, 0</column>
<column name="ret_V_4_reg_1260">48, 0, 48, 0</column>
<column name="ret_V_5_reg_340">24, 0, 24, 0</column>
<column name="ret_V_s_reg_1367">33, 0, 33, 0</column>
<column name="rhs_V_10_cast_reg_1216">8, 0, 32, 24</column>
<column name="rhs_V_11_cast_reg_1201">8, 0, 48, 40</column>
<column name="rhs_V_2_cast1_reg_1206">8, 0, 16, 8</column>
<column name="rhs_V_2_cast_reg_1211">8, 0, 24, 16</column>
<column name="rhs_V_3_cast_reg_1181">8, 0, 24, 16</column>
<column name="rhs_V_4_cast_reg_1186">8, 0, 32, 24</column>
<column name="rhs_V_5_cast_cast_reg_1191">8, 0, 28, 20</column>
<column name="rhs_V_8_cast_reg_1221">16, 0, 32, 16</column>
<column name="rhs_V_9_cast_reg_1196">8, 0, 40, 32</column>
<column name="stride_V_read_reg_1056">8, 0, 8, 0</column>
<column name="tmp2_reg_1340">48, 0, 48, 0</column>
<column name="tmp_10_reg_1226">13, 0, 32, 19</column>
<column name="tmp_12_reg_1312">20, 0, 20, 0</column>
<column name="tmp_13_reg_1358">1, 0, 1, 0</column>
<column name="tmp_14_reg_1362">1, 0, 1, 0</column>
<column name="tmp_1_cast_reg_1165">8, 0, 20, 12</column>
<column name="tmp_1_reg_1088">31, 0, 31, 0</column>
<column name="tmp_24_cast_reg_1129">31, 0, 49, 18</column>
<column name="tmp_25_cast_reg_1134">31, 0, 33, 2</column>
<column name="tmp_3_cast_reg_1171">8, 0, 20, 12</column>
<column name="tmp_3_reg_1093">31, 0, 31, 0</column>
<column name="tmp_4_cast_reg_1176">8, 0, 20, 12</column>
<column name="tmp_4_reg_1294">20, 0, 20, 0</column>
<column name="tmp_7_reg_1283">32, 0, 32, 0</column>
<column name="tmp_8_reg_1244">28, 0, 28, 0</column>
<column name="tmp_9_cast1_reg_1124">31, 0, 32, 1</column>
<column name="tmp_9_reg_1098">31, 0, 31, 0</column>
<column name="tmp_cast1_reg_1119">31, 0, 33, 2</column>
<column name="tmp_cast_cast_reg_1159">8, 0, 19, 11</column>
<column name="tmp_reg_1083">31, 0, 31, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_AXILiteS_AWVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_AWREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_AWADDR">in, 7, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WDATA">in, 32, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WSTRB">in, 4, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARADDR">in, 7, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RVALID">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RREADY">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RDATA">out, 32, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RRESP">out, 2, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BVALID">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BREADY">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BRESP">out, 2, s_axi, AXILiteS, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, Conv2D, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, Conv2D, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, Conv2D, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">8.75</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'gmem_addr_1_wr_req', ../src/Conv2d/Conv2d.cpp:51">writereq, 8.75, 8.75, -, -, -, m_axi, request, &apos;gmem&apos;, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
