|DE10_LITE_Golden_Top
ADC_CLK_10 => ~NO_FANOUT~
MAX10_CLK1_50 => clk.IN8
MAX10_CLK2_50 => ~NO_FANOUT~
DRAM_ADDR[0] <= <GND>
DRAM_ADDR[1] <= <GND>
DRAM_ADDR[2] <= <GND>
DRAM_ADDR[3] <= <GND>
DRAM_ADDR[4] <= <GND>
DRAM_ADDR[5] <= <GND>
DRAM_ADDR[6] <= <GND>
DRAM_ADDR[7] <= <GND>
DRAM_ADDR[8] <= <GND>
DRAM_ADDR[9] <= <GND>
DRAM_ADDR[10] <= <GND>
DRAM_ADDR[11] <= <GND>
DRAM_ADDR[12] <= <GND>
DRAM_BA[0] <= <GND>
DRAM_BA[1] <= <GND>
DRAM_CAS_N <= <GND>
DRAM_CKE <= <GND>
DRAM_CLK <= <GND>
DRAM_CS_N <= <GND>
DRAM_DQ[0] <> <UNC>
DRAM_DQ[1] <> <UNC>
DRAM_DQ[2] <> <UNC>
DRAM_DQ[3] <> <UNC>
DRAM_DQ[4] <> <UNC>
DRAM_DQ[5] <> <UNC>
DRAM_DQ[6] <> <UNC>
DRAM_DQ[7] <> <UNC>
DRAM_DQ[8] <> <UNC>
DRAM_DQ[9] <> <UNC>
DRAM_DQ[10] <> <UNC>
DRAM_DQ[11] <> <UNC>
DRAM_DQ[12] <> <UNC>
DRAM_DQ[13] <> <UNC>
DRAM_DQ[14] <> <UNC>
DRAM_DQ[15] <> <UNC>
DRAM_LDQM <= <GND>
DRAM_RAS_N <= <GND>
DRAM_UDQM <= <GND>
DRAM_WE_N <= <GND>
HEX0[0] <= <GND>
HEX0[1] <= <GND>
HEX0[2] <= <GND>
HEX0[3] <= <GND>
HEX0[4] <= <GND>
HEX0[5] <= <GND>
HEX0[6] <= <GND>
HEX0[7] <= <GND>
HEX1[0] <= <GND>
HEX1[1] <= <GND>
HEX1[2] <= <GND>
HEX1[3] <= <GND>
HEX1[4] <= <GND>
HEX1[5] <= <GND>
HEX1[6] <= <GND>
HEX1[7] <= <GND>
HEX2[0] <= <GND>
HEX2[1] <= <GND>
HEX2[2] <= <GND>
HEX2[3] <= <GND>
HEX2[4] <= <GND>
HEX2[5] <= <GND>
HEX2[6] <= <GND>
HEX2[7] <= <GND>
HEX3[0] <= <GND>
HEX3[1] <= <GND>
HEX3[2] <= <GND>
HEX3[3] <= <GND>
HEX3[4] <= <GND>
HEX3[5] <= <GND>
HEX3[6] <= <GND>
HEX3[7] <= <GND>
HEX4[0] <= <GND>
HEX4[1] <= <GND>
HEX4[2] <= <GND>
HEX4[3] <= <GND>
HEX4[4] <= <GND>
HEX4[5] <= <GND>
HEX4[6] <= <GND>
HEX4[7] <= <GND>
HEX5[0] <= <GND>
HEX5[1] <= <GND>
HEX5[2] <= <GND>
HEX5[3] <= <GND>
HEX5[4] <= <GND>
HEX5[5] <= <GND>
HEX5[6] <= <GND>
HEX5[7] <= <GND>
KEY[0] => negReset.IN6
KEY[1] => ~NO_FANOUT~
LEDR[0] <= registerFile:rf1.o_debug_flag
LEDR[1] <= registerFile:rf1.o_debug_flag
LEDR[2] <= registerFile:rf1.o_debug_flag
LEDR[3] <= registerFile:rf1.o_debug_flag
LEDR[4] <= registerFile:rf1.o_debug_flag
LEDR[5] <= <GND>
LEDR[6] <= instructionFetch:if1.o_debug_flag
LEDR[7] <= instructionFetch:if1.o_debug_flag
LEDR[8] <= instructionFetch:if1.o_debug_flag
LEDR[9] <= instructionFetch:if1.o_debug_flag
SW[0] => SW[0].IN1
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
VGA_B[0] <= <GND>
VGA_B[1] <= <GND>
VGA_B[2] <= <GND>
VGA_B[3] <= <GND>
VGA_G[0] <= <GND>
VGA_G[1] <= <GND>
VGA_G[2] <= <GND>
VGA_G[3] <= <GND>
VGA_HS <= <GND>
VGA_R[0] <= <GND>
VGA_R[1] <= <GND>
VGA_R[2] <= <GND>
VGA_R[3] <= <GND>
VGA_VS <= <GND>
GSENSOR_CS_N <= <GND>
GSENSOR_INT[1] => ~NO_FANOUT~
GSENSOR_INT[2] => ~NO_FANOUT~
GSENSOR_SCLK <= <GND>
GSENSOR_SDI <> <UNC>
GSENSOR_SDO <> <UNC>
ARDUINO_IO[0] <> <UNC>
ARDUINO_IO[1] <> <UNC>
ARDUINO_IO[2] <> <UNC>
ARDUINO_IO[3] <> <UNC>
ARDUINO_IO[4] <> <UNC>
ARDUINO_IO[5] <> <UNC>
ARDUINO_IO[6] <> <UNC>
ARDUINO_IO[7] <> <UNC>
ARDUINO_IO[8] <> <UNC>
ARDUINO_IO[9] <> <UNC>
ARDUINO_IO[10] <> <UNC>
ARDUINO_IO[11] <> <UNC>
ARDUINO_IO[12] <> <UNC>
ARDUINO_IO[13] <> <UNC>
ARDUINO_IO[14] <> <UNC>
ARDUINO_IO[15] <> <UNC>
ARDUINO_RESET_N <> <UNC>
GPIO[0] <> <UNC>
GPIO[1] <> GPIO[1]
GPIO[3] <> <UNC>
GPIO[4] <> <UNC>
GPIO[5] <> <UNC>
GPIO[6] <> <UNC>
GPIO[7] <> <UNC>
GPIO[8] <> <UNC>
GPIO[9] <> <UNC>
GPIO[10] <> <UNC>
GPIO[11] <> <UNC>
GPIO[12] <> <UNC>
GPIO[13] <> <UNC>
GPIO[14] <> <UNC>
GPIO[15] <> <UNC>
GPIO[16] <> <UNC>
GPIO[17] <> <UNC>
GPIO[18] <> <UNC>
GPIO[19] <> <UNC>
GPIO[20] <> <UNC>
GPIO[21] <> <UNC>
GPIO[22] <> <UNC>
GPIO[23] <> <UNC>
GPIO[24] <> <UNC>
GPIO[25] <> <UNC>
GPIO[26] <> <UNC>
GPIO[27] <> <UNC>
GPIO[28] <> <UNC>
GPIO[29] <> <UNC>
GPIO[30] <> <UNC>
GPIO[31] <> <UNC>
GPIO[32] <> <UNC>
GPIO[33] <> <UNC>
GPIO[34] <> <UNC>
GPIO[35] <> <UNC>


|DE10_LITE_Golden_Top|serial_comm:serial_comm_inst
clk => tx_bit_counter[0].CLK
clk => tx_bit_counter[1].CLK
clk => tx_bit_counter[2].CLK
clk => tx_bit_counter[3].CLK
clk => tx_shift_register[0].CLK
clk => tx_shift_register[1].CLK
clk => tx_shift_register[2].CLK
clk => tx_shift_register[3].CLK
clk => tx_shift_register[4].CLK
clk => tx_shift_register[5].CLK
clk => tx_shift_register[6].CLK
clk => tx_shift_register[7].CLK
clk => tx_shift_register[8].CLK
clk => tx_shift_register[9].CLK
clk => tx_clk_counter[0].CLK
clk => tx_clk_counter[1].CLK
clk => tx_clk_counter[2].CLK
clk => tx_clk_counter[3].CLK
clk => tx_clk_counter[4].CLK
clk => tx_idle~reg0.CLK
clk => tx_stream~reg0.CLK
clk => tx_fsm_state.CLK
clk => rx_bit_counter[0].CLK
clk => rx_bit_counter[1].CLK
clk => rx_bit_counter[2].CLK
clk => rx_clk_counter[0].CLK
clk => rx_clk_counter[1].CLK
clk => rx_clk_counter[2].CLK
clk => rx_clk_counter[3].CLK
clk => rx_clk_counter[4].CLK
clk => rx_byte[0]~reg0.CLK
clk => rx_byte[1]~reg0.CLK
clk => rx_byte[2]~reg0.CLK
clk => rx_byte[3]~reg0.CLK
clk => rx_byte[4]~reg0.CLK
clk => rx_byte[5]~reg0.CLK
clk => rx_byte[6]~reg0.CLK
clk => rx_byte[7]~reg0.CLK
clk => rx_ready_internal.CLK
clk => rx_ready_previous.CLK
clk => rx_internal.CLK
clk => rx_sync_pipe[0].CLK
clk => rx_sync_pipe[1].CLK
clk => clk_enable.CLK
clk => clk_counter[0].CLK
clk => clk_counter[1].CLK
clk => clk_counter[2].CLK
clk => clk_counter[3].CLK
clk => clk_counter[4].CLK
clk => clk_counter[5].CLK
clk => clk_counter[6].CLK
clk => clk_counter[7].CLK
clk => clk_counter[8].CLK
clk => clk_counter[9].CLK
clk => clk_counter[10].CLK
clk => clk_counter[11].CLK
clk => clk_counter[12].CLK
clk => clk_counter[13].CLK
clk => clk_counter[14].CLK
clk => clk_counter[15].CLK
clk => rx_fsm_state~5.DATAIN
rst => tx_idle~reg0.PRESET
rst => tx_stream~reg0.PRESET
rst => tx_fsm_state.ACLR
rst => rx_byte[0]~reg0.ACLR
rst => rx_byte[1]~reg0.ACLR
rst => rx_byte[2]~reg0.ACLR
rst => rx_byte[3]~reg0.ACLR
rst => rx_byte[4]~reg0.ACLR
rst => rx_byte[5]~reg0.ACLR
rst => rx_byte[6]~reg0.ACLR
rst => rx_byte[7]~reg0.ACLR
rst => rx_ready_internal.ACLR
rst => clk_enable.ACLR
rst => clk_counter[0].ACLR
rst => clk_counter[1].ACLR
rst => clk_counter[2].ACLR
rst => clk_counter[3].ACLR
rst => clk_counter[4].ACLR
rst => clk_counter[5].ACLR
rst => clk_counter[6].ACLR
rst => clk_counter[7].ACLR
rst => clk_counter[8].ACLR
rst => clk_counter[9].ACLR
rst => clk_counter[10].ACLR
rst => clk_counter[11].ACLR
rst => clk_counter[12].ACLR
rst => clk_counter[13].ACLR
rst => clk_counter[14].ACLR
rst => clk_counter[15].ACLR
rst => rx_fsm_state~7.DATAIN
rst => rx_clk_counter[4].ENA
rst => rx_clk_counter[3].ENA
rst => rx_clk_counter[2].ENA
rst => rx_clk_counter[1].ENA
rst => rx_clk_counter[0].ENA
rst => rx_bit_counter[2].ENA
rst => rx_bit_counter[1].ENA
rst => tx_bit_counter[0].ENA
rst => rx_bit_counter[0].ENA
rst => tx_clk_counter[4].ENA
rst => tx_clk_counter[3].ENA
rst => tx_clk_counter[2].ENA
rst => tx_clk_counter[1].ENA
rst => tx_clk_counter[0].ENA
rst => tx_shift_register[9].ENA
rst => tx_shift_register[8].ENA
rst => tx_shift_register[7].ENA
rst => tx_shift_register[6].ENA
rst => tx_shift_register[5].ENA
rst => tx_shift_register[4].ENA
rst => tx_shift_register[3].ENA
rst => tx_shift_register[2].ENA
rst => tx_shift_register[1].ENA
rst => tx_shift_register[0].ENA
rst => tx_bit_counter[3].ENA
rst => tx_bit_counter[2].ENA
rst => tx_bit_counter[1].ENA
rx_stream => rx_sync_pipe[1].DATAIN
rx_byte[0] <= rx_byte[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_byte[1] <= rx_byte[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_byte[2] <= rx_byte[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_byte[3] <= rx_byte[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_byte[4] <= rx_byte[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_byte[5] <= rx_byte[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_byte[6] <= rx_byte[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_byte[7] <= rx_byte[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_ready <= rx_ready.DB_MAX_OUTPUT_PORT_TYPE
tx_stream <= tx_stream~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_byte[0] => tx_shift_register.DATAB
tx_byte[1] => tx_shift_register.DATAB
tx_byte[2] => tx_shift_register.DATAB
tx_byte[3] => tx_shift_register.DATAB
tx_byte[4] => tx_shift_register.DATAB
tx_byte[5] => tx_shift_register.DATAB
tx_byte[6] => tx_shift_register.DATAB
tx_byte[7] => tx_shift_register.DATAB
tx_start => tx_shift_register.OUTPUTSELECT
tx_start => tx_shift_register.OUTPUTSELECT
tx_start => tx_shift_register.OUTPUTSELECT
tx_start => tx_shift_register.OUTPUTSELECT
tx_start => tx_shift_register.OUTPUTSELECT
tx_start => tx_shift_register.OUTPUTSELECT
tx_start => tx_shift_register.OUTPUTSELECT
tx_start => tx_shift_register.OUTPUTSELECT
tx_start => tx_shift_register.OUTPUTSELECT
tx_start => tx_shift_register.OUTPUTSELECT
tx_start => tx_clk_counter.OUTPUTSELECT
tx_start => tx_clk_counter.OUTPUTSELECT
tx_start => tx_clk_counter.OUTPUTSELECT
tx_start => tx_clk_counter.OUTPUTSELECT
tx_start => tx_clk_counter.OUTPUTSELECT
tx_start => tx_bit_counter.OUTPUTSELECT
tx_start => tx_bit_counter.OUTPUTSELECT
tx_start => tx_bit_counter.OUTPUTSELECT
tx_start => tx_bit_counter.OUTPUTSELECT
tx_start => tx_idle.OUTPUTSELECT
tx_start => tx_fsm_state.OUTPUTSELECT
tx_idle <= tx_idle~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|ascii_to_bits_converter:test
clk => data_ready~reg0.CLK
clk => bit_data[0]~reg0.CLK
clk => bit_data[1]~reg0.CLK
clk => bit_data[2]~reg0.CLK
clk => bit_data[3]~reg0.CLK
clk => bit_data[4]~reg0.CLK
clk => bit_data[5]~reg0.CLK
clk => bit_data[6]~reg0.CLK
clk => bit_data[7]~reg0.CLK
clk => bit_data[8]~reg0.CLK
clk => bit_data[9]~reg0.CLK
clk => bit_data[10]~reg0.CLK
clk => bit_data[11]~reg0.CLK
clk => bit_data[12]~reg0.CLK
clk => bit_data[13]~reg0.CLK
clk => bit_data[14]~reg0.CLK
clk => bit_data[15]~reg0.CLK
clk => bit_data[16]~reg0.CLK
clk => bit_data[17]~reg0.CLK
clk => bit_data[18]~reg0.CLK
clk => bit_data[19]~reg0.CLK
clk => bit_data[20]~reg0.CLK
clk => bit_data[21]~reg0.CLK
clk => bit_data[22]~reg0.CLK
clk => bit_data[23]~reg0.CLK
clk => bit_data[24]~reg0.CLK
clk => bit_data[25]~reg0.CLK
clk => bit_data[26]~reg0.CLK
clk => bit_data[27]~reg0.CLK
clk => bit_data[28]~reg0.CLK
clk => bit_data[29]~reg0.CLK
clk => bit_data[30]~reg0.CLK
clk => bit_data[31]~reg0.CLK
clk => bit_counter[0].CLK
clk => bit_counter[1].CLK
clk => bit_counter[2].CLK
clk => bit_counter[3].CLK
clk => bit_counter[4].CLK
rst => data_ready~reg0.ACLR
rst => bit_data[0]~reg0.ACLR
rst => bit_data[1]~reg0.ACLR
rst => bit_data[2]~reg0.ACLR
rst => bit_data[3]~reg0.ACLR
rst => bit_data[4]~reg0.ACLR
rst => bit_data[5]~reg0.ACLR
rst => bit_data[6]~reg0.ACLR
rst => bit_data[7]~reg0.ACLR
rst => bit_data[8]~reg0.ACLR
rst => bit_data[9]~reg0.ACLR
rst => bit_data[10]~reg0.ACLR
rst => bit_data[11]~reg0.ACLR
rst => bit_data[12]~reg0.ACLR
rst => bit_data[13]~reg0.ACLR
rst => bit_data[14]~reg0.ACLR
rst => bit_data[15]~reg0.ACLR
rst => bit_data[16]~reg0.ACLR
rst => bit_data[17]~reg0.ACLR
rst => bit_data[18]~reg0.ACLR
rst => bit_data[19]~reg0.ACLR
rst => bit_data[20]~reg0.ACLR
rst => bit_data[21]~reg0.ACLR
rst => bit_data[22]~reg0.ACLR
rst => bit_data[23]~reg0.ACLR
rst => bit_data[24]~reg0.ACLR
rst => bit_data[25]~reg0.ACLR
rst => bit_data[26]~reg0.ACLR
rst => bit_data[27]~reg0.ACLR
rst => bit_data[28]~reg0.ACLR
rst => bit_data[29]~reg0.ACLR
rst => bit_data[30]~reg0.ACLR
rst => bit_data[31]~reg0.ACLR
rst => bit_counter[0].ACLR
rst => bit_counter[1].ACLR
rst => bit_counter[2].ACLR
rst => bit_counter[3].ACLR
rst => bit_counter[4].ACLR
rx_byte[0] => Equal0.IN15
rx_byte[0] => Equal1.IN15
rx_byte[1] => Equal0.IN14
rx_byte[1] => Equal1.IN14
rx_byte[2] => Equal0.IN13
rx_byte[2] => Equal1.IN13
rx_byte[3] => Equal0.IN12
rx_byte[3] => Equal1.IN12
rx_byte[4] => Equal0.IN11
rx_byte[4] => Equal1.IN11
rx_byte[5] => Equal0.IN10
rx_byte[5] => Equal1.IN10
rx_byte[6] => Equal0.IN9
rx_byte[6] => Equal1.IN9
rx_byte[7] => Equal0.IN8
rx_byte[7] => Equal1.IN8
rx_ready => data_ready~reg0.ENA
rx_ready => bit_counter[4].ENA
rx_ready => bit_counter[3].ENA
rx_ready => bit_counter[2].ENA
rx_ready => bit_counter[1].ENA
rx_ready => bit_counter[0].ENA
rx_ready => bit_data[31]~reg0.ENA
rx_ready => bit_data[30]~reg0.ENA
rx_ready => bit_data[29]~reg0.ENA
rx_ready => bit_data[28]~reg0.ENA
rx_ready => bit_data[27]~reg0.ENA
rx_ready => bit_data[26]~reg0.ENA
rx_ready => bit_data[25]~reg0.ENA
rx_ready => bit_data[24]~reg0.ENA
rx_ready => bit_data[23]~reg0.ENA
rx_ready => bit_data[22]~reg0.ENA
rx_ready => bit_data[21]~reg0.ENA
rx_ready => bit_data[20]~reg0.ENA
rx_ready => bit_data[19]~reg0.ENA
rx_ready => bit_data[18]~reg0.ENA
rx_ready => bit_data[17]~reg0.ENA
rx_ready => bit_data[16]~reg0.ENA
rx_ready => bit_data[15]~reg0.ENA
rx_ready => bit_data[14]~reg0.ENA
rx_ready => bit_data[13]~reg0.ENA
rx_ready => bit_data[12]~reg0.ENA
rx_ready => bit_data[11]~reg0.ENA
rx_ready => bit_data[10]~reg0.ENA
rx_ready => bit_data[9]~reg0.ENA
rx_ready => bit_data[8]~reg0.ENA
rx_ready => bit_data[7]~reg0.ENA
rx_ready => bit_data[6]~reg0.ENA
rx_ready => bit_data[5]~reg0.ENA
rx_ready => bit_data[4]~reg0.ENA
rx_ready => bit_data[3]~reg0.ENA
rx_ready => bit_data[2]~reg0.ENA
rx_ready => bit_data[1]~reg0.ENA
rx_ready => bit_data[0]~reg0.ENA
bit_data[0] <= bit_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bit_data[1] <= bit_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bit_data[2] <= bit_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bit_data[3] <= bit_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bit_data[4] <= bit_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bit_data[5] <= bit_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bit_data[6] <= bit_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bit_data[7] <= bit_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bit_data[8] <= bit_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bit_data[9] <= bit_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bit_data[10] <= bit_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bit_data[11] <= bit_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bit_data[12] <= bit_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bit_data[13] <= bit_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bit_data[14] <= bit_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bit_data[15] <= bit_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bit_data[16] <= bit_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bit_data[17] <= bit_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bit_data[18] <= bit_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bit_data[19] <= bit_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bit_data[20] <= bit_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bit_data[21] <= bit_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bit_data[22] <= bit_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bit_data[23] <= bit_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bit_data[24] <= bit_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bit_data[25] <= bit_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bit_data[26] <= bit_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bit_data[27] <= bit_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bit_data[28] <= bit_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bit_data[29] <= bit_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bit_data[30] <= bit_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bit_data[31] <= bit_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_ready <= data_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|instructionLoad:il
clk => r_debug_flag.CLK
clk => r_address[0].CLK
clk => r_address[1].CLK
clk => r_address[2].CLK
clk => r_write_enable.CLK
clk => r_instruction[0].CLK
clk => r_instruction[1].CLK
clk => r_instruction[2].CLK
clk => r_instruction[3].CLK
clk => r_instruction[4].CLK
clk => r_instruction[5].CLK
clk => r_instruction[6].CLK
clk => r_instruction[7].CLK
clk => r_instruction[8].CLK
clk => r_instruction[9].CLK
clk => r_instruction[10].CLK
clk => r_instruction[11].CLK
clk => r_instruction[12].CLK
clk => r_instruction[13].CLK
clk => r_instruction[14].CLK
clk => r_instruction[15].CLK
clk => r_instruction[16].CLK
clk => r_instruction[17].CLK
clk => r_instruction[18].CLK
clk => r_instruction[19].CLK
clk => r_instruction[20].CLK
clk => r_instruction[21].CLK
clk => r_instruction[22].CLK
clk => r_instruction[23].CLK
clk => r_instruction[24].CLK
clk => r_instruction[25].CLK
clk => r_instruction[26].CLK
clk => r_instruction[27].CLK
clk => r_instruction[28].CLK
clk => r_instruction[29].CLK
clk => r_instruction[30].CLK
clk => r_instruction[31].CLK
clk => r_data_received[0].CLK
clk => r_data_received[1].CLK
clk => curr_state~1.DATAIN
rst => r_address[0].ACLR
rst => r_address[1].ACLR
rst => r_address[2].ACLR
rst => r_write_enable.ACLR
rst => r_instruction[0].ACLR
rst => r_instruction[1].ACLR
rst => r_instruction[2].ACLR
rst => r_instruction[3].ACLR
rst => r_instruction[4].ACLR
rst => r_instruction[5].ACLR
rst => r_instruction[6].ACLR
rst => r_instruction[7].ACLR
rst => r_instruction[8].ACLR
rst => r_instruction[9].ACLR
rst => r_instruction[10].ACLR
rst => r_instruction[11].ACLR
rst => r_instruction[12].ACLR
rst => r_instruction[13].ACLR
rst => r_instruction[14].ACLR
rst => r_instruction[15].ACLR
rst => r_instruction[16].ACLR
rst => r_instruction[17].ACLR
rst => r_instruction[18].ACLR
rst => r_instruction[19].ACLR
rst => r_instruction[20].ACLR
rst => r_instruction[21].ACLR
rst => r_instruction[22].ACLR
rst => r_instruction[23].ACLR
rst => r_instruction[24].ACLR
rst => r_instruction[25].ACLR
rst => r_instruction[26].ACLR
rst => r_instruction[27].ACLR
rst => r_instruction[28].ACLR
rst => r_instruction[29].ACLR
rst => r_instruction[30].ACLR
rst => r_instruction[31].ACLR
rst => r_data_received[0].ACLR
rst => r_data_received[1].ACLR
rst => curr_state~3.DATAIN
rst => r_debug_flag.ENA
i_data_received => r_data_received[0].DATAIN
i_instruction[0] => Selector32.IN2
i_instruction[1] => Selector31.IN2
i_instruction[2] => Selector30.IN2
i_instruction[3] => Selector29.IN2
i_instruction[4] => Selector28.IN2
i_instruction[5] => Selector27.IN2
i_instruction[6] => Selector26.IN2
i_instruction[7] => Selector25.IN2
i_instruction[8] => Selector24.IN2
i_instruction[9] => Selector23.IN2
i_instruction[10] => Selector22.IN2
i_instruction[11] => Selector21.IN2
i_instruction[12] => Selector20.IN2
i_instruction[13] => Selector19.IN2
i_instruction[14] => Selector18.IN2
i_instruction[15] => Selector17.IN2
i_instruction[16] => Selector16.IN2
i_instruction[17] => Selector15.IN2
i_instruction[18] => Selector14.IN2
i_instruction[19] => Selector13.IN2
i_instruction[20] => Selector12.IN2
i_instruction[21] => Selector11.IN2
i_instruction[22] => Selector10.IN2
i_instruction[23] => Selector9.IN2
i_instruction[24] => Selector8.IN2
i_instruction[25] => Selector7.IN2
i_instruction[26] => Selector6.IN2
i_instruction[27] => Selector5.IN2
i_instruction[28] => Selector4.IN2
i_instruction[29] => Selector3.IN2
i_instruction[30] => Selector2.IN2
i_instruction[31] => Selector1.IN2
o_write_enable <= r_write_enable.DB_MAX_OUTPUT_PORT_TYPE
o_address[0] <= r_address[0].DB_MAX_OUTPUT_PORT_TYPE
o_address[1] <= r_address[1].DB_MAX_OUTPUT_PORT_TYPE
o_address[2] <= r_address[2].DB_MAX_OUTPUT_PORT_TYPE
o_instruction[0] <= r_instruction[0].DB_MAX_OUTPUT_PORT_TYPE
o_instruction[1] <= r_instruction[1].DB_MAX_OUTPUT_PORT_TYPE
o_instruction[2] <= r_instruction[2].DB_MAX_OUTPUT_PORT_TYPE
o_instruction[3] <= r_instruction[3].DB_MAX_OUTPUT_PORT_TYPE
o_instruction[4] <= r_instruction[4].DB_MAX_OUTPUT_PORT_TYPE
o_instruction[5] <= r_instruction[5].DB_MAX_OUTPUT_PORT_TYPE
o_instruction[6] <= r_instruction[6].DB_MAX_OUTPUT_PORT_TYPE
o_instruction[7] <= r_instruction[7].DB_MAX_OUTPUT_PORT_TYPE
o_instruction[8] <= r_instruction[8].DB_MAX_OUTPUT_PORT_TYPE
o_instruction[9] <= r_instruction[9].DB_MAX_OUTPUT_PORT_TYPE
o_instruction[10] <= r_instruction[10].DB_MAX_OUTPUT_PORT_TYPE
o_instruction[11] <= r_instruction[11].DB_MAX_OUTPUT_PORT_TYPE
o_instruction[12] <= r_instruction[12].DB_MAX_OUTPUT_PORT_TYPE
o_instruction[13] <= r_instruction[13].DB_MAX_OUTPUT_PORT_TYPE
o_instruction[14] <= r_instruction[14].DB_MAX_OUTPUT_PORT_TYPE
o_instruction[15] <= r_instruction[15].DB_MAX_OUTPUT_PORT_TYPE
o_instruction[16] <= r_instruction[16].DB_MAX_OUTPUT_PORT_TYPE
o_instruction[17] <= r_instruction[17].DB_MAX_OUTPUT_PORT_TYPE
o_instruction[18] <= r_instruction[18].DB_MAX_OUTPUT_PORT_TYPE
o_instruction[19] <= r_instruction[19].DB_MAX_OUTPUT_PORT_TYPE
o_instruction[20] <= r_instruction[20].DB_MAX_OUTPUT_PORT_TYPE
o_instruction[21] <= r_instruction[21].DB_MAX_OUTPUT_PORT_TYPE
o_instruction[22] <= r_instruction[22].DB_MAX_OUTPUT_PORT_TYPE
o_instruction[23] <= r_instruction[23].DB_MAX_OUTPUT_PORT_TYPE
o_instruction[24] <= r_instruction[24].DB_MAX_OUTPUT_PORT_TYPE
o_instruction[25] <= r_instruction[25].DB_MAX_OUTPUT_PORT_TYPE
o_instruction[26] <= r_instruction[26].DB_MAX_OUTPUT_PORT_TYPE
o_instruction[27] <= r_instruction[27].DB_MAX_OUTPUT_PORT_TYPE
o_instruction[28] <= r_instruction[28].DB_MAX_OUTPUT_PORT_TYPE
o_instruction[29] <= r_instruction[29].DB_MAX_OUTPUT_PORT_TYPE
o_instruction[30] <= r_instruction[30].DB_MAX_OUTPUT_PORT_TYPE
o_instruction[31] <= r_instruction[31].DB_MAX_OUTPUT_PORT_TYPE
o_debug_flag <= r_debug_flag.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|instructionFetch:if1
clk => memory.we_a.CLK
clk => memory.waddr_a[2].CLK
clk => memory.waddr_a[1].CLK
clk => memory.waddr_a[0].CLK
clk => memory.data_a[31].CLK
clk => memory.data_a[30].CLK
clk => memory.data_a[29].CLK
clk => memory.data_a[28].CLK
clk => memory.data_a[27].CLK
clk => memory.data_a[26].CLK
clk => memory.data_a[25].CLK
clk => memory.data_a[24].CLK
clk => memory.data_a[23].CLK
clk => memory.data_a[22].CLK
clk => memory.data_a[21].CLK
clk => memory.data_a[20].CLK
clk => memory.data_a[19].CLK
clk => memory.data_a[18].CLK
clk => memory.data_a[17].CLK
clk => memory.data_a[16].CLK
clk => memory.data_a[15].CLK
clk => memory.data_a[14].CLK
clk => memory.data_a[13].CLK
clk => memory.data_a[12].CLK
clk => memory.data_a[11].CLK
clk => memory.data_a[10].CLK
clk => memory.data_a[9].CLK
clk => memory.data_a[8].CLK
clk => memory.data_a[7].CLK
clk => memory.data_a[6].CLK
clk => memory.data_a[5].CLK
clk => memory.data_a[4].CLK
clk => memory.data_a[3].CLK
clk => memory.data_a[2].CLK
clk => memory.data_a[1].CLK
clk => memory.data_a[0].CLK
clk => r_if_reg[0].CLK
clk => r_if_reg[1].CLK
clk => r_if_reg[2].CLK
clk => r_if_reg[3].CLK
clk => r_if_reg[4].CLK
clk => r_if_reg[5].CLK
clk => r_if_reg[6].CLK
clk => r_if_reg[7].CLK
clk => r_if_reg[8].CLK
clk => r_if_reg[9].CLK
clk => r_if_reg[10].CLK
clk => r_if_reg[11].CLK
clk => r_if_reg[12].CLK
clk => r_if_reg[13].CLK
clk => r_if_reg[14].CLK
clk => r_if_reg[15].CLK
clk => r_if_reg[16].CLK
clk => r_if_reg[17].CLK
clk => r_if_reg[18].CLK
clk => r_if_reg[19].CLK
clk => r_if_reg[20].CLK
clk => r_if_reg[21].CLK
clk => r_if_reg[22].CLK
clk => r_if_reg[23].CLK
clk => r_if_reg[24].CLK
clk => r_if_reg[25].CLK
clk => r_if_reg[26].CLK
clk => r_if_reg[27].CLK
clk => r_if_reg[28].CLK
clk => r_if_reg[29].CLK
clk => r_if_reg[30].CLK
clk => r_if_reg[31].CLK
clk => r_if_reg_occupied.CLK
clk => r_incr_pc.CLK
clk => r_fetch_ready.CLK
clk => r_if_next_val[0].CLK
clk => r_if_next_val[1].CLK
clk => r_if_next_val[2].CLK
clk => r_if_next_val[3].CLK
clk => r_if_next_val[4].CLK
clk => r_if_next_val[5].CLK
clk => r_if_next_val[6].CLK
clk => r_if_next_val[7].CLK
clk => r_if_next_val[8].CLK
clk => r_if_next_val[9].CLK
clk => r_if_next_val[10].CLK
clk => r_if_next_val[11].CLK
clk => r_if_next_val[12].CLK
clk => r_if_next_val[13].CLK
clk => r_if_next_val[14].CLK
clk => r_if_next_val[15].CLK
clk => r_if_next_val[16].CLK
clk => r_if_next_val[17].CLK
clk => r_if_next_val[18].CLK
clk => r_if_next_val[19].CLK
clk => r_if_next_val[20].CLK
clk => r_if_next_val[21].CLK
clk => r_if_next_val[22].CLK
clk => r_if_next_val[23].CLK
clk => r_if_next_val[24].CLK
clk => r_if_next_val[25].CLK
clk => r_if_next_val[26].CLK
clk => r_if_next_val[27].CLK
clk => r_if_next_val[28].CLK
clk => r_if_next_val[29].CLK
clk => r_if_next_val[30].CLK
clk => r_if_next_val[31].CLK
clk => r_fetch_reg[0].CLK
clk => r_fetch_reg[1].CLK
clk => r_fetch_reg[2].CLK
clk => r_fetch_reg[3].CLK
clk => r_fetch_reg[4].CLK
clk => r_fetch_reg[5].CLK
clk => r_fetch_reg[6].CLK
clk => r_fetch_reg[7].CLK
clk => r_fetch_reg[8].CLK
clk => r_fetch_reg[9].CLK
clk => r_fetch_reg[10].CLK
clk => r_fetch_reg[11].CLK
clk => r_fetch_reg[12].CLK
clk => r_fetch_reg[13].CLK
clk => r_fetch_reg[14].CLK
clk => r_fetch_reg[15].CLK
clk => r_fetch_reg[16].CLK
clk => r_fetch_reg[17].CLK
clk => r_fetch_reg[18].CLK
clk => r_fetch_reg[19].CLK
clk => r_fetch_reg[20].CLK
clk => r_fetch_reg[21].CLK
clk => r_fetch_reg[22].CLK
clk => r_fetch_reg[23].CLK
clk => r_fetch_reg[24].CLK
clk => r_fetch_reg[25].CLK
clk => r_fetch_reg[26].CLK
clk => r_fetch_reg[27].CLK
clk => r_fetch_reg[28].CLK
clk => r_fetch_reg[29].CLK
clk => r_fetch_reg[30].CLK
clk => r_fetch_reg[31].CLK
clk => r_enable_fetch.CLK
clk => r_if_reg_occupied_pulse.CLK
clk => r_enable_pc.CLK
clk => r_program_counter[0].CLK
clk => r_program_counter[1].CLK
clk => r_program_counter[2].CLK
clk => r_avail_instructions[0].CLK
clk => r_avail_instructions[1].CLK
clk => r_avail_instructions[2].CLK
clk => curr_load_state[0].CLK
clk => curr_load_state[1].CLK
clk => r_incr_pc_delay[0].CLK
clk => r_incr_pc_delay[1].CLK
clk => r_write_enable[0].CLK
clk => r_write_enable[1].CLK
clk => r_write_enable[2].CLK
clk => curr_if_state~1.DATAIN
clk => curr_fetch_state~1.DATAIN
clk => curr_pc_state~1.DATAIN
clk => memory.CLK0
rst => comb.IN1
rst => r_fetch_ready.ACLR
rst => r_if_next_val[0].ACLR
rst => r_if_next_val[1].ACLR
rst => r_if_next_val[2].ACLR
rst => r_if_next_val[3].ACLR
rst => r_if_next_val[4].ACLR
rst => r_if_next_val[5].ACLR
rst => r_if_next_val[6].ACLR
rst => r_if_next_val[7].ACLR
rst => r_if_next_val[8].ACLR
rst => r_if_next_val[9].ACLR
rst => r_if_next_val[10].ACLR
rst => r_if_next_val[11].ACLR
rst => r_if_next_val[12].ACLR
rst => r_if_next_val[13].ACLR
rst => r_if_next_val[14].ACLR
rst => r_if_next_val[15].ACLR
rst => r_if_next_val[16].ACLR
rst => r_if_next_val[17].ACLR
rst => r_if_next_val[18].ACLR
rst => r_if_next_val[19].ACLR
rst => r_if_next_val[20].ACLR
rst => r_if_next_val[21].ACLR
rst => r_if_next_val[22].ACLR
rst => r_if_next_val[23].ACLR
rst => r_if_next_val[24].ACLR
rst => r_if_next_val[25].ACLR
rst => r_if_next_val[26].ACLR
rst => r_if_next_val[27].ACLR
rst => r_if_next_val[28].ACLR
rst => r_if_next_val[29].ACLR
rst => r_if_next_val[30].ACLR
rst => r_if_next_val[31].ACLR
rst => r_fetch_reg[0].ACLR
rst => r_fetch_reg[1].ACLR
rst => r_fetch_reg[2].ACLR
rst => r_fetch_reg[3].ACLR
rst => r_fetch_reg[4].ACLR
rst => r_fetch_reg[5].ACLR
rst => r_fetch_reg[6].ACLR
rst => r_fetch_reg[7].ACLR
rst => r_fetch_reg[8].ACLR
rst => r_fetch_reg[9].ACLR
rst => r_fetch_reg[10].ACLR
rst => r_fetch_reg[11].ACLR
rst => r_fetch_reg[12].ACLR
rst => r_fetch_reg[13].ACLR
rst => r_fetch_reg[14].ACLR
rst => r_fetch_reg[15].ACLR
rst => r_fetch_reg[16].ACLR
rst => r_fetch_reg[17].ACLR
rst => r_fetch_reg[18].ACLR
rst => r_fetch_reg[19].ACLR
rst => r_fetch_reg[20].ACLR
rst => r_fetch_reg[21].ACLR
rst => r_fetch_reg[22].ACLR
rst => r_fetch_reg[23].ACLR
rst => r_fetch_reg[24].ACLR
rst => r_fetch_reg[25].ACLR
rst => r_fetch_reg[26].ACLR
rst => r_fetch_reg[27].ACLR
rst => r_fetch_reg[28].ACLR
rst => r_fetch_reg[29].ACLR
rst => r_fetch_reg[30].ACLR
rst => r_fetch_reg[31].ACLR
rst => r_if_reg[0].ACLR
rst => r_if_reg[1].ACLR
rst => r_if_reg[2].ACLR
rst => r_if_reg[3].ACLR
rst => r_if_reg[4].ACLR
rst => r_if_reg[5].ACLR
rst => r_if_reg[6].ACLR
rst => r_if_reg[7].ACLR
rst => r_if_reg[8].ACLR
rst => r_if_reg[9].ACLR
rst => r_if_reg[10].ACLR
rst => r_if_reg[11].ACLR
rst => r_if_reg[12].ACLR
rst => r_if_reg[13].ACLR
rst => r_if_reg[14].ACLR
rst => r_if_reg[15].ACLR
rst => r_if_reg[16].ACLR
rst => r_if_reg[17].ACLR
rst => r_if_reg[18].ACLR
rst => r_if_reg[19].ACLR
rst => r_if_reg[20].ACLR
rst => r_if_reg[21].ACLR
rst => r_if_reg[22].ACLR
rst => r_if_reg[23].ACLR
rst => r_if_reg[24].ACLR
rst => r_if_reg[25].ACLR
rst => r_if_reg[26].ACLR
rst => r_if_reg[27].ACLR
rst => r_if_reg[28].ACLR
rst => r_if_reg[29].ACLR
rst => r_if_reg[30].ACLR
rst => r_if_reg[31].ACLR
rst => r_if_reg_occupied.ACLR
rst => r_incr_pc_delay[0].ACLR
rst => r_incr_pc_delay[1].ACLR
rst => r_write_enable[0].ACLR
rst => r_write_enable[1].ACLR
rst => r_write_enable[2].ACLR
rst => curr_load_state[0].ACLR
rst => curr_load_state[1].ACLR
rst => r_avail_instructions[0].ACLR
rst => r_avail_instructions[1].ACLR
rst => r_avail_instructions[2].ACLR
rst => r_enable_pc.PRESET
rst => r_program_counter[0].ACLR
rst => r_program_counter[1].ACLR
rst => r_program_counter[2].ACLR
rst => r_if_reg_occupied_pulse.ACLR
rst => r_enable_fetch.PRESET
rst => curr_if_state~3.DATAIN
rst => curr_fetch_state~3.DATAIN
rst => curr_pc_state~3.DATAIN
rst => r_incr_pc.ENA
i_write_enable => r_write_enable[0].DATAIN
i_load_address[0] => memory.waddr_a[0].DATAIN
i_load_address[0] => memory.WADDR
i_load_address[1] => memory.waddr_a[1].DATAIN
i_load_address[1] => memory.WADDR1
i_load_address[2] => memory.waddr_a[2].DATAIN
i_load_address[2] => memory.WADDR2
i_load_instruction[0] => memory.data_a[0].DATAIN
i_load_instruction[0] => memory.DATAIN
i_load_instruction[1] => memory.data_a[1].DATAIN
i_load_instruction[1] => memory.DATAIN1
i_load_instruction[2] => memory.data_a[2].DATAIN
i_load_instruction[2] => memory.DATAIN2
i_load_instruction[3] => memory.data_a[3].DATAIN
i_load_instruction[3] => memory.DATAIN3
i_load_instruction[4] => memory.data_a[4].DATAIN
i_load_instruction[4] => memory.DATAIN4
i_load_instruction[5] => memory.data_a[5].DATAIN
i_load_instruction[5] => memory.DATAIN5
i_load_instruction[6] => memory.data_a[6].DATAIN
i_load_instruction[6] => memory.DATAIN6
i_load_instruction[7] => memory.data_a[7].DATAIN
i_load_instruction[7] => memory.DATAIN7
i_load_instruction[8] => memory.data_a[8].DATAIN
i_load_instruction[8] => memory.DATAIN8
i_load_instruction[9] => memory.data_a[9].DATAIN
i_load_instruction[9] => memory.DATAIN9
i_load_instruction[10] => memory.data_a[10].DATAIN
i_load_instruction[10] => memory.DATAIN10
i_load_instruction[11] => memory.data_a[11].DATAIN
i_load_instruction[11] => memory.DATAIN11
i_load_instruction[12] => memory.data_a[12].DATAIN
i_load_instruction[12] => memory.DATAIN12
i_load_instruction[13] => memory.data_a[13].DATAIN
i_load_instruction[13] => memory.DATAIN13
i_load_instruction[14] => memory.data_a[14].DATAIN
i_load_instruction[14] => memory.DATAIN14
i_load_instruction[15] => memory.data_a[15].DATAIN
i_load_instruction[15] => memory.DATAIN15
i_load_instruction[16] => memory.data_a[16].DATAIN
i_load_instruction[16] => memory.DATAIN16
i_load_instruction[17] => memory.data_a[17].DATAIN
i_load_instruction[17] => memory.DATAIN17
i_load_instruction[18] => memory.data_a[18].DATAIN
i_load_instruction[18] => memory.DATAIN18
i_load_instruction[19] => memory.data_a[19].DATAIN
i_load_instruction[19] => memory.DATAIN19
i_load_instruction[20] => memory.data_a[20].DATAIN
i_load_instruction[20] => memory.DATAIN20
i_load_instruction[21] => memory.data_a[21].DATAIN
i_load_instruction[21] => memory.DATAIN21
i_load_instruction[22] => memory.data_a[22].DATAIN
i_load_instruction[22] => memory.DATAIN22
i_load_instruction[23] => memory.data_a[23].DATAIN
i_load_instruction[23] => memory.DATAIN23
i_load_instruction[24] => memory.data_a[24].DATAIN
i_load_instruction[24] => memory.DATAIN24
i_load_instruction[25] => memory.data_a[25].DATAIN
i_load_instruction[25] => memory.DATAIN25
i_load_instruction[26] => memory.data_a[26].DATAIN
i_load_instruction[26] => memory.DATAIN26
i_load_instruction[27] => memory.data_a[27].DATAIN
i_load_instruction[27] => memory.DATAIN27
i_load_instruction[28] => memory.data_a[28].DATAIN
i_load_instruction[28] => memory.DATAIN28
i_load_instruction[29] => memory.data_a[29].DATAIN
i_load_instruction[29] => memory.DATAIN29
i_load_instruction[30] => memory.data_a[30].DATAIN
i_load_instruction[30] => memory.DATAIN30
i_load_instruction[31] => memory.data_a[31].DATAIN
i_load_instruction[31] => memory.DATAIN31
i_flush => always9.IN0
i_flush => next_if_state.OUTPUTSELECT
i_flush => next_if_state.OUTPUTSELECT
o_data_ready <= r_if_reg_occupied.DB_MAX_OUTPUT_PORT_TYPE
o_instruction[0] <= r_if_reg[0].DB_MAX_OUTPUT_PORT_TYPE
o_instruction[1] <= r_if_reg[1].DB_MAX_OUTPUT_PORT_TYPE
o_instruction[2] <= r_if_reg[2].DB_MAX_OUTPUT_PORT_TYPE
o_instruction[3] <= r_if_reg[3].DB_MAX_OUTPUT_PORT_TYPE
o_instruction[4] <= r_if_reg[4].DB_MAX_OUTPUT_PORT_TYPE
o_instruction[5] <= r_if_reg[5].DB_MAX_OUTPUT_PORT_TYPE
o_instruction[6] <= r_if_reg[6].DB_MAX_OUTPUT_PORT_TYPE
o_instruction[7] <= r_if_reg[7].DB_MAX_OUTPUT_PORT_TYPE
o_instruction[8] <= r_if_reg[8].DB_MAX_OUTPUT_PORT_TYPE
o_instruction[9] <= r_if_reg[9].DB_MAX_OUTPUT_PORT_TYPE
o_instruction[10] <= r_if_reg[10].DB_MAX_OUTPUT_PORT_TYPE
o_instruction[11] <= r_if_reg[11].DB_MAX_OUTPUT_PORT_TYPE
o_instruction[12] <= r_if_reg[12].DB_MAX_OUTPUT_PORT_TYPE
o_instruction[13] <= r_if_reg[13].DB_MAX_OUTPUT_PORT_TYPE
o_instruction[14] <= r_if_reg[14].DB_MAX_OUTPUT_PORT_TYPE
o_instruction[15] <= r_if_reg[15].DB_MAX_OUTPUT_PORT_TYPE
o_instruction[16] <= r_if_reg[16].DB_MAX_OUTPUT_PORT_TYPE
o_instruction[17] <= r_if_reg[17].DB_MAX_OUTPUT_PORT_TYPE
o_instruction[18] <= r_if_reg[18].DB_MAX_OUTPUT_PORT_TYPE
o_instruction[19] <= r_if_reg[19].DB_MAX_OUTPUT_PORT_TYPE
o_instruction[20] <= r_if_reg[20].DB_MAX_OUTPUT_PORT_TYPE
o_instruction[21] <= r_if_reg[21].DB_MAX_OUTPUT_PORT_TYPE
o_instruction[22] <= r_if_reg[22].DB_MAX_OUTPUT_PORT_TYPE
o_instruction[23] <= r_if_reg[23].DB_MAX_OUTPUT_PORT_TYPE
o_instruction[24] <= r_if_reg[24].DB_MAX_OUTPUT_PORT_TYPE
o_instruction[25] <= r_if_reg[25].DB_MAX_OUTPUT_PORT_TYPE
o_instruction[26] <= r_if_reg[26].DB_MAX_OUTPUT_PORT_TYPE
o_instruction[27] <= r_if_reg[27].DB_MAX_OUTPUT_PORT_TYPE
o_instruction[28] <= r_if_reg[28].DB_MAX_OUTPUT_PORT_TYPE
o_instruction[29] <= r_if_reg[29].DB_MAX_OUTPUT_PORT_TYPE
o_instruction[30] <= r_if_reg[30].DB_MAX_OUTPUT_PORT_TYPE
o_instruction[31] <= r_if_reg[31].DB_MAX_OUTPUT_PORT_TYPE
o_debug_flag <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|instructionDecoder:id1
clk => r_idex_reg_occupied.CLK
clk => r_idex_rd[0].CLK
clk => r_idex_rd[1].CLK
clk => r_idex_rd[2].CLK
clk => r_idex_rd[3].CLK
clk => r_idex_rd[4].CLK
clk => r_idex_mem_write.CLK
clk => r_idex_mem_read.CLK
clk => r_idex_operand2[0].CLK
clk => r_idex_operand2[1].CLK
clk => r_idex_operand2[2].CLK
clk => r_idex_operand2[3].CLK
clk => r_idex_operand2[4].CLK
clk => r_idex_operand2[5].CLK
clk => r_idex_operand2[6].CLK
clk => r_idex_operand2[7].CLK
clk => r_idex_operand2[8].CLK
clk => r_idex_operand2[9].CLK
clk => r_idex_operand2[10].CLK
clk => r_idex_operand2[11].CLK
clk => r_idex_operand2[12].CLK
clk => r_idex_operand2[13].CLK
clk => r_idex_operand2[14].CLK
clk => r_idex_operand2[15].CLK
clk => r_idex_operand2[16].CLK
clk => r_idex_operand2[17].CLK
clk => r_idex_operand2[18].CLK
clk => r_idex_operand2[19].CLK
clk => r_idex_operand2[20].CLK
clk => r_idex_operand2[21].CLK
clk => r_idex_operand2[22].CLK
clk => r_idex_operand2[23].CLK
clk => r_idex_operand2[24].CLK
clk => r_idex_operand2[25].CLK
clk => r_idex_operand2[26].CLK
clk => r_idex_operand2[27].CLK
clk => r_idex_operand2[28].CLK
clk => r_idex_operand2[29].CLK
clk => r_idex_operand2[30].CLK
clk => r_idex_operand2[31].CLK
clk => r_idex_operand1[0].CLK
clk => r_idex_operand1[1].CLK
clk => r_idex_operand1[2].CLK
clk => r_idex_operand1[3].CLK
clk => r_idex_operand1[4].CLK
clk => r_idex_operand1[5].CLK
clk => r_idex_operand1[6].CLK
clk => r_idex_operand1[7].CLK
clk => r_idex_operand1[8].CLK
clk => r_idex_operand1[9].CLK
clk => r_idex_operand1[10].CLK
clk => r_idex_operand1[11].CLK
clk => r_idex_operand1[12].CLK
clk => r_idex_operand1[13].CLK
clk => r_idex_operand1[14].CLK
clk => r_idex_operand1[15].CLK
clk => r_idex_operand1[16].CLK
clk => r_idex_operand1[17].CLK
clk => r_idex_operand1[18].CLK
clk => r_idex_operand1[19].CLK
clk => r_idex_operand1[20].CLK
clk => r_idex_operand1[21].CLK
clk => r_idex_operand1[22].CLK
clk => r_idex_operand1[23].CLK
clk => r_idex_operand1[24].CLK
clk => r_idex_operand1[25].CLK
clk => r_idex_operand1[26].CLK
clk => r_idex_operand1[27].CLK
clk => r_idex_operand1[28].CLK
clk => r_idex_operand1[29].CLK
clk => r_idex_operand1[30].CLK
clk => r_idex_operand1[31].CLK
clk => r_idex_ALUop[0].CLK
clk => r_idex_ALUop[1].CLK
clk => r_idex_ALUop[2].CLK
clk => r_idex_ALUop[3].CLK
clk => r_idex_ALUop[4].CLK
clk => r_operand2[0].CLK
clk => r_operand2[1].CLK
clk => r_operand2[2].CLK
clk => r_operand2[3].CLK
clk => r_operand2[4].CLK
clk => r_operand2[5].CLK
clk => r_operand2[6].CLK
clk => r_operand2[7].CLK
clk => r_operand2[8].CLK
clk => r_operand2[9].CLK
clk => r_operand2[10].CLK
clk => r_operand2[11].CLK
clk => r_operand2[12].CLK
clk => r_operand2[13].CLK
clk => r_operand2[14].CLK
clk => r_operand2[15].CLK
clk => r_operand2[16].CLK
clk => r_operand2[17].CLK
clk => r_operand2[18].CLK
clk => r_operand2[19].CLK
clk => r_operand2[20].CLK
clk => r_operand2[21].CLK
clk => r_operand2[22].CLK
clk => r_operand2[23].CLK
clk => r_operand2[24].CLK
clk => r_operand2[25].CLK
clk => r_operand2[26].CLK
clk => r_operand2[27].CLK
clk => r_operand2[28].CLK
clk => r_operand2[29].CLK
clk => r_operand2[30].CLK
clk => r_operand2[31].CLK
clk => r_operand1[0].CLK
clk => r_operand1[1].CLK
clk => r_operand1[2].CLK
clk => r_operand1[3].CLK
clk => r_operand1[4].CLK
clk => r_operand1[5].CLK
clk => r_operand1[6].CLK
clk => r_operand1[7].CLK
clk => r_operand1[8].CLK
clk => r_operand1[9].CLK
clk => r_operand1[10].CLK
clk => r_operand1[11].CLK
clk => r_operand1[12].CLK
clk => r_operand1[13].CLK
clk => r_operand1[14].CLK
clk => r_operand1[15].CLK
clk => r_operand1[16].CLK
clk => r_operand1[17].CLK
clk => r_operand1[18].CLK
clk => r_operand1[19].CLK
clk => r_operand1[20].CLK
clk => r_operand1[21].CLK
clk => r_operand1[22].CLK
clk => r_operand1[23].CLK
clk => r_operand1[24].CLK
clk => r_operand1[25].CLK
clk => r_operand1[26].CLK
clk => r_operand1[27].CLK
clk => r_operand1[28].CLK
clk => r_operand1[29].CLK
clk => r_operand1[30].CLK
clk => r_operand1[31].CLK
clk => rs1[0].CLK
clk => rs1[1].CLK
clk => rs1[2].CLK
clk => rs1[3].CLK
clk => rs1[4].CLK
clk => funct3[0].CLK
clk => funct3[1].CLK
clk => funct3[2].CLK
clk => r_mem_write.CLK
clk => r_mem_read.CLK
clk => funct7[0].CLK
clk => funct7[1].CLK
clk => funct7[2].CLK
clk => funct7[3].CLK
clk => funct7[4].CLK
clk => funct7[5].CLK
clk => funct7[6].CLK
clk => rs2[0].CLK
clk => rs2[1].CLK
clk => rs2[2].CLK
clk => rs2[3].CLK
clk => rs2[4].CLK
clk => rd[0].CLK
clk => rd[1].CLK
clk => rd[2].CLK
clk => rd[3].CLK
clk => rd[4].CLK
clk => r_op_code[0].CLK
clk => r_op_code[1].CLK
clk => r_op_code[2].CLK
clk => r_op_code[3].CLK
clk => r_op_code[4].CLK
clk => r_op_code[5].CLK
clk => r_op_code[6].CLK
clk => r_ALUop[0].CLK
clk => r_ALUop[1].CLK
clk => r_ALUop[2].CLK
clk => r_ALUop[3].CLK
clk => r_ALUop[4].CLK
clk => imm[0].CLK
clk => imm[1].CLK
clk => imm[2].CLK
clk => imm[3].CLK
clk => imm[4].CLK
clk => imm[5].CLK
clk => imm[6].CLK
clk => imm[7].CLK
clk => imm[8].CLK
clk => imm[9].CLK
clk => imm[10].CLK
clk => imm[11].CLK
clk => r_idex_reg_occupied_pulse.CLK
clk => r_id_ready.CLK
clk => r_id_reg[0].CLK
clk => r_id_reg[1].CLK
clk => r_id_reg[2].CLK
clk => r_id_reg[3].CLK
clk => r_id_reg[4].CLK
clk => r_id_reg[5].CLK
clk => r_id_reg[6].CLK
clk => r_id_reg[7].CLK
clk => r_id_reg[8].CLK
clk => r_id_reg[9].CLK
clk => r_id_reg[10].CLK
clk => r_id_reg[11].CLK
clk => r_id_reg[12].CLK
clk => r_id_reg[13].CLK
clk => r_id_reg[14].CLK
clk => r_id_reg[15].CLK
clk => r_id_reg[16].CLK
clk => r_id_reg[17].CLK
clk => r_id_reg[18].CLK
clk => r_id_reg[19].CLK
clk => r_id_reg[20].CLK
clk => r_id_reg[21].CLK
clk => r_id_reg[22].CLK
clk => r_id_reg[23].CLK
clk => r_id_reg[24].CLK
clk => r_id_reg[25].CLK
clk => r_id_reg[26].CLK
clk => r_id_reg[27].CLK
clk => r_id_reg[28].CLK
clk => r_id_reg[29].CLK
clk => r_id_reg[30].CLK
clk => r_id_reg[31].CLK
clk => r_id_ready_delay[0].CLK
clk => r_id_ready_delay[1].CLK
clk => r_if_ready_delay[0].CLK
clk => r_if_ready_delay[1].CLK
clk => r_decode_fin_delay[0].CLK
clk => r_decode_fin_delay[1].CLK
clk => r_flush_sig.CLK
clk => curr_idex_state~1.DATAIN
clk => curr_dec_state~1.DATAIN
clk => curr_id_state~1.DATAIN
rst => r_mem_write.ACLR
rst => r_mem_read.ACLR
rst => funct7[0].ACLR
rst => funct7[1].ACLR
rst => funct7[2].ACLR
rst => funct7[3].ACLR
rst => funct7[4].ACLR
rst => funct7[5].ACLR
rst => funct7[6].ACLR
rst => rs2[0].ACLR
rst => rs2[1].ACLR
rst => rs2[2].ACLR
rst => rs2[3].ACLR
rst => rs2[4].ACLR
rst => rd[0].ACLR
rst => rd[1].ACLR
rst => rd[2].ACLR
rst => rd[3].ACLR
rst => rd[4].ACLR
rst => r_op_code[0].ACLR
rst => r_op_code[1].ACLR
rst => r_op_code[2].ACLR
rst => r_op_code[3].ACLR
rst => r_op_code[4].ACLR
rst => r_op_code[5].ACLR
rst => r_op_code[6].ACLR
rst => imm[0].ACLR
rst => imm[1].ACLR
rst => imm[2].ACLR
rst => imm[3].ACLR
rst => imm[4].ACLR
rst => imm[5].ACLR
rst => imm[6].ACLR
rst => imm[7].ACLR
rst => imm[8].ACLR
rst => imm[9].ACLR
rst => imm[10].ACLR
rst => imm[11].ACLR
rst => r_flush_sig.ACLR
rst => r_idex_reg_occupied.ACLR
rst => r_if_ready_delay[0].ACLR
rst => r_if_ready_delay[1].ACLR
rst => r_decode_fin_delay[0].ACLR
rst => r_decode_fin_delay[1].ACLR
rst => r_id_reg[0].ACLR
rst => r_id_reg[1].ACLR
rst => r_id_reg[2].ACLR
rst => r_id_reg[3].ACLR
rst => r_id_reg[4].ACLR
rst => r_id_reg[5].ACLR
rst => r_id_reg[6].ACLR
rst => r_id_reg[7].ACLR
rst => r_id_reg[8].ACLR
rst => r_id_reg[9].ACLR
rst => r_id_reg[10].ACLR
rst => r_id_reg[11].ACLR
rst => r_id_reg[12].ACLR
rst => r_id_reg[13].ACLR
rst => r_id_reg[14].ACLR
rst => r_id_reg[15].ACLR
rst => r_id_reg[16].ACLR
rst => r_id_reg[17].ACLR
rst => r_id_reg[18].ACLR
rst => r_id_reg[19].ACLR
rst => r_id_reg[20].ACLR
rst => r_id_reg[21].ACLR
rst => r_id_reg[22].ACLR
rst => r_id_reg[23].ACLR
rst => r_id_reg[24].ACLR
rst => r_id_reg[25].ACLR
rst => r_id_reg[26].ACLR
rst => r_id_reg[27].ACLR
rst => r_id_reg[28].ACLR
rst => r_id_reg[29].ACLR
rst => r_id_reg[30].ACLR
rst => r_id_reg[31].ACLR
rst => r_idex_reg_occupied_pulse.ACLR
rst => curr_idex_state~3.DATAIN
rst => curr_dec_state~3.DATAIN
rst => curr_id_state~3.DATAIN
rst => r_id_ready_delay[1].ENA
rst => r_id_ready_delay[0].ENA
rst => r_id_ready.ENA
rst => r_ALUop[4].ENA
rst => r_ALUop[3].ENA
rst => r_ALUop[2].ENA
rst => r_ALUop[1].ENA
rst => r_ALUop[0].ENA
rst => funct3[2].ENA
rst => funct3[1].ENA
rst => funct3[0].ENA
rst => rs1[4].ENA
rst => rs1[3].ENA
rst => rs1[2].ENA
rst => rs1[1].ENA
rst => rs1[0].ENA
rst => r_operand1[31].ENA
rst => r_operand1[30].ENA
rst => r_operand1[29].ENA
rst => r_operand1[28].ENA
rst => r_operand1[27].ENA
rst => r_operand1[26].ENA
rst => r_operand1[25].ENA
rst => r_operand1[24].ENA
rst => r_operand1[23].ENA
rst => r_operand1[22].ENA
rst => r_operand1[21].ENA
rst => r_operand1[20].ENA
rst => r_operand1[19].ENA
rst => r_operand1[18].ENA
rst => r_operand1[17].ENA
rst => r_operand1[16].ENA
rst => r_operand1[15].ENA
rst => r_operand1[14].ENA
rst => r_operand1[13].ENA
rst => r_operand1[12].ENA
rst => r_operand1[11].ENA
rst => r_operand1[10].ENA
rst => r_operand1[9].ENA
rst => r_operand1[8].ENA
rst => r_operand1[7].ENA
rst => r_operand1[6].ENA
rst => r_operand1[5].ENA
rst => r_operand1[4].ENA
rst => r_operand1[3].ENA
rst => r_operand1[2].ENA
rst => r_operand1[1].ENA
rst => r_operand1[0].ENA
rst => r_operand2[31].ENA
rst => r_operand2[30].ENA
rst => r_operand2[29].ENA
rst => r_operand2[28].ENA
rst => r_operand2[27].ENA
rst => r_operand2[26].ENA
rst => r_operand2[25].ENA
rst => r_operand2[24].ENA
rst => r_operand2[23].ENA
rst => r_operand2[22].ENA
rst => r_operand2[21].ENA
rst => r_operand2[20].ENA
rst => r_operand2[19].ENA
rst => r_operand2[18].ENA
rst => r_operand2[17].ENA
rst => r_operand2[16].ENA
rst => r_operand2[15].ENA
rst => r_operand2[14].ENA
rst => r_operand2[13].ENA
rst => r_operand2[12].ENA
rst => r_operand2[11].ENA
rst => r_operand2[10].ENA
rst => r_operand2[9].ENA
rst => r_operand2[8].ENA
rst => r_operand2[7].ENA
rst => r_operand2[6].ENA
rst => r_operand2[5].ENA
rst => r_operand2[4].ENA
rst => r_operand2[3].ENA
rst => r_operand2[2].ENA
rst => r_operand2[1].ENA
rst => r_operand2[0].ENA
rst => r_idex_ALUop[4].ENA
rst => r_idex_ALUop[3].ENA
rst => r_idex_ALUop[2].ENA
rst => r_idex_ALUop[1].ENA
rst => r_idex_ALUop[0].ENA
rst => r_idex_operand1[31].ENA
rst => r_idex_operand1[30].ENA
rst => r_idex_operand1[29].ENA
rst => r_idex_operand1[28].ENA
rst => r_idex_operand1[27].ENA
rst => r_idex_operand1[26].ENA
rst => r_idex_operand1[25].ENA
rst => r_idex_operand1[24].ENA
rst => r_idex_operand1[23].ENA
rst => r_idex_operand1[22].ENA
rst => r_idex_operand1[21].ENA
rst => r_idex_operand1[20].ENA
rst => r_idex_operand1[19].ENA
rst => r_idex_operand1[18].ENA
rst => r_idex_operand1[17].ENA
rst => r_idex_operand1[16].ENA
rst => r_idex_operand1[15].ENA
rst => r_idex_operand1[14].ENA
rst => r_idex_operand1[13].ENA
rst => r_idex_operand1[12].ENA
rst => r_idex_operand1[11].ENA
rst => r_idex_operand1[10].ENA
rst => r_idex_operand1[9].ENA
rst => r_idex_operand1[8].ENA
rst => r_idex_operand1[7].ENA
rst => r_idex_operand1[6].ENA
rst => r_idex_operand1[5].ENA
rst => r_idex_operand1[4].ENA
rst => r_idex_operand1[3].ENA
rst => r_idex_operand1[2].ENA
rst => r_idex_operand1[1].ENA
rst => r_idex_operand1[0].ENA
rst => r_idex_operand2[31].ENA
rst => r_idex_operand2[30].ENA
rst => r_idex_operand2[29].ENA
rst => r_idex_operand2[28].ENA
rst => r_idex_operand2[27].ENA
rst => r_idex_operand2[26].ENA
rst => r_idex_operand2[25].ENA
rst => r_idex_operand2[24].ENA
rst => r_idex_operand2[23].ENA
rst => r_idex_operand2[22].ENA
rst => r_idex_operand2[21].ENA
rst => r_idex_operand2[20].ENA
rst => r_idex_operand2[19].ENA
rst => r_idex_operand2[18].ENA
rst => r_idex_operand2[17].ENA
rst => r_idex_operand2[16].ENA
rst => r_idex_operand2[15].ENA
rst => r_idex_operand2[14].ENA
rst => r_idex_operand2[13].ENA
rst => r_idex_operand2[12].ENA
rst => r_idex_operand2[11].ENA
rst => r_idex_operand2[10].ENA
rst => r_idex_operand2[9].ENA
rst => r_idex_operand2[8].ENA
rst => r_idex_operand2[7].ENA
rst => r_idex_operand2[6].ENA
rst => r_idex_operand2[5].ENA
rst => r_idex_operand2[4].ENA
rst => r_idex_operand2[3].ENA
rst => r_idex_operand2[2].ENA
rst => r_idex_operand2[1].ENA
rst => r_idex_operand2[0].ENA
rst => r_idex_mem_read.ENA
rst => r_idex_mem_write.ENA
rst => r_idex_rd[4].ENA
rst => r_idex_rd[3].ENA
rst => r_idex_rd[2].ENA
rst => r_idex_rd[1].ENA
rst => r_idex_rd[0].ENA
i_flush => next_idex_state.OUTPUTSELECT
i_flush => next_idex_state.OUTPUTSELECT
i_instruction[0] => r_id_reg[0].DATAIN
i_instruction[1] => r_id_reg[1].DATAIN
i_instruction[2] => r_id_reg[2].DATAIN
i_instruction[3] => r_id_reg[3].DATAIN
i_instruction[4] => r_id_reg[4].DATAIN
i_instruction[5] => r_id_reg[5].DATAIN
i_instruction[6] => r_id_reg[6].DATAIN
i_instruction[7] => r_id_reg[7].DATAIN
i_instruction[8] => r_id_reg[8].DATAIN
i_instruction[9] => r_id_reg[9].DATAIN
i_instruction[10] => r_id_reg[10].DATAIN
i_instruction[11] => r_id_reg[11].DATAIN
i_instruction[12] => r_id_reg[12].DATAIN
i_instruction[13] => r_id_reg[13].DATAIN
i_instruction[14] => r_id_reg[14].DATAIN
i_instruction[15] => r_id_reg[15].DATAIN
i_instruction[16] => r_id_reg[16].DATAIN
i_instruction[17] => r_id_reg[17].DATAIN
i_instruction[18] => r_id_reg[18].DATAIN
i_instruction[19] => r_id_reg[19].DATAIN
i_instruction[20] => r_id_reg[20].DATAIN
i_instruction[21] => r_id_reg[21].DATAIN
i_instruction[22] => r_id_reg[22].DATAIN
i_instruction[23] => r_id_reg[23].DATAIN
i_instruction[24] => r_id_reg[24].DATAIN
i_instruction[25] => r_id_reg[25].DATAIN
i_instruction[26] => r_id_reg[26].DATAIN
i_instruction[27] => r_id_reg[27].DATAIN
i_instruction[28] => r_id_reg[28].DATAIN
i_instruction[29] => r_id_reg[29].DATAIN
i_instruction[30] => r_id_reg[30].DATAIN
i_instruction[31] => r_id_reg[31].DATAIN
o_addr1[0] <= rs1[0].DB_MAX_OUTPUT_PORT_TYPE
o_addr1[1] <= rs1[1].DB_MAX_OUTPUT_PORT_TYPE
o_addr1[2] <= rs1[2].DB_MAX_OUTPUT_PORT_TYPE
o_addr1[3] <= rs1[3].DB_MAX_OUTPUT_PORT_TYPE
o_addr1[4] <= rs1[4].DB_MAX_OUTPUT_PORT_TYPE
o_addr2[0] <= rs2[0].DB_MAX_OUTPUT_PORT_TYPE
o_addr2[1] <= rs2[1].DB_MAX_OUTPUT_PORT_TYPE
o_addr2[2] <= rs2[2].DB_MAX_OUTPUT_PORT_TYPE
o_addr2[3] <= rs2[3].DB_MAX_OUTPUT_PORT_TYPE
o_addr2[4] <= rs2[4].DB_MAX_OUTPUT_PORT_TYPE
i_if_ready => r_if_ready_delay[0].DATAIN
o_flush <= r_flush_sig.DB_MAX_OUTPUT_PORT_TYPE
o_operand1[0] <= r_idex_operand1[0].DB_MAX_OUTPUT_PORT_TYPE
o_operand1[1] <= r_idex_operand1[1].DB_MAX_OUTPUT_PORT_TYPE
o_operand1[2] <= r_idex_operand1[2].DB_MAX_OUTPUT_PORT_TYPE
o_operand1[3] <= r_idex_operand1[3].DB_MAX_OUTPUT_PORT_TYPE
o_operand1[4] <= r_idex_operand1[4].DB_MAX_OUTPUT_PORT_TYPE
o_operand1[5] <= r_idex_operand1[5].DB_MAX_OUTPUT_PORT_TYPE
o_operand1[6] <= r_idex_operand1[6].DB_MAX_OUTPUT_PORT_TYPE
o_operand1[7] <= r_idex_operand1[7].DB_MAX_OUTPUT_PORT_TYPE
o_operand1[8] <= r_idex_operand1[8].DB_MAX_OUTPUT_PORT_TYPE
o_operand1[9] <= r_idex_operand1[9].DB_MAX_OUTPUT_PORT_TYPE
o_operand1[10] <= r_idex_operand1[10].DB_MAX_OUTPUT_PORT_TYPE
o_operand1[11] <= r_idex_operand1[11].DB_MAX_OUTPUT_PORT_TYPE
o_operand1[12] <= r_idex_operand1[12].DB_MAX_OUTPUT_PORT_TYPE
o_operand1[13] <= r_idex_operand1[13].DB_MAX_OUTPUT_PORT_TYPE
o_operand1[14] <= r_idex_operand1[14].DB_MAX_OUTPUT_PORT_TYPE
o_operand1[15] <= r_idex_operand1[15].DB_MAX_OUTPUT_PORT_TYPE
o_operand1[16] <= r_idex_operand1[16].DB_MAX_OUTPUT_PORT_TYPE
o_operand1[17] <= r_idex_operand1[17].DB_MAX_OUTPUT_PORT_TYPE
o_operand1[18] <= r_idex_operand1[18].DB_MAX_OUTPUT_PORT_TYPE
o_operand1[19] <= r_idex_operand1[19].DB_MAX_OUTPUT_PORT_TYPE
o_operand1[20] <= r_idex_operand1[20].DB_MAX_OUTPUT_PORT_TYPE
o_operand1[21] <= r_idex_operand1[21].DB_MAX_OUTPUT_PORT_TYPE
o_operand1[22] <= r_idex_operand1[22].DB_MAX_OUTPUT_PORT_TYPE
o_operand1[23] <= r_idex_operand1[23].DB_MAX_OUTPUT_PORT_TYPE
o_operand1[24] <= r_idex_operand1[24].DB_MAX_OUTPUT_PORT_TYPE
o_operand1[25] <= r_idex_operand1[25].DB_MAX_OUTPUT_PORT_TYPE
o_operand1[26] <= r_idex_operand1[26].DB_MAX_OUTPUT_PORT_TYPE
o_operand1[27] <= r_idex_operand1[27].DB_MAX_OUTPUT_PORT_TYPE
o_operand1[28] <= r_idex_operand1[28].DB_MAX_OUTPUT_PORT_TYPE
o_operand1[29] <= r_idex_operand1[29].DB_MAX_OUTPUT_PORT_TYPE
o_operand1[30] <= r_idex_operand1[30].DB_MAX_OUTPUT_PORT_TYPE
o_operand1[31] <= r_idex_operand1[31].DB_MAX_OUTPUT_PORT_TYPE
o_operand2[0] <= r_idex_operand2[0].DB_MAX_OUTPUT_PORT_TYPE
o_operand2[1] <= r_idex_operand2[1].DB_MAX_OUTPUT_PORT_TYPE
o_operand2[2] <= r_idex_operand2[2].DB_MAX_OUTPUT_PORT_TYPE
o_operand2[3] <= r_idex_operand2[3].DB_MAX_OUTPUT_PORT_TYPE
o_operand2[4] <= r_idex_operand2[4].DB_MAX_OUTPUT_PORT_TYPE
o_operand2[5] <= r_idex_operand2[5].DB_MAX_OUTPUT_PORT_TYPE
o_operand2[6] <= r_idex_operand2[6].DB_MAX_OUTPUT_PORT_TYPE
o_operand2[7] <= r_idex_operand2[7].DB_MAX_OUTPUT_PORT_TYPE
o_operand2[8] <= r_idex_operand2[8].DB_MAX_OUTPUT_PORT_TYPE
o_operand2[9] <= r_idex_operand2[9].DB_MAX_OUTPUT_PORT_TYPE
o_operand2[10] <= r_idex_operand2[10].DB_MAX_OUTPUT_PORT_TYPE
o_operand2[11] <= r_idex_operand2[11].DB_MAX_OUTPUT_PORT_TYPE
o_operand2[12] <= r_idex_operand2[12].DB_MAX_OUTPUT_PORT_TYPE
o_operand2[13] <= r_idex_operand2[13].DB_MAX_OUTPUT_PORT_TYPE
o_operand2[14] <= r_idex_operand2[14].DB_MAX_OUTPUT_PORT_TYPE
o_operand2[15] <= r_idex_operand2[15].DB_MAX_OUTPUT_PORT_TYPE
o_operand2[16] <= r_idex_operand2[16].DB_MAX_OUTPUT_PORT_TYPE
o_operand2[17] <= r_idex_operand2[17].DB_MAX_OUTPUT_PORT_TYPE
o_operand2[18] <= r_idex_operand2[18].DB_MAX_OUTPUT_PORT_TYPE
o_operand2[19] <= r_idex_operand2[19].DB_MAX_OUTPUT_PORT_TYPE
o_operand2[20] <= r_idex_operand2[20].DB_MAX_OUTPUT_PORT_TYPE
o_operand2[21] <= r_idex_operand2[21].DB_MAX_OUTPUT_PORT_TYPE
o_operand2[22] <= r_idex_operand2[22].DB_MAX_OUTPUT_PORT_TYPE
o_operand2[23] <= r_idex_operand2[23].DB_MAX_OUTPUT_PORT_TYPE
o_operand2[24] <= r_idex_operand2[24].DB_MAX_OUTPUT_PORT_TYPE
o_operand2[25] <= r_idex_operand2[25].DB_MAX_OUTPUT_PORT_TYPE
o_operand2[26] <= r_idex_operand2[26].DB_MAX_OUTPUT_PORT_TYPE
o_operand2[27] <= r_idex_operand2[27].DB_MAX_OUTPUT_PORT_TYPE
o_operand2[28] <= r_idex_operand2[28].DB_MAX_OUTPUT_PORT_TYPE
o_operand2[29] <= r_idex_operand2[29].DB_MAX_OUTPUT_PORT_TYPE
o_operand2[30] <= r_idex_operand2[30].DB_MAX_OUTPUT_PORT_TYPE
o_operand2[31] <= r_idex_operand2[31].DB_MAX_OUTPUT_PORT_TYPE
o_ALUop[0] <= r_idex_ALUop[0].DB_MAX_OUTPUT_PORT_TYPE
o_ALUop[1] <= r_idex_ALUop[1].DB_MAX_OUTPUT_PORT_TYPE
o_ALUop[2] <= r_idex_ALUop[2].DB_MAX_OUTPUT_PORT_TYPE
o_ALUop[3] <= r_idex_ALUop[3].DB_MAX_OUTPUT_PORT_TYPE
o_ALUop[4] <= r_idex_ALUop[4].DB_MAX_OUTPUT_PORT_TYPE
i_reg_read_data1[0] => Add0.IN5
i_reg_read_data1[0] => Selector67.IN3
i_reg_read_data1[1] => Add0.IN4
i_reg_read_data1[1] => Selector66.IN3
i_reg_read_data1[2] => Add0.IN3
i_reg_read_data1[2] => Selector65.IN3
i_reg_read_data1[3] => Add0.IN2
i_reg_read_data1[3] => Selector64.IN3
i_reg_read_data1[4] => Add0.IN1
i_reg_read_data1[4] => Selector63.IN3
i_reg_read_data1[5] => Selector62.IN3
i_reg_read_data1[6] => Selector61.IN3
i_reg_read_data1[7] => Selector60.IN3
i_reg_read_data1[8] => Selector59.IN3
i_reg_read_data1[9] => Selector58.IN3
i_reg_read_data1[10] => Selector57.IN3
i_reg_read_data1[11] => Selector56.IN3
i_reg_read_data1[12] => Selector55.IN3
i_reg_read_data1[13] => Selector54.IN3
i_reg_read_data1[14] => Selector53.IN3
i_reg_read_data1[15] => Selector52.IN3
i_reg_read_data1[16] => Selector51.IN3
i_reg_read_data1[17] => Selector50.IN3
i_reg_read_data1[18] => Selector49.IN3
i_reg_read_data1[19] => Selector48.IN3
i_reg_read_data1[20] => Selector47.IN3
i_reg_read_data1[21] => Selector46.IN3
i_reg_read_data1[22] => Selector45.IN3
i_reg_read_data1[23] => Selector44.IN3
i_reg_read_data1[24] => Selector43.IN3
i_reg_read_data1[25] => Selector42.IN3
i_reg_read_data1[26] => Selector41.IN3
i_reg_read_data1[27] => Selector40.IN3
i_reg_read_data1[28] => Selector39.IN3
i_reg_read_data1[29] => Selector38.IN3
i_reg_read_data1[30] => Selector37.IN3
i_reg_read_data1[31] => Selector36.IN3
i_reg_read_data2[0] => Selector67.IN4
i_reg_read_data2[0] => Selector99.IN3
i_reg_read_data2[1] => Selector66.IN4
i_reg_read_data2[1] => Selector98.IN3
i_reg_read_data2[2] => Selector65.IN4
i_reg_read_data2[2] => Selector97.IN3
i_reg_read_data2[3] => Selector64.IN4
i_reg_read_data2[3] => Selector96.IN3
i_reg_read_data2[4] => Selector63.IN4
i_reg_read_data2[4] => Selector95.IN3
i_reg_read_data2[5] => Selector62.IN4
i_reg_read_data2[5] => Selector94.IN3
i_reg_read_data2[6] => Selector61.IN4
i_reg_read_data2[6] => Selector93.IN3
i_reg_read_data2[7] => Selector60.IN4
i_reg_read_data2[7] => Selector92.IN3
i_reg_read_data2[8] => Selector59.IN4
i_reg_read_data2[8] => Selector91.IN3
i_reg_read_data2[9] => Selector58.IN4
i_reg_read_data2[9] => Selector90.IN3
i_reg_read_data2[10] => Selector57.IN4
i_reg_read_data2[10] => Selector89.IN3
i_reg_read_data2[11] => Selector56.IN4
i_reg_read_data2[11] => Selector88.IN3
i_reg_read_data2[12] => Selector55.IN4
i_reg_read_data2[12] => Selector87.IN4
i_reg_read_data2[13] => Selector54.IN4
i_reg_read_data2[13] => Selector86.IN4
i_reg_read_data2[14] => Selector53.IN4
i_reg_read_data2[14] => Selector85.IN4
i_reg_read_data2[15] => Selector52.IN4
i_reg_read_data2[15] => Selector84.IN4
i_reg_read_data2[16] => Selector51.IN4
i_reg_read_data2[16] => Selector83.IN4
i_reg_read_data2[17] => Selector50.IN4
i_reg_read_data2[17] => Selector82.IN4
i_reg_read_data2[18] => Selector49.IN4
i_reg_read_data2[18] => Selector81.IN4
i_reg_read_data2[19] => Selector48.IN4
i_reg_read_data2[19] => Selector80.IN4
i_reg_read_data2[20] => Selector47.IN4
i_reg_read_data2[20] => Selector79.IN4
i_reg_read_data2[21] => Selector46.IN4
i_reg_read_data2[21] => Selector78.IN4
i_reg_read_data2[22] => Selector45.IN4
i_reg_read_data2[22] => Selector77.IN4
i_reg_read_data2[23] => Selector44.IN4
i_reg_read_data2[23] => Selector76.IN4
i_reg_read_data2[24] => Selector43.IN4
i_reg_read_data2[24] => Selector75.IN4
i_reg_read_data2[25] => Selector42.IN4
i_reg_read_data2[25] => Selector74.IN4
i_reg_read_data2[26] => Selector41.IN4
i_reg_read_data2[26] => Selector73.IN4
i_reg_read_data2[27] => Selector40.IN4
i_reg_read_data2[27] => Selector72.IN4
i_reg_read_data2[28] => Selector39.IN4
i_reg_read_data2[28] => Selector71.IN4
i_reg_read_data2[29] => Selector38.IN4
i_reg_read_data2[29] => Selector70.IN4
i_reg_read_data2[30] => Selector37.IN4
i_reg_read_data2[30] => Selector69.IN4
i_reg_read_data2[31] => Selector36.IN4
i_reg_read_data2[31] => Selector68.IN4
o_dec_ins_ready <= r_idex_reg_occupied.DB_MAX_OUTPUT_PORT_TYPE
o_mem_read <= r_idex_mem_read.DB_MAX_OUTPUT_PORT_TYPE
o_mem_write <= r_idex_mem_write.DB_MAX_OUTPUT_PORT_TYPE
o_rd[0] <= r_idex_rd[0].DB_MAX_OUTPUT_PORT_TYPE
o_rd[1] <= r_idex_rd[1].DB_MAX_OUTPUT_PORT_TYPE
o_rd[2] <= r_idex_rd[2].DB_MAX_OUTPUT_PORT_TYPE
o_rd[3] <= r_idex_rd[3].DB_MAX_OUTPUT_PORT_TYPE
o_rd[4] <= r_idex_rd[4].DB_MAX_OUTPUT_PORT_TYPE
o_debug_flag[0] <= r_idex_rd[0].DB_MAX_OUTPUT_PORT_TYPE
o_debug_flag[1] <= r_idex_rd[1].DB_MAX_OUTPUT_PORT_TYPE
o_debug_flag[2] <= r_idex_rd[2].DB_MAX_OUTPUT_PORT_TYPE
o_debug_flag[3] <= r_idex_rd[3].DB_MAX_OUTPUT_PORT_TYPE
o_debug_flag[4] <= r_idex_rd[4].DB_MAX_OUTPUT_PORT_TYPE
o_debug_flag[5] <= <GND>
o_debug_flag[6] <= <GND>
o_debug_flag[7] <= <GND>
o_debug_flag[8] <= <GND>
o_debug_flag[9] <= <GND>


|DE10_LITE_Golden_Top|controlALU:al1
clk => r_exmem_reg_occupied.CLK
clk => r_result[0].CLK
clk => r_result[1].CLK
clk => r_result[2].CLK
clk => r_result[3].CLK
clk => r_result[4].CLK
clk => r_result[5].CLK
clk => r_result[6].CLK
clk => r_result[7].CLK
clk => r_result[8].CLK
clk => r_result[9].CLK
clk => r_result[10].CLK
clk => r_result[11].CLK
clk => r_result[12].CLK
clk => r_result[13].CLK
clk => r_result[14].CLK
clk => r_result[15].CLK
clk => r_result[16].CLK
clk => r_result[17].CLK
clk => r_result[18].CLK
clk => r_result[19].CLK
clk => r_result[20].CLK
clk => r_result[21].CLK
clk => r_result[22].CLK
clk => r_result[23].CLK
clk => r_result[24].CLK
clk => r_result[25].CLK
clk => r_result[26].CLK
clk => r_result[27].CLK
clk => r_result[28].CLK
clk => r_result[29].CLK
clk => r_result[30].CLK
clk => r_result[31].CLK
clk => r_exmem_mem_write.CLK
clk => r_exmem_mem_read.CLK
clk => r_exmem_rd[0].CLK
clk => r_exmem_rd[1].CLK
clk => r_exmem_rd[2].CLK
clk => r_exmem_rd[3].CLK
clk => r_exmem_rd[4].CLK
clk => r_exmem_result[0].CLK
clk => r_exmem_result[1].CLK
clk => r_exmem_result[2].CLK
clk => r_exmem_result[3].CLK
clk => r_exmem_result[4].CLK
clk => r_exmem_result[5].CLK
clk => r_exmem_result[6].CLK
clk => r_exmem_result[7].CLK
clk => r_exmem_result[8].CLK
clk => r_exmem_result[9].CLK
clk => r_exmem_result[10].CLK
clk => r_exmem_result[11].CLK
clk => r_exmem_result[12].CLK
clk => r_exmem_result[13].CLK
clk => r_exmem_result[14].CLK
clk => r_exmem_result[15].CLK
clk => r_exmem_result[16].CLK
clk => r_exmem_result[17].CLK
clk => r_exmem_result[18].CLK
clk => r_exmem_result[19].CLK
clk => r_exmem_result[20].CLK
clk => r_exmem_result[21].CLK
clk => r_exmem_result[22].CLK
clk => r_exmem_result[23].CLK
clk => r_exmem_result[24].CLK
clk => r_exmem_result[25].CLK
clk => r_exmem_result[26].CLK
clk => r_exmem_result[27].CLK
clk => r_exmem_result[28].CLK
clk => r_exmem_result[29].CLK
clk => r_exmem_result[30].CLK
clk => r_exmem_result[31].CLK
clk => r_rd[0].CLK
clk => r_rd[1].CLK
clk => r_rd[2].CLK
clk => r_rd[3].CLK
clk => r_rd[4].CLK
clk => r_mem_write.CLK
clk => r_mem_read.CLK
clk => r_flush_sig.CLK
clk => r_begin_alu.CLK
clk => r_ALUOp[0].CLK
clk => r_ALUOp[1].CLK
clk => r_ALUOp[2].CLK
clk => r_ALUOp[3].CLK
clk => r_ALUOp[4].CLK
clk => r_operand2[0].CLK
clk => r_operand2[1].CLK
clk => r_operand2[2].CLK
clk => r_operand2[3].CLK
clk => r_operand2[4].CLK
clk => r_operand2[5].CLK
clk => r_operand2[6].CLK
clk => r_operand2[7].CLK
clk => r_operand2[8].CLK
clk => r_operand2[9].CLK
clk => r_operand2[10].CLK
clk => r_operand2[11].CLK
clk => r_operand2[12].CLK
clk => r_operand2[13].CLK
clk => r_operand2[14].CLK
clk => r_operand2[15].CLK
clk => r_operand2[16].CLK
clk => r_operand2[17].CLK
clk => r_operand2[18].CLK
clk => r_operand2[19].CLK
clk => r_operand2[20].CLK
clk => r_operand2[21].CLK
clk => r_operand2[22].CLK
clk => r_operand2[23].CLK
clk => r_operand2[24].CLK
clk => r_operand2[25].CLK
clk => r_operand2[26].CLK
clk => r_operand2[27].CLK
clk => r_operand2[28].CLK
clk => r_operand2[29].CLK
clk => r_operand2[30].CLK
clk => r_operand2[31].CLK
clk => r_operand1[0].CLK
clk => r_operand1[1].CLK
clk => r_operand1[2].CLK
clk => r_operand1[3].CLK
clk => r_operand1[4].CLK
clk => r_operand1[5].CLK
clk => r_operand1[6].CLK
clk => r_operand1[7].CLK
clk => r_operand1[8].CLK
clk => r_operand1[9].CLK
clk => r_operand1[10].CLK
clk => r_operand1[11].CLK
clk => r_operand1[12].CLK
clk => r_operand1[13].CLK
clk => r_operand1[14].CLK
clk => r_operand1[15].CLK
clk => r_operand1[16].CLK
clk => r_operand1[17].CLK
clk => r_operand1[18].CLK
clk => r_operand1[19].CLK
clk => r_operand1[20].CLK
clk => r_operand1[21].CLK
clk => r_operand1[22].CLK
clk => r_operand1[23].CLK
clk => r_operand1[24].CLK
clk => r_operand1[25].CLK
clk => r_operand1[26].CLK
clk => r_operand1[27].CLK
clk => r_operand1[28].CLK
clk => r_operand1[29].CLK
clk => r_operand1[30].CLK
clk => r_operand1[31].CLK
clk => r_exmem_reg_occupied_pulse.CLK
clk => r_alu_fin_delay[0].CLK
clk => r_alu_fin_delay[1].CLK
clk => r_begin_alu_delay[0].CLK
clk => r_begin_alu_delay[1].CLK
clk => r_id_ready_delay[0].CLK
clk => r_id_ready_delay[1].CLK
clk => curr_exmem_state~1.DATAIN
clk => curr_alu_state~1.DATAIN
clk => curr_ex_state~1.DATAIN
rst => r_begin_alu.ACLR
rst => r_ALUOp[0].ACLR
rst => r_ALUOp[1].ACLR
rst => r_ALUOp[2].ACLR
rst => r_ALUOp[3].ACLR
rst => r_ALUOp[4].ACLR
rst => r_operand2[0].ACLR
rst => r_operand2[1].ACLR
rst => r_operand2[2].ACLR
rst => r_operand2[3].ACLR
rst => r_operand2[4].ACLR
rst => r_operand2[5].ACLR
rst => r_operand2[6].ACLR
rst => r_operand2[7].ACLR
rst => r_operand2[8].ACLR
rst => r_operand2[9].ACLR
rst => r_operand2[10].ACLR
rst => r_operand2[11].ACLR
rst => r_operand2[12].ACLR
rst => r_operand2[13].ACLR
rst => r_operand2[14].ACLR
rst => r_operand2[15].ACLR
rst => r_operand2[16].ACLR
rst => r_operand2[17].ACLR
rst => r_operand2[18].ACLR
rst => r_operand2[19].ACLR
rst => r_operand2[20].ACLR
rst => r_operand2[21].ACLR
rst => r_operand2[22].ACLR
rst => r_operand2[23].ACLR
rst => r_operand2[24].ACLR
rst => r_operand2[25].ACLR
rst => r_operand2[26].ACLR
rst => r_operand2[27].ACLR
rst => r_operand2[28].ACLR
rst => r_operand2[29].ACLR
rst => r_operand2[30].ACLR
rst => r_operand2[31].ACLR
rst => r_operand1[0].ACLR
rst => r_operand1[1].ACLR
rst => r_operand1[2].ACLR
rst => r_operand1[3].ACLR
rst => r_operand1[4].ACLR
rst => r_operand1[5].ACLR
rst => r_operand1[6].ACLR
rst => r_operand1[7].ACLR
rst => r_operand1[8].ACLR
rst => r_operand1[9].ACLR
rst => r_operand1[10].ACLR
rst => r_operand1[11].ACLR
rst => r_operand1[12].ACLR
rst => r_operand1[13].ACLR
rst => r_operand1[14].ACLR
rst => r_operand1[15].ACLR
rst => r_operand1[16].ACLR
rst => r_operand1[17].ACLR
rst => r_operand1[18].ACLR
rst => r_operand1[19].ACLR
rst => r_operand1[20].ACLR
rst => r_operand1[21].ACLR
rst => r_operand1[22].ACLR
rst => r_operand1[23].ACLR
rst => r_operand1[24].ACLR
rst => r_operand1[25].ACLR
rst => r_operand1[26].ACLR
rst => r_operand1[27].ACLR
rst => r_operand1[28].ACLR
rst => r_operand1[29].ACLR
rst => r_operand1[30].ACLR
rst => r_operand1[31].ACLR
rst => r_exmem_mem_write.ACLR
rst => r_exmem_mem_read.ACLR
rst => r_exmem_rd[0].ACLR
rst => r_exmem_rd[1].ACLR
rst => r_exmem_rd[2].ACLR
rst => r_exmem_rd[3].ACLR
rst => r_exmem_rd[4].ACLR
rst => r_exmem_result[0].ACLR
rst => r_exmem_result[1].ACLR
rst => r_exmem_result[2].ACLR
rst => r_exmem_result[3].ACLR
rst => r_exmem_result[4].ACLR
rst => r_exmem_result[5].ACLR
rst => r_exmem_result[6].ACLR
rst => r_exmem_result[7].ACLR
rst => r_exmem_result[8].ACLR
rst => r_exmem_result[9].ACLR
rst => r_exmem_result[10].ACLR
rst => r_exmem_result[11].ACLR
rst => r_exmem_result[12].ACLR
rst => r_exmem_result[13].ACLR
rst => r_exmem_result[14].ACLR
rst => r_exmem_result[15].ACLR
rst => r_exmem_result[16].ACLR
rst => r_exmem_result[17].ACLR
rst => r_exmem_result[18].ACLR
rst => r_exmem_result[19].ACLR
rst => r_exmem_result[20].ACLR
rst => r_exmem_result[21].ACLR
rst => r_exmem_result[22].ACLR
rst => r_exmem_result[23].ACLR
rst => r_exmem_result[24].ACLR
rst => r_exmem_result[25].ACLR
rst => r_exmem_result[26].ACLR
rst => r_exmem_result[27].ACLR
rst => r_exmem_result[28].ACLR
rst => r_exmem_result[29].ACLR
rst => r_exmem_result[30].ACLR
rst => r_exmem_result[31].ACLR
rst => r_exmem_reg_occupied.ACLR
rst => r_begin_alu_delay[0].ACLR
rst => r_begin_alu_delay[1].ACLR
rst => r_id_ready_delay[0].ACLR
rst => r_id_ready_delay[1].ACLR
rst => r_exmem_reg_occupied_pulse.ACLR
rst => curr_exmem_state~3.DATAIN
rst => curr_alu_state~3.DATAIN
rst => curr_ex_state~3.DATAIN
rst => r_alu_fin_delay[1].ENA
rst => r_alu_fin_delay[0].ENA
rst => r_flush_sig.ENA
rst => r_mem_read.ENA
rst => r_mem_write.ENA
rst => r_rd[4].ENA
rst => r_rd[3].ENA
rst => r_rd[2].ENA
rst => r_rd[1].ENA
rst => r_rd[0].ENA
rst => r_result[31].ENA
rst => r_result[30].ENA
rst => r_result[29].ENA
rst => r_result[28].ENA
rst => r_result[27].ENA
rst => r_result[26].ENA
rst => r_result[25].ENA
rst => r_result[24].ENA
rst => r_result[23].ENA
rst => r_result[22].ENA
rst => r_result[21].ENA
rst => r_result[20].ENA
rst => r_result[19].ENA
rst => r_result[18].ENA
rst => r_result[17].ENA
rst => r_result[16].ENA
rst => r_result[15].ENA
rst => r_result[14].ENA
rst => r_result[13].ENA
rst => r_result[12].ENA
rst => r_result[11].ENA
rst => r_result[10].ENA
rst => r_result[9].ENA
rst => r_result[8].ENA
rst => r_result[7].ENA
rst => r_result[6].ENA
rst => r_result[5].ENA
rst => r_result[4].ENA
rst => r_result[3].ENA
rst => r_result[2].ENA
rst => r_result[1].ENA
rst => r_result[0].ENA
i_flush => next_exmem_state.OUTPUTSELECT
i_flush => next_exmem_state.OUTPUTSELECT
i_mem_read => r_mem_read.DATAB
i_mem_write => r_mem_write.DATAB
i_rd[0] => r_rd.DATAB
i_rd[1] => r_rd.DATAB
i_rd[2] => r_rd.DATAB
i_rd[3] => r_rd.DATAB
i_rd[4] => r_rd.DATAB
i_operand1[0] => r_operand1[0].DATAIN
i_operand1[1] => r_operand1[1].DATAIN
i_operand1[2] => r_operand1[2].DATAIN
i_operand1[3] => r_operand1[3].DATAIN
i_operand1[4] => r_operand1[4].DATAIN
i_operand1[5] => r_operand1[5].DATAIN
i_operand1[6] => r_operand1[6].DATAIN
i_operand1[7] => r_operand1[7].DATAIN
i_operand1[8] => r_operand1[8].DATAIN
i_operand1[9] => r_operand1[9].DATAIN
i_operand1[10] => r_operand1[10].DATAIN
i_operand1[11] => r_operand1[11].DATAIN
i_operand1[12] => r_operand1[12].DATAIN
i_operand1[13] => r_operand1[13].DATAIN
i_operand1[14] => r_operand1[14].DATAIN
i_operand1[15] => r_operand1[15].DATAIN
i_operand1[16] => r_operand1[16].DATAIN
i_operand1[17] => r_operand1[17].DATAIN
i_operand1[18] => r_operand1[18].DATAIN
i_operand1[19] => r_operand1[19].DATAIN
i_operand1[20] => r_operand1[20].DATAIN
i_operand1[21] => r_operand1[21].DATAIN
i_operand1[22] => r_operand1[22].DATAIN
i_operand1[23] => r_operand1[23].DATAIN
i_operand1[24] => r_operand1[24].DATAIN
i_operand1[25] => r_operand1[25].DATAIN
i_operand1[26] => r_operand1[26].DATAIN
i_operand1[27] => r_operand1[27].DATAIN
i_operand1[28] => r_operand1[28].DATAIN
i_operand1[29] => r_operand1[29].DATAIN
i_operand1[30] => r_operand1[30].DATAIN
i_operand1[31] => r_operand1[31].DATAIN
i_operand2[0] => r_operand2[0].DATAIN
i_operand2[1] => r_operand2[1].DATAIN
i_operand2[2] => r_operand2[2].DATAIN
i_operand2[3] => r_operand2[3].DATAIN
i_operand2[4] => r_operand2[4].DATAIN
i_operand2[5] => r_operand2[5].DATAIN
i_operand2[6] => r_operand2[6].DATAIN
i_operand2[7] => r_operand2[7].DATAIN
i_operand2[8] => r_operand2[8].DATAIN
i_operand2[9] => r_operand2[9].DATAIN
i_operand2[10] => r_operand2[10].DATAIN
i_operand2[11] => r_operand2[11].DATAIN
i_operand2[12] => r_operand2[12].DATAIN
i_operand2[13] => r_operand2[13].DATAIN
i_operand2[14] => r_operand2[14].DATAIN
i_operand2[15] => r_operand2[15].DATAIN
i_operand2[16] => r_operand2[16].DATAIN
i_operand2[17] => r_operand2[17].DATAIN
i_operand2[18] => r_operand2[18].DATAIN
i_operand2[19] => r_operand2[19].DATAIN
i_operand2[20] => r_operand2[20].DATAIN
i_operand2[21] => r_operand2[21].DATAIN
i_operand2[22] => r_operand2[22].DATAIN
i_operand2[23] => r_operand2[23].DATAIN
i_operand2[24] => r_operand2[24].DATAIN
i_operand2[25] => r_operand2[25].DATAIN
i_operand2[26] => r_operand2[26].DATAIN
i_operand2[27] => r_operand2[27].DATAIN
i_operand2[28] => r_operand2[28].DATAIN
i_operand2[29] => r_operand2[29].DATAIN
i_operand2[30] => r_operand2[30].DATAIN
i_operand2[31] => r_operand2[31].DATAIN
i_ALUOp[0] => r_ALUOp[0].DATAIN
i_ALUOp[1] => r_ALUOp[1].DATAIN
i_ALUOp[2] => r_ALUOp[2].DATAIN
i_ALUOp[3] => r_ALUOp[3].DATAIN
i_ALUOp[4] => r_ALUOp[4].DATAIN
i_dec_ins_ready => r_id_ready_delay[0].DATAIN
o_result[0] <= r_exmem_result[0].DB_MAX_OUTPUT_PORT_TYPE
o_result[1] <= r_exmem_result[1].DB_MAX_OUTPUT_PORT_TYPE
o_result[2] <= r_exmem_result[2].DB_MAX_OUTPUT_PORT_TYPE
o_result[3] <= r_exmem_result[3].DB_MAX_OUTPUT_PORT_TYPE
o_result[4] <= r_exmem_result[4].DB_MAX_OUTPUT_PORT_TYPE
o_result[5] <= r_exmem_result[5].DB_MAX_OUTPUT_PORT_TYPE
o_result[6] <= r_exmem_result[6].DB_MAX_OUTPUT_PORT_TYPE
o_result[7] <= r_exmem_result[7].DB_MAX_OUTPUT_PORT_TYPE
o_result[8] <= r_exmem_result[8].DB_MAX_OUTPUT_PORT_TYPE
o_result[9] <= r_exmem_result[9].DB_MAX_OUTPUT_PORT_TYPE
o_result[10] <= r_exmem_result[10].DB_MAX_OUTPUT_PORT_TYPE
o_result[11] <= r_exmem_result[11].DB_MAX_OUTPUT_PORT_TYPE
o_result[12] <= r_exmem_result[12].DB_MAX_OUTPUT_PORT_TYPE
o_result[13] <= r_exmem_result[13].DB_MAX_OUTPUT_PORT_TYPE
o_result[14] <= r_exmem_result[14].DB_MAX_OUTPUT_PORT_TYPE
o_result[15] <= r_exmem_result[15].DB_MAX_OUTPUT_PORT_TYPE
o_result[16] <= r_exmem_result[16].DB_MAX_OUTPUT_PORT_TYPE
o_result[17] <= r_exmem_result[17].DB_MAX_OUTPUT_PORT_TYPE
o_result[18] <= r_exmem_result[18].DB_MAX_OUTPUT_PORT_TYPE
o_result[19] <= r_exmem_result[19].DB_MAX_OUTPUT_PORT_TYPE
o_result[20] <= r_exmem_result[20].DB_MAX_OUTPUT_PORT_TYPE
o_result[21] <= r_exmem_result[21].DB_MAX_OUTPUT_PORT_TYPE
o_result[22] <= r_exmem_result[22].DB_MAX_OUTPUT_PORT_TYPE
o_result[23] <= r_exmem_result[23].DB_MAX_OUTPUT_PORT_TYPE
o_result[24] <= r_exmem_result[24].DB_MAX_OUTPUT_PORT_TYPE
o_result[25] <= r_exmem_result[25].DB_MAX_OUTPUT_PORT_TYPE
o_result[26] <= r_exmem_result[26].DB_MAX_OUTPUT_PORT_TYPE
o_result[27] <= r_exmem_result[27].DB_MAX_OUTPUT_PORT_TYPE
o_result[28] <= r_exmem_result[28].DB_MAX_OUTPUT_PORT_TYPE
o_result[29] <= r_exmem_result[29].DB_MAX_OUTPUT_PORT_TYPE
o_result[30] <= r_exmem_result[30].DB_MAX_OUTPUT_PORT_TYPE
o_result[31] <= r_exmem_result[31].DB_MAX_OUTPUT_PORT_TYPE
zero <= <GND>
o_flush <= r_flush_sig.DB_MAX_OUTPUT_PORT_TYPE
o_mem_read <= r_exmem_mem_read.DB_MAX_OUTPUT_PORT_TYPE
o_mem_write <= r_exmem_mem_write.DB_MAX_OUTPUT_PORT_TYPE
o_rd[0] <= r_exmem_rd[0].DB_MAX_OUTPUT_PORT_TYPE
o_rd[1] <= r_exmem_rd[1].DB_MAX_OUTPUT_PORT_TYPE
o_rd[2] <= r_exmem_rd[2].DB_MAX_OUTPUT_PORT_TYPE
o_rd[3] <= r_exmem_rd[3].DB_MAX_OUTPUT_PORT_TYPE
o_rd[4] <= r_exmem_rd[4].DB_MAX_OUTPUT_PORT_TYPE
o_alu_ready <= r_exmem_reg_occupied.DB_MAX_OUTPUT_PORT_TYPE
o_debug_flag[0] <= r_exmem_result[0].DB_MAX_OUTPUT_PORT_TYPE
o_debug_flag[1] <= r_exmem_result[1].DB_MAX_OUTPUT_PORT_TYPE
o_debug_flag[2] <= r_exmem_result[2].DB_MAX_OUTPUT_PORT_TYPE
o_debug_flag[3] <= r_exmem_result[3].DB_MAX_OUTPUT_PORT_TYPE
o_debug_flag[4] <= r_exmem_result[4].DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|dataMemory:dm1
clk => memory_array.we_a.CLK
clk => memory_array.waddr_a[4].CLK
clk => memory_array.waddr_a[3].CLK
clk => memory_array.waddr_a[2].CLK
clk => memory_array.waddr_a[1].CLK
clk => memory_array.waddr_a[0].CLK
clk => memory_array.data_a[31].CLK
clk => memory_array.data_a[30].CLK
clk => memory_array.data_a[29].CLK
clk => memory_array.data_a[28].CLK
clk => memory_array.data_a[27].CLK
clk => memory_array.data_a[26].CLK
clk => memory_array.data_a[25].CLK
clk => memory_array.data_a[24].CLK
clk => memory_array.data_a[23].CLK
clk => memory_array.data_a[22].CLK
clk => memory_array.data_a[21].CLK
clk => memory_array.data_a[20].CLK
clk => memory_array.data_a[19].CLK
clk => memory_array.data_a[18].CLK
clk => memory_array.data_a[17].CLK
clk => memory_array.data_a[16].CLK
clk => memory_array.data_a[15].CLK
clk => memory_array.data_a[14].CLK
clk => memory_array.data_a[13].CLK
clk => memory_array.data_a[12].CLK
clk => memory_array.data_a[11].CLK
clk => memory_array.data_a[10].CLK
clk => memory_array.data_a[9].CLK
clk => memory_array.data_a[8].CLK
clk => memory_array.data_a[7].CLK
clk => memory_array.data_a[6].CLK
clk => memory_array.data_a[5].CLK
clk => memory_array.data_a[4].CLK
clk => memory_array.data_a[3].CLK
clk => memory_array.data_a[2].CLK
clk => memory_array.data_a[1].CLK
clk => memory_array.data_a[0].CLK
clk => r_wb_reg_occupied.CLK
clk => r_wb_data_write[0].CLK
clk => r_wb_data_write[1].CLK
clk => r_wb_data_write[2].CLK
clk => r_wb_data_write[3].CLK
clk => r_wb_data_write[4].CLK
clk => r_wb_data_write[5].CLK
clk => r_wb_data_write[6].CLK
clk => r_wb_data_write[7].CLK
clk => r_wb_data_write[8].CLK
clk => r_wb_data_write[9].CLK
clk => r_wb_data_write[10].CLK
clk => r_wb_data_write[11].CLK
clk => r_wb_data_write[12].CLK
clk => r_wb_data_write[13].CLK
clk => r_wb_data_write[14].CLK
clk => r_wb_data_write[15].CLK
clk => r_wb_data_write[16].CLK
clk => r_wb_data_write[17].CLK
clk => r_wb_data_write[18].CLK
clk => r_wb_data_write[19].CLK
clk => r_wb_data_write[20].CLK
clk => r_wb_data_write[21].CLK
clk => r_wb_data_write[22].CLK
clk => r_wb_data_write[23].CLK
clk => r_wb_data_write[24].CLK
clk => r_wb_data_write[25].CLK
clk => r_wb_data_write[26].CLK
clk => r_wb_data_write[27].CLK
clk => r_wb_data_write[28].CLK
clk => r_wb_data_write[29].CLK
clk => r_wb_data_write[30].CLK
clk => r_wb_data_write[31].CLK
clk => r_wb_rd[0].CLK
clk => r_wb_rd[1].CLK
clk => r_wb_rd[2].CLK
clk => r_wb_rd[3].CLK
clk => r_wb_rd[4].CLK
clk => r_data_write[0].CLK
clk => r_data_write[1].CLK
clk => r_data_write[2].CLK
clk => r_data_write[3].CLK
clk => r_data_write[4].CLK
clk => r_data_write[5].CLK
clk => r_data_write[6].CLK
clk => r_data_write[7].CLK
clk => r_data_write[8].CLK
clk => r_data_write[9].CLK
clk => r_data_write[10].CLK
clk => r_data_write[11].CLK
clk => r_data_write[12].CLK
clk => r_data_write[13].CLK
clk => r_data_write[14].CLK
clk => r_data_write[15].CLK
clk => r_data_write[16].CLK
clk => r_data_write[17].CLK
clk => r_data_write[18].CLK
clk => r_data_write[19].CLK
clk => r_data_write[20].CLK
clk => r_data_write[21].CLK
clk => r_data_write[22].CLK
clk => r_data_write[23].CLK
clk => r_data_write[24].CLK
clk => r_data_write[25].CLK
clk => r_data_write[26].CLK
clk => r_data_write[27].CLK
clk => r_data_write[28].CLK
clk => r_data_write[29].CLK
clk => r_data_write[30].CLK
clk => r_data_write[31].CLK
clk => r_mem_op[0].CLK
clk => r_mem_op[1].CLK
clk => r_result[0].CLK
clk => r_result[1].CLK
clk => r_result[2].CLK
clk => r_result[3].CLK
clk => r_result[4].CLK
clk => r_result[5].CLK
clk => r_result[6].CLK
clk => r_result[7].CLK
clk => r_result[8].CLK
clk => r_result[9].CLK
clk => r_result[10].CLK
clk => r_result[11].CLK
clk => r_result[12].CLK
clk => r_result[13].CLK
clk => r_result[14].CLK
clk => r_result[15].CLK
clk => r_result[16].CLK
clk => r_result[17].CLK
clk => r_result[18].CLK
clk => r_result[19].CLK
clk => r_result[20].CLK
clk => r_result[21].CLK
clk => r_result[22].CLK
clk => r_result[23].CLK
clk => r_result[24].CLK
clk => r_result[25].CLK
clk => r_result[26].CLK
clk => r_result[27].CLK
clk => r_result[28].CLK
clk => r_result[29].CLK
clk => r_result[30].CLK
clk => r_result[31].CLK
clk => r_rd[0].CLK
clk => r_rd[1].CLK
clk => r_rd[2].CLK
clk => r_rd[3].CLK
clk => r_rd[4].CLK
clk => r_begin_mem.CLK
clk => r_flush_sig.CLK
clk => r_mem_fin_delay[0].CLK
clk => r_mem_fin_delay[1].CLK
clk => r_begin_mem_delay[0].CLK
clk => r_begin_mem_delay[1].CLK
clk => r_alu_ready_delay[0].CLK
clk => r_alu_ready_delay[1].CLK
clk => r_wb_reg_occupied_pulse.CLK
clk => curr_wb_state~1.DATAIN
clk => curr_mem_state~1.DATAIN
clk => curr_exmem_state~1.DATAIN
clk => memory_array.CLK0
rst => comb.IN0
rst => r_wb_data_write[0].ACLR
rst => r_wb_data_write[1].ACLR
rst => r_wb_data_write[2].ACLR
rst => r_wb_data_write[3].ACLR
rst => r_wb_data_write[4].ACLR
rst => r_wb_data_write[5].ACLR
rst => r_wb_data_write[6].ACLR
rst => r_wb_data_write[7].ACLR
rst => r_wb_data_write[8].ACLR
rst => r_wb_data_write[9].ACLR
rst => r_wb_data_write[10].ACLR
rst => r_wb_data_write[11].ACLR
rst => r_wb_data_write[12].ACLR
rst => r_wb_data_write[13].ACLR
rst => r_wb_data_write[14].ACLR
rst => r_wb_data_write[15].ACLR
rst => r_wb_data_write[16].ACLR
rst => r_wb_data_write[17].ACLR
rst => r_wb_data_write[18].ACLR
rst => r_wb_data_write[19].ACLR
rst => r_wb_data_write[20].ACLR
rst => r_wb_data_write[21].ACLR
rst => r_wb_data_write[22].ACLR
rst => r_wb_data_write[23].ACLR
rst => r_wb_data_write[24].ACLR
rst => r_wb_data_write[25].ACLR
rst => r_wb_data_write[26].ACLR
rst => r_wb_data_write[27].ACLR
rst => r_wb_data_write[28].ACLR
rst => r_wb_data_write[29].ACLR
rst => r_wb_data_write[30].ACLR
rst => r_wb_data_write[31].ACLR
rst => r_wb_rd[0].ACLR
rst => r_wb_rd[1].ACLR
rst => r_wb_rd[2].ACLR
rst => r_wb_rd[3].ACLR
rst => r_wb_rd[4].ACLR
rst => r_data_write[0].ACLR
rst => r_data_write[1].ACLR
rst => r_data_write[2].ACLR
rst => r_data_write[3].ACLR
rst => r_data_write[4].ACLR
rst => r_data_write[5].ACLR
rst => r_data_write[6].ACLR
rst => r_data_write[7].ACLR
rst => r_data_write[8].ACLR
rst => r_data_write[9].ACLR
rst => r_data_write[10].ACLR
rst => r_data_write[11].ACLR
rst => r_data_write[12].ACLR
rst => r_data_write[13].ACLR
rst => r_data_write[14].ACLR
rst => r_data_write[15].ACLR
rst => r_data_write[16].ACLR
rst => r_data_write[17].ACLR
rst => r_data_write[18].ACLR
rst => r_data_write[19].ACLR
rst => r_data_write[20].ACLR
rst => r_data_write[21].ACLR
rst => r_data_write[22].ACLR
rst => r_data_write[23].ACLR
rst => r_data_write[24].ACLR
rst => r_data_write[25].ACLR
rst => r_data_write[26].ACLR
rst => r_data_write[27].ACLR
rst => r_data_write[28].ACLR
rst => r_data_write[29].ACLR
rst => r_data_write[30].ACLR
rst => r_data_write[31].ACLR
rst => r_mem_op[0].ACLR
rst => r_mem_op[1].ACLR
rst => r_result[0].ACLR
rst => r_result[1].ACLR
rst => r_result[2].ACLR
rst => r_result[3].ACLR
rst => r_result[4].ACLR
rst => r_result[5].ACLR
rst => r_result[6].ACLR
rst => r_result[7].ACLR
rst => r_result[8].ACLR
rst => r_result[9].ACLR
rst => r_result[10].ACLR
rst => r_result[11].ACLR
rst => r_result[12].ACLR
rst => r_result[13].ACLR
rst => r_result[14].ACLR
rst => r_result[15].ACLR
rst => r_result[16].ACLR
rst => r_result[17].ACLR
rst => r_result[18].ACLR
rst => r_result[19].ACLR
rst => r_result[20].ACLR
rst => r_result[21].ACLR
rst => r_result[22].ACLR
rst => r_result[23].ACLR
rst => r_result[24].ACLR
rst => r_result[25].ACLR
rst => r_result[26].ACLR
rst => r_result[27].ACLR
rst => r_result[28].ACLR
rst => r_result[29].ACLR
rst => r_result[30].ACLR
rst => r_result[31].ACLR
rst => r_rd[0].ACLR
rst => r_rd[1].ACLR
rst => r_rd[2].ACLR
rst => r_rd[3].ACLR
rst => r_rd[4].ACLR
rst => r_begin_mem.ACLR
rst => r_flush_sig.ACLR
rst => r_wb_reg_occupied.ACLR
rst => r_wb_reg_occupied_pulse.ACLR
rst => r_mem_fin_delay[0].ACLR
rst => r_mem_fin_delay[1].ACLR
rst => r_begin_mem_delay[0].ACLR
rst => r_begin_mem_delay[1].ACLR
rst => r_alu_ready_delay[0].ACLR
rst => r_alu_ready_delay[1].ACLR
rst => curr_wb_state~3.DATAIN
rst => curr_mem_state~3.DATAIN
rst => curr_exmem_state~3.DATAIN
i_result[0] => r_result[0].DATAIN
i_result[1] => r_result[1].DATAIN
i_result[2] => r_result[2].DATAIN
i_result[3] => r_result[3].DATAIN
i_result[4] => r_result[4].DATAIN
i_result[5] => r_result[5].DATAIN
i_result[6] => r_result[6].DATAIN
i_result[7] => r_result[7].DATAIN
i_result[8] => r_result[8].DATAIN
i_result[9] => r_result[9].DATAIN
i_result[10] => r_result[10].DATAIN
i_result[11] => r_result[11].DATAIN
i_result[12] => r_result[12].DATAIN
i_result[13] => r_result[13].DATAIN
i_result[14] => r_result[14].DATAIN
i_result[15] => r_result[15].DATAIN
i_result[16] => r_result[16].DATAIN
i_result[17] => r_result[17].DATAIN
i_result[18] => r_result[18].DATAIN
i_result[19] => r_result[19].DATAIN
i_result[20] => r_result[20].DATAIN
i_result[21] => r_result[21].DATAIN
i_result[22] => r_result[22].DATAIN
i_result[23] => r_result[23].DATAIN
i_result[24] => r_result[24].DATAIN
i_result[25] => r_result[25].DATAIN
i_result[26] => r_result[26].DATAIN
i_result[27] => r_result[27].DATAIN
i_result[28] => r_result[28].DATAIN
i_result[29] => r_result[29].DATAIN
i_result[30] => r_result[30].DATAIN
i_result[31] => r_result[31].DATAIN
i_mem_read => r_mem_op[0].DATAIN
i_mem_write => r_mem_op[1].DATAIN
i_rd[0] => r_rd[0].DATAIN
i_rd[1] => r_rd[1].DATAIN
i_rd[2] => r_rd[2].DATAIN
i_rd[3] => r_rd[3].DATAIN
i_rd[4] => r_rd[4].DATAIN
i_alu_ready => r_alu_ready_delay[0].DATAIN
o_flush <= r_flush_sig.DB_MAX_OUTPUT_PORT_TYPE
o_write_data[0] <= r_wb_data_write[0].DB_MAX_OUTPUT_PORT_TYPE
o_write_data[1] <= r_wb_data_write[1].DB_MAX_OUTPUT_PORT_TYPE
o_write_data[2] <= r_wb_data_write[2].DB_MAX_OUTPUT_PORT_TYPE
o_write_data[3] <= r_wb_data_write[3].DB_MAX_OUTPUT_PORT_TYPE
o_write_data[4] <= r_wb_data_write[4].DB_MAX_OUTPUT_PORT_TYPE
o_write_data[5] <= r_wb_data_write[5].DB_MAX_OUTPUT_PORT_TYPE
o_write_data[6] <= r_wb_data_write[6].DB_MAX_OUTPUT_PORT_TYPE
o_write_data[7] <= r_wb_data_write[7].DB_MAX_OUTPUT_PORT_TYPE
o_write_data[8] <= r_wb_data_write[8].DB_MAX_OUTPUT_PORT_TYPE
o_write_data[9] <= r_wb_data_write[9].DB_MAX_OUTPUT_PORT_TYPE
o_write_data[10] <= r_wb_data_write[10].DB_MAX_OUTPUT_PORT_TYPE
o_write_data[11] <= r_wb_data_write[11].DB_MAX_OUTPUT_PORT_TYPE
o_write_data[12] <= r_wb_data_write[12].DB_MAX_OUTPUT_PORT_TYPE
o_write_data[13] <= r_wb_data_write[13].DB_MAX_OUTPUT_PORT_TYPE
o_write_data[14] <= r_wb_data_write[14].DB_MAX_OUTPUT_PORT_TYPE
o_write_data[15] <= r_wb_data_write[15].DB_MAX_OUTPUT_PORT_TYPE
o_write_data[16] <= r_wb_data_write[16].DB_MAX_OUTPUT_PORT_TYPE
o_write_data[17] <= r_wb_data_write[17].DB_MAX_OUTPUT_PORT_TYPE
o_write_data[18] <= r_wb_data_write[18].DB_MAX_OUTPUT_PORT_TYPE
o_write_data[19] <= r_wb_data_write[19].DB_MAX_OUTPUT_PORT_TYPE
o_write_data[20] <= r_wb_data_write[20].DB_MAX_OUTPUT_PORT_TYPE
o_write_data[21] <= r_wb_data_write[21].DB_MAX_OUTPUT_PORT_TYPE
o_write_data[22] <= r_wb_data_write[22].DB_MAX_OUTPUT_PORT_TYPE
o_write_data[23] <= r_wb_data_write[23].DB_MAX_OUTPUT_PORT_TYPE
o_write_data[24] <= r_wb_data_write[24].DB_MAX_OUTPUT_PORT_TYPE
o_write_data[25] <= r_wb_data_write[25].DB_MAX_OUTPUT_PORT_TYPE
o_write_data[26] <= r_wb_data_write[26].DB_MAX_OUTPUT_PORT_TYPE
o_write_data[27] <= r_wb_data_write[27].DB_MAX_OUTPUT_PORT_TYPE
o_write_data[28] <= r_wb_data_write[28].DB_MAX_OUTPUT_PORT_TYPE
o_write_data[29] <= r_wb_data_write[29].DB_MAX_OUTPUT_PORT_TYPE
o_write_data[30] <= r_wb_data_write[30].DB_MAX_OUTPUT_PORT_TYPE
o_write_data[31] <= r_wb_data_write[31].DB_MAX_OUTPUT_PORT_TYPE
o_rd[0] <= r_wb_rd[0].DB_MAX_OUTPUT_PORT_TYPE
o_rd[1] <= r_wb_rd[1].DB_MAX_OUTPUT_PORT_TYPE
o_rd[2] <= r_wb_rd[2].DB_MAX_OUTPUT_PORT_TYPE
o_rd[3] <= r_wb_rd[3].DB_MAX_OUTPUT_PORT_TYPE
o_rd[4] <= r_wb_rd[4].DB_MAX_OUTPUT_PORT_TYPE
i_flush => next_wb_state.OUTPUTSELECT
i_flush => next_wb_state.OUTPUTSELECT
o_data_ready <= r_wb_reg_occupied.DB_MAX_OUTPUT_PORT_TYPE
o_debug_flag[0] <= r_wb_rd[0].DB_MAX_OUTPUT_PORT_TYPE
o_debug_flag[1] <= r_wb_rd[1].DB_MAX_OUTPUT_PORT_TYPE
o_debug_flag[2] <= r_wb_rd[2].DB_MAX_OUTPUT_PORT_TYPE
o_debug_flag[3] <= r_wb_rd[3].DB_MAX_OUTPUT_PORT_TYPE
o_debug_flag[4] <= r_wb_rd[4].DB_MAX_OUTPUT_PORT_TYPE


|DE10_LITE_Golden_Top|registerFile:rf1
clk => reg_array[16][0].CLK
clk => reg_array[16][1].CLK
clk => reg_array[16][2].CLK
clk => reg_array[16][3].CLK
clk => reg_array[16][4].CLK
clk => reg_array[16][5].CLK
clk => reg_array[16][6].CLK
clk => reg_array[16][7].CLK
clk => reg_array[16][8].CLK
clk => reg_array[16][9].CLK
clk => reg_array[16][10].CLK
clk => reg_array[16][11].CLK
clk => reg_array[16][12].CLK
clk => reg_array[16][13].CLK
clk => reg_array[16][14].CLK
clk => reg_array[16][15].CLK
clk => reg_array[16][16].CLK
clk => reg_array[16][17].CLK
clk => reg_array[16][18].CLK
clk => reg_array[16][19].CLK
clk => reg_array[16][20].CLK
clk => reg_array[16][21].CLK
clk => reg_array[16][22].CLK
clk => reg_array[16][23].CLK
clk => reg_array[16][24].CLK
clk => reg_array[16][25].CLK
clk => reg_array[16][26].CLK
clk => reg_array[16][27].CLK
clk => reg_array[16][28].CLK
clk => reg_array[16][29].CLK
clk => reg_array[16][30].CLK
clk => reg_array[16][31].CLK
clk => reg_array[15][0].CLK
clk => reg_array[15][1].CLK
clk => reg_array[15][2].CLK
clk => reg_array[15][3].CLK
clk => reg_array[15][4].CLK
clk => reg_array[15][5].CLK
clk => reg_array[15][6].CLK
clk => reg_array[15][7].CLK
clk => reg_array[15][8].CLK
clk => reg_array[15][9].CLK
clk => reg_array[15][10].CLK
clk => reg_array[15][11].CLK
clk => reg_array[15][12].CLK
clk => reg_array[15][13].CLK
clk => reg_array[15][14].CLK
clk => reg_array[15][15].CLK
clk => reg_array[15][16].CLK
clk => reg_array[15][17].CLK
clk => reg_array[15][18].CLK
clk => reg_array[15][19].CLK
clk => reg_array[15][20].CLK
clk => reg_array[15][21].CLK
clk => reg_array[15][22].CLK
clk => reg_array[15][23].CLK
clk => reg_array[15][24].CLK
clk => reg_array[15][25].CLK
clk => reg_array[15][26].CLK
clk => reg_array[15][27].CLK
clk => reg_array[15][28].CLK
clk => reg_array[15][29].CLK
clk => reg_array[15][30].CLK
clk => reg_array[15][31].CLK
clk => reg_array[14][0].CLK
clk => reg_array[14][1].CLK
clk => reg_array[14][2].CLK
clk => reg_array[14][3].CLK
clk => reg_array[14][4].CLK
clk => reg_array[14][5].CLK
clk => reg_array[14][6].CLK
clk => reg_array[14][7].CLK
clk => reg_array[14][8].CLK
clk => reg_array[14][9].CLK
clk => reg_array[14][10].CLK
clk => reg_array[14][11].CLK
clk => reg_array[14][12].CLK
clk => reg_array[14][13].CLK
clk => reg_array[14][14].CLK
clk => reg_array[14][15].CLK
clk => reg_array[14][16].CLK
clk => reg_array[14][17].CLK
clk => reg_array[14][18].CLK
clk => reg_array[14][19].CLK
clk => reg_array[14][20].CLK
clk => reg_array[14][21].CLK
clk => reg_array[14][22].CLK
clk => reg_array[14][23].CLK
clk => reg_array[14][24].CLK
clk => reg_array[14][25].CLK
clk => reg_array[14][26].CLK
clk => reg_array[14][27].CLK
clk => reg_array[14][28].CLK
clk => reg_array[14][29].CLK
clk => reg_array[14][30].CLK
clk => reg_array[14][31].CLK
clk => reg_array[13][0].CLK
clk => reg_array[13][1].CLK
clk => reg_array[13][2].CLK
clk => reg_array[13][3].CLK
clk => reg_array[13][4].CLK
clk => reg_array[13][5].CLK
clk => reg_array[13][6].CLK
clk => reg_array[13][7].CLK
clk => reg_array[13][8].CLK
clk => reg_array[13][9].CLK
clk => reg_array[13][10].CLK
clk => reg_array[13][11].CLK
clk => reg_array[13][12].CLK
clk => reg_array[13][13].CLK
clk => reg_array[13][14].CLK
clk => reg_array[13][15].CLK
clk => reg_array[13][16].CLK
clk => reg_array[13][17].CLK
clk => reg_array[13][18].CLK
clk => reg_array[13][19].CLK
clk => reg_array[13][20].CLK
clk => reg_array[13][21].CLK
clk => reg_array[13][22].CLK
clk => reg_array[13][23].CLK
clk => reg_array[13][24].CLK
clk => reg_array[13][25].CLK
clk => reg_array[13][26].CLK
clk => reg_array[13][27].CLK
clk => reg_array[13][28].CLK
clk => reg_array[13][29].CLK
clk => reg_array[13][30].CLK
clk => reg_array[13][31].CLK
clk => reg_array[12][0].CLK
clk => reg_array[12][1].CLK
clk => reg_array[12][2].CLK
clk => reg_array[12][3].CLK
clk => reg_array[12][4].CLK
clk => reg_array[12][5].CLK
clk => reg_array[12][6].CLK
clk => reg_array[12][7].CLK
clk => reg_array[12][8].CLK
clk => reg_array[12][9].CLK
clk => reg_array[12][10].CLK
clk => reg_array[12][11].CLK
clk => reg_array[12][12].CLK
clk => reg_array[12][13].CLK
clk => reg_array[12][14].CLK
clk => reg_array[12][15].CLK
clk => reg_array[12][16].CLK
clk => reg_array[12][17].CLK
clk => reg_array[12][18].CLK
clk => reg_array[12][19].CLK
clk => reg_array[12][20].CLK
clk => reg_array[12][21].CLK
clk => reg_array[12][22].CLK
clk => reg_array[12][23].CLK
clk => reg_array[12][24].CLK
clk => reg_array[12][25].CLK
clk => reg_array[12][26].CLK
clk => reg_array[12][27].CLK
clk => reg_array[12][28].CLK
clk => reg_array[12][29].CLK
clk => reg_array[12][30].CLK
clk => reg_array[12][31].CLK
clk => reg_array[11][0].CLK
clk => reg_array[11][1].CLK
clk => reg_array[11][2].CLK
clk => reg_array[11][3].CLK
clk => reg_array[11][4].CLK
clk => reg_array[11][5].CLK
clk => reg_array[11][6].CLK
clk => reg_array[11][7].CLK
clk => reg_array[11][8].CLK
clk => reg_array[11][9].CLK
clk => reg_array[11][10].CLK
clk => reg_array[11][11].CLK
clk => reg_array[11][12].CLK
clk => reg_array[11][13].CLK
clk => reg_array[11][14].CLK
clk => reg_array[11][15].CLK
clk => reg_array[11][16].CLK
clk => reg_array[11][17].CLK
clk => reg_array[11][18].CLK
clk => reg_array[11][19].CLK
clk => reg_array[11][20].CLK
clk => reg_array[11][21].CLK
clk => reg_array[11][22].CLK
clk => reg_array[11][23].CLK
clk => reg_array[11][24].CLK
clk => reg_array[11][25].CLK
clk => reg_array[11][26].CLK
clk => reg_array[11][27].CLK
clk => reg_array[11][28].CLK
clk => reg_array[11][29].CLK
clk => reg_array[11][30].CLK
clk => reg_array[11][31].CLK
clk => reg_array[10][0].CLK
clk => reg_array[10][1].CLK
clk => reg_array[10][2].CLK
clk => reg_array[10][3].CLK
clk => reg_array[10][4].CLK
clk => reg_array[10][5].CLK
clk => reg_array[10][6].CLK
clk => reg_array[10][7].CLK
clk => reg_array[10][8].CLK
clk => reg_array[10][9].CLK
clk => reg_array[10][10].CLK
clk => reg_array[10][11].CLK
clk => reg_array[10][12].CLK
clk => reg_array[10][13].CLK
clk => reg_array[10][14].CLK
clk => reg_array[10][15].CLK
clk => reg_array[10][16].CLK
clk => reg_array[10][17].CLK
clk => reg_array[10][18].CLK
clk => reg_array[10][19].CLK
clk => reg_array[10][20].CLK
clk => reg_array[10][21].CLK
clk => reg_array[10][22].CLK
clk => reg_array[10][23].CLK
clk => reg_array[10][24].CLK
clk => reg_array[10][25].CLK
clk => reg_array[10][26].CLK
clk => reg_array[10][27].CLK
clk => reg_array[10][28].CLK
clk => reg_array[10][29].CLK
clk => reg_array[10][30].CLK
clk => reg_array[10][31].CLK
clk => reg_array[9][0].CLK
clk => reg_array[9][1].CLK
clk => reg_array[9][2].CLK
clk => reg_array[9][3].CLK
clk => reg_array[9][4].CLK
clk => reg_array[9][5].CLK
clk => reg_array[9][6].CLK
clk => reg_array[9][7].CLK
clk => reg_array[9][8].CLK
clk => reg_array[9][9].CLK
clk => reg_array[9][10].CLK
clk => reg_array[9][11].CLK
clk => reg_array[9][12].CLK
clk => reg_array[9][13].CLK
clk => reg_array[9][14].CLK
clk => reg_array[9][15].CLK
clk => reg_array[9][16].CLK
clk => reg_array[9][17].CLK
clk => reg_array[9][18].CLK
clk => reg_array[9][19].CLK
clk => reg_array[9][20].CLK
clk => reg_array[9][21].CLK
clk => reg_array[9][22].CLK
clk => reg_array[9][23].CLK
clk => reg_array[9][24].CLK
clk => reg_array[9][25].CLK
clk => reg_array[9][26].CLK
clk => reg_array[9][27].CLK
clk => reg_array[9][28].CLK
clk => reg_array[9][29].CLK
clk => reg_array[9][30].CLK
clk => reg_array[9][31].CLK
clk => reg_array[8][0].CLK
clk => reg_array[8][1].CLK
clk => reg_array[8][2].CLK
clk => reg_array[8][3].CLK
clk => reg_array[8][4].CLK
clk => reg_array[8][5].CLK
clk => reg_array[8][6].CLK
clk => reg_array[8][7].CLK
clk => reg_array[8][8].CLK
clk => reg_array[8][9].CLK
clk => reg_array[8][10].CLK
clk => reg_array[8][11].CLK
clk => reg_array[8][12].CLK
clk => reg_array[8][13].CLK
clk => reg_array[8][14].CLK
clk => reg_array[8][15].CLK
clk => reg_array[8][16].CLK
clk => reg_array[8][17].CLK
clk => reg_array[8][18].CLK
clk => reg_array[8][19].CLK
clk => reg_array[8][20].CLK
clk => reg_array[8][21].CLK
clk => reg_array[8][22].CLK
clk => reg_array[8][23].CLK
clk => reg_array[8][24].CLK
clk => reg_array[8][25].CLK
clk => reg_array[8][26].CLK
clk => reg_array[8][27].CLK
clk => reg_array[8][28].CLK
clk => reg_array[8][29].CLK
clk => reg_array[8][30].CLK
clk => reg_array[8][31].CLK
clk => reg_array[7][0].CLK
clk => reg_array[7][1].CLK
clk => reg_array[7][2].CLK
clk => reg_array[7][3].CLK
clk => reg_array[7][4].CLK
clk => reg_array[7][5].CLK
clk => reg_array[7][6].CLK
clk => reg_array[7][7].CLK
clk => reg_array[7][8].CLK
clk => reg_array[7][9].CLK
clk => reg_array[7][10].CLK
clk => reg_array[7][11].CLK
clk => reg_array[7][12].CLK
clk => reg_array[7][13].CLK
clk => reg_array[7][14].CLK
clk => reg_array[7][15].CLK
clk => reg_array[7][16].CLK
clk => reg_array[7][17].CLK
clk => reg_array[7][18].CLK
clk => reg_array[7][19].CLK
clk => reg_array[7][20].CLK
clk => reg_array[7][21].CLK
clk => reg_array[7][22].CLK
clk => reg_array[7][23].CLK
clk => reg_array[7][24].CLK
clk => reg_array[7][25].CLK
clk => reg_array[7][26].CLK
clk => reg_array[7][27].CLK
clk => reg_array[7][28].CLK
clk => reg_array[7][29].CLK
clk => reg_array[7][30].CLK
clk => reg_array[7][31].CLK
clk => reg_array[6][0].CLK
clk => reg_array[6][1].CLK
clk => reg_array[6][2].CLK
clk => reg_array[6][3].CLK
clk => reg_array[6][4].CLK
clk => reg_array[6][5].CLK
clk => reg_array[6][6].CLK
clk => reg_array[6][7].CLK
clk => reg_array[6][8].CLK
clk => reg_array[6][9].CLK
clk => reg_array[6][10].CLK
clk => reg_array[6][11].CLK
clk => reg_array[6][12].CLK
clk => reg_array[6][13].CLK
clk => reg_array[6][14].CLK
clk => reg_array[6][15].CLK
clk => reg_array[6][16].CLK
clk => reg_array[6][17].CLK
clk => reg_array[6][18].CLK
clk => reg_array[6][19].CLK
clk => reg_array[6][20].CLK
clk => reg_array[6][21].CLK
clk => reg_array[6][22].CLK
clk => reg_array[6][23].CLK
clk => reg_array[6][24].CLK
clk => reg_array[6][25].CLK
clk => reg_array[6][26].CLK
clk => reg_array[6][27].CLK
clk => reg_array[6][28].CLK
clk => reg_array[6][29].CLK
clk => reg_array[6][30].CLK
clk => reg_array[6][31].CLK
clk => reg_array[5][0].CLK
clk => reg_array[5][1].CLK
clk => reg_array[5][2].CLK
clk => reg_array[5][3].CLK
clk => reg_array[5][4].CLK
clk => reg_array[5][5].CLK
clk => reg_array[5][6].CLK
clk => reg_array[5][7].CLK
clk => reg_array[5][8].CLK
clk => reg_array[5][9].CLK
clk => reg_array[5][10].CLK
clk => reg_array[5][11].CLK
clk => reg_array[5][12].CLK
clk => reg_array[5][13].CLK
clk => reg_array[5][14].CLK
clk => reg_array[5][15].CLK
clk => reg_array[5][16].CLK
clk => reg_array[5][17].CLK
clk => reg_array[5][18].CLK
clk => reg_array[5][19].CLK
clk => reg_array[5][20].CLK
clk => reg_array[5][21].CLK
clk => reg_array[5][22].CLK
clk => reg_array[5][23].CLK
clk => reg_array[5][24].CLK
clk => reg_array[5][25].CLK
clk => reg_array[5][26].CLK
clk => reg_array[5][27].CLK
clk => reg_array[5][28].CLK
clk => reg_array[5][29].CLK
clk => reg_array[5][30].CLK
clk => reg_array[5][31].CLK
clk => reg_array[4][0].CLK
clk => reg_array[4][1].CLK
clk => reg_array[4][2].CLK
clk => reg_array[4][3].CLK
clk => reg_array[4][4].CLK
clk => reg_array[4][5].CLK
clk => reg_array[4][6].CLK
clk => reg_array[4][7].CLK
clk => reg_array[4][8].CLK
clk => reg_array[4][9].CLK
clk => reg_array[4][10].CLK
clk => reg_array[4][11].CLK
clk => reg_array[4][12].CLK
clk => reg_array[4][13].CLK
clk => reg_array[4][14].CLK
clk => reg_array[4][15].CLK
clk => reg_array[4][16].CLK
clk => reg_array[4][17].CLK
clk => reg_array[4][18].CLK
clk => reg_array[4][19].CLK
clk => reg_array[4][20].CLK
clk => reg_array[4][21].CLK
clk => reg_array[4][22].CLK
clk => reg_array[4][23].CLK
clk => reg_array[4][24].CLK
clk => reg_array[4][25].CLK
clk => reg_array[4][26].CLK
clk => reg_array[4][27].CLK
clk => reg_array[4][28].CLK
clk => reg_array[4][29].CLK
clk => reg_array[4][30].CLK
clk => reg_array[4][31].CLK
clk => reg_array[3][0].CLK
clk => reg_array[3][1].CLK
clk => reg_array[3][2].CLK
clk => reg_array[3][3].CLK
clk => reg_array[3][4].CLK
clk => reg_array[3][5].CLK
clk => reg_array[3][6].CLK
clk => reg_array[3][7].CLK
clk => reg_array[3][8].CLK
clk => reg_array[3][9].CLK
clk => reg_array[3][10].CLK
clk => reg_array[3][11].CLK
clk => reg_array[3][12].CLK
clk => reg_array[3][13].CLK
clk => reg_array[3][14].CLK
clk => reg_array[3][15].CLK
clk => reg_array[3][16].CLK
clk => reg_array[3][17].CLK
clk => reg_array[3][18].CLK
clk => reg_array[3][19].CLK
clk => reg_array[3][20].CLK
clk => reg_array[3][21].CLK
clk => reg_array[3][22].CLK
clk => reg_array[3][23].CLK
clk => reg_array[3][24].CLK
clk => reg_array[3][25].CLK
clk => reg_array[3][26].CLK
clk => reg_array[3][27].CLK
clk => reg_array[3][28].CLK
clk => reg_array[3][29].CLK
clk => reg_array[3][30].CLK
clk => reg_array[3][31].CLK
clk => reg_array[2][0].CLK
clk => reg_array[2][1].CLK
clk => reg_array[2][2].CLK
clk => reg_array[2][3].CLK
clk => reg_array[2][4].CLK
clk => reg_array[2][5].CLK
clk => reg_array[2][6].CLK
clk => reg_array[2][7].CLK
clk => reg_array[2][8].CLK
clk => reg_array[2][9].CLK
clk => reg_array[2][10].CLK
clk => reg_array[2][11].CLK
clk => reg_array[2][12].CLK
clk => reg_array[2][13].CLK
clk => reg_array[2][14].CLK
clk => reg_array[2][15].CLK
clk => reg_array[2][16].CLK
clk => reg_array[2][17].CLK
clk => reg_array[2][18].CLK
clk => reg_array[2][19].CLK
clk => reg_array[2][20].CLK
clk => reg_array[2][21].CLK
clk => reg_array[2][22].CLK
clk => reg_array[2][23].CLK
clk => reg_array[2][24].CLK
clk => reg_array[2][25].CLK
clk => reg_array[2][26].CLK
clk => reg_array[2][27].CLK
clk => reg_array[2][28].CLK
clk => reg_array[2][29].CLK
clk => reg_array[2][30].CLK
clk => reg_array[2][31].CLK
clk => reg_array[1][0].CLK
clk => reg_array[1][1].CLK
clk => reg_array[1][2].CLK
clk => reg_array[1][3].CLK
clk => reg_array[1][4].CLK
clk => reg_array[1][5].CLK
clk => reg_array[1][6].CLK
clk => reg_array[1][7].CLK
clk => reg_array[1][8].CLK
clk => reg_array[1][9].CLK
clk => reg_array[1][10].CLK
clk => reg_array[1][11].CLK
clk => reg_array[1][12].CLK
clk => reg_array[1][13].CLK
clk => reg_array[1][14].CLK
clk => reg_array[1][15].CLK
clk => reg_array[1][16].CLK
clk => reg_array[1][17].CLK
clk => reg_array[1][18].CLK
clk => reg_array[1][19].CLK
clk => reg_array[1][20].CLK
clk => reg_array[1][21].CLK
clk => reg_array[1][22].CLK
clk => reg_array[1][23].CLK
clk => reg_array[1][24].CLK
clk => reg_array[1][25].CLK
clk => reg_array[1][26].CLK
clk => reg_array[1][27].CLK
clk => reg_array[1][28].CLK
clk => reg_array[1][29].CLK
clk => reg_array[1][30].CLK
clk => reg_array[1][31].CLK
clk => reg_array[0][0].CLK
clk => reg_array[0][1].CLK
clk => reg_array[0][2].CLK
clk => reg_array[0][3].CLK
clk => reg_array[0][4].CLK
clk => reg_array[0][5].CLK
clk => reg_array[0][6].CLK
clk => reg_array[0][7].CLK
clk => reg_array[0][8].CLK
clk => reg_array[0][9].CLK
clk => reg_array[0][10].CLK
clk => reg_array[0][11].CLK
clk => reg_array[0][12].CLK
clk => reg_array[0][13].CLK
clk => reg_array[0][14].CLK
clk => reg_array[0][15].CLK
clk => reg_array[0][16].CLK
clk => reg_array[0][17].CLK
clk => reg_array[0][18].CLK
clk => reg_array[0][19].CLK
clk => reg_array[0][20].CLK
clk => reg_array[0][21].CLK
clk => reg_array[0][22].CLK
clk => reg_array[0][23].CLK
clk => reg_array[0][24].CLK
clk => reg_array[0][25].CLK
clk => reg_array[0][26].CLK
clk => reg_array[0][27].CLK
clk => reg_array[0][28].CLK
clk => reg_array[0][29].CLK
clk => reg_array[0][30].CLK
clk => reg_array[0][31].CLK
clk => r_flush_sig.CLK
clk => r_data_ready_delay[0].CLK
clk => r_data_ready_delay[1].CLK
clk => r_data_ready_delay[2].CLK
clk => curr_state~1.DATAIN
rst => r_flush_sig.ACLR
rst => r_data_ready_delay[0].ACLR
rst => r_data_ready_delay[1].ACLR
rst => r_data_ready_delay[2].ACLR
rst => curr_state~3.DATAIN
rst => reg_array[16][0].ENA
rst => reg_array[0][31].ENA
rst => reg_array[0][30].ENA
rst => reg_array[0][29].ENA
rst => reg_array[0][28].ENA
rst => reg_array[0][27].ENA
rst => reg_array[0][26].ENA
rst => reg_array[0][25].ENA
rst => reg_array[0][24].ENA
rst => reg_array[0][23].ENA
rst => reg_array[0][22].ENA
rst => reg_array[0][21].ENA
rst => reg_array[0][20].ENA
rst => reg_array[0][19].ENA
rst => reg_array[0][18].ENA
rst => reg_array[0][17].ENA
rst => reg_array[0][16].ENA
rst => reg_array[0][15].ENA
rst => reg_array[0][14].ENA
rst => reg_array[0][13].ENA
rst => reg_array[0][12].ENA
rst => reg_array[0][11].ENA
rst => reg_array[0][10].ENA
rst => reg_array[0][9].ENA
rst => reg_array[0][8].ENA
rst => reg_array[0][7].ENA
rst => reg_array[0][6].ENA
rst => reg_array[0][5].ENA
rst => reg_array[0][4].ENA
rst => reg_array[0][3].ENA
rst => reg_array[0][2].ENA
rst => reg_array[0][1].ENA
rst => reg_array[0][0].ENA
rst => reg_array[1][31].ENA
rst => reg_array[1][30].ENA
rst => reg_array[1][29].ENA
rst => reg_array[1][28].ENA
rst => reg_array[1][27].ENA
rst => reg_array[1][26].ENA
rst => reg_array[1][25].ENA
rst => reg_array[1][24].ENA
rst => reg_array[1][23].ENA
rst => reg_array[1][22].ENA
rst => reg_array[1][21].ENA
rst => reg_array[1][20].ENA
rst => reg_array[1][19].ENA
rst => reg_array[1][18].ENA
rst => reg_array[1][17].ENA
rst => reg_array[1][16].ENA
rst => reg_array[1][15].ENA
rst => reg_array[1][14].ENA
rst => reg_array[1][13].ENA
rst => reg_array[1][12].ENA
rst => reg_array[1][11].ENA
rst => reg_array[1][10].ENA
rst => reg_array[1][9].ENA
rst => reg_array[1][8].ENA
rst => reg_array[1][7].ENA
rst => reg_array[1][6].ENA
rst => reg_array[1][5].ENA
rst => reg_array[1][4].ENA
rst => reg_array[1][3].ENA
rst => reg_array[1][2].ENA
rst => reg_array[1][1].ENA
rst => reg_array[1][0].ENA
rst => reg_array[2][31].ENA
rst => reg_array[2][30].ENA
rst => reg_array[2][29].ENA
rst => reg_array[2][28].ENA
rst => reg_array[2][27].ENA
rst => reg_array[2][26].ENA
rst => reg_array[2][25].ENA
rst => reg_array[2][24].ENA
rst => reg_array[2][23].ENA
rst => reg_array[2][22].ENA
rst => reg_array[2][21].ENA
rst => reg_array[2][20].ENA
rst => reg_array[2][19].ENA
rst => reg_array[2][18].ENA
rst => reg_array[2][17].ENA
rst => reg_array[2][16].ENA
rst => reg_array[2][15].ENA
rst => reg_array[2][14].ENA
rst => reg_array[2][13].ENA
rst => reg_array[2][12].ENA
rst => reg_array[2][11].ENA
rst => reg_array[2][10].ENA
rst => reg_array[2][9].ENA
rst => reg_array[2][8].ENA
rst => reg_array[2][7].ENA
rst => reg_array[2][6].ENA
rst => reg_array[2][5].ENA
rst => reg_array[2][4].ENA
rst => reg_array[2][3].ENA
rst => reg_array[2][2].ENA
rst => reg_array[2][1].ENA
rst => reg_array[2][0].ENA
rst => reg_array[3][31].ENA
rst => reg_array[3][30].ENA
rst => reg_array[3][29].ENA
rst => reg_array[3][28].ENA
rst => reg_array[3][27].ENA
rst => reg_array[3][26].ENA
rst => reg_array[3][25].ENA
rst => reg_array[3][24].ENA
rst => reg_array[3][23].ENA
rst => reg_array[3][22].ENA
rst => reg_array[3][21].ENA
rst => reg_array[3][20].ENA
rst => reg_array[3][19].ENA
rst => reg_array[3][18].ENA
rst => reg_array[3][17].ENA
rst => reg_array[3][16].ENA
rst => reg_array[3][15].ENA
rst => reg_array[3][14].ENA
rst => reg_array[3][13].ENA
rst => reg_array[3][12].ENA
rst => reg_array[3][11].ENA
rst => reg_array[3][10].ENA
rst => reg_array[3][9].ENA
rst => reg_array[3][8].ENA
rst => reg_array[3][7].ENA
rst => reg_array[3][6].ENA
rst => reg_array[3][5].ENA
rst => reg_array[3][4].ENA
rst => reg_array[3][3].ENA
rst => reg_array[3][2].ENA
rst => reg_array[3][1].ENA
rst => reg_array[3][0].ENA
rst => reg_array[4][31].ENA
rst => reg_array[4][30].ENA
rst => reg_array[4][29].ENA
rst => reg_array[4][28].ENA
rst => reg_array[4][27].ENA
rst => reg_array[4][26].ENA
rst => reg_array[4][25].ENA
rst => reg_array[4][24].ENA
rst => reg_array[4][23].ENA
rst => reg_array[4][22].ENA
rst => reg_array[4][21].ENA
rst => reg_array[4][20].ENA
rst => reg_array[4][19].ENA
rst => reg_array[4][18].ENA
rst => reg_array[4][17].ENA
rst => reg_array[4][16].ENA
rst => reg_array[4][15].ENA
rst => reg_array[4][14].ENA
rst => reg_array[4][13].ENA
rst => reg_array[4][12].ENA
rst => reg_array[4][11].ENA
rst => reg_array[4][10].ENA
rst => reg_array[4][9].ENA
rst => reg_array[4][8].ENA
rst => reg_array[4][7].ENA
rst => reg_array[4][6].ENA
rst => reg_array[4][5].ENA
rst => reg_array[4][4].ENA
rst => reg_array[4][3].ENA
rst => reg_array[4][2].ENA
rst => reg_array[4][1].ENA
rst => reg_array[4][0].ENA
rst => reg_array[5][31].ENA
rst => reg_array[5][30].ENA
rst => reg_array[5][29].ENA
rst => reg_array[5][28].ENA
rst => reg_array[5][27].ENA
rst => reg_array[5][26].ENA
rst => reg_array[5][25].ENA
rst => reg_array[5][24].ENA
rst => reg_array[5][23].ENA
rst => reg_array[5][22].ENA
rst => reg_array[5][21].ENA
rst => reg_array[5][20].ENA
rst => reg_array[5][19].ENA
rst => reg_array[5][18].ENA
rst => reg_array[5][17].ENA
rst => reg_array[5][16].ENA
rst => reg_array[5][15].ENA
rst => reg_array[5][14].ENA
rst => reg_array[5][13].ENA
rst => reg_array[5][12].ENA
rst => reg_array[5][11].ENA
rst => reg_array[5][10].ENA
rst => reg_array[5][9].ENA
rst => reg_array[5][8].ENA
rst => reg_array[5][7].ENA
rst => reg_array[5][6].ENA
rst => reg_array[5][5].ENA
rst => reg_array[5][4].ENA
rst => reg_array[5][3].ENA
rst => reg_array[5][2].ENA
rst => reg_array[5][1].ENA
rst => reg_array[5][0].ENA
rst => reg_array[6][31].ENA
rst => reg_array[6][30].ENA
rst => reg_array[6][29].ENA
rst => reg_array[6][28].ENA
rst => reg_array[6][27].ENA
rst => reg_array[6][26].ENA
rst => reg_array[6][25].ENA
rst => reg_array[6][24].ENA
rst => reg_array[6][23].ENA
rst => reg_array[6][22].ENA
rst => reg_array[6][21].ENA
rst => reg_array[6][20].ENA
rst => reg_array[6][19].ENA
rst => reg_array[6][18].ENA
rst => reg_array[6][17].ENA
rst => reg_array[6][16].ENA
rst => reg_array[6][15].ENA
rst => reg_array[6][14].ENA
rst => reg_array[6][13].ENA
rst => reg_array[6][12].ENA
rst => reg_array[6][11].ENA
rst => reg_array[6][10].ENA
rst => reg_array[6][9].ENA
rst => reg_array[6][8].ENA
rst => reg_array[6][7].ENA
rst => reg_array[6][6].ENA
rst => reg_array[6][5].ENA
rst => reg_array[6][4].ENA
rst => reg_array[6][3].ENA
rst => reg_array[6][2].ENA
rst => reg_array[6][1].ENA
rst => reg_array[6][0].ENA
rst => reg_array[7][31].ENA
rst => reg_array[7][30].ENA
rst => reg_array[7][29].ENA
rst => reg_array[7][28].ENA
rst => reg_array[7][27].ENA
rst => reg_array[7][26].ENA
rst => reg_array[7][25].ENA
rst => reg_array[7][24].ENA
rst => reg_array[7][23].ENA
rst => reg_array[7][22].ENA
rst => reg_array[7][21].ENA
rst => reg_array[7][20].ENA
rst => reg_array[7][19].ENA
rst => reg_array[7][18].ENA
rst => reg_array[7][17].ENA
rst => reg_array[7][16].ENA
rst => reg_array[7][15].ENA
rst => reg_array[7][14].ENA
rst => reg_array[7][13].ENA
rst => reg_array[7][12].ENA
rst => reg_array[7][11].ENA
rst => reg_array[7][10].ENA
rst => reg_array[7][9].ENA
rst => reg_array[7][8].ENA
rst => reg_array[7][7].ENA
rst => reg_array[7][6].ENA
rst => reg_array[7][5].ENA
rst => reg_array[7][4].ENA
rst => reg_array[7][3].ENA
rst => reg_array[7][2].ENA
rst => reg_array[7][1].ENA
rst => reg_array[7][0].ENA
rst => reg_array[8][31].ENA
rst => reg_array[8][30].ENA
rst => reg_array[8][29].ENA
rst => reg_array[8][28].ENA
rst => reg_array[8][27].ENA
rst => reg_array[8][26].ENA
rst => reg_array[8][25].ENA
rst => reg_array[8][24].ENA
rst => reg_array[8][23].ENA
rst => reg_array[8][22].ENA
rst => reg_array[8][21].ENA
rst => reg_array[8][20].ENA
rst => reg_array[8][19].ENA
rst => reg_array[8][18].ENA
rst => reg_array[8][17].ENA
rst => reg_array[8][16].ENA
rst => reg_array[8][15].ENA
rst => reg_array[8][14].ENA
rst => reg_array[8][13].ENA
rst => reg_array[8][12].ENA
rst => reg_array[8][11].ENA
rst => reg_array[8][10].ENA
rst => reg_array[8][9].ENA
rst => reg_array[8][8].ENA
rst => reg_array[8][7].ENA
rst => reg_array[8][6].ENA
rst => reg_array[8][5].ENA
rst => reg_array[8][4].ENA
rst => reg_array[8][3].ENA
rst => reg_array[8][2].ENA
rst => reg_array[8][1].ENA
rst => reg_array[8][0].ENA
rst => reg_array[9][31].ENA
rst => reg_array[9][30].ENA
rst => reg_array[9][29].ENA
rst => reg_array[9][28].ENA
rst => reg_array[9][27].ENA
rst => reg_array[9][26].ENA
rst => reg_array[9][25].ENA
rst => reg_array[9][24].ENA
rst => reg_array[9][23].ENA
rst => reg_array[9][22].ENA
rst => reg_array[9][21].ENA
rst => reg_array[9][20].ENA
rst => reg_array[9][19].ENA
rst => reg_array[9][18].ENA
rst => reg_array[9][17].ENA
rst => reg_array[9][16].ENA
rst => reg_array[9][15].ENA
rst => reg_array[9][14].ENA
rst => reg_array[9][13].ENA
rst => reg_array[9][12].ENA
rst => reg_array[9][11].ENA
rst => reg_array[9][10].ENA
rst => reg_array[9][9].ENA
rst => reg_array[9][8].ENA
rst => reg_array[9][7].ENA
rst => reg_array[9][6].ENA
rst => reg_array[9][5].ENA
rst => reg_array[9][4].ENA
rst => reg_array[9][3].ENA
rst => reg_array[9][2].ENA
rst => reg_array[9][1].ENA
rst => reg_array[9][0].ENA
rst => reg_array[10][31].ENA
rst => reg_array[10][30].ENA
rst => reg_array[10][29].ENA
rst => reg_array[10][28].ENA
rst => reg_array[10][27].ENA
rst => reg_array[10][26].ENA
rst => reg_array[10][25].ENA
rst => reg_array[10][24].ENA
rst => reg_array[10][23].ENA
rst => reg_array[10][22].ENA
rst => reg_array[10][21].ENA
rst => reg_array[10][20].ENA
rst => reg_array[10][19].ENA
rst => reg_array[10][18].ENA
rst => reg_array[10][17].ENA
rst => reg_array[10][16].ENA
rst => reg_array[10][15].ENA
rst => reg_array[10][14].ENA
rst => reg_array[10][13].ENA
rst => reg_array[10][12].ENA
rst => reg_array[10][11].ENA
rst => reg_array[10][10].ENA
rst => reg_array[10][9].ENA
rst => reg_array[10][8].ENA
rst => reg_array[10][7].ENA
rst => reg_array[10][6].ENA
rst => reg_array[10][5].ENA
rst => reg_array[10][4].ENA
rst => reg_array[10][3].ENA
rst => reg_array[10][2].ENA
rst => reg_array[10][1].ENA
rst => reg_array[10][0].ENA
rst => reg_array[11][31].ENA
rst => reg_array[11][30].ENA
rst => reg_array[11][29].ENA
rst => reg_array[11][28].ENA
rst => reg_array[11][27].ENA
rst => reg_array[11][26].ENA
rst => reg_array[11][25].ENA
rst => reg_array[11][24].ENA
rst => reg_array[11][23].ENA
rst => reg_array[11][22].ENA
rst => reg_array[11][21].ENA
rst => reg_array[11][20].ENA
rst => reg_array[11][19].ENA
rst => reg_array[11][18].ENA
rst => reg_array[11][17].ENA
rst => reg_array[11][16].ENA
rst => reg_array[11][15].ENA
rst => reg_array[11][14].ENA
rst => reg_array[11][13].ENA
rst => reg_array[11][12].ENA
rst => reg_array[11][11].ENA
rst => reg_array[11][10].ENA
rst => reg_array[11][9].ENA
rst => reg_array[11][8].ENA
rst => reg_array[11][7].ENA
rst => reg_array[11][6].ENA
rst => reg_array[11][5].ENA
rst => reg_array[11][4].ENA
rst => reg_array[11][3].ENA
rst => reg_array[11][2].ENA
rst => reg_array[11][1].ENA
rst => reg_array[11][0].ENA
rst => reg_array[12][31].ENA
rst => reg_array[12][30].ENA
rst => reg_array[12][29].ENA
rst => reg_array[12][28].ENA
rst => reg_array[12][27].ENA
rst => reg_array[12][26].ENA
rst => reg_array[12][25].ENA
rst => reg_array[12][24].ENA
rst => reg_array[12][23].ENA
rst => reg_array[12][22].ENA
rst => reg_array[12][21].ENA
rst => reg_array[12][20].ENA
rst => reg_array[12][19].ENA
rst => reg_array[12][18].ENA
rst => reg_array[12][17].ENA
rst => reg_array[12][16].ENA
rst => reg_array[12][15].ENA
rst => reg_array[12][14].ENA
rst => reg_array[12][13].ENA
rst => reg_array[12][12].ENA
rst => reg_array[12][11].ENA
rst => reg_array[12][10].ENA
rst => reg_array[12][9].ENA
rst => reg_array[12][8].ENA
rst => reg_array[12][7].ENA
rst => reg_array[12][6].ENA
rst => reg_array[12][5].ENA
rst => reg_array[12][4].ENA
rst => reg_array[12][3].ENA
rst => reg_array[12][2].ENA
rst => reg_array[12][1].ENA
rst => reg_array[12][0].ENA
rst => reg_array[13][31].ENA
rst => reg_array[13][30].ENA
rst => reg_array[13][29].ENA
rst => reg_array[13][28].ENA
rst => reg_array[13][27].ENA
rst => reg_array[13][26].ENA
rst => reg_array[13][25].ENA
rst => reg_array[13][24].ENA
rst => reg_array[13][23].ENA
rst => reg_array[13][22].ENA
rst => reg_array[13][21].ENA
rst => reg_array[13][20].ENA
rst => reg_array[13][19].ENA
rst => reg_array[13][18].ENA
rst => reg_array[13][17].ENA
rst => reg_array[13][16].ENA
rst => reg_array[13][15].ENA
rst => reg_array[13][14].ENA
rst => reg_array[13][13].ENA
rst => reg_array[13][12].ENA
rst => reg_array[13][11].ENA
rst => reg_array[13][10].ENA
rst => reg_array[13][9].ENA
rst => reg_array[13][8].ENA
rst => reg_array[13][7].ENA
rst => reg_array[13][6].ENA
rst => reg_array[13][5].ENA
rst => reg_array[13][4].ENA
rst => reg_array[13][3].ENA
rst => reg_array[13][2].ENA
rst => reg_array[13][1].ENA
rst => reg_array[13][0].ENA
rst => reg_array[14][31].ENA
rst => reg_array[14][30].ENA
rst => reg_array[14][29].ENA
rst => reg_array[14][28].ENA
rst => reg_array[14][27].ENA
rst => reg_array[14][26].ENA
rst => reg_array[14][25].ENA
rst => reg_array[14][24].ENA
rst => reg_array[14][23].ENA
rst => reg_array[14][22].ENA
rst => reg_array[14][21].ENA
rst => reg_array[14][20].ENA
rst => reg_array[14][19].ENA
rst => reg_array[14][18].ENA
rst => reg_array[14][17].ENA
rst => reg_array[14][16].ENA
rst => reg_array[14][15].ENA
rst => reg_array[14][14].ENA
rst => reg_array[14][13].ENA
rst => reg_array[14][12].ENA
rst => reg_array[14][11].ENA
rst => reg_array[14][10].ENA
rst => reg_array[14][9].ENA
rst => reg_array[14][8].ENA
rst => reg_array[14][7].ENA
rst => reg_array[14][6].ENA
rst => reg_array[14][5].ENA
rst => reg_array[14][4].ENA
rst => reg_array[14][3].ENA
rst => reg_array[14][2].ENA
rst => reg_array[14][1].ENA
rst => reg_array[14][0].ENA
rst => reg_array[15][31].ENA
rst => reg_array[15][30].ENA
rst => reg_array[15][29].ENA
rst => reg_array[15][28].ENA
rst => reg_array[15][27].ENA
rst => reg_array[15][26].ENA
rst => reg_array[15][25].ENA
rst => reg_array[15][24].ENA
rst => reg_array[15][23].ENA
rst => reg_array[15][22].ENA
rst => reg_array[15][21].ENA
rst => reg_array[15][20].ENA
rst => reg_array[15][19].ENA
rst => reg_array[15][18].ENA
rst => reg_array[15][17].ENA
rst => reg_array[15][16].ENA
rst => reg_array[15][15].ENA
rst => reg_array[15][14].ENA
rst => reg_array[15][13].ENA
rst => reg_array[15][12].ENA
rst => reg_array[15][11].ENA
rst => reg_array[15][10].ENA
rst => reg_array[15][9].ENA
rst => reg_array[15][8].ENA
rst => reg_array[15][7].ENA
rst => reg_array[15][6].ENA
rst => reg_array[15][5].ENA
rst => reg_array[15][4].ENA
rst => reg_array[15][3].ENA
rst => reg_array[15][2].ENA
rst => reg_array[15][1].ENA
rst => reg_array[15][0].ENA
rst => reg_array[16][31].ENA
rst => reg_array[16][30].ENA
rst => reg_array[16][29].ENA
rst => reg_array[16][28].ENA
rst => reg_array[16][27].ENA
rst => reg_array[16][26].ENA
rst => reg_array[16][25].ENA
rst => reg_array[16][24].ENA
rst => reg_array[16][23].ENA
rst => reg_array[16][22].ENA
rst => reg_array[16][21].ENA
rst => reg_array[16][20].ENA
rst => reg_array[16][19].ENA
rst => reg_array[16][18].ENA
rst => reg_array[16][17].ENA
rst => reg_array[16][16].ENA
rst => reg_array[16][15].ENA
rst => reg_array[16][14].ENA
rst => reg_array[16][13].ENA
rst => reg_array[16][12].ENA
rst => reg_array[16][11].ENA
rst => reg_array[16][10].ENA
rst => reg_array[16][9].ENA
rst => reg_array[16][8].ENA
rst => reg_array[16][7].ENA
rst => reg_array[16][6].ENA
rst => reg_array[16][5].ENA
rst => reg_array[16][4].ENA
rst => reg_array[16][3].ENA
rst => reg_array[16][2].ENA
rst => reg_array[16][1].ENA
i_rd[0] => Decoder0.IN4
i_rd[1] => Decoder0.IN3
i_rd[2] => Decoder0.IN2
i_rd[3] => Decoder0.IN1
i_rd[4] => Decoder0.IN0
i_data_ready => r_data_ready_delay[0].DATAIN
i_write_data[0] => reg_array.DATAB
i_write_data[0] => reg_array.DATAB
i_write_data[0] => reg_array.DATAB
i_write_data[0] => reg_array.DATAB
i_write_data[0] => reg_array.DATAB
i_write_data[0] => reg_array.DATAB
i_write_data[0] => reg_array.DATAB
i_write_data[0] => reg_array.DATAB
i_write_data[0] => reg_array.DATAB
i_write_data[0] => reg_array.DATAB
i_write_data[0] => reg_array.DATAB
i_write_data[0] => reg_array.DATAB
i_write_data[0] => reg_array.DATAB
i_write_data[0] => reg_array.DATAB
i_write_data[0] => reg_array.DATAB
i_write_data[0] => reg_array.DATAB
i_write_data[0] => reg_array.DATAB
i_write_data[1] => reg_array.DATAB
i_write_data[1] => reg_array.DATAB
i_write_data[1] => reg_array.DATAB
i_write_data[1] => reg_array.DATAB
i_write_data[1] => reg_array.DATAB
i_write_data[1] => reg_array.DATAB
i_write_data[1] => reg_array.DATAB
i_write_data[1] => reg_array.DATAB
i_write_data[1] => reg_array.DATAB
i_write_data[1] => reg_array.DATAB
i_write_data[1] => reg_array.DATAB
i_write_data[1] => reg_array.DATAB
i_write_data[1] => reg_array.DATAB
i_write_data[1] => reg_array.DATAB
i_write_data[1] => reg_array.DATAB
i_write_data[1] => reg_array.DATAB
i_write_data[1] => reg_array.DATAB
i_write_data[2] => reg_array.DATAB
i_write_data[2] => reg_array.DATAB
i_write_data[2] => reg_array.DATAB
i_write_data[2] => reg_array.DATAB
i_write_data[2] => reg_array.DATAB
i_write_data[2] => reg_array.DATAB
i_write_data[2] => reg_array.DATAB
i_write_data[2] => reg_array.DATAB
i_write_data[2] => reg_array.DATAB
i_write_data[2] => reg_array.DATAB
i_write_data[2] => reg_array.DATAB
i_write_data[2] => reg_array.DATAB
i_write_data[2] => reg_array.DATAB
i_write_data[2] => reg_array.DATAB
i_write_data[2] => reg_array.DATAB
i_write_data[2] => reg_array.DATAB
i_write_data[2] => reg_array.DATAB
i_write_data[3] => reg_array.DATAB
i_write_data[3] => reg_array.DATAB
i_write_data[3] => reg_array.DATAB
i_write_data[3] => reg_array.DATAB
i_write_data[3] => reg_array.DATAB
i_write_data[3] => reg_array.DATAB
i_write_data[3] => reg_array.DATAB
i_write_data[3] => reg_array.DATAB
i_write_data[3] => reg_array.DATAB
i_write_data[3] => reg_array.DATAB
i_write_data[3] => reg_array.DATAB
i_write_data[3] => reg_array.DATAB
i_write_data[3] => reg_array.DATAB
i_write_data[3] => reg_array.DATAB
i_write_data[3] => reg_array.DATAB
i_write_data[3] => reg_array.DATAB
i_write_data[3] => reg_array.DATAB
i_write_data[4] => reg_array.DATAB
i_write_data[4] => reg_array.DATAB
i_write_data[4] => reg_array.DATAB
i_write_data[4] => reg_array.DATAB
i_write_data[4] => reg_array.DATAB
i_write_data[4] => reg_array.DATAB
i_write_data[4] => reg_array.DATAB
i_write_data[4] => reg_array.DATAB
i_write_data[4] => reg_array.DATAB
i_write_data[4] => reg_array.DATAB
i_write_data[4] => reg_array.DATAB
i_write_data[4] => reg_array.DATAB
i_write_data[4] => reg_array.DATAB
i_write_data[4] => reg_array.DATAB
i_write_data[4] => reg_array.DATAB
i_write_data[4] => reg_array.DATAB
i_write_data[4] => reg_array.DATAB
i_write_data[5] => reg_array.DATAB
i_write_data[5] => reg_array.DATAB
i_write_data[5] => reg_array.DATAB
i_write_data[5] => reg_array.DATAB
i_write_data[5] => reg_array.DATAB
i_write_data[5] => reg_array.DATAB
i_write_data[5] => reg_array.DATAB
i_write_data[5] => reg_array.DATAB
i_write_data[5] => reg_array.DATAB
i_write_data[5] => reg_array.DATAB
i_write_data[5] => reg_array.DATAB
i_write_data[5] => reg_array.DATAB
i_write_data[5] => reg_array.DATAB
i_write_data[5] => reg_array.DATAB
i_write_data[5] => reg_array.DATAB
i_write_data[5] => reg_array.DATAB
i_write_data[5] => reg_array.DATAB
i_write_data[6] => reg_array.DATAB
i_write_data[6] => reg_array.DATAB
i_write_data[6] => reg_array.DATAB
i_write_data[6] => reg_array.DATAB
i_write_data[6] => reg_array.DATAB
i_write_data[6] => reg_array.DATAB
i_write_data[6] => reg_array.DATAB
i_write_data[6] => reg_array.DATAB
i_write_data[6] => reg_array.DATAB
i_write_data[6] => reg_array.DATAB
i_write_data[6] => reg_array.DATAB
i_write_data[6] => reg_array.DATAB
i_write_data[6] => reg_array.DATAB
i_write_data[6] => reg_array.DATAB
i_write_data[6] => reg_array.DATAB
i_write_data[6] => reg_array.DATAB
i_write_data[6] => reg_array.DATAB
i_write_data[7] => reg_array.DATAB
i_write_data[7] => reg_array.DATAB
i_write_data[7] => reg_array.DATAB
i_write_data[7] => reg_array.DATAB
i_write_data[7] => reg_array.DATAB
i_write_data[7] => reg_array.DATAB
i_write_data[7] => reg_array.DATAB
i_write_data[7] => reg_array.DATAB
i_write_data[7] => reg_array.DATAB
i_write_data[7] => reg_array.DATAB
i_write_data[7] => reg_array.DATAB
i_write_data[7] => reg_array.DATAB
i_write_data[7] => reg_array.DATAB
i_write_data[7] => reg_array.DATAB
i_write_data[7] => reg_array.DATAB
i_write_data[7] => reg_array.DATAB
i_write_data[7] => reg_array.DATAB
i_write_data[8] => reg_array.DATAB
i_write_data[8] => reg_array.DATAB
i_write_data[8] => reg_array.DATAB
i_write_data[8] => reg_array.DATAB
i_write_data[8] => reg_array.DATAB
i_write_data[8] => reg_array.DATAB
i_write_data[8] => reg_array.DATAB
i_write_data[8] => reg_array.DATAB
i_write_data[8] => reg_array.DATAB
i_write_data[8] => reg_array.DATAB
i_write_data[8] => reg_array.DATAB
i_write_data[8] => reg_array.DATAB
i_write_data[8] => reg_array.DATAB
i_write_data[8] => reg_array.DATAB
i_write_data[8] => reg_array.DATAB
i_write_data[8] => reg_array.DATAB
i_write_data[8] => reg_array.DATAB
i_write_data[9] => reg_array.DATAB
i_write_data[9] => reg_array.DATAB
i_write_data[9] => reg_array.DATAB
i_write_data[9] => reg_array.DATAB
i_write_data[9] => reg_array.DATAB
i_write_data[9] => reg_array.DATAB
i_write_data[9] => reg_array.DATAB
i_write_data[9] => reg_array.DATAB
i_write_data[9] => reg_array.DATAB
i_write_data[9] => reg_array.DATAB
i_write_data[9] => reg_array.DATAB
i_write_data[9] => reg_array.DATAB
i_write_data[9] => reg_array.DATAB
i_write_data[9] => reg_array.DATAB
i_write_data[9] => reg_array.DATAB
i_write_data[9] => reg_array.DATAB
i_write_data[9] => reg_array.DATAB
i_write_data[10] => reg_array.DATAB
i_write_data[10] => reg_array.DATAB
i_write_data[10] => reg_array.DATAB
i_write_data[10] => reg_array.DATAB
i_write_data[10] => reg_array.DATAB
i_write_data[10] => reg_array.DATAB
i_write_data[10] => reg_array.DATAB
i_write_data[10] => reg_array.DATAB
i_write_data[10] => reg_array.DATAB
i_write_data[10] => reg_array.DATAB
i_write_data[10] => reg_array.DATAB
i_write_data[10] => reg_array.DATAB
i_write_data[10] => reg_array.DATAB
i_write_data[10] => reg_array.DATAB
i_write_data[10] => reg_array.DATAB
i_write_data[10] => reg_array.DATAB
i_write_data[10] => reg_array.DATAB
i_write_data[11] => reg_array.DATAB
i_write_data[11] => reg_array.DATAB
i_write_data[11] => reg_array.DATAB
i_write_data[11] => reg_array.DATAB
i_write_data[11] => reg_array.DATAB
i_write_data[11] => reg_array.DATAB
i_write_data[11] => reg_array.DATAB
i_write_data[11] => reg_array.DATAB
i_write_data[11] => reg_array.DATAB
i_write_data[11] => reg_array.DATAB
i_write_data[11] => reg_array.DATAB
i_write_data[11] => reg_array.DATAB
i_write_data[11] => reg_array.DATAB
i_write_data[11] => reg_array.DATAB
i_write_data[11] => reg_array.DATAB
i_write_data[11] => reg_array.DATAB
i_write_data[11] => reg_array.DATAB
i_write_data[12] => reg_array.DATAB
i_write_data[12] => reg_array.DATAB
i_write_data[12] => reg_array.DATAB
i_write_data[12] => reg_array.DATAB
i_write_data[12] => reg_array.DATAB
i_write_data[12] => reg_array.DATAB
i_write_data[12] => reg_array.DATAB
i_write_data[12] => reg_array.DATAB
i_write_data[12] => reg_array.DATAB
i_write_data[12] => reg_array.DATAB
i_write_data[12] => reg_array.DATAB
i_write_data[12] => reg_array.DATAB
i_write_data[12] => reg_array.DATAB
i_write_data[12] => reg_array.DATAB
i_write_data[12] => reg_array.DATAB
i_write_data[12] => reg_array.DATAB
i_write_data[12] => reg_array.DATAB
i_write_data[13] => reg_array.DATAB
i_write_data[13] => reg_array.DATAB
i_write_data[13] => reg_array.DATAB
i_write_data[13] => reg_array.DATAB
i_write_data[13] => reg_array.DATAB
i_write_data[13] => reg_array.DATAB
i_write_data[13] => reg_array.DATAB
i_write_data[13] => reg_array.DATAB
i_write_data[13] => reg_array.DATAB
i_write_data[13] => reg_array.DATAB
i_write_data[13] => reg_array.DATAB
i_write_data[13] => reg_array.DATAB
i_write_data[13] => reg_array.DATAB
i_write_data[13] => reg_array.DATAB
i_write_data[13] => reg_array.DATAB
i_write_data[13] => reg_array.DATAB
i_write_data[13] => reg_array.DATAB
i_write_data[14] => reg_array.DATAB
i_write_data[14] => reg_array.DATAB
i_write_data[14] => reg_array.DATAB
i_write_data[14] => reg_array.DATAB
i_write_data[14] => reg_array.DATAB
i_write_data[14] => reg_array.DATAB
i_write_data[14] => reg_array.DATAB
i_write_data[14] => reg_array.DATAB
i_write_data[14] => reg_array.DATAB
i_write_data[14] => reg_array.DATAB
i_write_data[14] => reg_array.DATAB
i_write_data[14] => reg_array.DATAB
i_write_data[14] => reg_array.DATAB
i_write_data[14] => reg_array.DATAB
i_write_data[14] => reg_array.DATAB
i_write_data[14] => reg_array.DATAB
i_write_data[14] => reg_array.DATAB
i_write_data[15] => reg_array.DATAB
i_write_data[15] => reg_array.DATAB
i_write_data[15] => reg_array.DATAB
i_write_data[15] => reg_array.DATAB
i_write_data[15] => reg_array.DATAB
i_write_data[15] => reg_array.DATAB
i_write_data[15] => reg_array.DATAB
i_write_data[15] => reg_array.DATAB
i_write_data[15] => reg_array.DATAB
i_write_data[15] => reg_array.DATAB
i_write_data[15] => reg_array.DATAB
i_write_data[15] => reg_array.DATAB
i_write_data[15] => reg_array.DATAB
i_write_data[15] => reg_array.DATAB
i_write_data[15] => reg_array.DATAB
i_write_data[15] => reg_array.DATAB
i_write_data[15] => reg_array.DATAB
i_write_data[16] => reg_array.DATAB
i_write_data[16] => reg_array.DATAB
i_write_data[16] => reg_array.DATAB
i_write_data[16] => reg_array.DATAB
i_write_data[16] => reg_array.DATAB
i_write_data[16] => reg_array.DATAB
i_write_data[16] => reg_array.DATAB
i_write_data[16] => reg_array.DATAB
i_write_data[16] => reg_array.DATAB
i_write_data[16] => reg_array.DATAB
i_write_data[16] => reg_array.DATAB
i_write_data[16] => reg_array.DATAB
i_write_data[16] => reg_array.DATAB
i_write_data[16] => reg_array.DATAB
i_write_data[16] => reg_array.DATAB
i_write_data[16] => reg_array.DATAB
i_write_data[16] => reg_array.DATAB
i_write_data[17] => reg_array.DATAB
i_write_data[17] => reg_array.DATAB
i_write_data[17] => reg_array.DATAB
i_write_data[17] => reg_array.DATAB
i_write_data[17] => reg_array.DATAB
i_write_data[17] => reg_array.DATAB
i_write_data[17] => reg_array.DATAB
i_write_data[17] => reg_array.DATAB
i_write_data[17] => reg_array.DATAB
i_write_data[17] => reg_array.DATAB
i_write_data[17] => reg_array.DATAB
i_write_data[17] => reg_array.DATAB
i_write_data[17] => reg_array.DATAB
i_write_data[17] => reg_array.DATAB
i_write_data[17] => reg_array.DATAB
i_write_data[17] => reg_array.DATAB
i_write_data[17] => reg_array.DATAB
i_write_data[18] => reg_array.DATAB
i_write_data[18] => reg_array.DATAB
i_write_data[18] => reg_array.DATAB
i_write_data[18] => reg_array.DATAB
i_write_data[18] => reg_array.DATAB
i_write_data[18] => reg_array.DATAB
i_write_data[18] => reg_array.DATAB
i_write_data[18] => reg_array.DATAB
i_write_data[18] => reg_array.DATAB
i_write_data[18] => reg_array.DATAB
i_write_data[18] => reg_array.DATAB
i_write_data[18] => reg_array.DATAB
i_write_data[18] => reg_array.DATAB
i_write_data[18] => reg_array.DATAB
i_write_data[18] => reg_array.DATAB
i_write_data[18] => reg_array.DATAB
i_write_data[18] => reg_array.DATAB
i_write_data[19] => reg_array.DATAB
i_write_data[19] => reg_array.DATAB
i_write_data[19] => reg_array.DATAB
i_write_data[19] => reg_array.DATAB
i_write_data[19] => reg_array.DATAB
i_write_data[19] => reg_array.DATAB
i_write_data[19] => reg_array.DATAB
i_write_data[19] => reg_array.DATAB
i_write_data[19] => reg_array.DATAB
i_write_data[19] => reg_array.DATAB
i_write_data[19] => reg_array.DATAB
i_write_data[19] => reg_array.DATAB
i_write_data[19] => reg_array.DATAB
i_write_data[19] => reg_array.DATAB
i_write_data[19] => reg_array.DATAB
i_write_data[19] => reg_array.DATAB
i_write_data[19] => reg_array.DATAB
i_write_data[20] => reg_array.DATAB
i_write_data[20] => reg_array.DATAB
i_write_data[20] => reg_array.DATAB
i_write_data[20] => reg_array.DATAB
i_write_data[20] => reg_array.DATAB
i_write_data[20] => reg_array.DATAB
i_write_data[20] => reg_array.DATAB
i_write_data[20] => reg_array.DATAB
i_write_data[20] => reg_array.DATAB
i_write_data[20] => reg_array.DATAB
i_write_data[20] => reg_array.DATAB
i_write_data[20] => reg_array.DATAB
i_write_data[20] => reg_array.DATAB
i_write_data[20] => reg_array.DATAB
i_write_data[20] => reg_array.DATAB
i_write_data[20] => reg_array.DATAB
i_write_data[20] => reg_array.DATAB
i_write_data[21] => reg_array.DATAB
i_write_data[21] => reg_array.DATAB
i_write_data[21] => reg_array.DATAB
i_write_data[21] => reg_array.DATAB
i_write_data[21] => reg_array.DATAB
i_write_data[21] => reg_array.DATAB
i_write_data[21] => reg_array.DATAB
i_write_data[21] => reg_array.DATAB
i_write_data[21] => reg_array.DATAB
i_write_data[21] => reg_array.DATAB
i_write_data[21] => reg_array.DATAB
i_write_data[21] => reg_array.DATAB
i_write_data[21] => reg_array.DATAB
i_write_data[21] => reg_array.DATAB
i_write_data[21] => reg_array.DATAB
i_write_data[21] => reg_array.DATAB
i_write_data[21] => reg_array.DATAB
i_write_data[22] => reg_array.DATAB
i_write_data[22] => reg_array.DATAB
i_write_data[22] => reg_array.DATAB
i_write_data[22] => reg_array.DATAB
i_write_data[22] => reg_array.DATAB
i_write_data[22] => reg_array.DATAB
i_write_data[22] => reg_array.DATAB
i_write_data[22] => reg_array.DATAB
i_write_data[22] => reg_array.DATAB
i_write_data[22] => reg_array.DATAB
i_write_data[22] => reg_array.DATAB
i_write_data[22] => reg_array.DATAB
i_write_data[22] => reg_array.DATAB
i_write_data[22] => reg_array.DATAB
i_write_data[22] => reg_array.DATAB
i_write_data[22] => reg_array.DATAB
i_write_data[22] => reg_array.DATAB
i_write_data[23] => reg_array.DATAB
i_write_data[23] => reg_array.DATAB
i_write_data[23] => reg_array.DATAB
i_write_data[23] => reg_array.DATAB
i_write_data[23] => reg_array.DATAB
i_write_data[23] => reg_array.DATAB
i_write_data[23] => reg_array.DATAB
i_write_data[23] => reg_array.DATAB
i_write_data[23] => reg_array.DATAB
i_write_data[23] => reg_array.DATAB
i_write_data[23] => reg_array.DATAB
i_write_data[23] => reg_array.DATAB
i_write_data[23] => reg_array.DATAB
i_write_data[23] => reg_array.DATAB
i_write_data[23] => reg_array.DATAB
i_write_data[23] => reg_array.DATAB
i_write_data[23] => reg_array.DATAB
i_write_data[24] => reg_array.DATAB
i_write_data[24] => reg_array.DATAB
i_write_data[24] => reg_array.DATAB
i_write_data[24] => reg_array.DATAB
i_write_data[24] => reg_array.DATAB
i_write_data[24] => reg_array.DATAB
i_write_data[24] => reg_array.DATAB
i_write_data[24] => reg_array.DATAB
i_write_data[24] => reg_array.DATAB
i_write_data[24] => reg_array.DATAB
i_write_data[24] => reg_array.DATAB
i_write_data[24] => reg_array.DATAB
i_write_data[24] => reg_array.DATAB
i_write_data[24] => reg_array.DATAB
i_write_data[24] => reg_array.DATAB
i_write_data[24] => reg_array.DATAB
i_write_data[24] => reg_array.DATAB
i_write_data[25] => reg_array.DATAB
i_write_data[25] => reg_array.DATAB
i_write_data[25] => reg_array.DATAB
i_write_data[25] => reg_array.DATAB
i_write_data[25] => reg_array.DATAB
i_write_data[25] => reg_array.DATAB
i_write_data[25] => reg_array.DATAB
i_write_data[25] => reg_array.DATAB
i_write_data[25] => reg_array.DATAB
i_write_data[25] => reg_array.DATAB
i_write_data[25] => reg_array.DATAB
i_write_data[25] => reg_array.DATAB
i_write_data[25] => reg_array.DATAB
i_write_data[25] => reg_array.DATAB
i_write_data[25] => reg_array.DATAB
i_write_data[25] => reg_array.DATAB
i_write_data[25] => reg_array.DATAB
i_write_data[26] => reg_array.DATAB
i_write_data[26] => reg_array.DATAB
i_write_data[26] => reg_array.DATAB
i_write_data[26] => reg_array.DATAB
i_write_data[26] => reg_array.DATAB
i_write_data[26] => reg_array.DATAB
i_write_data[26] => reg_array.DATAB
i_write_data[26] => reg_array.DATAB
i_write_data[26] => reg_array.DATAB
i_write_data[26] => reg_array.DATAB
i_write_data[26] => reg_array.DATAB
i_write_data[26] => reg_array.DATAB
i_write_data[26] => reg_array.DATAB
i_write_data[26] => reg_array.DATAB
i_write_data[26] => reg_array.DATAB
i_write_data[26] => reg_array.DATAB
i_write_data[26] => reg_array.DATAB
i_write_data[27] => reg_array.DATAB
i_write_data[27] => reg_array.DATAB
i_write_data[27] => reg_array.DATAB
i_write_data[27] => reg_array.DATAB
i_write_data[27] => reg_array.DATAB
i_write_data[27] => reg_array.DATAB
i_write_data[27] => reg_array.DATAB
i_write_data[27] => reg_array.DATAB
i_write_data[27] => reg_array.DATAB
i_write_data[27] => reg_array.DATAB
i_write_data[27] => reg_array.DATAB
i_write_data[27] => reg_array.DATAB
i_write_data[27] => reg_array.DATAB
i_write_data[27] => reg_array.DATAB
i_write_data[27] => reg_array.DATAB
i_write_data[27] => reg_array.DATAB
i_write_data[27] => reg_array.DATAB
i_write_data[28] => reg_array.DATAB
i_write_data[28] => reg_array.DATAB
i_write_data[28] => reg_array.DATAB
i_write_data[28] => reg_array.DATAB
i_write_data[28] => reg_array.DATAB
i_write_data[28] => reg_array.DATAB
i_write_data[28] => reg_array.DATAB
i_write_data[28] => reg_array.DATAB
i_write_data[28] => reg_array.DATAB
i_write_data[28] => reg_array.DATAB
i_write_data[28] => reg_array.DATAB
i_write_data[28] => reg_array.DATAB
i_write_data[28] => reg_array.DATAB
i_write_data[28] => reg_array.DATAB
i_write_data[28] => reg_array.DATAB
i_write_data[28] => reg_array.DATAB
i_write_data[28] => reg_array.DATAB
i_write_data[29] => reg_array.DATAB
i_write_data[29] => reg_array.DATAB
i_write_data[29] => reg_array.DATAB
i_write_data[29] => reg_array.DATAB
i_write_data[29] => reg_array.DATAB
i_write_data[29] => reg_array.DATAB
i_write_data[29] => reg_array.DATAB
i_write_data[29] => reg_array.DATAB
i_write_data[29] => reg_array.DATAB
i_write_data[29] => reg_array.DATAB
i_write_data[29] => reg_array.DATAB
i_write_data[29] => reg_array.DATAB
i_write_data[29] => reg_array.DATAB
i_write_data[29] => reg_array.DATAB
i_write_data[29] => reg_array.DATAB
i_write_data[29] => reg_array.DATAB
i_write_data[29] => reg_array.DATAB
i_write_data[30] => reg_array.DATAB
i_write_data[30] => reg_array.DATAB
i_write_data[30] => reg_array.DATAB
i_write_data[30] => reg_array.DATAB
i_write_data[30] => reg_array.DATAB
i_write_data[30] => reg_array.DATAB
i_write_data[30] => reg_array.DATAB
i_write_data[30] => reg_array.DATAB
i_write_data[30] => reg_array.DATAB
i_write_data[30] => reg_array.DATAB
i_write_data[30] => reg_array.DATAB
i_write_data[30] => reg_array.DATAB
i_write_data[30] => reg_array.DATAB
i_write_data[30] => reg_array.DATAB
i_write_data[30] => reg_array.DATAB
i_write_data[30] => reg_array.DATAB
i_write_data[30] => reg_array.DATAB
i_write_data[31] => reg_array.DATAB
i_write_data[31] => reg_array.DATAB
i_write_data[31] => reg_array.DATAB
i_write_data[31] => reg_array.DATAB
i_write_data[31] => reg_array.DATAB
i_write_data[31] => reg_array.DATAB
i_write_data[31] => reg_array.DATAB
i_write_data[31] => reg_array.DATAB
i_write_data[31] => reg_array.DATAB
i_write_data[31] => reg_array.DATAB
i_write_data[31] => reg_array.DATAB
i_write_data[31] => reg_array.DATAB
i_write_data[31] => reg_array.DATAB
i_write_data[31] => reg_array.DATAB
i_write_data[31] => reg_array.DATAB
i_write_data[31] => reg_array.DATAB
i_write_data[31] => reg_array.DATAB
i_reg_read_addr1[0] => Mux0.IN19
i_reg_read_addr1[0] => Mux1.IN19
i_reg_read_addr1[0] => Mux2.IN19
i_reg_read_addr1[0] => Mux3.IN19
i_reg_read_addr1[0] => Mux4.IN19
i_reg_read_addr1[0] => Mux5.IN19
i_reg_read_addr1[0] => Mux6.IN19
i_reg_read_addr1[0] => Mux7.IN19
i_reg_read_addr1[0] => Mux8.IN19
i_reg_read_addr1[0] => Mux9.IN19
i_reg_read_addr1[0] => Mux10.IN19
i_reg_read_addr1[0] => Mux11.IN19
i_reg_read_addr1[0] => Mux12.IN19
i_reg_read_addr1[0] => Mux13.IN19
i_reg_read_addr1[0] => Mux14.IN19
i_reg_read_addr1[0] => Mux15.IN19
i_reg_read_addr1[0] => Mux16.IN19
i_reg_read_addr1[0] => Mux17.IN19
i_reg_read_addr1[0] => Mux18.IN19
i_reg_read_addr1[0] => Mux19.IN19
i_reg_read_addr1[0] => Mux20.IN19
i_reg_read_addr1[0] => Mux21.IN19
i_reg_read_addr1[0] => Mux22.IN19
i_reg_read_addr1[0] => Mux23.IN19
i_reg_read_addr1[0] => Mux24.IN19
i_reg_read_addr1[0] => Mux25.IN19
i_reg_read_addr1[0] => Mux26.IN19
i_reg_read_addr1[0] => Mux27.IN19
i_reg_read_addr1[0] => Mux28.IN19
i_reg_read_addr1[0] => Mux29.IN19
i_reg_read_addr1[0] => Mux30.IN19
i_reg_read_addr1[0] => Mux31.IN19
i_reg_read_addr1[1] => Mux0.IN18
i_reg_read_addr1[1] => Mux1.IN18
i_reg_read_addr1[1] => Mux2.IN18
i_reg_read_addr1[1] => Mux3.IN18
i_reg_read_addr1[1] => Mux4.IN18
i_reg_read_addr1[1] => Mux5.IN18
i_reg_read_addr1[1] => Mux6.IN18
i_reg_read_addr1[1] => Mux7.IN18
i_reg_read_addr1[1] => Mux8.IN18
i_reg_read_addr1[1] => Mux9.IN18
i_reg_read_addr1[1] => Mux10.IN18
i_reg_read_addr1[1] => Mux11.IN18
i_reg_read_addr1[1] => Mux12.IN18
i_reg_read_addr1[1] => Mux13.IN18
i_reg_read_addr1[1] => Mux14.IN18
i_reg_read_addr1[1] => Mux15.IN18
i_reg_read_addr1[1] => Mux16.IN18
i_reg_read_addr1[1] => Mux17.IN18
i_reg_read_addr1[1] => Mux18.IN18
i_reg_read_addr1[1] => Mux19.IN18
i_reg_read_addr1[1] => Mux20.IN18
i_reg_read_addr1[1] => Mux21.IN18
i_reg_read_addr1[1] => Mux22.IN18
i_reg_read_addr1[1] => Mux23.IN18
i_reg_read_addr1[1] => Mux24.IN18
i_reg_read_addr1[1] => Mux25.IN18
i_reg_read_addr1[1] => Mux26.IN18
i_reg_read_addr1[1] => Mux27.IN18
i_reg_read_addr1[1] => Mux28.IN18
i_reg_read_addr1[1] => Mux29.IN18
i_reg_read_addr1[1] => Mux30.IN18
i_reg_read_addr1[1] => Mux31.IN18
i_reg_read_addr1[2] => Mux0.IN17
i_reg_read_addr1[2] => Mux1.IN17
i_reg_read_addr1[2] => Mux2.IN17
i_reg_read_addr1[2] => Mux3.IN17
i_reg_read_addr1[2] => Mux4.IN17
i_reg_read_addr1[2] => Mux5.IN17
i_reg_read_addr1[2] => Mux6.IN17
i_reg_read_addr1[2] => Mux7.IN17
i_reg_read_addr1[2] => Mux8.IN17
i_reg_read_addr1[2] => Mux9.IN17
i_reg_read_addr1[2] => Mux10.IN17
i_reg_read_addr1[2] => Mux11.IN17
i_reg_read_addr1[2] => Mux12.IN17
i_reg_read_addr1[2] => Mux13.IN17
i_reg_read_addr1[2] => Mux14.IN17
i_reg_read_addr1[2] => Mux15.IN17
i_reg_read_addr1[2] => Mux16.IN17
i_reg_read_addr1[2] => Mux17.IN17
i_reg_read_addr1[2] => Mux18.IN17
i_reg_read_addr1[2] => Mux19.IN17
i_reg_read_addr1[2] => Mux20.IN17
i_reg_read_addr1[2] => Mux21.IN17
i_reg_read_addr1[2] => Mux22.IN17
i_reg_read_addr1[2] => Mux23.IN17
i_reg_read_addr1[2] => Mux24.IN17
i_reg_read_addr1[2] => Mux25.IN17
i_reg_read_addr1[2] => Mux26.IN17
i_reg_read_addr1[2] => Mux27.IN17
i_reg_read_addr1[2] => Mux28.IN17
i_reg_read_addr1[2] => Mux29.IN17
i_reg_read_addr1[2] => Mux30.IN17
i_reg_read_addr1[2] => Mux31.IN17
i_reg_read_addr1[3] => Mux0.IN16
i_reg_read_addr1[3] => Mux1.IN16
i_reg_read_addr1[3] => Mux2.IN16
i_reg_read_addr1[3] => Mux3.IN16
i_reg_read_addr1[3] => Mux4.IN16
i_reg_read_addr1[3] => Mux5.IN16
i_reg_read_addr1[3] => Mux6.IN16
i_reg_read_addr1[3] => Mux7.IN16
i_reg_read_addr1[3] => Mux8.IN16
i_reg_read_addr1[3] => Mux9.IN16
i_reg_read_addr1[3] => Mux10.IN16
i_reg_read_addr1[3] => Mux11.IN16
i_reg_read_addr1[3] => Mux12.IN16
i_reg_read_addr1[3] => Mux13.IN16
i_reg_read_addr1[3] => Mux14.IN16
i_reg_read_addr1[3] => Mux15.IN16
i_reg_read_addr1[3] => Mux16.IN16
i_reg_read_addr1[3] => Mux17.IN16
i_reg_read_addr1[3] => Mux18.IN16
i_reg_read_addr1[3] => Mux19.IN16
i_reg_read_addr1[3] => Mux20.IN16
i_reg_read_addr1[3] => Mux21.IN16
i_reg_read_addr1[3] => Mux22.IN16
i_reg_read_addr1[3] => Mux23.IN16
i_reg_read_addr1[3] => Mux24.IN16
i_reg_read_addr1[3] => Mux25.IN16
i_reg_read_addr1[3] => Mux26.IN16
i_reg_read_addr1[3] => Mux27.IN16
i_reg_read_addr1[3] => Mux28.IN16
i_reg_read_addr1[3] => Mux29.IN16
i_reg_read_addr1[3] => Mux30.IN16
i_reg_read_addr1[3] => Mux31.IN16
i_reg_read_addr1[4] => Mux0.IN15
i_reg_read_addr1[4] => Mux1.IN15
i_reg_read_addr1[4] => Mux2.IN15
i_reg_read_addr1[4] => Mux3.IN15
i_reg_read_addr1[4] => Mux4.IN15
i_reg_read_addr1[4] => Mux5.IN15
i_reg_read_addr1[4] => Mux6.IN15
i_reg_read_addr1[4] => Mux7.IN15
i_reg_read_addr1[4] => Mux8.IN15
i_reg_read_addr1[4] => Mux9.IN15
i_reg_read_addr1[4] => Mux10.IN15
i_reg_read_addr1[4] => Mux11.IN15
i_reg_read_addr1[4] => Mux12.IN15
i_reg_read_addr1[4] => Mux13.IN15
i_reg_read_addr1[4] => Mux14.IN15
i_reg_read_addr1[4] => Mux15.IN15
i_reg_read_addr1[4] => Mux16.IN15
i_reg_read_addr1[4] => Mux17.IN15
i_reg_read_addr1[4] => Mux18.IN15
i_reg_read_addr1[4] => Mux19.IN15
i_reg_read_addr1[4] => Mux20.IN15
i_reg_read_addr1[4] => Mux21.IN15
i_reg_read_addr1[4] => Mux22.IN15
i_reg_read_addr1[4] => Mux23.IN15
i_reg_read_addr1[4] => Mux24.IN15
i_reg_read_addr1[4] => Mux25.IN15
i_reg_read_addr1[4] => Mux26.IN15
i_reg_read_addr1[4] => Mux27.IN15
i_reg_read_addr1[4] => Mux28.IN15
i_reg_read_addr1[4] => Mux29.IN15
i_reg_read_addr1[4] => Mux30.IN15
i_reg_read_addr1[4] => Mux31.IN15
i_reg_read_addr2[0] => Mux32.IN19
i_reg_read_addr2[0] => Mux33.IN19
i_reg_read_addr2[0] => Mux34.IN19
i_reg_read_addr2[0] => Mux35.IN19
i_reg_read_addr2[0] => Mux36.IN19
i_reg_read_addr2[0] => Mux37.IN19
i_reg_read_addr2[0] => Mux38.IN19
i_reg_read_addr2[0] => Mux39.IN19
i_reg_read_addr2[0] => Mux40.IN19
i_reg_read_addr2[0] => Mux41.IN19
i_reg_read_addr2[0] => Mux42.IN19
i_reg_read_addr2[0] => Mux43.IN19
i_reg_read_addr2[0] => Mux44.IN19
i_reg_read_addr2[0] => Mux45.IN19
i_reg_read_addr2[0] => Mux46.IN19
i_reg_read_addr2[0] => Mux47.IN19
i_reg_read_addr2[0] => Mux48.IN19
i_reg_read_addr2[0] => Mux49.IN19
i_reg_read_addr2[0] => Mux50.IN19
i_reg_read_addr2[0] => Mux51.IN19
i_reg_read_addr2[0] => Mux52.IN19
i_reg_read_addr2[0] => Mux53.IN19
i_reg_read_addr2[0] => Mux54.IN19
i_reg_read_addr2[0] => Mux55.IN19
i_reg_read_addr2[0] => Mux56.IN19
i_reg_read_addr2[0] => Mux57.IN19
i_reg_read_addr2[0] => Mux58.IN19
i_reg_read_addr2[0] => Mux59.IN19
i_reg_read_addr2[0] => Mux60.IN19
i_reg_read_addr2[0] => Mux61.IN19
i_reg_read_addr2[0] => Mux62.IN19
i_reg_read_addr2[0] => Mux63.IN19
i_reg_read_addr2[1] => Mux32.IN18
i_reg_read_addr2[1] => Mux33.IN18
i_reg_read_addr2[1] => Mux34.IN18
i_reg_read_addr2[1] => Mux35.IN18
i_reg_read_addr2[1] => Mux36.IN18
i_reg_read_addr2[1] => Mux37.IN18
i_reg_read_addr2[1] => Mux38.IN18
i_reg_read_addr2[1] => Mux39.IN18
i_reg_read_addr2[1] => Mux40.IN18
i_reg_read_addr2[1] => Mux41.IN18
i_reg_read_addr2[1] => Mux42.IN18
i_reg_read_addr2[1] => Mux43.IN18
i_reg_read_addr2[1] => Mux44.IN18
i_reg_read_addr2[1] => Mux45.IN18
i_reg_read_addr2[1] => Mux46.IN18
i_reg_read_addr2[1] => Mux47.IN18
i_reg_read_addr2[1] => Mux48.IN18
i_reg_read_addr2[1] => Mux49.IN18
i_reg_read_addr2[1] => Mux50.IN18
i_reg_read_addr2[1] => Mux51.IN18
i_reg_read_addr2[1] => Mux52.IN18
i_reg_read_addr2[1] => Mux53.IN18
i_reg_read_addr2[1] => Mux54.IN18
i_reg_read_addr2[1] => Mux55.IN18
i_reg_read_addr2[1] => Mux56.IN18
i_reg_read_addr2[1] => Mux57.IN18
i_reg_read_addr2[1] => Mux58.IN18
i_reg_read_addr2[1] => Mux59.IN18
i_reg_read_addr2[1] => Mux60.IN18
i_reg_read_addr2[1] => Mux61.IN18
i_reg_read_addr2[1] => Mux62.IN18
i_reg_read_addr2[1] => Mux63.IN18
i_reg_read_addr2[2] => Mux32.IN17
i_reg_read_addr2[2] => Mux33.IN17
i_reg_read_addr2[2] => Mux34.IN17
i_reg_read_addr2[2] => Mux35.IN17
i_reg_read_addr2[2] => Mux36.IN17
i_reg_read_addr2[2] => Mux37.IN17
i_reg_read_addr2[2] => Mux38.IN17
i_reg_read_addr2[2] => Mux39.IN17
i_reg_read_addr2[2] => Mux40.IN17
i_reg_read_addr2[2] => Mux41.IN17
i_reg_read_addr2[2] => Mux42.IN17
i_reg_read_addr2[2] => Mux43.IN17
i_reg_read_addr2[2] => Mux44.IN17
i_reg_read_addr2[2] => Mux45.IN17
i_reg_read_addr2[2] => Mux46.IN17
i_reg_read_addr2[2] => Mux47.IN17
i_reg_read_addr2[2] => Mux48.IN17
i_reg_read_addr2[2] => Mux49.IN17
i_reg_read_addr2[2] => Mux50.IN17
i_reg_read_addr2[2] => Mux51.IN17
i_reg_read_addr2[2] => Mux52.IN17
i_reg_read_addr2[2] => Mux53.IN17
i_reg_read_addr2[2] => Mux54.IN17
i_reg_read_addr2[2] => Mux55.IN17
i_reg_read_addr2[2] => Mux56.IN17
i_reg_read_addr2[2] => Mux57.IN17
i_reg_read_addr2[2] => Mux58.IN17
i_reg_read_addr2[2] => Mux59.IN17
i_reg_read_addr2[2] => Mux60.IN17
i_reg_read_addr2[2] => Mux61.IN17
i_reg_read_addr2[2] => Mux62.IN17
i_reg_read_addr2[2] => Mux63.IN17
i_reg_read_addr2[3] => Mux32.IN16
i_reg_read_addr2[3] => Mux33.IN16
i_reg_read_addr2[3] => Mux34.IN16
i_reg_read_addr2[3] => Mux35.IN16
i_reg_read_addr2[3] => Mux36.IN16
i_reg_read_addr2[3] => Mux37.IN16
i_reg_read_addr2[3] => Mux38.IN16
i_reg_read_addr2[3] => Mux39.IN16
i_reg_read_addr2[3] => Mux40.IN16
i_reg_read_addr2[3] => Mux41.IN16
i_reg_read_addr2[3] => Mux42.IN16
i_reg_read_addr2[3] => Mux43.IN16
i_reg_read_addr2[3] => Mux44.IN16
i_reg_read_addr2[3] => Mux45.IN16
i_reg_read_addr2[3] => Mux46.IN16
i_reg_read_addr2[3] => Mux47.IN16
i_reg_read_addr2[3] => Mux48.IN16
i_reg_read_addr2[3] => Mux49.IN16
i_reg_read_addr2[3] => Mux50.IN16
i_reg_read_addr2[3] => Mux51.IN16
i_reg_read_addr2[3] => Mux52.IN16
i_reg_read_addr2[3] => Mux53.IN16
i_reg_read_addr2[3] => Mux54.IN16
i_reg_read_addr2[3] => Mux55.IN16
i_reg_read_addr2[3] => Mux56.IN16
i_reg_read_addr2[3] => Mux57.IN16
i_reg_read_addr2[3] => Mux58.IN16
i_reg_read_addr2[3] => Mux59.IN16
i_reg_read_addr2[3] => Mux60.IN16
i_reg_read_addr2[3] => Mux61.IN16
i_reg_read_addr2[3] => Mux62.IN16
i_reg_read_addr2[3] => Mux63.IN16
i_reg_read_addr2[4] => Mux32.IN15
i_reg_read_addr2[4] => Mux33.IN15
i_reg_read_addr2[4] => Mux34.IN15
i_reg_read_addr2[4] => Mux35.IN15
i_reg_read_addr2[4] => Mux36.IN15
i_reg_read_addr2[4] => Mux37.IN15
i_reg_read_addr2[4] => Mux38.IN15
i_reg_read_addr2[4] => Mux39.IN15
i_reg_read_addr2[4] => Mux40.IN15
i_reg_read_addr2[4] => Mux41.IN15
i_reg_read_addr2[4] => Mux42.IN15
i_reg_read_addr2[4] => Mux43.IN15
i_reg_read_addr2[4] => Mux44.IN15
i_reg_read_addr2[4] => Mux45.IN15
i_reg_read_addr2[4] => Mux46.IN15
i_reg_read_addr2[4] => Mux47.IN15
i_reg_read_addr2[4] => Mux48.IN15
i_reg_read_addr2[4] => Mux49.IN15
i_reg_read_addr2[4] => Mux50.IN15
i_reg_read_addr2[4] => Mux51.IN15
i_reg_read_addr2[4] => Mux52.IN15
i_reg_read_addr2[4] => Mux53.IN15
i_reg_read_addr2[4] => Mux54.IN15
i_reg_read_addr2[4] => Mux55.IN15
i_reg_read_addr2[4] => Mux56.IN15
i_reg_read_addr2[4] => Mux57.IN15
i_reg_read_addr2[4] => Mux58.IN15
i_reg_read_addr2[4] => Mux59.IN15
i_reg_read_addr2[4] => Mux60.IN15
i_reg_read_addr2[4] => Mux61.IN15
i_reg_read_addr2[4] => Mux62.IN15
i_reg_read_addr2[4] => Mux63.IN15
o_reg_read_data1[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
o_reg_read_data1[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
o_reg_read_data1[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
o_reg_read_data1[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
o_reg_read_data1[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
o_reg_read_data1[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
o_reg_read_data1[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
o_reg_read_data1[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
o_reg_read_data1[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
o_reg_read_data1[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
o_reg_read_data1[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
o_reg_read_data1[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
o_reg_read_data1[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
o_reg_read_data1[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
o_reg_read_data1[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
o_reg_read_data1[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
o_reg_read_data1[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
o_reg_read_data1[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
o_reg_read_data1[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
o_reg_read_data1[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
o_reg_read_data1[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
o_reg_read_data1[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
o_reg_read_data1[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
o_reg_read_data1[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
o_reg_read_data1[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o_reg_read_data1[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o_reg_read_data1[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o_reg_read_data1[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o_reg_read_data1[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o_reg_read_data1[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_reg_read_data1[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_reg_read_data1[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
o_reg_read_data2[0] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
o_reg_read_data2[1] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
o_reg_read_data2[2] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
o_reg_read_data2[3] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
o_reg_read_data2[4] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
o_reg_read_data2[5] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
o_reg_read_data2[6] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
o_reg_read_data2[7] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
o_reg_read_data2[8] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
o_reg_read_data2[9] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
o_reg_read_data2[10] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
o_reg_read_data2[11] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
o_reg_read_data2[12] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
o_reg_read_data2[13] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
o_reg_read_data2[14] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
o_reg_read_data2[15] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
o_reg_read_data2[16] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
o_reg_read_data2[17] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
o_reg_read_data2[18] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
o_reg_read_data2[19] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
o_reg_read_data2[20] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
o_reg_read_data2[21] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
o_reg_read_data2[22] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
o_reg_read_data2[23] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
o_reg_read_data2[24] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
o_reg_read_data2[25] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
o_reg_read_data2[26] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
o_reg_read_data2[27] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
o_reg_read_data2[28] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
o_reg_read_data2[29] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
o_reg_read_data2[30] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
o_reg_read_data2[31] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
o_flush <= r_flush_sig.DB_MAX_OUTPUT_PORT_TYPE
o_debug_flag[0] <= reg_array[4][0].DB_MAX_OUTPUT_PORT_TYPE
o_debug_flag[1] <= reg_array[4][1].DB_MAX_OUTPUT_PORT_TYPE
o_debug_flag[2] <= reg_array[4][2].DB_MAX_OUTPUT_PORT_TYPE
o_debug_flag[3] <= reg_array[4][3].DB_MAX_OUTPUT_PORT_TYPE
o_debug_flag[4] <= reg_array[4][4].DB_MAX_OUTPUT_PORT_TYPE


