#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sat Sep 16 16:12:45 2023
# Process ID: 9996
# Current directory: H:/Vivado/camerasignaltest/camerasignaltest.runs/design_1_hls_rect_0_3_synth_1
# Command line: vivado.exe -log design_1_hls_rect_0_3.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_hls_rect_0_3.tcl
# Log file: H:/Vivado/camerasignaltest/camerasignaltest.runs/design_1_hls_rect_0_3_synth_1/design_1_hls_rect_0_3.vds
# Journal file: H:/Vivado/camerasignaltest/camerasignaltest.runs/design_1_hls_rect_0_3_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_hls_rect_0_3.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/Vivado/accel_conv_system_2021/source'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/Vivado/ov5640/repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/Vivado/conv-new/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'H:/Xilinx/Vivado/2021.1/data/ip'.
Command: synth_design -top design_1_hls_rect_0_3 -part xc7z035ffg676-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z035'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z035'
INFO: [Device 21-403] Loading part xc7z035ffg676-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10684
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1329.188 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_hls_rect_0_3' [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ip/design_1_hls_rect_0_3/synth/design_1_hls_rect_0_3.v:58]
INFO: [Synth 8-6157] synthesizing module 'hls_rect' [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/hls_rect.v:12]
INFO: [Synth 8-6157] synthesizing module 'hls_rect_AXILiteS_s_axi' [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/hls_rect_AXILiteS_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/hls_rect_AXILiteS_s_axi.v:293]
INFO: [Synth 8-6155] done synthesizing module 'hls_rect_AXILiteS_s_axi' (1#1) [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/hls_rect_AXILiteS_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_rect_entry3' [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/hls_rect_entry3.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_rect_entry3' (2#1) [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/hls_rect_entry3.v:10]
INFO: [Synth 8-6157] synthesizing module 'hls_rect_entry304' [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/hls_rect_entry304.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_rect_entry304' (3#1) [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/hls_rect_entry304.v:10]
INFO: [Synth 8-6157] synthesizing module 'Block_proc' [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/Block_proc.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Block_proc' (4#1) [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/Block_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'AXIvideo2Mat' [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/AXIvideo2Mat.v:10]
INFO: [Synth 8-6155] done synthesizing module 'AXIvideo2Mat' (5#1) [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/AXIvideo2Mat.v:10]
INFO: [Synth 8-6157] synthesizing module 'Add_Rectangle' [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/Add_Rectangle.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/Add_Rectangle.v:833]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/Add_Rectangle.v:835]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/Add_Rectangle.v:837]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/Add_Rectangle.v:855]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/Add_Rectangle.v:857]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/Add_Rectangle.v:859]
INFO: [Synth 8-6155] done synthesizing module 'Add_Rectangle' (6#1) [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/Add_Rectangle.v:10]
INFO: [Synth 8-6157] synthesizing module 'Add_Char1' [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/Add_Char1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Add_Char1_letter' [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/Add_Char1_letter.v:43]
INFO: [Synth 8-6157] synthesizing module 'Add_Char1_letter_rom' [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/Add_Char1_letter.v:9]
INFO: [Synth 8-3876] $readmem data file './Add_Char1_letter_rom.dat' is read successfully [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/Add_Char1_letter.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Add_Char1_letter_rom' (7#1) [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/Add_Char1_letter.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Add_Char1_letter' (8#1) [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/Add_Char1_letter.v:43]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/Add_Char1.v:807]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/Add_Char1.v:809]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/Add_Char1.v:811]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/Add_Char1.v:813]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/Add_Char1.v:825]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/Add_Char1.v:827]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/Add_Char1.v:829]
INFO: [Synth 8-6155] done synthesizing module 'Add_Char1' (9#1) [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/Add_Char1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Add_Char2' [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/Add_Char2.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/Add_Char2.v:807]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/Add_Char2.v:809]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/Add_Char2.v:811]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/Add_Char2.v:813]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/Add_Char2.v:825]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/Add_Char2.v:827]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/Add_Char2.v:829]
INFO: [Synth 8-6155] done synthesizing module 'Add_Char2' (10#1) [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/Add_Char2.v:10]
INFO: [Synth 8-6157] synthesizing module 'Add_Char3' [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/Add_Char3.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/Add_Char3.v:807]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/Add_Char3.v:809]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/Add_Char3.v:811]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/Add_Char3.v:813]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/Add_Char3.v:825]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/Add_Char3.v:827]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/Add_Char3.v:829]
INFO: [Synth 8-6155] done synthesizing module 'Add_Char3' (11#1) [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/Add_Char3.v:10]
INFO: [Synth 8-6157] synthesizing module 'Add_Char4' [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/Add_Char4.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/Add_Char4.v:807]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/Add_Char4.v:809]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/Add_Char4.v:811]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/Add_Char4.v:813]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/Add_Char4.v:825]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/Add_Char4.v:827]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/Add_Char4.v:829]
INFO: [Synth 8-6155] done synthesizing module 'Add_Char4' (12#1) [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/Add_Char4.v:10]
INFO: [Synth 8-6157] synthesizing module 'Add_Char5' [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/Add_Char5.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/Add_Char5.v:807]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/Add_Char5.v:809]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/Add_Char5.v:811]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/Add_Char5.v:813]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/Add_Char5.v:825]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/Add_Char5.v:827]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/Add_Char5.v:829]
INFO: [Synth 8-6155] done synthesizing module 'Add_Char5' (13#1) [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/Add_Char5.v:10]
INFO: [Synth 8-6157] synthesizing module 'Add_Char6' [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/Add_Char6.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/Add_Char6.v:745]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/Add_Char6.v:747]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/Add_Char6.v:749]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/Add_Char6.v:751]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/Add_Char6.v:763]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/Add_Char6.v:765]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/Add_Char6.v:767]
INFO: [Synth 8-6155] done synthesizing module 'Add_Char6' (14#1) [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/Add_Char6.v:10]
INFO: [Synth 8-6157] synthesizing module 'Mat2AXIvideo' [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/Mat2AXIvideo.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Mat2AXIvideo' (15#1) [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/Mat2AXIvideo.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d1_A' [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/fifo_w16_d1_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d1_A_shiftReg' [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/fifo_w16_d1_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d1_A_shiftReg' (16#1) [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/fifo_w16_d1_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d1_A' (17#1) [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/fifo_w16_d1_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d1_A' [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/fifo_w8_d1_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d1_A_shiftReg' [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/fifo_w8_d1_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d1_A_shiftReg' (18#1) [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/fifo_w8_d1_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d1_A' (19#1) [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/fifo_w8_d1_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d2_A' [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/fifo_w16_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d2_A_shiftReg' [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/fifo_w16_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d2_A_shiftReg' (20#1) [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/fifo_w16_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d2_A' (21#1) [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/fifo_w16_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d2_A' [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/fifo_w8_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d2_A_shiftReg' [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/fifo_w8_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d2_A_shiftReg' (22#1) [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/fifo_w8_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d2_A' (23#1) [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/fifo_w8_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d3_A' [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/fifo_w8_d3_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d3_A_shiftReg' [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/fifo_w8_d3_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d3_A_shiftReg' (24#1) [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/fifo_w8_d3_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d3_A' (25#1) [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/fifo_w8_d3_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d4_A' [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/fifo_w8_d4_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d4_A_shiftReg' [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/fifo_w8_d4_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d4_A_shiftReg' (26#1) [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/fifo_w8_d4_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d4_A' (27#1) [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/fifo_w8_d4_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d5_A' [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/fifo_w8_d5_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d5_A_shiftReg' [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/fifo_w8_d5_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d5_A_shiftReg' (28#1) [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/fifo_w8_d5_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d5_A' (29#1) [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/fifo_w8_d5_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d6_A' [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/fifo_w8_d6_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d6_A_shiftReg' [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/fifo_w8_d6_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d6_A_shiftReg' (30#1) [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/fifo_w8_d6_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d6_A' (31#1) [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/fifo_w8_d6_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d7_A' [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/fifo_w8_d7_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d7_A_shiftReg' [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/fifo_w8_d7_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d7_A_shiftReg' (32#1) [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/fifo_w8_d7_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d7_A' (33#1) [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/fifo_w8_d7_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d8_A' [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/fifo_w8_d8_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d8_A_shiftReg' [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/fifo_w8_d8_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d8_A_shiftReg' (34#1) [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/fifo_w8_d8_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d8_A' (35#1) [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/fifo_w8_d8_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d3_A' [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/fifo_w16_d3_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d3_A_shiftReg' [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/fifo_w16_d3_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d3_A_shiftReg' (36#1) [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/fifo_w16_d3_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d3_A' (37#1) [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/fifo_w16_d3_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d4_A' [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/fifo_w16_d4_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d4_A_shiftReg' [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/fifo_w16_d4_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d4_A_shiftReg' (38#1) [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/fifo_w16_d4_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d4_A' (39#1) [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/fifo_w16_d4_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d5_A' [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/fifo_w16_d5_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d5_A_shiftReg' [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/fifo_w16_d5_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d5_A_shiftReg' (40#1) [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/fifo_w16_d5_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d5_A' (41#1) [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/fifo_w16_d5_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d6_A' [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/fifo_w16_d6_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d6_A_shiftReg' [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/fifo_w16_d6_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d6_A_shiftReg' (42#1) [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/fifo_w16_d6_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d6_A' (43#1) [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/fifo_w16_d6_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d7_A' [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/fifo_w16_d7_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d7_A_shiftReg' [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/fifo_w16_d7_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d7_A_shiftReg' (44#1) [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/fifo_w16_d7_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d7_A' (45#1) [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/fifo_w16_d7_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_hls_recbkb' [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/start_for_hls_recbkb.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_hls_recbkb_shiftReg' [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/start_for_hls_recbkb.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_hls_recbkb_shiftReg' (46#1) [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/start_for_hls_recbkb.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_hls_recbkb' (47#1) [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/start_for_hls_recbkb.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Block_pcud' [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/start_for_Block_pcud.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Block_pcud_shiftReg' [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/start_for_Block_pcud.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Block_pcud_shiftReg' (48#1) [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/start_for_Block_pcud.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Block_pcud' (49#1) [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/start_for_Block_pcud.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Add_ChadEe' [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/start_for_Add_ChadEe.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Add_ChadEe_shiftReg' [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/start_for_Add_ChadEe.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Add_ChadEe_shiftReg' (50#1) [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/start_for_Add_ChadEe.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Add_ChadEe' (51#1) [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/start_for_Add_ChadEe.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Add_ChaeOg' [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/start_for_Add_ChaeOg.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Add_ChaeOg_shiftReg' [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/start_for_Add_ChaeOg.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Add_ChaeOg_shiftReg' (52#1) [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/start_for_Add_ChaeOg.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Add_ChaeOg' (53#1) [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/start_for_Add_ChaeOg.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Add_ChafYi' [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/start_for_Add_ChafYi.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Add_ChafYi_shiftReg' [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/start_for_Add_ChafYi.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Add_ChafYi_shiftReg' (54#1) [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/start_for_Add_ChafYi.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Add_ChafYi' (55#1) [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/start_for_Add_ChafYi.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Add_Chag8j' [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/start_for_Add_Chag8j.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Add_Chag8j_shiftReg' [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/start_for_Add_Chag8j.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Add_Chag8j_shiftReg' (56#1) [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/start_for_Add_Chag8j.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Add_Chag8j' (57#1) [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/start_for_Add_Chag8j.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Add_Chahbi' [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/start_for_Add_Chahbi.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Add_Chahbi_shiftReg' [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/start_for_Add_Chahbi.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Add_Chahbi_shiftReg' (58#1) [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/start_for_Add_Chahbi.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Add_Chahbi' (59#1) [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/start_for_Add_Chahbi.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Add_Chaibs' [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/start_for_Add_Chaibs.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Add_Chaibs_shiftReg' [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/start_for_Add_Chaibs.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Add_Chaibs_shiftReg' (60#1) [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/start_for_Add_Chaibs.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Add_Chaibs' (61#1) [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/start_for_Add_Chaibs.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Add_RecjbC' [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/start_for_Add_RecjbC.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Add_RecjbC_shiftReg' [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/start_for_Add_RecjbC.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Add_RecjbC_shiftReg' (62#1) [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/start_for_Add_RecjbC.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Add_RecjbC' (63#1) [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/start_for_Add_RecjbC.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Mat2AXIkbM' [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/start_for_Mat2AXIkbM.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Mat2AXIkbM_shiftReg' [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/start_for_Mat2AXIkbM.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Mat2AXIkbM_shiftReg' (64#1) [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/start_for_Mat2AXIkbM.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Mat2AXIkbM' (65#1) [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/start_for_Mat2AXIkbM.v:45]
INFO: [Synth 8-6155] done synthesizing module 'hls_rect' (66#1) [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ipshared/cc2d/hdl/verilog/hls_rect.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_hls_rect_0_3' (67#1) [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ip/design_1_hls_rect_0_3/synth/design_1_hls_rect_0_3.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1377.016 ; gain = 47.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1377.016 ; gain = 47.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1377.016 ; gain = 47.828
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.192 . Memory (MB): peak = 1377.016 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ip/design_1_hls_rect_0_3/constraints/hls_rect_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [h:/Vivado/camerasignaltest/camerasignaltest.gen/sources_1/bd/design_1/ip/design_1_hls_rect_0_3/constraints/hls_rect_ooc.xdc] for cell 'inst'
Parsing XDC File [H:/Vivado/camerasignaltest/camerasignaltest.runs/design_1_hls_rect_0_3_synth_1/dont_touch.xdc]
Finished Parsing XDC File [H:/Vivado/camerasignaltest/camerasignaltest.runs/design_1_hls_rect_0_3_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1491.062 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.121 . Memory (MB): peak = 1504.531 ; gain = 13.469
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1504.531 ; gain = 175.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z035ffg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1504.531 ; gain = 175.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  H:/Vivado/camerasignaltest/camerasignaltest.runs/design_1_hls_rect_0_3_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1504.531 ; gain = 175.344
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'hls_rect_AXILiteS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'hls_rect_AXILiteS_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'hls_rect_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'hls_rect_AXILiteS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1504.531 ; gain = 175.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   17 Bit       Adders := 16    
	   2 Input   16 Bit       Adders := 5     
	   3 Input   16 Bit       Adders := 6     
	   3 Input   12 Bit       Adders := 6     
	   2 Input   11 Bit       Adders := 9     
	   2 Input   10 Bit       Adders := 15    
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 13    
	   2 Input    3 Bit       Adders := 12    
	   2 Input    2 Bit       Adders := 73    
+---XORs : 
	   2 Input      1 Bit         XORs := 30    
+---Registers : 
	               32 Bit    Registers := 9     
	               17 Bit    Registers := 16    
	               16 Bit    Registers := 56    
	               12 Bit    Registers := 6     
	               11 Bit    Registers := 9     
	               10 Bit    Registers := 18    
	                8 Bit    Registers := 149   
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 19    
	                4 Bit    Registers := 15    
	                3 Bit    Registers := 12    
	                2 Bit    Registers := 85    
	                1 Bit    Registers := 321   
+---Muxes : 
	  18 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 16    
	 865 Input   16 Bit        Muxes := 6     
	   2 Input   16 Bit        Muxes := 12    
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 107   
	   3 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   3 Input    5 Bit        Muxes := 6     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 6     
	   3 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 22    
	   2 Input    2 Bit        Muxes := 32    
	   4 Input    2 Bit        Muxes := 11    
	   2 Input    1 Bit        Muxes := 523   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1000 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:54 . Memory (MB): peak = 1504.531 ; gain = 175.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:01:00 . Memory (MB): peak = 1504.531 ; gain = 175.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:01:06 . Memory (MB): peak = 1504.531 ; gain = 175.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:56 ; elapsed = 00:01:10 . Memory (MB): peak = 1552.363 ; gain = 223.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:00 ; elapsed = 00:01:15 . Memory (MB): peak = 1567.016 ; gain = 237.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:00 ; elapsed = 00:01:15 . Memory (MB): peak = 1567.016 ; gain = 237.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:01 ; elapsed = 00:01:16 . Memory (MB): peak = 1567.016 ; gain = 237.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:01 ; elapsed = 00:01:16 . Memory (MB): peak = 1567.016 ; gain = 237.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:01 ; elapsed = 00:01:16 . Memory (MB): peak = 1567.016 ; gain = 237.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:01 ; elapsed = 00:01:16 . Memory (MB): peak = 1567.016 ; gain = 237.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | SRL_SIG_reg[2] | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
|dsrl__1     | SRL_SIG_reg[2] | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__2     | SRL_SIG_reg[3] | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__3     | SRL_SIG_reg[4] | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__4     | SRL_SIG_reg[5] | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__5     | SRL_SIG_reg[6] | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__6     | SRL_SIG_reg[7] | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__7     | SRL_SIG_reg[8] | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__8     | SRL_SIG_reg[3] | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
|dsrl__9     | SRL_SIG_reg[4] | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
|dsrl__10    | SRL_SIG_reg[5] | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
|dsrl__11    | SRL_SIG_reg[6] | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
|dsrl__12    | SRL_SIG_reg[7] | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
|dsrl__13    | SRL_SIG_reg[2] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__14    | SRL_SIG_reg[3] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__15    | SRL_SIG_reg[4] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__16    | SRL_SIG_reg[5] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__17    | SRL_SIG_reg[6] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__18    | SRL_SIG_reg[7] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__19    | SRL_SIG_reg[2] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__20    | SRL_SIG_reg[7] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   185|
|2     |LUT1   |    65|
|3     |LUT2   |   585|
|4     |LUT3   |   402|
|5     |LUT4   |  1217|
|6     |LUT5   |   340|
|7     |LUT6   |  2159|
|8     |MUXF7  |   364|
|9     |MUXF8  |   175|
|10    |SRL16E |   216|
|11    |FDRE   |  3238|
|12    |FDSE   |   248|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:01 ; elapsed = 00:01:16 . Memory (MB): peak = 1567.016 ; gain = 237.828
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:48 ; elapsed = 00:01:11 . Memory (MB): peak = 1567.016 ; gain = 110.312
Synthesis Optimization Complete : Time (s): cpu = 00:01:01 ; elapsed = 00:01:16 . Memory (MB): peak = 1567.016 ; gain = 237.828
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.143 . Memory (MB): peak = 1579.051 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 724 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1586.992 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 5e6cca3e
INFO: [Common 17-83] Releasing license: Synthesis
169 Infos, 48 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:07 ; elapsed = 00:01:25 . Memory (MB): peak = 1586.992 ; gain = 257.805
INFO: [Common 17-1381] The checkpoint 'H:/Vivado/camerasignaltest/camerasignaltest.runs/design_1_hls_rect_0_3_synth_1/design_1_hls_rect_0_3.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_hls_rect_0_3, cache-ID = 955de26e9f452d53
INFO: [Coretcl 2-1174] Renamed 213 cell refs.
INFO: [Common 17-1381] The checkpoint 'H:/Vivado/camerasignaltest/camerasignaltest.runs/design_1_hls_rect_0_3_synth_1/design_1_hls_rect_0_3.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_hls_rect_0_3_utilization_synth.rpt -pb design_1_hls_rect_0_3_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Sep 16 16:14:20 2023...
