#s(hash-table size 217 test equal rehash-size 1.5 rehash-threshold 0.8125 data
	      ("tb_axi_if_converter"
	       (:items nil :locs
		       ((:type "entity_declaration" :desc "entity tb_axi_if_converter is" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 13)))
	       "TB"
	       (:items
		("C_S_AXI_DATA_WIDTH" "C_S_AXI_ADDR_WIDTH" "clk" "resetn" "clk_fs_ext" "s_axi_aclk" "s_axi_aresetn" "s_axi_awaddr" "s_axi_awprot" "s_axi_awvalid" "s_axi_awready" "s_axi_wdata" "s_axi_wstrb" "s_axi_wvalid" "s_axi_wready" "s_axi_bresp" "s_axi_bvalid" "s_axi_bready" "s_axi_araddr" "s_axi_arprot" "s_axi_arvalid" "s_axi_arready" "s_axi_rdata" "s_axi_rresp" "s_axi_rvalid" "s_axi_rready" "s_axis_lch_aclk" "s_axis_lch_aresetn" "s_axis_lch_tdata" "s_axis_lch_tvalid" "s_axis_lch_tkeep" "s_axis_lch_tlast" "s_axis_lch_tready" "s_axis_rch_aclk" "s_axis_rch_aresetn" "s_axis_rch_tdata" "s_axis_rch_tvalid" "s_axis_rch_tkeep" "s_axis_rch_tlast" "s_axis_rch_tready" "m_axis_lch_aclk" "m_axis_lch_aresetn" "m_axis_lch_tdata" "m_axis_lch_tvalid" "m_axis_lch_tkeep" "m_axis_lch_tlast" "m_axis_lch_tready" "m_axis_lch_tdest" "m_axis_rch_aclk" "m_axis_rch_aresetn" "m_axis_rch_tdata" "m_axis_rch_tvalid" "m_axis_rch_tkeep" "m_axis_rch_tlast" "m_axis_rch_tready" "m_axis_rch_tdest" "m_axi_lch_aclk" "m_axi_lch_aresetn" "m_axi_lch_awid" "m_axi_lch_awaddr" "m_axi_lch_awlen" "m_axi_lch_awsize" "m_axi_lch_awburst" "m_axi_lch_awlock" "m_axi_lch_awcache" "m_axi_lch_awprot" "m_axi_lch_awqos" "m_axi_lch_awuser" "m_axi_lch_awvalid" "m_axi_lch_awready" "m_axi_lch_wdata" "m_axi_lch_wstrb" "m_axi_lch_wlast" "m_axi_lch_wuser" "m_axi_lch_wvalid" "m_axi_lch_wready" "m_axi_lch_bid" "m_axi_lch_bresp" "m_axi_lch_buser" "m_axi_lch_bvalid" "m_axi_lch_bready" "m_axi_lch_arid" "m_axi_lch_araddr" "m_axi_lch_arlen" "m_axi_lch_arsize" "m_axi_lch_arburst" "m_axi_lch_arlock" "m_axi_lch_arcache" "m_axi_lch_arprot" "m_axi_lch_arqos" "m_axi_lch_aruser" "m_axi_lch_arvalid" "m_axi_lch_arready" "m_axi_lch_rid" "m_axi_lch_rdata" "m_axi_lch_rresp" "m_axi_lch_rlast" "m_axi_lch_ruser" "m_axi_lch_rvalid" "m_axi_lch_rready" "m_axi_rch_aclk" "m_axi_rch_aresetn" "m_axi_rch_awid" "m_axi_rch_awaddr" "m_axi_rch_awlen" "m_axi_rch_awsize" "m_axi_rch_awburst" "m_axi_rch_awlock" "m_axi_rch_awcache" "m_axi_rch_awprot" "m_axi_rch_awqos" "m_axi_rch_awuser" "m_axi_rch_awvalid" "m_axi_rch_awready" "m_axi_rch_wdata" "m_axi_rch_wstrb" "m_axi_rch_wlast" "m_axi_rch_wuser" "m_axi_rch_wvalid" "m_axi_rch_wready" "m_axi_rch_bid" "m_axi_rch_bresp" "m_axi_rch_buser" "m_axi_rch_bvalid" "m_axi_rch_bready" "m_axi_rch_arid" "m_axi_rch_araddr" "m_axi_rch_arlen" "m_axi_rch_arsize" "m_axi_rch_arburst" "m_axi_rch_arlock" "m_axi_rch_arcache" "m_axi_rch_arprot" "m_axi_rch_arqos" "m_axi_rch_aruser" "m_axi_rch_arvalid" "m_axi_rch_arready" "m_axi_rch_rid" "m_axi_rch_rdata" "m_axi_rch_rresp" "m_axi_rch_rlast" "m_axi_rch_ruser" "m_axi_rch_rvalid" "m_axi_rch_rready" "m_axi_conf_aclk" "m_axi_conf_aresetn" "m_axi_conf_awaddr" "m_axi_conf_awprot" "m_axi_conf_awvalid" "m_axi_conf_awready" "m_axi_conf_wdata" "m_axi_conf_wstrb" "m_axi_conf_wvalid" "m_axi_conf_wready" "m_axi_conf_bresp" "m_axi_conf_bvalid" "m_axi_conf_bready" "m_axi_conf_araddr" "m_axi_conf_arprot" "m_axi_conf_arvalid" "m_axi_conf_arready" "m_axi_conf_rdata" "m_axi_conf_rresp" "m_axi_conf_rvalid" "m_axi_conf_rready" "s_bfm_in_r" "s_bfm_out_r" "s_bfm_in_w" "s_bfm_out_w" "m_bfm_in_r" "m_bfm_out_r" "m_bfm_in_w" "m_bfm_out_w" "stop_clock" "init_values" "rx_data")
		:locs
		((:type "architecture_body" :desc "architecture TB of tb_axi_if_converter is" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 18)))
	       "C_S_AXI_DATA_WIDTH"
	       (:items nil :locs
		       ((:type "constant_declaration" :desc "constant C_S_AXI_DATA_WIDTH : integer := 32;" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 20)))
	       "C_S_AXI_ADDR_WIDTH"
	       (:items nil :locs
		       ((:type "constant_declaration" :desc "constant C_S_AXI_ADDR_WIDTH : integer := 7;" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 21)))
	       "clk"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal clk        : std_logic := '1';" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 24)))
	       "resetn"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal resetn     : std_logic := '0';" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 25)))
	       "clk_fs_ext"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal clk_fs_ext : std_logic := '1';" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 26)))
	       "s_axi_aclk"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal s_axi_aclk    : std_logic := '1';" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 28)))
	       "s_axi_aresetn"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal s_axi_aresetn : std_logic := '0';" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 29)))
	       "s_axi_awaddr"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal s_axi_awaddr  : std_logic_vector(31 downto 0);" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 30)))
	       "s_axi_awprot"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal s_axi_awprot  : std_logic_vector(2 downto 0);" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 31)))
	       "s_axi_awvalid"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal s_axi_awvalid : std_logic;" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 32)))
	       "s_axi_awready"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal s_axi_awready : std_logic;" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 33)))
	       "s_axi_wdata"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal s_axi_wdata   : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 34)))
	       "s_axi_wstrb"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal s_axi_wstrb   : std_logic_vector((C_S_AXI_DATA_WIDTH/8)-1 downto 0);" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 35)))
	       "s_axi_wvalid"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal s_axi_wvalid  : std_logic;" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 36)))
	       "s_axi_wready"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal s_axi_wready  : std_logic;" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 37)))
	       "s_axi_bresp"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal s_axi_bresp   : std_logic_vector(1 downto 0);" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 38)))
	       "s_axi_bvalid"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal s_axi_bvalid  : std_logic;" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 39)))
	       "s_axi_bready"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal s_axi_bready  : std_logic;" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 40)))
	       "s_axi_araddr"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal s_axi_araddr  : std_logic_vector(31 downto 0);" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 41)))
	       "s_axi_arprot"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal s_axi_arprot  : std_logic_vector(2 downto 0);" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 42)))
	       "s_axi_arvalid"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal s_axi_arvalid : std_logic;" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 43)))
	       "s_axi_arready"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal s_axi_arready : std_logic;" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 44)))
	       "s_axi_rdata"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal s_axi_rdata   : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 45)))
	       "s_axi_rresp"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal s_axi_rresp   : std_logic_vector(1 downto 0);" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 46)))
	       "s_axi_rvalid"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal s_axi_rvalid  : std_logic;" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 47)))
	       "s_axi_rready"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal s_axi_rready  : std_logic;" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 48)))
	       "s_axis_lch_aclk"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal s_axis_lch_aclk    : std_logic;" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 50)))
	       "s_axis_lch_aresetn"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal s_axis_lch_aresetn : std_logic;" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 51)))
	       "s_axis_lch_tdata"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal s_axis_lch_tdata   : std_logic_vector(63 downto 0) := (others => '0');" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 52)))
	       "s_axis_lch_tvalid"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal s_axis_lch_tvalid  : std_logic;" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 53)))
	       "s_axis_lch_tkeep"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal s_axis_lch_tkeep   : std_logic_vector(7 downto 0);" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 54)))
	       "s_axis_lch_tlast"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal s_axis_lch_tlast   : std_logic;" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 55)))
	       "s_axis_lch_tready"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal s_axis_lch_tready  : std_logic;" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 56)))
	       "s_axis_rch_aclk"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal s_axis_rch_aclk    : std_logic;" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 58)))
	       "s_axis_rch_aresetn"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal s_axis_rch_aresetn : std_logic;" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 59)))
	       "s_axis_rch_tdata"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal s_axis_rch_tdata   : std_logic_vector(63 downto 0) := (others => '1');" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 60)))
	       "s_axis_rch_tvalid"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal s_axis_rch_tvalid  : std_logic;" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 61)))
	       "s_axis_rch_tkeep"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal s_axis_rch_tkeep   : std_logic_vector(7 downto 0);" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 62)))
	       "s_axis_rch_tlast"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal s_axis_rch_tlast   : std_logic;" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 63)))
	       "s_axis_rch_tready"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal s_axis_rch_tready  : std_logic;" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 64)))
	       "m_axis_lch_aclk"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axis_lch_aclk    : std_logic;" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 66)))
	       "m_axis_lch_aresetn"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axis_lch_aresetn : std_logic;" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 67)))
	       "m_axis_lch_tdata"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axis_lch_tdata   : std_logic_vector(63 downto 0);" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 68)))
	       "m_axis_lch_tvalid"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axis_lch_tvalid  : std_logic;" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 69)))
	       "m_axis_lch_tkeep"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axis_lch_tkeep   : std_logic_vector(7 downto 0);" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 70)))
	       "m_axis_lch_tlast"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axis_lch_tlast   : std_logic;" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 71)))
	       "m_axis_lch_tready"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axis_lch_tready  : std_logic := '1';" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 72)))
	       "m_axis_lch_tdest"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axis_lch_tdest   : std_logic;" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 73)))
	       "m_axis_rch_aclk"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axis_rch_aclk    : std_logic;" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 75)))
	       "m_axis_rch_aresetn"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axis_rch_aresetn : std_logic;" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 76)))
	       "m_axis_rch_tdata"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axis_rch_tdata   : std_logic_vector(63 downto 0);" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 77)))
	       "m_axis_rch_tvalid"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axis_rch_tvalid  : std_logic;" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 78)))
	       "m_axis_rch_tkeep"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axis_rch_tkeep   : std_logic_vector(7 downto 0);" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 79)))
	       "m_axis_rch_tlast"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axis_rch_tlast   : std_logic;" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 80)))
	       "m_axis_rch_tready"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axis_rch_tready  : std_logic := '1';" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 81)))
	       "m_axis_rch_tdest"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axis_rch_tdest   : std_logic;" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 82)))
	       "m_axi_lch_aclk"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_lch_aclk    : std_logic;" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 84)))
	       "m_axi_lch_aresetn"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_lch_aresetn : std_logic;" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 85)))
	       "m_axi_lch_awid"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_lch_awid    : std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 86)))
	       "m_axi_lch_awaddr"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_lch_awaddr  : std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 87)))
	       "m_axi_lch_awlen"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_lch_awlen   : std_logic_vector(7 downto 0);" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 88)))
	       "m_axi_lch_awsize"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_lch_awsize  : std_logic_vector(2 downto 0);" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 89)))
	       "m_axi_lch_awburst"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_lch_awburst : std_logic_vector(1 downto 0);" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 90)))
	       "m_axi_lch_awlock"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_lch_awlock  : std_logic;" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 91)))
	       "m_axi_lch_awcache"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_lch_awcache : std_logic_vector(3 downto 0);" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 92)))
	       "m_axi_lch_awprot"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_lch_awprot  : std_logic_vector(2 downto 0);" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 93)))
	       "m_axi_lch_awqos"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_lch_awqos   : std_logic_vector(3 downto 0);" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 94)))
	       "m_axi_lch_awuser"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_lch_awuser  : std_logic_vector(C_M_AXI_AWUSER_WIDTH-1 downto 0);" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 95)))
	       "m_axi_lch_awvalid"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_lch_awvalid : std_logic;" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 96)))
	       "m_axi_lch_awready"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_lch_awready : std_logic;" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 97)))
	       "m_axi_lch_wdata"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_lch_wdata   : std_logic_vector(C_M_AXI_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 98)))
	       "m_axi_lch_wstrb"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_lch_wstrb   : std_logic_vector(C_M_AXI_DATA_WIDTH/8-1 downto 0);" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 99)))
	       "m_axi_lch_wlast"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_lch_wlast   : std_logic;" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 100)))
	       "m_axi_lch_wuser"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_lch_wuser   : std_logic_vector(C_M_AXI_WUSER_WIDTH-1 downto 0);" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 101)))
	       "m_axi_lch_wvalid"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_lch_wvalid  : std_logic;" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 102)))
	       "m_axi_lch_wready"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_lch_wready  : std_logic;" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 103)))
	       "m_axi_lch_bid"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_lch_bid     : std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 104)))
	       "m_axi_lch_bresp"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_lch_bresp   : std_logic_vector(1 downto 0);" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 105)))
	       "m_axi_lch_buser"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_lch_buser   : std_logic_vector(C_M_AXI_BUSER_WIDTH-1 downto 0);" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 106)))
	       "m_axi_lch_bvalid"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_lch_bvalid  : std_logic;" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 107)))
	       "m_axi_lch_bready"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_lch_bready  : std_logic;" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 108)))
	       "m_axi_lch_arid"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_lch_arid    : std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 109)))
	       "m_axi_lch_araddr"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_lch_araddr  : std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 110)))
	       "m_axi_lch_arlen"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_lch_arlen   : std_logic_vector(7 downto 0);" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 111)))
	       "m_axi_lch_arsize"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_lch_arsize  : std_logic_vector(2 downto 0);" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 112)))
	       "m_axi_lch_arburst"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_lch_arburst : std_logic_vector(1 downto 0);" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 113)))
	       "m_axi_lch_arlock"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_lch_arlock  : std_logic;" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 114)))
	       "m_axi_lch_arcache"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_lch_arcache : std_logic_vector(3 downto 0);" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 115)))
	       "m_axi_lch_arprot"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_lch_arprot  : std_logic_vector(2 downto 0);" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 116)))
	       "m_axi_lch_arqos"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_lch_arqos   : std_logic_vector(3 downto 0);" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 117)))
	       "m_axi_lch_aruser"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_lch_aruser  : std_logic_vector(C_M_AXI_ARUSER_WIDTH-1 downto 0);" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 118)))
	       "m_axi_lch_arvalid"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_lch_arvalid : std_logic;" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 119)))
	       "m_axi_lch_arready"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_lch_arready : std_logic;" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 120)))
	       "m_axi_lch_rid"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_lch_rid     : std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 121)))
	       "m_axi_lch_rdata"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_lch_rdata   : std_logic_vector(C_M_AXI_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 122)))
	       "m_axi_lch_rresp"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_lch_rresp   : std_logic_vector(1 downto 0);" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 123)))
	       "m_axi_lch_rlast"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_lch_rlast   : std_logic;" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 124)))
	       "m_axi_lch_ruser"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_lch_ruser   : std_logic_vector(C_M_AXI_RUSER_WIDTH-1 downto 0);" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 125)))
	       "m_axi_lch_rvalid"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_lch_rvalid  : std_logic;" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 126)))
	       "m_axi_lch_rready"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_lch_rready  : std_logic;" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 127)))
	       "m_axi_rch_aclk"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_rch_aclk    : std_logic;" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 129)))
	       "m_axi_rch_aresetn"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_rch_aresetn : std_logic;" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 130)))
	       "m_axi_rch_awid"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_rch_awid    : std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 131)))
	       "m_axi_rch_awaddr"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_rch_awaddr  : std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 132)))
	       "m_axi_rch_awlen"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_rch_awlen   : std_logic_vector(7 downto 0);" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 133)))
	       "m_axi_rch_awsize"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_rch_awsize  : std_logic_vector(2 downto 0);" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 134)))
	       "m_axi_rch_awburst"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_rch_awburst : std_logic_vector(1 downto 0);" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 135)))
	       "m_axi_rch_awlock"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_rch_awlock  : std_logic;" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 136)))
	       "m_axi_rch_awcache"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_rch_awcache : std_logic_vector(3 downto 0);" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 137)))
	       "m_axi_rch_awprot"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_rch_awprot  : std_logic_vector(2 downto 0);" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 138)))
	       "m_axi_rch_awqos"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_rch_awqos   : std_logic_vector(3 downto 0);" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 139)))
	       "m_axi_rch_awuser"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_rch_awuser  : std_logic_vector(C_M_AXI_AWUSER_WIDTH-1 downto 0);" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 140)))
	       "m_axi_rch_awvalid"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_rch_awvalid : std_logic;" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 141)))
	       "m_axi_rch_awready"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_rch_awready : std_logic;" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 142)))
	       "m_axi_rch_wdata"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_rch_wdata   : std_logic_vector(C_M_AXI_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 143)))
	       "m_axi_rch_wstrb"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_rch_wstrb   : std_logic_vector(C_M_AXI_DATA_WIDTH/8-1 downto 0);" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 144)))
	       "m_axi_rch_wlast"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_rch_wlast   : std_logic;" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 145)))
	       "m_axi_rch_wuser"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_rch_wuser   : std_logic_vector(C_M_AXI_WUSER_WIDTH-1 downto 0);" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 146)))
	       "m_axi_rch_wvalid"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_rch_wvalid  : std_logic;" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 147)))
	       "m_axi_rch_wready"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_rch_wready  : std_logic;" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 148)))
	       "m_axi_rch_bid"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_rch_bid     : std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 149)))
	       "m_axi_rch_bresp"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_rch_bresp   : std_logic_vector(1 downto 0);" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 150)))
	       "m_axi_rch_buser"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_rch_buser   : std_logic_vector(C_M_AXI_BUSER_WIDTH-1 downto 0);" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 151)))
	       "m_axi_rch_bvalid"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_rch_bvalid  : std_logic;" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 152)))
	       "m_axi_rch_bready"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_rch_bready  : std_logic;" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 153)))
	       "m_axi_rch_arid"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_rch_arid    : std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 154)))
	       "m_axi_rch_araddr"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_rch_araddr  : std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 155)))
	       "m_axi_rch_arlen"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_rch_arlen   : std_logic_vector(7 downto 0);" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 156)))
	       "m_axi_rch_arsize"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_rch_arsize  : std_logic_vector(2 downto 0);" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 157)))
	       "m_axi_rch_arburst"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_rch_arburst : std_logic_vector(1 downto 0);" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 158)))
	       "m_axi_rch_arlock"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_rch_arlock  : std_logic;" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 159)))
	       "m_axi_rch_arcache"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_rch_arcache : std_logic_vector(3 downto 0);" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 160)))
	       "m_axi_rch_arprot"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_rch_arprot  : std_logic_vector(2 downto 0);" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 161)))
	       "m_axi_rch_arqos"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_rch_arqos   : std_logic_vector(3 downto 0);" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 162)))
	       "m_axi_rch_aruser"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_rch_aruser  : std_logic_vector(C_M_AXI_ARUSER_WIDTH-1 downto 0);" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 163)))
	       "m_axi_rch_arvalid"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_rch_arvalid : std_logic;" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 164)))
	       "m_axi_rch_arready"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_rch_arready : std_logic;" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 165)))
	       "m_axi_rch_rid"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_rch_rid     : std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 166)))
	       "m_axi_rch_rdata"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_rch_rdata   : std_logic_vector(C_M_AXI_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 167)))
	       "m_axi_rch_rresp"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_rch_rresp   : std_logic_vector(1 downto 0);" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 168)))
	       "m_axi_rch_rlast"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_rch_rlast   : std_logic;" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 169)))
	       "m_axi_rch_ruser"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_rch_ruser   : std_logic_vector(C_M_AXI_RUSER_WIDTH-1 downto 0);" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 170)))
	       "m_axi_rch_rvalid"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_rch_rvalid  : std_logic;" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 171)))
	       "m_axi_rch_rready"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_rch_rready  : std_logic;" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 172)))
	       "m_axi_conf_aclk"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_conf_aclk    : std_logic;" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 174)))
	       "m_axi_conf_aresetn"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_conf_aresetn : std_logic;" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 175)))
	       "m_axi_conf_awaddr"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_conf_awaddr  : std_logic_vector(C_M_MEM_AXI_ADDR_WIDTH-1 downto 0);" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 176)))
	       "m_axi_conf_awprot"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_conf_awprot  : std_logic_vector(2 downto 0);" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 177)))
	       "m_axi_conf_awvalid"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_conf_awvalid : std_logic;" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 178)))
	       "m_axi_conf_awready"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_conf_awready : std_logic;" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 179)))
	       "m_axi_conf_wdata"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_conf_wdata   : std_logic_vector(C_M_MEM_AXI_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 180)))
	       "m_axi_conf_wstrb"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_conf_wstrb   : std_logic_vector(C_M_MEM_AXI_DATA_WIDTH/8-1 downto 0);" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 181)))
	       "m_axi_conf_wvalid"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_conf_wvalid  : std_logic;" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 182)))
	       "m_axi_conf_wready"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_conf_wready  : std_logic;" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 183)))
	       "m_axi_conf_bresp"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_conf_bresp   : std_logic_vector(1 downto 0);" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 184)))
	       "m_axi_conf_bvalid"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_conf_bvalid  : std_logic;" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 185)))
	       "m_axi_conf_bready"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_conf_bready  : std_logic;" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 186)))
	       "m_axi_conf_araddr"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_conf_araddr  : std_logic_vector(C_M_MEM_AXI_ADDR_WIDTH-1 downto 0);" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 187)))
	       "m_axi_conf_arprot"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_conf_arprot  : std_logic_vector(2 downto 0);" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 188)))
	       "m_axi_conf_arvalid"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_conf_arvalid : std_logic;" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 189)))
	       "m_axi_conf_arready"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_conf_arready : std_logic;" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 190)))
	       "m_axi_conf_rdata"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_conf_rdata   : std_logic_vector(C_M_MEM_AXI_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 191)))
	       "m_axi_conf_rresp"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_conf_rresp   : std_logic_vector(1 downto 0);" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 192)))
	       "m_axi_conf_rvalid"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_conf_rvalid  : std_logic;" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 193)))
	       "m_axi_conf_rready"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_axi_conf_rready  : std_logic;" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 194)))
	       "s_bfm_in_r"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal s_bfm_in_r  : s_common_response_r_in;" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 198)))
	       "s_bfm_out_r"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal s_bfm_out_r : s_common_response_r_out;" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 199)))
	       "s_bfm_in_w"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal s_bfm_in_w  : s_common_response_w_in;" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 200)))
	       "s_bfm_out_w"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal s_bfm_out_w : s_common_response_w_out;" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 201)))
	       "m_bfm_in_r"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_bfm_in_r  : m_common_response_r_type_in;" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 204)))
	       "m_bfm_out_r"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_bfm_out_r : m_common_response_r_type_out;" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 205)))
	       "m_bfm_in_w"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_bfm_in_w  : m_common_response_w_type_in;" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 206)))
	       "m_bfm_out_w"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal m_bfm_out_w : m_common_response_w_type_out;" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 207)))
	       "stop_clock"
	       (:items nil :locs
		       ((:type "signal_declaration" :desc "signal stop_clock : std_logic := '0';" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 210)))
	       "init_values"
	       (:items nil :locs
		       ((:type "procedure_body" :desc "procedure init_values is" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 531)))
	       "rx_data"
	       (:items
		("tvalid" "tdata" "RX_DATA_AMOUNT")
		:locs
		((:type "procedure_body" :desc "procedure rx_data (signal tvalid : out std_logic; signal tdata : inout std_logic_vector(63 downto 0); constant RX_DATA_AMOUNT : natural := 128) is" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 540)))
	       "tvalid"
	       (:items nil :locs
		       ((:type "signal_interface_declaration" :desc "procedure rx_data (signal tvalid : out std_logic; signal tdata : inout std_logic_vector(63 downto 0); constant RX_DATA_AMOUNT : natural := 128) is" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 540)))
	       "tdata"
	       (:items nil :locs
		       ((:type "signal_interface_declaration" :desc "procedure rx_data (signal tvalid : out std_logic; signal tdata : inout std_logic_vector(63 downto 0); constant RX_DATA_AMOUNT : natural := 128) is" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 540)))
	       "RX_DATA_AMOUNT"
	       (:items nil :locs
		       ((:type "constant_interface_declaration" :desc "procedure rx_data (signal tvalid : out std_logic; signal tdata : inout std_logic_vector(63 downto 0); constant RX_DATA_AMOUNT : natural := 128) is" :file "vhdl/files/common/tb_axi_if_converter.vhd" :line 540)))))
