
*** Running vivado
    with args -log sr_flipflop.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source sr_flipflop.tcl -notrace


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source sr_flipflop.tcl -notrace
Command: open_checkpoint /home/dhep/vivado_proj/sr_verilog/sr_verilog.runs/impl_1/sr_flipflop.dcp
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1662.789 ; gain = 0.000 ; free physical = 561 ; free virtual = 12944
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1726.602 ; gain = 0.000 ; free physical = 472 ; free virtual = 12854
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2023.1 (64-bit) build 3865809
open_checkpoint: Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1730.602 ; gain = 396.938 ; free physical = 471 ; free virtual = 12853
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1842.195 ; gain = 90.781 ; free physical = 439 ; free virtual = 12822

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1300ab71a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2310.055 ; gain = 467.859 ; free physical = 141 ; free virtual = 12423

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1300ab71a

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2593.945 ; gain = 0.000 ; free physical = 143 ; free virtual = 12153
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1300ab71a

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2593.945 ; gain = 0.000 ; free physical = 143 ; free virtual = 12153
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1300ab71a

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2593.945 ; gain = 0.000 ; free physical = 143 ; free virtual = 12153
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1300ab71a

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2625.961 ; gain = 32.016 ; free physical = 143 ; free virtual = 12153
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1300ab71a

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2625.961 ; gain = 32.016 ; free physical = 142 ; free virtual = 12153
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1300ab71a

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2625.961 ; gain = 32.016 ; free physical = 142 ; free virtual = 12153
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2625.961 ; gain = 0.000 ; free physical = 142 ; free virtual = 12153
Ending Logic Optimization Task | Checksum: 1300ab71a

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2625.961 ; gain = 32.016 ; free physical = 142 ; free virtual = 12153

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1300ab71a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2625.961 ; gain = 0.000 ; free physical = 142 ; free virtual = 12153

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1300ab71a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2625.961 ; gain = 0.000 ; free physical = 142 ; free virtual = 12153

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2625.961 ; gain = 0.000 ; free physical = 142 ; free virtual = 12153
Ending Netlist Obfuscation Task | Checksum: 1300ab71a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2625.961 ; gain = 0.000 ; free physical = 142 ; free virtual = 12153
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2625.961 ; gain = 895.359 ; free physical = 142 ; free virtual = 12153
INFO: [runtcl-4] Executing : report_drc -file sr_flipflop_drc_opted.rpt -pb sr_flipflop_drc_opted.pb -rpx sr_flipflop_drc_opted.rpx
Command: report_drc -file sr_flipflop_drc_opted.rpt -pb sr_flipflop_drc_opted.pb -rpx sr_flipflop_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/dhep/vivado_proj/sr_verilog/sr_verilog.runs/impl_1/sr_flipflop_drc_opted.rpt.
report_drc completed successfully
INFO: [Common 17-1381] The checkpoint '/home/dhep/vivado_proj/sr_verilog/sr_verilog.runs/impl_1/sr_flipflop_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2722.008 ; gain = 0.000 ; free physical = 147 ; free virtual = 12141
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c22e6c05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2722.008 ; gain = 0.000 ; free physical = 147 ; free virtual = 12141
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2722.008 ; gain = 0.000 ; free physical = 147 ; free virtual = 12141

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 115be651d

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2722.008 ; gain = 0.000 ; free physical = 140 ; free virtual = 12137

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 19c839a19

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2722.008 ; gain = 0.000 ; free physical = 139 ; free virtual = 12137

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 19c839a19

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2722.008 ; gain = 0.000 ; free physical = 139 ; free virtual = 12137
Phase 1 Placer Initialization | Checksum: 19c839a19

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2722.008 ; gain = 0.000 ; free physical = 138 ; free virtual = 12136

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 19c839a19

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2722.008 ; gain = 0.000 ; free physical = 137 ; free virtual = 12135

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 19c839a19

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2722.008 ; gain = 0.000 ; free physical = 137 ; free virtual = 12135

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 19c839a19

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2722.008 ; gain = 0.000 ; free physical = 137 ; free virtual = 12135

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: 199ff82d2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2722.008 ; gain = 0.000 ; free physical = 151 ; free virtual = 12127
Phase 2 Global Placement | Checksum: 199ff82d2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2722.008 ; gain = 0.000 ; free physical = 151 ; free virtual = 12127

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 199ff82d2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2722.008 ; gain = 0.000 ; free physical = 150 ; free virtual = 12126

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1be6fa237

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2722.008 ; gain = 0.000 ; free physical = 150 ; free virtual = 12127

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 20b7b76c7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2722.008 ; gain = 0.000 ; free physical = 150 ; free virtual = 12127

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 20b7b76c7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2722.008 ; gain = 0.000 ; free physical = 150 ; free virtual = 12127

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: d8739ee7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2722.008 ; gain = 0.000 ; free physical = 143 ; free virtual = 12120

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: d8739ee7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2722.008 ; gain = 0.000 ; free physical = 143 ; free virtual = 12120

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: d8739ee7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2722.008 ; gain = 0.000 ; free physical = 143 ; free virtual = 12120
Phase 3 Detail Placement | Checksum: d8739ee7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2722.008 ; gain = 0.000 ; free physical = 143 ; free virtual = 12120

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: d8739ee7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2722.008 ; gain = 0.000 ; free physical = 143 ; free virtual = 12120

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: d8739ee7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2722.008 ; gain = 0.000 ; free physical = 143 ; free virtual = 12120

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: d8739ee7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2722.008 ; gain = 0.000 ; free physical = 143 ; free virtual = 12120
Phase 4.3 Placer Reporting | Checksum: d8739ee7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2722.008 ; gain = 0.000 ; free physical = 143 ; free virtual = 12120

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2722.008 ; gain = 0.000 ; free physical = 143 ; free virtual = 12120

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2722.008 ; gain = 0.000 ; free physical = 143 ; free virtual = 12120
Phase 4 Post Placement Optimization and Clean-Up | Checksum: b1501c04

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2722.008 ; gain = 0.000 ; free physical = 143 ; free virtual = 12120
Ending Placer Task | Checksum: 5c1b9f0a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2722.008 ; gain = 0.000 ; free physical = 143 ; free virtual = 12120
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [runtcl-4] Executing : report_io -file sr_flipflop_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2722.008 ; gain = 0.000 ; free physical = 144 ; free virtual = 12114
INFO: [runtcl-4] Executing : report_utilization -file sr_flipflop_utilization_placed.rpt -pb sr_flipflop_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file sr_flipflop_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2722.008 ; gain = 0.000 ; free physical = 149 ; free virtual = 12118
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2722.008 ; gain = 0.000 ; free physical = 146 ; free virtual = 12116
INFO: [Common 17-1381] The checkpoint '/home/dhep/vivado_proj/sr_verilog/sr_verilog.runs/impl_1/sr_flipflop_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2722.008 ; gain = 0.000 ; free physical = 142 ; free virtual = 12109
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2722.008 ; gain = 0.000 ; free physical = 166 ; free virtual = 12128
INFO: [Common 17-1381] The checkpoint '/home/dhep/vivado_proj/sr_verilog/sr_verilog.runs/impl_1/sr_flipflop_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 578747f0 ConstDB: 0 ShapeSum: 494571a RouteDB: 0
Post Restoration Checksum: NetGraph: b7408e85 | NumContArr: a24c5dad | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 1729741df

Time (s): cpu = 00:00:42 ; elapsed = 00:00:38 . Memory (MB): peak = 2837.586 ; gain = 70.980 ; free physical = 148 ; free virtual = 11988

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1729741df

Time (s): cpu = 00:00:42 ; elapsed = 00:00:38 . Memory (MB): peak = 2870.586 ; gain = 103.980 ; free physical = 141 ; free virtual = 11963

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1729741df

Time (s): cpu = 00:00:42 ; elapsed = 00:00:38 . Memory (MB): peak = 2870.586 ; gain = 103.980 ; free physical = 143 ; free virtual = 11963
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 7
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 7
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 19ce32ea5

Time (s): cpu = 00:00:44 ; elapsed = 00:00:38 . Memory (MB): peak = 2889.070 ; gain = 122.465 ; free physical = 248 ; free virtual = 12020

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 19ce32ea5

Time (s): cpu = 00:00:44 ; elapsed = 00:00:38 . Memory (MB): peak = 2889.070 ; gain = 122.465 ; free physical = 248 ; free virtual = 12020
Phase 3 Initial Routing | Checksum: 4e8e9504

Time (s): cpu = 00:00:45 ; elapsed = 00:00:38 . Memory (MB): peak = 2889.070 ; gain = 122.465 ; free physical = 247 ; free virtual = 12019

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: fc382c72

Time (s): cpu = 00:00:45 ; elapsed = 00:00:38 . Memory (MB): peak = 2889.070 ; gain = 122.465 ; free physical = 247 ; free virtual = 12019
Phase 4 Rip-up And Reroute | Checksum: fc382c72

Time (s): cpu = 00:00:45 ; elapsed = 00:00:38 . Memory (MB): peak = 2889.070 ; gain = 122.465 ; free physical = 247 ; free virtual = 12019

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: fc382c72

Time (s): cpu = 00:00:45 ; elapsed = 00:00:38 . Memory (MB): peak = 2889.070 ; gain = 122.465 ; free physical = 247 ; free virtual = 12019

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: fc382c72

Time (s): cpu = 00:00:45 ; elapsed = 00:00:38 . Memory (MB): peak = 2889.070 ; gain = 122.465 ; free physical = 247 ; free virtual = 12019
Phase 6 Post Hold Fix | Checksum: fc382c72

Time (s): cpu = 00:00:45 ; elapsed = 00:00:38 . Memory (MB): peak = 2889.070 ; gain = 122.465 ; free physical = 247 ; free virtual = 12019

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00047874 %
  Global Horizontal Routing Utilization  = 0.00113669 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 0.900901%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 3.6036%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 7.35294%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: fc382c72

Time (s): cpu = 00:00:45 ; elapsed = 00:00:38 . Memory (MB): peak = 2889.070 ; gain = 122.465 ; free physical = 247 ; free virtual = 12019

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: fc382c72

Time (s): cpu = 00:00:45 ; elapsed = 00:00:38 . Memory (MB): peak = 2889.070 ; gain = 122.465 ; free physical = 247 ; free virtual = 12018

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 192ad5b30

Time (s): cpu = 00:00:45 ; elapsed = 00:00:38 . Memory (MB): peak = 2889.070 ; gain = 122.465 ; free physical = 247 ; free virtual = 12018
INFO: [Route 35-16] Router Completed Successfully

Phase 10 Post-Route Event Processing
Phase 10 Post-Route Event Processing | Checksum: a15ad9e9

Time (s): cpu = 00:00:45 ; elapsed = 00:00:39 . Memory (MB): peak = 2889.070 ; gain = 122.465 ; free physical = 247 ; free virtual = 12018

Time (s): cpu = 00:00:45 ; elapsed = 00:00:39 . Memory (MB): peak = 2889.070 ; gain = 122.465 ; free physical = 247 ; free virtual = 12018

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:40 . Memory (MB): peak = 2889.070 ; gain = 167.062 ; free physical = 180 ; free virtual = 11969
INFO: [runtcl-4] Executing : report_drc -file sr_flipflop_drc_routed.rpt -pb sr_flipflop_drc_routed.pb -rpx sr_flipflop_drc_routed.rpx
Command: report_drc -file sr_flipflop_drc_routed.rpt -pb sr_flipflop_drc_routed.pb -rpx sr_flipflop_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/dhep/vivado_proj/sr_verilog/sr_verilog.runs/impl_1/sr_flipflop_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file sr_flipflop_methodology_drc_routed.rpt -pb sr_flipflop_methodology_drc_routed.pb -rpx sr_flipflop_methodology_drc_routed.rpx
Command: report_methodology -file sr_flipflop_methodology_drc_routed.rpt -pb sr_flipflop_methodology_drc_routed.pb -rpx sr_flipflop_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/dhep/vivado_proj/sr_verilog/sr_verilog.runs/impl_1/sr_flipflop_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file sr_flipflop_power_routed.rpt -pb sr_flipflop_power_summary_routed.pb -rpx sr_flipflop_power_routed.rpx
Command: report_power -file sr_flipflop_power_routed.rpt -pb sr_flipflop_power_summary_routed.pb -rpx sr_flipflop_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
66 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file sr_flipflop_route_status.rpt -pb sr_flipflop_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file sr_flipflop_timing_summary_routed.rpt -pb sr_flipflop_timing_summary_routed.pb -rpx sr_flipflop_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file sr_flipflop_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file sr_flipflop_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file sr_flipflop_bus_skew_routed.rpt -pb sr_flipflop_bus_skew_routed.pb -rpx sr_flipflop_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2989.922 ; gain = 0.000 ; free physical = 226 ; free virtual = 11988
INFO: [Common 17-1381] The checkpoint '/home/dhep/vivado_proj/sr_verilog/sr_verilog.runs/impl_1/sr_flipflop_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Wed Oct  4 13:41:07 2023...
