// Generated by CIRCT firtool-1.62.0
module osmc_axi_read_rob_addq(
  input        clock,
               reset,
               io_fifo_wio_wen,
  input  [6:0] io_fifo_wio_wdata,
  input        io_fifo_rio_ren,
  output [6:0] io_fifo_rio_rdata
);

  reg  [7:0]        vaild_data;
  reg  [6:0]        w_addr;
  reg  [6:0]        r_addr;
  reg  [6:0]        memory_0;
  reg  [6:0]        memory_1;
  reg  [6:0]        memory_2;
  reg  [6:0]        memory_3;
  reg  [6:0]        memory_4;
  reg  [6:0]        memory_5;
  reg  [6:0]        memory_6;
  reg  [6:0]        memory_7;
  reg  [6:0]        memory_8;
  reg  [6:0]        memory_9;
  reg  [6:0]        memory_10;
  reg  [6:0]        memory_11;
  reg  [6:0]        memory_12;
  reg  [6:0]        memory_13;
  reg  [6:0]        memory_14;
  reg  [6:0]        memory_15;
  reg  [6:0]        memory_16;
  reg  [6:0]        memory_17;
  reg  [6:0]        memory_18;
  reg  [6:0]        memory_19;
  reg  [6:0]        memory_20;
  reg  [6:0]        memory_21;
  reg  [6:0]        memory_22;
  reg  [6:0]        memory_23;
  reg  [6:0]        memory_24;
  reg  [6:0]        memory_25;
  reg  [6:0]        memory_26;
  reg  [6:0]        memory_27;
  reg  [6:0]        memory_28;
  reg  [6:0]        memory_29;
  reg  [6:0]        memory_30;
  reg  [6:0]        memory_31;
  reg  [6:0]        memory_32;
  reg  [6:0]        memory_33;
  reg  [6:0]        memory_34;
  reg  [6:0]        memory_35;
  reg  [6:0]        memory_36;
  reg  [6:0]        memory_37;
  reg  [6:0]        memory_38;
  reg  [6:0]        memory_39;
  reg  [6:0]        memory_40;
  reg  [6:0]        memory_41;
  reg  [6:0]        memory_42;
  reg  [6:0]        memory_43;
  reg  [6:0]        memory_44;
  reg  [6:0]        memory_45;
  reg  [6:0]        memory_46;
  reg  [6:0]        memory_47;
  reg  [6:0]        memory_48;
  reg  [6:0]        memory_49;
  reg  [6:0]        memory_50;
  reg  [6:0]        memory_51;
  reg  [6:0]        memory_52;
  reg  [6:0]        memory_53;
  reg  [6:0]        memory_54;
  reg  [6:0]        memory_55;
  reg  [6:0]        memory_56;
  reg  [6:0]        memory_57;
  reg  [6:0]        memory_58;
  reg  [6:0]        memory_59;
  reg  [6:0]        memory_60;
  reg  [6:0]        memory_61;
  reg  [6:0]        memory_62;
  reg  [6:0]        memory_63;
  reg  [6:0]        memory_64;
  reg  [6:0]        memory_65;
  reg  [6:0]        memory_66;
  reg  [6:0]        memory_67;
  reg  [6:0]        memory_68;
  reg  [6:0]        memory_69;
  reg  [6:0]        memory_70;
  reg  [6:0]        memory_71;
  reg  [6:0]        memory_72;
  reg  [6:0]        memory_73;
  reg  [6:0]        memory_74;
  reg  [6:0]        memory_75;
  reg  [6:0]        memory_76;
  reg  [6:0]        memory_77;
  reg  [6:0]        memory_78;
  reg  [6:0]        memory_79;
  reg  [6:0]        memory_80;
  reg  [6:0]        memory_81;
  reg  [6:0]        memory_82;
  reg  [6:0]        memory_83;
  reg  [6:0]        memory_84;
  reg  [6:0]        memory_85;
  reg  [6:0]        memory_86;
  reg  [6:0]        memory_87;
  reg  [6:0]        memory_88;
  reg  [6:0]        memory_89;
  reg  [6:0]        memory_90;
  reg  [6:0]        memory_91;
  reg  [6:0]        memory_92;
  reg  [6:0]        memory_93;
  reg  [6:0]        memory_94;
  reg  [6:0]        memory_95;
  reg  [6:0]        memory_96;
  reg  [6:0]        memory_97;
  reg  [6:0]        memory_98;
  reg  [6:0]        memory_99;
  reg  [6:0]        memory_100;
  reg  [6:0]        memory_101;
  reg  [6:0]        memory_102;
  reg  [6:0]        memory_103;
  reg  [6:0]        memory_104;
  reg  [6:0]        memory_105;
  reg  [6:0]        memory_106;
  reg  [6:0]        memory_107;
  reg  [6:0]        memory_108;
  reg  [6:0]        memory_109;
  reg  [6:0]        memory_110;
  reg  [6:0]        memory_111;
  reg  [6:0]        memory_112;
  reg  [6:0]        memory_113;
  reg  [6:0]        memory_114;
  reg  [6:0]        memory_115;
  reg  [6:0]        memory_116;
  reg  [6:0]        memory_117;
  reg  [6:0]        memory_118;
  reg  [6:0]        memory_119;
  reg  [6:0]        memory_120;
  reg  [6:0]        memory_121;
  reg  [6:0]        memory_122;
  reg  [6:0]        memory_123;
  reg  [6:0]        memory_124;
  reg  [6:0]        memory_125;
  reg  [6:0]        memory_126;
  reg  [6:0]        memory_127;
  wire [127:0][6:0] _GEN =
    {{memory_127},
     {memory_126},
     {memory_125},
     {memory_124},
     {memory_123},
     {memory_122},
     {memory_121},
     {memory_120},
     {memory_119},
     {memory_118},
     {memory_117},
     {memory_116},
     {memory_115},
     {memory_114},
     {memory_113},
     {memory_112},
     {memory_111},
     {memory_110},
     {memory_109},
     {memory_108},
     {memory_107},
     {memory_106},
     {memory_105},
     {memory_104},
     {memory_103},
     {memory_102},
     {memory_101},
     {memory_100},
     {memory_99},
     {memory_98},
     {memory_97},
     {memory_96},
     {memory_95},
     {memory_94},
     {memory_93},
     {memory_92},
     {memory_91},
     {memory_90},
     {memory_89},
     {memory_88},
     {memory_87},
     {memory_86},
     {memory_85},
     {memory_84},
     {memory_83},
     {memory_82},
     {memory_81},
     {memory_80},
     {memory_79},
     {memory_78},
     {memory_77},
     {memory_76},
     {memory_75},
     {memory_74},
     {memory_73},
     {memory_72},
     {memory_71},
     {memory_70},
     {memory_69},
     {memory_68},
     {memory_67},
     {memory_66},
     {memory_65},
     {memory_64},
     {memory_63},
     {memory_62},
     {memory_61},
     {memory_60},
     {memory_59},
     {memory_58},
     {memory_57},
     {memory_56},
     {memory_55},
     {memory_54},
     {memory_53},
     {memory_52},
     {memory_51},
     {memory_50},
     {memory_49},
     {memory_48},
     {memory_47},
     {memory_46},
     {memory_45},
     {memory_44},
     {memory_43},
     {memory_42},
     {memory_41},
     {memory_40},
     {memory_39},
     {memory_38},
     {memory_37},
     {memory_36},
     {memory_35},
     {memory_34},
     {memory_33},
     {memory_32},
     {memory_31},
     {memory_30},
     {memory_29},
     {memory_28},
     {memory_27},
     {memory_26},
     {memory_25},
     {memory_24},
     {memory_23},
     {memory_22},
     {memory_21},
     {memory_20},
     {memory_19},
     {memory_18},
     {memory_17},
     {memory_16},
     {memory_15},
     {memory_14},
     {memory_13},
     {memory_12},
     {memory_11},
     {memory_10},
     {memory_9},
     {memory_8},
     {memory_7},
     {memory_6},
     {memory_5},
     {memory_4},
     {memory_3},
     {memory_2},
     {memory_1},
     {memory_0}};
  wire              w_en = io_fifo_wio_wen & (vaild_data != 8'h80 | io_fifo_rio_ren);
  wire              r_en = io_fifo_rio_ren & ((|vaild_data) | io_fifo_wio_wen);
  wire [6:0]        _GEN_0 = _GEN[w_addr];
  wire [1:0]        _GEN_1 = {w_en, r_en};
  always @(posedge clock) begin
    if (reset) begin
      w_addr <= 7'h0;
      r_addr <= 7'h0;
      memory_0 <= 7'h0;
      memory_1 <= 7'h1;
      memory_2 <= 7'h2;
      memory_3 <= 7'h3;
      memory_4 <= 7'h4;
      memory_5 <= 7'h5;
      memory_6 <= 7'h6;
      memory_7 <= 7'h7;
      memory_8 <= 7'h8;
      memory_9 <= 7'h9;
      memory_10 <= 7'hA;
      memory_11 <= 7'hB;
      memory_12 <= 7'hC;
      memory_13 <= 7'hD;
      memory_14 <= 7'hE;
      memory_15 <= 7'hF;
      memory_16 <= 7'h10;
      memory_17 <= 7'h11;
      memory_18 <= 7'h12;
      memory_19 <= 7'h13;
      memory_20 <= 7'h14;
      memory_21 <= 7'h15;
      memory_22 <= 7'h16;
      memory_23 <= 7'h17;
      memory_24 <= 7'h18;
      memory_25 <= 7'h19;
      memory_26 <= 7'h1A;
      memory_27 <= 7'h1B;
      memory_28 <= 7'h1C;
      memory_29 <= 7'h1D;
      memory_30 <= 7'h1E;
      memory_31 <= 7'h1F;
      memory_32 <= 7'h20;
      memory_33 <= 7'h21;
      memory_34 <= 7'h22;
      memory_35 <= 7'h23;
      memory_36 <= 7'h24;
      memory_37 <= 7'h25;
      memory_38 <= 7'h26;
      memory_39 <= 7'h27;
      memory_40 <= 7'h28;
      memory_41 <= 7'h29;
      memory_42 <= 7'h2A;
      memory_43 <= 7'h2B;
      memory_44 <= 7'h2C;
      memory_45 <= 7'h2D;
      memory_46 <= 7'h2E;
      memory_47 <= 7'h2F;
      memory_48 <= 7'h30;
      memory_49 <= 7'h31;
      memory_50 <= 7'h32;
      memory_51 <= 7'h33;
      memory_52 <= 7'h34;
      memory_53 <= 7'h35;
      memory_54 <= 7'h36;
      memory_55 <= 7'h37;
      memory_56 <= 7'h38;
      memory_57 <= 7'h39;
      memory_58 <= 7'h3A;
      memory_59 <= 7'h3B;
      memory_60 <= 7'h3C;
      memory_61 <= 7'h3D;
      memory_62 <= 7'h3E;
      memory_63 <= 7'h3F;
      memory_64 <= 7'h40;
      memory_65 <= 7'h41;
      memory_66 <= 7'h42;
      memory_67 <= 7'h43;
      memory_68 <= 7'h44;
      memory_69 <= 7'h45;
      memory_70 <= 7'h46;
      memory_71 <= 7'h47;
      memory_72 <= 7'h48;
      memory_73 <= 7'h49;
      memory_74 <= 7'h4A;
      memory_75 <= 7'h4B;
      memory_76 <= 7'h4C;
      memory_77 <= 7'h4D;
      memory_78 <= 7'h4E;
      memory_79 <= 7'h4F;
      memory_80 <= 7'h50;
      memory_81 <= 7'h51;
      memory_82 <= 7'h52;
      memory_83 <= 7'h53;
      memory_84 <= 7'h54;
      memory_85 <= 7'h55;
      memory_86 <= 7'h56;
      memory_87 <= 7'h57;
      memory_88 <= 7'h58;
      memory_89 <= 7'h59;
      memory_90 <= 7'h5A;
      memory_91 <= 7'h5B;
      memory_92 <= 7'h5C;
      memory_93 <= 7'h5D;
      memory_94 <= 7'h5E;
      memory_95 <= 7'h5F;
      memory_96 <= 7'h60;
      memory_97 <= 7'h61;
      memory_98 <= 7'h62;
      memory_99 <= 7'h63;
      memory_100 <= 7'h64;
      memory_101 <= 7'h65;
      memory_102 <= 7'h66;
      memory_103 <= 7'h67;
      memory_104 <= 7'h68;
      memory_105 <= 7'h69;
      memory_106 <= 7'h6A;
      memory_107 <= 7'h6B;
      memory_108 <= 7'h6C;
      memory_109 <= 7'h6D;
      memory_110 <= 7'h6E;
      memory_111 <= 7'h6F;
      memory_112 <= 7'h70;
      memory_113 <= 7'h71;
      memory_114 <= 7'h72;
      memory_115 <= 7'h73;
      memory_116 <= 7'h74;
      memory_117 <= 7'h75;
      memory_118 <= 7'h76;
      memory_119 <= 7'h77;
      memory_120 <= 7'h78;
      memory_121 <= 7'h79;
      memory_122 <= 7'h7A;
      memory_123 <= 7'h7B;
      memory_124 <= 7'h7C;
      memory_125 <= 7'h7D;
      memory_126 <= 7'h7E;
      memory_127 <= 7'h7F;
      vaild_data <= 8'h80;
    end
    else begin
      if (w_en)
        w_addr <= w_addr + 7'h1;
      if (r_en)
        r_addr <= r_addr + 7'h1;
      if (w_addr == 7'h0) begin
        if (w_en)
          memory_0 <= io_fifo_wio_wdata;
        else
          memory_0 <= _GEN_0;
      end
      if (w_addr == 7'h1) begin
        if (w_en)
          memory_1 <= io_fifo_wio_wdata;
        else
          memory_1 <= _GEN_0;
      end
      if (w_addr == 7'h2) begin
        if (w_en)
          memory_2 <= io_fifo_wio_wdata;
        else
          memory_2 <= _GEN_0;
      end
      if (w_addr == 7'h3) begin
        if (w_en)
          memory_3 <= io_fifo_wio_wdata;
        else
          memory_3 <= _GEN_0;
      end
      if (w_addr == 7'h4) begin
        if (w_en)
          memory_4 <= io_fifo_wio_wdata;
        else
          memory_4 <= _GEN_0;
      end
      if (w_addr == 7'h5) begin
        if (w_en)
          memory_5 <= io_fifo_wio_wdata;
        else
          memory_5 <= _GEN_0;
      end
      if (w_addr == 7'h6) begin
        if (w_en)
          memory_6 <= io_fifo_wio_wdata;
        else
          memory_6 <= _GEN_0;
      end
      if (w_addr == 7'h7) begin
        if (w_en)
          memory_7 <= io_fifo_wio_wdata;
        else
          memory_7 <= _GEN_0;
      end
      if (w_addr == 7'h8) begin
        if (w_en)
          memory_8 <= io_fifo_wio_wdata;
        else
          memory_8 <= _GEN_0;
      end
      if (w_addr == 7'h9) begin
        if (w_en)
          memory_9 <= io_fifo_wio_wdata;
        else
          memory_9 <= _GEN_0;
      end
      if (w_addr == 7'hA) begin
        if (w_en)
          memory_10 <= io_fifo_wio_wdata;
        else
          memory_10 <= _GEN_0;
      end
      if (w_addr == 7'hB) begin
        if (w_en)
          memory_11 <= io_fifo_wio_wdata;
        else
          memory_11 <= _GEN_0;
      end
      if (w_addr == 7'hC) begin
        if (w_en)
          memory_12 <= io_fifo_wio_wdata;
        else
          memory_12 <= _GEN_0;
      end
      if (w_addr == 7'hD) begin
        if (w_en)
          memory_13 <= io_fifo_wio_wdata;
        else
          memory_13 <= _GEN_0;
      end
      if (w_addr == 7'hE) begin
        if (w_en)
          memory_14 <= io_fifo_wio_wdata;
        else
          memory_14 <= _GEN_0;
      end
      if (w_addr == 7'hF) begin
        if (w_en)
          memory_15 <= io_fifo_wio_wdata;
        else
          memory_15 <= _GEN_0;
      end
      if (w_addr == 7'h10) begin
        if (w_en)
          memory_16 <= io_fifo_wio_wdata;
        else
          memory_16 <= _GEN_0;
      end
      if (w_addr == 7'h11) begin
        if (w_en)
          memory_17 <= io_fifo_wio_wdata;
        else
          memory_17 <= _GEN_0;
      end
      if (w_addr == 7'h12) begin
        if (w_en)
          memory_18 <= io_fifo_wio_wdata;
        else
          memory_18 <= _GEN_0;
      end
      if (w_addr == 7'h13) begin
        if (w_en)
          memory_19 <= io_fifo_wio_wdata;
        else
          memory_19 <= _GEN_0;
      end
      if (w_addr == 7'h14) begin
        if (w_en)
          memory_20 <= io_fifo_wio_wdata;
        else
          memory_20 <= _GEN_0;
      end
      if (w_addr == 7'h15) begin
        if (w_en)
          memory_21 <= io_fifo_wio_wdata;
        else
          memory_21 <= _GEN_0;
      end
      if (w_addr == 7'h16) begin
        if (w_en)
          memory_22 <= io_fifo_wio_wdata;
        else
          memory_22 <= _GEN_0;
      end
      if (w_addr == 7'h17) begin
        if (w_en)
          memory_23 <= io_fifo_wio_wdata;
        else
          memory_23 <= _GEN_0;
      end
      if (w_addr == 7'h18) begin
        if (w_en)
          memory_24 <= io_fifo_wio_wdata;
        else
          memory_24 <= _GEN_0;
      end
      if (w_addr == 7'h19) begin
        if (w_en)
          memory_25 <= io_fifo_wio_wdata;
        else
          memory_25 <= _GEN_0;
      end
      if (w_addr == 7'h1A) begin
        if (w_en)
          memory_26 <= io_fifo_wio_wdata;
        else
          memory_26 <= _GEN_0;
      end
      if (w_addr == 7'h1B) begin
        if (w_en)
          memory_27 <= io_fifo_wio_wdata;
        else
          memory_27 <= _GEN_0;
      end
      if (w_addr == 7'h1C) begin
        if (w_en)
          memory_28 <= io_fifo_wio_wdata;
        else
          memory_28 <= _GEN_0;
      end
      if (w_addr == 7'h1D) begin
        if (w_en)
          memory_29 <= io_fifo_wio_wdata;
        else
          memory_29 <= _GEN_0;
      end
      if (w_addr == 7'h1E) begin
        if (w_en)
          memory_30 <= io_fifo_wio_wdata;
        else
          memory_30 <= _GEN_0;
      end
      if (w_addr == 7'h1F) begin
        if (w_en)
          memory_31 <= io_fifo_wio_wdata;
        else
          memory_31 <= _GEN_0;
      end
      if (w_addr == 7'h20) begin
        if (w_en)
          memory_32 <= io_fifo_wio_wdata;
        else
          memory_32 <= _GEN_0;
      end
      if (w_addr == 7'h21) begin
        if (w_en)
          memory_33 <= io_fifo_wio_wdata;
        else
          memory_33 <= _GEN_0;
      end
      if (w_addr == 7'h22) begin
        if (w_en)
          memory_34 <= io_fifo_wio_wdata;
        else
          memory_34 <= _GEN_0;
      end
      if (w_addr == 7'h23) begin
        if (w_en)
          memory_35 <= io_fifo_wio_wdata;
        else
          memory_35 <= _GEN_0;
      end
      if (w_addr == 7'h24) begin
        if (w_en)
          memory_36 <= io_fifo_wio_wdata;
        else
          memory_36 <= _GEN_0;
      end
      if (w_addr == 7'h25) begin
        if (w_en)
          memory_37 <= io_fifo_wio_wdata;
        else
          memory_37 <= _GEN_0;
      end
      if (w_addr == 7'h26) begin
        if (w_en)
          memory_38 <= io_fifo_wio_wdata;
        else
          memory_38 <= _GEN_0;
      end
      if (w_addr == 7'h27) begin
        if (w_en)
          memory_39 <= io_fifo_wio_wdata;
        else
          memory_39 <= _GEN_0;
      end
      if (w_addr == 7'h28) begin
        if (w_en)
          memory_40 <= io_fifo_wio_wdata;
        else
          memory_40 <= _GEN_0;
      end
      if (w_addr == 7'h29) begin
        if (w_en)
          memory_41 <= io_fifo_wio_wdata;
        else
          memory_41 <= _GEN_0;
      end
      if (w_addr == 7'h2A) begin
        if (w_en)
          memory_42 <= io_fifo_wio_wdata;
        else
          memory_42 <= _GEN_0;
      end
      if (w_addr == 7'h2B) begin
        if (w_en)
          memory_43 <= io_fifo_wio_wdata;
        else
          memory_43 <= _GEN_0;
      end
      if (w_addr == 7'h2C) begin
        if (w_en)
          memory_44 <= io_fifo_wio_wdata;
        else
          memory_44 <= _GEN_0;
      end
      if (w_addr == 7'h2D) begin
        if (w_en)
          memory_45 <= io_fifo_wio_wdata;
        else
          memory_45 <= _GEN_0;
      end
      if (w_addr == 7'h2E) begin
        if (w_en)
          memory_46 <= io_fifo_wio_wdata;
        else
          memory_46 <= _GEN_0;
      end
      if (w_addr == 7'h2F) begin
        if (w_en)
          memory_47 <= io_fifo_wio_wdata;
        else
          memory_47 <= _GEN_0;
      end
      if (w_addr == 7'h30) begin
        if (w_en)
          memory_48 <= io_fifo_wio_wdata;
        else
          memory_48 <= _GEN_0;
      end
      if (w_addr == 7'h31) begin
        if (w_en)
          memory_49 <= io_fifo_wio_wdata;
        else
          memory_49 <= _GEN_0;
      end
      if (w_addr == 7'h32) begin
        if (w_en)
          memory_50 <= io_fifo_wio_wdata;
        else
          memory_50 <= _GEN_0;
      end
      if (w_addr == 7'h33) begin
        if (w_en)
          memory_51 <= io_fifo_wio_wdata;
        else
          memory_51 <= _GEN_0;
      end
      if (w_addr == 7'h34) begin
        if (w_en)
          memory_52 <= io_fifo_wio_wdata;
        else
          memory_52 <= _GEN_0;
      end
      if (w_addr == 7'h35) begin
        if (w_en)
          memory_53 <= io_fifo_wio_wdata;
        else
          memory_53 <= _GEN_0;
      end
      if (w_addr == 7'h36) begin
        if (w_en)
          memory_54 <= io_fifo_wio_wdata;
        else
          memory_54 <= _GEN_0;
      end
      if (w_addr == 7'h37) begin
        if (w_en)
          memory_55 <= io_fifo_wio_wdata;
        else
          memory_55 <= _GEN_0;
      end
      if (w_addr == 7'h38) begin
        if (w_en)
          memory_56 <= io_fifo_wio_wdata;
        else
          memory_56 <= _GEN_0;
      end
      if (w_addr == 7'h39) begin
        if (w_en)
          memory_57 <= io_fifo_wio_wdata;
        else
          memory_57 <= _GEN_0;
      end
      if (w_addr == 7'h3A) begin
        if (w_en)
          memory_58 <= io_fifo_wio_wdata;
        else
          memory_58 <= _GEN_0;
      end
      if (w_addr == 7'h3B) begin
        if (w_en)
          memory_59 <= io_fifo_wio_wdata;
        else
          memory_59 <= _GEN_0;
      end
      if (w_addr == 7'h3C) begin
        if (w_en)
          memory_60 <= io_fifo_wio_wdata;
        else
          memory_60 <= _GEN_0;
      end
      if (w_addr == 7'h3D) begin
        if (w_en)
          memory_61 <= io_fifo_wio_wdata;
        else
          memory_61 <= _GEN_0;
      end
      if (w_addr == 7'h3E) begin
        if (w_en)
          memory_62 <= io_fifo_wio_wdata;
        else
          memory_62 <= _GEN_0;
      end
      if (w_addr == 7'h3F) begin
        if (w_en)
          memory_63 <= io_fifo_wio_wdata;
        else
          memory_63 <= _GEN_0;
      end
      if (w_addr == 7'h40) begin
        if (w_en)
          memory_64 <= io_fifo_wio_wdata;
        else
          memory_64 <= _GEN_0;
      end
      if (w_addr == 7'h41) begin
        if (w_en)
          memory_65 <= io_fifo_wio_wdata;
        else
          memory_65 <= _GEN_0;
      end
      if (w_addr == 7'h42) begin
        if (w_en)
          memory_66 <= io_fifo_wio_wdata;
        else
          memory_66 <= _GEN_0;
      end
      if (w_addr == 7'h43) begin
        if (w_en)
          memory_67 <= io_fifo_wio_wdata;
        else
          memory_67 <= _GEN_0;
      end
      if (w_addr == 7'h44) begin
        if (w_en)
          memory_68 <= io_fifo_wio_wdata;
        else
          memory_68 <= _GEN_0;
      end
      if (w_addr == 7'h45) begin
        if (w_en)
          memory_69 <= io_fifo_wio_wdata;
        else
          memory_69 <= _GEN_0;
      end
      if (w_addr == 7'h46) begin
        if (w_en)
          memory_70 <= io_fifo_wio_wdata;
        else
          memory_70 <= _GEN_0;
      end
      if (w_addr == 7'h47) begin
        if (w_en)
          memory_71 <= io_fifo_wio_wdata;
        else
          memory_71 <= _GEN_0;
      end
      if (w_addr == 7'h48) begin
        if (w_en)
          memory_72 <= io_fifo_wio_wdata;
        else
          memory_72 <= _GEN_0;
      end
      if (w_addr == 7'h49) begin
        if (w_en)
          memory_73 <= io_fifo_wio_wdata;
        else
          memory_73 <= _GEN_0;
      end
      if (w_addr == 7'h4A) begin
        if (w_en)
          memory_74 <= io_fifo_wio_wdata;
        else
          memory_74 <= _GEN_0;
      end
      if (w_addr == 7'h4B) begin
        if (w_en)
          memory_75 <= io_fifo_wio_wdata;
        else
          memory_75 <= _GEN_0;
      end
      if (w_addr == 7'h4C) begin
        if (w_en)
          memory_76 <= io_fifo_wio_wdata;
        else
          memory_76 <= _GEN_0;
      end
      if (w_addr == 7'h4D) begin
        if (w_en)
          memory_77 <= io_fifo_wio_wdata;
        else
          memory_77 <= _GEN_0;
      end
      if (w_addr == 7'h4E) begin
        if (w_en)
          memory_78 <= io_fifo_wio_wdata;
        else
          memory_78 <= _GEN_0;
      end
      if (w_addr == 7'h4F) begin
        if (w_en)
          memory_79 <= io_fifo_wio_wdata;
        else
          memory_79 <= _GEN_0;
      end
      if (w_addr == 7'h50) begin
        if (w_en)
          memory_80 <= io_fifo_wio_wdata;
        else
          memory_80 <= _GEN_0;
      end
      if (w_addr == 7'h51) begin
        if (w_en)
          memory_81 <= io_fifo_wio_wdata;
        else
          memory_81 <= _GEN_0;
      end
      if (w_addr == 7'h52) begin
        if (w_en)
          memory_82 <= io_fifo_wio_wdata;
        else
          memory_82 <= _GEN_0;
      end
      if (w_addr == 7'h53) begin
        if (w_en)
          memory_83 <= io_fifo_wio_wdata;
        else
          memory_83 <= _GEN_0;
      end
      if (w_addr == 7'h54) begin
        if (w_en)
          memory_84 <= io_fifo_wio_wdata;
        else
          memory_84 <= _GEN_0;
      end
      if (w_addr == 7'h55) begin
        if (w_en)
          memory_85 <= io_fifo_wio_wdata;
        else
          memory_85 <= _GEN_0;
      end
      if (w_addr == 7'h56) begin
        if (w_en)
          memory_86 <= io_fifo_wio_wdata;
        else
          memory_86 <= _GEN_0;
      end
      if (w_addr == 7'h57) begin
        if (w_en)
          memory_87 <= io_fifo_wio_wdata;
        else
          memory_87 <= _GEN_0;
      end
      if (w_addr == 7'h58) begin
        if (w_en)
          memory_88 <= io_fifo_wio_wdata;
        else
          memory_88 <= _GEN_0;
      end
      if (w_addr == 7'h59) begin
        if (w_en)
          memory_89 <= io_fifo_wio_wdata;
        else
          memory_89 <= _GEN_0;
      end
      if (w_addr == 7'h5A) begin
        if (w_en)
          memory_90 <= io_fifo_wio_wdata;
        else
          memory_90 <= _GEN_0;
      end
      if (w_addr == 7'h5B) begin
        if (w_en)
          memory_91 <= io_fifo_wio_wdata;
        else
          memory_91 <= _GEN_0;
      end
      if (w_addr == 7'h5C) begin
        if (w_en)
          memory_92 <= io_fifo_wio_wdata;
        else
          memory_92 <= _GEN_0;
      end
      if (w_addr == 7'h5D) begin
        if (w_en)
          memory_93 <= io_fifo_wio_wdata;
        else
          memory_93 <= _GEN_0;
      end
      if (w_addr == 7'h5E) begin
        if (w_en)
          memory_94 <= io_fifo_wio_wdata;
        else
          memory_94 <= _GEN_0;
      end
      if (w_addr == 7'h5F) begin
        if (w_en)
          memory_95 <= io_fifo_wio_wdata;
        else
          memory_95 <= _GEN_0;
      end
      if (w_addr == 7'h60) begin
        if (w_en)
          memory_96 <= io_fifo_wio_wdata;
        else
          memory_96 <= _GEN_0;
      end
      if (w_addr == 7'h61) begin
        if (w_en)
          memory_97 <= io_fifo_wio_wdata;
        else
          memory_97 <= _GEN_0;
      end
      if (w_addr == 7'h62) begin
        if (w_en)
          memory_98 <= io_fifo_wio_wdata;
        else
          memory_98 <= _GEN_0;
      end
      if (w_addr == 7'h63) begin
        if (w_en)
          memory_99 <= io_fifo_wio_wdata;
        else
          memory_99 <= _GEN_0;
      end
      if (w_addr == 7'h64) begin
        if (w_en)
          memory_100 <= io_fifo_wio_wdata;
        else
          memory_100 <= _GEN_0;
      end
      if (w_addr == 7'h65) begin
        if (w_en)
          memory_101 <= io_fifo_wio_wdata;
        else
          memory_101 <= _GEN_0;
      end
      if (w_addr == 7'h66) begin
        if (w_en)
          memory_102 <= io_fifo_wio_wdata;
        else
          memory_102 <= _GEN_0;
      end
      if (w_addr == 7'h67) begin
        if (w_en)
          memory_103 <= io_fifo_wio_wdata;
        else
          memory_103 <= _GEN_0;
      end
      if (w_addr == 7'h68) begin
        if (w_en)
          memory_104 <= io_fifo_wio_wdata;
        else
          memory_104 <= _GEN_0;
      end
      if (w_addr == 7'h69) begin
        if (w_en)
          memory_105 <= io_fifo_wio_wdata;
        else
          memory_105 <= _GEN_0;
      end
      if (w_addr == 7'h6A) begin
        if (w_en)
          memory_106 <= io_fifo_wio_wdata;
        else
          memory_106 <= _GEN_0;
      end
      if (w_addr == 7'h6B) begin
        if (w_en)
          memory_107 <= io_fifo_wio_wdata;
        else
          memory_107 <= _GEN_0;
      end
      if (w_addr == 7'h6C) begin
        if (w_en)
          memory_108 <= io_fifo_wio_wdata;
        else
          memory_108 <= _GEN_0;
      end
      if (w_addr == 7'h6D) begin
        if (w_en)
          memory_109 <= io_fifo_wio_wdata;
        else
          memory_109 <= _GEN_0;
      end
      if (w_addr == 7'h6E) begin
        if (w_en)
          memory_110 <= io_fifo_wio_wdata;
        else
          memory_110 <= _GEN_0;
      end
      if (w_addr == 7'h6F) begin
        if (w_en)
          memory_111 <= io_fifo_wio_wdata;
        else
          memory_111 <= _GEN_0;
      end
      if (w_addr == 7'h70) begin
        if (w_en)
          memory_112 <= io_fifo_wio_wdata;
        else
          memory_112 <= _GEN_0;
      end
      if (w_addr == 7'h71) begin
        if (w_en)
          memory_113 <= io_fifo_wio_wdata;
        else
          memory_113 <= _GEN_0;
      end
      if (w_addr == 7'h72) begin
        if (w_en)
          memory_114 <= io_fifo_wio_wdata;
        else
          memory_114 <= _GEN_0;
      end
      if (w_addr == 7'h73) begin
        if (w_en)
          memory_115 <= io_fifo_wio_wdata;
        else
          memory_115 <= _GEN_0;
      end
      if (w_addr == 7'h74) begin
        if (w_en)
          memory_116 <= io_fifo_wio_wdata;
        else
          memory_116 <= _GEN_0;
      end
      if (w_addr == 7'h75) begin
        if (w_en)
          memory_117 <= io_fifo_wio_wdata;
        else
          memory_117 <= _GEN_0;
      end
      if (w_addr == 7'h76) begin
        if (w_en)
          memory_118 <= io_fifo_wio_wdata;
        else
          memory_118 <= _GEN_0;
      end
      if (w_addr == 7'h77) begin
        if (w_en)
          memory_119 <= io_fifo_wio_wdata;
        else
          memory_119 <= _GEN_0;
      end
      if (w_addr == 7'h78) begin
        if (w_en)
          memory_120 <= io_fifo_wio_wdata;
        else
          memory_120 <= _GEN_0;
      end
      if (w_addr == 7'h79) begin
        if (w_en)
          memory_121 <= io_fifo_wio_wdata;
        else
          memory_121 <= _GEN_0;
      end
      if (w_addr == 7'h7A) begin
        if (w_en)
          memory_122 <= io_fifo_wio_wdata;
        else
          memory_122 <= _GEN_0;
      end
      if (w_addr == 7'h7B) begin
        if (w_en)
          memory_123 <= io_fifo_wio_wdata;
        else
          memory_123 <= _GEN_0;
      end
      if (w_addr == 7'h7C) begin
        if (w_en)
          memory_124 <= io_fifo_wio_wdata;
        else
          memory_124 <= _GEN_0;
      end
      if (w_addr == 7'h7D) begin
        if (w_en)
          memory_125 <= io_fifo_wio_wdata;
        else
          memory_125 <= _GEN_0;
      end
      if (w_addr == 7'h7E) begin
        if (w_en)
          memory_126 <= io_fifo_wio_wdata;
        else
          memory_126 <= _GEN_0;
      end
      if (&w_addr) begin
        if (w_en)
          memory_127 <= io_fifo_wio_wdata;
        else
          memory_127 <= _GEN_0;
      end
      if (_GEN_1 == 2'h1)
        vaild_data <= vaild_data - 8'h1;
      else if (_GEN_1 == 2'h2)
        vaild_data <= vaild_data + 8'h1;
    end
  end // always @(posedge)
  assign io_fifo_rio_rdata = (|vaild_data) ? _GEN[r_addr] : io_fifo_wio_wdata;
endmodule

