

================================================================
== Vivado HLS Report for 'sha256_transform'
================================================================
* Date:           Wed Nov 29 19:46:02 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        sha256
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.625|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  435|  435|  435|  435|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   48|   48|         3|          -|          -|    16|    no    |
        |- Loop 2  |  192|  192|         4|          -|          -|    48|    no    |
        |- Loop 3  |  192|  192|         3|          -|          -|    64|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 
4 --> 2 
5 --> 6 9 
6 --> 7 
7 --> 8 
8 --> 5 
9 --> 10 
10 --> 11 
11 --> 9 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%ctx_state_7_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %ctx_state_7_read)"   --->   Operation 12 'read' 'ctx_state_7_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%ctx_state_6_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %ctx_state_6_read)"   --->   Operation 13 'read' 'ctx_state_6_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%ctx_state_5_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %ctx_state_5_read)"   --->   Operation 14 'read' 'ctx_state_5_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%ctx_state_4_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %ctx_state_4_read)"   --->   Operation 15 'read' 'ctx_state_4_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%ctx_state_3_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %ctx_state_3_read)"   --->   Operation 16 'read' 'ctx_state_3_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%ctx_state_2_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %ctx_state_2_read)"   --->   Operation 17 'read' 'ctx_state_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%ctx_state_1_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %ctx_state_1_read)"   --->   Operation 18 'read' 'ctx_state_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%ctx_state_0_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %ctx_state_0_read)"   --->   Operation 19 'read' 'ctx_state_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%m = alloca [64 x i32], align 16" [sha256/main.c:3]   --->   Operation 20 'alloca' 'm' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 21 [1/1] (1.76ns)   --->   "br label %1" [sha256/main.c:5]   --->   Operation 21 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %0 ], [ %add_ln5, %2 ]" [sha256/main.c:5]   --->   Operation 22 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%j_0 = phi i7 [ 0, %0 ], [ %j, %2 ]"   --->   Operation 23 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.36ns)   --->   "%icmp_ln5 = icmp eq i5 %i_0, -16" [sha256/main.c:5]   --->   Operation 24 'icmp' 'icmp_ln5' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 25 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.78ns)   --->   "%add_ln5 = add i5 %i_0, 1" [sha256/main.c:5]   --->   Operation 26 'add' 'add_ln5' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %icmp_ln5, label %.preheader.preheader, label %2" [sha256/main.c:5]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln7 = zext i7 %j_0 to i64" [sha256/main.c:7]   --->   Operation 28 'zext' 'zext_ln7' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%data_addr = getelementptr [64 x i8]* %data, i64 0, i64 %zext_ln7" [sha256/main.c:7]   --->   Operation 29 'getelementptr' 'data_addr' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (2.32ns)   --->   "%data_load = load i8* %data_addr, align 1" [sha256/main.c:7]   --->   Operation 30 'load' 'data_load' <Predicate = (!icmp_ln5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln5 = trunc i7 %j_0 to i6" [sha256/main.c:5]   --->   Operation 31 'trunc' 'trunc_ln5' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%or_ln7 = or i6 %trunc_ln5, 1" [sha256/main.c:7]   --->   Operation 32 'or' 'or_ln7' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln7_1 = zext i6 %or_ln7 to i64" [sha256/main.c:7]   --->   Operation 33 'zext' 'zext_ln7_1' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%data_addr_1 = getelementptr [64 x i8]* %data, i64 0, i64 %zext_ln7_1" [sha256/main.c:7]   --->   Operation 34 'getelementptr' 'data_addr_1' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 35 [2/2] (2.32ns)   --->   "%data_load_1 = load i8* %data_addr_1, align 1" [sha256/main.c:7]   --->   Operation 35 'load' 'data_load_1' <Predicate = (!icmp_ln5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 36 [1/1] (1.87ns)   --->   "%j = add i7 4, %j_0" [sha256/main.c:5]   --->   Operation 36 'add' 'j' <Predicate = (!icmp_ln5)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.76ns)   --->   "br label %.preheader" [sha256/main.c:10]   --->   Operation 37 'br' <Predicate = (icmp_ln5)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 38 [1/2] (2.32ns)   --->   "%data_load = load i8* %data_addr, align 1" [sha256/main.c:7]   --->   Operation 38 'load' 'data_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 39 [1/2] (2.32ns)   --->   "%data_load_1 = load i8* %data_addr_1, align 1" [sha256/main.c:7]   --->   Operation 39 'load' 'data_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%or_ln7_1 = or i6 %trunc_ln5, 2" [sha256/main.c:7]   --->   Operation 40 'or' 'or_ln7_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln7_2 = zext i6 %or_ln7_1 to i64" [sha256/main.c:7]   --->   Operation 41 'zext' 'zext_ln7_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%data_addr_2 = getelementptr [64 x i8]* %data, i64 0, i64 %zext_ln7_2" [sha256/main.c:7]   --->   Operation 42 'getelementptr' 'data_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [2/2] (2.32ns)   --->   "%data_load_2 = load i8* %data_addr_2, align 1" [sha256/main.c:7]   --->   Operation 43 'load' 'data_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%or_ln7_2 = or i6 %trunc_ln5, 3" [sha256/main.c:7]   --->   Operation 44 'or' 'or_ln7_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln7_3 = zext i6 %or_ln7_2 to i64" [sha256/main.c:7]   --->   Operation 45 'zext' 'zext_ln7_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%data_addr_3 = getelementptr [64 x i8]* %data, i64 0, i64 %zext_ln7_3" [sha256/main.c:7]   --->   Operation 46 'getelementptr' 'data_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [2/2] (2.32ns)   --->   "%data_load_3 = load i8* %data_addr_3, align 1" [sha256/main.c:7]   --->   Operation 47 'load' 'data_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 4 <SV = 3> <Delay = 5.57>
ST_4 : Operation 48 [1/2] (2.32ns)   --->   "%data_load_2 = load i8* %data_addr_2, align 1" [sha256/main.c:7]   --->   Operation 48 'load' 'data_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 49 [1/2] (2.32ns)   --->   "%data_load_3 = load i8* %data_addr_3, align 1" [sha256/main.c:7]   --->   Operation 49 'load' 'data_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%or_ln7_5 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %data_load, i8 %data_load_1, i8 %data_load_2, i8 %data_load_3)" [sha256/main.c:7]   --->   Operation 50 'bitconcatenate' 'or_ln7_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln7_4 = zext i5 %i_0 to i64" [sha256/main.c:7]   --->   Operation 51 'zext' 'zext_ln7_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%m_addr = getelementptr inbounds [64 x i32]* %m, i64 0, i64 %zext_ln7_4" [sha256/main.c:7]   --->   Operation 52 'getelementptr' 'm_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (3.25ns)   --->   "store i32 %or_ln7_5, i32* %m_addr, align 4" [sha256/main.c:7]   --->   Operation 53 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "br label %1" [sha256/main.c:5]   --->   Operation 54 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 5.12>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%i_1 = phi i7 [ %i, %3 ], [ 16, %.preheader.preheader ]"   --->   Operation 55 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (1.48ns)   --->   "%icmp_ln10 = icmp eq i7 %i_1, -64" [sha256/main.c:10]   --->   Operation 56 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)"   --->   Operation 57 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %.preheader8.preheader, label %3" [sha256/main.c:10]   --->   Operation 58 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (1.87ns)   --->   "%add_ln12 = add i7 -2, %i_1" [sha256/main.c:12]   --->   Operation 59 'add' 'add_ln12' <Predicate = (!icmp_ln10)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i7 %add_ln12 to i64" [sha256/main.c:12]   --->   Operation 60 'zext' 'zext_ln12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%m_addr_1 = getelementptr inbounds [64 x i32]* %m, i64 0, i64 %zext_ln12" [sha256/main.c:12]   --->   Operation 61 'getelementptr' 'm_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 62 [2/2] (3.25ns)   --->   "%m_load = load i32* %m_addr_1, align 4" [sha256/main.c:12]   --->   Operation 62 'load' 'm_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 63 [1/1] (1.87ns)   --->   "%add_ln12_1 = add i7 -7, %i_1" [sha256/main.c:12]   --->   Operation 63 'add' 'add_ln12_1' <Predicate = (!icmp_ln10)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln12_1 = zext i7 %add_ln12_1 to i64" [sha256/main.c:12]   --->   Operation 64 'zext' 'zext_ln12_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%m_addr_2 = getelementptr inbounds [64 x i32]* %m, i64 0, i64 %zext_ln12_1" [sha256/main.c:12]   --->   Operation 65 'getelementptr' 'm_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 66 [2/2] (3.25ns)   --->   "%m_load_1 = load i32* %m_addr_2, align 4" [sha256/main.c:12]   --->   Operation 66 'load' 'm_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 67 [1/1] (1.76ns)   --->   "br label %.preheader8" [sha256/main.c:24]   --->   Operation 67 'br' <Predicate = (icmp_ln10)> <Delay = 1.76>

State 6 <SV = 3> <Delay = 5.12>
ST_6 : Operation 68 [1/2] (3.25ns)   --->   "%m_load = load i32* %m_addr_1, align 4" [sha256/main.c:12]   --->   Operation 68 'load' 'm_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 69 [1/2] (3.25ns)   --->   "%m_load_1 = load i32* %m_addr_2, align 4" [sha256/main.c:12]   --->   Operation 69 'load' 'm_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 70 [1/1] (1.87ns)   --->   "%add_ln12_2 = add i7 -15, %i_1" [sha256/main.c:12]   --->   Operation 70 'add' 'add_ln12_2' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln12_2 = zext i7 %add_ln12_2 to i64" [sha256/main.c:12]   --->   Operation 71 'zext' 'zext_ln12_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%m_addr_3 = getelementptr inbounds [64 x i32]* %m, i64 0, i64 %zext_ln12_2" [sha256/main.c:12]   --->   Operation 72 'getelementptr' 'm_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [2/2] (3.25ns)   --->   "%m_load_2 = load i32* %m_addr_3, align 4" [sha256/main.c:12]   --->   Operation 73 'load' 'm_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 74 [1/1] (1.87ns)   --->   "%add_ln12_3 = add i7 -16, %i_1" [sha256/main.c:12]   --->   Operation 74 'add' 'add_ln12_3' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln12_3 = zext i7 %add_ln12_3 to i64" [sha256/main.c:12]   --->   Operation 75 'zext' 'zext_ln12_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%m_addr_4 = getelementptr inbounds [64 x i32]* %m, i64 0, i64 %zext_ln12_3" [sha256/main.c:12]   --->   Operation 76 'getelementptr' 'm_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [2/2] (3.25ns)   --->   "%m_load_3 = load i32* %m_addr_4, align 4" [sha256/main.c:12]   --->   Operation 77 'load' 'm_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 7 <SV = 4> <Delay = 5.80>
ST_7 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node add_ln12_5)   --->   "%lshr_ln = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %m_load, i32 17, i32 31)" [sha256/main.c:12]   --->   Operation 78 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node add_ln12_5)   --->   "%trunc_ln12 = trunc i32 %m_load to i17" [sha256/main.c:12]   --->   Operation 79 'trunc' 'trunc_ln12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node add_ln12_5)   --->   "%or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln12, i15 %lshr_ln)" [sha256/main.c:12]   --->   Operation 80 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node add_ln12_5)   --->   "%lshr_ln12_1 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %m_load, i32 19, i32 31)" [sha256/main.c:12]   --->   Operation 81 'partselect' 'lshr_ln12_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node add_ln12_5)   --->   "%trunc_ln12_1 = trunc i32 %m_load to i19" [sha256/main.c:12]   --->   Operation 82 'trunc' 'trunc_ln12_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node add_ln12_5)   --->   "%or_ln12_1 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln12_1, i13 %lshr_ln12_1)" [sha256/main.c:12]   --->   Operation 83 'bitconcatenate' 'or_ln12_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node add_ln12_5)   --->   "%lshr_ln12_2 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %m_load, i32 10, i32 31)" [sha256/main.c:12]   --->   Operation 84 'partselect' 'lshr_ln12_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node add_ln12_5)   --->   "%zext_ln12_5 = zext i22 %lshr_ln12_2 to i32" [sha256/main.c:12]   --->   Operation 85 'zext' 'zext_ln12_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node add_ln12_5)   --->   "%xor_ln12 = xor i32 %zext_ln12_5, %or_ln12_1" [sha256/main.c:12]   --->   Operation 86 'xor' 'xor_ln12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node add_ln12_5)   --->   "%xor_ln12_1 = xor i32 %xor_ln12, %or_ln" [sha256/main.c:12]   --->   Operation 87 'xor' 'xor_ln12_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 88 [1/2] (3.25ns)   --->   "%m_load_2 = load i32* %m_addr_3, align 4" [sha256/main.c:12]   --->   Operation 88 'load' 'm_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node add_ln12_5)   --->   "%lshr_ln12_3 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %m_load_2, i32 7, i32 31)" [sha256/main.c:12]   --->   Operation 89 'partselect' 'lshr_ln12_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node add_ln12_5)   --->   "%trunc_ln12_2 = trunc i32 %m_load_2 to i7" [sha256/main.c:12]   --->   Operation 90 'trunc' 'trunc_ln12_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node add_ln12_5)   --->   "%or_ln12_2 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %trunc_ln12_2, i25 %lshr_ln12_3)" [sha256/main.c:12]   --->   Operation 91 'bitconcatenate' 'or_ln12_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node add_ln12_5)   --->   "%lshr_ln12_4 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %m_load_2, i32 18, i32 31)" [sha256/main.c:12]   --->   Operation 92 'partselect' 'lshr_ln12_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node add_ln12_5)   --->   "%trunc_ln12_3 = trunc i32 %m_load_2 to i18" [sha256/main.c:12]   --->   Operation 93 'trunc' 'trunc_ln12_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node add_ln12_5)   --->   "%or_ln12_3 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %trunc_ln12_3, i14 %lshr_ln12_4)" [sha256/main.c:12]   --->   Operation 94 'bitconcatenate' 'or_ln12_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node add_ln12_5)   --->   "%lshr_ln12_5 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %m_load_2, i32 3, i32 31)" [sha256/main.c:12]   --->   Operation 95 'partselect' 'lshr_ln12_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node add_ln12_5)   --->   "%zext_ln12_6 = zext i29 %lshr_ln12_5 to i32" [sha256/main.c:12]   --->   Operation 96 'zext' 'zext_ln12_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node add_ln12_5)   --->   "%xor_ln12_2 = xor i32 %zext_ln12_6, %or_ln12_3" [sha256/main.c:12]   --->   Operation 97 'xor' 'xor_ln12_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node add_ln12_5)   --->   "%xor_ln12_3 = xor i32 %xor_ln12_2, %or_ln12_2" [sha256/main.c:12]   --->   Operation 98 'xor' 'xor_ln12_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 99 [1/2] (3.25ns)   --->   "%m_load_3 = load i32* %m_addr_4, align 4" [sha256/main.c:12]   --->   Operation 99 'load' 'm_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 100 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln12_5 = add i32 %xor_ln12_1, %xor_ln12_3" [sha256/main.c:12]   --->   Operation 100 'add' 'add_ln12_5' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 5> <Delay = 7.62>
ST_8 : Operation 101 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln12_4 = add i32 %m_load_1, %m_load_3" [sha256/main.c:12]   --->   Operation 101 'add' 'add_ln12_4' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 102 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln12_6 = add i32 %add_ln12_5, %add_ln12_4" [sha256/main.c:12]   --->   Operation 102 'add' 'add_ln12_6' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln12_4 = zext i7 %i_1 to i64" [sha256/main.c:12]   --->   Operation 103 'zext' 'zext_ln12_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%m_addr_5 = getelementptr inbounds [64 x i32]* %m, i64 0, i64 %zext_ln12_4" [sha256/main.c:12]   --->   Operation 104 'getelementptr' 'm_addr_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (3.25ns)   --->   "store i32 %add_ln12_6, i32* %m_addr_5, align 4" [sha256/main.c:12]   --->   Operation 105 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 106 [1/1] (1.87ns)   --->   "%i = add i7 1, %i_1" [sha256/main.c:10]   --->   Operation 106 'add' 'i' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "br label %.preheader" [sha256/main.c:10]   --->   Operation 107 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 3> <Delay = 5.36>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%h_0 = phi i32 [ %h, %4 ], [ %ctx_state_7_read_1, %.preheader8.preheader ]"   --->   Operation 108 'phi' 'h_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%h = phi i32 [ %g, %4 ], [ %ctx_state_6_read_1, %.preheader8.preheader ]"   --->   Operation 109 'phi' 'h' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%g = phi i32 [ %f, %4 ], [ %ctx_state_5_read_1, %.preheader8.preheader ]"   --->   Operation 110 'phi' 'g' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%f = phi i32 [ %e, %4 ], [ %ctx_state_4_read_1, %.preheader8.preheader ]"   --->   Operation 111 'phi' 'f' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%d_0 = phi i32 [ %d, %4 ], [ %ctx_state_3_read_1, %.preheader8.preheader ]"   --->   Operation 112 'phi' 'd_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%d = phi i32 [ %c, %4 ], [ %ctx_state_2_read_1, %.preheader8.preheader ]"   --->   Operation 113 'phi' 'd' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "%c = phi i32 [ %b, %4 ], [ %ctx_state_1_read_1, %.preheader8.preheader ]"   --->   Operation 114 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%b = phi i32 [ %a, %4 ], [ %ctx_state_0_read_1, %.preheader8.preheader ]"   --->   Operation 115 'phi' 'b' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "%i_2 = phi i7 [ %i_3, %4 ], [ 0, %.preheader8.preheader ]"   --->   Operation 116 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 117 [1/1] (1.48ns)   --->   "%icmp_ln24 = icmp eq i7 %i_2, -64" [sha256/main.c:24]   --->   Operation 117 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 118 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 119 [1/1] (1.87ns)   --->   "%i_3 = add i7 %i_2, 1" [sha256/main.c:24]   --->   Operation 119 'add' 'i_3' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 120 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24, label %5, label %4" [sha256/main.c:24]   --->   Operation 120 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node xor_ln25_1)   --->   "%lshr_ln1 = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %f, i32 6, i32 31)" [sha256/main.c:25]   --->   Operation 121 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node xor_ln25_1)   --->   "%trunc_ln25 = trunc i32 %f to i6" [sha256/main.c:25]   --->   Operation 122 'trunc' 'trunc_ln25' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node xor_ln25_1)   --->   "%or_ln1 = call i32 @_ssdm_op_BitConcatenate.i32.i6.i26(i6 %trunc_ln25, i26 %lshr_ln1)" [sha256/main.c:25]   --->   Operation 123 'bitconcatenate' 'or_ln1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node xor_ln25_1)   --->   "%lshr_ln25_1 = call i21 @_ssdm_op_PartSelect.i21.i32.i32.i32(i32 %f, i32 11, i32 31)" [sha256/main.c:25]   --->   Operation 124 'partselect' 'lshr_ln25_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node xor_ln25_1)   --->   "%trunc_ln25_1 = trunc i32 %f to i11" [sha256/main.c:25]   --->   Operation 125 'trunc' 'trunc_ln25_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node xor_ln25_1)   --->   "%or_ln25_1 = call i32 @_ssdm_op_BitConcatenate.i32.i11.i21(i11 %trunc_ln25_1, i21 %lshr_ln25_1)" [sha256/main.c:25]   --->   Operation 126 'bitconcatenate' 'or_ln25_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node xor_ln25_1)   --->   "%lshr_ln25_2 = call i7 @_ssdm_op_PartSelect.i7.i32.i32.i32(i32 %f, i32 25, i32 31)" [sha256/main.c:25]   --->   Operation 127 'partselect' 'lshr_ln25_2' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node xor_ln25_1)   --->   "%trunc_ln25_2 = trunc i32 %f to i25" [sha256/main.c:25]   --->   Operation 128 'trunc' 'trunc_ln25_2' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node xor_ln25_1)   --->   "%or_ln25_2 = call i32 @_ssdm_op_BitConcatenate.i32.i25.i7(i25 %trunc_ln25_2, i7 %lshr_ln25_2)" [sha256/main.c:25]   --->   Operation 129 'bitconcatenate' 'or_ln25_2' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node xor_ln25_1)   --->   "%xor_ln25 = xor i32 %or_ln1, %or_ln25_1" [sha256/main.c:25]   --->   Operation 130 'xor' 'xor_ln25' <Predicate = (!icmp_ln24)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 131 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln25_1 = xor i32 %xor_ln25, %or_ln25_2" [sha256/main.c:25]   --->   Operation 131 'xor' 'xor_ln25_1' <Predicate = (!icmp_ln24)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node xor_ln25_3)   --->   "%and_ln25 = and i32 %f, %g" [sha256/main.c:25]   --->   Operation 132 'and' 'and_ln25' <Predicate = (!icmp_ln24)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node xor_ln25_3)   --->   "%xor_ln25_2 = xor i32 %f, -1" [sha256/main.c:25]   --->   Operation 133 'xor' 'xor_ln25_2' <Predicate = (!icmp_ln24)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node xor_ln25_3)   --->   "%and_ln25_1 = and i32 %h, %xor_ln25_2" [sha256/main.c:25]   --->   Operation 134 'and' 'and_ln25_1' <Predicate = (!icmp_ln24)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 135 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln25_3 = xor i32 %and_ln25, %and_ln25_1" [sha256/main.c:25]   --->   Operation 135 'xor' 'xor_ln25_3' <Predicate = (!icmp_ln24)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i7 %i_2 to i64" [sha256/main.c:25]   --->   Operation 136 'zext' 'zext_ln25' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "%k_addr = getelementptr inbounds [64 x i32]* @k, i64 0, i64 %zext_ln25" [sha256/main.c:25]   --->   Operation 137 'getelementptr' 'k_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 138 [2/2] (3.25ns)   --->   "%k_load = load i32* %k_addr, align 4" [sha256/main.c:25]   --->   Operation 138 'load' 'k_load' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_9 : Operation 139 [1/1] (0.00ns)   --->   "%m_addr_6 = getelementptr inbounds [64 x i32]* %m, i64 0, i64 %zext_ln25" [sha256/main.c:25]   --->   Operation 139 'getelementptr' 'm_addr_6' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 140 [2/2] (3.25ns)   --->   "%m_load_4 = load i32* %m_addr_6, align 4" [sha256/main.c:25]   --->   Operation 140 'load' 'm_load_4' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 141 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln25_1 = add i32 %xor_ln25_1, %xor_ln25_3" [sha256/main.c:25]   --->   Operation 141 'add' 'add_ln25_1' <Predicate = (!icmp_ln24)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 142 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln25_2 = add i32 %add_ln25_1, %h_0" [sha256/main.c:25]   --->   Operation 142 'add' 'add_ln25_2' <Predicate = (!icmp_ln24)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node xor_ln26_3)   --->   "%xor_ln26_2 = xor i32 %c, %d" [sha256/main.c:26]   --->   Operation 143 'xor' 'xor_ln26_2' <Predicate = (!icmp_ln24)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node xor_ln26_3)   --->   "%and_ln26 = and i32 %b, %xor_ln26_2" [sha256/main.c:26]   --->   Operation 144 'and' 'and_ln26' <Predicate = (!icmp_ln24)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node xor_ln26_3)   --->   "%and_ln26_1 = and i32 %c, %d" [sha256/main.c:26]   --->   Operation 145 'and' 'and_ln26_1' <Predicate = (!icmp_ln24)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 146 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln26_3 = xor i32 %and_ln26, %and_ln26_1" [sha256/main.c:26]   --->   Operation 146 'xor' 'xor_ln26_3' <Predicate = (!icmp_ln24)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 147 [1/1] (2.55ns)   --->   "%add_ln37 = add i32 %b, %ctx_state_0_read_1" [sha256/main.c:37]   --->   Operation 147 'add' 'add_ln37' <Predicate = (icmp_ln24)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 148 [1/1] (2.55ns)   --->   "%add_ln38 = add i32 %c, %ctx_state_1_read_1" [sha256/main.c:38]   --->   Operation 148 'add' 'add_ln38' <Predicate = (icmp_ln24)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 149 [1/1] (2.55ns)   --->   "%add_ln39 = add i32 %d, %ctx_state_2_read_1" [sha256/main.c:39]   --->   Operation 149 'add' 'add_ln39' <Predicate = (icmp_ln24)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 150 [1/1] (2.55ns)   --->   "%add_ln40 = add i32 %d_0, %ctx_state_3_read_1" [sha256/main.c:40]   --->   Operation 150 'add' 'add_ln40' <Predicate = (icmp_ln24)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 151 [1/1] (2.55ns)   --->   "%add_ln41 = add i32 %f, %ctx_state_4_read_1" [sha256/main.c:41]   --->   Operation 151 'add' 'add_ln41' <Predicate = (icmp_ln24)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 152 [1/1] (2.55ns)   --->   "%add_ln42 = add i32 %g, %ctx_state_5_read_1" [sha256/main.c:42]   --->   Operation 152 'add' 'add_ln42' <Predicate = (icmp_ln24)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 153 [1/1] (2.55ns)   --->   "%add_ln43 = add i32 %h, %ctx_state_6_read_1" [sha256/main.c:43]   --->   Operation 153 'add' 'add_ln43' <Predicate = (icmp_ln24)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 154 [1/1] (2.55ns)   --->   "%add_ln44 = add i32 %h_0, %ctx_state_7_read_1" [sha256/main.c:44]   --->   Operation 154 'add' 'add_ln44' <Predicate = (icmp_ln24)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 155 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32 } undef, i32 %add_ln37, 0" [sha256/main.c:45]   --->   Operation 155 'insertvalue' 'mrv' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 156 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %mrv, i32 %add_ln38, 1" [sha256/main.c:45]   --->   Operation 156 'insertvalue' 'mrv_1' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 157 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_1, i32 %add_ln39, 2" [sha256/main.c:45]   --->   Operation 157 'insertvalue' 'mrv_2' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 158 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_2, i32 %add_ln40, 3" [sha256/main.c:45]   --->   Operation 158 'insertvalue' 'mrv_3' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 159 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_3, i32 %add_ln41, 4" [sha256/main.c:45]   --->   Operation 159 'insertvalue' 'mrv_4' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 160 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_4, i32 %add_ln42, 5" [sha256/main.c:45]   --->   Operation 160 'insertvalue' 'mrv_5' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 161 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_5, i32 %add_ln43, 6" [sha256/main.c:45]   --->   Operation 161 'insertvalue' 'mrv_6' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 162 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_6, i32 %add_ln44, 7" [sha256/main.c:45]   --->   Operation 162 'insertvalue' 'mrv_7' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 163 [1/1] (0.00ns)   --->   "ret { i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_7" [sha256/main.c:45]   --->   Operation 163 'ret' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 10 <SV = 4> <Delay = 7.62>
ST_10 : Operation 164 [1/2] (3.25ns)   --->   "%k_load = load i32* %k_addr, align 4" [sha256/main.c:25]   --->   Operation 164 'load' 'k_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_10 : Operation 165 [1/2] (3.25ns)   --->   "%m_load_4 = load i32* %m_addr_6, align 4" [sha256/main.c:25]   --->   Operation 165 'load' 'm_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 166 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln25 = add i32 %k_load, %m_load_4" [sha256/main.c:25]   --->   Operation 166 'add' 'add_ln25' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 167 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%t1 = add i32 %add_ln25_2, %add_ln25" [sha256/main.c:25]   --->   Operation 167 'add' 't1' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 5> <Delay = 5.36>
ST_11 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node xor_ln26_1)   --->   "%lshr_ln2 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %b, i32 2, i32 31)" [sha256/main.c:26]   --->   Operation 168 'partselect' 'lshr_ln2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node xor_ln26_1)   --->   "%trunc_ln26 = trunc i32 %b to i2" [sha256/main.c:26]   --->   Operation 169 'trunc' 'trunc_ln26' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node xor_ln26_1)   --->   "%or_ln2 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln26, i30 %lshr_ln2)" [sha256/main.c:26]   --->   Operation 170 'bitconcatenate' 'or_ln2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node xor_ln26_1)   --->   "%lshr_ln26_1 = call i19 @_ssdm_op_PartSelect.i19.i32.i32.i32(i32 %b, i32 13, i32 31)" [sha256/main.c:26]   --->   Operation 171 'partselect' 'lshr_ln26_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node xor_ln26_1)   --->   "%trunc_ln26_1 = trunc i32 %b to i13" [sha256/main.c:26]   --->   Operation 172 'trunc' 'trunc_ln26_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node xor_ln26_1)   --->   "%or_ln26_1 = call i32 @_ssdm_op_BitConcatenate.i32.i13.i19(i13 %trunc_ln26_1, i19 %lshr_ln26_1)" [sha256/main.c:26]   --->   Operation 173 'bitconcatenate' 'or_ln26_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node xor_ln26_1)   --->   "%lshr_ln26_2 = call i10 @_ssdm_op_PartSelect.i10.i32.i32.i32(i32 %b, i32 22, i32 31)" [sha256/main.c:26]   --->   Operation 174 'partselect' 'lshr_ln26_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node xor_ln26_1)   --->   "%trunc_ln26_2 = trunc i32 %b to i22" [sha256/main.c:26]   --->   Operation 175 'trunc' 'trunc_ln26_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node xor_ln26_1)   --->   "%or_ln26_2 = call i32 @_ssdm_op_BitConcatenate.i32.i22.i10(i22 %trunc_ln26_2, i10 %lshr_ln26_2)" [sha256/main.c:26]   --->   Operation 176 'bitconcatenate' 'or_ln26_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node xor_ln26_1)   --->   "%xor_ln26 = xor i32 %or_ln2, %or_ln26_1" [sha256/main.c:26]   --->   Operation 177 'xor' 'xor_ln26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 178 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln26_1 = xor i32 %xor_ln26, %or_ln26_2" [sha256/main.c:26]   --->   Operation 178 'xor' 'xor_ln26_1' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 179 [1/1] (2.55ns)   --->   "%e = add i32 %t1, %d_0" [sha256/main.c:30]   --->   Operation 179 'add' 'e' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 180 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln34 = add i32 %xor_ln26_3, %t1" [sha256/main.c:34]   --->   Operation 180 'add' 'add_ln34' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 181 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%a = add i32 %add_ln34, %xor_ln26_1" [sha256/main.c:34]   --->   Operation 181 'add' 'a' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 182 [1/1] (0.00ns)   --->   "br label %.preheader8" [sha256/main.c:24]   --->   Operation 182 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i_0', sha256/main.c:5) with incoming values : ('add_ln5', sha256/main.c:5) [22]  (1.77 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', sha256/main.c:5) [23]  (0 ns)
	'getelementptr' operation ('data_addr', sha256/main.c:7) [30]  (0 ns)
	'load' operation ('data_load', sha256/main.c:7) on array 'data' [31]  (2.32 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'load' operation ('data_load', sha256/main.c:7) on array 'data' [31]  (2.32 ns)

 <State 4>: 5.58ns
The critical path consists of the following:
	'load' operation ('data_load_2', sha256/main.c:7) on array 'data' [40]  (2.32 ns)
	'store' operation ('store_ln7', sha256/main.c:7) of variable 'or_ln7_5', sha256/main.c:7 on array 'm', sha256/main.c:3 [48]  (3.25 ns)

 <State 5>: 5.12ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', sha256/main.c:10) [54]  (0 ns)
	'add' operation ('add_ln12', sha256/main.c:12) [59]  (1.87 ns)
	'getelementptr' operation ('m_addr_1', sha256/main.c:12) [61]  (0 ns)
	'load' operation ('m_load', sha256/main.c:12) on array 'm', sha256/main.c:3 [62]  (3.25 ns)

 <State 6>: 5.12ns
The critical path consists of the following:
	'add' operation ('add_ln12_2', sha256/main.c:12) [77]  (1.87 ns)
	'getelementptr' operation ('m_addr_3', sha256/main.c:12) [79]  (0 ns)
	'load' operation ('m_load_2', sha256/main.c:12) on array 'm', sha256/main.c:3 [80]  (3.25 ns)

 <State 7>: 5.81ns
The critical path consists of the following:
	'load' operation ('m_load_2', sha256/main.c:12) on array 'm', sha256/main.c:3 [80]  (3.25 ns)
	'xor' operation ('xor_ln12_3', sha256/main.c:12) [90]  (0 ns)
	'add' operation ('add_ln12_5', sha256/main.c:12) [96]  (2.55 ns)

 <State 8>: 7.62ns
The critical path consists of the following:
	'add' operation ('add_ln12_4', sha256/main.c:12) [95]  (0 ns)
	'add' operation ('add_ln12_6', sha256/main.c:12) [97]  (4.37 ns)
	'store' operation ('store_ln12', sha256/main.c:12) of variable 'add_ln12_6', sha256/main.c:12 on array 'm', sha256/main.c:3 [100]  (3.25 ns)

 <State 9>: 5.36ns
The critical path consists of the following:
	'phi' operation ('g') with incoming values : ('ctx_state_6_read_1') ('ctx_state_5_read_1') ('ctx_state_4_read_1') ('e', sha256/main.c:30) [107]  (0 ns)
	'and' operation ('and_ln25_1', sha256/main.c:25) [133]  (0 ns)
	'xor' operation ('xor_ln25_3', sha256/main.c:25) [134]  (0.993 ns)
	'add' operation ('add_ln25_1', sha256/main.c:25) [141]  (0 ns)
	'add' operation ('add_ln25_2', sha256/main.c:25) [142]  (4.37 ns)

 <State 10>: 7.62ns
The critical path consists of the following:
	'load' operation ('k_load', sha256/main.c:25) on array 'k' [137]  (3.25 ns)
	'add' operation ('add_ln25', sha256/main.c:25) [140]  (0 ns)
	'add' operation ('t1', sha256/main.c:25) [143]  (4.37 ns)

 <State 11>: 5.36ns
The critical path consists of the following:
	'xor' operation ('xor_ln26', sha256/main.c:26) [153]  (0 ns)
	'xor' operation ('xor_ln26_1', sha256/main.c:26) [154]  (0.993 ns)
	'add' operation ('a', sha256/main.c:34) [161]  (4.37 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
