+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                                        design_1_i/vga_controller_0/U0/flush_arvalid_reg/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                                           design_1_i/vga_controller_0/U0/flush_done_reg/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                              design_1_i/vga_controller_0/U0/FSM_sequential_state_reg[0]/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                                          design_1_i/vga_controller_0/U0/ARVALID_reg_reg/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                                         design_1_i/vga_controller_0/U0/flush_rready_reg/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                                            design_1_i/vga_controller_0/U0/wr_en_reg_reg/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                                               design_1_i/vga_controller_0/U0/rready_reg/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[32]/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |               design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[32]/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                        design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst_reg/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                              design_1_i/vga_controller_0/U0/FSM_sequential_state_reg[1]/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                              design_1_i/vga_controller_0/U0/FSM_sequential_state_reg[2]/D|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |               design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[26]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[9]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[6]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |               design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[29]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |            design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[31].LOAD_REG_I/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |             design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[3].LOAD_REG_I/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |             design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[4].LOAD_REG_I/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |             design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[6].LOAD_REG_I/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |            design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[11].LOAD_REG_I/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |            design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[13].LOAD_REG_I/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |            design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[23].LOAD_REG_I/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |            design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[28].LOAD_REG_I/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |            design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[19].LOAD_REG_I/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |             design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[0].LOAD_REG_I/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |            design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[26].LOAD_REG_I/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                              design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[0].LOAD_REG_I/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                              design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[5].LOAD_REG_I/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                             design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[19].LOAD_REG_I/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |               design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[19]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |               design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[20]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                             design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[14].LOAD_REG_I/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |               design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[18]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                              design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[9].LOAD_REG_I/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                             design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[23].LOAD_REG_I/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |               design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[21]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                             design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[21].LOAD_REG_I/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                             design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[10].LOAD_REG_I/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                             design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[13].LOAD_REG_I/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                             design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[22].LOAD_REG_I/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                              design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[6].LOAD_REG_I/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                           design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/captureTrig0_pulse_d2_reg/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                 design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/counter_TC_Reg2_reg/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                 design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/captureTrig0_d2_reg/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                               design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/counter_TC_Reg_reg[0]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                               design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/counter_TC_Reg_reg[1]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                           design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/captureTrig0_pulse_d1_reg/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                  design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/captureTrig0_d_reg/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                 design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/captureTrig1_d2_reg/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[9]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[6]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                       design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[24].TCSR0_FF_I/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                              design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[2].LOAD_REG_I/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                       design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[23].TCSR1_FF_I/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                       design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[26].TCSR0_FF_I/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                       design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[22].TCSR0_FF_I/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                       design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[31].TCSR0_FF_I/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |             design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[7].LOAD_REG_I/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |             design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[2].LOAD_REG_I/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |            design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[30].LOAD_REG_I/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |            design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[29].LOAD_REG_I/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[4]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[5]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[29]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[22]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[23]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[24]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[25]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[26]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |               design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[24]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |               design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[15]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |               design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[16]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |               design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[17]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |               design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[14]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |               design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[23]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |            design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[10].LOAD_REG_I/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |            design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[12].LOAD_REG_I/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |            design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[24].LOAD_REG_I/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |            design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[25].LOAD_REG_I/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                       design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[25].TCSR0_FF_I/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                       design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[27].TCSR0_FF_I/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                       design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[28].TCSR0_FF_I/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                       design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[29].TCSR0_FF_I/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                       design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[30].TCSR0_FF_I/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                       design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_FF_I/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |            design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[22].LOAD_REG_I/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |            design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[27].LOAD_REG_I/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |            design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[18].LOAD_REG_I/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[17]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[19]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[7]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[8]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[20]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[2]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[14]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[3]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[18]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[21]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[11]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[12]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[1]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                       design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/Interrupt_reg/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[8]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[2]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[3]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[7]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                  design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/captureTrig1_d_reg/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[0]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                 design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/generateOutPre1_reg/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |               design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[10]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |               design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[13]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                       design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[30].TCSR1_FF_I/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                       design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[24].TCSR1_FF_I/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                       design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                       design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                             design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[28].LOAD_REG_I/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                             design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[17].LOAD_REG_I/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                             design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[18].LOAD_REG_I/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                             design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[29].LOAD_REG_I/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                             design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[30].LOAD_REG_I/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                             design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[31].LOAD_REG_I/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                              design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[3].LOAD_REG_I/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |               design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[30]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |               design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |               design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[28]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |               design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[27]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |            design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[14].LOAD_REG_I/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |               design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[11]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |               design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[12]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                 design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/generateOutPre0_reg/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |               design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[25]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[4]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[5]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |               design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[22]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                       design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[25].TCSR1_FF_I/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                       design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[26].TCSR1_FF_I/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                       design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[27].TCSR1_FF_I/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                       design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[28].TCSR1_FF_I/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                       design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[29].TCSR1_FF_I/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                       design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[31].TCSR1_FF_I/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                       design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[22].TCSR1_FF_I/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |            design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[16].LOAD_REG_I/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                             design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[12].LOAD_REG_I/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                             design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[11].LOAD_REG_I/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                                      design_1_i/vga_controller_0/U0/rd_addr_reg_reg[20]/S|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                                      design_1_i/vga_controller_0/U0/rd_addr_reg_reg[21]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                                      design_1_i/vga_controller_0/U0/rd_addr_reg_reg[19]/S|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                                      design_1_i/vga_controller_0/U0/rd_addr_reg_reg[18]/S|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                                      design_1_i/vga_controller_0/U0/rd_addr_reg_reg[22]/S|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                                      design_1_i/vga_controller_0/U0/rd_addr_reg_reg[23]/S|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                                      design_1_i/vga_controller_0/U0/rd_addr_reg_reg[24]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                                       design_1_i/vga_controller_0/U0/rd_addr_reg_reg[0]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                                      design_1_i/vga_controller_0/U0/rd_addr_reg_reg[25]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                       design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[23].TCSR0_FF_I/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[1]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[0]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[10]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[30]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[13]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                             design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[16].LOAD_REG_I/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                             design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[15].LOAD_REG_I/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |             design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[5].LOAD_REG_I/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |            design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[17].LOAD_REG_I/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |             design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[9].LOAD_REG_I/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |            design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[15].LOAD_REG_I/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[28]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[15]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[16]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[27]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                             design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[24].LOAD_REG_I/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                             design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[25].LOAD_REG_I/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                             design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[26].LOAD_REG_I/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                             design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[27].LOAD_REG_I/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                              design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[1].LOAD_REG_I/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                             design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[20].LOAD_REG_I/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                              design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[4].LOAD_REG_I/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                              design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[8].LOAD_REG_I/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                                       design_1_i/vga_controller_0/U0/rd_addr_reg_reg[8]/S|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                                       design_1_i/vga_controller_0/U0/rd_addr_reg_reg[6]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                                       design_1_i/vga_controller_0/U0/rd_addr_reg_reg[7]/S|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                                       design_1_i/vga_controller_0/U0/rd_addr_reg_reg[9]/S|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                              design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[7].LOAD_REG_I/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |             design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[8].LOAD_REG_I/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |             design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[1].LOAD_REG_I/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |            design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[20].LOAD_REG_I/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |            design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[21].LOAD_REG_I/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                                      design_1_i/vga_controller_0/U0/rd_addr_reg_reg[10]/S|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                                      design_1_i/vga_controller_0/U0/rd_addr_reg_reg[12]/S|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                                      design_1_i/vga_controller_0/U0/rd_addr_reg_reg[13]/S|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                                      design_1_i/vga_controller_0/U0/rd_addr_reg_reg[11]/S|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                                      design_1_i/vga_controller_0/U0/rd_addr_reg_reg[26]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                                      design_1_i/vga_controller_0/U0/rd_addr_reg_reg[28]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                                      design_1_i/vga_controller_0/U0/rd_addr_reg_reg[27]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                                      design_1_i/vga_controller_0/U0/rd_addr_reg_reg[29]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                                      design_1_i/vga_controller_0/U0/rd_addr_reg_reg[15]/S|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                                      design_1_i/vga_controller_0/U0/rd_addr_reg_reg[16]/S|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                                      design_1_i/vga_controller_0/U0/rd_addr_reg_reg[17]/S|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                                      design_1_i/vga_controller_0/U0/rd_addr_reg_reg[14]/S|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                                 design_1_i/vga_controller_0/U0/current_base_addr_reg[0]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                                design_1_i/vga_controller_0/U0/current_base_addr_reg[23]/S|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                                design_1_i/vga_controller_0/U0/current_base_addr_reg[24]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                                design_1_i/vga_controller_0/U0/current_base_addr_reg[12]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                                design_1_i/vga_controller_0/U0/current_base_addr_reg[15]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                                      design_1_i/vga_controller_0/U0/rd_addr_reg_reg[30]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                                      design_1_i/vga_controller_0/U0/rd_addr_reg_reg[31]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                                design_1_i/vga_controller_0/U0/current_base_addr_reg[17]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                                design_1_i/vga_controller_0/U0/current_base_addr_reg[18]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                                design_1_i/vga_controller_0/U0/current_base_addr_reg[19]/R|
| clk_out1_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                                design_1_i/vga_controller_0/U0/current_base_addr_reg[20]/S|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
