// Seed: 3471152734
module module_0 (
    output tri id_0,
    input tri1 id_1,
    input uwire id_2,
    output wor id_3,
    input supply1 id_4,
    output tri1 id_5,
    input tri1 id_6,
    input wor id_7,
    input tri1 id_8,
    input uwire id_9,
    output tri id_10,
    input tri id_11
);
  id_13(
      .id_0(!1), .id_1(id_8), .id_2(id_11), .id_3(1'h0), .id_4(~id_6)
  );
  wor id_14;
  assign id_14 = 1'b0 ? id_2 : id_9;
endmodule
module module_1 (
    output tri0 id_0,
    output tri  id_1,
    output wor  id_2,
    input  tri  id_3,
    input  wand id_4,
    input  tri  id_5
);
  tri0 id_7 = 1;
  wire id_8;
  module_0(
      id_2, id_5, id_5, id_0, id_3, id_1, id_5, id_5, id_3, id_3, id_0, id_5
  );
endmodule
