git clone --depth 1 --no-tags https://github.com/jedhelmers/sap-1.git f:/verilog_sva_gh_scraper/data/full_repos/464517543
git clone --depth 1 --no-tags https://github.com/WorkkoutHW/Upload-hdl-practice.git f:/verilog_sva_gh_scraper/data/full_repos/467031400
git clone --depth 1 --no-tags https://github.com/Yen-Jen-Lo/pages-demo.git f:/verilog_sva_gh_scraper/data/full_repos/465297696
git clone --depth 1 --no-tags https://github.com/doishimpeiu/map_after_yosys.git f:/verilog_sva_gh_scraper/data/full_repos/465423062
git clone --depth 1 --no-tags https://github.com/mariacristina-s/VERILOG-Maze.git f:/verilog_sva_gh_scraper/data/full_repos/465671372
git clone --depth 1 --no-tags https://github.com/engindemirli/Fpga_uart.git f:/verilog_sva_gh_scraper/data/full_repos/466489982
git clone --depth 1 --no-tags https://github.com/19haroon96/hware.git f:/verilog_sva_gh_scraper/data/full_repos/455906711
git clone --depth 1 --no-tags https://github.com/gopal5858/cs220-Assignments.git f:/verilog_sva_gh_scraper/data/full_repos/459047159
git clone --depth 1 --no-tags https://github.com/ajoucircuit/ajou_digital.circuit.git f:/verilog_sva_gh_scraper/data/full_repos/459061228
git clone --depth 1 --no-tags https://github.com/KarthikL1729/Y86-64-processor-in-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/458436818
git clone --depth 1 --no-tags https://github.com/DavideAlaimo/LAB3.git f:/verilog_sva_gh_scraper/data/full_repos/458555220
git clone --depth 1 --no-tags https://github.com/rfeiglewicz/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/458313092
git clone --depth 1 --no-tags https://github.com/Miguelest07/Initial-release.git f:/verilog_sva_gh_scraper/data/full_repos/459301096
git clone --depth 1 --no-tags https://github.com/Mh-001-commit/Digital-Calculator.git f:/verilog_sva_gh_scraper/data/full_repos/459355620
git clone --depth 1 --no-tags https://github.com/maheshbhatk/RTL_to_GDSII_Adder.git f:/verilog_sva_gh_scraper/data/full_repos/460617298
git clone --depth 1 --no-tags https://github.com/SachinRatnam/pipeline-based-multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/460800805
git clone --depth 1 --no-tags https://github.com/abhi-avad/AHESoftcoreA09.git f:/verilog_sva_gh_scraper/data/full_repos/459758917
git clone --depth 1 --no-tags https://github.com/hong1019tu/IC2021.git f:/verilog_sva_gh_scraper/data/full_repos/460344689
git clone --depth 1 --no-tags https://github.com/hong1019tu/IC2013.git f:/verilog_sva_gh_scraper/data/full_repos/460342074
git clone --depth 1 --no-tags https://github.com/hong1019tu/IC2015.git f:/verilog_sva_gh_scraper/data/full_repos/460342753
git clone --depth 1 --no-tags https://github.com/SachinRatnam/Verilog-RTL-Module.git f:/verilog_sva_gh_scraper/data/full_repos/460947639
git clone --depth 1 --no-tags https://github.com/void7920/Combinational_Logic.git f:/verilog_sva_gh_scraper/data/full_repos/455921939
git clone --depth 1 --no-tags https://github.com/B07901087/ICD_HWs.git f:/verilog_sva_gh_scraper/data/full_repos/456171277
git clone --depth 1 --no-tags https://github.com/mohammadsaadati80/MIPS-SingleCycle.git f:/verilog_sva_gh_scraper/data/full_repos/457742334
git clone --depth 1 --no-tags https://github.com/mb-emektar/Introduction-to-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/462415182
git clone --depth 1 --no-tags https://github.com/Tudor11Vasiloiu/Wall-Follower-Algorithm-in-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/462202957
git clone --depth 1 --no-tags https://github.com/Sara-Rezaeimanesh/MIPS-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/456385902
git clone --depth 1 --no-tags https://github.com/juanxTLA/Verilog-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/457152397
git clone --depth 1 --no-tags https://github.com/nandita-manchikanti/Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/456793994
git clone --depth 1 --no-tags https://github.com/mohammadsaadati80/Digital-Logic-Design-Course-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/457512872
git clone --depth 1 --no-tags https://github.com/mkkassem/design-1.git f:/verilog_sva_gh_scraper/data/full_repos/461952723
git clone --depth 1 --no-tags https://github.com/reputation0809/IC_contest_2020.git f:/verilog_sva_gh_scraper/data/full_repos/463059225
git clone --depth 1 --no-tags https://github.com/akferreira/cci2_2022_1.git f:/verilog_sva_gh_scraper/data/full_repos/463223850
git clone --depth 1 --no-tags https://github.com/KACHAPPILLY/Control-Unit-Design-for-Single-Instruction-Multiple-Data-SIMD-processor-architecture.git f:/verilog_sva_gh_scraper/data/full_repos/462588365
git clone --depth 1 --no-tags https://github.com/Anand2919/Design-and-Simulate-of-1001-Sequence-detector-Using-eSim-Tool.git f:/verilog_sva_gh_scraper/data/full_repos/468300679
git clone --depth 1 --no-tags https://github.com/mihirrana620/Gated-S-R-Latch.git f:/verilog_sva_gh_scraper/data/full_repos/466366182
git clone --depth 1 --no-tags https://github.com/BenSej/Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/463623307
git clone --depth 1 --no-tags https://github.com/cheng-hsiang-chiu/CircuitPipeline.git f:/verilog_sva_gh_scraper/data/full_repos/463601514
git clone --depth 1 --no-tags https://github.com/Dileep-Nethrapalli/SD-card-SPI-to-speaker-verilog-program.git f:/verilog_sva_gh_scraper/data/full_repos/464128338
git clone --depth 1 --no-tags https://github.com/mahmoudabdelhadii/Simple-IPod-II-Embedded-system-volume-indication.git f:/verilog_sva_gh_scraper/data/full_repos/462993460
git clone --depth 1 --no-tags https://github.com/Velz07/MOESI-Cache-Coherence.git f:/verilog_sva_gh_scraper/data/full_repos/468026180
git clone --depth 1 --no-tags https://github.com/toft1994/RnD_project.git f:/verilog_sva_gh_scraper/data/full_repos/468336419
git clone --depth 1 --no-tags https://github.com/Aaronkirito/HDLbits.git f:/verilog_sva_gh_scraper/data/full_repos/467771222
git clone --depth 1 --no-tags https://github.com/JANAKIRAMEMANI/Elevator-Design-using-ASM.git f:/verilog_sva_gh_scraper/data/full_repos/467479389
git clone --depth 1 --no-tags https://github.com/EswaraRohan/Y86-64-Sequential-Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/466955283
git clone --depth 1 --no-tags https://github.com/gullej/34349-4PortEthernetSwitch.git f:/verilog_sva_gh_scraper/data/full_repos/467005082
git clone --depth 1 --no-tags https://github.com/GRitt3r/ComparchLab3.git f:/verilog_sva_gh_scraper/data/full_repos/460168413
git clone --depth 1 --no-tags https://github.com/hjunleon/EE2026_Digital_Logic.git f:/verilog_sva_gh_scraper/data/full_repos/461415201
git clone --depth 1 --no-tags https://github.com/alivlonglastname/183Lab1.git f:/verilog_sva_gh_scraper/data/full_repos/461474437
git clone --depth 1 --no-tags https://github.com/p-ram/Verilog_Vectors.git f:/verilog_sva_gh_scraper/data/full_repos/462691176
git clone --depth 1 --no-tags https://github.com/sam2468sam/IC-contest.git f:/verilog_sva_gh_scraper/data/full_repos/463475521
git clone --depth 1 --no-tags https://github.com/Shivanesh13/Verilog_Lab.git f:/verilog_sva_gh_scraper/data/full_repos/463487022
git clone --depth 1 --no-tags https://github.com/navaneethans/spi_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/463767702
git clone --depth 1 --no-tags https://github.com/rahimmoosa/DE1-SOC_Pong_Game.git f:/verilog_sva_gh_scraper/data/full_repos/464730704
git clone --depth 1 --no-tags https://github.com/grifatron/Lab5CA.git f:/verilog_sva_gh_scraper/data/full_repos/465780508
git clone --depth 1 --no-tags https://github.com/Steven-Beller/Simplified-AES.git f:/verilog_sva_gh_scraper/data/full_repos/457269843
git clone --depth 1 --no-tags https://github.com/lkibarra/criticalpath.git f:/verilog_sva_gh_scraper/data/full_repos/457607940
git clone --depth 1 --no-tags https://github.com/j9817208/RFML.git f:/verilog_sva_gh_scraper/data/full_repos/459791749
git clone --depth 1 --no-tags https://github.com/ipgtestrepos/soc3.git f:/verilog_sva_gh_scraper/data/full_repos/459004391
git clone --depth 1 --no-tags https://github.com/krishnaachyuth/miniSoC.git f:/verilog_sva_gh_scraper/data/full_repos/460005360
git clone --depth 1 --no-tags https://github.com/caleb-huning/github-upload.git f:/verilog_sva_gh_scraper/data/full_repos/456732606
git clone --depth 1 --no-tags https://github.com/TiNredmc/iCECapture.git f:/verilog_sva_gh_scraper/data/full_repos/456208408
git clone --depth 1 --no-tags https://github.com/MatanEck/Advanced-Computer-Architecture-Lab-4.git f:/verilog_sva_gh_scraper/data/full_repos/456549949
git clone --depth 1 --no-tags https://github.com/alessandropotenza/verilog-calculator.git f:/verilog_sva_gh_scraper/data/full_repos/456333711
git clone --depth 1 --no-tags https://github.com/zgw598243565/Maxmin-filter.git f:/verilog_sva_gh_scraper/data/full_repos/456827310
git clone --depth 1 --no-tags https://github.com/Palacios1337/Lab3.git f:/verilog_sva_gh_scraper/data/full_repos/460278202
git clone --depth 1 --no-tags https://github.com/smSafiHaider/Physiotherapic-TRex-Game.git f:/verilog_sva_gh_scraper/data/full_repos/464230986
git clone --depth 1 --no-tags https://github.com/og0220ic/Processor.git f:/verilog_sva_gh_scraper/data/full_repos/462384282
git clone --depth 1 --no-tags https://github.com/christopherSofusNielsen/chisel-examples-local.git f:/verilog_sva_gh_scraper/data/full_repos/464638001
git clone --depth 1 --no-tags https://github.com/yousefkhaled1750/32-bit-single-cycle-MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/462804236
git clone --depth 1 --no-tags https://github.com/minhquan186/fpu_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/463368731
git clone --depth 1 --no-tags https://github.com/mperaza0714/6.111.git f:/verilog_sva_gh_scraper/data/full_repos/463362884
git clone --depth 1 --no-tags https://github.com/WorkkoutHW/HDL-practice.git f:/verilog_sva_gh_scraper/data/full_repos/465991030
git clone --depth 1 --no-tags https://github.com/AnaMitran/Maze.git f:/verilog_sva_gh_scraper/data/full_repos/466060876
git clone --depth 1 --no-tags https://github.com/dxiong2001/defender.git f:/verilog_sva_gh_scraper/data/full_repos/466038357
git clone --depth 1 --no-tags https://github.com/QuaATran/comp_arch_lab_4.git f:/verilog_sva_gh_scraper/data/full_repos/465930844
git clone --depth 1 --no-tags https://github.com/hbelatikar/WiscSP-13.git f:/verilog_sva_gh_scraper/data/full_repos/466536970
git clone --depth 1 --no-tags https://github.com/fernandabucheri/lab-cd.git f:/verilog_sva_gh_scraper/data/full_repos/460915123
git clone --depth 1 --no-tags https://github.com/mrkrcc/Verilog-Examples.git f:/verilog_sva_gh_scraper/data/full_repos/467145118
git clone --depth 1 --no-tags https://github.com/SoiyodSujon/My-file.git f:/verilog_sva_gh_scraper/data/full_repos/456230758
git clone --depth 1 --no-tags https://github.com/thebigshed/TinyFPGA_A2-7Segment.git f:/verilog_sva_gh_scraper/data/full_repos/456097399
git clone --depth 1 --no-tags https://github.com/vikasaddanki2002/CompArch2022Moore1001Detector.git f:/verilog_sva_gh_scraper/data/full_repos/456257596
git clone --depth 1 --no-tags https://github.com/jsahil730/cex-kc.git f:/verilog_sva_gh_scraper/data/full_repos/455747611
git clone --depth 1 --no-tags https://github.com/Shelby-dotcom/RISCV-Pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/455809388
git clone --depth 1 --no-tags https://github.com/JTWilford/ee533_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/458706073
git clone --depth 1 --no-tags https://github.com/sneakyaardvark/seven-segment.git f:/verilog_sva_gh_scraper/data/full_repos/458047849
git clone --depth 1 --no-tags https://github.com/alexmeirels/Protocolo-Diretorio-MSI.git f:/verilog_sva_gh_scraper/data/full_repos/457398113
git clone --depth 1 --no-tags https://github.com/M111nt/ICP-1-Matrics-Multi.git f:/verilog_sva_gh_scraper/data/full_repos/460018643
git clone --depth 1 --no-tags https://github.com/Mohamed5620/uart.git f:/verilog_sva_gh_scraper/data/full_repos/459996685
git clone --depth 1 --no-tags https://github.com/Chengwu0203/ICDC_SET.git f:/verilog_sva_gh_scraper/data/full_repos/459984691
git clone --depth 1 --no-tags https://github.com/Charris16/EE477Project.git f:/verilog_sva_gh_scraper/data/full_repos/467316074
git clone --depth 1 --no-tags https://github.com/brsf11/SDR_Pad.git f:/verilog_sva_gh_scraper/data/full_repos/467414394
git clone --depth 1 --no-tags https://github.com/dotai315/Verilog_Learning.git f:/verilog_sva_gh_scraper/data/full_repos/467648600
git clone --depth 1 --no-tags https://github.com/hggmarks/IF675-CC.git f:/verilog_sva_gh_scraper/data/full_repos/466596824
git clone --depth 1 --no-tags https://github.com/seckingezer/Factorization-.git f:/verilog_sva_gh_scraper/data/full_repos/464236005
git clone --depth 1 --no-tags https://github.com/Shivanesh13/SPI.git f:/verilog_sva_gh_scraper/data/full_repos/464758980
git clone --depth 1 --no-tags https://github.com/yujineuna/csed311.git f:/verilog_sva_gh_scraper/data/full_repos/464902117
git clone --depth 1 --no-tags https://github.com/mistodinis/RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/466449180
git clone --depth 1 --no-tags https://github.com/tsadarsh/verilog-practice.git f:/verilog_sva_gh_scraper/data/full_repos/467899092
git clone --depth 1 --no-tags https://github.com/Velz07/Alarm_Clock_Coverage.git f:/verilog_sva_gh_scraper/data/full_repos/468024556
