[
    {
        "age": null,
        "album": "",
        "author": "/u/superkoning",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-12-02T19:07:47.927427+00:00",
        "date_dead_since": null,
        "date_published": "2025-12-02T18:42:51+00:00",
        "description": "&#32; submitted by &#32; <a href=\"https://www.reddit.com/user/superkoning\"> /u/superkoning </a> <br/> <span><a href=\"/r/spacemit_riscv/comments/1pcgl2j/unhandled_signal_4_code_0x1_at_0x0000003f88d516b4/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1pcgnqh/unhandled_signal_4_code_0x1_at_0x0000003f88d516b4/\">[comments]</a></span>",
        "id": 4220619,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1pcgnqh/unhandled_signal_4_code_0x1_at_0x0000003f88d516b4",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "unhandled signal 4 code 0x1 at 0x0000003f88d516b4 in ld-linux-riscv64-lp64d.so.1[3f88d45000+23000]",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/truelinux1",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-12-02T15:46:09.518123+00:00",
        "date_dead_since": null,
        "date_published": "2025-12-02T15:16:45+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>RISC-V\u2019s picking up speed fast. Once seen as just a lab experiment, it&#39;s now driving real-world AI gear, cloud setups, and tailored chips - backed by names such as Tenstorrent, Alibaba, Ventana, SiFive, or even Nvidia. Because the instruction set stays open and free, along with modular chip layouts, makers get to design precisely what their tasks demand rather than relying on x86 or ARM leftovers. Devices like the Muse Pi Pro already handle desktop Linux and large language models, hinting this might be only the beginning of something way bigger.</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/truelinux1\"> /u/truelinux1 </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1pcb1m0/riscv_gaining_fast/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1pcb1m0/riscv_gaining_fast/\">[comments]</a></span>",
        "id": 4218626,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1pcb1m0/riscv_gaining_fast",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "RISC-V - Gaining Fast!",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/White_Apricot",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-12-02T12:31:20.994536+00:00",
        "date_dead_since": null,
        "date_published": "2025-12-02T12:23:30+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1pc72zi/vexrisc_v_core_not_running_past_the_first/\"> <img src=\"https://b.thumbs.redditmedia.com/UZBPA9mfV2rJ_mPacCV1Mfctt7fzFENR_OzSYSLm8oQ.jpg\" alt=\"Vexrisc V core not running past the first instruction.\" title=\"Vexrisc V core not running past the first instruction.\" /> </a> </td><td> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/White_Apricot\"> /u/White_Apricot </a> <br/> <span><a href=\"/r/FPGA/comments/1pbdgkp/vexrisc_v_core_not_running_past_the_first/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1pc72zi/vexrisc_v_core_not_running_past_the_first/\">[comments]</a></span> </td></tr></table>",
        "id": 4217005,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1pc72zi/vexrisc_v_core_not_running_past_the_first",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://b.thumbs.redditmedia.com/UZBPA9mfV2rJ_mPacCV1Mfctt7fzFENR_OzSYSLm8oQ.jpg",
        "title": "Vexrisc V core not running past the first instruction.",
        "vote": 0
    }
]