Authors,Title,Year,Source title,Volume,Issue,Art. No.,Page start,Page end,Page count,Cited by,DOI,Link,Document Type,Source,EID
"McMahan, J., Cui, W., Xia, L., Heckey, J., Chong, F.T., Sherwood, T.","Challenging on-chip SRAM security with boot-state statistics",2017,"Proceedings of the 2017 IEEE International Symposium on Hardware Oriented Security and Trust, HOST 2017",,, 7951806,"101","105",,,10.1109/HST.2017.7951806,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85025134484&doi=10.1109%2fHST.2017.7951806&partnerID=40&md5=75da66ef3ea162988fa09a69f93af05d",Conference Paper,Scopus,2-s2.0-85025134484
"McMahan, J., Christensen, M., Nichols, L., Roesch, J., Guo, S.-Y., Hardekopf, B., Sherwood, T.","An architecture supporting formal and compositional binary analysis",2017,"International Conference on Architectural Support for Programming Languages and Operating Systems - ASPLOS","Part F127193",,,"177","191",,,10.1145/3037697.3037733,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85021959469&doi=10.1145%2f3037697.3037733&partnerID=40&md5=ff17b61fe9022eda7ec0a3df364a20f5",Conference Paper,Scopus,2-s2.0-85021959469
"Ceze, L., Hasler, J., Likharev, K.K., Seo, J.-S., Sherwood, T., Strukov, D., Xie, Y., Yu, S.","Nanoelectronic neurocomputing: Status and prospects",2016,"Device Research Conference - Conference Digest, DRC","2016-August",, 7548506,"","",,,10.1109/DRC.2016.7548506,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84987761865&doi=10.1109%2fDRC.2016.7548506&partnerID=40&md5=973bbc5007acc8e1a80fcf3fda31b493",Conference Paper,Scopus,2-s2.0-84987761865
"Madhavan, A., Sherwood, T., Strukov, D.","Energy efficient computation with asynchronous races",2016,"Proceedings - Design Automation Conference","05-09-June-2016",, a108,"","",,,10.1145/2897937.2898019,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84977120355&doi=10.1145%2f2897937.2898019&partnerID=40&md5=20fc3acc45739e1cb9c99fdf5dbc69af",Conference Paper,Scopus,2-s2.0-84977120355
"Mao, B., Hu, W., Althoff, A., Matai, J., Oberg, J., Mu, D., Sherwood, T., Kastner, R.","Quantifying timing-based information flow in cryptographic hardware",2016,"2015 IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2015",,, 7372618,"552","559",,2,10.1109/ICCAD.2015.7372618,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84964530110&doi=10.1109%2fICCAD.2015.7372618&partnerID=40&md5=5863861cf6863b240810c1ba874d3b39",Conference Paper,Scopus,2-s2.0-84964530110
"Gao, Y., Sherwood, T.","Hardware-assisted context management for accelerator virtualization: A case study with RSA",2016,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","9637",,,"72","83",,,10.1007/978-3-319-30695-7_6,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84962431721&doi=10.1007%2f978-3-319-30695-7_6&partnerID=40&md5=d5f84d4ede2ea29360eef39fb797717d",Conference Paper,Scopus,2-s2.0-84962431721
"Kayfetz, J.L., Sherwood, T.","Talking and Writing About Data with WALTER",2015,"IEEE Potentials","34","4", 7159234,"36","38",,,10.1109/MPOT.2014.2364310,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84937438406&doi=10.1109%2fMPOT.2014.2364310&partnerID=40&md5=2e9d7b7d659d51125d6c149471ec1851",Article,Scopus,2-s2.0-84937438406
"Madhavan, A., Sherwood, T., Strukov, D.","Race Logic: Abusing Hardware Race Conditions to Perform Useful Computation",2015,"IEEE Micro","35","3", 7106377,"48","57",,1,10.1109/MM.2015.43,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84933060082&doi=10.1109%2fMM.2015.43&partnerID=40&md5=72606ed39f3076001a9ae2cb736c00a2",Article,Scopus,2-s2.0-84933060082
"Li, X., Kashyap, V., Oberg, J.K., Tiwari, M., Rajarathinam, V.R., Kastner, R., Sherwood, T., Hardekopf, B., Chong, F.T.","Sapper: A language for hardware-level security policy enforcement",2014,"International Conference on Architectural Support for Programming Languages and Operating Systems - ASPLOS",,,,"97","111",,9,10.1145/2541940.2541947,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84897760347&doi=10.1145%2f2541940.2541947&partnerID=40&md5=31e8fb0f7a35a261d7ca6e7887b2e9fd",Conference Paper,Scopus,2-s2.0-84897760347
"Madhavan, A., Sherwood, T., Strukov, D.","Race Logic: A hardware acceleration for dynamic programming algorithms",2014,"Proceedings - International Symposium on Computer Architecture",,, 6853226,"517","528",,5,10.1109/ISCA.2014.6853226,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84905454870&doi=10.1109%2fISCA.2014.6853226&partnerID=40&md5=13262d4678f4d80bfac88dfc2f81d9dd",Conference Paper,Scopus,2-s2.0-84905454870
"Oberg, J., Meiklejohn, S., Sherwood, T., Kastner, R.","Leveraging gate-level properties to identify hardware timing channels",2014,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","33","9", 6879637,"1288","1301",,8,10.1109/TCAD.2014.2331332,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84906567597&doi=10.1109%2fTCAD.2014.2331332&partnerID=40&md5=74fc2549636f5f906236fa3c3b948e08",Article,Scopus,2-s2.0-84906567597
"Wassel, H.M.G., Gao, Y., Oberg, J.K., Huffmire, T., Kastner, R., Chong, F.T., Sherwood, T.","Networks on chip with provable security properties",2014,"IEEE Micro","34","3", 6828567,"57","68",,5,10.1109/MM.2014.46,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84902957388&doi=10.1109%2fMM.2014.46&partnerID=40&md5=8a51fb030601e6a81e415f898676a174",Article,Scopus,2-s2.0-84902957388
"Hu, W., Mu, D., Oberg, J., Mao, B., Tiwari, M., Sherwood, T., Kastner, R.","Gate-level information flow tracking for security lattices",2014,"ACM Transactions on Design Automation of Electronic Systems","20","1",,"","",,3,10.1145/2676548,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84914674730&doi=10.1145%2f2676548&partnerID=40&md5=4fa82b041bd997b7b6f21240ae33272d",Article,Scopus,2-s2.0-84914674730
"Oberg, J., Meiklejohn, S., Sherwood, T., Kastner, R.","A practical testing framework for isolating hardware timing channels",2013,"Proceedings -Design, Automation and Test in Europe, DATE",,, 6513711,"1281","1284",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84885571145&partnerID=40&md5=a1514788795c5f26030118babe857ef8",Conference Paper,Scopus,2-s2.0-84885571145
"Wassel, H.M.G., Gao, Y., Oberg, J.K., Huffmire, T., Kastner, R., Chong, F.T., Sherwood, T.","SurfNoC: A low latency and provably non-interfering approach to secure networks-on-chip",2013,"Proceedings - International Symposium on Computer Architecture",,,,"583","594",,35,10.1145/2485922.2485972,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84881183208&doi=10.1145%2f2485922.2485972&partnerID=40&md5=b7f0431afc7bea876ee8d1b81caf9ece",Conference Paper,Scopus,2-s2.0-84881183208
"Saadeldeen, H., Franklin, D., Long, G., Hill, C., Browne, A., Strukov, D., Sherwood, T., Chong, F.T.","Memristors for neural branch prediction: A case study in strict latency and write endurance challenges",2013,"Proceedings of the ACM International Conference on Computing Frontiers, CF 2013",,,,"","",,6,10.1145/2482767.2482801,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84879536149&doi=10.1145%2f2482767.2482801&partnerID=40&md5=6dc50685dadcee69881850c8511b27f7",Conference Paper,Scopus,2-s2.0-84879536149
"Valamehr, J.K., Chase, M., Kamara, S., Putnam, A., Shumow, D., Vaikuntanathan, V., Sherwood, T.","Inspection-resistant memory architectures",2013,"IEEE Micro","33","3", 6487482,"48","56",,,10.1109/MM.2013.27,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84879041980&doi=10.1109%2fMM.2013.27&partnerID=40&md5=1ee205f364081808c05bdd493aa6fdfc",Article,Scopus,2-s2.0-84879041980
"Valamehr, J., Sherwood, T., Kastner, R., Marangoni-Simonsen, D., Huffmire, T., Irvine, C., Levin, T.","A 3-D split manufacturing approach to trustworthy system development",2013,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","32","4", 6480852,"611","615",,18,10.1109/TCAD.2012.2227257,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84875187842&doi=10.1109%2fTCAD.2012.2227257&partnerID=40&md5=d748dcae2bd65802f57dde6f423352cb",Article,Scopus,2-s2.0-84875187842
"Oberg, J., Kastner, R., Sherwood, T.","Eliminating timing information flows in a mix-trusted system-on-chip",2013,"IEEE Design and Test","30","2", 6461920,"55","62",,6,10.1109/MDT.2013.2247457,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84898876040&doi=10.1109%2fMDT.2013.2247457&partnerID=40&md5=dd424477124c4f51bbdeac3c39bedc98",Article,Scopus,2-s2.0-84898876040
"Li, X., Kashyap, V., Oberg, J.K., Tiwari, M., Rajarathinam, V.R., Kastner, R., Sherwood, T., Hardekopf, B., Chong, F.T.","Position paper: Sapper - A language for provable hardware policy enforcement",2013,"PLAS 2013 - Proceedings of the 2013 ACM SIGPLAN Workshop on Programming Languages and Analysis for Security, Co-located with PLDI 2013",,,,"39","44",,1,10.1145/2465106.2465214,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84890768828&doi=10.1145%2f2465106.2465214&partnerID=40&md5=25014e00cf9b2f0fa614ac9abbf2ba6d",Conference Paper,Scopus,2-s2.0-84890768828
"Trujillo-Olaya, V., Sherwood, T., Koç, Ç.K.","Analysis of performance versus security in hardware realizations of small elliptic curves for lightweight applications",2012,"Journal of Cryptographic Engineering","2","3",,"179","188",,2,10.1007/s13389-012-0039-x,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84883681619&doi=10.1007%2fs13389-012-0039-x&partnerID=40&md5=6c97bfec2e706499e003a77d6b6becf7",Article,Scopus,2-s2.0-84883681619
"Valamehr, J., Chase, M., Kamara, S., Putnam, A., Shumow, D., Vaikuntanathan, V., Sherwood, T.","Inspection resistant memory: Architectural support for security from physical examination",2012,"Proceedings - International Symposium on Computer Architecture",,, 6237012,"130","141",,15,10.1109/ISCA.2012.6237012,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84864858804&doi=10.1109%2fISCA.2012.6237012&partnerID=40&md5=dbfc9bc0bc4b1cd201cbacbb007e6f9f",Conference Paper,Scopus,2-s2.0-84864858804
"Hu, W., Oberg, J., Irturk, A., Tiwari, M., Sherwood, T., Mu, D., Kastner, R.","On the complexity of generating gate level information flow tracking logic",2012,"IEEE Transactions on Information Forensics and Security","7","3", 6159079,"1067","1080",,7,10.1109/TIFS.2012.2189105,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84861145031&doi=10.1109%2fTIFS.2012.2189105&partnerID=40&md5=77e52fcb8232b80883db4d91770f21ca",Article,Scopus,2-s2.0-84861145031
"Wassel, H.M.G., Dai, D., Tiwari, M., Valamehr, J.K., Theogarajan, L., Dionne, J., Chong, F.T., Sherwood, T.","Opportunities and challenges of using plasmonic components in nanophotonic architectures",2012,"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","2","2", 6198743,"154","168",,24,10.1109/JETCAS.2012.2193934,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84862309855&doi=10.1109%2fJETCAS.2012.2193934&partnerID=40&md5=36ee7aa416396e002ea51f4755117f52",Article,Scopus,2-s2.0-84862309855
"Valamehr, J., Huffmire, T., Irvine, C., Kastner, R., Koç, Ç.K., Levin, T., Sherwood, T.","A qualitative security analysis of a new class of 3-D integrated crypto co-processors",2012,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","6805 LNCS",,,"364","382",,5,10.1007/978-3-642-28368-0_24,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84857695366&doi=10.1007%2f978-3-642-28368-0_24&partnerID=40&md5=87c9997fe183f98ff1a6ddda72e695a4",Article,Scopus,2-s2.0-84857695366
"Mazloom, B., Mysore, S., Tiwari, M., Agrawal, B., Sherwood, T.","Dataflow tomography: Information flow tracking for understanding and visualizing full systems",2012,"Transactions on Architecture and Code Optimization","9","1", 3,"","",,1,10.1145/2133382.2133385,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84859466136&doi=10.1145%2f2133382.2133385&partnerID=40&md5=44fcfba298debdb6ed467f2a4838fb48",Article,Scopus,2-s2.0-84859466136
"Kayfetz, J., Schulzrinne, H., Sherwood, T., Tiwari, M.","Your desktop or mine: Extending the reach of writing instruction",2011,"Ubiquitous Learning","3","3",,"129","140",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84875989636&partnerID=40&md5=f331a1f5f37d89fece55a6b532d5c285",Article,Scopus,2-s2.0-84875989636
"Browne, J., Lee, B., Carpendale, S., Riche, N., Sherwood, T.","Data analysis on interactive whiteboards through sketch-based interaction",2011,"Proceedings of the ACM International Conference on Interactive Tabletops and Surfaces, ITS'11",,,,"154","157",,16,10.1145/2076354.2076383,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84555179087&doi=10.1145%2f2076354.2076383&partnerID=40&md5=24fb6a80818a97b5f5d4ed2bc8ed7324",Conference Paper,Scopus,2-s2.0-84555179087
"Hay, A., Strauss, K., Sherwood, T., Loh, G.H., Burger, D.","Preventing PCM banks from seizing too much power",2011,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO",,,,"186","195",,46,10.1145/2155620.2155642,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84858791147&doi=10.1145%2f2155620.2155642&partnerID=40&md5=4f3a5f4f509f8f61d175f63055973f9d",Conference Paper,Scopus,2-s2.0-84858791147
"Biswas, S., De Supinski, B.R., Schulz, M., Franklin, D., Sherwood, T., Chong, F.T.","Exploiting data similarity to reduce memory footprints",2011,"Proceedings - 25th IEEE International Parallel and Distributed Processing Symposium, IPDPS 2011",,, 6012833,"152","163",,13,10.1109/IPDPS.2011.24,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80053259207&doi=10.1109%2fIPDPS.2011.24&partnerID=40&md5=895a111490a251604449fcdb191c88ba",Conference Paper,Scopus,2-s2.0-80053259207
"Oberg, J., Hu, W., Irturk, A., Tiwari, M., Sherwood, T., Kastner, R.","Information flow isolation in I2C and USB",2011,"Proceedings - Design Automation Conference",,, 5981942,"254","259",,23,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80052647601&partnerID=40&md5=01f28a36a8d8b4ce00e224c7a087ad84",Conference Paper,Scopus,2-s2.0-80052647601
"Biswas, S., Tiwari, M., Sherwood, T., Theogarajan, L., Chong, F.T.","Fighting fire with fire: Modeling the datacenter-scale effects of targeted superlattice thermal management",2011,"Proceedings - International Symposium on Computer Architecture",,,,"331","340",,21,10.1145/2000064.2000104,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80052534475&doi=10.1145%2f2000064.2000104&partnerID=40&md5=faa043723e47c5c8941843b5edb99a30",Conference Paper,Scopus,2-s2.0-80052534475
"Tiwari, M., Oberg, J.K., Li, X., Valamehr, J., Levin, T., Hardekopf, B., Kastner, R., Chong, F.T., Sherwood, T.","Crafting a usable microkernel, processor, and I/O system with strict and provable information flow security",2011,"Proceedings - International Symposium on Computer Architecture",,,,"189","199",,41,10.1145/2000064.2000087,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80052533055&doi=10.1145%2f2000064.2000087&partnerID=40&md5=49e3bdb4a18872274578a1cec89e14e5",Conference Paper,Scopus,2-s2.0-80052533055
"Alibart, F., Sherwood, T., Strukov, D.B.","Hybrid CMOS/nanodevice circuits for high throughput pattern matching applications",2011,"Proceedings of the 2011 NASA/ESA Conference on Adaptive Hardware and Systems, AHS 2011",,, 5963948,"279","286",,22,10.1109/AHS.2011.5963948,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80052106154&doi=10.1109%2fAHS.2011.5963948&partnerID=40&md5=ccd5c519d93b04af095ed8691883ca39",Conference Paper,Scopus,2-s2.0-80052106154
"Hu, W., Oberg, J., Irturk, A., Tiwari, M., Sherwood, T., Mu, D., Kastner, R.","Theoretical fundamentals of gate level information flow tracking",2011,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","30","8", 5948366,"1128","1140",,11,10.1109/TCAD.2011.2120970,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79960663365&doi=10.1109%2fTCAD.2011.2120970&partnerID=40&md5=c550049e94bddf004e3c681c7756ab04",Article,Scopus,2-s2.0-79960663365
"Li, X., Tiwari, M., Oberg, J.K., Kashyap, V., Chong, F.T., Sherwood, T., Hardekopf, B.","Caisson: A hardware description language for secure information flow",2011,"Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI)",,,,"109","120",,22,10.1145/1993498.1993512,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79959876833&doi=10.1145%2f1993498.1993512&partnerID=40&md5=52307ced6d69c3c971832a205582071e",Conference Paper,Scopus,2-s2.0-79959876833
"Huffmire, T., Levin, T., Bilzor, M., Irvine, C.E., Valamehr, J., Tiwari, M., Sherwood, T., Kastner, R.","Hardware trust implications of 3-D integration",2010,"Proceedings of the 5th Workshop on Embedded Systems Security, WESS '10",,, 1,"","",,6,10.1145/1873548.1873549,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78650161099&doi=10.1145%2f1873548.1873549&partnerID=40&md5=d54244789a710ef265008fd4b9689e6a",Conference Paper,Scopus,2-s2.0-78650161099
"Hamerly, G., Perelman, E., Sherwood, T., Calder, B.","Representative sampling using simpoint",2010,"Processor and System-on-Chip Simulation",,,,"161","177",,,10.1007/978-1-4419-6175-4_10,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84892037604&doi=10.1007%2f978-1-4419-6175-4_10&partnerID=40&md5=f7025a8332218922ab86cb1bdd5268ab",Book Chapter,Scopus,2-s2.0-84892037604
"Valamehr, J., Tiwari, M., Sherwood, T., Kastner, R., Huffmire, T., Irvine, C., Levin, T.","Hardware assistance for trustworthy systems through 3-D integration",2010,"Proceedings - Annual Computer Security Applications Conference, ACSAC",,,,"199","210",,7,10.1145/1920261.1920292,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78650093553&doi=10.1145%2f1920261.1920292&partnerID=40&md5=da3dc2cab61bd2d44522eec49c477c68",Conference Paper,Scopus,2-s2.0-78650093553
"Huffmire, T., Irvine, C., Nguyen, T.D., Levin, T., Kastner, R., Sherwood, T.","Handbook of FPGA design security",2010,"Handbook of FPGA Design Security",,,,"1","177",,7,10.1007/978-90-481-9157-4,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84889954492&doi=10.1007%2f978-90-481-9157-4&partnerID=40&md5=25ccd846cf16bbd99992bb631314f7e0",Book,Scopus,2-s2.0-84889954492
"Oberg, J., Hu, W., Irturk, A., Tiwari, M., Sherwood, T., Kastner, R.","Theoretical analysis of gate level information flow tracking",2010,"Proceedings - Design Automation Conference",,,,"244","247",,12,10.1145/1837274.1837337,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77956215123&doi=10.1145%2f1837274.1837337&partnerID=40&md5=25a30cca32ba4bfb6a7b51dd6d1862a5",Conference Paper,Scopus,2-s2.0-77956215123
"Li, X., Tiwari, M., Sherwood, T., Chong, F.T.","Function flattening for lease-based, information-leak-free systems",2010,"Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors",,, 5540946,"349","352",,,10.1109/ASAP.2010.5540946,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77955916211&doi=10.1109%2fASAP.2010.5540946&partnerID=40&md5=16c9f6a269c0e58c09351550660ae79a",Conference Paper,Scopus,2-s2.0-77955916211
"Li, X., Tiwari, M., Hardekopf, B., Sherwood, T., Chong, F.","Secure information fow analysis for hardware design: Using the right abstraction for the job",2010,"Proceedings of the ACM SIGPLAN 5th Workshop on Programming Languages and Analysis for Security, PLAS 2010",,, 1814225,"","",,6,10.1145/1814217.1814225,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77954898631&doi=10.1145%2f1814217.1814225&partnerID=40&md5=2a1363f545dfe01ba924650cbc24a77a",Conference Paper,Scopus,2-s2.0-77954898631
"Mousa, H., Doshi, K., Sherwood, T., Ould-Ahmed-Vall, E.","VrtProf: Vertical profiling for system virtualization",2010,"Proceedings of the Annual Hawaii International Conference on System Sciences",,, 5428518,"","",,3,10.1109/HICSS.2010.440,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77951754117&doi=10.1109%2fHICSS.2010.440&partnerID=40&md5=ad437ff98fc88fe2fe2d2c1cd07eeefd",Conference Paper,Scopus,2-s2.0-77951754117
"Huffmire, T., Levin, T., Nguyen, T., Irvine, C., Brotherton, B., Wang, G., Sherwood, T., Kastner, R.","Security primitives for reconfigurable hardware-based systems",2010,"ACM Transactions on Reconfigurable Technology and Systems","3","2", 10,"","",,7,10.1145/1754386.1754391,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84862878377&doi=10.1145%2f1754386.1754391&partnerID=40&md5=d123c1e8ed5385e320028de486df6584",Article,Scopus,2-s2.0-84862878377
"Tiwari, M., Li, X., Wassel, H.M.G., Mazloom, B., Mysore, S., Chong, F.T., Sherwood, T.","Gate-level information-flow tracking for secure architectures",2010,"IEEE Micro","30","1", 5430743,"92","100",,3,10.1109/MM.2010.17,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77949631541&doi=10.1109%2fMM.2010.17&partnerID=40&md5=a4d70364e86cfb929575bc74307571b3",Article,Scopus,2-s2.0-77949631541
"Biswas, S., Franklin, D., Sherwood, T., Chong, F.T.","Conflict-avoidance in multicore caching for data-similar executions",2009,"I-SPAN 2009 - The 10th International Symposium on Pervasive Systems, Algorithms, and Networks",,, 5381959,"80","85",,2,10.1109/I-SPAN.2009.58,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77949824949&doi=10.1109%2fI-SPAN.2009.58&partnerID=40&md5=f895ba3ce21adb27febce7dc1ca56e49",Conference Paper,Scopus,2-s2.0-77949824949
"Tiwari, M., Li, X., Wassel, H.M.G., Chong, F.T., Sherwood, T.","Execution leases: A hardware-supported mechanism for enforcing strong non-interference",2009,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO",,,,"493","504",,28,10.1145/1669112.1669174,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-76749092676&doi=10.1145%2f1669112.1669174&partnerID=40&md5=d6a874e0234f49dd00d958d78e26a98e",Conference Paper,Scopus,2-s2.0-76749092676
"Biswas, S., Franklin, D., Sherwood, T., Chong, F.T., De Supinski, B.R., Schulz, M.","PSMalloc: Content based memory management for MPI applications",2009,"ACM International Conference Proceeding Series",,,,"43","48",,1,10.1145/1621960.1621968,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-74549193534&doi=10.1145%2f1621960.1621968&partnerID=40&md5=6f53477e49364537db6c746b9d0dcacf",Conference Paper,Scopus,2-s2.0-74549193534
"Biswas, S., Franklin, D., Savage, A., Dixon, R., Sherwood, T., Chong, F.T.","Multi-execution: Multicore caching for data-similar executions",2009,"Proceedings - International Symposium on Computer Architecture",,,,"164","173",,22,10.1145/1555754.1555777,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70450231943&doi=10.1145%2f1555754.1555777&partnerID=40&md5=330d534279d8d6b64b9f8e07db82db66",Conference Paper,Scopus,2-s2.0-70450231943
"Tiwari, M., Mysore, S., Sherwood, T.","Quantifying the potential of program analysis peripherals",2009,"Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT",,, 5260550,"53","63",,4,10.1109/PACT.2009.38,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70449643564&doi=10.1109%2fPACT.2009.38&partnerID=40&md5=6d00062c9c96f414a1952dcc63936b41",Conference Paper,Scopus,2-s2.0-70449643564
"Kataria, N., Brewer, F., Hespanha, J., Sherwood, T.","Metric based multi-timescale control for reducing power in embedded systems",2009,"Journal of Low Power Electronics","5","3",,"354","362",,,10.1166/jolpe.2009.1035,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-72749115996&doi=10.1166%2fjolpe.2009.1035&partnerID=40&md5=fd14c3112b3641e035d0a9b2047271d4",Conference Paper,Scopus,2-s2.0-72749115996
"Dixon, R., Eǧecioǧlu, Ö., Sherwood, T.","Analysis of bit-split languages for packet scanning and experiments with wildcard matching",2009,"International Journal of Foundations of Computer Science","20","4",,"597","612",,,10.1142/S0129054109006760,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-68649119078&doi=10.1142%2fS0129054109006760&partnerID=40&md5=030d18ac4b870a70b40dfb7fdba79542",Conference Paper,Scopus,2-s2.0-68649119078
"Agrawal, B., Sherwood, T.","High-bandwidth network memory system through virtual pipelines",2009,"IEEE/ACM Transactions on Networking","17","4",,"1029","1041",,7,10.1109/TNET.2008.2008646,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-69249216794&doi=10.1109%2fTNET.2008.2008646&partnerID=40&md5=5616e56578bd13e7bbaa0a6828aa25d2",Article,Scopus,2-s2.0-69249216794
"Kataria, N., Brewer, F., Hespanha, J., Sherwood, T.","Metric based Multi-Timescale control for reducing power in embedded systems",2009,"Proceedings: 22nd International Conference on VLSI Design - Held Jointly with 7th International Conference on Embedded Systems",,, 4749707,"407","412",,,10.1109/VLSI.Design.2009.16,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-63149123002&doi=10.1109%2fVLSI.Design.2009.16&partnerID=40&md5=7719916d7b0b32d17ddb1df0b4bc3150",Conference Paper,Scopus,2-s2.0-63149123002
"Tiwari, M., Wassel, H.M.G., Mazloom, B., Mysore, S., Chong, F.T., Sherwood, T.","Complete information flow tracking from the gates up",2009,"ACM SIGPLAN Notices","44","3",,"109","120",,18,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67650805392&partnerID=40&md5=cccd5e5d5922364ff566031a0f17d017",Conference Paper,Scopus,2-s2.0-67650805392
"Huffmire, T., Brotherton, B., Sherwood, T., Kastner, R., Levin, T., Nguyen, T.D., Irvine, C.","Managing security in FPGA-based embedded systems",2008,"IEEE Design and Test of Computers","25","6",,"590","598",,20,10.1109/MDT.2008.166,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-57949098163&doi=10.1109%2fMDT.2008.166&partnerID=40&md5=ce1caded448c6f0b27d8f6e2a4d8966b",Article,Scopus,2-s2.0-57949098163
"Tiwari, M., Agrawal, B., Mysore, S., Valamehr, J., Sherwood, T.","A Small cache of large ranges: Hardware methods for efficiently searching, storing, and updating big dataflow tags",2008,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO",,"2008 PROCEEDINGS", 4771782,"94","105",,11,10.1109/MICRO.2008.4771782,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-66749131884&doi=10.1109%2fMICRO.2008.4771782&partnerID=40&md5=be2b8eead9e22af843b369c4f042f96b",Conference Paper,Scopus,2-s2.0-66749131884
"Tiwari, M., Wassel, H.M.G., Mazloom, B., Mysore, S., Chong, F.T., Sherwood, T.","Complete information flow tracking from thegGates up",2008,"International Conference on Architectural Support for Programming Languages and Operating Systems - ASPLOS",,,,"109","120",,46,10.1145/1508244.1508258,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67650085261&doi=10.1145%2f1508244.1508258&partnerID=40&md5=6fcbdc59cc113226feb78ed24b6853c2",Conference Paper,Scopus,2-s2.0-67650085261
"Dixon, R., Sherwood, T.","Whiteboards that compute: A workload analysis",2008,"2008 IEEE International Symposium on Workload Characterization, IISWC'08",,, 4636092,"69","78",,2,10.1109/IISWC.2008.4636092,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-56449100462&doi=10.1109%2fIISWC.2008.4636092&partnerID=40&md5=7bda05543b0af36b3b682f4d2e5cefd0",Conference Paper,Scopus,2-s2.0-56449100462
"Huffmire, T., Sherwood, T., Kastner, R., Levin, T.","Enforcing memory policy specifications in reconfigurable hardware",2008,"Computers and Security","27","5-6",,"197","215",,11,10.1016/j.cose.2008.05.002,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-53049089013&doi=10.1016%2fj.cose.2008.05.002&partnerID=40&md5=5f6eb21bcee759ba140a88c6129b2f83",Article,Scopus,2-s2.0-53049089013
"Huffmire, T., Valamehr, J., Sherwood, T., Kastner, R., Levin, T., Nguyen, T.D., Irvine, C.","Trustworthy system security through 3-D integrated hardware",2008,"2008 IEEE International Workshop on Hardware-Oriented Security and Trust, HOST",,, 4559061,"91","92",,6,10.1109/HST.2008.4559061,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-51849090209&doi=10.1109%2fHST.2008.4559061&partnerID=40&md5=8a0d18e8deff944461c336c49e32f488",Conference Paper,Scopus,2-s2.0-51849090209
"Dixon, R., Eǧecioǧlu, Ö., Sherwood, T.","Automata-theoretic analysis of bit-split languages for packet scanning",2008,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","5148 LNCS",,,"141","150",,6,10.1007/978-3-540-70844-5_15,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-50249187788&doi=10.1007%2f978-3-540-70844-5_15&partnerID=40&md5=7cb49d9b4f9a465763dfa35eff20951b",Conference Paper,Scopus,2-s2.0-50249187788
"Agrawal, B., Sherwood, T., Shin, C., Yoon, S.","Addressing the challenges of synchronization/communication and debugging support in hardware/software cosimulation",2008,"Proceedings of the IEEE International Frequency Control Symposium and Exposition",,, 4450527,"354","359",,1,10.1109/VLSI.2008.74,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-47649115825&doi=10.1109%2fVLSI.2008.74&partnerID=40&md5=dd0b38c8d5390b631eaca90d8ad47ffe",Conference Paper,Scopus,2-s2.0-47649115825
"Mysore, S., Agrawal, B., Chong, F.T., Sherwood, T.","Exploring the processor and ISA design for wireless sensor network applications",2008,"Proceedings of the IEEE International Frequency Control Symposium and Exposition",,, 4450481,"59","64",,9,10.1109/VLSI.2008.72,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-47649096627&doi=10.1109%2fVLSI.2008.72&partnerID=40&md5=5d77d9574710203f3d18a03e1e34aedf",Conference Paper,Scopus,2-s2.0-47649096627
"Huffmire, T., Brotherton, B., Callegari, N., Valamehr, J., White, J., Kastner, R., Sherwood, T.","Designing secure systems on reconfigurable hardware",2008,"ACM Transactions on Design Automation of Electronic Systems","13","3",,"","",,11,10.1145/1367045.1367053,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-48849095859&doi=10.1145%2f1367045.1367053&partnerID=40&md5=fb8c8cb49db675b69a11bbcac2abbc28",Conference Paper,Scopus,2-s2.0-48849095859
"Agrawal, B., Sherwood, T.","Ternary CAM power and delay model: Extensions and uses",2008,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","16","5", 4469917,"554","564",,31,10.1109/TVLSI.2008.917538,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-42649111328&doi=10.1109%2fTVLSI.2008.917538&partnerID=40&md5=e7abaf084f5aefd9280d5e3073f8b40e",Article,Scopus,2-s2.0-42649111328
"Mysore, S., Agrawal, B., Neuber, R., Sherwood, T., Shrivastava, N., Suri, S.","Formulating and implementing profiling over adaptive ranges",2008,"Transactions on Architecture and Code Optimization","5","1",,"","",,1,10.1145/1369396.1369398,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-48849113135&doi=10.1145%2f1369396.1369398&partnerID=40&md5=65628fa1a987e9610fc6d580f5309f56",Article,Scopus,2-s2.0-48849113135
"Mysore, S., Mazloom, B., Agrawal, B., Sherwood, T.","Understanding and visualizing full systems with data flow tomography",2008,"Operating Systems Review (ACM)","42","2",,"211","221",,11,10.1145/1346281.1346308,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77957774202&doi=10.1145%2f1346281.1346308&partnerID=40&md5=146ccfb42b8e8cb1d1b39cfdfe3a2427",Conference Paper,Scopus,2-s2.0-77957774202
"Mysore, S., Mazloom, B., Agrawal, B., Sherwood, T.","Understanding and visualizing full systems with Data Flow Tomography",2008,"ACM SIGPLAN Notices","43","3",,"211","221",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67650095426&partnerID=40&md5=8c3d58bf32aab3d04d2c73d2927445a5",Article,Scopus,2-s2.0-67650095426
"Hoover, G., Brewer, F., Sherwood, T.","Towards understanding architectural tradeoffs in MEMS closed-loop feedback control",2007,"CASES'07: Proceedings of the 2007 International Conference on Compilers, Architecture, and Synthesis for Embedded Systems",,,,"95","102",,5,10.1145/1289881.1289901,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-38949199647&doi=10.1145%2f1289881.1289901&partnerID=40&md5=efca1a9ca39e8d7258b158b06077b390",Conference Paper,Scopus,2-s2.0-38949199647
"Huffmire, T., Brotherton, B., Wang, G., Sherwood, T., Kastner, R., Levin, T., Nguyen, T., Irvine, C.","Moats and drawbridges: An isolation primitive for reconfigurable hardware based systems",2007,"Proceedings - IEEE Symposium on Security and Privacy",,, 4223233,"281","295",,45,10.1109/SP.2007.28,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547340370&doi=10.1109%2fSP.2007.28&partnerID=40&md5=0419361240cd94542470dbd30a66d74b",Conference Paper,Scopus,2-s2.0-34547340370
"Mysore, S., Agrawal, B., Srivastava, N., Lin, S.-C., Banerjee, K., Sherwood, T.","3D integration for introspection",2007,"IEEE Micro","27","1",,"77","83",,2,10.1109/MM.2007.1,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34249776673&doi=10.1109%2fMM.2007.1&partnerID=40&md5=90ad58d514ab9e683dc4f95f0d026662",Article,Scopus,2-s2.0-34249776673
"Huffmire, T., Sherwood, T.","Wavelet-based phase classification",2006,"Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT","2006",,,"95","104",,22,10.1145/1152154.1152172,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34247105044&doi=10.1145%2f1152154.1152172&partnerID=40&md5=61f9657a4c0a911eaf97931f7fab7ec7",Conference Paper,Scopus,2-s2.0-34247105044
"Agrawal, B., Sherwood, T.","Guiding architectural SRAM models",2006,"IEEE International Conference on Computer Design, ICCD 2006",,, 4380844,"376","382",,3,10.1109/ICCD.2006.4380844,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-49849099405&doi=10.1109%2fICCD.2006.4380844&partnerID=40&md5=0f71d3a47de721306d3f24725091199f",Conference Paper,Scopus,2-s2.0-49849099405
"Agrawal, B., Sherwood, T.","Virtually pipelined network memory",2006,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO",,, 4041847,"197","207",,11,10.1109/MICRO.2006.51,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-40349116609&doi=10.1109%2fMICRO.2006.51&partnerID=40&md5=3bbe2742488f5d2a17d50c9f52e50fe7",Conference Paper,Scopus,2-s2.0-40349116609
"Hoover, G., Brewer, F., Sherwood, T.","Extensible control architectures",2006,"CASES 2006: International Conference on Compilers, Architecture and Synthesis for Embedded Systems",,,,"323","333",,,10.1145/1176760.1176800,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547144740&doi=10.1145%2f1176760.1176800&partnerID=40&md5=40dfc7a55ce2d53575c8fc1fff81dd9c",Conference Paper,Scopus,2-s2.0-34547144740
"Hoover, G., Brewer, F., Sherwood, T.","A case study of multi-threading in the embedded space",2006,"CASES 2006: International Conference on Compilers, Architecture and Synthesis for Embedded Systems",,,,"357","367",,7,10.1145/1176760.1176803,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547182901&doi=10.1145%2f1176760.1176803&partnerID=40&md5=14f83569cff50d5af9651879a85d081a",Conference Paper,Scopus,2-s2.0-34547182901
"Meng, Y., Sherwood, T., Kastner, R.","Leakage power reduction of embedded memories on FPGAs through location assignment",2006,"Proceedings - Design Automation Conference",,,,"612","617",,9,10.1145/1146909.1147067,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547167635&doi=10.1145%2f1146909.1147067&partnerID=40&md5=4a0a0fad917bce526b76413983c81358",Conference Paper,Scopus,2-s2.0-34547167635
"Shayesteh, A., Reinman, G., Jouppi, N., Sherwood, T., Sair, S.","Improving the performance and power efficiency of shared helpers in CMPs",2006,"CASES 2006: International Conference on Compilers, Architecture and Synthesis for Embedded Systems",,,,"345","356",,2,10.1145/1176760.1176802,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547162933&doi=10.1145%2f1176760.1176802&partnerID=40&md5=f2764d2dba5dd01bc9793de269ba2f5e",Conference Paper,Scopus,2-s2.0-34547162933
"Mysore, S., Agrawal, B., Sherwood, T., Shrivastava, N., Suri, S.","Profiling over adaptive ranges",2006,"Proceedings of the CGO 2006 - The 4th International Symposium on Code Generation and Optimization",,, 1611537,"147","158",,5,10.1109/CGO.2006.30,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84886014989&doi=10.1109%2fCGO.2006.30&partnerID=40&md5=f8383807b0c544d2cd87823bf3985093",Conference Paper,Scopus,2-s2.0-84886014989
"Mysore, S., Agrawal, B., Srivastava, N., Lin, S.-C., Banerjee, K., Sherwood, T.","Introspective 3D chips",2006,"International Conference on Architectural Support for Programming Languages and Operating Systems - ASPLOS",,,,"264","273",,30,10.1145/1168857.1168890,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34249829843&doi=10.1145%2f1168857.1168890&partnerID=40&md5=31f3e91ab408e87fcae7f4388e17e224",Conference Paper,Scopus,2-s2.0-34249829843
"Loi, G.L., Agrawal, B., Srivastava, N., Lin, S.-C., Sherwood, T., Banerjee, K.","A thermally-aware performance analysis of vertically integrated (3-D) processor-memory hierarchy",2006,"Proceedings - Design Automation Conference",,,,"991","996",,142,10.1145/1146909.1147160,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547204691&doi=10.1145%2f1146909.1147160&partnerID=40&md5=4815173121dd3be09e24dade8f6bb229",Conference Paper,Scopus,2-s2.0-34547204691
"Agrawal, B., Sherwood, T.","Modeling TCAM power for next generation network devices",2006,"ISPASS 2006: IEEE International Symposium on Performance Analysis of Systems and Software, 2006","2006",, 1620796,"120","129",,60,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33750838474&partnerID=40&md5=bda0200f00ac494d201c4dea4a8bcfbd",Conference Paper,Scopus,2-s2.0-33750838474
"Mysore, S., Agrawal, B., Srivastava, N., Lin, S.-C., Banerjee, K., Sherwood, T.","Introspective 3D chips",2006,"ACM SIGPLAN Notices","41","11",,"264","273",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33846500800&partnerID=40&md5=214dda782ffd34527391598f7aa80144",Conference Paper,Scopus,2-s2.0-33846500800
"Kursun, E., Shayesteh, A., Sair, S., Sherwood, T., Reinman, G.","An evaluation of deeply decoupled cores",2006,"Journal of Instruction-Level Parallelism","8",,,"1","21",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33646344512&partnerID=40&md5=6f30398b84e5e02e401c7e4a3d84164f",Article,Scopus,2-s2.0-33646344512
"Hamerly, G., Perelman, E., Lau, J., Calder, B., Sherwood, T.","Using machine learning to guide architecture simulation",2006,"Journal of Machine Learning Research","7",,,"343","378",,18,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33646355951&partnerID=40&md5=7be02d2b34dfd706ac09c5c83a8168ba",Article,Scopus,2-s2.0-33646355951
"Tan, L., Sherwood, T.","Architectures for bit-split string scanning in intrusion detection",2006,"IEEE Micro","26","1",,"110","117",,28,10.1109/MM.2006.5,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33644909842&doi=10.1109%2fMM.2006.5&partnerID=40&md5=5106a2fbe00a28218c0e091d64858305",Article,Scopus,2-s2.0-33644909842
"Sherwood, T., Yi, J.J.","Computer architecture simulation and modeling",2006,"IEEE Micro","26","4",,"5","",,,10.1109/MM.2006.70,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85008010388&doi=10.1109%2fMM.2006.70&partnerID=40&md5=077bdd1911ddbe36592bcf7cb30b4d0b",Article,Scopus,2-s2.0-85008010388
"Nagpurkar, P., Mousa, H., Krintz, C., Sherwood, T.","Efficient Remote Profiling for Resource-Constrained Devices",2006,"ACM Transactions on Architecture and Code Optimization","3","1",,"35","66",,6,10.1145/1132462.1132465,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79960809113&doi=10.1145%2f1132462.1132465&partnerID=40&md5=f65600c3e8fa0133d28ee331a9838882",Article,Scopus,2-s2.0-79960809113
"Huffmire, T., Prasad, S., Sherwood, T., Kastner, R.","Policy-driven memory protection for reconfigurable hardware",2006,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","4189 LNCS",,,"461","478",,13,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33750238493&partnerID=40&md5=33c269782ae0640183bc0fbe7e7ef9bc",Conference Paper,Scopus,2-s2.0-33750238493
"Tan, L., Brotherton, B., Sherwood, T.","Bit-Split String-Matching Engines for Intrusion Detection and Prevention",2006,"ACM Transactions on Architecture and Code Optimization","3","1",,"3","34",,63,10.1145/1132462.1132464,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84991477170&doi=10.1145%2f1132462.1132464&partnerID=40&md5=8fdb18a801ac237d8db8b11d1f615619",Article,Scopus,2-s2.0-84991477170
"Meng, Y., Sherwood, T., Kastner, R.","On the limits of leakage power reduction in caches",2005,"Proceedings - International Symposium on High-Performance Computer Architecture",,,,"154","165",,35,10.1109/HPCA.2005.23,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-28444495894&doi=10.1109%2fHPCA.2005.23&partnerID=40&md5=eeb95ac85f387f98950b149ce1e6cd75",Conference Paper,Scopus,2-s2.0-28444495894
"Sherwood, T., Mintz, F., Vomela, M.","Project VIRGO: Creation of a surrogate companion for the elderly",2005,"Conference on Human Factors in Computing Systems - Proceedings",,,,"2104","2108",,3,10.1145/1056808.1057108,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84869127225&doi=10.1145%2f1056808.1057108&partnerID=40&md5=e1f03b27d8d9fcc59ec1b0ce90f4512d",Conference Paper,Scopus,2-s2.0-84869127225
"Nagpurkar, P., Krintz, C., Sherwood, T.","Phase-aware remote profiling",2005,"Proceedings of the 2005 International Symposium on Code Generation and Optimization, CGO 2005","2005",, 1402088,"191","202",,15,10.1109/CGO.2005.26,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-27644565749&doi=10.1109%2fCGO.2005.26&partnerID=40&md5=998f547b91069128cc6e0c9fdd5606a0",Conference Paper,Scopus,2-s2.0-27644565749
"Gong, W., Meng, Y., Wang, G., Kastner, R., Sherwood, T.","Data partitioning and optimizations for reconfigurable architectures",2005,"Proceedings of the 2005 International Conference on Engineering of Reconfigurable Systems and Algorithms, ERSA'05",,,,"239","242",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-60749134217&partnerID=40&md5=e33f9a51b35d7f44861da497149d3774",Conference Paper,Scopus,2-s2.0-60749134217
"Shayesteht, A., Kursun, E., Sherwood, T., Sair, S., Reinmant, G.","Reducing the latency and area cost of core swapping through shared helper engines",2005,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors","2005",, 1524124,"17","23",,8,10.1109/ICCD.2005.93,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33748529610&doi=10.1109%2fICCD.2005.93&partnerID=40&md5=57004ed239dcb9bf24df5632bc43e366",Conference Paper,Scopus,2-s2.0-33748529610
"Lau, J., Perelmant, E., Hamerly, G., Sherwood, T., Calder, B.","Motivation for variable length intervals and hierarchical phase behavior",2005,"ISPASS 2005 - IEEE International Symposium on Performance Analysis of Systems and Software","2005",, 1430568,"135","146",,39,10.1109/ISPASS.2005.1430568,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33744504206&doi=10.1109%2fISPASS.2005.1430568&partnerID=40&md5=a4edcfe3af1c69149daf4d4e3e0808b1",Conference Paper,Scopus,2-s2.0-33744504206
"Kursun, E., Reinman, G., Sair, S., Shayesteh, A., Sherwood, T.","Low-overhead core swapping for thermal management",2005,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","3471 LNCS",,,"46","60",,5,10.1007/11574859_4,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33745166655&doi=10.1007%2f11574859_4&partnerID=40&md5=a6962f15d4c58b432936f9a3f6863952",Conference Paper,Scopus,2-s2.0-33745166655
"Meng, Y., Sherwood, T., Brown, A.P., Lee, H., Iltis, R.A., Kastner, R.","MP core: Algorithm and design techniques for efficient channel estimation in wireless applications",2005,"Proceedings - Design Automation Conference",,, 18.2,"297","302",,16,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-27944449650&partnerID=40&md5=bb00423204266ea3b3209bc10d9996eb",Conference Paper,Scopus,2-s2.0-27944449650
"Tan, L., Sherwood, T.","A high throughput string matching architecture for intrusion detection and prevention",2005,"Proceedings - International Symposium on Computer Architecture",,,,"112","122",,184,10.1109/ISCA.2005.5,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-27544490145&doi=10.1109%2fISCA.2005.5&partnerID=40&md5=a065d38c9d5dfaf608ad249ffe686525",Conference Paper,Scopus,2-s2.0-27544490145
"Meng, Y., Kastner, R., Sherwood, T.","Exploring the Limits of Leakage Power Reduction in Caches",2005,"ACM Transactions on Architecture and Code Optimization","2","3",,"221","246",,28,10.1145/1089008.1089009,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85006558078&doi=10.1145%2f1089008.1089009&partnerID=40&md5=4f5d96a29c476c387fa97a83943a667a",Article,Scopus,2-s2.0-85006558078
"Mason, M., Sherwood, T., Rahman, M., Vomela, M.","Development of an Olympic Audience Judging System",2004,"Conference on Human Factors in Computing Systems - Proceedings",,,,"1626","1630",,,10.1145/985921.986175,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84876771695&doi=10.1145%2f985921.986175&partnerID=40&md5=07a2922aa79cc7692b769bf49d0d2903",Conference Paper,Scopus,2-s2.0-84876771695
"Sherwood, T., Oskin, M., Calder, B.","Balancing design options with sherpa",2004,"CASES 2004: International Conference on Compilers, Architecture, and Synthesis for Embedded Systems",,,,"57","68",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-29144433566&partnerID=40&md5=496cc2073c5f42d4fdb9d3ebbac0001f",Conference Paper,Scopus,2-s2.0-29144433566
"Tuck, N., Sherwood, T., Calder, B., Varghese, G.","Deterministic memory-efficient string matching algorithms for intrusion detection",2004,"Proceedings - IEEE INFOCOM","4",,,"2628","2639",,149,10.1109/INFCOM.2004.1354682,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-8344251916&doi=10.1109%2fINFCOM.2004.1354682&partnerID=40&md5=146c064c692cf7cd9d5554862e4090d3",Conference Paper,Scopus,2-s2.0-8344251916
"Van Biesbrouck, M., Sherwood, T., Calder, B.","A co-phase matrix to guide simultaneous multithreading simulation",2004,"2004 IEEE International Symposium on Performance Analysis of Systems and Software",,,,"45","56",,72,10.1109/ISPASS.2004.1291355,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2642575180&doi=10.1109%2fISPASS.2004.1291355&partnerID=40&md5=bd7df519b82c04aa115cc4009dba7a76",Conference Paper,Scopus,2-s2.0-2642575180
"Lau, J., Schoenmackerst, S., Sherwood, T., Calder, B.","Reducing code size with echo instructions",2003,"CASES 2003: International Conference on Compilers, Architecture, and Synthesis for Embedded Systems",,,,"84","94",,31,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-18844401353&partnerID=40&md5=3541954b26da866c054869b706b128a2",Conference Paper,Scopus,2-s2.0-18844401353
"Sherwood, T., Perelman, E., Hamerly, G., Sair, S., Calder, B.","Discovering and Exploiting Program Phases",2003,"IEEE Micro","23","6",,"84","93",,138,10.1109/MM.2003.1261391,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-1342324998&doi=10.1109%2fMM.2003.1261391&partnerID=40&md5=8570a2165898ef963dae7111f726ecc1",Review,Scopus,2-s2.0-1342324998
"Sherwood, T., Varghese, G., Calder, B.","A pipelined memory architecture for high throughput network processors",2003,"Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA",,,,"288","299",,43,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0038684770&partnerID=40&md5=32e831aa500c27c6fe817d666b7c6e34",Conference Paper,Scopus,2-s2.0-0038684770
"Sherwood, T., Sair, S., Calder, B.","Phase tracking and prediction",2003,"Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA",,,,"336","347",,285,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0038345698&partnerID=40&md5=2541b2769d027ed29be7c0712dc24afc",Conference Paper,Scopus,2-s2.0-0038345698
"Perelman, E., Hamerly, G., Van Biesbrouck, M., Sherwood, T., Calder, B.","Using SimPoint for accurate and efficient simulation",2003,"Performance Evaluation Review","31","1",,"318","319",,96,10.1145/885651.781076,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-27144551353&doi=10.1145%2f885651.781076&partnerID=40&md5=78cd5002eefcd2da9dd4e89d1c415ada",Conference Paper,Scopus,2-s2.0-27144551353
"Sair, S., Sherwood, T., Calder, B.","A decoupled predictor-directed stream prefetching architecture",2003,"IEEE Transactions on Computers","52","3",,"260","276",,10,10.1109/TC.2003.1183943,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0037340044&doi=10.1109%2fTC.2003.1183943&partnerID=40&md5=3238da02d7ebd0991e124ad37ad063c7",Article,Scopus,2-s2.0-0037340044
"Narayanasamy, S., Sherwood, T., Sair, S., Calder, B., Varghese, G.","Catching accurate profiles in hardware",2003,"Proceedings - International Symposium on High-Performance Computer Architecture","12",, 1183545,"269","280",,14,10.1109/HPCA.2003.1183545,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-17644363137&doi=10.1109%2fHPCA.2003.1183545&partnerID=40&md5=676c568f5445e39a1b8fb9c49e1821c7",Conference Paper,Scopus,2-s2.0-17644363137
"Sherwood, T., Perelman, E., Hamerly, G., Calder, B.","Automatically characterizing large scale program behavior",2002,"International Conference on Architectural Support for Programming Languages and Operating Systems - ASPLOS",,,,"45","57",,935,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036953769&partnerID=40&md5=4fd217aba781460afa3875a75b26302f",Conference Paper,Scopus,2-s2.0-0036953769
"Sherwood, T., Perelman, E., Hamerly, G., Calder, B.","Automatically characterizing large scale program behavior",2002,"Operating Systems Review (ACM)","36","5",,"45","57",,64,10.1145/635508.605403,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33845437061&doi=10.1145%2f635508.605403&partnerID=40&md5=99bf5e0bd4df7b7551ca6a1a98befedc",Conference Paper,Scopus,2-s2.0-33845437061
"Sair, S., Sherwood, T., Calder, B.","Quantifying load stream behavior",2002,"Proceedings - International Symposium on High-Performance Computer Architecture","2002-January",, 995710,"197","208",,9,10.1109/HPCA.2002.995710,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79955884420&doi=10.1109%2fHPCA.2002.995710&partnerID=40&md5=51a3e63f5eb0f8f2bdde134ab0d006f1",Article,Scopus,2-s2.0-79955884420
"Sherwood, T., Calder, B.","Automated design of finite state machine predictors for customized processors",2001,"Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA",,,,"86","97",,11,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034844277&partnerID=40&md5=d0d9bb871ea68373d1daefc4689aaf2b",Conference Paper,Scopus,2-s2.0-0034844277
"Sherwood, T., Perelman, E., Calder, B.","Basic Block Distribution Analysis to find periodic behavior and simulation points in applications",2001,"Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT",,,,"3","14",,351,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035182089&partnerID=40&md5=24327ce4729b41e2ab2adcb8ef034101",Conference Paper,Scopus,2-s2.0-0035182089
"Mahlke, S., Ravindran, R., Schlansker, M., Schreiber, R., Sherwood, T.","Bitwidth Cognizant Architecture Synthesis of Custom Hardware Accelerators",2001,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","20","11",,"1355","1371",,1,10.1109/43.959864,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85008063768&doi=10.1109%2f43.959864&partnerID=40&md5=c66823ddca0a0707e92b5297a927e9b6",Article,Scopus,2-s2.0-85008063768
"Sherwood, T., Calder, B.","Loop termination prediction",2000,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","1940",,,"73","87",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84944074448&partnerID=40&md5=fca047917b7988297df29f5bd8f865b3",Conference Paper,Scopus,2-s2.0-84944074448
"Sherwood, T., Calder, B.","ToolBlocks: An infrastructure for the construction of memory hierarchy analysis tools",2000,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","1900",,,"70","74",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84937402590&partnerID=40&md5=f35bbb552b2b79a5a4017cbd6524b7f4",Conference Paper,Scopus,2-s2.0-84937402590
"Sherwood, T., Sair, S., Calder, B.","Predictor-directed stream buffers",2000,"Proceedings of the Annual International Symposium on Microarchitecture",,,,"42","53",,66,10.1109/MICRO.2000.898057,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034462352&doi=10.1109%2fMICRO.2000.898057&partnerID=40&md5=08aa77362b767808219c5a2f7d9343be",Article,Scopus,2-s2.0-0034462352
"Talbot, Bryan, Sherwood, Timothy, Lin, Bill","IP caching for terabit speed routers",1999,"Conference Record / IEEE Global Telecommunications Conference","2",,,"1565","1569",,29,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033293139&partnerID=40&md5=d1dff55ccd612a53cb2fb591ebc638de",Conference Paper,Scopus,2-s2.0-0033293139
"Oskin, Mark, Chong, Frederic T., Sherwood, Timothy","ActiveOS: Virtualizing intelligent memory",1999,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"202","208",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033297701&partnerID=40&md5=8635a5c92737834ed226c60642ce7f25",Article,Scopus,2-s2.0-0033297701
"Sherwood, Timothy, Calder, Brad, Emer, Joel","Reducing cache misses using hardware and software page placement",1999,"Proceedings of the International Conference on Supercomputing",,,,"155","164",,50,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032644674&partnerID=40&md5=5e00695ef067e2a1181c99cb91381cd3",Article,Scopus,2-s2.0-0032644674
"Oskin, Mark, Chong, Frederic T., Sherwood, Timothy","Active pages: a computation model for intelligent memory",1998,"Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA",,,,"192","203",,114,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031594009&partnerID=40&md5=f581975f8c68129b3e7643d579603534",Conference Paper,Scopus,2-s2.0-0031594009
