# ‚úÖ ‡∏ï‡∏≤‡∏£‡∏≤‡∏á‡∏Å‡∏≤‡∏£‡πÄ‡∏ä‡∏∑‡πà‡∏≠‡∏°‡∏ï‡πà‡∏≠‡∏ó‡∏µ‡πà‡∏ñ‡∏π‡∏Å‡∏ï‡πâ‡∏≠‡∏á (‡∏ï‡∏£‡∏ß‡∏à‡∏™‡∏≠‡∏ö‡πÅ‡∏•‡πâ‡∏ß)

## üéØ **‡∏´‡∏•‡∏±‡∏Å‡∏Å‡∏≤‡∏£‡∏™‡∏≥‡∏Ñ‡∏±‡∏ç:**

‡∏Å‡∏≤‡∏£‡πÄ‡∏ä‡∏∑‡πà‡∏≠‡∏°‡∏ï‡πà‡∏≠‡∏£‡∏∞‡∏´‡∏ß‡πà‡∏≤‡∏á FPGA #1 ‡πÅ‡∏•‡∏∞ FPGA #2 ‡πÉ‡∏ä‡πâ‡∏´‡∏•‡∏±‡∏Å‡∏Å‡∏≤‡∏£ **Pin-to-Pin** (‡∏ï‡πà‡∏≠‡∏ï‡∏£‡∏á‡∏Å‡∏±‡∏ô)

- ‡πÑ‡∏°‡πà‡πÉ‡∏ä‡πà Cross-over (‡πÑ‡∏°‡πà‡∏™‡∏•‡∏±‡∏ö‡∏™‡∏≤‡∏¢ TX-RX)
- ‡πÉ‡∏ä‡πâ Ribbon Cable ‡∏ï‡πà‡∏≠‡∏ï‡∏£‡∏á K1-K1, K2-K2
- ‡∏´‡∏£‡∏∑‡∏≠‡πÉ‡∏ä‡πâ Jumper Wires ‡∏ï‡πà‡∏≠ P-to-P

---

## üìä **‡∏ï‡∏≤‡∏£‡∏≤‡∏á‡∏Å‡∏≤‡∏£‡πÄ‡∏ä‡∏∑‡πà‡∏≠‡∏°‡∏ï‡πà‡∏≠‡∏ó‡∏µ‡πà‡∏ñ‡∏π‡∏Å‡∏ï‡πâ‡∏≠‡∏á:**

### **K1 Connector - Serial Communication (7 ‡∏™‡∏≤‡∏¢)**

| Pin | FPGA #2 Signal | ‚Üê ‚Üí | FPGA #1 Signal | Function |
|-----|----------------|-----|----------------|----------|
| **P5** | serial_tx_data (out) | ‚Üî | serial_rx_data (in) | Data: #2‚Üí#1 |
| **P7** | serial_tx_clk (out) | ‚Üî | serial_rx_clk (in) | Clock: #2‚Üí#1 |
| **P9** | data_valid (out) | ‚Üî | data_valid (in) | Valid: #2‚Üí#1 |
| **P11** | serial_rx_data (in) | ‚Üî | serial_tx_data (out) | Data: #1‚Üí#2 |
| **P14** | serial_rx_clk (in) | ‚Üî | serial_tx_clk (out) | Clock: #1‚Üí#2 |
| **P16** | acknowledge (in) | ‚Üî | acknowledge (out) | Ack: #1‚Üí#2 |
| **P21** | result_valid (in) | ‚Üî | result_valid (out) | Valid: #1‚Üí#2 |

### **K2 Connector - Game Status (3 ‡∏™‡∏≤‡∏¢)**

| Pin | FPGA #2 Signal | ‚Üê ‚Üí | FPGA #1 Signal | Function |
|-----|----------------|-----|----------------|----------|
| **P6** | game_status[0] (in) | ‚Üî | game_status[0] (out) | Status bit 0 |
| **P8** | game_status[1] (in) | ‚Üî | game_status[1] (out) | Status bit 1 |
| **P10** | game_status[2] (in) | ‚Üî | game_status[2] (out) | Status bit 2 |

### **Ground (1 ‡∏™‡∏≤‡∏¢ - ‡∏™‡∏≥‡∏Ñ‡∏±‡∏ç‡∏°‡∏≤‡∏Å!)**

| FPGA #2 | ‚Üê ‚Üí | FPGA #1 | Function |
|---------|-----|---------|----------|
| **GND** | ‚Üî | **GND** | Reference voltage |

---

## üîå **‡∏ß‡∏¥‡∏ò‡∏µ‡∏ï‡πà‡∏≠‡∏™‡∏≤‡∏¢:**

### **‡∏ß‡∏¥‡∏ò‡∏µ‡∏ó‡∏µ‡πà 1: Ribbon Cable (‡πÅ‡∏ô‡∏∞‡∏ô‡∏≥)** ‚≠ê

```
1. ‡πÉ‡∏ä‡πâ Ribbon Cable 20-pin (2.54mm pitch)
2. ‡∏ï‡πà‡∏≠ K1 (FPGA #2) ‚Üí K1 (FPGA #1) ‡∏ï‡∏£‡∏á‡πÜ
3. ‡∏ï‡πà‡∏≠ K2 (FPGA #2) ‚Üí K2 (FPGA #1) ‡∏ï‡∏£‡∏á‡πÜ
4. ‡∏£‡∏∞‡∏ß‡∏±‡∏á: Pin 1 ‡∏ï‡πâ‡∏≠‡∏á‡∏ï‡∏£‡∏á Pin 1 (‡∏î‡∏π‡∏à‡∏∏‡∏î‡∏™‡∏µ‡πÅ‡∏î‡∏á)
5. ‡∏ï‡πà‡∏≠ GND ‡πÅ‡∏¢‡∏Å‡∏î‡πâ‡∏ß‡∏¢‡∏™‡∏≤‡∏¢‡∏à‡∏±‡∏°‡πÄ‡∏õ‡∏≠‡∏£‡πå
```

**‡∏Ç‡πâ‡∏≠‡∏î‡∏µ:**
- ‚úÖ ‡∏á‡πà‡∏≤‡∏¢ ‡∏£‡∏ß‡∏î‡πÄ‡∏£‡πá‡∏ß
- ‚úÖ ‡πÑ‡∏°‡πà‡∏™‡∏±‡∏ö‡∏™‡∏ô
- ‚úÖ ‡πÑ‡∏°‡πà‡∏ï‡πâ‡∏≠‡∏á‡∏ô‡∏±‡∏ö pin ‡∏ó‡∏µ‡∏•‡∏∞‡πÄ‡∏™‡πâ‡∏ô

### **‡∏ß‡∏¥‡∏ò‡∏µ‡∏ó‡∏µ‡πà 2: Jumper Wires**

```
‡∏ï‡πà‡∏≠‡∏ï‡∏£‡∏á‡∏Å‡∏±‡∏ô (Pin-to-Pin):

K1 (7 ‡∏™‡∏≤‡∏¢):
P5  ‚Üî P5
P7  ‚Üî P7
P9  ‚Üî P9
P11 ‚Üî P11
P14 ‚Üî P14
P16 ‚Üî P16
P21 ‚Üî P21

K2 (3 ‡∏™‡∏≤‡∏¢):
P6  ‚Üî P6
P8  ‚Üî P8
P10 ‚Üî P10

GND (1 ‡∏™‡∏≤‡∏¢):
GND ‚Üî GND
```

---

## ‚ö†Ô∏è **‡∏Ç‡πâ‡∏≠‡∏ú‡∏¥‡∏î‡∏û‡∏•‡∏≤‡∏î‡∏ó‡∏µ‡πà‡∏û‡∏ö‡∏ö‡πà‡∏≠‡∏¢:**

### **‚ùå ‡∏ú‡∏¥‡∏î: ‡∏Ñ‡∏¥‡∏î‡∏ß‡πà‡∏≤‡∏ï‡πâ‡∏≠‡∏á‡∏™‡∏•‡∏±‡∏ö‡∏™‡∏≤‡∏¢ (Cross-over)**
```
‡∏ú‡∏¥‡∏î: P5 (#2) ‚Üí P11 (#1)  ‚ùå
‡∏ú‡∏¥‡∏î: P7 (#2) ‚Üí P14 (#1)  ‚ùå
```

### **‚úÖ ‡∏ñ‡∏π‡∏Å: ‡∏ï‡πà‡∏≠‡∏ï‡∏£‡∏á‡∏Å‡∏±‡∏ô (Straight-through)**
```
‡∏ñ‡∏π‡∏Å: P5 (#2) ‚Üî P5 (#1)  ‚úÖ
‡∏ñ‡∏π‡∏Å: P7 (#2) ‚Üî P7 (#1)  ‚úÖ
```

**‡πÄ‡∏´‡∏ï‡∏∏‡∏ú‡∏•:**
- UCF files ‡∏Å‡∏≥‡∏´‡∏ô‡∏î pin ‡πÑ‡∏ß‡πâ‡πÅ‡∏•‡πâ‡∏ß‡∏ß‡πà‡∏≤ **‡∏ï‡πà‡∏≠‡∏ï‡∏£‡∏á‡∏Å‡∏±‡∏ô**
- FPGA #2 ‡∏°‡∏µ TX (P5,P7,P9) ‡πÅ‡∏•‡∏∞ RX (P11,P14,P16,P21)
- FPGA #1 ‡∏°‡∏µ RX (P5,P7,P9) ‡πÅ‡∏•‡∏∞ TX (P11,P14,P16,P21)
- ‡∏Å‡∏≤‡∏£‡∏ï‡πà‡∏≠‡∏ï‡∏£‡∏á P-to-P ‡∏ó‡∏≥‡πÉ‡∏´‡πâ TX‚ÜíRX ‡∏≠‡∏±‡∏ï‡πÇ‡∏ô‡∏°‡∏±‡∏ï‡∏¥

---

## üéØ **Data Flow:**

```
FPGA #2 ‚Üí FPGA #1 (‡∏™‡πà‡∏á‡∏Ñ‡∏≥‡∏ó‡∏≤‡∏¢):
serial_tx_data (P5)  ‚Üí serial_rx_data (P5)
serial_tx_clk (P7)   ‚Üí serial_rx_clk (P7)
data_valid (P9)      ‚Üí data_valid (P9)

FPGA #1 ‚Üí FPGA #2 (‡∏™‡πà‡∏á‡∏ú‡∏•‡∏•‡∏±‡∏û‡∏ò‡πå):
serial_tx_data (P11) ‚Üí serial_rx_data (P11)
serial_tx_clk (P14)  ‚Üí serial_rx_clk (P14)
acknowledge (P16)    ‚Üí acknowledge (P16)
result_valid (P21)   ‚Üí result_valid (P21)

FPGA #1 ‚Üí FPGA #2 (‡∏™‡∏ñ‡∏≤‡∏ô‡∏∞‡πÄ‡∏Å‡∏°):
game_status[2:0] (P6,P8,P10) ‚Üí game_status[2:0] (P6,P8,P10)
```

---

## ‚úÖ **Checklist ‡∏Å‡πà‡∏≠‡∏ô‡πÄ‡∏õ‡∏¥‡∏î‡πÄ‡∏Ñ‡∏£‡∏∑‡πà‡∏≠‡∏á:**

```
‚òê P5  ‡πÄ‡∏ä‡∏∑‡πà‡∏≠‡∏°‡∏ï‡πà‡∏≠‡∏Å‡∏±‡∏ô  ‚úì
‚òê P7  ‡πÄ‡∏ä‡∏∑‡πà‡∏≠‡∏°‡∏ï‡πà‡∏≠‡∏Å‡∏±‡∏ô  ‚úì
‚òê P9  ‡πÄ‡∏ä‡∏∑‡πà‡∏≠‡∏°‡∏ï‡πà‡∏≠‡∏Å‡∏±‡∏ô  ‚úì
‚òê P11 ‡πÄ‡∏ä‡∏∑‡πà‡∏≠‡∏°‡∏ï‡πà‡∏≠‡∏Å‡∏±‡∏ô  ‚úì
‚òê P14 ‡πÄ‡∏ä‡∏∑‡πà‡∏≠‡∏°‡∏ï‡πà‡∏≠‡∏Å‡∏±‡∏ô  ‚úì
‚òê P16 ‡πÄ‡∏ä‡∏∑‡πà‡∏≠‡∏°‡∏ï‡πà‡∏≠‡∏Å‡∏±‡∏ô  ‚úì
‚òê P21 ‡πÄ‡∏ä‡∏∑‡πà‡∏≠‡∏°‡∏ï‡πà‡∏≠‡∏Å‡∏±‡∏ô  ‚úì
‚òê P6  ‡πÄ‡∏ä‡∏∑‡πà‡∏≠‡∏°‡∏ï‡πà‡∏≠‡∏Å‡∏±‡∏ô  ‚úì
‚òê P8  ‡πÄ‡∏ä‡∏∑‡πà‡∏≠‡∏°‡∏ï‡πà‡∏≠‡∏Å‡∏±‡∏ô  ‚úì
‚òê P10 ‡πÄ‡∏ä‡∏∑‡πà‡∏≠‡∏°‡∏ï‡πà‡∏≠‡∏Å‡∏±‡∏ô  ‚úì
‚òê GND ‡πÄ‡∏ä‡∏∑‡πà‡∏≠‡∏°‡∏ï‡πà‡∏≠‡∏Å‡∏±‡∏ô  ‚úì (‡∏™‡∏≥‡∏Ñ‡∏±‡∏ç!)
```

**‡∏ï‡∏£‡∏ß‡∏à‡∏™‡∏≠‡∏ö‡∏î‡πâ‡∏ß‡∏¢ Multimeter:**
```
‚òê ‡∏ó‡∏∏‡∏Å pin ‡∏°‡∏µ continuity (beep)
‚òê ‡πÑ‡∏°‡πà‡∏°‡∏µ short circuit
‚òê GND ‡∏ï‡πà‡∏≠‡∏ñ‡∏π‡∏Å‡∏ï‡πâ‡∏≠‡∏á
```

---

## üîç **‡∏Å‡∏≤‡∏£‡∏ï‡∏£‡∏ß‡∏à‡∏™‡∏≠‡∏ö‡∏î‡πâ‡∏ß‡∏¢ UCF Files:**

### **FPGA #2 (fpga2_constraints_3bit_rgb_Version2.ucf):**
```vhdl
-- TX (Output from FPGA #2)
NET "serial_tx_data" LOC = P5   -- K1-15
NET "serial_tx_clk"  LOC = P7   -- K1-13
NET "data_valid"     LOC = P9   -- K1-11

-- RX (Input to FPGA #2)
NET "serial_rx_data" LOC = P11  -- K1-9
NET "serial_rx_clk"  LOC = P14  -- K1-7
NET "acknowledge"    LOC = P16  -- K1-5
NET "result_valid"   LOC = P21  -- K1-3
```

### **FPGA #1 (fpga1_constraints_final.ucf):**
```vhdl
-- RX (Input to FPGA #1)
NET "serial_rx_data" LOC = P5   -- K1-15
NET "serial_rx_clk"  LOC = P7   -- K1-13
NET "data_valid"     LOC = P9   -- K1-11

-- TX (Output from FPGA #1)
NET "serial_tx_data" LOC = P11  -- K1-9
NET "serial_tx_clk"  LOC = P14  -- K1-7
NET "acknowledge"    LOC = P16  -- K1-5
NET "result_valid"   LOC = P21  -- K1-3
```

**‡∏™‡∏£‡∏∏‡∏õ:** ‡∏ï‡πà‡∏≠‡∏ï‡∏£‡∏á‡∏Å‡∏±‡∏ô‡∏ó‡∏∏‡∏Å pin! (P5‚ÜîP5, P7‚ÜîP7, ...)

---

## üèÜ **‡∏¢‡∏∑‡∏ô‡∏¢‡∏±‡∏ô‡∏Ñ‡∏ß‡∏≤‡∏°‡∏ñ‡∏π‡∏Å‡∏ï‡πâ‡∏≠‡∏á:**

‚úÖ ‡∏ï‡∏£‡∏ß‡∏à‡∏™‡∏≠‡∏ö‡∏à‡∏≤‡∏Å UCF files ‡πÅ‡∏•‡πâ‡∏ß
‚úÖ ‡∏ï‡πà‡∏≠‡∏ï‡∏£‡∏á‡∏Å‡∏±‡∏ô (Pin-to-Pin) ‡∏ó‡∏∏‡∏Å pin
‚úÖ ‡πÑ‡∏°‡πà‡∏ï‡πâ‡∏≠‡∏á‡∏™‡∏•‡∏±‡∏ö‡∏™‡∏≤‡∏¢ (No cross-over)
‚úÖ ‡πÉ‡∏ä‡πâ Ribbon Cable ‡∏ï‡πà‡∏≠‡∏ï‡∏£‡∏á‡πÑ‡∏î‡πâ‡πÄ‡∏•‡∏¢

---

**‡∏´‡∏°‡∏≤‡∏¢‡πÄ‡∏´‡∏ï‡∏∏:** ‡πÄ‡∏≠‡∏Å‡∏™‡∏≤‡∏£‡∏ô‡∏µ‡πâ‡∏ï‡∏£‡∏ß‡∏à‡∏™‡∏≠‡∏ö‡∏Ñ‡∏ß‡∏≤‡∏°‡∏ñ‡∏π‡∏Å‡∏ï‡πâ‡∏≠‡∏á‡∏à‡∏≤‡∏Å UCF files ‡πÅ‡∏•‡πâ‡∏ß (‡∏ì ‡∏ß‡∏±‡∏ô‡∏ó‡∏µ‡πà 4 ‡∏û.‡∏¢. 2568)
