// Seed: 3788469074
module module_0;
  logic id_1, id_2;
  wire id_3;
  wire id_4;
endmodule
module module_1 #(
    parameter id_2 = 32'd62,
    parameter id_3 = 32'd70,
    parameter id_4 = 32'd96
) (
    input wor id_0,
    output wire void id_1,
    input wor _id_2,
    input supply0 _id_3,
    input supply1 _id_4,
    output tri0 id_5[1 'b0 : id_3],
    input uwire id_6,
    input wand id_7
);
  logic [-1 : -1 'b0] id_9;
  ;
  assign id_9 = -1;
  wire id_10;
  localparam id_11 = -1;
  module_0 modCall_1 ();
  logic [7:0] id_12, id_13;
  wire [~  1 : id_4  ^  id_2] id_14;
  assign id_14 = id_3;
  assign id_13[""] = id_4;
  logic id_15;
endmodule
