# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../detector.srcs/sources_1/ip/clk_wiz_0" \
"../../../../detector.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../../detector.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" \
"../../../../detector.srcs/sources_1/ip/ila_0/sim/ila_0.v" \
"../../../../detector.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" \
"../../../../detector.srcs/sources_1/imports/new/AD9220_ReadModule.v" \
"../../../../detector.srcs/sources_1/imports/new/AD9220_ReadTEST.v" \
"../../../../detector.srcs/sources_1/imports/new/TriggerModule.v" \
"../../../../detector.srcs/sources_1/imports/new/data_process.v" \
"../../../../detector.srcs/sources_1/imports/new/fifo_rd.v" \
"../../../../detector.srcs/sources_1/imports/new/fifo_wr.v" \
"../../../../detector.srcs/sources_1/imports/new/pre_trigger.v" \
"../../../../detector.srcs/sources_1/imports/new/simple_trigger.v" \
"../../../../detector.srcs/sources_1/imports/new/top_module.v" \
"../../../../detector.srcs/sources_1/imports/new/top_uart_send.v" \
"../../../../detector.srcs/sources_1/imports/new/uart_send.v" \

sv xil_defaultlib  --include "../../../../detector.srcs/sources_1/ip/clk_wiz_0" \
"../../../../detector.srcs/sim_1/imports/new/tb_topmodule.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
