// Seed: 1535520970
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_4, id_5, id_6;
  id_7(
      1'd0, id_2
  );
  assign id_5 = 1;
  wire id_8;
endmodule
module module_1;
  reg id_2, id_3, id_4;
  assign id_1 = 1'h0;
  always id_2 <= id_3;
  initial id_1 <= id_2;
  wire id_5;
  id_6(
      .id_0(1), .id_1(id_2), .id_2(1'h0), .id_3(), .id_4(id_3), .id_5(), .product(1)
  );
  wire id_7;
  module_0(
      id_5, id_5, id_7
  );
  wire id_8;
endmodule
