[
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Dataflow|Dataflow>io_dMemIO_req_valid",
    "sources":[
      "~Dataflow|Dataflow>io_iMemIO_resp_bits_data"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Dataflow|Dataflow>io_dMemIO_req_bits_addr",
    "sources":[
      "~Dataflow|Dataflow>io_iMemIO_resp_bits_data"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Dataflow|Dataflow>io_dMemIO_req_bits_mask",
    "sources":[
      "~Dataflow|Dataflow>io_iMemIO_resp_bits_data"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Dataflow|Dataflow>io_dMemIO_req_bits_data",
    "sources":[
      "~Dataflow|Dataflow>io_iMemIO_resp_bits_data"
    ]
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  }
]