{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1555961725026 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1555961725026 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 22 15:35:24 2019 " "Processing started: Mon Apr 22 15:35:24 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1555961725026 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555961725026 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Filter -c Filter " "Command: quartus_map --read_settings_files=on --write_settings_files=off Filter -c Filter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555961725026 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1555961725750 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1555961725750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpet-561/lab_9/src/multiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpet-561/lab_9/src/multiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplier-SYN " "Found design unit 1: Multiplier-SYN" {  } { { "../src/Multiplier.vhd" "" { Text "S:/CPET-561/Lab_9/src/Multiplier.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555961733855 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplier " "Found entity 1: Multiplier" {  } { { "../src/Multiplier.vhd" "" { Text "S:/CPET-561/Lab_9/src/Multiplier.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555961733855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555961733855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpet-561/lab_9/src/filter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpet-561/lab_9/src/filter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Filter-beh " "Found design unit 1: Filter-beh" {  } { { "../src/Filter.vhd" "" { Text "S:/CPET-561/Lab_9/src/Filter.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555961733865 ""} { "Info" "ISGN_ENTITY_NAME" "1 Filter " "Found entity 1: Filter" {  } { { "../src/Filter.vhd" "" { Text "S:/CPET-561/Lab_9/src/Filter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555961733865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555961733865 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Filter " "Elaborating entity \"Filter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1555961733915 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Filter_array Filter.vhd(35) " "VHDL Signal Declaration warning at Filter.vhd(35): used explicit default value for signal \"Filter_array\" because signal was never assigned a value" {  } { { "../src/Filter.vhd" "" { Text "S:/CPET-561/Lab_9/src/Filter.vhd" 35 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1555961733915 "|Filter"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Registers Filter.vhd(98) " "VHDL Signal Declaration warning at Filter.vhd(98): used implicit default value for signal \"Registers\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src/Filter.vhd" "" { Text "S:/CPET-561/Lab_9/src/Filter.vhd" 98 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1555961733915 "|Filter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplier Multiplier:\\Filtering:0:REGX " "Elaborating entity \"Multiplier\" for hierarchy \"Multiplier:\\Filtering:0:REGX\"" {  } { { "../src/Filter.vhd" "\\Filtering:0:REGX" { Text "S:/CPET-561/Lab_9/src/Filter.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555961733995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult Multiplier:\\Filtering:0:REGX\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"Multiplier:\\Filtering:0:REGX\|lpm_mult:lpm_mult_component\"" {  } { { "../src/Multiplier.vhd" "lpm_mult_component" { Text "S:/CPET-561/Lab_9/src/Multiplier.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555961734035 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Multiplier:\\Filtering:0:REGX\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"Multiplier:\\Filtering:0:REGX\|lpm_mult:lpm_mult_component\"" {  } { { "../src/Multiplier.vhd" "" { Text "S:/CPET-561/Lab_9/src/Multiplier.vhd" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555961734045 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Multiplier:\\Filtering:0:REGX\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"Multiplier:\\Filtering:0:REGX\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555961734045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555961734045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555961734045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 16 " "Parameter \"lpm_widtha\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555961734045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 16 " "Parameter \"lpm_widthb\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555961734045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 32 " "Parameter \"lpm_widthp\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555961734045 ""}  } { { "../src/Multiplier.vhd" "" { Text "S:/CPET-561/Lab_9/src/Multiplier.vhd" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555961734045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_71n.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_71n.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_71n " "Found entity 1: mult_71n" {  } { { "db/mult_71n.v" "" { Text "S:/CPET-561/Lab_9/Dummy Project/db/mult_71n.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555961734075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555961734075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_71n Multiplier:\\Filtering:0:REGX\|lpm_mult:lpm_mult_component\|mult_71n:auto_generated " "Elaborating entity \"mult_71n\" for hierarchy \"Multiplier:\\Filtering:0:REGX\|lpm_mult:lpm_mult_component\|mult_71n:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555961734085 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1555961735205 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "index\[0\] Low " "Register index\[0\] will power up to Low" {  } { { "../src/Filter.vhd" "" { Text "S:/CPET-561/Lab_9/src/Filter.vhd" 149 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1555961735305 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1555961735305 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1555961735946 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555961735946 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address " "No output dependent on input pin \"address\"" {  } { { "../src/Filter.vhd" "" { Text "S:/CPET-561/Lab_9/src/Filter.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555961736246 "|Filter|address"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1555961736246 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "454 " "Implemented 454 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1555961736246 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1555961736246 ""} { "Info" "ICUT_CUT_TM_LCELLS" "401 " "Implemented 401 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1555961736246 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "17 " "Implemented 17 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1555961736246 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1555961736246 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "810 " "Peak virtual memory: 810 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1555961736346 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 22 15:35:36 2019 " "Processing ended: Mon Apr 22 15:35:36 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1555961736346 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1555961736346 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1555961736346 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1555961736346 ""}
