# compile vhdl design source files
vhdl xil_defaultlib  "../../../ECE524_Homework1.srcs/sources_1/new/Q11.vhd"
vhdl xil_defaultlib  "../../../ECE524_Homework1.srcs/sim_Q11/new/Q11_tb.vhd"

# Do not sort compile order
nosort
