$date
	Fri Nov 19 15:41:18 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module main $end
$var wire 2 ! out [1:0] $end
$var wire 1 " full $end
$var reg 1 # clk $end
$var reg 2 $ in [1:0] $end
$var reg 1 % pop $end
$var reg 1 & push $end
$var reg 1 ' reset $end
$var integer 32 ( failure [31:0] $end
$scope module f $end
$var wire 1 # clk $end
$var wire 1 " full $end
$var wire 2 ) in [1:0] $end
$var wire 2 * out [1:0] $end
$var wire 1 % pop $end
$var wire 1 & push $end
$var wire 1 ' reset $end
$var reg 8 + fifo [7:0] $end
$var reg 1 , full_fifo $end
$var reg 2 - word [1:0] $end
$var integer 32 . n [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 .
bx -
0,
b0 +
bx *
bx )
b0 (
x'
x&
x%
bx $
0#
0"
bx !
$end
#5
1#
#10
b0 !
b0 *
b0 -
0#
0%
0&
b0 $
b0 )
1'
#15
1#
#20
0#
#25
1#
#30
0#
0'
#35
1#
#40
0#
b1 $
b1 )
1&
#45
b1000000 +
b1 !
b1 *
b1 -
b1 .
1#
#50
0#
0&
#55
1#
#60
0#
#65
1#
#70
0#
b10 $
b10 )
1&
#75
b10 .
b10010000 +
1#
#80
0#
0&
#85
1#
#90
0#
#95
1#
#100
0#
b11 $
b11 )
1&
#105
b11 .
b11100100 +
1#
#110
0#
0&
#115
1#
#120
0#
#125
1#
#130
0#
1&
#135
1"
1,
b100 .
b11111001 +
1#
#140
0#
0&
#145
1#
#150
0#
#155
1#
#160
0#
1&
#165
1#
#170
0#
0&
#175
1#
#180
0#
#185
1#
#190
0#
b0 $
b0 )
1%
#195
b11111000 +
0"
0,
b11 .
1#
#200
0#
0%
#205
1#
#210
0#
#215
1#
#220
0#
1%
#225
b10 .
b11110000 +
b10 !
b10 *
b10 -
1#
#230
0#
0%
#235
1#
#240
0#
#245
1#
#250
0#
b10 $
b10 )
1&
1%
#255
b10110000 +
b11 !
b11 *
b11 -
1#
#260
0#
0&
0%
#265
1#
#270
0#
#275
1#
#280
0#
