/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire [18:0] _08_;
  wire [8:0] _09_;
  wire [37:0] _10_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_44z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire celloutsig_0_56z;
  wire celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_61z;
  wire celloutsig_0_62z;
  wire celloutsig_0_63z;
  wire celloutsig_0_67z;
  wire celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~((in_data[70] | in_data[77]) & (in_data[87] | in_data[82]));
  assign celloutsig_0_20z = ~((celloutsig_0_1z | celloutsig_0_17z) & (_00_ | celloutsig_0_10z));
  assign celloutsig_0_21z = ~((celloutsig_0_5z | celloutsig_0_13z) & (celloutsig_0_11z | celloutsig_0_15z));
  assign celloutsig_0_2z = ~((celloutsig_0_0z | celloutsig_0_0z) & (celloutsig_0_0z | celloutsig_0_1z));
  assign celloutsig_0_22z = ~((celloutsig_0_17z | celloutsig_0_10z) & (celloutsig_0_5z | celloutsig_0_17z));
  assign celloutsig_0_23z = ~((celloutsig_0_5z | celloutsig_0_14z) & (celloutsig_0_14z | celloutsig_0_0z));
  assign celloutsig_0_24z = ~((celloutsig_0_3z | celloutsig_0_6z) & (celloutsig_0_4z | celloutsig_0_22z));
  assign celloutsig_0_25z = ~((celloutsig_0_22z | celloutsig_0_6z) & (celloutsig_0_23z | celloutsig_0_22z));
  assign celloutsig_0_26z = ~((celloutsig_0_20z | celloutsig_0_5z) & (celloutsig_0_12z | celloutsig_0_8z));
  assign celloutsig_0_27z = ~((celloutsig_0_8z | celloutsig_0_11z) & (celloutsig_0_0z | celloutsig_0_4z));
  assign celloutsig_0_28z = ~((celloutsig_0_5z | celloutsig_0_0z) & (celloutsig_0_6z | celloutsig_0_16z));
  assign celloutsig_0_30z = ~((celloutsig_0_8z | celloutsig_0_14z) & (celloutsig_0_26z | celloutsig_0_16z));
  assign celloutsig_0_31z = ~((celloutsig_0_23z | celloutsig_0_24z) & (celloutsig_0_20z | celloutsig_0_27z));
  assign celloutsig_0_3z = ~((celloutsig_0_1z | celloutsig_0_1z) & (celloutsig_0_2z | celloutsig_0_0z));
  assign celloutsig_0_32z = ~((celloutsig_0_14z | celloutsig_0_17z) & (celloutsig_0_25z | _01_));
  assign celloutsig_0_33z = ~((celloutsig_0_16z | celloutsig_0_16z) & (celloutsig_0_15z | celloutsig_0_21z));
  assign celloutsig_0_34z = ~((celloutsig_0_5z | celloutsig_0_28z) & (celloutsig_0_19z | celloutsig_0_14z));
  assign celloutsig_0_35z = ~((_02_ | celloutsig_0_22z) & (celloutsig_0_27z | celloutsig_0_18z));
  assign celloutsig_0_36z = ~((celloutsig_0_35z | celloutsig_0_18z) & (celloutsig_0_17z | in_data[94]));
  assign celloutsig_0_38z = ~((celloutsig_0_6z | celloutsig_0_35z) & (_01_ | celloutsig_0_28z));
  assign celloutsig_0_39z = ~((in_data[48] | celloutsig_0_16z) & (celloutsig_0_38z | celloutsig_0_33z));
  assign celloutsig_0_40z = ~((celloutsig_0_26z | celloutsig_0_18z) & (celloutsig_0_0z | celloutsig_0_36z));
  assign celloutsig_0_41z = ~((celloutsig_0_40z | celloutsig_0_28z) & (celloutsig_0_13z | celloutsig_0_28z));
  assign celloutsig_0_4z = ~((celloutsig_0_2z | celloutsig_0_0z) & (celloutsig_0_0z | celloutsig_0_2z));
  assign celloutsig_0_42z = ~((celloutsig_0_6z | celloutsig_0_28z) & (celloutsig_0_1z | celloutsig_0_24z));
  assign celloutsig_0_44z = ~((_04_ | celloutsig_0_40z) & (celloutsig_0_17z | celloutsig_0_8z));
  assign celloutsig_0_46z = ~((celloutsig_0_30z | celloutsig_0_14z) & (celloutsig_0_13z | celloutsig_0_9z));
  assign celloutsig_0_47z = ~((celloutsig_0_13z | celloutsig_0_33z) & (celloutsig_0_24z | celloutsig_0_36z));
  assign celloutsig_0_48z = ~((celloutsig_0_13z | celloutsig_0_14z) & (celloutsig_0_3z | celloutsig_0_3z));
  assign celloutsig_0_49z = ~((celloutsig_0_34z | celloutsig_0_17z) & (celloutsig_0_42z | celloutsig_0_42z));
  assign celloutsig_0_50z = ~((celloutsig_0_38z | celloutsig_0_5z) & (celloutsig_0_32z | celloutsig_0_14z));
  assign celloutsig_0_51z = ~((celloutsig_0_38z | celloutsig_0_19z) & (celloutsig_0_34z | celloutsig_0_38z));
  assign celloutsig_0_5z = ~((in_data[74] | celloutsig_0_4z) & (celloutsig_0_0z | celloutsig_0_1z));
  assign celloutsig_0_52z = ~((celloutsig_0_19z | celloutsig_0_2z) & (_02_ | celloutsig_0_12z));
  assign celloutsig_0_53z = ~((celloutsig_0_6z | celloutsig_0_0z) & (celloutsig_0_14z | celloutsig_0_10z));
  assign celloutsig_0_56z = ~((celloutsig_0_42z | celloutsig_0_26z) & (celloutsig_0_23z | celloutsig_0_34z));
  assign celloutsig_0_60z = ~((celloutsig_0_41z | celloutsig_0_15z) & (celloutsig_0_21z | celloutsig_0_14z));
  assign celloutsig_0_61z = ~((celloutsig_0_42z | celloutsig_0_53z) & (celloutsig_0_10z | celloutsig_0_49z));
  assign celloutsig_0_6z = ~((celloutsig_0_3z | celloutsig_0_5z) & (celloutsig_0_2z | celloutsig_0_5z));
  assign celloutsig_0_62z = ~((celloutsig_0_13z | celloutsig_0_34z) & (celloutsig_0_33z | celloutsig_0_61z));
  assign celloutsig_0_63z = ~((celloutsig_0_53z | celloutsig_0_12z) & (celloutsig_0_25z | celloutsig_0_48z));
  assign celloutsig_0_67z = ~((_05_ | _01_) & (celloutsig_0_2z | celloutsig_0_16z));
  assign celloutsig_1_0z = ~((in_data[166] | in_data[115]) & (in_data[107] | in_data[157]));
  assign celloutsig_1_1z = ~((in_data[162] | in_data[135]) & (in_data[108] | celloutsig_1_0z));
  assign celloutsig_1_2z = ~((celloutsig_1_1z | celloutsig_1_1z) & (celloutsig_1_0z | celloutsig_1_1z));
  assign celloutsig_1_3z = ~((celloutsig_1_2z | celloutsig_1_1z) & (celloutsig_1_1z | in_data[177]));
  assign celloutsig_1_4z = ~((in_data[147] | celloutsig_1_1z) & (celloutsig_1_1z | celloutsig_1_3z));
  assign celloutsig_1_5z = ~((celloutsig_1_0z | in_data[124]) & (celloutsig_1_3z | celloutsig_1_0z));
  assign celloutsig_1_7z = ~((celloutsig_1_1z | celloutsig_1_4z) & (celloutsig_1_2z | celloutsig_1_4z));
  assign celloutsig_1_8z = ~((celloutsig_1_3z | celloutsig_1_1z) & (celloutsig_1_0z | celloutsig_1_7z));
  assign celloutsig_1_9z = ~((celloutsig_1_4z | celloutsig_1_1z) & (celloutsig_1_8z | celloutsig_1_7z));
  assign celloutsig_1_10z = ~((celloutsig_1_4z | celloutsig_1_2z) & (celloutsig_1_0z | celloutsig_1_7z));
  assign celloutsig_0_8z = ~((in_data[46] | celloutsig_0_4z) & (celloutsig_0_0z | celloutsig_0_6z));
  assign celloutsig_1_15z = ~((celloutsig_1_4z | celloutsig_1_5z) & (celloutsig_1_10z | celloutsig_1_8z));
  assign celloutsig_1_17z = ~((celloutsig_1_9z | celloutsig_1_15z) & (celloutsig_1_2z | celloutsig_1_7z));
  assign celloutsig_1_19z = ~((celloutsig_1_17z | in_data[139]) & (celloutsig_1_2z | celloutsig_1_9z));
  assign celloutsig_0_9z = ~((celloutsig_0_6z | celloutsig_0_3z) & (celloutsig_0_8z | celloutsig_0_8z));
  assign celloutsig_0_10z = ~((celloutsig_0_2z | celloutsig_0_4z) & (celloutsig_0_9z | celloutsig_0_1z));
  assign celloutsig_0_11z = ~((celloutsig_0_8z | celloutsig_0_1z) & (celloutsig_0_3z | celloutsig_0_3z));
  assign celloutsig_0_1z = ~((celloutsig_0_0z | celloutsig_0_0z) & (celloutsig_0_0z | in_data[24]));
  assign celloutsig_0_12z = ~((_06_ | celloutsig_0_1z) & (celloutsig_0_10z | celloutsig_0_3z));
  assign celloutsig_0_13z = ~((_02_ | celloutsig_0_6z) & (in_data[80] | celloutsig_0_1z));
  assign celloutsig_0_14z = ~((celloutsig_0_13z | celloutsig_0_8z) & (celloutsig_0_11z | celloutsig_0_10z));
  assign celloutsig_0_15z = ~((_07_ | celloutsig_0_3z) & (celloutsig_0_3z | celloutsig_0_8z));
  assign celloutsig_0_16z = ~((in_data[46] | celloutsig_0_14z) & (celloutsig_0_5z | celloutsig_0_5z));
  assign celloutsig_0_17z = ~((celloutsig_0_5z | celloutsig_0_9z) & (celloutsig_0_9z | in_data[64]));
  assign celloutsig_0_18z = ~((celloutsig_0_4z | celloutsig_0_15z) & (celloutsig_0_13z | celloutsig_0_8z));
  assign celloutsig_0_19z = ~((_00_ | celloutsig_0_12z) & (celloutsig_0_9z | celloutsig_0_12z));
  reg [18:0] _79_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _79_ <= 19'h00000;
    else _79_ <= { in_data[46:31], celloutsig_0_11z, celloutsig_0_23z, celloutsig_0_13z };
  assign { _04_, _08_[17:11], _03_, _08_[9:7], _01_, _08_[5:0] } = _79_;
  reg [8:0] _80_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _80_ <= 9'h000;
    else _80_ <= { in_data[80:77], celloutsig_0_50z, celloutsig_0_14z, celloutsig_0_17z, celloutsig_0_42z, celloutsig_0_12z };
  assign { _09_[8:2], _05_, _09_[0] } = _80_;
  reg [5:0] _81_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _81_ <= 6'h00;
    else _81_ <= { _07_, celloutsig_0_61z, celloutsig_0_51z, celloutsig_0_10z, celloutsig_0_41z, celloutsig_0_24z };
  assign out_data[37:32] = _81_;
  reg [37:0] _82_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _82_ <= 38'h0000000000;
    else _82_ <= { _08_[5:2], celloutsig_0_46z, celloutsig_0_20z, celloutsig_0_31z, celloutsig_0_56z, celloutsig_0_47z, celloutsig_0_17z, celloutsig_0_34z, celloutsig_0_39z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_22z, celloutsig_0_13z, celloutsig_0_56z, celloutsig_0_6z, celloutsig_0_50z, celloutsig_0_20z, celloutsig_0_3z, celloutsig_0_51z, celloutsig_0_2z, celloutsig_0_63z, celloutsig_0_63z, celloutsig_0_62z, celloutsig_0_52z, celloutsig_0_23z, celloutsig_0_67z, celloutsig_0_47z, celloutsig_0_24z, celloutsig_0_9z, celloutsig_0_21z, celloutsig_0_44z, celloutsig_0_60z, celloutsig_0_48z, celloutsig_0_13z };
  assign { _10_[37:32], out_data[31:0] } = _82_;
  reg [3:0] _83_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _83_ <= 4'h0;
    else _83_ <= { celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z };
  assign { _07_, _00_, _06_, _02_ } = _83_;
  reg [2:0] _84_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _84_ <= 3'h0;
    else _84_ <= { in_data[176:175], celloutsig_1_15z };
  assign out_data[130:128] = _84_;
  assign { _08_[18], _08_[10], _08_[6] } = { _04_, _03_, _01_ };
  assign _09_[1] = _05_;
  assign _10_[31:0] = out_data[31:0];
  assign out_data[96] = celloutsig_1_19z;
endmodule
