// Seed: 2833356793
module module_0 (
    input tri1 id_0,
    input tri0 id_1
);
  assign id_3 = 1;
  assign id_3 = 1;
  assign id_3 = 1;
  assign #(1'b0) id_3 = id_1;
endmodule
module module_1 (
    output wire id_0,
    input supply0 id_1,
    input tri1 id_2,
    output tri0 id_3,
    input wand id_4,
    input supply0 id_5,
    input uwire id_6,
    output wire id_7,
    output uwire id_8,
    output tri1 id_9,
    input wire id_10,
    output tri0 id_11,
    input uwire id_12,
    output tri id_13,
    output supply1 id_14
    , id_17,
    input supply1 id_15
);
  always @*;
  wor  id_18;
  wire id_19;
  assign id_11 = id_18;
  wire id_20;
  module_0 modCall_1 (
      id_15,
      id_1
  );
  assign modCall_1.type_0 = 0;
endmodule
