// Seed: 2688866030
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output id_6;
  input id_5;
  input id_4;
  output id_3;
  input id_2;
  input id_1;
  initial begin
    if (1) id_6 <= id_2;
  end
  reg id_6 = 1;
  assign id_6 = id_6;
endmodule
