Generating HDL for page 13.63.02.1 E CH LAST INPUT CYCLE-ACC at 7/31/2020 9:58:31 AM
No existing test bench file D:\Users\jay\Schematics\IBM1410\VHDL\ALD_13_63_02_1_E_CH_LAST_INPUT_CYCLE_ACC_tb.vhdl, generating default test bench code.
Found combinatorial loop (need D FF) at output of gate at 4C
Found combinatorial loop (need D FF) at output of gate at 3C
Removed 1 outputs from Gate at 3D to ignored block(s) or identical signal names
Removed 1 outputs from Gate at 1E to ignored block(s) or identical signal names
Generating Statement for block at 4A with output pin(s) of OUT_4A_G
	and inputs of PS_E_CH_EXT_END_OF_TRANSFER,MS_E1_REG_FULL,MS_E2_REG_FULL
	and logic function of NAND
Generating Statement for block at 4B with output pin(s) of OUT_4B_G
	and inputs of PS_E_CYCLE,PS_E_CH_INPUT_MODE,PS_LOGIC_GATE_C_OR_T
	and logic function of NAND
Generating Statement for block at 4C with *latched* output pin(s) of OUT_4C_D_Latch
	and inputs of MS_LOGIC_GATE_B_OR_S,PS_INPUT_CYCLE,OUT_3C_R
	and logic function of NAND
Generating Statement for block at 3C with *latched* output pin(s) of OUT_3C_R_Latch, OUT_3C_R_Latch
	and inputs of OUT_4C_D,OUT_DOT_4B
	and logic function of NAND
Generating Statement for block at 3D with output pin(s) of OUT_3D_F, OUT_3D_F, OUT_3D_F
	and inputs of OUT_3C_R
	and logic function of NOT
Generating Statement for block at 2D with output pin(s) of OUT_2D_R
	and inputs of OUT_3D_F
	and logic function of NOT
Generating Statement for block at 2E with output pin(s) of OUT_2E_C, OUT_2E_C
	and inputs of OUT_3D_F,MS_F_CH_LAST_INPUT_CYCLE
	and logic function of NAND
Generating Statement for block at 1E with output pin(s) of OUT_1E_K
	and inputs of OUT_2E_C
	and logic function of EQUAL
Generating Statement for block at 1F with output pin(s) of OUT_1F_C
	and inputs of OUT_2E_C
	and logic function of NOT
Generating Statement for block at 4B with output pin(s) of OUT_DOT_4B
	and inputs of OUT_4A_G,OUT_4B_G
	and logic function of OR
Generating output sheet edge signal assignment to 
	signal MS_E_CH_LAST_INPUT_CYCLE
	from gate output OUT_3D_F
Generating output sheet edge signal assignment to 
	signal PS_E_CH_LAST_INPUT_CYCLE
	from gate output OUT_2D_R
Generating output sheet edge signal assignment to 
	signal PS_ANY_LAST_INPUT_CYCLE
	from gate output OUT_1E_K
Generating output sheet edge signal assignment to 
	signal MS_ANY_LAST_INPUT_CYCLE
	from gate output OUT_1F_C
Generating D Flip Flop for block at 4C
Generating D Flip Flop for block at 3C
