# Digital-System-2
This repository will contain the lab for Digital System 2. The lab will be developed using `Verilog` and `Xilinx Vivado`.

# Table of Content
1) [Lab 1  XOR implemented with NAND gates](https://github.com/jminjares4/Digital-System-2/tree/main/Lab%201)
2) [Lab 2 Hexadecimal Full Adder](https://github.com/jminjares4/Digital-System-2/tree/main/Lab%202)
3) [Lab 3 ASM implementation using Xilinx ISE HAWK](https://github.com/jminjares4/Digital-System-2/tree/main/Lab%203)

## Author:
* [**Jesus Minjares**](https://github.com/jminjares4)<br>
  * Master of Science in Computer Engineering<br>
[![Outlook](https://img.shields.io/badge/Microsoft_Outlook-0078D4?style=for-the-badge&logo=microsoft-outlook&logoColor=white&style=flat)](mailto:jminjares4@miners.utep.edu) 
[![LinkedIn](https://img.shields.io/badge/LinkedIn-0077B5?style=for-the-badge&logo=linkedin&logoColor=white&style=flat)](https://www.linkedin.com/in/jesus-minjares-157a21195/) [![GitHub](https://img.shields.io/badge/GitHub-100000?style=for-the-badge&logo=github&logoColor=white&style=flat)](https://github.com/jminjares4)