VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 9.4.0 on Linux-3.10.0-1160.62.1.el7.x86_64 x86_64
Build Info: Release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/11_13_2022_20_00_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/11_13_2022_20_00_01/share/raptor/etc/devices/gemini_latest/gemini_vpr.xml accumulator_post_synth.v --sdc_file accumulator_openfpga.sdc --route_chan_width 200 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --timing_report_npaths 100 --absorb_buffer_luts off --constant_net_method route --timing_report_detail detailed --post_place_timing_report accumulator_post_place_timing.rpt --device castor10x8_heterogeneous --gen_post_synthesis_netlist on --allow_dangling_combinational_nodes on --pack


Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/11_13_2022_20_00_01/share/raptor/etc/devices/gemini_latest/gemini_vpr.xml
Circuit name: accumulator_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'mmff' input port 'SI' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'mmff' output port 'SO' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 5: Model 'clock_inverter' input port 'a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 6: Model 'clock_inverter' output port 'z' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 7: Model 'inverter' input port 'a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'inverter' output port 'z' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 9: Model 'logic0' output port 'logic0' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 10: Model 'logic1' output port 'logic1' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 11: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 14: Model 'dsp_phy' output port 'dly_b_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 15: Model 'dsp_phy' output port 'z_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 16: Model 'RS_DSP' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'bram_phy' input port 'PL_DATA_i' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'bram_phy' input port 'PL_ADDR_i' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'bram_phy' input port 'PL_WEN_i' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'bram_phy' input port 'PL_REN_i' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'bram_phy' input port 'PL_ENA_i' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'bram_phy' input port 'PL_INIT_i' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'bram_phy' input port 'RAM_ID_i' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 37: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 38: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 39: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 40: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 41: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 42: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 43: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'io_corner[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'frac_lut[physical]' is defined by user to be disabled in packing
mode 'fa_2bit_block[physical]' is defined by user to be disabled in packing
mode 'fa_2bit_phy[default]' is defined by user to be disabled in packing
mode 'dsp_rtl[physical]' is defined by user to be disabled in packing
mode 'bram_rtl[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.09 seconds (max_rss 13.6 MiB, delta_rss +4.6 MiB)

Timing analysis: ON
Circuit netlist file: accumulator_post_synth.net
Circuit placement file: accumulator_post_synth.place
Circuit routing file: accumulator_post_synth.route
Circuit SDC file: accumulator_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: DISABLED
Router: DISABLED
Analysis: DISABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

# Building complex block graph
Warning 44: io[0].scan_reset[0] unconnected pin in architecture.
Warning 45: io_output[0].reset[0] unconnected pin in architecture.
Warning 46: io_input[0].reset[0] unconnected pin in architecture.
Warning 47: ff[0].R[0] unconnected pin in architecture.
Warning 48: ff[0].R[0] unconnected pin in architecture.
Warning 49: io_corner[0].scan_reset[0] unconnected pin in architecture.
Warning 50: io_output[0].reset[0] unconnected pin in architecture.
Warning 51: io_input[0].reset[0] unconnected pin in architecture.
Warning 52: ff[0].R[0] unconnected pin in architecture.
Warning 53: ff[0].R[0] unconnected pin in architecture.
Warning 54: flop_quad[0].ENABLE[0] unconnected pin in architecture.
Warning 55: flop_quad[1].ENABLE[0] unconnected pin in architecture.
Warning 56: flop_quad[0].ENABLE[0] unconnected pin in architecture.
Warning 57: flop_quad[1].ENABLE[0] unconnected pin in architecture.
Warning 58: flop_quad[0].ENABLE[0] unconnected pin in architecture.
Warning 59: flop_quad[1].ENABLE[0] unconnected pin in architecture.
Warning 60: flop_quad[0].ENABLE[0] unconnected pin in architecture.
Warning 61: flop_quad[1].ENABLE[0] unconnected pin in architecture.
Warning 62: dsp[0].I10[0] unconnected pin in architecture.
Warning 63: dsp[0].I10[1] unconnected pin in architecture.
Warning 64: dsp[0].I10[2] unconnected pin in architecture.
Warning 65: dsp[0].I10[3] unconnected pin in architecture.
Warning 66: dsp[0].I10[4] unconnected pin in architecture.
Warning 67: dsp[0].I10[5] unconnected pin in architecture.
Warning 68: dsp[0].I10[6] unconnected pin in architecture.
Warning 69: dsp[0].I10[7] unconnected pin in architecture.
Warning 70: dsp[0].I10[8] unconnected pin in architecture.
Warning 71: dsp[0].I10[9] unconnected pin in architecture.
Warning 72: dsp[0].I10[10] unconnected pin in architecture.
Warning 73: dsp[0].I10[11] unconnected pin in architecture.
Warning 74: dsp[0].I11[0] unconnected pin in architecture.
Warning 75: dsp[0].I11[1] unconnected pin in architecture.
Warning 76: dsp[0].I11[2] unconnected pin in architecture.
Warning 77: dsp[0].I11[3] unconnected pin in architecture.
Warning 78: dsp[0].I11[4] unconnected pin in architecture.
Warning 79: dsp[0].I11[5] unconnected pin in architecture.
Warning 80: dsp[0].I11[6] unconnected pin in architecture.
Warning 81: dsp[0].I11[7] unconnected pin in architecture.
Warning 82: dsp[0].I11[8] unconnected pin in architecture.
Warning 83: dsp[0].I11[9] unconnected pin in architecture.
Warning 84: dsp[0].I11[10] unconnected pin in architecture.
Warning 85: dsp[0].I11[11] unconnected pin in architecture.
Warning 86: dsp[0].IS1[0] unconnected pin in architecture.
Warning 87: dsp[0].IS1[1] unconnected pin in architecture.
Warning 88: dsp[0].IS1[2] unconnected pin in architecture.
Warning 89: dsp[0].IS1[3] unconnected pin in architecture.
Warning 90: dsp[0].IS1[4] unconnected pin in architecture.
Warning 91: dsp[0].IS1[5] unconnected pin in architecture.
Warning 92: dsp[0].I12[0] unconnected pin in architecture.
Warning 93: dsp[0].I12[1] unconnected pin in architecture.
Warning 94: dsp[0].I12[2] unconnected pin in architecture.
Warning 95: dsp[0].I12[3] unconnected pin in architecture.
Warning 96: dsp[0].I12[4] unconnected pin in architecture.
Warning 97: dsp[0].I12[5] unconnected pin in architecture.
Warning 98: dsp[0].I12[6] unconnected pin in architecture.
Warning 99: dsp[0].I12[7] unconnected pin in architecture.
Warning 100: dsp[0].I12[8] unconnected pin in architecture.
Warning 101: dsp[0].I12[9] unconnected pin in architecture.
Warning 102: dsp[0].I12[10] unconnected pin in architecture.
Warning 103: dsp[0].I12[11] unconnected pin in architecture.
Warning 104: dsp[0].IS2[0] unconnected pin in architecture.
Warning 105: dsp[0].IS2[1] unconnected pin in architecture.
Warning 106: dsp[0].IS2[2] unconnected pin in architecture.
Warning 107: dsp[0].IS2[3] unconnected pin in architecture.
Warning 108: dsp[0].IS2[4] unconnected pin in architecture.
Warning 109: dsp[0].IS2[5] unconnected pin in architecture.
Warning 110: acc_fir_i_opt[0].I[0] unconnected pin in architecture.
Warning 111: acc_fir_i_opt[1].I[0] unconnected pin in architecture.
Warning 112: acc_fir_i_opt[2].I[0] unconnected pin in architecture.
Warning 113: acc_fir_i_opt[3].I[0] unconnected pin in architecture.
Warning 114: acc_fir_i_opt[4].I[0] unconnected pin in architecture.
Warning 115: acc_fir_i_opt[5].I[0] unconnected pin in architecture.
Warning 116: feedback_opt[0].I[0] unconnected pin in architecture.
Warning 117: feedback_opt[1].I[0] unconnected pin in architecture.
Warning 118: feedback_opt[2].I[0] unconnected pin in architecture.
Warning 119: unsigned_a_opt[0].I[0] unconnected pin in architecture.
Warning 120: unsigned_b_opt[0].I[0] unconnected pin in architecture.
Warning 121: shift_right_opt[0].I[0] unconnected pin in architecture.
Warning 122: shift_right_opt[1].I[0] unconnected pin in architecture.
Warning 123: shift_right_opt[2].I[0] unconnected pin in architecture.
Warning 124: shift_right_opt[3].I[0] unconnected pin in architecture.
Warning 125: shift_right_opt[4].I[0] unconnected pin in architecture.
Warning 126: shift_right_opt[5].I[0] unconnected pin in architecture.
Warning 127: saturate_enable_opt[0].I[0] unconnected pin in architecture.
Warning 128: round_opt[0].I[0] unconnected pin in architecture.
Warning 129: subtract_opt[0].I[0] unconnected pin in architecture.
Warning 130: load_acc_opt[0].I[0] unconnected pin in architecture.
Warning 131: bram[0].PL_DATA_IN[0] unconnected pin in architecture.
Warning 132: bram[0].PL_DATA_IN[1] unconnected pin in architecture.
Warning 133: bram[0].PL_DATA_IN[2] unconnected pin in architecture.
Warning 134: bram[0].PL_DATA_IN[3] unconnected pin in architecture.
Warning 135: bram[0].PL_DATA_IN[4] unconnected pin in architecture.
Warning 136: bram[0].PL_DATA_IN[5] unconnected pin in architecture.
Warning 137: bram[0].PL_DATA_IN[6] unconnected pin in architecture.
Warning 138: bram[0].PL_DATA_IN[7] unconnected pin in architecture.
Warning 139: bram[0].PL_DATA_IN[8] unconnected pin in architecture.
Warning 140: bram[0].PL_DATA_IN[9] unconnected pin in architecture.
Warning 141: bram[0].PL_DATA_IN[10] unconnected pin in architecture.
Warning 142: bram[0].PL_DATA_IN[11] unconnected pin in architecture.
Warning 143: bram[0].PL_DATA_IN[12] unconnected pin in architecture.
Warning 144: bram[0].PL_DATA_IN[13] unconnected pin in architecture.
Warning 145: bram[0].PL_DATA_IN[14] unconnected pin in architecture.
Warning 146: bram[0].PL_DATA_IN[15] unconnected pin in architecture.
Warning 147: bram[0].PL_DATA_IN[16] unconnected pin in architecture.
Warning 148: bram[0].PL_DATA_IN[17] unconnected pin in architecture.
Warning 149: bram[0].PL_DATA_IN[18] unconnected pin in architecture.
Warning 150: bram[0].PL_DATA_IN[19] unconnected pin in architecture.
Warning 151: bram[0].PL_DATA_IN[20] unconnected pin in architecture.
Warning 152: bram[0].PL_DATA_IN[21] unconnected pin in architecture.
Warning 153: bram[0].PL_DATA_IN[22] unconnected pin in architecture.
Warning 154: bram[0].PL_DATA_IN[23] unconnected pin in architecture.
Warning 155: bram[0].PL_DATA_IN[24] unconnected pin in architecture.
Warning 156: bram[0].PL_DATA_IN[25] unconnected pin in architecture.
Warning 157: bram[0].PL_DATA_IN[26] unconnected pin in architecture.
Warning 158: bram[0].PL_DATA_IN[27] unconnected pin in architecture.
Warning 159: bram[0].PL_DATA_IN[28] unconnected pin in architecture.
Warning 160: bram[0].PL_DATA_IN[29] unconnected pin in architecture.
Warning 161: bram[0].PL_DATA_IN[30] unconnected pin in architecture.
Warning 162: bram[0].PL_DATA_IN[31] unconnected pin in architecture.
Warning 163: bram[0].PL_DATA_IN[32] unconnected pin in architecture.
Warning 164: bram[0].PL_DATA_IN[33] unconnected pin in architecture.
Warning 165: bram[0].PL_DATA_IN[34] unconnected pin in architecture.
Warning 166: bram[0].PL_DATA_IN[35] unconnected pin in architecture.
Warning 167: bram[0].PL_DATA_OUT[0] unconnected pin in architecture.
Warning 168: bram[0].PL_DATA_OUT[1] unconnected pin in architecture.
Warning 169: bram[0].PL_DATA_OUT[2] unconnected pin in architecture.
Warning 170: bram[0].PL_DATA_OUT[3] unconnected pin in architecture.
Warning 171: bram[0].PL_DATA_OUT[4] unconnected pin in architecture.
Warning 172: bram[0].PL_DATA_OUT[5] unconnected pin in architecture.
Warning 173: bram[0].PL_DATA_OUT[6] unconnected pin in architecture.
Warning 174: bram[0].PL_DATA_OUT[7] unconnected pin in architecture.
Warning 175: bram[0].PL_DATA_OUT[8] unconnected pin in architecture.
Warning 176: bram[0].PL_DATA_OUT[9] unconnected pin in architecture.
Warning 177: bram[0].PL_DATA_OUT[10] unconnected pin in architecture.
Warning 178: bram[0].PL_DATA_OUT[11] unconnected pin in architecture.
Warning 179: bram[0].PL_DATA_OUT[12] unconnected pin in architecture.
Warning 180: bram[0].PL_DATA_OUT[13] unconnected pin in architecture.
Warning 181: bram[0].PL_DATA_OUT[14] unconnected pin in architecture.
Warning 182: bram[0].PL_DATA_OUT[15] unconnected pin in architecture.
Warning 183: bram[0].PL_DATA_OUT[16] unconnected pin in architecture.
Warning 184: bram[0].PL_DATA_OUT[17] unconnected pin in architecture.
Warning 185: bram[0].PL_DATA_OUT[18] unconnected pin in architecture.
Warning 186: bram[0].PL_DATA_OUT[19] unconnected pin in architecture.
Warning 187: bram[0].PL_DATA_OUT[20] unconnected pin in architecture.
Warning 188: bram[0].PL_DATA_OUT[21] unconnected pin in architecture.
Warning 189: bram[0].PL_DATA_OUT[22] unconnected pin in architecture.
Warning 190: bram[0].PL_DATA_OUT[23] unconnected pin in architecture.
Warning 191: bram[0].PL_DATA_OUT[24] unconnected pin in architecture.
Warning 192: bram[0].PL_DATA_OUT[25] unconnected pin in architecture.
Warning 193: bram[0].PL_DATA_OUT[26] unconnected pin in architecture.
Warning 194: bram[0].PL_DATA_OUT[27] unconnected pin in architecture.
Warning 195: bram[0].PL_DATA_OUT[28] unconnected pin in architecture.
Warning 196: bram[0].PL_DATA_OUT[29] unconnected pin in architecture.
Warning 197: bram[0].PL_DATA_OUT[30] unconnected pin in architecture.
Warning 198: bram[0].PL_DATA_OUT[31] unconnected pin in architecture.
Warning 199: bram[0].PL_DATA_OUT[32] unconnected pin in architecture.
Warning 200: bram[0].PL_DATA_OUT[33] unconnected pin in architecture.
Warning 201: bram[0].PL_DATA_OUT[34] unconnected pin in architecture.
Warning 202: bram[0].PL_DATA_OUT[35] unconnected pin in architecture.
Warning 203: flush_opt[0].I[0] unconnected pin in architecture.
Warning 204: flush_opt[1].I[0] unconnected pin in architecture.
Warning 205: flop_group[0].ENABLE[0] unconnected pin in architecture.
Warning 206: flop_group[0].ENABLE[0] unconnected pin in architecture.
Warning 207: flop_group[0].ENABLE[0] unconnected pin in architecture.
Warning 208: flop_group[0].ENABLE[0] unconnected pin in architecture.
Warning 209: flop_group[0].ENABLE[0] unconnected pin in architecture.
Warning 210: flop_group[0].ENABLE[0] unconnected pin in architecture.
Warning 211: flop_group[0].ENABLE[0] unconnected pin in architecture.
Warning 212: flop_group[0].ENABLE[0] unconnected pin in architecture.
# Building complex block graph took 0.09 seconds (max_rss 24.9 MiB, delta_rss +11.4 MiB)
Circuit file: accumulator_post_synth.v
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.04 seconds (max_rss 28.5 MiB, delta_rss +3.6 MiB)
Error 1: 
Type: Blif file
File: accumulator_post_synth.v
Line: 8
Message: Failed to find matching architecture model for 'adder_carry'

The entire flow of VPR took 0.23 seconds (max_rss 28.5 MiB)
