
---------- Begin Simulation Statistics ----------
final_tick                               1483276645500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  60364                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702928                       # Number of bytes of host memory used
host_op_rate                                    60526                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 25945.57                       # Real time elapsed on the host
host_tick_rate                               57168771                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1566189582                       # Number of instructions simulated
sim_ops                                    1570393348                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.483277                       # Number of seconds simulated
sim_ticks                                1483276645500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.250779                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              192286827                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           225554334                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         14733674                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        292309136                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          30470030                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       31071976                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          601946                       # Number of indirect misses.
system.cpu0.branchPred.lookups              379420427                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2276511                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100287                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9241317                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 343025801                       # Number of branches committed
system.cpu0.commit.bw_lim_events             46988468                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309772                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      165907170                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1408183481                       # Number of instructions committed
system.cpu0.commit.committedOps            1410287060                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2514695951                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.560818                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.376545                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1863720221     74.11%     74.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    380874462     15.15%     89.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     93582750      3.72%     92.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     79544058      3.16%     96.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     33098374      1.32%     97.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      9108681      0.36%     97.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      4682280      0.19%     98.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3096657      0.12%     98.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     46988468      1.87%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2514695951                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            29098171                       # Number of function calls committed.
system.cpu0.commit.int_insts               1363645325                       # Number of committed integer instructions.
system.cpu0.commit.loads                    423705235                       # Number of loads committed
system.cpu0.commit.membars                    4203743                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203749      0.30%      0.30% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       798538366     56.62%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       12621994      0.89%     57.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3672708      0.26%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     58.08% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      425805514     30.19%     88.27% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     165444679     11.73%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1410287060                       # Class of committed instruction
system.cpu0.commit.refs                     591250221                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1408183481                       # Number of Instructions Simulated
system.cpu0.committedOps                   1410287060                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.099709                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.099709                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            559607057                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5504130                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           188788168                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1596655692                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               853873170                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1109785113                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9257571                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             16351420                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              9512615                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  379420427                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                284205811                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1668883255                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5497427                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           87                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1630802569                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  43                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          201                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               29499918                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.128322                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         858401981                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         222756857                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.551548                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2542035526                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.642362                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.876831                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1364590181     53.68%     53.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               879944546     34.62%     88.30% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               184643320      7.26%     95.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                86887016      3.42%     98.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                12274204      0.48%     99.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                10368550      0.41%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1222256      0.05%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2102226      0.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3227      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2542035526                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      414740295                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             9368229                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               362481010                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.526055                       # Inst execution rate
system.cpu0.iew.exec_refs                   680337759                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 201969184                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              415991235                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            477350495                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2106265                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          4868408                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           207301274                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1576138400                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            478368575                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          7949458                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1555426404                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1294959                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             20283664                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9257571                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             24458421                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       756364                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        34660045                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        33080                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        16901                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      8428320                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     53645260                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     39756277                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         16901                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       540690                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8827539                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                680412154                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1541455994                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.848915                       # average fanout of values written-back
system.cpu0.iew.wb_producers                577612269                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.521330                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1541587116                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1921248855                       # number of integer regfile reads
system.cpu0.int_regfile_writes              991679037                       # number of integer regfile writes
system.cpu0.ipc                              0.476256                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.476256                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205641      0.27%      0.27% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            861114628     55.08%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            12624620      0.81%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3673668      0.23%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           481727478     30.81%     87.21% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          200029777     12.79%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1563375863                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    5328348                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003408                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 985568     18.50%     18.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                   882      0.02%     18.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                 964920     18.11%     36.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     36.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     36.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     36.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     36.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     36.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     36.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     36.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     36.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     36.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     36.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     36.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     36.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     36.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     36.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     36.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     36.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     36.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     36.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     36.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     36.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     36.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     36.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     36.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     36.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     36.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     36.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     36.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     36.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     36.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     36.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     36.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     36.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     36.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     36.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     36.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     36.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     36.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     36.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     36.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     36.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     36.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     36.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     36.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2683737     50.37%     86.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               693237     13.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1564498515                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5674500418                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1541455943                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1742006125                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1569828128                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1563375863                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6310272                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      165851259                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           384925                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           500                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     37487323                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2542035526                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.615009                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.843670                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1421136351     55.91%     55.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          780653910     30.71%     86.62% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          274618098     10.80%     97.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           43464173      1.71%     99.13% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           14040297      0.55%     99.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            3175816      0.12%     99.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            3873445      0.15%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             775188      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             298248      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2542035526                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.528743                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         21814867                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        11839046                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           477350495                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          207301274                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1891                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2956775821                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    10937441                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              457485460                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            911011833                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              16701308                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               864852425                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              34890524                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                32329                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1969313126                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1591555695                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1028599625                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1106962167                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              51361756                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9257571                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            103310204                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               117587728                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1969313082                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        167699                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5920                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 37662273                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5913                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  4043877585                       # The number of ROB reads
system.cpu0.rob.rob_writes                 3179778028                       # The number of ROB writes
system.cpu0.timesIdled                       25796011                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1858                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            80.988379                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               24763726                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            30576888                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2857027                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         32986146                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           2158552                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        2172637                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           14085                       # Number of indirect misses.
system.cpu1.branchPred.lookups               41798039                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       148249                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2100007                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1934790                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  34312954                       # Number of branches committed
system.cpu1.commit.bw_lim_events              6119284                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300706                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       17821684                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           158006101                       # Number of instructions committed
system.cpu1.commit.committedOps             160106288                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    573536177                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.279156                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.074218                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    508736895     88.70%     88.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     32895712      5.74%     94.44% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     12610795      2.20%     96.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      6002502      1.05%     97.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      3081319      0.54%     98.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      2434029      0.42%     98.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1057700      0.18%     98.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       597941      0.10%     98.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      6119284      1.07%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    573536177                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             3695664                       # Number of function calls committed.
system.cpu1.commit.int_insts                152799391                       # Number of committed integer instructions.
system.cpu1.commit.loads                     38887193                       # Number of loads committed
system.cpu1.commit.membars                    4200141                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200141      2.62%      2.62% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        98341261     61.42%     64.05% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         265371      0.17%     64.21% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv          526963      0.33%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     64.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40987200     25.60%     90.14% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite      15785340      9.86%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        160106288                       # Class of committed instruction
system.cpu1.commit.refs                      56772552                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  158006101                       # Number of Instructions Simulated
system.cpu1.committedOps                    160106288                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.693266                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.693266                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            437597822                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               938524                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            23349788                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             185199909                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                41708159                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 90199557                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1936044                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2313318                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5768523                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   41798039                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 33052531                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    529663253                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               777078                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles            2                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     191695388                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5716562                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.071626                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          44688567                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          26922278                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.328494                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         577210105                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.335746                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.760972                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               449171208     77.82%     77.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                86378548     14.96%     92.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                26233623      4.54%     97.33% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10296167      1.78%     99.11% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2287038      0.40%     99.51% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 2148313      0.37%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  694771      0.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     203      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     234      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           577210105                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        6348458                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2006699                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                37056329                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.296160                       # Inst execution rate
system.cpu1.iew.exec_refs                    61463766                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  18485328                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              347907353                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             43639460                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100710                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1770401                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            19046130                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          177885227                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             42978438                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1634469                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            172826716                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1205398                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              9209841                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1936044                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             13153406                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       129107                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1563622                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        29467                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1713                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         4183                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4752267                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1160771                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1713                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       411645                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1595054                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 95279536                       # num instructions consuming a value
system.cpu1.iew.wb_count                    171334300                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.814300                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 77586099                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.293603                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     171406188                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               218255963                       # number of integer regfile reads
system.cpu1.int_regfile_writes              115661214                       # number of integer regfile writes
system.cpu1.ipc                              0.270763                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.270763                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200240      2.41%      2.41% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            107247251     61.47%     63.88% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              265420      0.15%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv               527073      0.30%     64.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.34% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            45749988     26.22%     90.56% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite           16471201      9.44%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             174461185                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4240390                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.024306                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 713694     16.83%     16.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  5550      0.13%     16.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                 478914     11.29%     28.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     28.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     28.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     28.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     28.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     28.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     28.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     28.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     28.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     28.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     28.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     28.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     28.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     28.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     28.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     28.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     28.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     28.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     28.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     28.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     28.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     28.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     28.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     28.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     28.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     28.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     28.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     28.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     28.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     28.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     28.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     28.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     28.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     28.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     28.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     28.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     28.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     28.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     28.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     28.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     28.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     28.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     28.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               2402434     56.66%     84.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               639794     15.09%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             174501319                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         930610452                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    171334288                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        195665597                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 171584188                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                174461185                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6301039                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       17778938                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           237615                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           333                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      7722408                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    577210105                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.302249                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.786228                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          468170296     81.11%     81.11% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           72159969     12.50%     93.61% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           22542319      3.91%     97.52% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5755524      1.00%     98.51% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5662162      0.98%     99.49% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1079108      0.19%     99.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1163774      0.20%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             492450      0.09%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             184503      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      577210105                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.298961                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         15041709                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2848694                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            43639460                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           19046130                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     99                       # number of misc regfile reads
system.cpu1.numCycles                       583558563                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2382980534                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              376865651                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            107558206                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              15767965                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                45584128                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               6019113                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                38721                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            231441763                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             182635473                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          123550967                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 90914360                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              39482268                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1936044                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             61885975                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                15992761                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       231441751                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         23947                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               630                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 31478113                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           631                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   745344683                       # The number of ROB reads
system.cpu1.rob.rob_writes                  359566108                       # The number of ROB writes
system.cpu1.timesIdled                         517649                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         11509860                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              9098381                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            34579806                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull               7364                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               3215215                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     16447784                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      32772108                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2233290                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       973256                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     78774096                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     16803676                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    157547752                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       17776932                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1483276645500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           11135227                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      6267749                       # Transaction distribution
system.membus.trans_dist::CleanEvict         10056527                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              350                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            269                       # Transaction distribution
system.membus.trans_dist::ReadExReq           5311727                       # Transaction distribution
system.membus.trans_dist::ReadExResp          5311721                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      11135229                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           244                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     49219043                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               49219043                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1453740608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1453740608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              539                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          16447819                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                16447819    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            16447819                       # Request fanout histogram
system.membus.respLayer1.occupancy        86537519927                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         61955956351                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1483276645500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1483276645500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1483276645500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1483276645500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1483276645500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1483276645500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1483276645500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1483276645500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1483276645500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1483276645500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 10                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean      1093744600                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   924666081.248753                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value      3173000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2504110000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1477807922500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5468723000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1483276645500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    251417429                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       251417429                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    251417429                       # number of overall hits
system.cpu0.icache.overall_hits::total      251417429                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     32788382                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      32788382                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     32788382                       # number of overall misses
system.cpu0.icache.overall_misses::total     32788382                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 573226466497                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 573226466497                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 573226466497                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 573226466497                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    284205811                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    284205811                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    284205811                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    284205811                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.115368                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.115368                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.115368                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.115368                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 17482.609130                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 17482.609130                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 17482.609130                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 17482.609130                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2381                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               64                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    37.203125                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     29598287                       # number of writebacks
system.cpu0.icache.writebacks::total         29598287                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3190062                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3190062                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3190062                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3190062                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     29598320                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     29598320                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     29598320                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     29598320                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 513615703497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 513615703497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 513615703497                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 513615703497                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.104144                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.104144                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.104144                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.104144                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 17352.866767                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 17352.866767                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 17352.866767                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 17352.866767                       # average overall mshr miss latency
system.cpu0.icache.replacements              29598287                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    251417429                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      251417429                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     32788382                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     32788382                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 573226466497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 573226466497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    284205811                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    284205811                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.115368                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.115368                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 17482.609130                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 17482.609130                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3190062                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3190062                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     29598320                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     29598320                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 513615703497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 513615703497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.104144                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.104144                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 17352.866767                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 17352.866767                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1483276645500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999960                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          281015542                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         29598287                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             9.494318                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999960                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        598009941                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       598009941                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1483276645500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    519876608                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       519876608                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    519876608                       # number of overall hits
system.cpu0.dcache.overall_hits::total      519876608                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     79401054                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      79401054                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     79401054                       # number of overall misses
system.cpu0.dcache.overall_misses::total     79401054                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2762162488268                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2762162488268                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2762162488268                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2762162488268                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    599277662                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    599277662                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    599277662                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    599277662                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.132495                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.132495                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.132495                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.132495                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 34787.478870                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 34787.478870                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 34787.478870                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 34787.478870                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     25107442                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       118020                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          2228619                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1489                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    11.265919                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    79.261249                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     45100937                       # number of writebacks
system.cpu0.dcache.writebacks::total         45100937                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     35215209                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     35215209                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     35215209                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     35215209                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     44185845                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     44185845                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     44185845                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     44185845                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1012971075365                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1012971075365                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1012971075365                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1012971075365                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.073732                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.073732                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.073732                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.073732                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 22925.239415                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22925.239415                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 22925.239415                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22925.239415                       # average overall mshr miss latency
system.cpu0.dcache.replacements              45100937                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    385102006                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      385102006                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     48734835                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     48734835                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1491932745500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1491932745500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    433836841                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    433836841                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.112334                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.112334                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 30613.271708                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 30613.271708                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     14799492                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     14799492                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     33935343                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     33935343                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 706751988000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 706751988000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.078221                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.078221                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 20826.428305                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 20826.428305                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    134774602                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     134774602                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     30666219                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     30666219                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 1270229742768                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 1270229742768                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    165440821                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    165440821                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.185361                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.185361                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 41421.139749                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 41421.139749                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     20415717                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     20415717                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data     10250502                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total     10250502                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 306219087365                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 306219087365                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.061959                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.061959                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 29873.569837                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 29873.569837                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2177                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2177                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1766                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1766                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     11335000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     11335000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3943                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3943                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.447882                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.447882                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6418.459796                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6418.459796                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1754                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1754                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           12                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           12                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       489500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       489500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.003043                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.003043                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 40791.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 40791.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3717                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3717                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          160                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          160                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       729500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       729500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3877                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3877                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.041269                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.041269                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4559.375000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4559.375000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          160                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          160                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       569500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       569500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.041269                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.041269                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3559.375000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3559.375000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1184304                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1184304                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       915983                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       915983                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  92357903500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  92357903500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100287                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100287                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.436123                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.436123                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 100829.276853                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 100829.276853                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       915983                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       915983                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  91441920500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  91441920500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.436123                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.436123                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 99829.276853                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 99829.276853                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1483276645500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999530                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          566168885                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         45101534                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.553207                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           183500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999530                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999985                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999985                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1247873104                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1247873104                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1483276645500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            27527591                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            38064722                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              629687                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              686099                       # number of demand (read+write) hits
system.l2.demand_hits::total                 66908099                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           27527591                       # number of overall hits
system.l2.overall_hits::.cpu0.data           38064722                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             629687                       # number of overall hits
system.l2.overall_hits::.cpu1.data             686099                       # number of overall hits
system.l2.overall_hits::total                66908099                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           2070729                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           7035705                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             15581                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2741062                       # number of demand (read+write) misses
system.l2.demand_misses::total               11863077                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          2070729                       # number of overall misses
system.l2.overall_misses::.cpu0.data          7035705                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            15581                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2741062                       # number of overall misses
system.l2.overall_misses::total              11863077                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 172595955000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 602176723529                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1384813999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 294622613016                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1070780105544                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 172595955000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 602176723529                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1384813999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 294622613016                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1070780105544                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        29598320                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        45100427                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst          645268                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3427161                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             78771176                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       29598320                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       45100427                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst         645268                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3427161                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            78771176                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.069961                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.156001                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.024147                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.799805                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.150602                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.069961                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.156001                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.024147                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.799805                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.150602                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83350.334592                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 85588.682801                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 88878.377447                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 107484.840918                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90261.582686                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83350.334592                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 85588.682801                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 88878.377447                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 107484.840918                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90261.582686                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             254235                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      5200                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      48.891346                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   3504777                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             6267749                       # number of writebacks
system.l2.writebacks::total                   6267749                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            102                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          95292                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            100                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          27852                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              123346                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           102                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         95292                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           100                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         27852                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             123346                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      2070627                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      6940413                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        15481                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2713210                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          11739731                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      2070627                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      6940413                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        15481                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2713210                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      4800097                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         16539828                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 151883949000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 526160104606                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1224287499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 265449563586                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 944717904691                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 151883949000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 526160104606                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1224287499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 265449563586                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 437025979612                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1381743884303                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.069958                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.153888                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.023992                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.791679                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.149036                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.069958                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.153888                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.023992                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.791679                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.209973                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73351.670291                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 75811.065510                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 79083.230993                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 97835.981581                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80471.852778                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73351.670291                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 75811.065510                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 79083.230993                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 97835.981581                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 91045.239213                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83540.402252                       # average overall mshr miss latency
system.l2.replacements                       32899665                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     13542961                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         13542961                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     13542961                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     13542961                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     64383244                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         64383244                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     64383244                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     64383244                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      4800097                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        4800097                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 437025979612                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 437025979612                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 91045.239213                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 91045.239213                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              13                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   18                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            71                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 77                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1427500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       152500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1580000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           84                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           11                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               95                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.845238                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.545455                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.810526                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 20105.633803                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 25416.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 20519.480519                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           71                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            6                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            77                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1440500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       122000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1562500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.845238                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.545455                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.810526                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20288.732394                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20333.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20292.207792                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.833333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.888889                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        60500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       104500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       165000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.833333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.888889                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20166.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20900                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20625                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          7385344                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           290857                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               7676201                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        3781551                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1602767                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5384318                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 299228552791                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 174326660313                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  473555213104                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data     11166895                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1893624                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          13060519                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.338639                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.846402                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.412259                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 79128.524986                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 108766.065381                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87950.825546                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        57164                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        16493                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            73657                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      3724387                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1586274                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        5310661                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 257515346829                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 157123166356                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 414638513185                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.333520                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.837692                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.406619                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 69143.015167                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 99051.718906                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78076.629855                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      27527591                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        629687                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           28157278                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      2070729                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        15581                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          2086310                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 172595955000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1384813999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 173980768999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     29598320                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst       645268                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       30243588                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.069961                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.024147                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.068984                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83350.334592                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 88878.377447                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83391.619174                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          102                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          100                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           202                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      2070627                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        15481                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      2086108                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 151883949000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1224287499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 153108236499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.069958                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.023992                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.068977                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73351.670291                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 79083.230993                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73394.204183                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     30679378                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       395242                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          31074620                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      3254154                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      1138295                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         4392449                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 302948170738                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 120295952703                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 423244123441                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     33933532                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1533537                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      35467069                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.095898                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.742268                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.123846                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 93095.830971                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 105680.823251                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96357.208346                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        38128                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        11359                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        49487                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      3216026                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      1126936                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      4342962                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 268644757777                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 108326397230                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 376971155007                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.094774                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.734861                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.122451                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 83533.142387                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 96124.710924                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86800.472813                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           74                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           75                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               149                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          183                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          108                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             291                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      2230490                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       993994                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      3224484                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          257                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          183                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           440                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.712062                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.590164                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.661364                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 12188.469945                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  9203.648148                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 11080.701031                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           31                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           16                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           47                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          152                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           92                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          244                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      3026483                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1875987                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      4902470                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.591440                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.502732                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.554545                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19911.072368                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20391.163043                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20092.090164                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1483276645500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1483276645500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999931                       # Cycle average of tags in use
system.l2.tags.total_refs                   161281481                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  32899861                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.902193                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      24.929000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.753307                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.641909                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.128038                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        3.062855                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    20.484823                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.389516                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.058645                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.181905                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.002001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.047857                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.320075                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            40                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.625000                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.375000                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1286483349                       # Number of tag accesses
system.l2.tags.data_accesses               1286483349                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1483276645500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     132520064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     444250560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        990784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     173667008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    301176256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1052604672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    132520064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       990784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     133510848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    401135936                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       401135936                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        2070626                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        6941415                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          15481                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2713547                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      4705879                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            16446948                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      6267749                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            6267749                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         89342783                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        299506206                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           667970                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        117083356                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    203047932                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             709648247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     89342783                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       667970                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         90010753                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      270439056                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            270439056                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      270439056                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        89342783                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       299506206                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          667970                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       117083356                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    203047932                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            980087304                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   4644198.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   2070626.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   5277082.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     15481.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2696626.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   4672548.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005903001750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       282609                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       282609                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            30364508                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4376409                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    16446950                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    6267749                       # Number of write requests accepted
system.mem_ctrls.readBursts                  16446950                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  6267749                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1714587                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               1623551                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            577101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            578558                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            580152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            626072                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           2494708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1924158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            601879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            611274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            609713                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            599034                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           604040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           895787                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           968186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1691441                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           577662                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           792597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            275167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            277065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            275349                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            275556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            278546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            278067                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            280325                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            282586                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            291596                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            287669                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           287367                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           326717                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           400659                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           274462                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           277032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           276010                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.74                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.14                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 486120813929                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                73661810000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            762352601429                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32996.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51746.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        13                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  9371819                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2530197                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 63.61                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                54.48                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              16446950                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              6267749                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6922356                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2359340                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1182267                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  887553                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  650096                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  474680                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  387010                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  329720                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  275543                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  233723                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 233445                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 310168                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 158984                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 108430                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  83593                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  63278                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  45512                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  22977                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   2917                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    771                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  36180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  42421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 113179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 200017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 251962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 273850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 283278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 285460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 289578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 293348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 297746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 304047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 296886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 294566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 293125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 287914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 287022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 293387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  29038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  18875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  14009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  11650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   9999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   8961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   8390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   8986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   9047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   9618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   9599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   8194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   7421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   6918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   6729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   6520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   6164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   6095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   6107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   6703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   6394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   7102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   4603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     26                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7474509                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    165.910123                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   103.020962                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   233.432867                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4974040     66.55%     66.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1358786     18.18%     84.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       257319      3.44%     88.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       205022      2.74%     90.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       180958      2.42%     93.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        67961      0.91%     94.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        48456      0.65%     94.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        37705      0.50%     95.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       344262      4.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7474509                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       282609                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      52.129837                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     30.711534                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    410.414428                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       282604    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-40959            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::196608-204799            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        282609                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       282609                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.433210                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.401191                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.088914                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           234102     82.84%     82.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             6211      2.20%     85.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            24636      8.72%     93.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            10308      3.65%     97.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             4065      1.44%     98.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1665      0.59%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              773      0.27%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              401      0.14%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              242      0.09%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25              115      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               37      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               26      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               16      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        282609                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              942871168                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               109733568                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               297227072                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1052604800                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            401135936                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       635.67                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       200.39                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    709.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    270.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.53                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.97                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.57                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1483276634000                       # Total gap between requests
system.mem_ctrls.avgGap                      65300.30                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    132520064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    337733248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       990784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    172584064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    299043008                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    297227072                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 89342783.358750060201                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 227694037.403355062008                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 667969.797141931718                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 116353253.807096377015                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 201609732.686915695667                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 200385459.382600396872                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      2070626                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      6941415                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        15481                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2713547                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      4705881                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      6267749                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  66758645918                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 255163037963                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    575046493                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 152760607557                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 287095263498                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 36608409165439                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32240.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     36759.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     37145.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     56295.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     61007.76                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5840758.65                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    61.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          24059593740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          12787954575                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         48112597260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        12640282200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     117088305360.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     642651025230                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      28398421440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       885738179805                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        597.149684                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  67199021075                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  49529740000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1366547884425                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          29308471920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          15577807080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         57076460280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        11602290420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     117088305360.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     646145613150                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      25455610560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       902254558770                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        608.284747                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  58805972888                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  49529740000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1374940932612                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                169                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    14013398670.588236                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   68822395681.803925                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           81     95.29%     95.29% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.18%     96.47% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.18%     97.65% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      1.18%     98.82% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5.5e+11-6e+11            1      1.18%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        37000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 560977589000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   292137758500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1191138887000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1483276645500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     32394230                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        32394230                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     32394230                       # number of overall hits
system.cpu1.icache.overall_hits::total       32394230                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       658301                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        658301                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       658301                       # number of overall misses
system.cpu1.icache.overall_misses::total       658301                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst  10462135000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  10462135000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst  10462135000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  10462135000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     33052531                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     33052531                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     33052531                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     33052531                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.019917                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.019917                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.019917                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.019917                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 15892.631182                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 15892.631182                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 15892.631182                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 15892.631182                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          215                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    71.666667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       645236                       # number of writebacks
system.cpu1.icache.writebacks::total           645236                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst        13033                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        13033                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst        13033                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        13033                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst       645268                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       645268                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst       645268                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       645268                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   9637014000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   9637014000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   9637014000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   9637014000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.019522                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.019522                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.019522                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.019522                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 14934.901467                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 14934.901467                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 14934.901467                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 14934.901467                       # average overall mshr miss latency
system.cpu1.icache.replacements                645236                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     32394230                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       32394230                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       658301                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       658301                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst  10462135000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  10462135000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     33052531                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     33052531                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.019917                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.019917                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 15892.631182                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 15892.631182                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst        13033                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        13033                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst       645268                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       645268                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   9637014000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   9637014000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.019522                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.019522                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 14934.901467                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 14934.901467                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1483276645500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.992239                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           32346549                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           645236                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            50.131346                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        358534000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.992239                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999757                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999757                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         66750330                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        66750330                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1483276645500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     43083304                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        43083304                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     43083304                       # number of overall hits
system.cpu1.dcache.overall_hits::total       43083304                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     13615382                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      13615382                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     13615382                       # number of overall misses
system.cpu1.dcache.overall_misses::total     13615382                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1265563757310                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1265563757310                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1265563757310                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1265563757310                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     56698686                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     56698686                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     56698686                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     56698686                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.240136                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.240136                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.240136                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.240136                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 92951.028279                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 92951.028279                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 92951.028279                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 92951.028279                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      8043779                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       125689                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           142249                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1373                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    56.547174                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    91.543336                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3427096                       # number of writebacks
system.cpu1.dcache.writebacks::total          3427096                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     10964868                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     10964868                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     10964868                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     10964868                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2650514                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2650514                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2650514                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2650514                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 234472013393                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 234472013393                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 234472013393                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 234472013393                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.046747                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.046747                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.046747                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.046747                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 88462.846600                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 88462.846600                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 88462.846600                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 88462.846600                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3427096                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     33586512                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       33586512                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      7327281                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      7327281                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 583113153000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 583113153000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     40913793                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     40913793                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.179091                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.179091                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 79581.109691                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 79581.109691                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      5793428                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      5793428                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1533853                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1533853                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 127737980500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 127737980500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.037490                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.037490                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 83279.154195                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 83279.154195                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      9496792                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       9496792                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      6288101                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      6288101                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 682450604310                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 682450604310                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     15784893                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     15784893                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.398362                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.398362                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 108530.477534                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 108530.477534                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      5171440                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      5171440                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1116661                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1116661                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 106734032893                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 106734032893                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.070742                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.070742                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 95583.201073                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 95583.201073                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          324                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          324                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          150                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          150                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6428500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6428500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          474                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          474                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.316456                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.316456                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 42856.666667                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 42856.666667                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          150                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          150                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          349                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          349                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          110                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          110                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       600500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       600500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          459                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          459                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.239651                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.239651                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5459.090909                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5459.090909                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          110                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          110                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       490500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       490500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.239651                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.239651                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4459.090909                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4459.090909                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1322380                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1322380                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       777627                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       777627                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  75587764500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  75587764500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2100007                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2100007                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.370297                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.370297                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 97203.112160                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 97203.112160                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       777627                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       777627                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  74810137500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  74810137500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.370297                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.370297                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 96203.112160                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 96203.112160                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1483276645500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.654038                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           47833501                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3428016                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.953698                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        358545500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.654038                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.926689                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.926689                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        121027299                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       121027299                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1483276645500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          65711438                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     19810710                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     65228595                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        26631916                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          8548823                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp             109                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             367                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           270                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            637                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         13061323                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        13061322                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      30243588                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     35467851                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          440                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          440                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     88794926                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    135303764                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      1935772                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     10282760                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             236317222                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3788582784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   5772890880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     82592256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    438675776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            10082741696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        41450716                       # Total snoops (count)
system.tol2bus.snoopTraffic                 401244416                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        120223582                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.174548                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.400340                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              100212005     83.35%     83.35% # Request fanout histogram
system.tol2bus.snoop_fanout::1               19038321     15.84%     99.19% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 973256      0.81%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          120223582                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       157546563946                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       67665486442                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       44980328961                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        5146083651                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         969299199                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           163841                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1706727537000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1036952                       # Simulator instruction rate (inst/s)
host_mem_usage                                 708944                       # Number of bytes of host memory used
host_op_rate                                  1039870                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1573.29                       # Real time elapsed on the host
host_tick_rate                              142027341                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1631431432                       # Number of instructions simulated
sim_ops                                    1636022711                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.223451                       # Number of seconds simulated
sim_ticks                                223450891500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            82.734758                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                5239440                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             6332816                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           874058                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted          7800451                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            416045                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         482184                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           66139                       # Number of indirect misses.
system.cpu0.branchPred.lookups                9686890                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        40999                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        105290                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           600296                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   6435784                       # Number of branches committed
system.cpu0.commit.bw_lim_events               653991                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         700215                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts        7886664                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            27781348                       # Number of instructions committed
system.cpu0.commit.committedOps              28035664                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    110595101                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.253498                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.912221                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     96136248     86.93%     86.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      9418566      8.52%     95.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      1791798      1.62%     97.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1610027      1.46%     98.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       413993      0.37%     98.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       220702      0.20%     99.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       236421      0.21%     99.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       113355      0.10%     99.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       653991      0.59%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    110595101                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      5819                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls              863299                       # Number of function calls committed.
system.cpu0.commit.int_insts                 27209206                       # Number of committed integer instructions.
system.cpu0.commit.loads                      5545621                       # Number of loads committed
system.cpu0.commit.membars                     414769                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       416080      1.48%      1.48% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        17029203     60.74%     62.23% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult         181115      0.65%     62.87% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           75104      0.27%     63.14% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     63.14% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           874      0.00%     63.14% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          2623      0.01%     63.15% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     63.15% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     63.15% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           437      0.00%     63.15% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          471      0.00%     63.15% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     63.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     63.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     63.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     63.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     63.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     63.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     63.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     63.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     63.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     63.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     63.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     63.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     63.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     63.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     63.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     63.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     63.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     63.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     63.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     63.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     63.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     63.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     63.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     63.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     63.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     63.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     63.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     63.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     63.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     63.15% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        5649983     20.15%     83.31% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       4678360     16.69%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          928      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          470      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         28035664                       # Class of committed instruction
system.cpu0.commit.refs                      10329741                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   27781348                       # Number of Instructions Simulated
system.cpu0.committedOps                     28035664                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              7.804736                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        7.804736                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             57979960                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               276687                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             4652640                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              38082463                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                32078363                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 20903057                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                622483                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               603208                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles               504564                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                    9686890                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  4748604                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     73960580                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               358617                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles         1705                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      43404517                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 568                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         1136                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                1792844                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.044676                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          37228016                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           5655485                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.200181                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         112088427                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.392826                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.874083                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                83311572     74.33%     74.33% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                21214171     18.93%     93.25% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 3450256      3.08%     96.33% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 2002636      1.79%     98.12% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 1437378      1.28%     99.40% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  326609      0.29%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  102754      0.09%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   34802      0.03%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  208249      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           112088427                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     4982                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    3619                       # number of floating regfile writes
system.cpu0.idleCycles                      104737646                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              650828                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 7177664                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.154068                       # Inst execution rate
system.cpu0.iew.exec_refs                    13008822                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   5064745                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                1889747                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts              8240108                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            386109                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           209646                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             5293670                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           35848651                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts              7944077                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           401883                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             33406038                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 12965                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              6249136                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                622483                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              6251054                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       172338                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          123635                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         1479                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          851                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads          143                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      2694487                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       509561                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           851                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       241418                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        409410                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 18039087                       # num instructions consuming a value
system.cpu0.iew.wb_count                     32298092                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.753599                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 13594241                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.148959                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      32375708                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                43515161                       # number of integer regfile reads
system.cpu0.int_regfile_writes               20582289                       # number of integer regfile writes
system.cpu0.ipc                              0.128127                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.128127                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           437848      1.30%      1.30% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             19818168     58.62%     59.92% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult              247719      0.73%     60.65% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                75237      0.22%     60.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 24      0.00%     60.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                874      0.00%     60.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               2623      0.01%     60.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     60.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              3      0.00%     60.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                437      0.00%     60.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               471      0.00%     60.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     60.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     60.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     60.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     60.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     60.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     60.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     60.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     60.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     60.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     60.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     60.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     60.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     60.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     60.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     60.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     60.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     60.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     60.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     60.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     60.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     60.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     60.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     60.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     60.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     60.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     60.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     60.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     60.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     60.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     60.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     60.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     60.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     60.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     60.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     60.88% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             8226654     24.33%     85.22% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            4996399     14.78%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            973      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           490      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              33807920                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   5931                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads              11830                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         5853                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              5935                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     178607                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.005283                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                  24461     13.70%     13.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    47      0.03%     13.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    241      0.13%     13.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     13.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     13.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     13.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     13.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     13.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     13.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     13.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     13.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     13.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     13.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     13.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     13.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     13.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     13.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     13.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     13.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     13.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     13.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     13.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     13.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     13.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     13.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     13.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     13.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     13.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     13.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     13.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     13.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     13.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     13.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     13.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     13.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     13.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     13.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     13.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     13.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     13.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     13.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     13.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     13.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     13.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     13.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                113112     63.33%     77.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                40710     22.79%     99.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               36      0.02%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              33542748                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         179929937                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     32292239                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         43656544                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  34887053                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 33807920                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             961598                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined        7813067                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            58892                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        261383                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      4193406                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    112088427                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.301618                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.722062                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           89307955     79.68%     79.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           15903301     14.19%     93.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            4150421      3.70%     97.57% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            1826729      1.63%     99.20% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             584665      0.52%     99.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             171369      0.15%     99.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6              97270      0.09%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              29271      0.03%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              17446      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      112088427                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.155922                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           627025                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          149572                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads             8240108                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            5293670                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                  28203                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  4421                       # number of misc regfile writes
system.cpu0.numCycles                       216826073                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                   230075745                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles                8302627                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             17142799                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                141178                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                32908244                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               4790054                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                11260                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             47633269                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              36622241                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           23671900                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 20526611                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               7188820                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                622483                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             12240561                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                 6529165                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             4990                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        47628279                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      37487901                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            277385                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  2540081                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        282928                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   145673105                       # The number of ROB reads
system.cpu0.rob.rob_writes                   73342233                       # The number of ROB writes
system.cpu0.timesIdled                        1274846                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                21568                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            73.565563                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                5445448                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             7402170                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           684841                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7692593                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            861442                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         961718                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          100276                       # Number of indirect misses.
system.cpu1.branchPred.lookups                9979017                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       112058                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                         80294                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           479495                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   8592075                       # Number of branches committed
system.cpu1.commit.bw_lim_events               722607                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         452647                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        2537254                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            37460502                       # Number of instructions committed
system.cpu1.commit.committedOps              37593699                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     95218221                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.394816                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.067834                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     75337237     79.12%     79.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     12443463     13.07%     92.19% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3297618      3.46%     95.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1965205      2.06%     97.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       791823      0.83%     98.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       332711      0.35%     98.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       245217      0.26%     99.15% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        82340      0.09%     99.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       722607      0.76%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     95218221                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                     76670                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1499586                       # Number of function calls committed.
system.cpu1.commit.int_insts                 36988750                       # Number of committed integer instructions.
system.cpu1.commit.loads                      6651404                       # Number of loads committed
system.cpu1.commit.membars                     214445                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       232127      0.62%      0.62% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        24241474     64.48%     65.10% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         210714      0.56%     65.66% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv           68752      0.18%     65.84% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     65.84% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp         11788      0.03%     65.88% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt         35364      0.09%     65.97% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     65.97% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     65.97% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv          5894      0.02%     65.98% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc         5894      0.02%     66.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.00% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        6719878     17.88%     83.88% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       6044084     16.08%     99.95% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead        11820      0.03%     99.98% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite         5910      0.02%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         37593699                       # Class of committed instruction
system.cpu1.commit.refs                      12781692                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   37460502                       # Number of Instructions Simulated
system.cpu1.committedOps                     37593699                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              8.095619                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        8.095619                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             16874912                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               207613                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             5253526                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              41354053                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                53146596                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 25147670                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                523051                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               290539                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               234206                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    9979017                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  5717814                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     39488298                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               343546                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles        37735                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      43297325                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                2804                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles           75                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                1456818                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.032905                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          55669114                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           6306890                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.142770                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          95926435                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.453827                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.911027                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                66605387     69.43%     69.43% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                22026782     22.96%     92.40% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 3846830      4.01%     96.41% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1669699      1.74%     98.15% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1021598      1.06%     99.21% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  303027      0.32%     99.53% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  170413      0.18%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   81150      0.08%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                  201549      0.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            95926435                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                    64850                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                   47185                       # number of floating regfile writes
system.cpu1.idleCycles                      207339527                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              507465                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 8906600                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.130385                       # Inst execution rate
system.cpu1.iew.exec_refs                    13711121                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6256867                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                 384723                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              7385405                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            267597                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           270576                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             6361419                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           40122865                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              7454254                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           347072                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             39541406                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                  2028                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1393616                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                523051                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              1395604                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        76455                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          353070                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         2289                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          555                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads           21                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       734001                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       231131                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           555                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       197473                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        309992                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 16465511                       # num instructions consuming a value
system.cpu1.iew.wb_count                     39002330                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.787831                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 12972045                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.128608                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      39063427                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                51672403                       # number of integer regfile reads
system.cpu1.int_regfile_writes               24676738                       # number of integer regfile writes
system.cpu1.ipc                              0.123524                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.123524                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           275244      0.69%      0.69% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             25420521     63.73%     64.42% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              216619      0.54%     64.96% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                68887      0.17%     65.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp              11788      0.03%     65.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt              35364      0.09%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv               5894      0.01%     65.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc              5894      0.01%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.28% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             7628217     19.12%     84.41% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            6202304     15.55%     99.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead          11836      0.03%     99.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite          5910      0.01%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              39888478                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                  76719                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads             153406                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses        76671                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes             76684                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     259943                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.006517                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  12040      4.63%      4.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                    73      0.03%      4.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                   3145      1.21%      5.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%      5.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      5.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%      5.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%      5.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      5.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%      5.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%      5.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%      5.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%      5.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%      5.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%      5.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%      5.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%      5.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%      5.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%      5.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%      5.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%      5.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%      5.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%      5.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%      5.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%      5.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%      5.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%      5.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%      5.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%      5.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%      5.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%      5.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%      5.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%      5.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%      5.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%      5.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%      5.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%      5.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%      5.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%      5.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%      5.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%      5.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%      5.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%      5.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%      5.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                163258     62.81%     68.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                81394     31.31%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead               33      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              39796458                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         175841057                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     38925659                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         42575869                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  39623612                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 39888478                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             499253                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        2529166                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            31129                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         46606                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1073462                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     95926435                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.415824                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.820504                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           68814070     71.74%     71.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           19345220     20.17%     91.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4626045      4.82%     96.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1938674      2.02%     98.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             764156      0.80%     99.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             286178      0.30%     99.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6              95512      0.10%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              38080      0.04%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              18500      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       95926435                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.131530                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           260039                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           70307                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             7385405                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            6361419                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                 131515                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                 58940                       # number of misc regfile writes
system.cpu1.numCycles                       303265962                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   143549021                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles                1842119                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             23599065                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                 20552                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                53725582                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                813236                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 1584                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             52835251                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              40749330                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           25800780                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 24794333                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               7190719                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                523051                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              8139539                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 2201715                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups            64850                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        52770401                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       6901811                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            167003                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  1044142                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        167135                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   134214766                       # The number of ROB reads
system.cpu1.rob.rob_writes                   80970559                       # The number of ROB writes
system.cpu1.timesIdled                        2302264                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued           759594                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               491923                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             1653609                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                230                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                175347                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4578464                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8647144                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       770102                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       340294                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      6047100                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      3389069                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     12130811                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        3729363                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 223450891500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4002187                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1057282                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3024390                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            98942                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          51285                       # Transaction distribution
system.membus.trans_dist::ReadExReq            411300                       # Transaction distribution
system.membus.trans_dist::ReadExResp           406775                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4002186                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1644                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     13055991                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               13055991                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    349839616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               349839616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           126803                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4565357                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4565357    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4565357                       # Request fanout histogram
system.membus.respLayer1.occupancy        23459974187                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         13870843399                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               6.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   223450891500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 223450891500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 223450891500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 223450891500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 223450891500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   223450891500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 223450891500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 223450891500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 223450891500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 223450891500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions              13892                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         6946                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    16562243.809387                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   6363551.288451                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10         6946    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     78886000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           6946                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   108409546000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 115041345500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 223450891500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      3365846                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         3365846                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      3365846                       # number of overall hits
system.cpu0.icache.overall_hits::total        3365846                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      1382754                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1382754                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      1382754                       # number of overall misses
system.cpu0.icache.overall_misses::total      1382754                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  84404780969                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  84404780969                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  84404780969                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  84404780969                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      4748600                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      4748600                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      4748600                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      4748600                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.291192                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.291192                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.291192                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.291192                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 61041.068020                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 61041.068020                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 61041.068020                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 61041.068020                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        64811                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              798                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    81.216792                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      1259714                       # number of writebacks
system.cpu0.icache.writebacks::total          1259714                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       122947                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       122947                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       122947                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       122947                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      1259807                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      1259807                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      1259807                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      1259807                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  76338239973                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  76338239973                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  76338239973                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  76338239973                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.265301                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.265301                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.265301                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.265301                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 60595.186384                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 60595.186384                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 60595.186384                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 60595.186384                       # average overall mshr miss latency
system.cpu0.icache.replacements               1259714                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      3365846                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        3365846                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      1382754                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1382754                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  84404780969                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  84404780969                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      4748600                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      4748600                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.291192                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.291192                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 61041.068020                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 61041.068020                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       122947                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       122947                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      1259807                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      1259807                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  76338239973                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  76338239973                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.265301                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.265301                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 60595.186384                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 60595.186384                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 223450891500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999164                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            4625858                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1259838                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             3.671788                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999164                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999974                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999974                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         10757006                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        10757006                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 223450891500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      7495542                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         7495542                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      7495542                       # number of overall hits
system.cpu0.dcache.overall_hits::total        7495542                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      4091081                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       4091081                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      4091081                       # number of overall misses
system.cpu0.dcache.overall_misses::total      4091081                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 267733312135                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 267733312135                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 267733312135                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 267733312135                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     11586623                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     11586623                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     11586623                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     11586623                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.353087                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.353087                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.353087                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.353087                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 65443.170677                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 65443.170677                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 65443.170677                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 65443.170677                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     14753914                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         1044                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           229186                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             15                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    64.375285                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    69.600000                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1369693                       # number of writebacks
system.cpu0.dcache.writebacks::total          1369693                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      2597223                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2597223                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      2597223                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2597223                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1493858                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1493858                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1493858                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1493858                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 102087142196                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 102087142196                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 102087142196                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 102087142196                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.128930                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.128930                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.128930                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.128930                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 68337.915783                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 68337.915783                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 68337.915783                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 68337.915783                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1369684                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      5141619                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        5141619                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      1923451                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      1923451                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 132464074000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 132464074000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      7065070                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      7065070                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.272248                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.272248                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 68867.922292                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 68867.922292                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data       869365                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       869365                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1054086                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1054086                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  73650955500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  73650955500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.149197                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.149197                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 69871.865768                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 69871.865768                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      2353923                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2353923                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2167630                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2167630                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 135269238135                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 135269238135                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      4521553                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4521553                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.479399                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.479399                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 62404.210190                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 62404.210190                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1727858                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1727858                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       439772                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       439772                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  28436186696                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  28436186696                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.097261                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.097261                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 64661.203296                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 64661.203296                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       150347                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       150347                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        22946                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        22946                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    963992500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    963992500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       173293                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       173293                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.132412                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.132412                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 42011.352741                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 42011.352741                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data        18570                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total        18570                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         4376                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         4376                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data     30519500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     30519500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.025252                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.025252                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  6974.291590                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6974.291590                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       129479                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       129479                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        27274                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        27274                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data    200160000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    200160000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       156753                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       156753                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.173993                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.173993                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  7338.857520                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7338.857520                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data        27114                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        27114                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data    173196000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    173196000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.172973                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.172973                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  6387.696393                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6387.696393                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data      2163500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      2163500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data      2013500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total      2013500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data        75159                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total          75159                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        30131                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        30131                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    467972497                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    467972497                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       105290                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       105290                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.286172                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.286172                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 15531.263383                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 15531.263383                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            2                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        30129                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        30129                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    437810997                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    437810997                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.286153                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.286153                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 14531.215673                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 14531.215673                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 223450891500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.501448                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            9428503                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1467609                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             6.424397                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.501448                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.984420                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.984420                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         25511495                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        25511495                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 223450891500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              429853                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              384985                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              566216                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              330278                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1711332                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             429853                       # number of overall hits
system.l2.overall_hits::.cpu0.data             384985                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             566216                       # number of overall hits
system.l2.overall_hits::.cpu1.data             330278                       # number of overall hits
system.l2.overall_hits::total                 1711332                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            829916                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            977597                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst           1618024                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            714306                       # number of demand (read+write) misses
system.l2.demand_misses::total                4139843                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           829916                       # number of overall misses
system.l2.overall_misses::.cpu0.data           977597                       # number of overall misses
system.l2.overall_misses::.cpu1.inst          1618024                       # number of overall misses
system.l2.overall_misses::.cpu1.data           714306                       # number of overall misses
system.l2.overall_misses::total               4139843                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  69536580500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  94913989085                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst 129613121998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  64995611315                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     359059302898                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  69536580500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  94913989085                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst 129613121998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  64995611315                       # number of overall miss cycles
system.l2.overall_miss_latency::total    359059302898                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         1259769                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1362582                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         2184240                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1044584                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5851175                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        1259769                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1362582                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        2184240                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1044584                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5851175                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.658784                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.717459                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.740772                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.683819                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.707523                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.658784                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.717459                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.740772                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.683819                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.707523                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83787.492349                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 97089.075647                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 80105.809307                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 90991.271689                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86732.589351                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83787.492349                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 97089.075647                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 80105.809307                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 90991.271689                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86732.589351                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             220084                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      3664                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      60.066594                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    150214                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1057282                       # number of writebacks
system.l2.writebacks::total                   1057282                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst           4185                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          44040                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst          14848                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          52139                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              115212                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst          4185                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         44040                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst         14848                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         52139                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             115212                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       825731                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       933557                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst      1603176                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       662167                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4024631                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       825731                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       933557                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst      1603176                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       662167                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       386571                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4411202                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  61014904017                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  81875834747                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst 112623942524                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  54132506945                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 309647188233                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  61014904017                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  81875834747                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst 112623942524                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  54132506945                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  55578989093                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 365226177326                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.655462                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.685138                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.733974                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.633905                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.687833                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.655462                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.685138                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.733974                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.633905                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.753900                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73891.986636                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 87703.091238                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 70250.516802                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 81750.535658                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76938.031892                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73891.986636                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 87703.091238                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 70250.516802                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 81750.535658                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 143774.336650                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82795.160441                       # average overall mshr miss latency
system.l2.replacements                        7780335                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1297447                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1297447                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1297447                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1297447                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      4056861                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          4056861                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      4056861                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      4056861                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       386571                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         386571                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  55578989093                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  55578989093                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 143774.336650                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 143774.336650                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            4860                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            1224                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 6084                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         13671                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          6721                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              20392                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    147122000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     54608500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    201730500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        18531                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         7945                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            26476                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.737737                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.845941                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.770207                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 10761.612172                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  8125.055795                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  9892.629463                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        13671                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         6719                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         20390                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    277127999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    134210996                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    411338995                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.737737                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.845689                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.770131                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20271.231000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19974.846852                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20173.565228                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data          4466                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           723                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               5189                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         1644                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data         4271                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             5915                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      5508000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     20620000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     26128000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         6110                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         4994                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          11104                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.269067                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.855226                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.532691                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  3350.364964                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  4827.909155                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4417.244294                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         1644                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data         4271                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         5915                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     33199884                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     86586990                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    119786874                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.269067                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.855226                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.532691                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20194.576642                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20273.235776                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20251.373457                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           148280                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           173942                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                322222                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         245951                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         244740                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              490691                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  25797452594                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  24521845827                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   50319298421                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       394231                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       418682                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            812913                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.623875                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.584549                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.603621                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 104888.585913                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 100195.496556                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102547.832385                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        41835                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        41722                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            83557                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       204116                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       203018                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         407134                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  20181954206                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  18932256446                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  39114210652                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.517757                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.484898                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.500833                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 98874.925072                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 93254.078190                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 96072.081064                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        429853                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        566216                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             996069                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       829916                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst      1618024                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          2447940                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  69536580500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst 129613121998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 199149702498                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      1259769                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      2184240                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3444009                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.658784                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.740772                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.710782                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83787.492349                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 80105.809307                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81353.996625                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst         4185                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst        14848                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         19033                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       825731                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst      1603176                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      2428907                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  61014904017                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst 112623942524                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 173638846541                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.655462                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.733974                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.705256                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73891.986636                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 70250.516802                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71488.470551                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       236705                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       156336                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            393041                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       731646                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       469566                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1201212                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  69116536491                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  40473765488                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 109590301979                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       968351                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       625902                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1594253                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.755559                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.750223                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.753464                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 94467.182888                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 86193.986549                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91233.106212                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data         2205                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        10417                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        12622                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       729441                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       459149                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1188590                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  61693880541                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  35200250499                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  96894131040                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.753282                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.733580                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.745547                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 84576.930199                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 76664.112301                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81520.230727                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         2544                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          483                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              3027                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1268                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          424                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1692                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      2343984                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      2517477                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      4861461                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         3812                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          907                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          4719                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.332634                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.467475                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.358551                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  1848.567823                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  5937.445755                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  2873.203901                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           22                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           27                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           49                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1246                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          397                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1643                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     24637148                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      8192660                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     32829808                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.326863                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.437707                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.348167                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19772.991974                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20636.423174                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19981.623859                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 223450891500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 223450891500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.993916                       # Cycle average of tags in use
system.l2.tags.total_refs                    11498204                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7783474                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.477259                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      25.944071                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        7.745863                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        6.961772                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       17.575759                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        4.512512                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     1.253939                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.405376                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.121029                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.108778                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.274621                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.070508                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.019593                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999905                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  97765762                       # Number of tag accesses
system.l2.tags.data_accesses                 97765762                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 223450891500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      52846784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      59685632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst     102603264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      42421312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     24616576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          282173568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     52846784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst    102603264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     155450048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     67666048                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        67666048                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         825731                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         932588                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst        1603176                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         662833                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher       384634                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4408962                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1057282                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1057282                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        236502901                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        267108498                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        459175899                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        189846242                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    110165486                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1262799025                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    236502901                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    459175899                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        695678800                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      302822905                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            302822905                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      302822905                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       236502901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       267108498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       459175899                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       189846242                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    110165486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1565621930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1013725.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    825732.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    851571.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples   1603174.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    566636.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples    383905.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000257071750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        61556                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        61556                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8304574                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             958511                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4408961                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1057282                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4408961                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1057282                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 177943                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 43557                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             70319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             69599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            444015                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            189433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            246191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            885958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            189308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            401031                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            144828                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            281792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           150281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           382678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           227738                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           291425                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           144627                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           111796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             44222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             44142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             52859                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             43900                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             66368                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             75881                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             40016                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             46054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             62974                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             69268                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            56468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           133863                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           138945                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            46457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            47577                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            44731                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.82                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.90                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 108510771886                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                21155095000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            187842378136                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     25646.49                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                44396.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       115                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2834739                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  802313                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                79.15                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4408961                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1057282                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2384769                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  937143                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  313617                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  126091                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   55807                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   42820                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   32703                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   31009                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   28878                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   30278                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  47305                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  68948                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  35966                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  23987                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  21421                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  18421                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  15801                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  11849                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   3208                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    997                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  28765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  34579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  36166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  36884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  37464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  38526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  39861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  41080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  42572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  45274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  44688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  45360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  46059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  46915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  47936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  49148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  11475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  11387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  11688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  11719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  12345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  12427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  12755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  13090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  13881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  14262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  14685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  14779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  14265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  14676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  14776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  14799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  15145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  15350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  15301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  15538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  15462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  16307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  14695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   6753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   3644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    396                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1607689                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.786291                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   130.151587                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   252.805618                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       819999     51.00%     51.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       387132     24.08%     75.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       130738      8.13%     83.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        88169      5.48%     88.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        40917      2.55%     91.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        26519      1.65%     92.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        15646      0.97%     93.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        10119      0.63%     94.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        88450      5.50%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1607689                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        61556                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      68.733543                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     37.538274                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     69.641525                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15          11643     18.91%     18.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31         15213     24.71%     43.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47          7127     11.58%     55.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63          4953      8.05%     63.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79          3913      6.36%     69.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95          3281      5.33%     74.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111         2653      4.31%     79.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127         1529      2.48%     81.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143         1223      1.99%     83.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159         1106      1.80%     85.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175         1431      2.32%     87.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191         1448      2.35%     90.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207         1563      2.54%     92.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223         1550      2.52%     95.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239         1208      1.96%     97.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255          757      1.23%     98.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271          419      0.68%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287          218      0.35%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303          134      0.22%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::304-319           79      0.13%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-335           62      0.10%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::336-351           26      0.04%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-367           12      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::368-383            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-399            4      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         61556                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        61556                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.468338                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.425622                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.306055                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            50706     82.37%     82.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1951      3.17%     85.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5396      8.77%     94.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1736      2.82%     97.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              615      1.00%     98.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              350      0.57%     98.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              246      0.40%     99.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              133      0.22%     99.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              139      0.23%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               96      0.16%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               50      0.08%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               44      0.07%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               26      0.04%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29               26      0.04%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30               19      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                9      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                4      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                5      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         61556                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              270785216                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                11388352                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                64878400                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               282173504                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             67666048                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1211.83                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       290.35                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1262.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    302.82                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.74                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.47                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.27                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  223450856500                       # Total gap between requests
system.mem_ctrls.avgGap                      40878.32                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     52846848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     54500544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst    102603136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     36264704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     24569984                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     64878400                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 236503187.099613785744                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 243903900.468439161777                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 459175326.225986421108                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 162293843.432707905769                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 109956974.595467209816                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 290347465.451933562756                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       825732                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       932588                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst      1603176                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       662833                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher       384632                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1057282                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  26852061348                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  43849488867                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst  46503770329                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  27556042541                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  43081015051                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 5585372077936                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32519.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     47019.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     29007.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     41573.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher    112005.80                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5282764.75                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5321092140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2828231340                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         12389085240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3133487700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     17638938720.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      99007381770                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2430504960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       142748721870                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        638.837111                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5455733030                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   7461480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 210533678470                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6157828740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3272948415                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         17820397560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2158167240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     17638938720.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     100546243830                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1134621120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       148729145625                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        665.601039                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2063226301                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   7461480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 213926185199                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions              22860                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples        11431                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6283232.175663                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   10971470.872798                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10        11431    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        21000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    566302500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total          11431                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   151627264500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  71823627000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 223450891500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3431078                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3431078                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3431078                       # number of overall hits
system.cpu1.icache.overall_hits::total        3431078                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      2286736                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       2286736                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      2286736                       # number of overall misses
system.cpu1.icache.overall_misses::total      2286736                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst 147882336293                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 147882336293                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst 147882336293                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 147882336293                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5717814                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5717814                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5717814                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5717814                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.399932                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.399932                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.399932                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.399932                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 64669.614810                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 64669.614810                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 64669.614810                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 64669.614810                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs       981067                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs             8989                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   109.140839                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      2184221                       # number of writebacks
system.cpu1.icache.writebacks::total          2184221                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst       102483                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total       102483                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst       102483                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total       102483                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      2184253                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      2184253                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      2184253                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      2184253                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst 139462904793                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 139462904793                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst 139462904793                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 139462904793                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.382008                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.382008                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.382008                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.382008                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 63849.244933                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 63849.244933                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 63849.244933                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 63849.244933                       # average overall mshr miss latency
system.cpu1.icache.replacements               2184221                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3431078                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3431078                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      2286736                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      2286736                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst 147882336293                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 147882336293                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5717814                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5717814                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.399932                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.399932                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 64669.614810                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 64669.614810                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst       102483                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total       102483                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      2184253                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      2184253                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst 139462904793                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 139462904793                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.382008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.382008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 63849.244933                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 63849.244933                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 223450891500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.999690                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            6308280                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          2184285                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             2.888030                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.999690                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999990                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999990                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         13619881                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        13619881                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 223450891500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      8922012                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         8922012                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      8922012                       # number of overall hits
system.cpu1.dcache.overall_hits::total        8922012                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3725933                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3725933                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3725933                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3725933                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 218657935242                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 218657935242                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 218657935242                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 218657935242                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     12647945                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     12647945                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     12647945                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     12647945                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.294588                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.294588                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.294588                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.294588                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 58685.417919                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 58685.417919                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 58685.417919                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 58685.417919                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      8200595                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets           47                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           116926                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    70.134914                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets           47                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1069256                       # number of writebacks
system.cpu1.dcache.writebacks::total          1069256                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2548166                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2548166                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2548166                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2548166                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1177767                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1177767                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1177767                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1177767                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  71381914828                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  71381914828                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  71381914828                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  71381914828                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.093119                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.093119                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.093119                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.093119                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 60607.840794                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 60607.840794                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 60607.840794                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 60607.840794                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1069256                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      5341585                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        5341585                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1353487                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1353487                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  76652522500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  76652522500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      6695072                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      6695072                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.202162                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.202162                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 56633.364414                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 56633.364414                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       635172                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       635172                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       718315                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       718315                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  43526088000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  43526088000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.107290                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.107290                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 60594.708450                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 60594.708450                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3580427                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3580427                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2372446                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2372446                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 142005412742                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 142005412742                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5952873                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5952873                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.398538                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.398538                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 59856.120115                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 59856.120115                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1912994                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1912994                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       459452                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       459452                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  27855826828                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  27855826828                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.077182                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.077182                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 60628.372122                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 60628.372122                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        81235                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        81235                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data        33122                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        33122                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    939118000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    939118000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       114357                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       114357                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.289637                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.289637                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 28353.299922                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 28353.299922                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data        25177                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        25177                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         7945                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         7945                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     72015500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     72015500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.069475                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.069475                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  9064.254248                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9064.254248                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        60727                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        60727                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data        31176                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        31176                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data    248501500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    248501500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        91903                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        91903                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.339227                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.339227                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7970.923146                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7970.923146                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data        31176                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        31176                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data    218991500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    218991500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.339227                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.339227                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7024.361688                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7024.361688                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data     25741500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total     25741500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data     24075500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total     24075500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data        52805                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total          52805                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        27489                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        27489                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    144963500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    144963500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data        80294                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total        80294                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.342354                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.342354                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  5273.509404                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  5273.509404                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data           10                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total           10                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        27479                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        27479                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    117355000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    117355000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.342230                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.342230                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  4270.715819                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  4270.715819                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 223450891500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.397785                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           10378654                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1172521                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.851572                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.397785                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.981181                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.981181                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         27041488                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        27041488                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 223450891500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           5228788                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2354729                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      4585422                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6723053                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           691276                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          103384                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         56474                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         159858                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq         1816                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp         1816                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           848811                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          848812                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3444059                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1784730                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         4719                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         4719                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      3779289                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      4316230                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      6552714                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3372103                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              18020336                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    161246912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    174865088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    279581504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    135285312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              750978816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8822130                       # Total snoops (count)
system.tol2bus.snoopTraffic                  82273472                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         14718153                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.339700                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.520140                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               10058695     68.34%     68.34% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4319164     29.35%     97.69% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 340294      2.31%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           14718153                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        11950578583                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2243575484                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1892432040                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1797962391                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy        3284371478                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             1.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
