{
  "questions": [
    {
      "question": "What is the primary role of a clock signal in synchronous digital circuits?",
      "options": [
        "To synchronize operations and data transfers across different components.",
        "To provide power to the circuit's active components.",
        "To amplify logic signals for reliable transmission.",
        "To filter out unwanted noise from input signals.",
        "To generate random numbers for cryptographic applications."
      ],
      "correct": 0
    },
    {
      "question": "Which of the following statements best describes the typical hierarchy and characteristics of L1, L2, and L3 cache memories in a modern CPU architecture?",
      "options": [
        "L1 is the smallest and fastest cache, while L3 is the largest and slowest, but still much faster than main memory.",
        "L1 is the largest and slowest cache, acting as a buffer for L2 and L3, which are faster.",
        "All cache levels (L1, L2, L3) typically have the same size, speed, and latency characteristics.",
        "L1 cache is primarily used by the GPU, while L2 and L3 are dedicated to the CPU.",
        "L3 cache is always off-chip, while L1 and L2 are integrated directly into the CPU core."
      ],
      "correct": 0
    },
    {
      "question": "In the standard ASIC (Application-Specific Integrated Circuit) design flow, what is the primary output of the logic synthesis phase?",
      "options": [
        "A gate-level netlist, which is a structural description of the circuit using standard cells from a technology library.",
        "A high-level behavioral description written in Hardware Description Languages (HDL) like Verilog or VHDL.",
        "The final GDSII file, which contains all the geometric information needed for chip manufacturing.",
        "A detailed report on the power consumption and thermal profile of the proposed design.",
        "A compiled executable software program that runs on the target hardware."
      ],
      "correct": 0
    },
    {
      "question": "What is the primary benefit of speculative execution in modern out-of-order processors?",
      "options": [
        "To reduce the overall power consumption of the processor by shutting down idle units.",
        "To prefetch data from main memory into the cache before it is explicitly requested.",
        "To improve instruction-level parallelism by executing instructions before their actual need or outcome is definitively confirmed.",
        "To prevent unauthorized access to sensitive data within the CPU's registers.",
        "To ensure that all instructions are completed strictly in the original program order, regardless of data dependencies."
      ],
      "correct": 2
    },
    {
      "question": "What is the primary purpose of Automatic Test Pattern Generation (ATPG) in the context of digital IC design and manufacturing?",
      "options": [
        "To automatically convert high-level C++ or Python code into a synthesizable RTL description.",
        "To generate a set of test vectors (input patterns) that can detect potential manufacturing defects (faults) in the fabricated silicon chip.",
        "To simulate the functional behavior of a circuit at various abstraction levels (e.g., behavioral, RTL, gate-level).",
        "To optimize the physical placement and routing of standard cells on the chip floorplan.",
        "To perform formal verification, proving the correctness of a design against a specification using mathematical methods."
      ],
      "correct": 1
    }
  ]
}