<pre>name: asicworld_code_verilog_tutorial_which_clock
description: Tests imported from yosys
files: /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_which_clock.v
should_fail: 0
tags: yosys
incdirs: 
top_module: 
rc: 0

module which_clock (
	x,
	y,
	q,
	d
);
	input x;
	input y;
	input d;
	output q;
	reg q;
	always @(posedge x or posedge y) if (x) q <= 1'b0;
	else q <= d;
endmodule
</pre>