// Seed: 1895132445
module module_0;
  logic [7:0] id_2;
  always_ff @(posedge !id_1 or negedge id_2) begin
    if (id_1)
      if ("") begin
        deassign id_1[1'b0];
      end else id_1 <= id_1;
    begin
      id_1 = id_2[1];
    end
  end
endmodule
module module_1 (
    input  wand  id_0,
    output wand  id_1,
    input  uwire id_2,
    output tri   id_3,
    input  tri0  id_4,
    input  wire  id_5,
    input  wor   id_6
);
  wor id_8 = 1'b0;
  module_0();
endmodule
