//use in TOP
`timescale 1ns / 1ps

module Seven_Seg(
    input clk,              // fundamental frequency 100MHz (in Xilinx Board) 50MHZ (in Pango board)
    input reset,            // reset signal, active high
    input [31:0] data,      // 32-bit MEM contents willing to display on 7-segments
    output reg [7:0] anode,     // anodes for 7-segments
    output reg         dp,     // dot point for 7-segments
    output reg [6:0] cathode    // cathodes for 7-segments
);

wire [3:0] hex [7:0];
assign hex[0] = data[3:0];
assign hex[1] = data[7:4];
assign hex[2] = data[11:8];
assign hex[3] = data[15:12];
assign hex[4] = data[19:16];
assign hex[5] = data[23:20];
assign hex[6] = data[27:24];
assign hex[7] = data[31:28];

// ä¸ƒæ®µç æŸ¥æ‰¾è¡¨ï¿??0-Fï¼Œä½ç”µå¹³æœ‰æ•ˆï¿??
reg [6:0] seg_lut [0:15];
initial begin
        seg_lut[ 0] = 7'b1000000; // 0
        seg_lut[ 1] = 7'b1111001; // 1
        seg_lut[ 2] = 7'b0100100; // 2
        seg_lut[ 3] = 7'b0110000; // 3
        seg_lut[ 4] = 7'b0011001; // 4
        seg_lut[ 5] = 7'b0010010; // 5
        seg_lut[ 6] = 7'b0000010; // 6
        seg_lut[ 7] = 7'b1111000; // 7
        seg_lut[ 8] = 7'b0000000; // 8
        seg_lut[ 9] = 7'b0010000; // 9
        seg_lut[10] = 7'b0001000; // A
        seg_lut[11] = 7'b0000011; // b
        seg_lut[12] = 7'b1000110; // C
        seg_lut[13] = 7'b0100001; // d
        seg_lut[14] = 7'b0000110; // E
        seg_lut[15] = 7'b0001110; // F
    end

reg [2:0] scan_cnt = 0;
reg [16:0] div_cnt = 0;

always @(posedge clk or posedge reset) begin
    if (reset) begin
        div_cnt <= 0;
        scan_cnt <= 0;
    end else if (div_cnt == 17'd99999) begin
        div_cnt <= 0;
        scan_cnt <= scan_cnt + 1;
    end else begin
        div_cnt <= div_cnt + 1;
    end
end

// åŠ¨ï¿½?ï¿½æ‰«ï¿??
always @(*) begin
    if (reset) begin
        anode = 8'b1111_1111;
        cathode = 7'b1111111;
        dp = 1'b1; // å°æ•°ç‚¹é»˜è®¤ä¸ï¿??
    end else begin
        anode = 8'b1111_1111;
        anode[scan_cnt] = 1'b0; // ä½ç”µå¹³ï¿½?ï¿½ä¸­å½“å‰ï¿??
        cathode = seg_lut[hex[scan_cnt]]; // å½“å‰ä½æ˜¾ç¤ºå†…ï¿??
        dp = 1'b1; // é»˜è®¤å°æ•°ç‚¹ä¸ï¿??
    end
end

endmodule

//use in TOP_AI
/*

`timescale 1ns / 1ps

module Seven_Seg #(
    parameter integer CLK_HZ          = 10_000_000,  // ï¿½ï¿½ï¿½ï¿½Ê±ï¿½ï¿½Æµï¿½ï¿½
    parameter integer PER_DIGIT_HZ    = 2000          // Ã¿ï¿½ï¿½ï¿½ï¿½ï¿½Öµï¿½Ä¿ï¿½ï¿½Ë¢ï¿½ï¿½Æµï¿½ï¿½(ï¿½ï¿½ï¿½ï¿½ 1~2 kHz)
)(
    input  wire        clk,        // Ê±ï¿½ï¿½
    input  wire        reset,      // ï¿½ï¿½Î»ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ğ§
    input  wire [31:0] data,       // ï¿½ï¿½Òªï¿½ï¿½Ê¾ï¿½ï¿½ 32bit ï¿½ï¿½ï¿½ï¿½
    output reg  [7:0]  anode,      // Î»Ñ¡ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ğ§
    output reg         dp,         // Ğ¡ï¿½ï¿½ï¿½ã£¬ï¿½ï¿½ï¿½ï¿½Ğ§
    output reg  [6:0]  cathode     // ï¿½ï¿½Ñ¡ CA..CGï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ğ§ï¿½ï¿½cathode[0]=CA
);

    localparam integer DIGITS      = 8;
    localparam integer TICK_HZ     = DIGITS * PER_DIGIT_HZ;                  // ï¿½ï¿½Î»Æµï¿½ï¿½
    localparam integer DIV_VAL     = (CLK_HZ / TICK_HZ) - 1;                 // ï¿½ï¿½Æµï¿½ï¿½ï¿½ï¿½
    localparam integer DIV_W       = $clog2(DIV_VAL + 1);

    reg [DIV_W-1:0] div_cnt = 0;
    reg             phase   = 0;       // 0: ï¿½Õ°ï¿½ï¿½ï¿½Î»ï¿½ï¿½ï¿½ï¿½Î»Ñ¡+ï¿½ï¿½ï¿½Â¶ï¿½ï¿½ë£©ï¿½ï¿½1: ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Î»ï¿½ï¿½ï¿½ï¿½Î»Ñ¡ï¿½ï¿½
    reg [2:0]       idx     = 0;       // ï¿½ï¿½Ç°Î»(0..7)
    reg [31:0]      data_latched = 32'h0;   // ï¿½ï¿½ï¿½ï¿½Ê¾ï¿½ï¿½ï¿½Ö¡ï¿½ï¿½ï¿½ï¿?
    reg [6:0]       seg_reg = 7'h7F;        // ï¿½ï¿½ï¿½ï¿½Ä´æ£¨ï¿½ï¿½ï¿½ï¿½Ğ§ï¿½ï¿?
    reg [7:0]       an_reg  = 8'hFF;        // Î»Ñ¡ï¿½Ä´æ£¨ï¿½ï¿½ï¿½ï¿½Ğ§ï¿½ï¿½

    // ï¿½Ó¿ï¿½ï¿½ï¿½ï¿½Ğ°ï¿½Î»È¡ nibbleï¿½ï¿½idx=0 ï¿½ï¿½ bits[3:0], idx=7 ï¿½ï¿½ bits[31:28]ï¿½ï¿½
    wire [3:0] nibble = data_latched[idx*4 +: 4];

    // ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ë£ºï¿½ï¿½ï¿½ï¿½ {g,f,e,d,c,b,a} ï¿½ï¿½ï¿½ï¿½Ğ§
    function [6:0] hex_to_seg;
        input [3:0] h;
        case (h)
            4'h0: hex_to_seg = 7'b1000000;
            4'h1: hex_to_seg = 7'b1111001;
            4'h2: hex_to_seg = 7'b0100100;
            4'h3: hex_to_seg = 7'b0110000;
            4'h4: hex_to_seg = 7'b0011001;
            4'h5: hex_to_seg = 7'b0010010;
            4'h6: hex_to_seg = 7'b0000010;
            4'h7: hex_to_seg = 7'b1111000;
            4'h8: hex_to_seg = 7'b0000000;
            4'h9: hex_to_seg = 7'b0010000;
            4'hA: hex_to_seg = 7'b0001000;
            4'hB: hex_to_seg = 7'b0000011;
            4'hC: hex_to_seg = 7'b1000110;
            4'hD: hex_to_seg = 7'b0100001;
            4'hE: hex_to_seg = 7'b0000110;
            4'hF: hex_to_seg = 7'b0001110;
        endcase
    endfunction

    // ï¿½ï¿½Æµ + É¨ï¿½ï¿½×´Ì¬ï¿½ï¿½
    always @(posedge clk or posedge reset) begin
        if (reset) begin
            div_cnt       <= 0;
            phase         <= 1'b0;
            idx           <= 3'd0;
            data_latched  <= 32'h0;
            seg_reg       <= 7'h7F;
            an_reg        <= 8'hFF;
            dp            <= 1'b1; // Ğ¡ï¿½ï¿½ï¿½ï¿½Ä¬ï¿½ï¿½ï¿½ğ£¨µï¿½ï¿½ï¿½Ğ§ï¿½ï¿½
        end else begin
            // ï¿½ï¿½Æµï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Î»"tick"
            if (div_cnt == DIV_VAL[DIV_W-1:0]) begin
                div_cnt <= 0;
                phase   <= ~phase;

                if (phase == 1'b0) begin
                    // ï¿½Õ°ï¿½ï¿½ï¿½Î»ï¿½ï¿½ï¿½È¹ï¿½ï¿½ï¿½ï¿½ï¿½Î»Ñ¡ï¿½ï¿½ï¿½Ù¸ï¿½ï¿½Â¶ï¿½ï¿½ë£¬ï¿½ï¿½ï¿½ï¿½Ö¡ï¿½ß½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿?
                    an_reg  <= 8'hFF;              // È«ï¿½ï¿½ï¿½Ø±Õ£ï¿½ï¿½ï¿½ï¿½ï¿½Ğ§ï¿½ï¿½
                    seg_reg <= hex_to_seg(nibble); // ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ò»ï¿½ï¿½ idx ï¿½ï¿½ï¿½ï¿½ï¿½Ï¸ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Î»È·ï¿½ï¿½

                    // Ö¡ï¿½ß½ç£ºï¿½ï¿½ï¿½ï¿½ï¿½Ç¼ï¿½ï¿½ï¿½È¥ï¿½ï¿½ï¿½ï¿½ idx==0 ï¿½ï¿½Î»Ö®Ç°ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ data
                    if (idx == 3'd0)
                        data_latched <= data;

                end else begin
                    // ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Î»ï¿½ï¿½ï¿½ò¿ªµï¿½Ç°Î»Ñ¡
                    an_reg <= ~(8'b1 << idx); // ï¿½ï¿½ï¿½ï¿½Ç°Î»Îª 0ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Îª 1ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ğ§ï¿½ï¿½

                    // ï¿½ï¿½Ò»ï¿½Î½ï¿½ï¿½ï¿½Õ°ï¿½ï¿½ï¿½Î»Ç°ï¿½ï¿½×¼ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ò»ï¿½ï¿? idx
                    idx <= idx + 3'd1;
                end
            end else begin
                div_cnt <= div_cnt + 1'b1;
            end

            // Ğ¡ï¿½ï¿½ï¿½ã³£ï¿½ï¿½ï¿½ï¿½ï¿½è°´Î»ï¿½ï¿½ï¿½Æ£ï¿½ï¿½É·ï¿½ï¿½ï¿½ cathode ï¿½ï¿½ï¿½Ä´æ£©
            dp <= 1'b1;
        end
    end

    // ï¿½ï¿½ï¿½Ä´ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿?
    always @(posedge clk or posedge reset) begin
        if (reset) begin
            anode    <= 8'hFF;
            cathode  <= 7'h7F;
        end else begin
            anode    <= an_reg;
            cathode  <= seg_reg;
        end
    end

endmodule

*/