#! /usr/local/bin/vvp
:ivl_version "0.10.0 (devel)" "(s20150513)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x26fb580 .scope module, "testALU" "testALU" 2 4;
 .timescale -9 -12;
v0x2cddf50_0 .var/s "a", 31 0;
v0x2cde060_0 .var/s "b", 31 0;
v0x2cde130_0 .net "carryout", 0 0, L_0x2e34f10;  1 drivers
v0x2cde230_0 .var "command", 2 0;
v0x2cde300_0 .net "overflow", 0 0, L_0x2e3e7a0;  1 drivers
v0x2cde3a0_0 .net/s "result", 31 0, L_0x2e43190;  1 drivers
v0x2cde490_0 .net "zero", 0 0, L_0x2e3db90;  1 drivers
S_0x26b20c0 .scope module, "dut" "ALU" 2 14, 3 2 0, S_0x26fb580;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /OUTPUT 1 "overflow"
    .port_info 4 /INPUT 32 "operandA"
    .port_info 5 /INPUT 32 "operandB"
    .port_info 6 /INPUT 3 "command"
L_0x2e33c80/d .functor OR 1, L_0x2e36030, L_0x2e34e70, C4<0>, C4<0>;
L_0x2e33c80 .delay 1 (30000,30000,30000) L_0x2e33c80/d;
L_0x2e34f10/d .functor OR 1, L_0x2e34f80, L_0x2e35020, C4<0>, C4<0>;
L_0x2e34f10 .delay 1 (30000,30000,30000) L_0x2e34f10/d;
L_0x2e3dea0/d .functor XNOR 1, L_0x2e3dfb0, L_0x2e360d0, C4<0>, C4<0>;
L_0x2e3dea0 .delay 1 (20000,20000,20000) L_0x2e3dea0/d;
L_0x2e361c0/d .functor NOT 1, L_0x2e3dea0, C4<0>, C4<0>, C4<0>;
L_0x2e361c0 .delay 1 (10000,10000,10000) L_0x2e361c0/d;
L_0x2e362d0/d .functor XOR 1, L_0x2e3e4b0, L_0x2e34f10, C4<0>, C4<0>;
L_0x2e362d0 .delay 1 (30000,30000,30000) L_0x2e362d0/d;
L_0x2e3ec40/d .functor OR 1, L_0x2e3ed50, L_0x2e3e5a0, C4<0>, C4<0>;
L_0x2e3ec40 .delay 1 (30000,30000,30000) L_0x2e3ec40/d;
L_0x2e3e690/d .functor AND 1, L_0x2e362d0, L_0x2e3e9a0, C4<1>, C4<1>;
L_0x2e3e690 .delay 1 (30000,30000,30000) L_0x2e3e690/d;
o0x2ac6110a81d8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x2e3e7a0/d .functor AND 1, L_0x2e3e690, o0x2ac6110a81d8, C4<1>, C4<1>;
L_0x2e3e7a0 .delay 1 (30000,30000,30000) L_0x2e3e7a0/d;
L_0x2e3f2c0/d .functor XOR 1, L_0x2e34f10, L_0x2e361c0, C4<0>, C4<0>;
L_0x2e3f2c0 .delay 1 (30000,30000,30000) L_0x2e3f2c0/d;
L_0x2e3eeb0/d .functor AND 1, L_0x2e3f2c0, L_0x2e3f010, C4<1>, C4<1>;
L_0x2e3eeb0 .delay 1 (30000,30000,30000) L_0x2e3eeb0/d;
v0x2cda6e0_0 .net *"_s106", 0 0, L_0x2d41600;  1 drivers
v0x2cda7c0_0 .net *"_s117", 0 0, L_0x2d49b90;  1 drivers
v0x2cda8a0_0 .net *"_s128", 0 0, L_0x2d54360;  1 drivers
v0x2cda960_0 .net *"_s139", 0 0, L_0x2d60ef0;  1 drivers
v0x2cdaa40_0 .net *"_s150", 0 0, L_0x2d69470;  1 drivers
v0x2cdab70_0 .net *"_s161", 0 0, L_0x2d73c90;  1 drivers
v0x2cdac50_0 .net *"_s172", 0 0, L_0x2d80a20;  1 drivers
v0x2cdad30_0 .net *"_s18", 0 0, L_0x2ce9560;  1 drivers
v0x2cdae10_0 .net *"_s183", 0 0, L_0x2d8b3c0;  1 drivers
v0x2cdaf80_0 .net *"_s194", 0 0, L_0x2d938b0;  1 drivers
v0x2cdb060_0 .net *"_s205", 0 0, L_0x2d40dd0;  1 drivers
v0x2cdb140_0 .net *"_s216", 0 0, L_0x2dab520;  1 drivers
v0x2cdb220_0 .net *"_s227", 0 0, L_0x2db3a60;  1 drivers
v0x2cdb300_0 .net *"_s238", 0 0, L_0x2dc05c0;  1 drivers
v0x2cdb3e0_0 .net *"_s249", 0 0, L_0x2dcaac0;  1 drivers
v0x2cdb4c0_0 .net *"_s260", 0 0, L_0x2dd5340;  1 drivers
v0x2cdb5a0_0 .net *"_s271", 0 0, L_0x2de1ea0;  1 drivers
v0x2cdb750_0 .net *"_s282", 0 0, L_0x2dec6d0;  1 drivers
v0x2cdb7f0_0 .net *"_s29", 0 0, L_0x2ceaec0;  1 drivers
v0x2cdb8d0_0 .net *"_s293", 0 0, L_0x2df4b80;  1 drivers
v0x2cdb9b0_0 .net *"_s304", 0 0, L_0x2e01700;  1 drivers
v0x2cdba90_0 .net *"_s315", 0 0, L_0x2e0bf50;  1 drivers
v0x2cdbb70_0 .net *"_s326", 0 0, L_0x2e14410;  1 drivers
v0x2cdbc50_0 .net *"_s337", 0 0, L_0x2e28c40;  1 drivers
v0x2cdbd30_0 .net *"_s350", 0 0, L_0x2e298c0;  1 drivers
v0x2cdbe10_0 .net *"_s352", 0 0, L_0x2e33c80;  1 drivers
v0x2cdbef0_0 .net *"_s356", 0 0, L_0x2e36030;  1 drivers
v0x2cdbfd0_0 .net *"_s358", 0 0, L_0x2e34e70;  1 drivers
v0x2cdc0b0_0 .net *"_s360", 0 0, L_0x2e34f80;  1 drivers
v0x2cdc190_0 .net *"_s362", 0 0, L_0x2e35020;  1 drivers
v0x2cdc270_0 .net *"_s364", 0 0, L_0x2e3dfb0;  1 drivers
v0x2cdc350_0 .net *"_s366", 0 0, L_0x2e360d0;  1 drivers
v0x2cdc430_0 .net *"_s368", 0 0, L_0x2e3e4b0;  1 drivers
v0x2cdb680_0 .net *"_s372", 0 0, L_0x2e3ed50;  1 drivers
v0x2cdc700_0 .net *"_s374", 0 0, L_0x2e3e5a0;  1 drivers
v0x2cdc7e0_0 .net *"_s375", 0 0, L_0x2e3eeb0;  1 drivers
v0x2cdc8c0_0 .net *"_s379", 0 0, L_0x2e3f010;  1 drivers
v0x2cdc9a0_0 .net *"_s40", 0 0, L_0x2d08880;  1 drivers
v0x2cdca80_0 .net *"_s51", 0 0, L_0x2d00c00;  1 drivers
v0x2cdcb60_0 .net *"_s62", 0 0, L_0x2d13a80;  1 drivers
v0x2cdcc40_0 .net *"_s73", 0 0, L_0x2d1f3a0;  1 drivers
v0x2cdcd20_0 .net *"_s84", 0 0, L_0x2d29d50;  1 drivers
v0x2cdce00_0 .net *"_s95", 0 0, L_0x2d345f0;  1 drivers
v0x2cdcee0_0 .net "adOrSub", 0 0, o0x2ac6110a81d8;  0 drivers
v0x2cdcfa0_0 .net "addOrSub", 0 0, L_0x2e3ec40;  1 drivers
v0x2cdd060_0 .net "carryinbus", 32 0, L_0x2e33be0;  1 drivers
v0x2cdd140_0 .net "carryout", 0 0, L_0x2e34f10;  alias, 1 drivers
v0x2cdd200_0 .net "command", 2 0, v0x2cde230_0;  1 drivers
v0x2cdd2e0_0 .var "commandslice", 7 0;
v0x2cdd3a0_0 .net "mixedSigns", 0 0, L_0x2e361c0;  1 drivers
v0x2cdd440_0 .net "operandA", 31 0, v0x2cddf50_0;  1 drivers
v0x2cdd500_0 .net "operandB", 31 0, v0x2cde060_0;  1 drivers
v0x2cdd5e0_0 .net "overFlowPossible", 0 0, L_0x2e3e9a0;  1 drivers
v0x2cdd6b0_0 .net "overflow", 0 0, L_0x2e3e7a0;  alias, 1 drivers
v0x2cdd750_0 .net "overflowPre", 0 0, L_0x2e3e690;  1 drivers
v0x2cdd810_0 .net "overrideBus", 31 0, L_0x2e3f4f0;  1 drivers
v0x2cdd900_0 .net "possibleOverflow", 0 0, L_0x2e362d0;  1 drivers
v0x2cdd9a0_0 .net "result", 31 0, L_0x2e43190;  alias, 1 drivers
v0x2cdda90_0 .net "resultBus", 31 0, L_0x2e33830;  1 drivers
v0x2cddb60_0 .net "sameSigns", 0 0, L_0x2e3dea0;  1 drivers
v0x2cddc30_0 .net "sltPre", 0 0, L_0x2e3f2c0;  1 drivers
v0x2cddcd0_0 .net "zero", 0 0, L_0x2e3db90;  alias, 1 drivers
v0x2cddda0_0 .net "zerobus", 31 0, L_0x2d7dd90;  1 drivers
E_0x2a83c80 .event edge, v0x2cdd200_0;
L_0x2ce8dc0 .part v0x2cddf50_0, 0, 1;
L_0x2ce8f20 .part v0x2cde060_0, 0, 1;
L_0x2ce8fc0 .part L_0x2e33be0, 0, 1;
L_0x2cf3660 .part v0x2cddf50_0, 1, 1;
L_0x2cf37c0 .part v0x2cde060_0, 1, 1;
L_0x2cf3860 .part L_0x2e33be0, 1, 1;
L_0x2cfdef0 .part v0x2cddf50_0, 2, 1;
L_0x2cfe0e0 .part v0x2cde060_0, 2, 1;
L_0x2cfe210 .part L_0x2e33be0, 2, 1;
L_0x2d087e0 .part v0x2cddf50_0, 3, 1;
L_0x2d08940 .part v0x2cde060_0, 3, 1;
L_0x2d089e0 .part L_0x2e33be0, 3, 1;
L_0x2d131f0 .part v0x2cddf50_0, 4, 1;
L_0x2d13350 .part v0x2cde060_0, 4, 1;
L_0x2d13470 .part L_0x2e33be0, 4, 1;
L_0x2d1ea70 .part v0x2cddf50_0, 5, 1;
L_0x2d1eb10 .part v0x2cde060_0, 5, 1;
L_0x2d1ebb0 .part L_0x2e33be0, 5, 1;
L_0x2d29270 .part v0x2cddf50_0, 6, 1;
L_0x2d294e0 .part v0x2cde060_0, 6, 1;
L_0x2d1ec50 .part L_0x2e33be0, 6, 1;
L_0x2d33c00 .part v0x2cddf50_0, 7, 1;
L_0x2d29690 .part v0x2cde060_0, 7, 1;
L_0x2d33e20 .part L_0x2e33be0, 7, 1;
L_0x2d3e4f0 .part v0x2cddf50_0, 8, 1;
L_0x2d3e650 .part v0x2cde060_0, 8, 1;
L_0x2d33fd0 .part L_0x2e33be0, 8, 1;
L_0x2d491e0 .part v0x2cddf50_0, 9, 1;
L_0x2d3e6f0 .part v0x2cde060_0, 9, 1;
L_0x2d49430 .part L_0x2e33be0, 9, 1;
L_0x2d53a40 .part v0x2cddf50_0, 10, 1;
L_0x2d53ba0 .part v0x2cde060_0, 10, 1;
L_0x2d494d0 .part L_0x2e33be0, 10, 1;
L_0x2d5e260 .part v0x2cddf50_0, 11, 1;
L_0x2d53c40 .part v0x2cde060_0, 11, 1;
L_0x2d5e4e0 .part L_0x2e33be0, 11, 1;
L_0x2d68ad0 .part v0x2cddf50_0, 12, 1;
L_0x2d68c30 .part v0x2cde060_0, 12, 1;
L_0x2d5e580 .part L_0x2e33be0, 12, 1;
L_0x2d73370 .part v0x2cddf50_0, 13, 1;
L_0x2d68cd0 .part v0x2cde060_0, 13, 1;
L_0x2d68d70 .part L_0x2e33be0, 13, 1;
L_0x2d7db90 .part v0x2cddf50_0, 14, 1;
L_0x2d293d0 .part v0x2cde060_0, 14, 1;
L_0x2d29580 .part L_0x2e33be0, 14, 1;
L_0x2d88600 .part v0x2cddf50_0, 15, 1;
L_0x2d7e110 .part v0x2cde060_0, 15, 1;
L_0x2d7e1b0 .part L_0x2e33be0, 15, 1;
L_0x2d92fa0 .part v0x2cddf50_0, 16, 1;
L_0x2d93100 .part v0x2cde060_0, 16, 1;
L_0x2d88af0 .part L_0x2e33be0, 16, 1;
L_0x2d9d7b0 .part v0x2cddf50_0, 17, 1;
L_0x2d931a0 .part v0x2cde060_0, 17, 1;
L_0x2d93240 .part L_0x2e33be0, 17, 1;
L_0x2da8850 .part v0x2cddf50_0, 18, 1;
L_0x2da89b0 .part v0x2cde060_0, 18, 1;
L_0x2d9d910 .part L_0x2e33be0, 18, 1;
L_0x2db3100 .part v0x2cddf50_0, 19, 1;
L_0x2da8a50 .part v0x2cde060_0, 19, 1;
L_0x2da8af0 .part L_0x2e33be0, 19, 1;
L_0x2dbd960 .part v0x2cddf50_0, 20, 1;
L_0x2dbdac0 .part v0x2cde060_0, 20, 1;
L_0x2db3260 .part L_0x2e33be0, 20, 1;
L_0x2d1da00 .part v0x2cddf50_0, 21, 1;
L_0x2d1daa0 .part v0x2cde060_0, 21, 1;
L_0x2d1db40 .part L_0x2e33be0, 21, 1;
L_0x2dd4a10 .part v0x2cddf50_0, 22, 1;
L_0x2dd4b70 .part v0x2cde060_0, 22, 1;
L_0x2dca3f0 .part L_0x2e33be0, 22, 1;
L_0x2ddf240 .part v0x2cddf50_0, 23, 1;
L_0x2dd4c10 .part v0x2cde060_0, 23, 1;
L_0x2dd4cb0 .part L_0x2e33be0, 23, 1;
L_0x2de9a80 .part v0x2cddf50_0, 24, 1;
L_0x2de9be0 .part v0x2cde060_0, 24, 1;
L_0x2ddf3a0 .part L_0x2e33be0, 24, 1;
L_0x2df4250 .part v0x2cddf50_0, 25, 1;
L_0x2de9c80 .part v0x2cde060_0, 25, 1;
L_0x2de9d20 .part L_0x2e33be0, 25, 1;
L_0x2dfea80 .part v0x2cddf50_0, 26, 1;
L_0x2dfebe0 .part v0x2cde060_0, 26, 1;
L_0x2df43b0 .part L_0x2e33be0, 26, 1;
L_0x2e092e0 .part v0x2cddf50_0, 27, 1;
L_0x2dfec80 .part v0x2cde060_0, 27, 1;
L_0x2dfed20 .part L_0x2e33be0, 27, 1;
L_0x2e13af0 .part v0x2cddf50_0, 28, 1;
L_0x2e13c50 .part v0x2cde060_0, 28, 1;
L_0x2e09440 .part L_0x2e33be0, 28, 1;
L_0x2e1e310 .part v0x2cddf50_0, 29, 1;
L_0x2e13cf0 .part v0x2cde060_0, 29, 1;
L_0x2e13d90 .part L_0x2e33be0, 29, 1;
L_0x2e28ba0 .part v0x2cddf50_0, 30, 1;
L_0x2d7dcf0 .part v0x2cde060_0, 30, 1;
L_0x2e1e470 .part L_0x2e33be0, 30, 1;
LS_0x2e33830_0_0 .concat8 [ 1 1 1 1], L_0x2ce4f20, L_0x2cef720, L_0x2cfa050, L_0x2d04940;
LS_0x2e33830_0_4 .concat8 [ 1 1 1 1], L_0x2d0f350, L_0x2d19b30, L_0x2d253d0, L_0x2d2fd60;
LS_0x2e33830_0_8 .concat8 [ 1 1 1 1], L_0x2d3a650, L_0x2d45340, L_0x2d4fba0, L_0x2d5a3c0;
LS_0x2e33830_0_12 .concat8 [ 1 1 1 1], L_0x2d64c30, L_0x2d6f4d0, L_0x2d79cf0, L_0x2d84760;
LS_0x2e33830_0_16 .concat8 [ 1 1 1 1], L_0x2d8f100, L_0x2d99910, L_0x2da49b0, L_0x2daf260;
LS_0x2e33830_0_20 .concat8 [ 1 1 1 1], L_0x2db9ac0, L_0x2dc4300, L_0x2dd0b70, L_0x2ddb3a0;
LS_0x2e33830_0_24 .concat8 [ 1 1 1 1], L_0x2de5be0, L_0x2df03b0, L_0x2dfabe0, L_0x2e05440;
LS_0x2e33830_0_28 .concat8 [ 1 1 1 1], L_0x2e0fbf0, L_0x2e1a470, L_0x2e24d00, L_0x2e2f8b0;
LS_0x2e33830_1_0 .concat8 [ 4 4 4 4], LS_0x2e33830_0_0, LS_0x2e33830_0_4, LS_0x2e33830_0_8, LS_0x2e33830_0_12;
LS_0x2e33830_1_4 .concat8 [ 4 4 4 4], LS_0x2e33830_0_16, LS_0x2e33830_0_20, LS_0x2e33830_0_24, LS_0x2e33830_0_28;
L_0x2e33830 .concat8 [ 16 16 0 0], LS_0x2e33830_1_0, LS_0x2e33830_1_4;
LS_0x2d7dd90_0_0 .concat8 [ 1 1 1 1], L_0x2ce8cc0, L_0x2cf3510, L_0x2cfddf0, L_0x2d086e0;
LS_0x2d7dd90_0_4 .concat8 [ 1 1 1 1], L_0x2d130f0, L_0x2d1e810, L_0x2d29170, L_0x2d33b00;
LS_0x2d7dd90_0_8 .concat8 [ 1 1 1 1], L_0x2d3e3f0, L_0x2d490e0, L_0x2d53940, L_0x2d5e160;
LS_0x2d7dd90_0_12 .concat8 [ 1 1 1 1], L_0x2d689d0, L_0x2d73270, L_0x2d7da90, L_0x2d88500;
LS_0x2d7dd90_0_16 .concat8 [ 1 1 1 1], L_0x2d92ea0, L_0x2d9d6b0, L_0x2da8750, L_0x2db3000;
LS_0x2d7dd90_0_20 .concat8 [ 1 1 1 1], L_0x2dbd860, L_0x2d1d7a0, L_0x2dd4910, L_0x2ddf140;
LS_0x2d7dd90_0_24 .concat8 [ 1 1 1 1], L_0x2de9980, L_0x2df4150, L_0x2dfe980, L_0x2e091e0;
LS_0x2d7dd90_0_28 .concat8 [ 1 1 1 1], L_0x2e139f0, L_0x2e1e210, L_0x2e28aa0, L_0x2e33730;
LS_0x2d7dd90_1_0 .concat8 [ 4 4 4 4], LS_0x2d7dd90_0_0, LS_0x2d7dd90_0_4, LS_0x2d7dd90_0_8, LS_0x2d7dd90_0_12;
LS_0x2d7dd90_1_4 .concat8 [ 4 4 4 4], LS_0x2d7dd90_0_16, LS_0x2d7dd90_0_20, LS_0x2d7dd90_0_24, LS_0x2d7dd90_0_28;
L_0x2d7dd90 .concat8 [ 16 16 0 0], LS_0x2d7dd90_1_0, LS_0x2d7dd90_1_4;
L_0x2e346b0 .part v0x2cddf50_0, 31, 1;
L_0x2e33aa0 .part v0x2cde060_0, 31, 1;
L_0x2e33b40 .part L_0x2e33be0, 31, 1;
LS_0x2e33be0_0_0 .concat8 [ 1 1 1 1], L_0x2e33c80, L_0x2ce8960, L_0x2cf31b0, L_0x2cfda90;
LS_0x2e33be0_0_4 .concat8 [ 1 1 1 1], L_0x2d08380, L_0x2d12d90, L_0x2d1e4b0, L_0x2d28e10;
LS_0x2e33be0_0_8 .concat8 [ 1 1 1 1], L_0x2d337a0, L_0x2d3e090, L_0x2d48d80, L_0x2d535e0;
LS_0x2e33be0_0_12 .concat8 [ 1 1 1 1], L_0x2d5de00, L_0x2d68670, L_0x2d72f10, L_0x2d7d730;
LS_0x2e33be0_0_16 .concat8 [ 1 1 1 1], L_0x2d881a0, L_0x2d92b40, L_0x2d9d350, L_0x2da83f0;
LS_0x2e33be0_0_20 .concat8 [ 1 1 1 1], L_0x2db2ca0, L_0x2dbd500, L_0x2d1d440, L_0x2dd45b0;
LS_0x2e33be0_0_24 .concat8 [ 1 1 1 1], L_0x2ddede0, L_0x2de9620, L_0x2df3df0, L_0x2dfe620;
LS_0x2e33be0_0_28 .concat8 [ 1 1 1 1], L_0x2e08e80, L_0x2e13690, L_0x2e1deb0, L_0x2e28740;
LS_0x2e33be0_0_32 .concat8 [ 1 0 0 0], L_0x2e333d0;
LS_0x2e33be0_1_0 .concat8 [ 4 4 4 4], LS_0x2e33be0_0_0, LS_0x2e33be0_0_4, LS_0x2e33be0_0_8, LS_0x2e33be0_0_12;
LS_0x2e33be0_1_4 .concat8 [ 4 4 4 4], LS_0x2e33be0_0_16, LS_0x2e33be0_0_20, LS_0x2e33be0_0_24, LS_0x2e33be0_0_28;
LS_0x2e33be0_1_8 .concat8 [ 1 0 0 0], LS_0x2e33be0_0_32;
L_0x2e33be0 .concat8 [ 16 16 1 0], LS_0x2e33be0_1_0, LS_0x2e33be0_1_4, LS_0x2e33be0_1_8;
L_0x2e36030 .part v0x2cdd2e0_0, 1, 1;
L_0x2e34e70 .part v0x2cdd2e0_0, 1, 1;
L_0x2e34f80 .part L_0x2e33be0, 32, 1;
L_0x2e35020 .part L_0x2e33be0, 32, 1;
L_0x2e3dfb0 .part v0x2cddf50_0, 31, 1;
L_0x2e360d0 .part v0x2cde060_0, 31, 1;
L_0x2e3e4b0 .part L_0x2e43190, 31, 1;
L_0x2e3eba0 .part v0x2cdd2e0_0, 0, 1;
L_0x2e3ed50 .part v0x2cdd2e0_0, 0, 1;
L_0x2e3e5a0 .part v0x2cdd2e0_0, 1, 1;
LS_0x2e3f4f0_0_0 .concat8 [ 1 1 1 1], L_0x2e3eeb0, L_0x2ce9560, L_0x2ceaec0, L_0x2d08880;
LS_0x2e3f4f0_0_4 .concat8 [ 1 1 1 1], L_0x2d00c00, L_0x2d13a80, L_0x2d1f3a0, L_0x2d29d50;
LS_0x2e3f4f0_0_8 .concat8 [ 1 1 1 1], L_0x2d345f0, L_0x2d41600, L_0x2d49b90, L_0x2d54360;
LS_0x2e3f4f0_0_12 .concat8 [ 1 1 1 1], L_0x2d60ef0, L_0x2d69470, L_0x2d73c90, L_0x2d80a20;
LS_0x2e3f4f0_0_16 .concat8 [ 1 1 1 1], L_0x2d8b3c0, L_0x2d938b0, L_0x2d40dd0, L_0x2dab520;
LS_0x2e3f4f0_0_20 .concat8 [ 1 1 1 1], L_0x2db3a60, L_0x2dc05c0, L_0x2dcaac0, L_0x2dd5340;
LS_0x2e3f4f0_0_24 .concat8 [ 1 1 1 1], L_0x2de1ea0, L_0x2dec6d0, L_0x2df4b80, L_0x2e01700;
LS_0x2e3f4f0_0_28 .concat8 [ 1 1 1 1], L_0x2e0bf50, L_0x2e14410, L_0x2e28c40, L_0x2e298c0;
LS_0x2e3f4f0_1_0 .concat8 [ 4 4 4 4], LS_0x2e3f4f0_0_0, LS_0x2e3f4f0_0_4, LS_0x2e3f4f0_0_8, LS_0x2e3f4f0_0_12;
LS_0x2e3f4f0_1_4 .concat8 [ 4 4 4 4], LS_0x2e3f4f0_0_16, LS_0x2e3f4f0_0_20, LS_0x2e3f4f0_0_24, LS_0x2e3f4f0_0_28;
L_0x2e3f4f0 .concat8 [ 16 16 0 0], LS_0x2e3f4f0_1_0, LS_0x2e3f4f0_1_4;
L_0x2e3f010 .part v0x2cdd2e0_0, 3, 1;
S_0x25fb430 .scope generate, "alu_slices[0]" "alu_slices[0]" 3 39, 3 39 0, S_0x26b20c0;
 .timescale -9 -12;
P_0x2a850d0 .param/l "i" 0 3 39, +C4<00>;
S_0x27d7440 .scope module, "alu1_inst" "alu1" 3 40, 4 142 0, S_0x25fb430;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x2cde580/d .functor NOT 1, L_0x2ce8dc0, C4<0>, C4<0>, C4<0>;
L_0x2cde580 .delay 1 (10000,10000,10000) L_0x2cde580/d;
L_0x2cde690/d .functor NOT 1, L_0x2ce8f20, C4<0>, C4<0>, C4<0>;
L_0x2cde690 .delay 1 (10000,10000,10000) L_0x2cde690/d;
L_0x2cdf920/d .functor XOR 1, L_0x2ce8dc0, L_0x2ce8f20, C4<0>, C4<0>;
L_0x2cdf920 .delay 1 (30000,30000,30000) L_0x2cdf920/d;
L_0x2ac6110b6018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b6060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2cdfa80/d .functor OR 1, L_0x2ac6110b6018, L_0x2ac6110b6060, C4<0>, C4<0>;
L_0x2cdfa80 .delay 1 (30000,30000,30000) L_0x2cdfa80/d;
L_0x2ac6110b60a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b60f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ce01d0/d .functor OR 1, L_0x2ac6110b60a8, L_0x2ac6110b60f0, C4<0>, C4<0>;
L_0x2ce01d0 .delay 1 (30000,30000,30000) L_0x2ce01d0/d;
L_0x2ce03d0/d .functor AND 1, L_0x2ce8dc0, L_0x2ce8f20, C4<1>, C4<1>;
L_0x2ce03d0 .delay 1 (30000,30000,30000) L_0x2ce03d0/d;
L_0x2ac6110b6138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b6180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ce0490/d .functor OR 1, L_0x2ac6110b6138, L_0x2ac6110b6180, C4<0>, C4<0>;
L_0x2ce0490 .delay 1 (30000,30000,30000) L_0x2ce0490/d;
L_0x2ce06e0/d .functor NAND 1, L_0x2ce8dc0, L_0x2ce8f20, C4<1>, C4<1>;
L_0x2ce06e0 .delay 1 (20000,20000,20000) L_0x2ce06e0/d;
L_0x2ac6110b61c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b6210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ce07f0/d .functor OR 1, L_0x2ac6110b61c8, L_0x2ac6110b6210, C4<0>, C4<0>;
L_0x2ce07f0 .delay 1 (30000,30000,30000) L_0x2ce07f0/d;
L_0x2ce09a0/d .functor NOR 1, L_0x2ce8dc0, L_0x2ce8f20, C4<0>, C4<0>;
L_0x2ce09a0 .delay 1 (20000,20000,20000) L_0x2ce09a0/d;
L_0x2ac6110b6258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b62a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ce0c70/d .functor OR 1, L_0x2ac6110b6258, L_0x2ac6110b62a0, C4<0>, C4<0>;
L_0x2ce0c70 .delay 1 (30000,30000,30000) L_0x2ce0c70/d;
L_0x2ce10c0/d .functor OR 1, L_0x2ce8dc0, L_0x2ce8f20, C4<0>, C4<0>;
L_0x2ce10c0 .delay 1 (30000,30000,30000) L_0x2ce10c0/d;
L_0x2ac6110b62e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b6330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ce1560/d .functor OR 1, L_0x2ac6110b62e8, L_0x2ac6110b6330, C4<0>, C4<0>;
L_0x2ce1560 .delay 1 (30000,30000,30000) L_0x2ce1560/d;
L_0x2ce8cc0/d .functor NOT 1, L_0x2ce4f20, C4<0>, C4<0>, C4<0>;
L_0x2ce8cc0 .delay 1 (10000,10000,10000) L_0x2ce8cc0/d;
v0x2780310_0 .net "A", 0 0, L_0x2ce8dc0;  1 drivers
v0x27803b0_0 .net "A_", 0 0, L_0x2cde580;  1 drivers
v0x278cff0_0 .net "B", 0 0, L_0x2ce8f20;  1 drivers
v0x278d090_0 .net "B_", 0 0, L_0x2cde690;  1 drivers
v0x278cc60_0 .net *"_s11", 0 0, L_0x2cdfa80;  1 drivers
v0x2789fb0_0 .net/2s *"_s13", 0 0, L_0x2ac6110b6018;  1 drivers
v0x278a050_0 .net/2s *"_s15", 0 0, L_0x2ac6110b6060;  1 drivers
v0x27495a0_0 .net *"_s19", 0 0, L_0x2ce01d0;  1 drivers
v0x2748030_0 .net/2s *"_s21", 0 0, L_0x2ac6110b60a8;  1 drivers
v0x274b620_0 .net/2s *"_s23", 0 0, L_0x2ac6110b60f0;  1 drivers
v0x275bac0_0 .net *"_s25", 0 0, L_0x2ce03d0;  1 drivers
v0x275b680_0 .net *"_s28", 0 0, L_0x2ce0490;  1 drivers
v0x2758990_0 .net/2s *"_s30", 0 0, L_0x2ac6110b6138;  1 drivers
v0x27683f0_0 .net/2s *"_s32", 0 0, L_0x2ac6110b6180;  1 drivers
v0x2768060_0 .net *"_s34", 0 0, L_0x2ce06e0;  1 drivers
v0x27653b0_0 .net *"_s37", 0 0, L_0x2ce07f0;  1 drivers
v0x27249b0_0 .net/2s *"_s39", 0 0, L_0x2ac6110b61c8;  1 drivers
v0x2724a50_0 .net/2s *"_s41", 0 0, L_0x2ac6110b6210;  1 drivers
v0x2726a30_0 .net *"_s43", 0 0, L_0x2ce09a0;  1 drivers
v0x2736ed0_0 .net *"_s46", 0 0, L_0x2ce0c70;  1 drivers
v0x2736a90_0 .net/2s *"_s48", 0 0, L_0x2ac6110b6258;  1 drivers
v0x2743870_0 .net/2s *"_s50", 0 0, L_0x2ac6110b62a0;  1 drivers
v0x27434e0_0 .net *"_s52", 0 0, L_0x2ce10c0;  1 drivers
v0x2740680_0 .net *"_s56", 0 0, L_0x2ce1560;  1 drivers
v0x2711f40_0 .net/2s *"_s59", 0 0, L_0x2ac6110b62e8;  1 drivers
v0x270f420_0 .net/2s *"_s61", 0 0, L_0x2ac6110b6330;  1 drivers
v0x271ec10_0 .net *"_s8", 0 0, L_0x2cdf920;  1 drivers
v0x271e7d0_0 .net "carryin", 0 0, L_0x2ce8fc0;  1 drivers
v0x271e870_0 .net "carryout", 0 0, L_0x2ce8960;  1 drivers
v0x26ed9d0_0 .net "carryouts", 7 0, L_0x2ce11d0;  1 drivers
v0x26ed640_0 .net "command", 7 0, v0x2cdd2e0_0;  1 drivers
v0x26ed700_0 .net "result", 0 0, L_0x2ce4f20;  1 drivers
v0x26ea990_0 .net "results", 7 0, L_0x2ce0e40;  1 drivers
v0x26eaa30_0 .net "zero", 0 0, L_0x2ce8cc0;  1 drivers
LS_0x2ce0e40_0_0 .concat8 [ 1 1 1 1], L_0x2cdebd0, L_0x2cdf3b0, L_0x2cdf920, L_0x2ce01d0;
LS_0x2ce0e40_0_4 .concat8 [ 1 1 1 1], L_0x2ce03d0, L_0x2ce06e0, L_0x2ce09a0, L_0x2ce10c0;
L_0x2ce0e40 .concat8 [ 4 4 0 0], LS_0x2ce0e40_0_0, LS_0x2ce0e40_0_4;
LS_0x2ce11d0_0_0 .concat8 [ 1 1 1 1], L_0x2cdef40, L_0x2cdf7c0, L_0x2cdfa80, L_0x2ce0020;
LS_0x2ce11d0_0_4 .concat8 [ 1 1 1 1], L_0x2ce0490, L_0x2ce07f0, L_0x2ce0c70, L_0x2ce1560;
L_0x2ce11d0 .concat8 [ 4 4 0 0], LS_0x2ce11d0_0_0, LS_0x2ce11d0_0_4;
S_0x27b2bb0 .scope module, "adder" "fullAdder" 4 157, 4 85 0, S_0x27d7440;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x2cdef40/d .functor OR 1, L_0x2cde980, L_0x2cdedb0, C4<0>, C4<0>;
L_0x2cdef40 .delay 1 (30000,30000,30000) L_0x2cdef40/d;
v0x2a28ea0_0 .net "a", 0 0, L_0x2ce8dc0;  alias, 1 drivers
v0x2a28f60_0 .net "b", 0 0, L_0x2ce8f20;  alias, 1 drivers
v0x2a38ea0_0 .net "c1", 0 0, L_0x2cde980;  1 drivers
v0x2a45ba0_0 .net "c2", 0 0, L_0x2cdedb0;  1 drivers
v0x2a45760_0 .net "carryin", 0 0, L_0x2ce8fc0;  alias, 1 drivers
v0x2a148d0_0 .net "carryout", 0 0, L_0x2cdef40;  1 drivers
v0x2a14970_0 .net "s1", 0 0, L_0x2cde880;  1 drivers
v0x2a14540_0 .net "sum", 0 0, L_0x2cdebd0;  1 drivers
S_0x261f460 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x27b2bb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2cde880/d .functor XOR 1, L_0x2ce8dc0, L_0x2ce8f20, C4<0>, C4<0>;
L_0x2cde880 .delay 1 (30000,30000,30000) L_0x2cde880/d;
L_0x2cde980/d .functor AND 1, L_0x2ce8dc0, L_0x2ce8f20, C4<1>, C4<1>;
L_0x2cde980 .delay 1 (30000,30000,30000) L_0x2cde980/d;
v0x25eacb0_0 .net "a", 0 0, L_0x2ce8dc0;  alias, 1 drivers
v0x2a5d9e0_0 .net "b", 0 0, L_0x2ce8f20;  alias, 1 drivers
v0x2a5daa0_0 .net "carryout", 0 0, L_0x2cde980;  alias, 1 drivers
v0x2a5acf0_0 .net "sum", 0 0, L_0x2cde880;  alias, 1 drivers
S_0x2a77fa0 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x27b2bb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2cdebd0/d .functor XOR 1, L_0x2cde880, L_0x2ce8fc0, C4<0>, C4<0>;
L_0x2cdebd0 .delay 1 (30000,30000,30000) L_0x2cdebd0/d;
L_0x2cdedb0/d .functor AND 1, L_0x2cde880, L_0x2ce8fc0, C4<1>, C4<1>;
L_0x2cdedb0 .delay 1 (30000,30000,30000) L_0x2cdedb0/d;
v0x2a6a850_0 .net "a", 0 0, L_0x2cde880;  alias, 1 drivers
v0x2a6a430_0 .net "b", 0 0, L_0x2ce8fc0;  alias, 1 drivers
v0x2a675d0_0 .net "carryout", 0 0, L_0x2cdedb0;  alias, 1 drivers
v0x2a26e20_0 .net "sum", 0 0, L_0x2cdebd0;  alias, 1 drivers
S_0x2a4b690 .scope module, "cMux" "unaryMultiplexor" 4 176, 4 69 0, S_0x27d7440;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x28ec260_0 .net "ands", 7 0, L_0x2ce6960;  1 drivers
v0x28fb970_0 .net "in", 7 0, L_0x2ce11d0;  alias, 1 drivers
v0x28fba30_0 .net "out", 0 0, L_0x2ce8960;  alias, 1 drivers
v0x28fb530_0 .net "sel", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
S_0x2a4a0f0 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x2a4b690;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x29a6780_0 .net "A", 7 0, L_0x2ce11d0;  alias, 1 drivers
v0x29b31c0_0 .net "B", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
v0x29b2e30_0 .net *"_s0", 0 0, L_0x2ce5280;  1 drivers
v0x29b2ef0_0 .net *"_s12", 0 0, L_0x2ce5bf0;  1 drivers
v0x29b0180_0 .net *"_s16", 0 0, L_0x2ce5f50;  1 drivers
v0x296f8d0_0 .net *"_s20", 0 0, L_0x2ce6320;  1 drivers
v0x296e360_0 .net *"_s24", 0 0, L_0x2ce6650;  1 drivers
v0x2971950_0 .net *"_s28", 0 0, L_0x2ce65e0;  1 drivers
v0x2981f00_0 .net *"_s4", 0 0, L_0x2ce55d0;  1 drivers
v0x2981ac0_0 .net *"_s8", 0 0, L_0x2ce58e0;  1 drivers
v0x297edd0_0 .net "out", 7 0, L_0x2ce6960;  alias, 1 drivers
L_0x2ce5340 .part L_0x2ce11d0, 0, 1;
L_0x2ce5530 .part v0x2cdd2e0_0, 0, 1;
L_0x2ce5690 .part L_0x2ce11d0, 1, 1;
L_0x2ce57f0 .part v0x2cdd2e0_0, 1, 1;
L_0x2ce59a0 .part L_0x2ce11d0, 2, 1;
L_0x2ce5b00 .part v0x2cdd2e0_0, 2, 1;
L_0x2ce5cb0 .part L_0x2ce11d0, 3, 1;
L_0x2ce5e10 .part v0x2cdd2e0_0, 3, 1;
L_0x2ce6010 .part L_0x2ce11d0, 4, 1;
L_0x2ce6280 .part v0x2cdd2e0_0, 4, 1;
L_0x2ce6390 .part L_0x2ce11d0, 5, 1;
L_0x2ce64f0 .part v0x2cdd2e0_0, 5, 1;
L_0x2ce6710 .part L_0x2ce11d0, 6, 1;
L_0x2ce6870 .part v0x2cdd2e0_0, 6, 1;
LS_0x2ce6960_0_0 .concat8 [ 1 1 1 1], L_0x2ce5280, L_0x2ce55d0, L_0x2ce58e0, L_0x2ce5bf0;
LS_0x2ce6960_0_4 .concat8 [ 1 1 1 1], L_0x2ce5f50, L_0x2ce6320, L_0x2ce6650, L_0x2ce65e0;
L_0x2ce6960 .concat8 [ 4 4 0 0], LS_0x2ce6960_0_0, LS_0x2ce6960_0_4;
L_0x2ce6d20 .part L_0x2ce11d0, 7, 1;
L_0x2ce6f10 .part v0x2cdd2e0_0, 7, 1;
S_0x2a26b10 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x2a4a0f0;
 .timescale -9 -12;
P_0x2a118e0 .param/l "i" 0 4 54, +C4<00>;
L_0x2ce5280/d .functor AND 1, L_0x2ce5340, L_0x2ce5530, C4<1>, C4<1>;
L_0x2ce5280 .delay 1 (30000,30000,30000) L_0x2ce5280/d;
v0x2a21080_0 .net *"_s0", 0 0, L_0x2ce5340;  1 drivers
v0x2a20c40_0 .net *"_s1", 0 0, L_0x2ce5530;  1 drivers
S_0x2a361a0 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x2a4a0f0;
 .timescale -9 -12;
P_0x2a21160 .param/l "i" 0 4 54, +C4<01>;
L_0x2ce55d0/d .functor AND 1, L_0x2ce5690, L_0x2ce57f0, C4<1>, C4<1>;
L_0x2ce55d0 .delay 1 (30000,30000,30000) L_0x2ce55d0/d;
v0x2a1dfc0_0 .net *"_s0", 0 0, L_0x2ce5690;  1 drivers
v0x29efec0_0 .net *"_s1", 0 0, L_0x2ce57f0;  1 drivers
S_0x2994180 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x2a4a0f0;
 .timescale -9 -12;
P_0x29efb30 .param/l "i" 0 4 54, +C4<010>;
L_0x2ce58e0/d .functor AND 1, L_0x2ce59a0, L_0x2ce5b00, C4<1>, C4<1>;
L_0x2ce58e0 .delay 1 (30000,30000,30000) L_0x2ce58e0/d;
v0x29efbd0_0 .net *"_s0", 0 0, L_0x2ce59a0;  1 drivers
v0x29ece80_0 .net *"_s1", 0 0, L_0x2ce5b00;  1 drivers
S_0x2992be0 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x2a4a0f0;
 .timescale -9 -12;
P_0x29fc590 .param/l "i" 0 4 54, +C4<011>;
L_0x2ce5bf0/d .functor AND 1, L_0x2ce5cb0, L_0x2ce5e10, C4<1>, C4<1>;
L_0x2ce5bf0 .delay 1 (30000,30000,30000) L_0x2ce5bf0/d;
v0x29fc650_0 .net *"_s0", 0 0, L_0x2ce5cb0;  1 drivers
v0x29fc150_0 .net *"_s1", 0 0, L_0x2ce5e10;  1 drivers
S_0x296f5c0 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x2a4a0f0;
 .timescale -9 -12;
P_0x29f94b0 .param/l "i" 0 4 54, +C4<0100>;
L_0x2ce5f50/d .functor AND 1, L_0x2ce6010, L_0x2ce6280, C4<1>, C4<1>;
L_0x2ce5f50 .delay 1 (30000,30000,30000) L_0x2ce5f50/d;
v0x29cb4e0_0 .net *"_s0", 0 0, L_0x2ce6010;  1 drivers
v0x29cb150_0 .net *"_s1", 0 0, L_0x2ce6280;  1 drivers
S_0x296e020 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x2a4a0f0;
 .timescale -9 -12;
P_0x29f9570 .param/l "i" 0 4 54, +C4<0101>;
L_0x2ce6320/d .functor AND 1, L_0x2ce6390, L_0x2ce64f0, C4<1>, C4<1>;
L_0x2ce6320 .delay 1 (30000,30000,30000) L_0x2ce6320/d;
v0x29c84a0_0 .net *"_s0", 0 0, L_0x2ce6390;  1 drivers
v0x29d76e0_0 .net *"_s1", 0 0, L_0x2ce64f0;  1 drivers
S_0x294aa80 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x2a4a0f0;
 .timescale -9 -12;
P_0x29c85a0 .param/l "i" 0 4 54, +C4<0110>;
L_0x2ce6650/d .functor AND 1, L_0x2ce6710, L_0x2ce6870, C4<1>, C4<1>;
L_0x2ce6650 .delay 1 (30000,30000,30000) L_0x2ce6650/d;
v0x29d4bc0_0 .net *"_s0", 0 0, L_0x2ce6710;  1 drivers
v0x29b4eb0_0 .net *"_s1", 0 0, L_0x2ce6870;  1 drivers
S_0x29494e0 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x2a4a0f0;
 .timescale -9 -12;
P_0x29944b0 .param/l "i" 0 4 54, +C4<0111>;
L_0x2ce65e0/d .functor AND 1, L_0x2ce6d20, L_0x2ce6f10, C4<1>, C4<1>;
L_0x2ce65e0 .delay 1 (30000,30000,30000) L_0x2ce65e0/d;
v0x2992f20_0 .net *"_s0", 0 0, L_0x2ce6d20;  1 drivers
v0x29a6b10_0 .net *"_s1", 0 0, L_0x2ce6f10;  1 drivers
S_0x2925f70 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x2a4b690;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x2ce8960/d .functor OR 1, L_0x2ce8a20, L_0x2ce8bd0, C4<0>, C4<0>;
L_0x2ce8960 .delay 1 (30000,30000,30000) L_0x2ce8960/d;
v0x2920040_0 .net *"_s10", 0 0, L_0x2ce8a20;  1 drivers
v0x291d350_0 .net *"_s12", 0 0, L_0x2ce8bd0;  1 drivers
v0x28ef2a0_0 .net "in", 7 0, L_0x2ce6960;  alias, 1 drivers
v0x28ef340_0 .net "ors", 1 0, L_0x2ce8780;  1 drivers
v0x28eef10_0 .net "out", 0 0, L_0x2ce8960;  alias, 1 drivers
L_0x2ce7b50 .part L_0x2ce6960, 0, 4;
L_0x2ce8780 .concat8 [ 1 1 0 0], L_0x2ce7840, L_0x2ce8470;
L_0x2ce88c0 .part L_0x2ce6960, 4, 4;
L_0x2ce8a20 .part L_0x2ce8780, 0, 1;
L_0x2ce8bd0 .part L_0x2ce8780, 1, 1;
S_0x2893570 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x2925f70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2ce7000/d .functor OR 1, L_0x2ce70c0, L_0x2ce7220, C4<0>, C4<0>;
L_0x2ce7000 .delay 1 (30000,30000,30000) L_0x2ce7000/d;
L_0x2ce7450/d .functor OR 1, L_0x2ce7560, L_0x2ce76c0, C4<0>, C4<0>;
L_0x2ce7450 .delay 1 (30000,30000,30000) L_0x2ce7450/d;
L_0x2ce7840/d .functor OR 1, L_0x2ce78b0, L_0x2ce7a60, C4<0>, C4<0>;
L_0x2ce7840 .delay 1 (30000,30000,30000) L_0x2ce7840/d;
v0x298e760_0 .net *"_s0", 0 0, L_0x2ce7000;  1 drivers
v0x298e3d0_0 .net *"_s10", 0 0, L_0x2ce7560;  1 drivers
v0x298b720_0 .net *"_s12", 0 0, L_0x2ce76c0;  1 drivers
v0x298b7e0_0 .net *"_s14", 0 0, L_0x2ce78b0;  1 drivers
v0x294ad90_0 .net *"_s16", 0 0, L_0x2ce7a60;  1 drivers
v0x2949820_0 .net *"_s3", 0 0, L_0x2ce70c0;  1 drivers
v0x294ce10_0 .net *"_s5", 0 0, L_0x2ce7220;  1 drivers
v0x295d280_0 .net *"_s6", 0 0, L_0x2ce7450;  1 drivers
v0x295ce40_0 .net "in", 3 0, L_0x2ce7b50;  1 drivers
v0x295a150_0 .net "ors", 1 0, L_0x2ce7360;  1 drivers
v0x2969ba0_0 .net "out", 0 0, L_0x2ce7840;  1 drivers
L_0x2ce70c0 .part L_0x2ce7b50, 0, 1;
L_0x2ce7220 .part L_0x2ce7b50, 1, 1;
L_0x2ce7360 .concat8 [ 1 1 0 0], L_0x2ce7000, L_0x2ce7450;
L_0x2ce7560 .part L_0x2ce7b50, 2, 1;
L_0x2ce76c0 .part L_0x2ce7b50, 3, 1;
L_0x2ce78b0 .part L_0x2ce7360, 0, 1;
L_0x2ce7a60 .part L_0x2ce7360, 1, 1;
S_0x2891fd0 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x2925f70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2ce7c80/d .functor OR 1, L_0x2ce7cf0, L_0x2ce7e50, C4<0>, C4<0>;
L_0x2ce7c80 .delay 1 (30000,30000,30000) L_0x2ce7c80/d;
L_0x2ce8080/d .functor OR 1, L_0x2ce8190, L_0x2ce82f0, C4<0>, C4<0>;
L_0x2ce8080 .delay 1 (30000,30000,30000) L_0x2ce8080/d;
L_0x2ce8470/d .functor OR 1, L_0x2ce84e0, L_0x2ce8690, C4<0>, C4<0>;
L_0x2ce8470 .delay 1 (30000,30000,30000) L_0x2ce8470/d;
v0x2969810_0 .net *"_s0", 0 0, L_0x2ce7c80;  1 drivers
v0x2966b60_0 .net *"_s10", 0 0, L_0x2ce8190;  1 drivers
v0x2926280_0 .net *"_s12", 0 0, L_0x2ce82f0;  1 drivers
v0x2926340_0 .net *"_s14", 0 0, L_0x2ce84e0;  1 drivers
v0x2928300_0 .net *"_s16", 0 0, L_0x2ce8690;  1 drivers
v0x29382a0_0 .net *"_s3", 0 0, L_0x2ce7cf0;  1 drivers
v0x2944b50_0 .net *"_s5", 0 0, L_0x2ce7e50;  1 drivers
v0x2913cb0_0 .net *"_s6", 0 0, L_0x2ce8080;  1 drivers
v0x2913920_0 .net "in", 3 0, L_0x2ce88c0;  1 drivers
v0x2910c70_0 .net "ors", 1 0, L_0x2ce7f90;  1 drivers
v0x2920480_0 .net "out", 0 0, L_0x2ce8470;  1 drivers
L_0x2ce7cf0 .part L_0x2ce88c0, 0, 1;
L_0x2ce7e50 .part L_0x2ce88c0, 1, 1;
L_0x2ce7f90 .concat8 [ 1 1 0 0], L_0x2ce7c80, L_0x2ce8080;
L_0x2ce8190 .part L_0x2ce88c0, 2, 1;
L_0x2ce82f0 .part L_0x2ce88c0, 3, 1;
L_0x2ce84e0 .part L_0x2ce7f90, 0, 1;
L_0x2ce8690 .part L_0x2ce7f90, 1, 1;
S_0x286e960 .scope module, "resMux" "unaryMultiplexor" 4 175, 4 69 0, S_0x27d7440;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x27fad60_0 .net "ands", 7 0, L_0x2ce2f20;  1 drivers
v0x27fa920_0 .net "in", 7 0, L_0x2ce0e40;  alias, 1 drivers
v0x27fa9e0_0 .net "out", 0 0, L_0x2ce4f20;  alias, 1 drivers
v0x27f7c30_0 .net "sel", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
S_0x286d3c0 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x286e960;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x286d700_0 .net "A", 7 0, L_0x2ce0e40;  alias, 1 drivers
v0x2870cf0_0 .net "B", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
v0x28812c0_0 .net *"_s0", 0 0, L_0x2ce1710;  1 drivers
v0x2881380_0 .net *"_s12", 0 0, L_0x2ce20d0;  1 drivers
v0x2880e80_0 .net *"_s16", 0 0, L_0x2ce2430;  1 drivers
v0x287e190_0 .net *"_s20", 0 0, L_0x2ce2860;  1 drivers
v0x288db50_0 .net *"_s24", 0 0, L_0x2ce2b90;  1 drivers
v0x288d7c0_0 .net *"_s28", 0 0, L_0x2ce2b20;  1 drivers
v0x288ab10_0 .net *"_s4", 0 0, L_0x2ce1ab0;  1 drivers
v0x284a180_0 .net *"_s8", 0 0, L_0x2ce1dc0;  1 drivers
v0x2848c10_0 .net "out", 7 0, L_0x2ce2f20;  alias, 1 drivers
L_0x2ce1820 .part L_0x2ce0e40, 0, 1;
L_0x2ce1a10 .part v0x2cdd2e0_0, 0, 1;
L_0x2ce1b70 .part L_0x2ce0e40, 1, 1;
L_0x2ce1cd0 .part v0x2cdd2e0_0, 1, 1;
L_0x2ce1e80 .part L_0x2ce0e40, 2, 1;
L_0x2ce1fe0 .part v0x2cdd2e0_0, 2, 1;
L_0x2ce2190 .part L_0x2ce0e40, 3, 1;
L_0x2ce22f0 .part v0x2cdd2e0_0, 3, 1;
L_0x2ce24f0 .part L_0x2ce0e40, 4, 1;
L_0x2ce2760 .part v0x2cdd2e0_0, 4, 1;
L_0x2ce28d0 .part L_0x2ce0e40, 5, 1;
L_0x2ce2a30 .part v0x2cdd2e0_0, 5, 1;
L_0x2ce2c50 .part L_0x2ce0e40, 6, 1;
L_0x2ce2db0 .part v0x2cdd2e0_0, 6, 1;
LS_0x2ce2f20_0_0 .concat8 [ 1 1 1 1], L_0x2ce1710, L_0x2ce1ab0, L_0x2ce1dc0, L_0x2ce20d0;
LS_0x2ce2f20_0_4 .concat8 [ 1 1 1 1], L_0x2ce2430, L_0x2ce2860, L_0x2ce2b90, L_0x2ce2b20;
L_0x2ce2f20 .concat8 [ 4 4 0 0], LS_0x2ce2f20_0_0, LS_0x2ce2f20_0_4;
L_0x2ce32e0 .part L_0x2ce0e40, 7, 1;
L_0x2ce34d0 .part v0x2cdd2e0_0, 7, 1;
S_0x2849e70 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x286d3c0;
 .timescale -9 -12;
P_0x2971a30 .param/l "i" 0 4 54, +C4<00>;
L_0x2ce1710/d .functor AND 1, L_0x2ce1820, L_0x2ce1a10, C4<1>, C4<1>;
L_0x2ce1710 .delay 1 (30000,30000,30000) L_0x2ce1710/d;
v0x28f8840_0 .net *"_s0", 0 0, L_0x2ce1820;  1 drivers
v0x28ca900_0 .net *"_s1", 0 0, L_0x2ce1a10;  1 drivers
S_0x28488d0 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x286d3c0;
 .timescale -9 -12;
P_0x28caa00 .param/l "i" 0 4 54, +C4<01>;
L_0x2ce1ab0/d .functor AND 1, L_0x2ce1b70, L_0x2ce1cd0, C4<1>, C4<1>;
L_0x2ce1ab0 .delay 1 (30000,30000,30000) L_0x2ce1ab0/d;
v0x28ca570_0 .net *"_s0", 0 0, L_0x2ce1b70;  1 drivers
v0x28c78c0_0 .net *"_s1", 0 0, L_0x2ce1cd0;  1 drivers
S_0x27d31b0 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x286d3c0;
 .timescale -9 -12;
P_0x2949900 .param/l "i" 0 4 54, +C4<010>;
L_0x2ce1dc0/d .functor AND 1, L_0x2ce1e80, L_0x2ce1fe0, C4<1>, C4<1>;
L_0x2ce1dc0 .delay 1 (30000,30000,30000) L_0x2ce1dc0/d;
v0x28d6ae0_0 .net *"_s0", 0 0, L_0x2ce1e80;  1 drivers
v0x28d6ba0_0 .net *"_s1", 0 0, L_0x2ce1fe0;  1 drivers
S_0x2792a10 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x286d3c0;
 .timescale -9 -12;
P_0x295a230 .param/l "i" 0 4 54, +C4<011>;
L_0x2ce20d0/d .functor AND 1, L_0x2ce2190, L_0x2ce22f0, C4<1>, C4<1>;
L_0x2ce20d0 .delay 1 (30000,30000,30000) L_0x2ce20d0/d;
v0x28d3f70_0 .net *"_s0", 0 0, L_0x2ce2190;  1 drivers
v0x2893880_0 .net *"_s1", 0 0, L_0x2ce22f0;  1 drivers
S_0x2791470 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x286d3c0;
 .timescale -9 -12;
P_0x2944c30 .param/l "i" 0 4 54, +C4<0100>;
L_0x2ce2430/d .functor AND 1, L_0x2ce24f0, L_0x2ce2760, C4<1>, C4<1>;
L_0x2ce2430 .delay 1 (30000,30000,30000) L_0x2ce2430/d;
v0x2892310_0 .net *"_s0", 0 0, L_0x2ce24f0;  1 drivers
v0x28a5ed0_0 .net *"_s1", 0 0, L_0x2ce2760;  1 drivers
S_0x276de10 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x286d3c0;
 .timescale -9 -12;
P_0x2910d50 .param/l "i" 0 4 54, +C4<0101>;
L_0x2ce2860/d .functor AND 1, L_0x2ce28d0, L_0x2ce2a30, C4<1>, C4<1>;
L_0x2ce2860 .delay 1 (30000,30000,30000) L_0x2ce2860/d;
v0x28a5b40_0 .net *"_s0", 0 0, L_0x2ce28d0;  1 drivers
v0x28a2ce0_0 .net *"_s1", 0 0, L_0x2ce2a30;  1 drivers
S_0x276c870 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x286d3c0;
 .timescale -9 -12;
P_0x291d430 .param/l "i" 0 4 54, +C4<0110>;
L_0x2ce2b90/d .functor AND 1, L_0x2ce2c50, L_0x2ce2db0, C4<1>, C4<1>;
L_0x2ce2b90 .delay 1 (30000,30000,30000) L_0x2ce2b90/d;
v0x28b2580_0 .net *"_s0", 0 0, L_0x2ce2c50;  1 drivers
v0x28b21f0_0 .net *"_s1", 0 0, L_0x2ce2db0;  1 drivers
S_0x2749290 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x286d3c0;
 .timescale -9 -12;
P_0x28d4050 .param/l "i" 0 4 54, +C4<0111>;
L_0x2ce2b20/d .functor AND 1, L_0x2ce32e0, L_0x2ce34d0, C4<1>, C4<1>;
L_0x2ce2b20 .delay 1 (30000,30000,30000) L_0x2ce2b20/d;
v0x28af540_0 .net *"_s0", 0 0, L_0x2ce32e0;  1 drivers
v0x286ec70_0 .net *"_s1", 0 0, L_0x2ce34d0;  1 drivers
S_0x2747cf0 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x286e960;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x2ce4f20/d .functor OR 1, L_0x2ce4fe0, L_0x2ce5190, C4<0>, C4<0>;
L_0x2ce4f20 .delay 1 (30000,30000,30000) L_0x2ce4f20/d;
v0x281c740_0 .net *"_s10", 0 0, L_0x2ce4fe0;  1 drivers
v0x27ee670_0 .net *"_s12", 0 0, L_0x2ce5190;  1 drivers
v0x27ee2e0_0 .net "in", 7 0, L_0x2ce2f20;  alias, 1 drivers
v0x27ee380_0 .net "ors", 1 0, L_0x2ce4d40;  1 drivers
v0x27eb630_0 .net "out", 0 0, L_0x2ce4f20;  alias, 1 drivers
L_0x2ce4110 .part L_0x2ce2f20, 0, 4;
L_0x2ce4d40 .concat8 [ 1 1 0 0], L_0x2ce3e00, L_0x2ce4a30;
L_0x2ce4e80 .part L_0x2ce2f20, 4, 4;
L_0x2ce4fe0 .part L_0x2ce4d40, 0, 1;
L_0x2ce5190 .part L_0x2ce4d40, 1, 1;
S_0x27246a0 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x2747cf0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2ce35c0/d .functor OR 1, L_0x2ce3680, L_0x2ce37e0, C4<0>, C4<0>;
L_0x2ce35c0 .delay 1 (30000,30000,30000) L_0x2ce35c0/d;
L_0x2ce3a10/d .functor OR 1, L_0x2ce3b20, L_0x2ce3c80, C4<0>, C4<0>;
L_0x2ce3a10 .delay 1 (30000,30000,30000) L_0x2ce3a10/d;
L_0x2ce3e00/d .functor OR 1, L_0x2ce3e70, L_0x2ce4020, C4<0>, C4<0>;
L_0x2ce3e00 .delay 1 (30000,30000,30000) L_0x2ce3e00/d;
v0x284c200_0 .net *"_s0", 0 0, L_0x2ce35c0;  1 drivers
v0x285c610_0 .net *"_s10", 0 0, L_0x2ce3b20;  1 drivers
v0x285c1d0_0 .net *"_s12", 0 0, L_0x2ce3c80;  1 drivers
v0x285c290_0 .net *"_s14", 0 0, L_0x2ce3e70;  1 drivers
v0x28594e0_0 .net *"_s16", 0 0, L_0x2ce4020;  1 drivers
v0x2868f40_0 .net *"_s3", 0 0, L_0x2ce3680;  1 drivers
v0x2868bb0_0 .net *"_s5", 0 0, L_0x2ce37e0;  1 drivers
v0x2865f00_0 .net *"_s6", 0 0, L_0x2ce3a10;  1 drivers
v0x28255f0_0 .net "in", 3 0, L_0x2ce4110;  1 drivers
v0x2825300_0 .net "ors", 1 0, L_0x2ce3920;  1 drivers
v0x2824080_0 .net "out", 0 0, L_0x2ce3e00;  1 drivers
L_0x2ce3680 .part L_0x2ce4110, 0, 1;
L_0x2ce37e0 .part L_0x2ce4110, 1, 1;
L_0x2ce3920 .concat8 [ 1 1 0 0], L_0x2ce35c0, L_0x2ce3a10;
L_0x2ce3b20 .part L_0x2ce4110, 2, 1;
L_0x2ce3c80 .part L_0x2ce4110, 3, 1;
L_0x2ce3e70 .part L_0x2ce3920, 0, 1;
L_0x2ce4020 .part L_0x2ce3920, 1, 1;
S_0x2723100 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x2747cf0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2ce4240/d .functor OR 1, L_0x2ce42b0, L_0x2ce4410, C4<0>, C4<0>;
L_0x2ce4240 .delay 1 (30000,30000,30000) L_0x2ce4240/d;
L_0x2ce4640/d .functor OR 1, L_0x2ce4750, L_0x2ce48b0, C4<0>, C4<0>;
L_0x2ce4640 .delay 1 (30000,30000,30000) L_0x2ce4640/d;
L_0x2ce4a30/d .functor OR 1, L_0x2ce4aa0, L_0x2ce4c50, C4<0>, C4<0>;
L_0x2ce4a30 .delay 1 (30000,30000,30000) L_0x2ce4a30/d;
v0x2827690_0 .net *"_s0", 0 0, L_0x2ce4240;  1 drivers
v0x2837680_0 .net *"_s10", 0 0, L_0x2ce4750;  1 drivers
v0x28349b0_0 .net *"_s12", 0 0, L_0x2ce48b0;  1 drivers
v0x2834a70_0 .net *"_s14", 0 0, L_0x2ce4aa0;  1 drivers
v0x2844370_0 .net *"_s16", 0 0, L_0x2ce4c50;  1 drivers
v0x2843f30_0 .net *"_s3", 0 0, L_0x2ce42b0;  1 drivers
v0x28130b0_0 .net *"_s5", 0 0, L_0x2ce4410;  1 drivers
v0x2812d20_0 .net *"_s6", 0 0, L_0x2ce4640;  1 drivers
v0x2810070_0 .net "in", 3 0, L_0x2ce4e80;  1 drivers
v0x281f870_0 .net "ors", 1 0, L_0x2ce4550;  1 drivers
v0x281f430_0 .net "out", 0 0, L_0x2ce4a30;  1 drivers
L_0x2ce42b0 .part L_0x2ce4e80, 0, 1;
L_0x2ce4410 .part L_0x2ce4e80, 1, 1;
L_0x2ce4550 .concat8 [ 1 1 0 0], L_0x2ce4240, L_0x2ce4640;
L_0x2ce4750 .part L_0x2ce4e80, 2, 1;
L_0x2ce48b0 .part L_0x2ce4e80, 3, 1;
L_0x2ce4aa0 .part L_0x2ce4550, 0, 1;
L_0x2ce4c50 .part L_0x2ce4550, 1, 1;
S_0x27122f0 .scope module, "sltGate" "slt" 4 164, 4 101 0, S_0x27d7440;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x2cdfc30/d .functor XNOR 1, L_0x2ce8dc0, L_0x2ce8f20, C4<0>, C4<0>;
L_0x2cdfc30 .delay 1 (20000,20000,20000) L_0x2cdfc30/d;
L_0x2cdfdb0/d .functor AND 1, L_0x2ce8dc0, L_0x2cde690, C4<1>, C4<1>;
L_0x2cdfdb0 .delay 1 (30000,30000,30000) L_0x2cdfdb0/d;
L_0x2cdff10/d .functor AND 1, L_0x2cdfc30, L_0x2ce8fc0, C4<1>, C4<1>;
L_0x2cdff10 .delay 1 (30000,30000,30000) L_0x2cdff10/d;
L_0x2ce0020/d .functor OR 1, L_0x2cdff10, L_0x2cdfdb0, C4<0>, C4<0>;
L_0x2ce0020 .delay 1 (30000,30000,30000) L_0x2ce0020/d;
v0x27c9d40_0 .net "a", 0 0, L_0x2ce8dc0;  alias, 1 drivers
v0x27c9910_0 .net "a_", 0 0, L_0x2cde580;  alias, 1 drivers
v0x27c99b0_0 .net "b", 0 0, L_0x2ce8f20;  alias, 1 drivers
v0x27c6c60_0 .net "b_", 0 0, L_0x2cde690;  alias, 1 drivers
v0x27c6d00_0 .net "carryin", 0 0, L_0x2ce8fc0;  alias, 1 drivers
v0x27d5eb0_0 .net "eq", 0 0, L_0x2cdfc30;  1 drivers
v0x27d5f50_0 .net "lt", 0 0, L_0x2cdfdb0;  1 drivers
v0x2792d20_0 .net "out", 0 0, L_0x2ce0020;  1 drivers
v0x2792dc0_0 .net "w0", 0 0, L_0x2cdff10;  1 drivers
S_0x2690730 .scope module, "sub" "fullAdder" 4 158, 4 85 0, S_0x27d7440;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x2cdf7c0/d .functor OR 1, L_0x2cdf200, L_0x2cdf6b0, C4<0>, C4<0>;
L_0x2cdf7c0 .delay 1 (30000,30000,30000) L_0x2cdf7c0/d;
v0x27ae8f0_0 .net "a", 0 0, L_0x2ce8dc0;  alias, 1 drivers
v0x276e120_0 .net "b", 0 0, L_0x2cde690;  alias, 1 drivers
v0x276e1e0_0 .net "c1", 0 0, L_0x2cdf200;  1 drivers
v0x276cbb0_0 .net "c2", 0 0, L_0x2cdf6b0;  1 drivers
v0x276cc50_0 .net "carryin", 0 0, L_0x2ce8fc0;  alias, 1 drivers
v0x2770230_0 .net "carryout", 0 0, L_0x2cdf7c0;  1 drivers
v0x2780750_0 .net "s1", 0 0, L_0x2cdf0a0;  1 drivers
v0x27807f0_0 .net "sum", 0 0, L_0x2cdf3b0;  1 drivers
S_0x266d250 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x2690730;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2cdf0a0/d .functor XOR 1, L_0x2ce8dc0, L_0x2cde690, C4<0>, C4<0>;
L_0x2cdf0a0 .delay 1 (30000,30000,30000) L_0x2cdf0a0/d;
L_0x2cdf200/d .functor AND 1, L_0x2ce8dc0, L_0x2cde690, C4<1>, C4<1>;
L_0x2cdf200 .delay 1 (30000,30000,30000) L_0x2cdf200/d;
v0x27a5280_0 .net "a", 0 0, L_0x2ce8dc0;  alias, 1 drivers
v0x27a5340_0 .net "b", 0 0, L_0x2cde690;  alias, 1 drivers
v0x27a4ef0_0 .net "carryout", 0 0, L_0x2cdf200;  alias, 1 drivers
v0x27a4f90_0 .net "sum", 0 0, L_0x2cdf0a0;  alias, 1 drivers
S_0x266bcb0 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x2690730;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2cdf3b0/d .functor XOR 1, L_0x2cdf0a0, L_0x2ce8fc0, C4<0>, C4<0>;
L_0x2cdf3b0 .delay 1 (30000,30000,30000) L_0x2cdf3b0/d;
L_0x2cdf6b0/d .functor AND 1, L_0x2cdf0a0, L_0x2ce8fc0, C4<1>, C4<1>;
L_0x2cdf6b0 .delay 1 (30000,30000,30000) L_0x2cdf6b0/d;
v0x27b1930_0 .net "a", 0 0, L_0x2cdf0a0;  alias, 1 drivers
v0x27b19f0_0 .net "b", 0 0, L_0x2ce8fc0;  alias, 1 drivers
v0x27b15a0_0 .net "carryout", 0 0, L_0x2cdf6b0;  alias, 1 drivers
v0x27b1640_0 .net "sum", 0 0, L_0x2cdf3b0;  alias, 1 drivers
S_0x2648650 .scope generate, "alu_slices[1]" "alu_slices[1]" 3 39, 3 39 0, S_0x26b20c0;
 .timescale -9 -12;
P_0x2813190 .param/l "i" 0 3 39, +C4<01>;
S_0x26470b0 .scope module, "alu1_inst" "alu1" 3 40, 4 142 0, S_0x2648650;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x2cdeb60/d .functor NOT 1, L_0x2cf3660, C4<0>, C4<0>, C4<0>;
L_0x2cdeb60 .delay 1 (10000,10000,10000) L_0x2cdeb60/d;
L_0x2ce9100/d .functor NOT 1, L_0x2cf37c0, C4<0>, C4<0>, C4<0>;
L_0x2ce9100 .delay 1 (10000,10000,10000) L_0x2ce9100/d;
L_0x2cea150/d .functor XOR 1, L_0x2cf3660, L_0x2cf37c0, C4<0>, C4<0>;
L_0x2cea150 .delay 1 (30000,30000,30000) L_0x2cea150/d;
L_0x2ac6110b6378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b63c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2cea210/d .functor OR 1, L_0x2ac6110b6378, L_0x2ac6110b63c0, C4<0>, C4<0>;
L_0x2cea210 .delay 1 (30000,30000,30000) L_0x2cea210/d;
L_0x2ac6110b6408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b6450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2cea9b0/d .functor OR 1, L_0x2ac6110b6408, L_0x2ac6110b6450, C4<0>, C4<0>;
L_0x2cea9b0 .delay 1 (30000,30000,30000) L_0x2cea9b0/d;
L_0x2ceabb0/d .functor AND 1, L_0x2cf3660, L_0x2cf37c0, C4<1>, C4<1>;
L_0x2ceabb0 .delay 1 (30000,30000,30000) L_0x2ceabb0/d;
L_0x2ac6110b6498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b64e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ceac70/d .functor OR 1, L_0x2ac6110b6498, L_0x2ac6110b64e0, C4<0>, C4<0>;
L_0x2ceac70 .delay 1 (30000,30000,30000) L_0x2ceac70/d;
L_0x2ceaf30/d .functor NAND 1, L_0x2cf3660, L_0x2cf37c0, C4<1>, C4<1>;
L_0x2ceaf30 .delay 1 (20000,20000,20000) L_0x2ceaf30/d;
L_0x2ac6110b6528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b6570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ceb040/d .functor OR 1, L_0x2ac6110b6528, L_0x2ac6110b6570, C4<0>, C4<0>;
L_0x2ceb040 .delay 1 (30000,30000,30000) L_0x2ceb040/d;
L_0x2ceb1f0/d .functor NOR 1, L_0x2cf3660, L_0x2cf37c0, C4<0>, C4<0>;
L_0x2ceb1f0 .delay 1 (20000,20000,20000) L_0x2ceb1f0/d;
L_0x2ac6110b65b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b6600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ceb4c0/d .functor OR 1, L_0x2ac6110b65b8, L_0x2ac6110b6600, C4<0>, C4<0>;
L_0x2ceb4c0 .delay 1 (30000,30000,30000) L_0x2ceb4c0/d;
L_0x2ceb8c0/d .functor OR 1, L_0x2cf3660, L_0x2cf37c0, C4<0>, C4<0>;
L_0x2ceb8c0 .delay 1 (30000,30000,30000) L_0x2ceb8c0/d;
L_0x2ac6110b6648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b6690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2cebd60/d .functor OR 1, L_0x2ac6110b6648, L_0x2ac6110b6690, C4<0>, C4<0>;
L_0x2cebd60 .delay 1 (30000,30000,30000) L_0x2cebd60/d;
L_0x2cf3510/d .functor NOT 1, L_0x2cef720, C4<0>, C4<0>, C4<0>;
L_0x2cf3510 .delay 1 (10000,10000,10000) L_0x2cf3510/d;
v0x28b4700_0 .net "A", 0 0, L_0x2cf3660;  1 drivers
v0x28b42e0_0 .net "A_", 0 0, L_0x2cdeb60;  1 drivers
v0x28b43a0_0 .net "B", 0 0, L_0x2cf37c0;  1 drivers
v0x28a3200_0 .net "B_", 0 0, L_0x2ce9100;  1 drivers
v0x28a32a0_0 .net *"_s11", 0 0, L_0x2cea210;  1 drivers
v0x288fc30_0 .net/2s *"_s13", 0 0, L_0x2ac6110b6378;  1 drivers
v0x288fcf0_0 .net/2s *"_s15", 0 0, L_0x2ac6110b63c0;  1 drivers
v0x288f8b0_0 .net *"_s19", 0 0, L_0x2cea9b0;  1 drivers
v0x288f990_0 .net/2s *"_s21", 0 0, L_0x2ac6110b6408;  1 drivers
v0x287e760_0 .net/2s *"_s23", 0 0, L_0x2ac6110b6450;  1 drivers
v0x286b020_0 .net *"_s25", 0 0, L_0x2ceabb0;  1 drivers
v0x286b100_0 .net *"_s28", 0 0, L_0x2ceac70;  1 drivers
v0x286aca0_0 .net/2s *"_s30", 0 0, L_0x2ac6110b6498;  1 drivers
v0x286ad60_0 .net/2s *"_s32", 0 0, L_0x2ac6110b64e0;  1 drivers
v0x2859a00_0 .net *"_s34", 0 0, L_0x2ceaf30;  1 drivers
v0x2859ae0_0 .net *"_s37", 0 0, L_0x2ceb040;  1 drivers
v0x2846530_0 .net/2s *"_s39", 0 0, L_0x2ac6110b6528;  1 drivers
v0x28465d0_0 .net/2s *"_s41", 0 0, L_0x2ac6110b6570;  1 drivers
v0x2837a50_0 .net *"_s43", 0 0, L_0x2ceb1f0;  1 drivers
v0x2837b30_0 .net *"_s46", 0 0, L_0x2ceb4c0;  1 drivers
v0x2834eb0_0 .net/2s *"_s48", 0 0, L_0x2ac6110b65b8;  1 drivers
v0x2834f70_0 .net/2s *"_s50", 0 0, L_0x2ac6110b6600;  1 drivers
v0x2841760_0 .net *"_s52", 0 0, L_0x2ceb8c0;  1 drivers
v0x2841840_0 .net *"_s56", 0 0, L_0x2cebd60;  1 drivers
v0x2800980_0 .net/2s *"_s59", 0 0, L_0x2ac6110b6648;  1 drivers
v0x2800a40_0 .net/2s *"_s61", 0 0, L_0x2ac6110b6690;  1 drivers
v0x281cc60_0 .net *"_s8", 0 0, L_0x2cea150;  1 drivers
v0x281cd40_0 .net "carryin", 0 0, L_0x2cf3860;  1 drivers
v0x27dbf30_0 .net "carryout", 0 0, L_0x2cf31b0;  1 drivers
v0x27dc020_0 .net "carryouts", 7 0, L_0x2ceb9d0;  1 drivers
v0x27f8150_0 .net "command", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
v0x27f8210_0 .net "result", 0 0, L_0x2cef720;  1 drivers
v0x27b7460_0 .net "results", 7 0, L_0x2ceb690;  1 drivers
v0x27b7500_0 .net "zero", 0 0, L_0x2cf3510;  1 drivers
LS_0x2ceb690_0_0 .concat8 [ 1 1 1 1], L_0x2ce95d0, L_0x2ce9c30, L_0x2cea150, L_0x2cea9b0;
LS_0x2ceb690_0_4 .concat8 [ 1 1 1 1], L_0x2ceabb0, L_0x2ceaf30, L_0x2ceb1f0, L_0x2ceb8c0;
L_0x2ceb690 .concat8 [ 4 4 0 0], LS_0x2ceb690_0_0, LS_0x2ceb690_0_4;
LS_0x2ceb9d0_0_0 .concat8 [ 1 1 1 1], L_0x2ce9920, L_0x2ce9ff0, L_0x2cea210, L_0x2cea800;
LS_0x2ceb9d0_0_4 .concat8 [ 1 1 1 1], L_0x2ceac70, L_0x2ceb040, L_0x2ceb4c0, L_0x2cebd60;
L_0x2ceb9d0 .concat8 [ 4 4 0 0], LS_0x2ceb9d0_0_0, LS_0x2ceb9d0_0_4;
S_0x2623be0 .scope module, "adder" "fullAdder" 4 157, 4 85 0, S_0x26470b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x2ce9920/d .functor OR 1, L_0x2ce9450, L_0x2ce97c0, C4<0>, C4<0>;
L_0x2ce9920 .delay 1 (30000,30000,30000) L_0x2ce9920/d;
v0x26c6050_0 .net "a", 0 0, L_0x2cf3660;  alias, 1 drivers
v0x26c6110_0 .net "b", 0 0, L_0x2cf37c0;  alias, 1 drivers
v0x26d52b0_0 .net "c1", 0 0, L_0x2ce9450;  1 drivers
v0x2690a70_0 .net "c2", 0 0, L_0x2ce97c0;  1 drivers
v0x26a4650_0 .net "carryin", 0 0, L_0x2cf3860;  alias, 1 drivers
v0x26a42c0_0 .net "carryout", 0 0, L_0x2ce9920;  1 drivers
v0x26a4360_0 .net "s1", 0 0, L_0x2ce92f0;  1 drivers
v0x26a1610_0 .net "sum", 0 0, L_0x2ce95d0;  1 drivers
S_0x2622640 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x2623be0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2ce92f0/d .functor XOR 1, L_0x2cf3660, L_0x2cf37c0, C4<0>, C4<0>;
L_0x2ce92f0 .delay 1 (30000,30000,30000) L_0x2ce92f0/d;
L_0x2ce9450/d .functor AND 1, L_0x2cf3660, L_0x2cf37c0, C4<1>, C4<1>;
L_0x2ce9450 .delay 1 (30000,30000,30000) L_0x2ce9450/d;
v0x26fa110_0 .net "a", 0 0, L_0x2cf3660;  alias, 1 drivers
v0x26f9cd0_0 .net "b", 0 0, L_0x2cf37c0;  alias, 1 drivers
v0x26f9d90_0 .net "carryout", 0 0, L_0x2ce9450;  alias, 1 drivers
v0x26f6fe0_0 .net "sum", 0 0, L_0x2ce92f0;  alias, 1 drivers
S_0x2611650 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x2623be0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2ce95d0/d .functor XOR 1, L_0x2ce92f0, L_0x2cf3860, C4<0>, C4<0>;
L_0x2ce95d0 .delay 1 (30000,30000,30000) L_0x2ce95d0/d;
L_0x2ce97c0/d .functor AND 1, L_0x2ce92f0, L_0x2cf3860, C4<1>, C4<1>;
L_0x2ce97c0 .delay 1 (30000,30000,30000) L_0x2ce97c0/d;
v0x26c9090_0 .net "a", 0 0, L_0x2ce92f0;  alias, 1 drivers
v0x26c9150_0 .net "b", 0 0, L_0x2cf3860;  alias, 1 drivers
v0x26c8d00_0 .net "carryout", 0 0, L_0x2ce97c0;  alias, 1 drivers
v0x26c8da0_0 .net "sum", 0 0, L_0x2ce95d0;  alias, 1 drivers
S_0x25fbe00 .scope module, "cMux" "unaryMultiplexor" 4 176, 4 69 0, S_0x26470b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x2922600_0 .net "ands", 7 0, L_0x2cf11b0;  1 drivers
v0x29226c0_0 .net "in", 7 0, L_0x2ceb9d0;  alias, 1 drivers
v0x2922270_0 .net "out", 0 0, L_0x2cf31b0;  alias, 1 drivers
v0x2922310_0 .net "sel", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
S_0x29a3e10 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x25fbe00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x265aac0_0 .net "A", 7 0, L_0x2ceb9d0;  alias, 1 drivers
v0x2667830_0 .net "B", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
v0x26678f0_0 .net *"_s0", 0 0, L_0x2cefa80;  1 drivers
v0x26674a0_0 .net *"_s12", 0 0, L_0x2cf0440;  1 drivers
v0x26647f0_0 .net *"_s16", 0 0, L_0x2cf07a0;  1 drivers
v0x2623ef0_0 .net *"_s20", 0 0, L_0x2cf0b70;  1 drivers
v0x2622980_0 .net *"_s24", 0 0, L_0x2cf0ea0;  1 drivers
v0x2625f70_0 .net *"_s28", 0 0, L_0x2cf0e30;  1 drivers
v0x26362d0_0 .net *"_s4", 0 0, L_0x2cefe20;  1 drivers
v0x2635e90_0 .net *"_s8", 0 0, L_0x2cf0130;  1 drivers
v0x2642c30_0 .net "out", 7 0, L_0x2cf11b0;  alias, 1 drivers
L_0x2cefb40 .part L_0x2ceb9d0, 0, 1;
L_0x2cefd30 .part v0x2cdd2e0_0, 0, 1;
L_0x2cefee0 .part L_0x2ceb9d0, 1, 1;
L_0x2cf0040 .part v0x2cdd2e0_0, 1, 1;
L_0x2cf01f0 .part L_0x2ceb9d0, 2, 1;
L_0x2cf0350 .part v0x2cdd2e0_0, 2, 1;
L_0x2cf0500 .part L_0x2ceb9d0, 3, 1;
L_0x2cf0660 .part v0x2cdd2e0_0, 3, 1;
L_0x2cf0860 .part L_0x2ceb9d0, 4, 1;
L_0x2cf0ad0 .part v0x2cdd2e0_0, 4, 1;
L_0x2cf0be0 .part L_0x2ceb9d0, 5, 1;
L_0x2cf0d40 .part v0x2cdd2e0_0, 5, 1;
L_0x2cf0f60 .part L_0x2ceb9d0, 6, 1;
L_0x2cf10c0 .part v0x2cdd2e0_0, 6, 1;
LS_0x2cf11b0_0_0 .concat8 [ 1 1 1 1], L_0x2cefa80, L_0x2cefe20, L_0x2cf0130, L_0x2cf0440;
LS_0x2cf11b0_0_4 .concat8 [ 1 1 1 1], L_0x2cf07a0, L_0x2cf0b70, L_0x2cf0ea0, L_0x2cf0e30;
L_0x2cf11b0 .concat8 [ 4 4 0 0], LS_0x2cf11b0_0_0, LS_0x2cf11b0_0_4;
L_0x2cf1570 .part L_0x2ceb9d0, 7, 1;
L_0x2cf1760 .part v0x2cdd2e0_0, 7, 1;
S_0x277db30 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x29a3e10;
 .timescale -9 -12;
P_0x2768140 .param/l "i" 0 4 54, +C4<00>;
L_0x2cefa80/d .functor AND 1, L_0x2cefb40, L_0x2cefd30, C4<1>, C4<1>;
L_0x2cefa80 .delay 1 (30000,30000,30000) L_0x2cefa80/d;
v0x26b0d00_0 .net *"_s0", 0 0, L_0x2cefb40;  1 drivers
v0x26b0970_0 .net *"_s1", 0 0, L_0x2cefd30;  1 drivers
S_0x27342b0 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x29a3e10;
 .timescale -9 -12;
P_0x2736fd0 .param/l "i" 0 4 54, +C4<01>;
L_0x2cefe20/d .functor AND 1, L_0x2cefee0, L_0x2cf0040, C4<1>, C4<1>;
L_0x2cefe20 .delay 1 (30000,30000,30000) L_0x2cefe20/d;
v0x26adcc0_0 .net *"_s0", 0 0, L_0x2cefee0;  1 drivers
v0x266d560_0 .net *"_s1", 0 0, L_0x2cf0040;  1 drivers
S_0x26d2ad0 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x29a3e10;
 .timescale -9 -12;
P_0x27435e0 .param/l "i" 0 4 54, +C4<010>;
L_0x2cf0130/d .functor AND 1, L_0x2cf01f0, L_0x2cf0350, C4<1>, C4<1>;
L_0x2cf0130 .delay 1 (30000,30000,30000) L_0x2cf0130/d;
v0x266bff0_0 .net *"_s0", 0 0, L_0x2cf01f0;  1 drivers
v0x266f5e0_0 .net *"_s1", 0 0, L_0x2cf0350;  1 drivers
S_0x26582e0 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x29a3e10;
 .timescale -9 -12;
P_0x270f500 .param/l "i" 0 4 54, +C4<011>;
L_0x2cf0440/d .functor AND 1, L_0x2cf0500, L_0x2cf0660, C4<1>, C4<1>;
L_0x2cf0440 .delay 1 (30000,30000,30000) L_0x2cf0440/d;
v0x267fac0_0 .net *"_s0", 0 0, L_0x2cf0500;  1 drivers
v0x267f680_0 .net *"_s1", 0 0, L_0x2cf0660;  1 drivers
S_0x26336b0 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x29a3e10;
 .timescale -9 -12;
P_0x26b0a50 .param/l "i" 0 4 54, +C4<0100>;
L_0x2cf07a0/d .functor AND 1, L_0x2cf0860, L_0x2cf0ad0, C4<1>, C4<1>;
L_0x2cf07a0 .delay 1 (30000,30000,30000) L_0x2cf07a0/d;
v0x267c990_0 .net *"_s0", 0 0, L_0x2cf0860;  1 drivers
v0x268c2b0_0 .net *"_s1", 0 0, L_0x2cf0ad0;  1 drivers
S_0x26d6830 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x29a3e10;
 .timescale -9 -12;
P_0x266c0d0 .param/l "i" 0 4 54, +C4<0101>;
L_0x2cf0b70/d .functor AND 1, L_0x2cf0be0, L_0x2cf0d40, C4<1>, C4<1>;
L_0x2cf0b70 .delay 1 (30000,30000,30000) L_0x2cf0b70/d;
v0x268bf20_0 .net *"_s0", 0 0, L_0x2cf0be0;  1 drivers
v0x2689270_0 .net *"_s1", 0 0, L_0x2cf0d40;  1 drivers
S_0x261ef50 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x29a3e10;
 .timescale -9 -12;
P_0x267f760 .param/l "i" 0 4 54, +C4<0110>;
L_0x2cf0ea0/d .functor AND 1, L_0x2cf0f60, L_0x2cf10c0, C4<1>, C4<1>;
L_0x2cf0ea0 .delay 1 (30000,30000,30000) L_0x2cf0ea0/d;
v0x2648960_0 .net *"_s0", 0 0, L_0x2cf0f60;  1 drivers
v0x26473f0_0 .net *"_s1", 0 0, L_0x2cf10c0;  1 drivers
S_0x2a23200 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x29a3e10;
 .timescale -9 -12;
P_0x2689350 .param/l "i" 0 4 54, +C4<0111>;
L_0x2cf0e30/d .functor AND 1, L_0x2cf1570, L_0x2cf1760, C4<1>, C4<1>;
L_0x2cf0e30 .delay 1 (30000,30000,30000) L_0x2cf0e30/d;
v0x264a9e0_0 .net *"_s0", 0 0, L_0x2cf1570;  1 drivers
v0x265af00_0 .net *"_s1", 0 0, L_0x2cf1760;  1 drivers
S_0x2a22e70 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x25fbe00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x2cf31b0/d .functor OR 1, L_0x2cf3270, L_0x2cf3420, C4<0>, C4<0>;
L_0x2cf31b0 .delay 1 (30000,30000,30000) L_0x2cf31b0/d;
v0x29d9930_0 .net *"_s10", 0 0, L_0x2cf3270;  1 drivers
v0x29d9a10_0 .net *"_s12", 0 0, L_0x2cf3420;  1 drivers
v0x29d9580_0 .net "in", 7 0, L_0x2cf11b0;  alias, 1 drivers
v0x29d9620_0 .net "ors", 1 0, L_0x2cf2fd0;  1 drivers
v0x29b51f0_0 .net "out", 0 0, L_0x2cf31b0;  alias, 1 drivers
L_0x2cf23a0 .part L_0x2cf11b0, 0, 4;
L_0x2cf2fd0 .concat8 [ 1 1 0 0], L_0x2cf2090, L_0x2cf2cc0;
L_0x2cf3110 .part L_0x2cf11b0, 4, 4;
L_0x2cf3270 .part L_0x2cf2fd0, 0, 1;
L_0x2cf3420 .part L_0x2cf2fd0, 1, 1;
S_0x2a22ac0 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x2a22e70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2cf1850/d .functor OR 1, L_0x2cf1910, L_0x2cf1a70, C4<0>, C4<0>;
L_0x2cf1850 .delay 1 (30000,30000,30000) L_0x2cf1850/d;
L_0x2cf1ca0/d .functor OR 1, L_0x2cf1db0, L_0x2cf1f10, C4<0>, C4<0>;
L_0x2cf1ca0 .delay 1 (30000,30000,30000) L_0x2cf1ca0/d;
L_0x2cf2090/d .functor OR 1, L_0x2cf2100, L_0x2cf22b0, C4<0>, C4<0>;
L_0x2cf2090 .delay 1 (30000,30000,30000) L_0x2cf2090/d;
v0x26428a0_0 .net *"_s0", 0 0, L_0x2cf1850;  1 drivers
v0x263fa80_0 .net *"_s10", 0 0, L_0x2cf1db0;  1 drivers
v0x2601280_0 .net *"_s12", 0 0, L_0x2cf1f10;  1 drivers
v0x2601340_0 .net *"_s14", 0 0, L_0x2cf2100;  1 drivers
v0x2611280_0 .net *"_s16", 0 0, L_0x2cf22b0;  1 drivers
v0x260e780_0 .net *"_s3", 0 0, L_0x2cf1910;  1 drivers
v0x261dff0_0 .net *"_s5", 0 0, L_0x2cf1a70;  1 drivers
v0x261dbb0_0 .net *"_s6", 0 0, L_0x2cf1ca0;  1 drivers
v0x261aec0_0 .net "in", 3 0, L_0x2cf23a0;  1 drivers
v0x25ed850_0 .net "ors", 1 0, L_0x2cf1bb0;  1 drivers
v0x25ed4c0_0 .net "out", 0 0, L_0x2cf2090;  1 drivers
L_0x2cf1910 .part L_0x2cf23a0, 0, 1;
L_0x2cf1a70 .part L_0x2cf23a0, 1, 1;
L_0x2cf1bb0 .concat8 [ 1 1 0 0], L_0x2cf1850, L_0x2cf1ca0;
L_0x2cf1db0 .part L_0x2cf23a0, 2, 1;
L_0x2cf1f10 .part L_0x2cf23a0, 3, 1;
L_0x2cf2100 .part L_0x2cf1bb0, 0, 1;
L_0x2cf22b0 .part L_0x2cf1bb0, 1, 1;
S_0x29fe710 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x2a22e70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2cf24d0/d .functor OR 1, L_0x2cf2540, L_0x2cf26a0, C4<0>, C4<0>;
L_0x2cf24d0 .delay 1 (30000,30000,30000) L_0x2cf24d0/d;
L_0x2cf28d0/d .functor OR 1, L_0x2cf29e0, L_0x2cf2b40, C4<0>, C4<0>;
L_0x2cf28d0 .delay 1 (30000,30000,30000) L_0x2cf28d0/d;
L_0x2cf2cc0/d .functor OR 1, L_0x2cf2d30, L_0x2cf2ee0, C4<0>, C4<0>;
L_0x2cf2cc0 .delay 1 (30000,30000,30000) L_0x2cf2cc0/d;
v0x25ea810_0 .net *"_s0", 0 0, L_0x2cf24d0;  1 drivers
v0x25f9f60_0 .net *"_s10", 0 0, L_0x2cf29e0;  1 drivers
v0x25f9b20_0 .net *"_s12", 0 0, L_0x2cf2b40;  1 drivers
v0x25f9be0_0 .net *"_s14", 0 0, L_0x2cf2d30;  1 drivers
v0x25f6e30_0 .net *"_s16", 0 0, L_0x2cf2ee0;  1 drivers
v0x2945020_0 .net *"_s3", 0 0, L_0x2cf2540;  1 drivers
v0x29fe380_0 .net *"_s5", 0 0, L_0x2cf26a0;  1 drivers
v0x29fe460_0 .net *"_s6", 0 0, L_0x2cf28d0;  1 drivers
v0x29fdfd0_0 .net "in", 3 0, L_0x2cf3110;  1 drivers
v0x29fe090_0 .net "ors", 1 0, L_0x2cf27e0;  1 drivers
v0x29d9cc0_0 .net "out", 0 0, L_0x2cf2cc0;  1 drivers
L_0x2cf2540 .part L_0x2cf3110, 0, 1;
L_0x2cf26a0 .part L_0x2cf3110, 1, 1;
L_0x2cf27e0 .concat8 [ 1 1 0 0], L_0x2cf24d0, L_0x2cf28d0;
L_0x2cf29e0 .part L_0x2cf3110, 2, 1;
L_0x2cf2b40 .part L_0x2cf3110, 3, 1;
L_0x2cf2d30 .part L_0x2cf27e0, 0, 1;
L_0x2cf2ee0 .part L_0x2cf27e0, 1, 1;
S_0x2921ec0 .scope module, "resMux" "unaryMultiplexor" 4 175, 4 69 0, S_0x26470b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x2a022a0_0 .net "ands", 7 0, L_0x2ced720;  1 drivers
v0x2a1e4e0_0 .net "in", 7 0, L_0x2ceb690;  alias, 1 drivers
v0x29dd750_0 .net "out", 0 0, L_0x2cef720;  alias, 1 drivers
v0x29dd7f0_0 .net "sel", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
S_0x28fdaf0 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x2921ec0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x26fbfc0_0 .net "A", 7 0, L_0x2ceb690;  alias, 1 drivers
v0x26fbb90_0 .net "B", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
v0x26d7890_0 .net *"_s0", 0 0, L_0x2cebf10;  1 drivers
v0x26d7950_0 .net *"_s12", 0 0, L_0x2cec8d0;  1 drivers
v0x26d7500_0 .net *"_s16", 0 0, L_0x2cecc30;  1 drivers
v0x26d75e0_0 .net *"_s20", 0 0, L_0x2ced060;  1 drivers
v0x26d7190_0 .net *"_s24", 0 0, L_0x2ced390;  1 drivers
v0x26b2dd0_0 .net *"_s28", 0 0, L_0x2ced320;  1 drivers
v0x26b2eb0_0 .net *"_s4", 0 0, L_0x2cec2b0;  1 drivers
v0x26b2b10_0 .net *"_s8", 0 0, L_0x2cec5c0;  1 drivers
v0x26b2690_0 .net "out", 7 0, L_0x2ced720;  alias, 1 drivers
L_0x2cec020 .part L_0x2ceb690, 0, 1;
L_0x2cec210 .part v0x2cdd2e0_0, 0, 1;
L_0x2cec370 .part L_0x2ceb690, 1, 1;
L_0x2cec4d0 .part v0x2cdd2e0_0, 1, 1;
L_0x2cec680 .part L_0x2ceb690, 2, 1;
L_0x2cec7e0 .part v0x2cdd2e0_0, 2, 1;
L_0x2cec990 .part L_0x2ceb690, 3, 1;
L_0x2cecaf0 .part v0x2cdd2e0_0, 3, 1;
L_0x2ceccf0 .part L_0x2ceb690, 4, 1;
L_0x2cecf60 .part v0x2cdd2e0_0, 4, 1;
L_0x2ced0d0 .part L_0x2ceb690, 5, 1;
L_0x2ced230 .part v0x2cdd2e0_0, 5, 1;
L_0x2ced450 .part L_0x2ceb690, 6, 1;
L_0x2ced5b0 .part v0x2cdd2e0_0, 6, 1;
LS_0x2ced720_0_0 .concat8 [ 1 1 1 1], L_0x2cebf10, L_0x2cec2b0, L_0x2cec5c0, L_0x2cec8d0;
LS_0x2ced720_0_4 .concat8 [ 1 1 1 1], L_0x2cecc30, L_0x2ced060, L_0x2ced390, L_0x2ced320;
L_0x2ced720 .concat8 [ 4 4 0 0], LS_0x2ced720_0_0, LS_0x2ced720_0_4;
L_0x2cedae0 .part L_0x2ceb690, 7, 1;
L_0x2cedcd0 .part v0x2cdd2e0_0, 7, 1;
S_0x28fd760 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x28fdaf0;
 .timescale -9 -12;
P_0x2626050 .param/l "i" 0 4 54, +C4<00>;
L_0x2cebf10/d .functor AND 1, L_0x2cec020, L_0x2cec210, C4<1>, C4<1>;
L_0x2cebf10 .delay 1 (30000,30000,30000) L_0x2cebf10/d;
v0x28fd3b0_0 .net *"_s0", 0 0, L_0x2cec020;  1 drivers
v0x28d90c0_0 .net *"_s1", 0 0, L_0x2cec210;  1 drivers
S_0x28d8d30 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x28fdaf0;
 .timescale -9 -12;
P_0x263fb80 .param/l "i" 0 4 54, +C4<01>;
L_0x2cec2b0/d .functor AND 1, L_0x2cec370, L_0x2cec4d0, C4<1>, C4<1>;
L_0x2cec2b0 .delay 1 (30000,30000,30000) L_0x2cec2b0/d;
v0x28d91a0_0 .net *"_s0", 0 0, L_0x2cec370;  1 drivers
v0x28d8980_0 .net *"_s1", 0 0, L_0x2cec4d0;  1 drivers
S_0x2821a00 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x28fdaf0;
 .timescale -9 -12;
P_0x25ed950 .param/l "i" 0 4 54, +C4<010>;
L_0x2cec5c0/d .functor AND 1, L_0x2cec680, L_0x2cec7e0, C4<1>, C4<1>;
L_0x2cec5c0 .delay 1 (30000,30000,30000) L_0x2cec5c0/d;
v0x28d8a60_0 .net *"_s0", 0 0, L_0x2cec680;  1 drivers
v0x2821670_0 .net *"_s1", 0 0, L_0x2cec7e0;  1 drivers
S_0x28212c0 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x28fdaf0;
 .timescale -9 -12;
P_0x2821770 .param/l "i" 0 4 54, +C4<011>;
L_0x2cec8d0/d .functor AND 1, L_0x2cec990, L_0x2cecaf0, C4<1>, C4<1>;
L_0x2cec8d0 .delay 1 (30000,30000,30000) L_0x2cec8d0/d;
v0x27fcf60_0 .net *"_s0", 0 0, L_0x2cec990;  1 drivers
v0x27fcb60_0 .net *"_s1", 0 0, L_0x2cecaf0;  1 drivers
S_0x27fc7b0 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x28fdaf0;
 .timescale -9 -12;
P_0x27d84a0 .param/l "i" 0 4 54, +C4<0100>;
L_0x2cecc30/d .functor AND 1, L_0x2ceccf0, L_0x2cecf60, C4<1>, C4<1>;
L_0x2cecc30 .delay 1 (30000,30000,30000) L_0x2cecc30/d;
v0x27d8560_0 .net *"_s0", 0 0, L_0x2ceccf0;  1 drivers
v0x27d8110_0 .net *"_s1", 0 0, L_0x2cecf60;  1 drivers
S_0x27d7d60 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x28fdaf0;
 .timescale -9 -12;
P_0x27b39d0 .param/l "i" 0 4 54, +C4<0101>;
L_0x2ced060/d .functor AND 1, L_0x2ced0d0, L_0x2ced230, C4<1>, C4<1>;
L_0x2ced060 .delay 1 (30000,30000,30000) L_0x2ced060/d;
v0x27b3a90_0 .net *"_s0", 0 0, L_0x2ced0d0;  1 drivers
v0x27b3640_0 .net *"_s1", 0 0, L_0x2ced230;  1 drivers
S_0x27b3290 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x28fdaf0;
 .timescale -9 -12;
P_0x2720da0 .param/l "i" 0 4 54, +C4<0110>;
L_0x2ced390/d .functor AND 1, L_0x2ced450, L_0x2ced5b0, C4<1>, C4<1>;
L_0x2ced390 .delay 1 (30000,30000,30000) L_0x2ced390/d;
v0x2720e60_0 .net *"_s0", 0 0, L_0x2ced450;  1 drivers
v0x2720a10_0 .net *"_s1", 0 0, L_0x2ced5b0;  1 drivers
S_0x2720660 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x28fdaf0;
 .timescale -9 -12;
P_0x26fc290 .param/l "i" 0 4 54, +C4<0111>;
L_0x2ced320/d .functor AND 1, L_0x2cedae0, L_0x2cedcd0, C4<1>, C4<1>;
L_0x2ced320 .delay 1 (30000,30000,30000) L_0x2ced320/d;
v0x26fc350_0 .net *"_s0", 0 0, L_0x2cedae0;  1 drivers
v0x26fbf00_0 .net *"_s1", 0 0, L_0x2cedcd0;  1 drivers
S_0x2620170 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x2921ec0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x2cef720/d .functor OR 1, L_0x2cef7e0, L_0x2cef990, C4<0>, C4<0>;
L_0x2cef720 .delay 1 (30000,30000,30000) L_0x2cef720/d;
v0x2a366d0_0 .net *"_s10", 0 0, L_0x2cef7e0;  1 drivers
v0x2a367b0_0 .net *"_s12", 0 0, L_0x2cef990;  1 drivers
v0x2a42fb0_0 .net "in", 7 0, L_0x2ced720;  alias, 1 drivers
v0x2a43050_0 .net "ors", 1 0, L_0x2cef540;  1 drivers
v0x2a021a0_0 .net "out", 0 0, L_0x2cef720;  alias, 1 drivers
L_0x2cee910 .part L_0x2ced720, 0, 4;
L_0x2cef540 .concat8 [ 1 1 0 0], L_0x2cee600, L_0x2cef230;
L_0x2cef680 .part L_0x2ced720, 4, 4;
L_0x2cef7e0 .part L_0x2cef540, 0, 1;
L_0x2cef990 .part L_0x2cef540, 1, 1;
S_0x261fde0 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x2620170;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2ceddc0/d .functor OR 1, L_0x2cede80, L_0x2cedfe0, C4<0>, C4<0>;
L_0x2ceddc0 .delay 1 (30000,30000,30000) L_0x2ceddc0/d;
L_0x2cee210/d .functor OR 1, L_0x2cee320, L_0x2cee480, C4<0>, C4<0>;
L_0x2cee210 .delay 1 (30000,30000,30000) L_0x2cee210/d;
L_0x2cee600/d .functor OR 1, L_0x2cee670, L_0x2cee820, C4<0>, C4<0>;
L_0x2cee600 .delay 1 (30000,30000,30000) L_0x2cee600/d;
v0x261fb00_0 .net *"_s0", 0 0, L_0x2ceddc0;  1 drivers
v0x25fc1d0_0 .net *"_s10", 0 0, L_0x2cee320;  1 drivers
v0x25fba50_0 .net *"_s12", 0 0, L_0x2cee480;  1 drivers
v0x25fbb10_0 .net *"_s14", 0 0, L_0x2cee670;  1 drivers
v0x2a896d0_0 .net *"_s16", 0 0, L_0x2cee820;  1 drivers
v0x2643b30_0 .net *"_s3", 0 0, L_0x2cede80;  1 drivers
v0x2643c10_0 .net *"_s5", 0 0, L_0x2cedfe0;  1 drivers
v0x2a86850_0 .net *"_s6", 0 0, L_0x2cee210;  1 drivers
v0x2a86930_0 .net "in", 3 0, L_0x2cee910;  1 drivers
v0x2a78580_0 .net "ors", 1 0, L_0x2cee120;  1 drivers
v0x2a7ef30_0 .net "out", 0 0, L_0x2cee600;  1 drivers
L_0x2cede80 .part L_0x2cee910, 0, 1;
L_0x2cedfe0 .part L_0x2cee910, 1, 1;
L_0x2cee120 .concat8 [ 1 1 0 0], L_0x2ceddc0, L_0x2cee210;
L_0x2cee320 .part L_0x2cee910, 2, 1;
L_0x2cee480 .part L_0x2cee910, 3, 1;
L_0x2cee670 .part L_0x2cee120, 0, 1;
L_0x2cee820 .part L_0x2cee120, 1, 1;
S_0x2a81c60 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x2620170;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2ceea40/d .functor OR 1, L_0x2ceeab0, L_0x2ceec10, C4<0>, C4<0>;
L_0x2ceea40 .delay 1 (30000,30000,30000) L_0x2ceea40/d;
L_0x2ceee40/d .functor OR 1, L_0x2ceef50, L_0x2cef0b0, C4<0>, C4<0>;
L_0x2ceee40 .delay 1 (30000,30000,30000) L_0x2ceee40/d;
L_0x2cef230/d .functor OR 1, L_0x2cef2a0, L_0x2cef450, C4<0>, C4<0>;
L_0x2cef230 .delay 1 (30000,30000,30000) L_0x2cef230/d;
v0x2a7b210_0 .net *"_s0", 0 0, L_0x2ceea40;  1 drivers
v0x2a7b2f0_0 .net *"_s10", 0 0, L_0x2ceef50;  1 drivers
v0x2a5b210_0 .net *"_s12", 0 0, L_0x2cef0b0;  1 drivers
v0x2a5b2d0_0 .net *"_s14", 0 0, L_0x2cef2a0;  1 drivers
v0x2a67af0_0 .net *"_s16", 0 0, L_0x2cef450;  1 drivers
v0x2a67bd0_0 .net *"_s3", 0 0, L_0x2ceeab0;  1 drivers
v0x2a47d50_0 .net *"_s5", 0 0, L_0x2ceec10;  1 drivers
v0x2a47e30_0 .net *"_s6", 0 0, L_0x2ceee40;  1 drivers
v0x2a479d0_0 .net "in", 3 0, L_0x2cef680;  1 drivers
v0x2a39260_0 .net "ors", 1 0, L_0x2ceed50;  1 drivers
v0x2a39340_0 .net "out", 0 0, L_0x2cef230;  1 drivers
L_0x2ceeab0 .part L_0x2cef680, 0, 1;
L_0x2ceec10 .part L_0x2cef680, 1, 1;
L_0x2ceed50 .concat8 [ 1 1 0 0], L_0x2ceea40, L_0x2ceee40;
L_0x2ceef50 .part L_0x2cef680, 2, 1;
L_0x2cef0b0 .part L_0x2cef680, 3, 1;
L_0x2cef2a0 .part L_0x2ceed50, 0, 1;
L_0x2cef450 .part L_0x2ceed50, 1, 1;
S_0x29b8c80 .scope module, "sltGate" "slt" 4 164, 4 101 0, S_0x26470b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x2cea410/d .functor XNOR 1, L_0x2cf3660, L_0x2cf37c0, C4<0>, C4<0>;
L_0x2cea410 .delay 1 (20000,20000,20000) L_0x2cea410/d;
L_0x2cea590/d .functor AND 1, L_0x2cf3660, L_0x2ce9100, C4<1>, C4<1>;
L_0x2cea590 .delay 1 (30000,30000,30000) L_0x2cea590/d;
L_0x2cea6f0/d .functor AND 1, L_0x2cea410, L_0x2cf3860, C4<1>, C4<1>;
L_0x2cea6f0 .delay 1 (30000,30000,30000) L_0x2cea6f0/d;
L_0x2cea800/d .functor OR 1, L_0x2cea6f0, L_0x2cea590, C4<0>, C4<0>;
L_0x2cea800 .delay 1 (30000,30000,30000) L_0x2cea800/d;
v0x29d7b50_0 .net "a", 0 0, L_0x2cf3660;  alias, 1 drivers
v0x29b4b80_0 .net "a_", 0 0, L_0x2cdeb60;  alias, 1 drivers
v0x29b4c20_0 .net "b", 0 0, L_0x2cf37c0;  alias, 1 drivers
v0x2990840_0 .net "b_", 0 0, L_0x2ce9100;  alias, 1 drivers
v0x29908e0_0 .net "carryin", 0 0, L_0x2cf3860;  alias, 1 drivers
v0x29904c0_0 .net "eq", 0 0, L_0x2cea410;  1 drivers
v0x2990560_0 .net "lt", 0 0, L_0x2cea590;  1 drivers
v0x297f2f0_0 .net "out", 0 0, L_0x2cea800;  1 drivers
v0x297f3b0_0 .net "w0", 0 0, L_0x2cea6f0;  1 drivers
S_0x296b900 .scope module, "sub" "fullAdder" 4 158, 4 85 0, S_0x26470b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x2ce9ff0/d .functor OR 1, L_0x2ce9ad0, L_0x2ce9f30, C4<0>, C4<0>;
L_0x2ce9ff0 .delay 1 (30000,30000,30000) L_0x2ce9ff0/d;
v0x28dcb50_0 .net "a", 0 0, L_0x2cf3660;  alias, 1 drivers
v0x28dcc10_0 .net "b", 0 0, L_0x2ce9100;  alias, 1 drivers
v0x28f8d60_0 .net "c1", 0 0, L_0x2ce9ad0;  1 drivers
v0x28f8e00_0 .net "c2", 0 0, L_0x2ce9f30;  1 drivers
v0x28b8060_0 .net "carryin", 0 0, L_0x2cf3860;  alias, 1 drivers
v0x28d6eb0_0 .net "carryout", 0 0, L_0x2ce9ff0;  1 drivers
v0x28d6f50_0 .net "s1", 0 0, L_0x26d5380;  1 drivers
v0x28b4660_0 .net "sum", 0 0, L_0x2ce9c30;  1 drivers
S_0x295a670 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x296b900;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x26d5380/d .functor XOR 1, L_0x2cf3660, L_0x2ce9100, C4<0>, C4<0>;
L_0x26d5380 .delay 1 (30000,30000,30000) L_0x26d5380/d;
L_0x2ce9ad0/d .functor AND 1, L_0x2cf3660, L_0x2ce9100, C4<1>, C4<1>;
L_0x2ce9ad0 .delay 1 (30000,30000,30000) L_0x2ce9ad0/d;
v0x2947200_0 .net "a", 0 0, L_0x2cf3660;  alias, 1 drivers
v0x2946dc0_0 .net "b", 0 0, L_0x2ce9100;  alias, 1 drivers
v0x2946e80_0 .net "carryout", 0 0, L_0x2ce9ad0;  alias, 1 drivers
v0x2938670_0 .net "sum", 0 0, L_0x26d5380;  alias, 1 drivers
S_0x2935ad0 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x296b900;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2ce9c30/d .functor XOR 1, L_0x26d5380, L_0x2cf3860, C4<0>, C4<0>;
L_0x2ce9c30 .delay 1 (30000,30000,30000) L_0x2ce9c30/d;
L_0x2ce9f30/d .functor AND 1, L_0x26d5380, L_0x2cf3860, C4<1>, C4<1>;
L_0x2ce9f30 .delay 1 (30000,30000,30000) L_0x2ce9f30/d;
v0x29423f0_0 .net "a", 0 0, L_0x26d5380;  alias, 1 drivers
v0x2901580_0 .net "b", 0 0, L_0x2cf3860;  alias, 1 drivers
v0x2901620_0 .net "carryout", 0 0, L_0x2ce9f30;  alias, 1 drivers
v0x291d870_0 .net "sum", 0 0, L_0x2ce9c30;  alias, 1 drivers
S_0x27d6270 .scope generate, "genblk2" "genblk2" 3 49, 3 49 0, S_0x2648650;
 .timescale -9 -12;
L_0x2ac6110b66d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b6720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ce9560/d .functor OR 1, L_0x2ac6110b66d8, L_0x2ac6110b6720, C4<0>, C4<0>;
L_0x2ce9560 .delay 1 (30000,30000,30000) L_0x2ce9560/d;
v0x27d36e0_0 .net/2u *"_s0", 0 0, L_0x2ac6110b66d8;  1 drivers
v0x27d37a0_0 .net/2u *"_s2", 0 0, L_0x2ac6110b6720;  1 drivers
S_0x27a25f0 .scope generate, "alu_slices[2]" "alu_slices[2]" 3 39, 3 39 0, S_0x26b20c0;
 .timescale -9 -12;
P_0x278f0d0 .param/l "i" 0 3 39, +C4<010>;
S_0x278ed50 .scope module, "alu1_inst" "alu1" 3 40, 4 142 0, S_0x27a25f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x2cf39f0/d .functor NOT 1, L_0x2cfdef0, C4<0>, C4<0>, C4<0>;
L_0x2cf39f0 .delay 1 (10000,10000,10000) L_0x2cf39f0/d;
L_0x2cf3b50/d .functor NOT 1, L_0x2cfe0e0, C4<0>, C4<0>, C4<0>;
L_0x2cf3b50 .delay 1 (10000,10000,10000) L_0x2cf3b50/d;
L_0x2cf4a60/d .functor XOR 1, L_0x2cfdef0, L_0x2cfe0e0, C4<0>, C4<0>;
L_0x2cf4a60 .delay 1 (30000,30000,30000) L_0x2cf4a60/d;
L_0x2ac6110b6768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b67b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2cf4b20/d .functor OR 1, L_0x2ac6110b6768, L_0x2ac6110b67b0, C4<0>, C4<0>;
L_0x2cf4b20 .delay 1 (30000,30000,30000) L_0x2cf4b20/d;
L_0x2ac6110b67f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b6840 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2cf52c0/d .functor OR 1, L_0x2ac6110b67f8, L_0x2ac6110b6840, C4<0>, C4<0>;
L_0x2cf52c0 .delay 1 (30000,30000,30000) L_0x2cf52c0/d;
L_0x2cf54c0/d .functor AND 1, L_0x2cfdef0, L_0x2cfe0e0, C4<1>, C4<1>;
L_0x2cf54c0 .delay 1 (30000,30000,30000) L_0x2cf54c0/d;
L_0x2ac6110b6888 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b68d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2cf5580/d .functor OR 1, L_0x2ac6110b6888, L_0x2ac6110b68d0, C4<0>, C4<0>;
L_0x2cf5580 .delay 1 (30000,30000,30000) L_0x2cf5580/d;
L_0x2cf5780/d .functor NAND 1, L_0x2cfdef0, L_0x2cfe0e0, C4<1>, C4<1>;
L_0x2cf5780 .delay 1 (20000,20000,20000) L_0x2cf5780/d;
L_0x2ac6110b6918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b6960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2cf5890/d .functor OR 1, L_0x2ac6110b6918, L_0x2ac6110b6960, C4<0>, C4<0>;
L_0x2cf5890 .delay 1 (30000,30000,30000) L_0x2cf5890/d;
L_0x2cf5a40/d .functor NOR 1, L_0x2cfdef0, L_0x2cfe0e0, C4<0>, C4<0>;
L_0x2cf5a40 .delay 1 (20000,20000,20000) L_0x2cf5a40/d;
L_0x2ac6110b69a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b69f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2cf3e20/d .functor OR 1, L_0x2ac6110b69a8, L_0x2ac6110b69f0, C4<0>, C4<0>;
L_0x2cf3e20 .delay 1 (30000,30000,30000) L_0x2cf3e20/d;
L_0x2cf61f0/d .functor OR 1, L_0x2cfdef0, L_0x2cfe0e0, C4<0>, C4<0>;
L_0x2cf61f0 .delay 1 (30000,30000,30000) L_0x2cf61f0/d;
L_0x2ac6110b6a38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b6a80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2cf6690/d .functor OR 1, L_0x2ac6110b6a38, L_0x2ac6110b6a80, C4<0>, C4<0>;
L_0x2cf6690 .delay 1 (30000,30000,30000) L_0x2cf6690/d;
L_0x2cfddf0/d .functor NOT 1, L_0x2cfa050, C4<0>, C4<0>, C4<0>;
L_0x2cfddf0 .delay 1 (10000,10000,10000) L_0x2cfddf0/d;
v0x2ab9720_0 .net "A", 0 0, L_0x2cfdef0;  1 drivers
v0x2ab97e0_0 .net "A_", 0 0, L_0x2cf39f0;  1 drivers
v0x2ab98a0_0 .net "B", 0 0, L_0x2cfe0e0;  1 drivers
v0x2ab9970_0 .net "B_", 0 0, L_0x2cf3b50;  1 drivers
v0x2ab9a10_0 .net *"_s11", 0 0, L_0x2cf4b20;  1 drivers
v0x2ab9b00_0 .net/2s *"_s13", 0 0, L_0x2ac6110b6768;  1 drivers
v0x2ab9bc0_0 .net/2s *"_s15", 0 0, L_0x2ac6110b67b0;  1 drivers
v0x2ab9ca0_0 .net *"_s19", 0 0, L_0x2cf52c0;  1 drivers
v0x2ab9d80_0 .net/2s *"_s21", 0 0, L_0x2ac6110b67f8;  1 drivers
v0x2ab9ef0_0 .net/2s *"_s23", 0 0, L_0x2ac6110b6840;  1 drivers
v0x2ab9fd0_0 .net *"_s25", 0 0, L_0x2cf54c0;  1 drivers
v0x2aba0b0_0 .net *"_s28", 0 0, L_0x2cf5580;  1 drivers
v0x2aba190_0 .net/2s *"_s30", 0 0, L_0x2ac6110b6888;  1 drivers
v0x2aba270_0 .net/2s *"_s32", 0 0, L_0x2ac6110b68d0;  1 drivers
v0x2aba350_0 .net *"_s34", 0 0, L_0x2cf5780;  1 drivers
v0x2aba430_0 .net *"_s37", 0 0, L_0x2cf5890;  1 drivers
v0x2aba510_0 .net/2s *"_s39", 0 0, L_0x2ac6110b6918;  1 drivers
v0x2aba6c0_0 .net/2s *"_s41", 0 0, L_0x2ac6110b6960;  1 drivers
v0x2aba760_0 .net *"_s43", 0 0, L_0x2cf5a40;  1 drivers
v0x2aba840_0 .net *"_s46", 0 0, L_0x2cf3e20;  1 drivers
v0x2aba920_0 .net/2s *"_s48", 0 0, L_0x2ac6110b69a8;  1 drivers
v0x2abaa00_0 .net/2s *"_s50", 0 0, L_0x2ac6110b69f0;  1 drivers
v0x2abaae0_0 .net *"_s52", 0 0, L_0x2cf61f0;  1 drivers
v0x2ababc0_0 .net *"_s56", 0 0, L_0x2cf6690;  1 drivers
v0x2abaca0_0 .net/2s *"_s59", 0 0, L_0x2ac6110b6a38;  1 drivers
v0x2abad80_0 .net/2s *"_s61", 0 0, L_0x2ac6110b6a80;  1 drivers
v0x2abae60_0 .net *"_s8", 0 0, L_0x2cf4a60;  1 drivers
v0x2abaf40_0 .net "carryin", 0 0, L_0x2cfe210;  1 drivers
v0x2abafe0_0 .net "carryout", 0 0, L_0x2cfda90;  1 drivers
v0x2abb080_0 .net "carryouts", 7 0, L_0x2cf6300;  1 drivers
v0x2abb190_0 .net "command", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
v0x2abb250_0 .net "result", 0 0, L_0x2cfa050;  1 drivers
v0x2abb340_0 .net "results", 7 0, L_0x2cf5f70;  1 drivers
v0x2aba620_0 .net "zero", 0 0, L_0x2cfddf0;  1 drivers
LS_0x2cf5f70_0_0 .concat8 [ 1 1 1 1], L_0x2cf3f30, L_0x2cf45b0, L_0x2cf4a60, L_0x2cf52c0;
LS_0x2cf5f70_0_4 .concat8 [ 1 1 1 1], L_0x2cf54c0, L_0x2cf5780, L_0x2cf5a40, L_0x2cf61f0;
L_0x2cf5f70 .concat8 [ 4 4 0 0], LS_0x2cf5f70_0_0, LS_0x2cf5f70_0_4;
LS_0x2cf6300_0_0 .concat8 [ 1 1 1 1], L_0x2cf4230, L_0x2cf4900, L_0x2cf4b20, L_0x2cf5110;
LS_0x2cf6300_0_4 .concat8 [ 1 1 1 1], L_0x2cf5580, L_0x2cf5890, L_0x2cf3e20, L_0x2cf6690;
L_0x2cf6300 .concat8 [ 4 4 0 0], LS_0x2cf6300_0_0, LS_0x2cf6300_0_4;
S_0x276a4d0 .scope module, "adder" "fullAdder" 4 157, 4 85 0, S_0x278ed50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x2cf4230/d .functor OR 1, L_0x2cf3db0, L_0x2cf4120, C4<0>, C4<0>;
L_0x2cf4230 .delay 1 (30000,30000,30000) L_0x2cf4230/d;
v0x26f7500_0 .net "a", 0 0, L_0x2cfdef0;  alias, 1 drivers
v0x26f75c0_0 .net "b", 0 0, L_0x2cfe0e0;  alias, 1 drivers
v0x26b6860_0 .net "c1", 0 0, L_0x2cf3db0;  1 drivers
v0x26b6960_0 .net "c2", 0 0, L_0x2cf4120;  1 drivers
v0x26d5680_0 .net "carryin", 0 0, L_0x2cfe210;  alias, 1 drivers
v0x26d5770_0 .net "carryout", 0 0, L_0x2cf4230;  1 drivers
v0x268e390_0 .net "s1", 0 0, L_0x2cf3d40;  1 drivers
v0x268e480_0 .net "sum", 0 0, L_0x2cf3f30;  1 drivers
S_0x2758eb0 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x276a4d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2cf3d40/d .functor XOR 1, L_0x2cfdef0, L_0x2cfe0e0, C4<0>, C4<0>;
L_0x2cf3d40 .delay 1 (30000,30000,30000) L_0x2cf3d40/d;
L_0x2cf3db0/d .functor AND 1, L_0x2cfdef0, L_0x2cfe0e0, C4<1>, C4<1>;
L_0x2cf3db0 .delay 1 (30000,30000,30000) L_0x2cf3db0/d;
v0x2745950_0 .net "a", 0 0, L_0x2cfdef0;  alias, 1 drivers
v0x2745a10_0 .net "b", 0 0, L_0x2cfe0e0;  alias, 1 drivers
v0x27455d0_0 .net "carryout", 0 0, L_0x2cf3db0;  alias, 1 drivers
v0x2745670_0 .net "sum", 0 0, L_0x2cf3d40;  alias, 1 drivers
S_0x2740ba0 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x276a4d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2cf3f30/d .functor XOR 1, L_0x2cf3d40, L_0x2cfe210, C4<0>, C4<0>;
L_0x2cf3f30 .delay 1 (30000,30000,30000) L_0x2cf3f30/d;
L_0x2cf4120/d .functor AND 1, L_0x2cf3d40, L_0x2cfe210, C4<1>, C4<1>;
L_0x2cf4120 .delay 1 (30000,30000,30000) L_0x2cf4120/d;
v0x26ffde0_0 .net "a", 0 0, L_0x2cf3d40;  alias, 1 drivers
v0x271c000_0 .net "b", 0 0, L_0x2cfe210;  alias, 1 drivers
v0x271c0a0_0 .net "carryout", 0 0, L_0x2cf4120;  alias, 1 drivers
v0x26db320_0 .net "sum", 0 0, L_0x2cf3f30;  alias, 1 drivers
S_0x268e010 .scope module, "cMux" "unaryMultiplexor" 4 176, 4 69 0, S_0x278ed50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x2a47630_0 .net "ands", 7 0, L_0x2cfba90;  1 drivers
v0x2a47740_0 .net "in", 7 0, L_0x2cf6300;  alias, 1 drivers
v0x2990120_0 .net "out", 0 0, L_0x2cfda90;  alias, 1 drivers
v0x29901c0_0 .net "sel", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
S_0x267ceb0 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x268e010;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x2598be0_0 .net "A", 7 0, L_0x2cf6300;  alias, 1 drivers
v0x258e4e0_0 .net "B", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
v0x258e5a0_0 .net *"_s0", 0 0, L_0x2cfa3b0;  1 drivers
v0x2583ec0_0 .net *"_s12", 0 0, L_0x2cfad20;  1 drivers
v0x2583fa0_0 .net *"_s16", 0 0, L_0x2cfb080;  1 drivers
v0x2579930_0 .net *"_s20", 0 0, L_0x2cfb450;  1 drivers
v0x256f280_0 .net *"_s24", 0 0, L_0x2cfb780;  1 drivers
v0x256f360_0 .net *"_s28", 0 0, L_0x2cfb710;  1 drivers
v0x2564c60_0 .net *"_s4", 0 0, L_0x2cfa700;  1 drivers
v0x255a640_0 .net *"_s8", 0 0, L_0x2cfaa10;  1 drivers
v0x255a720_0 .net "out", 7 0, L_0x2cfba90;  alias, 1 drivers
L_0x2cfa470 .part L_0x2cf6300, 0, 1;
L_0x2cfa660 .part v0x2cdd2e0_0, 0, 1;
L_0x2cfa7c0 .part L_0x2cf6300, 1, 1;
L_0x2cfa920 .part v0x2cdd2e0_0, 1, 1;
L_0x2cfaad0 .part L_0x2cf6300, 2, 1;
L_0x2cfac30 .part v0x2cdd2e0_0, 2, 1;
L_0x2cfade0 .part L_0x2cf6300, 3, 1;
L_0x2cfaf40 .part v0x2cdd2e0_0, 3, 1;
L_0x2cfb140 .part L_0x2cf6300, 4, 1;
L_0x2cfb3b0 .part v0x2cdd2e0_0, 4, 1;
L_0x2cfb4c0 .part L_0x2cf6300, 5, 1;
L_0x2cfb620 .part v0x2cdd2e0_0, 5, 1;
L_0x2cfb840 .part L_0x2cf6300, 6, 1;
L_0x2cfb9a0 .part v0x2cdd2e0_0, 6, 1;
LS_0x2cfba90_0_0 .concat8 [ 1 1 1 1], L_0x2cfa3b0, L_0x2cfa700, L_0x2cfaa10, L_0x2cfad20;
LS_0x2cfba90_0_4 .concat8 [ 1 1 1 1], L_0x2cfb080, L_0x2cfb450, L_0x2cfb780, L_0x2cfb710;
L_0x2cfba90 .concat8 [ 4 4 0 0], LS_0x2cfba90_0_0, LS_0x2cfba90_0_4;
L_0x2cfbe50 .part L_0x2cf6300, 7, 1;
L_0x2cfc040 .part v0x2cdd2e0_0, 7, 1;
S_0x2669590 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x267ceb0;
 .timescale -9 -12;
P_0x2669a20 .param/l "i" 0 4 54, +C4<00>;
L_0x2cfa3b0/d .functor AND 1, L_0x2cfa470, L_0x2cfa660, C4<1>, C4<1>;
L_0x2cfa3b0 .delay 1 (30000,30000,30000) L_0x2cfa3b0/d;
v0x2644da0_0 .net *"_s0", 0 0, L_0x2cfa470;  1 drivers
v0x2644990_0 .net *"_s1", 0 0, L_0x2cfa660;  1 drivers
S_0x263ffa0 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x267ceb0;
 .timescale -9 -12;
P_0x2644ae0 .param/l "i" 0 4 54, +C4<01>;
L_0x2cfa700/d .functor AND 1, L_0x2cfa7c0, L_0x2cfa920, C4<1>, C4<1>;
L_0x2cfa700 .delay 1 (30000,30000,30000) L_0x2cfa700/d;
v0x25ff0f0_0 .net *"_s0", 0 0, L_0x2cfa7c0;  1 drivers
v0x261b3e0_0 .net *"_s1", 0 0, L_0x2cfa920;  1 drivers
S_0x25db110 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x267ceb0;
 .timescale -9 -12;
P_0x261b4c0 .param/l "i" 0 4 54, +C4<010>;
L_0x2cfaa10/d .functor AND 1, L_0x2cfaad0, L_0x2cfac30, C4<1>, C4<1>;
L_0x2cfaa10 .delay 1 (30000,30000,30000) L_0x2cfaa10/d;
v0x25f7350_0 .net *"_s0", 0 0, L_0x2cfaad0;  1 drivers
v0x25f7410_0 .net *"_s1", 0 0, L_0x2cfac30;  1 drivers
S_0x28461b0 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x267ceb0;
 .timescale -9 -12;
P_0x29b4440 .param/l "i" 0 4 54, +C4<011>;
L_0x2cfad20/d .functor AND 1, L_0x2cfade0, L_0x2cfaf40, C4<1>, C4<1>;
L_0x2cfad20 .delay 1 (30000,30000,30000) L_0x2cfad20/d;
v0x29b4500_0 .net *"_s0", 0 0, L_0x2cfade0;  1 drivers
v0x298f990_0 .net *"_s1", 0 0, L_0x2cfaf40;  1 drivers
S_0x296add0 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x267ceb0;
 .timescale -9 -12;
P_0x2946290 .param/l "i" 0 4 54, +C4<0100>;
L_0x2cfb080/d .functor AND 1, L_0x2cfb140, L_0x2cfb3b0, C4<1>, C4<1>;
L_0x2cfb080 .delay 1 (30000,30000,30000) L_0x2cfb080/d;
v0x2946370_0 .net *"_s0", 0 0, L_0x2cfb140;  1 drivers
v0x28b37d0_0 .net *"_s1", 0 0, L_0x2cfb3b0;  1 drivers
S_0x288ed80 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x267ceb0;
 .timescale -9 -12;
P_0x286a170 .param/l "i" 0 4 54, +C4<0101>;
L_0x2cfb450/d .functor AND 1, L_0x2cfb4c0, L_0x2cfb620, C4<1>, C4<1>;
L_0x2cfb450 .delay 1 (30000,30000,30000) L_0x2cfb450/d;
v0x286a250_0 .net *"_s0", 0 0, L_0x2cfb4c0;  1 drivers
v0x2845680_0 .net *"_s1", 0 0, L_0x2cfb620;  1 drivers
S_0x25cc9a0 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x267ceb0;
 .timescale -9 -12;
P_0x28457b0 .param/l "i" 0 4 54, +C4<0110>;
L_0x2cfb780/d .functor AND 1, L_0x2cfb840, L_0x2cfb9a0, C4<1>, C4<1>;
L_0x2cfb780 .delay 1 (30000,30000,30000) L_0x2cfb780/d;
v0x25c2410_0 .net *"_s0", 0 0, L_0x2cfb840;  1 drivers
v0x25b7d60_0 .net *"_s1", 0 0, L_0x2cfb9a0;  1 drivers
S_0x25ad740 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x267ceb0;
 .timescale -9 -12;
P_0x25b7eb0 .param/l "i" 0 4 54, +C4<0111>;
L_0x2cfb710/d .functor AND 1, L_0x2cfbe50, L_0x2cfc040, C4<1>, C4<1>;
L_0x2cfb710 .delay 1 (30000,30000,30000) L_0x2cfb710/d;
v0x25a31b0_0 .net *"_s0", 0 0, L_0x2cfbe50;  1 drivers
v0x2598b00_0 .net *"_s1", 0 0, L_0x2cfc040;  1 drivers
S_0x2550020 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x268e010;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x2cfda90/d .functor OR 1, L_0x2cfdb50, L_0x2cfdd00, C4<0>, C4<0>;
L_0x2cfda90 .delay 1 (30000,30000,30000) L_0x2cfda90/d;
v0x249f850_0 .net *"_s10", 0 0, L_0x2cfdb50;  1 drivers
v0x249f930_0 .net *"_s12", 0 0, L_0x2cfdd00;  1 drivers
v0x24951e0_0 .net "in", 7 0, L_0x2cfba90;  alias, 1 drivers
v0x24952a0_0 .net "ors", 1 0, L_0x2cfd8b0;  1 drivers
v0x248abc0_0 .net "out", 0 0, L_0x2cfda90;  alias, 1 drivers
L_0x2cfcc80 .part L_0x2cfba90, 0, 4;
L_0x2cfd8b0 .concat8 [ 1 1 0 0], L_0x2cfc970, L_0x2cfd5a0;
L_0x2cfd9f0 .part L_0x2cfba90, 4, 4;
L_0x2cfdb50 .part L_0x2cfd8b0, 0, 1;
L_0x2cfdd00 .part L_0x2cfd8b0, 1, 1;
S_0x2545a00 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x2550020;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2cfc130/d .functor OR 1, L_0x2cfc1f0, L_0x2cfc350, C4<0>, C4<0>;
L_0x2cfc130 .delay 1 (30000,30000,30000) L_0x2cfc130/d;
L_0x2cfc580/d .functor OR 1, L_0x2cfc690, L_0x2cfc7f0, C4<0>, C4<0>;
L_0x2cfc580 .delay 1 (30000,30000,30000) L_0x2cfc580/d;
L_0x2cfc970/d .functor OR 1, L_0x2cfc9e0, L_0x2cfcb90, C4<0>, C4<0>;
L_0x2cfc970 .delay 1 (30000,30000,30000) L_0x2cfc970/d;
v0x253b4b0_0 .net *"_s0", 0 0, L_0x2cfc130;  1 drivers
v0x2530dc0_0 .net *"_s10", 0 0, L_0x2cfc690;  1 drivers
v0x2530ea0_0 .net *"_s12", 0 0, L_0x2cfc7f0;  1 drivers
v0x25267a0_0 .net *"_s14", 0 0, L_0x2cfc9e0;  1 drivers
v0x2526880_0 .net *"_s16", 0 0, L_0x2cfcb90;  1 drivers
v0x251c210_0 .net *"_s3", 0 0, L_0x2cfc1f0;  1 drivers
v0x2511b60_0 .net *"_s5", 0 0, L_0x2cfc350;  1 drivers
v0x2511c40_0 .net *"_s6", 0 0, L_0x2cfc580;  1 drivers
v0x2507540_0 .net "in", 3 0, L_0x2cfcc80;  1 drivers
v0x24fcf20_0 .net "ors", 1 0, L_0x2cfc490;  1 drivers
v0x24fd000_0 .net "out", 0 0, L_0x2cfc970;  1 drivers
L_0x2cfc1f0 .part L_0x2cfcc80, 0, 1;
L_0x2cfc350 .part L_0x2cfcc80, 1, 1;
L_0x2cfc490 .concat8 [ 1 1 0 0], L_0x2cfc130, L_0x2cfc580;
L_0x2cfc690 .part L_0x2cfcc80, 2, 1;
L_0x2cfc7f0 .part L_0x2cfcc80, 3, 1;
L_0x2cfc9e0 .part L_0x2cfc490, 0, 1;
L_0x2cfcb90 .part L_0x2cfc490, 1, 1;
S_0x24f2900 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x2550020;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2cfcdb0/d .functor OR 1, L_0x2cfce20, L_0x2cfcf80, C4<0>, C4<0>;
L_0x2cfcdb0 .delay 1 (30000,30000,30000) L_0x2cfcdb0/d;
L_0x2cfd1b0/d .functor OR 1, L_0x2cfd2c0, L_0x2cfd420, C4<0>, C4<0>;
L_0x2cfd1b0 .delay 1 (30000,30000,30000) L_0x2cfd1b0/d;
L_0x2cfd5a0/d .functor OR 1, L_0x2cfd610, L_0x2cfd7c0, C4<0>, C4<0>;
L_0x2cfd5a0 .delay 1 (30000,30000,30000) L_0x2cfd5a0/d;
v0x24e8320_0 .net *"_s0", 0 0, L_0x2cfcdb0;  1 drivers
v0x24ddcc0_0 .net *"_s10", 0 0, L_0x2cfd2c0;  1 drivers
v0x24ddda0_0 .net *"_s12", 0 0, L_0x2cfd420;  1 drivers
v0x24d36a0_0 .net *"_s14", 0 0, L_0x2cfd610;  1 drivers
v0x24d3780_0 .net *"_s16", 0 0, L_0x2cfd7c0;  1 drivers
v0x24c9080_0 .net *"_s3", 0 0, L_0x2cfce20;  1 drivers
v0x24c9160_0 .net *"_s5", 0 0, L_0x2cfcf80;  1 drivers
v0x24bea60_0 .net *"_s6", 0 0, L_0x2cfd1b0;  1 drivers
v0x24beb20_0 .net "in", 3 0, L_0x2cfd9f0;  1 drivers
v0x24b4510_0 .net "ors", 1 0, L_0x2cfd0c0;  1 drivers
v0x24a9e20_0 .net "out", 0 0, L_0x2cfd5a0;  1 drivers
L_0x2cfce20 .part L_0x2cfd9f0, 0, 1;
L_0x2cfcf80 .part L_0x2cfd9f0, 1, 1;
L_0x2cfd0c0 .concat8 [ 1 1 0 0], L_0x2cfcdb0, L_0x2cfd1b0;
L_0x2cfd2c0 .part L_0x2cfd9f0, 2, 1;
L_0x2cfd420 .part L_0x2cfd9f0, 3, 1;
L_0x2cfd610 .part L_0x2cfd0c0, 0, 1;
L_0x2cfd7c0 .part L_0x2cfd0c0, 1, 1;
S_0x296b560 .scope module, "resMux" "unaryMultiplexor" 4 175, 4 69 0, S_0x278ed50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x23534e0_0 .net "ands", 7 0, L_0x2cf8050;  1 drivers
v0x23535f0_0 .net "in", 7 0, L_0x2cf5f70;  alias, 1 drivers
v0x23536b0_0 .net "out", 0 0, L_0x2cfa050;  alias, 1 drivers
v0x2353750_0 .net "sel", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
S_0x2946a20 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x296b560;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x23343d0_0 .net "A", 7 0, L_0x2cf5f70;  alias, 1 drivers
v0x2335ab0_0 .net "B", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
v0x2335b70_0 .net *"_s0", 0 0, L_0x2cf6840;  1 drivers
v0x2335c30_0 .net *"_s12", 0 0, L_0x2cf7200;  1 drivers
v0x2335d10_0 .net *"_s16", 0 0, L_0x2cf7560;  1 drivers
v0x2330d00_0 .net *"_s20", 0 0, L_0x2cf7990;  1 drivers
v0x2330de0_0 .net *"_s24", 0 0, L_0x2cf7cc0;  1 drivers
v0x2330ec0_0 .net *"_s28", 0 0, L_0x2cf7c50;  1 drivers
v0x2330fa0_0 .net *"_s4", 0 0, L_0x2cf6be0;  1 drivers
v0x2332890_0 .net *"_s8", 0 0, L_0x2cf6ef0;  1 drivers
v0x2332970_0 .net "out", 7 0, L_0x2cf8050;  alias, 1 drivers
L_0x2cf6950 .part L_0x2cf5f70, 0, 1;
L_0x2cf6b40 .part v0x2cdd2e0_0, 0, 1;
L_0x2cf6ca0 .part L_0x2cf5f70, 1, 1;
L_0x2cf6e00 .part v0x2cdd2e0_0, 1, 1;
L_0x2cf6fb0 .part L_0x2cf5f70, 2, 1;
L_0x2cf7110 .part v0x2cdd2e0_0, 2, 1;
L_0x2cf72c0 .part L_0x2cf5f70, 3, 1;
L_0x2cf7420 .part v0x2cdd2e0_0, 3, 1;
L_0x2cf7620 .part L_0x2cf5f70, 4, 1;
L_0x2cf7890 .part v0x2cdd2e0_0, 4, 1;
L_0x2cf7a00 .part L_0x2cf5f70, 5, 1;
L_0x2cf7b60 .part v0x2cdd2e0_0, 5, 1;
L_0x2cf7d80 .part L_0x2cf5f70, 6, 1;
L_0x2cf7ee0 .part v0x2cdd2e0_0, 6, 1;
LS_0x2cf8050_0_0 .concat8 [ 1 1 1 1], L_0x2cf6840, L_0x2cf6be0, L_0x2cf6ef0, L_0x2cf7200;
LS_0x2cf8050_0_4 .concat8 [ 1 1 1 1], L_0x2cf7560, L_0x2cf7990, L_0x2cf7cc0, L_0x2cf7c50;
L_0x2cf8050 .concat8 [ 4 4 0 0], LS_0x2cf8050_0_0, LS_0x2cf8050_0_4;
L_0x2cf8410 .part L_0x2cf5f70, 7, 1;
L_0x2cf8600 .part v0x2cdd2e0_0, 7, 1;
S_0x28b3f40 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x2946a20;
 .timescale -9 -12;
P_0x288f510 .param/l "i" 0 4 54, +C4<00>;
L_0x2cf6840/d .functor AND 1, L_0x2cf6950, L_0x2cf6b40, C4<1>, C4<1>;
L_0x2cf6840 .delay 1 (30000,30000,30000) L_0x2cf6840/d;
v0x288f5f0_0 .net *"_s0", 0 0, L_0x2cf6950;  1 drivers
v0x286a900_0 .net *"_s1", 0 0, L_0x2cf6b40;  1 drivers
S_0x2845e10 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x2946a20;
 .timescale -9 -12;
P_0x286aa50 .param/l "i" 0 4 54, +C4<01>;
L_0x2cf6be0/d .functor AND 1, L_0x2cf6ca0, L_0x2cf6e00, C4<1>, C4<1>;
L_0x2cf6be0 .delay 1 (30000,30000,30000) L_0x2cf6be0/d;
v0x278ea20_0 .net *"_s0", 0 0, L_0x2cf6ca0;  1 drivers
v0x2769db0_0 .net *"_s1", 0 0, L_0x2cf6e00;  1 drivers
S_0x2745230 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x2946a20;
 .timescale -9 -12;
P_0x2769e90 .param/l "i" 0 4 54, +C4<010>;
L_0x2cf6ef0/d .functor AND 1, L_0x2cf6fb0, L_0x2cf7110, C4<1>, C4<1>;
L_0x2cf6ef0 .delay 1 (30000,30000,30000) L_0x2cf6ef0/d;
v0x268dc70_0 .net *"_s0", 0 0, L_0x2cf6fb0;  1 drivers
v0x268dd50_0 .net *"_s1", 0 0, L_0x2cf7110;  1 drivers
S_0x26691f0 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x2946a20;
 .timescale -9 -12;
P_0x26445f0 .param/l "i" 0 4 54, +C4<011>;
L_0x2cf7200/d .functor AND 1, L_0x2cf72c0, L_0x2cf7420, C4<1>, C4<1>;
L_0x2cf7200 .delay 1 (30000,30000,30000) L_0x2cf7200/d;
v0x26446b0_0 .net *"_s0", 0 0, L_0x2cf72c0;  1 drivers
v0x28d7ec0_0 .net *"_s1", 0 0, L_0x2cf7420;  1 drivers
S_0x2a47110 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x2946a20;
 .timescale -9 -12;
P_0x28d7ff0 .param/l "i" 0 4 54, +C4<0100>;
L_0x2cf7560/d .functor AND 1, L_0x2cf7620, L_0x2cf7890, C4<1>, C4<1>;
L_0x2cf7560 .delay 1 (30000,30000,30000) L_0x2cf7560/d;
v0x2a6b690_0 .net *"_s0", 0 0, L_0x2cf7620;  1 drivers
v0x2a6b770_0 .net *"_s1", 0 0, L_0x2cf7890;  1 drivers
S_0x2a6c4c0 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x2946a20;
 .timescale -9 -12;
P_0x2a6c6d0 .param/l "i" 0 4 54, +C4<0101>;
L_0x2cf7990/d .functor AND 1, L_0x2cf7a00, L_0x2cf7b60, C4<1>, C4<1>;
L_0x2cf7990 .delay 1 (30000,30000,30000) L_0x2cf7990/d;
v0x2a6b850_0 .net *"_s0", 0 0, L_0x2cf7a00;  1 drivers
v0x2348a30_0 .net *"_s1", 0 0, L_0x2cf7b60;  1 drivers
S_0x2348b10 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x2946a20;
 .timescale -9 -12;
P_0x2348d20 .param/l "i" 0 4 54, +C4<0110>;
L_0x2cf7cc0/d .functor AND 1, L_0x2cf7d80, L_0x2cf7ee0, C4<1>, C4<1>;
L_0x2cf7cc0 .delay 1 (30000,30000,30000) L_0x2cf7cc0/d;
v0x2342800_0 .net *"_s0", 0 0, L_0x2cf7d80;  1 drivers
v0x23428e0_0 .net *"_s1", 0 0, L_0x2cf7ee0;  1 drivers
S_0x23429c0 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x2946a20;
 .timescale -9 -12;
P_0x2a6c790 .param/l "i" 0 4 54, +C4<0111>;
L_0x2cf7c50/d .functor AND 1, L_0x2cf8410, L_0x2cf8600, C4<1>, C4<1>;
L_0x2cf7c50 .delay 1 (30000,30000,30000) L_0x2cf7c50/d;
v0x2334210_0 .net *"_s0", 0 0, L_0x2cf8410;  1 drivers
v0x23342f0_0 .net *"_s1", 0 0, L_0x2cf8600;  1 drivers
S_0x2332ad0 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x296b560;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x2cfa050/d .functor OR 1, L_0x2cfa110, L_0x2cfa2c0, C4<0>, C4<0>;
L_0x2cfa050 .delay 1 (30000,30000,30000) L_0x2cfa050/d;
v0x232f6b0_0 .net *"_s10", 0 0, L_0x2cfa110;  1 drivers
v0x233ead0_0 .net *"_s12", 0 0, L_0x2cfa2c0;  1 drivers
v0x233eb90_0 .net "in", 7 0, L_0x2cf8050;  alias, 1 drivers
v0x233ec30_0 .net "ors", 1 0, L_0x2cf9e70;  1 drivers
v0x233ecf0_0 .net "out", 0 0, L_0x2cfa050;  alias, 1 drivers
L_0x2cf9240 .part L_0x2cf8050, 0, 4;
L_0x2cf9e70 .concat8 [ 1 1 0 0], L_0x2cf8f30, L_0x2cf9b60;
L_0x2cf9fb0 .part L_0x2cf8050, 4, 4;
L_0x2cfa110 .part L_0x2cf9e70, 0, 1;
L_0x2cfa2c0 .part L_0x2cf9e70, 1, 1;
S_0x23373c0 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x2332ad0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2cf86f0/d .functor OR 1, L_0x2cf87b0, L_0x2cf8910, C4<0>, C4<0>;
L_0x2cf86f0 .delay 1 (30000,30000,30000) L_0x2cf86f0/d;
L_0x2cf8b40/d .functor OR 1, L_0x2cf8c50, L_0x2cf8db0, C4<0>, C4<0>;
L_0x2cf8b40 .delay 1 (30000,30000,30000) L_0x2cf8b40/d;
L_0x2cf8f30/d .functor OR 1, L_0x2cf8fa0, L_0x2cf9150, C4<0>, C4<0>;
L_0x2cf8f30 .delay 1 (30000,30000,30000) L_0x2cf8f30/d;
v0x23375d0_0 .net *"_s0", 0 0, L_0x2cf86f0;  1 drivers
v0x23376d0_0 .net *"_s10", 0 0, L_0x2cf8c50;  1 drivers
v0x233cfe0_0 .net *"_s12", 0 0, L_0x2cf8db0;  1 drivers
v0x233d0a0_0 .net *"_s14", 0 0, L_0x2cf8fa0;  1 drivers
v0x233d180_0 .net *"_s16", 0 0, L_0x2cf9150;  1 drivers
v0x233d2b0_0 .net *"_s3", 0 0, L_0x2cf87b0;  1 drivers
v0x233be10_0 .net *"_s5", 0 0, L_0x2cf8910;  1 drivers
v0x233bef0_0 .net *"_s6", 0 0, L_0x2cf8b40;  1 drivers
v0x233bfd0_0 .net "in", 3 0, L_0x2cf9240;  1 drivers
v0x2340c30_0 .net "ors", 1 0, L_0x2cf8a50;  1 drivers
v0x2340d10_0 .net "out", 0 0, L_0x2cf8f30;  1 drivers
L_0x2cf87b0 .part L_0x2cf9240, 0, 1;
L_0x2cf8910 .part L_0x2cf9240, 1, 1;
L_0x2cf8a50 .concat8 [ 1 1 0 0], L_0x2cf86f0, L_0x2cf8b40;
L_0x2cf8c50 .part L_0x2cf9240, 2, 1;
L_0x2cf8db0 .part L_0x2cf9240, 3, 1;
L_0x2cf8fa0 .part L_0x2cf8a50, 0, 1;
L_0x2cf9150 .part L_0x2cf8a50, 1, 1;
S_0x2340e30 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x2332ad0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2cf9370/d .functor OR 1, L_0x2cf93e0, L_0x2cf9540, C4<0>, C4<0>;
L_0x2cf9370 .delay 1 (30000,30000,30000) L_0x2cf9370/d;
L_0x2cf9770/d .functor OR 1, L_0x2cf9880, L_0x2cf99e0, C4<0>, C4<0>;
L_0x2cf9770 .delay 1 (30000,30000,30000) L_0x2cf9770/d;
L_0x2cf9b60/d .functor OR 1, L_0x2cf9bd0, L_0x2cf9d80, C4<0>, C4<0>;
L_0x2cf9b60 .delay 1 (30000,30000,30000) L_0x2cf9b60/d;
v0x2338ea0_0 .net *"_s0", 0 0, L_0x2cf9370;  1 drivers
v0x2338fa0_0 .net *"_s10", 0 0, L_0x2cf9880;  1 drivers
v0x2339080_0 .net *"_s12", 0 0, L_0x2cf99e0;  1 drivers
v0x2339140_0 .net *"_s14", 0 0, L_0x2cf9bd0;  1 drivers
v0x232d710_0 .net *"_s16", 0 0, L_0x2cf9d80;  1 drivers
v0x232d840_0 .net *"_s3", 0 0, L_0x2cf93e0;  1 drivers
v0x232d920_0 .net *"_s5", 0 0, L_0x2cf9540;  1 drivers
v0x232da00_0 .net *"_s6", 0 0, L_0x2cf9770;  1 drivers
v0x232f3f0_0 .net "in", 3 0, L_0x2cf9fb0;  1 drivers
v0x232f4b0_0 .net "ors", 1 0, L_0x2cf9680;  1 drivers
v0x232f590_0 .net "out", 0 0, L_0x2cf9b60;  1 drivers
L_0x2cf93e0 .part L_0x2cf9fb0, 0, 1;
L_0x2cf9540 .part L_0x2cf9fb0, 1, 1;
L_0x2cf9680 .concat8 [ 1 1 0 0], L_0x2cf9370, L_0x2cf9770;
L_0x2cf9880 .part L_0x2cf9fb0, 2, 1;
L_0x2cf99e0 .part L_0x2cf9fb0, 3, 1;
L_0x2cf9bd0 .part L_0x2cf9680, 0, 1;
L_0x2cf9d80 .part L_0x2cf9680, 1, 1;
S_0x233a970 .scope module, "sltGate" "slt" 4 164, 4 101 0, S_0x278ed50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x2cf4d20/d .functor XNOR 1, L_0x2cfdef0, L_0x2cfe0e0, C4<0>, C4<0>;
L_0x2cf4d20 .delay 1 (20000,20000,20000) L_0x2cf4d20/d;
L_0x2cf4ea0/d .functor AND 1, L_0x2cfdef0, L_0x2cf3b50, C4<1>, C4<1>;
L_0x2cf4ea0 .delay 1 (30000,30000,30000) L_0x2cf4ea0/d;
L_0x2cf5000/d .functor AND 1, L_0x2cf4d20, L_0x2cfe210, C4<1>, C4<1>;
L_0x2cf5000 .delay 1 (30000,30000,30000) L_0x2cf5000/d;
L_0x2cf5110/d .functor OR 1, L_0x2cf5000, L_0x2cf4ea0, C4<0>, C4<0>;
L_0x2cf5110 .delay 1 (30000,30000,30000) L_0x2cf5110/d;
v0x233abe0_0 .net "a", 0 0, L_0x2cfdef0;  alias, 1 drivers
v0x2ab7060_0 .net "a_", 0 0, L_0x2cf39f0;  alias, 1 drivers
v0x2ab7120_0 .net "b", 0 0, L_0x2cfe0e0;  alias, 1 drivers
v0x2ab7210_0 .net "b_", 0 0, L_0x2cf3b50;  alias, 1 drivers
v0x2ab72b0_0 .net "carryin", 0 0, L_0x2cfe210;  alias, 1 drivers
v0x2ab73f0_0 .net "eq", 0 0, L_0x2cf4d20;  1 drivers
v0x2ab80a0_0 .net "lt", 0 0, L_0x2cf4ea0;  1 drivers
v0x2ab8140_0 .net "out", 0 0, L_0x2cf5110;  1 drivers
v0x2ab81e0_0 .net "w0", 0 0, L_0x2cf5000;  1 drivers
S_0x2ab8310 .scope module, "sub" "fullAdder" 4 158, 4 85 0, S_0x278ed50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x2cf4900/d .functor OR 1, L_0x2cf4450, L_0x2ab9490, C4<0>, C4<0>;
L_0x2cf4900 .delay 1 (30000,30000,30000) L_0x2cf4900/d;
v0x2ab9020_0 .net "a", 0 0, L_0x2cfdef0;  alias, 1 drivers
v0x2ab9170_0 .net "b", 0 0, L_0x2cf3b50;  alias, 1 drivers
v0x2ab9230_0 .net "c1", 0 0, L_0x2cf4450;  1 drivers
v0x2ab92d0_0 .net "c2", 0 0, L_0x2ab9490;  1 drivers
v0x2ab93a0_0 .net "carryin", 0 0, L_0x2cfe210;  alias, 1 drivers
v0x2ab9520_0 .net "carryout", 0 0, L_0x2cf4900;  1 drivers
v0x2ab95c0_0 .net "s1", 0 0, L_0x2cf4390;  1 drivers
v0x2ab9660_0 .net "sum", 0 0, L_0x2cf45b0;  1 drivers
S_0x2ab8510 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x2ab8310;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2cf4390/d .functor XOR 1, L_0x2cfdef0, L_0x2cf3b50, C4<0>, C4<0>;
L_0x2cf4390 .delay 1 (30000,30000,30000) L_0x2cf4390/d;
L_0x2cf4450/d .functor AND 1, L_0x2cfdef0, L_0x2cf3b50, C4<1>, C4<1>;
L_0x2cf4450 .delay 1 (30000,30000,30000) L_0x2cf4450/d;
v0x2ab8770_0 .net "a", 0 0, L_0x2cfdef0;  alias, 1 drivers
v0x2ab8830_0 .net "b", 0 0, L_0x2cf3b50;  alias, 1 drivers
v0x2ab88f0_0 .net "carryout", 0 0, L_0x2cf4450;  alias, 1 drivers
v0x2ab8990_0 .net "sum", 0 0, L_0x2cf4390;  alias, 1 drivers
S_0x2ab8a90 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x2ab8310;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2cf45b0/d .functor XOR 1, L_0x2cf4390, L_0x2cfe210, C4<0>, C4<0>;
L_0x2cf45b0 .delay 1 (30000,30000,30000) L_0x2cf45b0/d;
L_0x2ab9490/d .functor AND 1, L_0x2cf4390, L_0x2cfe210, C4<1>, C4<1>;
L_0x2ab9490 .delay 1 (30000,30000,30000) L_0x2ab9490/d;
v0x2ab8cf0_0 .net "a", 0 0, L_0x2cf4390;  alias, 1 drivers
v0x2ab8d90_0 .net "b", 0 0, L_0x2cfe210;  alias, 1 drivers
v0x2ab8e30_0 .net "carryout", 0 0, L_0x2ab9490;  alias, 1 drivers
v0x2ab8ed0_0 .net "sum", 0 0, L_0x2cf45b0;  alias, 1 drivers
S_0x2abb6f0 .scope generate, "genblk2" "genblk2" 3 49, 3 49 0, S_0x27a25f0;
 .timescale -9 -12;
L_0x2ac6110b6ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b6b10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ceaec0/d .functor OR 1, L_0x2ac6110b6ac8, L_0x2ac6110b6b10, C4<0>, C4<0>;
L_0x2ceaec0 .delay 1 (30000,30000,30000) L_0x2ceaec0/d;
v0x2abb8e0_0 .net/2u *"_s0", 0 0, L_0x2ac6110b6ac8;  1 drivers
v0x2abb9c0_0 .net/2u *"_s2", 0 0, L_0x2ac6110b6b10;  1 drivers
S_0x2abbaa0 .scope generate, "alu_slices[3]" "alu_slices[3]" 3 39, 3 39 0, S_0x26b20c0;
 .timescale -9 -12;
P_0x2abbcb0 .param/l "i" 0 3 39, +C4<011>;
S_0x2abbd70 .scope module, "alu1_inst" "alu1" 3 40, 4 142 0, S_0x2abbaa0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x2cfe350/d .functor NOT 1, L_0x2d087e0, C4<0>, C4<0>, C4<0>;
L_0x2cfe350 .delay 1 (10000,10000,10000) L_0x2cfe350/d;
L_0x2cfe460/d .functor NOT 1, L_0x2d08940, C4<0>, C4<0>, C4<0>;
L_0x2cfe460 .delay 1 (10000,10000,10000) L_0x2cfe460/d;
L_0x2cff4b0/d .functor XOR 1, L_0x2d087e0, L_0x2d08940, C4<0>, C4<0>;
L_0x2cff4b0 .delay 1 (30000,30000,30000) L_0x2cff4b0/d;
L_0x2ac6110b6b58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b6ba0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2cff570/d .functor OR 1, L_0x2ac6110b6b58, L_0x2ac6110b6ba0, C4<0>, C4<0>;
L_0x2cff570 .delay 1 (30000,30000,30000) L_0x2cff570/d;
L_0x2ac6110b6be8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b6c30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2cffd10/d .functor OR 1, L_0x2ac6110b6be8, L_0x2ac6110b6c30, C4<0>, C4<0>;
L_0x2cffd10 .delay 1 (30000,30000,30000) L_0x2cffd10/d;
L_0x2cfff10/d .functor AND 1, L_0x2d087e0, L_0x2d08940, C4<1>, C4<1>;
L_0x2cfff10 .delay 1 (30000,30000,30000) L_0x2cfff10/d;
L_0x2ac6110b6c78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b6cc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2cfffd0/d .functor OR 1, L_0x2ac6110b6c78, L_0x2ac6110b6cc0, C4<0>, C4<0>;
L_0x2cfffd0 .delay 1 (30000,30000,30000) L_0x2cfffd0/d;
L_0x2d001d0/d .functor NAND 1, L_0x2d087e0, L_0x2d08940, C4<1>, C4<1>;
L_0x2d001d0 .delay 1 (20000,20000,20000) L_0x2d001d0/d;
L_0x2ac6110b6d08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b6d50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d002e0/d .functor OR 1, L_0x2ac6110b6d08, L_0x2ac6110b6d50, C4<0>, C4<0>;
L_0x2d002e0 .delay 1 (30000,30000,30000) L_0x2d002e0/d;
L_0x2d00490/d .functor NOR 1, L_0x2d087e0, L_0x2d08940, C4<0>, C4<0>;
L_0x2d00490 .delay 1 (20000,20000,20000) L_0x2d00490/d;
L_0x2ac6110b6d98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b6de0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2cfe910/d .functor OR 1, L_0x2ac6110b6d98, L_0x2ac6110b6de0, C4<0>, C4<0>;
L_0x2cfe910 .delay 1 (30000,30000,30000) L_0x2cfe910/d;
L_0x2d00af0/d .functor OR 1, L_0x2d087e0, L_0x2d08940, C4<0>, C4<0>;
L_0x2d00af0 .delay 1 (30000,30000,30000) L_0x2d00af0/d;
L_0x2ac6110b6e28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b6e70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d00fe0/d .functor OR 1, L_0x2ac6110b6e28, L_0x2ac6110b6e70, C4<0>, C4<0>;
L_0x2d00fe0 .delay 1 (30000,30000,30000) L_0x2d00fe0/d;
L_0x2d086e0/d .functor NOT 1, L_0x2d04940, C4<0>, C4<0>, C4<0>;
L_0x2d086e0 .delay 1 (10000,10000,10000) L_0x2d086e0/d;
v0x2aca5a0_0 .net "A", 0 0, L_0x2d087e0;  1 drivers
v0x2aca660_0 .net "A_", 0 0, L_0x2cfe350;  1 drivers
v0x2aca720_0 .net "B", 0 0, L_0x2d08940;  1 drivers
v0x2aca7f0_0 .net "B_", 0 0, L_0x2cfe460;  1 drivers
v0x2aca890_0 .net *"_s11", 0 0, L_0x2cff570;  1 drivers
v0x2aca980_0 .net/2s *"_s13", 0 0, L_0x2ac6110b6b58;  1 drivers
v0x2acaa40_0 .net/2s *"_s15", 0 0, L_0x2ac6110b6ba0;  1 drivers
v0x2acab20_0 .net *"_s19", 0 0, L_0x2cffd10;  1 drivers
v0x2acac00_0 .net/2s *"_s21", 0 0, L_0x2ac6110b6be8;  1 drivers
v0x2acad70_0 .net/2s *"_s23", 0 0, L_0x2ac6110b6c30;  1 drivers
v0x2acae50_0 .net *"_s25", 0 0, L_0x2cfff10;  1 drivers
v0x2acaf30_0 .net *"_s28", 0 0, L_0x2cfffd0;  1 drivers
v0x2acb010_0 .net/2s *"_s30", 0 0, L_0x2ac6110b6c78;  1 drivers
v0x2acb0f0_0 .net/2s *"_s32", 0 0, L_0x2ac6110b6cc0;  1 drivers
v0x2acb1d0_0 .net *"_s34", 0 0, L_0x2d001d0;  1 drivers
v0x2acb2b0_0 .net *"_s37", 0 0, L_0x2d002e0;  1 drivers
v0x2acb390_0 .net/2s *"_s39", 0 0, L_0x2ac6110b6d08;  1 drivers
v0x2acb540_0 .net/2s *"_s41", 0 0, L_0x2ac6110b6d50;  1 drivers
v0x2acb5e0_0 .net *"_s43", 0 0, L_0x2d00490;  1 drivers
v0x2acb6c0_0 .net *"_s46", 0 0, L_0x2cfe910;  1 drivers
v0x2acb7a0_0 .net/2s *"_s48", 0 0, L_0x2ac6110b6d98;  1 drivers
v0x2acb880_0 .net/2s *"_s50", 0 0, L_0x2ac6110b6de0;  1 drivers
v0x2acb960_0 .net *"_s52", 0 0, L_0x2d00af0;  1 drivers
v0x2acba40_0 .net *"_s56", 0 0, L_0x2d00fe0;  1 drivers
v0x2acbb20_0 .net/2s *"_s59", 0 0, L_0x2ac6110b6e28;  1 drivers
v0x2acbc00_0 .net/2s *"_s61", 0 0, L_0x2ac6110b6e70;  1 drivers
v0x2acbce0_0 .net *"_s8", 0 0, L_0x2cff4b0;  1 drivers
v0x2acbdc0_0 .net "carryin", 0 0, L_0x2d089e0;  1 drivers
v0x2acbe60_0 .net "carryout", 0 0, L_0x2d08380;  1 drivers
v0x2acbf00_0 .net "carryouts", 7 0, L_0x2d00c70;  1 drivers
v0x2acc010_0 .net "command", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
v0x2acc0d0_0 .net "result", 0 0, L_0x2d04940;  1 drivers
v0x2acc1c0_0 .net "results", 7 0, L_0x2d008c0;  1 drivers
v0x2acb4a0_0 .net "zero", 0 0, L_0x2d086e0;  1 drivers
LS_0x2d008c0_0_0 .concat8 [ 1 1 1 1], L_0x2cfe980, L_0x2cfefb0, L_0x2cff4b0, L_0x2cffd10;
LS_0x2d008c0_0_4 .concat8 [ 1 1 1 1], L_0x2cfff10, L_0x2d001d0, L_0x2d00490, L_0x2d00af0;
L_0x2d008c0 .concat8 [ 4 4 0 0], LS_0x2d008c0_0_0, LS_0x2d008c0_0_4;
LS_0x2d00c70_0_0 .concat8 [ 1 1 1 1], L_0x2cfec30, L_0x2cff350, L_0x2cff570, L_0x2cffb60;
LS_0x2d00c70_0_4 .concat8 [ 1 1 1 1], L_0x2cfffd0, L_0x2d002e0, L_0x2cfe910, L_0x2d00fe0;
L_0x2d00c70 .concat8 [ 4 4 0 0], LS_0x2d00c70_0_0, LS_0x2d00c70_0_4;
S_0x2abbff0 .scope module, "adder" "fullAdder" 4 157, 4 85 0, S_0x2abbd70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x2cfec30/d .functor OR 1, L_0x2cfe710, L_0x2cfead0, C4<0>, C4<0>;
L_0x2cfec30 .delay 1 (30000,30000,30000) L_0x2cfec30/d;
v0x2abce20_0 .net "a", 0 0, L_0x2d087e0;  alias, 1 drivers
v0x2abcee0_0 .net "b", 0 0, L_0x2d08940;  alias, 1 drivers
v0x2abcfb0_0 .net "c1", 0 0, L_0x2cfe710;  1 drivers
v0x2abd0b0_0 .net "c2", 0 0, L_0x2cfead0;  1 drivers
v0x2abd180_0 .net "carryin", 0 0, L_0x2d089e0;  alias, 1 drivers
v0x2abd270_0 .net "carryout", 0 0, L_0x2cfec30;  1 drivers
v0x2abd310_0 .net "s1", 0 0, L_0x2cfe650;  1 drivers
v0x2abd400_0 .net "sum", 0 0, L_0x2cfe980;  1 drivers
S_0x2abc260 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x2abbff0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2cfe650/d .functor XOR 1, L_0x2d087e0, L_0x2d08940, C4<0>, C4<0>;
L_0x2cfe650 .delay 1 (30000,30000,30000) L_0x2cfe650/d;
L_0x2cfe710/d .functor AND 1, L_0x2d087e0, L_0x2d08940, C4<1>, C4<1>;
L_0x2cfe710 .delay 1 (30000,30000,30000) L_0x2cfe710/d;
v0x2abc4c0_0 .net "a", 0 0, L_0x2d087e0;  alias, 1 drivers
v0x2abc5a0_0 .net "b", 0 0, L_0x2d08940;  alias, 1 drivers
v0x2abc660_0 .net "carryout", 0 0, L_0x2cfe710;  alias, 1 drivers
v0x2abc700_0 .net "sum", 0 0, L_0x2cfe650;  alias, 1 drivers
S_0x2abc840 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x2abbff0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2cfe980/d .functor XOR 1, L_0x2cfe650, L_0x2d089e0, C4<0>, C4<0>;
L_0x2cfe980 .delay 1 (30000,30000,30000) L_0x2cfe980/d;
L_0x2cfead0/d .functor AND 1, L_0x2cfe650, L_0x2d089e0, C4<1>, C4<1>;
L_0x2cfead0 .delay 1 (30000,30000,30000) L_0x2cfead0/d;
v0x2abcaa0_0 .net "a", 0 0, L_0x2cfe650;  alias, 1 drivers
v0x2abcb40_0 .net "b", 0 0, L_0x2d089e0;  alias, 1 drivers
v0x2abcbe0_0 .net "carryout", 0 0, L_0x2cfead0;  alias, 1 drivers
v0x2abccb0_0 .net "sum", 0 0, L_0x2cfe980;  alias, 1 drivers
S_0x2abd4d0 .scope module, "cMux" "unaryMultiplexor" 4 176, 4 69 0, S_0x2abbd70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x2ac28c0_0 .net "ands", 7 0, L_0x2d06380;  1 drivers
v0x2ac29d0_0 .net "in", 7 0, L_0x2d00c70;  alias, 1 drivers
v0x2ac2a90_0 .net "out", 0 0, L_0x2d08380;  alias, 1 drivers
v0x2ac2b60_0 .net "sel", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
S_0x2abd6f0 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x2abd4d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x2abfe20_0 .net "A", 7 0, L_0x2d00c70;  alias, 1 drivers
v0x2abff20_0 .net "B", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
v0x2abffe0_0 .net *"_s0", 0 0, L_0x2d04ca0;  1 drivers
v0x2ac00a0_0 .net *"_s12", 0 0, L_0x2d05610;  1 drivers
v0x2ac0180_0 .net *"_s16", 0 0, L_0x2d05970;  1 drivers
v0x2ac02b0_0 .net *"_s20", 0 0, L_0x2d05d40;  1 drivers
v0x2ac0390_0 .net *"_s24", 0 0, L_0x2d06070;  1 drivers
v0x2ac0470_0 .net *"_s28", 0 0, L_0x2d06000;  1 drivers
v0x2ac0550_0 .net *"_s4", 0 0, L_0x2d04ff0;  1 drivers
v0x2ac06c0_0 .net *"_s8", 0 0, L_0x2d05300;  1 drivers
v0x2ac07a0_0 .net "out", 7 0, L_0x2d06380;  alias, 1 drivers
L_0x2d04d60 .part L_0x2d00c70, 0, 1;
L_0x2d04f50 .part v0x2cdd2e0_0, 0, 1;
L_0x2d050b0 .part L_0x2d00c70, 1, 1;
L_0x2d05210 .part v0x2cdd2e0_0, 1, 1;
L_0x2d053c0 .part L_0x2d00c70, 2, 1;
L_0x2d05520 .part v0x2cdd2e0_0, 2, 1;
L_0x2d056d0 .part L_0x2d00c70, 3, 1;
L_0x2d05830 .part v0x2cdd2e0_0, 3, 1;
L_0x2d05a30 .part L_0x2d00c70, 4, 1;
L_0x2d05ca0 .part v0x2cdd2e0_0, 4, 1;
L_0x2d05db0 .part L_0x2d00c70, 5, 1;
L_0x2d05f10 .part v0x2cdd2e0_0, 5, 1;
L_0x2d06130 .part L_0x2d00c70, 6, 1;
L_0x2d06290 .part v0x2cdd2e0_0, 6, 1;
LS_0x2d06380_0_0 .concat8 [ 1 1 1 1], L_0x2d04ca0, L_0x2d04ff0, L_0x2d05300, L_0x2d05610;
LS_0x2d06380_0_4 .concat8 [ 1 1 1 1], L_0x2d05970, L_0x2d05d40, L_0x2d06070, L_0x2d06000;
L_0x2d06380 .concat8 [ 4 4 0 0], LS_0x2d06380_0_0, LS_0x2d06380_0_4;
L_0x2d06740 .part L_0x2d00c70, 7, 1;
L_0x2d06930 .part v0x2cdd2e0_0, 7, 1;
S_0x2abd950 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x2abd6f0;
 .timescale -9 -12;
P_0x2abdb60 .param/l "i" 0 4 54, +C4<00>;
L_0x2d04ca0/d .functor AND 1, L_0x2d04d60, L_0x2d04f50, C4<1>, C4<1>;
L_0x2d04ca0 .delay 1 (30000,30000,30000) L_0x2d04ca0/d;
v0x2abdc40_0 .net *"_s0", 0 0, L_0x2d04d60;  1 drivers
v0x2abdd20_0 .net *"_s1", 0 0, L_0x2d04f50;  1 drivers
S_0x2abde00 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x2abd6f0;
 .timescale -9 -12;
P_0x2abe010 .param/l "i" 0 4 54, +C4<01>;
L_0x2d04ff0/d .functor AND 1, L_0x2d050b0, L_0x2d05210, C4<1>, C4<1>;
L_0x2d04ff0 .delay 1 (30000,30000,30000) L_0x2d04ff0/d;
v0x2abe0d0_0 .net *"_s0", 0 0, L_0x2d050b0;  1 drivers
v0x2abe1b0_0 .net *"_s1", 0 0, L_0x2d05210;  1 drivers
S_0x2abe290 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x2abd6f0;
 .timescale -9 -12;
P_0x2abe4a0 .param/l "i" 0 4 54, +C4<010>;
L_0x2d05300/d .functor AND 1, L_0x2d053c0, L_0x2d05520, C4<1>, C4<1>;
L_0x2d05300 .delay 1 (30000,30000,30000) L_0x2d05300/d;
v0x2abe540_0 .net *"_s0", 0 0, L_0x2d053c0;  1 drivers
v0x2abe620_0 .net *"_s1", 0 0, L_0x2d05520;  1 drivers
S_0x2abe700 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x2abd6f0;
 .timescale -9 -12;
P_0x2abe910 .param/l "i" 0 4 54, +C4<011>;
L_0x2d05610/d .functor AND 1, L_0x2d056d0, L_0x2d05830, C4<1>, C4<1>;
L_0x2d05610 .delay 1 (30000,30000,30000) L_0x2d05610/d;
v0x2abe9d0_0 .net *"_s0", 0 0, L_0x2d056d0;  1 drivers
v0x2abeab0_0 .net *"_s1", 0 0, L_0x2d05830;  1 drivers
S_0x2abeb90 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x2abd6f0;
 .timescale -9 -12;
P_0x2abedf0 .param/l "i" 0 4 54, +C4<0100>;
L_0x2d05970/d .functor AND 1, L_0x2d05a30, L_0x2d05ca0, C4<1>, C4<1>;
L_0x2d05970 .delay 1 (30000,30000,30000) L_0x2d05970/d;
v0x2abeeb0_0 .net *"_s0", 0 0, L_0x2d05a30;  1 drivers
v0x2abef90_0 .net *"_s1", 0 0, L_0x2d05ca0;  1 drivers
S_0x2abf070 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x2abd6f0;
 .timescale -9 -12;
P_0x2abf280 .param/l "i" 0 4 54, +C4<0101>;
L_0x2d05d40/d .functor AND 1, L_0x2d05db0, L_0x2d05f10, C4<1>, C4<1>;
L_0x2d05d40 .delay 1 (30000,30000,30000) L_0x2d05d40/d;
v0x2abf340_0 .net *"_s0", 0 0, L_0x2d05db0;  1 drivers
v0x2abf420_0 .net *"_s1", 0 0, L_0x2d05f10;  1 drivers
S_0x2abf500 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x2abd6f0;
 .timescale -9 -12;
P_0x2abf710 .param/l "i" 0 4 54, +C4<0110>;
L_0x2d06070/d .functor AND 1, L_0x2d06130, L_0x2d06290, C4<1>, C4<1>;
L_0x2d06070 .delay 1 (30000,30000,30000) L_0x2d06070/d;
v0x2abf7d0_0 .net *"_s0", 0 0, L_0x2d06130;  1 drivers
v0x2abf8b0_0 .net *"_s1", 0 0, L_0x2d06290;  1 drivers
S_0x2abf990 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x2abd6f0;
 .timescale -9 -12;
P_0x2abfba0 .param/l "i" 0 4 54, +C4<0111>;
L_0x2d06000/d .functor AND 1, L_0x2d06740, L_0x2d06930, C4<1>, C4<1>;
L_0x2d06000 .delay 1 (30000,30000,30000) L_0x2d06000/d;
v0x2abfc60_0 .net *"_s0", 0 0, L_0x2d06740;  1 drivers
v0x2abfd40_0 .net *"_s1", 0 0, L_0x2d06930;  1 drivers
S_0x2ac0900 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x2abd4d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x2d08380/d .functor OR 1, L_0x2d08440, L_0x2d085f0, C4<0>, C4<0>;
L_0x2d08380 .delay 1 (30000,30000,30000) L_0x2d08380/d;
v0x2ac2450_0 .net *"_s10", 0 0, L_0x2d08440;  1 drivers
v0x2ac2530_0 .net *"_s12", 0 0, L_0x2d085f0;  1 drivers
v0x2ac2610_0 .net "in", 7 0, L_0x2d06380;  alias, 1 drivers
v0x2ac26e0_0 .net "ors", 1 0, L_0x2d081a0;  1 drivers
v0x2ac27a0_0 .net "out", 0 0, L_0x2d08380;  alias, 1 drivers
L_0x2d07570 .part L_0x2d06380, 0, 4;
L_0x2d081a0 .concat8 [ 1 1 0 0], L_0x2d07260, L_0x2d07e90;
L_0x2d082e0 .part L_0x2d06380, 4, 4;
L_0x2d08440 .part L_0x2d081a0, 0, 1;
L_0x2d085f0 .part L_0x2d081a0, 1, 1;
S_0x2ac0ac0 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x2ac0900;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2d06a20/d .functor OR 1, L_0x2d06ae0, L_0x2d06c40, C4<0>, C4<0>;
L_0x2d06a20 .delay 1 (30000,30000,30000) L_0x2d06a20/d;
L_0x2d06e70/d .functor OR 1, L_0x2d06f80, L_0x2d070e0, C4<0>, C4<0>;
L_0x2d06e70 .delay 1 (30000,30000,30000) L_0x2d06e70/d;
L_0x2d07260/d .functor OR 1, L_0x2d072d0, L_0x2d07480, C4<0>, C4<0>;
L_0x2d07260 .delay 1 (30000,30000,30000) L_0x2d07260/d;
v0x2ac0d10_0 .net *"_s0", 0 0, L_0x2d06a20;  1 drivers
v0x2ac0e10_0 .net *"_s10", 0 0, L_0x2d06f80;  1 drivers
v0x2ac0ef0_0 .net *"_s12", 0 0, L_0x2d070e0;  1 drivers
v0x2ac0fb0_0 .net *"_s14", 0 0, L_0x2d072d0;  1 drivers
v0x2ac1090_0 .net *"_s16", 0 0, L_0x2d07480;  1 drivers
v0x2ac11c0_0 .net *"_s3", 0 0, L_0x2d06ae0;  1 drivers
v0x2ac12a0_0 .net *"_s5", 0 0, L_0x2d06c40;  1 drivers
v0x2ac1380_0 .net *"_s6", 0 0, L_0x2d06e70;  1 drivers
v0x2ac1460_0 .net "in", 3 0, L_0x2d07570;  1 drivers
v0x2ac15d0_0 .net "ors", 1 0, L_0x2d06d80;  1 drivers
v0x2ac16b0_0 .net "out", 0 0, L_0x2d07260;  1 drivers
L_0x2d06ae0 .part L_0x2d07570, 0, 1;
L_0x2d06c40 .part L_0x2d07570, 1, 1;
L_0x2d06d80 .concat8 [ 1 1 0 0], L_0x2d06a20, L_0x2d06e70;
L_0x2d06f80 .part L_0x2d07570, 2, 1;
L_0x2d070e0 .part L_0x2d07570, 3, 1;
L_0x2d072d0 .part L_0x2d06d80, 0, 1;
L_0x2d07480 .part L_0x2d06d80, 1, 1;
S_0x2ac17d0 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x2ac0900;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2d076a0/d .functor OR 1, L_0x2d07710, L_0x2d07870, C4<0>, C4<0>;
L_0x2d076a0 .delay 1 (30000,30000,30000) L_0x2d076a0/d;
L_0x2d07aa0/d .functor OR 1, L_0x2d07bb0, L_0x2d07d10, C4<0>, C4<0>;
L_0x2d07aa0 .delay 1 (30000,30000,30000) L_0x2d07aa0/d;
L_0x2d07e90/d .functor OR 1, L_0x2d07f00, L_0x2d080b0, C4<0>, C4<0>;
L_0x2d07e90 .delay 1 (30000,30000,30000) L_0x2d07e90/d;
v0x2ac1990_0 .net *"_s0", 0 0, L_0x2d076a0;  1 drivers
v0x2ac1a90_0 .net *"_s10", 0 0, L_0x2d07bb0;  1 drivers
v0x2ac1b70_0 .net *"_s12", 0 0, L_0x2d07d10;  1 drivers
v0x2ac1c30_0 .net *"_s14", 0 0, L_0x2d07f00;  1 drivers
v0x2ac1d10_0 .net *"_s16", 0 0, L_0x2d080b0;  1 drivers
v0x2ac1e40_0 .net *"_s3", 0 0, L_0x2d07710;  1 drivers
v0x2ac1f20_0 .net *"_s5", 0 0, L_0x2d07870;  1 drivers
v0x2ac2000_0 .net *"_s6", 0 0, L_0x2d07aa0;  1 drivers
v0x2ac20e0_0 .net "in", 3 0, L_0x2d082e0;  1 drivers
v0x2ac2250_0 .net "ors", 1 0, L_0x2d079b0;  1 drivers
v0x2ac2330_0 .net "out", 0 0, L_0x2d07e90;  1 drivers
L_0x2d07710 .part L_0x2d082e0, 0, 1;
L_0x2d07870 .part L_0x2d082e0, 1, 1;
L_0x2d079b0 .concat8 [ 1 1 0 0], L_0x2d076a0, L_0x2d07aa0;
L_0x2d07bb0 .part L_0x2d082e0, 2, 1;
L_0x2d07d10 .part L_0x2d082e0, 3, 1;
L_0x2d07f00 .part L_0x2d079b0, 0, 1;
L_0x2d080b0 .part L_0x2d079b0, 1, 1;
S_0x2ac2e10 .scope module, "resMux" "unaryMultiplexor" 4 175, 4 69 0, S_0x2abbd70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x2ac8170_0 .net "ands", 7 0, L_0x2d02940;  1 drivers
v0x2ac8280_0 .net "in", 7 0, L_0x2d008c0;  alias, 1 drivers
v0x2ac8340_0 .net "out", 0 0, L_0x2d04940;  alias, 1 drivers
v0x2ac8410_0 .net "sel", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
S_0x2ac2f90 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x2ac2e10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x2ac56d0_0 .net "A", 7 0, L_0x2d008c0;  alias, 1 drivers
v0x2ac57d0_0 .net "B", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
v0x2ac5890_0 .net *"_s0", 0 0, L_0x2d01190;  1 drivers
v0x2ac5950_0 .net *"_s12", 0 0, L_0x2d01b50;  1 drivers
v0x2ac5a30_0 .net *"_s16", 0 0, L_0x2d01eb0;  1 drivers
v0x2ac5b60_0 .net *"_s20", 0 0, L_0x2d02280;  1 drivers
v0x2ac5c40_0 .net *"_s24", 0 0, L_0x2d025b0;  1 drivers
v0x2ac5d20_0 .net *"_s28", 0 0, L_0x2d02540;  1 drivers
v0x2ac5e00_0 .net *"_s4", 0 0, L_0x2d01530;  1 drivers
v0x2ac5f70_0 .net *"_s8", 0 0, L_0x2d01840;  1 drivers
v0x2ac6050_0 .net "out", 7 0, L_0x2d02940;  alias, 1 drivers
L_0x2d012a0 .part L_0x2d008c0, 0, 1;
L_0x2d01490 .part v0x2cdd2e0_0, 0, 1;
L_0x2d015f0 .part L_0x2d008c0, 1, 1;
L_0x2d01750 .part v0x2cdd2e0_0, 1, 1;
L_0x2d01900 .part L_0x2d008c0, 2, 1;
L_0x2d01a60 .part v0x2cdd2e0_0, 2, 1;
L_0x2d01c10 .part L_0x2d008c0, 3, 1;
L_0x2d01d70 .part v0x2cdd2e0_0, 3, 1;
L_0x2d01f70 .part L_0x2d008c0, 4, 1;
L_0x2d021e0 .part v0x2cdd2e0_0, 4, 1;
L_0x2d022f0 .part L_0x2d008c0, 5, 1;
L_0x2d02450 .part v0x2cdd2e0_0, 5, 1;
L_0x2d02670 .part L_0x2d008c0, 6, 1;
L_0x2d027d0 .part v0x2cdd2e0_0, 6, 1;
LS_0x2d02940_0_0 .concat8 [ 1 1 1 1], L_0x2d01190, L_0x2d01530, L_0x2d01840, L_0x2d01b50;
LS_0x2d02940_0_4 .concat8 [ 1 1 1 1], L_0x2d01eb0, L_0x2d02280, L_0x2d025b0, L_0x2d02540;
L_0x2d02940 .concat8 [ 4 4 0 0], LS_0x2d02940_0_0, LS_0x2d02940_0_4;
L_0x2d02d00 .part L_0x2d008c0, 7, 1;
L_0x2d02ef0 .part v0x2cdd2e0_0, 7, 1;
S_0x2ac31d0 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x2ac2f90;
 .timescale -9 -12;
P_0x2ac33e0 .param/l "i" 0 4 54, +C4<00>;
L_0x2d01190/d .functor AND 1, L_0x2d012a0, L_0x2d01490, C4<1>, C4<1>;
L_0x2d01190 .delay 1 (30000,30000,30000) L_0x2d01190/d;
v0x2ac34c0_0 .net *"_s0", 0 0, L_0x2d012a0;  1 drivers
v0x2ac35a0_0 .net *"_s1", 0 0, L_0x2d01490;  1 drivers
S_0x2ac3680 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x2ac2f90;
 .timescale -9 -12;
P_0x2ac3890 .param/l "i" 0 4 54, +C4<01>;
L_0x2d01530/d .functor AND 1, L_0x2d015f0, L_0x2d01750, C4<1>, C4<1>;
L_0x2d01530 .delay 1 (30000,30000,30000) L_0x2d01530/d;
v0x2ac3950_0 .net *"_s0", 0 0, L_0x2d015f0;  1 drivers
v0x2ac3a30_0 .net *"_s1", 0 0, L_0x2d01750;  1 drivers
S_0x2ac3b10 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x2ac2f90;
 .timescale -9 -12;
P_0x2ac3d50 .param/l "i" 0 4 54, +C4<010>;
L_0x2d01840/d .functor AND 1, L_0x2d01900, L_0x2d01a60, C4<1>, C4<1>;
L_0x2d01840 .delay 1 (30000,30000,30000) L_0x2d01840/d;
v0x2ac3df0_0 .net *"_s0", 0 0, L_0x2d01900;  1 drivers
v0x2ac3ed0_0 .net *"_s1", 0 0, L_0x2d01a60;  1 drivers
S_0x2ac3fb0 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x2ac2f90;
 .timescale -9 -12;
P_0x2ac41c0 .param/l "i" 0 4 54, +C4<011>;
L_0x2d01b50/d .functor AND 1, L_0x2d01c10, L_0x2d01d70, C4<1>, C4<1>;
L_0x2d01b50 .delay 1 (30000,30000,30000) L_0x2d01b50/d;
v0x2ac4280_0 .net *"_s0", 0 0, L_0x2d01c10;  1 drivers
v0x2ac4360_0 .net *"_s1", 0 0, L_0x2d01d70;  1 drivers
S_0x2ac4440 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x2ac2f90;
 .timescale -9 -12;
P_0x2ac46a0 .param/l "i" 0 4 54, +C4<0100>;
L_0x2d01eb0/d .functor AND 1, L_0x2d01f70, L_0x2d021e0, C4<1>, C4<1>;
L_0x2d01eb0 .delay 1 (30000,30000,30000) L_0x2d01eb0/d;
v0x2ac4760_0 .net *"_s0", 0 0, L_0x2d01f70;  1 drivers
v0x2ac4840_0 .net *"_s1", 0 0, L_0x2d021e0;  1 drivers
S_0x2ac4920 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x2ac2f90;
 .timescale -9 -12;
P_0x2ac4b30 .param/l "i" 0 4 54, +C4<0101>;
L_0x2d02280/d .functor AND 1, L_0x2d022f0, L_0x2d02450, C4<1>, C4<1>;
L_0x2d02280 .delay 1 (30000,30000,30000) L_0x2d02280/d;
v0x2ac4bf0_0 .net *"_s0", 0 0, L_0x2d022f0;  1 drivers
v0x2ac4cd0_0 .net *"_s1", 0 0, L_0x2d02450;  1 drivers
S_0x2ac4db0 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x2ac2f90;
 .timescale -9 -12;
P_0x2ac4fc0 .param/l "i" 0 4 54, +C4<0110>;
L_0x2d025b0/d .functor AND 1, L_0x2d02670, L_0x2d027d0, C4<1>, C4<1>;
L_0x2d025b0 .delay 1 (30000,30000,30000) L_0x2d025b0/d;
v0x2ac5080_0 .net *"_s0", 0 0, L_0x2d02670;  1 drivers
v0x2ac5160_0 .net *"_s1", 0 0, L_0x2d027d0;  1 drivers
S_0x2ac5240 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x2ac2f90;
 .timescale -9 -12;
P_0x2ac5450 .param/l "i" 0 4 54, +C4<0111>;
L_0x2d02540/d .functor AND 1, L_0x2d02d00, L_0x2d02ef0, C4<1>, C4<1>;
L_0x2d02540 .delay 1 (30000,30000,30000) L_0x2d02540/d;
v0x2ac5510_0 .net *"_s0", 0 0, L_0x2d02d00;  1 drivers
v0x2ac55f0_0 .net *"_s1", 0 0, L_0x2d02ef0;  1 drivers
S_0x2ac61b0 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x2ac2e10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x2d04940/d .functor OR 1, L_0x2d04a00, L_0x2d04bb0, C4<0>, C4<0>;
L_0x2d04940 .delay 1 (30000,30000,30000) L_0x2d04940/d;
v0x2ac7d00_0 .net *"_s10", 0 0, L_0x2d04a00;  1 drivers
v0x2ac7de0_0 .net *"_s12", 0 0, L_0x2d04bb0;  1 drivers
v0x2ac7ec0_0 .net "in", 7 0, L_0x2d02940;  alias, 1 drivers
v0x2ac7f90_0 .net "ors", 1 0, L_0x2d04760;  1 drivers
v0x2ac8050_0 .net "out", 0 0, L_0x2d04940;  alias, 1 drivers
L_0x2d03b30 .part L_0x2d02940, 0, 4;
L_0x2d04760 .concat8 [ 1 1 0 0], L_0x2d03820, L_0x2d04450;
L_0x2d048a0 .part L_0x2d02940, 4, 4;
L_0x2d04a00 .part L_0x2d04760, 0, 1;
L_0x2d04bb0 .part L_0x2d04760, 1, 1;
S_0x2ac6370 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x2ac61b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2d02fe0/d .functor OR 1, L_0x2d030a0, L_0x2d03200, C4<0>, C4<0>;
L_0x2d02fe0 .delay 1 (30000,30000,30000) L_0x2d02fe0/d;
L_0x2d03430/d .functor OR 1, L_0x2d03540, L_0x2d036a0, C4<0>, C4<0>;
L_0x2d03430 .delay 1 (30000,30000,30000) L_0x2d03430/d;
L_0x2d03820/d .functor OR 1, L_0x2d03890, L_0x2d03a40, C4<0>, C4<0>;
L_0x2d03820 .delay 1 (30000,30000,30000) L_0x2d03820/d;
v0x2ac65c0_0 .net *"_s0", 0 0, L_0x2d02fe0;  1 drivers
v0x2ac66c0_0 .net *"_s10", 0 0, L_0x2d03540;  1 drivers
v0x2ac67a0_0 .net *"_s12", 0 0, L_0x2d036a0;  1 drivers
v0x2ac6860_0 .net *"_s14", 0 0, L_0x2d03890;  1 drivers
v0x2ac6940_0 .net *"_s16", 0 0, L_0x2d03a40;  1 drivers
v0x2ac6a70_0 .net *"_s3", 0 0, L_0x2d030a0;  1 drivers
v0x2ac6b50_0 .net *"_s5", 0 0, L_0x2d03200;  1 drivers
v0x2ac6c30_0 .net *"_s6", 0 0, L_0x2d03430;  1 drivers
v0x2ac6d10_0 .net "in", 3 0, L_0x2d03b30;  1 drivers
v0x2ac6e80_0 .net "ors", 1 0, L_0x2d03340;  1 drivers
v0x2ac6f60_0 .net "out", 0 0, L_0x2d03820;  1 drivers
L_0x2d030a0 .part L_0x2d03b30, 0, 1;
L_0x2d03200 .part L_0x2d03b30, 1, 1;
L_0x2d03340 .concat8 [ 1 1 0 0], L_0x2d02fe0, L_0x2d03430;
L_0x2d03540 .part L_0x2d03b30, 2, 1;
L_0x2d036a0 .part L_0x2d03b30, 3, 1;
L_0x2d03890 .part L_0x2d03340, 0, 1;
L_0x2d03a40 .part L_0x2d03340, 1, 1;
S_0x2ac7080 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x2ac61b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2d03c60/d .functor OR 1, L_0x2d03cd0, L_0x2d03e30, C4<0>, C4<0>;
L_0x2d03c60 .delay 1 (30000,30000,30000) L_0x2d03c60/d;
L_0x2d04060/d .functor OR 1, L_0x2d04170, L_0x2d042d0, C4<0>, C4<0>;
L_0x2d04060 .delay 1 (30000,30000,30000) L_0x2d04060/d;
L_0x2d04450/d .functor OR 1, L_0x2d044c0, L_0x2d04670, C4<0>, C4<0>;
L_0x2d04450 .delay 1 (30000,30000,30000) L_0x2d04450/d;
v0x2ac7240_0 .net *"_s0", 0 0, L_0x2d03c60;  1 drivers
v0x2ac7340_0 .net *"_s10", 0 0, L_0x2d04170;  1 drivers
v0x2ac7420_0 .net *"_s12", 0 0, L_0x2d042d0;  1 drivers
v0x2ac74e0_0 .net *"_s14", 0 0, L_0x2d044c0;  1 drivers
v0x2ac75c0_0 .net *"_s16", 0 0, L_0x2d04670;  1 drivers
v0x2ac76f0_0 .net *"_s3", 0 0, L_0x2d03cd0;  1 drivers
v0x2ac77d0_0 .net *"_s5", 0 0, L_0x2d03e30;  1 drivers
v0x2ac78b0_0 .net *"_s6", 0 0, L_0x2d04060;  1 drivers
v0x2ac7990_0 .net "in", 3 0, L_0x2d048a0;  1 drivers
v0x2ac7b00_0 .net "ors", 1 0, L_0x2d03f70;  1 drivers
v0x2ac7be0_0 .net "out", 0 0, L_0x2d04450;  1 drivers
L_0x2d03cd0 .part L_0x2d048a0, 0, 1;
L_0x2d03e30 .part L_0x2d048a0, 1, 1;
L_0x2d03f70 .concat8 [ 1 1 0 0], L_0x2d03c60, L_0x2d04060;
L_0x2d04170 .part L_0x2d048a0, 2, 1;
L_0x2d042d0 .part L_0x2d048a0, 3, 1;
L_0x2d044c0 .part L_0x2d03f70, 0, 1;
L_0x2d04670 .part L_0x2d03f70, 1, 1;
S_0x2ac84f0 .scope module, "sltGate" "slt" 4 164, 4 101 0, S_0x2abbd70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x2cff770/d .functor XNOR 1, L_0x2d087e0, L_0x2d08940, C4<0>, C4<0>;
L_0x2cff770 .delay 1 (20000,20000,20000) L_0x2cff770/d;
L_0x2cff8f0/d .functor AND 1, L_0x2d087e0, L_0x2cfe460, C4<1>, C4<1>;
L_0x2cff8f0 .delay 1 (30000,30000,30000) L_0x2cff8f0/d;
L_0x2cffa50/d .functor AND 1, L_0x2cff770, L_0x2d089e0, C4<1>, C4<1>;
L_0x2cffa50 .delay 1 (30000,30000,30000) L_0x2cffa50/d;
L_0x2cffb60/d .functor OR 1, L_0x2cffa50, L_0x2cff8f0, C4<0>, C4<0>;
L_0x2cffb60 .delay 1 (30000,30000,30000) L_0x2cffb60/d;
v0x2ac87a0_0 .net "a", 0 0, L_0x2d087e0;  alias, 1 drivers
v0x2ac8890_0 .net "a_", 0 0, L_0x2cfe350;  alias, 1 drivers
v0x2ac8950_0 .net "b", 0 0, L_0x2d08940;  alias, 1 drivers
v0x2ac8a40_0 .net "b_", 0 0, L_0x2cfe460;  alias, 1 drivers
v0x2ac8ae0_0 .net "carryin", 0 0, L_0x2d089e0;  alias, 1 drivers
v0x2ac8c20_0 .net "eq", 0 0, L_0x2cff770;  1 drivers
v0x2ac8ce0_0 .net "lt", 0 0, L_0x2cff8f0;  1 drivers
v0x2ac8da0_0 .net "out", 0 0, L_0x2cffb60;  1 drivers
v0x2ac8e60_0 .net "w0", 0 0, L_0x2cffa50;  1 drivers
S_0x2ac90b0 .scope module, "sub" "fullAdder" 4 158, 4 85 0, S_0x2abbd70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x2cff350/d .functor OR 1, L_0x2cfee50, L_0x2aca310, C4<0>, C4<0>;
L_0x2cff350 .delay 1 (30000,30000,30000) L_0x2cff350/d;
v0x2ac9ea0_0 .net "a", 0 0, L_0x2d087e0;  alias, 1 drivers
v0x2ac9ff0_0 .net "b", 0 0, L_0x2cfe460;  alias, 1 drivers
v0x2aca0b0_0 .net "c1", 0 0, L_0x2cfee50;  1 drivers
v0x2aca150_0 .net "c2", 0 0, L_0x2aca310;  1 drivers
v0x2aca220_0 .net "carryin", 0 0, L_0x2d089e0;  alias, 1 drivers
v0x2aca3a0_0 .net "carryout", 0 0, L_0x2cff350;  1 drivers
v0x2aca440_0 .net "s1", 0 0, L_0x2cfed90;  1 drivers
v0x2aca4e0_0 .net "sum", 0 0, L_0x2cfefb0;  1 drivers
S_0x2ac9300 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x2ac90b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2cfed90/d .functor XOR 1, L_0x2d087e0, L_0x2cfe460, C4<0>, C4<0>;
L_0x2cfed90 .delay 1 (30000,30000,30000) L_0x2cfed90/d;
L_0x2cfee50/d .functor AND 1, L_0x2d087e0, L_0x2cfe460, C4<1>, C4<1>;
L_0x2cfee50 .delay 1 (30000,30000,30000) L_0x2cfee50/d;
v0x2ac9560_0 .net "a", 0 0, L_0x2d087e0;  alias, 1 drivers
v0x2ac9620_0 .net "b", 0 0, L_0x2cfe460;  alias, 1 drivers
v0x2ac96e0_0 .net "carryout", 0 0, L_0x2cfee50;  alias, 1 drivers
v0x2ac9780_0 .net "sum", 0 0, L_0x2cfed90;  alias, 1 drivers
S_0x2ac98b0 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x2ac90b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2cfefb0/d .functor XOR 1, L_0x2cfed90, L_0x2d089e0, C4<0>, C4<0>;
L_0x2cfefb0 .delay 1 (30000,30000,30000) L_0x2cfefb0/d;
L_0x2aca310/d .functor AND 1, L_0x2cfed90, L_0x2d089e0, C4<1>, C4<1>;
L_0x2aca310 .delay 1 (30000,30000,30000) L_0x2aca310/d;
v0x2ac9b10_0 .net "a", 0 0, L_0x2cfed90;  alias, 1 drivers
v0x2ac9be0_0 .net "b", 0 0, L_0x2d089e0;  alias, 1 drivers
v0x2ac9c80_0 .net "carryout", 0 0, L_0x2aca310;  alias, 1 drivers
v0x2ac9d50_0 .net "sum", 0 0, L_0x2cfefb0;  alias, 1 drivers
S_0x2acc570 .scope generate, "genblk2" "genblk2" 3 49, 3 49 0, S_0x2abbaa0;
 .timescale -9 -12;
L_0x2ac6110b6eb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b6f00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d08880/d .functor OR 1, L_0x2ac6110b6eb8, L_0x2ac6110b6f00, C4<0>, C4<0>;
L_0x2d08880 .delay 1 (30000,30000,30000) L_0x2d08880/d;
v0x2acc760_0 .net/2u *"_s0", 0 0, L_0x2ac6110b6eb8;  1 drivers
v0x2acc840_0 .net/2u *"_s2", 0 0, L_0x2ac6110b6f00;  1 drivers
S_0x2acc920 .scope generate, "alu_slices[4]" "alu_slices[4]" 3 39, 3 39 0, S_0x26b20c0;
 .timescale -9 -12;
P_0x2accb80 .param/l "i" 0 3 39, +C4<0100>;
S_0x2accc40 .scope module, "alu1_inst" "alu1" 3 40, 4 142 0, S_0x2acc920;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x2d08bb0/d .functor NOT 1, L_0x2d131f0, C4<0>, C4<0>, C4<0>;
L_0x2d08bb0 .delay 1 (10000,10000,10000) L_0x2d08bb0/d;
L_0x2d08cc0/d .functor NOT 1, L_0x2d13350, C4<0>, C4<0>, C4<0>;
L_0x2d08cc0 .delay 1 (10000,10000,10000) L_0x2d08cc0/d;
L_0x2d09d10/d .functor XOR 1, L_0x2d131f0, L_0x2d13350, C4<0>, C4<0>;
L_0x2d09d10 .delay 1 (30000,30000,30000) L_0x2d09d10/d;
L_0x2ac6110b6f48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b6f90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d09dd0/d .functor OR 1, L_0x2ac6110b6f48, L_0x2ac6110b6f90, C4<0>, C4<0>;
L_0x2d09dd0 .delay 1 (30000,30000,30000) L_0x2d09dd0/d;
L_0x2ac6110b6fd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b7020 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d0a4d0/d .functor OR 1, L_0x2ac6110b6fd8, L_0x2ac6110b7020, C4<0>, C4<0>;
L_0x2d0a4d0 .delay 1 (30000,30000,30000) L_0x2d0a4d0/d;
L_0x2d0a6d0/d .functor AND 1, L_0x2d131f0, L_0x2d13350, C4<1>, C4<1>;
L_0x2d0a6d0 .delay 1 (30000,30000,30000) L_0x2d0a6d0/d;
L_0x2ac6110b7068 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b70b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d0a790/d .functor OR 1, L_0x2ac6110b7068, L_0x2ac6110b70b0, C4<0>, C4<0>;
L_0x2d0a790 .delay 1 (30000,30000,30000) L_0x2d0a790/d;
L_0x2d0a990/d .functor NAND 1, L_0x2d131f0, L_0x2d13350, C4<1>, C4<1>;
L_0x2d0a990 .delay 1 (20000,20000,20000) L_0x2d0a990/d;
L_0x2ac6110b70f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b7140 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d0aaa0/d .functor OR 1, L_0x2ac6110b70f8, L_0x2ac6110b7140, C4<0>, C4<0>;
L_0x2d0aaa0 .delay 1 (30000,30000,30000) L_0x2d0aaa0/d;
L_0x2d0ac50/d .functor NOR 1, L_0x2d131f0, L_0x2d13350, C4<0>, C4<0>;
L_0x2d0ac50 .delay 1 (20000,20000,20000) L_0x2d0ac50/d;
L_0x2ac6110b7188 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b71d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d0af20/d .functor OR 1, L_0x2ac6110b7188, L_0x2ac6110b71d0, C4<0>, C4<0>;
L_0x2d0af20 .delay 1 (30000,30000,30000) L_0x2d0af20/d;
L_0x2d0b320/d .functor OR 1, L_0x2d131f0, L_0x2d13350, C4<0>, C4<0>;
L_0x2d0b320 .delay 1 (30000,30000,30000) L_0x2d0b320/d;
L_0x2ac6110b7218 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b7260 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d0b7c0/d .functor OR 1, L_0x2ac6110b7218, L_0x2ac6110b7260, C4<0>, C4<0>;
L_0x2d0b7c0 .delay 1 (30000,30000,30000) L_0x2d0b7c0/d;
L_0x2d130f0/d .functor NOT 1, L_0x2d0f350, C4<0>, C4<0>, C4<0>;
L_0x2d130f0 .delay 1 (10000,10000,10000) L_0x2d130f0/d;
v0x2adb240_0 .net "A", 0 0, L_0x2d131f0;  1 drivers
v0x2adb300_0 .net "A_", 0 0, L_0x2d08bb0;  1 drivers
v0x2adb3c0_0 .net "B", 0 0, L_0x2d13350;  1 drivers
v0x2adb490_0 .net "B_", 0 0, L_0x2d08cc0;  1 drivers
v0x2adb530_0 .net *"_s11", 0 0, L_0x2d09dd0;  1 drivers
v0x2adb620_0 .net/2s *"_s13", 0 0, L_0x2ac6110b6f48;  1 drivers
v0x2adb6e0_0 .net/2s *"_s15", 0 0, L_0x2ac6110b6f90;  1 drivers
v0x2adb7c0_0 .net *"_s19", 0 0, L_0x2d0a4d0;  1 drivers
v0x2adb8a0_0 .net/2s *"_s21", 0 0, L_0x2ac6110b6fd8;  1 drivers
v0x2adba10_0 .net/2s *"_s23", 0 0, L_0x2ac6110b7020;  1 drivers
v0x2adbaf0_0 .net *"_s25", 0 0, L_0x2d0a6d0;  1 drivers
v0x2adbbd0_0 .net *"_s28", 0 0, L_0x2d0a790;  1 drivers
v0x2adbcb0_0 .net/2s *"_s30", 0 0, L_0x2ac6110b7068;  1 drivers
v0x2adbd90_0 .net/2s *"_s32", 0 0, L_0x2ac6110b70b0;  1 drivers
v0x2adbe70_0 .net *"_s34", 0 0, L_0x2d0a990;  1 drivers
v0x2adbf50_0 .net *"_s37", 0 0, L_0x2d0aaa0;  1 drivers
v0x2adc030_0 .net/2s *"_s39", 0 0, L_0x2ac6110b70f8;  1 drivers
v0x2adc1e0_0 .net/2s *"_s41", 0 0, L_0x2ac6110b7140;  1 drivers
v0x2adc280_0 .net *"_s43", 0 0, L_0x2d0ac50;  1 drivers
v0x2adc360_0 .net *"_s46", 0 0, L_0x2d0af20;  1 drivers
v0x2adc440_0 .net/2s *"_s48", 0 0, L_0x2ac6110b7188;  1 drivers
v0x2adc520_0 .net/2s *"_s50", 0 0, L_0x2ac6110b71d0;  1 drivers
v0x2adc600_0 .net *"_s52", 0 0, L_0x2d0b320;  1 drivers
v0x2adc6e0_0 .net *"_s56", 0 0, L_0x2d0b7c0;  1 drivers
v0x2adc7c0_0 .net/2s *"_s59", 0 0, L_0x2ac6110b7218;  1 drivers
v0x2adc8a0_0 .net/2s *"_s61", 0 0, L_0x2ac6110b7260;  1 drivers
v0x2adc980_0 .net *"_s8", 0 0, L_0x2d09d10;  1 drivers
v0x2adca60_0 .net "carryin", 0 0, L_0x2d13470;  1 drivers
v0x2adcb00_0 .net "carryout", 0 0, L_0x2d12d90;  1 drivers
v0x2adcba0_0 .net "carryouts", 7 0, L_0x2d0b430;  1 drivers
v0x2adccb0_0 .net "command", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
v0x2adcd70_0 .net "result", 0 0, L_0x2d0f350;  1 drivers
v0x2adce60_0 .net "results", 7 0, L_0x2d0b0f0;  1 drivers
v0x2adc140_0 .net "zero", 0 0, L_0x2d130f0;  1 drivers
LS_0x2d0b0f0_0_0 .concat8 [ 1 1 1 1], L_0x2d091e0, L_0x2d09810, L_0x2d09d10, L_0x2d0a4d0;
LS_0x2d0b0f0_0_4 .concat8 [ 1 1 1 1], L_0x2d0a6d0, L_0x2d0a990, L_0x2d0ac50, L_0x2d0b320;
L_0x2d0b0f0 .concat8 [ 4 4 0 0], LS_0x2d0b0f0_0_0, LS_0x2d0b0f0_0_4;
LS_0x2d0b430_0_0 .concat8 [ 1 1 1 1], L_0x2d09490, L_0x2d09bb0, L_0x2d09dd0, L_0x2d0a320;
LS_0x2d0b430_0_4 .concat8 [ 1 1 1 1], L_0x2d0a790, L_0x2d0aaa0, L_0x2d0af20, L_0x2d0b7c0;
L_0x2d0b430 .concat8 [ 4 4 0 0], LS_0x2d0b430_0_0, LS_0x2d0b430_0_4;
S_0x2accec0 .scope module, "adder" "fullAdder" 4 157, 4 85 0, S_0x2accc40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x2d09490/d .functor OR 1, L_0x2d08f70, L_0x2d09330, C4<0>, C4<0>;
L_0x2d09490 .delay 1 (30000,30000,30000) L_0x2d09490/d;
v0x2acdcc0_0 .net "a", 0 0, L_0x2d131f0;  alias, 1 drivers
v0x2acdd80_0 .net "b", 0 0, L_0x2d13350;  alias, 1 drivers
v0x2acde50_0 .net "c1", 0 0, L_0x2d08f70;  1 drivers
v0x2acdf50_0 .net "c2", 0 0, L_0x2d09330;  1 drivers
v0x2ace020_0 .net "carryin", 0 0, L_0x2d13470;  alias, 1 drivers
v0x2ace110_0 .net "carryout", 0 0, L_0x2d09490;  1 drivers
v0x2ace1b0_0 .net "s1", 0 0, L_0x2d08eb0;  1 drivers
v0x2ace2a0_0 .net "sum", 0 0, L_0x2d091e0;  1 drivers
S_0x2acd130 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x2accec0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2d08eb0/d .functor XOR 1, L_0x2d131f0, L_0x2d13350, C4<0>, C4<0>;
L_0x2d08eb0 .delay 1 (30000,30000,30000) L_0x2d08eb0/d;
L_0x2d08f70/d .functor AND 1, L_0x2d131f0, L_0x2d13350, C4<1>, C4<1>;
L_0x2d08f70 .delay 1 (30000,30000,30000) L_0x2d08f70/d;
v0x2acd390_0 .net "a", 0 0, L_0x2d131f0;  alias, 1 drivers
v0x2acd470_0 .net "b", 0 0, L_0x2d13350;  alias, 1 drivers
v0x2acd530_0 .net "carryout", 0 0, L_0x2d08f70;  alias, 1 drivers
v0x2acd5d0_0 .net "sum", 0 0, L_0x2d08eb0;  alias, 1 drivers
S_0x2acd710 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x2accec0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2d091e0/d .functor XOR 1, L_0x2d08eb0, L_0x2d13470, C4<0>, C4<0>;
L_0x2d091e0 .delay 1 (30000,30000,30000) L_0x2d091e0/d;
L_0x2d09330/d .functor AND 1, L_0x2d08eb0, L_0x2d13470, C4<1>, C4<1>;
L_0x2d09330 .delay 1 (30000,30000,30000) L_0x2d09330/d;
v0x2acd970_0 .net "a", 0 0, L_0x2d08eb0;  alias, 1 drivers
v0x2acda10_0 .net "b", 0 0, L_0x2d13470;  alias, 1 drivers
v0x2acdab0_0 .net "carryout", 0 0, L_0x2d09330;  alias, 1 drivers
v0x2acdb50_0 .net "sum", 0 0, L_0x2d091e0;  alias, 1 drivers
S_0x2ace370 .scope module, "cMux" "unaryMultiplexor" 4 176, 4 69 0, S_0x2accc40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x2ad3760_0 .net "ands", 7 0, L_0x2d10d90;  1 drivers
v0x2ad3870_0 .net "in", 7 0, L_0x2d0b430;  alias, 1 drivers
v0x2ad3930_0 .net "out", 0 0, L_0x2d12d90;  alias, 1 drivers
v0x2ad3a00_0 .net "sel", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
S_0x2ace590 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x2ace370;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x2ad0cc0_0 .net "A", 7 0, L_0x2d0b430;  alias, 1 drivers
v0x2ad0dc0_0 .net "B", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
v0x2ad0e80_0 .net *"_s0", 0 0, L_0x2d0f6b0;  1 drivers
v0x2ad0f40_0 .net *"_s12", 0 0, L_0x2d10020;  1 drivers
v0x2ad1020_0 .net *"_s16", 0 0, L_0x2d10380;  1 drivers
v0x2ad1150_0 .net *"_s20", 0 0, L_0x2d10750;  1 drivers
v0x2ad1230_0 .net *"_s24", 0 0, L_0x2d10a80;  1 drivers
v0x2ad1310_0 .net *"_s28", 0 0, L_0x2d10a10;  1 drivers
v0x2ad13f0_0 .net *"_s4", 0 0, L_0x2d0fa00;  1 drivers
v0x2ad1560_0 .net *"_s8", 0 0, L_0x2d0fd10;  1 drivers
v0x2ad1640_0 .net "out", 7 0, L_0x2d10d90;  alias, 1 drivers
L_0x2d0f770 .part L_0x2d0b430, 0, 1;
L_0x2d0f960 .part v0x2cdd2e0_0, 0, 1;
L_0x2d0fac0 .part L_0x2d0b430, 1, 1;
L_0x2d0fc20 .part v0x2cdd2e0_0, 1, 1;
L_0x2d0fdd0 .part L_0x2d0b430, 2, 1;
L_0x2d0ff30 .part v0x2cdd2e0_0, 2, 1;
L_0x2d100e0 .part L_0x2d0b430, 3, 1;
L_0x2d10240 .part v0x2cdd2e0_0, 3, 1;
L_0x2d10440 .part L_0x2d0b430, 4, 1;
L_0x2d106b0 .part v0x2cdd2e0_0, 4, 1;
L_0x2d107c0 .part L_0x2d0b430, 5, 1;
L_0x2d10920 .part v0x2cdd2e0_0, 5, 1;
L_0x2d10b40 .part L_0x2d0b430, 6, 1;
L_0x2d10ca0 .part v0x2cdd2e0_0, 6, 1;
LS_0x2d10d90_0_0 .concat8 [ 1 1 1 1], L_0x2d0f6b0, L_0x2d0fa00, L_0x2d0fd10, L_0x2d10020;
LS_0x2d10d90_0_4 .concat8 [ 1 1 1 1], L_0x2d10380, L_0x2d10750, L_0x2d10a80, L_0x2d10a10;
L_0x2d10d90 .concat8 [ 4 4 0 0], LS_0x2d10d90_0_0, LS_0x2d10d90_0_4;
L_0x2d11150 .part L_0x2d0b430, 7, 1;
L_0x2d11340 .part v0x2cdd2e0_0, 7, 1;
S_0x2ace7f0 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x2ace590;
 .timescale -9 -12;
P_0x2acea00 .param/l "i" 0 4 54, +C4<00>;
L_0x2d0f6b0/d .functor AND 1, L_0x2d0f770, L_0x2d0f960, C4<1>, C4<1>;
L_0x2d0f6b0 .delay 1 (30000,30000,30000) L_0x2d0f6b0/d;
v0x2aceae0_0 .net *"_s0", 0 0, L_0x2d0f770;  1 drivers
v0x2acebc0_0 .net *"_s1", 0 0, L_0x2d0f960;  1 drivers
S_0x2aceca0 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x2ace590;
 .timescale -9 -12;
P_0x2aceeb0 .param/l "i" 0 4 54, +C4<01>;
L_0x2d0fa00/d .functor AND 1, L_0x2d0fac0, L_0x2d0fc20, C4<1>, C4<1>;
L_0x2d0fa00 .delay 1 (30000,30000,30000) L_0x2d0fa00/d;
v0x2acef70_0 .net *"_s0", 0 0, L_0x2d0fac0;  1 drivers
v0x2acf050_0 .net *"_s1", 0 0, L_0x2d0fc20;  1 drivers
S_0x2acf130 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x2ace590;
 .timescale -9 -12;
P_0x2acf340 .param/l "i" 0 4 54, +C4<010>;
L_0x2d0fd10/d .functor AND 1, L_0x2d0fdd0, L_0x2d0ff30, C4<1>, C4<1>;
L_0x2d0fd10 .delay 1 (30000,30000,30000) L_0x2d0fd10/d;
v0x2acf3e0_0 .net *"_s0", 0 0, L_0x2d0fdd0;  1 drivers
v0x2acf4c0_0 .net *"_s1", 0 0, L_0x2d0ff30;  1 drivers
S_0x2acf5a0 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x2ace590;
 .timescale -9 -12;
P_0x2acf7b0 .param/l "i" 0 4 54, +C4<011>;
L_0x2d10020/d .functor AND 1, L_0x2d100e0, L_0x2d10240, C4<1>, C4<1>;
L_0x2d10020 .delay 1 (30000,30000,30000) L_0x2d10020/d;
v0x2acf870_0 .net *"_s0", 0 0, L_0x2d100e0;  1 drivers
v0x2acf950_0 .net *"_s1", 0 0, L_0x2d10240;  1 drivers
S_0x2acfa30 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x2ace590;
 .timescale -9 -12;
P_0x2acfc90 .param/l "i" 0 4 54, +C4<0100>;
L_0x2d10380/d .functor AND 1, L_0x2d10440, L_0x2d106b0, C4<1>, C4<1>;
L_0x2d10380 .delay 1 (30000,30000,30000) L_0x2d10380/d;
v0x2acfd50_0 .net *"_s0", 0 0, L_0x2d10440;  1 drivers
v0x2acfe30_0 .net *"_s1", 0 0, L_0x2d106b0;  1 drivers
S_0x2acff10 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x2ace590;
 .timescale -9 -12;
P_0x2ad0120 .param/l "i" 0 4 54, +C4<0101>;
L_0x2d10750/d .functor AND 1, L_0x2d107c0, L_0x2d10920, C4<1>, C4<1>;
L_0x2d10750 .delay 1 (30000,30000,30000) L_0x2d10750/d;
v0x2ad01e0_0 .net *"_s0", 0 0, L_0x2d107c0;  1 drivers
v0x2ad02c0_0 .net *"_s1", 0 0, L_0x2d10920;  1 drivers
S_0x2ad03a0 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x2ace590;
 .timescale -9 -12;
P_0x2ad05b0 .param/l "i" 0 4 54, +C4<0110>;
L_0x2d10a80/d .functor AND 1, L_0x2d10b40, L_0x2d10ca0, C4<1>, C4<1>;
L_0x2d10a80 .delay 1 (30000,30000,30000) L_0x2d10a80/d;
v0x2ad0670_0 .net *"_s0", 0 0, L_0x2d10b40;  1 drivers
v0x2ad0750_0 .net *"_s1", 0 0, L_0x2d10ca0;  1 drivers
S_0x2ad0830 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x2ace590;
 .timescale -9 -12;
P_0x2ad0a40 .param/l "i" 0 4 54, +C4<0111>;
L_0x2d10a10/d .functor AND 1, L_0x2d11150, L_0x2d11340, C4<1>, C4<1>;
L_0x2d10a10 .delay 1 (30000,30000,30000) L_0x2d10a10/d;
v0x2ad0b00_0 .net *"_s0", 0 0, L_0x2d11150;  1 drivers
v0x2ad0be0_0 .net *"_s1", 0 0, L_0x2d11340;  1 drivers
S_0x2ad17a0 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x2ace370;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x2d12d90/d .functor OR 1, L_0x2d12e50, L_0x2d13000, C4<0>, C4<0>;
L_0x2d12d90 .delay 1 (30000,30000,30000) L_0x2d12d90/d;
v0x2ad32f0_0 .net *"_s10", 0 0, L_0x2d12e50;  1 drivers
v0x2ad33d0_0 .net *"_s12", 0 0, L_0x2d13000;  1 drivers
v0x2ad34b0_0 .net "in", 7 0, L_0x2d10d90;  alias, 1 drivers
v0x2ad3580_0 .net "ors", 1 0, L_0x2d12bb0;  1 drivers
v0x2ad3640_0 .net "out", 0 0, L_0x2d12d90;  alias, 1 drivers
L_0x2d11f80 .part L_0x2d10d90, 0, 4;
L_0x2d12bb0 .concat8 [ 1 1 0 0], L_0x2d11c70, L_0x2d128a0;
L_0x2d12cf0 .part L_0x2d10d90, 4, 4;
L_0x2d12e50 .part L_0x2d12bb0, 0, 1;
L_0x2d13000 .part L_0x2d12bb0, 1, 1;
S_0x2ad1960 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x2ad17a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2d11430/d .functor OR 1, L_0x2d114f0, L_0x2d11650, C4<0>, C4<0>;
L_0x2d11430 .delay 1 (30000,30000,30000) L_0x2d11430/d;
L_0x2d11880/d .functor OR 1, L_0x2d11990, L_0x2d11af0, C4<0>, C4<0>;
L_0x2d11880 .delay 1 (30000,30000,30000) L_0x2d11880/d;
L_0x2d11c70/d .functor OR 1, L_0x2d11ce0, L_0x2d11e90, C4<0>, C4<0>;
L_0x2d11c70 .delay 1 (30000,30000,30000) L_0x2d11c70/d;
v0x2ad1bb0_0 .net *"_s0", 0 0, L_0x2d11430;  1 drivers
v0x2ad1cb0_0 .net *"_s10", 0 0, L_0x2d11990;  1 drivers
v0x2ad1d90_0 .net *"_s12", 0 0, L_0x2d11af0;  1 drivers
v0x2ad1e50_0 .net *"_s14", 0 0, L_0x2d11ce0;  1 drivers
v0x2ad1f30_0 .net *"_s16", 0 0, L_0x2d11e90;  1 drivers
v0x2ad2060_0 .net *"_s3", 0 0, L_0x2d114f0;  1 drivers
v0x2ad2140_0 .net *"_s5", 0 0, L_0x2d11650;  1 drivers
v0x2ad2220_0 .net *"_s6", 0 0, L_0x2d11880;  1 drivers
v0x2ad2300_0 .net "in", 3 0, L_0x2d11f80;  1 drivers
v0x2ad2470_0 .net "ors", 1 0, L_0x2d11790;  1 drivers
v0x2ad2550_0 .net "out", 0 0, L_0x2d11c70;  1 drivers
L_0x2d114f0 .part L_0x2d11f80, 0, 1;
L_0x2d11650 .part L_0x2d11f80, 1, 1;
L_0x2d11790 .concat8 [ 1 1 0 0], L_0x2d11430, L_0x2d11880;
L_0x2d11990 .part L_0x2d11f80, 2, 1;
L_0x2d11af0 .part L_0x2d11f80, 3, 1;
L_0x2d11ce0 .part L_0x2d11790, 0, 1;
L_0x2d11e90 .part L_0x2d11790, 1, 1;
S_0x2ad2670 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x2ad17a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2d120b0/d .functor OR 1, L_0x2d12120, L_0x2d12280, C4<0>, C4<0>;
L_0x2d120b0 .delay 1 (30000,30000,30000) L_0x2d120b0/d;
L_0x2d124b0/d .functor OR 1, L_0x2d125c0, L_0x2d12720, C4<0>, C4<0>;
L_0x2d124b0 .delay 1 (30000,30000,30000) L_0x2d124b0/d;
L_0x2d128a0/d .functor OR 1, L_0x2d12910, L_0x2d12ac0, C4<0>, C4<0>;
L_0x2d128a0 .delay 1 (30000,30000,30000) L_0x2d128a0/d;
v0x2ad2830_0 .net *"_s0", 0 0, L_0x2d120b0;  1 drivers
v0x2ad2930_0 .net *"_s10", 0 0, L_0x2d125c0;  1 drivers
v0x2ad2a10_0 .net *"_s12", 0 0, L_0x2d12720;  1 drivers
v0x2ad2ad0_0 .net *"_s14", 0 0, L_0x2d12910;  1 drivers
v0x2ad2bb0_0 .net *"_s16", 0 0, L_0x2d12ac0;  1 drivers
v0x2ad2ce0_0 .net *"_s3", 0 0, L_0x2d12120;  1 drivers
v0x2ad2dc0_0 .net *"_s5", 0 0, L_0x2d12280;  1 drivers
v0x2ad2ea0_0 .net *"_s6", 0 0, L_0x2d124b0;  1 drivers
v0x2ad2f80_0 .net "in", 3 0, L_0x2d12cf0;  1 drivers
v0x2ad30f0_0 .net "ors", 1 0, L_0x2d123c0;  1 drivers
v0x2ad31d0_0 .net "out", 0 0, L_0x2d128a0;  1 drivers
L_0x2d12120 .part L_0x2d12cf0, 0, 1;
L_0x2d12280 .part L_0x2d12cf0, 1, 1;
L_0x2d123c0 .concat8 [ 1 1 0 0], L_0x2d120b0, L_0x2d124b0;
L_0x2d125c0 .part L_0x2d12cf0, 2, 1;
L_0x2d12720 .part L_0x2d12cf0, 3, 1;
L_0x2d12910 .part L_0x2d123c0, 0, 1;
L_0x2d12ac0 .part L_0x2d123c0, 1, 1;
S_0x2ad3ae0 .scope module, "resMux" "unaryMultiplexor" 4 175, 4 69 0, S_0x2accc40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x2ad8f10_0 .net "ands", 7 0, L_0x2d0d300;  1 drivers
v0x2ad8fd0_0 .net "in", 7 0, L_0x2d0b0f0;  alias, 1 drivers
v0x2ad9070_0 .net "out", 0 0, L_0x2d0f350;  alias, 1 drivers
v0x2ad9110_0 .net "sel", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
S_0x2ad3d30 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x2ad3ae0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x2ad6470_0 .net "A", 7 0, L_0x2d0b0f0;  alias, 1 drivers
v0x2ad6570_0 .net "B", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
v0x2ad6630_0 .net *"_s0", 0 0, L_0x2d0b920;  1 drivers
v0x2ad66f0_0 .net *"_s12", 0 0, L_0x2d0c500;  1 drivers
v0x2ad67d0_0 .net *"_s16", 0 0, L_0x2d0c860;  1 drivers
v0x2ad6900_0 .net *"_s20", 0 0, L_0x2d0cc40;  1 drivers
v0x2ad69e0_0 .net *"_s24", 0 0, L_0x2d0cf70;  1 drivers
v0x2ad6ac0_0 .net *"_s28", 0 0, L_0x2d0cf00;  1 drivers
v0x2ad6ba0_0 .net *"_s4", 0 0, L_0x2d0bee0;  1 drivers
v0x2ad6d10_0 .net *"_s8", 0 0, L_0x2d0c1f0;  1 drivers
v0x2ad6df0_0 .net "out", 7 0, L_0x2d0d300;  alias, 1 drivers
L_0x2cf5c60 .part L_0x2d0b0f0, 0, 1;
L_0x2d0be40 .part v0x2cdd2e0_0, 0, 1;
L_0x2d0bfa0 .part L_0x2d0b0f0, 1, 1;
L_0x2d0c100 .part v0x2cdd2e0_0, 1, 1;
L_0x2d0c2b0 .part L_0x2d0b0f0, 2, 1;
L_0x2d0c410 .part v0x2cdd2e0_0, 2, 1;
L_0x2d0c5c0 .part L_0x2d0b0f0, 3, 1;
L_0x2d0c720 .part v0x2cdd2e0_0, 3, 1;
L_0x2d0c920 .part L_0x2d0b0f0, 4, 1;
L_0x2cf5b50 .part v0x2cdd2e0_0, 4, 1;
L_0x2d0ccb0 .part L_0x2d0b0f0, 5, 1;
L_0x2d0ce10 .part v0x2cdd2e0_0, 5, 1;
L_0x2d0d030 .part L_0x2d0b0f0, 6, 1;
L_0x2d0d190 .part v0x2cdd2e0_0, 6, 1;
LS_0x2d0d300_0_0 .concat8 [ 1 1 1 1], L_0x2d0b920, L_0x2d0bee0, L_0x2d0c1f0, L_0x2d0c500;
LS_0x2d0d300_0_4 .concat8 [ 1 1 1 1], L_0x2d0c860, L_0x2d0cc40, L_0x2d0cf70, L_0x2d0cf00;
L_0x2d0d300 .concat8 [ 4 4 0 0], LS_0x2d0d300_0_0, LS_0x2d0d300_0_4;
L_0x2d0d6c0 .part L_0x2d0b0f0, 7, 1;
L_0x2d0d8b0 .part v0x2cdd2e0_0, 7, 1;
S_0x2ad3f70 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x2ad3d30;
 .timescale -9 -12;
P_0x2ad4180 .param/l "i" 0 4 54, +C4<00>;
L_0x2d0b920/d .functor AND 1, L_0x2cf5c60, L_0x2d0be40, C4<1>, C4<1>;
L_0x2d0b920 .delay 1 (30000,30000,30000) L_0x2d0b920/d;
v0x2ad4260_0 .net *"_s0", 0 0, L_0x2cf5c60;  1 drivers
v0x2ad4340_0 .net *"_s1", 0 0, L_0x2d0be40;  1 drivers
S_0x2ad4420 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x2ad3d30;
 .timescale -9 -12;
P_0x2ad4630 .param/l "i" 0 4 54, +C4<01>;
L_0x2d0bee0/d .functor AND 1, L_0x2d0bfa0, L_0x2d0c100, C4<1>, C4<1>;
L_0x2d0bee0 .delay 1 (30000,30000,30000) L_0x2d0bee0/d;
v0x2ad46f0_0 .net *"_s0", 0 0, L_0x2d0bfa0;  1 drivers
v0x2ad47d0_0 .net *"_s1", 0 0, L_0x2d0c100;  1 drivers
S_0x2ad48b0 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x2ad3d30;
 .timescale -9 -12;
P_0x2ad4af0 .param/l "i" 0 4 54, +C4<010>;
L_0x2d0c1f0/d .functor AND 1, L_0x2d0c2b0, L_0x2d0c410, C4<1>, C4<1>;
L_0x2d0c1f0 .delay 1 (30000,30000,30000) L_0x2d0c1f0/d;
v0x2ad4b90_0 .net *"_s0", 0 0, L_0x2d0c2b0;  1 drivers
v0x2ad4c70_0 .net *"_s1", 0 0, L_0x2d0c410;  1 drivers
S_0x2ad4d50 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x2ad3d30;
 .timescale -9 -12;
P_0x2ad4f60 .param/l "i" 0 4 54, +C4<011>;
L_0x2d0c500/d .functor AND 1, L_0x2d0c5c0, L_0x2d0c720, C4<1>, C4<1>;
L_0x2d0c500 .delay 1 (30000,30000,30000) L_0x2d0c500/d;
v0x2ad5020_0 .net *"_s0", 0 0, L_0x2d0c5c0;  1 drivers
v0x2ad5100_0 .net *"_s1", 0 0, L_0x2d0c720;  1 drivers
S_0x2ad51e0 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x2ad3d30;
 .timescale -9 -12;
P_0x2ad5440 .param/l "i" 0 4 54, +C4<0100>;
L_0x2d0c860/d .functor AND 1, L_0x2d0c920, L_0x2cf5b50, C4<1>, C4<1>;
L_0x2d0c860 .delay 1 (30000,30000,30000) L_0x2d0c860/d;
v0x2ad5500_0 .net *"_s0", 0 0, L_0x2d0c920;  1 drivers
v0x2ad55e0_0 .net *"_s1", 0 0, L_0x2cf5b50;  1 drivers
S_0x2ad56c0 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x2ad3d30;
 .timescale -9 -12;
P_0x2ad58d0 .param/l "i" 0 4 54, +C4<0101>;
L_0x2d0cc40/d .functor AND 1, L_0x2d0ccb0, L_0x2d0ce10, C4<1>, C4<1>;
L_0x2d0cc40 .delay 1 (30000,30000,30000) L_0x2d0cc40/d;
v0x2ad5990_0 .net *"_s0", 0 0, L_0x2d0ccb0;  1 drivers
v0x2ad5a70_0 .net *"_s1", 0 0, L_0x2d0ce10;  1 drivers
S_0x2ad5b50 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x2ad3d30;
 .timescale -9 -12;
P_0x2ad5d60 .param/l "i" 0 4 54, +C4<0110>;
L_0x2d0cf70/d .functor AND 1, L_0x2d0d030, L_0x2d0d190, C4<1>, C4<1>;
L_0x2d0cf70 .delay 1 (30000,30000,30000) L_0x2d0cf70/d;
v0x2ad5e20_0 .net *"_s0", 0 0, L_0x2d0d030;  1 drivers
v0x2ad5f00_0 .net *"_s1", 0 0, L_0x2d0d190;  1 drivers
S_0x2ad5fe0 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x2ad3d30;
 .timescale -9 -12;
P_0x2ad61f0 .param/l "i" 0 4 54, +C4<0111>;
L_0x2d0cf00/d .functor AND 1, L_0x2d0d6c0, L_0x2d0d8b0, C4<1>, C4<1>;
L_0x2d0cf00 .delay 1 (30000,30000,30000) L_0x2d0cf00/d;
v0x2ad62b0_0 .net *"_s0", 0 0, L_0x2d0d6c0;  1 drivers
v0x2ad6390_0 .net *"_s1", 0 0, L_0x2d0d8b0;  1 drivers
S_0x2ad6f50 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x2ad3ae0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x2d0f350/d .functor OR 1, L_0x2d0f410, L_0x2d0f5c0, C4<0>, C4<0>;
L_0x2d0f350 .delay 1 (30000,30000,30000) L_0x2d0f350/d;
v0x2ad8aa0_0 .net *"_s10", 0 0, L_0x2d0f410;  1 drivers
v0x2ad8b80_0 .net *"_s12", 0 0, L_0x2d0f5c0;  1 drivers
v0x2ad8c60_0 .net "in", 7 0, L_0x2d0d300;  alias, 1 drivers
v0x2ad8d30_0 .net "ors", 1 0, L_0x2d0f170;  1 drivers
v0x2ad8df0_0 .net "out", 0 0, L_0x2d0f350;  alias, 1 drivers
L_0x2d0e4f0 .part L_0x2d0d300, 0, 4;
L_0x2d0f170 .concat8 [ 1 1 0 0], L_0x2d0e1e0, L_0x2d0ee60;
L_0x2d0f2b0 .part L_0x2d0d300, 4, 4;
L_0x2d0f410 .part L_0x2d0f170, 0, 1;
L_0x2d0f5c0 .part L_0x2d0f170, 1, 1;
S_0x2ad7110 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x2ad6f50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2d0d9a0/d .functor OR 1, L_0x2d0da60, L_0x2d0dbc0, C4<0>, C4<0>;
L_0x2d0d9a0 .delay 1 (30000,30000,30000) L_0x2d0d9a0/d;
L_0x2d0ddf0/d .functor OR 1, L_0x2d0df00, L_0x2d0e060, C4<0>, C4<0>;
L_0x2d0ddf0 .delay 1 (30000,30000,30000) L_0x2d0ddf0/d;
L_0x2d0e1e0/d .functor OR 1, L_0x2d0e250, L_0x2d0e400, C4<0>, C4<0>;
L_0x2d0e1e0 .delay 1 (30000,30000,30000) L_0x2d0e1e0/d;
v0x2ad7360_0 .net *"_s0", 0 0, L_0x2d0d9a0;  1 drivers
v0x2ad7460_0 .net *"_s10", 0 0, L_0x2d0df00;  1 drivers
v0x2ad7540_0 .net *"_s12", 0 0, L_0x2d0e060;  1 drivers
v0x2ad7600_0 .net *"_s14", 0 0, L_0x2d0e250;  1 drivers
v0x2ad76e0_0 .net *"_s16", 0 0, L_0x2d0e400;  1 drivers
v0x2ad7810_0 .net *"_s3", 0 0, L_0x2d0da60;  1 drivers
v0x2ad78f0_0 .net *"_s5", 0 0, L_0x2d0dbc0;  1 drivers
v0x2ad79d0_0 .net *"_s6", 0 0, L_0x2d0ddf0;  1 drivers
v0x2ad7ab0_0 .net "in", 3 0, L_0x2d0e4f0;  1 drivers
v0x2ad7c20_0 .net "ors", 1 0, L_0x2d0dd00;  1 drivers
v0x2ad7d00_0 .net "out", 0 0, L_0x2d0e1e0;  1 drivers
L_0x2d0da60 .part L_0x2d0e4f0, 0, 1;
L_0x2d0dbc0 .part L_0x2d0e4f0, 1, 1;
L_0x2d0dd00 .concat8 [ 1 1 0 0], L_0x2d0d9a0, L_0x2d0ddf0;
L_0x2d0df00 .part L_0x2d0e4f0, 2, 1;
L_0x2d0e060 .part L_0x2d0e4f0, 3, 1;
L_0x2d0e250 .part L_0x2d0dd00, 0, 1;
L_0x2d0e400 .part L_0x2d0dd00, 1, 1;
S_0x2ad7e20 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x2ad6f50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2d0e620/d .functor OR 1, L_0x2d0e6e0, L_0x2d0e840, C4<0>, C4<0>;
L_0x2d0e620 .delay 1 (30000,30000,30000) L_0x2d0e620/d;
L_0x2d0ea70/d .functor OR 1, L_0x2d0eb80, L_0x2d0ece0, C4<0>, C4<0>;
L_0x2d0ea70 .delay 1 (30000,30000,30000) L_0x2d0ea70/d;
L_0x2d0ee60/d .functor OR 1, L_0x2d0eed0, L_0x2d0f080, C4<0>, C4<0>;
L_0x2d0ee60 .delay 1 (30000,30000,30000) L_0x2d0ee60/d;
v0x2ad7fe0_0 .net *"_s0", 0 0, L_0x2d0e620;  1 drivers
v0x2ad80e0_0 .net *"_s10", 0 0, L_0x2d0eb80;  1 drivers
v0x2ad81c0_0 .net *"_s12", 0 0, L_0x2d0ece0;  1 drivers
v0x2ad8280_0 .net *"_s14", 0 0, L_0x2d0eed0;  1 drivers
v0x2ad8360_0 .net *"_s16", 0 0, L_0x2d0f080;  1 drivers
v0x2ad8490_0 .net *"_s3", 0 0, L_0x2d0e6e0;  1 drivers
v0x2ad8570_0 .net *"_s5", 0 0, L_0x2d0e840;  1 drivers
v0x2ad8650_0 .net *"_s6", 0 0, L_0x2d0ea70;  1 drivers
v0x2ad8730_0 .net "in", 3 0, L_0x2d0f2b0;  1 drivers
v0x2ad88a0_0 .net "ors", 1 0, L_0x2d0e980;  1 drivers
v0x2ad8980_0 .net "out", 0 0, L_0x2d0ee60;  1 drivers
L_0x2d0e6e0 .part L_0x2d0f2b0, 0, 1;
L_0x2d0e840 .part L_0x2d0f2b0, 1, 1;
L_0x2d0e980 .concat8 [ 1 1 0 0], L_0x2d0e620, L_0x2d0ea70;
L_0x2d0eb80 .part L_0x2d0f2b0, 2, 1;
L_0x2d0ece0 .part L_0x2d0f2b0, 3, 1;
L_0x2d0eed0 .part L_0x2d0e980, 0, 1;
L_0x2d0f080 .part L_0x2d0e980, 1, 1;
S_0x2ad91b0 .scope module, "sltGate" "slt" 4 164, 4 101 0, S_0x2accc40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x2d09f30/d .functor XNOR 1, L_0x2d131f0, L_0x2d13350, C4<0>, C4<0>;
L_0x2d09f30 .delay 1 (20000,20000,20000) L_0x2d09f30/d;
L_0x2d0a0b0/d .functor AND 1, L_0x2d131f0, L_0x2d08cc0, C4<1>, C4<1>;
L_0x2d0a0b0 .delay 1 (30000,30000,30000) L_0x2d0a0b0/d;
L_0x2d0a210/d .functor AND 1, L_0x2d09f30, L_0x2d13470, C4<1>, C4<1>;
L_0x2d0a210 .delay 1 (30000,30000,30000) L_0x2d0a210/d;
L_0x2d0a320/d .functor OR 1, L_0x2d0a210, L_0x2d0a0b0, C4<0>, C4<0>;
L_0x2d0a320 .delay 1 (30000,30000,30000) L_0x2d0a320/d;
v0x2ad9460_0 .net "a", 0 0, L_0x2d131f0;  alias, 1 drivers
v0x2ad9550_0 .net "a_", 0 0, L_0x2d08bb0;  alias, 1 drivers
v0x2ad95f0_0 .net "b", 0 0, L_0x2d13350;  alias, 1 drivers
v0x2ad96e0_0 .net "b_", 0 0, L_0x2d08cc0;  alias, 1 drivers
v0x2ad9780_0 .net "carryin", 0 0, L_0x2d13470;  alias, 1 drivers
v0x2ad98c0_0 .net "eq", 0 0, L_0x2d09f30;  1 drivers
v0x2ad9980_0 .net "lt", 0 0, L_0x2d0a0b0;  1 drivers
v0x2ad9a40_0 .net "out", 0 0, L_0x2d0a320;  1 drivers
v0x2ad9b00_0 .net "w0", 0 0, L_0x2d0a210;  1 drivers
S_0x2ad9d50 .scope module, "sub" "fullAdder" 4 158, 4 85 0, S_0x2accc40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x2d09bb0/d .functor OR 1, L_0x2d096b0, L_0x2adafb0, C4<0>, C4<0>;
L_0x2d09bb0 .delay 1 (30000,30000,30000) L_0x2d09bb0/d;
v0x2adab40_0 .net "a", 0 0, L_0x2d131f0;  alias, 1 drivers
v0x2adac90_0 .net "b", 0 0, L_0x2d08cc0;  alias, 1 drivers
v0x2adad50_0 .net "c1", 0 0, L_0x2d096b0;  1 drivers
v0x2adadf0_0 .net "c2", 0 0, L_0x2adafb0;  1 drivers
v0x2adaec0_0 .net "carryin", 0 0, L_0x2d13470;  alias, 1 drivers
v0x2adb040_0 .net "carryout", 0 0, L_0x2d09bb0;  1 drivers
v0x2adb0e0_0 .net "s1", 0 0, L_0x2d095f0;  1 drivers
v0x2adb180_0 .net "sum", 0 0, L_0x2d09810;  1 drivers
S_0x2ad9fa0 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x2ad9d50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2d095f0/d .functor XOR 1, L_0x2d131f0, L_0x2d08cc0, C4<0>, C4<0>;
L_0x2d095f0 .delay 1 (30000,30000,30000) L_0x2d095f0/d;
L_0x2d096b0/d .functor AND 1, L_0x2d131f0, L_0x2d08cc0, C4<1>, C4<1>;
L_0x2d096b0 .delay 1 (30000,30000,30000) L_0x2d096b0/d;
v0x2ada200_0 .net "a", 0 0, L_0x2d131f0;  alias, 1 drivers
v0x2ada2c0_0 .net "b", 0 0, L_0x2d08cc0;  alias, 1 drivers
v0x2ada380_0 .net "carryout", 0 0, L_0x2d096b0;  alias, 1 drivers
v0x2ada420_0 .net "sum", 0 0, L_0x2d095f0;  alias, 1 drivers
S_0x2ada550 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x2ad9d50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2d09810/d .functor XOR 1, L_0x2d095f0, L_0x2d13470, C4<0>, C4<0>;
L_0x2d09810 .delay 1 (30000,30000,30000) L_0x2d09810/d;
L_0x2adafb0/d .functor AND 1, L_0x2d095f0, L_0x2d13470, C4<1>, C4<1>;
L_0x2adafb0 .delay 1 (30000,30000,30000) L_0x2adafb0/d;
v0x2ada7b0_0 .net "a", 0 0, L_0x2d095f0;  alias, 1 drivers
v0x2ada880_0 .net "b", 0 0, L_0x2d13470;  alias, 1 drivers
v0x2ada920_0 .net "carryout", 0 0, L_0x2adafb0;  alias, 1 drivers
v0x2ada9f0_0 .net "sum", 0 0, L_0x2d09810;  alias, 1 drivers
S_0x2add210 .scope generate, "genblk2" "genblk2" 3 49, 3 49 0, S_0x2acc920;
 .timescale -9 -12;
L_0x2ac6110b72a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b72f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d00c00/d .functor OR 1, L_0x2ac6110b72a8, L_0x2ac6110b72f0, C4<0>, C4<0>;
L_0x2d00c00 .delay 1 (30000,30000,30000) L_0x2d00c00/d;
v0x2add400_0 .net/2u *"_s0", 0 0, L_0x2ac6110b72a8;  1 drivers
v0x2add4e0_0 .net/2u *"_s2", 0 0, L_0x2ac6110b72f0;  1 drivers
S_0x2add5c0 .scope generate, "alu_slices[5]" "alu_slices[5]" 3 39, 3 39 0, S_0x26b20c0;
 .timescale -9 -12;
P_0x2add7d0 .param/l "i" 0 3 39, +C4<0101>;
S_0x2add890 .scope module, "alu1_inst" "alu1" 3 40, 4 142 0, S_0x2add5c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x2d09170/d .functor NOT 1, L_0x2d1ea70, C4<0>, C4<0>, C4<0>;
L_0x2d09170 .delay 1 (10000,10000,10000) L_0x2d09170/d;
L_0x2d136c0/d .functor NOT 1, L_0x2d1eb10, C4<0>, C4<0>, C4<0>;
L_0x2d136c0 .delay 1 (10000,10000,10000) L_0x2d136c0/d;
L_0x2d14620/d .functor XOR 1, L_0x2d1ea70, L_0x2d1eb10, C4<0>, C4<0>;
L_0x2d14620 .delay 1 (30000,30000,30000) L_0x2d14620/d;
L_0x2ac6110b7338 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b7380 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d146e0/d .functor OR 1, L_0x2ac6110b7338, L_0x2ac6110b7380, C4<0>, C4<0>;
L_0x2d146e0 .delay 1 (30000,30000,30000) L_0x2d146e0/d;
L_0x2ac6110b73c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b7410 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d14e80/d .functor OR 1, L_0x2ac6110b73c8, L_0x2ac6110b7410, C4<0>, C4<0>;
L_0x2d14e80 .delay 1 (30000,30000,30000) L_0x2d14e80/d;
L_0x2d15080/d .functor AND 1, L_0x2d1ea70, L_0x2d1eb10, C4<1>, C4<1>;
L_0x2d15080 .delay 1 (30000,30000,30000) L_0x2d15080/d;
L_0x2ac6110b7458 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b74a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d15140/d .functor OR 1, L_0x2ac6110b7458, L_0x2ac6110b74a0, C4<0>, C4<0>;
L_0x2d15140 .delay 1 (30000,30000,30000) L_0x2d15140/d;
L_0x2d15340/d .functor NAND 1, L_0x2d1ea70, L_0x2d1eb10, C4<1>, C4<1>;
L_0x2d15340 .delay 1 (20000,20000,20000) L_0x2d15340/d;
L_0x2ac6110b74e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b7530 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d15450/d .functor OR 1, L_0x2ac6110b74e8, L_0x2ac6110b7530, C4<0>, C4<0>;
L_0x2d15450 .delay 1 (30000,30000,30000) L_0x2d15450/d;
L_0x2d15600/d .functor NOR 1, L_0x2d1ea70, L_0x2d1eb10, C4<0>, C4<0>;
L_0x2d15600 .delay 1 (20000,20000,20000) L_0x2d15600/d;
L_0x2ac6110b7578 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b75c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d158d0/d .functor OR 1, L_0x2ac6110b7578, L_0x2ac6110b75c0, C4<0>, C4<0>;
L_0x2d158d0 .delay 1 (30000,30000,30000) L_0x2d158d0/d;
L_0x2d15cd0/d .functor OR 1, L_0x2d1ea70, L_0x2d1eb10, C4<0>, C4<0>;
L_0x2d15cd0 .delay 1 (30000,30000,30000) L_0x2d15cd0/d;
L_0x2ac6110b7608 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b7650 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d16170/d .functor OR 1, L_0x2ac6110b7608, L_0x2ac6110b7650, C4<0>, C4<0>;
L_0x2d16170 .delay 1 (30000,30000,30000) L_0x2d16170/d;
L_0x2d1e810/d .functor NOT 1, L_0x2d19b30, C4<0>, C4<0>, C4<0>;
L_0x2d1e810 .delay 1 (10000,10000,10000) L_0x2d1e810/d;
v0x2aebfc0_0 .net "A", 0 0, L_0x2d1ea70;  1 drivers
v0x2aec080_0 .net "A_", 0 0, L_0x2d09170;  1 drivers
v0x2aec140_0 .net "B", 0 0, L_0x2d1eb10;  1 drivers
v0x2aec210_0 .net "B_", 0 0, L_0x2d136c0;  1 drivers
v0x2aec2b0_0 .net *"_s11", 0 0, L_0x2d146e0;  1 drivers
v0x2aec3a0_0 .net/2s *"_s13", 0 0, L_0x2ac6110b7338;  1 drivers
v0x2aec460_0 .net/2s *"_s15", 0 0, L_0x2ac6110b7380;  1 drivers
v0x2aec540_0 .net *"_s19", 0 0, L_0x2d14e80;  1 drivers
v0x2aec620_0 .net/2s *"_s21", 0 0, L_0x2ac6110b73c8;  1 drivers
v0x2aec790_0 .net/2s *"_s23", 0 0, L_0x2ac6110b7410;  1 drivers
v0x2aec870_0 .net *"_s25", 0 0, L_0x2d15080;  1 drivers
v0x2aec950_0 .net *"_s28", 0 0, L_0x2d15140;  1 drivers
v0x2aeca30_0 .net/2s *"_s30", 0 0, L_0x2ac6110b7458;  1 drivers
v0x2aecb10_0 .net/2s *"_s32", 0 0, L_0x2ac6110b74a0;  1 drivers
v0x2aecbf0_0 .net *"_s34", 0 0, L_0x2d15340;  1 drivers
v0x2aeccd0_0 .net *"_s37", 0 0, L_0x2d15450;  1 drivers
v0x2aecdb0_0 .net/2s *"_s39", 0 0, L_0x2ac6110b74e8;  1 drivers
v0x2aecf60_0 .net/2s *"_s41", 0 0, L_0x2ac6110b7530;  1 drivers
v0x2aed000_0 .net *"_s43", 0 0, L_0x2d15600;  1 drivers
v0x2aed0e0_0 .net *"_s46", 0 0, L_0x2d158d0;  1 drivers
v0x2aed1c0_0 .net/2s *"_s48", 0 0, L_0x2ac6110b7578;  1 drivers
v0x2aed2a0_0 .net/2s *"_s50", 0 0, L_0x2ac6110b75c0;  1 drivers
v0x2aed380_0 .net *"_s52", 0 0, L_0x2d15cd0;  1 drivers
v0x2aed460_0 .net *"_s56", 0 0, L_0x2d16170;  1 drivers
v0x2aed540_0 .net/2s *"_s59", 0 0, L_0x2ac6110b7608;  1 drivers
v0x2aed620_0 .net/2s *"_s61", 0 0, L_0x2ac6110b7650;  1 drivers
v0x2aed700_0 .net *"_s8", 0 0, L_0x2d14620;  1 drivers
v0x2aed7e0_0 .net "carryin", 0 0, L_0x2d1ebb0;  1 drivers
v0x2aed880_0 .net "carryout", 0 0, L_0x2d1e4b0;  1 drivers
v0x2aed920_0 .net "carryouts", 7 0, L_0x2d15de0;  1 drivers
v0x2aeda30_0 .net "command", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
v0x2aedaf0_0 .net "result", 0 0, L_0x2d19b30;  1 drivers
v0x2aedbe0_0 .net "results", 7 0, L_0x2d15aa0;  1 drivers
v0x2aecec0_0 .net "zero", 0 0, L_0x2d1e810;  1 drivers
LS_0x2d15aa0_0_0 .concat8 [ 1 1 1 1], L_0x2d13af0, L_0x2d14170, L_0x2d14620, L_0x2d14e80;
LS_0x2d15aa0_0_4 .concat8 [ 1 1 1 1], L_0x2d15080, L_0x2d15340, L_0x2d15600, L_0x2d15cd0;
L_0x2d15aa0 .concat8 [ 4 4 0 0], LS_0x2d15aa0_0_0, LS_0x2d15aa0_0_4;
LS_0x2d15de0_0_0 .concat8 [ 1 1 1 1], L_0x2d13df0, L_0x2d144c0, L_0x2d146e0, L_0x2d14cd0;
LS_0x2d15de0_0_4 .concat8 [ 1 1 1 1], L_0x2d15140, L_0x2d15450, L_0x2d158d0, L_0x2d16170;
L_0x2d15de0 .concat8 [ 4 4 0 0], LS_0x2d15de0_0_0, LS_0x2d15de0_0_4;
S_0x2addb10 .scope module, "adder" "fullAdder" 4 157, 4 85 0, S_0x2add890;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x2d13df0/d .functor OR 1, L_0x2d13920, L_0x2d13ce0, C4<0>, C4<0>;
L_0x2d13df0 .delay 1 (30000,30000,30000) L_0x2d13df0/d;
v0x2ade940_0 .net "a", 0 0, L_0x2d1ea70;  alias, 1 drivers
v0x2adea00_0 .net "b", 0 0, L_0x2d1eb10;  alias, 1 drivers
v0x2adead0_0 .net "c1", 0 0, L_0x2d13920;  1 drivers
v0x2adebd0_0 .net "c2", 0 0, L_0x2d13ce0;  1 drivers
v0x2adeca0_0 .net "carryin", 0 0, L_0x2d1ebb0;  alias, 1 drivers
v0x2aded90_0 .net "carryout", 0 0, L_0x2d13df0;  1 drivers
v0x2adee30_0 .net "s1", 0 0, L_0x2d138b0;  1 drivers
v0x2adef20_0 .net "sum", 0 0, L_0x2d13af0;  1 drivers
S_0x2addd80 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x2addb10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2d138b0/d .functor XOR 1, L_0x2d1ea70, L_0x2d1eb10, C4<0>, C4<0>;
L_0x2d138b0 .delay 1 (30000,30000,30000) L_0x2d138b0/d;
L_0x2d13920/d .functor AND 1, L_0x2d1ea70, L_0x2d1eb10, C4<1>, C4<1>;
L_0x2d13920 .delay 1 (30000,30000,30000) L_0x2d13920/d;
v0x2addfe0_0 .net "a", 0 0, L_0x2d1ea70;  alias, 1 drivers
v0x2ade0c0_0 .net "b", 0 0, L_0x2d1eb10;  alias, 1 drivers
v0x2ade180_0 .net "carryout", 0 0, L_0x2d13920;  alias, 1 drivers
v0x2ade220_0 .net "sum", 0 0, L_0x2d138b0;  alias, 1 drivers
S_0x2ade360 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x2addb10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2d13af0/d .functor XOR 1, L_0x2d138b0, L_0x2d1ebb0, C4<0>, C4<0>;
L_0x2d13af0 .delay 1 (30000,30000,30000) L_0x2d13af0/d;
L_0x2d13ce0/d .functor AND 1, L_0x2d138b0, L_0x2d1ebb0, C4<1>, C4<1>;
L_0x2d13ce0 .delay 1 (30000,30000,30000) L_0x2d13ce0/d;
v0x2ade5c0_0 .net "a", 0 0, L_0x2d138b0;  alias, 1 drivers
v0x2ade660_0 .net "b", 0 0, L_0x2d1ebb0;  alias, 1 drivers
v0x2ade700_0 .net "carryout", 0 0, L_0x2d13ce0;  alias, 1 drivers
v0x2ade7d0_0 .net "sum", 0 0, L_0x2d13af0;  alias, 1 drivers
S_0x2adeff0 .scope module, "cMux" "unaryMultiplexor" 4 176, 4 69 0, S_0x2add890;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x2ae43e0_0 .net "ands", 7 0, L_0x2d1b570;  1 drivers
v0x2ae44f0_0 .net "in", 7 0, L_0x2d15de0;  alias, 1 drivers
v0x2ae45b0_0 .net "out", 0 0, L_0x2d1e4b0;  alias, 1 drivers
v0x2ae4680_0 .net "sel", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
S_0x2adf210 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x2adeff0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x2ae1940_0 .net "A", 7 0, L_0x2d15de0;  alias, 1 drivers
v0x2ae1a40_0 .net "B", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
v0x2ae1b00_0 .net *"_s0", 0 0, L_0x2d19e90;  1 drivers
v0x2ae1bc0_0 .net *"_s12", 0 0, L_0x2d1a800;  1 drivers
v0x2ae1ca0_0 .net *"_s16", 0 0, L_0x2d1ab60;  1 drivers
v0x2ae1dd0_0 .net *"_s20", 0 0, L_0x2d1af30;  1 drivers
v0x2ae1eb0_0 .net *"_s24", 0 0, L_0x2d1b260;  1 drivers
v0x2ae1f90_0 .net *"_s28", 0 0, L_0x2d1b1f0;  1 drivers
v0x2ae2070_0 .net *"_s4", 0 0, L_0x2d1a1e0;  1 drivers
v0x2ae21e0_0 .net *"_s8", 0 0, L_0x2d1a4f0;  1 drivers
v0x2ae22c0_0 .net "out", 7 0, L_0x2d1b570;  alias, 1 drivers
L_0x2d19f50 .part L_0x2d15de0, 0, 1;
L_0x2d1a140 .part v0x2cdd2e0_0, 0, 1;
L_0x2d1a2a0 .part L_0x2d15de0, 1, 1;
L_0x2d1a400 .part v0x2cdd2e0_0, 1, 1;
L_0x2d1a5b0 .part L_0x2d15de0, 2, 1;
L_0x2d1a710 .part v0x2cdd2e0_0, 2, 1;
L_0x2d1a8c0 .part L_0x2d15de0, 3, 1;
L_0x2d1aa20 .part v0x2cdd2e0_0, 3, 1;
L_0x2d1ac20 .part L_0x2d15de0, 4, 1;
L_0x2d1ae90 .part v0x2cdd2e0_0, 4, 1;
L_0x2d1afa0 .part L_0x2d15de0, 5, 1;
L_0x2d1b100 .part v0x2cdd2e0_0, 5, 1;
L_0x2d1b320 .part L_0x2d15de0, 6, 1;
L_0x2d1b480 .part v0x2cdd2e0_0, 6, 1;
LS_0x2d1b570_0_0 .concat8 [ 1 1 1 1], L_0x2d19e90, L_0x2d1a1e0, L_0x2d1a4f0, L_0x2d1a800;
LS_0x2d1b570_0_4 .concat8 [ 1 1 1 1], L_0x2d1ab60, L_0x2d1af30, L_0x2d1b260, L_0x2d1b1f0;
L_0x2d1b570 .concat8 [ 4 4 0 0], LS_0x2d1b570_0_0, LS_0x2d1b570_0_4;
L_0x2d1b930 .part L_0x2d15de0, 7, 1;
L_0x2d1bb20 .part v0x2cdd2e0_0, 7, 1;
S_0x2adf470 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x2adf210;
 .timescale -9 -12;
P_0x2adf680 .param/l "i" 0 4 54, +C4<00>;
L_0x2d19e90/d .functor AND 1, L_0x2d19f50, L_0x2d1a140, C4<1>, C4<1>;
L_0x2d19e90 .delay 1 (30000,30000,30000) L_0x2d19e90/d;
v0x2adf760_0 .net *"_s0", 0 0, L_0x2d19f50;  1 drivers
v0x2adf840_0 .net *"_s1", 0 0, L_0x2d1a140;  1 drivers
S_0x2adf920 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x2adf210;
 .timescale -9 -12;
P_0x2adfb30 .param/l "i" 0 4 54, +C4<01>;
L_0x2d1a1e0/d .functor AND 1, L_0x2d1a2a0, L_0x2d1a400, C4<1>, C4<1>;
L_0x2d1a1e0 .delay 1 (30000,30000,30000) L_0x2d1a1e0/d;
v0x2adfbf0_0 .net *"_s0", 0 0, L_0x2d1a2a0;  1 drivers
v0x2adfcd0_0 .net *"_s1", 0 0, L_0x2d1a400;  1 drivers
S_0x2adfdb0 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x2adf210;
 .timescale -9 -12;
P_0x2adffc0 .param/l "i" 0 4 54, +C4<010>;
L_0x2d1a4f0/d .functor AND 1, L_0x2d1a5b0, L_0x2d1a710, C4<1>, C4<1>;
L_0x2d1a4f0 .delay 1 (30000,30000,30000) L_0x2d1a4f0/d;
v0x2ae0060_0 .net *"_s0", 0 0, L_0x2d1a5b0;  1 drivers
v0x2ae0140_0 .net *"_s1", 0 0, L_0x2d1a710;  1 drivers
S_0x2ae0220 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x2adf210;
 .timescale -9 -12;
P_0x2ae0430 .param/l "i" 0 4 54, +C4<011>;
L_0x2d1a800/d .functor AND 1, L_0x2d1a8c0, L_0x2d1aa20, C4<1>, C4<1>;
L_0x2d1a800 .delay 1 (30000,30000,30000) L_0x2d1a800/d;
v0x2ae04f0_0 .net *"_s0", 0 0, L_0x2d1a8c0;  1 drivers
v0x2ae05d0_0 .net *"_s1", 0 0, L_0x2d1aa20;  1 drivers
S_0x2ae06b0 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x2adf210;
 .timescale -9 -12;
P_0x2ae0910 .param/l "i" 0 4 54, +C4<0100>;
L_0x2d1ab60/d .functor AND 1, L_0x2d1ac20, L_0x2d1ae90, C4<1>, C4<1>;
L_0x2d1ab60 .delay 1 (30000,30000,30000) L_0x2d1ab60/d;
v0x2ae09d0_0 .net *"_s0", 0 0, L_0x2d1ac20;  1 drivers
v0x2ae0ab0_0 .net *"_s1", 0 0, L_0x2d1ae90;  1 drivers
S_0x2ae0b90 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x2adf210;
 .timescale -9 -12;
P_0x2ae0da0 .param/l "i" 0 4 54, +C4<0101>;
L_0x2d1af30/d .functor AND 1, L_0x2d1afa0, L_0x2d1b100, C4<1>, C4<1>;
L_0x2d1af30 .delay 1 (30000,30000,30000) L_0x2d1af30/d;
v0x2ae0e60_0 .net *"_s0", 0 0, L_0x2d1afa0;  1 drivers
v0x2ae0f40_0 .net *"_s1", 0 0, L_0x2d1b100;  1 drivers
S_0x2ae1020 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x2adf210;
 .timescale -9 -12;
P_0x2ae1230 .param/l "i" 0 4 54, +C4<0110>;
L_0x2d1b260/d .functor AND 1, L_0x2d1b320, L_0x2d1b480, C4<1>, C4<1>;
L_0x2d1b260 .delay 1 (30000,30000,30000) L_0x2d1b260/d;
v0x2ae12f0_0 .net *"_s0", 0 0, L_0x2d1b320;  1 drivers
v0x2ae13d0_0 .net *"_s1", 0 0, L_0x2d1b480;  1 drivers
S_0x2ae14b0 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x2adf210;
 .timescale -9 -12;
P_0x2ae16c0 .param/l "i" 0 4 54, +C4<0111>;
L_0x2d1b1f0/d .functor AND 1, L_0x2d1b930, L_0x2d1bb20, C4<1>, C4<1>;
L_0x2d1b1f0 .delay 1 (30000,30000,30000) L_0x2d1b1f0/d;
v0x2ae1780_0 .net *"_s0", 0 0, L_0x2d1b930;  1 drivers
v0x2ae1860_0 .net *"_s1", 0 0, L_0x2d1bb20;  1 drivers
S_0x2ae2420 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x2adeff0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x2d1e4b0/d .functor OR 1, L_0x2d1e570, L_0x2d1e720, C4<0>, C4<0>;
L_0x2d1e4b0 .delay 1 (30000,30000,30000) L_0x2d1e4b0/d;
v0x2ae3f70_0 .net *"_s10", 0 0, L_0x2d1e570;  1 drivers
v0x2ae4050_0 .net *"_s12", 0 0, L_0x2d1e720;  1 drivers
v0x2ae4130_0 .net "in", 7 0, L_0x2d1b570;  alias, 1 drivers
v0x2ae4200_0 .net "ors", 1 0, L_0x2d1e2d0;  1 drivers
v0x2ae42c0_0 .net "out", 0 0, L_0x2d1e4b0;  alias, 1 drivers
L_0x2c5beb0 .part L_0x2d1b570, 0, 4;
L_0x2d1e2d0 .concat8 [ 1 1 0 0], L_0x2c5bba0, L_0x2d1dfc0;
L_0x2d1e410 .part L_0x2d1b570, 4, 4;
L_0x2d1e570 .part L_0x2d1e2d0, 0, 1;
L_0x2d1e720 .part L_0x2d1e2d0, 1, 1;
S_0x2ae25e0 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x2ae2420;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2d17ab0/d .functor OR 1, L_0x2c5b420, L_0x2c5b580, C4<0>, C4<0>;
L_0x2d17ab0 .delay 1 (30000,30000,30000) L_0x2d17ab0/d;
L_0x2c5b7b0/d .functor OR 1, L_0x2c5b8c0, L_0x2c5ba20, C4<0>, C4<0>;
L_0x2c5b7b0 .delay 1 (30000,30000,30000) L_0x2c5b7b0/d;
L_0x2c5bba0/d .functor OR 1, L_0x2c5bc10, L_0x2c5bdc0, C4<0>, C4<0>;
L_0x2c5bba0 .delay 1 (30000,30000,30000) L_0x2c5bba0/d;
v0x2ae2830_0 .net *"_s0", 0 0, L_0x2d17ab0;  1 drivers
v0x2ae2930_0 .net *"_s10", 0 0, L_0x2c5b8c0;  1 drivers
v0x2ae2a10_0 .net *"_s12", 0 0, L_0x2c5ba20;  1 drivers
v0x2ae2ad0_0 .net *"_s14", 0 0, L_0x2c5bc10;  1 drivers
v0x2ae2bb0_0 .net *"_s16", 0 0, L_0x2c5bdc0;  1 drivers
v0x2ae2ce0_0 .net *"_s3", 0 0, L_0x2c5b420;  1 drivers
v0x2ae2dc0_0 .net *"_s5", 0 0, L_0x2c5b580;  1 drivers
v0x2ae2ea0_0 .net *"_s6", 0 0, L_0x2c5b7b0;  1 drivers
v0x2ae2f80_0 .net "in", 3 0, L_0x2c5beb0;  1 drivers
v0x2ae30f0_0 .net "ors", 1 0, L_0x2c5b6c0;  1 drivers
v0x2ae31d0_0 .net "out", 0 0, L_0x2c5bba0;  1 drivers
L_0x2c5b420 .part L_0x2c5beb0, 0, 1;
L_0x2c5b580 .part L_0x2c5beb0, 1, 1;
L_0x2c5b6c0 .concat8 [ 1 1 0 0], L_0x2d17ab0, L_0x2c5b7b0;
L_0x2c5b8c0 .part L_0x2c5beb0, 2, 1;
L_0x2c5ba20 .part L_0x2c5beb0, 3, 1;
L_0x2c5bc10 .part L_0x2c5b6c0, 0, 1;
L_0x2c5bdc0 .part L_0x2c5b6c0, 1, 1;
S_0x2ae32f0 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x2ae2420;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2c5bfe0/d .functor OR 1, L_0x2c5c050, L_0x2c5c1b0, C4<0>, C4<0>;
L_0x2c5bfe0 .delay 1 (30000,30000,30000) L_0x2c5bfe0/d;
L_0x2d1dc20/d .functor OR 1, L_0x2d1dce0, L_0x2d1de40, C4<0>, C4<0>;
L_0x2d1dc20 .delay 1 (30000,30000,30000) L_0x2d1dc20/d;
L_0x2d1dfc0/d .functor OR 1, L_0x2d1e030, L_0x2d1e1e0, C4<0>, C4<0>;
L_0x2d1dfc0 .delay 1 (30000,30000,30000) L_0x2d1dfc0/d;
v0x2ae34b0_0 .net *"_s0", 0 0, L_0x2c5bfe0;  1 drivers
v0x2ae35b0_0 .net *"_s10", 0 0, L_0x2d1dce0;  1 drivers
v0x2ae3690_0 .net *"_s12", 0 0, L_0x2d1de40;  1 drivers
v0x2ae3750_0 .net *"_s14", 0 0, L_0x2d1e030;  1 drivers
v0x2ae3830_0 .net *"_s16", 0 0, L_0x2d1e1e0;  1 drivers
v0x2ae3960_0 .net *"_s3", 0 0, L_0x2c5c050;  1 drivers
v0x2ae3a40_0 .net *"_s5", 0 0, L_0x2c5c1b0;  1 drivers
v0x2ae3b20_0 .net *"_s6", 0 0, L_0x2d1dc20;  1 drivers
v0x2ae3c00_0 .net "in", 3 0, L_0x2d1e410;  1 drivers
v0x2ae3d70_0 .net "ors", 1 0, L_0x2c5c2f0;  1 drivers
v0x2ae3e50_0 .net "out", 0 0, L_0x2d1dfc0;  1 drivers
L_0x2c5c050 .part L_0x2d1e410, 0, 1;
L_0x2c5c1b0 .part L_0x2d1e410, 1, 1;
L_0x2c5c2f0 .concat8 [ 1 1 0 0], L_0x2c5bfe0, L_0x2d1dc20;
L_0x2d1dce0 .part L_0x2d1e410, 2, 1;
L_0x2d1de40 .part L_0x2d1e410, 3, 1;
L_0x2d1e030 .part L_0x2c5c2f0, 0, 1;
L_0x2d1e1e0 .part L_0x2c5c2f0, 1, 1;
S_0x2ae4760 .scope module, "resMux" "unaryMultiplexor" 4 175, 4 69 0, S_0x2add890;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x2ae9b90_0 .net "ands", 7 0, L_0x2d17b30;  1 drivers
v0x2ae9ca0_0 .net "in", 7 0, L_0x2d15aa0;  alias, 1 drivers
v0x2ae9d60_0 .net "out", 0 0, L_0x2d19b30;  alias, 1 drivers
v0x2ae9e30_0 .net "sel", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
S_0x2ae49b0 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x2ae4760;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x2ae70f0_0 .net "A", 7 0, L_0x2d15aa0;  alias, 1 drivers
v0x2ae71f0_0 .net "B", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
v0x2ae72b0_0 .net *"_s0", 0 0, L_0x2d16320;  1 drivers
v0x2ae7370_0 .net *"_s12", 0 0, L_0x2d16ce0;  1 drivers
v0x2ae7450_0 .net *"_s16", 0 0, L_0x2d17040;  1 drivers
v0x2ae7580_0 .net *"_s20", 0 0, L_0x2d17470;  1 drivers
v0x2ae7660_0 .net *"_s24", 0 0, L_0x2d177a0;  1 drivers
v0x2ae7740_0 .net *"_s28", 0 0, L_0x2d17730;  1 drivers
v0x2ae7820_0 .net *"_s4", 0 0, L_0x2d166c0;  1 drivers
v0x2ae7990_0 .net *"_s8", 0 0, L_0x2d169d0;  1 drivers
v0x2ae7a70_0 .net "out", 7 0, L_0x2d17b30;  alias, 1 drivers
L_0x2d16430 .part L_0x2d15aa0, 0, 1;
L_0x2d16620 .part v0x2cdd2e0_0, 0, 1;
L_0x2d16780 .part L_0x2d15aa0, 1, 1;
L_0x2d168e0 .part v0x2cdd2e0_0, 1, 1;
L_0x2d16a90 .part L_0x2d15aa0, 2, 1;
L_0x2d16bf0 .part v0x2cdd2e0_0, 2, 1;
L_0x2d16da0 .part L_0x2d15aa0, 3, 1;
L_0x2d16f00 .part v0x2cdd2e0_0, 3, 1;
L_0x2d17100 .part L_0x2d15aa0, 4, 1;
L_0x2d17370 .part v0x2cdd2e0_0, 4, 1;
L_0x2d174e0 .part L_0x2d15aa0, 5, 1;
L_0x2d17640 .part v0x2cdd2e0_0, 5, 1;
L_0x2d17860 .part L_0x2d15aa0, 6, 1;
L_0x2d179c0 .part v0x2cdd2e0_0, 6, 1;
LS_0x2d17b30_0_0 .concat8 [ 1 1 1 1], L_0x2d16320, L_0x2d166c0, L_0x2d169d0, L_0x2d16ce0;
LS_0x2d17b30_0_4 .concat8 [ 1 1 1 1], L_0x2d17040, L_0x2d17470, L_0x2d177a0, L_0x2d17730;
L_0x2d17b30 .concat8 [ 4 4 0 0], LS_0x2d17b30_0_0, LS_0x2d17b30_0_4;
L_0x2d17ef0 .part L_0x2d15aa0, 7, 1;
L_0x2d180e0 .part v0x2cdd2e0_0, 7, 1;
S_0x2ae4bf0 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x2ae49b0;
 .timescale -9 -12;
P_0x2ae4e00 .param/l "i" 0 4 54, +C4<00>;
L_0x2d16320/d .functor AND 1, L_0x2d16430, L_0x2d16620, C4<1>, C4<1>;
L_0x2d16320 .delay 1 (30000,30000,30000) L_0x2d16320/d;
v0x2ae4ee0_0 .net *"_s0", 0 0, L_0x2d16430;  1 drivers
v0x2ae4fc0_0 .net *"_s1", 0 0, L_0x2d16620;  1 drivers
S_0x2ae50a0 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x2ae49b0;
 .timescale -9 -12;
P_0x2ae52b0 .param/l "i" 0 4 54, +C4<01>;
L_0x2d166c0/d .functor AND 1, L_0x2d16780, L_0x2d168e0, C4<1>, C4<1>;
L_0x2d166c0 .delay 1 (30000,30000,30000) L_0x2d166c0/d;
v0x2ae5370_0 .net *"_s0", 0 0, L_0x2d16780;  1 drivers
v0x2ae5450_0 .net *"_s1", 0 0, L_0x2d168e0;  1 drivers
S_0x2ae5530 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x2ae49b0;
 .timescale -9 -12;
P_0x2ae5770 .param/l "i" 0 4 54, +C4<010>;
L_0x2d169d0/d .functor AND 1, L_0x2d16a90, L_0x2d16bf0, C4<1>, C4<1>;
L_0x2d169d0 .delay 1 (30000,30000,30000) L_0x2d169d0/d;
v0x2ae5810_0 .net *"_s0", 0 0, L_0x2d16a90;  1 drivers
v0x2ae58f0_0 .net *"_s1", 0 0, L_0x2d16bf0;  1 drivers
S_0x2ae59d0 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x2ae49b0;
 .timescale -9 -12;
P_0x2ae5be0 .param/l "i" 0 4 54, +C4<011>;
L_0x2d16ce0/d .functor AND 1, L_0x2d16da0, L_0x2d16f00, C4<1>, C4<1>;
L_0x2d16ce0 .delay 1 (30000,30000,30000) L_0x2d16ce0/d;
v0x2ae5ca0_0 .net *"_s0", 0 0, L_0x2d16da0;  1 drivers
v0x2ae5d80_0 .net *"_s1", 0 0, L_0x2d16f00;  1 drivers
S_0x2ae5e60 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x2ae49b0;
 .timescale -9 -12;
P_0x2ae60c0 .param/l "i" 0 4 54, +C4<0100>;
L_0x2d17040/d .functor AND 1, L_0x2d17100, L_0x2d17370, C4<1>, C4<1>;
L_0x2d17040 .delay 1 (30000,30000,30000) L_0x2d17040/d;
v0x2ae6180_0 .net *"_s0", 0 0, L_0x2d17100;  1 drivers
v0x2ae6260_0 .net *"_s1", 0 0, L_0x2d17370;  1 drivers
S_0x2ae6340 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x2ae49b0;
 .timescale -9 -12;
P_0x2ae6550 .param/l "i" 0 4 54, +C4<0101>;
L_0x2d17470/d .functor AND 1, L_0x2d174e0, L_0x2d17640, C4<1>, C4<1>;
L_0x2d17470 .delay 1 (30000,30000,30000) L_0x2d17470/d;
v0x2ae6610_0 .net *"_s0", 0 0, L_0x2d174e0;  1 drivers
v0x2ae66f0_0 .net *"_s1", 0 0, L_0x2d17640;  1 drivers
S_0x2ae67d0 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x2ae49b0;
 .timescale -9 -12;
P_0x2ae69e0 .param/l "i" 0 4 54, +C4<0110>;
L_0x2d177a0/d .functor AND 1, L_0x2d17860, L_0x2d179c0, C4<1>, C4<1>;
L_0x2d177a0 .delay 1 (30000,30000,30000) L_0x2d177a0/d;
v0x2ae6aa0_0 .net *"_s0", 0 0, L_0x2d17860;  1 drivers
v0x2ae6b80_0 .net *"_s1", 0 0, L_0x2d179c0;  1 drivers
S_0x2ae6c60 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x2ae49b0;
 .timescale -9 -12;
P_0x2ae6e70 .param/l "i" 0 4 54, +C4<0111>;
L_0x2d17730/d .functor AND 1, L_0x2d17ef0, L_0x2d180e0, C4<1>, C4<1>;
L_0x2d17730 .delay 1 (30000,30000,30000) L_0x2d17730/d;
v0x2ae6f30_0 .net *"_s0", 0 0, L_0x2d17ef0;  1 drivers
v0x2ae7010_0 .net *"_s1", 0 0, L_0x2d180e0;  1 drivers
S_0x2ae7bd0 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x2ae4760;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x2d19b30/d .functor OR 1, L_0x2d19bf0, L_0x2d19da0, C4<0>, C4<0>;
L_0x2d19b30 .delay 1 (30000,30000,30000) L_0x2d19b30/d;
v0x2ae9720_0 .net *"_s10", 0 0, L_0x2d19bf0;  1 drivers
v0x2ae9800_0 .net *"_s12", 0 0, L_0x2d19da0;  1 drivers
v0x2ae98e0_0 .net "in", 7 0, L_0x2d17b30;  alias, 1 drivers
v0x2ae99b0_0 .net "ors", 1 0, L_0x2d19950;  1 drivers
v0x2ae9a70_0 .net "out", 0 0, L_0x2d19b30;  alias, 1 drivers
L_0x2d18d20 .part L_0x2d17b30, 0, 4;
L_0x2d19950 .concat8 [ 1 1 0 0], L_0x2d18a10, L_0x2d19640;
L_0x2d19a90 .part L_0x2d17b30, 4, 4;
L_0x2d19bf0 .part L_0x2d19950, 0, 1;
L_0x2d19da0 .part L_0x2d19950, 1, 1;
S_0x2ae7d90 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x2ae7bd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2d181d0/d .functor OR 1, L_0x2d18290, L_0x2d183f0, C4<0>, C4<0>;
L_0x2d181d0 .delay 1 (30000,30000,30000) L_0x2d181d0/d;
L_0x2d18620/d .functor OR 1, L_0x2d18730, L_0x2d18890, C4<0>, C4<0>;
L_0x2d18620 .delay 1 (30000,30000,30000) L_0x2d18620/d;
L_0x2d18a10/d .functor OR 1, L_0x2d18a80, L_0x2d18c30, C4<0>, C4<0>;
L_0x2d18a10 .delay 1 (30000,30000,30000) L_0x2d18a10/d;
v0x2ae7fe0_0 .net *"_s0", 0 0, L_0x2d181d0;  1 drivers
v0x2ae80e0_0 .net *"_s10", 0 0, L_0x2d18730;  1 drivers
v0x2ae81c0_0 .net *"_s12", 0 0, L_0x2d18890;  1 drivers
v0x2ae8280_0 .net *"_s14", 0 0, L_0x2d18a80;  1 drivers
v0x2ae8360_0 .net *"_s16", 0 0, L_0x2d18c30;  1 drivers
v0x2ae8490_0 .net *"_s3", 0 0, L_0x2d18290;  1 drivers
v0x2ae8570_0 .net *"_s5", 0 0, L_0x2d183f0;  1 drivers
v0x2ae8650_0 .net *"_s6", 0 0, L_0x2d18620;  1 drivers
v0x2ae8730_0 .net "in", 3 0, L_0x2d18d20;  1 drivers
v0x2ae88a0_0 .net "ors", 1 0, L_0x2d18530;  1 drivers
v0x2ae8980_0 .net "out", 0 0, L_0x2d18a10;  1 drivers
L_0x2d18290 .part L_0x2d18d20, 0, 1;
L_0x2d183f0 .part L_0x2d18d20, 1, 1;
L_0x2d18530 .concat8 [ 1 1 0 0], L_0x2d181d0, L_0x2d18620;
L_0x2d18730 .part L_0x2d18d20, 2, 1;
L_0x2d18890 .part L_0x2d18d20, 3, 1;
L_0x2d18a80 .part L_0x2d18530, 0, 1;
L_0x2d18c30 .part L_0x2d18530, 1, 1;
S_0x2ae8aa0 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x2ae7bd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2d18e50/d .functor OR 1, L_0x2d18ec0, L_0x2d19020, C4<0>, C4<0>;
L_0x2d18e50 .delay 1 (30000,30000,30000) L_0x2d18e50/d;
L_0x2d19250/d .functor OR 1, L_0x2d19360, L_0x2d194c0, C4<0>, C4<0>;
L_0x2d19250 .delay 1 (30000,30000,30000) L_0x2d19250/d;
L_0x2d19640/d .functor OR 1, L_0x2d196b0, L_0x2d19860, C4<0>, C4<0>;
L_0x2d19640 .delay 1 (30000,30000,30000) L_0x2d19640/d;
v0x2ae8c60_0 .net *"_s0", 0 0, L_0x2d18e50;  1 drivers
v0x2ae8d60_0 .net *"_s10", 0 0, L_0x2d19360;  1 drivers
v0x2ae8e40_0 .net *"_s12", 0 0, L_0x2d194c0;  1 drivers
v0x2ae8f00_0 .net *"_s14", 0 0, L_0x2d196b0;  1 drivers
v0x2ae8fe0_0 .net *"_s16", 0 0, L_0x2d19860;  1 drivers
v0x2ae9110_0 .net *"_s3", 0 0, L_0x2d18ec0;  1 drivers
v0x2ae91f0_0 .net *"_s5", 0 0, L_0x2d19020;  1 drivers
v0x2ae92d0_0 .net *"_s6", 0 0, L_0x2d19250;  1 drivers
v0x2ae93b0_0 .net "in", 3 0, L_0x2d19a90;  1 drivers
v0x2ae9520_0 .net "ors", 1 0, L_0x2d19160;  1 drivers
v0x2ae9600_0 .net "out", 0 0, L_0x2d19640;  1 drivers
L_0x2d18ec0 .part L_0x2d19a90, 0, 1;
L_0x2d19020 .part L_0x2d19a90, 1, 1;
L_0x2d19160 .concat8 [ 1 1 0 0], L_0x2d18e50, L_0x2d19250;
L_0x2d19360 .part L_0x2d19a90, 2, 1;
L_0x2d194c0 .part L_0x2d19a90, 3, 1;
L_0x2d196b0 .part L_0x2d19160, 0, 1;
L_0x2d19860 .part L_0x2d19160, 1, 1;
S_0x2ae9f10 .scope module, "sltGate" "slt" 4 164, 4 101 0, S_0x2add890;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x2d148e0/d .functor XNOR 1, L_0x2d1ea70, L_0x2d1eb10, C4<0>, C4<0>;
L_0x2d148e0 .delay 1 (20000,20000,20000) L_0x2d148e0/d;
L_0x2d14a60/d .functor AND 1, L_0x2d1ea70, L_0x2d136c0, C4<1>, C4<1>;
L_0x2d14a60 .delay 1 (30000,30000,30000) L_0x2d14a60/d;
L_0x2d14bc0/d .functor AND 1, L_0x2d148e0, L_0x2d1ebb0, C4<1>, C4<1>;
L_0x2d14bc0 .delay 1 (30000,30000,30000) L_0x2d14bc0/d;
L_0x2d14cd0/d .functor OR 1, L_0x2d14bc0, L_0x2d14a60, C4<0>, C4<0>;
L_0x2d14cd0 .delay 1 (30000,30000,30000) L_0x2d14cd0/d;
v0x2aea1c0_0 .net "a", 0 0, L_0x2d1ea70;  alias, 1 drivers
v0x2aea2b0_0 .net "a_", 0 0, L_0x2d09170;  alias, 1 drivers
v0x2aea370_0 .net "b", 0 0, L_0x2d1eb10;  alias, 1 drivers
v0x2aea460_0 .net "b_", 0 0, L_0x2d136c0;  alias, 1 drivers
v0x2aea500_0 .net "carryin", 0 0, L_0x2d1ebb0;  alias, 1 drivers
v0x2aea640_0 .net "eq", 0 0, L_0x2d148e0;  1 drivers
v0x2aea700_0 .net "lt", 0 0, L_0x2d14a60;  1 drivers
v0x2aea7c0_0 .net "out", 0 0, L_0x2d14cd0;  1 drivers
v0x2aea880_0 .net "w0", 0 0, L_0x2d14bc0;  1 drivers
S_0x2aeaad0 .scope module, "sub" "fullAdder" 4 158, 4 85 0, S_0x2add890;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x2d144c0/d .functor OR 1, L_0x2d14010, L_0x2aebd30, C4<0>, C4<0>;
L_0x2d144c0 .delay 1 (30000,30000,30000) L_0x2d144c0/d;
v0x2aeb8c0_0 .net "a", 0 0, L_0x2d1ea70;  alias, 1 drivers
v0x2aeba10_0 .net "b", 0 0, L_0x2d136c0;  alias, 1 drivers
v0x2aebad0_0 .net "c1", 0 0, L_0x2d14010;  1 drivers
v0x2aebb70_0 .net "c2", 0 0, L_0x2aebd30;  1 drivers
v0x2aebc40_0 .net "carryin", 0 0, L_0x2d1ebb0;  alias, 1 drivers
v0x2aebdc0_0 .net "carryout", 0 0, L_0x2d144c0;  1 drivers
v0x2aebe60_0 .net "s1", 0 0, L_0x2d13f50;  1 drivers
v0x2aebf00_0 .net "sum", 0 0, L_0x2d14170;  1 drivers
S_0x2aead20 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x2aeaad0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2d13f50/d .functor XOR 1, L_0x2d1ea70, L_0x2d136c0, C4<0>, C4<0>;
L_0x2d13f50 .delay 1 (30000,30000,30000) L_0x2d13f50/d;
L_0x2d14010/d .functor AND 1, L_0x2d1ea70, L_0x2d136c0, C4<1>, C4<1>;
L_0x2d14010 .delay 1 (30000,30000,30000) L_0x2d14010/d;
v0x2aeaf80_0 .net "a", 0 0, L_0x2d1ea70;  alias, 1 drivers
v0x2aeb040_0 .net "b", 0 0, L_0x2d136c0;  alias, 1 drivers
v0x2aeb100_0 .net "carryout", 0 0, L_0x2d14010;  alias, 1 drivers
v0x2aeb1a0_0 .net "sum", 0 0, L_0x2d13f50;  alias, 1 drivers
S_0x2aeb2d0 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x2aeaad0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2d14170/d .functor XOR 1, L_0x2d13f50, L_0x2d1ebb0, C4<0>, C4<0>;
L_0x2d14170 .delay 1 (30000,30000,30000) L_0x2d14170/d;
L_0x2aebd30/d .functor AND 1, L_0x2d13f50, L_0x2d1ebb0, C4<1>, C4<1>;
L_0x2aebd30 .delay 1 (30000,30000,30000) L_0x2aebd30/d;
v0x2aeb530_0 .net "a", 0 0, L_0x2d13f50;  alias, 1 drivers
v0x2aeb600_0 .net "b", 0 0, L_0x2d1ebb0;  alias, 1 drivers
v0x2aeb6a0_0 .net "carryout", 0 0, L_0x2aebd30;  alias, 1 drivers
v0x2aeb770_0 .net "sum", 0 0, L_0x2d14170;  alias, 1 drivers
S_0x2aedf90 .scope generate, "genblk2" "genblk2" 3 49, 3 49 0, S_0x2add5c0;
 .timescale -9 -12;
L_0x2ac6110b7698 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b76e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d13a80/d .functor OR 1, L_0x2ac6110b7698, L_0x2ac6110b76e0, C4<0>, C4<0>;
L_0x2d13a80 .delay 1 (30000,30000,30000) L_0x2d13a80/d;
v0x2aee180_0 .net/2u *"_s0", 0 0, L_0x2ac6110b7698;  1 drivers
v0x2aee260_0 .net/2u *"_s2", 0 0, L_0x2ac6110b76e0;  1 drivers
S_0x2aee340 .scope generate, "alu_slices[6]" "alu_slices[6]" 3 39, 3 39 0, S_0x26b20c0;
 .timescale -9 -12;
P_0x2aee550 .param/l "i" 0 3 39, +C4<0110>;
S_0x2aee610 .scope module, "alu1_inst" "alu1" 3 40, 4 142 0, S_0x2aee340;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x2d1ed90/d .functor NOT 1, L_0x2d29270, C4<0>, C4<0>, C4<0>;
L_0x2d1ed90 .delay 1 (10000,10000,10000) L_0x2d1ed90/d;
L_0x2d1eef0/d .functor NOT 1, L_0x2d294e0, C4<0>, C4<0>, C4<0>;
L_0x2d1eef0 .delay 1 (10000,10000,10000) L_0x2d1eef0/d;
L_0x2d1ff40/d .functor XOR 1, L_0x2d29270, L_0x2d294e0, C4<0>, C4<0>;
L_0x2d1ff40 .delay 1 (30000,30000,30000) L_0x2d1ff40/d;
L_0x2ac6110b7728 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b7770 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d20000/d .functor OR 1, L_0x2ac6110b7728, L_0x2ac6110b7770, C4<0>, C4<0>;
L_0x2d20000 .delay 1 (30000,30000,30000) L_0x2d20000/d;
L_0x2ac6110b77b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b7800 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d207a0/d .functor OR 1, L_0x2ac6110b77b8, L_0x2ac6110b7800, C4<0>, C4<0>;
L_0x2d207a0 .delay 1 (30000,30000,30000) L_0x2d207a0/d;
L_0x2d209a0/d .functor AND 1, L_0x2d29270, L_0x2d294e0, C4<1>, C4<1>;
L_0x2d209a0 .delay 1 (30000,30000,30000) L_0x2d209a0/d;
L_0x2ac6110b7848 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b7890 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d20a60/d .functor OR 1, L_0x2ac6110b7848, L_0x2ac6110b7890, C4<0>, C4<0>;
L_0x2d20a60 .delay 1 (30000,30000,30000) L_0x2d20a60/d;
L_0x2d20c60/d .functor NAND 1, L_0x2d29270, L_0x2d294e0, C4<1>, C4<1>;
L_0x2d20c60 .delay 1 (20000,20000,20000) L_0x2d20c60/d;
L_0x2ac6110b78d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b7920 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d20d70/d .functor OR 1, L_0x2ac6110b78d8, L_0x2ac6110b7920, C4<0>, C4<0>;
L_0x2d20d70 .delay 1 (30000,30000,30000) L_0x2d20d70/d;
L_0x2d20f20/d .functor NOR 1, L_0x2d29270, L_0x2d294e0, C4<0>, C4<0>;
L_0x2d20f20 .delay 1 (20000,20000,20000) L_0x2d20f20/d;
L_0x2ac6110b7968 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b79b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d211f0/d .functor OR 1, L_0x2ac6110b7968, L_0x2ac6110b79b0, C4<0>, C4<0>;
L_0x2d211f0 .delay 1 (30000,30000,30000) L_0x2d211f0/d;
L_0x2d215f0/d .functor OR 1, L_0x2d29270, L_0x2d294e0, C4<0>, C4<0>;
L_0x2d215f0 .delay 1 (30000,30000,30000) L_0x2d215f0/d;
L_0x2ac6110b79f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b7a40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d21a90/d .functor OR 1, L_0x2ac6110b79f8, L_0x2ac6110b7a40, C4<0>, C4<0>;
L_0x2d21a90 .delay 1 (30000,30000,30000) L_0x2d21a90/d;
L_0x2d29170/d .functor NOT 1, L_0x2d253d0, C4<0>, C4<0>, C4<0>;
L_0x2d29170 .delay 1 (10000,10000,10000) L_0x2d29170/d;
v0x2afcf40_0 .net "A", 0 0, L_0x2d29270;  1 drivers
v0x2afd000_0 .net "A_", 0 0, L_0x2d1ed90;  1 drivers
v0x2afd0c0_0 .net "B", 0 0, L_0x2d294e0;  1 drivers
v0x2afd190_0 .net "B_", 0 0, L_0x2d1eef0;  1 drivers
v0x2afd230_0 .net *"_s11", 0 0, L_0x2d20000;  1 drivers
v0x2afd320_0 .net/2s *"_s13", 0 0, L_0x2ac6110b7728;  1 drivers
v0x2afd3e0_0 .net/2s *"_s15", 0 0, L_0x2ac6110b7770;  1 drivers
v0x2afd4c0_0 .net *"_s19", 0 0, L_0x2d207a0;  1 drivers
v0x2afd5a0_0 .net/2s *"_s21", 0 0, L_0x2ac6110b77b8;  1 drivers
v0x2afd710_0 .net/2s *"_s23", 0 0, L_0x2ac6110b7800;  1 drivers
v0x2afd7f0_0 .net *"_s25", 0 0, L_0x2d209a0;  1 drivers
v0x2afd8d0_0 .net *"_s28", 0 0, L_0x2d20a60;  1 drivers
v0x2afd9b0_0 .net/2s *"_s30", 0 0, L_0x2ac6110b7848;  1 drivers
v0x2afda90_0 .net/2s *"_s32", 0 0, L_0x2ac6110b7890;  1 drivers
v0x2afdb70_0 .net *"_s34", 0 0, L_0x2d20c60;  1 drivers
v0x2afdc50_0 .net *"_s37", 0 0, L_0x2d20d70;  1 drivers
v0x2afdd30_0 .net/2s *"_s39", 0 0, L_0x2ac6110b78d8;  1 drivers
v0x2afdee0_0 .net/2s *"_s41", 0 0, L_0x2ac6110b7920;  1 drivers
v0x2afdf80_0 .net *"_s43", 0 0, L_0x2d20f20;  1 drivers
v0x2afe060_0 .net *"_s46", 0 0, L_0x2d211f0;  1 drivers
v0x2afe140_0 .net/2s *"_s48", 0 0, L_0x2ac6110b7968;  1 drivers
v0x2afe220_0 .net/2s *"_s50", 0 0, L_0x2ac6110b79b0;  1 drivers
v0x2afe300_0 .net *"_s52", 0 0, L_0x2d215f0;  1 drivers
v0x2afe3e0_0 .net *"_s56", 0 0, L_0x2d21a90;  1 drivers
v0x2afe4c0_0 .net/2s *"_s59", 0 0, L_0x2ac6110b79f8;  1 drivers
v0x2afe5a0_0 .net/2s *"_s61", 0 0, L_0x2ac6110b7a40;  1 drivers
v0x2afe680_0 .net *"_s8", 0 0, L_0x2d1ff40;  1 drivers
v0x2afe760_0 .net "carryin", 0 0, L_0x2d1ec50;  1 drivers
v0x2afe800_0 .net "carryout", 0 0, L_0x2d28e10;  1 drivers
v0x2afe8a0_0 .net "carryouts", 7 0, L_0x2d21700;  1 drivers
v0x2afe9b0_0 .net "command", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
v0x2afea70_0 .net "result", 0 0, L_0x2d253d0;  1 drivers
v0x2afeb60_0 .net "results", 7 0, L_0x2d213c0;  1 drivers
v0x2afde40_0 .net "zero", 0 0, L_0x2d29170;  1 drivers
LS_0x2d213c0_0_0 .concat8 [ 1 1 1 1], L_0x2d1f410, L_0x2d1fa40, L_0x2d1ff40, L_0x2d207a0;
LS_0x2d213c0_0_4 .concat8 [ 1 1 1 1], L_0x2d209a0, L_0x2d20c60, L_0x2d20f20, L_0x2d215f0;
L_0x2d213c0 .concat8 [ 4 4 0 0], LS_0x2d213c0_0_0, LS_0x2d213c0_0_4;
LS_0x2d21700_0_0 .concat8 [ 1 1 1 1], L_0x2d1f6c0, L_0x2d1fde0, L_0x2d20000, L_0x2d205f0;
LS_0x2d21700_0_4 .concat8 [ 1 1 1 1], L_0x2d20a60, L_0x2d20d70, L_0x2d211f0, L_0x2d21a90;
L_0x2d21700 .concat8 [ 4 4 0 0], LS_0x2d21700_0_0, LS_0x2d21700_0_4;
S_0x2aee890 .scope module, "adder" "fullAdder" 4 157, 4 85 0, S_0x2aee610;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x2d1f6c0/d .functor OR 1, L_0x2d1f1a0, L_0x2d1f560, C4<0>, C4<0>;
L_0x2d1f6c0 .delay 1 (30000,30000,30000) L_0x2d1f6c0/d;
v0x2aef6c0_0 .net "a", 0 0, L_0x2d29270;  alias, 1 drivers
v0x2aef780_0 .net "b", 0 0, L_0x2d294e0;  alias, 1 drivers
v0x2aef850_0 .net "c1", 0 0, L_0x2d1f1a0;  1 drivers
v0x2aef950_0 .net "c2", 0 0, L_0x2d1f560;  1 drivers
v0x2aefa20_0 .net "carryin", 0 0, L_0x2d1ec50;  alias, 1 drivers
v0x2aefb10_0 .net "carryout", 0 0, L_0x2d1f6c0;  1 drivers
v0x2aefbb0_0 .net "s1", 0 0, L_0x2d1f0e0;  1 drivers
v0x2aefca0_0 .net "sum", 0 0, L_0x2d1f410;  1 drivers
S_0x2aeeb00 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x2aee890;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2d1f0e0/d .functor XOR 1, L_0x2d29270, L_0x2d294e0, C4<0>, C4<0>;
L_0x2d1f0e0 .delay 1 (30000,30000,30000) L_0x2d1f0e0/d;
L_0x2d1f1a0/d .functor AND 1, L_0x2d29270, L_0x2d294e0, C4<1>, C4<1>;
L_0x2d1f1a0 .delay 1 (30000,30000,30000) L_0x2d1f1a0/d;
v0x2aeed60_0 .net "a", 0 0, L_0x2d29270;  alias, 1 drivers
v0x2aeee40_0 .net "b", 0 0, L_0x2d294e0;  alias, 1 drivers
v0x2aeef00_0 .net "carryout", 0 0, L_0x2d1f1a0;  alias, 1 drivers
v0x2aeefa0_0 .net "sum", 0 0, L_0x2d1f0e0;  alias, 1 drivers
S_0x2aef0e0 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x2aee890;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2d1f410/d .functor XOR 1, L_0x2d1f0e0, L_0x2d1ec50, C4<0>, C4<0>;
L_0x2d1f410 .delay 1 (30000,30000,30000) L_0x2d1f410/d;
L_0x2d1f560/d .functor AND 1, L_0x2d1f0e0, L_0x2d1ec50, C4<1>, C4<1>;
L_0x2d1f560 .delay 1 (30000,30000,30000) L_0x2d1f560/d;
v0x2aef340_0 .net "a", 0 0, L_0x2d1f0e0;  alias, 1 drivers
v0x2aef3e0_0 .net "b", 0 0, L_0x2d1ec50;  alias, 1 drivers
v0x2aef480_0 .net "carryout", 0 0, L_0x2d1f560;  alias, 1 drivers
v0x2aef550_0 .net "sum", 0 0, L_0x2d1f410;  alias, 1 drivers
S_0x2aefd70 .scope module, "cMux" "unaryMultiplexor" 4 176, 4 69 0, S_0x2aee610;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x2af5160_0 .net "ands", 7 0, L_0x2d26e10;  1 drivers
v0x2af5270_0 .net "in", 7 0, L_0x2d21700;  alias, 1 drivers
v0x2af5330_0 .net "out", 0 0, L_0x2d28e10;  alias, 1 drivers
v0x2af5400_0 .net "sel", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
S_0x2aeff90 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x2aefd70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x2af26c0_0 .net "A", 7 0, L_0x2d21700;  alias, 1 drivers
v0x2af27c0_0 .net "B", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
v0x2af2880_0 .net *"_s0", 0 0, L_0x2d25730;  1 drivers
v0x2af2940_0 .net *"_s12", 0 0, L_0x2d260a0;  1 drivers
v0x2af2a20_0 .net *"_s16", 0 0, L_0x2d26400;  1 drivers
v0x2af2b50_0 .net *"_s20", 0 0, L_0x2d267d0;  1 drivers
v0x2af2c30_0 .net *"_s24", 0 0, L_0x2d26b00;  1 drivers
v0x2af2d10_0 .net *"_s28", 0 0, L_0x2d26a90;  1 drivers
v0x2af2df0_0 .net *"_s4", 0 0, L_0x2d25a80;  1 drivers
v0x2af2f60_0 .net *"_s8", 0 0, L_0x2d25d90;  1 drivers
v0x2af3040_0 .net "out", 7 0, L_0x2d26e10;  alias, 1 drivers
L_0x2d257f0 .part L_0x2d21700, 0, 1;
L_0x2d259e0 .part v0x2cdd2e0_0, 0, 1;
L_0x2d25b40 .part L_0x2d21700, 1, 1;
L_0x2d25ca0 .part v0x2cdd2e0_0, 1, 1;
L_0x2d25e50 .part L_0x2d21700, 2, 1;
L_0x2d25fb0 .part v0x2cdd2e0_0, 2, 1;
L_0x2d26160 .part L_0x2d21700, 3, 1;
L_0x2d262c0 .part v0x2cdd2e0_0, 3, 1;
L_0x2d264c0 .part L_0x2d21700, 4, 1;
L_0x2d26730 .part v0x2cdd2e0_0, 4, 1;
L_0x2d26840 .part L_0x2d21700, 5, 1;
L_0x2d269a0 .part v0x2cdd2e0_0, 5, 1;
L_0x2d26bc0 .part L_0x2d21700, 6, 1;
L_0x2d26d20 .part v0x2cdd2e0_0, 6, 1;
LS_0x2d26e10_0_0 .concat8 [ 1 1 1 1], L_0x2d25730, L_0x2d25a80, L_0x2d25d90, L_0x2d260a0;
LS_0x2d26e10_0_4 .concat8 [ 1 1 1 1], L_0x2d26400, L_0x2d267d0, L_0x2d26b00, L_0x2d26a90;
L_0x2d26e10 .concat8 [ 4 4 0 0], LS_0x2d26e10_0_0, LS_0x2d26e10_0_4;
L_0x2d271d0 .part L_0x2d21700, 7, 1;
L_0x2d273c0 .part v0x2cdd2e0_0, 7, 1;
S_0x2af01f0 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x2aeff90;
 .timescale -9 -12;
P_0x2af0400 .param/l "i" 0 4 54, +C4<00>;
L_0x2d25730/d .functor AND 1, L_0x2d257f0, L_0x2d259e0, C4<1>, C4<1>;
L_0x2d25730 .delay 1 (30000,30000,30000) L_0x2d25730/d;
v0x2af04e0_0 .net *"_s0", 0 0, L_0x2d257f0;  1 drivers
v0x2af05c0_0 .net *"_s1", 0 0, L_0x2d259e0;  1 drivers
S_0x2af06a0 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x2aeff90;
 .timescale -9 -12;
P_0x2af08b0 .param/l "i" 0 4 54, +C4<01>;
L_0x2d25a80/d .functor AND 1, L_0x2d25b40, L_0x2d25ca0, C4<1>, C4<1>;
L_0x2d25a80 .delay 1 (30000,30000,30000) L_0x2d25a80/d;
v0x2af0970_0 .net *"_s0", 0 0, L_0x2d25b40;  1 drivers
v0x2af0a50_0 .net *"_s1", 0 0, L_0x2d25ca0;  1 drivers
S_0x2af0b30 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x2aeff90;
 .timescale -9 -12;
P_0x2af0d40 .param/l "i" 0 4 54, +C4<010>;
L_0x2d25d90/d .functor AND 1, L_0x2d25e50, L_0x2d25fb0, C4<1>, C4<1>;
L_0x2d25d90 .delay 1 (30000,30000,30000) L_0x2d25d90/d;
v0x2af0de0_0 .net *"_s0", 0 0, L_0x2d25e50;  1 drivers
v0x2af0ec0_0 .net *"_s1", 0 0, L_0x2d25fb0;  1 drivers
S_0x2af0fa0 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x2aeff90;
 .timescale -9 -12;
P_0x2af11b0 .param/l "i" 0 4 54, +C4<011>;
L_0x2d260a0/d .functor AND 1, L_0x2d26160, L_0x2d262c0, C4<1>, C4<1>;
L_0x2d260a0 .delay 1 (30000,30000,30000) L_0x2d260a0/d;
v0x2af1270_0 .net *"_s0", 0 0, L_0x2d26160;  1 drivers
v0x2af1350_0 .net *"_s1", 0 0, L_0x2d262c0;  1 drivers
S_0x2af1430 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x2aeff90;
 .timescale -9 -12;
P_0x2af1690 .param/l "i" 0 4 54, +C4<0100>;
L_0x2d26400/d .functor AND 1, L_0x2d264c0, L_0x2d26730, C4<1>, C4<1>;
L_0x2d26400 .delay 1 (30000,30000,30000) L_0x2d26400/d;
v0x2af1750_0 .net *"_s0", 0 0, L_0x2d264c0;  1 drivers
v0x2af1830_0 .net *"_s1", 0 0, L_0x2d26730;  1 drivers
S_0x2af1910 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x2aeff90;
 .timescale -9 -12;
P_0x2af1b20 .param/l "i" 0 4 54, +C4<0101>;
L_0x2d267d0/d .functor AND 1, L_0x2d26840, L_0x2d269a0, C4<1>, C4<1>;
L_0x2d267d0 .delay 1 (30000,30000,30000) L_0x2d267d0/d;
v0x2af1be0_0 .net *"_s0", 0 0, L_0x2d26840;  1 drivers
v0x2af1cc0_0 .net *"_s1", 0 0, L_0x2d269a0;  1 drivers
S_0x2af1da0 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x2aeff90;
 .timescale -9 -12;
P_0x2af1fb0 .param/l "i" 0 4 54, +C4<0110>;
L_0x2d26b00/d .functor AND 1, L_0x2d26bc0, L_0x2d26d20, C4<1>, C4<1>;
L_0x2d26b00 .delay 1 (30000,30000,30000) L_0x2d26b00/d;
v0x2af2070_0 .net *"_s0", 0 0, L_0x2d26bc0;  1 drivers
v0x2af2150_0 .net *"_s1", 0 0, L_0x2d26d20;  1 drivers
S_0x2af2230 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x2aeff90;
 .timescale -9 -12;
P_0x2af2440 .param/l "i" 0 4 54, +C4<0111>;
L_0x2d26a90/d .functor AND 1, L_0x2d271d0, L_0x2d273c0, C4<1>, C4<1>;
L_0x2d26a90 .delay 1 (30000,30000,30000) L_0x2d26a90/d;
v0x2af2500_0 .net *"_s0", 0 0, L_0x2d271d0;  1 drivers
v0x2af25e0_0 .net *"_s1", 0 0, L_0x2d273c0;  1 drivers
S_0x2af31a0 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x2aefd70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x2d28e10/d .functor OR 1, L_0x2d28ed0, L_0x2d29080, C4<0>, C4<0>;
L_0x2d28e10 .delay 1 (30000,30000,30000) L_0x2d28e10/d;
v0x2af4cf0_0 .net *"_s10", 0 0, L_0x2d28ed0;  1 drivers
v0x2af4dd0_0 .net *"_s12", 0 0, L_0x2d29080;  1 drivers
v0x2af4eb0_0 .net "in", 7 0, L_0x2d26e10;  alias, 1 drivers
v0x2af4f80_0 .net "ors", 1 0, L_0x2d28c30;  1 drivers
v0x2af5040_0 .net "out", 0 0, L_0x2d28e10;  alias, 1 drivers
L_0x2d28000 .part L_0x2d26e10, 0, 4;
L_0x2d28c30 .concat8 [ 1 1 0 0], L_0x2d27cf0, L_0x2d28920;
L_0x2d28d70 .part L_0x2d26e10, 4, 4;
L_0x2d28ed0 .part L_0x2d28c30, 0, 1;
L_0x2d29080 .part L_0x2d28c30, 1, 1;
S_0x2af3360 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x2af31a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2d274b0/d .functor OR 1, L_0x2d27570, L_0x2d276d0, C4<0>, C4<0>;
L_0x2d274b0 .delay 1 (30000,30000,30000) L_0x2d274b0/d;
L_0x2d27900/d .functor OR 1, L_0x2d27a10, L_0x2d27b70, C4<0>, C4<0>;
L_0x2d27900 .delay 1 (30000,30000,30000) L_0x2d27900/d;
L_0x2d27cf0/d .functor OR 1, L_0x2d27d60, L_0x2d27f10, C4<0>, C4<0>;
L_0x2d27cf0 .delay 1 (30000,30000,30000) L_0x2d27cf0/d;
v0x2af35b0_0 .net *"_s0", 0 0, L_0x2d274b0;  1 drivers
v0x2af36b0_0 .net *"_s10", 0 0, L_0x2d27a10;  1 drivers
v0x2af3790_0 .net *"_s12", 0 0, L_0x2d27b70;  1 drivers
v0x2af3850_0 .net *"_s14", 0 0, L_0x2d27d60;  1 drivers
v0x2af3930_0 .net *"_s16", 0 0, L_0x2d27f10;  1 drivers
v0x2af3a60_0 .net *"_s3", 0 0, L_0x2d27570;  1 drivers
v0x2af3b40_0 .net *"_s5", 0 0, L_0x2d276d0;  1 drivers
v0x2af3c20_0 .net *"_s6", 0 0, L_0x2d27900;  1 drivers
v0x2af3d00_0 .net "in", 3 0, L_0x2d28000;  1 drivers
v0x2af3e70_0 .net "ors", 1 0, L_0x2d27810;  1 drivers
v0x2af3f50_0 .net "out", 0 0, L_0x2d27cf0;  1 drivers
L_0x2d27570 .part L_0x2d28000, 0, 1;
L_0x2d276d0 .part L_0x2d28000, 1, 1;
L_0x2d27810 .concat8 [ 1 1 0 0], L_0x2d274b0, L_0x2d27900;
L_0x2d27a10 .part L_0x2d28000, 2, 1;
L_0x2d27b70 .part L_0x2d28000, 3, 1;
L_0x2d27d60 .part L_0x2d27810, 0, 1;
L_0x2d27f10 .part L_0x2d27810, 1, 1;
S_0x2af4070 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x2af31a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2d28130/d .functor OR 1, L_0x2d281a0, L_0x2d28300, C4<0>, C4<0>;
L_0x2d28130 .delay 1 (30000,30000,30000) L_0x2d28130/d;
L_0x2d28530/d .functor OR 1, L_0x2d28640, L_0x2d287a0, C4<0>, C4<0>;
L_0x2d28530 .delay 1 (30000,30000,30000) L_0x2d28530/d;
L_0x2d28920/d .functor OR 1, L_0x2d28990, L_0x2d28b40, C4<0>, C4<0>;
L_0x2d28920 .delay 1 (30000,30000,30000) L_0x2d28920/d;
v0x2af4230_0 .net *"_s0", 0 0, L_0x2d28130;  1 drivers
v0x2af4330_0 .net *"_s10", 0 0, L_0x2d28640;  1 drivers
v0x2af4410_0 .net *"_s12", 0 0, L_0x2d287a0;  1 drivers
v0x2af44d0_0 .net *"_s14", 0 0, L_0x2d28990;  1 drivers
v0x2af45b0_0 .net *"_s16", 0 0, L_0x2d28b40;  1 drivers
v0x2af46e0_0 .net *"_s3", 0 0, L_0x2d281a0;  1 drivers
v0x2af47c0_0 .net *"_s5", 0 0, L_0x2d28300;  1 drivers
v0x2af48a0_0 .net *"_s6", 0 0, L_0x2d28530;  1 drivers
v0x2af4980_0 .net "in", 3 0, L_0x2d28d70;  1 drivers
v0x2af4af0_0 .net "ors", 1 0, L_0x2d28440;  1 drivers
v0x2af4bd0_0 .net "out", 0 0, L_0x2d28920;  1 drivers
L_0x2d281a0 .part L_0x2d28d70, 0, 1;
L_0x2d28300 .part L_0x2d28d70, 1, 1;
L_0x2d28440 .concat8 [ 1 1 0 0], L_0x2d28130, L_0x2d28530;
L_0x2d28640 .part L_0x2d28d70, 2, 1;
L_0x2d287a0 .part L_0x2d28d70, 3, 1;
L_0x2d28990 .part L_0x2d28440, 0, 1;
L_0x2d28b40 .part L_0x2d28440, 1, 1;
S_0x2af54e0 .scope module, "resMux" "unaryMultiplexor" 4 175, 4 69 0, S_0x2aee610;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x2afab10_0 .net "ands", 7 0, L_0x2d233d0;  1 drivers
v0x2afac20_0 .net "in", 7 0, L_0x2d213c0;  alias, 1 drivers
v0x2aface0_0 .net "out", 0 0, L_0x2d253d0;  alias, 1 drivers
v0x2afadb0_0 .net "sel", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
S_0x2af5730 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x2af54e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x2af7e70_0 .net "A", 7 0, L_0x2d213c0;  alias, 1 drivers
v0x2af7f70_0 .net "B", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
v0x2ac2c00_0 .net *"_s0", 0 0, L_0x2d21c40;  1 drivers
v0x2ac2cc0_0 .net *"_s12", 0 0, L_0x2d22600;  1 drivers
v0x2af8440_0 .net *"_s16", 0 0, L_0x2d22960;  1 drivers
v0x2af8500_0 .net *"_s20", 0 0, L_0x2d22d90;  1 drivers
v0x2af85e0_0 .net *"_s24", 0 0, L_0x2d230c0;  1 drivers
v0x2af86c0_0 .net *"_s28", 0 0, L_0x2d23050;  1 drivers
v0x2af87a0_0 .net *"_s4", 0 0, L_0x2d21fe0;  1 drivers
v0x2af8910_0 .net *"_s8", 0 0, L_0x2d222f0;  1 drivers
v0x2af89f0_0 .net "out", 7 0, L_0x2d233d0;  alias, 1 drivers
L_0x2d21d50 .part L_0x2d213c0, 0, 1;
L_0x2d21f40 .part v0x2cdd2e0_0, 0, 1;
L_0x2d220a0 .part L_0x2d213c0, 1, 1;
L_0x2d22200 .part v0x2cdd2e0_0, 1, 1;
L_0x2d223b0 .part L_0x2d213c0, 2, 1;
L_0x2d22510 .part v0x2cdd2e0_0, 2, 1;
L_0x2d226c0 .part L_0x2d213c0, 3, 1;
L_0x2d22820 .part v0x2cdd2e0_0, 3, 1;
L_0x2d22a20 .part L_0x2d213c0, 4, 1;
L_0x2d22c90 .part v0x2cdd2e0_0, 4, 1;
L_0x2d22e00 .part L_0x2d213c0, 5, 1;
L_0x2d22f60 .part v0x2cdd2e0_0, 5, 1;
L_0x2d23180 .part L_0x2d213c0, 6, 1;
L_0x2d232e0 .part v0x2cdd2e0_0, 6, 1;
LS_0x2d233d0_0_0 .concat8 [ 1 1 1 1], L_0x2d21c40, L_0x2d21fe0, L_0x2d222f0, L_0x2d22600;
LS_0x2d233d0_0_4 .concat8 [ 1 1 1 1], L_0x2d22960, L_0x2d22d90, L_0x2d230c0, L_0x2d23050;
L_0x2d233d0 .concat8 [ 4 4 0 0], LS_0x2d233d0_0_0, LS_0x2d233d0_0_4;
L_0x2d23790 .part L_0x2d213c0, 7, 1;
L_0x2d23980 .part v0x2cdd2e0_0, 7, 1;
S_0x2af5970 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x2af5730;
 .timescale -9 -12;
P_0x2af5b80 .param/l "i" 0 4 54, +C4<00>;
L_0x2d21c40/d .functor AND 1, L_0x2d21d50, L_0x2d21f40, C4<1>, C4<1>;
L_0x2d21c40 .delay 1 (30000,30000,30000) L_0x2d21c40/d;
v0x2af5c60_0 .net *"_s0", 0 0, L_0x2d21d50;  1 drivers
v0x2af5d40_0 .net *"_s1", 0 0, L_0x2d21f40;  1 drivers
S_0x2af5e20 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x2af5730;
 .timescale -9 -12;
P_0x2af6030 .param/l "i" 0 4 54, +C4<01>;
L_0x2d21fe0/d .functor AND 1, L_0x2d220a0, L_0x2d22200, C4<1>, C4<1>;
L_0x2d21fe0 .delay 1 (30000,30000,30000) L_0x2d21fe0/d;
v0x2af60f0_0 .net *"_s0", 0 0, L_0x2d220a0;  1 drivers
v0x2af61d0_0 .net *"_s1", 0 0, L_0x2d22200;  1 drivers
S_0x2af62b0 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x2af5730;
 .timescale -9 -12;
P_0x2af64f0 .param/l "i" 0 4 54, +C4<010>;
L_0x2d222f0/d .functor AND 1, L_0x2d223b0, L_0x2d22510, C4<1>, C4<1>;
L_0x2d222f0 .delay 1 (30000,30000,30000) L_0x2d222f0/d;
v0x2af6590_0 .net *"_s0", 0 0, L_0x2d223b0;  1 drivers
v0x2af6670_0 .net *"_s1", 0 0, L_0x2d22510;  1 drivers
S_0x2af6750 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x2af5730;
 .timescale -9 -12;
P_0x2af6960 .param/l "i" 0 4 54, +C4<011>;
L_0x2d22600/d .functor AND 1, L_0x2d226c0, L_0x2d22820, C4<1>, C4<1>;
L_0x2d22600 .delay 1 (30000,30000,30000) L_0x2d22600/d;
v0x2af6a20_0 .net *"_s0", 0 0, L_0x2d226c0;  1 drivers
v0x2af6b00_0 .net *"_s1", 0 0, L_0x2d22820;  1 drivers
S_0x2af6be0 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x2af5730;
 .timescale -9 -12;
P_0x2af6e40 .param/l "i" 0 4 54, +C4<0100>;
L_0x2d22960/d .functor AND 1, L_0x2d22a20, L_0x2d22c90, C4<1>, C4<1>;
L_0x2d22960 .delay 1 (30000,30000,30000) L_0x2d22960/d;
v0x2af6f00_0 .net *"_s0", 0 0, L_0x2d22a20;  1 drivers
v0x2af6fe0_0 .net *"_s1", 0 0, L_0x2d22c90;  1 drivers
S_0x2af70c0 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x2af5730;
 .timescale -9 -12;
P_0x2af72d0 .param/l "i" 0 4 54, +C4<0101>;
L_0x2d22d90/d .functor AND 1, L_0x2d22e00, L_0x2d22f60, C4<1>, C4<1>;
L_0x2d22d90 .delay 1 (30000,30000,30000) L_0x2d22d90/d;
v0x2af7390_0 .net *"_s0", 0 0, L_0x2d22e00;  1 drivers
v0x2af7470_0 .net *"_s1", 0 0, L_0x2d22f60;  1 drivers
S_0x2af7550 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x2af5730;
 .timescale -9 -12;
P_0x2af7760 .param/l "i" 0 4 54, +C4<0110>;
L_0x2d230c0/d .functor AND 1, L_0x2d23180, L_0x2d232e0, C4<1>, C4<1>;
L_0x2d230c0 .delay 1 (30000,30000,30000) L_0x2d230c0/d;
v0x2af7820_0 .net *"_s0", 0 0, L_0x2d23180;  1 drivers
v0x2af7900_0 .net *"_s1", 0 0, L_0x2d232e0;  1 drivers
S_0x2af79e0 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x2af5730;
 .timescale -9 -12;
P_0x2af7bf0 .param/l "i" 0 4 54, +C4<0111>;
L_0x2d23050/d .functor AND 1, L_0x2d23790, L_0x2d23980, C4<1>, C4<1>;
L_0x2d23050 .delay 1 (30000,30000,30000) L_0x2d23050/d;
v0x2af7cb0_0 .net *"_s0", 0 0, L_0x2d23790;  1 drivers
v0x2af7d90_0 .net *"_s1", 0 0, L_0x2d23980;  1 drivers
S_0x2af8b50 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x2af54e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x2d253d0/d .functor OR 1, L_0x2d25490, L_0x2d25640, C4<0>, C4<0>;
L_0x2d253d0 .delay 1 (30000,30000,30000) L_0x2d253d0/d;
v0x2afa6a0_0 .net *"_s10", 0 0, L_0x2d25490;  1 drivers
v0x2afa780_0 .net *"_s12", 0 0, L_0x2d25640;  1 drivers
v0x2afa860_0 .net "in", 7 0, L_0x2d233d0;  alias, 1 drivers
v0x2afa930_0 .net "ors", 1 0, L_0x2d251f0;  1 drivers
v0x2afa9f0_0 .net "out", 0 0, L_0x2d253d0;  alias, 1 drivers
L_0x2d245c0 .part L_0x2d233d0, 0, 4;
L_0x2d251f0 .concat8 [ 1 1 0 0], L_0x2d242b0, L_0x2d24ee0;
L_0x2d25330 .part L_0x2d233d0, 4, 4;
L_0x2d25490 .part L_0x2d251f0, 0, 1;
L_0x2d25640 .part L_0x2d251f0, 1, 1;
S_0x2af8d10 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x2af8b50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2d23a70/d .functor OR 1, L_0x2d23b30, L_0x2d23c90, C4<0>, C4<0>;
L_0x2d23a70 .delay 1 (30000,30000,30000) L_0x2d23a70/d;
L_0x2d23ec0/d .functor OR 1, L_0x2d23fd0, L_0x2d24130, C4<0>, C4<0>;
L_0x2d23ec0 .delay 1 (30000,30000,30000) L_0x2d23ec0/d;
L_0x2d242b0/d .functor OR 1, L_0x2d24320, L_0x2d244d0, C4<0>, C4<0>;
L_0x2d242b0 .delay 1 (30000,30000,30000) L_0x2d242b0/d;
v0x2af8f60_0 .net *"_s0", 0 0, L_0x2d23a70;  1 drivers
v0x2af9060_0 .net *"_s10", 0 0, L_0x2d23fd0;  1 drivers
v0x2af9140_0 .net *"_s12", 0 0, L_0x2d24130;  1 drivers
v0x2af9200_0 .net *"_s14", 0 0, L_0x2d24320;  1 drivers
v0x2af92e0_0 .net *"_s16", 0 0, L_0x2d244d0;  1 drivers
v0x2af9410_0 .net *"_s3", 0 0, L_0x2d23b30;  1 drivers
v0x2af94f0_0 .net *"_s5", 0 0, L_0x2d23c90;  1 drivers
v0x2af95d0_0 .net *"_s6", 0 0, L_0x2d23ec0;  1 drivers
v0x2af96b0_0 .net "in", 3 0, L_0x2d245c0;  1 drivers
v0x2af9820_0 .net "ors", 1 0, L_0x2d23dd0;  1 drivers
v0x2af9900_0 .net "out", 0 0, L_0x2d242b0;  1 drivers
L_0x2d23b30 .part L_0x2d245c0, 0, 1;
L_0x2d23c90 .part L_0x2d245c0, 1, 1;
L_0x2d23dd0 .concat8 [ 1 1 0 0], L_0x2d23a70, L_0x2d23ec0;
L_0x2d23fd0 .part L_0x2d245c0, 2, 1;
L_0x2d24130 .part L_0x2d245c0, 3, 1;
L_0x2d24320 .part L_0x2d23dd0, 0, 1;
L_0x2d244d0 .part L_0x2d23dd0, 1, 1;
S_0x2af9a20 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x2af8b50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2d246f0/d .functor OR 1, L_0x2d24760, L_0x2d248c0, C4<0>, C4<0>;
L_0x2d246f0 .delay 1 (30000,30000,30000) L_0x2d246f0/d;
L_0x2d24af0/d .functor OR 1, L_0x2d24c00, L_0x2d24d60, C4<0>, C4<0>;
L_0x2d24af0 .delay 1 (30000,30000,30000) L_0x2d24af0/d;
L_0x2d24ee0/d .functor OR 1, L_0x2d24f50, L_0x2d25100, C4<0>, C4<0>;
L_0x2d24ee0 .delay 1 (30000,30000,30000) L_0x2d24ee0/d;
v0x2af9be0_0 .net *"_s0", 0 0, L_0x2d246f0;  1 drivers
v0x2af9ce0_0 .net *"_s10", 0 0, L_0x2d24c00;  1 drivers
v0x2af9dc0_0 .net *"_s12", 0 0, L_0x2d24d60;  1 drivers
v0x2af9e80_0 .net *"_s14", 0 0, L_0x2d24f50;  1 drivers
v0x2af9f60_0 .net *"_s16", 0 0, L_0x2d25100;  1 drivers
v0x2afa090_0 .net *"_s3", 0 0, L_0x2d24760;  1 drivers
v0x2afa170_0 .net *"_s5", 0 0, L_0x2d248c0;  1 drivers
v0x2afa250_0 .net *"_s6", 0 0, L_0x2d24af0;  1 drivers
v0x2afa330_0 .net "in", 3 0, L_0x2d25330;  1 drivers
v0x2afa4a0_0 .net "ors", 1 0, L_0x2d24a00;  1 drivers
v0x2afa580_0 .net "out", 0 0, L_0x2d24ee0;  1 drivers
L_0x2d24760 .part L_0x2d25330, 0, 1;
L_0x2d248c0 .part L_0x2d25330, 1, 1;
L_0x2d24a00 .concat8 [ 1 1 0 0], L_0x2d246f0, L_0x2d24af0;
L_0x2d24c00 .part L_0x2d25330, 2, 1;
L_0x2d24d60 .part L_0x2d25330, 3, 1;
L_0x2d24f50 .part L_0x2d24a00, 0, 1;
L_0x2d25100 .part L_0x2d24a00, 1, 1;
S_0x2afae90 .scope module, "sltGate" "slt" 4 164, 4 101 0, S_0x2aee610;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x2d20200/d .functor XNOR 1, L_0x2d29270, L_0x2d294e0, C4<0>, C4<0>;
L_0x2d20200 .delay 1 (20000,20000,20000) L_0x2d20200/d;
L_0x2d20380/d .functor AND 1, L_0x2d29270, L_0x2d1eef0, C4<1>, C4<1>;
L_0x2d20380 .delay 1 (30000,30000,30000) L_0x2d20380/d;
L_0x2d204e0/d .functor AND 1, L_0x2d20200, L_0x2d1ec50, C4<1>, C4<1>;
L_0x2d204e0 .delay 1 (30000,30000,30000) L_0x2d204e0/d;
L_0x2d205f0/d .functor OR 1, L_0x2d204e0, L_0x2d20380, C4<0>, C4<0>;
L_0x2d205f0 .delay 1 (30000,30000,30000) L_0x2d205f0/d;
v0x2afb140_0 .net "a", 0 0, L_0x2d29270;  alias, 1 drivers
v0x2afb230_0 .net "a_", 0 0, L_0x2d1ed90;  alias, 1 drivers
v0x2afb2f0_0 .net "b", 0 0, L_0x2d294e0;  alias, 1 drivers
v0x2afb3e0_0 .net "b_", 0 0, L_0x2d1eef0;  alias, 1 drivers
v0x2afb480_0 .net "carryin", 0 0, L_0x2d1ec50;  alias, 1 drivers
v0x2afb5c0_0 .net "eq", 0 0, L_0x2d20200;  1 drivers
v0x2afb680_0 .net "lt", 0 0, L_0x2d20380;  1 drivers
v0x2afb740_0 .net "out", 0 0, L_0x2d205f0;  1 drivers
v0x2afb800_0 .net "w0", 0 0, L_0x2d204e0;  1 drivers
S_0x2afba50 .scope module, "sub" "fullAdder" 4 158, 4 85 0, S_0x2aee610;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x2d1fde0/d .functor OR 1, L_0x2d1f8e0, L_0x2afccb0, C4<0>, C4<0>;
L_0x2d1fde0 .delay 1 (30000,30000,30000) L_0x2d1fde0/d;
v0x2afc840_0 .net "a", 0 0, L_0x2d29270;  alias, 1 drivers
v0x2afc990_0 .net "b", 0 0, L_0x2d1eef0;  alias, 1 drivers
v0x2afca50_0 .net "c1", 0 0, L_0x2d1f8e0;  1 drivers
v0x2afcaf0_0 .net "c2", 0 0, L_0x2afccb0;  1 drivers
v0x2afcbc0_0 .net "carryin", 0 0, L_0x2d1ec50;  alias, 1 drivers
v0x2afcd40_0 .net "carryout", 0 0, L_0x2d1fde0;  1 drivers
v0x2afcde0_0 .net "s1", 0 0, L_0x2d1f820;  1 drivers
v0x2afce80_0 .net "sum", 0 0, L_0x2d1fa40;  1 drivers
S_0x2afbca0 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x2afba50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2d1f820/d .functor XOR 1, L_0x2d29270, L_0x2d1eef0, C4<0>, C4<0>;
L_0x2d1f820 .delay 1 (30000,30000,30000) L_0x2d1f820/d;
L_0x2d1f8e0/d .functor AND 1, L_0x2d29270, L_0x2d1eef0, C4<1>, C4<1>;
L_0x2d1f8e0 .delay 1 (30000,30000,30000) L_0x2d1f8e0/d;
v0x2afbf00_0 .net "a", 0 0, L_0x2d29270;  alias, 1 drivers
v0x2afbfc0_0 .net "b", 0 0, L_0x2d1eef0;  alias, 1 drivers
v0x2afc080_0 .net "carryout", 0 0, L_0x2d1f8e0;  alias, 1 drivers
v0x2afc120_0 .net "sum", 0 0, L_0x2d1f820;  alias, 1 drivers
S_0x2afc250 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x2afba50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2d1fa40/d .functor XOR 1, L_0x2d1f820, L_0x2d1ec50, C4<0>, C4<0>;
L_0x2d1fa40 .delay 1 (30000,30000,30000) L_0x2d1fa40/d;
L_0x2afccb0/d .functor AND 1, L_0x2d1f820, L_0x2d1ec50, C4<1>, C4<1>;
L_0x2afccb0 .delay 1 (30000,30000,30000) L_0x2afccb0/d;
v0x2afc4b0_0 .net "a", 0 0, L_0x2d1f820;  alias, 1 drivers
v0x2afc580_0 .net "b", 0 0, L_0x2d1ec50;  alias, 1 drivers
v0x2afc620_0 .net "carryout", 0 0, L_0x2afccb0;  alias, 1 drivers
v0x2afc6f0_0 .net "sum", 0 0, L_0x2d1fa40;  alias, 1 drivers
S_0x2afef10 .scope generate, "genblk2" "genblk2" 3 49, 3 49 0, S_0x2aee340;
 .timescale -9 -12;
L_0x2ac6110b7a88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b7ad0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d1f3a0/d .functor OR 1, L_0x2ac6110b7a88, L_0x2ac6110b7ad0, C4<0>, C4<0>;
L_0x2d1f3a0 .delay 1 (30000,30000,30000) L_0x2d1f3a0/d;
v0x2aff100_0 .net/2u *"_s0", 0 0, L_0x2ac6110b7a88;  1 drivers
v0x2aff1e0_0 .net/2u *"_s2", 0 0, L_0x2ac6110b7ad0;  1 drivers
S_0x2aff2c0 .scope generate, "alu_slices[7]" "alu_slices[7]" 3 39, 3 39 0, S_0x26b20c0;
 .timescale -9 -12;
P_0x2aff4d0 .param/l "i" 0 3 39, +C4<0111>;
S_0x2aff590 .scope module, "alu1_inst" "alu1" 3 40, 4 142 0, S_0x2aff2c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x2d29790/d .functor NOT 1, L_0x2d33c00, C4<0>, C4<0>, C4<0>;
L_0x2d29790 .delay 1 (10000,10000,10000) L_0x2d29790/d;
L_0x2d298a0/d .functor NOT 1, L_0x2d29690, C4<0>, C4<0>, C4<0>;
L_0x2d298a0 .delay 1 (10000,10000,10000) L_0x2d298a0/d;
L_0x2d2a850/d .functor XOR 1, L_0x2d33c00, L_0x2d29690, C4<0>, C4<0>;
L_0x2d2a850 .delay 1 (30000,30000,30000) L_0x2d2a850/d;
L_0x2ac6110b7b18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b7b60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d2a910/d .functor OR 1, L_0x2ac6110b7b18, L_0x2ac6110b7b60, C4<0>, C4<0>;
L_0x2d2a910 .delay 1 (30000,30000,30000) L_0x2d2a910/d;
L_0x2ac6110b7ba8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b7bf0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d2b0b0/d .functor OR 1, L_0x2ac6110b7ba8, L_0x2ac6110b7bf0, C4<0>, C4<0>;
L_0x2d2b0b0 .delay 1 (30000,30000,30000) L_0x2d2b0b0/d;
L_0x2d2b2b0/d .functor AND 1, L_0x2d33c00, L_0x2d29690, C4<1>, C4<1>;
L_0x2d2b2b0 .delay 1 (30000,30000,30000) L_0x2d2b2b0/d;
L_0x2ac6110b7c38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b7c80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d2b370/d .functor OR 1, L_0x2ac6110b7c38, L_0x2ac6110b7c80, C4<0>, C4<0>;
L_0x2d2b370 .delay 1 (30000,30000,30000) L_0x2d2b370/d;
L_0x2d2b570/d .functor NAND 1, L_0x2d33c00, L_0x2d29690, C4<1>, C4<1>;
L_0x2d2b570 .delay 1 (20000,20000,20000) L_0x2d2b570/d;
L_0x2ac6110b7cc8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b7d10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d2b680/d .functor OR 1, L_0x2ac6110b7cc8, L_0x2ac6110b7d10, C4<0>, C4<0>;
L_0x2d2b680 .delay 1 (30000,30000,30000) L_0x2d2b680/d;
L_0x2d2b830/d .functor NOR 1, L_0x2d33c00, L_0x2d29690, C4<0>, C4<0>;
L_0x2d2b830 .delay 1 (20000,20000,20000) L_0x2d2b830/d;
L_0x2ac6110b7d58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b7da0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d2bb00/d .functor OR 1, L_0x2ac6110b7d58, L_0x2ac6110b7da0, C4<0>, C4<0>;
L_0x2d2bb00 .delay 1 (30000,30000,30000) L_0x2d2bb00/d;
L_0x2d2bf00/d .functor OR 1, L_0x2d33c00, L_0x2d29690, C4<0>, C4<0>;
L_0x2d2bf00 .delay 1 (30000,30000,30000) L_0x2d2bf00/d;
L_0x2ac6110b7de8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b7e30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d2c3a0/d .functor OR 1, L_0x2ac6110b7de8, L_0x2ac6110b7e30, C4<0>, C4<0>;
L_0x2d2c3a0 .delay 1 (30000,30000,30000) L_0x2d2c3a0/d;
L_0x2d33b00/d .functor NOT 1, L_0x2d2fd60, C4<0>, C4<0>, C4<0>;
L_0x2d33b00 .delay 1 (10000,10000,10000) L_0x2d33b00/d;
v0x2b0dcc0_0 .net "A", 0 0, L_0x2d33c00;  1 drivers
v0x2b0dd80_0 .net "A_", 0 0, L_0x2d29790;  1 drivers
v0x2b0de40_0 .net "B", 0 0, L_0x2d29690;  1 drivers
v0x2b0df10_0 .net "B_", 0 0, L_0x2d298a0;  1 drivers
v0x2b0dfb0_0 .net *"_s11", 0 0, L_0x2d2a910;  1 drivers
v0x2b0e0a0_0 .net/2s *"_s13", 0 0, L_0x2ac6110b7b18;  1 drivers
v0x2b0e160_0 .net/2s *"_s15", 0 0, L_0x2ac6110b7b60;  1 drivers
v0x2b0e240_0 .net *"_s19", 0 0, L_0x2d2b0b0;  1 drivers
v0x2b0e320_0 .net/2s *"_s21", 0 0, L_0x2ac6110b7ba8;  1 drivers
v0x2b0e490_0 .net/2s *"_s23", 0 0, L_0x2ac6110b7bf0;  1 drivers
v0x2b0e570_0 .net *"_s25", 0 0, L_0x2d2b2b0;  1 drivers
v0x2b0e650_0 .net *"_s28", 0 0, L_0x2d2b370;  1 drivers
v0x2b0e730_0 .net/2s *"_s30", 0 0, L_0x2ac6110b7c38;  1 drivers
v0x2b0e810_0 .net/2s *"_s32", 0 0, L_0x2ac6110b7c80;  1 drivers
v0x2b0e8f0_0 .net *"_s34", 0 0, L_0x2d2b570;  1 drivers
v0x2b0e9d0_0 .net *"_s37", 0 0, L_0x2d2b680;  1 drivers
v0x2b0eab0_0 .net/2s *"_s39", 0 0, L_0x2ac6110b7cc8;  1 drivers
v0x2b0ec60_0 .net/2s *"_s41", 0 0, L_0x2ac6110b7d10;  1 drivers
v0x2b0ed00_0 .net *"_s43", 0 0, L_0x2d2b830;  1 drivers
v0x2b0ede0_0 .net *"_s46", 0 0, L_0x2d2bb00;  1 drivers
v0x2b0eec0_0 .net/2s *"_s48", 0 0, L_0x2ac6110b7d58;  1 drivers
v0x2b0efa0_0 .net/2s *"_s50", 0 0, L_0x2ac6110b7da0;  1 drivers
v0x2b0f080_0 .net *"_s52", 0 0, L_0x2d2bf00;  1 drivers
v0x2b0f160_0 .net *"_s56", 0 0, L_0x2d2c3a0;  1 drivers
v0x2b0f240_0 .net/2s *"_s59", 0 0, L_0x2ac6110b7de8;  1 drivers
v0x2b0f320_0 .net/2s *"_s61", 0 0, L_0x2ac6110b7e30;  1 drivers
v0x2b0f400_0 .net *"_s8", 0 0, L_0x2d2a850;  1 drivers
v0x2b0f4e0_0 .net "carryin", 0 0, L_0x2d33e20;  1 drivers
v0x2b0f580_0 .net "carryout", 0 0, L_0x2d337a0;  1 drivers
v0x2b0f620_0 .net "carryouts", 7 0, L_0x2d2c010;  1 drivers
v0x2b0f730_0 .net "command", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
v0x2b0f7f0_0 .net "result", 0 0, L_0x2d2fd60;  1 drivers
v0x2b0f8e0_0 .net "results", 7 0, L_0x2d2bcd0;  1 drivers
v0x2b0ebc0_0 .net "zero", 0 0, L_0x2d33b00;  1 drivers
LS_0x2d2bcd0_0_0 .concat8 [ 1 1 1 1], L_0x2d29dc0, L_0x2d2a3a0, L_0x2d2a850, L_0x2d2b0b0;
LS_0x2d2bcd0_0_4 .concat8 [ 1 1 1 1], L_0x2d2b2b0, L_0x2d2b570, L_0x2d2b830, L_0x2d2bf00;
L_0x2d2bcd0 .concat8 [ 4 4 0 0], LS_0x2d2bcd0_0_0, LS_0x2d2bcd0_0_4;
LS_0x2d2c010_0_0 .concat8 [ 1 1 1 1], L_0x2d2a020, L_0x2d2a6f0, L_0x2d2a910, L_0x2d2af00;
LS_0x2d2c010_0_4 .concat8 [ 1 1 1 1], L_0x2d2b370, L_0x2d2b680, L_0x2d2bb00, L_0x2d2c3a0;
L_0x2d2c010 .concat8 [ 4 4 0 0], LS_0x2d2c010_0_0, LS_0x2d2c010_0_4;
S_0x2aff810 .scope module, "adder" "fullAdder" 4 157, 4 85 0, S_0x2aff590;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x2d2a020/d .functor OR 1, L_0x2d29b50, L_0x2d29f10, C4<0>, C4<0>;
L_0x2d2a020 .delay 1 (30000,30000,30000) L_0x2d2a020/d;
v0x2b00640_0 .net "a", 0 0, L_0x2d33c00;  alias, 1 drivers
v0x2b00700_0 .net "b", 0 0, L_0x2d29690;  alias, 1 drivers
v0x2b007d0_0 .net "c1", 0 0, L_0x2d29b50;  1 drivers
v0x2b008d0_0 .net "c2", 0 0, L_0x2d29f10;  1 drivers
v0x2b009a0_0 .net "carryin", 0 0, L_0x2d33e20;  alias, 1 drivers
v0x2b00a90_0 .net "carryout", 0 0, L_0x2d2a020;  1 drivers
v0x2b00b30_0 .net "s1", 0 0, L_0x2d29a90;  1 drivers
v0x2b00c20_0 .net "sum", 0 0, L_0x2d29dc0;  1 drivers
S_0x2affa80 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x2aff810;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2d29a90/d .functor XOR 1, L_0x2d33c00, L_0x2d29690, C4<0>, C4<0>;
L_0x2d29a90 .delay 1 (30000,30000,30000) L_0x2d29a90/d;
L_0x2d29b50/d .functor AND 1, L_0x2d33c00, L_0x2d29690, C4<1>, C4<1>;
L_0x2d29b50 .delay 1 (30000,30000,30000) L_0x2d29b50/d;
v0x2affce0_0 .net "a", 0 0, L_0x2d33c00;  alias, 1 drivers
v0x2affdc0_0 .net "b", 0 0, L_0x2d29690;  alias, 1 drivers
v0x2affe80_0 .net "carryout", 0 0, L_0x2d29b50;  alias, 1 drivers
v0x2afff20_0 .net "sum", 0 0, L_0x2d29a90;  alias, 1 drivers
S_0x2b00060 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x2aff810;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2d29dc0/d .functor XOR 1, L_0x2d29a90, L_0x2d33e20, C4<0>, C4<0>;
L_0x2d29dc0 .delay 1 (30000,30000,30000) L_0x2d29dc0/d;
L_0x2d29f10/d .functor AND 1, L_0x2d29a90, L_0x2d33e20, C4<1>, C4<1>;
L_0x2d29f10 .delay 1 (30000,30000,30000) L_0x2d29f10/d;
v0x2b002c0_0 .net "a", 0 0, L_0x2d29a90;  alias, 1 drivers
v0x2b00360_0 .net "b", 0 0, L_0x2d33e20;  alias, 1 drivers
v0x2b00400_0 .net "carryout", 0 0, L_0x2d29f10;  alias, 1 drivers
v0x2b004d0_0 .net "sum", 0 0, L_0x2d29dc0;  alias, 1 drivers
S_0x2b00cf0 .scope module, "cMux" "unaryMultiplexor" 4 176, 4 69 0, S_0x2aff590;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x2b060e0_0 .net "ands", 7 0, L_0x2d317a0;  1 drivers
v0x2b061f0_0 .net "in", 7 0, L_0x2d2c010;  alias, 1 drivers
v0x2b062b0_0 .net "out", 0 0, L_0x2d337a0;  alias, 1 drivers
v0x2b06380_0 .net "sel", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
S_0x2b00f10 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x2b00cf0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x2b03640_0 .net "A", 7 0, L_0x2d2c010;  alias, 1 drivers
v0x2b03740_0 .net "B", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
v0x2b03800_0 .net *"_s0", 0 0, L_0x2d300c0;  1 drivers
v0x2b038c0_0 .net *"_s12", 0 0, L_0x2d30a30;  1 drivers
v0x2b039a0_0 .net *"_s16", 0 0, L_0x2d30d90;  1 drivers
v0x2b03ad0_0 .net *"_s20", 0 0, L_0x2d31160;  1 drivers
v0x2b03bb0_0 .net *"_s24", 0 0, L_0x2d31490;  1 drivers
v0x2b03c90_0 .net *"_s28", 0 0, L_0x2d31420;  1 drivers
v0x2b03d70_0 .net *"_s4", 0 0, L_0x2d30410;  1 drivers
v0x2b03ee0_0 .net *"_s8", 0 0, L_0x2d30720;  1 drivers
v0x2b03fc0_0 .net "out", 7 0, L_0x2d317a0;  alias, 1 drivers
L_0x2d30180 .part L_0x2d2c010, 0, 1;
L_0x2d30370 .part v0x2cdd2e0_0, 0, 1;
L_0x2d304d0 .part L_0x2d2c010, 1, 1;
L_0x2d30630 .part v0x2cdd2e0_0, 1, 1;
L_0x2d307e0 .part L_0x2d2c010, 2, 1;
L_0x2d30940 .part v0x2cdd2e0_0, 2, 1;
L_0x2d30af0 .part L_0x2d2c010, 3, 1;
L_0x2d30c50 .part v0x2cdd2e0_0, 3, 1;
L_0x2d30e50 .part L_0x2d2c010, 4, 1;
L_0x2d310c0 .part v0x2cdd2e0_0, 4, 1;
L_0x2d311d0 .part L_0x2d2c010, 5, 1;
L_0x2d31330 .part v0x2cdd2e0_0, 5, 1;
L_0x2d31550 .part L_0x2d2c010, 6, 1;
L_0x2d316b0 .part v0x2cdd2e0_0, 6, 1;
LS_0x2d317a0_0_0 .concat8 [ 1 1 1 1], L_0x2d300c0, L_0x2d30410, L_0x2d30720, L_0x2d30a30;
LS_0x2d317a0_0_4 .concat8 [ 1 1 1 1], L_0x2d30d90, L_0x2d31160, L_0x2d31490, L_0x2d31420;
L_0x2d317a0 .concat8 [ 4 4 0 0], LS_0x2d317a0_0_0, LS_0x2d317a0_0_4;
L_0x2d31b60 .part L_0x2d2c010, 7, 1;
L_0x2d31d50 .part v0x2cdd2e0_0, 7, 1;
S_0x2b01170 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x2b00f10;
 .timescale -9 -12;
P_0x2b01380 .param/l "i" 0 4 54, +C4<00>;
L_0x2d300c0/d .functor AND 1, L_0x2d30180, L_0x2d30370, C4<1>, C4<1>;
L_0x2d300c0 .delay 1 (30000,30000,30000) L_0x2d300c0/d;
v0x2b01460_0 .net *"_s0", 0 0, L_0x2d30180;  1 drivers
v0x2b01540_0 .net *"_s1", 0 0, L_0x2d30370;  1 drivers
S_0x2b01620 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x2b00f10;
 .timescale -9 -12;
P_0x2b01830 .param/l "i" 0 4 54, +C4<01>;
L_0x2d30410/d .functor AND 1, L_0x2d304d0, L_0x2d30630, C4<1>, C4<1>;
L_0x2d30410 .delay 1 (30000,30000,30000) L_0x2d30410/d;
v0x2b018f0_0 .net *"_s0", 0 0, L_0x2d304d0;  1 drivers
v0x2b019d0_0 .net *"_s1", 0 0, L_0x2d30630;  1 drivers
S_0x2b01ab0 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x2b00f10;
 .timescale -9 -12;
P_0x2b01cc0 .param/l "i" 0 4 54, +C4<010>;
L_0x2d30720/d .functor AND 1, L_0x2d307e0, L_0x2d30940, C4<1>, C4<1>;
L_0x2d30720 .delay 1 (30000,30000,30000) L_0x2d30720/d;
v0x2b01d60_0 .net *"_s0", 0 0, L_0x2d307e0;  1 drivers
v0x2b01e40_0 .net *"_s1", 0 0, L_0x2d30940;  1 drivers
S_0x2b01f20 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x2b00f10;
 .timescale -9 -12;
P_0x2b02130 .param/l "i" 0 4 54, +C4<011>;
L_0x2d30a30/d .functor AND 1, L_0x2d30af0, L_0x2d30c50, C4<1>, C4<1>;
L_0x2d30a30 .delay 1 (30000,30000,30000) L_0x2d30a30/d;
v0x2b021f0_0 .net *"_s0", 0 0, L_0x2d30af0;  1 drivers
v0x2b022d0_0 .net *"_s1", 0 0, L_0x2d30c50;  1 drivers
S_0x2b023b0 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x2b00f10;
 .timescale -9 -12;
P_0x2b02610 .param/l "i" 0 4 54, +C4<0100>;
L_0x2d30d90/d .functor AND 1, L_0x2d30e50, L_0x2d310c0, C4<1>, C4<1>;
L_0x2d30d90 .delay 1 (30000,30000,30000) L_0x2d30d90/d;
v0x2b026d0_0 .net *"_s0", 0 0, L_0x2d30e50;  1 drivers
v0x2b027b0_0 .net *"_s1", 0 0, L_0x2d310c0;  1 drivers
S_0x2b02890 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x2b00f10;
 .timescale -9 -12;
P_0x2b02aa0 .param/l "i" 0 4 54, +C4<0101>;
L_0x2d31160/d .functor AND 1, L_0x2d311d0, L_0x2d31330, C4<1>, C4<1>;
L_0x2d31160 .delay 1 (30000,30000,30000) L_0x2d31160/d;
v0x2b02b60_0 .net *"_s0", 0 0, L_0x2d311d0;  1 drivers
v0x2b02c40_0 .net *"_s1", 0 0, L_0x2d31330;  1 drivers
S_0x2b02d20 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x2b00f10;
 .timescale -9 -12;
P_0x2b02f30 .param/l "i" 0 4 54, +C4<0110>;
L_0x2d31490/d .functor AND 1, L_0x2d31550, L_0x2d316b0, C4<1>, C4<1>;
L_0x2d31490 .delay 1 (30000,30000,30000) L_0x2d31490/d;
v0x2b02ff0_0 .net *"_s0", 0 0, L_0x2d31550;  1 drivers
v0x2b030d0_0 .net *"_s1", 0 0, L_0x2d316b0;  1 drivers
S_0x2b031b0 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x2b00f10;
 .timescale -9 -12;
P_0x2b033c0 .param/l "i" 0 4 54, +C4<0111>;
L_0x2d31420/d .functor AND 1, L_0x2d31b60, L_0x2d31d50, C4<1>, C4<1>;
L_0x2d31420 .delay 1 (30000,30000,30000) L_0x2d31420/d;
v0x2b03480_0 .net *"_s0", 0 0, L_0x2d31b60;  1 drivers
v0x2b03560_0 .net *"_s1", 0 0, L_0x2d31d50;  1 drivers
S_0x2b04120 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x2b00cf0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x2d337a0/d .functor OR 1, L_0x2d33860, L_0x2d33a10, C4<0>, C4<0>;
L_0x2d337a0 .delay 1 (30000,30000,30000) L_0x2d337a0/d;
v0x2b05c70_0 .net *"_s10", 0 0, L_0x2d33860;  1 drivers
v0x2b05d50_0 .net *"_s12", 0 0, L_0x2d33a10;  1 drivers
v0x2b05e30_0 .net "in", 7 0, L_0x2d317a0;  alias, 1 drivers
v0x2b05f00_0 .net "ors", 1 0, L_0x2d335c0;  1 drivers
v0x2b05fc0_0 .net "out", 0 0, L_0x2d337a0;  alias, 1 drivers
L_0x2d32990 .part L_0x2d317a0, 0, 4;
L_0x2d335c0 .concat8 [ 1 1 0 0], L_0x2d32680, L_0x2d332b0;
L_0x2d33700 .part L_0x2d317a0, 4, 4;
L_0x2d33860 .part L_0x2d335c0, 0, 1;
L_0x2d33a10 .part L_0x2d335c0, 1, 1;
S_0x2b042e0 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x2b04120;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2d31e40/d .functor OR 1, L_0x2d31f00, L_0x2d32060, C4<0>, C4<0>;
L_0x2d31e40 .delay 1 (30000,30000,30000) L_0x2d31e40/d;
L_0x2d32290/d .functor OR 1, L_0x2d323a0, L_0x2d32500, C4<0>, C4<0>;
L_0x2d32290 .delay 1 (30000,30000,30000) L_0x2d32290/d;
L_0x2d32680/d .functor OR 1, L_0x2d326f0, L_0x2d328a0, C4<0>, C4<0>;
L_0x2d32680 .delay 1 (30000,30000,30000) L_0x2d32680/d;
v0x2b04530_0 .net *"_s0", 0 0, L_0x2d31e40;  1 drivers
v0x2b04630_0 .net *"_s10", 0 0, L_0x2d323a0;  1 drivers
v0x2b04710_0 .net *"_s12", 0 0, L_0x2d32500;  1 drivers
v0x2b047d0_0 .net *"_s14", 0 0, L_0x2d326f0;  1 drivers
v0x2b048b0_0 .net *"_s16", 0 0, L_0x2d328a0;  1 drivers
v0x2b049e0_0 .net *"_s3", 0 0, L_0x2d31f00;  1 drivers
v0x2b04ac0_0 .net *"_s5", 0 0, L_0x2d32060;  1 drivers
v0x2b04ba0_0 .net *"_s6", 0 0, L_0x2d32290;  1 drivers
v0x2b04c80_0 .net "in", 3 0, L_0x2d32990;  1 drivers
v0x2b04df0_0 .net "ors", 1 0, L_0x2d321a0;  1 drivers
v0x2b04ed0_0 .net "out", 0 0, L_0x2d32680;  1 drivers
L_0x2d31f00 .part L_0x2d32990, 0, 1;
L_0x2d32060 .part L_0x2d32990, 1, 1;
L_0x2d321a0 .concat8 [ 1 1 0 0], L_0x2d31e40, L_0x2d32290;
L_0x2d323a0 .part L_0x2d32990, 2, 1;
L_0x2d32500 .part L_0x2d32990, 3, 1;
L_0x2d326f0 .part L_0x2d321a0, 0, 1;
L_0x2d328a0 .part L_0x2d321a0, 1, 1;
S_0x2b04ff0 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x2b04120;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2d32ac0/d .functor OR 1, L_0x2d32b30, L_0x2d32c90, C4<0>, C4<0>;
L_0x2d32ac0 .delay 1 (30000,30000,30000) L_0x2d32ac0/d;
L_0x2d32ec0/d .functor OR 1, L_0x2d32fd0, L_0x2d33130, C4<0>, C4<0>;
L_0x2d32ec0 .delay 1 (30000,30000,30000) L_0x2d32ec0/d;
L_0x2d332b0/d .functor OR 1, L_0x2d33320, L_0x2d334d0, C4<0>, C4<0>;
L_0x2d332b0 .delay 1 (30000,30000,30000) L_0x2d332b0/d;
v0x2b051b0_0 .net *"_s0", 0 0, L_0x2d32ac0;  1 drivers
v0x2b052b0_0 .net *"_s10", 0 0, L_0x2d32fd0;  1 drivers
v0x2b05390_0 .net *"_s12", 0 0, L_0x2d33130;  1 drivers
v0x2b05450_0 .net *"_s14", 0 0, L_0x2d33320;  1 drivers
v0x2b05530_0 .net *"_s16", 0 0, L_0x2d334d0;  1 drivers
v0x2b05660_0 .net *"_s3", 0 0, L_0x2d32b30;  1 drivers
v0x2b05740_0 .net *"_s5", 0 0, L_0x2d32c90;  1 drivers
v0x2b05820_0 .net *"_s6", 0 0, L_0x2d32ec0;  1 drivers
v0x2b05900_0 .net "in", 3 0, L_0x2d33700;  1 drivers
v0x2b05a70_0 .net "ors", 1 0, L_0x2d32dd0;  1 drivers
v0x2b05b50_0 .net "out", 0 0, L_0x2d332b0;  1 drivers
L_0x2d32b30 .part L_0x2d33700, 0, 1;
L_0x2d32c90 .part L_0x2d33700, 1, 1;
L_0x2d32dd0 .concat8 [ 1 1 0 0], L_0x2d32ac0, L_0x2d32ec0;
L_0x2d32fd0 .part L_0x2d33700, 2, 1;
L_0x2d33130 .part L_0x2d33700, 3, 1;
L_0x2d33320 .part L_0x2d32dd0, 0, 1;
L_0x2d334d0 .part L_0x2d32dd0, 1, 1;
S_0x2b06460 .scope module, "resMux" "unaryMultiplexor" 4 175, 4 69 0, S_0x2aff590;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x2b0b890_0 .net "ands", 7 0, L_0x2d2dd60;  1 drivers
v0x2b0b9a0_0 .net "in", 7 0, L_0x2d2bcd0;  alias, 1 drivers
v0x2b0ba60_0 .net "out", 0 0, L_0x2d2fd60;  alias, 1 drivers
v0x2b0bb30_0 .net "sel", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
S_0x2b066b0 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x2b06460;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x2b08df0_0 .net "A", 7 0, L_0x2d2bcd0;  alias, 1 drivers
v0x2b08ef0_0 .net "B", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
v0x2b08fb0_0 .net *"_s0", 0 0, L_0x2d2c550;  1 drivers
v0x2b09070_0 .net *"_s12", 0 0, L_0x2d2cf10;  1 drivers
v0x2b09150_0 .net *"_s16", 0 0, L_0x2d2d270;  1 drivers
v0x2b09280_0 .net *"_s20", 0 0, L_0x2d2d6a0;  1 drivers
v0x2b09360_0 .net *"_s24", 0 0, L_0x2d2d9d0;  1 drivers
v0x2b09440_0 .net *"_s28", 0 0, L_0x2d2d960;  1 drivers
v0x2b09520_0 .net *"_s4", 0 0, L_0x2d2c8f0;  1 drivers
v0x2b09690_0 .net *"_s8", 0 0, L_0x2d2cc00;  1 drivers
v0x2b09770_0 .net "out", 7 0, L_0x2d2dd60;  alias, 1 drivers
L_0x2d2c660 .part L_0x2d2bcd0, 0, 1;
L_0x2d2c850 .part v0x2cdd2e0_0, 0, 1;
L_0x2d2c9b0 .part L_0x2d2bcd0, 1, 1;
L_0x2d2cb10 .part v0x2cdd2e0_0, 1, 1;
L_0x2d2ccc0 .part L_0x2d2bcd0, 2, 1;
L_0x2d2ce20 .part v0x2cdd2e0_0, 2, 1;
L_0x2d2cfd0 .part L_0x2d2bcd0, 3, 1;
L_0x2d2d130 .part v0x2cdd2e0_0, 3, 1;
L_0x2d2d330 .part L_0x2d2bcd0, 4, 1;
L_0x2d2d5a0 .part v0x2cdd2e0_0, 4, 1;
L_0x2d2d710 .part L_0x2d2bcd0, 5, 1;
L_0x2d2d870 .part v0x2cdd2e0_0, 5, 1;
L_0x2d2da90 .part L_0x2d2bcd0, 6, 1;
L_0x2d2dbf0 .part v0x2cdd2e0_0, 6, 1;
LS_0x2d2dd60_0_0 .concat8 [ 1 1 1 1], L_0x2d2c550, L_0x2d2c8f0, L_0x2d2cc00, L_0x2d2cf10;
LS_0x2d2dd60_0_4 .concat8 [ 1 1 1 1], L_0x2d2d270, L_0x2d2d6a0, L_0x2d2d9d0, L_0x2d2d960;
L_0x2d2dd60 .concat8 [ 4 4 0 0], LS_0x2d2dd60_0_0, LS_0x2d2dd60_0_4;
L_0x2d2e120 .part L_0x2d2bcd0, 7, 1;
L_0x2d2e310 .part v0x2cdd2e0_0, 7, 1;
S_0x2b068f0 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x2b066b0;
 .timescale -9 -12;
P_0x2b06b00 .param/l "i" 0 4 54, +C4<00>;
L_0x2d2c550/d .functor AND 1, L_0x2d2c660, L_0x2d2c850, C4<1>, C4<1>;
L_0x2d2c550 .delay 1 (30000,30000,30000) L_0x2d2c550/d;
v0x2b06be0_0 .net *"_s0", 0 0, L_0x2d2c660;  1 drivers
v0x2b06cc0_0 .net *"_s1", 0 0, L_0x2d2c850;  1 drivers
S_0x2b06da0 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x2b066b0;
 .timescale -9 -12;
P_0x2b06fb0 .param/l "i" 0 4 54, +C4<01>;
L_0x2d2c8f0/d .functor AND 1, L_0x2d2c9b0, L_0x2d2cb10, C4<1>, C4<1>;
L_0x2d2c8f0 .delay 1 (30000,30000,30000) L_0x2d2c8f0/d;
v0x2b07070_0 .net *"_s0", 0 0, L_0x2d2c9b0;  1 drivers
v0x2b07150_0 .net *"_s1", 0 0, L_0x2d2cb10;  1 drivers
S_0x2b07230 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x2b066b0;
 .timescale -9 -12;
P_0x2b07470 .param/l "i" 0 4 54, +C4<010>;
L_0x2d2cc00/d .functor AND 1, L_0x2d2ccc0, L_0x2d2ce20, C4<1>, C4<1>;
L_0x2d2cc00 .delay 1 (30000,30000,30000) L_0x2d2cc00/d;
v0x2b07510_0 .net *"_s0", 0 0, L_0x2d2ccc0;  1 drivers
v0x2b075f0_0 .net *"_s1", 0 0, L_0x2d2ce20;  1 drivers
S_0x2b076d0 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x2b066b0;
 .timescale -9 -12;
P_0x2b078e0 .param/l "i" 0 4 54, +C4<011>;
L_0x2d2cf10/d .functor AND 1, L_0x2d2cfd0, L_0x2d2d130, C4<1>, C4<1>;
L_0x2d2cf10 .delay 1 (30000,30000,30000) L_0x2d2cf10/d;
v0x2b079a0_0 .net *"_s0", 0 0, L_0x2d2cfd0;  1 drivers
v0x2b07a80_0 .net *"_s1", 0 0, L_0x2d2d130;  1 drivers
S_0x2b07b60 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x2b066b0;
 .timescale -9 -12;
P_0x2b07dc0 .param/l "i" 0 4 54, +C4<0100>;
L_0x2d2d270/d .functor AND 1, L_0x2d2d330, L_0x2d2d5a0, C4<1>, C4<1>;
L_0x2d2d270 .delay 1 (30000,30000,30000) L_0x2d2d270/d;
v0x2b07e80_0 .net *"_s0", 0 0, L_0x2d2d330;  1 drivers
v0x2b07f60_0 .net *"_s1", 0 0, L_0x2d2d5a0;  1 drivers
S_0x2b08040 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x2b066b0;
 .timescale -9 -12;
P_0x2b08250 .param/l "i" 0 4 54, +C4<0101>;
L_0x2d2d6a0/d .functor AND 1, L_0x2d2d710, L_0x2d2d870, C4<1>, C4<1>;
L_0x2d2d6a0 .delay 1 (30000,30000,30000) L_0x2d2d6a0/d;
v0x2b08310_0 .net *"_s0", 0 0, L_0x2d2d710;  1 drivers
v0x2b083f0_0 .net *"_s1", 0 0, L_0x2d2d870;  1 drivers
S_0x2b084d0 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x2b066b0;
 .timescale -9 -12;
P_0x2b086e0 .param/l "i" 0 4 54, +C4<0110>;
L_0x2d2d9d0/d .functor AND 1, L_0x2d2da90, L_0x2d2dbf0, C4<1>, C4<1>;
L_0x2d2d9d0 .delay 1 (30000,30000,30000) L_0x2d2d9d0/d;
v0x2b087a0_0 .net *"_s0", 0 0, L_0x2d2da90;  1 drivers
v0x2b08880_0 .net *"_s1", 0 0, L_0x2d2dbf0;  1 drivers
S_0x2b08960 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x2b066b0;
 .timescale -9 -12;
P_0x2b08b70 .param/l "i" 0 4 54, +C4<0111>;
L_0x2d2d960/d .functor AND 1, L_0x2d2e120, L_0x2d2e310, C4<1>, C4<1>;
L_0x2d2d960 .delay 1 (30000,30000,30000) L_0x2d2d960/d;
v0x2b08c30_0 .net *"_s0", 0 0, L_0x2d2e120;  1 drivers
v0x2b08d10_0 .net *"_s1", 0 0, L_0x2d2e310;  1 drivers
S_0x2b098d0 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x2b06460;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x2d2fd60/d .functor OR 1, L_0x2d2fe20, L_0x2d2ffd0, C4<0>, C4<0>;
L_0x2d2fd60 .delay 1 (30000,30000,30000) L_0x2d2fd60/d;
v0x2b0b420_0 .net *"_s10", 0 0, L_0x2d2fe20;  1 drivers
v0x2b0b500_0 .net *"_s12", 0 0, L_0x2d2ffd0;  1 drivers
v0x2b0b5e0_0 .net "in", 7 0, L_0x2d2dd60;  alias, 1 drivers
v0x2b0b6b0_0 .net "ors", 1 0, L_0x2d2fb80;  1 drivers
v0x2b0b770_0 .net "out", 0 0, L_0x2d2fd60;  alias, 1 drivers
L_0x2d2ef50 .part L_0x2d2dd60, 0, 4;
L_0x2d2fb80 .concat8 [ 1 1 0 0], L_0x2d2ec40, L_0x2d2f870;
L_0x2d2fcc0 .part L_0x2d2dd60, 4, 4;
L_0x2d2fe20 .part L_0x2d2fb80, 0, 1;
L_0x2d2ffd0 .part L_0x2d2fb80, 1, 1;
S_0x2b09a90 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x2b098d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2d2e400/d .functor OR 1, L_0x2d2e4c0, L_0x2d2e620, C4<0>, C4<0>;
L_0x2d2e400 .delay 1 (30000,30000,30000) L_0x2d2e400/d;
L_0x2d2e850/d .functor OR 1, L_0x2d2e960, L_0x2d2eac0, C4<0>, C4<0>;
L_0x2d2e850 .delay 1 (30000,30000,30000) L_0x2d2e850/d;
L_0x2d2ec40/d .functor OR 1, L_0x2d2ecb0, L_0x2d2ee60, C4<0>, C4<0>;
L_0x2d2ec40 .delay 1 (30000,30000,30000) L_0x2d2ec40/d;
v0x2b09ce0_0 .net *"_s0", 0 0, L_0x2d2e400;  1 drivers
v0x2b09de0_0 .net *"_s10", 0 0, L_0x2d2e960;  1 drivers
v0x2b09ec0_0 .net *"_s12", 0 0, L_0x2d2eac0;  1 drivers
v0x2b09f80_0 .net *"_s14", 0 0, L_0x2d2ecb0;  1 drivers
v0x2b0a060_0 .net *"_s16", 0 0, L_0x2d2ee60;  1 drivers
v0x2b0a190_0 .net *"_s3", 0 0, L_0x2d2e4c0;  1 drivers
v0x2b0a270_0 .net *"_s5", 0 0, L_0x2d2e620;  1 drivers
v0x2b0a350_0 .net *"_s6", 0 0, L_0x2d2e850;  1 drivers
v0x2b0a430_0 .net "in", 3 0, L_0x2d2ef50;  1 drivers
v0x2b0a5a0_0 .net "ors", 1 0, L_0x2d2e760;  1 drivers
v0x2b0a680_0 .net "out", 0 0, L_0x2d2ec40;  1 drivers
L_0x2d2e4c0 .part L_0x2d2ef50, 0, 1;
L_0x2d2e620 .part L_0x2d2ef50, 1, 1;
L_0x2d2e760 .concat8 [ 1 1 0 0], L_0x2d2e400, L_0x2d2e850;
L_0x2d2e960 .part L_0x2d2ef50, 2, 1;
L_0x2d2eac0 .part L_0x2d2ef50, 3, 1;
L_0x2d2ecb0 .part L_0x2d2e760, 0, 1;
L_0x2d2ee60 .part L_0x2d2e760, 1, 1;
S_0x2b0a7a0 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x2b098d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2d2f080/d .functor OR 1, L_0x2d2f0f0, L_0x2d2f250, C4<0>, C4<0>;
L_0x2d2f080 .delay 1 (30000,30000,30000) L_0x2d2f080/d;
L_0x2d2f480/d .functor OR 1, L_0x2d2f590, L_0x2d2f6f0, C4<0>, C4<0>;
L_0x2d2f480 .delay 1 (30000,30000,30000) L_0x2d2f480/d;
L_0x2d2f870/d .functor OR 1, L_0x2d2f8e0, L_0x2d2fa90, C4<0>, C4<0>;
L_0x2d2f870 .delay 1 (30000,30000,30000) L_0x2d2f870/d;
v0x2b0a960_0 .net *"_s0", 0 0, L_0x2d2f080;  1 drivers
v0x2b0aa60_0 .net *"_s10", 0 0, L_0x2d2f590;  1 drivers
v0x2b0ab40_0 .net *"_s12", 0 0, L_0x2d2f6f0;  1 drivers
v0x2b0ac00_0 .net *"_s14", 0 0, L_0x2d2f8e0;  1 drivers
v0x2b0ace0_0 .net *"_s16", 0 0, L_0x2d2fa90;  1 drivers
v0x2b0ae10_0 .net *"_s3", 0 0, L_0x2d2f0f0;  1 drivers
v0x2b0aef0_0 .net *"_s5", 0 0, L_0x2d2f250;  1 drivers
v0x2b0afd0_0 .net *"_s6", 0 0, L_0x2d2f480;  1 drivers
v0x2b0b0b0_0 .net "in", 3 0, L_0x2d2fcc0;  1 drivers
v0x2b0b220_0 .net "ors", 1 0, L_0x2d2f390;  1 drivers
v0x2b0b300_0 .net "out", 0 0, L_0x2d2f870;  1 drivers
L_0x2d2f0f0 .part L_0x2d2fcc0, 0, 1;
L_0x2d2f250 .part L_0x2d2fcc0, 1, 1;
L_0x2d2f390 .concat8 [ 1 1 0 0], L_0x2d2f080, L_0x2d2f480;
L_0x2d2f590 .part L_0x2d2fcc0, 2, 1;
L_0x2d2f6f0 .part L_0x2d2fcc0, 3, 1;
L_0x2d2f8e0 .part L_0x2d2f390, 0, 1;
L_0x2d2fa90 .part L_0x2d2f390, 1, 1;
S_0x2b0bc10 .scope module, "sltGate" "slt" 4 164, 4 101 0, S_0x2aff590;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x2d2ab10/d .functor XNOR 1, L_0x2d33c00, L_0x2d29690, C4<0>, C4<0>;
L_0x2d2ab10 .delay 1 (20000,20000,20000) L_0x2d2ab10/d;
L_0x2d2ac90/d .functor AND 1, L_0x2d33c00, L_0x2d298a0, C4<1>, C4<1>;
L_0x2d2ac90 .delay 1 (30000,30000,30000) L_0x2d2ac90/d;
L_0x2d2adf0/d .functor AND 1, L_0x2d2ab10, L_0x2d33e20, C4<1>, C4<1>;
L_0x2d2adf0 .delay 1 (30000,30000,30000) L_0x2d2adf0/d;
L_0x2d2af00/d .functor OR 1, L_0x2d2adf0, L_0x2d2ac90, C4<0>, C4<0>;
L_0x2d2af00 .delay 1 (30000,30000,30000) L_0x2d2af00/d;
v0x2b0bec0_0 .net "a", 0 0, L_0x2d33c00;  alias, 1 drivers
v0x2b0bfb0_0 .net "a_", 0 0, L_0x2d29790;  alias, 1 drivers
v0x2b0c070_0 .net "b", 0 0, L_0x2d29690;  alias, 1 drivers
v0x2b0c160_0 .net "b_", 0 0, L_0x2d298a0;  alias, 1 drivers
v0x2b0c200_0 .net "carryin", 0 0, L_0x2d33e20;  alias, 1 drivers
v0x2b0c340_0 .net "eq", 0 0, L_0x2d2ab10;  1 drivers
v0x2b0c400_0 .net "lt", 0 0, L_0x2d2ac90;  1 drivers
v0x2b0c4c0_0 .net "out", 0 0, L_0x2d2af00;  1 drivers
v0x2b0c580_0 .net "w0", 0 0, L_0x2d2adf0;  1 drivers
S_0x2b0c7d0 .scope module, "sub" "fullAdder" 4 158, 4 85 0, S_0x2aff590;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x2d2a6f0/d .functor OR 1, L_0x2d2a240, L_0x2b0da30, C4<0>, C4<0>;
L_0x2d2a6f0 .delay 1 (30000,30000,30000) L_0x2d2a6f0/d;
v0x2b0d5c0_0 .net "a", 0 0, L_0x2d33c00;  alias, 1 drivers
v0x2b0d710_0 .net "b", 0 0, L_0x2d298a0;  alias, 1 drivers
v0x2b0d7d0_0 .net "c1", 0 0, L_0x2d2a240;  1 drivers
v0x2b0d870_0 .net "c2", 0 0, L_0x2b0da30;  1 drivers
v0x2b0d940_0 .net "carryin", 0 0, L_0x2d33e20;  alias, 1 drivers
v0x2b0dac0_0 .net "carryout", 0 0, L_0x2d2a6f0;  1 drivers
v0x2b0db60_0 .net "s1", 0 0, L_0x2d2a180;  1 drivers
v0x2b0dc00_0 .net "sum", 0 0, L_0x2d2a3a0;  1 drivers
S_0x2b0ca20 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x2b0c7d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2d2a180/d .functor XOR 1, L_0x2d33c00, L_0x2d298a0, C4<0>, C4<0>;
L_0x2d2a180 .delay 1 (30000,30000,30000) L_0x2d2a180/d;
L_0x2d2a240/d .functor AND 1, L_0x2d33c00, L_0x2d298a0, C4<1>, C4<1>;
L_0x2d2a240 .delay 1 (30000,30000,30000) L_0x2d2a240/d;
v0x2b0cc80_0 .net "a", 0 0, L_0x2d33c00;  alias, 1 drivers
v0x2b0cd40_0 .net "b", 0 0, L_0x2d298a0;  alias, 1 drivers
v0x2b0ce00_0 .net "carryout", 0 0, L_0x2d2a240;  alias, 1 drivers
v0x2b0cea0_0 .net "sum", 0 0, L_0x2d2a180;  alias, 1 drivers
S_0x2b0cfd0 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x2b0c7d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2d2a3a0/d .functor XOR 1, L_0x2d2a180, L_0x2d33e20, C4<0>, C4<0>;
L_0x2d2a3a0 .delay 1 (30000,30000,30000) L_0x2d2a3a0/d;
L_0x2b0da30/d .functor AND 1, L_0x2d2a180, L_0x2d33e20, C4<1>, C4<1>;
L_0x2b0da30 .delay 1 (30000,30000,30000) L_0x2b0da30/d;
v0x2b0d230_0 .net "a", 0 0, L_0x2d2a180;  alias, 1 drivers
v0x2b0d300_0 .net "b", 0 0, L_0x2d33e20;  alias, 1 drivers
v0x2b0d3a0_0 .net "carryout", 0 0, L_0x2b0da30;  alias, 1 drivers
v0x2b0d470_0 .net "sum", 0 0, L_0x2d2a3a0;  alias, 1 drivers
S_0x2b0fc90 .scope generate, "genblk2" "genblk2" 3 49, 3 49 0, S_0x2aff2c0;
 .timescale -9 -12;
L_0x2ac6110b7e78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b7ec0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d29d50/d .functor OR 1, L_0x2ac6110b7e78, L_0x2ac6110b7ec0, C4<0>, C4<0>;
L_0x2d29d50 .delay 1 (30000,30000,30000) L_0x2d29d50/d;
v0x2b0fe80_0 .net/2u *"_s0", 0 0, L_0x2ac6110b7e78;  1 drivers
v0x2b0ff60_0 .net/2u *"_s2", 0 0, L_0x2ac6110b7ec0;  1 drivers
S_0x2b10040 .scope generate, "alu_slices[8]" "alu_slices[8]" 3 39, 3 39 0, S_0x26b20c0;
 .timescale -9 -12;
P_0x2accb30 .param/l "i" 0 3 39, +C4<01000>;
S_0x2b10350 .scope module, "alu1_inst" "alu1" 3 40, 4 142 0, S_0x2b10040;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x2d33db0/d .functor NOT 1, L_0x2d3e4f0, C4<0>, C4<0>, C4<0>;
L_0x2d33db0 .delay 1 (10000,10000,10000) L_0x2d33db0/d;
L_0x2d34140/d .functor NOT 1, L_0x2d3e650, C4<0>, C4<0>, C4<0>;
L_0x2d34140 .delay 1 (10000,10000,10000) L_0x2d34140/d;
L_0x2d35140/d .functor XOR 1, L_0x2d3e4f0, L_0x2d3e650, C4<0>, C4<0>;
L_0x2d35140 .delay 1 (30000,30000,30000) L_0x2d35140/d;
L_0x2ac6110b7f08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b7f50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d35200/d .functor OR 1, L_0x2ac6110b7f08, L_0x2ac6110b7f50, C4<0>, C4<0>;
L_0x2d35200 .delay 1 (30000,30000,30000) L_0x2d35200/d;
L_0x2ac6110b7f98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b7fe0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d359a0/d .functor OR 1, L_0x2ac6110b7f98, L_0x2ac6110b7fe0, C4<0>, C4<0>;
L_0x2d359a0 .delay 1 (30000,30000,30000) L_0x2d359a0/d;
L_0x2d35ba0/d .functor AND 1, L_0x2d3e4f0, L_0x2d3e650, C4<1>, C4<1>;
L_0x2d35ba0 .delay 1 (30000,30000,30000) L_0x2d35ba0/d;
L_0x2ac6110b8028 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b8070 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d35c60/d .functor OR 1, L_0x2ac6110b8028, L_0x2ac6110b8070, C4<0>, C4<0>;
L_0x2d35c60 .delay 1 (30000,30000,30000) L_0x2d35c60/d;
L_0x2d35e60/d .functor NAND 1, L_0x2d3e4f0, L_0x2d3e650, C4<1>, C4<1>;
L_0x2d35e60 .delay 1 (20000,20000,20000) L_0x2d35e60/d;
L_0x2ac6110b80b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b8100 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d35f70/d .functor OR 1, L_0x2ac6110b80b8, L_0x2ac6110b8100, C4<0>, C4<0>;
L_0x2d35f70 .delay 1 (30000,30000,30000) L_0x2d35f70/d;
L_0x2d36120/d .functor NOR 1, L_0x2d3e4f0, L_0x2d3e650, C4<0>, C4<0>;
L_0x2d36120 .delay 1 (20000,20000,20000) L_0x2d36120/d;
L_0x2ac6110b8148 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b8190 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d363f0/d .functor OR 1, L_0x2ac6110b8148, L_0x2ac6110b8190, C4<0>, C4<0>;
L_0x2d363f0 .delay 1 (30000,30000,30000) L_0x2d363f0/d;
L_0x2d367f0/d .functor OR 1, L_0x2d3e4f0, L_0x2d3e650, C4<0>, C4<0>;
L_0x2d367f0 .delay 1 (30000,30000,30000) L_0x2d367f0/d;
L_0x2ac6110b81d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b8220 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d36c90/d .functor OR 1, L_0x2ac6110b81d8, L_0x2ac6110b8220, C4<0>, C4<0>;
L_0x2d36c90 .delay 1 (30000,30000,30000) L_0x2d36c90/d;
L_0x2d3e3f0/d .functor NOT 1, L_0x2d3a650, C4<0>, C4<0>, C4<0>;
L_0x2d3e3f0 .delay 1 (10000,10000,10000) L_0x2d3e3f0/d;
v0x2b1ea90_0 .net "A", 0 0, L_0x2d3e4f0;  1 drivers
v0x2b1eb50_0 .net "A_", 0 0, L_0x2d33db0;  1 drivers
v0x2b1ec10_0 .net "B", 0 0, L_0x2d3e650;  1 drivers
v0x2b1ece0_0 .net "B_", 0 0, L_0x2d34140;  1 drivers
v0x2b1ed80_0 .net *"_s11", 0 0, L_0x2d35200;  1 drivers
v0x2b1ee70_0 .net/2s *"_s13", 0 0, L_0x2ac6110b7f08;  1 drivers
v0x2b1ef30_0 .net/2s *"_s15", 0 0, L_0x2ac6110b7f50;  1 drivers
v0x2b1f010_0 .net *"_s19", 0 0, L_0x2d359a0;  1 drivers
v0x2b1f0f0_0 .net/2s *"_s21", 0 0, L_0x2ac6110b7f98;  1 drivers
v0x2b1f260_0 .net/2s *"_s23", 0 0, L_0x2ac6110b7fe0;  1 drivers
v0x2b1f340_0 .net *"_s25", 0 0, L_0x2d35ba0;  1 drivers
v0x2b1f420_0 .net *"_s28", 0 0, L_0x2d35c60;  1 drivers
v0x2b1f500_0 .net/2s *"_s30", 0 0, L_0x2ac6110b8028;  1 drivers
v0x2b1f5e0_0 .net/2s *"_s32", 0 0, L_0x2ac6110b8070;  1 drivers
v0x2b1f6c0_0 .net *"_s34", 0 0, L_0x2d35e60;  1 drivers
v0x2b1f7a0_0 .net *"_s37", 0 0, L_0x2d35f70;  1 drivers
v0x2b1f880_0 .net/2s *"_s39", 0 0, L_0x2ac6110b80b8;  1 drivers
v0x2b1fa30_0 .net/2s *"_s41", 0 0, L_0x2ac6110b8100;  1 drivers
v0x2b1fad0_0 .net *"_s43", 0 0, L_0x2d36120;  1 drivers
v0x2b1fbb0_0 .net *"_s46", 0 0, L_0x2d363f0;  1 drivers
v0x2b1fc90_0 .net/2s *"_s48", 0 0, L_0x2ac6110b8148;  1 drivers
v0x2b1fd70_0 .net/2s *"_s50", 0 0, L_0x2ac6110b8190;  1 drivers
v0x2b1fe50_0 .net *"_s52", 0 0, L_0x2d367f0;  1 drivers
v0x2b1ff30_0 .net *"_s56", 0 0, L_0x2d36c90;  1 drivers
v0x2b20010_0 .net/2s *"_s59", 0 0, L_0x2ac6110b81d8;  1 drivers
v0x2b200f0_0 .net/2s *"_s61", 0 0, L_0x2ac6110b8220;  1 drivers
v0x2b201d0_0 .net *"_s8", 0 0, L_0x2d35140;  1 drivers
v0x2b202b0_0 .net "carryin", 0 0, L_0x2d33fd0;  1 drivers
v0x2b20350_0 .net "carryout", 0 0, L_0x2d3e090;  1 drivers
v0x2b203f0_0 .net "carryouts", 7 0, L_0x2d36900;  1 drivers
v0x2b20500_0 .net "command", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
v0x2b205c0_0 .net "result", 0 0, L_0x2d3a650;  1 drivers
v0x2b206b0_0 .net "results", 7 0, L_0x2d365c0;  1 drivers
v0x2b1f990_0 .net "zero", 0 0, L_0x2d3e3f0;  1 drivers
LS_0x2d365c0_0_0 .concat8 [ 1 1 1 1], L_0x2d34660, L_0x2d34c90, L_0x2d35140, L_0x2d359a0;
LS_0x2d365c0_0_4 .concat8 [ 1 1 1 1], L_0x2d35ba0, L_0x2d35e60, L_0x2d36120, L_0x2d367f0;
L_0x2d365c0 .concat8 [ 4 4 0 0], LS_0x2d365c0_0_0, LS_0x2d365c0_0_4;
LS_0x2d36900_0_0 .concat8 [ 1 1 1 1], L_0x2d34910, L_0x2d34fe0, L_0x2d35200, L_0x2d357f0;
LS_0x2d36900_0_4 .concat8 [ 1 1 1 1], L_0x2d35c60, L_0x2d35f70, L_0x2d363f0, L_0x2d36c90;
L_0x2d36900 .concat8 [ 4 4 0 0], LS_0x2d36900_0_0, LS_0x2d36900_0_4;
S_0x2b105d0 .scope module, "adder" "fullAdder" 4 157, 4 85 0, S_0x2b10350;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x2d34910/d .functor OR 1, L_0x2d343f0, L_0x2d347b0, C4<0>, C4<0>;
L_0x2d34910 .delay 1 (30000,30000,30000) L_0x2d34910/d;
v0x2b11400_0 .net "a", 0 0, L_0x2d3e4f0;  alias, 1 drivers
v0x2b114c0_0 .net "b", 0 0, L_0x2d3e650;  alias, 1 drivers
v0x2b11590_0 .net "c1", 0 0, L_0x2d343f0;  1 drivers
v0x2b11690_0 .net "c2", 0 0, L_0x2d347b0;  1 drivers
v0x2b11760_0 .net "carryin", 0 0, L_0x2d33fd0;  alias, 1 drivers
v0x2b11850_0 .net "carryout", 0 0, L_0x2d34910;  1 drivers
v0x2b118f0_0 .net "s1", 0 0, L_0x2d34330;  1 drivers
v0x2b119e0_0 .net "sum", 0 0, L_0x2d34660;  1 drivers
S_0x2b10840 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x2b105d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2d34330/d .functor XOR 1, L_0x2d3e4f0, L_0x2d3e650, C4<0>, C4<0>;
L_0x2d34330 .delay 1 (30000,30000,30000) L_0x2d34330/d;
L_0x2d343f0/d .functor AND 1, L_0x2d3e4f0, L_0x2d3e650, C4<1>, C4<1>;
L_0x2d343f0 .delay 1 (30000,30000,30000) L_0x2d343f0/d;
v0x2b10aa0_0 .net "a", 0 0, L_0x2d3e4f0;  alias, 1 drivers
v0x2b10b80_0 .net "b", 0 0, L_0x2d3e650;  alias, 1 drivers
v0x2b10c40_0 .net "carryout", 0 0, L_0x2d343f0;  alias, 1 drivers
v0x2b10ce0_0 .net "sum", 0 0, L_0x2d34330;  alias, 1 drivers
S_0x2b10e20 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x2b105d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2d34660/d .functor XOR 1, L_0x2d34330, L_0x2d33fd0, C4<0>, C4<0>;
L_0x2d34660 .delay 1 (30000,30000,30000) L_0x2d34660/d;
L_0x2d347b0/d .functor AND 1, L_0x2d34330, L_0x2d33fd0, C4<1>, C4<1>;
L_0x2d347b0 .delay 1 (30000,30000,30000) L_0x2d347b0/d;
v0x2b11080_0 .net "a", 0 0, L_0x2d34330;  alias, 1 drivers
v0x2b11120_0 .net "b", 0 0, L_0x2d33fd0;  alias, 1 drivers
v0x2b111c0_0 .net "carryout", 0 0, L_0x2d347b0;  alias, 1 drivers
v0x2b11290_0 .net "sum", 0 0, L_0x2d34660;  alias, 1 drivers
S_0x2b11ab0 .scope module, "cMux" "unaryMultiplexor" 4 176, 4 69 0, S_0x2b10350;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x2b16ea0_0 .net "ands", 7 0, L_0x2d3c090;  1 drivers
v0x2b16fb0_0 .net "in", 7 0, L_0x2d36900;  alias, 1 drivers
v0x2b17070_0 .net "out", 0 0, L_0x2d3e090;  alias, 1 drivers
v0x2b17140_0 .net "sel", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
S_0x2b11cd0 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x2b11ab0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x2b14400_0 .net "A", 7 0, L_0x2d36900;  alias, 1 drivers
v0x2b14500_0 .net "B", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
v0x2b145c0_0 .net *"_s0", 0 0, L_0x2d3a9b0;  1 drivers
v0x2b14680_0 .net *"_s12", 0 0, L_0x2d3b320;  1 drivers
v0x2b14760_0 .net *"_s16", 0 0, L_0x2d3b680;  1 drivers
v0x2b14890_0 .net *"_s20", 0 0, L_0x2d3ba50;  1 drivers
v0x2b14970_0 .net *"_s24", 0 0, L_0x2d3bd80;  1 drivers
v0x2b14a50_0 .net *"_s28", 0 0, L_0x2d3bd10;  1 drivers
v0x2b14b30_0 .net *"_s4", 0 0, L_0x2d3ad00;  1 drivers
v0x2b14ca0_0 .net *"_s8", 0 0, L_0x2d3b010;  1 drivers
v0x2b14d80_0 .net "out", 7 0, L_0x2d3c090;  alias, 1 drivers
L_0x2d3aa70 .part L_0x2d36900, 0, 1;
L_0x2d3ac60 .part v0x2cdd2e0_0, 0, 1;
L_0x2d3adc0 .part L_0x2d36900, 1, 1;
L_0x2d3af20 .part v0x2cdd2e0_0, 1, 1;
L_0x2d3b0d0 .part L_0x2d36900, 2, 1;
L_0x2d3b230 .part v0x2cdd2e0_0, 2, 1;
L_0x2d3b3e0 .part L_0x2d36900, 3, 1;
L_0x2d3b540 .part v0x2cdd2e0_0, 3, 1;
L_0x2d3b740 .part L_0x2d36900, 4, 1;
L_0x2d3b9b0 .part v0x2cdd2e0_0, 4, 1;
L_0x2d3bac0 .part L_0x2d36900, 5, 1;
L_0x2d3bc20 .part v0x2cdd2e0_0, 5, 1;
L_0x2d3be40 .part L_0x2d36900, 6, 1;
L_0x2d3bfa0 .part v0x2cdd2e0_0, 6, 1;
LS_0x2d3c090_0_0 .concat8 [ 1 1 1 1], L_0x2d3a9b0, L_0x2d3ad00, L_0x2d3b010, L_0x2d3b320;
LS_0x2d3c090_0_4 .concat8 [ 1 1 1 1], L_0x2d3b680, L_0x2d3ba50, L_0x2d3bd80, L_0x2d3bd10;
L_0x2d3c090 .concat8 [ 4 4 0 0], LS_0x2d3c090_0_0, LS_0x2d3c090_0_4;
L_0x2d3c450 .part L_0x2d36900, 7, 1;
L_0x2d3c640 .part v0x2cdd2e0_0, 7, 1;
S_0x2b11f30 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x2b11cd0;
 .timescale -9 -12;
P_0x2b12140 .param/l "i" 0 4 54, +C4<00>;
L_0x2d3a9b0/d .functor AND 1, L_0x2d3aa70, L_0x2d3ac60, C4<1>, C4<1>;
L_0x2d3a9b0 .delay 1 (30000,30000,30000) L_0x2d3a9b0/d;
v0x2b12220_0 .net *"_s0", 0 0, L_0x2d3aa70;  1 drivers
v0x2b12300_0 .net *"_s1", 0 0, L_0x2d3ac60;  1 drivers
S_0x2b123e0 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x2b11cd0;
 .timescale -9 -12;
P_0x2b125f0 .param/l "i" 0 4 54, +C4<01>;
L_0x2d3ad00/d .functor AND 1, L_0x2d3adc0, L_0x2d3af20, C4<1>, C4<1>;
L_0x2d3ad00 .delay 1 (30000,30000,30000) L_0x2d3ad00/d;
v0x2b126b0_0 .net *"_s0", 0 0, L_0x2d3adc0;  1 drivers
v0x2b12790_0 .net *"_s1", 0 0, L_0x2d3af20;  1 drivers
S_0x2b12870 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x2b11cd0;
 .timescale -9 -12;
P_0x2b12a80 .param/l "i" 0 4 54, +C4<010>;
L_0x2d3b010/d .functor AND 1, L_0x2d3b0d0, L_0x2d3b230, C4<1>, C4<1>;
L_0x2d3b010 .delay 1 (30000,30000,30000) L_0x2d3b010/d;
v0x2b12b20_0 .net *"_s0", 0 0, L_0x2d3b0d0;  1 drivers
v0x2b12c00_0 .net *"_s1", 0 0, L_0x2d3b230;  1 drivers
S_0x2b12ce0 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x2b11cd0;
 .timescale -9 -12;
P_0x2b12ef0 .param/l "i" 0 4 54, +C4<011>;
L_0x2d3b320/d .functor AND 1, L_0x2d3b3e0, L_0x2d3b540, C4<1>, C4<1>;
L_0x2d3b320 .delay 1 (30000,30000,30000) L_0x2d3b320/d;
v0x2b12fb0_0 .net *"_s0", 0 0, L_0x2d3b3e0;  1 drivers
v0x2b13090_0 .net *"_s1", 0 0, L_0x2d3b540;  1 drivers
S_0x2b13170 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x2b11cd0;
 .timescale -9 -12;
P_0x2b133d0 .param/l "i" 0 4 54, +C4<0100>;
L_0x2d3b680/d .functor AND 1, L_0x2d3b740, L_0x2d3b9b0, C4<1>, C4<1>;
L_0x2d3b680 .delay 1 (30000,30000,30000) L_0x2d3b680/d;
v0x2b13490_0 .net *"_s0", 0 0, L_0x2d3b740;  1 drivers
v0x2b13570_0 .net *"_s1", 0 0, L_0x2d3b9b0;  1 drivers
S_0x2b13650 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x2b11cd0;
 .timescale -9 -12;
P_0x2b13860 .param/l "i" 0 4 54, +C4<0101>;
L_0x2d3ba50/d .functor AND 1, L_0x2d3bac0, L_0x2d3bc20, C4<1>, C4<1>;
L_0x2d3ba50 .delay 1 (30000,30000,30000) L_0x2d3ba50/d;
v0x2b13920_0 .net *"_s0", 0 0, L_0x2d3bac0;  1 drivers
v0x2b13a00_0 .net *"_s1", 0 0, L_0x2d3bc20;  1 drivers
S_0x2b13ae0 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x2b11cd0;
 .timescale -9 -12;
P_0x2b13cf0 .param/l "i" 0 4 54, +C4<0110>;
L_0x2d3bd80/d .functor AND 1, L_0x2d3be40, L_0x2d3bfa0, C4<1>, C4<1>;
L_0x2d3bd80 .delay 1 (30000,30000,30000) L_0x2d3bd80/d;
v0x2b13db0_0 .net *"_s0", 0 0, L_0x2d3be40;  1 drivers
v0x2b13e90_0 .net *"_s1", 0 0, L_0x2d3bfa0;  1 drivers
S_0x2b13f70 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x2b11cd0;
 .timescale -9 -12;
P_0x2b14180 .param/l "i" 0 4 54, +C4<0111>;
L_0x2d3bd10/d .functor AND 1, L_0x2d3c450, L_0x2d3c640, C4<1>, C4<1>;
L_0x2d3bd10 .delay 1 (30000,30000,30000) L_0x2d3bd10/d;
v0x2b14240_0 .net *"_s0", 0 0, L_0x2d3c450;  1 drivers
v0x2b14320_0 .net *"_s1", 0 0, L_0x2d3c640;  1 drivers
S_0x2b14ee0 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x2b11ab0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x2d3e090/d .functor OR 1, L_0x2d3e150, L_0x2d3e300, C4<0>, C4<0>;
L_0x2d3e090 .delay 1 (30000,30000,30000) L_0x2d3e090/d;
v0x2b16a30_0 .net *"_s10", 0 0, L_0x2d3e150;  1 drivers
v0x2b16b10_0 .net *"_s12", 0 0, L_0x2d3e300;  1 drivers
v0x2b16bf0_0 .net "in", 7 0, L_0x2d3c090;  alias, 1 drivers
v0x2b16cc0_0 .net "ors", 1 0, L_0x2d3deb0;  1 drivers
v0x2b16d80_0 .net "out", 0 0, L_0x2d3e090;  alias, 1 drivers
L_0x2d3d280 .part L_0x2d3c090, 0, 4;
L_0x2d3deb0 .concat8 [ 1 1 0 0], L_0x2d3cf70, L_0x2d3dba0;
L_0x2d3dff0 .part L_0x2d3c090, 4, 4;
L_0x2d3e150 .part L_0x2d3deb0, 0, 1;
L_0x2d3e300 .part L_0x2d3deb0, 1, 1;
S_0x2b150a0 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x2b14ee0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2d3c730/d .functor OR 1, L_0x2d3c7f0, L_0x2d3c950, C4<0>, C4<0>;
L_0x2d3c730 .delay 1 (30000,30000,30000) L_0x2d3c730/d;
L_0x2d3cb80/d .functor OR 1, L_0x2d3cc90, L_0x2d3cdf0, C4<0>, C4<0>;
L_0x2d3cb80 .delay 1 (30000,30000,30000) L_0x2d3cb80/d;
L_0x2d3cf70/d .functor OR 1, L_0x2d3cfe0, L_0x2d3d190, C4<0>, C4<0>;
L_0x2d3cf70 .delay 1 (30000,30000,30000) L_0x2d3cf70/d;
v0x2b152f0_0 .net *"_s0", 0 0, L_0x2d3c730;  1 drivers
v0x2b153f0_0 .net *"_s10", 0 0, L_0x2d3cc90;  1 drivers
v0x2b154d0_0 .net *"_s12", 0 0, L_0x2d3cdf0;  1 drivers
v0x2b15590_0 .net *"_s14", 0 0, L_0x2d3cfe0;  1 drivers
v0x2b15670_0 .net *"_s16", 0 0, L_0x2d3d190;  1 drivers
v0x2b157a0_0 .net *"_s3", 0 0, L_0x2d3c7f0;  1 drivers
v0x2b15880_0 .net *"_s5", 0 0, L_0x2d3c950;  1 drivers
v0x2b15960_0 .net *"_s6", 0 0, L_0x2d3cb80;  1 drivers
v0x2b15a40_0 .net "in", 3 0, L_0x2d3d280;  1 drivers
v0x2b15bb0_0 .net "ors", 1 0, L_0x2d3ca90;  1 drivers
v0x2b15c90_0 .net "out", 0 0, L_0x2d3cf70;  1 drivers
L_0x2d3c7f0 .part L_0x2d3d280, 0, 1;
L_0x2d3c950 .part L_0x2d3d280, 1, 1;
L_0x2d3ca90 .concat8 [ 1 1 0 0], L_0x2d3c730, L_0x2d3cb80;
L_0x2d3cc90 .part L_0x2d3d280, 2, 1;
L_0x2d3cdf0 .part L_0x2d3d280, 3, 1;
L_0x2d3cfe0 .part L_0x2d3ca90, 0, 1;
L_0x2d3d190 .part L_0x2d3ca90, 1, 1;
S_0x2b15db0 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x2b14ee0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2d3d3b0/d .functor OR 1, L_0x2d3d420, L_0x2d3d580, C4<0>, C4<0>;
L_0x2d3d3b0 .delay 1 (30000,30000,30000) L_0x2d3d3b0/d;
L_0x2d3d7b0/d .functor OR 1, L_0x2d3d8c0, L_0x2d3da20, C4<0>, C4<0>;
L_0x2d3d7b0 .delay 1 (30000,30000,30000) L_0x2d3d7b0/d;
L_0x2d3dba0/d .functor OR 1, L_0x2d3dc10, L_0x2d3ddc0, C4<0>, C4<0>;
L_0x2d3dba0 .delay 1 (30000,30000,30000) L_0x2d3dba0/d;
v0x2b15f70_0 .net *"_s0", 0 0, L_0x2d3d3b0;  1 drivers
v0x2b16070_0 .net *"_s10", 0 0, L_0x2d3d8c0;  1 drivers
v0x2b16150_0 .net *"_s12", 0 0, L_0x2d3da20;  1 drivers
v0x2b16210_0 .net *"_s14", 0 0, L_0x2d3dc10;  1 drivers
v0x2b162f0_0 .net *"_s16", 0 0, L_0x2d3ddc0;  1 drivers
v0x2b16420_0 .net *"_s3", 0 0, L_0x2d3d420;  1 drivers
v0x2b16500_0 .net *"_s5", 0 0, L_0x2d3d580;  1 drivers
v0x2b165e0_0 .net *"_s6", 0 0, L_0x2d3d7b0;  1 drivers
v0x2b166c0_0 .net "in", 3 0, L_0x2d3dff0;  1 drivers
v0x2b16830_0 .net "ors", 1 0, L_0x2d3d6c0;  1 drivers
v0x2b16910_0 .net "out", 0 0, L_0x2d3dba0;  1 drivers
L_0x2d3d420 .part L_0x2d3dff0, 0, 1;
L_0x2d3d580 .part L_0x2d3dff0, 1, 1;
L_0x2d3d6c0 .concat8 [ 1 1 0 0], L_0x2d3d3b0, L_0x2d3d7b0;
L_0x2d3d8c0 .part L_0x2d3dff0, 2, 1;
L_0x2d3da20 .part L_0x2d3dff0, 3, 1;
L_0x2d3dc10 .part L_0x2d3d6c0, 0, 1;
L_0x2d3ddc0 .part L_0x2d3d6c0, 1, 1;
S_0x2b17220 .scope module, "resMux" "unaryMultiplexor" 4 175, 4 69 0, S_0x2b10350;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x2b1c660_0 .net "ands", 7 0, L_0x2d38650;  1 drivers
v0x2b1c770_0 .net "in", 7 0, L_0x2d365c0;  alias, 1 drivers
v0x2b1c830_0 .net "out", 0 0, L_0x2d3a650;  alias, 1 drivers
v0x2b1c900_0 .net "sel", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
S_0x2b17470 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x2b17220;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x2b19bb0_0 .net "A", 7 0, L_0x2d365c0;  alias, 1 drivers
v0x2b19cb0_0 .net "B", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
v0x2b19d70_0 .net *"_s0", 0 0, L_0x2d36e40;  1 drivers
v0x2b19e30_0 .net *"_s12", 0 0, L_0x2d37800;  1 drivers
v0x2b19f10_0 .net *"_s16", 0 0, L_0x2d37b60;  1 drivers
v0x2b1a040_0 .net *"_s20", 0 0, L_0x2d37f90;  1 drivers
v0x2b1a120_0 .net *"_s24", 0 0, L_0x2d382c0;  1 drivers
v0x2b1a200_0 .net *"_s28", 0 0, L_0x2d38250;  1 drivers
v0x2b1a2e0_0 .net *"_s4", 0 0, L_0x2d371e0;  1 drivers
v0x2b1a450_0 .net *"_s8", 0 0, L_0x2d374f0;  1 drivers
v0x2b1a530_0 .net "out", 7 0, L_0x2d38650;  alias, 1 drivers
L_0x2d36f50 .part L_0x2d365c0, 0, 1;
L_0x2d37140 .part v0x2cdd2e0_0, 0, 1;
L_0x2d372a0 .part L_0x2d365c0, 1, 1;
L_0x2d37400 .part v0x2cdd2e0_0, 1, 1;
L_0x2d375b0 .part L_0x2d365c0, 2, 1;
L_0x2d37710 .part v0x2cdd2e0_0, 2, 1;
L_0x2d378c0 .part L_0x2d365c0, 3, 1;
L_0x2d37a20 .part v0x2cdd2e0_0, 3, 1;
L_0x2d37c20 .part L_0x2d365c0, 4, 1;
L_0x2d37e90 .part v0x2cdd2e0_0, 4, 1;
L_0x2d38000 .part L_0x2d365c0, 5, 1;
L_0x2d38160 .part v0x2cdd2e0_0, 5, 1;
L_0x2d38380 .part L_0x2d365c0, 6, 1;
L_0x2d384e0 .part v0x2cdd2e0_0, 6, 1;
LS_0x2d38650_0_0 .concat8 [ 1 1 1 1], L_0x2d36e40, L_0x2d371e0, L_0x2d374f0, L_0x2d37800;
LS_0x2d38650_0_4 .concat8 [ 1 1 1 1], L_0x2d37b60, L_0x2d37f90, L_0x2d382c0, L_0x2d38250;
L_0x2d38650 .concat8 [ 4 4 0 0], LS_0x2d38650_0_0, LS_0x2d38650_0_4;
L_0x2d38a10 .part L_0x2d365c0, 7, 1;
L_0x2d38c00 .part v0x2cdd2e0_0, 7, 1;
S_0x2b176b0 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x2b17470;
 .timescale -9 -12;
P_0x2b178c0 .param/l "i" 0 4 54, +C4<00>;
L_0x2d36e40/d .functor AND 1, L_0x2d36f50, L_0x2d37140, C4<1>, C4<1>;
L_0x2d36e40 .delay 1 (30000,30000,30000) L_0x2d36e40/d;
v0x2b179a0_0 .net *"_s0", 0 0, L_0x2d36f50;  1 drivers
v0x2b17a80_0 .net *"_s1", 0 0, L_0x2d37140;  1 drivers
S_0x2b17b60 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x2b17470;
 .timescale -9 -12;
P_0x2b17d70 .param/l "i" 0 4 54, +C4<01>;
L_0x2d371e0/d .functor AND 1, L_0x2d372a0, L_0x2d37400, C4<1>, C4<1>;
L_0x2d371e0 .delay 1 (30000,30000,30000) L_0x2d371e0/d;
v0x2b17e30_0 .net *"_s0", 0 0, L_0x2d372a0;  1 drivers
v0x2b17f10_0 .net *"_s1", 0 0, L_0x2d37400;  1 drivers
S_0x2b17ff0 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x2b17470;
 .timescale -9 -12;
P_0x2b18230 .param/l "i" 0 4 54, +C4<010>;
L_0x2d374f0/d .functor AND 1, L_0x2d375b0, L_0x2d37710, C4<1>, C4<1>;
L_0x2d374f0 .delay 1 (30000,30000,30000) L_0x2d374f0/d;
v0x2b182d0_0 .net *"_s0", 0 0, L_0x2d375b0;  1 drivers
v0x2b183b0_0 .net *"_s1", 0 0, L_0x2d37710;  1 drivers
S_0x2b18490 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x2b17470;
 .timescale -9 -12;
P_0x2b186a0 .param/l "i" 0 4 54, +C4<011>;
L_0x2d37800/d .functor AND 1, L_0x2d378c0, L_0x2d37a20, C4<1>, C4<1>;
L_0x2d37800 .delay 1 (30000,30000,30000) L_0x2d37800/d;
v0x2b18760_0 .net *"_s0", 0 0, L_0x2d378c0;  1 drivers
v0x2b18840_0 .net *"_s1", 0 0, L_0x2d37a20;  1 drivers
S_0x2b18920 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x2b17470;
 .timescale -9 -12;
P_0x2b18b80 .param/l "i" 0 4 54, +C4<0100>;
L_0x2d37b60/d .functor AND 1, L_0x2d37c20, L_0x2d37e90, C4<1>, C4<1>;
L_0x2d37b60 .delay 1 (30000,30000,30000) L_0x2d37b60/d;
v0x2b18c40_0 .net *"_s0", 0 0, L_0x2d37c20;  1 drivers
v0x2b18d20_0 .net *"_s1", 0 0, L_0x2d37e90;  1 drivers
S_0x2b18e00 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x2b17470;
 .timescale -9 -12;
P_0x2b19010 .param/l "i" 0 4 54, +C4<0101>;
L_0x2d37f90/d .functor AND 1, L_0x2d38000, L_0x2d38160, C4<1>, C4<1>;
L_0x2d37f90 .delay 1 (30000,30000,30000) L_0x2d37f90/d;
v0x2b190d0_0 .net *"_s0", 0 0, L_0x2d38000;  1 drivers
v0x2b191b0_0 .net *"_s1", 0 0, L_0x2d38160;  1 drivers
S_0x2b19290 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x2b17470;
 .timescale -9 -12;
P_0x2b194a0 .param/l "i" 0 4 54, +C4<0110>;
L_0x2d382c0/d .functor AND 1, L_0x2d38380, L_0x2d384e0, C4<1>, C4<1>;
L_0x2d382c0 .delay 1 (30000,30000,30000) L_0x2d382c0/d;
v0x2b19560_0 .net *"_s0", 0 0, L_0x2d38380;  1 drivers
v0x2b19640_0 .net *"_s1", 0 0, L_0x2d384e0;  1 drivers
S_0x2b19720 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x2b17470;
 .timescale -9 -12;
P_0x2b19930 .param/l "i" 0 4 54, +C4<0111>;
L_0x2d38250/d .functor AND 1, L_0x2d38a10, L_0x2d38c00, C4<1>, C4<1>;
L_0x2d38250 .delay 1 (30000,30000,30000) L_0x2d38250/d;
v0x2b199f0_0 .net *"_s0", 0 0, L_0x2d38a10;  1 drivers
v0x2b19ad0_0 .net *"_s1", 0 0, L_0x2d38c00;  1 drivers
S_0x2b1a690 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x2b17220;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x2d3a650/d .functor OR 1, L_0x2d3a710, L_0x2d3a8c0, C4<0>, C4<0>;
L_0x2d3a650 .delay 1 (30000,30000,30000) L_0x2d3a650/d;
v0x2b1c1f0_0 .net *"_s10", 0 0, L_0x2d3a710;  1 drivers
v0x2b1c2d0_0 .net *"_s12", 0 0, L_0x2d3a8c0;  1 drivers
v0x2b1c3b0_0 .net "in", 7 0, L_0x2d38650;  alias, 1 drivers
v0x2b1c480_0 .net "ors", 1 0, L_0x2d3a470;  1 drivers
v0x2b1c540_0 .net "out", 0 0, L_0x2d3a650;  alias, 1 drivers
L_0x2d39840 .part L_0x2d38650, 0, 4;
L_0x2d3a470 .concat8 [ 1 1 0 0], L_0x2d39530, L_0x2d3a160;
L_0x2d3a5b0 .part L_0x2d38650, 4, 4;
L_0x2d3a710 .part L_0x2d3a470, 0, 1;
L_0x2d3a8c0 .part L_0x2d3a470, 1, 1;
S_0x2b1a850 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x2b1a690;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2d38cf0/d .functor OR 1, L_0x2d38db0, L_0x2d38f10, C4<0>, C4<0>;
L_0x2d38cf0 .delay 1 (30000,30000,30000) L_0x2d38cf0/d;
L_0x2d39140/d .functor OR 1, L_0x2d39250, L_0x2d393b0, C4<0>, C4<0>;
L_0x2d39140 .delay 1 (30000,30000,30000) L_0x2d39140/d;
L_0x2d39530/d .functor OR 1, L_0x2d395a0, L_0x2d39750, C4<0>, C4<0>;
L_0x2d39530 .delay 1 (30000,30000,30000) L_0x2d39530/d;
v0x2b1aaa0_0 .net *"_s0", 0 0, L_0x2d38cf0;  1 drivers
v0x2b1aba0_0 .net *"_s10", 0 0, L_0x2d39250;  1 drivers
v0x2b1ac80_0 .net *"_s12", 0 0, L_0x2d393b0;  1 drivers
v0x2b1ad40_0 .net *"_s14", 0 0, L_0x2d395a0;  1 drivers
v0x2b1ae20_0 .net *"_s16", 0 0, L_0x2d39750;  1 drivers
v0x2b1af50_0 .net *"_s3", 0 0, L_0x2d38db0;  1 drivers
v0x2b1b010_0 .net *"_s5", 0 0, L_0x2d38f10;  1 drivers
v0x2b1b0f0_0 .net *"_s6", 0 0, L_0x2d39140;  1 drivers
v0x2b1b1d0_0 .net "in", 3 0, L_0x2d39840;  1 drivers
v0x2b1b340_0 .net "ors", 1 0, L_0x2d39050;  1 drivers
v0x2b1b420_0 .net "out", 0 0, L_0x2d39530;  1 drivers
L_0x2d38db0 .part L_0x2d39840, 0, 1;
L_0x2d38f10 .part L_0x2d39840, 1, 1;
L_0x2d39050 .concat8 [ 1 1 0 0], L_0x2d38cf0, L_0x2d39140;
L_0x2d39250 .part L_0x2d39840, 2, 1;
L_0x2d393b0 .part L_0x2d39840, 3, 1;
L_0x2d395a0 .part L_0x2d39050, 0, 1;
L_0x2d39750 .part L_0x2d39050, 1, 1;
S_0x2b1b540 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x2b1a690;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2d39970/d .functor OR 1, L_0x2d399e0, L_0x2d39b40, C4<0>, C4<0>;
L_0x2d39970 .delay 1 (30000,30000,30000) L_0x2d39970/d;
L_0x2d39d70/d .functor OR 1, L_0x2d39e80, L_0x2d39fe0, C4<0>, C4<0>;
L_0x2d39d70 .delay 1 (30000,30000,30000) L_0x2d39d70/d;
L_0x2d3a160/d .functor OR 1, L_0x2d3a1d0, L_0x2d3a380, C4<0>, C4<0>;
L_0x2d3a160 .delay 1 (30000,30000,30000) L_0x2d3a160/d;
v0x2b1b700_0 .net *"_s0", 0 0, L_0x2d39970;  1 drivers
v0x2b1b800_0 .net *"_s10", 0 0, L_0x2d39e80;  1 drivers
v0x2b1b8e0_0 .net *"_s12", 0 0, L_0x2d39fe0;  1 drivers
v0x2b1b9d0_0 .net *"_s14", 0 0, L_0x2d3a1d0;  1 drivers
v0x2b1bab0_0 .net *"_s16", 0 0, L_0x2d3a380;  1 drivers
v0x2b1bbe0_0 .net *"_s3", 0 0, L_0x2d399e0;  1 drivers
v0x2b1bcc0_0 .net *"_s5", 0 0, L_0x2d39b40;  1 drivers
v0x2b1bda0_0 .net *"_s6", 0 0, L_0x2d39d70;  1 drivers
v0x2b1be80_0 .net "in", 3 0, L_0x2d3a5b0;  1 drivers
v0x2b1bff0_0 .net "ors", 1 0, L_0x2d39c80;  1 drivers
v0x2b1c0d0_0 .net "out", 0 0, L_0x2d3a160;  1 drivers
L_0x2d399e0 .part L_0x2d3a5b0, 0, 1;
L_0x2d39b40 .part L_0x2d3a5b0, 1, 1;
L_0x2d39c80 .concat8 [ 1 1 0 0], L_0x2d39970, L_0x2d39d70;
L_0x2d39e80 .part L_0x2d3a5b0, 2, 1;
L_0x2d39fe0 .part L_0x2d3a5b0, 3, 1;
L_0x2d3a1d0 .part L_0x2d39c80, 0, 1;
L_0x2d3a380 .part L_0x2d39c80, 1, 1;
S_0x2b1c9e0 .scope module, "sltGate" "slt" 4 164, 4 101 0, S_0x2b10350;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x2d35400/d .functor XNOR 1, L_0x2d3e4f0, L_0x2d3e650, C4<0>, C4<0>;
L_0x2d35400 .delay 1 (20000,20000,20000) L_0x2d35400/d;
L_0x2d35580/d .functor AND 1, L_0x2d3e4f0, L_0x2d34140, C4<1>, C4<1>;
L_0x2d35580 .delay 1 (30000,30000,30000) L_0x2d35580/d;
L_0x2d356e0/d .functor AND 1, L_0x2d35400, L_0x2d33fd0, C4<1>, C4<1>;
L_0x2d356e0 .delay 1 (30000,30000,30000) L_0x2d356e0/d;
L_0x2d357f0/d .functor OR 1, L_0x2d356e0, L_0x2d35580, C4<0>, C4<0>;
L_0x2d357f0 .delay 1 (30000,30000,30000) L_0x2d357f0/d;
v0x2b1cc90_0 .net "a", 0 0, L_0x2d3e4f0;  alias, 1 drivers
v0x2b1cd80_0 .net "a_", 0 0, L_0x2d33db0;  alias, 1 drivers
v0x2b1ce40_0 .net "b", 0 0, L_0x2d3e650;  alias, 1 drivers
v0x2b1cf30_0 .net "b_", 0 0, L_0x2d34140;  alias, 1 drivers
v0x2b1cfd0_0 .net "carryin", 0 0, L_0x2d33fd0;  alias, 1 drivers
v0x2b1d110_0 .net "eq", 0 0, L_0x2d35400;  1 drivers
v0x2b1d1d0_0 .net "lt", 0 0, L_0x2d35580;  1 drivers
v0x2b1d290_0 .net "out", 0 0, L_0x2d357f0;  1 drivers
v0x2b1d350_0 .net "w0", 0 0, L_0x2d356e0;  1 drivers
S_0x2b1d5a0 .scope module, "sub" "fullAdder" 4 158, 4 85 0, S_0x2b10350;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x2d34fe0/d .functor OR 1, L_0x2d34b30, L_0x2b1e800, C4<0>, C4<0>;
L_0x2d34fe0 .delay 1 (30000,30000,30000) L_0x2d34fe0/d;
v0x2b1e390_0 .net "a", 0 0, L_0x2d3e4f0;  alias, 1 drivers
v0x2b1e4e0_0 .net "b", 0 0, L_0x2d34140;  alias, 1 drivers
v0x2b1e5a0_0 .net "c1", 0 0, L_0x2d34b30;  1 drivers
v0x2b1e640_0 .net "c2", 0 0, L_0x2b1e800;  1 drivers
v0x2b1e710_0 .net "carryin", 0 0, L_0x2d33fd0;  alias, 1 drivers
v0x2b1e890_0 .net "carryout", 0 0, L_0x2d34fe0;  1 drivers
v0x2b1e930_0 .net "s1", 0 0, L_0x2d34a70;  1 drivers
v0x2b1e9d0_0 .net "sum", 0 0, L_0x2d34c90;  1 drivers
S_0x2b1d7f0 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x2b1d5a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2d34a70/d .functor XOR 1, L_0x2d3e4f0, L_0x2d34140, C4<0>, C4<0>;
L_0x2d34a70 .delay 1 (30000,30000,30000) L_0x2d34a70/d;
L_0x2d34b30/d .functor AND 1, L_0x2d3e4f0, L_0x2d34140, C4<1>, C4<1>;
L_0x2d34b30 .delay 1 (30000,30000,30000) L_0x2d34b30/d;
v0x2b1da50_0 .net "a", 0 0, L_0x2d3e4f0;  alias, 1 drivers
v0x2b1db10_0 .net "b", 0 0, L_0x2d34140;  alias, 1 drivers
v0x2b1dbd0_0 .net "carryout", 0 0, L_0x2d34b30;  alias, 1 drivers
v0x2b1dc70_0 .net "sum", 0 0, L_0x2d34a70;  alias, 1 drivers
S_0x2b1dda0 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x2b1d5a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2d34c90/d .functor XOR 1, L_0x2d34a70, L_0x2d33fd0, C4<0>, C4<0>;
L_0x2d34c90 .delay 1 (30000,30000,30000) L_0x2d34c90/d;
L_0x2b1e800/d .functor AND 1, L_0x2d34a70, L_0x2d33fd0, C4<1>, C4<1>;
L_0x2b1e800 .delay 1 (30000,30000,30000) L_0x2b1e800/d;
v0x2b1e000_0 .net "a", 0 0, L_0x2d34a70;  alias, 1 drivers
v0x2b1e0d0_0 .net "b", 0 0, L_0x2d33fd0;  alias, 1 drivers
v0x2b1e170_0 .net "carryout", 0 0, L_0x2b1e800;  alias, 1 drivers
v0x2b1e240_0 .net "sum", 0 0, L_0x2d34c90;  alias, 1 drivers
S_0x2b20a60 .scope generate, "genblk2" "genblk2" 3 49, 3 49 0, S_0x2b10040;
 .timescale -9 -12;
L_0x2ac6110b8268 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b82b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d345f0/d .functor OR 1, L_0x2ac6110b8268, L_0x2ac6110b82b0, C4<0>, C4<0>;
L_0x2d345f0 .delay 1 (30000,30000,30000) L_0x2d345f0/d;
v0x2b20c50_0 .net/2u *"_s0", 0 0, L_0x2ac6110b8268;  1 drivers
v0x2b20d30_0 .net/2u *"_s2", 0 0, L_0x2ac6110b82b0;  1 drivers
S_0x2b20e10 .scope generate, "alu_slices[9]" "alu_slices[9]" 3 39, 3 39 0, S_0x26b20c0;
 .timescale -9 -12;
P_0x2b21020 .param/l "i" 0 3 39, +C4<01001>;
S_0x2b210e0 .scope module, "alu1_inst" "alu1" 3 40, 4 142 0, S_0x2b20e10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x2d3e870/d .functor NOT 1, L_0x2d491e0, C4<0>, C4<0>, C4<0>;
L_0x2d3e870 .delay 1 (10000,10000,10000) L_0x2d3e870/d;
L_0x2d3e9d0/d .functor NOT 1, L_0x2d3e6f0, C4<0>, C4<0>, C4<0>;
L_0x2d3e9d0 .delay 1 (10000,10000,10000) L_0x2d3e9d0/d;
L_0x2d3fa20/d .functor XOR 1, L_0x2d491e0, L_0x2d3e6f0, C4<0>, C4<0>;
L_0x2d3fa20 .delay 1 (30000,30000,30000) L_0x2d3fa20/d;
L_0x2ac6110b82f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b8340 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d3fae0/d .functor OR 1, L_0x2ac6110b82f8, L_0x2ac6110b8340, C4<0>, C4<0>;
L_0x2d3fae0 .delay 1 (30000,30000,30000) L_0x2d3fae0/d;
L_0x2ac6110b8388 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b83d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d40280/d .functor OR 1, L_0x2ac6110b8388, L_0x2ac6110b83d0, C4<0>, C4<0>;
L_0x2d40280 .delay 1 (30000,30000,30000) L_0x2d40280/d;
L_0x2d40480/d .functor AND 1, L_0x2d491e0, L_0x2d3e6f0, C4<1>, C4<1>;
L_0x2d40480 .delay 1 (30000,30000,30000) L_0x2d40480/d;
L_0x2ac6110b8418 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b8460 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d40540/d .functor OR 1, L_0x2ac6110b8418, L_0x2ac6110b8460, C4<0>, C4<0>;
L_0x2d40540 .delay 1 (30000,30000,30000) L_0x2d40540/d;
L_0x2d0ba30/d .functor NAND 1, L_0x2d491e0, L_0x2d3e6f0, C4<1>, C4<1>;
L_0x2d0ba30 .delay 1 (20000,20000,20000) L_0x2d0ba30/d;
L_0x2ac6110b84a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b84f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d0bb40/d .functor OR 1, L_0x2ac6110b84a8, L_0x2ac6110b84f0, C4<0>, C4<0>;
L_0x2d0bb40 .delay 1 (30000,30000,30000) L_0x2d0bb40/d;
L_0x2d0bca0/d .functor NOR 1, L_0x2d491e0, L_0x2d3e6f0, C4<0>, C4<0>;
L_0x2d0bca0 .delay 1 (20000,20000,20000) L_0x2d0bca0/d;
L_0x2ac6110b8538 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b8580 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d3ee40/d .functor OR 1, L_0x2ac6110b8538, L_0x2ac6110b8580, C4<0>, C4<0>;
L_0x2d3ee40 .delay 1 (30000,30000,30000) L_0x2d3ee40/d;
L_0x2d414f0/d .functor OR 1, L_0x2d491e0, L_0x2d3e6f0, C4<0>, C4<0>;
L_0x2d414f0 .delay 1 (30000,30000,30000) L_0x2d414f0/d;
L_0x2ac6110b85c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b8610 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d419e0/d .functor OR 1, L_0x2ac6110b85c8, L_0x2ac6110b8610, C4<0>, C4<0>;
L_0x2d419e0 .delay 1 (30000,30000,30000) L_0x2d419e0/d;
L_0x2d490e0/d .functor NOT 1, L_0x2d45340, C4<0>, C4<0>, C4<0>;
L_0x2d490e0 .delay 1 (10000,10000,10000) L_0x2d490e0/d;
v0x2b2f810_0 .net "A", 0 0, L_0x2d491e0;  1 drivers
v0x2b2f8d0_0 .net "A_", 0 0, L_0x2d3e870;  1 drivers
v0x2b2f990_0 .net "B", 0 0, L_0x2d3e6f0;  1 drivers
v0x2b2fa60_0 .net "B_", 0 0, L_0x2d3e9d0;  1 drivers
v0x2b2fb00_0 .net *"_s11", 0 0, L_0x2d3fae0;  1 drivers
v0x2b2fbf0_0 .net/2s *"_s13", 0 0, L_0x2ac6110b82f8;  1 drivers
v0x2b2fcb0_0 .net/2s *"_s15", 0 0, L_0x2ac6110b8340;  1 drivers
v0x2b2fd90_0 .net *"_s19", 0 0, L_0x2d40280;  1 drivers
v0x2b2fe70_0 .net/2s *"_s21", 0 0, L_0x2ac6110b8388;  1 drivers
v0x2b2ffe0_0 .net/2s *"_s23", 0 0, L_0x2ac6110b83d0;  1 drivers
v0x2b300c0_0 .net *"_s25", 0 0, L_0x2d40480;  1 drivers
v0x2b301a0_0 .net *"_s28", 0 0, L_0x2d40540;  1 drivers
v0x2b30280_0 .net/2s *"_s30", 0 0, L_0x2ac6110b8418;  1 drivers
v0x2b30360_0 .net/2s *"_s32", 0 0, L_0x2ac6110b8460;  1 drivers
v0x2b30440_0 .net *"_s34", 0 0, L_0x2d0ba30;  1 drivers
v0x2b30520_0 .net *"_s37", 0 0, L_0x2d0bb40;  1 drivers
v0x2b30600_0 .net/2s *"_s39", 0 0, L_0x2ac6110b84a8;  1 drivers
v0x2b307b0_0 .net/2s *"_s41", 0 0, L_0x2ac6110b84f0;  1 drivers
v0x2b30850_0 .net *"_s43", 0 0, L_0x2d0bca0;  1 drivers
v0x2b30930_0 .net *"_s46", 0 0, L_0x2d3ee40;  1 drivers
v0x2b30a10_0 .net/2s *"_s48", 0 0, L_0x2ac6110b8538;  1 drivers
v0x2b30af0_0 .net/2s *"_s50", 0 0, L_0x2ac6110b8580;  1 drivers
v0x2b30bd0_0 .net *"_s52", 0 0, L_0x2d414f0;  1 drivers
v0x2b30cb0_0 .net *"_s56", 0 0, L_0x2d419e0;  1 drivers
v0x2b30d90_0 .net/2s *"_s59", 0 0, L_0x2ac6110b85c8;  1 drivers
v0x2b30e70_0 .net/2s *"_s61", 0 0, L_0x2ac6110b8610;  1 drivers
v0x2b30f50_0 .net *"_s8", 0 0, L_0x2d3fa20;  1 drivers
v0x2b31030_0 .net "carryin", 0 0, L_0x2d49430;  1 drivers
v0x2b310d0_0 .net "carryout", 0 0, L_0x2d48d80;  1 drivers
v0x2b31170_0 .net "carryouts", 7 0, L_0x2d41670;  1 drivers
v0x2b31280_0 .net "command", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
v0x2b31340_0 .net "result", 0 0, L_0x2d45340;  1 drivers
v0x2b31430_0 .net "results", 7 0, L_0x2d412c0;  1 drivers
v0x2b30710_0 .net "zero", 0 0, L_0x2d490e0;  1 drivers
LS_0x2d412c0_0_0 .concat8 [ 1 1 1 1], L_0x2d3eef0, L_0x2d3f520, L_0x2d3fa20, L_0x2d40280;
LS_0x2d412c0_0_4 .concat8 [ 1 1 1 1], L_0x2d40480, L_0x2d0ba30, L_0x2d0bca0, L_0x2d414f0;
L_0x2d412c0 .concat8 [ 4 4 0 0], LS_0x2d412c0_0_0, LS_0x2d412c0_0_4;
LS_0x2d41670_0_0 .concat8 [ 1 1 1 1], L_0x2d3f1a0, L_0x2d3f8c0, L_0x2d3fae0, L_0x2d400d0;
LS_0x2d41670_0_4 .concat8 [ 1 1 1 1], L_0x2d40540, L_0x2d0bb40, L_0x2d3ee40, L_0x2d419e0;
L_0x2d41670 .concat8 [ 4 4 0 0], LS_0x2d41670_0_0, LS_0x2d41670_0_4;
S_0x2b21360 .scope module, "adder" "fullAdder" 4 157, 4 85 0, S_0x2b210e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x2d3f1a0/d .functor OR 1, L_0x2d3ec80, L_0x2d3f040, C4<0>, C4<0>;
L_0x2d3f1a0 .delay 1 (30000,30000,30000) L_0x2d3f1a0/d;
v0x2b22190_0 .net "a", 0 0, L_0x2d491e0;  alias, 1 drivers
v0x2b22250_0 .net "b", 0 0, L_0x2d3e6f0;  alias, 1 drivers
v0x2b22320_0 .net "c1", 0 0, L_0x2d3ec80;  1 drivers
v0x2b22420_0 .net "c2", 0 0, L_0x2d3f040;  1 drivers
v0x2b224f0_0 .net "carryin", 0 0, L_0x2d49430;  alias, 1 drivers
v0x2b225e0_0 .net "carryout", 0 0, L_0x2d3f1a0;  1 drivers
v0x2b22680_0 .net "s1", 0 0, L_0x2d3ebc0;  1 drivers
v0x2b22770_0 .net "sum", 0 0, L_0x2d3eef0;  1 drivers
S_0x2b215d0 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x2b21360;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2d3ebc0/d .functor XOR 1, L_0x2d491e0, L_0x2d3e6f0, C4<0>, C4<0>;
L_0x2d3ebc0 .delay 1 (30000,30000,30000) L_0x2d3ebc0/d;
L_0x2d3ec80/d .functor AND 1, L_0x2d491e0, L_0x2d3e6f0, C4<1>, C4<1>;
L_0x2d3ec80 .delay 1 (30000,30000,30000) L_0x2d3ec80/d;
v0x2b21830_0 .net "a", 0 0, L_0x2d491e0;  alias, 1 drivers
v0x2b21910_0 .net "b", 0 0, L_0x2d3e6f0;  alias, 1 drivers
v0x2b219d0_0 .net "carryout", 0 0, L_0x2d3ec80;  alias, 1 drivers
v0x2b21a70_0 .net "sum", 0 0, L_0x2d3ebc0;  alias, 1 drivers
S_0x2b21bb0 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x2b21360;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2d3eef0/d .functor XOR 1, L_0x2d3ebc0, L_0x2d49430, C4<0>, C4<0>;
L_0x2d3eef0 .delay 1 (30000,30000,30000) L_0x2d3eef0/d;
L_0x2d3f040/d .functor AND 1, L_0x2d3ebc0, L_0x2d49430, C4<1>, C4<1>;
L_0x2d3f040 .delay 1 (30000,30000,30000) L_0x2d3f040/d;
v0x2b21e10_0 .net "a", 0 0, L_0x2d3ebc0;  alias, 1 drivers
v0x2b21eb0_0 .net "b", 0 0, L_0x2d49430;  alias, 1 drivers
v0x2b21f50_0 .net "carryout", 0 0, L_0x2d3f040;  alias, 1 drivers
v0x2b22020_0 .net "sum", 0 0, L_0x2d3eef0;  alias, 1 drivers
S_0x2b22840 .scope module, "cMux" "unaryMultiplexor" 4 176, 4 69 0, S_0x2b210e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x2b27c30_0 .net "ands", 7 0, L_0x2d46d80;  1 drivers
v0x2b27d40_0 .net "in", 7 0, L_0x2d41670;  alias, 1 drivers
v0x2b27e00_0 .net "out", 0 0, L_0x2d48d80;  alias, 1 drivers
v0x2b27ed0_0 .net "sel", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
S_0x2b22a60 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x2b22840;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x2b25190_0 .net "A", 7 0, L_0x2d41670;  alias, 1 drivers
v0x2b25290_0 .net "B", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
v0x2b25350_0 .net *"_s0", 0 0, L_0x2d456a0;  1 drivers
v0x2b25410_0 .net *"_s12", 0 0, L_0x2d46010;  1 drivers
v0x2b254f0_0 .net *"_s16", 0 0, L_0x2d46370;  1 drivers
v0x2b25620_0 .net *"_s20", 0 0, L_0x2d46740;  1 drivers
v0x2b25700_0 .net *"_s24", 0 0, L_0x2d46a70;  1 drivers
v0x2b257e0_0 .net *"_s28", 0 0, L_0x2d46a00;  1 drivers
v0x2b258c0_0 .net *"_s4", 0 0, L_0x2d459f0;  1 drivers
v0x2b25a30_0 .net *"_s8", 0 0, L_0x2d45d00;  1 drivers
v0x2b25b10_0 .net "out", 7 0, L_0x2d46d80;  alias, 1 drivers
L_0x2d45760 .part L_0x2d41670, 0, 1;
L_0x2d45950 .part v0x2cdd2e0_0, 0, 1;
L_0x2d45ab0 .part L_0x2d41670, 1, 1;
L_0x2d45c10 .part v0x2cdd2e0_0, 1, 1;
L_0x2d45dc0 .part L_0x2d41670, 2, 1;
L_0x2d45f20 .part v0x2cdd2e0_0, 2, 1;
L_0x2d460d0 .part L_0x2d41670, 3, 1;
L_0x2d46230 .part v0x2cdd2e0_0, 3, 1;
L_0x2d46430 .part L_0x2d41670, 4, 1;
L_0x2d466a0 .part v0x2cdd2e0_0, 4, 1;
L_0x2d467b0 .part L_0x2d41670, 5, 1;
L_0x2d46910 .part v0x2cdd2e0_0, 5, 1;
L_0x2d46b30 .part L_0x2d41670, 6, 1;
L_0x2d46c90 .part v0x2cdd2e0_0, 6, 1;
LS_0x2d46d80_0_0 .concat8 [ 1 1 1 1], L_0x2d456a0, L_0x2d459f0, L_0x2d45d00, L_0x2d46010;
LS_0x2d46d80_0_4 .concat8 [ 1 1 1 1], L_0x2d46370, L_0x2d46740, L_0x2d46a70, L_0x2d46a00;
L_0x2d46d80 .concat8 [ 4 4 0 0], LS_0x2d46d80_0_0, LS_0x2d46d80_0_4;
L_0x2d47140 .part L_0x2d41670, 7, 1;
L_0x2d47330 .part v0x2cdd2e0_0, 7, 1;
S_0x2b22cc0 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x2b22a60;
 .timescale -9 -12;
P_0x2b22ed0 .param/l "i" 0 4 54, +C4<00>;
L_0x2d456a0/d .functor AND 1, L_0x2d45760, L_0x2d45950, C4<1>, C4<1>;
L_0x2d456a0 .delay 1 (30000,30000,30000) L_0x2d456a0/d;
v0x2b22fb0_0 .net *"_s0", 0 0, L_0x2d45760;  1 drivers
v0x2b23090_0 .net *"_s1", 0 0, L_0x2d45950;  1 drivers
S_0x2b23170 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x2b22a60;
 .timescale -9 -12;
P_0x2b23380 .param/l "i" 0 4 54, +C4<01>;
L_0x2d459f0/d .functor AND 1, L_0x2d45ab0, L_0x2d45c10, C4<1>, C4<1>;
L_0x2d459f0 .delay 1 (30000,30000,30000) L_0x2d459f0/d;
v0x2b23440_0 .net *"_s0", 0 0, L_0x2d45ab0;  1 drivers
v0x2b23520_0 .net *"_s1", 0 0, L_0x2d45c10;  1 drivers
S_0x2b23600 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x2b22a60;
 .timescale -9 -12;
P_0x2b23810 .param/l "i" 0 4 54, +C4<010>;
L_0x2d45d00/d .functor AND 1, L_0x2d45dc0, L_0x2d45f20, C4<1>, C4<1>;
L_0x2d45d00 .delay 1 (30000,30000,30000) L_0x2d45d00/d;
v0x2b238b0_0 .net *"_s0", 0 0, L_0x2d45dc0;  1 drivers
v0x2b23990_0 .net *"_s1", 0 0, L_0x2d45f20;  1 drivers
S_0x2b23a70 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x2b22a60;
 .timescale -9 -12;
P_0x2b23c80 .param/l "i" 0 4 54, +C4<011>;
L_0x2d46010/d .functor AND 1, L_0x2d460d0, L_0x2d46230, C4<1>, C4<1>;
L_0x2d46010 .delay 1 (30000,30000,30000) L_0x2d46010/d;
v0x2b23d40_0 .net *"_s0", 0 0, L_0x2d460d0;  1 drivers
v0x2b23e20_0 .net *"_s1", 0 0, L_0x2d46230;  1 drivers
S_0x2b23f00 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x2b22a60;
 .timescale -9 -12;
P_0x2b24160 .param/l "i" 0 4 54, +C4<0100>;
L_0x2d46370/d .functor AND 1, L_0x2d46430, L_0x2d466a0, C4<1>, C4<1>;
L_0x2d46370 .delay 1 (30000,30000,30000) L_0x2d46370/d;
v0x2b24220_0 .net *"_s0", 0 0, L_0x2d46430;  1 drivers
v0x2b24300_0 .net *"_s1", 0 0, L_0x2d466a0;  1 drivers
S_0x2b243e0 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x2b22a60;
 .timescale -9 -12;
P_0x2b245f0 .param/l "i" 0 4 54, +C4<0101>;
L_0x2d46740/d .functor AND 1, L_0x2d467b0, L_0x2d46910, C4<1>, C4<1>;
L_0x2d46740 .delay 1 (30000,30000,30000) L_0x2d46740/d;
v0x2b246b0_0 .net *"_s0", 0 0, L_0x2d467b0;  1 drivers
v0x2b24790_0 .net *"_s1", 0 0, L_0x2d46910;  1 drivers
S_0x2b24870 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x2b22a60;
 .timescale -9 -12;
P_0x2b24a80 .param/l "i" 0 4 54, +C4<0110>;
L_0x2d46a70/d .functor AND 1, L_0x2d46b30, L_0x2d46c90, C4<1>, C4<1>;
L_0x2d46a70 .delay 1 (30000,30000,30000) L_0x2d46a70/d;
v0x2b24b40_0 .net *"_s0", 0 0, L_0x2d46b30;  1 drivers
v0x2b24c20_0 .net *"_s1", 0 0, L_0x2d46c90;  1 drivers
S_0x2b24d00 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x2b22a60;
 .timescale -9 -12;
P_0x2b24f10 .param/l "i" 0 4 54, +C4<0111>;
L_0x2d46a00/d .functor AND 1, L_0x2d47140, L_0x2d47330, C4<1>, C4<1>;
L_0x2d46a00 .delay 1 (30000,30000,30000) L_0x2d46a00/d;
v0x2b24fd0_0 .net *"_s0", 0 0, L_0x2d47140;  1 drivers
v0x2b250b0_0 .net *"_s1", 0 0, L_0x2d47330;  1 drivers
S_0x2b25c70 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x2b22840;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x2d48d80/d .functor OR 1, L_0x2d48e40, L_0x2d48ff0, C4<0>, C4<0>;
L_0x2d48d80 .delay 1 (30000,30000,30000) L_0x2d48d80/d;
v0x2b277c0_0 .net *"_s10", 0 0, L_0x2d48e40;  1 drivers
v0x2b278a0_0 .net *"_s12", 0 0, L_0x2d48ff0;  1 drivers
v0x2b27980_0 .net "in", 7 0, L_0x2d46d80;  alias, 1 drivers
v0x2b27a50_0 .net "ors", 1 0, L_0x2d48ba0;  1 drivers
v0x2b27b10_0 .net "out", 0 0, L_0x2d48d80;  alias, 1 drivers
L_0x2d47f70 .part L_0x2d46d80, 0, 4;
L_0x2d48ba0 .concat8 [ 1 1 0 0], L_0x2d47c60, L_0x2d48890;
L_0x2d48ce0 .part L_0x2d46d80, 4, 4;
L_0x2d48e40 .part L_0x2d48ba0, 0, 1;
L_0x2d48ff0 .part L_0x2d48ba0, 1, 1;
S_0x2b25e30 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x2b25c70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2d47420/d .functor OR 1, L_0x2d474e0, L_0x2d47640, C4<0>, C4<0>;
L_0x2d47420 .delay 1 (30000,30000,30000) L_0x2d47420/d;
L_0x2d47870/d .functor OR 1, L_0x2d47980, L_0x2d47ae0, C4<0>, C4<0>;
L_0x2d47870 .delay 1 (30000,30000,30000) L_0x2d47870/d;
L_0x2d47c60/d .functor OR 1, L_0x2d47cd0, L_0x2d47e80, C4<0>, C4<0>;
L_0x2d47c60 .delay 1 (30000,30000,30000) L_0x2d47c60/d;
v0x2b26080_0 .net *"_s0", 0 0, L_0x2d47420;  1 drivers
v0x2b26180_0 .net *"_s10", 0 0, L_0x2d47980;  1 drivers
v0x2b26260_0 .net *"_s12", 0 0, L_0x2d47ae0;  1 drivers
v0x2b26320_0 .net *"_s14", 0 0, L_0x2d47cd0;  1 drivers
v0x2b26400_0 .net *"_s16", 0 0, L_0x2d47e80;  1 drivers
v0x2b26530_0 .net *"_s3", 0 0, L_0x2d474e0;  1 drivers
v0x2b26610_0 .net *"_s5", 0 0, L_0x2d47640;  1 drivers
v0x2b266f0_0 .net *"_s6", 0 0, L_0x2d47870;  1 drivers
v0x2b267d0_0 .net "in", 3 0, L_0x2d47f70;  1 drivers
v0x2b26940_0 .net "ors", 1 0, L_0x2d47780;  1 drivers
v0x2b26a20_0 .net "out", 0 0, L_0x2d47c60;  1 drivers
L_0x2d474e0 .part L_0x2d47f70, 0, 1;
L_0x2d47640 .part L_0x2d47f70, 1, 1;
L_0x2d47780 .concat8 [ 1 1 0 0], L_0x2d47420, L_0x2d47870;
L_0x2d47980 .part L_0x2d47f70, 2, 1;
L_0x2d47ae0 .part L_0x2d47f70, 3, 1;
L_0x2d47cd0 .part L_0x2d47780, 0, 1;
L_0x2d47e80 .part L_0x2d47780, 1, 1;
S_0x2b26b40 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x2b25c70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2d480a0/d .functor OR 1, L_0x2d48110, L_0x2d48270, C4<0>, C4<0>;
L_0x2d480a0 .delay 1 (30000,30000,30000) L_0x2d480a0/d;
L_0x2d484a0/d .functor OR 1, L_0x2d485b0, L_0x2d48710, C4<0>, C4<0>;
L_0x2d484a0 .delay 1 (30000,30000,30000) L_0x2d484a0/d;
L_0x2d48890/d .functor OR 1, L_0x2d48900, L_0x2d48ab0, C4<0>, C4<0>;
L_0x2d48890 .delay 1 (30000,30000,30000) L_0x2d48890/d;
v0x2b26d00_0 .net *"_s0", 0 0, L_0x2d480a0;  1 drivers
v0x2b26e00_0 .net *"_s10", 0 0, L_0x2d485b0;  1 drivers
v0x2b26ee0_0 .net *"_s12", 0 0, L_0x2d48710;  1 drivers
v0x2b26fa0_0 .net *"_s14", 0 0, L_0x2d48900;  1 drivers
v0x2b27080_0 .net *"_s16", 0 0, L_0x2d48ab0;  1 drivers
v0x2b271b0_0 .net *"_s3", 0 0, L_0x2d48110;  1 drivers
v0x2b27290_0 .net *"_s5", 0 0, L_0x2d48270;  1 drivers
v0x2b27370_0 .net *"_s6", 0 0, L_0x2d484a0;  1 drivers
v0x2b27450_0 .net "in", 3 0, L_0x2d48ce0;  1 drivers
v0x2b275c0_0 .net "ors", 1 0, L_0x2d483b0;  1 drivers
v0x2b276a0_0 .net "out", 0 0, L_0x2d48890;  1 drivers
L_0x2d48110 .part L_0x2d48ce0, 0, 1;
L_0x2d48270 .part L_0x2d48ce0, 1, 1;
L_0x2d483b0 .concat8 [ 1 1 0 0], L_0x2d480a0, L_0x2d484a0;
L_0x2d485b0 .part L_0x2d48ce0, 2, 1;
L_0x2d48710 .part L_0x2d48ce0, 3, 1;
L_0x2d48900 .part L_0x2d483b0, 0, 1;
L_0x2d48ab0 .part L_0x2d483b0, 1, 1;
S_0x2b27fb0 .scope module, "resMux" "unaryMultiplexor" 4 175, 4 69 0, S_0x2b210e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x2b2d3e0_0 .net "ands", 7 0, L_0x2d43340;  1 drivers
v0x2b2d4f0_0 .net "in", 7 0, L_0x2d412c0;  alias, 1 drivers
v0x2b2d5b0_0 .net "out", 0 0, L_0x2d45340;  alias, 1 drivers
v0x2b2d680_0 .net "sel", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
S_0x2b28200 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x2b27fb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x2b2a940_0 .net "A", 7 0, L_0x2d412c0;  alias, 1 drivers
v0x2b2aa40_0 .net "B", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
v0x2b2ab00_0 .net *"_s0", 0 0, L_0x2d41b90;  1 drivers
v0x2b2abc0_0 .net *"_s12", 0 0, L_0x2d42550;  1 drivers
v0x2b2aca0_0 .net *"_s16", 0 0, L_0x2d428b0;  1 drivers
v0x2b2add0_0 .net *"_s20", 0 0, L_0x2d42c80;  1 drivers
v0x2b2aeb0_0 .net *"_s24", 0 0, L_0x2d42fb0;  1 drivers
v0x2b2af90_0 .net *"_s28", 0 0, L_0x2d42f40;  1 drivers
v0x2b2b070_0 .net *"_s4", 0 0, L_0x2d41f30;  1 drivers
v0x2b2b1e0_0 .net *"_s8", 0 0, L_0x2d42240;  1 drivers
v0x2b2b2c0_0 .net "out", 7 0, L_0x2d43340;  alias, 1 drivers
L_0x2d41ca0 .part L_0x2d412c0, 0, 1;
L_0x2d41e90 .part v0x2cdd2e0_0, 0, 1;
L_0x2d41ff0 .part L_0x2d412c0, 1, 1;
L_0x2d42150 .part v0x2cdd2e0_0, 1, 1;
L_0x2d42300 .part L_0x2d412c0, 2, 1;
L_0x2d42460 .part v0x2cdd2e0_0, 2, 1;
L_0x2d42610 .part L_0x2d412c0, 3, 1;
L_0x2d42770 .part v0x2cdd2e0_0, 3, 1;
L_0x2d42970 .part L_0x2d412c0, 4, 1;
L_0x2d42be0 .part v0x2cdd2e0_0, 4, 1;
L_0x2d42cf0 .part L_0x2d412c0, 5, 1;
L_0x2d42e50 .part v0x2cdd2e0_0, 5, 1;
L_0x2d43070 .part L_0x2d412c0, 6, 1;
L_0x2d431d0 .part v0x2cdd2e0_0, 6, 1;
LS_0x2d43340_0_0 .concat8 [ 1 1 1 1], L_0x2d41b90, L_0x2d41f30, L_0x2d42240, L_0x2d42550;
LS_0x2d43340_0_4 .concat8 [ 1 1 1 1], L_0x2d428b0, L_0x2d42c80, L_0x2d42fb0, L_0x2d42f40;
L_0x2d43340 .concat8 [ 4 4 0 0], LS_0x2d43340_0_0, LS_0x2d43340_0_4;
L_0x2d43700 .part L_0x2d412c0, 7, 1;
L_0x2d438f0 .part v0x2cdd2e0_0, 7, 1;
S_0x2b28440 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x2b28200;
 .timescale -9 -12;
P_0x2b28650 .param/l "i" 0 4 54, +C4<00>;
L_0x2d41b90/d .functor AND 1, L_0x2d41ca0, L_0x2d41e90, C4<1>, C4<1>;
L_0x2d41b90 .delay 1 (30000,30000,30000) L_0x2d41b90/d;
v0x2b28730_0 .net *"_s0", 0 0, L_0x2d41ca0;  1 drivers
v0x2b28810_0 .net *"_s1", 0 0, L_0x2d41e90;  1 drivers
S_0x2b288f0 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x2b28200;
 .timescale -9 -12;
P_0x2b28b00 .param/l "i" 0 4 54, +C4<01>;
L_0x2d41f30/d .functor AND 1, L_0x2d41ff0, L_0x2d42150, C4<1>, C4<1>;
L_0x2d41f30 .delay 1 (30000,30000,30000) L_0x2d41f30/d;
v0x2b28bc0_0 .net *"_s0", 0 0, L_0x2d41ff0;  1 drivers
v0x2b28ca0_0 .net *"_s1", 0 0, L_0x2d42150;  1 drivers
S_0x2b28d80 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x2b28200;
 .timescale -9 -12;
P_0x2b28fc0 .param/l "i" 0 4 54, +C4<010>;
L_0x2d42240/d .functor AND 1, L_0x2d42300, L_0x2d42460, C4<1>, C4<1>;
L_0x2d42240 .delay 1 (30000,30000,30000) L_0x2d42240/d;
v0x2b29060_0 .net *"_s0", 0 0, L_0x2d42300;  1 drivers
v0x2b29140_0 .net *"_s1", 0 0, L_0x2d42460;  1 drivers
S_0x2b29220 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x2b28200;
 .timescale -9 -12;
P_0x2b29430 .param/l "i" 0 4 54, +C4<011>;
L_0x2d42550/d .functor AND 1, L_0x2d42610, L_0x2d42770, C4<1>, C4<1>;
L_0x2d42550 .delay 1 (30000,30000,30000) L_0x2d42550/d;
v0x2b294f0_0 .net *"_s0", 0 0, L_0x2d42610;  1 drivers
v0x2b295d0_0 .net *"_s1", 0 0, L_0x2d42770;  1 drivers
S_0x2b296b0 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x2b28200;
 .timescale -9 -12;
P_0x2b29910 .param/l "i" 0 4 54, +C4<0100>;
L_0x2d428b0/d .functor AND 1, L_0x2d42970, L_0x2d42be0, C4<1>, C4<1>;
L_0x2d428b0 .delay 1 (30000,30000,30000) L_0x2d428b0/d;
v0x2b299d0_0 .net *"_s0", 0 0, L_0x2d42970;  1 drivers
v0x2b29ab0_0 .net *"_s1", 0 0, L_0x2d42be0;  1 drivers
S_0x2b29b90 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x2b28200;
 .timescale -9 -12;
P_0x2b29da0 .param/l "i" 0 4 54, +C4<0101>;
L_0x2d42c80/d .functor AND 1, L_0x2d42cf0, L_0x2d42e50, C4<1>, C4<1>;
L_0x2d42c80 .delay 1 (30000,30000,30000) L_0x2d42c80/d;
v0x2b29e60_0 .net *"_s0", 0 0, L_0x2d42cf0;  1 drivers
v0x2b29f40_0 .net *"_s1", 0 0, L_0x2d42e50;  1 drivers
S_0x2b2a020 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x2b28200;
 .timescale -9 -12;
P_0x2b2a230 .param/l "i" 0 4 54, +C4<0110>;
L_0x2d42fb0/d .functor AND 1, L_0x2d43070, L_0x2d431d0, C4<1>, C4<1>;
L_0x2d42fb0 .delay 1 (30000,30000,30000) L_0x2d42fb0/d;
v0x2b2a2f0_0 .net *"_s0", 0 0, L_0x2d43070;  1 drivers
v0x2b2a3d0_0 .net *"_s1", 0 0, L_0x2d431d0;  1 drivers
S_0x2b2a4b0 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x2b28200;
 .timescale -9 -12;
P_0x2b2a6c0 .param/l "i" 0 4 54, +C4<0111>;
L_0x2d42f40/d .functor AND 1, L_0x2d43700, L_0x2d438f0, C4<1>, C4<1>;
L_0x2d42f40 .delay 1 (30000,30000,30000) L_0x2d42f40/d;
v0x2b2a780_0 .net *"_s0", 0 0, L_0x2d43700;  1 drivers
v0x2b2a860_0 .net *"_s1", 0 0, L_0x2d438f0;  1 drivers
S_0x2b2b420 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x2b27fb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x2d45340/d .functor OR 1, L_0x2d45400, L_0x2d455b0, C4<0>, C4<0>;
L_0x2d45340 .delay 1 (30000,30000,30000) L_0x2d45340/d;
v0x2b2cf70_0 .net *"_s10", 0 0, L_0x2d45400;  1 drivers
v0x2b2d050_0 .net *"_s12", 0 0, L_0x2d455b0;  1 drivers
v0x2b2d130_0 .net "in", 7 0, L_0x2d43340;  alias, 1 drivers
v0x2b2d200_0 .net "ors", 1 0, L_0x2d45160;  1 drivers
v0x2b2d2c0_0 .net "out", 0 0, L_0x2d45340;  alias, 1 drivers
L_0x2d44530 .part L_0x2d43340, 0, 4;
L_0x2d45160 .concat8 [ 1 1 0 0], L_0x2d44220, L_0x2d44e50;
L_0x2d452a0 .part L_0x2d43340, 4, 4;
L_0x2d45400 .part L_0x2d45160, 0, 1;
L_0x2d455b0 .part L_0x2d45160, 1, 1;
S_0x2b2b5e0 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x2b2b420;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2d439e0/d .functor OR 1, L_0x2d43aa0, L_0x2d43c00, C4<0>, C4<0>;
L_0x2d439e0 .delay 1 (30000,30000,30000) L_0x2d439e0/d;
L_0x2d43e30/d .functor OR 1, L_0x2d43f40, L_0x2d440a0, C4<0>, C4<0>;
L_0x2d43e30 .delay 1 (30000,30000,30000) L_0x2d43e30/d;
L_0x2d44220/d .functor OR 1, L_0x2d44290, L_0x2d44440, C4<0>, C4<0>;
L_0x2d44220 .delay 1 (30000,30000,30000) L_0x2d44220/d;
v0x2b2b830_0 .net *"_s0", 0 0, L_0x2d439e0;  1 drivers
v0x2b2b930_0 .net *"_s10", 0 0, L_0x2d43f40;  1 drivers
v0x2b2ba10_0 .net *"_s12", 0 0, L_0x2d440a0;  1 drivers
v0x2b2bad0_0 .net *"_s14", 0 0, L_0x2d44290;  1 drivers
v0x2b2bbb0_0 .net *"_s16", 0 0, L_0x2d44440;  1 drivers
v0x2b2bce0_0 .net *"_s3", 0 0, L_0x2d43aa0;  1 drivers
v0x2b2bdc0_0 .net *"_s5", 0 0, L_0x2d43c00;  1 drivers
v0x2b2bea0_0 .net *"_s6", 0 0, L_0x2d43e30;  1 drivers
v0x2b2bf80_0 .net "in", 3 0, L_0x2d44530;  1 drivers
v0x2b2c0f0_0 .net "ors", 1 0, L_0x2d43d40;  1 drivers
v0x2b2c1d0_0 .net "out", 0 0, L_0x2d44220;  1 drivers
L_0x2d43aa0 .part L_0x2d44530, 0, 1;
L_0x2d43c00 .part L_0x2d44530, 1, 1;
L_0x2d43d40 .concat8 [ 1 1 0 0], L_0x2d439e0, L_0x2d43e30;
L_0x2d43f40 .part L_0x2d44530, 2, 1;
L_0x2d440a0 .part L_0x2d44530, 3, 1;
L_0x2d44290 .part L_0x2d43d40, 0, 1;
L_0x2d44440 .part L_0x2d43d40, 1, 1;
S_0x2b2c2f0 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x2b2b420;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2d44660/d .functor OR 1, L_0x2d446d0, L_0x2d44830, C4<0>, C4<0>;
L_0x2d44660 .delay 1 (30000,30000,30000) L_0x2d44660/d;
L_0x2d44a60/d .functor OR 1, L_0x2d44b70, L_0x2d44cd0, C4<0>, C4<0>;
L_0x2d44a60 .delay 1 (30000,30000,30000) L_0x2d44a60/d;
L_0x2d44e50/d .functor OR 1, L_0x2d44ec0, L_0x2d45070, C4<0>, C4<0>;
L_0x2d44e50 .delay 1 (30000,30000,30000) L_0x2d44e50/d;
v0x2b2c4b0_0 .net *"_s0", 0 0, L_0x2d44660;  1 drivers
v0x2b2c5b0_0 .net *"_s10", 0 0, L_0x2d44b70;  1 drivers
v0x2b2c690_0 .net *"_s12", 0 0, L_0x2d44cd0;  1 drivers
v0x2b2c750_0 .net *"_s14", 0 0, L_0x2d44ec0;  1 drivers
v0x2b2c830_0 .net *"_s16", 0 0, L_0x2d45070;  1 drivers
v0x2b2c960_0 .net *"_s3", 0 0, L_0x2d446d0;  1 drivers
v0x2b2ca40_0 .net *"_s5", 0 0, L_0x2d44830;  1 drivers
v0x2b2cb20_0 .net *"_s6", 0 0, L_0x2d44a60;  1 drivers
v0x2b2cc00_0 .net "in", 3 0, L_0x2d452a0;  1 drivers
v0x2b2cd70_0 .net "ors", 1 0, L_0x2d44970;  1 drivers
v0x2b2ce50_0 .net "out", 0 0, L_0x2d44e50;  1 drivers
L_0x2d446d0 .part L_0x2d452a0, 0, 1;
L_0x2d44830 .part L_0x2d452a0, 1, 1;
L_0x2d44970 .concat8 [ 1 1 0 0], L_0x2d44660, L_0x2d44a60;
L_0x2d44b70 .part L_0x2d452a0, 2, 1;
L_0x2d44cd0 .part L_0x2d452a0, 3, 1;
L_0x2d44ec0 .part L_0x2d44970, 0, 1;
L_0x2d45070 .part L_0x2d44970, 1, 1;
S_0x2b2d760 .scope module, "sltGate" "slt" 4 164, 4 101 0, S_0x2b210e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x2d3fce0/d .functor XNOR 1, L_0x2d491e0, L_0x2d3e6f0, C4<0>, C4<0>;
L_0x2d3fce0 .delay 1 (20000,20000,20000) L_0x2d3fce0/d;
L_0x2d3fe60/d .functor AND 1, L_0x2d491e0, L_0x2d3e9d0, C4<1>, C4<1>;
L_0x2d3fe60 .delay 1 (30000,30000,30000) L_0x2d3fe60/d;
L_0x2d3ffc0/d .functor AND 1, L_0x2d3fce0, L_0x2d49430, C4<1>, C4<1>;
L_0x2d3ffc0 .delay 1 (30000,30000,30000) L_0x2d3ffc0/d;
L_0x2d400d0/d .functor OR 1, L_0x2d3ffc0, L_0x2d3fe60, C4<0>, C4<0>;
L_0x2d400d0 .delay 1 (30000,30000,30000) L_0x2d400d0/d;
v0x2b2da10_0 .net "a", 0 0, L_0x2d491e0;  alias, 1 drivers
v0x2b2db00_0 .net "a_", 0 0, L_0x2d3e870;  alias, 1 drivers
v0x2b2dbc0_0 .net "b", 0 0, L_0x2d3e6f0;  alias, 1 drivers
v0x2b2dcb0_0 .net "b_", 0 0, L_0x2d3e9d0;  alias, 1 drivers
v0x2b2dd50_0 .net "carryin", 0 0, L_0x2d49430;  alias, 1 drivers
v0x2b2de90_0 .net "eq", 0 0, L_0x2d3fce0;  1 drivers
v0x2b2df50_0 .net "lt", 0 0, L_0x2d3fe60;  1 drivers
v0x2b2e010_0 .net "out", 0 0, L_0x2d400d0;  1 drivers
v0x2b2e0d0_0 .net "w0", 0 0, L_0x2d3ffc0;  1 drivers
S_0x2b2e320 .scope module, "sub" "fullAdder" 4 158, 4 85 0, S_0x2b210e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x2d3f8c0/d .functor OR 1, L_0x2d3f3c0, L_0x2b2f580, C4<0>, C4<0>;
L_0x2d3f8c0 .delay 1 (30000,30000,30000) L_0x2d3f8c0/d;
v0x2b2f110_0 .net "a", 0 0, L_0x2d491e0;  alias, 1 drivers
v0x2b2f260_0 .net "b", 0 0, L_0x2d3e9d0;  alias, 1 drivers
v0x2b2f320_0 .net "c1", 0 0, L_0x2d3f3c0;  1 drivers
v0x2b2f3c0_0 .net "c2", 0 0, L_0x2b2f580;  1 drivers
v0x2b2f490_0 .net "carryin", 0 0, L_0x2d49430;  alias, 1 drivers
v0x2b2f610_0 .net "carryout", 0 0, L_0x2d3f8c0;  1 drivers
v0x2b2f6b0_0 .net "s1", 0 0, L_0x2d3f300;  1 drivers
v0x2b2f750_0 .net "sum", 0 0, L_0x2d3f520;  1 drivers
S_0x2b2e570 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x2b2e320;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2d3f300/d .functor XOR 1, L_0x2d491e0, L_0x2d3e9d0, C4<0>, C4<0>;
L_0x2d3f300 .delay 1 (30000,30000,30000) L_0x2d3f300/d;
L_0x2d3f3c0/d .functor AND 1, L_0x2d491e0, L_0x2d3e9d0, C4<1>, C4<1>;
L_0x2d3f3c0 .delay 1 (30000,30000,30000) L_0x2d3f3c0/d;
v0x2b2e7d0_0 .net "a", 0 0, L_0x2d491e0;  alias, 1 drivers
v0x2b2e890_0 .net "b", 0 0, L_0x2d3e9d0;  alias, 1 drivers
v0x2b2e950_0 .net "carryout", 0 0, L_0x2d3f3c0;  alias, 1 drivers
v0x2b2e9f0_0 .net "sum", 0 0, L_0x2d3f300;  alias, 1 drivers
S_0x2b2eb20 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x2b2e320;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2d3f520/d .functor XOR 1, L_0x2d3f300, L_0x2d49430, C4<0>, C4<0>;
L_0x2d3f520 .delay 1 (30000,30000,30000) L_0x2d3f520/d;
L_0x2b2f580/d .functor AND 1, L_0x2d3f300, L_0x2d49430, C4<1>, C4<1>;
L_0x2b2f580 .delay 1 (30000,30000,30000) L_0x2b2f580/d;
v0x2b2ed80_0 .net "a", 0 0, L_0x2d3f300;  alias, 1 drivers
v0x2b2ee50_0 .net "b", 0 0, L_0x2d49430;  alias, 1 drivers
v0x2b2eef0_0 .net "carryout", 0 0, L_0x2b2f580;  alias, 1 drivers
v0x2b2efc0_0 .net "sum", 0 0, L_0x2d3f520;  alias, 1 drivers
S_0x2b317e0 .scope generate, "genblk2" "genblk2" 3 49, 3 49 0, S_0x2b20e10;
 .timescale -9 -12;
L_0x2ac6110b8658 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b86a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d41600/d .functor OR 1, L_0x2ac6110b8658, L_0x2ac6110b86a0, C4<0>, C4<0>;
L_0x2d41600 .delay 1 (30000,30000,30000) L_0x2d41600/d;
v0x2b319d0_0 .net/2u *"_s0", 0 0, L_0x2ac6110b8658;  1 drivers
v0x2b31ab0_0 .net/2u *"_s2", 0 0, L_0x2ac6110b86a0;  1 drivers
S_0x2b31b90 .scope generate, "alu_slices[10]" "alu_slices[10]" 3 39, 3 39 0, S_0x26b20c0;
 .timescale -9 -12;
P_0x2b31da0 .param/l "i" 0 3 39, +C4<01010>;
S_0x2b31e60 .scope module, "alu1_inst" "alu1" 3 40, 4 142 0, S_0x2b31b90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x2d495d0/d .functor NOT 1, L_0x2d53a40, C4<0>, C4<0>, C4<0>;
L_0x2d495d0 .delay 1 (10000,10000,10000) L_0x2d495d0/d;
L_0x2d496e0/d .functor NOT 1, L_0x2d53ba0, C4<0>, C4<0>, C4<0>;
L_0x2d496e0 .delay 1 (10000,10000,10000) L_0x2d496e0/d;
L_0x2d4a690/d .functor XOR 1, L_0x2d53a40, L_0x2d53ba0, C4<0>, C4<0>;
L_0x2d4a690 .delay 1 (30000,30000,30000) L_0x2d4a690/d;
L_0x2ac6110b86e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b8730 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d4a750/d .functor OR 1, L_0x2ac6110b86e8, L_0x2ac6110b8730, C4<0>, C4<0>;
L_0x2d4a750 .delay 1 (30000,30000,30000) L_0x2d4a750/d;
L_0x2ac6110b8778 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b87c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d4aef0/d .functor OR 1, L_0x2ac6110b8778, L_0x2ac6110b87c0, C4<0>, C4<0>;
L_0x2d4aef0 .delay 1 (30000,30000,30000) L_0x2d4aef0/d;
L_0x2d4b0f0/d .functor AND 1, L_0x2d53a40, L_0x2d53ba0, C4<1>, C4<1>;
L_0x2d4b0f0 .delay 1 (30000,30000,30000) L_0x2d4b0f0/d;
L_0x2ac6110b8808 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b8850 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d4b1b0/d .functor OR 1, L_0x2ac6110b8808, L_0x2ac6110b8850, C4<0>, C4<0>;
L_0x2d4b1b0 .delay 1 (30000,30000,30000) L_0x2d4b1b0/d;
L_0x2d4b3b0/d .functor NAND 1, L_0x2d53a40, L_0x2d53ba0, C4<1>, C4<1>;
L_0x2d4b3b0 .delay 1 (20000,20000,20000) L_0x2d4b3b0/d;
L_0x2ac6110b8898 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b88e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d4b4c0/d .functor OR 1, L_0x2ac6110b8898, L_0x2ac6110b88e0, C4<0>, C4<0>;
L_0x2d4b4c0 .delay 1 (30000,30000,30000) L_0x2d4b4c0/d;
L_0x2d4b670/d .functor NOR 1, L_0x2d53a40, L_0x2d53ba0, C4<0>, C4<0>;
L_0x2d4b670 .delay 1 (20000,20000,20000) L_0x2d4b670/d;
L_0x2ac6110b8928 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b8970 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d4b940/d .functor OR 1, L_0x2ac6110b8928, L_0x2ac6110b8970, C4<0>, C4<0>;
L_0x2d4b940 .delay 1 (30000,30000,30000) L_0x2d4b940/d;
L_0x2d4bd40/d .functor OR 1, L_0x2d53a40, L_0x2d53ba0, C4<0>, C4<0>;
L_0x2d4bd40 .delay 1 (30000,30000,30000) L_0x2d4bd40/d;
L_0x2ac6110b89b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b8a00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d4c1e0/d .functor OR 1, L_0x2ac6110b89b8, L_0x2ac6110b8a00, C4<0>, C4<0>;
L_0x2d4c1e0 .delay 1 (30000,30000,30000) L_0x2d4c1e0/d;
L_0x2d53940/d .functor NOT 1, L_0x2d4fba0, C4<0>, C4<0>, C4<0>;
L_0x2d53940 .delay 1 (10000,10000,10000) L_0x2d53940/d;
v0x2b405b0_0 .net "A", 0 0, L_0x2d53a40;  1 drivers
v0x2b40670_0 .net "A_", 0 0, L_0x2d495d0;  1 drivers
v0x2b40730_0 .net "B", 0 0, L_0x2d53ba0;  1 drivers
v0x2b40800_0 .net "B_", 0 0, L_0x2d496e0;  1 drivers
v0x2b408a0_0 .net *"_s11", 0 0, L_0x2d4a750;  1 drivers
v0x2b40990_0 .net/2s *"_s13", 0 0, L_0x2ac6110b86e8;  1 drivers
v0x2b40a50_0 .net/2s *"_s15", 0 0, L_0x2ac6110b8730;  1 drivers
v0x2b40b30_0 .net *"_s19", 0 0, L_0x2d4aef0;  1 drivers
v0x2b40c10_0 .net/2s *"_s21", 0 0, L_0x2ac6110b8778;  1 drivers
v0x2b40d80_0 .net/2s *"_s23", 0 0, L_0x2ac6110b87c0;  1 drivers
v0x2b40e60_0 .net *"_s25", 0 0, L_0x2d4b0f0;  1 drivers
v0x2b40f40_0 .net *"_s28", 0 0, L_0x2d4b1b0;  1 drivers
v0x2b41020_0 .net/2s *"_s30", 0 0, L_0x2ac6110b8808;  1 drivers
v0x2b41100_0 .net/2s *"_s32", 0 0, L_0x2ac6110b8850;  1 drivers
v0x2b411e0_0 .net *"_s34", 0 0, L_0x2d4b3b0;  1 drivers
v0x2b412c0_0 .net *"_s37", 0 0, L_0x2d4b4c0;  1 drivers
v0x2b413a0_0 .net/2s *"_s39", 0 0, L_0x2ac6110b8898;  1 drivers
v0x2b41550_0 .net/2s *"_s41", 0 0, L_0x2ac6110b88e0;  1 drivers
v0x2b415f0_0 .net *"_s43", 0 0, L_0x2d4b670;  1 drivers
v0x2b416d0_0 .net *"_s46", 0 0, L_0x2d4b940;  1 drivers
v0x2b417b0_0 .net/2s *"_s48", 0 0, L_0x2ac6110b8928;  1 drivers
v0x2b41890_0 .net/2s *"_s50", 0 0, L_0x2ac6110b8970;  1 drivers
v0x2b41970_0 .net *"_s52", 0 0, L_0x2d4bd40;  1 drivers
v0x2b41a50_0 .net *"_s56", 0 0, L_0x2d4c1e0;  1 drivers
v0x2b41b30_0 .net/2s *"_s59", 0 0, L_0x2ac6110b89b8;  1 drivers
v0x2b41c10_0 .net/2s *"_s61", 0 0, L_0x2ac6110b8a00;  1 drivers
v0x2b41cf0_0 .net *"_s8", 0 0, L_0x2d4a690;  1 drivers
v0x2b41dd0_0 .net "carryin", 0 0, L_0x2d494d0;  1 drivers
v0x2b41e70_0 .net "carryout", 0 0, L_0x2d535e0;  1 drivers
v0x2b41f10_0 .net "carryouts", 7 0, L_0x2d4be50;  1 drivers
v0x2b42020_0 .net "command", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
v0x2b420e0_0 .net "result", 0 0, L_0x2d4fba0;  1 drivers
v0x2b421d0_0 .net "results", 7 0, L_0x2d4bb10;  1 drivers
v0x2b414b0_0 .net "zero", 0 0, L_0x2d53940;  1 drivers
LS_0x2d4bb10_0_0 .concat8 [ 1 1 1 1], L_0x2d49c00, L_0x2d4a1e0, L_0x2d4a690, L_0x2d4aef0;
LS_0x2d4bb10_0_4 .concat8 [ 1 1 1 1], L_0x2d4b0f0, L_0x2d4b3b0, L_0x2d4b670, L_0x2d4bd40;
L_0x2d4bb10 .concat8 [ 4 4 0 0], LS_0x2d4bb10_0_0, LS_0x2d4bb10_0_4;
LS_0x2d4be50_0_0 .concat8 [ 1 1 1 1], L_0x2d49eb0, L_0x2d4a530, L_0x2d4a750, L_0x2d4ad40;
LS_0x2d4be50_0_4 .concat8 [ 1 1 1 1], L_0x2d4b1b0, L_0x2d4b4c0, L_0x2d4b940, L_0x2d4c1e0;
L_0x2d4be50 .concat8 [ 4 4 0 0], LS_0x2d4be50_0_0, LS_0x2d4be50_0_4;
S_0x2b320e0 .scope module, "adder" "fullAdder" 4 157, 4 85 0, S_0x2b31e60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x2d49eb0/d .functor OR 1, L_0x2d49990, L_0x2d49d50, C4<0>, C4<0>;
L_0x2d49eb0 .delay 1 (30000,30000,30000) L_0x2d49eb0/d;
v0x2b32f10_0 .net "a", 0 0, L_0x2d53a40;  alias, 1 drivers
v0x2b32fd0_0 .net "b", 0 0, L_0x2d53ba0;  alias, 1 drivers
v0x2b330a0_0 .net "c1", 0 0, L_0x2d49990;  1 drivers
v0x2b331a0_0 .net "c2", 0 0, L_0x2d49d50;  1 drivers
v0x2b33270_0 .net "carryin", 0 0, L_0x2d494d0;  alias, 1 drivers
v0x2b33360_0 .net "carryout", 0 0, L_0x2d49eb0;  1 drivers
v0x2b33400_0 .net "s1", 0 0, L_0x2d498d0;  1 drivers
v0x2b334f0_0 .net "sum", 0 0, L_0x2d49c00;  1 drivers
S_0x2b32350 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x2b320e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2d498d0/d .functor XOR 1, L_0x2d53a40, L_0x2d53ba0, C4<0>, C4<0>;
L_0x2d498d0 .delay 1 (30000,30000,30000) L_0x2d498d0/d;
L_0x2d49990/d .functor AND 1, L_0x2d53a40, L_0x2d53ba0, C4<1>, C4<1>;
L_0x2d49990 .delay 1 (30000,30000,30000) L_0x2d49990/d;
v0x2b325b0_0 .net "a", 0 0, L_0x2d53a40;  alias, 1 drivers
v0x2b32690_0 .net "b", 0 0, L_0x2d53ba0;  alias, 1 drivers
v0x2b32750_0 .net "carryout", 0 0, L_0x2d49990;  alias, 1 drivers
v0x2b327f0_0 .net "sum", 0 0, L_0x2d498d0;  alias, 1 drivers
S_0x2b32930 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x2b320e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2d49c00/d .functor XOR 1, L_0x2d498d0, L_0x2d494d0, C4<0>, C4<0>;
L_0x2d49c00 .delay 1 (30000,30000,30000) L_0x2d49c00/d;
L_0x2d49d50/d .functor AND 1, L_0x2d498d0, L_0x2d494d0, C4<1>, C4<1>;
L_0x2d49d50 .delay 1 (30000,30000,30000) L_0x2d49d50/d;
v0x2b32b90_0 .net "a", 0 0, L_0x2d498d0;  alias, 1 drivers
v0x2b32c30_0 .net "b", 0 0, L_0x2d494d0;  alias, 1 drivers
v0x2b32cd0_0 .net "carryout", 0 0, L_0x2d49d50;  alias, 1 drivers
v0x2b32da0_0 .net "sum", 0 0, L_0x2d49c00;  alias, 1 drivers
S_0x2b335c0 .scope module, "cMux" "unaryMultiplexor" 4 176, 4 69 0, S_0x2b31e60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x2b389b0_0 .net "ands", 7 0, L_0x2d515e0;  1 drivers
v0x2b38ac0_0 .net "in", 7 0, L_0x2d4be50;  alias, 1 drivers
v0x2b38b80_0 .net "out", 0 0, L_0x2d535e0;  alias, 1 drivers
v0x2b38c50_0 .net "sel", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
S_0x2b337e0 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x2b335c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x2b35f10_0 .net "A", 7 0, L_0x2d4be50;  alias, 1 drivers
v0x2b36010_0 .net "B", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
v0x2b360d0_0 .net *"_s0", 0 0, L_0x2d4ff00;  1 drivers
v0x2b36190_0 .net *"_s12", 0 0, L_0x2d50870;  1 drivers
v0x2b36270_0 .net *"_s16", 0 0, L_0x2d50bd0;  1 drivers
v0x2b363a0_0 .net *"_s20", 0 0, L_0x2d50fa0;  1 drivers
v0x2b36480_0 .net *"_s24", 0 0, L_0x2d512d0;  1 drivers
v0x2b36560_0 .net *"_s28", 0 0, L_0x2d51260;  1 drivers
v0x2b36640_0 .net *"_s4", 0 0, L_0x2d50250;  1 drivers
v0x2b367b0_0 .net *"_s8", 0 0, L_0x2d50560;  1 drivers
v0x2b36890_0 .net "out", 7 0, L_0x2d515e0;  alias, 1 drivers
L_0x2d4ffc0 .part L_0x2d4be50, 0, 1;
L_0x2d501b0 .part v0x2cdd2e0_0, 0, 1;
L_0x2d50310 .part L_0x2d4be50, 1, 1;
L_0x2d50470 .part v0x2cdd2e0_0, 1, 1;
L_0x2d50620 .part L_0x2d4be50, 2, 1;
L_0x2d50780 .part v0x2cdd2e0_0, 2, 1;
L_0x2d50930 .part L_0x2d4be50, 3, 1;
L_0x2d50a90 .part v0x2cdd2e0_0, 3, 1;
L_0x2d50c90 .part L_0x2d4be50, 4, 1;
L_0x2d50f00 .part v0x2cdd2e0_0, 4, 1;
L_0x2d51010 .part L_0x2d4be50, 5, 1;
L_0x2d51170 .part v0x2cdd2e0_0, 5, 1;
L_0x2d51390 .part L_0x2d4be50, 6, 1;
L_0x2d514f0 .part v0x2cdd2e0_0, 6, 1;
LS_0x2d515e0_0_0 .concat8 [ 1 1 1 1], L_0x2d4ff00, L_0x2d50250, L_0x2d50560, L_0x2d50870;
LS_0x2d515e0_0_4 .concat8 [ 1 1 1 1], L_0x2d50bd0, L_0x2d50fa0, L_0x2d512d0, L_0x2d51260;
L_0x2d515e0 .concat8 [ 4 4 0 0], LS_0x2d515e0_0_0, LS_0x2d515e0_0_4;
L_0x2d519a0 .part L_0x2d4be50, 7, 1;
L_0x2d51b90 .part v0x2cdd2e0_0, 7, 1;
S_0x2b33a40 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x2b337e0;
 .timescale -9 -12;
P_0x2b33c50 .param/l "i" 0 4 54, +C4<00>;
L_0x2d4ff00/d .functor AND 1, L_0x2d4ffc0, L_0x2d501b0, C4<1>, C4<1>;
L_0x2d4ff00 .delay 1 (30000,30000,30000) L_0x2d4ff00/d;
v0x2b33d30_0 .net *"_s0", 0 0, L_0x2d4ffc0;  1 drivers
v0x2b33e10_0 .net *"_s1", 0 0, L_0x2d501b0;  1 drivers
S_0x2b33ef0 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x2b337e0;
 .timescale -9 -12;
P_0x2b34100 .param/l "i" 0 4 54, +C4<01>;
L_0x2d50250/d .functor AND 1, L_0x2d50310, L_0x2d50470, C4<1>, C4<1>;
L_0x2d50250 .delay 1 (30000,30000,30000) L_0x2d50250/d;
v0x2b341c0_0 .net *"_s0", 0 0, L_0x2d50310;  1 drivers
v0x2b342a0_0 .net *"_s1", 0 0, L_0x2d50470;  1 drivers
S_0x2b34380 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x2b337e0;
 .timescale -9 -12;
P_0x2b34590 .param/l "i" 0 4 54, +C4<010>;
L_0x2d50560/d .functor AND 1, L_0x2d50620, L_0x2d50780, C4<1>, C4<1>;
L_0x2d50560 .delay 1 (30000,30000,30000) L_0x2d50560/d;
v0x2b34630_0 .net *"_s0", 0 0, L_0x2d50620;  1 drivers
v0x2b34710_0 .net *"_s1", 0 0, L_0x2d50780;  1 drivers
S_0x2b347f0 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x2b337e0;
 .timescale -9 -12;
P_0x2b34a00 .param/l "i" 0 4 54, +C4<011>;
L_0x2d50870/d .functor AND 1, L_0x2d50930, L_0x2d50a90, C4<1>, C4<1>;
L_0x2d50870 .delay 1 (30000,30000,30000) L_0x2d50870/d;
v0x2b34ac0_0 .net *"_s0", 0 0, L_0x2d50930;  1 drivers
v0x2b34ba0_0 .net *"_s1", 0 0, L_0x2d50a90;  1 drivers
S_0x2b34c80 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x2b337e0;
 .timescale -9 -12;
P_0x2b34ee0 .param/l "i" 0 4 54, +C4<0100>;
L_0x2d50bd0/d .functor AND 1, L_0x2d50c90, L_0x2d50f00, C4<1>, C4<1>;
L_0x2d50bd0 .delay 1 (30000,30000,30000) L_0x2d50bd0/d;
v0x2b34fa0_0 .net *"_s0", 0 0, L_0x2d50c90;  1 drivers
v0x2b35080_0 .net *"_s1", 0 0, L_0x2d50f00;  1 drivers
S_0x2b35160 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x2b337e0;
 .timescale -9 -12;
P_0x2b35370 .param/l "i" 0 4 54, +C4<0101>;
L_0x2d50fa0/d .functor AND 1, L_0x2d51010, L_0x2d51170, C4<1>, C4<1>;
L_0x2d50fa0 .delay 1 (30000,30000,30000) L_0x2d50fa0/d;
v0x2b35430_0 .net *"_s0", 0 0, L_0x2d51010;  1 drivers
v0x2b35510_0 .net *"_s1", 0 0, L_0x2d51170;  1 drivers
S_0x2b355f0 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x2b337e0;
 .timescale -9 -12;
P_0x2b35800 .param/l "i" 0 4 54, +C4<0110>;
L_0x2d512d0/d .functor AND 1, L_0x2d51390, L_0x2d514f0, C4<1>, C4<1>;
L_0x2d512d0 .delay 1 (30000,30000,30000) L_0x2d512d0/d;
v0x2b358c0_0 .net *"_s0", 0 0, L_0x2d51390;  1 drivers
v0x2b359a0_0 .net *"_s1", 0 0, L_0x2d514f0;  1 drivers
S_0x2b35a80 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x2b337e0;
 .timescale -9 -12;
P_0x2b35c90 .param/l "i" 0 4 54, +C4<0111>;
L_0x2d51260/d .functor AND 1, L_0x2d519a0, L_0x2d51b90, C4<1>, C4<1>;
L_0x2d51260 .delay 1 (30000,30000,30000) L_0x2d51260/d;
v0x2b35d50_0 .net *"_s0", 0 0, L_0x2d519a0;  1 drivers
v0x2b35e30_0 .net *"_s1", 0 0, L_0x2d51b90;  1 drivers
S_0x2b369f0 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x2b335c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x2d535e0/d .functor OR 1, L_0x2d536a0, L_0x2d53850, C4<0>, C4<0>;
L_0x2d535e0 .delay 1 (30000,30000,30000) L_0x2d535e0/d;
v0x2b38540_0 .net *"_s10", 0 0, L_0x2d536a0;  1 drivers
v0x2b38620_0 .net *"_s12", 0 0, L_0x2d53850;  1 drivers
v0x2b38700_0 .net "in", 7 0, L_0x2d515e0;  alias, 1 drivers
v0x2b387d0_0 .net "ors", 1 0, L_0x2d53400;  1 drivers
v0x2b38890_0 .net "out", 0 0, L_0x2d535e0;  alias, 1 drivers
L_0x2d527d0 .part L_0x2d515e0, 0, 4;
L_0x2d53400 .concat8 [ 1 1 0 0], L_0x2d524c0, L_0x2d530f0;
L_0x2d53540 .part L_0x2d515e0, 4, 4;
L_0x2d536a0 .part L_0x2d53400, 0, 1;
L_0x2d53850 .part L_0x2d53400, 1, 1;
S_0x2b36bb0 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x2b369f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2d51c80/d .functor OR 1, L_0x2d51d40, L_0x2d51ea0, C4<0>, C4<0>;
L_0x2d51c80 .delay 1 (30000,30000,30000) L_0x2d51c80/d;
L_0x2d520d0/d .functor OR 1, L_0x2d521e0, L_0x2d52340, C4<0>, C4<0>;
L_0x2d520d0 .delay 1 (30000,30000,30000) L_0x2d520d0/d;
L_0x2d524c0/d .functor OR 1, L_0x2d52530, L_0x2d526e0, C4<0>, C4<0>;
L_0x2d524c0 .delay 1 (30000,30000,30000) L_0x2d524c0/d;
v0x2b36e00_0 .net *"_s0", 0 0, L_0x2d51c80;  1 drivers
v0x2b36f00_0 .net *"_s10", 0 0, L_0x2d521e0;  1 drivers
v0x2b36fe0_0 .net *"_s12", 0 0, L_0x2d52340;  1 drivers
v0x2b370a0_0 .net *"_s14", 0 0, L_0x2d52530;  1 drivers
v0x2b37180_0 .net *"_s16", 0 0, L_0x2d526e0;  1 drivers
v0x2b372b0_0 .net *"_s3", 0 0, L_0x2d51d40;  1 drivers
v0x2b37390_0 .net *"_s5", 0 0, L_0x2d51ea0;  1 drivers
v0x2b37470_0 .net *"_s6", 0 0, L_0x2d520d0;  1 drivers
v0x2b37550_0 .net "in", 3 0, L_0x2d527d0;  1 drivers
v0x2b376c0_0 .net "ors", 1 0, L_0x2d51fe0;  1 drivers
v0x2b377a0_0 .net "out", 0 0, L_0x2d524c0;  1 drivers
L_0x2d51d40 .part L_0x2d527d0, 0, 1;
L_0x2d51ea0 .part L_0x2d527d0, 1, 1;
L_0x2d51fe0 .concat8 [ 1 1 0 0], L_0x2d51c80, L_0x2d520d0;
L_0x2d521e0 .part L_0x2d527d0, 2, 1;
L_0x2d52340 .part L_0x2d527d0, 3, 1;
L_0x2d52530 .part L_0x2d51fe0, 0, 1;
L_0x2d526e0 .part L_0x2d51fe0, 1, 1;
S_0x2b378c0 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x2b369f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2d52900/d .functor OR 1, L_0x2d52970, L_0x2d52ad0, C4<0>, C4<0>;
L_0x2d52900 .delay 1 (30000,30000,30000) L_0x2d52900/d;
L_0x2d52d00/d .functor OR 1, L_0x2d52e10, L_0x2d52f70, C4<0>, C4<0>;
L_0x2d52d00 .delay 1 (30000,30000,30000) L_0x2d52d00/d;
L_0x2d530f0/d .functor OR 1, L_0x2d53160, L_0x2d53310, C4<0>, C4<0>;
L_0x2d530f0 .delay 1 (30000,30000,30000) L_0x2d530f0/d;
v0x2b37a80_0 .net *"_s0", 0 0, L_0x2d52900;  1 drivers
v0x2b37b80_0 .net *"_s10", 0 0, L_0x2d52e10;  1 drivers
v0x2b37c60_0 .net *"_s12", 0 0, L_0x2d52f70;  1 drivers
v0x2b37d20_0 .net *"_s14", 0 0, L_0x2d53160;  1 drivers
v0x2b37e00_0 .net *"_s16", 0 0, L_0x2d53310;  1 drivers
v0x2b37f30_0 .net *"_s3", 0 0, L_0x2d52970;  1 drivers
v0x2b38010_0 .net *"_s5", 0 0, L_0x2d52ad0;  1 drivers
v0x2b380f0_0 .net *"_s6", 0 0, L_0x2d52d00;  1 drivers
v0x2b381d0_0 .net "in", 3 0, L_0x2d53540;  1 drivers
v0x2b38340_0 .net "ors", 1 0, L_0x2d52c10;  1 drivers
v0x2b38420_0 .net "out", 0 0, L_0x2d530f0;  1 drivers
L_0x2d52970 .part L_0x2d53540, 0, 1;
L_0x2d52ad0 .part L_0x2d53540, 1, 1;
L_0x2d52c10 .concat8 [ 1 1 0 0], L_0x2d52900, L_0x2d52d00;
L_0x2d52e10 .part L_0x2d53540, 2, 1;
L_0x2d52f70 .part L_0x2d53540, 3, 1;
L_0x2d53160 .part L_0x2d52c10, 0, 1;
L_0x2d53310 .part L_0x2d52c10, 1, 1;
S_0x2b38d30 .scope module, "resMux" "unaryMultiplexor" 4 175, 4 69 0, S_0x2b31e60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x2b3e180_0 .net "ands", 7 0, L_0x2d4dba0;  1 drivers
v0x2b3e290_0 .net "in", 7 0, L_0x2d4bb10;  alias, 1 drivers
v0x2b3e350_0 .net "out", 0 0, L_0x2d4fba0;  alias, 1 drivers
v0x2b3e420_0 .net "sel", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
S_0x2b38f80 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x2b38d30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x2b3b6c0_0 .net "A", 7 0, L_0x2d4bb10;  alias, 1 drivers
v0x2b3b7c0_0 .net "B", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
v0x2b3b880_0 .net *"_s0", 0 0, L_0x2d4c390;  1 drivers
v0x2b3b940_0 .net *"_s12", 0 0, L_0x2d4cd50;  1 drivers
v0x2b3ba20_0 .net *"_s16", 0 0, L_0x2d4d0b0;  1 drivers
v0x2b3bb50_0 .net *"_s20", 0 0, L_0x2d4d4e0;  1 drivers
v0x2b3bc30_0 .net *"_s24", 0 0, L_0x2d4d810;  1 drivers
v0x2b3bd10_0 .net *"_s28", 0 0, L_0x2d4d7a0;  1 drivers
v0x2b3bdf0_0 .net *"_s4", 0 0, L_0x2d4c730;  1 drivers
v0x2b3bf60_0 .net *"_s8", 0 0, L_0x2d4ca40;  1 drivers
v0x2b3c000_0 .net "out", 7 0, L_0x2d4dba0;  alias, 1 drivers
L_0x2d4c4a0 .part L_0x2d4bb10, 0, 1;
L_0x2d4c690 .part v0x2cdd2e0_0, 0, 1;
L_0x2d4c7f0 .part L_0x2d4bb10, 1, 1;
L_0x2d4c950 .part v0x2cdd2e0_0, 1, 1;
L_0x2d4cb00 .part L_0x2d4bb10, 2, 1;
L_0x2d4cc60 .part v0x2cdd2e0_0, 2, 1;
L_0x2d4ce10 .part L_0x2d4bb10, 3, 1;
L_0x2d4cf70 .part v0x2cdd2e0_0, 3, 1;
L_0x2d4d170 .part L_0x2d4bb10, 4, 1;
L_0x2d4d3e0 .part v0x2cdd2e0_0, 4, 1;
L_0x2d4d550 .part L_0x2d4bb10, 5, 1;
L_0x2d4d6b0 .part v0x2cdd2e0_0, 5, 1;
L_0x2d4d8d0 .part L_0x2d4bb10, 6, 1;
L_0x2d4da30 .part v0x2cdd2e0_0, 6, 1;
LS_0x2d4dba0_0_0 .concat8 [ 1 1 1 1], L_0x2d4c390, L_0x2d4c730, L_0x2d4ca40, L_0x2d4cd50;
LS_0x2d4dba0_0_4 .concat8 [ 1 1 1 1], L_0x2d4d0b0, L_0x2d4d4e0, L_0x2d4d810, L_0x2d4d7a0;
L_0x2d4dba0 .concat8 [ 4 4 0 0], LS_0x2d4dba0_0_0, LS_0x2d4dba0_0_4;
L_0x2d4df60 .part L_0x2d4bb10, 7, 1;
L_0x2d4e150 .part v0x2cdd2e0_0, 7, 1;
S_0x2b391c0 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x2b38f80;
 .timescale -9 -12;
P_0x2b393d0 .param/l "i" 0 4 54, +C4<00>;
L_0x2d4c390/d .functor AND 1, L_0x2d4c4a0, L_0x2d4c690, C4<1>, C4<1>;
L_0x2d4c390 .delay 1 (30000,30000,30000) L_0x2d4c390/d;
v0x2b394b0_0 .net *"_s0", 0 0, L_0x2d4c4a0;  1 drivers
v0x2b39590_0 .net *"_s1", 0 0, L_0x2d4c690;  1 drivers
S_0x2b39670 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x2b38f80;
 .timescale -9 -12;
P_0x2b39880 .param/l "i" 0 4 54, +C4<01>;
L_0x2d4c730/d .functor AND 1, L_0x2d4c7f0, L_0x2d4c950, C4<1>, C4<1>;
L_0x2d4c730 .delay 1 (30000,30000,30000) L_0x2d4c730/d;
v0x2b39940_0 .net *"_s0", 0 0, L_0x2d4c7f0;  1 drivers
v0x2b39a20_0 .net *"_s1", 0 0, L_0x2d4c950;  1 drivers
S_0x2b39b00 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x2b38f80;
 .timescale -9 -12;
P_0x2b39d40 .param/l "i" 0 4 54, +C4<010>;
L_0x2d4ca40/d .functor AND 1, L_0x2d4cb00, L_0x2d4cc60, C4<1>, C4<1>;
L_0x2d4ca40 .delay 1 (30000,30000,30000) L_0x2d4ca40/d;
v0x2b39de0_0 .net *"_s0", 0 0, L_0x2d4cb00;  1 drivers
v0x2b39ec0_0 .net *"_s1", 0 0, L_0x2d4cc60;  1 drivers
S_0x2b39fa0 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x2b38f80;
 .timescale -9 -12;
P_0x2b3a1b0 .param/l "i" 0 4 54, +C4<011>;
L_0x2d4cd50/d .functor AND 1, L_0x2d4ce10, L_0x2d4cf70, C4<1>, C4<1>;
L_0x2d4cd50 .delay 1 (30000,30000,30000) L_0x2d4cd50/d;
v0x2b3a270_0 .net *"_s0", 0 0, L_0x2d4ce10;  1 drivers
v0x2b3a350_0 .net *"_s1", 0 0, L_0x2d4cf70;  1 drivers
S_0x2b3a430 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x2b38f80;
 .timescale -9 -12;
P_0x2b3a690 .param/l "i" 0 4 54, +C4<0100>;
L_0x2d4d0b0/d .functor AND 1, L_0x2d4d170, L_0x2d4d3e0, C4<1>, C4<1>;
L_0x2d4d0b0 .delay 1 (30000,30000,30000) L_0x2d4d0b0/d;
v0x2b3a750_0 .net *"_s0", 0 0, L_0x2d4d170;  1 drivers
v0x2b3a830_0 .net *"_s1", 0 0, L_0x2d4d3e0;  1 drivers
S_0x2b3a910 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x2b38f80;
 .timescale -9 -12;
P_0x2b3ab20 .param/l "i" 0 4 54, +C4<0101>;
L_0x2d4d4e0/d .functor AND 1, L_0x2d4d550, L_0x2d4d6b0, C4<1>, C4<1>;
L_0x2d4d4e0 .delay 1 (30000,30000,30000) L_0x2d4d4e0/d;
v0x2b3abe0_0 .net *"_s0", 0 0, L_0x2d4d550;  1 drivers
v0x2b3acc0_0 .net *"_s1", 0 0, L_0x2d4d6b0;  1 drivers
S_0x2b3ada0 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x2b38f80;
 .timescale -9 -12;
P_0x2b3afb0 .param/l "i" 0 4 54, +C4<0110>;
L_0x2d4d810/d .functor AND 1, L_0x2d4d8d0, L_0x2d4da30, C4<1>, C4<1>;
L_0x2d4d810 .delay 1 (30000,30000,30000) L_0x2d4d810/d;
v0x2b3b070_0 .net *"_s0", 0 0, L_0x2d4d8d0;  1 drivers
v0x2b3b150_0 .net *"_s1", 0 0, L_0x2d4da30;  1 drivers
S_0x2b3b230 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x2b38f80;
 .timescale -9 -12;
P_0x2b3b440 .param/l "i" 0 4 54, +C4<0111>;
L_0x2d4d7a0/d .functor AND 1, L_0x2d4df60, L_0x2d4e150, C4<1>, C4<1>;
L_0x2d4d7a0 .delay 1 (30000,30000,30000) L_0x2d4d7a0/d;
v0x2b3b500_0 .net *"_s0", 0 0, L_0x2d4df60;  1 drivers
v0x2b3b5e0_0 .net *"_s1", 0 0, L_0x2d4e150;  1 drivers
S_0x2b3c140 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x2b38d30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x2d4fba0/d .functor OR 1, L_0x2d4fc60, L_0x2d4fe10, C4<0>, C4<0>;
L_0x2d4fba0 .delay 1 (30000,30000,30000) L_0x2d4fba0/d;
v0x2b3dd10_0 .net *"_s10", 0 0, L_0x2d4fc60;  1 drivers
v0x2b3ddf0_0 .net *"_s12", 0 0, L_0x2d4fe10;  1 drivers
v0x2b3ded0_0 .net "in", 7 0, L_0x2d4dba0;  alias, 1 drivers
v0x2b3dfa0_0 .net "ors", 1 0, L_0x2d4f9c0;  1 drivers
v0x2b3e060_0 .net "out", 0 0, L_0x2d4fba0;  alias, 1 drivers
L_0x2d4ed90 .part L_0x2d4dba0, 0, 4;
L_0x2d4f9c0 .concat8 [ 1 1 0 0], L_0x2d4ea80, L_0x2d4f6b0;
L_0x2d4fb00 .part L_0x2d4dba0, 4, 4;
L_0x2d4fc60 .part L_0x2d4f9c0, 0, 1;
L_0x2d4fe10 .part L_0x2d4f9c0, 1, 1;
S_0x2b3c350 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x2b3c140;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2d4e240/d .functor OR 1, L_0x2d4e300, L_0x2d4e460, C4<0>, C4<0>;
L_0x2d4e240 .delay 1 (30000,30000,30000) L_0x2d4e240/d;
L_0x2d4e690/d .functor OR 1, L_0x2d4e7a0, L_0x2d4e900, C4<0>, C4<0>;
L_0x2d4e690 .delay 1 (30000,30000,30000) L_0x2d4e690/d;
L_0x2d4ea80/d .functor OR 1, L_0x2d4eaf0, L_0x2d4eca0, C4<0>, C4<0>;
L_0x2d4ea80 .delay 1 (30000,30000,30000) L_0x2d4ea80/d;
v0x2b3c5a0_0 .net *"_s0", 0 0, L_0x2d4e240;  1 drivers
v0x2b3c6a0_0 .net *"_s10", 0 0, L_0x2d4e7a0;  1 drivers
v0x2b3c780_0 .net *"_s12", 0 0, L_0x2d4e900;  1 drivers
v0x2b3c870_0 .net *"_s14", 0 0, L_0x2d4eaf0;  1 drivers
v0x2b3c950_0 .net *"_s16", 0 0, L_0x2d4eca0;  1 drivers
v0x2b3ca80_0 .net *"_s3", 0 0, L_0x2d4e300;  1 drivers
v0x2b3cb60_0 .net *"_s5", 0 0, L_0x2d4e460;  1 drivers
v0x2b3cc40_0 .net *"_s6", 0 0, L_0x2d4e690;  1 drivers
v0x2b3cd20_0 .net "in", 3 0, L_0x2d4ed90;  1 drivers
v0x2b3ce90_0 .net "ors", 1 0, L_0x2d4e5a0;  1 drivers
v0x2b3cf70_0 .net "out", 0 0, L_0x2d4ea80;  1 drivers
L_0x2d4e300 .part L_0x2d4ed90, 0, 1;
L_0x2d4e460 .part L_0x2d4ed90, 1, 1;
L_0x2d4e5a0 .concat8 [ 1 1 0 0], L_0x2d4e240, L_0x2d4e690;
L_0x2d4e7a0 .part L_0x2d4ed90, 2, 1;
L_0x2d4e900 .part L_0x2d4ed90, 3, 1;
L_0x2d4eaf0 .part L_0x2d4e5a0, 0, 1;
L_0x2d4eca0 .part L_0x2d4e5a0, 1, 1;
S_0x2b3d090 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x2b3c140;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2d4eec0/d .functor OR 1, L_0x2d4ef30, L_0x2d4f090, C4<0>, C4<0>;
L_0x2d4eec0 .delay 1 (30000,30000,30000) L_0x2d4eec0/d;
L_0x2d4f2c0/d .functor OR 1, L_0x2d4f3d0, L_0x2d4f530, C4<0>, C4<0>;
L_0x2d4f2c0 .delay 1 (30000,30000,30000) L_0x2d4f2c0/d;
L_0x2d4f6b0/d .functor OR 1, L_0x2d4f720, L_0x2d4f8d0, C4<0>, C4<0>;
L_0x2d4f6b0 .delay 1 (30000,30000,30000) L_0x2d4f6b0/d;
v0x2b3d250_0 .net *"_s0", 0 0, L_0x2d4eec0;  1 drivers
v0x2b3d350_0 .net *"_s10", 0 0, L_0x2d4f3d0;  1 drivers
v0x2b3d430_0 .net *"_s12", 0 0, L_0x2d4f530;  1 drivers
v0x2b3d4f0_0 .net *"_s14", 0 0, L_0x2d4f720;  1 drivers
v0x2b3d5d0_0 .net *"_s16", 0 0, L_0x2d4f8d0;  1 drivers
v0x2b3d700_0 .net *"_s3", 0 0, L_0x2d4ef30;  1 drivers
v0x2b3d7e0_0 .net *"_s5", 0 0, L_0x2d4f090;  1 drivers
v0x2b3d8c0_0 .net *"_s6", 0 0, L_0x2d4f2c0;  1 drivers
v0x2b3d9a0_0 .net "in", 3 0, L_0x2d4fb00;  1 drivers
v0x2b3db10_0 .net "ors", 1 0, L_0x2d4f1d0;  1 drivers
v0x2b3dbf0_0 .net "out", 0 0, L_0x2d4f6b0;  1 drivers
L_0x2d4ef30 .part L_0x2d4fb00, 0, 1;
L_0x2d4f090 .part L_0x2d4fb00, 1, 1;
L_0x2d4f1d0 .concat8 [ 1 1 0 0], L_0x2d4eec0, L_0x2d4f2c0;
L_0x2d4f3d0 .part L_0x2d4fb00, 2, 1;
L_0x2d4f530 .part L_0x2d4fb00, 3, 1;
L_0x2d4f720 .part L_0x2d4f1d0, 0, 1;
L_0x2d4f8d0 .part L_0x2d4f1d0, 1, 1;
S_0x2b3e500 .scope module, "sltGate" "slt" 4 164, 4 101 0, S_0x2b31e60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x2d4a950/d .functor XNOR 1, L_0x2d53a40, L_0x2d53ba0, C4<0>, C4<0>;
L_0x2d4a950 .delay 1 (20000,20000,20000) L_0x2d4a950/d;
L_0x2d4aad0/d .functor AND 1, L_0x2d53a40, L_0x2d496e0, C4<1>, C4<1>;
L_0x2d4aad0 .delay 1 (30000,30000,30000) L_0x2d4aad0/d;
L_0x2d4ac30/d .functor AND 1, L_0x2d4a950, L_0x2d494d0, C4<1>, C4<1>;
L_0x2d4ac30 .delay 1 (30000,30000,30000) L_0x2d4ac30/d;
L_0x2d4ad40/d .functor OR 1, L_0x2d4ac30, L_0x2d4aad0, C4<0>, C4<0>;
L_0x2d4ad40 .delay 1 (30000,30000,30000) L_0x2d4ad40/d;
v0x2b3e7b0_0 .net "a", 0 0, L_0x2d53a40;  alias, 1 drivers
v0x2b3e8a0_0 .net "a_", 0 0, L_0x2d495d0;  alias, 1 drivers
v0x2b3e960_0 .net "b", 0 0, L_0x2d53ba0;  alias, 1 drivers
v0x2b3ea50_0 .net "b_", 0 0, L_0x2d496e0;  alias, 1 drivers
v0x2b3eaf0_0 .net "carryin", 0 0, L_0x2d494d0;  alias, 1 drivers
v0x2b3ec30_0 .net "eq", 0 0, L_0x2d4a950;  1 drivers
v0x2b3ecf0_0 .net "lt", 0 0, L_0x2d4aad0;  1 drivers
v0x2b3edb0_0 .net "out", 0 0, L_0x2d4ad40;  1 drivers
v0x2b3ee70_0 .net "w0", 0 0, L_0x2d4ac30;  1 drivers
S_0x2b3f0c0 .scope module, "sub" "fullAdder" 4 158, 4 85 0, S_0x2b31e60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x2d4a530/d .functor OR 1, L_0x2d4a0d0, L_0x2b40320, C4<0>, C4<0>;
L_0x2d4a530 .delay 1 (30000,30000,30000) L_0x2d4a530/d;
v0x2b3feb0_0 .net "a", 0 0, L_0x2d53a40;  alias, 1 drivers
v0x2b40000_0 .net "b", 0 0, L_0x2d496e0;  alias, 1 drivers
v0x2b400c0_0 .net "c1", 0 0, L_0x2d4a0d0;  1 drivers
v0x2b40160_0 .net "c2", 0 0, L_0x2b40320;  1 drivers
v0x2b40230_0 .net "carryin", 0 0, L_0x2d494d0;  alias, 1 drivers
v0x2b403b0_0 .net "carryout", 0 0, L_0x2d4a530;  1 drivers
v0x2b40450_0 .net "s1", 0 0, L_0x2d49f70;  1 drivers
v0x2b404f0_0 .net "sum", 0 0, L_0x2d4a1e0;  1 drivers
S_0x2b3f310 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x2b3f0c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2d49f70/d .functor XOR 1, L_0x2d53a40, L_0x2d496e0, C4<0>, C4<0>;
L_0x2d49f70 .delay 1 (30000,30000,30000) L_0x2d49f70/d;
L_0x2d4a0d0/d .functor AND 1, L_0x2d53a40, L_0x2d496e0, C4<1>, C4<1>;
L_0x2d4a0d0 .delay 1 (30000,30000,30000) L_0x2d4a0d0/d;
v0x2b3f570_0 .net "a", 0 0, L_0x2d53a40;  alias, 1 drivers
v0x2b3f630_0 .net "b", 0 0, L_0x2d496e0;  alias, 1 drivers
v0x2b3f6f0_0 .net "carryout", 0 0, L_0x2d4a0d0;  alias, 1 drivers
v0x2b3f790_0 .net "sum", 0 0, L_0x2d49f70;  alias, 1 drivers
S_0x2b3f8c0 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x2b3f0c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2d4a1e0/d .functor XOR 1, L_0x2d49f70, L_0x2d494d0, C4<0>, C4<0>;
L_0x2d4a1e0 .delay 1 (30000,30000,30000) L_0x2d4a1e0/d;
L_0x2b40320/d .functor AND 1, L_0x2d49f70, L_0x2d494d0, C4<1>, C4<1>;
L_0x2b40320 .delay 1 (30000,30000,30000) L_0x2b40320/d;
v0x2b3fb20_0 .net "a", 0 0, L_0x2d49f70;  alias, 1 drivers
v0x2b3fbf0_0 .net "b", 0 0, L_0x2d494d0;  alias, 1 drivers
v0x2b3fc90_0 .net "carryout", 0 0, L_0x2b40320;  alias, 1 drivers
v0x2b3fd60_0 .net "sum", 0 0, L_0x2d4a1e0;  alias, 1 drivers
S_0x2b42580 .scope generate, "genblk2" "genblk2" 3 49, 3 49 0, S_0x2b31b90;
 .timescale -9 -12;
L_0x2ac6110b8a48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b8a90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d49b90/d .functor OR 1, L_0x2ac6110b8a48, L_0x2ac6110b8a90, C4<0>, C4<0>;
L_0x2d49b90 .delay 1 (30000,30000,30000) L_0x2d49b90/d;
v0x2b42770_0 .net/2u *"_s0", 0 0, L_0x2ac6110b8a48;  1 drivers
v0x2b42850_0 .net/2u *"_s2", 0 0, L_0x2ac6110b8a90;  1 drivers
S_0x2b42930 .scope generate, "alu_slices[11]" "alu_slices[11]" 3 39, 3 39 0, S_0x26b20c0;
 .timescale -9 -12;
P_0x2b42b40 .param/l "i" 0 3 39, +C4<01011>;
S_0x2b42c00 .scope module, "alu1_inst" "alu1" 3 40, 4 142 0, S_0x2b42930;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x2d53da0/d .functor NOT 1, L_0x2d5e260, C4<0>, C4<0>, C4<0>;
L_0x2d53da0 .delay 1 (10000,10000,10000) L_0x2d53da0/d;
L_0x2d53eb0/d .functor NOT 1, L_0x2d53c40, C4<0>, C4<0>, C4<0>;
L_0x2d53eb0 .delay 1 (10000,10000,10000) L_0x2d53eb0/d;
L_0x2d54eb0/d .functor XOR 1, L_0x2d5e260, L_0x2d53c40, C4<0>, C4<0>;
L_0x2d54eb0 .delay 1 (30000,30000,30000) L_0x2d54eb0/d;
L_0x2ac6110b8ad8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b8b20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d54f70/d .functor OR 1, L_0x2ac6110b8ad8, L_0x2ac6110b8b20, C4<0>, C4<0>;
L_0x2d54f70 .delay 1 (30000,30000,30000) L_0x2d54f70/d;
L_0x2ac6110b8b68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b8bb0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d55710/d .functor OR 1, L_0x2ac6110b8b68, L_0x2ac6110b8bb0, C4<0>, C4<0>;
L_0x2d55710 .delay 1 (30000,30000,30000) L_0x2d55710/d;
L_0x2d55910/d .functor AND 1, L_0x2d5e260, L_0x2d53c40, C4<1>, C4<1>;
L_0x2d55910 .delay 1 (30000,30000,30000) L_0x2d55910/d;
L_0x2ac6110b8bf8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b8c40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d559d0/d .functor OR 1, L_0x2ac6110b8bf8, L_0x2ac6110b8c40, C4<0>, C4<0>;
L_0x2d559d0 .delay 1 (30000,30000,30000) L_0x2d559d0/d;
L_0x2d55bd0/d .functor NAND 1, L_0x2d5e260, L_0x2d53c40, C4<1>, C4<1>;
L_0x2d55bd0 .delay 1 (20000,20000,20000) L_0x2d55bd0/d;
L_0x2ac6110b8c88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b8cd0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d55ce0/d .functor OR 1, L_0x2ac6110b8c88, L_0x2ac6110b8cd0, C4<0>, C4<0>;
L_0x2d55ce0 .delay 1 (30000,30000,30000) L_0x2d55ce0/d;
L_0x2d55e90/d .functor NOR 1, L_0x2d5e260, L_0x2d53c40, C4<0>, C4<0>;
L_0x2d55e90 .delay 1 (20000,20000,20000) L_0x2d55e90/d;
L_0x2ac6110b8d18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b8d60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d56160/d .functor OR 1, L_0x2ac6110b8d18, L_0x2ac6110b8d60, C4<0>, C4<0>;
L_0x2d56160 .delay 1 (30000,30000,30000) L_0x2d56160/d;
L_0x2d56560/d .functor OR 1, L_0x2d5e260, L_0x2d53c40, C4<0>, C4<0>;
L_0x2d56560 .delay 1 (30000,30000,30000) L_0x2d56560/d;
L_0x2ac6110b8da8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b8df0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d56a00/d .functor OR 1, L_0x2ac6110b8da8, L_0x2ac6110b8df0, C4<0>, C4<0>;
L_0x2d56a00 .delay 1 (30000,30000,30000) L_0x2d56a00/d;
L_0x2d5e160/d .functor NOT 1, L_0x2d5a3c0, C4<0>, C4<0>, C4<0>;
L_0x2d5e160 .delay 1 (10000,10000,10000) L_0x2d5e160/d;
v0x2b51330_0 .net "A", 0 0, L_0x2d5e260;  1 drivers
v0x2b513f0_0 .net "A_", 0 0, L_0x2d53da0;  1 drivers
v0x2b514b0_0 .net "B", 0 0, L_0x2d53c40;  1 drivers
v0x2b51580_0 .net "B_", 0 0, L_0x2d53eb0;  1 drivers
v0x2b51620_0 .net *"_s11", 0 0, L_0x2d54f70;  1 drivers
v0x2b51710_0 .net/2s *"_s13", 0 0, L_0x2ac6110b8ad8;  1 drivers
v0x2b517d0_0 .net/2s *"_s15", 0 0, L_0x2ac6110b8b20;  1 drivers
v0x2b518b0_0 .net *"_s19", 0 0, L_0x2d55710;  1 drivers
v0x2b51990_0 .net/2s *"_s21", 0 0, L_0x2ac6110b8b68;  1 drivers
v0x2b51b00_0 .net/2s *"_s23", 0 0, L_0x2ac6110b8bb0;  1 drivers
v0x2b51be0_0 .net *"_s25", 0 0, L_0x2d55910;  1 drivers
v0x2b51cc0_0 .net *"_s28", 0 0, L_0x2d559d0;  1 drivers
v0x2b51da0_0 .net/2s *"_s30", 0 0, L_0x2ac6110b8bf8;  1 drivers
v0x2b51e80_0 .net/2s *"_s32", 0 0, L_0x2ac6110b8c40;  1 drivers
v0x2b51f60_0 .net *"_s34", 0 0, L_0x2d55bd0;  1 drivers
v0x2b52040_0 .net *"_s37", 0 0, L_0x2d55ce0;  1 drivers
v0x2b52120_0 .net/2s *"_s39", 0 0, L_0x2ac6110b8c88;  1 drivers
v0x2b522d0_0 .net/2s *"_s41", 0 0, L_0x2ac6110b8cd0;  1 drivers
v0x2b52370_0 .net *"_s43", 0 0, L_0x2d55e90;  1 drivers
v0x2b52450_0 .net *"_s46", 0 0, L_0x2d56160;  1 drivers
v0x2b52530_0 .net/2s *"_s48", 0 0, L_0x2ac6110b8d18;  1 drivers
v0x2b52610_0 .net/2s *"_s50", 0 0, L_0x2ac6110b8d60;  1 drivers
v0x2b526f0_0 .net *"_s52", 0 0, L_0x2d56560;  1 drivers
v0x2b527d0_0 .net *"_s56", 0 0, L_0x2d56a00;  1 drivers
v0x2b528b0_0 .net/2s *"_s59", 0 0, L_0x2ac6110b8da8;  1 drivers
v0x2b52990_0 .net/2s *"_s61", 0 0, L_0x2ac6110b8df0;  1 drivers
v0x2b52a70_0 .net *"_s8", 0 0, L_0x2d54eb0;  1 drivers
v0x2b52b50_0 .net "carryin", 0 0, L_0x2d5e4e0;  1 drivers
v0x2b52bf0_0 .net "carryout", 0 0, L_0x2d5de00;  1 drivers
v0x2b52c90_0 .net "carryouts", 7 0, L_0x2d56670;  1 drivers
v0x2b52da0_0 .net "command", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
v0x2b52e60_0 .net "result", 0 0, L_0x2d5a3c0;  1 drivers
v0x2b52f50_0 .net "results", 7 0, L_0x2d56330;  1 drivers
v0x2b52230_0 .net "zero", 0 0, L_0x2d5e160;  1 drivers
LS_0x2d56330_0_0 .concat8 [ 1 1 1 1], L_0x2d543d0, L_0x2d54a00, L_0x2d54eb0, L_0x2d55710;
LS_0x2d56330_0_4 .concat8 [ 1 1 1 1], L_0x2d55910, L_0x2d55bd0, L_0x2d55e90, L_0x2d56560;
L_0x2d56330 .concat8 [ 4 4 0 0], LS_0x2d56330_0_0, LS_0x2d56330_0_4;
LS_0x2d56670_0_0 .concat8 [ 1 1 1 1], L_0x2d54680, L_0x2d54d50, L_0x2d54f70, L_0x2d55560;
LS_0x2d56670_0_4 .concat8 [ 1 1 1 1], L_0x2d559d0, L_0x2d55ce0, L_0x2d56160, L_0x2d56a00;
L_0x2d56670 .concat8 [ 4 4 0 0], LS_0x2d56670_0_0, LS_0x2d56670_0_4;
S_0x2b42e80 .scope module, "adder" "fullAdder" 4 157, 4 85 0, S_0x2b42c00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x2d54680/d .functor OR 1, L_0x2d54160, L_0x2d54520, C4<0>, C4<0>;
L_0x2d54680 .delay 1 (30000,30000,30000) L_0x2d54680/d;
v0x2b43cb0_0 .net "a", 0 0, L_0x2d5e260;  alias, 1 drivers
v0x2b43d70_0 .net "b", 0 0, L_0x2d53c40;  alias, 1 drivers
v0x2b43e40_0 .net "c1", 0 0, L_0x2d54160;  1 drivers
v0x2b43f40_0 .net "c2", 0 0, L_0x2d54520;  1 drivers
v0x2b44010_0 .net "carryin", 0 0, L_0x2d5e4e0;  alias, 1 drivers
v0x2b44100_0 .net "carryout", 0 0, L_0x2d54680;  1 drivers
v0x2b441a0_0 .net "s1", 0 0, L_0x2d540a0;  1 drivers
v0x2b44290_0 .net "sum", 0 0, L_0x2d543d0;  1 drivers
S_0x2b430f0 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x2b42e80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2d540a0/d .functor XOR 1, L_0x2d5e260, L_0x2d53c40, C4<0>, C4<0>;
L_0x2d540a0 .delay 1 (30000,30000,30000) L_0x2d540a0/d;
L_0x2d54160/d .functor AND 1, L_0x2d5e260, L_0x2d53c40, C4<1>, C4<1>;
L_0x2d54160 .delay 1 (30000,30000,30000) L_0x2d54160/d;
v0x2b43350_0 .net "a", 0 0, L_0x2d5e260;  alias, 1 drivers
v0x2b43430_0 .net "b", 0 0, L_0x2d53c40;  alias, 1 drivers
v0x2b434f0_0 .net "carryout", 0 0, L_0x2d54160;  alias, 1 drivers
v0x2b43590_0 .net "sum", 0 0, L_0x2d540a0;  alias, 1 drivers
S_0x2b436d0 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x2b42e80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2d543d0/d .functor XOR 1, L_0x2d540a0, L_0x2d5e4e0, C4<0>, C4<0>;
L_0x2d543d0 .delay 1 (30000,30000,30000) L_0x2d543d0/d;
L_0x2d54520/d .functor AND 1, L_0x2d540a0, L_0x2d5e4e0, C4<1>, C4<1>;
L_0x2d54520 .delay 1 (30000,30000,30000) L_0x2d54520/d;
v0x2b43930_0 .net "a", 0 0, L_0x2d540a0;  alias, 1 drivers
v0x2b439d0_0 .net "b", 0 0, L_0x2d5e4e0;  alias, 1 drivers
v0x2b43a70_0 .net "carryout", 0 0, L_0x2d54520;  alias, 1 drivers
v0x2b43b40_0 .net "sum", 0 0, L_0x2d543d0;  alias, 1 drivers
S_0x2b44360 .scope module, "cMux" "unaryMultiplexor" 4 176, 4 69 0, S_0x2b42c00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x2b49750_0 .net "ands", 7 0, L_0x2d5be00;  1 drivers
v0x2b49860_0 .net "in", 7 0, L_0x2d56670;  alias, 1 drivers
v0x2b49920_0 .net "out", 0 0, L_0x2d5de00;  alias, 1 drivers
v0x2b499f0_0 .net "sel", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
S_0x2b44580 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x2b44360;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x2b46cb0_0 .net "A", 7 0, L_0x2d56670;  alias, 1 drivers
v0x2b46db0_0 .net "B", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
v0x2b46e70_0 .net *"_s0", 0 0, L_0x2d5a720;  1 drivers
v0x2b46f30_0 .net *"_s12", 0 0, L_0x2d5b090;  1 drivers
v0x2b47010_0 .net *"_s16", 0 0, L_0x2d5b3f0;  1 drivers
v0x2b47140_0 .net *"_s20", 0 0, L_0x2d5b7c0;  1 drivers
v0x2b47220_0 .net *"_s24", 0 0, L_0x2d5baf0;  1 drivers
v0x2b47300_0 .net *"_s28", 0 0, L_0x2d5ba80;  1 drivers
v0x2b473e0_0 .net *"_s4", 0 0, L_0x2d5aa70;  1 drivers
v0x2b47550_0 .net *"_s8", 0 0, L_0x2d5ad80;  1 drivers
v0x2b47630_0 .net "out", 7 0, L_0x2d5be00;  alias, 1 drivers
L_0x2d5a7e0 .part L_0x2d56670, 0, 1;
L_0x2d5a9d0 .part v0x2cdd2e0_0, 0, 1;
L_0x2d5ab30 .part L_0x2d56670, 1, 1;
L_0x2d5ac90 .part v0x2cdd2e0_0, 1, 1;
L_0x2d5ae40 .part L_0x2d56670, 2, 1;
L_0x2d5afa0 .part v0x2cdd2e0_0, 2, 1;
L_0x2d5b150 .part L_0x2d56670, 3, 1;
L_0x2d5b2b0 .part v0x2cdd2e0_0, 3, 1;
L_0x2d5b4b0 .part L_0x2d56670, 4, 1;
L_0x2d5b720 .part v0x2cdd2e0_0, 4, 1;
L_0x2d5b830 .part L_0x2d56670, 5, 1;
L_0x2d5b990 .part v0x2cdd2e0_0, 5, 1;
L_0x2d5bbb0 .part L_0x2d56670, 6, 1;
L_0x2d5bd10 .part v0x2cdd2e0_0, 6, 1;
LS_0x2d5be00_0_0 .concat8 [ 1 1 1 1], L_0x2d5a720, L_0x2d5aa70, L_0x2d5ad80, L_0x2d5b090;
LS_0x2d5be00_0_4 .concat8 [ 1 1 1 1], L_0x2d5b3f0, L_0x2d5b7c0, L_0x2d5baf0, L_0x2d5ba80;
L_0x2d5be00 .concat8 [ 4 4 0 0], LS_0x2d5be00_0_0, LS_0x2d5be00_0_4;
L_0x2d5c1c0 .part L_0x2d56670, 7, 1;
L_0x2d5c3b0 .part v0x2cdd2e0_0, 7, 1;
S_0x2b447e0 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x2b44580;
 .timescale -9 -12;
P_0x2b449f0 .param/l "i" 0 4 54, +C4<00>;
L_0x2d5a720/d .functor AND 1, L_0x2d5a7e0, L_0x2d5a9d0, C4<1>, C4<1>;
L_0x2d5a720 .delay 1 (30000,30000,30000) L_0x2d5a720/d;
v0x2b44ad0_0 .net *"_s0", 0 0, L_0x2d5a7e0;  1 drivers
v0x2b44bb0_0 .net *"_s1", 0 0, L_0x2d5a9d0;  1 drivers
S_0x2b44c90 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x2b44580;
 .timescale -9 -12;
P_0x2b44ea0 .param/l "i" 0 4 54, +C4<01>;
L_0x2d5aa70/d .functor AND 1, L_0x2d5ab30, L_0x2d5ac90, C4<1>, C4<1>;
L_0x2d5aa70 .delay 1 (30000,30000,30000) L_0x2d5aa70/d;
v0x2b44f60_0 .net *"_s0", 0 0, L_0x2d5ab30;  1 drivers
v0x2b45040_0 .net *"_s1", 0 0, L_0x2d5ac90;  1 drivers
S_0x2b45120 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x2b44580;
 .timescale -9 -12;
P_0x2b45330 .param/l "i" 0 4 54, +C4<010>;
L_0x2d5ad80/d .functor AND 1, L_0x2d5ae40, L_0x2d5afa0, C4<1>, C4<1>;
L_0x2d5ad80 .delay 1 (30000,30000,30000) L_0x2d5ad80/d;
v0x2b453d0_0 .net *"_s0", 0 0, L_0x2d5ae40;  1 drivers
v0x2b454b0_0 .net *"_s1", 0 0, L_0x2d5afa0;  1 drivers
S_0x2b45590 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x2b44580;
 .timescale -9 -12;
P_0x2b457a0 .param/l "i" 0 4 54, +C4<011>;
L_0x2d5b090/d .functor AND 1, L_0x2d5b150, L_0x2d5b2b0, C4<1>, C4<1>;
L_0x2d5b090 .delay 1 (30000,30000,30000) L_0x2d5b090/d;
v0x2b45860_0 .net *"_s0", 0 0, L_0x2d5b150;  1 drivers
v0x2b45940_0 .net *"_s1", 0 0, L_0x2d5b2b0;  1 drivers
S_0x2b45a20 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x2b44580;
 .timescale -9 -12;
P_0x2b45c80 .param/l "i" 0 4 54, +C4<0100>;
L_0x2d5b3f0/d .functor AND 1, L_0x2d5b4b0, L_0x2d5b720, C4<1>, C4<1>;
L_0x2d5b3f0 .delay 1 (30000,30000,30000) L_0x2d5b3f0/d;
v0x2b45d40_0 .net *"_s0", 0 0, L_0x2d5b4b0;  1 drivers
v0x2b45e20_0 .net *"_s1", 0 0, L_0x2d5b720;  1 drivers
S_0x2b45f00 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x2b44580;
 .timescale -9 -12;
P_0x2b46110 .param/l "i" 0 4 54, +C4<0101>;
L_0x2d5b7c0/d .functor AND 1, L_0x2d5b830, L_0x2d5b990, C4<1>, C4<1>;
L_0x2d5b7c0 .delay 1 (30000,30000,30000) L_0x2d5b7c0/d;
v0x2b461d0_0 .net *"_s0", 0 0, L_0x2d5b830;  1 drivers
v0x2b462b0_0 .net *"_s1", 0 0, L_0x2d5b990;  1 drivers
S_0x2b46390 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x2b44580;
 .timescale -9 -12;
P_0x2b465a0 .param/l "i" 0 4 54, +C4<0110>;
L_0x2d5baf0/d .functor AND 1, L_0x2d5bbb0, L_0x2d5bd10, C4<1>, C4<1>;
L_0x2d5baf0 .delay 1 (30000,30000,30000) L_0x2d5baf0/d;
v0x2b46660_0 .net *"_s0", 0 0, L_0x2d5bbb0;  1 drivers
v0x2b46740_0 .net *"_s1", 0 0, L_0x2d5bd10;  1 drivers
S_0x2b46820 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x2b44580;
 .timescale -9 -12;
P_0x2b46a30 .param/l "i" 0 4 54, +C4<0111>;
L_0x2d5ba80/d .functor AND 1, L_0x2d5c1c0, L_0x2d5c3b0, C4<1>, C4<1>;
L_0x2d5ba80 .delay 1 (30000,30000,30000) L_0x2d5ba80/d;
v0x2b46af0_0 .net *"_s0", 0 0, L_0x2d5c1c0;  1 drivers
v0x2b46bd0_0 .net *"_s1", 0 0, L_0x2d5c3b0;  1 drivers
S_0x2b47790 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x2b44360;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x2d5de00/d .functor OR 1, L_0x2d5dec0, L_0x2d5e070, C4<0>, C4<0>;
L_0x2d5de00 .delay 1 (30000,30000,30000) L_0x2d5de00/d;
v0x2b492e0_0 .net *"_s10", 0 0, L_0x2d5dec0;  1 drivers
v0x2b493c0_0 .net *"_s12", 0 0, L_0x2d5e070;  1 drivers
v0x2b494a0_0 .net "in", 7 0, L_0x2d5be00;  alias, 1 drivers
v0x2b49570_0 .net "ors", 1 0, L_0x2d5dc20;  1 drivers
v0x2b49630_0 .net "out", 0 0, L_0x2d5de00;  alias, 1 drivers
L_0x2d5cff0 .part L_0x2d5be00, 0, 4;
L_0x2d5dc20 .concat8 [ 1 1 0 0], L_0x2d5cce0, L_0x2d5d910;
L_0x2d5dd60 .part L_0x2d5be00, 4, 4;
L_0x2d5dec0 .part L_0x2d5dc20, 0, 1;
L_0x2d5e070 .part L_0x2d5dc20, 1, 1;
S_0x2b47950 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x2b47790;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2d5c4a0/d .functor OR 1, L_0x2d5c560, L_0x2d5c6c0, C4<0>, C4<0>;
L_0x2d5c4a0 .delay 1 (30000,30000,30000) L_0x2d5c4a0/d;
L_0x2d5c8f0/d .functor OR 1, L_0x2d5ca00, L_0x2d5cb60, C4<0>, C4<0>;
L_0x2d5c8f0 .delay 1 (30000,30000,30000) L_0x2d5c8f0/d;
L_0x2d5cce0/d .functor OR 1, L_0x2d5cd50, L_0x2d5cf00, C4<0>, C4<0>;
L_0x2d5cce0 .delay 1 (30000,30000,30000) L_0x2d5cce0/d;
v0x2b47ba0_0 .net *"_s0", 0 0, L_0x2d5c4a0;  1 drivers
v0x2b47ca0_0 .net *"_s10", 0 0, L_0x2d5ca00;  1 drivers
v0x2b47d80_0 .net *"_s12", 0 0, L_0x2d5cb60;  1 drivers
v0x2b47e40_0 .net *"_s14", 0 0, L_0x2d5cd50;  1 drivers
v0x2b47f20_0 .net *"_s16", 0 0, L_0x2d5cf00;  1 drivers
v0x2b48050_0 .net *"_s3", 0 0, L_0x2d5c560;  1 drivers
v0x2b48130_0 .net *"_s5", 0 0, L_0x2d5c6c0;  1 drivers
v0x2b48210_0 .net *"_s6", 0 0, L_0x2d5c8f0;  1 drivers
v0x2b482f0_0 .net "in", 3 0, L_0x2d5cff0;  1 drivers
v0x2b48460_0 .net "ors", 1 0, L_0x2d5c800;  1 drivers
v0x2b48540_0 .net "out", 0 0, L_0x2d5cce0;  1 drivers
L_0x2d5c560 .part L_0x2d5cff0, 0, 1;
L_0x2d5c6c0 .part L_0x2d5cff0, 1, 1;
L_0x2d5c800 .concat8 [ 1 1 0 0], L_0x2d5c4a0, L_0x2d5c8f0;
L_0x2d5ca00 .part L_0x2d5cff0, 2, 1;
L_0x2d5cb60 .part L_0x2d5cff0, 3, 1;
L_0x2d5cd50 .part L_0x2d5c800, 0, 1;
L_0x2d5cf00 .part L_0x2d5c800, 1, 1;
S_0x2b48660 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x2b47790;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2d5d120/d .functor OR 1, L_0x2d5d190, L_0x2d5d2f0, C4<0>, C4<0>;
L_0x2d5d120 .delay 1 (30000,30000,30000) L_0x2d5d120/d;
L_0x2d5d520/d .functor OR 1, L_0x2d5d630, L_0x2d5d790, C4<0>, C4<0>;
L_0x2d5d520 .delay 1 (30000,30000,30000) L_0x2d5d520/d;
L_0x2d5d910/d .functor OR 1, L_0x2d5d980, L_0x2d5db30, C4<0>, C4<0>;
L_0x2d5d910 .delay 1 (30000,30000,30000) L_0x2d5d910/d;
v0x2b48820_0 .net *"_s0", 0 0, L_0x2d5d120;  1 drivers
v0x2b48920_0 .net *"_s10", 0 0, L_0x2d5d630;  1 drivers
v0x2b48a00_0 .net *"_s12", 0 0, L_0x2d5d790;  1 drivers
v0x2b48ac0_0 .net *"_s14", 0 0, L_0x2d5d980;  1 drivers
v0x2b48ba0_0 .net *"_s16", 0 0, L_0x2d5db30;  1 drivers
v0x2b48cd0_0 .net *"_s3", 0 0, L_0x2d5d190;  1 drivers
v0x2b48db0_0 .net *"_s5", 0 0, L_0x2d5d2f0;  1 drivers
v0x2b48e90_0 .net *"_s6", 0 0, L_0x2d5d520;  1 drivers
v0x2b48f70_0 .net "in", 3 0, L_0x2d5dd60;  1 drivers
v0x2b490e0_0 .net "ors", 1 0, L_0x2d5d430;  1 drivers
v0x2b491c0_0 .net "out", 0 0, L_0x2d5d910;  1 drivers
L_0x2d5d190 .part L_0x2d5dd60, 0, 1;
L_0x2d5d2f0 .part L_0x2d5dd60, 1, 1;
L_0x2d5d430 .concat8 [ 1 1 0 0], L_0x2d5d120, L_0x2d5d520;
L_0x2d5d630 .part L_0x2d5dd60, 2, 1;
L_0x2d5d790 .part L_0x2d5dd60, 3, 1;
L_0x2d5d980 .part L_0x2d5d430, 0, 1;
L_0x2d5db30 .part L_0x2d5d430, 1, 1;
S_0x2b49ad0 .scope module, "resMux" "unaryMultiplexor" 4 175, 4 69 0, S_0x2b42c00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x2b4ef00_0 .net "ands", 7 0, L_0x2d583c0;  1 drivers
v0x2b4f010_0 .net "in", 7 0, L_0x2d56330;  alias, 1 drivers
v0x2b4f0d0_0 .net "out", 0 0, L_0x2d5a3c0;  alias, 1 drivers
v0x2b4f1a0_0 .net "sel", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
S_0x2b49d20 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x2b49ad0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x2b4c460_0 .net "A", 7 0, L_0x2d56330;  alias, 1 drivers
v0x2b4c560_0 .net "B", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
v0x2b4c620_0 .net *"_s0", 0 0, L_0x2d56bb0;  1 drivers
v0x2b4c6e0_0 .net *"_s12", 0 0, L_0x2d57570;  1 drivers
v0x2b4c7c0_0 .net *"_s16", 0 0, L_0x2d578d0;  1 drivers
v0x2b4c8f0_0 .net *"_s20", 0 0, L_0x2d57d00;  1 drivers
v0x2b4c9d0_0 .net *"_s24", 0 0, L_0x2d58030;  1 drivers
v0x2b4cab0_0 .net *"_s28", 0 0, L_0x2d57fc0;  1 drivers
v0x2b4cb90_0 .net *"_s4", 0 0, L_0x2d56f50;  1 drivers
v0x2b4cd00_0 .net *"_s8", 0 0, L_0x2d57260;  1 drivers
v0x2b4cde0_0 .net "out", 7 0, L_0x2d583c0;  alias, 1 drivers
L_0x2d56cc0 .part L_0x2d56330, 0, 1;
L_0x2d56eb0 .part v0x2cdd2e0_0, 0, 1;
L_0x2d57010 .part L_0x2d56330, 1, 1;
L_0x2d57170 .part v0x2cdd2e0_0, 1, 1;
L_0x2d57320 .part L_0x2d56330, 2, 1;
L_0x2d57480 .part v0x2cdd2e0_0, 2, 1;
L_0x2d57630 .part L_0x2d56330, 3, 1;
L_0x2d57790 .part v0x2cdd2e0_0, 3, 1;
L_0x2d57990 .part L_0x2d56330, 4, 1;
L_0x2d57c00 .part v0x2cdd2e0_0, 4, 1;
L_0x2d57d70 .part L_0x2d56330, 5, 1;
L_0x2d57ed0 .part v0x2cdd2e0_0, 5, 1;
L_0x2d580f0 .part L_0x2d56330, 6, 1;
L_0x2d58250 .part v0x2cdd2e0_0, 6, 1;
LS_0x2d583c0_0_0 .concat8 [ 1 1 1 1], L_0x2d56bb0, L_0x2d56f50, L_0x2d57260, L_0x2d57570;
LS_0x2d583c0_0_4 .concat8 [ 1 1 1 1], L_0x2d578d0, L_0x2d57d00, L_0x2d58030, L_0x2d57fc0;
L_0x2d583c0 .concat8 [ 4 4 0 0], LS_0x2d583c0_0_0, LS_0x2d583c0_0_4;
L_0x2d58780 .part L_0x2d56330, 7, 1;
L_0x2d58970 .part v0x2cdd2e0_0, 7, 1;
S_0x2b49f60 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x2b49d20;
 .timescale -9 -12;
P_0x2b4a170 .param/l "i" 0 4 54, +C4<00>;
L_0x2d56bb0/d .functor AND 1, L_0x2d56cc0, L_0x2d56eb0, C4<1>, C4<1>;
L_0x2d56bb0 .delay 1 (30000,30000,30000) L_0x2d56bb0/d;
v0x2b4a250_0 .net *"_s0", 0 0, L_0x2d56cc0;  1 drivers
v0x2b4a330_0 .net *"_s1", 0 0, L_0x2d56eb0;  1 drivers
S_0x2b4a410 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x2b49d20;
 .timescale -9 -12;
P_0x2b4a620 .param/l "i" 0 4 54, +C4<01>;
L_0x2d56f50/d .functor AND 1, L_0x2d57010, L_0x2d57170, C4<1>, C4<1>;
L_0x2d56f50 .delay 1 (30000,30000,30000) L_0x2d56f50/d;
v0x2b4a6e0_0 .net *"_s0", 0 0, L_0x2d57010;  1 drivers
v0x2b4a7c0_0 .net *"_s1", 0 0, L_0x2d57170;  1 drivers
S_0x2b4a8a0 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x2b49d20;
 .timescale -9 -12;
P_0x2b4aae0 .param/l "i" 0 4 54, +C4<010>;
L_0x2d57260/d .functor AND 1, L_0x2d57320, L_0x2d57480, C4<1>, C4<1>;
L_0x2d57260 .delay 1 (30000,30000,30000) L_0x2d57260/d;
v0x2b4ab80_0 .net *"_s0", 0 0, L_0x2d57320;  1 drivers
v0x2b4ac60_0 .net *"_s1", 0 0, L_0x2d57480;  1 drivers
S_0x2b4ad40 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x2b49d20;
 .timescale -9 -12;
P_0x2b4af50 .param/l "i" 0 4 54, +C4<011>;
L_0x2d57570/d .functor AND 1, L_0x2d57630, L_0x2d57790, C4<1>, C4<1>;
L_0x2d57570 .delay 1 (30000,30000,30000) L_0x2d57570/d;
v0x2b4b010_0 .net *"_s0", 0 0, L_0x2d57630;  1 drivers
v0x2b4b0f0_0 .net *"_s1", 0 0, L_0x2d57790;  1 drivers
S_0x2b4b1d0 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x2b49d20;
 .timescale -9 -12;
P_0x2b4b430 .param/l "i" 0 4 54, +C4<0100>;
L_0x2d578d0/d .functor AND 1, L_0x2d57990, L_0x2d57c00, C4<1>, C4<1>;
L_0x2d578d0 .delay 1 (30000,30000,30000) L_0x2d578d0/d;
v0x2b4b4f0_0 .net *"_s0", 0 0, L_0x2d57990;  1 drivers
v0x2b4b5d0_0 .net *"_s1", 0 0, L_0x2d57c00;  1 drivers
S_0x2b4b6b0 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x2b49d20;
 .timescale -9 -12;
P_0x2b4b8c0 .param/l "i" 0 4 54, +C4<0101>;
L_0x2d57d00/d .functor AND 1, L_0x2d57d70, L_0x2d57ed0, C4<1>, C4<1>;
L_0x2d57d00 .delay 1 (30000,30000,30000) L_0x2d57d00/d;
v0x2b4b980_0 .net *"_s0", 0 0, L_0x2d57d70;  1 drivers
v0x2b4ba60_0 .net *"_s1", 0 0, L_0x2d57ed0;  1 drivers
S_0x2b4bb40 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x2b49d20;
 .timescale -9 -12;
P_0x2b4bd50 .param/l "i" 0 4 54, +C4<0110>;
L_0x2d58030/d .functor AND 1, L_0x2d580f0, L_0x2d58250, C4<1>, C4<1>;
L_0x2d58030 .delay 1 (30000,30000,30000) L_0x2d58030/d;
v0x2b4be10_0 .net *"_s0", 0 0, L_0x2d580f0;  1 drivers
v0x2b4bef0_0 .net *"_s1", 0 0, L_0x2d58250;  1 drivers
S_0x2b4bfd0 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x2b49d20;
 .timescale -9 -12;
P_0x2b4c1e0 .param/l "i" 0 4 54, +C4<0111>;
L_0x2d57fc0/d .functor AND 1, L_0x2d58780, L_0x2d58970, C4<1>, C4<1>;
L_0x2d57fc0 .delay 1 (30000,30000,30000) L_0x2d57fc0/d;
v0x2b4c2a0_0 .net *"_s0", 0 0, L_0x2d58780;  1 drivers
v0x2b4c380_0 .net *"_s1", 0 0, L_0x2d58970;  1 drivers
S_0x2b4cf40 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x2b49ad0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x2d5a3c0/d .functor OR 1, L_0x2d5a480, L_0x2d5a630, C4<0>, C4<0>;
L_0x2d5a3c0 .delay 1 (30000,30000,30000) L_0x2d5a3c0/d;
v0x2b4ea90_0 .net *"_s10", 0 0, L_0x2d5a480;  1 drivers
v0x2b4eb70_0 .net *"_s12", 0 0, L_0x2d5a630;  1 drivers
v0x2b4ec50_0 .net "in", 7 0, L_0x2d583c0;  alias, 1 drivers
v0x2b4ed20_0 .net "ors", 1 0, L_0x2d5a1e0;  1 drivers
v0x2b4ede0_0 .net "out", 0 0, L_0x2d5a3c0;  alias, 1 drivers
L_0x2d595b0 .part L_0x2d583c0, 0, 4;
L_0x2d5a1e0 .concat8 [ 1 1 0 0], L_0x2d592a0, L_0x2d59ed0;
L_0x2d5a320 .part L_0x2d583c0, 4, 4;
L_0x2d5a480 .part L_0x2d5a1e0, 0, 1;
L_0x2d5a630 .part L_0x2d5a1e0, 1, 1;
S_0x2b4d100 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x2b4cf40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2d58a60/d .functor OR 1, L_0x2d58b20, L_0x2d58c80, C4<0>, C4<0>;
L_0x2d58a60 .delay 1 (30000,30000,30000) L_0x2d58a60/d;
L_0x2d58eb0/d .functor OR 1, L_0x2d58fc0, L_0x2d59120, C4<0>, C4<0>;
L_0x2d58eb0 .delay 1 (30000,30000,30000) L_0x2d58eb0/d;
L_0x2d592a0/d .functor OR 1, L_0x2d59310, L_0x2d594c0, C4<0>, C4<0>;
L_0x2d592a0 .delay 1 (30000,30000,30000) L_0x2d592a0/d;
v0x2b4d350_0 .net *"_s0", 0 0, L_0x2d58a60;  1 drivers
v0x2b4d450_0 .net *"_s10", 0 0, L_0x2d58fc0;  1 drivers
v0x2b4d530_0 .net *"_s12", 0 0, L_0x2d59120;  1 drivers
v0x2b4d5f0_0 .net *"_s14", 0 0, L_0x2d59310;  1 drivers
v0x2b4d6d0_0 .net *"_s16", 0 0, L_0x2d594c0;  1 drivers
v0x2b4d800_0 .net *"_s3", 0 0, L_0x2d58b20;  1 drivers
v0x2b4d8e0_0 .net *"_s5", 0 0, L_0x2d58c80;  1 drivers
v0x2b4d9c0_0 .net *"_s6", 0 0, L_0x2d58eb0;  1 drivers
v0x2b4daa0_0 .net "in", 3 0, L_0x2d595b0;  1 drivers
v0x2b4dc10_0 .net "ors", 1 0, L_0x2d58dc0;  1 drivers
v0x2b4dcf0_0 .net "out", 0 0, L_0x2d592a0;  1 drivers
L_0x2d58b20 .part L_0x2d595b0, 0, 1;
L_0x2d58c80 .part L_0x2d595b0, 1, 1;
L_0x2d58dc0 .concat8 [ 1 1 0 0], L_0x2d58a60, L_0x2d58eb0;
L_0x2d58fc0 .part L_0x2d595b0, 2, 1;
L_0x2d59120 .part L_0x2d595b0, 3, 1;
L_0x2d59310 .part L_0x2d58dc0, 0, 1;
L_0x2d594c0 .part L_0x2d58dc0, 1, 1;
S_0x2b4de10 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x2b4cf40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2d596e0/d .functor OR 1, L_0x2d59750, L_0x2d598b0, C4<0>, C4<0>;
L_0x2d596e0 .delay 1 (30000,30000,30000) L_0x2d596e0/d;
L_0x2d59ae0/d .functor OR 1, L_0x2d59bf0, L_0x2d59d50, C4<0>, C4<0>;
L_0x2d59ae0 .delay 1 (30000,30000,30000) L_0x2d59ae0/d;
L_0x2d59ed0/d .functor OR 1, L_0x2d59f40, L_0x2d5a0f0, C4<0>, C4<0>;
L_0x2d59ed0 .delay 1 (30000,30000,30000) L_0x2d59ed0/d;
v0x2b4dfd0_0 .net *"_s0", 0 0, L_0x2d596e0;  1 drivers
v0x2b4e0d0_0 .net *"_s10", 0 0, L_0x2d59bf0;  1 drivers
v0x2b4e1b0_0 .net *"_s12", 0 0, L_0x2d59d50;  1 drivers
v0x2b4e270_0 .net *"_s14", 0 0, L_0x2d59f40;  1 drivers
v0x2b4e350_0 .net *"_s16", 0 0, L_0x2d5a0f0;  1 drivers
v0x2b4e480_0 .net *"_s3", 0 0, L_0x2d59750;  1 drivers
v0x2b4e560_0 .net *"_s5", 0 0, L_0x2d598b0;  1 drivers
v0x2b4e640_0 .net *"_s6", 0 0, L_0x2d59ae0;  1 drivers
v0x2b4e720_0 .net "in", 3 0, L_0x2d5a320;  1 drivers
v0x2b4e890_0 .net "ors", 1 0, L_0x2d599f0;  1 drivers
v0x2b4e970_0 .net "out", 0 0, L_0x2d59ed0;  1 drivers
L_0x2d59750 .part L_0x2d5a320, 0, 1;
L_0x2d598b0 .part L_0x2d5a320, 1, 1;
L_0x2d599f0 .concat8 [ 1 1 0 0], L_0x2d596e0, L_0x2d59ae0;
L_0x2d59bf0 .part L_0x2d5a320, 2, 1;
L_0x2d59d50 .part L_0x2d5a320, 3, 1;
L_0x2d59f40 .part L_0x2d599f0, 0, 1;
L_0x2d5a0f0 .part L_0x2d599f0, 1, 1;
S_0x2b4f280 .scope module, "sltGate" "slt" 4 164, 4 101 0, S_0x2b42c00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x2d55170/d .functor XNOR 1, L_0x2d5e260, L_0x2d53c40, C4<0>, C4<0>;
L_0x2d55170 .delay 1 (20000,20000,20000) L_0x2d55170/d;
L_0x2d552f0/d .functor AND 1, L_0x2d5e260, L_0x2d53eb0, C4<1>, C4<1>;
L_0x2d552f0 .delay 1 (30000,30000,30000) L_0x2d552f0/d;
L_0x2d55450/d .functor AND 1, L_0x2d55170, L_0x2d5e4e0, C4<1>, C4<1>;
L_0x2d55450 .delay 1 (30000,30000,30000) L_0x2d55450/d;
L_0x2d55560/d .functor OR 1, L_0x2d55450, L_0x2d552f0, C4<0>, C4<0>;
L_0x2d55560 .delay 1 (30000,30000,30000) L_0x2d55560/d;
v0x2b4f530_0 .net "a", 0 0, L_0x2d5e260;  alias, 1 drivers
v0x2b4f620_0 .net "a_", 0 0, L_0x2d53da0;  alias, 1 drivers
v0x2b4f6e0_0 .net "b", 0 0, L_0x2d53c40;  alias, 1 drivers
v0x2b4f7d0_0 .net "b_", 0 0, L_0x2d53eb0;  alias, 1 drivers
v0x2b4f870_0 .net "carryin", 0 0, L_0x2d5e4e0;  alias, 1 drivers
v0x2b4f9b0_0 .net "eq", 0 0, L_0x2d55170;  1 drivers
v0x2b4fa70_0 .net "lt", 0 0, L_0x2d552f0;  1 drivers
v0x2b4fb30_0 .net "out", 0 0, L_0x2d55560;  1 drivers
v0x2b4fbf0_0 .net "w0", 0 0, L_0x2d55450;  1 drivers
S_0x2b4fe40 .scope module, "sub" "fullAdder" 4 158, 4 85 0, S_0x2b42c00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x2d54d50/d .functor OR 1, L_0x2d548a0, L_0x2b510a0, C4<0>, C4<0>;
L_0x2d54d50 .delay 1 (30000,30000,30000) L_0x2d54d50/d;
v0x2b50c30_0 .net "a", 0 0, L_0x2d5e260;  alias, 1 drivers
v0x2b50d80_0 .net "b", 0 0, L_0x2d53eb0;  alias, 1 drivers
v0x2b50e40_0 .net "c1", 0 0, L_0x2d548a0;  1 drivers
v0x2b50ee0_0 .net "c2", 0 0, L_0x2b510a0;  1 drivers
v0x2b50fb0_0 .net "carryin", 0 0, L_0x2d5e4e0;  alias, 1 drivers
v0x2b51130_0 .net "carryout", 0 0, L_0x2d54d50;  1 drivers
v0x2b511d0_0 .net "s1", 0 0, L_0x2d547e0;  1 drivers
v0x2b51270_0 .net "sum", 0 0, L_0x2d54a00;  1 drivers
S_0x2b50090 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x2b4fe40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2d547e0/d .functor XOR 1, L_0x2d5e260, L_0x2d53eb0, C4<0>, C4<0>;
L_0x2d547e0 .delay 1 (30000,30000,30000) L_0x2d547e0/d;
L_0x2d548a0/d .functor AND 1, L_0x2d5e260, L_0x2d53eb0, C4<1>, C4<1>;
L_0x2d548a0 .delay 1 (30000,30000,30000) L_0x2d548a0/d;
v0x2b502f0_0 .net "a", 0 0, L_0x2d5e260;  alias, 1 drivers
v0x2b503b0_0 .net "b", 0 0, L_0x2d53eb0;  alias, 1 drivers
v0x2b50470_0 .net "carryout", 0 0, L_0x2d548a0;  alias, 1 drivers
v0x2b50510_0 .net "sum", 0 0, L_0x2d547e0;  alias, 1 drivers
S_0x2b50640 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x2b4fe40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2d54a00/d .functor XOR 1, L_0x2d547e0, L_0x2d5e4e0, C4<0>, C4<0>;
L_0x2d54a00 .delay 1 (30000,30000,30000) L_0x2d54a00/d;
L_0x2b510a0/d .functor AND 1, L_0x2d547e0, L_0x2d5e4e0, C4<1>, C4<1>;
L_0x2b510a0 .delay 1 (30000,30000,30000) L_0x2b510a0/d;
v0x2b508a0_0 .net "a", 0 0, L_0x2d547e0;  alias, 1 drivers
v0x2b50970_0 .net "b", 0 0, L_0x2d5e4e0;  alias, 1 drivers
v0x2b50a10_0 .net "carryout", 0 0, L_0x2b510a0;  alias, 1 drivers
v0x2b50ae0_0 .net "sum", 0 0, L_0x2d54a00;  alias, 1 drivers
S_0x2b53300 .scope generate, "genblk2" "genblk2" 3 49, 3 49 0, S_0x2b42930;
 .timescale -9 -12;
L_0x2ac6110b8e38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b8e80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d54360/d .functor OR 1, L_0x2ac6110b8e38, L_0x2ac6110b8e80, C4<0>, C4<0>;
L_0x2d54360 .delay 1 (30000,30000,30000) L_0x2d54360/d;
v0x2b534f0_0 .net/2u *"_s0", 0 0, L_0x2ac6110b8e38;  1 drivers
v0x2b535d0_0 .net/2u *"_s2", 0 0, L_0x2ac6110b8e80;  1 drivers
S_0x2b536b0 .scope generate, "alu_slices[12]" "alu_slices[12]" 3 39, 3 39 0, S_0x26b20c0;
 .timescale -9 -12;
P_0x2b538c0 .param/l "i" 0 3 39, +C4<01100>;
S_0x2b53980 .scope module, "alu1_inst" "alu1" 3 40, 4 142 0, S_0x2b536b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x2d5e460/d .functor NOT 1, L_0x2d68ad0, C4<0>, C4<0>, C4<0>;
L_0x2d5e460 .delay 1 (10000,10000,10000) L_0x2d5e460/d;
L_0x2d5e750/d .functor NOT 1, L_0x2d68c30, C4<0>, C4<0>, C4<0>;
L_0x2d5e750 .delay 1 (10000,10000,10000) L_0x2d5e750/d;
L_0x2d5f7a0/d .functor XOR 1, L_0x2d68ad0, L_0x2d68c30, C4<0>, C4<0>;
L_0x2d5f7a0 .delay 1 (30000,30000,30000) L_0x2d5f7a0/d;
L_0x2ac6110b8ec8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b8f10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d5f860/d .functor OR 1, L_0x2ac6110b8ec8, L_0x2ac6110b8f10, C4<0>, C4<0>;
L_0x2d5f860 .delay 1 (30000,30000,30000) L_0x2d5f860/d;
L_0x2ac6110b8f58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b8fa0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d60000/d .functor OR 1, L_0x2ac6110b8f58, L_0x2ac6110b8fa0, C4<0>, C4<0>;
L_0x2d60000 .delay 1 (30000,30000,30000) L_0x2d60000/d;
L_0x2d60200/d .functor AND 1, L_0x2d68ad0, L_0x2d68c30, C4<1>, C4<1>;
L_0x2d60200 .delay 1 (30000,30000,30000) L_0x2d60200/d;
L_0x2ac6110b8fe8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b9030 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d602c0/d .functor OR 1, L_0x2ac6110b8fe8, L_0x2ac6110b9030, C4<0>, C4<0>;
L_0x2d602c0 .delay 1 (30000,30000,30000) L_0x2d602c0/d;
L_0x2d604c0/d .functor NAND 1, L_0x2d68ad0, L_0x2d68c30, C4<1>, C4<1>;
L_0x2d604c0 .delay 1 (20000,20000,20000) L_0x2d604c0/d;
L_0x2ac6110b9078 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b90c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d605d0/d .functor OR 1, L_0x2ac6110b9078, L_0x2ac6110b90c0, C4<0>, C4<0>;
L_0x2d605d0 .delay 1 (30000,30000,30000) L_0x2d605d0/d;
L_0x2d60780/d .functor NOR 1, L_0x2d68ad0, L_0x2d68c30, C4<0>, C4<0>;
L_0x2d60780 .delay 1 (20000,20000,20000) L_0x2d60780/d;
L_0x2ac6110b9108 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b9150 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d5ec00/d .functor OR 1, L_0x2ac6110b9108, L_0x2ac6110b9150, C4<0>, C4<0>;
L_0x2d5ec00 .delay 1 (30000,30000,30000) L_0x2d5ec00/d;
L_0x2d60de0/d .functor OR 1, L_0x2d68ad0, L_0x2d68c30, C4<0>, C4<0>;
L_0x2d60de0 .delay 1 (30000,30000,30000) L_0x2d60de0/d;
L_0x2ac6110b9198 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b91e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d612d0/d .functor OR 1, L_0x2ac6110b9198, L_0x2ac6110b91e0, C4<0>, C4<0>;
L_0x2d612d0 .delay 1 (30000,30000,30000) L_0x2d612d0/d;
L_0x2d689d0/d .functor NOT 1, L_0x2d64c30, C4<0>, C4<0>, C4<0>;
L_0x2d689d0 .delay 1 (10000,10000,10000) L_0x2d689d0/d;
v0x2b620c0_0 .net "A", 0 0, L_0x2d68ad0;  1 drivers
v0x2b62180_0 .net "A_", 0 0, L_0x2d5e460;  1 drivers
v0x2b62240_0 .net "B", 0 0, L_0x2d68c30;  1 drivers
v0x2b62310_0 .net "B_", 0 0, L_0x2d5e750;  1 drivers
v0x2b623b0_0 .net *"_s11", 0 0, L_0x2d5f860;  1 drivers
v0x2b624a0_0 .net/2s *"_s13", 0 0, L_0x2ac6110b8ec8;  1 drivers
v0x2b62560_0 .net/2s *"_s15", 0 0, L_0x2ac6110b8f10;  1 drivers
v0x2b62640_0 .net *"_s19", 0 0, L_0x2d60000;  1 drivers
v0x2b62720_0 .net/2s *"_s21", 0 0, L_0x2ac6110b8f58;  1 drivers
v0x2b62890_0 .net/2s *"_s23", 0 0, L_0x2ac6110b8fa0;  1 drivers
v0x2b62970_0 .net *"_s25", 0 0, L_0x2d60200;  1 drivers
v0x2b62a50_0 .net *"_s28", 0 0, L_0x2d602c0;  1 drivers
v0x2b62b30_0 .net/2s *"_s30", 0 0, L_0x2ac6110b8fe8;  1 drivers
v0x2b62c10_0 .net/2s *"_s32", 0 0, L_0x2ac6110b9030;  1 drivers
v0x2b62cf0_0 .net *"_s34", 0 0, L_0x2d604c0;  1 drivers
v0x2b62dd0_0 .net *"_s37", 0 0, L_0x2d605d0;  1 drivers
v0x2b62eb0_0 .net/2s *"_s39", 0 0, L_0x2ac6110b9078;  1 drivers
v0x2b63060_0 .net/2s *"_s41", 0 0, L_0x2ac6110b90c0;  1 drivers
v0x2b63100_0 .net *"_s43", 0 0, L_0x2d60780;  1 drivers
v0x2b631e0_0 .net *"_s46", 0 0, L_0x2d5ec00;  1 drivers
v0x2b632c0_0 .net/2s *"_s48", 0 0, L_0x2ac6110b9108;  1 drivers
v0x2b633a0_0 .net/2s *"_s50", 0 0, L_0x2ac6110b9150;  1 drivers
v0x2b63480_0 .net *"_s52", 0 0, L_0x2d60de0;  1 drivers
v0x2b63560_0 .net *"_s56", 0 0, L_0x2d612d0;  1 drivers
v0x2b63640_0 .net/2s *"_s59", 0 0, L_0x2ac6110b9198;  1 drivers
v0x2b63720_0 .net/2s *"_s61", 0 0, L_0x2ac6110b91e0;  1 drivers
v0x2b63800_0 .net *"_s8", 0 0, L_0x2d5f7a0;  1 drivers
v0x2b638e0_0 .net "carryin", 0 0, L_0x2d5e580;  1 drivers
v0x2b63980_0 .net "carryout", 0 0, L_0x2d68670;  1 drivers
v0x2b63a20_0 .net "carryouts", 7 0, L_0x2d60f60;  1 drivers
v0x2b63b30_0 .net "command", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
v0x2af8030_0 .net "result", 0 0, L_0x2d64c30;  1 drivers
v0x2af8120_0 .net "results", 7 0, L_0x2d60bb0;  1 drivers
v0x2b62f50_0 .net "zero", 0 0, L_0x2d689d0;  1 drivers
LS_0x2d60bb0_0_0 .concat8 [ 1 1 1 1], L_0x2d5ec70, L_0x2d5f2a0, L_0x2d5f7a0, L_0x2d60000;
LS_0x2d60bb0_0_4 .concat8 [ 1 1 1 1], L_0x2d60200, L_0x2d604c0, L_0x2d60780, L_0x2d60de0;
L_0x2d60bb0 .concat8 [ 4 4 0 0], LS_0x2d60bb0_0_0, LS_0x2d60bb0_0_4;
LS_0x2d60f60_0_0 .concat8 [ 1 1 1 1], L_0x2d5ef20, L_0x2d5f640, L_0x2d5f860, L_0x2d5fe50;
LS_0x2d60f60_0_4 .concat8 [ 1 1 1 1], L_0x2d602c0, L_0x2d605d0, L_0x2d5ec00, L_0x2d612d0;
L_0x2d60f60 .concat8 [ 4 4 0 0], LS_0x2d60f60_0_0, LS_0x2d60f60_0_4;
S_0x2b53c00 .scope module, "adder" "fullAdder" 4 157, 4 85 0, S_0x2b53980;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x2d5ef20/d .functor OR 1, L_0x2d5ea00, L_0x2d5edc0, C4<0>, C4<0>;
L_0x2d5ef20 .delay 1 (30000,30000,30000) L_0x2d5ef20/d;
v0x2b54a30_0 .net "a", 0 0, L_0x2d68ad0;  alias, 1 drivers
v0x2b54af0_0 .net "b", 0 0, L_0x2d68c30;  alias, 1 drivers
v0x2b54bc0_0 .net "c1", 0 0, L_0x2d5ea00;  1 drivers
v0x2b54cc0_0 .net "c2", 0 0, L_0x2d5edc0;  1 drivers
v0x2b54d90_0 .net "carryin", 0 0, L_0x2d5e580;  alias, 1 drivers
v0x2b54e80_0 .net "carryout", 0 0, L_0x2d5ef20;  1 drivers
v0x2b54f20_0 .net "s1", 0 0, L_0x2d5e940;  1 drivers
v0x2b55010_0 .net "sum", 0 0, L_0x2d5ec70;  1 drivers
S_0x2b53e70 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x2b53c00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2d5e940/d .functor XOR 1, L_0x2d68ad0, L_0x2d68c30, C4<0>, C4<0>;
L_0x2d5e940 .delay 1 (30000,30000,30000) L_0x2d5e940/d;
L_0x2d5ea00/d .functor AND 1, L_0x2d68ad0, L_0x2d68c30, C4<1>, C4<1>;
L_0x2d5ea00 .delay 1 (30000,30000,30000) L_0x2d5ea00/d;
v0x2b540d0_0 .net "a", 0 0, L_0x2d68ad0;  alias, 1 drivers
v0x2b541b0_0 .net "b", 0 0, L_0x2d68c30;  alias, 1 drivers
v0x2b54270_0 .net "carryout", 0 0, L_0x2d5ea00;  alias, 1 drivers
v0x2b54310_0 .net "sum", 0 0, L_0x2d5e940;  alias, 1 drivers
S_0x2b54450 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x2b53c00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2d5ec70/d .functor XOR 1, L_0x2d5e940, L_0x2d5e580, C4<0>, C4<0>;
L_0x2d5ec70 .delay 1 (30000,30000,30000) L_0x2d5ec70/d;
L_0x2d5edc0/d .functor AND 1, L_0x2d5e940, L_0x2d5e580, C4<1>, C4<1>;
L_0x2d5edc0 .delay 1 (30000,30000,30000) L_0x2d5edc0/d;
v0x2b546b0_0 .net "a", 0 0, L_0x2d5e940;  alias, 1 drivers
v0x2b54750_0 .net "b", 0 0, L_0x2d5e580;  alias, 1 drivers
v0x2b547f0_0 .net "carryout", 0 0, L_0x2d5edc0;  alias, 1 drivers
v0x2b548c0_0 .net "sum", 0 0, L_0x2d5ec70;  alias, 1 drivers
S_0x2b550e0 .scope module, "cMux" "unaryMultiplexor" 4 176, 4 69 0, S_0x2b53980;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x2b5a4d0_0 .net "ands", 7 0, L_0x2d66670;  1 drivers
v0x2b5a5e0_0 .net "in", 7 0, L_0x2d60f60;  alias, 1 drivers
v0x2b5a6a0_0 .net "out", 0 0, L_0x2d68670;  alias, 1 drivers
v0x2b5a770_0 .net "sel", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
S_0x2b55300 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x2b550e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x2b57a30_0 .net "A", 7 0, L_0x2d60f60;  alias, 1 drivers
v0x2b57b30_0 .net "B", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
v0x2b57bf0_0 .net *"_s0", 0 0, L_0x2d64f90;  1 drivers
v0x2b57cb0_0 .net *"_s12", 0 0, L_0x2d65900;  1 drivers
v0x2b57d90_0 .net *"_s16", 0 0, L_0x2d65c60;  1 drivers
v0x2b57ec0_0 .net *"_s20", 0 0, L_0x2d66030;  1 drivers
v0x2b57fa0_0 .net *"_s24", 0 0, L_0x2d66360;  1 drivers
v0x2b58080_0 .net *"_s28", 0 0, L_0x2d662f0;  1 drivers
v0x2b58160_0 .net *"_s4", 0 0, L_0x2d652e0;  1 drivers
v0x2b582d0_0 .net *"_s8", 0 0, L_0x2d655f0;  1 drivers
v0x2b583b0_0 .net "out", 7 0, L_0x2d66670;  alias, 1 drivers
L_0x2d65050 .part L_0x2d60f60, 0, 1;
L_0x2d65240 .part v0x2cdd2e0_0, 0, 1;
L_0x2d653a0 .part L_0x2d60f60, 1, 1;
L_0x2d65500 .part v0x2cdd2e0_0, 1, 1;
L_0x2d656b0 .part L_0x2d60f60, 2, 1;
L_0x2d65810 .part v0x2cdd2e0_0, 2, 1;
L_0x2d659c0 .part L_0x2d60f60, 3, 1;
L_0x2d65b20 .part v0x2cdd2e0_0, 3, 1;
L_0x2d65d20 .part L_0x2d60f60, 4, 1;
L_0x2d65f90 .part v0x2cdd2e0_0, 4, 1;
L_0x2d660a0 .part L_0x2d60f60, 5, 1;
L_0x2d66200 .part v0x2cdd2e0_0, 5, 1;
L_0x2d66420 .part L_0x2d60f60, 6, 1;
L_0x2d66580 .part v0x2cdd2e0_0, 6, 1;
LS_0x2d66670_0_0 .concat8 [ 1 1 1 1], L_0x2d64f90, L_0x2d652e0, L_0x2d655f0, L_0x2d65900;
LS_0x2d66670_0_4 .concat8 [ 1 1 1 1], L_0x2d65c60, L_0x2d66030, L_0x2d66360, L_0x2d662f0;
L_0x2d66670 .concat8 [ 4 4 0 0], LS_0x2d66670_0_0, LS_0x2d66670_0_4;
L_0x2d66a30 .part L_0x2d60f60, 7, 1;
L_0x2d66c20 .part v0x2cdd2e0_0, 7, 1;
S_0x2b55560 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x2b55300;
 .timescale -9 -12;
P_0x2b55770 .param/l "i" 0 4 54, +C4<00>;
L_0x2d64f90/d .functor AND 1, L_0x2d65050, L_0x2d65240, C4<1>, C4<1>;
L_0x2d64f90 .delay 1 (30000,30000,30000) L_0x2d64f90/d;
v0x2b55850_0 .net *"_s0", 0 0, L_0x2d65050;  1 drivers
v0x2b55930_0 .net *"_s1", 0 0, L_0x2d65240;  1 drivers
S_0x2b55a10 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x2b55300;
 .timescale -9 -12;
P_0x2b55c20 .param/l "i" 0 4 54, +C4<01>;
L_0x2d652e0/d .functor AND 1, L_0x2d653a0, L_0x2d65500, C4<1>, C4<1>;
L_0x2d652e0 .delay 1 (30000,30000,30000) L_0x2d652e0/d;
v0x2b55ce0_0 .net *"_s0", 0 0, L_0x2d653a0;  1 drivers
v0x2b55dc0_0 .net *"_s1", 0 0, L_0x2d65500;  1 drivers
S_0x2b55ea0 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x2b55300;
 .timescale -9 -12;
P_0x2b560b0 .param/l "i" 0 4 54, +C4<010>;
L_0x2d655f0/d .functor AND 1, L_0x2d656b0, L_0x2d65810, C4<1>, C4<1>;
L_0x2d655f0 .delay 1 (30000,30000,30000) L_0x2d655f0/d;
v0x2b56150_0 .net *"_s0", 0 0, L_0x2d656b0;  1 drivers
v0x2b56230_0 .net *"_s1", 0 0, L_0x2d65810;  1 drivers
S_0x2b56310 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x2b55300;
 .timescale -9 -12;
P_0x2b56520 .param/l "i" 0 4 54, +C4<011>;
L_0x2d65900/d .functor AND 1, L_0x2d659c0, L_0x2d65b20, C4<1>, C4<1>;
L_0x2d65900 .delay 1 (30000,30000,30000) L_0x2d65900/d;
v0x2b565e0_0 .net *"_s0", 0 0, L_0x2d659c0;  1 drivers
v0x2b566c0_0 .net *"_s1", 0 0, L_0x2d65b20;  1 drivers
S_0x2b567a0 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x2b55300;
 .timescale -9 -12;
P_0x2b56a00 .param/l "i" 0 4 54, +C4<0100>;
L_0x2d65c60/d .functor AND 1, L_0x2d65d20, L_0x2d65f90, C4<1>, C4<1>;
L_0x2d65c60 .delay 1 (30000,30000,30000) L_0x2d65c60/d;
v0x2b56ac0_0 .net *"_s0", 0 0, L_0x2d65d20;  1 drivers
v0x2b56ba0_0 .net *"_s1", 0 0, L_0x2d65f90;  1 drivers
S_0x2b56c80 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x2b55300;
 .timescale -9 -12;
P_0x2b56e90 .param/l "i" 0 4 54, +C4<0101>;
L_0x2d66030/d .functor AND 1, L_0x2d660a0, L_0x2d66200, C4<1>, C4<1>;
L_0x2d66030 .delay 1 (30000,30000,30000) L_0x2d66030/d;
v0x2b56f50_0 .net *"_s0", 0 0, L_0x2d660a0;  1 drivers
v0x2b57030_0 .net *"_s1", 0 0, L_0x2d66200;  1 drivers
S_0x2b57110 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x2b55300;
 .timescale -9 -12;
P_0x2b57320 .param/l "i" 0 4 54, +C4<0110>;
L_0x2d66360/d .functor AND 1, L_0x2d66420, L_0x2d66580, C4<1>, C4<1>;
L_0x2d66360 .delay 1 (30000,30000,30000) L_0x2d66360/d;
v0x2b573e0_0 .net *"_s0", 0 0, L_0x2d66420;  1 drivers
v0x2b574c0_0 .net *"_s1", 0 0, L_0x2d66580;  1 drivers
S_0x2b575a0 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x2b55300;
 .timescale -9 -12;
P_0x2b577b0 .param/l "i" 0 4 54, +C4<0111>;
L_0x2d662f0/d .functor AND 1, L_0x2d66a30, L_0x2d66c20, C4<1>, C4<1>;
L_0x2d662f0 .delay 1 (30000,30000,30000) L_0x2d662f0/d;
v0x2b57870_0 .net *"_s0", 0 0, L_0x2d66a30;  1 drivers
v0x2b57950_0 .net *"_s1", 0 0, L_0x2d66c20;  1 drivers
S_0x2b58510 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x2b550e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x2d68670/d .functor OR 1, L_0x2d68730, L_0x2d688e0, C4<0>, C4<0>;
L_0x2d68670 .delay 1 (30000,30000,30000) L_0x2d68670/d;
v0x2b5a060_0 .net *"_s10", 0 0, L_0x2d68730;  1 drivers
v0x2b5a140_0 .net *"_s12", 0 0, L_0x2d688e0;  1 drivers
v0x2b5a220_0 .net "in", 7 0, L_0x2d66670;  alias, 1 drivers
v0x2b5a2f0_0 .net "ors", 1 0, L_0x2d68490;  1 drivers
v0x2b5a3b0_0 .net "out", 0 0, L_0x2d68670;  alias, 1 drivers
L_0x2d67860 .part L_0x2d66670, 0, 4;
L_0x2d68490 .concat8 [ 1 1 0 0], L_0x2d67550, L_0x2d68180;
L_0x2d685d0 .part L_0x2d66670, 4, 4;
L_0x2d68730 .part L_0x2d68490, 0, 1;
L_0x2d688e0 .part L_0x2d68490, 1, 1;
S_0x2b586d0 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x2b58510;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2d66d10/d .functor OR 1, L_0x2d66dd0, L_0x2d66f30, C4<0>, C4<0>;
L_0x2d66d10 .delay 1 (30000,30000,30000) L_0x2d66d10/d;
L_0x2d67160/d .functor OR 1, L_0x2d67270, L_0x2d673d0, C4<0>, C4<0>;
L_0x2d67160 .delay 1 (30000,30000,30000) L_0x2d67160/d;
L_0x2d67550/d .functor OR 1, L_0x2d675c0, L_0x2d67770, C4<0>, C4<0>;
L_0x2d67550 .delay 1 (30000,30000,30000) L_0x2d67550/d;
v0x2b58920_0 .net *"_s0", 0 0, L_0x2d66d10;  1 drivers
v0x2b58a20_0 .net *"_s10", 0 0, L_0x2d67270;  1 drivers
v0x2b58b00_0 .net *"_s12", 0 0, L_0x2d673d0;  1 drivers
v0x2b58bc0_0 .net *"_s14", 0 0, L_0x2d675c0;  1 drivers
v0x2b58ca0_0 .net *"_s16", 0 0, L_0x2d67770;  1 drivers
v0x2b58dd0_0 .net *"_s3", 0 0, L_0x2d66dd0;  1 drivers
v0x2b58eb0_0 .net *"_s5", 0 0, L_0x2d66f30;  1 drivers
v0x2b58f90_0 .net *"_s6", 0 0, L_0x2d67160;  1 drivers
v0x2b59070_0 .net "in", 3 0, L_0x2d67860;  1 drivers
v0x2b591e0_0 .net "ors", 1 0, L_0x2d67070;  1 drivers
v0x2b592c0_0 .net "out", 0 0, L_0x2d67550;  1 drivers
L_0x2d66dd0 .part L_0x2d67860, 0, 1;
L_0x2d66f30 .part L_0x2d67860, 1, 1;
L_0x2d67070 .concat8 [ 1 1 0 0], L_0x2d66d10, L_0x2d67160;
L_0x2d67270 .part L_0x2d67860, 2, 1;
L_0x2d673d0 .part L_0x2d67860, 3, 1;
L_0x2d675c0 .part L_0x2d67070, 0, 1;
L_0x2d67770 .part L_0x2d67070, 1, 1;
S_0x2b593e0 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x2b58510;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2d67990/d .functor OR 1, L_0x2d67a00, L_0x2d67b60, C4<0>, C4<0>;
L_0x2d67990 .delay 1 (30000,30000,30000) L_0x2d67990/d;
L_0x2d67d90/d .functor OR 1, L_0x2d67ea0, L_0x2d68000, C4<0>, C4<0>;
L_0x2d67d90 .delay 1 (30000,30000,30000) L_0x2d67d90/d;
L_0x2d68180/d .functor OR 1, L_0x2d681f0, L_0x2d683a0, C4<0>, C4<0>;
L_0x2d68180 .delay 1 (30000,30000,30000) L_0x2d68180/d;
v0x2b595a0_0 .net *"_s0", 0 0, L_0x2d67990;  1 drivers
v0x2b596a0_0 .net *"_s10", 0 0, L_0x2d67ea0;  1 drivers
v0x2b59780_0 .net *"_s12", 0 0, L_0x2d68000;  1 drivers
v0x2b59840_0 .net *"_s14", 0 0, L_0x2d681f0;  1 drivers
v0x2b59920_0 .net *"_s16", 0 0, L_0x2d683a0;  1 drivers
v0x2b59a50_0 .net *"_s3", 0 0, L_0x2d67a00;  1 drivers
v0x2b59b30_0 .net *"_s5", 0 0, L_0x2d67b60;  1 drivers
v0x2b59c10_0 .net *"_s6", 0 0, L_0x2d67d90;  1 drivers
v0x2b59cf0_0 .net "in", 3 0, L_0x2d685d0;  1 drivers
v0x2b59e60_0 .net "ors", 1 0, L_0x2d67ca0;  1 drivers
v0x2b59f40_0 .net "out", 0 0, L_0x2d68180;  1 drivers
L_0x2d67a00 .part L_0x2d685d0, 0, 1;
L_0x2d67b60 .part L_0x2d685d0, 1, 1;
L_0x2d67ca0 .concat8 [ 1 1 0 0], L_0x2d67990, L_0x2d67d90;
L_0x2d67ea0 .part L_0x2d685d0, 2, 1;
L_0x2d68000 .part L_0x2d685d0, 3, 1;
L_0x2d681f0 .part L_0x2d67ca0, 0, 1;
L_0x2d683a0 .part L_0x2d67ca0, 1, 1;
S_0x2b5a850 .scope module, "resMux" "unaryMultiplexor" 4 175, 4 69 0, S_0x2b53980;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x2b5fc90_0 .net "ands", 7 0, L_0x2d62c30;  1 drivers
v0x2b5fda0_0 .net "in", 7 0, L_0x2d60bb0;  alias, 1 drivers
v0x2b5fe60_0 .net "out", 0 0, L_0x2d64c30;  alias, 1 drivers
v0x2b5ff30_0 .net "sel", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
S_0x2b5aaa0 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x2b5a850;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x2b5d1c0_0 .net "A", 7 0, L_0x2d60bb0;  alias, 1 drivers
v0x2b5d2c0_0 .net "B", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
v0x2b5d380_0 .net *"_s0", 0 0, L_0x2d61480;  1 drivers
v0x2b5d470_0 .net *"_s12", 0 0, L_0x2d61e40;  1 drivers
v0x2b5d550_0 .net *"_s16", 0 0, L_0x2d621a0;  1 drivers
v0x2b5d680_0 .net *"_s20", 0 0, L_0x2d62570;  1 drivers
v0x2b5d760_0 .net *"_s24", 0 0, L_0x2d628a0;  1 drivers
v0x2b5d840_0 .net *"_s28", 0 0, L_0x2d62830;  1 drivers
v0x2b5d920_0 .net *"_s4", 0 0, L_0x2d61820;  1 drivers
v0x2b5da90_0 .net *"_s8", 0 0, L_0x2d61b30;  1 drivers
v0x2b5db70_0 .net "out", 7 0, L_0x2d62c30;  alias, 1 drivers
L_0x2d61590 .part L_0x2d60bb0, 0, 1;
L_0x2d61780 .part v0x2cdd2e0_0, 0, 1;
L_0x2d618e0 .part L_0x2d60bb0, 1, 1;
L_0x2d61a40 .part v0x2cdd2e0_0, 1, 1;
L_0x2d61bf0 .part L_0x2d60bb0, 2, 1;
L_0x2d61d50 .part v0x2cdd2e0_0, 2, 1;
L_0x2d61f00 .part L_0x2d60bb0, 3, 1;
L_0x2d62060 .part v0x2cdd2e0_0, 3, 1;
L_0x2d62260 .part L_0x2d60bb0, 4, 1;
L_0x2d624d0 .part v0x2cdd2e0_0, 4, 1;
L_0x2d625e0 .part L_0x2d60bb0, 5, 1;
L_0x2d62740 .part v0x2cdd2e0_0, 5, 1;
L_0x2d62960 .part L_0x2d60bb0, 6, 1;
L_0x2d62ac0 .part v0x2cdd2e0_0, 6, 1;
LS_0x2d62c30_0_0 .concat8 [ 1 1 1 1], L_0x2d61480, L_0x2d61820, L_0x2d61b30, L_0x2d61e40;
LS_0x2d62c30_0_4 .concat8 [ 1 1 1 1], L_0x2d621a0, L_0x2d62570, L_0x2d628a0, L_0x2d62830;
L_0x2d62c30 .concat8 [ 4 4 0 0], LS_0x2d62c30_0_0, LS_0x2d62c30_0_4;
L_0x2d62ff0 .part L_0x2d60bb0, 7, 1;
L_0x2d631e0 .part v0x2cdd2e0_0, 7, 1;
S_0x2b5ace0 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x2b5aaa0;
 .timescale -9 -12;
P_0x2b5aef0 .param/l "i" 0 4 54, +C4<00>;
L_0x2d61480/d .functor AND 1, L_0x2d61590, L_0x2d61780, C4<1>, C4<1>;
L_0x2d61480 .delay 1 (30000,30000,30000) L_0x2d61480/d;
v0x2b5afd0_0 .net *"_s0", 0 0, L_0x2d61590;  1 drivers
v0x2b5b0b0_0 .net *"_s1", 0 0, L_0x2d61780;  1 drivers
S_0x2b5b190 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x2b5aaa0;
 .timescale -9 -12;
P_0x2b5b3a0 .param/l "i" 0 4 54, +C4<01>;
L_0x2d61820/d .functor AND 1, L_0x2d618e0, L_0x2d61a40, C4<1>, C4<1>;
L_0x2d61820 .delay 1 (30000,30000,30000) L_0x2d61820/d;
v0x2b5b460_0 .net *"_s0", 0 0, L_0x2d618e0;  1 drivers
v0x2b5b540_0 .net *"_s1", 0 0, L_0x2d61a40;  1 drivers
S_0x2b5b620 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x2b5aaa0;
 .timescale -9 -12;
P_0x2b5b860 .param/l "i" 0 4 54, +C4<010>;
L_0x2d61b30/d .functor AND 1, L_0x2d61bf0, L_0x2d61d50, C4<1>, C4<1>;
L_0x2d61b30 .delay 1 (30000,30000,30000) L_0x2d61b30/d;
v0x2b5b900_0 .net *"_s0", 0 0, L_0x2d61bf0;  1 drivers
v0x2b5b9e0_0 .net *"_s1", 0 0, L_0x2d61d50;  1 drivers
S_0x2b5bac0 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x2b5aaa0;
 .timescale -9 -12;
P_0x2b5bcd0 .param/l "i" 0 4 54, +C4<011>;
L_0x2d61e40/d .functor AND 1, L_0x2d61f00, L_0x2d62060, C4<1>, C4<1>;
L_0x2d61e40 .delay 1 (30000,30000,30000) L_0x2d61e40/d;
v0x2b5bd90_0 .net *"_s0", 0 0, L_0x2d61f00;  1 drivers
v0x2b5be70_0 .net *"_s1", 0 0, L_0x2d62060;  1 drivers
S_0x2b5bf50 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x2b5aaa0;
 .timescale -9 -12;
P_0x2b5c1b0 .param/l "i" 0 4 54, +C4<0100>;
L_0x2d621a0/d .functor AND 1, L_0x2d62260, L_0x2d624d0, C4<1>, C4<1>;
L_0x2d621a0 .delay 1 (30000,30000,30000) L_0x2d621a0/d;
v0x2b5c270_0 .net *"_s0", 0 0, L_0x2d62260;  1 drivers
v0x2b5c350_0 .net *"_s1", 0 0, L_0x2d624d0;  1 drivers
S_0x2b5c430 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x2b5aaa0;
 .timescale -9 -12;
P_0x2b5c640 .param/l "i" 0 4 54, +C4<0101>;
L_0x2d62570/d .functor AND 1, L_0x2d625e0, L_0x2d62740, C4<1>, C4<1>;
L_0x2d62570 .delay 1 (30000,30000,30000) L_0x2d62570/d;
v0x2b5c700_0 .net *"_s0", 0 0, L_0x2d625e0;  1 drivers
v0x2b5c7e0_0 .net *"_s1", 0 0, L_0x2d62740;  1 drivers
S_0x2b5c8c0 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x2b5aaa0;
 .timescale -9 -12;
P_0x2b5cad0 .param/l "i" 0 4 54, +C4<0110>;
L_0x2d628a0/d .functor AND 1, L_0x2d62960, L_0x2d62ac0, C4<1>, C4<1>;
L_0x2d628a0 .delay 1 (30000,30000,30000) L_0x2d628a0/d;
v0x2b5cb90_0 .net *"_s0", 0 0, L_0x2d62960;  1 drivers
v0x2b5cc70_0 .net *"_s1", 0 0, L_0x2d62ac0;  1 drivers
S_0x2b5cd50 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x2b5aaa0;
 .timescale -9 -12;
P_0x2b5cf60 .param/l "i" 0 4 54, +C4<0111>;
L_0x2d62830/d .functor AND 1, L_0x2d62ff0, L_0x2d631e0, C4<1>, C4<1>;
L_0x2d62830 .delay 1 (30000,30000,30000) L_0x2d62830/d;
v0x2b5d000_0 .net *"_s0", 0 0, L_0x2d62ff0;  1 drivers
v0x2b5d0e0_0 .net *"_s1", 0 0, L_0x2d631e0;  1 drivers
S_0x2b5dcd0 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x2b5a850;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x2d64c30/d .functor OR 1, L_0x2d64cf0, L_0x2d64ea0, C4<0>, C4<0>;
L_0x2d64c30 .delay 1 (30000,30000,30000) L_0x2d64c30/d;
v0x2b5f820_0 .net *"_s10", 0 0, L_0x2d64cf0;  1 drivers
v0x2b5f900_0 .net *"_s12", 0 0, L_0x2d64ea0;  1 drivers
v0x2b5f9e0_0 .net "in", 7 0, L_0x2d62c30;  alias, 1 drivers
v0x2b5fab0_0 .net "ors", 1 0, L_0x2d64a50;  1 drivers
v0x2b5fb70_0 .net "out", 0 0, L_0x2d64c30;  alias, 1 drivers
L_0x2d63e20 .part L_0x2d62c30, 0, 4;
L_0x2d64a50 .concat8 [ 1 1 0 0], L_0x2d63b10, L_0x2d64740;
L_0x2d64b90 .part L_0x2d62c30, 4, 4;
L_0x2d64cf0 .part L_0x2d64a50, 0, 1;
L_0x2d64ea0 .part L_0x2d64a50, 1, 1;
S_0x2b5de90 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x2b5dcd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2d632d0/d .functor OR 1, L_0x2d63390, L_0x2d634f0, C4<0>, C4<0>;
L_0x2d632d0 .delay 1 (30000,30000,30000) L_0x2d632d0/d;
L_0x2d63720/d .functor OR 1, L_0x2d63830, L_0x2d63990, C4<0>, C4<0>;
L_0x2d63720 .delay 1 (30000,30000,30000) L_0x2d63720/d;
L_0x2d63b10/d .functor OR 1, L_0x2d63b80, L_0x2d63d30, C4<0>, C4<0>;
L_0x2d63b10 .delay 1 (30000,30000,30000) L_0x2d63b10/d;
v0x2b5e0e0_0 .net *"_s0", 0 0, L_0x2d632d0;  1 drivers
v0x2b5e1e0_0 .net *"_s10", 0 0, L_0x2d63830;  1 drivers
v0x2b5e2c0_0 .net *"_s12", 0 0, L_0x2d63990;  1 drivers
v0x2b5e380_0 .net *"_s14", 0 0, L_0x2d63b80;  1 drivers
v0x2b5e460_0 .net *"_s16", 0 0, L_0x2d63d30;  1 drivers
v0x2b5e590_0 .net *"_s3", 0 0, L_0x2d63390;  1 drivers
v0x2b5e670_0 .net *"_s5", 0 0, L_0x2d634f0;  1 drivers
v0x2b5e750_0 .net *"_s6", 0 0, L_0x2d63720;  1 drivers
v0x2b5e830_0 .net "in", 3 0, L_0x2d63e20;  1 drivers
v0x2b5e9a0_0 .net "ors", 1 0, L_0x2d63630;  1 drivers
v0x2b5ea80_0 .net "out", 0 0, L_0x2d63b10;  1 drivers
L_0x2d63390 .part L_0x2d63e20, 0, 1;
L_0x2d634f0 .part L_0x2d63e20, 1, 1;
L_0x2d63630 .concat8 [ 1 1 0 0], L_0x2d632d0, L_0x2d63720;
L_0x2d63830 .part L_0x2d63e20, 2, 1;
L_0x2d63990 .part L_0x2d63e20, 3, 1;
L_0x2d63b80 .part L_0x2d63630, 0, 1;
L_0x2d63d30 .part L_0x2d63630, 1, 1;
S_0x2b5eba0 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x2b5dcd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2d63f50/d .functor OR 1, L_0x2d63fc0, L_0x2d64120, C4<0>, C4<0>;
L_0x2d63f50 .delay 1 (30000,30000,30000) L_0x2d63f50/d;
L_0x2d64350/d .functor OR 1, L_0x2d64460, L_0x2d645c0, C4<0>, C4<0>;
L_0x2d64350 .delay 1 (30000,30000,30000) L_0x2d64350/d;
L_0x2d64740/d .functor OR 1, L_0x2d647b0, L_0x2d64960, C4<0>, C4<0>;
L_0x2d64740 .delay 1 (30000,30000,30000) L_0x2d64740/d;
v0x2b5ed60_0 .net *"_s0", 0 0, L_0x2d63f50;  1 drivers
v0x2b5ee60_0 .net *"_s10", 0 0, L_0x2d64460;  1 drivers
v0x2b5ef40_0 .net *"_s12", 0 0, L_0x2d645c0;  1 drivers
v0x2b5f000_0 .net *"_s14", 0 0, L_0x2d647b0;  1 drivers
v0x2b5f0e0_0 .net *"_s16", 0 0, L_0x2d64960;  1 drivers
v0x2b5f210_0 .net *"_s3", 0 0, L_0x2d63fc0;  1 drivers
v0x2b5f2f0_0 .net *"_s5", 0 0, L_0x2d64120;  1 drivers
v0x2b5f3d0_0 .net *"_s6", 0 0, L_0x2d64350;  1 drivers
v0x2b5f4b0_0 .net "in", 3 0, L_0x2d64b90;  1 drivers
v0x2b5f620_0 .net "ors", 1 0, L_0x2d64260;  1 drivers
v0x2b5f700_0 .net "out", 0 0, L_0x2d64740;  1 drivers
L_0x2d63fc0 .part L_0x2d64b90, 0, 1;
L_0x2d64120 .part L_0x2d64b90, 1, 1;
L_0x2d64260 .concat8 [ 1 1 0 0], L_0x2d63f50, L_0x2d64350;
L_0x2d64460 .part L_0x2d64b90, 2, 1;
L_0x2d645c0 .part L_0x2d64b90, 3, 1;
L_0x2d647b0 .part L_0x2d64260, 0, 1;
L_0x2d64960 .part L_0x2d64260, 1, 1;
S_0x2b60010 .scope module, "sltGate" "slt" 4 164, 4 101 0, S_0x2b53980;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x2d5fa60/d .functor XNOR 1, L_0x2d68ad0, L_0x2d68c30, C4<0>, C4<0>;
L_0x2d5fa60 .delay 1 (20000,20000,20000) L_0x2d5fa60/d;
L_0x2d5fbe0/d .functor AND 1, L_0x2d68ad0, L_0x2d5e750, C4<1>, C4<1>;
L_0x2d5fbe0 .delay 1 (30000,30000,30000) L_0x2d5fbe0/d;
L_0x2d5fd40/d .functor AND 1, L_0x2d5fa60, L_0x2d5e580, C4<1>, C4<1>;
L_0x2d5fd40 .delay 1 (30000,30000,30000) L_0x2d5fd40/d;
L_0x2d5fe50/d .functor OR 1, L_0x2d5fd40, L_0x2d5fbe0, C4<0>, C4<0>;
L_0x2d5fe50 .delay 1 (30000,30000,30000) L_0x2d5fe50/d;
v0x2b602c0_0 .net "a", 0 0, L_0x2d68ad0;  alias, 1 drivers
v0x2b603b0_0 .net "a_", 0 0, L_0x2d5e460;  alias, 1 drivers
v0x2b60470_0 .net "b", 0 0, L_0x2d68c30;  alias, 1 drivers
v0x2b60560_0 .net "b_", 0 0, L_0x2d5e750;  alias, 1 drivers
v0x2b60600_0 .net "carryin", 0 0, L_0x2d5e580;  alias, 1 drivers
v0x2b60740_0 .net "eq", 0 0, L_0x2d5fa60;  1 drivers
v0x2b60800_0 .net "lt", 0 0, L_0x2d5fbe0;  1 drivers
v0x2b608c0_0 .net "out", 0 0, L_0x2d5fe50;  1 drivers
v0x2b60980_0 .net "w0", 0 0, L_0x2d5fd40;  1 drivers
S_0x2b60bd0 .scope module, "sub" "fullAdder" 4 158, 4 85 0, S_0x2b53980;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x2d5f640/d .functor OR 1, L_0x2d5f140, L_0x2b61e30, C4<0>, C4<0>;
L_0x2d5f640 .delay 1 (30000,30000,30000) L_0x2d5f640/d;
v0x2b619c0_0 .net "a", 0 0, L_0x2d68ad0;  alias, 1 drivers
v0x2b61b10_0 .net "b", 0 0, L_0x2d5e750;  alias, 1 drivers
v0x2b61bd0_0 .net "c1", 0 0, L_0x2d5f140;  1 drivers
v0x2b61c70_0 .net "c2", 0 0, L_0x2b61e30;  1 drivers
v0x2b61d40_0 .net "carryin", 0 0, L_0x2d5e580;  alias, 1 drivers
v0x2b61ec0_0 .net "carryout", 0 0, L_0x2d5f640;  1 drivers
v0x2b61f60_0 .net "s1", 0 0, L_0x2d5f080;  1 drivers
v0x2b62000_0 .net "sum", 0 0, L_0x2d5f2a0;  1 drivers
S_0x2b60e20 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x2b60bd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2d5f080/d .functor XOR 1, L_0x2d68ad0, L_0x2d5e750, C4<0>, C4<0>;
L_0x2d5f080 .delay 1 (30000,30000,30000) L_0x2d5f080/d;
L_0x2d5f140/d .functor AND 1, L_0x2d68ad0, L_0x2d5e750, C4<1>, C4<1>;
L_0x2d5f140 .delay 1 (30000,30000,30000) L_0x2d5f140/d;
v0x2b61080_0 .net "a", 0 0, L_0x2d68ad0;  alias, 1 drivers
v0x2b61140_0 .net "b", 0 0, L_0x2d5e750;  alias, 1 drivers
v0x2b61200_0 .net "carryout", 0 0, L_0x2d5f140;  alias, 1 drivers
v0x2b612a0_0 .net "sum", 0 0, L_0x2d5f080;  alias, 1 drivers
S_0x2b613d0 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x2b60bd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2d5f2a0/d .functor XOR 1, L_0x2d5f080, L_0x2d5e580, C4<0>, C4<0>;
L_0x2d5f2a0 .delay 1 (30000,30000,30000) L_0x2d5f2a0/d;
L_0x2b61e30/d .functor AND 1, L_0x2d5f080, L_0x2d5e580, C4<1>, C4<1>;
L_0x2b61e30 .delay 1 (30000,30000,30000) L_0x2b61e30/d;
v0x2b61630_0 .net "a", 0 0, L_0x2d5f080;  alias, 1 drivers
v0x2b61700_0 .net "b", 0 0, L_0x2d5e580;  alias, 1 drivers
v0x2b617a0_0 .net "carryout", 0 0, L_0x2b61e30;  alias, 1 drivers
v0x2b61870_0 .net "sum", 0 0, L_0x2d5f2a0;  alias, 1 drivers
S_0x2b64440 .scope generate, "genblk2" "genblk2" 3 49, 3 49 0, S_0x2b536b0;
 .timescale -9 -12;
L_0x2ac6110b9228 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b9270 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d60ef0/d .functor OR 1, L_0x2ac6110b9228, L_0x2ac6110b9270, C4<0>, C4<0>;
L_0x2d60ef0 .delay 1 (30000,30000,30000) L_0x2d60ef0/d;
v0x2b64630_0 .net/2u *"_s0", 0 0, L_0x2ac6110b9228;  1 drivers
v0x2b64710_0 .net/2u *"_s2", 0 0, L_0x2ac6110b9270;  1 drivers
S_0x2b647f0 .scope generate, "alu_slices[13]" "alu_slices[13]" 3 39, 3 39 0, S_0x26b20c0;
 .timescale -9 -12;
P_0x2b64a00 .param/l "i" 0 3 39, +C4<01101>;
S_0x2b64ac0 .scope module, "alu1_inst" "alu1" 3 40, 4 142 0, S_0x2b647f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x2d68eb0/d .functor NOT 1, L_0x2d73370, C4<0>, C4<0>, C4<0>;
L_0x2d68eb0 .delay 1 (10000,10000,10000) L_0x2d68eb0/d;
L_0x2d68fc0/d .functor NOT 1, L_0x2d68cd0, C4<0>, C4<0>, C4<0>;
L_0x2d68fc0 .delay 1 (10000,10000,10000) L_0x2d68fc0/d;
L_0x2d6a010/d .functor XOR 1, L_0x2d73370, L_0x2d68cd0, C4<0>, C4<0>;
L_0x2d6a010 .delay 1 (30000,30000,30000) L_0x2d6a010/d;
L_0x2ac6110b92b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b9300 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d6a0d0/d .functor OR 1, L_0x2ac6110b92b8, L_0x2ac6110b9300, C4<0>, C4<0>;
L_0x2d6a0d0 .delay 1 (30000,30000,30000) L_0x2d6a0d0/d;
L_0x2ac6110b9348 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b9390 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d6a870/d .functor OR 1, L_0x2ac6110b9348, L_0x2ac6110b9390, C4<0>, C4<0>;
L_0x2d6a870 .delay 1 (30000,30000,30000) L_0x2d6a870/d;
L_0x2d6aa70/d .functor AND 1, L_0x2d73370, L_0x2d68cd0, C4<1>, C4<1>;
L_0x2d6aa70 .delay 1 (30000,30000,30000) L_0x2d6aa70/d;
L_0x2ac6110b93d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b9420 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d6ab30/d .functor OR 1, L_0x2ac6110b93d8, L_0x2ac6110b9420, C4<0>, C4<0>;
L_0x2d6ab30 .delay 1 (30000,30000,30000) L_0x2d6ab30/d;
L_0x2d6ad30/d .functor NAND 1, L_0x2d73370, L_0x2d68cd0, C4<1>, C4<1>;
L_0x2d6ad30 .delay 1 (20000,20000,20000) L_0x2d6ad30/d;
L_0x2ac6110b9468 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b94b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d6ae40/d .functor OR 1, L_0x2ac6110b9468, L_0x2ac6110b94b0, C4<0>, C4<0>;
L_0x2d6ae40 .delay 1 (30000,30000,30000) L_0x2d6ae40/d;
L_0x2d6aff0/d .functor NOR 1, L_0x2d73370, L_0x2d68cd0, C4<0>, C4<0>;
L_0x2d6aff0 .delay 1 (20000,20000,20000) L_0x2d6aff0/d;
L_0x2ac6110b94f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b9540 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d6b270/d .functor OR 1, L_0x2ac6110b94f8, L_0x2ac6110b9540, C4<0>, C4<0>;
L_0x2d6b270 .delay 1 (30000,30000,30000) L_0x2d6b270/d;
L_0x2d6b670/d .functor OR 1, L_0x2d73370, L_0x2d68cd0, C4<0>, C4<0>;
L_0x2d6b670 .delay 1 (30000,30000,30000) L_0x2d6b670/d;
L_0x2ac6110b9588 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b95d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d6bb10/d .functor OR 1, L_0x2ac6110b9588, L_0x2ac6110b95d0, C4<0>, C4<0>;
L_0x2d6bb10 .delay 1 (30000,30000,30000) L_0x2d6bb10/d;
L_0x2d73270/d .functor NOT 1, L_0x2d6f4d0, C4<0>, C4<0>, C4<0>;
L_0x2d73270 .delay 1 (10000,10000,10000) L_0x2d73270/d;
v0x2b73280_0 .net "A", 0 0, L_0x2d73370;  1 drivers
v0x2b73340_0 .net "A_", 0 0, L_0x2d68eb0;  1 drivers
v0x2b73400_0 .net "B", 0 0, L_0x2d68cd0;  1 drivers
v0x2b734d0_0 .net "B_", 0 0, L_0x2d68fc0;  1 drivers
v0x2b73570_0 .net *"_s11", 0 0, L_0x2d6a0d0;  1 drivers
v0x2b73660_0 .net/2s *"_s13", 0 0, L_0x2ac6110b92b8;  1 drivers
v0x2b73720_0 .net/2s *"_s15", 0 0, L_0x2ac6110b9300;  1 drivers
v0x2b73800_0 .net *"_s19", 0 0, L_0x2d6a870;  1 drivers
v0x2b738e0_0 .net/2s *"_s21", 0 0, L_0x2ac6110b9348;  1 drivers
v0x2b73a50_0 .net/2s *"_s23", 0 0, L_0x2ac6110b9390;  1 drivers
v0x2b73b30_0 .net *"_s25", 0 0, L_0x2d6aa70;  1 drivers
v0x2b73c10_0 .net *"_s28", 0 0, L_0x2d6ab30;  1 drivers
v0x2b73cf0_0 .net/2s *"_s30", 0 0, L_0x2ac6110b93d8;  1 drivers
v0x2b73dd0_0 .net/2s *"_s32", 0 0, L_0x2ac6110b9420;  1 drivers
v0x2b73eb0_0 .net *"_s34", 0 0, L_0x2d6ad30;  1 drivers
v0x2b73f90_0 .net *"_s37", 0 0, L_0x2d6ae40;  1 drivers
v0x2b74070_0 .net/2s *"_s39", 0 0, L_0x2ac6110b9468;  1 drivers
v0x2b74220_0 .net/2s *"_s41", 0 0, L_0x2ac6110b94b0;  1 drivers
v0x2b742c0_0 .net *"_s43", 0 0, L_0x2d6aff0;  1 drivers
v0x2b743a0_0 .net *"_s46", 0 0, L_0x2d6b270;  1 drivers
v0x2b74480_0 .net/2s *"_s48", 0 0, L_0x2ac6110b94f8;  1 drivers
v0x2b74560_0 .net/2s *"_s50", 0 0, L_0x2ac6110b9540;  1 drivers
v0x2b74640_0 .net *"_s52", 0 0, L_0x2d6b670;  1 drivers
v0x2b74720_0 .net *"_s56", 0 0, L_0x2d6bb10;  1 drivers
v0x2b74800_0 .net/2s *"_s59", 0 0, L_0x2ac6110b9588;  1 drivers
v0x2b748e0_0 .net/2s *"_s61", 0 0, L_0x2ac6110b95d0;  1 drivers
v0x2b749c0_0 .net *"_s8", 0 0, L_0x2d6a010;  1 drivers
v0x2b74aa0_0 .net "carryin", 0 0, L_0x2d68d70;  1 drivers
v0x2b74b40_0 .net "carryout", 0 0, L_0x2d72f10;  1 drivers
v0x2b74be0_0 .net "carryouts", 7 0, L_0x2d6b780;  1 drivers
v0x2b74cf0_0 .net "command", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
v0x2b74db0_0 .net "result", 0 0, L_0x2d6f4d0;  1 drivers
v0x2b74ea0_0 .net "results", 7 0, L_0x2d6b440;  1 drivers
v0x2b74180_0 .net "zero", 0 0, L_0x2d73270;  1 drivers
LS_0x2d6b440_0_0 .concat8 [ 1 1 1 1], L_0x2d694e0, L_0x2d69b10, L_0x2d6a010, L_0x2d6a870;
LS_0x2d6b440_0_4 .concat8 [ 1 1 1 1], L_0x2d6aa70, L_0x2d6ad30, L_0x2d6aff0, L_0x2d6b670;
L_0x2d6b440 .concat8 [ 4 4 0 0], LS_0x2d6b440_0_0, LS_0x2d6b440_0_4;
LS_0x2d6b780_0_0 .concat8 [ 1 1 1 1], L_0x2d69790, L_0x2d69eb0, L_0x2d6a0d0, L_0x2d6a6c0;
LS_0x2d6b780_0_4 .concat8 [ 1 1 1 1], L_0x2d6ab30, L_0x2d6ae40, L_0x2d6b270, L_0x2d6bb10;
L_0x2d6b780 .concat8 [ 4 4 0 0], LS_0x2d6b780_0_0, LS_0x2d6b780_0_4;
S_0x2b64d40 .scope module, "adder" "fullAdder" 4 157, 4 85 0, S_0x2b64ac0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x2d69790/d .functor OR 1, L_0x2d69270, L_0x2d69630, C4<0>, C4<0>;
L_0x2d69790 .delay 1 (30000,30000,30000) L_0x2d69790/d;
v0x2b65c00_0 .net "a", 0 0, L_0x2d73370;  alias, 1 drivers
v0x2b65cc0_0 .net "b", 0 0, L_0x2d68cd0;  alias, 1 drivers
v0x2b65d90_0 .net "c1", 0 0, L_0x2d69270;  1 drivers
v0x2b65e90_0 .net "c2", 0 0, L_0x2d69630;  1 drivers
v0x2b65f60_0 .net "carryin", 0 0, L_0x2d68d70;  alias, 1 drivers
v0x2b66050_0 .net "carryout", 0 0, L_0x2d69790;  1 drivers
v0x2b660f0_0 .net "s1", 0 0, L_0x2d691b0;  1 drivers
v0x2b661e0_0 .net "sum", 0 0, L_0x2d694e0;  1 drivers
S_0x2b64fb0 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x2b64d40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2d691b0/d .functor XOR 1, L_0x2d73370, L_0x2d68cd0, C4<0>, C4<0>;
L_0x2d691b0 .delay 1 (30000,30000,30000) L_0x2d691b0/d;
L_0x2d69270/d .functor AND 1, L_0x2d73370, L_0x2d68cd0, C4<1>, C4<1>;
L_0x2d69270 .delay 1 (30000,30000,30000) L_0x2d69270/d;
v0x2b65210_0 .net "a", 0 0, L_0x2d73370;  alias, 1 drivers
v0x2b652f0_0 .net "b", 0 0, L_0x2d68cd0;  alias, 1 drivers
v0x2b653b0_0 .net "carryout", 0 0, L_0x2d69270;  alias, 1 drivers
v0x2b65480_0 .net "sum", 0 0, L_0x2d691b0;  alias, 1 drivers
S_0x2b655f0 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x2b64d40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2d694e0/d .functor XOR 1, L_0x2d691b0, L_0x2d68d70, C4<0>, C4<0>;
L_0x2d694e0 .delay 1 (30000,30000,30000) L_0x2d694e0/d;
L_0x2d69630/d .functor AND 1, L_0x2d691b0, L_0x2d68d70, C4<1>, C4<1>;
L_0x2d69630 .delay 1 (30000,30000,30000) L_0x2d69630/d;
v0x2b65850_0 .net "a", 0 0, L_0x2d691b0;  alias, 1 drivers
v0x2b65920_0 .net "b", 0 0, L_0x2d68d70;  alias, 1 drivers
v0x2b659c0_0 .net "carryout", 0 0, L_0x2d69630;  alias, 1 drivers
v0x2b65a90_0 .net "sum", 0 0, L_0x2d694e0;  alias, 1 drivers
S_0x2b662b0 .scope module, "cMux" "unaryMultiplexor" 4 176, 4 69 0, S_0x2b64ac0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x2b6b6a0_0 .net "ands", 7 0, L_0x2d70f10;  1 drivers
v0x2b6b7b0_0 .net "in", 7 0, L_0x2d6b780;  alias, 1 drivers
v0x2b6b870_0 .net "out", 0 0, L_0x2d72f10;  alias, 1 drivers
v0x2b6b940_0 .net "sel", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
S_0x2b664d0 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x2b662b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x2b68c00_0 .net "A", 7 0, L_0x2d6b780;  alias, 1 drivers
v0x2b68d00_0 .net "B", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
v0x2b68dc0_0 .net *"_s0", 0 0, L_0x2d6f830;  1 drivers
v0x2b68e80_0 .net *"_s12", 0 0, L_0x2d701a0;  1 drivers
v0x2b68f60_0 .net *"_s16", 0 0, L_0x2d70500;  1 drivers
v0x2b69090_0 .net *"_s20", 0 0, L_0x2d708d0;  1 drivers
v0x2b69170_0 .net *"_s24", 0 0, L_0x2d70c00;  1 drivers
v0x2b69250_0 .net *"_s28", 0 0, L_0x2d70b90;  1 drivers
v0x2b69330_0 .net *"_s4", 0 0, L_0x2d6fb80;  1 drivers
v0x2b694a0_0 .net *"_s8", 0 0, L_0x2d6fe90;  1 drivers
v0x2b69580_0 .net "out", 7 0, L_0x2d70f10;  alias, 1 drivers
L_0x2d6f8f0 .part L_0x2d6b780, 0, 1;
L_0x2d6fae0 .part v0x2cdd2e0_0, 0, 1;
L_0x2d6fc40 .part L_0x2d6b780, 1, 1;
L_0x2d6fda0 .part v0x2cdd2e0_0, 1, 1;
L_0x2d6ff50 .part L_0x2d6b780, 2, 1;
L_0x2d700b0 .part v0x2cdd2e0_0, 2, 1;
L_0x2d70260 .part L_0x2d6b780, 3, 1;
L_0x2d703c0 .part v0x2cdd2e0_0, 3, 1;
L_0x2d705c0 .part L_0x2d6b780, 4, 1;
L_0x2d70830 .part v0x2cdd2e0_0, 4, 1;
L_0x2d70940 .part L_0x2d6b780, 5, 1;
L_0x2d70aa0 .part v0x2cdd2e0_0, 5, 1;
L_0x2d70cc0 .part L_0x2d6b780, 6, 1;
L_0x2d70e20 .part v0x2cdd2e0_0, 6, 1;
LS_0x2d70f10_0_0 .concat8 [ 1 1 1 1], L_0x2d6f830, L_0x2d6fb80, L_0x2d6fe90, L_0x2d701a0;
LS_0x2d70f10_0_4 .concat8 [ 1 1 1 1], L_0x2d70500, L_0x2d708d0, L_0x2d70c00, L_0x2d70b90;
L_0x2d70f10 .concat8 [ 4 4 0 0], LS_0x2d70f10_0_0, LS_0x2d70f10_0_4;
L_0x2d712d0 .part L_0x2d6b780, 7, 1;
L_0x2d714c0 .part v0x2cdd2e0_0, 7, 1;
S_0x2b66730 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x2b664d0;
 .timescale -9 -12;
P_0x2b66940 .param/l "i" 0 4 54, +C4<00>;
L_0x2d6f830/d .functor AND 1, L_0x2d6f8f0, L_0x2d6fae0, C4<1>, C4<1>;
L_0x2d6f830 .delay 1 (30000,30000,30000) L_0x2d6f830/d;
v0x2b66a20_0 .net *"_s0", 0 0, L_0x2d6f8f0;  1 drivers
v0x2b66b00_0 .net *"_s1", 0 0, L_0x2d6fae0;  1 drivers
S_0x2b66be0 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x2b664d0;
 .timescale -9 -12;
P_0x2b66df0 .param/l "i" 0 4 54, +C4<01>;
L_0x2d6fb80/d .functor AND 1, L_0x2d6fc40, L_0x2d6fda0, C4<1>, C4<1>;
L_0x2d6fb80 .delay 1 (30000,30000,30000) L_0x2d6fb80/d;
v0x2b66eb0_0 .net *"_s0", 0 0, L_0x2d6fc40;  1 drivers
v0x2b66f90_0 .net *"_s1", 0 0, L_0x2d6fda0;  1 drivers
S_0x2b67070 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x2b664d0;
 .timescale -9 -12;
P_0x2b67280 .param/l "i" 0 4 54, +C4<010>;
L_0x2d6fe90/d .functor AND 1, L_0x2d6ff50, L_0x2d700b0, C4<1>, C4<1>;
L_0x2d6fe90 .delay 1 (30000,30000,30000) L_0x2d6fe90/d;
v0x2b67320_0 .net *"_s0", 0 0, L_0x2d6ff50;  1 drivers
v0x2b67400_0 .net *"_s1", 0 0, L_0x2d700b0;  1 drivers
S_0x2b674e0 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x2b664d0;
 .timescale -9 -12;
P_0x2b676f0 .param/l "i" 0 4 54, +C4<011>;
L_0x2d701a0/d .functor AND 1, L_0x2d70260, L_0x2d703c0, C4<1>, C4<1>;
L_0x2d701a0 .delay 1 (30000,30000,30000) L_0x2d701a0/d;
v0x2b677b0_0 .net *"_s0", 0 0, L_0x2d70260;  1 drivers
v0x2b67890_0 .net *"_s1", 0 0, L_0x2d703c0;  1 drivers
S_0x2b67970 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x2b664d0;
 .timescale -9 -12;
P_0x2b67bd0 .param/l "i" 0 4 54, +C4<0100>;
L_0x2d70500/d .functor AND 1, L_0x2d705c0, L_0x2d70830, C4<1>, C4<1>;
L_0x2d70500 .delay 1 (30000,30000,30000) L_0x2d70500/d;
v0x2b67c90_0 .net *"_s0", 0 0, L_0x2d705c0;  1 drivers
v0x2b67d70_0 .net *"_s1", 0 0, L_0x2d70830;  1 drivers
S_0x2b67e50 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x2b664d0;
 .timescale -9 -12;
P_0x2b68060 .param/l "i" 0 4 54, +C4<0101>;
L_0x2d708d0/d .functor AND 1, L_0x2d70940, L_0x2d70aa0, C4<1>, C4<1>;
L_0x2d708d0 .delay 1 (30000,30000,30000) L_0x2d708d0/d;
v0x2b68120_0 .net *"_s0", 0 0, L_0x2d70940;  1 drivers
v0x2b68200_0 .net *"_s1", 0 0, L_0x2d70aa0;  1 drivers
S_0x2b682e0 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x2b664d0;
 .timescale -9 -12;
P_0x2b684f0 .param/l "i" 0 4 54, +C4<0110>;
L_0x2d70c00/d .functor AND 1, L_0x2d70cc0, L_0x2d70e20, C4<1>, C4<1>;
L_0x2d70c00 .delay 1 (30000,30000,30000) L_0x2d70c00/d;
v0x2b685b0_0 .net *"_s0", 0 0, L_0x2d70cc0;  1 drivers
v0x2b68690_0 .net *"_s1", 0 0, L_0x2d70e20;  1 drivers
S_0x2b68770 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x2b664d0;
 .timescale -9 -12;
P_0x2b68980 .param/l "i" 0 4 54, +C4<0111>;
L_0x2d70b90/d .functor AND 1, L_0x2d712d0, L_0x2d714c0, C4<1>, C4<1>;
L_0x2d70b90 .delay 1 (30000,30000,30000) L_0x2d70b90/d;
v0x2b68a40_0 .net *"_s0", 0 0, L_0x2d712d0;  1 drivers
v0x2b68b20_0 .net *"_s1", 0 0, L_0x2d714c0;  1 drivers
S_0x2b696e0 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x2b662b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x2d72f10/d .functor OR 1, L_0x2d72fd0, L_0x2d73180, C4<0>, C4<0>;
L_0x2d72f10 .delay 1 (30000,30000,30000) L_0x2d72f10/d;
v0x2b6b230_0 .net *"_s10", 0 0, L_0x2d72fd0;  1 drivers
v0x2b6b310_0 .net *"_s12", 0 0, L_0x2d73180;  1 drivers
v0x2b6b3f0_0 .net "in", 7 0, L_0x2d70f10;  alias, 1 drivers
v0x2b6b4c0_0 .net "ors", 1 0, L_0x2d72d30;  1 drivers
v0x2b6b580_0 .net "out", 0 0, L_0x2d72f10;  alias, 1 drivers
L_0x2d72100 .part L_0x2d70f10, 0, 4;
L_0x2d72d30 .concat8 [ 1 1 0 0], L_0x2d71df0, L_0x2d72a20;
L_0x2d72e70 .part L_0x2d70f10, 4, 4;
L_0x2d72fd0 .part L_0x2d72d30, 0, 1;
L_0x2d73180 .part L_0x2d72d30, 1, 1;
S_0x2b698a0 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x2b696e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2d715b0/d .functor OR 1, L_0x2d71670, L_0x2d717d0, C4<0>, C4<0>;
L_0x2d715b0 .delay 1 (30000,30000,30000) L_0x2d715b0/d;
L_0x2d71a00/d .functor OR 1, L_0x2d71b10, L_0x2d71c70, C4<0>, C4<0>;
L_0x2d71a00 .delay 1 (30000,30000,30000) L_0x2d71a00/d;
L_0x2d71df0/d .functor OR 1, L_0x2d71e60, L_0x2d72010, C4<0>, C4<0>;
L_0x2d71df0 .delay 1 (30000,30000,30000) L_0x2d71df0/d;
v0x2b69af0_0 .net *"_s0", 0 0, L_0x2d715b0;  1 drivers
v0x2b69bf0_0 .net *"_s10", 0 0, L_0x2d71b10;  1 drivers
v0x2b69cd0_0 .net *"_s12", 0 0, L_0x2d71c70;  1 drivers
v0x2b69d90_0 .net *"_s14", 0 0, L_0x2d71e60;  1 drivers
v0x2b69e70_0 .net *"_s16", 0 0, L_0x2d72010;  1 drivers
v0x2b69fa0_0 .net *"_s3", 0 0, L_0x2d71670;  1 drivers
v0x2b6a080_0 .net *"_s5", 0 0, L_0x2d717d0;  1 drivers
v0x2b6a160_0 .net *"_s6", 0 0, L_0x2d71a00;  1 drivers
v0x2b6a240_0 .net "in", 3 0, L_0x2d72100;  1 drivers
v0x2b6a3b0_0 .net "ors", 1 0, L_0x2d71910;  1 drivers
v0x2b6a490_0 .net "out", 0 0, L_0x2d71df0;  1 drivers
L_0x2d71670 .part L_0x2d72100, 0, 1;
L_0x2d717d0 .part L_0x2d72100, 1, 1;
L_0x2d71910 .concat8 [ 1 1 0 0], L_0x2d715b0, L_0x2d71a00;
L_0x2d71b10 .part L_0x2d72100, 2, 1;
L_0x2d71c70 .part L_0x2d72100, 3, 1;
L_0x2d71e60 .part L_0x2d71910, 0, 1;
L_0x2d72010 .part L_0x2d71910, 1, 1;
S_0x2b6a5b0 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x2b696e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2d72230/d .functor OR 1, L_0x2d722a0, L_0x2d72400, C4<0>, C4<0>;
L_0x2d72230 .delay 1 (30000,30000,30000) L_0x2d72230/d;
L_0x2d72630/d .functor OR 1, L_0x2d72740, L_0x2d728a0, C4<0>, C4<0>;
L_0x2d72630 .delay 1 (30000,30000,30000) L_0x2d72630/d;
L_0x2d72a20/d .functor OR 1, L_0x2d72a90, L_0x2d72c40, C4<0>, C4<0>;
L_0x2d72a20 .delay 1 (30000,30000,30000) L_0x2d72a20/d;
v0x2b6a770_0 .net *"_s0", 0 0, L_0x2d72230;  1 drivers
v0x2b6a870_0 .net *"_s10", 0 0, L_0x2d72740;  1 drivers
v0x2b6a950_0 .net *"_s12", 0 0, L_0x2d728a0;  1 drivers
v0x2b6aa10_0 .net *"_s14", 0 0, L_0x2d72a90;  1 drivers
v0x2b6aaf0_0 .net *"_s16", 0 0, L_0x2d72c40;  1 drivers
v0x2b6ac20_0 .net *"_s3", 0 0, L_0x2d722a0;  1 drivers
v0x2b6ad00_0 .net *"_s5", 0 0, L_0x2d72400;  1 drivers
v0x2b6ade0_0 .net *"_s6", 0 0, L_0x2d72630;  1 drivers
v0x2b6aec0_0 .net "in", 3 0, L_0x2d72e70;  1 drivers
v0x2b6b030_0 .net "ors", 1 0, L_0x2d72540;  1 drivers
v0x2b6b110_0 .net "out", 0 0, L_0x2d72a20;  1 drivers
L_0x2d722a0 .part L_0x2d72e70, 0, 1;
L_0x2d72400 .part L_0x2d72e70, 1, 1;
L_0x2d72540 .concat8 [ 1 1 0 0], L_0x2d72230, L_0x2d72630;
L_0x2d72740 .part L_0x2d72e70, 2, 1;
L_0x2d728a0 .part L_0x2d72e70, 3, 1;
L_0x2d72a90 .part L_0x2d72540, 0, 1;
L_0x2d72c40 .part L_0x2d72540, 1, 1;
S_0x2b6ba20 .scope module, "resMux" "unaryMultiplexor" 4 175, 4 69 0, S_0x2b64ac0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x2b70e50_0 .net "ands", 7 0, L_0x2d6d4d0;  1 drivers
v0x2b70f60_0 .net "in", 7 0, L_0x2d6b440;  alias, 1 drivers
v0x2b71020_0 .net "out", 0 0, L_0x2d6f4d0;  alias, 1 drivers
v0x2b710f0_0 .net "sel", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
S_0x2b6bc70 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x2b6ba20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x2b6e3b0_0 .net "A", 7 0, L_0x2d6b440;  alias, 1 drivers
v0x2b6e4b0_0 .net "B", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
v0x2b6e570_0 .net *"_s0", 0 0, L_0x2d6bcc0;  1 drivers
v0x2b6e630_0 .net *"_s12", 0 0, L_0x2d6c680;  1 drivers
v0x2b6e710_0 .net *"_s16", 0 0, L_0x2d6c9e0;  1 drivers
v0x2b6e840_0 .net *"_s20", 0 0, L_0x2d6ce10;  1 drivers
v0x2b6e920_0 .net *"_s24", 0 0, L_0x2d6d140;  1 drivers
v0x2b6ea00_0 .net *"_s28", 0 0, L_0x2d6d0d0;  1 drivers
v0x2b6eae0_0 .net *"_s4", 0 0, L_0x2d6c060;  1 drivers
v0x2b6ec50_0 .net *"_s8", 0 0, L_0x2d6c370;  1 drivers
v0x2b6ed30_0 .net "out", 7 0, L_0x2d6d4d0;  alias, 1 drivers
L_0x2d6bdd0 .part L_0x2d6b440, 0, 1;
L_0x2d6bfc0 .part v0x2cdd2e0_0, 0, 1;
L_0x2d6c120 .part L_0x2d6b440, 1, 1;
L_0x2d6c280 .part v0x2cdd2e0_0, 1, 1;
L_0x2d6c430 .part L_0x2d6b440, 2, 1;
L_0x2d6c590 .part v0x2cdd2e0_0, 2, 1;
L_0x2d6c740 .part L_0x2d6b440, 3, 1;
L_0x2d6c8a0 .part v0x2cdd2e0_0, 3, 1;
L_0x2d6caa0 .part L_0x2d6b440, 4, 1;
L_0x2d6cd10 .part v0x2cdd2e0_0, 4, 1;
L_0x2d6ce80 .part L_0x2d6b440, 5, 1;
L_0x2d6cfe0 .part v0x2cdd2e0_0, 5, 1;
L_0x2d6d200 .part L_0x2d6b440, 6, 1;
L_0x2d6d360 .part v0x2cdd2e0_0, 6, 1;
LS_0x2d6d4d0_0_0 .concat8 [ 1 1 1 1], L_0x2d6bcc0, L_0x2d6c060, L_0x2d6c370, L_0x2d6c680;
LS_0x2d6d4d0_0_4 .concat8 [ 1 1 1 1], L_0x2d6c9e0, L_0x2d6ce10, L_0x2d6d140, L_0x2d6d0d0;
L_0x2d6d4d0 .concat8 [ 4 4 0 0], LS_0x2d6d4d0_0_0, LS_0x2d6d4d0_0_4;
L_0x2d6d890 .part L_0x2d6b440, 7, 1;
L_0x2d6da80 .part v0x2cdd2e0_0, 7, 1;
S_0x2b6beb0 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x2b6bc70;
 .timescale -9 -12;
P_0x2b6c0c0 .param/l "i" 0 4 54, +C4<00>;
L_0x2d6bcc0/d .functor AND 1, L_0x2d6bdd0, L_0x2d6bfc0, C4<1>, C4<1>;
L_0x2d6bcc0 .delay 1 (30000,30000,30000) L_0x2d6bcc0/d;
v0x2b6c1a0_0 .net *"_s0", 0 0, L_0x2d6bdd0;  1 drivers
v0x2b6c280_0 .net *"_s1", 0 0, L_0x2d6bfc0;  1 drivers
S_0x2b6c360 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x2b6bc70;
 .timescale -9 -12;
P_0x2b6c570 .param/l "i" 0 4 54, +C4<01>;
L_0x2d6c060/d .functor AND 1, L_0x2d6c120, L_0x2d6c280, C4<1>, C4<1>;
L_0x2d6c060 .delay 1 (30000,30000,30000) L_0x2d6c060/d;
v0x2b6c630_0 .net *"_s0", 0 0, L_0x2d6c120;  1 drivers
v0x2b6c710_0 .net *"_s1", 0 0, L_0x2d6c280;  1 drivers
S_0x2b6c7f0 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x2b6bc70;
 .timescale -9 -12;
P_0x2b6ca30 .param/l "i" 0 4 54, +C4<010>;
L_0x2d6c370/d .functor AND 1, L_0x2d6c430, L_0x2d6c590, C4<1>, C4<1>;
L_0x2d6c370 .delay 1 (30000,30000,30000) L_0x2d6c370/d;
v0x2b6cad0_0 .net *"_s0", 0 0, L_0x2d6c430;  1 drivers
v0x2b6cbb0_0 .net *"_s1", 0 0, L_0x2d6c590;  1 drivers
S_0x2b6cc90 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x2b6bc70;
 .timescale -9 -12;
P_0x2b6cea0 .param/l "i" 0 4 54, +C4<011>;
L_0x2d6c680/d .functor AND 1, L_0x2d6c740, L_0x2d6c8a0, C4<1>, C4<1>;
L_0x2d6c680 .delay 1 (30000,30000,30000) L_0x2d6c680/d;
v0x2b6cf60_0 .net *"_s0", 0 0, L_0x2d6c740;  1 drivers
v0x2b6d040_0 .net *"_s1", 0 0, L_0x2d6c8a0;  1 drivers
S_0x2b6d120 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x2b6bc70;
 .timescale -9 -12;
P_0x2b6d380 .param/l "i" 0 4 54, +C4<0100>;
L_0x2d6c9e0/d .functor AND 1, L_0x2d6caa0, L_0x2d6cd10, C4<1>, C4<1>;
L_0x2d6c9e0 .delay 1 (30000,30000,30000) L_0x2d6c9e0/d;
v0x2b6d440_0 .net *"_s0", 0 0, L_0x2d6caa0;  1 drivers
v0x2b6d520_0 .net *"_s1", 0 0, L_0x2d6cd10;  1 drivers
S_0x2b6d600 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x2b6bc70;
 .timescale -9 -12;
P_0x2b6d810 .param/l "i" 0 4 54, +C4<0101>;
L_0x2d6ce10/d .functor AND 1, L_0x2d6ce80, L_0x2d6cfe0, C4<1>, C4<1>;
L_0x2d6ce10 .delay 1 (30000,30000,30000) L_0x2d6ce10/d;
v0x2b6d8d0_0 .net *"_s0", 0 0, L_0x2d6ce80;  1 drivers
v0x2b6d9b0_0 .net *"_s1", 0 0, L_0x2d6cfe0;  1 drivers
S_0x2b6da90 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x2b6bc70;
 .timescale -9 -12;
P_0x2b6dca0 .param/l "i" 0 4 54, +C4<0110>;
L_0x2d6d140/d .functor AND 1, L_0x2d6d200, L_0x2d6d360, C4<1>, C4<1>;
L_0x2d6d140 .delay 1 (30000,30000,30000) L_0x2d6d140/d;
v0x2b6dd60_0 .net *"_s0", 0 0, L_0x2d6d200;  1 drivers
v0x2b6de40_0 .net *"_s1", 0 0, L_0x2d6d360;  1 drivers
S_0x2b6df20 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x2b6bc70;
 .timescale -9 -12;
P_0x2b6e130 .param/l "i" 0 4 54, +C4<0111>;
L_0x2d6d0d0/d .functor AND 1, L_0x2d6d890, L_0x2d6da80, C4<1>, C4<1>;
L_0x2d6d0d0 .delay 1 (30000,30000,30000) L_0x2d6d0d0/d;
v0x2b6e1f0_0 .net *"_s0", 0 0, L_0x2d6d890;  1 drivers
v0x2b6e2d0_0 .net *"_s1", 0 0, L_0x2d6da80;  1 drivers
S_0x2b6ee90 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x2b6ba20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x2d6f4d0/d .functor OR 1, L_0x2d6f590, L_0x2d6f740, C4<0>, C4<0>;
L_0x2d6f4d0 .delay 1 (30000,30000,30000) L_0x2d6f4d0/d;
v0x2b709e0_0 .net *"_s10", 0 0, L_0x2d6f590;  1 drivers
v0x2b70ac0_0 .net *"_s12", 0 0, L_0x2d6f740;  1 drivers
v0x2b70ba0_0 .net "in", 7 0, L_0x2d6d4d0;  alias, 1 drivers
v0x2b70c70_0 .net "ors", 1 0, L_0x2d6f2f0;  1 drivers
v0x2b70d30_0 .net "out", 0 0, L_0x2d6f4d0;  alias, 1 drivers
L_0x2d6e6c0 .part L_0x2d6d4d0, 0, 4;
L_0x2d6f2f0 .concat8 [ 1 1 0 0], L_0x2d6e3b0, L_0x2d6efe0;
L_0x2d6f430 .part L_0x2d6d4d0, 4, 4;
L_0x2d6f590 .part L_0x2d6f2f0, 0, 1;
L_0x2d6f740 .part L_0x2d6f2f0, 1, 1;
S_0x2b6f050 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x2b6ee90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2d6db70/d .functor OR 1, L_0x2d6dc30, L_0x2d6dd90, C4<0>, C4<0>;
L_0x2d6db70 .delay 1 (30000,30000,30000) L_0x2d6db70/d;
L_0x2d6dfc0/d .functor OR 1, L_0x2d6e0d0, L_0x2d6e230, C4<0>, C4<0>;
L_0x2d6dfc0 .delay 1 (30000,30000,30000) L_0x2d6dfc0/d;
L_0x2d6e3b0/d .functor OR 1, L_0x2d6e420, L_0x2d6e5d0, C4<0>, C4<0>;
L_0x2d6e3b0 .delay 1 (30000,30000,30000) L_0x2d6e3b0/d;
v0x2b6f2a0_0 .net *"_s0", 0 0, L_0x2d6db70;  1 drivers
v0x2b6f3a0_0 .net *"_s10", 0 0, L_0x2d6e0d0;  1 drivers
v0x2b6f480_0 .net *"_s12", 0 0, L_0x2d6e230;  1 drivers
v0x2b6f540_0 .net *"_s14", 0 0, L_0x2d6e420;  1 drivers
v0x2b6f620_0 .net *"_s16", 0 0, L_0x2d6e5d0;  1 drivers
v0x2b6f750_0 .net *"_s3", 0 0, L_0x2d6dc30;  1 drivers
v0x2b6f830_0 .net *"_s5", 0 0, L_0x2d6dd90;  1 drivers
v0x2b6f910_0 .net *"_s6", 0 0, L_0x2d6dfc0;  1 drivers
v0x2b6f9f0_0 .net "in", 3 0, L_0x2d6e6c0;  1 drivers
v0x2b6fb60_0 .net "ors", 1 0, L_0x2d6ded0;  1 drivers
v0x2b6fc40_0 .net "out", 0 0, L_0x2d6e3b0;  1 drivers
L_0x2d6dc30 .part L_0x2d6e6c0, 0, 1;
L_0x2d6dd90 .part L_0x2d6e6c0, 1, 1;
L_0x2d6ded0 .concat8 [ 1 1 0 0], L_0x2d6db70, L_0x2d6dfc0;
L_0x2d6e0d0 .part L_0x2d6e6c0, 2, 1;
L_0x2d6e230 .part L_0x2d6e6c0, 3, 1;
L_0x2d6e420 .part L_0x2d6ded0, 0, 1;
L_0x2d6e5d0 .part L_0x2d6ded0, 1, 1;
S_0x2b6fd60 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x2b6ee90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2d6e7f0/d .functor OR 1, L_0x2d6e860, L_0x2d6e9c0, C4<0>, C4<0>;
L_0x2d6e7f0 .delay 1 (30000,30000,30000) L_0x2d6e7f0/d;
L_0x2d6ebf0/d .functor OR 1, L_0x2d6ed00, L_0x2d6ee60, C4<0>, C4<0>;
L_0x2d6ebf0 .delay 1 (30000,30000,30000) L_0x2d6ebf0/d;
L_0x2d6efe0/d .functor OR 1, L_0x2d6f050, L_0x2d6f200, C4<0>, C4<0>;
L_0x2d6efe0 .delay 1 (30000,30000,30000) L_0x2d6efe0/d;
v0x2b6ff20_0 .net *"_s0", 0 0, L_0x2d6e7f0;  1 drivers
v0x2b70020_0 .net *"_s10", 0 0, L_0x2d6ed00;  1 drivers
v0x2b70100_0 .net *"_s12", 0 0, L_0x2d6ee60;  1 drivers
v0x2b701c0_0 .net *"_s14", 0 0, L_0x2d6f050;  1 drivers
v0x2b702a0_0 .net *"_s16", 0 0, L_0x2d6f200;  1 drivers
v0x2b703d0_0 .net *"_s3", 0 0, L_0x2d6e860;  1 drivers
v0x2b704b0_0 .net *"_s5", 0 0, L_0x2d6e9c0;  1 drivers
v0x2b70590_0 .net *"_s6", 0 0, L_0x2d6ebf0;  1 drivers
v0x2b70670_0 .net "in", 3 0, L_0x2d6f430;  1 drivers
v0x2b707e0_0 .net "ors", 1 0, L_0x2d6eb00;  1 drivers
v0x2b708c0_0 .net "out", 0 0, L_0x2d6efe0;  1 drivers
L_0x2d6e860 .part L_0x2d6f430, 0, 1;
L_0x2d6e9c0 .part L_0x2d6f430, 1, 1;
L_0x2d6eb00 .concat8 [ 1 1 0 0], L_0x2d6e7f0, L_0x2d6ebf0;
L_0x2d6ed00 .part L_0x2d6f430, 2, 1;
L_0x2d6ee60 .part L_0x2d6f430, 3, 1;
L_0x2d6f050 .part L_0x2d6eb00, 0, 1;
L_0x2d6f200 .part L_0x2d6eb00, 1, 1;
S_0x2b711d0 .scope module, "sltGate" "slt" 4 164, 4 101 0, S_0x2b64ac0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x2d6a2d0/d .functor XNOR 1, L_0x2d73370, L_0x2d68cd0, C4<0>, C4<0>;
L_0x2d6a2d0 .delay 1 (20000,20000,20000) L_0x2d6a2d0/d;
L_0x2d6a450/d .functor AND 1, L_0x2d73370, L_0x2d68fc0, C4<1>, C4<1>;
L_0x2d6a450 .delay 1 (30000,30000,30000) L_0x2d6a450/d;
L_0x2d6a5b0/d .functor AND 1, L_0x2d6a2d0, L_0x2d68d70, C4<1>, C4<1>;
L_0x2d6a5b0 .delay 1 (30000,30000,30000) L_0x2d6a5b0/d;
L_0x2d6a6c0/d .functor OR 1, L_0x2d6a5b0, L_0x2d6a450, C4<0>, C4<0>;
L_0x2d6a6c0 .delay 1 (30000,30000,30000) L_0x2d6a6c0/d;
v0x2b71480_0 .net "a", 0 0, L_0x2d73370;  alias, 1 drivers
v0x2b71570_0 .net "a_", 0 0, L_0x2d68eb0;  alias, 1 drivers
v0x2b71630_0 .net "b", 0 0, L_0x2d68cd0;  alias, 1 drivers
v0x2b71720_0 .net "b_", 0 0, L_0x2d68fc0;  alias, 1 drivers
v0x2b717c0_0 .net "carryin", 0 0, L_0x2d68d70;  alias, 1 drivers
v0x2b71900_0 .net "eq", 0 0, L_0x2d6a2d0;  1 drivers
v0x2b719c0_0 .net "lt", 0 0, L_0x2d6a450;  1 drivers
v0x2b71a80_0 .net "out", 0 0, L_0x2d6a6c0;  1 drivers
v0x2b71b40_0 .net "w0", 0 0, L_0x2d6a5b0;  1 drivers
S_0x2b71d90 .scope module, "sub" "fullAdder" 4 158, 4 85 0, S_0x2b64ac0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x2d69eb0/d .functor OR 1, L_0x2d699b0, L_0x2b72ff0, C4<0>, C4<0>;
L_0x2d69eb0 .delay 1 (30000,30000,30000) L_0x2d69eb0/d;
v0x2b72b80_0 .net "a", 0 0, L_0x2d73370;  alias, 1 drivers
v0x2b72cd0_0 .net "b", 0 0, L_0x2d68fc0;  alias, 1 drivers
v0x2b72d90_0 .net "c1", 0 0, L_0x2d699b0;  1 drivers
v0x2b72e30_0 .net "c2", 0 0, L_0x2b72ff0;  1 drivers
v0x2b72f00_0 .net "carryin", 0 0, L_0x2d68d70;  alias, 1 drivers
v0x2b73080_0 .net "carryout", 0 0, L_0x2d69eb0;  1 drivers
v0x2b73120_0 .net "s1", 0 0, L_0x2d698f0;  1 drivers
v0x2b731c0_0 .net "sum", 0 0, L_0x2d69b10;  1 drivers
S_0x2b71fe0 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x2b71d90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2d698f0/d .functor XOR 1, L_0x2d73370, L_0x2d68fc0, C4<0>, C4<0>;
L_0x2d698f0 .delay 1 (30000,30000,30000) L_0x2d698f0/d;
L_0x2d699b0/d .functor AND 1, L_0x2d73370, L_0x2d68fc0, C4<1>, C4<1>;
L_0x2d699b0 .delay 1 (30000,30000,30000) L_0x2d699b0/d;
v0x2b72240_0 .net "a", 0 0, L_0x2d73370;  alias, 1 drivers
v0x2b72300_0 .net "b", 0 0, L_0x2d68fc0;  alias, 1 drivers
v0x2b723c0_0 .net "carryout", 0 0, L_0x2d699b0;  alias, 1 drivers
v0x2b72460_0 .net "sum", 0 0, L_0x2d698f0;  alias, 1 drivers
S_0x2b72590 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x2b71d90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2d69b10/d .functor XOR 1, L_0x2d698f0, L_0x2d68d70, C4<0>, C4<0>;
L_0x2d69b10 .delay 1 (30000,30000,30000) L_0x2d69b10/d;
L_0x2b72ff0/d .functor AND 1, L_0x2d698f0, L_0x2d68d70, C4<1>, C4<1>;
L_0x2b72ff0 .delay 1 (30000,30000,30000) L_0x2b72ff0/d;
v0x2b727f0_0 .net "a", 0 0, L_0x2d698f0;  alias, 1 drivers
v0x2b728c0_0 .net "b", 0 0, L_0x2d68d70;  alias, 1 drivers
v0x2b72960_0 .net "carryout", 0 0, L_0x2b72ff0;  alias, 1 drivers
v0x2b72a30_0 .net "sum", 0 0, L_0x2d69b10;  alias, 1 drivers
S_0x2b75250 .scope generate, "genblk2" "genblk2" 3 49, 3 49 0, S_0x2b647f0;
 .timescale -9 -12;
L_0x2ac6110b9618 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b9660 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d69470/d .functor OR 1, L_0x2ac6110b9618, L_0x2ac6110b9660, C4<0>, C4<0>;
L_0x2d69470 .delay 1 (30000,30000,30000) L_0x2d69470/d;
v0x2b75440_0 .net/2u *"_s0", 0 0, L_0x2ac6110b9618;  1 drivers
v0x2b75520_0 .net/2u *"_s2", 0 0, L_0x2ac6110b9660;  1 drivers
S_0x2b75600 .scope generate, "alu_slices[14]" "alu_slices[14]" 3 39, 3 39 0, S_0x26b20c0;
 .timescale -9 -12;
P_0x2b75810 .param/l "i" 0 3 39, +C4<01110>;
S_0x2b758d0 .scope module, "alu1_inst" "alu1" 3 40, 4 142 0, S_0x2b75600;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x2d736d0/d .functor NOT 1, L_0x2d7db90, C4<0>, C4<0>, C4<0>;
L_0x2d736d0 .delay 1 (10000,10000,10000) L_0x2d736d0/d;
L_0x2d73830/d .functor NOT 1, L_0x2d293d0, C4<0>, C4<0>, C4<0>;
L_0x2d73830 .delay 1 (10000,10000,10000) L_0x2d73830/d;
L_0x2d747e0/d .functor XOR 1, L_0x2d7db90, L_0x2d293d0, C4<0>, C4<0>;
L_0x2d747e0 .delay 1 (30000,30000,30000) L_0x2d747e0/d;
L_0x2ac6110b96a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b96f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d748a0/d .functor OR 1, L_0x2ac6110b96a8, L_0x2ac6110b96f0, C4<0>, C4<0>;
L_0x2d748a0 .delay 1 (30000,30000,30000) L_0x2d748a0/d;
L_0x2ac6110b9738 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b9780 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d75040/d .functor OR 1, L_0x2ac6110b9738, L_0x2ac6110b9780, C4<0>, C4<0>;
L_0x2d75040 .delay 1 (30000,30000,30000) L_0x2d75040/d;
L_0x2d75240/d .functor AND 1, L_0x2d7db90, L_0x2d293d0, C4<1>, C4<1>;
L_0x2d75240 .delay 1 (30000,30000,30000) L_0x2d75240/d;
L_0x2ac6110b97c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b9810 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d75300/d .functor OR 1, L_0x2ac6110b97c8, L_0x2ac6110b9810, C4<0>, C4<0>;
L_0x2d75300 .delay 1 (30000,30000,30000) L_0x2d75300/d;
L_0x2d75500/d .functor NAND 1, L_0x2d7db90, L_0x2d293d0, C4<1>, C4<1>;
L_0x2d75500 .delay 1 (20000,20000,20000) L_0x2d75500/d;
L_0x2ac6110b9858 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b98a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d75610/d .functor OR 1, L_0x2ac6110b9858, L_0x2ac6110b98a0, C4<0>, C4<0>;
L_0x2d75610 .delay 1 (30000,30000,30000) L_0x2d75610/d;
L_0x2d757c0/d .functor NOR 1, L_0x2d7db90, L_0x2d293d0, C4<0>, C4<0>;
L_0x2d757c0 .delay 1 (20000,20000,20000) L_0x2d757c0/d;
L_0x2ac6110b98e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b9930 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d75a90/d .functor OR 1, L_0x2ac6110b98e8, L_0x2ac6110b9930, C4<0>, C4<0>;
L_0x2d75a90 .delay 1 (30000,30000,30000) L_0x2d75a90/d;
L_0x2d75e90/d .functor OR 1, L_0x2d7db90, L_0x2d293d0, C4<0>, C4<0>;
L_0x2d75e90 .delay 1 (30000,30000,30000) L_0x2d75e90/d;
L_0x2ac6110b9978 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b99c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d76330/d .functor OR 1, L_0x2ac6110b9978, L_0x2ac6110b99c0, C4<0>, C4<0>;
L_0x2d76330 .delay 1 (30000,30000,30000) L_0x2d76330/d;
L_0x2d7da90/d .functor NOT 1, L_0x2d79cf0, C4<0>, C4<0>, C4<0>;
L_0x2d7da90 .delay 1 (10000,10000,10000) L_0x2d7da90/d;
v0x2b84000_0 .net "A", 0 0, L_0x2d7db90;  1 drivers
v0x2b840c0_0 .net "A_", 0 0, L_0x2d736d0;  1 drivers
v0x2b84180_0 .net "B", 0 0, L_0x2d293d0;  1 drivers
v0x2b84250_0 .net "B_", 0 0, L_0x2d73830;  1 drivers
v0x2b842f0_0 .net *"_s11", 0 0, L_0x2d748a0;  1 drivers
v0x2b843e0_0 .net/2s *"_s13", 0 0, L_0x2ac6110b96a8;  1 drivers
v0x2b844a0_0 .net/2s *"_s15", 0 0, L_0x2ac6110b96f0;  1 drivers
v0x2b84580_0 .net *"_s19", 0 0, L_0x2d75040;  1 drivers
v0x2b84660_0 .net/2s *"_s21", 0 0, L_0x2ac6110b9738;  1 drivers
v0x2b847d0_0 .net/2s *"_s23", 0 0, L_0x2ac6110b9780;  1 drivers
v0x2b848b0_0 .net *"_s25", 0 0, L_0x2d75240;  1 drivers
v0x2b84990_0 .net *"_s28", 0 0, L_0x2d75300;  1 drivers
v0x2b84a70_0 .net/2s *"_s30", 0 0, L_0x2ac6110b97c8;  1 drivers
v0x2b84b50_0 .net/2s *"_s32", 0 0, L_0x2ac6110b9810;  1 drivers
v0x2b84c30_0 .net *"_s34", 0 0, L_0x2d75500;  1 drivers
v0x2b84d10_0 .net *"_s37", 0 0, L_0x2d75610;  1 drivers
v0x2b84df0_0 .net/2s *"_s39", 0 0, L_0x2ac6110b9858;  1 drivers
v0x2b84fa0_0 .net/2s *"_s41", 0 0, L_0x2ac6110b98a0;  1 drivers
v0x2b85040_0 .net *"_s43", 0 0, L_0x2d757c0;  1 drivers
v0x2b85120_0 .net *"_s46", 0 0, L_0x2d75a90;  1 drivers
v0x2b85200_0 .net/2s *"_s48", 0 0, L_0x2ac6110b98e8;  1 drivers
v0x2b852e0_0 .net/2s *"_s50", 0 0, L_0x2ac6110b9930;  1 drivers
v0x2b853c0_0 .net *"_s52", 0 0, L_0x2d75e90;  1 drivers
v0x2b854a0_0 .net *"_s56", 0 0, L_0x2d76330;  1 drivers
v0x2b85580_0 .net/2s *"_s59", 0 0, L_0x2ac6110b9978;  1 drivers
v0x2b85660_0 .net/2s *"_s61", 0 0, L_0x2ac6110b99c0;  1 drivers
v0x2b85740_0 .net *"_s8", 0 0, L_0x2d747e0;  1 drivers
v0x2b85820_0 .net "carryin", 0 0, L_0x2d29580;  1 drivers
v0x2b858c0_0 .net "carryout", 0 0, L_0x2d7d730;  1 drivers
v0x2b85960_0 .net "carryouts", 7 0, L_0x2d75fa0;  1 drivers
v0x2b85a70_0 .net "command", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
v0x2b85b30_0 .net "result", 0 0, L_0x2d79cf0;  1 drivers
v0x2b85c20_0 .net "results", 7 0, L_0x2d75c60;  1 drivers
v0x2b84f00_0 .net "zero", 0 0, L_0x2d7da90;  1 drivers
LS_0x2d75c60_0_0 .concat8 [ 1 1 1 1], L_0x2d73d00, L_0x2d74330, L_0x2d747e0, L_0x2d75040;
LS_0x2d75c60_0_4 .concat8 [ 1 1 1 1], L_0x2d75240, L_0x2d75500, L_0x2d757c0, L_0x2d75e90;
L_0x2d75c60 .concat8 [ 4 4 0 0], LS_0x2d75c60_0_0, LS_0x2d75c60_0_4;
LS_0x2d75fa0_0_0 .concat8 [ 1 1 1 1], L_0x2d73fb0, L_0x2d74680, L_0x2d748a0, L_0x2d74e90;
LS_0x2d75fa0_0_4 .concat8 [ 1 1 1 1], L_0x2d75300, L_0x2d75610, L_0x2d75a90, L_0x2d76330;
L_0x2d75fa0 .concat8 [ 4 4 0 0], LS_0x2d75fa0_0_0, LS_0x2d75fa0_0_4;
S_0x2b75b50 .scope module, "adder" "fullAdder" 4 157, 4 85 0, S_0x2b758d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x2d73fb0/d .functor OR 1, L_0x2d73a90, L_0x2d73e50, C4<0>, C4<0>;
L_0x2d73fb0 .delay 1 (30000,30000,30000) L_0x2d73fb0/d;
v0x2b76980_0 .net "a", 0 0, L_0x2d7db90;  alias, 1 drivers
v0x2b76a40_0 .net "b", 0 0, L_0x2d293d0;  alias, 1 drivers
v0x2b76b10_0 .net "c1", 0 0, L_0x2d73a90;  1 drivers
v0x2b76c10_0 .net "c2", 0 0, L_0x2d73e50;  1 drivers
v0x2b76ce0_0 .net "carryin", 0 0, L_0x2d29580;  alias, 1 drivers
v0x2b76dd0_0 .net "carryout", 0 0, L_0x2d73fb0;  1 drivers
v0x2b76e70_0 .net "s1", 0 0, L_0x2d73a20;  1 drivers
v0x2b76f60_0 .net "sum", 0 0, L_0x2d73d00;  1 drivers
S_0x2b75dc0 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x2b75b50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2d73a20/d .functor XOR 1, L_0x2d7db90, L_0x2d293d0, C4<0>, C4<0>;
L_0x2d73a20 .delay 1 (30000,30000,30000) L_0x2d73a20/d;
L_0x2d73a90/d .functor AND 1, L_0x2d7db90, L_0x2d293d0, C4<1>, C4<1>;
L_0x2d73a90 .delay 1 (30000,30000,30000) L_0x2d73a90/d;
v0x2b76020_0 .net "a", 0 0, L_0x2d7db90;  alias, 1 drivers
v0x2b76100_0 .net "b", 0 0, L_0x2d293d0;  alias, 1 drivers
v0x2b761c0_0 .net "carryout", 0 0, L_0x2d73a90;  alias, 1 drivers
v0x2b76260_0 .net "sum", 0 0, L_0x2d73a20;  alias, 1 drivers
S_0x2b763a0 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x2b75b50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2d73d00/d .functor XOR 1, L_0x2d73a20, L_0x2d29580, C4<0>, C4<0>;
L_0x2d73d00 .delay 1 (30000,30000,30000) L_0x2d73d00/d;
L_0x2d73e50/d .functor AND 1, L_0x2d73a20, L_0x2d29580, C4<1>, C4<1>;
L_0x2d73e50 .delay 1 (30000,30000,30000) L_0x2d73e50/d;
v0x2b76600_0 .net "a", 0 0, L_0x2d73a20;  alias, 1 drivers
v0x2b766a0_0 .net "b", 0 0, L_0x2d29580;  alias, 1 drivers
v0x2b76740_0 .net "carryout", 0 0, L_0x2d73e50;  alias, 1 drivers
v0x2b76810_0 .net "sum", 0 0, L_0x2d73d00;  alias, 1 drivers
S_0x2b77030 .scope module, "cMux" "unaryMultiplexor" 4 176, 4 69 0, S_0x2b758d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x2b7c420_0 .net "ands", 7 0, L_0x2d7b730;  1 drivers
v0x2b7c530_0 .net "in", 7 0, L_0x2d75fa0;  alias, 1 drivers
v0x2b7c5f0_0 .net "out", 0 0, L_0x2d7d730;  alias, 1 drivers
v0x2b7c6c0_0 .net "sel", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
S_0x2b77250 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x2b77030;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x2b79980_0 .net "A", 7 0, L_0x2d75fa0;  alias, 1 drivers
v0x2b79a80_0 .net "B", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
v0x2b79b40_0 .net *"_s0", 0 0, L_0x2d7a050;  1 drivers
v0x2b79c00_0 .net *"_s12", 0 0, L_0x2d7a9c0;  1 drivers
v0x2b79ce0_0 .net *"_s16", 0 0, L_0x2d7ad20;  1 drivers
v0x2b79e10_0 .net *"_s20", 0 0, L_0x2d7b0f0;  1 drivers
v0x2b79ef0_0 .net *"_s24", 0 0, L_0x2d7b420;  1 drivers
v0x2b79fd0_0 .net *"_s28", 0 0, L_0x2d7b3b0;  1 drivers
v0x2b7a0b0_0 .net *"_s4", 0 0, L_0x2d7a3a0;  1 drivers
v0x2b7a220_0 .net *"_s8", 0 0, L_0x2d7a6b0;  1 drivers
v0x2b7a300_0 .net "out", 7 0, L_0x2d7b730;  alias, 1 drivers
L_0x2d7a110 .part L_0x2d75fa0, 0, 1;
L_0x2d7a300 .part v0x2cdd2e0_0, 0, 1;
L_0x2d7a460 .part L_0x2d75fa0, 1, 1;
L_0x2d7a5c0 .part v0x2cdd2e0_0, 1, 1;
L_0x2d7a770 .part L_0x2d75fa0, 2, 1;
L_0x2d7a8d0 .part v0x2cdd2e0_0, 2, 1;
L_0x2d7aa80 .part L_0x2d75fa0, 3, 1;
L_0x2d7abe0 .part v0x2cdd2e0_0, 3, 1;
L_0x2d7ade0 .part L_0x2d75fa0, 4, 1;
L_0x2d7b050 .part v0x2cdd2e0_0, 4, 1;
L_0x2d7b160 .part L_0x2d75fa0, 5, 1;
L_0x2d7b2c0 .part v0x2cdd2e0_0, 5, 1;
L_0x2d7b4e0 .part L_0x2d75fa0, 6, 1;
L_0x2d7b640 .part v0x2cdd2e0_0, 6, 1;
LS_0x2d7b730_0_0 .concat8 [ 1 1 1 1], L_0x2d7a050, L_0x2d7a3a0, L_0x2d7a6b0, L_0x2d7a9c0;
LS_0x2d7b730_0_4 .concat8 [ 1 1 1 1], L_0x2d7ad20, L_0x2d7b0f0, L_0x2d7b420, L_0x2d7b3b0;
L_0x2d7b730 .concat8 [ 4 4 0 0], LS_0x2d7b730_0_0, LS_0x2d7b730_0_4;
L_0x2d7baf0 .part L_0x2d75fa0, 7, 1;
L_0x2d7bce0 .part v0x2cdd2e0_0, 7, 1;
S_0x2b774b0 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x2b77250;
 .timescale -9 -12;
P_0x2b776c0 .param/l "i" 0 4 54, +C4<00>;
L_0x2d7a050/d .functor AND 1, L_0x2d7a110, L_0x2d7a300, C4<1>, C4<1>;
L_0x2d7a050 .delay 1 (30000,30000,30000) L_0x2d7a050/d;
v0x2b777a0_0 .net *"_s0", 0 0, L_0x2d7a110;  1 drivers
v0x2b77880_0 .net *"_s1", 0 0, L_0x2d7a300;  1 drivers
S_0x2b77960 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x2b77250;
 .timescale -9 -12;
P_0x2b77b70 .param/l "i" 0 4 54, +C4<01>;
L_0x2d7a3a0/d .functor AND 1, L_0x2d7a460, L_0x2d7a5c0, C4<1>, C4<1>;
L_0x2d7a3a0 .delay 1 (30000,30000,30000) L_0x2d7a3a0/d;
v0x2b77c30_0 .net *"_s0", 0 0, L_0x2d7a460;  1 drivers
v0x2b77d10_0 .net *"_s1", 0 0, L_0x2d7a5c0;  1 drivers
S_0x2b77df0 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x2b77250;
 .timescale -9 -12;
P_0x2b78000 .param/l "i" 0 4 54, +C4<010>;
L_0x2d7a6b0/d .functor AND 1, L_0x2d7a770, L_0x2d7a8d0, C4<1>, C4<1>;
L_0x2d7a6b0 .delay 1 (30000,30000,30000) L_0x2d7a6b0/d;
v0x2b780a0_0 .net *"_s0", 0 0, L_0x2d7a770;  1 drivers
v0x2b78180_0 .net *"_s1", 0 0, L_0x2d7a8d0;  1 drivers
S_0x2b78260 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x2b77250;
 .timescale -9 -12;
P_0x2b78470 .param/l "i" 0 4 54, +C4<011>;
L_0x2d7a9c0/d .functor AND 1, L_0x2d7aa80, L_0x2d7abe0, C4<1>, C4<1>;
L_0x2d7a9c0 .delay 1 (30000,30000,30000) L_0x2d7a9c0/d;
v0x2b78530_0 .net *"_s0", 0 0, L_0x2d7aa80;  1 drivers
v0x2b78610_0 .net *"_s1", 0 0, L_0x2d7abe0;  1 drivers
S_0x2b786f0 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x2b77250;
 .timescale -9 -12;
P_0x2b78950 .param/l "i" 0 4 54, +C4<0100>;
L_0x2d7ad20/d .functor AND 1, L_0x2d7ade0, L_0x2d7b050, C4<1>, C4<1>;
L_0x2d7ad20 .delay 1 (30000,30000,30000) L_0x2d7ad20/d;
v0x2b78a10_0 .net *"_s0", 0 0, L_0x2d7ade0;  1 drivers
v0x2b78af0_0 .net *"_s1", 0 0, L_0x2d7b050;  1 drivers
S_0x2b78bd0 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x2b77250;
 .timescale -9 -12;
P_0x2b78de0 .param/l "i" 0 4 54, +C4<0101>;
L_0x2d7b0f0/d .functor AND 1, L_0x2d7b160, L_0x2d7b2c0, C4<1>, C4<1>;
L_0x2d7b0f0 .delay 1 (30000,30000,30000) L_0x2d7b0f0/d;
v0x2b78ea0_0 .net *"_s0", 0 0, L_0x2d7b160;  1 drivers
v0x2b78f80_0 .net *"_s1", 0 0, L_0x2d7b2c0;  1 drivers
S_0x2b79060 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x2b77250;
 .timescale -9 -12;
P_0x2b79270 .param/l "i" 0 4 54, +C4<0110>;
L_0x2d7b420/d .functor AND 1, L_0x2d7b4e0, L_0x2d7b640, C4<1>, C4<1>;
L_0x2d7b420 .delay 1 (30000,30000,30000) L_0x2d7b420/d;
v0x2b79330_0 .net *"_s0", 0 0, L_0x2d7b4e0;  1 drivers
v0x2b79410_0 .net *"_s1", 0 0, L_0x2d7b640;  1 drivers
S_0x2b794f0 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x2b77250;
 .timescale -9 -12;
P_0x2b79700 .param/l "i" 0 4 54, +C4<0111>;
L_0x2d7b3b0/d .functor AND 1, L_0x2d7baf0, L_0x2d7bce0, C4<1>, C4<1>;
L_0x2d7b3b0 .delay 1 (30000,30000,30000) L_0x2d7b3b0/d;
v0x2b797c0_0 .net *"_s0", 0 0, L_0x2d7baf0;  1 drivers
v0x2b798a0_0 .net *"_s1", 0 0, L_0x2d7bce0;  1 drivers
S_0x2b7a460 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x2b77030;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x2d7d730/d .functor OR 1, L_0x2d7d7f0, L_0x2d7d9a0, C4<0>, C4<0>;
L_0x2d7d730 .delay 1 (30000,30000,30000) L_0x2d7d730/d;
v0x2b7bfb0_0 .net *"_s10", 0 0, L_0x2d7d7f0;  1 drivers
v0x2b7c090_0 .net *"_s12", 0 0, L_0x2d7d9a0;  1 drivers
v0x2b7c170_0 .net "in", 7 0, L_0x2d7b730;  alias, 1 drivers
v0x2b7c240_0 .net "ors", 1 0, L_0x2d7d550;  1 drivers
v0x2b7c300_0 .net "out", 0 0, L_0x2d7d730;  alias, 1 drivers
L_0x2d7c920 .part L_0x2d7b730, 0, 4;
L_0x2d7d550 .concat8 [ 1 1 0 0], L_0x2d7c610, L_0x2d7d240;
L_0x2d7d690 .part L_0x2d7b730, 4, 4;
L_0x2d7d7f0 .part L_0x2d7d550, 0, 1;
L_0x2d7d9a0 .part L_0x2d7d550, 1, 1;
S_0x2b7a620 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x2b7a460;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2d7bdd0/d .functor OR 1, L_0x2d7be90, L_0x2d7bff0, C4<0>, C4<0>;
L_0x2d7bdd0 .delay 1 (30000,30000,30000) L_0x2d7bdd0/d;
L_0x2d7c220/d .functor OR 1, L_0x2d7c330, L_0x2d7c490, C4<0>, C4<0>;
L_0x2d7c220 .delay 1 (30000,30000,30000) L_0x2d7c220/d;
L_0x2d7c610/d .functor OR 1, L_0x2d7c680, L_0x2d7c830, C4<0>, C4<0>;
L_0x2d7c610 .delay 1 (30000,30000,30000) L_0x2d7c610/d;
v0x2b7a870_0 .net *"_s0", 0 0, L_0x2d7bdd0;  1 drivers
v0x2b7a970_0 .net *"_s10", 0 0, L_0x2d7c330;  1 drivers
v0x2b7aa50_0 .net *"_s12", 0 0, L_0x2d7c490;  1 drivers
v0x2b7ab10_0 .net *"_s14", 0 0, L_0x2d7c680;  1 drivers
v0x2b7abf0_0 .net *"_s16", 0 0, L_0x2d7c830;  1 drivers
v0x2b7ad20_0 .net *"_s3", 0 0, L_0x2d7be90;  1 drivers
v0x2b7ae00_0 .net *"_s5", 0 0, L_0x2d7bff0;  1 drivers
v0x2b7aee0_0 .net *"_s6", 0 0, L_0x2d7c220;  1 drivers
v0x2b7afc0_0 .net "in", 3 0, L_0x2d7c920;  1 drivers
v0x2b7b130_0 .net "ors", 1 0, L_0x2d7c130;  1 drivers
v0x2b7b210_0 .net "out", 0 0, L_0x2d7c610;  1 drivers
L_0x2d7be90 .part L_0x2d7c920, 0, 1;
L_0x2d7bff0 .part L_0x2d7c920, 1, 1;
L_0x2d7c130 .concat8 [ 1 1 0 0], L_0x2d7bdd0, L_0x2d7c220;
L_0x2d7c330 .part L_0x2d7c920, 2, 1;
L_0x2d7c490 .part L_0x2d7c920, 3, 1;
L_0x2d7c680 .part L_0x2d7c130, 0, 1;
L_0x2d7c830 .part L_0x2d7c130, 1, 1;
S_0x2b7b330 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x2b7a460;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2d7ca50/d .functor OR 1, L_0x2d7cac0, L_0x2d7cc20, C4<0>, C4<0>;
L_0x2d7ca50 .delay 1 (30000,30000,30000) L_0x2d7ca50/d;
L_0x2d7ce50/d .functor OR 1, L_0x2d7cf60, L_0x2d7d0c0, C4<0>, C4<0>;
L_0x2d7ce50 .delay 1 (30000,30000,30000) L_0x2d7ce50/d;
L_0x2d7d240/d .functor OR 1, L_0x2d7d2b0, L_0x2d7d460, C4<0>, C4<0>;
L_0x2d7d240 .delay 1 (30000,30000,30000) L_0x2d7d240/d;
v0x2b7b4f0_0 .net *"_s0", 0 0, L_0x2d7ca50;  1 drivers
v0x2b7b5f0_0 .net *"_s10", 0 0, L_0x2d7cf60;  1 drivers
v0x2b7b6d0_0 .net *"_s12", 0 0, L_0x2d7d0c0;  1 drivers
v0x2b7b790_0 .net *"_s14", 0 0, L_0x2d7d2b0;  1 drivers
v0x2b7b870_0 .net *"_s16", 0 0, L_0x2d7d460;  1 drivers
v0x2b7b9a0_0 .net *"_s3", 0 0, L_0x2d7cac0;  1 drivers
v0x2b7ba80_0 .net *"_s5", 0 0, L_0x2d7cc20;  1 drivers
v0x2b7bb60_0 .net *"_s6", 0 0, L_0x2d7ce50;  1 drivers
v0x2b7bc40_0 .net "in", 3 0, L_0x2d7d690;  1 drivers
v0x2b7bdb0_0 .net "ors", 1 0, L_0x2d7cd60;  1 drivers
v0x2b7be90_0 .net "out", 0 0, L_0x2d7d240;  1 drivers
L_0x2d7cac0 .part L_0x2d7d690, 0, 1;
L_0x2d7cc20 .part L_0x2d7d690, 1, 1;
L_0x2d7cd60 .concat8 [ 1 1 0 0], L_0x2d7ca50, L_0x2d7ce50;
L_0x2d7cf60 .part L_0x2d7d690, 2, 1;
L_0x2d7d0c0 .part L_0x2d7d690, 3, 1;
L_0x2d7d2b0 .part L_0x2d7cd60, 0, 1;
L_0x2d7d460 .part L_0x2d7cd60, 1, 1;
S_0x2b7c7a0 .scope module, "resMux" "unaryMultiplexor" 4 175, 4 69 0, S_0x2b758d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x2b81bd0_0 .net "ands", 7 0, L_0x2d77cf0;  1 drivers
v0x2b81ce0_0 .net "in", 7 0, L_0x2d75c60;  alias, 1 drivers
v0x2b81da0_0 .net "out", 0 0, L_0x2d79cf0;  alias, 1 drivers
v0x2b81e70_0 .net "sel", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
S_0x2b7c9f0 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x2b7c7a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x2b7f130_0 .net "A", 7 0, L_0x2d75c60;  alias, 1 drivers
v0x2b7f230_0 .net "B", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
v0x2b7f2f0_0 .net *"_s0", 0 0, L_0x2d764e0;  1 drivers
v0x2b7f3b0_0 .net *"_s12", 0 0, L_0x2d76ea0;  1 drivers
v0x2b7f490_0 .net *"_s16", 0 0, L_0x2d77200;  1 drivers
v0x2b7f5c0_0 .net *"_s20", 0 0, L_0x2d77630;  1 drivers
v0x2b7f6a0_0 .net *"_s24", 0 0, L_0x2d77960;  1 drivers
v0x2b7f780_0 .net *"_s28", 0 0, L_0x2d778f0;  1 drivers
v0x2b7f860_0 .net *"_s4", 0 0, L_0x2d76880;  1 drivers
v0x2b7f9d0_0 .net *"_s8", 0 0, L_0x2d76b90;  1 drivers
v0x2b7fab0_0 .net "out", 7 0, L_0x2d77cf0;  alias, 1 drivers
L_0x2d765f0 .part L_0x2d75c60, 0, 1;
L_0x2d767e0 .part v0x2cdd2e0_0, 0, 1;
L_0x2d76940 .part L_0x2d75c60, 1, 1;
L_0x2d76aa0 .part v0x2cdd2e0_0, 1, 1;
L_0x2d76c50 .part L_0x2d75c60, 2, 1;
L_0x2d76db0 .part v0x2cdd2e0_0, 2, 1;
L_0x2d76f60 .part L_0x2d75c60, 3, 1;
L_0x2d770c0 .part v0x2cdd2e0_0, 3, 1;
L_0x2d772c0 .part L_0x2d75c60, 4, 1;
L_0x2d77530 .part v0x2cdd2e0_0, 4, 1;
L_0x2d776a0 .part L_0x2d75c60, 5, 1;
L_0x2d77800 .part v0x2cdd2e0_0, 5, 1;
L_0x2d77a20 .part L_0x2d75c60, 6, 1;
L_0x2d77b80 .part v0x2cdd2e0_0, 6, 1;
LS_0x2d77cf0_0_0 .concat8 [ 1 1 1 1], L_0x2d764e0, L_0x2d76880, L_0x2d76b90, L_0x2d76ea0;
LS_0x2d77cf0_0_4 .concat8 [ 1 1 1 1], L_0x2d77200, L_0x2d77630, L_0x2d77960, L_0x2d778f0;
L_0x2d77cf0 .concat8 [ 4 4 0 0], LS_0x2d77cf0_0_0, LS_0x2d77cf0_0_4;
L_0x2d780b0 .part L_0x2d75c60, 7, 1;
L_0x2d782a0 .part v0x2cdd2e0_0, 7, 1;
S_0x2b7cc30 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x2b7c9f0;
 .timescale -9 -12;
P_0x2b7ce40 .param/l "i" 0 4 54, +C4<00>;
L_0x2d764e0/d .functor AND 1, L_0x2d765f0, L_0x2d767e0, C4<1>, C4<1>;
L_0x2d764e0 .delay 1 (30000,30000,30000) L_0x2d764e0/d;
v0x2b7cf20_0 .net *"_s0", 0 0, L_0x2d765f0;  1 drivers
v0x2b7d000_0 .net *"_s1", 0 0, L_0x2d767e0;  1 drivers
S_0x2b7d0e0 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x2b7c9f0;
 .timescale -9 -12;
P_0x2b7d2f0 .param/l "i" 0 4 54, +C4<01>;
L_0x2d76880/d .functor AND 1, L_0x2d76940, L_0x2d76aa0, C4<1>, C4<1>;
L_0x2d76880 .delay 1 (30000,30000,30000) L_0x2d76880/d;
v0x2b7d3b0_0 .net *"_s0", 0 0, L_0x2d76940;  1 drivers
v0x2b7d490_0 .net *"_s1", 0 0, L_0x2d76aa0;  1 drivers
S_0x2b7d570 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x2b7c9f0;
 .timescale -9 -12;
P_0x2b7d7b0 .param/l "i" 0 4 54, +C4<010>;
L_0x2d76b90/d .functor AND 1, L_0x2d76c50, L_0x2d76db0, C4<1>, C4<1>;
L_0x2d76b90 .delay 1 (30000,30000,30000) L_0x2d76b90/d;
v0x2b7d850_0 .net *"_s0", 0 0, L_0x2d76c50;  1 drivers
v0x2b7d930_0 .net *"_s1", 0 0, L_0x2d76db0;  1 drivers
S_0x2b7da10 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x2b7c9f0;
 .timescale -9 -12;
P_0x2b7dc20 .param/l "i" 0 4 54, +C4<011>;
L_0x2d76ea0/d .functor AND 1, L_0x2d76f60, L_0x2d770c0, C4<1>, C4<1>;
L_0x2d76ea0 .delay 1 (30000,30000,30000) L_0x2d76ea0/d;
v0x2b7dce0_0 .net *"_s0", 0 0, L_0x2d76f60;  1 drivers
v0x2b7ddc0_0 .net *"_s1", 0 0, L_0x2d770c0;  1 drivers
S_0x2b7dea0 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x2b7c9f0;
 .timescale -9 -12;
P_0x2b7e100 .param/l "i" 0 4 54, +C4<0100>;
L_0x2d77200/d .functor AND 1, L_0x2d772c0, L_0x2d77530, C4<1>, C4<1>;
L_0x2d77200 .delay 1 (30000,30000,30000) L_0x2d77200/d;
v0x2b7e1c0_0 .net *"_s0", 0 0, L_0x2d772c0;  1 drivers
v0x2b7e2a0_0 .net *"_s1", 0 0, L_0x2d77530;  1 drivers
S_0x2b7e380 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x2b7c9f0;
 .timescale -9 -12;
P_0x2b7e590 .param/l "i" 0 4 54, +C4<0101>;
L_0x2d77630/d .functor AND 1, L_0x2d776a0, L_0x2d77800, C4<1>, C4<1>;
L_0x2d77630 .delay 1 (30000,30000,30000) L_0x2d77630/d;
v0x2b7e650_0 .net *"_s0", 0 0, L_0x2d776a0;  1 drivers
v0x2b7e730_0 .net *"_s1", 0 0, L_0x2d77800;  1 drivers
S_0x2b7e810 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x2b7c9f0;
 .timescale -9 -12;
P_0x2b7ea20 .param/l "i" 0 4 54, +C4<0110>;
L_0x2d77960/d .functor AND 1, L_0x2d77a20, L_0x2d77b80, C4<1>, C4<1>;
L_0x2d77960 .delay 1 (30000,30000,30000) L_0x2d77960/d;
v0x2b7eae0_0 .net *"_s0", 0 0, L_0x2d77a20;  1 drivers
v0x2b7ebc0_0 .net *"_s1", 0 0, L_0x2d77b80;  1 drivers
S_0x2b7eca0 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x2b7c9f0;
 .timescale -9 -12;
P_0x2b7eeb0 .param/l "i" 0 4 54, +C4<0111>;
L_0x2d778f0/d .functor AND 1, L_0x2d780b0, L_0x2d782a0, C4<1>, C4<1>;
L_0x2d778f0 .delay 1 (30000,30000,30000) L_0x2d778f0/d;
v0x2b7ef70_0 .net *"_s0", 0 0, L_0x2d780b0;  1 drivers
v0x2b7f050_0 .net *"_s1", 0 0, L_0x2d782a0;  1 drivers
S_0x2b7fc10 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x2b7c7a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x2d79cf0/d .functor OR 1, L_0x2d79db0, L_0x2d79f60, C4<0>, C4<0>;
L_0x2d79cf0 .delay 1 (30000,30000,30000) L_0x2d79cf0/d;
v0x2b81760_0 .net *"_s10", 0 0, L_0x2d79db0;  1 drivers
v0x2b81840_0 .net *"_s12", 0 0, L_0x2d79f60;  1 drivers
v0x2b81920_0 .net "in", 7 0, L_0x2d77cf0;  alias, 1 drivers
v0x2b819f0_0 .net "ors", 1 0, L_0x2d79b10;  1 drivers
v0x2b81ab0_0 .net "out", 0 0, L_0x2d79cf0;  alias, 1 drivers
L_0x2d78ee0 .part L_0x2d77cf0, 0, 4;
L_0x2d79b10 .concat8 [ 1 1 0 0], L_0x2d78bd0, L_0x2d79800;
L_0x2d79c50 .part L_0x2d77cf0, 4, 4;
L_0x2d79db0 .part L_0x2d79b10, 0, 1;
L_0x2d79f60 .part L_0x2d79b10, 1, 1;
S_0x2b7fdd0 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x2b7fc10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2d78390/d .functor OR 1, L_0x2d78450, L_0x2d785b0, C4<0>, C4<0>;
L_0x2d78390 .delay 1 (30000,30000,30000) L_0x2d78390/d;
L_0x2d787e0/d .functor OR 1, L_0x2d788f0, L_0x2d78a50, C4<0>, C4<0>;
L_0x2d787e0 .delay 1 (30000,30000,30000) L_0x2d787e0/d;
L_0x2d78bd0/d .functor OR 1, L_0x2d78c40, L_0x2d78df0, C4<0>, C4<0>;
L_0x2d78bd0 .delay 1 (30000,30000,30000) L_0x2d78bd0/d;
v0x2b80020_0 .net *"_s0", 0 0, L_0x2d78390;  1 drivers
v0x2b80120_0 .net *"_s10", 0 0, L_0x2d788f0;  1 drivers
v0x2b80200_0 .net *"_s12", 0 0, L_0x2d78a50;  1 drivers
v0x2b802c0_0 .net *"_s14", 0 0, L_0x2d78c40;  1 drivers
v0x2b803a0_0 .net *"_s16", 0 0, L_0x2d78df0;  1 drivers
v0x2b804d0_0 .net *"_s3", 0 0, L_0x2d78450;  1 drivers
v0x2b805b0_0 .net *"_s5", 0 0, L_0x2d785b0;  1 drivers
v0x2b80690_0 .net *"_s6", 0 0, L_0x2d787e0;  1 drivers
v0x2b80770_0 .net "in", 3 0, L_0x2d78ee0;  1 drivers
v0x2b808e0_0 .net "ors", 1 0, L_0x2d786f0;  1 drivers
v0x2b809c0_0 .net "out", 0 0, L_0x2d78bd0;  1 drivers
L_0x2d78450 .part L_0x2d78ee0, 0, 1;
L_0x2d785b0 .part L_0x2d78ee0, 1, 1;
L_0x2d786f0 .concat8 [ 1 1 0 0], L_0x2d78390, L_0x2d787e0;
L_0x2d788f0 .part L_0x2d78ee0, 2, 1;
L_0x2d78a50 .part L_0x2d78ee0, 3, 1;
L_0x2d78c40 .part L_0x2d786f0, 0, 1;
L_0x2d78df0 .part L_0x2d786f0, 1, 1;
S_0x2b80ae0 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x2b7fc10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2d79010/d .functor OR 1, L_0x2d79080, L_0x2d791e0, C4<0>, C4<0>;
L_0x2d79010 .delay 1 (30000,30000,30000) L_0x2d79010/d;
L_0x2d79410/d .functor OR 1, L_0x2d79520, L_0x2d79680, C4<0>, C4<0>;
L_0x2d79410 .delay 1 (30000,30000,30000) L_0x2d79410/d;
L_0x2d79800/d .functor OR 1, L_0x2d79870, L_0x2d79a20, C4<0>, C4<0>;
L_0x2d79800 .delay 1 (30000,30000,30000) L_0x2d79800/d;
v0x2b80ca0_0 .net *"_s0", 0 0, L_0x2d79010;  1 drivers
v0x2b80da0_0 .net *"_s10", 0 0, L_0x2d79520;  1 drivers
v0x2b80e80_0 .net *"_s12", 0 0, L_0x2d79680;  1 drivers
v0x2b80f40_0 .net *"_s14", 0 0, L_0x2d79870;  1 drivers
v0x2b81020_0 .net *"_s16", 0 0, L_0x2d79a20;  1 drivers
v0x2b81150_0 .net *"_s3", 0 0, L_0x2d79080;  1 drivers
v0x2b81230_0 .net *"_s5", 0 0, L_0x2d791e0;  1 drivers
v0x2b81310_0 .net *"_s6", 0 0, L_0x2d79410;  1 drivers
v0x2b813f0_0 .net "in", 3 0, L_0x2d79c50;  1 drivers
v0x2b81560_0 .net "ors", 1 0, L_0x2d79320;  1 drivers
v0x2b81640_0 .net "out", 0 0, L_0x2d79800;  1 drivers
L_0x2d79080 .part L_0x2d79c50, 0, 1;
L_0x2d791e0 .part L_0x2d79c50, 1, 1;
L_0x2d79320 .concat8 [ 1 1 0 0], L_0x2d79010, L_0x2d79410;
L_0x2d79520 .part L_0x2d79c50, 2, 1;
L_0x2d79680 .part L_0x2d79c50, 3, 1;
L_0x2d79870 .part L_0x2d79320, 0, 1;
L_0x2d79a20 .part L_0x2d79320, 1, 1;
S_0x2b81f50 .scope module, "sltGate" "slt" 4 164, 4 101 0, S_0x2b758d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x2d74aa0/d .functor XNOR 1, L_0x2d7db90, L_0x2d293d0, C4<0>, C4<0>;
L_0x2d74aa0 .delay 1 (20000,20000,20000) L_0x2d74aa0/d;
L_0x2d74c20/d .functor AND 1, L_0x2d7db90, L_0x2d73830, C4<1>, C4<1>;
L_0x2d74c20 .delay 1 (30000,30000,30000) L_0x2d74c20/d;
L_0x2d74d80/d .functor AND 1, L_0x2d74aa0, L_0x2d29580, C4<1>, C4<1>;
L_0x2d74d80 .delay 1 (30000,30000,30000) L_0x2d74d80/d;
L_0x2d74e90/d .functor OR 1, L_0x2d74d80, L_0x2d74c20, C4<0>, C4<0>;
L_0x2d74e90 .delay 1 (30000,30000,30000) L_0x2d74e90/d;
v0x2b82200_0 .net "a", 0 0, L_0x2d7db90;  alias, 1 drivers
v0x2b822f0_0 .net "a_", 0 0, L_0x2d736d0;  alias, 1 drivers
v0x2b823b0_0 .net "b", 0 0, L_0x2d293d0;  alias, 1 drivers
v0x2b824a0_0 .net "b_", 0 0, L_0x2d73830;  alias, 1 drivers
v0x2b82540_0 .net "carryin", 0 0, L_0x2d29580;  alias, 1 drivers
v0x2b82680_0 .net "eq", 0 0, L_0x2d74aa0;  1 drivers
v0x2b82740_0 .net "lt", 0 0, L_0x2d74c20;  1 drivers
v0x2b82800_0 .net "out", 0 0, L_0x2d74e90;  1 drivers
v0x2b828c0_0 .net "w0", 0 0, L_0x2d74d80;  1 drivers
S_0x2b82b10 .scope module, "sub" "fullAdder" 4 158, 4 85 0, S_0x2b758d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x2d74680/d .functor OR 1, L_0x2d741d0, L_0x2b83d70, C4<0>, C4<0>;
L_0x2d74680 .delay 1 (30000,30000,30000) L_0x2d74680/d;
v0x2b83900_0 .net "a", 0 0, L_0x2d7db90;  alias, 1 drivers
v0x2b83a50_0 .net "b", 0 0, L_0x2d73830;  alias, 1 drivers
v0x2b83b10_0 .net "c1", 0 0, L_0x2d741d0;  1 drivers
v0x2b83bb0_0 .net "c2", 0 0, L_0x2b83d70;  1 drivers
v0x2b83c80_0 .net "carryin", 0 0, L_0x2d29580;  alias, 1 drivers
v0x2b83e00_0 .net "carryout", 0 0, L_0x2d74680;  1 drivers
v0x2b83ea0_0 .net "s1", 0 0, L_0x2d74110;  1 drivers
v0x2b83f40_0 .net "sum", 0 0, L_0x2d74330;  1 drivers
S_0x2b82d60 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x2b82b10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2d74110/d .functor XOR 1, L_0x2d7db90, L_0x2d73830, C4<0>, C4<0>;
L_0x2d74110 .delay 1 (30000,30000,30000) L_0x2d74110/d;
L_0x2d741d0/d .functor AND 1, L_0x2d7db90, L_0x2d73830, C4<1>, C4<1>;
L_0x2d741d0 .delay 1 (30000,30000,30000) L_0x2d741d0/d;
v0x2b82fc0_0 .net "a", 0 0, L_0x2d7db90;  alias, 1 drivers
v0x2b83080_0 .net "b", 0 0, L_0x2d73830;  alias, 1 drivers
v0x2b83140_0 .net "carryout", 0 0, L_0x2d741d0;  alias, 1 drivers
v0x2b831e0_0 .net "sum", 0 0, L_0x2d74110;  alias, 1 drivers
S_0x2b83310 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x2b82b10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2d74330/d .functor XOR 1, L_0x2d74110, L_0x2d29580, C4<0>, C4<0>;
L_0x2d74330 .delay 1 (30000,30000,30000) L_0x2d74330/d;
L_0x2b83d70/d .functor AND 1, L_0x2d74110, L_0x2d29580, C4<1>, C4<1>;
L_0x2b83d70 .delay 1 (30000,30000,30000) L_0x2b83d70/d;
v0x2b83570_0 .net "a", 0 0, L_0x2d74110;  alias, 1 drivers
v0x2b83640_0 .net "b", 0 0, L_0x2d29580;  alias, 1 drivers
v0x2b836e0_0 .net "carryout", 0 0, L_0x2b83d70;  alias, 1 drivers
v0x2b837b0_0 .net "sum", 0 0, L_0x2d74330;  alias, 1 drivers
S_0x2b85fd0 .scope generate, "genblk2" "genblk2" 3 49, 3 49 0, S_0x2b75600;
 .timescale -9 -12;
L_0x2ac6110b9a08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b9a50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d73c90/d .functor OR 1, L_0x2ac6110b9a08, L_0x2ac6110b9a50, C4<0>, C4<0>;
L_0x2d73c90 .delay 1 (30000,30000,30000) L_0x2d73c90/d;
v0x2b861c0_0 .net/2u *"_s0", 0 0, L_0x2ac6110b9a08;  1 drivers
v0x2b862a0_0 .net/2u *"_s2", 0 0, L_0x2ac6110b9a50;  1 drivers
S_0x2b86380 .scope generate, "alu_slices[15]" "alu_slices[15]" 3 39, 3 39 0, S_0x26b20c0;
 .timescale -9 -12;
P_0x2b86590 .param/l "i" 0 3 39, +C4<01111>;
S_0x2b86650 .scope module, "alu1_inst" "alu1" 3 40, 4 142 0, S_0x2b86380;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x2d734d0/d .functor NOT 1, L_0x2d88600, C4<0>, C4<0>, C4<0>;
L_0x2d734d0 .delay 1 (10000,10000,10000) L_0x2d734d0/d;
L_0x2d7e280/d .functor NOT 1, L_0x2d7e110, C4<0>, C4<0>, C4<0>;
L_0x2d7e280 .delay 1 (10000,10000,10000) L_0x2d7e280/d;
L_0x2d7f2d0/d .functor XOR 1, L_0x2d88600, L_0x2d7e110, C4<0>, C4<0>;
L_0x2d7f2d0 .delay 1 (30000,30000,30000) L_0x2d7f2d0/d;
L_0x2ac6110b9a98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b9ae0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d7f390/d .functor OR 1, L_0x2ac6110b9a98, L_0x2ac6110b9ae0, C4<0>, C4<0>;
L_0x2d7f390 .delay 1 (30000,30000,30000) L_0x2d7f390/d;
L_0x2ac6110b9b28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b9b70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d7fb30/d .functor OR 1, L_0x2ac6110b9b28, L_0x2ac6110b9b70, C4<0>, C4<0>;
L_0x2d7fb30 .delay 1 (30000,30000,30000) L_0x2d7fb30/d;
L_0x2d7fd30/d .functor AND 1, L_0x2d88600, L_0x2d7e110, C4<1>, C4<1>;
L_0x2d7fd30 .delay 1 (30000,30000,30000) L_0x2d7fd30/d;
L_0x2ac6110b9bb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b9c00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d7fdf0/d .functor OR 1, L_0x2ac6110b9bb8, L_0x2ac6110b9c00, C4<0>, C4<0>;
L_0x2d7fdf0 .delay 1 (30000,30000,30000) L_0x2d7fdf0/d;
L_0x2d7fff0/d .functor NAND 1, L_0x2d88600, L_0x2d7e110, C4<1>, C4<1>;
L_0x2d7fff0 .delay 1 (20000,20000,20000) L_0x2d7fff0/d;
L_0x2ac6110b9c48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b9c90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d80100/d .functor OR 1, L_0x2ac6110b9c48, L_0x2ac6110b9c90, C4<0>, C4<0>;
L_0x2d80100 .delay 1 (30000,30000,30000) L_0x2d80100/d;
L_0x2d802b0/d .functor NOR 1, L_0x2d88600, L_0x2d7e110, C4<0>, C4<0>;
L_0x2d802b0 .delay 1 (20000,20000,20000) L_0x2d802b0/d;
L_0x2ac6110b9cd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b9d20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d7e730/d .functor OR 1, L_0x2ac6110b9cd8, L_0x2ac6110b9d20, C4<0>, C4<0>;
L_0x2d7e730 .delay 1 (30000,30000,30000) L_0x2d7e730/d;
L_0x2d80910/d .functor OR 1, L_0x2d88600, L_0x2d7e110, C4<0>, C4<0>;
L_0x2d80910 .delay 1 (30000,30000,30000) L_0x2d80910/d;
L_0x2ac6110b9d68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b9db0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d80e00/d .functor OR 1, L_0x2ac6110b9d68, L_0x2ac6110b9db0, C4<0>, C4<0>;
L_0x2d80e00 .delay 1 (30000,30000,30000) L_0x2d80e00/d;
L_0x2d88500/d .functor NOT 1, L_0x2d84760, C4<0>, C4<0>, C4<0>;
L_0x2d88500 .delay 1 (10000,10000,10000) L_0x2d88500/d;
v0x2b94d80_0 .net "A", 0 0, L_0x2d88600;  1 drivers
v0x2b94e40_0 .net "A_", 0 0, L_0x2d734d0;  1 drivers
v0x2b94f00_0 .net "B", 0 0, L_0x2d7e110;  1 drivers
v0x2b94fd0_0 .net "B_", 0 0, L_0x2d7e280;  1 drivers
v0x2b95070_0 .net *"_s11", 0 0, L_0x2d7f390;  1 drivers
v0x2b95160_0 .net/2s *"_s13", 0 0, L_0x2ac6110b9a98;  1 drivers
v0x2b95220_0 .net/2s *"_s15", 0 0, L_0x2ac6110b9ae0;  1 drivers
v0x2b95300_0 .net *"_s19", 0 0, L_0x2d7fb30;  1 drivers
v0x2b953e0_0 .net/2s *"_s21", 0 0, L_0x2ac6110b9b28;  1 drivers
v0x2b95550_0 .net/2s *"_s23", 0 0, L_0x2ac6110b9b70;  1 drivers
v0x2b95630_0 .net *"_s25", 0 0, L_0x2d7fd30;  1 drivers
v0x2b95710_0 .net *"_s28", 0 0, L_0x2d7fdf0;  1 drivers
v0x2b957f0_0 .net/2s *"_s30", 0 0, L_0x2ac6110b9bb8;  1 drivers
v0x2b958d0_0 .net/2s *"_s32", 0 0, L_0x2ac6110b9c00;  1 drivers
v0x2b959b0_0 .net *"_s34", 0 0, L_0x2d7fff0;  1 drivers
v0x2b95a90_0 .net *"_s37", 0 0, L_0x2d80100;  1 drivers
v0x2b95b70_0 .net/2s *"_s39", 0 0, L_0x2ac6110b9c48;  1 drivers
v0x2b95d20_0 .net/2s *"_s41", 0 0, L_0x2ac6110b9c90;  1 drivers
v0x2b95dc0_0 .net *"_s43", 0 0, L_0x2d802b0;  1 drivers
v0x2b95ea0_0 .net *"_s46", 0 0, L_0x2d7e730;  1 drivers
v0x2b95f80_0 .net/2s *"_s48", 0 0, L_0x2ac6110b9cd8;  1 drivers
v0x2b96060_0 .net/2s *"_s50", 0 0, L_0x2ac6110b9d20;  1 drivers
v0x2b96140_0 .net *"_s52", 0 0, L_0x2d80910;  1 drivers
v0x2b96220_0 .net *"_s56", 0 0, L_0x2d80e00;  1 drivers
v0x2b96300_0 .net/2s *"_s59", 0 0, L_0x2ac6110b9d68;  1 drivers
v0x2b963e0_0 .net/2s *"_s61", 0 0, L_0x2ac6110b9db0;  1 drivers
v0x2b964c0_0 .net *"_s8", 0 0, L_0x2d7f2d0;  1 drivers
v0x2b965a0_0 .net "carryin", 0 0, L_0x2d7e1b0;  1 drivers
v0x2b96640_0 .net "carryout", 0 0, L_0x2d881a0;  1 drivers
v0x2b966e0_0 .net "carryouts", 7 0, L_0x2d80a90;  1 drivers
v0x2b967f0_0 .net "command", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
v0x2b968b0_0 .net "result", 0 0, L_0x2d84760;  1 drivers
v0x2b969a0_0 .net "results", 7 0, L_0x2d806e0;  1 drivers
v0x2b95c80_0 .net "zero", 0 0, L_0x2d88500;  1 drivers
LS_0x2d806e0_0_0 .concat8 [ 1 1 1 1], L_0x2d7e7a0, L_0x2d7edd0, L_0x2d7f2d0, L_0x2d7fb30;
LS_0x2d806e0_0_4 .concat8 [ 1 1 1 1], L_0x2d7fd30, L_0x2d7fff0, L_0x2d802b0, L_0x2d80910;
L_0x2d806e0 .concat8 [ 4 4 0 0], LS_0x2d806e0_0_0, LS_0x2d806e0_0_4;
LS_0x2d80a90_0_0 .concat8 [ 1 1 1 1], L_0x2d7ea50, L_0x2d7f170, L_0x2d7f390, L_0x2d7f980;
LS_0x2d80a90_0_4 .concat8 [ 1 1 1 1], L_0x2d7fdf0, L_0x2d80100, L_0x2d7e730, L_0x2d80e00;
L_0x2d80a90 .concat8 [ 4 4 0 0], LS_0x2d80a90_0_0, LS_0x2d80a90_0_4;
S_0x2b868d0 .scope module, "adder" "fullAdder" 4 157, 4 85 0, S_0x2b86650;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x2d7ea50/d .functor OR 1, L_0x2d7e530, L_0x2d7e8f0, C4<0>, C4<0>;
L_0x2d7ea50 .delay 1 (30000,30000,30000) L_0x2d7ea50/d;
v0x2b87700_0 .net "a", 0 0, L_0x2d88600;  alias, 1 drivers
v0x2b877c0_0 .net "b", 0 0, L_0x2d7e110;  alias, 1 drivers
v0x2b87890_0 .net "c1", 0 0, L_0x2d7e530;  1 drivers
v0x2b87990_0 .net "c2", 0 0, L_0x2d7e8f0;  1 drivers
v0x2b87a60_0 .net "carryin", 0 0, L_0x2d7e1b0;  alias, 1 drivers
v0x2b87b50_0 .net "carryout", 0 0, L_0x2d7ea50;  1 drivers
v0x2b87bf0_0 .net "s1", 0 0, L_0x2d7e470;  1 drivers
v0x2b87ce0_0 .net "sum", 0 0, L_0x2d7e7a0;  1 drivers
S_0x2b86b40 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x2b868d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2d7e470/d .functor XOR 1, L_0x2d88600, L_0x2d7e110, C4<0>, C4<0>;
L_0x2d7e470 .delay 1 (30000,30000,30000) L_0x2d7e470/d;
L_0x2d7e530/d .functor AND 1, L_0x2d88600, L_0x2d7e110, C4<1>, C4<1>;
L_0x2d7e530 .delay 1 (30000,30000,30000) L_0x2d7e530/d;
v0x2b86da0_0 .net "a", 0 0, L_0x2d88600;  alias, 1 drivers
v0x2b86e80_0 .net "b", 0 0, L_0x2d7e110;  alias, 1 drivers
v0x2b86f40_0 .net "carryout", 0 0, L_0x2d7e530;  alias, 1 drivers
v0x2b86fe0_0 .net "sum", 0 0, L_0x2d7e470;  alias, 1 drivers
S_0x2b87120 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x2b868d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2d7e7a0/d .functor XOR 1, L_0x2d7e470, L_0x2d7e1b0, C4<0>, C4<0>;
L_0x2d7e7a0 .delay 1 (30000,30000,30000) L_0x2d7e7a0/d;
L_0x2d7e8f0/d .functor AND 1, L_0x2d7e470, L_0x2d7e1b0, C4<1>, C4<1>;
L_0x2d7e8f0 .delay 1 (30000,30000,30000) L_0x2d7e8f0/d;
v0x2b87380_0 .net "a", 0 0, L_0x2d7e470;  alias, 1 drivers
v0x2b87420_0 .net "b", 0 0, L_0x2d7e1b0;  alias, 1 drivers
v0x2b874c0_0 .net "carryout", 0 0, L_0x2d7e8f0;  alias, 1 drivers
v0x2b87590_0 .net "sum", 0 0, L_0x2d7e7a0;  alias, 1 drivers
S_0x2b87db0 .scope module, "cMux" "unaryMultiplexor" 4 176, 4 69 0, S_0x2b86650;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x2b8d1a0_0 .net "ands", 7 0, L_0x2d861a0;  1 drivers
v0x2b8d2b0_0 .net "in", 7 0, L_0x2d80a90;  alias, 1 drivers
v0x2b8d370_0 .net "out", 0 0, L_0x2d881a0;  alias, 1 drivers
v0x2b8d440_0 .net "sel", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
S_0x2b87fd0 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x2b87db0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x2b8a700_0 .net "A", 7 0, L_0x2d80a90;  alias, 1 drivers
v0x2b8a800_0 .net "B", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
v0x2b8a8c0_0 .net *"_s0", 0 0, L_0x2d84ac0;  1 drivers
v0x2b8a980_0 .net *"_s12", 0 0, L_0x2d85430;  1 drivers
v0x2b8aa60_0 .net *"_s16", 0 0, L_0x2d85790;  1 drivers
v0x2b8ab90_0 .net *"_s20", 0 0, L_0x2d85b60;  1 drivers
v0x2b8ac70_0 .net *"_s24", 0 0, L_0x2d85e90;  1 drivers
v0x2b8ad50_0 .net *"_s28", 0 0, L_0x2d85e20;  1 drivers
v0x2b8ae30_0 .net *"_s4", 0 0, L_0x2d84e10;  1 drivers
v0x2b8afa0_0 .net *"_s8", 0 0, L_0x2d85120;  1 drivers
v0x2b8b080_0 .net "out", 7 0, L_0x2d861a0;  alias, 1 drivers
L_0x2d84b80 .part L_0x2d80a90, 0, 1;
L_0x2d84d70 .part v0x2cdd2e0_0, 0, 1;
L_0x2d84ed0 .part L_0x2d80a90, 1, 1;
L_0x2d85030 .part v0x2cdd2e0_0, 1, 1;
L_0x2d851e0 .part L_0x2d80a90, 2, 1;
L_0x2d85340 .part v0x2cdd2e0_0, 2, 1;
L_0x2d854f0 .part L_0x2d80a90, 3, 1;
L_0x2d85650 .part v0x2cdd2e0_0, 3, 1;
L_0x2d85850 .part L_0x2d80a90, 4, 1;
L_0x2d85ac0 .part v0x2cdd2e0_0, 4, 1;
L_0x2d85bd0 .part L_0x2d80a90, 5, 1;
L_0x2d85d30 .part v0x2cdd2e0_0, 5, 1;
L_0x2d85f50 .part L_0x2d80a90, 6, 1;
L_0x2d860b0 .part v0x2cdd2e0_0, 6, 1;
LS_0x2d861a0_0_0 .concat8 [ 1 1 1 1], L_0x2d84ac0, L_0x2d84e10, L_0x2d85120, L_0x2d85430;
LS_0x2d861a0_0_4 .concat8 [ 1 1 1 1], L_0x2d85790, L_0x2d85b60, L_0x2d85e90, L_0x2d85e20;
L_0x2d861a0 .concat8 [ 4 4 0 0], LS_0x2d861a0_0_0, LS_0x2d861a0_0_4;
L_0x2d86560 .part L_0x2d80a90, 7, 1;
L_0x2d86750 .part v0x2cdd2e0_0, 7, 1;
S_0x2b88230 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x2b87fd0;
 .timescale -9 -12;
P_0x2b88440 .param/l "i" 0 4 54, +C4<00>;
L_0x2d84ac0/d .functor AND 1, L_0x2d84b80, L_0x2d84d70, C4<1>, C4<1>;
L_0x2d84ac0 .delay 1 (30000,30000,30000) L_0x2d84ac0/d;
v0x2b88520_0 .net *"_s0", 0 0, L_0x2d84b80;  1 drivers
v0x2b88600_0 .net *"_s1", 0 0, L_0x2d84d70;  1 drivers
S_0x2b886e0 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x2b87fd0;
 .timescale -9 -12;
P_0x2b888f0 .param/l "i" 0 4 54, +C4<01>;
L_0x2d84e10/d .functor AND 1, L_0x2d84ed0, L_0x2d85030, C4<1>, C4<1>;
L_0x2d84e10 .delay 1 (30000,30000,30000) L_0x2d84e10/d;
v0x2b889b0_0 .net *"_s0", 0 0, L_0x2d84ed0;  1 drivers
v0x2b88a90_0 .net *"_s1", 0 0, L_0x2d85030;  1 drivers
S_0x2b88b70 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x2b87fd0;
 .timescale -9 -12;
P_0x2b88d80 .param/l "i" 0 4 54, +C4<010>;
L_0x2d85120/d .functor AND 1, L_0x2d851e0, L_0x2d85340, C4<1>, C4<1>;
L_0x2d85120 .delay 1 (30000,30000,30000) L_0x2d85120/d;
v0x2b88e20_0 .net *"_s0", 0 0, L_0x2d851e0;  1 drivers
v0x2b88f00_0 .net *"_s1", 0 0, L_0x2d85340;  1 drivers
S_0x2b88fe0 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x2b87fd0;
 .timescale -9 -12;
P_0x2b891f0 .param/l "i" 0 4 54, +C4<011>;
L_0x2d85430/d .functor AND 1, L_0x2d854f0, L_0x2d85650, C4<1>, C4<1>;
L_0x2d85430 .delay 1 (30000,30000,30000) L_0x2d85430/d;
v0x2b892b0_0 .net *"_s0", 0 0, L_0x2d854f0;  1 drivers
v0x2b89390_0 .net *"_s1", 0 0, L_0x2d85650;  1 drivers
S_0x2b89470 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x2b87fd0;
 .timescale -9 -12;
P_0x2b896d0 .param/l "i" 0 4 54, +C4<0100>;
L_0x2d85790/d .functor AND 1, L_0x2d85850, L_0x2d85ac0, C4<1>, C4<1>;
L_0x2d85790 .delay 1 (30000,30000,30000) L_0x2d85790/d;
v0x2b89790_0 .net *"_s0", 0 0, L_0x2d85850;  1 drivers
v0x2b89870_0 .net *"_s1", 0 0, L_0x2d85ac0;  1 drivers
S_0x2b89950 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x2b87fd0;
 .timescale -9 -12;
P_0x2b89b60 .param/l "i" 0 4 54, +C4<0101>;
L_0x2d85b60/d .functor AND 1, L_0x2d85bd0, L_0x2d85d30, C4<1>, C4<1>;
L_0x2d85b60 .delay 1 (30000,30000,30000) L_0x2d85b60/d;
v0x2b89c20_0 .net *"_s0", 0 0, L_0x2d85bd0;  1 drivers
v0x2b89d00_0 .net *"_s1", 0 0, L_0x2d85d30;  1 drivers
S_0x2b89de0 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x2b87fd0;
 .timescale -9 -12;
P_0x2b89ff0 .param/l "i" 0 4 54, +C4<0110>;
L_0x2d85e90/d .functor AND 1, L_0x2d85f50, L_0x2d860b0, C4<1>, C4<1>;
L_0x2d85e90 .delay 1 (30000,30000,30000) L_0x2d85e90/d;
v0x2b8a0b0_0 .net *"_s0", 0 0, L_0x2d85f50;  1 drivers
v0x2b8a190_0 .net *"_s1", 0 0, L_0x2d860b0;  1 drivers
S_0x2b8a270 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x2b87fd0;
 .timescale -9 -12;
P_0x2b8a480 .param/l "i" 0 4 54, +C4<0111>;
L_0x2d85e20/d .functor AND 1, L_0x2d86560, L_0x2d86750, C4<1>, C4<1>;
L_0x2d85e20 .delay 1 (30000,30000,30000) L_0x2d85e20/d;
v0x2b8a540_0 .net *"_s0", 0 0, L_0x2d86560;  1 drivers
v0x2b8a620_0 .net *"_s1", 0 0, L_0x2d86750;  1 drivers
S_0x2b8b1e0 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x2b87db0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x2d881a0/d .functor OR 1, L_0x2d88260, L_0x2d88410, C4<0>, C4<0>;
L_0x2d881a0 .delay 1 (30000,30000,30000) L_0x2d881a0/d;
v0x2b8cd30_0 .net *"_s10", 0 0, L_0x2d88260;  1 drivers
v0x2b8ce10_0 .net *"_s12", 0 0, L_0x2d88410;  1 drivers
v0x2b8cef0_0 .net "in", 7 0, L_0x2d861a0;  alias, 1 drivers
v0x2b8cfc0_0 .net "ors", 1 0, L_0x2d87fc0;  1 drivers
v0x2b8d080_0 .net "out", 0 0, L_0x2d881a0;  alias, 1 drivers
L_0x2d87390 .part L_0x2d861a0, 0, 4;
L_0x2d87fc0 .concat8 [ 1 1 0 0], L_0x2d87080, L_0x2d87cb0;
L_0x2d88100 .part L_0x2d861a0, 4, 4;
L_0x2d88260 .part L_0x2d87fc0, 0, 1;
L_0x2d88410 .part L_0x2d87fc0, 1, 1;
S_0x2b8b3a0 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x2b8b1e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2d86840/d .functor OR 1, L_0x2d86900, L_0x2d86a60, C4<0>, C4<0>;
L_0x2d86840 .delay 1 (30000,30000,30000) L_0x2d86840/d;
L_0x2d86c90/d .functor OR 1, L_0x2d86da0, L_0x2d86f00, C4<0>, C4<0>;
L_0x2d86c90 .delay 1 (30000,30000,30000) L_0x2d86c90/d;
L_0x2d87080/d .functor OR 1, L_0x2d870f0, L_0x2d872a0, C4<0>, C4<0>;
L_0x2d87080 .delay 1 (30000,30000,30000) L_0x2d87080/d;
v0x2b8b5f0_0 .net *"_s0", 0 0, L_0x2d86840;  1 drivers
v0x2b8b6f0_0 .net *"_s10", 0 0, L_0x2d86da0;  1 drivers
v0x2b8b7d0_0 .net *"_s12", 0 0, L_0x2d86f00;  1 drivers
v0x2b8b890_0 .net *"_s14", 0 0, L_0x2d870f0;  1 drivers
v0x2b8b970_0 .net *"_s16", 0 0, L_0x2d872a0;  1 drivers
v0x2b8baa0_0 .net *"_s3", 0 0, L_0x2d86900;  1 drivers
v0x2b8bb80_0 .net *"_s5", 0 0, L_0x2d86a60;  1 drivers
v0x2b8bc60_0 .net *"_s6", 0 0, L_0x2d86c90;  1 drivers
v0x2b8bd40_0 .net "in", 3 0, L_0x2d87390;  1 drivers
v0x2b8beb0_0 .net "ors", 1 0, L_0x2d86ba0;  1 drivers
v0x2b8bf90_0 .net "out", 0 0, L_0x2d87080;  1 drivers
L_0x2d86900 .part L_0x2d87390, 0, 1;
L_0x2d86a60 .part L_0x2d87390, 1, 1;
L_0x2d86ba0 .concat8 [ 1 1 0 0], L_0x2d86840, L_0x2d86c90;
L_0x2d86da0 .part L_0x2d87390, 2, 1;
L_0x2d86f00 .part L_0x2d87390, 3, 1;
L_0x2d870f0 .part L_0x2d86ba0, 0, 1;
L_0x2d872a0 .part L_0x2d86ba0, 1, 1;
S_0x2b8c0b0 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x2b8b1e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2d874c0/d .functor OR 1, L_0x2d87530, L_0x2d87690, C4<0>, C4<0>;
L_0x2d874c0 .delay 1 (30000,30000,30000) L_0x2d874c0/d;
L_0x2d878c0/d .functor OR 1, L_0x2d879d0, L_0x2d87b30, C4<0>, C4<0>;
L_0x2d878c0 .delay 1 (30000,30000,30000) L_0x2d878c0/d;
L_0x2d87cb0/d .functor OR 1, L_0x2d87d20, L_0x2d87ed0, C4<0>, C4<0>;
L_0x2d87cb0 .delay 1 (30000,30000,30000) L_0x2d87cb0/d;
v0x2b8c270_0 .net *"_s0", 0 0, L_0x2d874c0;  1 drivers
v0x2b8c370_0 .net *"_s10", 0 0, L_0x2d879d0;  1 drivers
v0x2b8c450_0 .net *"_s12", 0 0, L_0x2d87b30;  1 drivers
v0x2b8c510_0 .net *"_s14", 0 0, L_0x2d87d20;  1 drivers
v0x2b8c5f0_0 .net *"_s16", 0 0, L_0x2d87ed0;  1 drivers
v0x2b8c720_0 .net *"_s3", 0 0, L_0x2d87530;  1 drivers
v0x2b8c800_0 .net *"_s5", 0 0, L_0x2d87690;  1 drivers
v0x2b8c8e0_0 .net *"_s6", 0 0, L_0x2d878c0;  1 drivers
v0x2b8c9c0_0 .net "in", 3 0, L_0x2d88100;  1 drivers
v0x2b8cb30_0 .net "ors", 1 0, L_0x2d877d0;  1 drivers
v0x2b8cc10_0 .net "out", 0 0, L_0x2d87cb0;  1 drivers
L_0x2d87530 .part L_0x2d88100, 0, 1;
L_0x2d87690 .part L_0x2d88100, 1, 1;
L_0x2d877d0 .concat8 [ 1 1 0 0], L_0x2d874c0, L_0x2d878c0;
L_0x2d879d0 .part L_0x2d88100, 2, 1;
L_0x2d87b30 .part L_0x2d88100, 3, 1;
L_0x2d87d20 .part L_0x2d877d0, 0, 1;
L_0x2d87ed0 .part L_0x2d877d0, 1, 1;
S_0x2b8d520 .scope module, "resMux" "unaryMultiplexor" 4 175, 4 69 0, S_0x2b86650;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x2b92950_0 .net "ands", 7 0, L_0x2d82760;  1 drivers
v0x2b92a60_0 .net "in", 7 0, L_0x2d806e0;  alias, 1 drivers
v0x2b92b20_0 .net "out", 0 0, L_0x2d84760;  alias, 1 drivers
v0x2b92bf0_0 .net "sel", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
S_0x2b8d770 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x2b8d520;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x2b8feb0_0 .net "A", 7 0, L_0x2d806e0;  alias, 1 drivers
v0x2b8ffb0_0 .net "B", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
v0x2b90070_0 .net *"_s0", 0 0, L_0x2d80fb0;  1 drivers
v0x2b90130_0 .net *"_s12", 0 0, L_0x2d81970;  1 drivers
v0x2b90210_0 .net *"_s16", 0 0, L_0x2d81cd0;  1 drivers
v0x2b90340_0 .net *"_s20", 0 0, L_0x2d820a0;  1 drivers
v0x2b90420_0 .net *"_s24", 0 0, L_0x2d823d0;  1 drivers
v0x2b90500_0 .net *"_s28", 0 0, L_0x2d82360;  1 drivers
v0x2b905e0_0 .net *"_s4", 0 0, L_0x2d81350;  1 drivers
v0x2b90750_0 .net *"_s8", 0 0, L_0x2d81660;  1 drivers
v0x2b90830_0 .net "out", 7 0, L_0x2d82760;  alias, 1 drivers
L_0x2d810c0 .part L_0x2d806e0, 0, 1;
L_0x2d812b0 .part v0x2cdd2e0_0, 0, 1;
L_0x2d81410 .part L_0x2d806e0, 1, 1;
L_0x2d81570 .part v0x2cdd2e0_0, 1, 1;
L_0x2d81720 .part L_0x2d806e0, 2, 1;
L_0x2d81880 .part v0x2cdd2e0_0, 2, 1;
L_0x2d81a30 .part L_0x2d806e0, 3, 1;
L_0x2d81b90 .part v0x2cdd2e0_0, 3, 1;
L_0x2d81d90 .part L_0x2d806e0, 4, 1;
L_0x2d82000 .part v0x2cdd2e0_0, 4, 1;
L_0x2d82110 .part L_0x2d806e0, 5, 1;
L_0x2d82270 .part v0x2cdd2e0_0, 5, 1;
L_0x2d82490 .part L_0x2d806e0, 6, 1;
L_0x2d825f0 .part v0x2cdd2e0_0, 6, 1;
LS_0x2d82760_0_0 .concat8 [ 1 1 1 1], L_0x2d80fb0, L_0x2d81350, L_0x2d81660, L_0x2d81970;
LS_0x2d82760_0_4 .concat8 [ 1 1 1 1], L_0x2d81cd0, L_0x2d820a0, L_0x2d823d0, L_0x2d82360;
L_0x2d82760 .concat8 [ 4 4 0 0], LS_0x2d82760_0_0, LS_0x2d82760_0_4;
L_0x2d82b20 .part L_0x2d806e0, 7, 1;
L_0x2d82d10 .part v0x2cdd2e0_0, 7, 1;
S_0x2b8d9b0 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x2b8d770;
 .timescale -9 -12;
P_0x2b8dbc0 .param/l "i" 0 4 54, +C4<00>;
L_0x2d80fb0/d .functor AND 1, L_0x2d810c0, L_0x2d812b0, C4<1>, C4<1>;
L_0x2d80fb0 .delay 1 (30000,30000,30000) L_0x2d80fb0/d;
v0x2b8dca0_0 .net *"_s0", 0 0, L_0x2d810c0;  1 drivers
v0x2b8dd80_0 .net *"_s1", 0 0, L_0x2d812b0;  1 drivers
S_0x2b8de60 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x2b8d770;
 .timescale -9 -12;
P_0x2b8e070 .param/l "i" 0 4 54, +C4<01>;
L_0x2d81350/d .functor AND 1, L_0x2d81410, L_0x2d81570, C4<1>, C4<1>;
L_0x2d81350 .delay 1 (30000,30000,30000) L_0x2d81350/d;
v0x2b8e130_0 .net *"_s0", 0 0, L_0x2d81410;  1 drivers
v0x2b8e210_0 .net *"_s1", 0 0, L_0x2d81570;  1 drivers
S_0x2b8e2f0 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x2b8d770;
 .timescale -9 -12;
P_0x2b8e530 .param/l "i" 0 4 54, +C4<010>;
L_0x2d81660/d .functor AND 1, L_0x2d81720, L_0x2d81880, C4<1>, C4<1>;
L_0x2d81660 .delay 1 (30000,30000,30000) L_0x2d81660/d;
v0x2b8e5d0_0 .net *"_s0", 0 0, L_0x2d81720;  1 drivers
v0x2b8e6b0_0 .net *"_s1", 0 0, L_0x2d81880;  1 drivers
S_0x2b8e790 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x2b8d770;
 .timescale -9 -12;
P_0x2b8e9a0 .param/l "i" 0 4 54, +C4<011>;
L_0x2d81970/d .functor AND 1, L_0x2d81a30, L_0x2d81b90, C4<1>, C4<1>;
L_0x2d81970 .delay 1 (30000,30000,30000) L_0x2d81970/d;
v0x2b8ea60_0 .net *"_s0", 0 0, L_0x2d81a30;  1 drivers
v0x2b8eb40_0 .net *"_s1", 0 0, L_0x2d81b90;  1 drivers
S_0x2b8ec20 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x2b8d770;
 .timescale -9 -12;
P_0x2b8ee80 .param/l "i" 0 4 54, +C4<0100>;
L_0x2d81cd0/d .functor AND 1, L_0x2d81d90, L_0x2d82000, C4<1>, C4<1>;
L_0x2d81cd0 .delay 1 (30000,30000,30000) L_0x2d81cd0/d;
v0x2b8ef40_0 .net *"_s0", 0 0, L_0x2d81d90;  1 drivers
v0x2b8f020_0 .net *"_s1", 0 0, L_0x2d82000;  1 drivers
S_0x2b8f100 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x2b8d770;
 .timescale -9 -12;
P_0x2b8f310 .param/l "i" 0 4 54, +C4<0101>;
L_0x2d820a0/d .functor AND 1, L_0x2d82110, L_0x2d82270, C4<1>, C4<1>;
L_0x2d820a0 .delay 1 (30000,30000,30000) L_0x2d820a0/d;
v0x2b8f3d0_0 .net *"_s0", 0 0, L_0x2d82110;  1 drivers
v0x2b8f4b0_0 .net *"_s1", 0 0, L_0x2d82270;  1 drivers
S_0x2b8f590 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x2b8d770;
 .timescale -9 -12;
P_0x2b8f7a0 .param/l "i" 0 4 54, +C4<0110>;
L_0x2d823d0/d .functor AND 1, L_0x2d82490, L_0x2d825f0, C4<1>, C4<1>;
L_0x2d823d0 .delay 1 (30000,30000,30000) L_0x2d823d0/d;
v0x2b8f860_0 .net *"_s0", 0 0, L_0x2d82490;  1 drivers
v0x2b8f940_0 .net *"_s1", 0 0, L_0x2d825f0;  1 drivers
S_0x2b8fa20 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x2b8d770;
 .timescale -9 -12;
P_0x2b8fc30 .param/l "i" 0 4 54, +C4<0111>;
L_0x2d82360/d .functor AND 1, L_0x2d82b20, L_0x2d82d10, C4<1>, C4<1>;
L_0x2d82360 .delay 1 (30000,30000,30000) L_0x2d82360/d;
v0x2b8fcf0_0 .net *"_s0", 0 0, L_0x2d82b20;  1 drivers
v0x2b8fdd0_0 .net *"_s1", 0 0, L_0x2d82d10;  1 drivers
S_0x2b90990 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x2b8d520;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x2d84760/d .functor OR 1, L_0x2d84820, L_0x2d849d0, C4<0>, C4<0>;
L_0x2d84760 .delay 1 (30000,30000,30000) L_0x2d84760/d;
v0x2b924e0_0 .net *"_s10", 0 0, L_0x2d84820;  1 drivers
v0x2b925c0_0 .net *"_s12", 0 0, L_0x2d849d0;  1 drivers
v0x2b926a0_0 .net "in", 7 0, L_0x2d82760;  alias, 1 drivers
v0x2b92770_0 .net "ors", 1 0, L_0x2d84580;  1 drivers
v0x2b92830_0 .net "out", 0 0, L_0x2d84760;  alias, 1 drivers
L_0x2d83950 .part L_0x2d82760, 0, 4;
L_0x2d84580 .concat8 [ 1 1 0 0], L_0x2d83640, L_0x2d84270;
L_0x2d846c0 .part L_0x2d82760, 4, 4;
L_0x2d84820 .part L_0x2d84580, 0, 1;
L_0x2d849d0 .part L_0x2d84580, 1, 1;
S_0x2b90b50 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x2b90990;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2d82e00/d .functor OR 1, L_0x2d82ec0, L_0x2d83020, C4<0>, C4<0>;
L_0x2d82e00 .delay 1 (30000,30000,30000) L_0x2d82e00/d;
L_0x2d83250/d .functor OR 1, L_0x2d83360, L_0x2d834c0, C4<0>, C4<0>;
L_0x2d83250 .delay 1 (30000,30000,30000) L_0x2d83250/d;
L_0x2d83640/d .functor OR 1, L_0x2d836b0, L_0x2d83860, C4<0>, C4<0>;
L_0x2d83640 .delay 1 (30000,30000,30000) L_0x2d83640/d;
v0x2b90da0_0 .net *"_s0", 0 0, L_0x2d82e00;  1 drivers
v0x2b90ea0_0 .net *"_s10", 0 0, L_0x2d83360;  1 drivers
v0x2b90f80_0 .net *"_s12", 0 0, L_0x2d834c0;  1 drivers
v0x2b91040_0 .net *"_s14", 0 0, L_0x2d836b0;  1 drivers
v0x2b91120_0 .net *"_s16", 0 0, L_0x2d83860;  1 drivers
v0x2b91250_0 .net *"_s3", 0 0, L_0x2d82ec0;  1 drivers
v0x2b91330_0 .net *"_s5", 0 0, L_0x2d83020;  1 drivers
v0x2b91410_0 .net *"_s6", 0 0, L_0x2d83250;  1 drivers
v0x2b914f0_0 .net "in", 3 0, L_0x2d83950;  1 drivers
v0x2b91660_0 .net "ors", 1 0, L_0x2d83160;  1 drivers
v0x2b91740_0 .net "out", 0 0, L_0x2d83640;  1 drivers
L_0x2d82ec0 .part L_0x2d83950, 0, 1;
L_0x2d83020 .part L_0x2d83950, 1, 1;
L_0x2d83160 .concat8 [ 1 1 0 0], L_0x2d82e00, L_0x2d83250;
L_0x2d83360 .part L_0x2d83950, 2, 1;
L_0x2d834c0 .part L_0x2d83950, 3, 1;
L_0x2d836b0 .part L_0x2d83160, 0, 1;
L_0x2d83860 .part L_0x2d83160, 1, 1;
S_0x2b91860 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x2b90990;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2d83a80/d .functor OR 1, L_0x2d83af0, L_0x2d83c50, C4<0>, C4<0>;
L_0x2d83a80 .delay 1 (30000,30000,30000) L_0x2d83a80/d;
L_0x2d83e80/d .functor OR 1, L_0x2d83f90, L_0x2d840f0, C4<0>, C4<0>;
L_0x2d83e80 .delay 1 (30000,30000,30000) L_0x2d83e80/d;
L_0x2d84270/d .functor OR 1, L_0x2d842e0, L_0x2d84490, C4<0>, C4<0>;
L_0x2d84270 .delay 1 (30000,30000,30000) L_0x2d84270/d;
v0x2b91a20_0 .net *"_s0", 0 0, L_0x2d83a80;  1 drivers
v0x2b91b20_0 .net *"_s10", 0 0, L_0x2d83f90;  1 drivers
v0x2b91c00_0 .net *"_s12", 0 0, L_0x2d840f0;  1 drivers
v0x2b91cc0_0 .net *"_s14", 0 0, L_0x2d842e0;  1 drivers
v0x2b91da0_0 .net *"_s16", 0 0, L_0x2d84490;  1 drivers
v0x2b91ed0_0 .net *"_s3", 0 0, L_0x2d83af0;  1 drivers
v0x2b91fb0_0 .net *"_s5", 0 0, L_0x2d83c50;  1 drivers
v0x2b92090_0 .net *"_s6", 0 0, L_0x2d83e80;  1 drivers
v0x2b92170_0 .net "in", 3 0, L_0x2d846c0;  1 drivers
v0x2b922e0_0 .net "ors", 1 0, L_0x2d83d90;  1 drivers
v0x2b923c0_0 .net "out", 0 0, L_0x2d84270;  1 drivers
L_0x2d83af0 .part L_0x2d846c0, 0, 1;
L_0x2d83c50 .part L_0x2d846c0, 1, 1;
L_0x2d83d90 .concat8 [ 1 1 0 0], L_0x2d83a80, L_0x2d83e80;
L_0x2d83f90 .part L_0x2d846c0, 2, 1;
L_0x2d840f0 .part L_0x2d846c0, 3, 1;
L_0x2d842e0 .part L_0x2d83d90, 0, 1;
L_0x2d84490 .part L_0x2d83d90, 1, 1;
S_0x2b92cd0 .scope module, "sltGate" "slt" 4 164, 4 101 0, S_0x2b86650;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x2d7f590/d .functor XNOR 1, L_0x2d88600, L_0x2d7e110, C4<0>, C4<0>;
L_0x2d7f590 .delay 1 (20000,20000,20000) L_0x2d7f590/d;
L_0x2d7f710/d .functor AND 1, L_0x2d88600, L_0x2d7e280, C4<1>, C4<1>;
L_0x2d7f710 .delay 1 (30000,30000,30000) L_0x2d7f710/d;
L_0x2d7f870/d .functor AND 1, L_0x2d7f590, L_0x2d7e1b0, C4<1>, C4<1>;
L_0x2d7f870 .delay 1 (30000,30000,30000) L_0x2d7f870/d;
L_0x2d7f980/d .functor OR 1, L_0x2d7f870, L_0x2d7f710, C4<0>, C4<0>;
L_0x2d7f980 .delay 1 (30000,30000,30000) L_0x2d7f980/d;
v0x2b92f80_0 .net "a", 0 0, L_0x2d88600;  alias, 1 drivers
v0x2b93070_0 .net "a_", 0 0, L_0x2d734d0;  alias, 1 drivers
v0x2b93130_0 .net "b", 0 0, L_0x2d7e110;  alias, 1 drivers
v0x2b93220_0 .net "b_", 0 0, L_0x2d7e280;  alias, 1 drivers
v0x2b932c0_0 .net "carryin", 0 0, L_0x2d7e1b0;  alias, 1 drivers
v0x2b93400_0 .net "eq", 0 0, L_0x2d7f590;  1 drivers
v0x2b934c0_0 .net "lt", 0 0, L_0x2d7f710;  1 drivers
v0x2b93580_0 .net "out", 0 0, L_0x2d7f980;  1 drivers
v0x2b93640_0 .net "w0", 0 0, L_0x2d7f870;  1 drivers
S_0x2b93890 .scope module, "sub" "fullAdder" 4 158, 4 85 0, S_0x2b86650;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x2d7f170/d .functor OR 1, L_0x2d7ec70, L_0x2b94af0, C4<0>, C4<0>;
L_0x2d7f170 .delay 1 (30000,30000,30000) L_0x2d7f170/d;
v0x2b94680_0 .net "a", 0 0, L_0x2d88600;  alias, 1 drivers
v0x2b947d0_0 .net "b", 0 0, L_0x2d7e280;  alias, 1 drivers
v0x2b94890_0 .net "c1", 0 0, L_0x2d7ec70;  1 drivers
v0x2b94930_0 .net "c2", 0 0, L_0x2b94af0;  1 drivers
v0x2b94a00_0 .net "carryin", 0 0, L_0x2d7e1b0;  alias, 1 drivers
v0x2b94b80_0 .net "carryout", 0 0, L_0x2d7f170;  1 drivers
v0x2b94c20_0 .net "s1", 0 0, L_0x2d7ebb0;  1 drivers
v0x2b94cc0_0 .net "sum", 0 0, L_0x2d7edd0;  1 drivers
S_0x2b93ae0 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x2b93890;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2d7ebb0/d .functor XOR 1, L_0x2d88600, L_0x2d7e280, C4<0>, C4<0>;
L_0x2d7ebb0 .delay 1 (30000,30000,30000) L_0x2d7ebb0/d;
L_0x2d7ec70/d .functor AND 1, L_0x2d88600, L_0x2d7e280, C4<1>, C4<1>;
L_0x2d7ec70 .delay 1 (30000,30000,30000) L_0x2d7ec70/d;
v0x2b93d40_0 .net "a", 0 0, L_0x2d88600;  alias, 1 drivers
v0x2b93e00_0 .net "b", 0 0, L_0x2d7e280;  alias, 1 drivers
v0x2b93ec0_0 .net "carryout", 0 0, L_0x2d7ec70;  alias, 1 drivers
v0x2b93f60_0 .net "sum", 0 0, L_0x2d7ebb0;  alias, 1 drivers
S_0x2b94090 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x2b93890;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2d7edd0/d .functor XOR 1, L_0x2d7ebb0, L_0x2d7e1b0, C4<0>, C4<0>;
L_0x2d7edd0 .delay 1 (30000,30000,30000) L_0x2d7edd0/d;
L_0x2b94af0/d .functor AND 1, L_0x2d7ebb0, L_0x2d7e1b0, C4<1>, C4<1>;
L_0x2b94af0 .delay 1 (30000,30000,30000) L_0x2b94af0/d;
v0x2b942f0_0 .net "a", 0 0, L_0x2d7ebb0;  alias, 1 drivers
v0x2b943c0_0 .net "b", 0 0, L_0x2d7e1b0;  alias, 1 drivers
v0x2b94460_0 .net "carryout", 0 0, L_0x2b94af0;  alias, 1 drivers
v0x2b94530_0 .net "sum", 0 0, L_0x2d7edd0;  alias, 1 drivers
S_0x2b96d50 .scope generate, "genblk2" "genblk2" 3 49, 3 49 0, S_0x2b86380;
 .timescale -9 -12;
L_0x2ac6110b9df8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b9e40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d80a20/d .functor OR 1, L_0x2ac6110b9df8, L_0x2ac6110b9e40, C4<0>, C4<0>;
L_0x2d80a20 .delay 1 (30000,30000,30000) L_0x2d80a20/d;
v0x2b96f40_0 .net/2u *"_s0", 0 0, L_0x2ac6110b9df8;  1 drivers
v0x2b97020_0 .net/2u *"_s2", 0 0, L_0x2ac6110b9e40;  1 drivers
S_0x2b97100 .scope generate, "alu_slices[16]" "alu_slices[16]" 3 39, 3 39 0, S_0x26b20c0;
 .timescale -9 -12;
P_0x2b10250 .param/l "i" 0 3 39, +C4<010000>;
S_0x2b97470 .scope module, "alu1_inst" "alu1" 3 40, 4 142 0, S_0x2b97100;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x2d33f60/d .functor NOT 1, L_0x2d92fa0, C4<0>, C4<0>, C4<0>;
L_0x2d33f60 .delay 1 (10000,10000,10000) L_0x2d33f60/d;
L_0x2d88c80/d .functor NOT 1, L_0x2d93100, C4<0>, C4<0>, C4<0>;
L_0x2d88c80 .delay 1 (10000,10000,10000) L_0x2d88c80/d;
L_0x2d89c70/d .functor XOR 1, L_0x2d92fa0, L_0x2d93100, C4<0>, C4<0>;
L_0x2d89c70 .delay 1 (30000,30000,30000) L_0x2d89c70/d;
L_0x2ac6110b9e88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b9ed0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d89d30/d .functor OR 1, L_0x2ac6110b9e88, L_0x2ac6110b9ed0, C4<0>, C4<0>;
L_0x2d89d30 .delay 1 (30000,30000,30000) L_0x2d89d30/d;
L_0x2ac6110b9f18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b9f60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d8a4d0/d .functor OR 1, L_0x2ac6110b9f18, L_0x2ac6110b9f60, C4<0>, C4<0>;
L_0x2d8a4d0 .delay 1 (30000,30000,30000) L_0x2d8a4d0/d;
L_0x2d8a6d0/d .functor AND 1, L_0x2d92fa0, L_0x2d93100, C4<1>, C4<1>;
L_0x2d8a6d0 .delay 1 (30000,30000,30000) L_0x2d8a6d0/d;
L_0x2ac6110b9fa8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110b9ff0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d8a790/d .functor OR 1, L_0x2ac6110b9fa8, L_0x2ac6110b9ff0, C4<0>, C4<0>;
L_0x2d8a790 .delay 1 (30000,30000,30000) L_0x2d8a790/d;
L_0x2d8a990/d .functor NAND 1, L_0x2d92fa0, L_0x2d93100, C4<1>, C4<1>;
L_0x2d8a990 .delay 1 (20000,20000,20000) L_0x2d8a990/d;
L_0x2ac6110ba038 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110ba080 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d8aaa0/d .functor OR 1, L_0x2ac6110ba038, L_0x2ac6110ba080, C4<0>, C4<0>;
L_0x2d8aaa0 .delay 1 (30000,30000,30000) L_0x2d8aaa0/d;
L_0x2d8ac50/d .functor NOR 1, L_0x2d92fa0, L_0x2d93100, C4<0>, C4<0>;
L_0x2d8ac50 .delay 1 (20000,20000,20000) L_0x2d8ac50/d;
L_0x2ac6110ba0c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110ba110 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d8af20/d .functor OR 1, L_0x2ac6110ba0c8, L_0x2ac6110ba110, C4<0>, C4<0>;
L_0x2d8af20 .delay 1 (30000,30000,30000) L_0x2d8af20/d;
L_0x2d8b2b0/d .functor OR 1, L_0x2d92fa0, L_0x2d93100, C4<0>, C4<0>;
L_0x2d8b2b0 .delay 1 (30000,30000,30000) L_0x2d8b2b0/d;
L_0x2ac6110ba158 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110ba1a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d8b7a0/d .functor OR 1, L_0x2ac6110ba158, L_0x2ac6110ba1a0, C4<0>, C4<0>;
L_0x2d8b7a0 .delay 1 (30000,30000,30000) L_0x2d8b7a0/d;
L_0x2d92ea0/d .functor NOT 1, L_0x2d8f100, C4<0>, C4<0>, C4<0>;
L_0x2d92ea0 .delay 1 (10000,10000,10000) L_0x2d92ea0/d;
v0x2ba5b80_0 .net "A", 0 0, L_0x2d92fa0;  1 drivers
v0x2ba5c40_0 .net "A_", 0 0, L_0x2d33f60;  1 drivers
v0x2ba5d00_0 .net "B", 0 0, L_0x2d93100;  1 drivers
v0x2ba5dd0_0 .net "B_", 0 0, L_0x2d88c80;  1 drivers
v0x2ba5e70_0 .net *"_s11", 0 0, L_0x2d89d30;  1 drivers
v0x2ba5f60_0 .net/2s *"_s13", 0 0, L_0x2ac6110b9e88;  1 drivers
v0x2ba6020_0 .net/2s *"_s15", 0 0, L_0x2ac6110b9ed0;  1 drivers
v0x2ba6100_0 .net *"_s19", 0 0, L_0x2d8a4d0;  1 drivers
v0x2ba61e0_0 .net/2s *"_s21", 0 0, L_0x2ac6110b9f18;  1 drivers
v0x2ba6350_0 .net/2s *"_s23", 0 0, L_0x2ac6110b9f60;  1 drivers
v0x2ba6430_0 .net *"_s25", 0 0, L_0x2d8a6d0;  1 drivers
v0x2ba6510_0 .net *"_s28", 0 0, L_0x2d8a790;  1 drivers
v0x2ba65f0_0 .net/2s *"_s30", 0 0, L_0x2ac6110b9fa8;  1 drivers
v0x2ba66d0_0 .net/2s *"_s32", 0 0, L_0x2ac6110b9ff0;  1 drivers
v0x2ba67b0_0 .net *"_s34", 0 0, L_0x2d8a990;  1 drivers
v0x2ba6890_0 .net *"_s37", 0 0, L_0x2d8aaa0;  1 drivers
v0x2ba6970_0 .net/2s *"_s39", 0 0, L_0x2ac6110ba038;  1 drivers
v0x2ba6b20_0 .net/2s *"_s41", 0 0, L_0x2ac6110ba080;  1 drivers
v0x2ba6bc0_0 .net *"_s43", 0 0, L_0x2d8ac50;  1 drivers
v0x2ba6ca0_0 .net *"_s46", 0 0, L_0x2d8af20;  1 drivers
v0x2ba6d80_0 .net/2s *"_s48", 0 0, L_0x2ac6110ba0c8;  1 drivers
v0x2ba6e60_0 .net/2s *"_s50", 0 0, L_0x2ac6110ba110;  1 drivers
v0x2ba6f40_0 .net *"_s52", 0 0, L_0x2d8b2b0;  1 drivers
v0x2ba7020_0 .net *"_s56", 0 0, L_0x2d8b7a0;  1 drivers
v0x2ba7100_0 .net/2s *"_s59", 0 0, L_0x2ac6110ba158;  1 drivers
v0x2ba71e0_0 .net/2s *"_s61", 0 0, L_0x2ac6110ba1a0;  1 drivers
v0x2ba72c0_0 .net *"_s8", 0 0, L_0x2d89c70;  1 drivers
v0x2ba73a0_0 .net "carryin", 0 0, L_0x2d88af0;  1 drivers
v0x2ba7440_0 .net "carryout", 0 0, L_0x2d92b40;  1 drivers
v0x2ba74e0_0 .net "carryouts", 7 0, L_0x2d8b430;  1 drivers
v0x2ba75f0_0 .net "command", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
v0x2ba76b0_0 .net "result", 0 0, L_0x2d8f100;  1 drivers
v0x2ba77a0_0 .net "results", 7 0, L_0x2d8b030;  1 drivers
v0x2ba6a80_0 .net "zero", 0 0, L_0x2d92ea0;  1 drivers
LS_0x2d8b030_0_0 .concat8 [ 1 1 1 1], L_0x2d89140, L_0x2d89770, L_0x2d89c70, L_0x2d8a4d0;
LS_0x2d8b030_0_4 .concat8 [ 1 1 1 1], L_0x2d8a6d0, L_0x2d8a990, L_0x2d8ac50, L_0x2d8b2b0;
L_0x2d8b030 .concat8 [ 4 4 0 0], LS_0x2d8b030_0_0, LS_0x2d8b030_0_4;
LS_0x2d8b430_0_0 .concat8 [ 1 1 1 1], L_0x2d893f0, L_0x2d89b10, L_0x2d89d30, L_0x2d8a320;
LS_0x2d8b430_0_4 .concat8 [ 1 1 1 1], L_0x2d8a790, L_0x2d8aaa0, L_0x2d8af20, L_0x2d8b7a0;
L_0x2d8b430 .concat8 [ 4 4 0 0], LS_0x2d8b430_0_0, LS_0x2d8b430_0_4;
S_0x2b976f0 .scope module, "adder" "fullAdder" 4 157, 4 85 0, S_0x2b97470;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x2d893f0/d .functor OR 1, L_0x2d88ed0, L_0x2d89290, C4<0>, C4<0>;
L_0x2d893f0 .delay 1 (30000,30000,30000) L_0x2d893f0/d;
v0x2b98500_0 .net "a", 0 0, L_0x2d92fa0;  alias, 1 drivers
v0x2b985c0_0 .net "b", 0 0, L_0x2d93100;  alias, 1 drivers
v0x2b98690_0 .net "c1", 0 0, L_0x2d88ed0;  1 drivers
v0x2b98790_0 .net "c2", 0 0, L_0x2d89290;  1 drivers
v0x2b98860_0 .net "carryin", 0 0, L_0x2d88af0;  alias, 1 drivers
v0x2b98950_0 .net "carryout", 0 0, L_0x2d893f0;  1 drivers
v0x2b989f0_0 .net "s1", 0 0, L_0x2d88e10;  1 drivers
v0x2b98ae0_0 .net "sum", 0 0, L_0x2d89140;  1 drivers
S_0x2b97940 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x2b976f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2d88e10/d .functor XOR 1, L_0x2d92fa0, L_0x2d93100, C4<0>, C4<0>;
L_0x2d88e10 .delay 1 (30000,30000,30000) L_0x2d88e10/d;
L_0x2d88ed0/d .functor AND 1, L_0x2d92fa0, L_0x2d93100, C4<1>, C4<1>;
L_0x2d88ed0 .delay 1 (30000,30000,30000) L_0x2d88ed0/d;
v0x2b97ba0_0 .net "a", 0 0, L_0x2d92fa0;  alias, 1 drivers
v0x2b97c80_0 .net "b", 0 0, L_0x2d93100;  alias, 1 drivers
v0x2b97d40_0 .net "carryout", 0 0, L_0x2d88ed0;  alias, 1 drivers
v0x2b97de0_0 .net "sum", 0 0, L_0x2d88e10;  alias, 1 drivers
S_0x2b97f20 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x2b976f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2d89140/d .functor XOR 1, L_0x2d88e10, L_0x2d88af0, C4<0>, C4<0>;
L_0x2d89140 .delay 1 (30000,30000,30000) L_0x2d89140/d;
L_0x2d89290/d .functor AND 1, L_0x2d88e10, L_0x2d88af0, C4<1>, C4<1>;
L_0x2d89290 .delay 1 (30000,30000,30000) L_0x2d89290/d;
v0x2b98180_0 .net "a", 0 0, L_0x2d88e10;  alias, 1 drivers
v0x2b98220_0 .net "b", 0 0, L_0x2d88af0;  alias, 1 drivers
v0x2b982c0_0 .net "carryout", 0 0, L_0x2d89290;  alias, 1 drivers
v0x2b98390_0 .net "sum", 0 0, L_0x2d89140;  alias, 1 drivers
S_0x2b98bb0 .scope module, "cMux" "unaryMultiplexor" 4 176, 4 69 0, S_0x2b97470;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x2b9dfa0_0 .net "ands", 7 0, L_0x2d90b40;  1 drivers
v0x2b9e0b0_0 .net "in", 7 0, L_0x2d8b430;  alias, 1 drivers
v0x2b9e170_0 .net "out", 0 0, L_0x2d92b40;  alias, 1 drivers
v0x2b9e240_0 .net "sel", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
S_0x2b98dd0 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x2b98bb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x2b9b500_0 .net "A", 7 0, L_0x2d8b430;  alias, 1 drivers
v0x2b9b600_0 .net "B", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
v0x2b9b6c0_0 .net *"_s0", 0 0, L_0x2d8f460;  1 drivers
v0x2b9b780_0 .net *"_s12", 0 0, L_0x2d8fdd0;  1 drivers
v0x2b9b860_0 .net *"_s16", 0 0, L_0x2d90130;  1 drivers
v0x2b9b990_0 .net *"_s20", 0 0, L_0x2d90500;  1 drivers
v0x2b9ba70_0 .net *"_s24", 0 0, L_0x2d90830;  1 drivers
v0x2b9bb50_0 .net *"_s28", 0 0, L_0x2d907c0;  1 drivers
v0x2b9bc30_0 .net *"_s4", 0 0, L_0x2d8f7b0;  1 drivers
v0x2b9bda0_0 .net *"_s8", 0 0, L_0x2d8fac0;  1 drivers
v0x2b9be80_0 .net "out", 7 0, L_0x2d90b40;  alias, 1 drivers
L_0x2d8f520 .part L_0x2d8b430, 0, 1;
L_0x2d8f710 .part v0x2cdd2e0_0, 0, 1;
L_0x2d8f870 .part L_0x2d8b430, 1, 1;
L_0x2d8f9d0 .part v0x2cdd2e0_0, 1, 1;
L_0x2d8fb80 .part L_0x2d8b430, 2, 1;
L_0x2d8fce0 .part v0x2cdd2e0_0, 2, 1;
L_0x2d8fe90 .part L_0x2d8b430, 3, 1;
L_0x2d8fff0 .part v0x2cdd2e0_0, 3, 1;
L_0x2d901f0 .part L_0x2d8b430, 4, 1;
L_0x2d90460 .part v0x2cdd2e0_0, 4, 1;
L_0x2d90570 .part L_0x2d8b430, 5, 1;
L_0x2d906d0 .part v0x2cdd2e0_0, 5, 1;
L_0x2d908f0 .part L_0x2d8b430, 6, 1;
L_0x2d90a50 .part v0x2cdd2e0_0, 6, 1;
LS_0x2d90b40_0_0 .concat8 [ 1 1 1 1], L_0x2d8f460, L_0x2d8f7b0, L_0x2d8fac0, L_0x2d8fdd0;
LS_0x2d90b40_0_4 .concat8 [ 1 1 1 1], L_0x2d90130, L_0x2d90500, L_0x2d90830, L_0x2d907c0;
L_0x2d90b40 .concat8 [ 4 4 0 0], LS_0x2d90b40_0_0, LS_0x2d90b40_0_4;
L_0x2d90f00 .part L_0x2d8b430, 7, 1;
L_0x2d910f0 .part v0x2cdd2e0_0, 7, 1;
S_0x2b99030 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x2b98dd0;
 .timescale -9 -12;
P_0x2b99240 .param/l "i" 0 4 54, +C4<00>;
L_0x2d8f460/d .functor AND 1, L_0x2d8f520, L_0x2d8f710, C4<1>, C4<1>;
L_0x2d8f460 .delay 1 (30000,30000,30000) L_0x2d8f460/d;
v0x2b99320_0 .net *"_s0", 0 0, L_0x2d8f520;  1 drivers
v0x2b99400_0 .net *"_s1", 0 0, L_0x2d8f710;  1 drivers
S_0x2b994e0 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x2b98dd0;
 .timescale -9 -12;
P_0x2b996f0 .param/l "i" 0 4 54, +C4<01>;
L_0x2d8f7b0/d .functor AND 1, L_0x2d8f870, L_0x2d8f9d0, C4<1>, C4<1>;
L_0x2d8f7b0 .delay 1 (30000,30000,30000) L_0x2d8f7b0/d;
v0x2b997b0_0 .net *"_s0", 0 0, L_0x2d8f870;  1 drivers
v0x2b99890_0 .net *"_s1", 0 0, L_0x2d8f9d0;  1 drivers
S_0x2b99970 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x2b98dd0;
 .timescale -9 -12;
P_0x2b99b80 .param/l "i" 0 4 54, +C4<010>;
L_0x2d8fac0/d .functor AND 1, L_0x2d8fb80, L_0x2d8fce0, C4<1>, C4<1>;
L_0x2d8fac0 .delay 1 (30000,30000,30000) L_0x2d8fac0/d;
v0x2b99c20_0 .net *"_s0", 0 0, L_0x2d8fb80;  1 drivers
v0x2b99d00_0 .net *"_s1", 0 0, L_0x2d8fce0;  1 drivers
S_0x2b99de0 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x2b98dd0;
 .timescale -9 -12;
P_0x2b99ff0 .param/l "i" 0 4 54, +C4<011>;
L_0x2d8fdd0/d .functor AND 1, L_0x2d8fe90, L_0x2d8fff0, C4<1>, C4<1>;
L_0x2d8fdd0 .delay 1 (30000,30000,30000) L_0x2d8fdd0/d;
v0x2b9a0b0_0 .net *"_s0", 0 0, L_0x2d8fe90;  1 drivers
v0x2b9a190_0 .net *"_s1", 0 0, L_0x2d8fff0;  1 drivers
S_0x2b9a270 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x2b98dd0;
 .timescale -9 -12;
P_0x2b9a4d0 .param/l "i" 0 4 54, +C4<0100>;
L_0x2d90130/d .functor AND 1, L_0x2d901f0, L_0x2d90460, C4<1>, C4<1>;
L_0x2d90130 .delay 1 (30000,30000,30000) L_0x2d90130/d;
v0x2b9a590_0 .net *"_s0", 0 0, L_0x2d901f0;  1 drivers
v0x2b9a670_0 .net *"_s1", 0 0, L_0x2d90460;  1 drivers
S_0x2b9a750 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x2b98dd0;
 .timescale -9 -12;
P_0x2b9a960 .param/l "i" 0 4 54, +C4<0101>;
L_0x2d90500/d .functor AND 1, L_0x2d90570, L_0x2d906d0, C4<1>, C4<1>;
L_0x2d90500 .delay 1 (30000,30000,30000) L_0x2d90500/d;
v0x2b9aa20_0 .net *"_s0", 0 0, L_0x2d90570;  1 drivers
v0x2b9ab00_0 .net *"_s1", 0 0, L_0x2d906d0;  1 drivers
S_0x2b9abe0 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x2b98dd0;
 .timescale -9 -12;
P_0x2b9adf0 .param/l "i" 0 4 54, +C4<0110>;
L_0x2d90830/d .functor AND 1, L_0x2d908f0, L_0x2d90a50, C4<1>, C4<1>;
L_0x2d90830 .delay 1 (30000,30000,30000) L_0x2d90830/d;
v0x2b9aeb0_0 .net *"_s0", 0 0, L_0x2d908f0;  1 drivers
v0x2b9af90_0 .net *"_s1", 0 0, L_0x2d90a50;  1 drivers
S_0x2b9b070 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x2b98dd0;
 .timescale -9 -12;
P_0x2b9b280 .param/l "i" 0 4 54, +C4<0111>;
L_0x2d907c0/d .functor AND 1, L_0x2d90f00, L_0x2d910f0, C4<1>, C4<1>;
L_0x2d907c0 .delay 1 (30000,30000,30000) L_0x2d907c0/d;
v0x2b9b340_0 .net *"_s0", 0 0, L_0x2d90f00;  1 drivers
v0x2b9b420_0 .net *"_s1", 0 0, L_0x2d910f0;  1 drivers
S_0x2b9bfe0 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x2b98bb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x2d92b40/d .functor OR 1, L_0x2d92c00, L_0x2d92db0, C4<0>, C4<0>;
L_0x2d92b40 .delay 1 (30000,30000,30000) L_0x2d92b40/d;
v0x2b9db30_0 .net *"_s10", 0 0, L_0x2d92c00;  1 drivers
v0x2b9dc10_0 .net *"_s12", 0 0, L_0x2d92db0;  1 drivers
v0x2b9dcf0_0 .net "in", 7 0, L_0x2d90b40;  alias, 1 drivers
v0x2b9ddc0_0 .net "ors", 1 0, L_0x2d92960;  1 drivers
v0x2b9de80_0 .net "out", 0 0, L_0x2d92b40;  alias, 1 drivers
L_0x2d91d30 .part L_0x2d90b40, 0, 4;
L_0x2d92960 .concat8 [ 1 1 0 0], L_0x2d91a20, L_0x2d92650;
L_0x2d92aa0 .part L_0x2d90b40, 4, 4;
L_0x2d92c00 .part L_0x2d92960, 0, 1;
L_0x2d92db0 .part L_0x2d92960, 1, 1;
S_0x2b9c1a0 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x2b9bfe0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2d911e0/d .functor OR 1, L_0x2d912a0, L_0x2d91400, C4<0>, C4<0>;
L_0x2d911e0 .delay 1 (30000,30000,30000) L_0x2d911e0/d;
L_0x2d91630/d .functor OR 1, L_0x2d91740, L_0x2d918a0, C4<0>, C4<0>;
L_0x2d91630 .delay 1 (30000,30000,30000) L_0x2d91630/d;
L_0x2d91a20/d .functor OR 1, L_0x2d91a90, L_0x2d91c40, C4<0>, C4<0>;
L_0x2d91a20 .delay 1 (30000,30000,30000) L_0x2d91a20/d;
v0x2b9c3f0_0 .net *"_s0", 0 0, L_0x2d911e0;  1 drivers
v0x2b9c4f0_0 .net *"_s10", 0 0, L_0x2d91740;  1 drivers
v0x2b9c5d0_0 .net *"_s12", 0 0, L_0x2d918a0;  1 drivers
v0x2b9c690_0 .net *"_s14", 0 0, L_0x2d91a90;  1 drivers
v0x2b9c770_0 .net *"_s16", 0 0, L_0x2d91c40;  1 drivers
v0x2b9c8a0_0 .net *"_s3", 0 0, L_0x2d912a0;  1 drivers
v0x2b9c980_0 .net *"_s5", 0 0, L_0x2d91400;  1 drivers
v0x2b9ca60_0 .net *"_s6", 0 0, L_0x2d91630;  1 drivers
v0x2b9cb40_0 .net "in", 3 0, L_0x2d91d30;  1 drivers
v0x2b9ccb0_0 .net "ors", 1 0, L_0x2d91540;  1 drivers
v0x2b9cd90_0 .net "out", 0 0, L_0x2d91a20;  1 drivers
L_0x2d912a0 .part L_0x2d91d30, 0, 1;
L_0x2d91400 .part L_0x2d91d30, 1, 1;
L_0x2d91540 .concat8 [ 1 1 0 0], L_0x2d911e0, L_0x2d91630;
L_0x2d91740 .part L_0x2d91d30, 2, 1;
L_0x2d918a0 .part L_0x2d91d30, 3, 1;
L_0x2d91a90 .part L_0x2d91540, 0, 1;
L_0x2d91c40 .part L_0x2d91540, 1, 1;
S_0x2b9ceb0 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x2b9bfe0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2d91e60/d .functor OR 1, L_0x2d91ed0, L_0x2d92030, C4<0>, C4<0>;
L_0x2d91e60 .delay 1 (30000,30000,30000) L_0x2d91e60/d;
L_0x2d92260/d .functor OR 1, L_0x2d92370, L_0x2d924d0, C4<0>, C4<0>;
L_0x2d92260 .delay 1 (30000,30000,30000) L_0x2d92260/d;
L_0x2d92650/d .functor OR 1, L_0x2d926c0, L_0x2d92870, C4<0>, C4<0>;
L_0x2d92650 .delay 1 (30000,30000,30000) L_0x2d92650/d;
v0x2b9d070_0 .net *"_s0", 0 0, L_0x2d91e60;  1 drivers
v0x2b9d170_0 .net *"_s10", 0 0, L_0x2d92370;  1 drivers
v0x2b9d250_0 .net *"_s12", 0 0, L_0x2d924d0;  1 drivers
v0x2b9d310_0 .net *"_s14", 0 0, L_0x2d926c0;  1 drivers
v0x2b9d3f0_0 .net *"_s16", 0 0, L_0x2d92870;  1 drivers
v0x2b9d520_0 .net *"_s3", 0 0, L_0x2d91ed0;  1 drivers
v0x2b9d600_0 .net *"_s5", 0 0, L_0x2d92030;  1 drivers
v0x2b9d6e0_0 .net *"_s6", 0 0, L_0x2d92260;  1 drivers
v0x2b9d7c0_0 .net "in", 3 0, L_0x2d92aa0;  1 drivers
v0x2b9d930_0 .net "ors", 1 0, L_0x2d92170;  1 drivers
v0x2b9da10_0 .net "out", 0 0, L_0x2d92650;  1 drivers
L_0x2d91ed0 .part L_0x2d92aa0, 0, 1;
L_0x2d92030 .part L_0x2d92aa0, 1, 1;
L_0x2d92170 .concat8 [ 1 1 0 0], L_0x2d91e60, L_0x2d92260;
L_0x2d92370 .part L_0x2d92aa0, 2, 1;
L_0x2d924d0 .part L_0x2d92aa0, 3, 1;
L_0x2d926c0 .part L_0x2d92170, 0, 1;
L_0x2d92870 .part L_0x2d92170, 1, 1;
S_0x2b9e320 .scope module, "resMux" "unaryMultiplexor" 4 175, 4 69 0, S_0x2b97470;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x2ba3750_0 .net "ands", 7 0, L_0x2d8d100;  1 drivers
v0x2ba3860_0 .net "in", 7 0, L_0x2d8b030;  alias, 1 drivers
v0x2ba3920_0 .net "out", 0 0, L_0x2d8f100;  alias, 1 drivers
v0x2ba39f0_0 .net "sel", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
S_0x2b9e570 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x2b9e320;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x2ba0cb0_0 .net "A", 7 0, L_0x2d8b030;  alias, 1 drivers
v0x2ba0db0_0 .net "B", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
v0x2ba0e70_0 .net *"_s0", 0 0, L_0x2d8b950;  1 drivers
v0x2ba0f30_0 .net *"_s12", 0 0, L_0x2d8c310;  1 drivers
v0x2ba1010_0 .net *"_s16", 0 0, L_0x2d8c670;  1 drivers
v0x2ba1140_0 .net *"_s20", 0 0, L_0x2d8ca40;  1 drivers
v0x2ba1220_0 .net *"_s24", 0 0, L_0x2d8cd70;  1 drivers
v0x2ba1300_0 .net *"_s28", 0 0, L_0x2d8cd00;  1 drivers
v0x2ba13e0_0 .net *"_s4", 0 0, L_0x2d8bcf0;  1 drivers
v0x2ba1550_0 .net *"_s8", 0 0, L_0x2d8c000;  1 drivers
v0x2ba1630_0 .net "out", 7 0, L_0x2d8d100;  alias, 1 drivers
L_0x2d8ba60 .part L_0x2d8b030, 0, 1;
L_0x2d8bc50 .part v0x2cdd2e0_0, 0, 1;
L_0x2d8bdb0 .part L_0x2d8b030, 1, 1;
L_0x2d8bf10 .part v0x2cdd2e0_0, 1, 1;
L_0x2d8c0c0 .part L_0x2d8b030, 2, 1;
L_0x2d8c220 .part v0x2cdd2e0_0, 2, 1;
L_0x2d8c3d0 .part L_0x2d8b030, 3, 1;
L_0x2d8c530 .part v0x2cdd2e0_0, 3, 1;
L_0x2d8c730 .part L_0x2d8b030, 4, 1;
L_0x2d8c9a0 .part v0x2cdd2e0_0, 4, 1;
L_0x2d8cab0 .part L_0x2d8b030, 5, 1;
L_0x2d8cc10 .part v0x2cdd2e0_0, 5, 1;
L_0x2d8ce30 .part L_0x2d8b030, 6, 1;
L_0x2d8cf90 .part v0x2cdd2e0_0, 6, 1;
LS_0x2d8d100_0_0 .concat8 [ 1 1 1 1], L_0x2d8b950, L_0x2d8bcf0, L_0x2d8c000, L_0x2d8c310;
LS_0x2d8d100_0_4 .concat8 [ 1 1 1 1], L_0x2d8c670, L_0x2d8ca40, L_0x2d8cd70, L_0x2d8cd00;
L_0x2d8d100 .concat8 [ 4 4 0 0], LS_0x2d8d100_0_0, LS_0x2d8d100_0_4;
L_0x2d8d4c0 .part L_0x2d8b030, 7, 1;
L_0x2d8d6b0 .part v0x2cdd2e0_0, 7, 1;
S_0x2b9e7b0 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x2b9e570;
 .timescale -9 -12;
P_0x2b9e9c0 .param/l "i" 0 4 54, +C4<00>;
L_0x2d8b950/d .functor AND 1, L_0x2d8ba60, L_0x2d8bc50, C4<1>, C4<1>;
L_0x2d8b950 .delay 1 (30000,30000,30000) L_0x2d8b950/d;
v0x2b9eaa0_0 .net *"_s0", 0 0, L_0x2d8ba60;  1 drivers
v0x2b9eb80_0 .net *"_s1", 0 0, L_0x2d8bc50;  1 drivers
S_0x2b9ec60 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x2b9e570;
 .timescale -9 -12;
P_0x2b9ee70 .param/l "i" 0 4 54, +C4<01>;
L_0x2d8bcf0/d .functor AND 1, L_0x2d8bdb0, L_0x2d8bf10, C4<1>, C4<1>;
L_0x2d8bcf0 .delay 1 (30000,30000,30000) L_0x2d8bcf0/d;
v0x2b9ef30_0 .net *"_s0", 0 0, L_0x2d8bdb0;  1 drivers
v0x2b9f010_0 .net *"_s1", 0 0, L_0x2d8bf10;  1 drivers
S_0x2b9f0f0 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x2b9e570;
 .timescale -9 -12;
P_0x2b9f330 .param/l "i" 0 4 54, +C4<010>;
L_0x2d8c000/d .functor AND 1, L_0x2d8c0c0, L_0x2d8c220, C4<1>, C4<1>;
L_0x2d8c000 .delay 1 (30000,30000,30000) L_0x2d8c000/d;
v0x2b9f3d0_0 .net *"_s0", 0 0, L_0x2d8c0c0;  1 drivers
v0x2b9f4b0_0 .net *"_s1", 0 0, L_0x2d8c220;  1 drivers
S_0x2b9f590 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x2b9e570;
 .timescale -9 -12;
P_0x2b9f7a0 .param/l "i" 0 4 54, +C4<011>;
L_0x2d8c310/d .functor AND 1, L_0x2d8c3d0, L_0x2d8c530, C4<1>, C4<1>;
L_0x2d8c310 .delay 1 (30000,30000,30000) L_0x2d8c310/d;
v0x2b9f860_0 .net *"_s0", 0 0, L_0x2d8c3d0;  1 drivers
v0x2b9f940_0 .net *"_s1", 0 0, L_0x2d8c530;  1 drivers
S_0x2b9fa20 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x2b9e570;
 .timescale -9 -12;
P_0x2b9fc80 .param/l "i" 0 4 54, +C4<0100>;
L_0x2d8c670/d .functor AND 1, L_0x2d8c730, L_0x2d8c9a0, C4<1>, C4<1>;
L_0x2d8c670 .delay 1 (30000,30000,30000) L_0x2d8c670/d;
v0x2b9fd40_0 .net *"_s0", 0 0, L_0x2d8c730;  1 drivers
v0x2b9fe20_0 .net *"_s1", 0 0, L_0x2d8c9a0;  1 drivers
S_0x2b9ff00 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x2b9e570;
 .timescale -9 -12;
P_0x2ba0110 .param/l "i" 0 4 54, +C4<0101>;
L_0x2d8ca40/d .functor AND 1, L_0x2d8cab0, L_0x2d8cc10, C4<1>, C4<1>;
L_0x2d8ca40 .delay 1 (30000,30000,30000) L_0x2d8ca40/d;
v0x2ba01d0_0 .net *"_s0", 0 0, L_0x2d8cab0;  1 drivers
v0x2ba02b0_0 .net *"_s1", 0 0, L_0x2d8cc10;  1 drivers
S_0x2ba0390 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x2b9e570;
 .timescale -9 -12;
P_0x2ba05a0 .param/l "i" 0 4 54, +C4<0110>;
L_0x2d8cd70/d .functor AND 1, L_0x2d8ce30, L_0x2d8cf90, C4<1>, C4<1>;
L_0x2d8cd70 .delay 1 (30000,30000,30000) L_0x2d8cd70/d;
v0x2ba0660_0 .net *"_s0", 0 0, L_0x2d8ce30;  1 drivers
v0x2ba0740_0 .net *"_s1", 0 0, L_0x2d8cf90;  1 drivers
S_0x2ba0820 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x2b9e570;
 .timescale -9 -12;
P_0x2ba0a30 .param/l "i" 0 4 54, +C4<0111>;
L_0x2d8cd00/d .functor AND 1, L_0x2d8d4c0, L_0x2d8d6b0, C4<1>, C4<1>;
L_0x2d8cd00 .delay 1 (30000,30000,30000) L_0x2d8cd00/d;
v0x2ba0af0_0 .net *"_s0", 0 0, L_0x2d8d4c0;  1 drivers
v0x2ba0bd0_0 .net *"_s1", 0 0, L_0x2d8d6b0;  1 drivers
S_0x2ba1790 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x2b9e320;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x2d8f100/d .functor OR 1, L_0x2d8f1c0, L_0x2d8f370, C4<0>, C4<0>;
L_0x2d8f100 .delay 1 (30000,30000,30000) L_0x2d8f100/d;
v0x2ba32e0_0 .net *"_s10", 0 0, L_0x2d8f1c0;  1 drivers
v0x2ba33c0_0 .net *"_s12", 0 0, L_0x2d8f370;  1 drivers
v0x2ba34a0_0 .net "in", 7 0, L_0x2d8d100;  alias, 1 drivers
v0x2ba3570_0 .net "ors", 1 0, L_0x2d8ef20;  1 drivers
v0x2ba3630_0 .net "out", 0 0, L_0x2d8f100;  alias, 1 drivers
L_0x2d8e2f0 .part L_0x2d8d100, 0, 4;
L_0x2d8ef20 .concat8 [ 1 1 0 0], L_0x2d8dfe0, L_0x2d8ec10;
L_0x2d8f060 .part L_0x2d8d100, 4, 4;
L_0x2d8f1c0 .part L_0x2d8ef20, 0, 1;
L_0x2d8f370 .part L_0x2d8ef20, 1, 1;
S_0x2ba1950 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x2ba1790;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2d8d7a0/d .functor OR 1, L_0x2d8d860, L_0x2d8d9c0, C4<0>, C4<0>;
L_0x2d8d7a0 .delay 1 (30000,30000,30000) L_0x2d8d7a0/d;
L_0x2d8dbf0/d .functor OR 1, L_0x2d8dd00, L_0x2d8de60, C4<0>, C4<0>;
L_0x2d8dbf0 .delay 1 (30000,30000,30000) L_0x2d8dbf0/d;
L_0x2d8dfe0/d .functor OR 1, L_0x2d8e050, L_0x2d8e200, C4<0>, C4<0>;
L_0x2d8dfe0 .delay 1 (30000,30000,30000) L_0x2d8dfe0/d;
v0x2ba1ba0_0 .net *"_s0", 0 0, L_0x2d8d7a0;  1 drivers
v0x2ba1ca0_0 .net *"_s10", 0 0, L_0x2d8dd00;  1 drivers
v0x2ba1d80_0 .net *"_s12", 0 0, L_0x2d8de60;  1 drivers
v0x2ba1e40_0 .net *"_s14", 0 0, L_0x2d8e050;  1 drivers
v0x2ba1f20_0 .net *"_s16", 0 0, L_0x2d8e200;  1 drivers
v0x2ba2050_0 .net *"_s3", 0 0, L_0x2d8d860;  1 drivers
v0x2ba2130_0 .net *"_s5", 0 0, L_0x2d8d9c0;  1 drivers
v0x2ba2210_0 .net *"_s6", 0 0, L_0x2d8dbf0;  1 drivers
v0x2ba22f0_0 .net "in", 3 0, L_0x2d8e2f0;  1 drivers
v0x2ba2460_0 .net "ors", 1 0, L_0x2d8db00;  1 drivers
v0x2ba2540_0 .net "out", 0 0, L_0x2d8dfe0;  1 drivers
L_0x2d8d860 .part L_0x2d8e2f0, 0, 1;
L_0x2d8d9c0 .part L_0x2d8e2f0, 1, 1;
L_0x2d8db00 .concat8 [ 1 1 0 0], L_0x2d8d7a0, L_0x2d8dbf0;
L_0x2d8dd00 .part L_0x2d8e2f0, 2, 1;
L_0x2d8de60 .part L_0x2d8e2f0, 3, 1;
L_0x2d8e050 .part L_0x2d8db00, 0, 1;
L_0x2d8e200 .part L_0x2d8db00, 1, 1;
S_0x2ba2660 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x2ba1790;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2d8e420/d .functor OR 1, L_0x2d8e490, L_0x2d8e5f0, C4<0>, C4<0>;
L_0x2d8e420 .delay 1 (30000,30000,30000) L_0x2d8e420/d;
L_0x2d8e820/d .functor OR 1, L_0x2d8e930, L_0x2d8ea90, C4<0>, C4<0>;
L_0x2d8e820 .delay 1 (30000,30000,30000) L_0x2d8e820/d;
L_0x2d8ec10/d .functor OR 1, L_0x2d8ec80, L_0x2d8ee30, C4<0>, C4<0>;
L_0x2d8ec10 .delay 1 (30000,30000,30000) L_0x2d8ec10/d;
v0x2ba2820_0 .net *"_s0", 0 0, L_0x2d8e420;  1 drivers
v0x2ba2920_0 .net *"_s10", 0 0, L_0x2d8e930;  1 drivers
v0x2ba2a00_0 .net *"_s12", 0 0, L_0x2d8ea90;  1 drivers
v0x2ba2ac0_0 .net *"_s14", 0 0, L_0x2d8ec80;  1 drivers
v0x2ba2ba0_0 .net *"_s16", 0 0, L_0x2d8ee30;  1 drivers
v0x2ba2cd0_0 .net *"_s3", 0 0, L_0x2d8e490;  1 drivers
v0x2ba2db0_0 .net *"_s5", 0 0, L_0x2d8e5f0;  1 drivers
v0x2ba2e90_0 .net *"_s6", 0 0, L_0x2d8e820;  1 drivers
v0x2ba2f70_0 .net "in", 3 0, L_0x2d8f060;  1 drivers
v0x2ba30e0_0 .net "ors", 1 0, L_0x2d8e730;  1 drivers
v0x2ba31c0_0 .net "out", 0 0, L_0x2d8ec10;  1 drivers
L_0x2d8e490 .part L_0x2d8f060, 0, 1;
L_0x2d8e5f0 .part L_0x2d8f060, 1, 1;
L_0x2d8e730 .concat8 [ 1 1 0 0], L_0x2d8e420, L_0x2d8e820;
L_0x2d8e930 .part L_0x2d8f060, 2, 1;
L_0x2d8ea90 .part L_0x2d8f060, 3, 1;
L_0x2d8ec80 .part L_0x2d8e730, 0, 1;
L_0x2d8ee30 .part L_0x2d8e730, 1, 1;
S_0x2ba3ad0 .scope module, "sltGate" "slt" 4 164, 4 101 0, S_0x2b97470;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x2d89f30/d .functor XNOR 1, L_0x2d92fa0, L_0x2d93100, C4<0>, C4<0>;
L_0x2d89f30 .delay 1 (20000,20000,20000) L_0x2d89f30/d;
L_0x2d8a0b0/d .functor AND 1, L_0x2d92fa0, L_0x2d88c80, C4<1>, C4<1>;
L_0x2d8a0b0 .delay 1 (30000,30000,30000) L_0x2d8a0b0/d;
L_0x2d8a210/d .functor AND 1, L_0x2d89f30, L_0x2d88af0, C4<1>, C4<1>;
L_0x2d8a210 .delay 1 (30000,30000,30000) L_0x2d8a210/d;
L_0x2d8a320/d .functor OR 1, L_0x2d8a210, L_0x2d8a0b0, C4<0>, C4<0>;
L_0x2d8a320 .delay 1 (30000,30000,30000) L_0x2d8a320/d;
v0x2ba3d80_0 .net "a", 0 0, L_0x2d92fa0;  alias, 1 drivers
v0x2ba3e70_0 .net "a_", 0 0, L_0x2d33f60;  alias, 1 drivers
v0x2ba3f30_0 .net "b", 0 0, L_0x2d93100;  alias, 1 drivers
v0x2ba4020_0 .net "b_", 0 0, L_0x2d88c80;  alias, 1 drivers
v0x2ba40c0_0 .net "carryin", 0 0, L_0x2d88af0;  alias, 1 drivers
v0x2ba4200_0 .net "eq", 0 0, L_0x2d89f30;  1 drivers
v0x2ba42c0_0 .net "lt", 0 0, L_0x2d8a0b0;  1 drivers
v0x2ba4380_0 .net "out", 0 0, L_0x2d8a320;  1 drivers
v0x2ba4440_0 .net "w0", 0 0, L_0x2d8a210;  1 drivers
S_0x2ba4690 .scope module, "sub" "fullAdder" 4 158, 4 85 0, S_0x2b97470;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x2d89b10/d .functor OR 1, L_0x2d89610, L_0x2ba58f0, C4<0>, C4<0>;
L_0x2d89b10 .delay 1 (30000,30000,30000) L_0x2d89b10/d;
v0x2ba5480_0 .net "a", 0 0, L_0x2d92fa0;  alias, 1 drivers
v0x2ba55d0_0 .net "b", 0 0, L_0x2d88c80;  alias, 1 drivers
v0x2ba5690_0 .net "c1", 0 0, L_0x2d89610;  1 drivers
v0x2ba5730_0 .net "c2", 0 0, L_0x2ba58f0;  1 drivers
v0x2ba5800_0 .net "carryin", 0 0, L_0x2d88af0;  alias, 1 drivers
v0x2ba5980_0 .net "carryout", 0 0, L_0x2d89b10;  1 drivers
v0x2ba5a20_0 .net "s1", 0 0, L_0x2d89550;  1 drivers
v0x2ba5ac0_0 .net "sum", 0 0, L_0x2d89770;  1 drivers
S_0x2ba48e0 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x2ba4690;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2d89550/d .functor XOR 1, L_0x2d92fa0, L_0x2d88c80, C4<0>, C4<0>;
L_0x2d89550 .delay 1 (30000,30000,30000) L_0x2d89550/d;
L_0x2d89610/d .functor AND 1, L_0x2d92fa0, L_0x2d88c80, C4<1>, C4<1>;
L_0x2d89610 .delay 1 (30000,30000,30000) L_0x2d89610/d;
v0x2ba4b40_0 .net "a", 0 0, L_0x2d92fa0;  alias, 1 drivers
v0x2ba4c00_0 .net "b", 0 0, L_0x2d88c80;  alias, 1 drivers
v0x2ba4cc0_0 .net "carryout", 0 0, L_0x2d89610;  alias, 1 drivers
v0x2ba4d60_0 .net "sum", 0 0, L_0x2d89550;  alias, 1 drivers
S_0x2ba4e90 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x2ba4690;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2d89770/d .functor XOR 1, L_0x2d89550, L_0x2d88af0, C4<0>, C4<0>;
L_0x2d89770 .delay 1 (30000,30000,30000) L_0x2d89770/d;
L_0x2ba58f0/d .functor AND 1, L_0x2d89550, L_0x2d88af0, C4<1>, C4<1>;
L_0x2ba58f0 .delay 1 (30000,30000,30000) L_0x2ba58f0/d;
v0x2ba50f0_0 .net "a", 0 0, L_0x2d89550;  alias, 1 drivers
v0x2ba51c0_0 .net "b", 0 0, L_0x2d88af0;  alias, 1 drivers
v0x2ba5260_0 .net "carryout", 0 0, L_0x2ba58f0;  alias, 1 drivers
v0x2ba5330_0 .net "sum", 0 0, L_0x2d89770;  alias, 1 drivers
S_0x2ba7b50 .scope generate, "genblk2" "genblk2" 3 49, 3 49 0, S_0x2b97100;
 .timescale -9 -12;
L_0x2ac6110ba1e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110ba230 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d8b3c0/d .functor OR 1, L_0x2ac6110ba1e8, L_0x2ac6110ba230, C4<0>, C4<0>;
L_0x2d8b3c0 .delay 1 (30000,30000,30000) L_0x2d8b3c0/d;
v0x2ba7d40_0 .net/2u *"_s0", 0 0, L_0x2ac6110ba1e8;  1 drivers
v0x2ba7e20_0 .net/2u *"_s2", 0 0, L_0x2ac6110ba230;  1 drivers
S_0x2ba7f00 .scope generate, "alu_slices[17]" "alu_slices[17]" 3 39, 3 39 0, S_0x26b20c0;
 .timescale -9 -12;
P_0x2ba8110 .param/l "i" 0 3 39, +C4<010001>;
S_0x2ba81d0 .scope module, "alu1_inst" "alu1" 3 40, 4 142 0, S_0x2ba7f00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x2d93340/d .functor NOT 1, L_0x2d9d7b0, C4<0>, C4<0>, C4<0>;
L_0x2d93340 .delay 1 (10000,10000,10000) L_0x2d93340/d;
L_0x2d93400/d .functor NOT 1, L_0x2d931a0, C4<0>, C4<0>, C4<0>;
L_0x2d93400 .delay 1 (10000,10000,10000) L_0x2d93400/d;
L_0x2d94400/d .functor XOR 1, L_0x2d9d7b0, L_0x2d931a0, C4<0>, C4<0>;
L_0x2d94400 .delay 1 (30000,30000,30000) L_0x2d94400/d;
L_0x2ac6110ba278 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110ba2c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d944c0/d .functor OR 1, L_0x2ac6110ba278, L_0x2ac6110ba2c0, C4<0>, C4<0>;
L_0x2d944c0 .delay 1 (30000,30000,30000) L_0x2d944c0/d;
L_0x2ac6110ba308 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110ba350 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d94c60/d .functor OR 1, L_0x2ac6110ba308, L_0x2ac6110ba350, C4<0>, C4<0>;
L_0x2d94c60 .delay 1 (30000,30000,30000) L_0x2d94c60/d;
L_0x2d94e60/d .functor AND 1, L_0x2d9d7b0, L_0x2d931a0, C4<1>, C4<1>;
L_0x2d94e60 .delay 1 (30000,30000,30000) L_0x2d94e60/d;
L_0x2ac6110ba398 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110ba3e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d94f20/d .functor OR 1, L_0x2ac6110ba398, L_0x2ac6110ba3e0, C4<0>, C4<0>;
L_0x2d94f20 .delay 1 (30000,30000,30000) L_0x2d94f20/d;
L_0x2d95120/d .functor NAND 1, L_0x2d9d7b0, L_0x2d931a0, C4<1>, C4<1>;
L_0x2d95120 .delay 1 (20000,20000,20000) L_0x2d95120/d;
L_0x2ac6110ba428 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110ba470 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d95230/d .functor OR 1, L_0x2ac6110ba428, L_0x2ac6110ba470, C4<0>, C4<0>;
L_0x2d95230 .delay 1 (30000,30000,30000) L_0x2d95230/d;
L_0x2d953e0/d .functor NOR 1, L_0x2d9d7b0, L_0x2d931a0, C4<0>, C4<0>;
L_0x2d953e0 .delay 1 (20000,20000,20000) L_0x2d953e0/d;
L_0x2ac6110ba4b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110ba500 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d956b0/d .functor OR 1, L_0x2ac6110ba4b8, L_0x2ac6110ba500, C4<0>, C4<0>;
L_0x2d956b0 .delay 1 (30000,30000,30000) L_0x2d956b0/d;
L_0x2d95ab0/d .functor OR 1, L_0x2d9d7b0, L_0x2d931a0, C4<0>, C4<0>;
L_0x2d95ab0 .delay 1 (30000,30000,30000) L_0x2d95ab0/d;
L_0x2ac6110ba548 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110ba590 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d95f50/d .functor OR 1, L_0x2ac6110ba548, L_0x2ac6110ba590, C4<0>, C4<0>;
L_0x2d95f50 .delay 1 (30000,30000,30000) L_0x2d95f50/d;
L_0x2d9d6b0/d .functor NOT 1, L_0x2d99910, C4<0>, C4<0>, C4<0>;
L_0x2d9d6b0 .delay 1 (10000,10000,10000) L_0x2d9d6b0/d;
v0x2bb6900_0 .net "A", 0 0, L_0x2d9d7b0;  1 drivers
v0x2bb69c0_0 .net "A_", 0 0, L_0x2d93340;  1 drivers
v0x2bb6a80_0 .net "B", 0 0, L_0x2d931a0;  1 drivers
v0x2bb6b50_0 .net "B_", 0 0, L_0x2d93400;  1 drivers
v0x2bb6bf0_0 .net *"_s11", 0 0, L_0x2d944c0;  1 drivers
v0x2bb6ce0_0 .net/2s *"_s13", 0 0, L_0x2ac6110ba278;  1 drivers
v0x2bb6da0_0 .net/2s *"_s15", 0 0, L_0x2ac6110ba2c0;  1 drivers
v0x2bb6e80_0 .net *"_s19", 0 0, L_0x2d94c60;  1 drivers
v0x2bb6f60_0 .net/2s *"_s21", 0 0, L_0x2ac6110ba308;  1 drivers
v0x2bb70d0_0 .net/2s *"_s23", 0 0, L_0x2ac6110ba350;  1 drivers
v0x2bb71b0_0 .net *"_s25", 0 0, L_0x2d94e60;  1 drivers
v0x2bb7290_0 .net *"_s28", 0 0, L_0x2d94f20;  1 drivers
v0x2bb7370_0 .net/2s *"_s30", 0 0, L_0x2ac6110ba398;  1 drivers
v0x2bb7450_0 .net/2s *"_s32", 0 0, L_0x2ac6110ba3e0;  1 drivers
v0x2bb7530_0 .net *"_s34", 0 0, L_0x2d95120;  1 drivers
v0x2bb7610_0 .net *"_s37", 0 0, L_0x2d95230;  1 drivers
v0x2bb76f0_0 .net/2s *"_s39", 0 0, L_0x2ac6110ba428;  1 drivers
v0x2bb78a0_0 .net/2s *"_s41", 0 0, L_0x2ac6110ba470;  1 drivers
v0x2bb7940_0 .net *"_s43", 0 0, L_0x2d953e0;  1 drivers
v0x2bb7a20_0 .net *"_s46", 0 0, L_0x2d956b0;  1 drivers
v0x2bb7b00_0 .net/2s *"_s48", 0 0, L_0x2ac6110ba4b8;  1 drivers
v0x2bb7be0_0 .net/2s *"_s50", 0 0, L_0x2ac6110ba500;  1 drivers
v0x2bb7cc0_0 .net *"_s52", 0 0, L_0x2d95ab0;  1 drivers
v0x2bb7da0_0 .net *"_s56", 0 0, L_0x2d95f50;  1 drivers
v0x2bb7e80_0 .net/2s *"_s59", 0 0, L_0x2ac6110ba548;  1 drivers
v0x2bb7f60_0 .net/2s *"_s61", 0 0, L_0x2ac6110ba590;  1 drivers
v0x2bb8040_0 .net *"_s8", 0 0, L_0x2d94400;  1 drivers
v0x2bb8120_0 .net "carryin", 0 0, L_0x2d93240;  1 drivers
v0x2bb81c0_0 .net "carryout", 0 0, L_0x2d9d350;  1 drivers
v0x2bb8260_0 .net "carryouts", 7 0, L_0x2d95bc0;  1 drivers
v0x2bb8370_0 .net "command", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
v0x2bb8430_0 .net "result", 0 0, L_0x2d99910;  1 drivers
v0x2bb8520_0 .net "results", 7 0, L_0x2d95880;  1 drivers
v0x2bb7800_0 .net "zero", 0 0, L_0x2d9d6b0;  1 drivers
LS_0x2d95880_0_0 .concat8 [ 1 1 1 1], L_0x2d93920, L_0x2d93f50, L_0x2d94400, L_0x2d94c60;
LS_0x2d95880_0_4 .concat8 [ 1 1 1 1], L_0x2d94e60, L_0x2d95120, L_0x2d953e0, L_0x2d95ab0;
L_0x2d95880 .concat8 [ 4 4 0 0], LS_0x2d95880_0_0, LS_0x2d95880_0_4;
LS_0x2d95bc0_0_0 .concat8 [ 1 1 1 1], L_0x2d93bd0, L_0x2d942a0, L_0x2d944c0, L_0x2d94ab0;
LS_0x2d95bc0_0_4 .concat8 [ 1 1 1 1], L_0x2d94f20, L_0x2d95230, L_0x2d956b0, L_0x2d95f50;
L_0x2d95bc0 .concat8 [ 4 4 0 0], LS_0x2d95bc0_0_0, LS_0x2d95bc0_0_4;
S_0x2ba8450 .scope module, "adder" "fullAdder" 4 157, 4 85 0, S_0x2ba81d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x2d93bd0/d .functor OR 1, L_0x2d936b0, L_0x2d93a70, C4<0>, C4<0>;
L_0x2d93bd0 .delay 1 (30000,30000,30000) L_0x2d93bd0/d;
v0x2ba9280_0 .net "a", 0 0, L_0x2d9d7b0;  alias, 1 drivers
v0x2ba9340_0 .net "b", 0 0, L_0x2d931a0;  alias, 1 drivers
v0x2ba9410_0 .net "c1", 0 0, L_0x2d936b0;  1 drivers
v0x2ba9510_0 .net "c2", 0 0, L_0x2d93a70;  1 drivers
v0x2ba95e0_0 .net "carryin", 0 0, L_0x2d93240;  alias, 1 drivers
v0x2ba96d0_0 .net "carryout", 0 0, L_0x2d93bd0;  1 drivers
v0x2ba9770_0 .net "s1", 0 0, L_0x2d935f0;  1 drivers
v0x2ba9860_0 .net "sum", 0 0, L_0x2d93920;  1 drivers
S_0x2ba86c0 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x2ba8450;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2d935f0/d .functor XOR 1, L_0x2d9d7b0, L_0x2d931a0, C4<0>, C4<0>;
L_0x2d935f0 .delay 1 (30000,30000,30000) L_0x2d935f0/d;
L_0x2d936b0/d .functor AND 1, L_0x2d9d7b0, L_0x2d931a0, C4<1>, C4<1>;
L_0x2d936b0 .delay 1 (30000,30000,30000) L_0x2d936b0/d;
v0x2ba8920_0 .net "a", 0 0, L_0x2d9d7b0;  alias, 1 drivers
v0x2ba8a00_0 .net "b", 0 0, L_0x2d931a0;  alias, 1 drivers
v0x2ba8ac0_0 .net "carryout", 0 0, L_0x2d936b0;  alias, 1 drivers
v0x2ba8b60_0 .net "sum", 0 0, L_0x2d935f0;  alias, 1 drivers
S_0x2ba8ca0 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x2ba8450;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2d93920/d .functor XOR 1, L_0x2d935f0, L_0x2d93240, C4<0>, C4<0>;
L_0x2d93920 .delay 1 (30000,30000,30000) L_0x2d93920/d;
L_0x2d93a70/d .functor AND 1, L_0x2d935f0, L_0x2d93240, C4<1>, C4<1>;
L_0x2d93a70 .delay 1 (30000,30000,30000) L_0x2d93a70/d;
v0x2ba8f00_0 .net "a", 0 0, L_0x2d935f0;  alias, 1 drivers
v0x2ba8fa0_0 .net "b", 0 0, L_0x2d93240;  alias, 1 drivers
v0x2ba9040_0 .net "carryout", 0 0, L_0x2d93a70;  alias, 1 drivers
v0x2ba9110_0 .net "sum", 0 0, L_0x2d93920;  alias, 1 drivers
S_0x2ba9930 .scope module, "cMux" "unaryMultiplexor" 4 176, 4 69 0, S_0x2ba81d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x2baed20_0 .net "ands", 7 0, L_0x2d9b350;  1 drivers
v0x2baee30_0 .net "in", 7 0, L_0x2d95bc0;  alias, 1 drivers
v0x2baeef0_0 .net "out", 0 0, L_0x2d9d350;  alias, 1 drivers
v0x2baefc0_0 .net "sel", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
S_0x2ba9b50 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x2ba9930;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x2bac280_0 .net "A", 7 0, L_0x2d95bc0;  alias, 1 drivers
v0x2bac380_0 .net "B", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
v0x2bac440_0 .net *"_s0", 0 0, L_0x2d99c70;  1 drivers
v0x2bac500_0 .net *"_s12", 0 0, L_0x2d9a5e0;  1 drivers
v0x2bac5e0_0 .net *"_s16", 0 0, L_0x2d9a940;  1 drivers
v0x2bac710_0 .net *"_s20", 0 0, L_0x2d9ad10;  1 drivers
v0x2bac7f0_0 .net *"_s24", 0 0, L_0x2d9b040;  1 drivers
v0x2bac8d0_0 .net *"_s28", 0 0, L_0x2d9afd0;  1 drivers
v0x2bac9b0_0 .net *"_s4", 0 0, L_0x2d99fc0;  1 drivers
v0x2bacb20_0 .net *"_s8", 0 0, L_0x2d9a2d0;  1 drivers
v0x2bacc00_0 .net "out", 7 0, L_0x2d9b350;  alias, 1 drivers
L_0x2d99d30 .part L_0x2d95bc0, 0, 1;
L_0x2d99f20 .part v0x2cdd2e0_0, 0, 1;
L_0x2d9a080 .part L_0x2d95bc0, 1, 1;
L_0x2d9a1e0 .part v0x2cdd2e0_0, 1, 1;
L_0x2d9a390 .part L_0x2d95bc0, 2, 1;
L_0x2d9a4f0 .part v0x2cdd2e0_0, 2, 1;
L_0x2d9a6a0 .part L_0x2d95bc0, 3, 1;
L_0x2d9a800 .part v0x2cdd2e0_0, 3, 1;
L_0x2d9aa00 .part L_0x2d95bc0, 4, 1;
L_0x2d9ac70 .part v0x2cdd2e0_0, 4, 1;
L_0x2d9ad80 .part L_0x2d95bc0, 5, 1;
L_0x2d9aee0 .part v0x2cdd2e0_0, 5, 1;
L_0x2d9b100 .part L_0x2d95bc0, 6, 1;
L_0x2d9b260 .part v0x2cdd2e0_0, 6, 1;
LS_0x2d9b350_0_0 .concat8 [ 1 1 1 1], L_0x2d99c70, L_0x2d99fc0, L_0x2d9a2d0, L_0x2d9a5e0;
LS_0x2d9b350_0_4 .concat8 [ 1 1 1 1], L_0x2d9a940, L_0x2d9ad10, L_0x2d9b040, L_0x2d9afd0;
L_0x2d9b350 .concat8 [ 4 4 0 0], LS_0x2d9b350_0_0, LS_0x2d9b350_0_4;
L_0x2d9b710 .part L_0x2d95bc0, 7, 1;
L_0x2d9b900 .part v0x2cdd2e0_0, 7, 1;
S_0x2ba9db0 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x2ba9b50;
 .timescale -9 -12;
P_0x2ba9fc0 .param/l "i" 0 4 54, +C4<00>;
L_0x2d99c70/d .functor AND 1, L_0x2d99d30, L_0x2d99f20, C4<1>, C4<1>;
L_0x2d99c70 .delay 1 (30000,30000,30000) L_0x2d99c70/d;
v0x2baa0a0_0 .net *"_s0", 0 0, L_0x2d99d30;  1 drivers
v0x2baa180_0 .net *"_s1", 0 0, L_0x2d99f20;  1 drivers
S_0x2baa260 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x2ba9b50;
 .timescale -9 -12;
P_0x2baa470 .param/l "i" 0 4 54, +C4<01>;
L_0x2d99fc0/d .functor AND 1, L_0x2d9a080, L_0x2d9a1e0, C4<1>, C4<1>;
L_0x2d99fc0 .delay 1 (30000,30000,30000) L_0x2d99fc0/d;
v0x2baa530_0 .net *"_s0", 0 0, L_0x2d9a080;  1 drivers
v0x2baa610_0 .net *"_s1", 0 0, L_0x2d9a1e0;  1 drivers
S_0x2baa6f0 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x2ba9b50;
 .timescale -9 -12;
P_0x2baa900 .param/l "i" 0 4 54, +C4<010>;
L_0x2d9a2d0/d .functor AND 1, L_0x2d9a390, L_0x2d9a4f0, C4<1>, C4<1>;
L_0x2d9a2d0 .delay 1 (30000,30000,30000) L_0x2d9a2d0/d;
v0x2baa9a0_0 .net *"_s0", 0 0, L_0x2d9a390;  1 drivers
v0x2baaa80_0 .net *"_s1", 0 0, L_0x2d9a4f0;  1 drivers
S_0x2baab60 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x2ba9b50;
 .timescale -9 -12;
P_0x2baad70 .param/l "i" 0 4 54, +C4<011>;
L_0x2d9a5e0/d .functor AND 1, L_0x2d9a6a0, L_0x2d9a800, C4<1>, C4<1>;
L_0x2d9a5e0 .delay 1 (30000,30000,30000) L_0x2d9a5e0/d;
v0x2baae30_0 .net *"_s0", 0 0, L_0x2d9a6a0;  1 drivers
v0x2baaf10_0 .net *"_s1", 0 0, L_0x2d9a800;  1 drivers
S_0x2baaff0 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x2ba9b50;
 .timescale -9 -12;
P_0x2bab250 .param/l "i" 0 4 54, +C4<0100>;
L_0x2d9a940/d .functor AND 1, L_0x2d9aa00, L_0x2d9ac70, C4<1>, C4<1>;
L_0x2d9a940 .delay 1 (30000,30000,30000) L_0x2d9a940/d;
v0x2bab310_0 .net *"_s0", 0 0, L_0x2d9aa00;  1 drivers
v0x2bab3f0_0 .net *"_s1", 0 0, L_0x2d9ac70;  1 drivers
S_0x2bab4d0 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x2ba9b50;
 .timescale -9 -12;
P_0x2bab6e0 .param/l "i" 0 4 54, +C4<0101>;
L_0x2d9ad10/d .functor AND 1, L_0x2d9ad80, L_0x2d9aee0, C4<1>, C4<1>;
L_0x2d9ad10 .delay 1 (30000,30000,30000) L_0x2d9ad10/d;
v0x2bab7a0_0 .net *"_s0", 0 0, L_0x2d9ad80;  1 drivers
v0x2bab880_0 .net *"_s1", 0 0, L_0x2d9aee0;  1 drivers
S_0x2bab960 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x2ba9b50;
 .timescale -9 -12;
P_0x2babb70 .param/l "i" 0 4 54, +C4<0110>;
L_0x2d9b040/d .functor AND 1, L_0x2d9b100, L_0x2d9b260, C4<1>, C4<1>;
L_0x2d9b040 .delay 1 (30000,30000,30000) L_0x2d9b040/d;
v0x2babc30_0 .net *"_s0", 0 0, L_0x2d9b100;  1 drivers
v0x2babd10_0 .net *"_s1", 0 0, L_0x2d9b260;  1 drivers
S_0x2babdf0 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x2ba9b50;
 .timescale -9 -12;
P_0x2bac000 .param/l "i" 0 4 54, +C4<0111>;
L_0x2d9afd0/d .functor AND 1, L_0x2d9b710, L_0x2d9b900, C4<1>, C4<1>;
L_0x2d9afd0 .delay 1 (30000,30000,30000) L_0x2d9afd0/d;
v0x2bac0c0_0 .net *"_s0", 0 0, L_0x2d9b710;  1 drivers
v0x2bac1a0_0 .net *"_s1", 0 0, L_0x2d9b900;  1 drivers
S_0x2bacd60 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x2ba9930;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x2d9d350/d .functor OR 1, L_0x2d9d410, L_0x2d9d5c0, C4<0>, C4<0>;
L_0x2d9d350 .delay 1 (30000,30000,30000) L_0x2d9d350/d;
v0x2bae8b0_0 .net *"_s10", 0 0, L_0x2d9d410;  1 drivers
v0x2bae990_0 .net *"_s12", 0 0, L_0x2d9d5c0;  1 drivers
v0x2baea70_0 .net "in", 7 0, L_0x2d9b350;  alias, 1 drivers
v0x2baeb40_0 .net "ors", 1 0, L_0x2d9d170;  1 drivers
v0x2baec00_0 .net "out", 0 0, L_0x2d9d350;  alias, 1 drivers
L_0x2d9c540 .part L_0x2d9b350, 0, 4;
L_0x2d9d170 .concat8 [ 1 1 0 0], L_0x2d9c230, L_0x2d9ce60;
L_0x2d9d2b0 .part L_0x2d9b350, 4, 4;
L_0x2d9d410 .part L_0x2d9d170, 0, 1;
L_0x2d9d5c0 .part L_0x2d9d170, 1, 1;
S_0x2bacf20 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x2bacd60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2d9b9f0/d .functor OR 1, L_0x2d9bab0, L_0x2d9bc10, C4<0>, C4<0>;
L_0x2d9b9f0 .delay 1 (30000,30000,30000) L_0x2d9b9f0/d;
L_0x2d9be40/d .functor OR 1, L_0x2d9bf50, L_0x2d9c0b0, C4<0>, C4<0>;
L_0x2d9be40 .delay 1 (30000,30000,30000) L_0x2d9be40/d;
L_0x2d9c230/d .functor OR 1, L_0x2d9c2a0, L_0x2d9c450, C4<0>, C4<0>;
L_0x2d9c230 .delay 1 (30000,30000,30000) L_0x2d9c230/d;
v0x2bad170_0 .net *"_s0", 0 0, L_0x2d9b9f0;  1 drivers
v0x2bad270_0 .net *"_s10", 0 0, L_0x2d9bf50;  1 drivers
v0x2bad350_0 .net *"_s12", 0 0, L_0x2d9c0b0;  1 drivers
v0x2bad410_0 .net *"_s14", 0 0, L_0x2d9c2a0;  1 drivers
v0x2bad4f0_0 .net *"_s16", 0 0, L_0x2d9c450;  1 drivers
v0x2bad620_0 .net *"_s3", 0 0, L_0x2d9bab0;  1 drivers
v0x2bad700_0 .net *"_s5", 0 0, L_0x2d9bc10;  1 drivers
v0x2bad7e0_0 .net *"_s6", 0 0, L_0x2d9be40;  1 drivers
v0x2bad8c0_0 .net "in", 3 0, L_0x2d9c540;  1 drivers
v0x2bada30_0 .net "ors", 1 0, L_0x2d9bd50;  1 drivers
v0x2badb10_0 .net "out", 0 0, L_0x2d9c230;  1 drivers
L_0x2d9bab0 .part L_0x2d9c540, 0, 1;
L_0x2d9bc10 .part L_0x2d9c540, 1, 1;
L_0x2d9bd50 .concat8 [ 1 1 0 0], L_0x2d9b9f0, L_0x2d9be40;
L_0x2d9bf50 .part L_0x2d9c540, 2, 1;
L_0x2d9c0b0 .part L_0x2d9c540, 3, 1;
L_0x2d9c2a0 .part L_0x2d9bd50, 0, 1;
L_0x2d9c450 .part L_0x2d9bd50, 1, 1;
S_0x2badc30 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x2bacd60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2d9c670/d .functor OR 1, L_0x2d9c6e0, L_0x2d9c840, C4<0>, C4<0>;
L_0x2d9c670 .delay 1 (30000,30000,30000) L_0x2d9c670/d;
L_0x2d9ca70/d .functor OR 1, L_0x2d9cb80, L_0x2d9cce0, C4<0>, C4<0>;
L_0x2d9ca70 .delay 1 (30000,30000,30000) L_0x2d9ca70/d;
L_0x2d9ce60/d .functor OR 1, L_0x2d9ced0, L_0x2d9d080, C4<0>, C4<0>;
L_0x2d9ce60 .delay 1 (30000,30000,30000) L_0x2d9ce60/d;
v0x2baddf0_0 .net *"_s0", 0 0, L_0x2d9c670;  1 drivers
v0x2badef0_0 .net *"_s10", 0 0, L_0x2d9cb80;  1 drivers
v0x2badfd0_0 .net *"_s12", 0 0, L_0x2d9cce0;  1 drivers
v0x2bae090_0 .net *"_s14", 0 0, L_0x2d9ced0;  1 drivers
v0x2bae170_0 .net *"_s16", 0 0, L_0x2d9d080;  1 drivers
v0x2bae2a0_0 .net *"_s3", 0 0, L_0x2d9c6e0;  1 drivers
v0x2bae380_0 .net *"_s5", 0 0, L_0x2d9c840;  1 drivers
v0x2bae460_0 .net *"_s6", 0 0, L_0x2d9ca70;  1 drivers
v0x2bae540_0 .net "in", 3 0, L_0x2d9d2b0;  1 drivers
v0x2bae6b0_0 .net "ors", 1 0, L_0x2d9c980;  1 drivers
v0x2bae790_0 .net "out", 0 0, L_0x2d9ce60;  1 drivers
L_0x2d9c6e0 .part L_0x2d9d2b0, 0, 1;
L_0x2d9c840 .part L_0x2d9d2b0, 1, 1;
L_0x2d9c980 .concat8 [ 1 1 0 0], L_0x2d9c670, L_0x2d9ca70;
L_0x2d9cb80 .part L_0x2d9d2b0, 2, 1;
L_0x2d9cce0 .part L_0x2d9d2b0, 3, 1;
L_0x2d9ced0 .part L_0x2d9c980, 0, 1;
L_0x2d9d080 .part L_0x2d9c980, 1, 1;
S_0x2baf0a0 .scope module, "resMux" "unaryMultiplexor" 4 175, 4 69 0, S_0x2ba81d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x2bb44d0_0 .net "ands", 7 0, L_0x2d97910;  1 drivers
v0x2bb45e0_0 .net "in", 7 0, L_0x2d95880;  alias, 1 drivers
v0x2bb46a0_0 .net "out", 0 0, L_0x2d99910;  alias, 1 drivers
v0x2bb4770_0 .net "sel", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
S_0x2baf2f0 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x2baf0a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x2bb1a30_0 .net "A", 7 0, L_0x2d95880;  alias, 1 drivers
v0x2bb1b30_0 .net "B", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
v0x2bb1bf0_0 .net *"_s0", 0 0, L_0x2d96100;  1 drivers
v0x2bb1cb0_0 .net *"_s12", 0 0, L_0x2d96ac0;  1 drivers
v0x2bb1d90_0 .net *"_s16", 0 0, L_0x2d96e20;  1 drivers
v0x2bb1ec0_0 .net *"_s20", 0 0, L_0x2d97250;  1 drivers
v0x2bb1fa0_0 .net *"_s24", 0 0, L_0x2d97580;  1 drivers
v0x2bb2080_0 .net *"_s28", 0 0, L_0x2d97510;  1 drivers
v0x2bb2160_0 .net *"_s4", 0 0, L_0x2d964a0;  1 drivers
v0x2bb22d0_0 .net *"_s8", 0 0, L_0x2d967b0;  1 drivers
v0x2bb23b0_0 .net "out", 7 0, L_0x2d97910;  alias, 1 drivers
L_0x2d96210 .part L_0x2d95880, 0, 1;
L_0x2d96400 .part v0x2cdd2e0_0, 0, 1;
L_0x2d96560 .part L_0x2d95880, 1, 1;
L_0x2d966c0 .part v0x2cdd2e0_0, 1, 1;
L_0x2d96870 .part L_0x2d95880, 2, 1;
L_0x2d969d0 .part v0x2cdd2e0_0, 2, 1;
L_0x2d96b80 .part L_0x2d95880, 3, 1;
L_0x2d96ce0 .part v0x2cdd2e0_0, 3, 1;
L_0x2d96ee0 .part L_0x2d95880, 4, 1;
L_0x2d97150 .part v0x2cdd2e0_0, 4, 1;
L_0x2d972c0 .part L_0x2d95880, 5, 1;
L_0x2d97420 .part v0x2cdd2e0_0, 5, 1;
L_0x2d97640 .part L_0x2d95880, 6, 1;
L_0x2d977a0 .part v0x2cdd2e0_0, 6, 1;
LS_0x2d97910_0_0 .concat8 [ 1 1 1 1], L_0x2d96100, L_0x2d964a0, L_0x2d967b0, L_0x2d96ac0;
LS_0x2d97910_0_4 .concat8 [ 1 1 1 1], L_0x2d96e20, L_0x2d97250, L_0x2d97580, L_0x2d97510;
L_0x2d97910 .concat8 [ 4 4 0 0], LS_0x2d97910_0_0, LS_0x2d97910_0_4;
L_0x2d97cd0 .part L_0x2d95880, 7, 1;
L_0x2d97ec0 .part v0x2cdd2e0_0, 7, 1;
S_0x2baf530 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x2baf2f0;
 .timescale -9 -12;
P_0x2baf740 .param/l "i" 0 4 54, +C4<00>;
L_0x2d96100/d .functor AND 1, L_0x2d96210, L_0x2d96400, C4<1>, C4<1>;
L_0x2d96100 .delay 1 (30000,30000,30000) L_0x2d96100/d;
v0x2baf820_0 .net *"_s0", 0 0, L_0x2d96210;  1 drivers
v0x2baf900_0 .net *"_s1", 0 0, L_0x2d96400;  1 drivers
S_0x2baf9e0 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x2baf2f0;
 .timescale -9 -12;
P_0x2bafbf0 .param/l "i" 0 4 54, +C4<01>;
L_0x2d964a0/d .functor AND 1, L_0x2d96560, L_0x2d966c0, C4<1>, C4<1>;
L_0x2d964a0 .delay 1 (30000,30000,30000) L_0x2d964a0/d;
v0x2bafcb0_0 .net *"_s0", 0 0, L_0x2d96560;  1 drivers
v0x2bafd90_0 .net *"_s1", 0 0, L_0x2d966c0;  1 drivers
S_0x2bafe70 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x2baf2f0;
 .timescale -9 -12;
P_0x2bb00b0 .param/l "i" 0 4 54, +C4<010>;
L_0x2d967b0/d .functor AND 1, L_0x2d96870, L_0x2d969d0, C4<1>, C4<1>;
L_0x2d967b0 .delay 1 (30000,30000,30000) L_0x2d967b0/d;
v0x2bb0150_0 .net *"_s0", 0 0, L_0x2d96870;  1 drivers
v0x2bb0230_0 .net *"_s1", 0 0, L_0x2d969d0;  1 drivers
S_0x2bb0310 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x2baf2f0;
 .timescale -9 -12;
P_0x2bb0520 .param/l "i" 0 4 54, +C4<011>;
L_0x2d96ac0/d .functor AND 1, L_0x2d96b80, L_0x2d96ce0, C4<1>, C4<1>;
L_0x2d96ac0 .delay 1 (30000,30000,30000) L_0x2d96ac0/d;
v0x2bb05e0_0 .net *"_s0", 0 0, L_0x2d96b80;  1 drivers
v0x2bb06c0_0 .net *"_s1", 0 0, L_0x2d96ce0;  1 drivers
S_0x2bb07a0 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x2baf2f0;
 .timescale -9 -12;
P_0x2bb0a00 .param/l "i" 0 4 54, +C4<0100>;
L_0x2d96e20/d .functor AND 1, L_0x2d96ee0, L_0x2d97150, C4<1>, C4<1>;
L_0x2d96e20 .delay 1 (30000,30000,30000) L_0x2d96e20/d;
v0x2bb0ac0_0 .net *"_s0", 0 0, L_0x2d96ee0;  1 drivers
v0x2bb0ba0_0 .net *"_s1", 0 0, L_0x2d97150;  1 drivers
S_0x2bb0c80 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x2baf2f0;
 .timescale -9 -12;
P_0x2bb0e90 .param/l "i" 0 4 54, +C4<0101>;
L_0x2d97250/d .functor AND 1, L_0x2d972c0, L_0x2d97420, C4<1>, C4<1>;
L_0x2d97250 .delay 1 (30000,30000,30000) L_0x2d97250/d;
v0x2bb0f50_0 .net *"_s0", 0 0, L_0x2d972c0;  1 drivers
v0x2bb1030_0 .net *"_s1", 0 0, L_0x2d97420;  1 drivers
S_0x2bb1110 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x2baf2f0;
 .timescale -9 -12;
P_0x2bb1320 .param/l "i" 0 4 54, +C4<0110>;
L_0x2d97580/d .functor AND 1, L_0x2d97640, L_0x2d977a0, C4<1>, C4<1>;
L_0x2d97580 .delay 1 (30000,30000,30000) L_0x2d97580/d;
v0x2bb13e0_0 .net *"_s0", 0 0, L_0x2d97640;  1 drivers
v0x2bb14c0_0 .net *"_s1", 0 0, L_0x2d977a0;  1 drivers
S_0x2bb15a0 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x2baf2f0;
 .timescale -9 -12;
P_0x2bb17b0 .param/l "i" 0 4 54, +C4<0111>;
L_0x2d97510/d .functor AND 1, L_0x2d97cd0, L_0x2d97ec0, C4<1>, C4<1>;
L_0x2d97510 .delay 1 (30000,30000,30000) L_0x2d97510/d;
v0x2bb1870_0 .net *"_s0", 0 0, L_0x2d97cd0;  1 drivers
v0x2bb1950_0 .net *"_s1", 0 0, L_0x2d97ec0;  1 drivers
S_0x2bb2510 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x2baf0a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x2d99910/d .functor OR 1, L_0x2d999d0, L_0x2d99b80, C4<0>, C4<0>;
L_0x2d99910 .delay 1 (30000,30000,30000) L_0x2d99910/d;
v0x2bb4060_0 .net *"_s10", 0 0, L_0x2d999d0;  1 drivers
v0x2bb4140_0 .net *"_s12", 0 0, L_0x2d99b80;  1 drivers
v0x2bb4220_0 .net "in", 7 0, L_0x2d97910;  alias, 1 drivers
v0x2bb42f0_0 .net "ors", 1 0, L_0x2d99730;  1 drivers
v0x2bb43b0_0 .net "out", 0 0, L_0x2d99910;  alias, 1 drivers
L_0x2d98b00 .part L_0x2d97910, 0, 4;
L_0x2d99730 .concat8 [ 1 1 0 0], L_0x2d987f0, L_0x2d99420;
L_0x2d99870 .part L_0x2d97910, 4, 4;
L_0x2d999d0 .part L_0x2d99730, 0, 1;
L_0x2d99b80 .part L_0x2d99730, 1, 1;
S_0x2bb26d0 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x2bb2510;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2d97fb0/d .functor OR 1, L_0x2d98070, L_0x2d981d0, C4<0>, C4<0>;
L_0x2d97fb0 .delay 1 (30000,30000,30000) L_0x2d97fb0/d;
L_0x2d98400/d .functor OR 1, L_0x2d98510, L_0x2d98670, C4<0>, C4<0>;
L_0x2d98400 .delay 1 (30000,30000,30000) L_0x2d98400/d;
L_0x2d987f0/d .functor OR 1, L_0x2d98860, L_0x2d98a10, C4<0>, C4<0>;
L_0x2d987f0 .delay 1 (30000,30000,30000) L_0x2d987f0/d;
v0x2bb2920_0 .net *"_s0", 0 0, L_0x2d97fb0;  1 drivers
v0x2bb2a20_0 .net *"_s10", 0 0, L_0x2d98510;  1 drivers
v0x2bb2b00_0 .net *"_s12", 0 0, L_0x2d98670;  1 drivers
v0x2bb2bc0_0 .net *"_s14", 0 0, L_0x2d98860;  1 drivers
v0x2bb2ca0_0 .net *"_s16", 0 0, L_0x2d98a10;  1 drivers
v0x2bb2dd0_0 .net *"_s3", 0 0, L_0x2d98070;  1 drivers
v0x2bb2eb0_0 .net *"_s5", 0 0, L_0x2d981d0;  1 drivers
v0x2bb2f90_0 .net *"_s6", 0 0, L_0x2d98400;  1 drivers
v0x2bb3070_0 .net "in", 3 0, L_0x2d98b00;  1 drivers
v0x2bb31e0_0 .net "ors", 1 0, L_0x2d98310;  1 drivers
v0x2bb32c0_0 .net "out", 0 0, L_0x2d987f0;  1 drivers
L_0x2d98070 .part L_0x2d98b00, 0, 1;
L_0x2d981d0 .part L_0x2d98b00, 1, 1;
L_0x2d98310 .concat8 [ 1 1 0 0], L_0x2d97fb0, L_0x2d98400;
L_0x2d98510 .part L_0x2d98b00, 2, 1;
L_0x2d98670 .part L_0x2d98b00, 3, 1;
L_0x2d98860 .part L_0x2d98310, 0, 1;
L_0x2d98a10 .part L_0x2d98310, 1, 1;
S_0x2bb33e0 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x2bb2510;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2d98c30/d .functor OR 1, L_0x2d98ca0, L_0x2d98e00, C4<0>, C4<0>;
L_0x2d98c30 .delay 1 (30000,30000,30000) L_0x2d98c30/d;
L_0x2d99030/d .functor OR 1, L_0x2d99140, L_0x2d992a0, C4<0>, C4<0>;
L_0x2d99030 .delay 1 (30000,30000,30000) L_0x2d99030/d;
L_0x2d99420/d .functor OR 1, L_0x2d99490, L_0x2d99640, C4<0>, C4<0>;
L_0x2d99420 .delay 1 (30000,30000,30000) L_0x2d99420/d;
v0x2bb35a0_0 .net *"_s0", 0 0, L_0x2d98c30;  1 drivers
v0x2bb36a0_0 .net *"_s10", 0 0, L_0x2d99140;  1 drivers
v0x2bb3780_0 .net *"_s12", 0 0, L_0x2d992a0;  1 drivers
v0x2bb3840_0 .net *"_s14", 0 0, L_0x2d99490;  1 drivers
v0x2bb3920_0 .net *"_s16", 0 0, L_0x2d99640;  1 drivers
v0x2bb3a50_0 .net *"_s3", 0 0, L_0x2d98ca0;  1 drivers
v0x2bb3b30_0 .net *"_s5", 0 0, L_0x2d98e00;  1 drivers
v0x2bb3c10_0 .net *"_s6", 0 0, L_0x2d99030;  1 drivers
v0x2bb3cf0_0 .net "in", 3 0, L_0x2d99870;  1 drivers
v0x2bb3e60_0 .net "ors", 1 0, L_0x2d98f40;  1 drivers
v0x2bb3f40_0 .net "out", 0 0, L_0x2d99420;  1 drivers
L_0x2d98ca0 .part L_0x2d99870, 0, 1;
L_0x2d98e00 .part L_0x2d99870, 1, 1;
L_0x2d98f40 .concat8 [ 1 1 0 0], L_0x2d98c30, L_0x2d99030;
L_0x2d99140 .part L_0x2d99870, 2, 1;
L_0x2d992a0 .part L_0x2d99870, 3, 1;
L_0x2d99490 .part L_0x2d98f40, 0, 1;
L_0x2d99640 .part L_0x2d98f40, 1, 1;
S_0x2bb4850 .scope module, "sltGate" "slt" 4 164, 4 101 0, S_0x2ba81d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x2d946c0/d .functor XNOR 1, L_0x2d9d7b0, L_0x2d931a0, C4<0>, C4<0>;
L_0x2d946c0 .delay 1 (20000,20000,20000) L_0x2d946c0/d;
L_0x2d94840/d .functor AND 1, L_0x2d9d7b0, L_0x2d93400, C4<1>, C4<1>;
L_0x2d94840 .delay 1 (30000,30000,30000) L_0x2d94840/d;
L_0x2d949a0/d .functor AND 1, L_0x2d946c0, L_0x2d93240, C4<1>, C4<1>;
L_0x2d949a0 .delay 1 (30000,30000,30000) L_0x2d949a0/d;
L_0x2d94ab0/d .functor OR 1, L_0x2d949a0, L_0x2d94840, C4<0>, C4<0>;
L_0x2d94ab0 .delay 1 (30000,30000,30000) L_0x2d94ab0/d;
v0x2bb4b00_0 .net "a", 0 0, L_0x2d9d7b0;  alias, 1 drivers
v0x2bb4bf0_0 .net "a_", 0 0, L_0x2d93340;  alias, 1 drivers
v0x2bb4cb0_0 .net "b", 0 0, L_0x2d931a0;  alias, 1 drivers
v0x2bb4da0_0 .net "b_", 0 0, L_0x2d93400;  alias, 1 drivers
v0x2bb4e40_0 .net "carryin", 0 0, L_0x2d93240;  alias, 1 drivers
v0x2bb4f80_0 .net "eq", 0 0, L_0x2d946c0;  1 drivers
v0x2bb5040_0 .net "lt", 0 0, L_0x2d94840;  1 drivers
v0x2bb5100_0 .net "out", 0 0, L_0x2d94ab0;  1 drivers
v0x2bb51c0_0 .net "w0", 0 0, L_0x2d949a0;  1 drivers
S_0x2bb5410 .scope module, "sub" "fullAdder" 4 158, 4 85 0, S_0x2ba81d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x2d942a0/d .functor OR 1, L_0x2d93df0, L_0x2bb6670, C4<0>, C4<0>;
L_0x2d942a0 .delay 1 (30000,30000,30000) L_0x2d942a0/d;
v0x2bb6200_0 .net "a", 0 0, L_0x2d9d7b0;  alias, 1 drivers
v0x2bb6350_0 .net "b", 0 0, L_0x2d93400;  alias, 1 drivers
v0x2bb6410_0 .net "c1", 0 0, L_0x2d93df0;  1 drivers
v0x2bb64b0_0 .net "c2", 0 0, L_0x2bb6670;  1 drivers
v0x2bb6580_0 .net "carryin", 0 0, L_0x2d93240;  alias, 1 drivers
v0x2bb6700_0 .net "carryout", 0 0, L_0x2d942a0;  1 drivers
v0x2bb67a0_0 .net "s1", 0 0, L_0x2d93d30;  1 drivers
v0x2bb6840_0 .net "sum", 0 0, L_0x2d93f50;  1 drivers
S_0x2bb5660 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x2bb5410;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2d93d30/d .functor XOR 1, L_0x2d9d7b0, L_0x2d93400, C4<0>, C4<0>;
L_0x2d93d30 .delay 1 (30000,30000,30000) L_0x2d93d30/d;
L_0x2d93df0/d .functor AND 1, L_0x2d9d7b0, L_0x2d93400, C4<1>, C4<1>;
L_0x2d93df0 .delay 1 (30000,30000,30000) L_0x2d93df0/d;
v0x2bb58c0_0 .net "a", 0 0, L_0x2d9d7b0;  alias, 1 drivers
v0x2bb5980_0 .net "b", 0 0, L_0x2d93400;  alias, 1 drivers
v0x2bb5a40_0 .net "carryout", 0 0, L_0x2d93df0;  alias, 1 drivers
v0x2bb5ae0_0 .net "sum", 0 0, L_0x2d93d30;  alias, 1 drivers
S_0x2bb5c10 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x2bb5410;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2d93f50/d .functor XOR 1, L_0x2d93d30, L_0x2d93240, C4<0>, C4<0>;
L_0x2d93f50 .delay 1 (30000,30000,30000) L_0x2d93f50/d;
L_0x2bb6670/d .functor AND 1, L_0x2d93d30, L_0x2d93240, C4<1>, C4<1>;
L_0x2bb6670 .delay 1 (30000,30000,30000) L_0x2bb6670/d;
v0x2bb5e70_0 .net "a", 0 0, L_0x2d93d30;  alias, 1 drivers
v0x2bb5f40_0 .net "b", 0 0, L_0x2d93240;  alias, 1 drivers
v0x2bb5fe0_0 .net "carryout", 0 0, L_0x2bb6670;  alias, 1 drivers
v0x2bb60b0_0 .net "sum", 0 0, L_0x2d93f50;  alias, 1 drivers
S_0x2bb88d0 .scope generate, "genblk2" "genblk2" 3 49, 3 49 0, S_0x2ba7f00;
 .timescale -9 -12;
L_0x2ac6110ba5d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110ba620 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d938b0/d .functor OR 1, L_0x2ac6110ba5d8, L_0x2ac6110ba620, C4<0>, C4<0>;
L_0x2d938b0 .delay 1 (30000,30000,30000) L_0x2d938b0/d;
v0x2bb8ac0_0 .net/2u *"_s0", 0 0, L_0x2ac6110ba5d8;  1 drivers
v0x2bb8ba0_0 .net/2u *"_s2", 0 0, L_0x2ac6110ba620;  1 drivers
S_0x2bb8c80 .scope generate, "alu_slices[18]" "alu_slices[18]" 3 39, 3 39 0, S_0x26b20c0;
 .timescale -9 -12;
P_0x2bb8e90 .param/l "i" 0 3 39, +C4<010010>;
S_0x2bb8f50 .scope module, "alu1_inst" "alu1" 3 40, 4 142 0, S_0x2bb8c80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x2d9db70/d .functor NOT 1, L_0x2da8850, C4<0>, C4<0>, C4<0>;
L_0x2d9db70 .delay 1 (10000,10000,10000) L_0x2d9db70/d;
L_0x2d9dc80/d .functor NOT 1, L_0x2da89b0, C4<0>, C4<0>, C4<0>;
L_0x2d9dc80 .delay 1 (10000,10000,10000) L_0x2d9dc80/d;
L_0x2d9ecd0/d .functor XOR 1, L_0x2da8850, L_0x2da89b0, C4<0>, C4<0>;
L_0x2d9ecd0 .delay 1 (30000,30000,30000) L_0x2d9ecd0/d;
L_0x2ac6110ba668 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110ba6b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d9ed90/d .functor OR 1, L_0x2ac6110ba668, L_0x2ac6110ba6b0, C4<0>, C4<0>;
L_0x2d9ed90 .delay 1 (30000,30000,30000) L_0x2d9ed90/d;
L_0x2ac6110ba6f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110ba740 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d9f530/d .functor OR 1, L_0x2ac6110ba6f8, L_0x2ac6110ba740, C4<0>, C4<0>;
L_0x2d9f530 .delay 1 (30000,30000,30000) L_0x2d9f530/d;
L_0x2d9f730/d .functor AND 1, L_0x2da8850, L_0x2da89b0, C4<1>, C4<1>;
L_0x2d9f730 .delay 1 (30000,30000,30000) L_0x2d9f730/d;
L_0x2ac6110ba788 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110ba7d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d9f7f0/d .functor OR 1, L_0x2ac6110ba788, L_0x2ac6110ba7d0, C4<0>, C4<0>;
L_0x2d9f7f0 .delay 1 (30000,30000,30000) L_0x2d9f7f0/d;
L_0x2d9f9f0/d .functor NAND 1, L_0x2da8850, L_0x2da89b0, C4<1>, C4<1>;
L_0x2d9f9f0 .delay 1 (20000,20000,20000) L_0x2d9f9f0/d;
L_0x2ac6110ba818 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110ba860 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d9fb00/d .functor OR 1, L_0x2ac6110ba818, L_0x2ac6110ba860, C4<0>, C4<0>;
L_0x2d9fb00 .delay 1 (30000,30000,30000) L_0x2d9fb00/d;
L_0x2d9fc60/d .functor NOR 1, L_0x2da8850, L_0x2da89b0, C4<0>, C4<0>;
L_0x2d9fc60 .delay 1 (20000,20000,20000) L_0x2d9fc60/d;
L_0x2ac6110ba8a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110ba8f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d9e0f0/d .functor OR 1, L_0x2ac6110ba8a8, L_0x2ac6110ba8f0, C4<0>, C4<0>;
L_0x2d9e0f0 .delay 1 (30000,30000,30000) L_0x2d9e0f0/d;
L_0x2d409f0/d .functor OR 1, L_0x2da8850, L_0x2da89b0, C4<0>, C4<0>;
L_0x2d409f0 .delay 1 (30000,30000,30000) L_0x2d409f0/d;
L_0x2ac6110ba938 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110ba980 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2da1050/d .functor OR 1, L_0x2ac6110ba938, L_0x2ac6110ba980, C4<0>, C4<0>;
L_0x2da1050 .delay 1 (30000,30000,30000) L_0x2da1050/d;
L_0x2da8750/d .functor NOT 1, L_0x2da49b0, C4<0>, C4<0>, C4<0>;
L_0x2da8750 .delay 1 (10000,10000,10000) L_0x2da8750/d;
v0x2bc7680_0 .net "A", 0 0, L_0x2da8850;  1 drivers
v0x2bc7740_0 .net "A_", 0 0, L_0x2d9db70;  1 drivers
v0x2bc7800_0 .net "B", 0 0, L_0x2da89b0;  1 drivers
v0x2bc78d0_0 .net "B_", 0 0, L_0x2d9dc80;  1 drivers
v0x2bc7970_0 .net *"_s11", 0 0, L_0x2d9ed90;  1 drivers
v0x2bc7a60_0 .net/2s *"_s13", 0 0, L_0x2ac6110ba668;  1 drivers
v0x2bc7b20_0 .net/2s *"_s15", 0 0, L_0x2ac6110ba6b0;  1 drivers
v0x2bc7c00_0 .net *"_s19", 0 0, L_0x2d9f530;  1 drivers
v0x2bc7ce0_0 .net/2s *"_s21", 0 0, L_0x2ac6110ba6f8;  1 drivers
v0x2bc7e50_0 .net/2s *"_s23", 0 0, L_0x2ac6110ba740;  1 drivers
v0x2bc7f30_0 .net *"_s25", 0 0, L_0x2d9f730;  1 drivers
v0x2bc8010_0 .net *"_s28", 0 0, L_0x2d9f7f0;  1 drivers
v0x2bc80f0_0 .net/2s *"_s30", 0 0, L_0x2ac6110ba788;  1 drivers
v0x2bc81d0_0 .net/2s *"_s32", 0 0, L_0x2ac6110ba7d0;  1 drivers
v0x2bc82b0_0 .net *"_s34", 0 0, L_0x2d9f9f0;  1 drivers
v0x2bc8390_0 .net *"_s37", 0 0, L_0x2d9fb00;  1 drivers
v0x2bc8470_0 .net/2s *"_s39", 0 0, L_0x2ac6110ba818;  1 drivers
v0x2bc8620_0 .net/2s *"_s41", 0 0, L_0x2ac6110ba860;  1 drivers
v0x2bc86c0_0 .net *"_s43", 0 0, L_0x2d9fc60;  1 drivers
v0x2bc87a0_0 .net *"_s46", 0 0, L_0x2d9e0f0;  1 drivers
v0x2bc8880_0 .net/2s *"_s48", 0 0, L_0x2ac6110ba8a8;  1 drivers
v0x2bc8960_0 .net/2s *"_s50", 0 0, L_0x2ac6110ba8f0;  1 drivers
v0x2bc8a40_0 .net *"_s52", 0 0, L_0x2d409f0;  1 drivers
v0x2bc8b20_0 .net *"_s56", 0 0, L_0x2da1050;  1 drivers
v0x2bc8c00_0 .net/2s *"_s59", 0 0, L_0x2ac6110ba938;  1 drivers
v0x2bc8ce0_0 .net/2s *"_s61", 0 0, L_0x2ac6110ba980;  1 drivers
v0x2bc8dc0_0 .net *"_s8", 0 0, L_0x2d9ecd0;  1 drivers
v0x2bc8ea0_0 .net "carryin", 0 0, L_0x2d9d910;  1 drivers
v0x2bc8f40_0 .net "carryout", 0 0, L_0x2da83f0;  1 drivers
v0x2bc8fe0_0 .net "carryouts", 7 0, L_0x2d40e40;  1 drivers
v0x2bc90f0_0 .net "command", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
v0x2bc91b0_0 .net "result", 0 0, L_0x2da49b0;  1 drivers
v0x2bc92a0_0 .net "results", 7 0, L_0x2d40ab0;  1 drivers
v0x2bc8580_0 .net "zero", 0 0, L_0x2da8750;  1 drivers
LS_0x2d40ab0_0_0 .concat8 [ 1 1 1 1], L_0x2d9e1a0, L_0x2d9e7d0, L_0x2d9ecd0, L_0x2d9f530;
LS_0x2d40ab0_0_4 .concat8 [ 1 1 1 1], L_0x2d9f730, L_0x2d9f9f0, L_0x2d9fc60, L_0x2d409f0;
L_0x2d40ab0 .concat8 [ 4 4 0 0], LS_0x2d40ab0_0_0, LS_0x2d40ab0_0_4;
LS_0x2d40e40_0_0 .concat8 [ 1 1 1 1], L_0x2d9e450, L_0x2d9eb70, L_0x2d9ed90, L_0x2d9f380;
LS_0x2d40e40_0_4 .concat8 [ 1 1 1 1], L_0x2d9f7f0, L_0x2d9fb00, L_0x2d9e0f0, L_0x2da1050;
L_0x2d40e40 .concat8 [ 4 4 0 0], LS_0x2d40e40_0_0, LS_0x2d40e40_0_4;
S_0x2bb91d0 .scope module, "adder" "fullAdder" 4 157, 4 85 0, S_0x2bb8f50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x2d9e450/d .functor OR 1, L_0x2d9df30, L_0x2d9e2f0, C4<0>, C4<0>;
L_0x2d9e450 .delay 1 (30000,30000,30000) L_0x2d9e450/d;
v0x2bba000_0 .net "a", 0 0, L_0x2da8850;  alias, 1 drivers
v0x2bba0c0_0 .net "b", 0 0, L_0x2da89b0;  alias, 1 drivers
v0x2bba190_0 .net "c1", 0 0, L_0x2d9df30;  1 drivers
v0x2bba290_0 .net "c2", 0 0, L_0x2d9e2f0;  1 drivers
v0x2bba360_0 .net "carryin", 0 0, L_0x2d9d910;  alias, 1 drivers
v0x2bba450_0 .net "carryout", 0 0, L_0x2d9e450;  1 drivers
v0x2bba4f0_0 .net "s1", 0 0, L_0x2d9de70;  1 drivers
v0x2bba5e0_0 .net "sum", 0 0, L_0x2d9e1a0;  1 drivers
S_0x2bb9440 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x2bb91d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2d9de70/d .functor XOR 1, L_0x2da8850, L_0x2da89b0, C4<0>, C4<0>;
L_0x2d9de70 .delay 1 (30000,30000,30000) L_0x2d9de70/d;
L_0x2d9df30/d .functor AND 1, L_0x2da8850, L_0x2da89b0, C4<1>, C4<1>;
L_0x2d9df30 .delay 1 (30000,30000,30000) L_0x2d9df30/d;
v0x2bb96a0_0 .net "a", 0 0, L_0x2da8850;  alias, 1 drivers
v0x2bb9780_0 .net "b", 0 0, L_0x2da89b0;  alias, 1 drivers
v0x2bb9840_0 .net "carryout", 0 0, L_0x2d9df30;  alias, 1 drivers
v0x2bb98e0_0 .net "sum", 0 0, L_0x2d9de70;  alias, 1 drivers
S_0x2bb9a20 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x2bb91d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2d9e1a0/d .functor XOR 1, L_0x2d9de70, L_0x2d9d910, C4<0>, C4<0>;
L_0x2d9e1a0 .delay 1 (30000,30000,30000) L_0x2d9e1a0/d;
L_0x2d9e2f0/d .functor AND 1, L_0x2d9de70, L_0x2d9d910, C4<1>, C4<1>;
L_0x2d9e2f0 .delay 1 (30000,30000,30000) L_0x2d9e2f0/d;
v0x2bb9c80_0 .net "a", 0 0, L_0x2d9de70;  alias, 1 drivers
v0x2bb9d20_0 .net "b", 0 0, L_0x2d9d910;  alias, 1 drivers
v0x2bb9dc0_0 .net "carryout", 0 0, L_0x2d9e2f0;  alias, 1 drivers
v0x2bb9e90_0 .net "sum", 0 0, L_0x2d9e1a0;  alias, 1 drivers
S_0x2bba6b0 .scope module, "cMux" "unaryMultiplexor" 4 176, 4 69 0, S_0x2bb8f50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x2bbfaa0_0 .net "ands", 7 0, L_0x2da63f0;  1 drivers
v0x2bbfbb0_0 .net "in", 7 0, L_0x2d40e40;  alias, 1 drivers
v0x2bbfc70_0 .net "out", 0 0, L_0x2da83f0;  alias, 1 drivers
v0x2bbfd40_0 .net "sel", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
S_0x2bba8d0 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x2bba6b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x2bbd000_0 .net "A", 7 0, L_0x2d40e40;  alias, 1 drivers
v0x2bbd100_0 .net "B", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
v0x2bbd1c0_0 .net *"_s0", 0 0, L_0x2da4d10;  1 drivers
v0x2bbd280_0 .net *"_s12", 0 0, L_0x2da5680;  1 drivers
v0x2bbd360_0 .net *"_s16", 0 0, L_0x2da59e0;  1 drivers
v0x2bbd490_0 .net *"_s20", 0 0, L_0x2da5db0;  1 drivers
v0x2bbd570_0 .net *"_s24", 0 0, L_0x2da60e0;  1 drivers
v0x2bbd650_0 .net *"_s28", 0 0, L_0x2da6070;  1 drivers
v0x2bbd730_0 .net *"_s4", 0 0, L_0x2da5060;  1 drivers
v0x2bbd8a0_0 .net *"_s8", 0 0, L_0x2da5370;  1 drivers
v0x2bbd980_0 .net "out", 7 0, L_0x2da63f0;  alias, 1 drivers
L_0x2da4dd0 .part L_0x2d40e40, 0, 1;
L_0x2da4fc0 .part v0x2cdd2e0_0, 0, 1;
L_0x2da5120 .part L_0x2d40e40, 1, 1;
L_0x2da5280 .part v0x2cdd2e0_0, 1, 1;
L_0x2da5430 .part L_0x2d40e40, 2, 1;
L_0x2da5590 .part v0x2cdd2e0_0, 2, 1;
L_0x2da5740 .part L_0x2d40e40, 3, 1;
L_0x2da58a0 .part v0x2cdd2e0_0, 3, 1;
L_0x2da5aa0 .part L_0x2d40e40, 4, 1;
L_0x2da5d10 .part v0x2cdd2e0_0, 4, 1;
L_0x2da5e20 .part L_0x2d40e40, 5, 1;
L_0x2da5f80 .part v0x2cdd2e0_0, 5, 1;
L_0x2da61a0 .part L_0x2d40e40, 6, 1;
L_0x2da6300 .part v0x2cdd2e0_0, 6, 1;
LS_0x2da63f0_0_0 .concat8 [ 1 1 1 1], L_0x2da4d10, L_0x2da5060, L_0x2da5370, L_0x2da5680;
LS_0x2da63f0_0_4 .concat8 [ 1 1 1 1], L_0x2da59e0, L_0x2da5db0, L_0x2da60e0, L_0x2da6070;
L_0x2da63f0 .concat8 [ 4 4 0 0], LS_0x2da63f0_0_0, LS_0x2da63f0_0_4;
L_0x2da67b0 .part L_0x2d40e40, 7, 1;
L_0x2da69a0 .part v0x2cdd2e0_0, 7, 1;
S_0x2bbab30 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x2bba8d0;
 .timescale -9 -12;
P_0x2bbad40 .param/l "i" 0 4 54, +C4<00>;
L_0x2da4d10/d .functor AND 1, L_0x2da4dd0, L_0x2da4fc0, C4<1>, C4<1>;
L_0x2da4d10 .delay 1 (30000,30000,30000) L_0x2da4d10/d;
v0x2bbae20_0 .net *"_s0", 0 0, L_0x2da4dd0;  1 drivers
v0x2bbaf00_0 .net *"_s1", 0 0, L_0x2da4fc0;  1 drivers
S_0x2bbafe0 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x2bba8d0;
 .timescale -9 -12;
P_0x2bbb1f0 .param/l "i" 0 4 54, +C4<01>;
L_0x2da5060/d .functor AND 1, L_0x2da5120, L_0x2da5280, C4<1>, C4<1>;
L_0x2da5060 .delay 1 (30000,30000,30000) L_0x2da5060/d;
v0x2bbb2b0_0 .net *"_s0", 0 0, L_0x2da5120;  1 drivers
v0x2bbb390_0 .net *"_s1", 0 0, L_0x2da5280;  1 drivers
S_0x2bbb470 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x2bba8d0;
 .timescale -9 -12;
P_0x2bbb680 .param/l "i" 0 4 54, +C4<010>;
L_0x2da5370/d .functor AND 1, L_0x2da5430, L_0x2da5590, C4<1>, C4<1>;
L_0x2da5370 .delay 1 (30000,30000,30000) L_0x2da5370/d;
v0x2bbb720_0 .net *"_s0", 0 0, L_0x2da5430;  1 drivers
v0x2bbb800_0 .net *"_s1", 0 0, L_0x2da5590;  1 drivers
S_0x2bbb8e0 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x2bba8d0;
 .timescale -9 -12;
P_0x2bbbaf0 .param/l "i" 0 4 54, +C4<011>;
L_0x2da5680/d .functor AND 1, L_0x2da5740, L_0x2da58a0, C4<1>, C4<1>;
L_0x2da5680 .delay 1 (30000,30000,30000) L_0x2da5680/d;
v0x2bbbbb0_0 .net *"_s0", 0 0, L_0x2da5740;  1 drivers
v0x2bbbc90_0 .net *"_s1", 0 0, L_0x2da58a0;  1 drivers
S_0x2bbbd70 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x2bba8d0;
 .timescale -9 -12;
P_0x2bbbfd0 .param/l "i" 0 4 54, +C4<0100>;
L_0x2da59e0/d .functor AND 1, L_0x2da5aa0, L_0x2da5d10, C4<1>, C4<1>;
L_0x2da59e0 .delay 1 (30000,30000,30000) L_0x2da59e0/d;
v0x2bbc090_0 .net *"_s0", 0 0, L_0x2da5aa0;  1 drivers
v0x2bbc170_0 .net *"_s1", 0 0, L_0x2da5d10;  1 drivers
S_0x2bbc250 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x2bba8d0;
 .timescale -9 -12;
P_0x2bbc460 .param/l "i" 0 4 54, +C4<0101>;
L_0x2da5db0/d .functor AND 1, L_0x2da5e20, L_0x2da5f80, C4<1>, C4<1>;
L_0x2da5db0 .delay 1 (30000,30000,30000) L_0x2da5db0/d;
v0x2bbc520_0 .net *"_s0", 0 0, L_0x2da5e20;  1 drivers
v0x2bbc600_0 .net *"_s1", 0 0, L_0x2da5f80;  1 drivers
S_0x2bbc6e0 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x2bba8d0;
 .timescale -9 -12;
P_0x2bbc8f0 .param/l "i" 0 4 54, +C4<0110>;
L_0x2da60e0/d .functor AND 1, L_0x2da61a0, L_0x2da6300, C4<1>, C4<1>;
L_0x2da60e0 .delay 1 (30000,30000,30000) L_0x2da60e0/d;
v0x2bbc9b0_0 .net *"_s0", 0 0, L_0x2da61a0;  1 drivers
v0x2bbca90_0 .net *"_s1", 0 0, L_0x2da6300;  1 drivers
S_0x2bbcb70 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x2bba8d0;
 .timescale -9 -12;
P_0x2bbcd80 .param/l "i" 0 4 54, +C4<0111>;
L_0x2da6070/d .functor AND 1, L_0x2da67b0, L_0x2da69a0, C4<1>, C4<1>;
L_0x2da6070 .delay 1 (30000,30000,30000) L_0x2da6070/d;
v0x2bbce40_0 .net *"_s0", 0 0, L_0x2da67b0;  1 drivers
v0x2bbcf20_0 .net *"_s1", 0 0, L_0x2da69a0;  1 drivers
S_0x2bbdae0 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x2bba6b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x2da83f0/d .functor OR 1, L_0x2da84b0, L_0x2da8660, C4<0>, C4<0>;
L_0x2da83f0 .delay 1 (30000,30000,30000) L_0x2da83f0/d;
v0x2bbf630_0 .net *"_s10", 0 0, L_0x2da84b0;  1 drivers
v0x2bbf710_0 .net *"_s12", 0 0, L_0x2da8660;  1 drivers
v0x2bbf7f0_0 .net "in", 7 0, L_0x2da63f0;  alias, 1 drivers
v0x2bbf8c0_0 .net "ors", 1 0, L_0x2da8210;  1 drivers
v0x2bbf980_0 .net "out", 0 0, L_0x2da83f0;  alias, 1 drivers
L_0x2da75e0 .part L_0x2da63f0, 0, 4;
L_0x2da8210 .concat8 [ 1 1 0 0], L_0x2da72d0, L_0x2da7f00;
L_0x2da8350 .part L_0x2da63f0, 4, 4;
L_0x2da84b0 .part L_0x2da8210, 0, 1;
L_0x2da8660 .part L_0x2da8210, 1, 1;
S_0x2bbdca0 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x2bbdae0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2da6a90/d .functor OR 1, L_0x2da6b50, L_0x2da6cb0, C4<0>, C4<0>;
L_0x2da6a90 .delay 1 (30000,30000,30000) L_0x2da6a90/d;
L_0x2da6ee0/d .functor OR 1, L_0x2da6ff0, L_0x2da7150, C4<0>, C4<0>;
L_0x2da6ee0 .delay 1 (30000,30000,30000) L_0x2da6ee0/d;
L_0x2da72d0/d .functor OR 1, L_0x2da7340, L_0x2da74f0, C4<0>, C4<0>;
L_0x2da72d0 .delay 1 (30000,30000,30000) L_0x2da72d0/d;
v0x2bbdef0_0 .net *"_s0", 0 0, L_0x2da6a90;  1 drivers
v0x2bbdff0_0 .net *"_s10", 0 0, L_0x2da6ff0;  1 drivers
v0x2bbe0d0_0 .net *"_s12", 0 0, L_0x2da7150;  1 drivers
v0x2bbe190_0 .net *"_s14", 0 0, L_0x2da7340;  1 drivers
v0x2bbe270_0 .net *"_s16", 0 0, L_0x2da74f0;  1 drivers
v0x2bbe3a0_0 .net *"_s3", 0 0, L_0x2da6b50;  1 drivers
v0x2bbe480_0 .net *"_s5", 0 0, L_0x2da6cb0;  1 drivers
v0x2bbe560_0 .net *"_s6", 0 0, L_0x2da6ee0;  1 drivers
v0x2bbe640_0 .net "in", 3 0, L_0x2da75e0;  1 drivers
v0x2bbe7b0_0 .net "ors", 1 0, L_0x2da6df0;  1 drivers
v0x2bbe890_0 .net "out", 0 0, L_0x2da72d0;  1 drivers
L_0x2da6b50 .part L_0x2da75e0, 0, 1;
L_0x2da6cb0 .part L_0x2da75e0, 1, 1;
L_0x2da6df0 .concat8 [ 1 1 0 0], L_0x2da6a90, L_0x2da6ee0;
L_0x2da6ff0 .part L_0x2da75e0, 2, 1;
L_0x2da7150 .part L_0x2da75e0, 3, 1;
L_0x2da7340 .part L_0x2da6df0, 0, 1;
L_0x2da74f0 .part L_0x2da6df0, 1, 1;
S_0x2bbe9b0 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x2bbdae0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2da7710/d .functor OR 1, L_0x2da7780, L_0x2da78e0, C4<0>, C4<0>;
L_0x2da7710 .delay 1 (30000,30000,30000) L_0x2da7710/d;
L_0x2da7b10/d .functor OR 1, L_0x2da7c20, L_0x2da7d80, C4<0>, C4<0>;
L_0x2da7b10 .delay 1 (30000,30000,30000) L_0x2da7b10/d;
L_0x2da7f00/d .functor OR 1, L_0x2da7f70, L_0x2da8120, C4<0>, C4<0>;
L_0x2da7f00 .delay 1 (30000,30000,30000) L_0x2da7f00/d;
v0x2bbeb70_0 .net *"_s0", 0 0, L_0x2da7710;  1 drivers
v0x2bbec70_0 .net *"_s10", 0 0, L_0x2da7c20;  1 drivers
v0x2bbed50_0 .net *"_s12", 0 0, L_0x2da7d80;  1 drivers
v0x2bbee10_0 .net *"_s14", 0 0, L_0x2da7f70;  1 drivers
v0x2bbeef0_0 .net *"_s16", 0 0, L_0x2da8120;  1 drivers
v0x2bbf020_0 .net *"_s3", 0 0, L_0x2da7780;  1 drivers
v0x2bbf100_0 .net *"_s5", 0 0, L_0x2da78e0;  1 drivers
v0x2bbf1e0_0 .net *"_s6", 0 0, L_0x2da7b10;  1 drivers
v0x2bbf2c0_0 .net "in", 3 0, L_0x2da8350;  1 drivers
v0x2bbf430_0 .net "ors", 1 0, L_0x2da7a20;  1 drivers
v0x2bbf510_0 .net "out", 0 0, L_0x2da7f00;  1 drivers
L_0x2da7780 .part L_0x2da8350, 0, 1;
L_0x2da78e0 .part L_0x2da8350, 1, 1;
L_0x2da7a20 .concat8 [ 1 1 0 0], L_0x2da7710, L_0x2da7b10;
L_0x2da7c20 .part L_0x2da8350, 2, 1;
L_0x2da7d80 .part L_0x2da8350, 3, 1;
L_0x2da7f70 .part L_0x2da7a20, 0, 1;
L_0x2da8120 .part L_0x2da7a20, 1, 1;
S_0x2bbfe20 .scope module, "resMux" "unaryMultiplexor" 4 175, 4 69 0, S_0x2bb8f50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x2bc5250_0 .net "ands", 7 0, L_0x2da29b0;  1 drivers
v0x2bc5360_0 .net "in", 7 0, L_0x2d40ab0;  alias, 1 drivers
v0x2bc5420_0 .net "out", 0 0, L_0x2da49b0;  alias, 1 drivers
v0x2bc54f0_0 .net "sel", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
S_0x2bc0070 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x2bbfe20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x2bc27b0_0 .net "A", 7 0, L_0x2d40ab0;  alias, 1 drivers
v0x2bc28b0_0 .net "B", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
v0x2bc2970_0 .net *"_s0", 0 0, L_0x2da1200;  1 drivers
v0x2bc2a30_0 .net *"_s12", 0 0, L_0x2da1bc0;  1 drivers
v0x2bc2b10_0 .net *"_s16", 0 0, L_0x2da1f20;  1 drivers
v0x2bc2c40_0 .net *"_s20", 0 0, L_0x2da22f0;  1 drivers
v0x2bc2d20_0 .net *"_s24", 0 0, L_0x2da2620;  1 drivers
v0x2bc2e00_0 .net *"_s28", 0 0, L_0x2da25b0;  1 drivers
v0x2bc2ee0_0 .net *"_s4", 0 0, L_0x2da15a0;  1 drivers
v0x2bc3050_0 .net *"_s8", 0 0, L_0x2da18b0;  1 drivers
v0x2bc3130_0 .net "out", 7 0, L_0x2da29b0;  alias, 1 drivers
L_0x2da1310 .part L_0x2d40ab0, 0, 1;
L_0x2da1500 .part v0x2cdd2e0_0, 0, 1;
L_0x2da1660 .part L_0x2d40ab0, 1, 1;
L_0x2da17c0 .part v0x2cdd2e0_0, 1, 1;
L_0x2da1970 .part L_0x2d40ab0, 2, 1;
L_0x2da1ad0 .part v0x2cdd2e0_0, 2, 1;
L_0x2da1c80 .part L_0x2d40ab0, 3, 1;
L_0x2da1de0 .part v0x2cdd2e0_0, 3, 1;
L_0x2da1fe0 .part L_0x2d40ab0, 4, 1;
L_0x2da2250 .part v0x2cdd2e0_0, 4, 1;
L_0x2da2360 .part L_0x2d40ab0, 5, 1;
L_0x2da24c0 .part v0x2cdd2e0_0, 5, 1;
L_0x2da26e0 .part L_0x2d40ab0, 6, 1;
L_0x2da2840 .part v0x2cdd2e0_0, 6, 1;
LS_0x2da29b0_0_0 .concat8 [ 1 1 1 1], L_0x2da1200, L_0x2da15a0, L_0x2da18b0, L_0x2da1bc0;
LS_0x2da29b0_0_4 .concat8 [ 1 1 1 1], L_0x2da1f20, L_0x2da22f0, L_0x2da2620, L_0x2da25b0;
L_0x2da29b0 .concat8 [ 4 4 0 0], LS_0x2da29b0_0_0, LS_0x2da29b0_0_4;
L_0x2da2d70 .part L_0x2d40ab0, 7, 1;
L_0x2da2f60 .part v0x2cdd2e0_0, 7, 1;
S_0x2bc02b0 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x2bc0070;
 .timescale -9 -12;
P_0x2bc04c0 .param/l "i" 0 4 54, +C4<00>;
L_0x2da1200/d .functor AND 1, L_0x2da1310, L_0x2da1500, C4<1>, C4<1>;
L_0x2da1200 .delay 1 (30000,30000,30000) L_0x2da1200/d;
v0x2bc05a0_0 .net *"_s0", 0 0, L_0x2da1310;  1 drivers
v0x2bc0680_0 .net *"_s1", 0 0, L_0x2da1500;  1 drivers
S_0x2bc0760 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x2bc0070;
 .timescale -9 -12;
P_0x2bc0970 .param/l "i" 0 4 54, +C4<01>;
L_0x2da15a0/d .functor AND 1, L_0x2da1660, L_0x2da17c0, C4<1>, C4<1>;
L_0x2da15a0 .delay 1 (30000,30000,30000) L_0x2da15a0/d;
v0x2bc0a30_0 .net *"_s0", 0 0, L_0x2da1660;  1 drivers
v0x2bc0b10_0 .net *"_s1", 0 0, L_0x2da17c0;  1 drivers
S_0x2bc0bf0 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x2bc0070;
 .timescale -9 -12;
P_0x2bc0e30 .param/l "i" 0 4 54, +C4<010>;
L_0x2da18b0/d .functor AND 1, L_0x2da1970, L_0x2da1ad0, C4<1>, C4<1>;
L_0x2da18b0 .delay 1 (30000,30000,30000) L_0x2da18b0/d;
v0x2bc0ed0_0 .net *"_s0", 0 0, L_0x2da1970;  1 drivers
v0x2bc0fb0_0 .net *"_s1", 0 0, L_0x2da1ad0;  1 drivers
S_0x2bc1090 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x2bc0070;
 .timescale -9 -12;
P_0x2bc12a0 .param/l "i" 0 4 54, +C4<011>;
L_0x2da1bc0/d .functor AND 1, L_0x2da1c80, L_0x2da1de0, C4<1>, C4<1>;
L_0x2da1bc0 .delay 1 (30000,30000,30000) L_0x2da1bc0/d;
v0x2bc1360_0 .net *"_s0", 0 0, L_0x2da1c80;  1 drivers
v0x2bc1440_0 .net *"_s1", 0 0, L_0x2da1de0;  1 drivers
S_0x2bc1520 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x2bc0070;
 .timescale -9 -12;
P_0x2bc1780 .param/l "i" 0 4 54, +C4<0100>;
L_0x2da1f20/d .functor AND 1, L_0x2da1fe0, L_0x2da2250, C4<1>, C4<1>;
L_0x2da1f20 .delay 1 (30000,30000,30000) L_0x2da1f20/d;
v0x2bc1840_0 .net *"_s0", 0 0, L_0x2da1fe0;  1 drivers
v0x2bc1920_0 .net *"_s1", 0 0, L_0x2da2250;  1 drivers
S_0x2bc1a00 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x2bc0070;
 .timescale -9 -12;
P_0x2bc1c10 .param/l "i" 0 4 54, +C4<0101>;
L_0x2da22f0/d .functor AND 1, L_0x2da2360, L_0x2da24c0, C4<1>, C4<1>;
L_0x2da22f0 .delay 1 (30000,30000,30000) L_0x2da22f0/d;
v0x2bc1cd0_0 .net *"_s0", 0 0, L_0x2da2360;  1 drivers
v0x2bc1db0_0 .net *"_s1", 0 0, L_0x2da24c0;  1 drivers
S_0x2bc1e90 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x2bc0070;
 .timescale -9 -12;
P_0x2bc20a0 .param/l "i" 0 4 54, +C4<0110>;
L_0x2da2620/d .functor AND 1, L_0x2da26e0, L_0x2da2840, C4<1>, C4<1>;
L_0x2da2620 .delay 1 (30000,30000,30000) L_0x2da2620/d;
v0x2bc2160_0 .net *"_s0", 0 0, L_0x2da26e0;  1 drivers
v0x2bc2240_0 .net *"_s1", 0 0, L_0x2da2840;  1 drivers
S_0x2bc2320 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x2bc0070;
 .timescale -9 -12;
P_0x2bc2530 .param/l "i" 0 4 54, +C4<0111>;
L_0x2da25b0/d .functor AND 1, L_0x2da2d70, L_0x2da2f60, C4<1>, C4<1>;
L_0x2da25b0 .delay 1 (30000,30000,30000) L_0x2da25b0/d;
v0x2bc25f0_0 .net *"_s0", 0 0, L_0x2da2d70;  1 drivers
v0x2bc26d0_0 .net *"_s1", 0 0, L_0x2da2f60;  1 drivers
S_0x2bc3290 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x2bbfe20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x2da49b0/d .functor OR 1, L_0x2da4a70, L_0x2da4c20, C4<0>, C4<0>;
L_0x2da49b0 .delay 1 (30000,30000,30000) L_0x2da49b0/d;
v0x2bc4de0_0 .net *"_s10", 0 0, L_0x2da4a70;  1 drivers
v0x2bc4ec0_0 .net *"_s12", 0 0, L_0x2da4c20;  1 drivers
v0x2bc4fa0_0 .net "in", 7 0, L_0x2da29b0;  alias, 1 drivers
v0x2bc5070_0 .net "ors", 1 0, L_0x2da47d0;  1 drivers
v0x2bc5130_0 .net "out", 0 0, L_0x2da49b0;  alias, 1 drivers
L_0x2da3ba0 .part L_0x2da29b0, 0, 4;
L_0x2da47d0 .concat8 [ 1 1 0 0], L_0x2da3890, L_0x2da44c0;
L_0x2da4910 .part L_0x2da29b0, 4, 4;
L_0x2da4a70 .part L_0x2da47d0, 0, 1;
L_0x2da4c20 .part L_0x2da47d0, 1, 1;
S_0x2bc3450 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x2bc3290;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2da3050/d .functor OR 1, L_0x2da3110, L_0x2da3270, C4<0>, C4<0>;
L_0x2da3050 .delay 1 (30000,30000,30000) L_0x2da3050/d;
L_0x2da34a0/d .functor OR 1, L_0x2da35b0, L_0x2da3710, C4<0>, C4<0>;
L_0x2da34a0 .delay 1 (30000,30000,30000) L_0x2da34a0/d;
L_0x2da3890/d .functor OR 1, L_0x2da3900, L_0x2da3ab0, C4<0>, C4<0>;
L_0x2da3890 .delay 1 (30000,30000,30000) L_0x2da3890/d;
v0x2bc36a0_0 .net *"_s0", 0 0, L_0x2da3050;  1 drivers
v0x2bc37a0_0 .net *"_s10", 0 0, L_0x2da35b0;  1 drivers
v0x2bc3880_0 .net *"_s12", 0 0, L_0x2da3710;  1 drivers
v0x2bc3940_0 .net *"_s14", 0 0, L_0x2da3900;  1 drivers
v0x2bc3a20_0 .net *"_s16", 0 0, L_0x2da3ab0;  1 drivers
v0x2bc3b50_0 .net *"_s3", 0 0, L_0x2da3110;  1 drivers
v0x2bc3c30_0 .net *"_s5", 0 0, L_0x2da3270;  1 drivers
v0x2bc3d10_0 .net *"_s6", 0 0, L_0x2da34a0;  1 drivers
v0x2bc3df0_0 .net "in", 3 0, L_0x2da3ba0;  1 drivers
v0x2bc3f60_0 .net "ors", 1 0, L_0x2da33b0;  1 drivers
v0x2bc4040_0 .net "out", 0 0, L_0x2da3890;  1 drivers
L_0x2da3110 .part L_0x2da3ba0, 0, 1;
L_0x2da3270 .part L_0x2da3ba0, 1, 1;
L_0x2da33b0 .concat8 [ 1 1 0 0], L_0x2da3050, L_0x2da34a0;
L_0x2da35b0 .part L_0x2da3ba0, 2, 1;
L_0x2da3710 .part L_0x2da3ba0, 3, 1;
L_0x2da3900 .part L_0x2da33b0, 0, 1;
L_0x2da3ab0 .part L_0x2da33b0, 1, 1;
S_0x2bc4160 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x2bc3290;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2da3cd0/d .functor OR 1, L_0x2da3d40, L_0x2da3ea0, C4<0>, C4<0>;
L_0x2da3cd0 .delay 1 (30000,30000,30000) L_0x2da3cd0/d;
L_0x2da40d0/d .functor OR 1, L_0x2da41e0, L_0x2da4340, C4<0>, C4<0>;
L_0x2da40d0 .delay 1 (30000,30000,30000) L_0x2da40d0/d;
L_0x2da44c0/d .functor OR 1, L_0x2da4530, L_0x2da46e0, C4<0>, C4<0>;
L_0x2da44c0 .delay 1 (30000,30000,30000) L_0x2da44c0/d;
v0x2bc4320_0 .net *"_s0", 0 0, L_0x2da3cd0;  1 drivers
v0x2bc4420_0 .net *"_s10", 0 0, L_0x2da41e0;  1 drivers
v0x2bc4500_0 .net *"_s12", 0 0, L_0x2da4340;  1 drivers
v0x2bc45c0_0 .net *"_s14", 0 0, L_0x2da4530;  1 drivers
v0x2bc46a0_0 .net *"_s16", 0 0, L_0x2da46e0;  1 drivers
v0x2bc47d0_0 .net *"_s3", 0 0, L_0x2da3d40;  1 drivers
v0x2bc48b0_0 .net *"_s5", 0 0, L_0x2da3ea0;  1 drivers
v0x2bc4990_0 .net *"_s6", 0 0, L_0x2da40d0;  1 drivers
v0x2bc4a70_0 .net "in", 3 0, L_0x2da4910;  1 drivers
v0x2bc4be0_0 .net "ors", 1 0, L_0x2da3fe0;  1 drivers
v0x2bc4cc0_0 .net "out", 0 0, L_0x2da44c0;  1 drivers
L_0x2da3d40 .part L_0x2da4910, 0, 1;
L_0x2da3ea0 .part L_0x2da4910, 1, 1;
L_0x2da3fe0 .concat8 [ 1 1 0 0], L_0x2da3cd0, L_0x2da40d0;
L_0x2da41e0 .part L_0x2da4910, 2, 1;
L_0x2da4340 .part L_0x2da4910, 3, 1;
L_0x2da4530 .part L_0x2da3fe0, 0, 1;
L_0x2da46e0 .part L_0x2da3fe0, 1, 1;
S_0x2bc55d0 .scope module, "sltGate" "slt" 4 164, 4 101 0, S_0x2bb8f50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x2d9ef90/d .functor XNOR 1, L_0x2da8850, L_0x2da89b0, C4<0>, C4<0>;
L_0x2d9ef90 .delay 1 (20000,20000,20000) L_0x2d9ef90/d;
L_0x2d9f110/d .functor AND 1, L_0x2da8850, L_0x2d9dc80, C4<1>, C4<1>;
L_0x2d9f110 .delay 1 (30000,30000,30000) L_0x2d9f110/d;
L_0x2d9f270/d .functor AND 1, L_0x2d9ef90, L_0x2d9d910, C4<1>, C4<1>;
L_0x2d9f270 .delay 1 (30000,30000,30000) L_0x2d9f270/d;
L_0x2d9f380/d .functor OR 1, L_0x2d9f270, L_0x2d9f110, C4<0>, C4<0>;
L_0x2d9f380 .delay 1 (30000,30000,30000) L_0x2d9f380/d;
v0x2bc5880_0 .net "a", 0 0, L_0x2da8850;  alias, 1 drivers
v0x2bc5970_0 .net "a_", 0 0, L_0x2d9db70;  alias, 1 drivers
v0x2bc5a30_0 .net "b", 0 0, L_0x2da89b0;  alias, 1 drivers
v0x2bc5b20_0 .net "b_", 0 0, L_0x2d9dc80;  alias, 1 drivers
v0x2bc5bc0_0 .net "carryin", 0 0, L_0x2d9d910;  alias, 1 drivers
v0x2bc5d00_0 .net "eq", 0 0, L_0x2d9ef90;  1 drivers
v0x2bc5dc0_0 .net "lt", 0 0, L_0x2d9f110;  1 drivers
v0x2bc5e80_0 .net "out", 0 0, L_0x2d9f380;  1 drivers
v0x2bc5f40_0 .net "w0", 0 0, L_0x2d9f270;  1 drivers
S_0x2bc6190 .scope module, "sub" "fullAdder" 4 158, 4 85 0, S_0x2bb8f50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x2d9eb70/d .functor OR 1, L_0x2d9e670, L_0x2bc73f0, C4<0>, C4<0>;
L_0x2d9eb70 .delay 1 (30000,30000,30000) L_0x2d9eb70/d;
v0x2bc6f80_0 .net "a", 0 0, L_0x2da8850;  alias, 1 drivers
v0x2bc70d0_0 .net "b", 0 0, L_0x2d9dc80;  alias, 1 drivers
v0x2bc7190_0 .net "c1", 0 0, L_0x2d9e670;  1 drivers
v0x2bc7230_0 .net "c2", 0 0, L_0x2bc73f0;  1 drivers
v0x2bc7300_0 .net "carryin", 0 0, L_0x2d9d910;  alias, 1 drivers
v0x2bc7480_0 .net "carryout", 0 0, L_0x2d9eb70;  1 drivers
v0x2bc7520_0 .net "s1", 0 0, L_0x2d9e5b0;  1 drivers
v0x2bc75c0_0 .net "sum", 0 0, L_0x2d9e7d0;  1 drivers
S_0x2bc63e0 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x2bc6190;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2d9e5b0/d .functor XOR 1, L_0x2da8850, L_0x2d9dc80, C4<0>, C4<0>;
L_0x2d9e5b0 .delay 1 (30000,30000,30000) L_0x2d9e5b0/d;
L_0x2d9e670/d .functor AND 1, L_0x2da8850, L_0x2d9dc80, C4<1>, C4<1>;
L_0x2d9e670 .delay 1 (30000,30000,30000) L_0x2d9e670/d;
v0x2bc6640_0 .net "a", 0 0, L_0x2da8850;  alias, 1 drivers
v0x2bc6700_0 .net "b", 0 0, L_0x2d9dc80;  alias, 1 drivers
v0x2bc67c0_0 .net "carryout", 0 0, L_0x2d9e670;  alias, 1 drivers
v0x2bc6860_0 .net "sum", 0 0, L_0x2d9e5b0;  alias, 1 drivers
S_0x2bc6990 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x2bc6190;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2d9e7d0/d .functor XOR 1, L_0x2d9e5b0, L_0x2d9d910, C4<0>, C4<0>;
L_0x2d9e7d0 .delay 1 (30000,30000,30000) L_0x2d9e7d0/d;
L_0x2bc73f0/d .functor AND 1, L_0x2d9e5b0, L_0x2d9d910, C4<1>, C4<1>;
L_0x2bc73f0 .delay 1 (30000,30000,30000) L_0x2bc73f0/d;
v0x2bc6bf0_0 .net "a", 0 0, L_0x2d9e5b0;  alias, 1 drivers
v0x2bc6cc0_0 .net "b", 0 0, L_0x2d9d910;  alias, 1 drivers
v0x2bc6d60_0 .net "carryout", 0 0, L_0x2bc73f0;  alias, 1 drivers
v0x2bc6e30_0 .net "sum", 0 0, L_0x2d9e7d0;  alias, 1 drivers
S_0x2bc9650 .scope generate, "genblk2" "genblk2" 3 49, 3 49 0, S_0x2bb8c80;
 .timescale -9 -12;
L_0x2ac6110ba9c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110baa10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2d40dd0/d .functor OR 1, L_0x2ac6110ba9c8, L_0x2ac6110baa10, C4<0>, C4<0>;
L_0x2d40dd0 .delay 1 (30000,30000,30000) L_0x2d40dd0/d;
v0x2bc9840_0 .net/2u *"_s0", 0 0, L_0x2ac6110ba9c8;  1 drivers
v0x2bc9920_0 .net/2u *"_s2", 0 0, L_0x2ac6110baa10;  1 drivers
S_0x2bc9a00 .scope generate, "alu_slices[19]" "alu_slices[19]" 3 39, 3 39 0, S_0x26b20c0;
 .timescale -9 -12;
P_0x2bc9c10 .param/l "i" 0 3 39, +C4<010011>;
S_0x2bc9cd0 .scope module, "alu1_inst" "alu1" 3 40, 4 142 0, S_0x2bc9a00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x2da8c20/d .functor NOT 1, L_0x2db3100, C4<0>, C4<0>, C4<0>;
L_0x2da8c20 .delay 1 (10000,10000,10000) L_0x2da8c20/d;
L_0x2da8d30/d .functor NOT 1, L_0x2da8a50, C4<0>, C4<0>, C4<0>;
L_0x2da8d30 .delay 1 (10000,10000,10000) L_0x2da8d30/d;
L_0x2da9d80/d .functor XOR 1, L_0x2db3100, L_0x2da8a50, C4<0>, C4<0>;
L_0x2da9d80 .delay 1 (30000,30000,30000) L_0x2da9d80/d;
L_0x2ac6110baa58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110baaa0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2da9e40/d .functor OR 1, L_0x2ac6110baa58, L_0x2ac6110baaa0, C4<0>, C4<0>;
L_0x2da9e40 .delay 1 (30000,30000,30000) L_0x2da9e40/d;
L_0x2ac6110baae8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110bab30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2daa5e0/d .functor OR 1, L_0x2ac6110baae8, L_0x2ac6110bab30, C4<0>, C4<0>;
L_0x2daa5e0 .delay 1 (30000,30000,30000) L_0x2daa5e0/d;
L_0x2daa7e0/d .functor AND 1, L_0x2db3100, L_0x2da8a50, C4<1>, C4<1>;
L_0x2daa7e0 .delay 1 (30000,30000,30000) L_0x2daa7e0/d;
L_0x2ac6110bab78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110babc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2daa8a0/d .functor OR 1, L_0x2ac6110bab78, L_0x2ac6110babc0, C4<0>, C4<0>;
L_0x2daa8a0 .delay 1 (30000,30000,30000) L_0x2daa8a0/d;
L_0x2daaaa0/d .functor NAND 1, L_0x2db3100, L_0x2da8a50, C4<1>, C4<1>;
L_0x2daaaa0 .delay 1 (20000,20000,20000) L_0x2daaaa0/d;
L_0x2ac6110bac08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110bac50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2daabb0/d .functor OR 1, L_0x2ac6110bac08, L_0x2ac6110bac50, C4<0>, C4<0>;
L_0x2daabb0 .delay 1 (30000,30000,30000) L_0x2daabb0/d;
L_0x2daad60/d .functor NOR 1, L_0x2db3100, L_0x2da8a50, C4<0>, C4<0>;
L_0x2daad60 .delay 1 (20000,20000,20000) L_0x2daad60/d;
L_0x2ac6110bac98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110bace0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2da91a0/d .functor OR 1, L_0x2ac6110bac98, L_0x2ac6110bace0, C4<0>, C4<0>;
L_0x2da91a0 .delay 1 (30000,30000,30000) L_0x2da91a0/d;
L_0x2dab410/d .functor OR 1, L_0x2db3100, L_0x2da8a50, C4<0>, C4<0>;
L_0x2dab410 .delay 1 (30000,30000,30000) L_0x2dab410/d;
L_0x2ac6110bad28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110bad70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2dab900/d .functor OR 1, L_0x2ac6110bad28, L_0x2ac6110bad70, C4<0>, C4<0>;
L_0x2dab900 .delay 1 (30000,30000,30000) L_0x2dab900/d;
L_0x2db3000/d .functor NOT 1, L_0x2daf260, C4<0>, C4<0>, C4<0>;
L_0x2db3000 .delay 1 (10000,10000,10000) L_0x2db3000/d;
v0x2bf8410_0 .net "A", 0 0, L_0x2db3100;  1 drivers
v0x2bf84d0_0 .net "A_", 0 0, L_0x2da8c20;  1 drivers
v0x2bf8590_0 .net "B", 0 0, L_0x2da8a50;  1 drivers
v0x2bf8660_0 .net "B_", 0 0, L_0x2da8d30;  1 drivers
v0x2bf8700_0 .net *"_s11", 0 0, L_0x2da9e40;  1 drivers
v0x2bf87f0_0 .net/2s *"_s13", 0 0, L_0x2ac6110baa58;  1 drivers
v0x2bf88b0_0 .net/2s *"_s15", 0 0, L_0x2ac6110baaa0;  1 drivers
v0x2bf8990_0 .net *"_s19", 0 0, L_0x2daa5e0;  1 drivers
v0x2bf8a70_0 .net/2s *"_s21", 0 0, L_0x2ac6110baae8;  1 drivers
v0x2bf8be0_0 .net/2s *"_s23", 0 0, L_0x2ac6110bab30;  1 drivers
v0x2bf8cc0_0 .net *"_s25", 0 0, L_0x2daa7e0;  1 drivers
v0x2bf8da0_0 .net *"_s28", 0 0, L_0x2daa8a0;  1 drivers
v0x2bf8e80_0 .net/2s *"_s30", 0 0, L_0x2ac6110bab78;  1 drivers
v0x2bf8f60_0 .net/2s *"_s32", 0 0, L_0x2ac6110babc0;  1 drivers
v0x2bf9040_0 .net *"_s34", 0 0, L_0x2daaaa0;  1 drivers
v0x2bf9120_0 .net *"_s37", 0 0, L_0x2daabb0;  1 drivers
v0x2bf9200_0 .net/2s *"_s39", 0 0, L_0x2ac6110bac08;  1 drivers
v0x2bf93b0_0 .net/2s *"_s41", 0 0, L_0x2ac6110bac50;  1 drivers
v0x2bf9450_0 .net *"_s43", 0 0, L_0x2daad60;  1 drivers
v0x2bf9530_0 .net *"_s46", 0 0, L_0x2da91a0;  1 drivers
v0x2bf9610_0 .net/2s *"_s48", 0 0, L_0x2ac6110bac98;  1 drivers
v0x2bf96f0_0 .net/2s *"_s50", 0 0, L_0x2ac6110bace0;  1 drivers
v0x2bf97d0_0 .net *"_s52", 0 0, L_0x2dab410;  1 drivers
v0x2bf98b0_0 .net *"_s56", 0 0, L_0x2dab900;  1 drivers
v0x2bf9990_0 .net/2s *"_s59", 0 0, L_0x2ac6110bad28;  1 drivers
v0x2bf9a70_0 .net/2s *"_s61", 0 0, L_0x2ac6110bad70;  1 drivers
v0x2bf9b50_0 .net *"_s8", 0 0, L_0x2da9d80;  1 drivers
v0x2bf9c30_0 .net "carryin", 0 0, L_0x2da8af0;  1 drivers
v0x2bf9cd0_0 .net "carryout", 0 0, L_0x2db2ca0;  1 drivers
v0x2bf9d70_0 .net "carryouts", 7 0, L_0x2dab590;  1 drivers
v0x2bf9e80_0 .net "command", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
v0x2bf9f40_0 .net "result", 0 0, L_0x2daf260;  1 drivers
v0x2bfa030_0 .net "results", 7 0, L_0x2dab1e0;  1 drivers
v0x2bf9310_0 .net "zero", 0 0, L_0x2db3000;  1 drivers
LS_0x2dab1e0_0_0 .concat8 [ 1 1 1 1], L_0x2da9250, L_0x2da9880, L_0x2da9d80, L_0x2daa5e0;
LS_0x2dab1e0_0_4 .concat8 [ 1 1 1 1], L_0x2daa7e0, L_0x2daaaa0, L_0x2daad60, L_0x2dab410;
L_0x2dab1e0 .concat8 [ 4 4 0 0], LS_0x2dab1e0_0_0, LS_0x2dab1e0_0_4;
LS_0x2dab590_0_0 .concat8 [ 1 1 1 1], L_0x2da9500, L_0x2da9c20, L_0x2da9e40, L_0x2daa430;
LS_0x2dab590_0_4 .concat8 [ 1 1 1 1], L_0x2daa8a0, L_0x2daabb0, L_0x2da91a0, L_0x2dab900;
L_0x2dab590 .concat8 [ 4 4 0 0], LS_0x2dab590_0_0, LS_0x2dab590_0_4;
S_0x2bc9f50 .scope module, "adder" "fullAdder" 4 157, 4 85 0, S_0x2bc9cd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x2da9500/d .functor OR 1, L_0x2da8fe0, L_0x2da93a0, C4<0>, C4<0>;
L_0x2da9500 .delay 1 (30000,30000,30000) L_0x2da9500/d;
v0x2bcad80_0 .net "a", 0 0, L_0x2db3100;  alias, 1 drivers
v0x2bcae40_0 .net "b", 0 0, L_0x2da8a50;  alias, 1 drivers
v0x2bcaf10_0 .net "c1", 0 0, L_0x2da8fe0;  1 drivers
v0x2bcb010_0 .net "c2", 0 0, L_0x2da93a0;  1 drivers
v0x2bcb0e0_0 .net "carryin", 0 0, L_0x2da8af0;  alias, 1 drivers
v0x2bcb1d0_0 .net "carryout", 0 0, L_0x2da9500;  1 drivers
v0x2bcb270_0 .net "s1", 0 0, L_0x2da8f20;  1 drivers
v0x2bcb360_0 .net "sum", 0 0, L_0x2da9250;  1 drivers
S_0x2bca1c0 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x2bc9f50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2da8f20/d .functor XOR 1, L_0x2db3100, L_0x2da8a50, C4<0>, C4<0>;
L_0x2da8f20 .delay 1 (30000,30000,30000) L_0x2da8f20/d;
L_0x2da8fe0/d .functor AND 1, L_0x2db3100, L_0x2da8a50, C4<1>, C4<1>;
L_0x2da8fe0 .delay 1 (30000,30000,30000) L_0x2da8fe0/d;
v0x2bca420_0 .net "a", 0 0, L_0x2db3100;  alias, 1 drivers
v0x2bca500_0 .net "b", 0 0, L_0x2da8a50;  alias, 1 drivers
v0x2bca5c0_0 .net "carryout", 0 0, L_0x2da8fe0;  alias, 1 drivers
v0x2bca660_0 .net "sum", 0 0, L_0x2da8f20;  alias, 1 drivers
S_0x2bca7a0 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x2bc9f50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2da9250/d .functor XOR 1, L_0x2da8f20, L_0x2da8af0, C4<0>, C4<0>;
L_0x2da9250 .delay 1 (30000,30000,30000) L_0x2da9250/d;
L_0x2da93a0/d .functor AND 1, L_0x2da8f20, L_0x2da8af0, C4<1>, C4<1>;
L_0x2da93a0 .delay 1 (30000,30000,30000) L_0x2da93a0/d;
v0x2bcaa00_0 .net "a", 0 0, L_0x2da8f20;  alias, 1 drivers
v0x2bcaaa0_0 .net "b", 0 0, L_0x2da8af0;  alias, 1 drivers
v0x2bcab40_0 .net "carryout", 0 0, L_0x2da93a0;  alias, 1 drivers
v0x2bcac10_0 .net "sum", 0 0, L_0x2da9250;  alias, 1 drivers
S_0x2bcb430 .scope module, "cMux" "unaryMultiplexor" 4 176, 4 69 0, S_0x2bc9cd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x2bf0830_0 .net "ands", 7 0, L_0x2db0ca0;  1 drivers
v0x2bf0940_0 .net "in", 7 0, L_0x2dab590;  alias, 1 drivers
v0x2bf0a00_0 .net "out", 0 0, L_0x2db2ca0;  alias, 1 drivers
v0x2bf0ad0_0 .net "sel", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
S_0x2bcb650 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x2bcb430;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x2bcdd80_0 .net "A", 7 0, L_0x2dab590;  alias, 1 drivers
v0x2bcde80_0 .net "B", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
v0x2bcdf40_0 .net *"_s0", 0 0, L_0x2daf5c0;  1 drivers
v0x2bce000_0 .net *"_s12", 0 0, L_0x2daff30;  1 drivers
v0x2bce0e0_0 .net *"_s16", 0 0, L_0x2db0290;  1 drivers
v0x2bce210_0 .net *"_s20", 0 0, L_0x2db0660;  1 drivers
v0x2bce2f0_0 .net *"_s24", 0 0, L_0x2db0990;  1 drivers
v0x2bce3d0_0 .net *"_s28", 0 0, L_0x2db0920;  1 drivers
v0x2bce4b0_0 .net *"_s4", 0 0, L_0x2daf910;  1 drivers
v0x2bce620_0 .net *"_s8", 0 0, L_0x2dafc20;  1 drivers
v0x2bce700_0 .net "out", 7 0, L_0x2db0ca0;  alias, 1 drivers
L_0x2daf680 .part L_0x2dab590, 0, 1;
L_0x2daf870 .part v0x2cdd2e0_0, 0, 1;
L_0x2daf9d0 .part L_0x2dab590, 1, 1;
L_0x2dafb30 .part v0x2cdd2e0_0, 1, 1;
L_0x2dafce0 .part L_0x2dab590, 2, 1;
L_0x2dafe40 .part v0x2cdd2e0_0, 2, 1;
L_0x2dafff0 .part L_0x2dab590, 3, 1;
L_0x2db0150 .part v0x2cdd2e0_0, 3, 1;
L_0x2db0350 .part L_0x2dab590, 4, 1;
L_0x2db05c0 .part v0x2cdd2e0_0, 4, 1;
L_0x2db06d0 .part L_0x2dab590, 5, 1;
L_0x2db0830 .part v0x2cdd2e0_0, 5, 1;
L_0x2db0a50 .part L_0x2dab590, 6, 1;
L_0x2db0bb0 .part v0x2cdd2e0_0, 6, 1;
LS_0x2db0ca0_0_0 .concat8 [ 1 1 1 1], L_0x2daf5c0, L_0x2daf910, L_0x2dafc20, L_0x2daff30;
LS_0x2db0ca0_0_4 .concat8 [ 1 1 1 1], L_0x2db0290, L_0x2db0660, L_0x2db0990, L_0x2db0920;
L_0x2db0ca0 .concat8 [ 4 4 0 0], LS_0x2db0ca0_0_0, LS_0x2db0ca0_0_4;
L_0x2db1060 .part L_0x2dab590, 7, 1;
L_0x2db1250 .part v0x2cdd2e0_0, 7, 1;
S_0x2bcb8b0 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x2bcb650;
 .timescale -9 -12;
P_0x2bcbac0 .param/l "i" 0 4 54, +C4<00>;
L_0x2daf5c0/d .functor AND 1, L_0x2daf680, L_0x2daf870, C4<1>, C4<1>;
L_0x2daf5c0 .delay 1 (30000,30000,30000) L_0x2daf5c0/d;
v0x2bcbba0_0 .net *"_s0", 0 0, L_0x2daf680;  1 drivers
v0x2bcbc80_0 .net *"_s1", 0 0, L_0x2daf870;  1 drivers
S_0x2bcbd60 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x2bcb650;
 .timescale -9 -12;
P_0x2bcbf70 .param/l "i" 0 4 54, +C4<01>;
L_0x2daf910/d .functor AND 1, L_0x2daf9d0, L_0x2dafb30, C4<1>, C4<1>;
L_0x2daf910 .delay 1 (30000,30000,30000) L_0x2daf910/d;
v0x2bcc030_0 .net *"_s0", 0 0, L_0x2daf9d0;  1 drivers
v0x2bcc110_0 .net *"_s1", 0 0, L_0x2dafb30;  1 drivers
S_0x2bcc1f0 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x2bcb650;
 .timescale -9 -12;
P_0x2bcc400 .param/l "i" 0 4 54, +C4<010>;
L_0x2dafc20/d .functor AND 1, L_0x2dafce0, L_0x2dafe40, C4<1>, C4<1>;
L_0x2dafc20 .delay 1 (30000,30000,30000) L_0x2dafc20/d;
v0x2bcc4a0_0 .net *"_s0", 0 0, L_0x2dafce0;  1 drivers
v0x2bcc580_0 .net *"_s1", 0 0, L_0x2dafe40;  1 drivers
S_0x2bcc660 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x2bcb650;
 .timescale -9 -12;
P_0x2bcc870 .param/l "i" 0 4 54, +C4<011>;
L_0x2daff30/d .functor AND 1, L_0x2dafff0, L_0x2db0150, C4<1>, C4<1>;
L_0x2daff30 .delay 1 (30000,30000,30000) L_0x2daff30/d;
v0x2bcc930_0 .net *"_s0", 0 0, L_0x2dafff0;  1 drivers
v0x2bcca10_0 .net *"_s1", 0 0, L_0x2db0150;  1 drivers
S_0x2bccaf0 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x2bcb650;
 .timescale -9 -12;
P_0x2bccd50 .param/l "i" 0 4 54, +C4<0100>;
L_0x2db0290/d .functor AND 1, L_0x2db0350, L_0x2db05c0, C4<1>, C4<1>;
L_0x2db0290 .delay 1 (30000,30000,30000) L_0x2db0290/d;
v0x2bcce10_0 .net *"_s0", 0 0, L_0x2db0350;  1 drivers
v0x2bccef0_0 .net *"_s1", 0 0, L_0x2db05c0;  1 drivers
S_0x2bccfd0 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x2bcb650;
 .timescale -9 -12;
P_0x2bcd1e0 .param/l "i" 0 4 54, +C4<0101>;
L_0x2db0660/d .functor AND 1, L_0x2db06d0, L_0x2db0830, C4<1>, C4<1>;
L_0x2db0660 .delay 1 (30000,30000,30000) L_0x2db0660/d;
v0x2bcd2a0_0 .net *"_s0", 0 0, L_0x2db06d0;  1 drivers
v0x2bcd380_0 .net *"_s1", 0 0, L_0x2db0830;  1 drivers
S_0x2bcd460 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x2bcb650;
 .timescale -9 -12;
P_0x2bcd670 .param/l "i" 0 4 54, +C4<0110>;
L_0x2db0990/d .functor AND 1, L_0x2db0a50, L_0x2db0bb0, C4<1>, C4<1>;
L_0x2db0990 .delay 1 (30000,30000,30000) L_0x2db0990/d;
v0x2bcd730_0 .net *"_s0", 0 0, L_0x2db0a50;  1 drivers
v0x2bcd810_0 .net *"_s1", 0 0, L_0x2db0bb0;  1 drivers
S_0x2bcd8f0 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x2bcb650;
 .timescale -9 -12;
P_0x2bcdb00 .param/l "i" 0 4 54, +C4<0111>;
L_0x2db0920/d .functor AND 1, L_0x2db1060, L_0x2db1250, C4<1>, C4<1>;
L_0x2db0920 .delay 1 (30000,30000,30000) L_0x2db0920/d;
v0x2bcdbc0_0 .net *"_s0", 0 0, L_0x2db1060;  1 drivers
v0x2bcdca0_0 .net *"_s1", 0 0, L_0x2db1250;  1 drivers
S_0x2bce860 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x2bcb430;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x2db2ca0/d .functor OR 1, L_0x2db2d60, L_0x2db2f10, C4<0>, C4<0>;
L_0x2db2ca0 .delay 1 (30000,30000,30000) L_0x2db2ca0/d;
v0x2bf0390_0 .net *"_s10", 0 0, L_0x2db2d60;  1 drivers
v0x2bf0470_0 .net *"_s12", 0 0, L_0x2db2f10;  1 drivers
v0x2bf0550_0 .net "in", 7 0, L_0x2db0ca0;  alias, 1 drivers
v0x2bf0650_0 .net "ors", 1 0, L_0x2db2ac0;  1 drivers
v0x2bf0710_0 .net "out", 0 0, L_0x2db2ca0;  alias, 1 drivers
L_0x2db1e90 .part L_0x2db0ca0, 0, 4;
L_0x2db2ac0 .concat8 [ 1 1 0 0], L_0x2db1b80, L_0x2db27b0;
L_0x2db2c00 .part L_0x2db0ca0, 4, 4;
L_0x2db2d60 .part L_0x2db2ac0, 0, 1;
L_0x2db2f10 .part L_0x2db2ac0, 1, 1;
S_0x2bcea20 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x2bce860;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2db1340/d .functor OR 1, L_0x2db1400, L_0x2db1560, C4<0>, C4<0>;
L_0x2db1340 .delay 1 (30000,30000,30000) L_0x2db1340/d;
L_0x2db1790/d .functor OR 1, L_0x2db18a0, L_0x2db1a00, C4<0>, C4<0>;
L_0x2db1790 .delay 1 (30000,30000,30000) L_0x2db1790/d;
L_0x2db1b80/d .functor OR 1, L_0x2db1bf0, L_0x2db1da0, C4<0>, C4<0>;
L_0x2db1b80 .delay 1 (30000,30000,30000) L_0x2db1b80/d;
v0x2bcec70_0 .net *"_s0", 0 0, L_0x2db1340;  1 drivers
v0x2bced70_0 .net *"_s10", 0 0, L_0x2db18a0;  1 drivers
v0x2bcee50_0 .net *"_s12", 0 0, L_0x2db1a00;  1 drivers
v0x2bcef10_0 .net *"_s14", 0 0, L_0x2db1bf0;  1 drivers
v0x2bceff0_0 .net *"_s16", 0 0, L_0x2db1da0;  1 drivers
v0x2bcf120_0 .net *"_s3", 0 0, L_0x2db1400;  1 drivers
v0x2bcf200_0 .net *"_s5", 0 0, L_0x2db1560;  1 drivers
v0x2bcf2e0_0 .net *"_s6", 0 0, L_0x2db1790;  1 drivers
v0x2bcf3c0_0 .net "in", 3 0, L_0x2db1e90;  1 drivers
v0x2bcf530_0 .net "ors", 1 0, L_0x2db16a0;  1 drivers
v0x2bcf610_0 .net "out", 0 0, L_0x2db1b80;  1 drivers
L_0x2db1400 .part L_0x2db1e90, 0, 1;
L_0x2db1560 .part L_0x2db1e90, 1, 1;
L_0x2db16a0 .concat8 [ 1 1 0 0], L_0x2db1340, L_0x2db1790;
L_0x2db18a0 .part L_0x2db1e90, 2, 1;
L_0x2db1a00 .part L_0x2db1e90, 3, 1;
L_0x2db1bf0 .part L_0x2db16a0, 0, 1;
L_0x2db1da0 .part L_0x2db16a0, 1, 1;
S_0x2bcf730 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x2bce860;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2db1fc0/d .functor OR 1, L_0x2db2030, L_0x2db2190, C4<0>, C4<0>;
L_0x2db1fc0 .delay 1 (30000,30000,30000) L_0x2db1fc0/d;
L_0x2db23c0/d .functor OR 1, L_0x2db24d0, L_0x2db2630, C4<0>, C4<0>;
L_0x2db23c0 .delay 1 (30000,30000,30000) L_0x2db23c0/d;
L_0x2db27b0/d .functor OR 1, L_0x2db2820, L_0x2db29d0, C4<0>, C4<0>;
L_0x2db27b0 .delay 1 (30000,30000,30000) L_0x2db27b0/d;
v0x2bcf8f0_0 .net *"_s0", 0 0, L_0x2db1fc0;  1 drivers
v0x2bcf9f0_0 .net *"_s10", 0 0, L_0x2db24d0;  1 drivers
v0x2bcfad0_0 .net *"_s12", 0 0, L_0x2db2630;  1 drivers
v0x2bcfb90_0 .net *"_s14", 0 0, L_0x2db2820;  1 drivers
v0x2bcfc70_0 .net *"_s16", 0 0, L_0x2db29d0;  1 drivers
v0x2bcfda0_0 .net *"_s3", 0 0, L_0x2db2030;  1 drivers
v0x2bcfe80_0 .net *"_s5", 0 0, L_0x2db2190;  1 drivers
v0x2beff40_0 .net *"_s6", 0 0, L_0x2db23c0;  1 drivers
v0x2bf0020_0 .net "in", 3 0, L_0x2db2c00;  1 drivers
v0x2bf0190_0 .net "ors", 1 0, L_0x2db22d0;  1 drivers
v0x2bf0270_0 .net "out", 0 0, L_0x2db27b0;  1 drivers
L_0x2db2030 .part L_0x2db2c00, 0, 1;
L_0x2db2190 .part L_0x2db2c00, 1, 1;
L_0x2db22d0 .concat8 [ 1 1 0 0], L_0x2db1fc0, L_0x2db23c0;
L_0x2db24d0 .part L_0x2db2c00, 2, 1;
L_0x2db2630 .part L_0x2db2c00, 3, 1;
L_0x2db2820 .part L_0x2db22d0, 0, 1;
L_0x2db29d0 .part L_0x2db22d0, 1, 1;
S_0x2bf0bb0 .scope module, "resMux" "unaryMultiplexor" 4 175, 4 69 0, S_0x2bc9cd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x2bf5fe0_0 .net "ands", 7 0, L_0x2dad260;  1 drivers
v0x2bf60f0_0 .net "in", 7 0, L_0x2dab1e0;  alias, 1 drivers
v0x2bf61b0_0 .net "out", 0 0, L_0x2daf260;  alias, 1 drivers
v0x2bf6280_0 .net "sel", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
S_0x2bf0e00 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x2bf0bb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x2bf3540_0 .net "A", 7 0, L_0x2dab1e0;  alias, 1 drivers
v0x2bf3640_0 .net "B", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
v0x2bf3700_0 .net *"_s0", 0 0, L_0x2dabab0;  1 drivers
v0x2bf37c0_0 .net *"_s12", 0 0, L_0x2dac470;  1 drivers
v0x2bf38a0_0 .net *"_s16", 0 0, L_0x2dac7d0;  1 drivers
v0x2bf39d0_0 .net *"_s20", 0 0, L_0x2dacba0;  1 drivers
v0x2bf3ab0_0 .net *"_s24", 0 0, L_0x2daced0;  1 drivers
v0x2bf3b90_0 .net *"_s28", 0 0, L_0x2dace60;  1 drivers
v0x2bf3c70_0 .net *"_s4", 0 0, L_0x2dabe50;  1 drivers
v0x2bf3de0_0 .net *"_s8", 0 0, L_0x2dac160;  1 drivers
v0x2bf3ec0_0 .net "out", 7 0, L_0x2dad260;  alias, 1 drivers
L_0x2dabbc0 .part L_0x2dab1e0, 0, 1;
L_0x2dabdb0 .part v0x2cdd2e0_0, 0, 1;
L_0x2dabf10 .part L_0x2dab1e0, 1, 1;
L_0x2dac070 .part v0x2cdd2e0_0, 1, 1;
L_0x2dac220 .part L_0x2dab1e0, 2, 1;
L_0x2dac380 .part v0x2cdd2e0_0, 2, 1;
L_0x2dac530 .part L_0x2dab1e0, 3, 1;
L_0x2dac690 .part v0x2cdd2e0_0, 3, 1;
L_0x2dac890 .part L_0x2dab1e0, 4, 1;
L_0x2dacb00 .part v0x2cdd2e0_0, 4, 1;
L_0x2dacc10 .part L_0x2dab1e0, 5, 1;
L_0x2dacd70 .part v0x2cdd2e0_0, 5, 1;
L_0x2dacf90 .part L_0x2dab1e0, 6, 1;
L_0x2dad0f0 .part v0x2cdd2e0_0, 6, 1;
LS_0x2dad260_0_0 .concat8 [ 1 1 1 1], L_0x2dabab0, L_0x2dabe50, L_0x2dac160, L_0x2dac470;
LS_0x2dad260_0_4 .concat8 [ 1 1 1 1], L_0x2dac7d0, L_0x2dacba0, L_0x2daced0, L_0x2dace60;
L_0x2dad260 .concat8 [ 4 4 0 0], LS_0x2dad260_0_0, LS_0x2dad260_0_4;
L_0x2dad620 .part L_0x2dab1e0, 7, 1;
L_0x2dad810 .part v0x2cdd2e0_0, 7, 1;
S_0x2bf1040 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x2bf0e00;
 .timescale -9 -12;
P_0x2bf1250 .param/l "i" 0 4 54, +C4<00>;
L_0x2dabab0/d .functor AND 1, L_0x2dabbc0, L_0x2dabdb0, C4<1>, C4<1>;
L_0x2dabab0 .delay 1 (30000,30000,30000) L_0x2dabab0/d;
v0x2bf1330_0 .net *"_s0", 0 0, L_0x2dabbc0;  1 drivers
v0x2bf1410_0 .net *"_s1", 0 0, L_0x2dabdb0;  1 drivers
S_0x2bf14f0 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x2bf0e00;
 .timescale -9 -12;
P_0x2bf1700 .param/l "i" 0 4 54, +C4<01>;
L_0x2dabe50/d .functor AND 1, L_0x2dabf10, L_0x2dac070, C4<1>, C4<1>;
L_0x2dabe50 .delay 1 (30000,30000,30000) L_0x2dabe50/d;
v0x2bf17c0_0 .net *"_s0", 0 0, L_0x2dabf10;  1 drivers
v0x2bf18a0_0 .net *"_s1", 0 0, L_0x2dac070;  1 drivers
S_0x2bf1980 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x2bf0e00;
 .timescale -9 -12;
P_0x2bf1bc0 .param/l "i" 0 4 54, +C4<010>;
L_0x2dac160/d .functor AND 1, L_0x2dac220, L_0x2dac380, C4<1>, C4<1>;
L_0x2dac160 .delay 1 (30000,30000,30000) L_0x2dac160/d;
v0x2bf1c60_0 .net *"_s0", 0 0, L_0x2dac220;  1 drivers
v0x2bf1d40_0 .net *"_s1", 0 0, L_0x2dac380;  1 drivers
S_0x2bf1e20 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x2bf0e00;
 .timescale -9 -12;
P_0x2bf2030 .param/l "i" 0 4 54, +C4<011>;
L_0x2dac470/d .functor AND 1, L_0x2dac530, L_0x2dac690, C4<1>, C4<1>;
L_0x2dac470 .delay 1 (30000,30000,30000) L_0x2dac470/d;
v0x2bf20f0_0 .net *"_s0", 0 0, L_0x2dac530;  1 drivers
v0x2bf21d0_0 .net *"_s1", 0 0, L_0x2dac690;  1 drivers
S_0x2bf22b0 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x2bf0e00;
 .timescale -9 -12;
P_0x2bf2510 .param/l "i" 0 4 54, +C4<0100>;
L_0x2dac7d0/d .functor AND 1, L_0x2dac890, L_0x2dacb00, C4<1>, C4<1>;
L_0x2dac7d0 .delay 1 (30000,30000,30000) L_0x2dac7d0/d;
v0x2bf25d0_0 .net *"_s0", 0 0, L_0x2dac890;  1 drivers
v0x2bf26b0_0 .net *"_s1", 0 0, L_0x2dacb00;  1 drivers
S_0x2bf2790 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x2bf0e00;
 .timescale -9 -12;
P_0x2bf29a0 .param/l "i" 0 4 54, +C4<0101>;
L_0x2dacba0/d .functor AND 1, L_0x2dacc10, L_0x2dacd70, C4<1>, C4<1>;
L_0x2dacba0 .delay 1 (30000,30000,30000) L_0x2dacba0/d;
v0x2bf2a60_0 .net *"_s0", 0 0, L_0x2dacc10;  1 drivers
v0x2bf2b40_0 .net *"_s1", 0 0, L_0x2dacd70;  1 drivers
S_0x2bf2c20 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x2bf0e00;
 .timescale -9 -12;
P_0x2bf2e30 .param/l "i" 0 4 54, +C4<0110>;
L_0x2daced0/d .functor AND 1, L_0x2dacf90, L_0x2dad0f0, C4<1>, C4<1>;
L_0x2daced0 .delay 1 (30000,30000,30000) L_0x2daced0/d;
v0x2bf2ef0_0 .net *"_s0", 0 0, L_0x2dacf90;  1 drivers
v0x2bf2fd0_0 .net *"_s1", 0 0, L_0x2dad0f0;  1 drivers
S_0x2bf30b0 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x2bf0e00;
 .timescale -9 -12;
P_0x2bf32c0 .param/l "i" 0 4 54, +C4<0111>;
L_0x2dace60/d .functor AND 1, L_0x2dad620, L_0x2dad810, C4<1>, C4<1>;
L_0x2dace60 .delay 1 (30000,30000,30000) L_0x2dace60/d;
v0x2bf3380_0 .net *"_s0", 0 0, L_0x2dad620;  1 drivers
v0x2bf3460_0 .net *"_s1", 0 0, L_0x2dad810;  1 drivers
S_0x2bf4020 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x2bf0bb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x2daf260/d .functor OR 1, L_0x2daf320, L_0x2daf4d0, C4<0>, C4<0>;
L_0x2daf260 .delay 1 (30000,30000,30000) L_0x2daf260/d;
v0x2bf5b70_0 .net *"_s10", 0 0, L_0x2daf320;  1 drivers
v0x2bf5c50_0 .net *"_s12", 0 0, L_0x2daf4d0;  1 drivers
v0x2bf5d30_0 .net "in", 7 0, L_0x2dad260;  alias, 1 drivers
v0x2bf5e00_0 .net "ors", 1 0, L_0x2daf080;  1 drivers
v0x2bf5ec0_0 .net "out", 0 0, L_0x2daf260;  alias, 1 drivers
L_0x2dae450 .part L_0x2dad260, 0, 4;
L_0x2daf080 .concat8 [ 1 1 0 0], L_0x2dae140, L_0x2daed70;
L_0x2daf1c0 .part L_0x2dad260, 4, 4;
L_0x2daf320 .part L_0x2daf080, 0, 1;
L_0x2daf4d0 .part L_0x2daf080, 1, 1;
S_0x2bf41e0 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x2bf4020;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2dad900/d .functor OR 1, L_0x2dad9c0, L_0x2dadb20, C4<0>, C4<0>;
L_0x2dad900 .delay 1 (30000,30000,30000) L_0x2dad900/d;
L_0x2dadd50/d .functor OR 1, L_0x2dade60, L_0x2dadfc0, C4<0>, C4<0>;
L_0x2dadd50 .delay 1 (30000,30000,30000) L_0x2dadd50/d;
L_0x2dae140/d .functor OR 1, L_0x2dae1b0, L_0x2dae360, C4<0>, C4<0>;
L_0x2dae140 .delay 1 (30000,30000,30000) L_0x2dae140/d;
v0x2bf4430_0 .net *"_s0", 0 0, L_0x2dad900;  1 drivers
v0x2bf4530_0 .net *"_s10", 0 0, L_0x2dade60;  1 drivers
v0x2bf4610_0 .net *"_s12", 0 0, L_0x2dadfc0;  1 drivers
v0x2bf46d0_0 .net *"_s14", 0 0, L_0x2dae1b0;  1 drivers
v0x2bf47b0_0 .net *"_s16", 0 0, L_0x2dae360;  1 drivers
v0x2bf48e0_0 .net *"_s3", 0 0, L_0x2dad9c0;  1 drivers
v0x2bf49c0_0 .net *"_s5", 0 0, L_0x2dadb20;  1 drivers
v0x2bf4aa0_0 .net *"_s6", 0 0, L_0x2dadd50;  1 drivers
v0x2bf4b80_0 .net "in", 3 0, L_0x2dae450;  1 drivers
v0x2bf4cf0_0 .net "ors", 1 0, L_0x2dadc60;  1 drivers
v0x2bf4dd0_0 .net "out", 0 0, L_0x2dae140;  1 drivers
L_0x2dad9c0 .part L_0x2dae450, 0, 1;
L_0x2dadb20 .part L_0x2dae450, 1, 1;
L_0x2dadc60 .concat8 [ 1 1 0 0], L_0x2dad900, L_0x2dadd50;
L_0x2dade60 .part L_0x2dae450, 2, 1;
L_0x2dadfc0 .part L_0x2dae450, 3, 1;
L_0x2dae1b0 .part L_0x2dadc60, 0, 1;
L_0x2dae360 .part L_0x2dadc60, 1, 1;
S_0x2bf4ef0 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x2bf4020;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2dae580/d .functor OR 1, L_0x2dae5f0, L_0x2dae750, C4<0>, C4<0>;
L_0x2dae580 .delay 1 (30000,30000,30000) L_0x2dae580/d;
L_0x2dae980/d .functor OR 1, L_0x2daea90, L_0x2daebf0, C4<0>, C4<0>;
L_0x2dae980 .delay 1 (30000,30000,30000) L_0x2dae980/d;
L_0x2daed70/d .functor OR 1, L_0x2daede0, L_0x2daef90, C4<0>, C4<0>;
L_0x2daed70 .delay 1 (30000,30000,30000) L_0x2daed70/d;
v0x2bf50b0_0 .net *"_s0", 0 0, L_0x2dae580;  1 drivers
v0x2bf51b0_0 .net *"_s10", 0 0, L_0x2daea90;  1 drivers
v0x2bf5290_0 .net *"_s12", 0 0, L_0x2daebf0;  1 drivers
v0x2bf5350_0 .net *"_s14", 0 0, L_0x2daede0;  1 drivers
v0x2bf5430_0 .net *"_s16", 0 0, L_0x2daef90;  1 drivers
v0x2bf5560_0 .net *"_s3", 0 0, L_0x2dae5f0;  1 drivers
v0x2bf5640_0 .net *"_s5", 0 0, L_0x2dae750;  1 drivers
v0x2bf5720_0 .net *"_s6", 0 0, L_0x2dae980;  1 drivers
v0x2bf5800_0 .net "in", 3 0, L_0x2daf1c0;  1 drivers
v0x2bf5970_0 .net "ors", 1 0, L_0x2dae890;  1 drivers
v0x2bf5a50_0 .net "out", 0 0, L_0x2daed70;  1 drivers
L_0x2dae5f0 .part L_0x2daf1c0, 0, 1;
L_0x2dae750 .part L_0x2daf1c0, 1, 1;
L_0x2dae890 .concat8 [ 1 1 0 0], L_0x2dae580, L_0x2dae980;
L_0x2daea90 .part L_0x2daf1c0, 2, 1;
L_0x2daebf0 .part L_0x2daf1c0, 3, 1;
L_0x2daede0 .part L_0x2dae890, 0, 1;
L_0x2daef90 .part L_0x2dae890, 1, 1;
S_0x2bf6360 .scope module, "sltGate" "slt" 4 164, 4 101 0, S_0x2bc9cd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x2daa040/d .functor XNOR 1, L_0x2db3100, L_0x2da8a50, C4<0>, C4<0>;
L_0x2daa040 .delay 1 (20000,20000,20000) L_0x2daa040/d;
L_0x2daa1c0/d .functor AND 1, L_0x2db3100, L_0x2da8d30, C4<1>, C4<1>;
L_0x2daa1c0 .delay 1 (30000,30000,30000) L_0x2daa1c0/d;
L_0x2daa320/d .functor AND 1, L_0x2daa040, L_0x2da8af0, C4<1>, C4<1>;
L_0x2daa320 .delay 1 (30000,30000,30000) L_0x2daa320/d;
L_0x2daa430/d .functor OR 1, L_0x2daa320, L_0x2daa1c0, C4<0>, C4<0>;
L_0x2daa430 .delay 1 (30000,30000,30000) L_0x2daa430/d;
v0x2bf6610_0 .net "a", 0 0, L_0x2db3100;  alias, 1 drivers
v0x2bf6700_0 .net "a_", 0 0, L_0x2da8c20;  alias, 1 drivers
v0x2bf67c0_0 .net "b", 0 0, L_0x2da8a50;  alias, 1 drivers
v0x2bf68b0_0 .net "b_", 0 0, L_0x2da8d30;  alias, 1 drivers
v0x2bf6950_0 .net "carryin", 0 0, L_0x2da8af0;  alias, 1 drivers
v0x2bf6a90_0 .net "eq", 0 0, L_0x2daa040;  1 drivers
v0x2bf6b50_0 .net "lt", 0 0, L_0x2daa1c0;  1 drivers
v0x2bf6c10_0 .net "out", 0 0, L_0x2daa430;  1 drivers
v0x2bf6cd0_0 .net "w0", 0 0, L_0x2daa320;  1 drivers
S_0x2bf6f20 .scope module, "sub" "fullAdder" 4 158, 4 85 0, S_0x2bc9cd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x2da9c20/d .functor OR 1, L_0x2da9720, L_0x2bf8180, C4<0>, C4<0>;
L_0x2da9c20 .delay 1 (30000,30000,30000) L_0x2da9c20/d;
v0x2bf7d10_0 .net "a", 0 0, L_0x2db3100;  alias, 1 drivers
v0x2bf7e60_0 .net "b", 0 0, L_0x2da8d30;  alias, 1 drivers
v0x2bf7f20_0 .net "c1", 0 0, L_0x2da9720;  1 drivers
v0x2bf7fc0_0 .net "c2", 0 0, L_0x2bf8180;  1 drivers
v0x2bf8090_0 .net "carryin", 0 0, L_0x2da8af0;  alias, 1 drivers
v0x2bf8210_0 .net "carryout", 0 0, L_0x2da9c20;  1 drivers
v0x2bf82b0_0 .net "s1", 0 0, L_0x2da9660;  1 drivers
v0x2bf8350_0 .net "sum", 0 0, L_0x2da9880;  1 drivers
S_0x2bf7170 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x2bf6f20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2da9660/d .functor XOR 1, L_0x2db3100, L_0x2da8d30, C4<0>, C4<0>;
L_0x2da9660 .delay 1 (30000,30000,30000) L_0x2da9660/d;
L_0x2da9720/d .functor AND 1, L_0x2db3100, L_0x2da8d30, C4<1>, C4<1>;
L_0x2da9720 .delay 1 (30000,30000,30000) L_0x2da9720/d;
v0x2bf73d0_0 .net "a", 0 0, L_0x2db3100;  alias, 1 drivers
v0x2bf7490_0 .net "b", 0 0, L_0x2da8d30;  alias, 1 drivers
v0x2bf7550_0 .net "carryout", 0 0, L_0x2da9720;  alias, 1 drivers
v0x2bf75f0_0 .net "sum", 0 0, L_0x2da9660;  alias, 1 drivers
S_0x2bf7720 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x2bf6f20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2da9880/d .functor XOR 1, L_0x2da9660, L_0x2da8af0, C4<0>, C4<0>;
L_0x2da9880 .delay 1 (30000,30000,30000) L_0x2da9880/d;
L_0x2bf8180/d .functor AND 1, L_0x2da9660, L_0x2da8af0, C4<1>, C4<1>;
L_0x2bf8180 .delay 1 (30000,30000,30000) L_0x2bf8180/d;
v0x2bf7980_0 .net "a", 0 0, L_0x2da9660;  alias, 1 drivers
v0x2bf7a50_0 .net "b", 0 0, L_0x2da8af0;  alias, 1 drivers
v0x2bf7af0_0 .net "carryout", 0 0, L_0x2bf8180;  alias, 1 drivers
v0x2bf7bc0_0 .net "sum", 0 0, L_0x2da9880;  alias, 1 drivers
S_0x2bfa3e0 .scope generate, "genblk2" "genblk2" 3 49, 3 49 0, S_0x2bc9a00;
 .timescale -9 -12;
L_0x2ac6110badb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110bae00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2dab520/d .functor OR 1, L_0x2ac6110badb8, L_0x2ac6110bae00, C4<0>, C4<0>;
L_0x2dab520 .delay 1 (30000,30000,30000) L_0x2dab520/d;
v0x2bfa5d0_0 .net/2u *"_s0", 0 0, L_0x2ac6110badb8;  1 drivers
v0x2bfa6b0_0 .net/2u *"_s2", 0 0, L_0x2ac6110bae00;  1 drivers
S_0x2bfa790 .scope generate, "alu_slices[20]" "alu_slices[20]" 3 39, 3 39 0, S_0x26b20c0;
 .timescale -9 -12;
P_0x2bfa9a0 .param/l "i" 0 3 39, +C4<010100>;
S_0x2bfaa60 .scope module, "alu1_inst" "alu1" 3 40, 4 142 0, S_0x2bfa790;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x2db34a0/d .functor NOT 1, L_0x2dbd960, C4<0>, C4<0>, C4<0>;
L_0x2db34a0 .delay 1 (10000,10000,10000) L_0x2db34a0/d;
L_0x2db35b0/d .functor NOT 1, L_0x2dbdac0, C4<0>, C4<0>, C4<0>;
L_0x2db35b0 .delay 1 (10000,10000,10000) L_0x2db35b0/d;
L_0x2db45b0/d .functor XOR 1, L_0x2dbd960, L_0x2dbdac0, C4<0>, C4<0>;
L_0x2db45b0 .delay 1 (30000,30000,30000) L_0x2db45b0/d;
L_0x2ac6110bae48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110bae90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2db4670/d .functor OR 1, L_0x2ac6110bae48, L_0x2ac6110bae90, C4<0>, C4<0>;
L_0x2db4670 .delay 1 (30000,30000,30000) L_0x2db4670/d;
L_0x2ac6110baed8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110baf20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2db4e10/d .functor OR 1, L_0x2ac6110baed8, L_0x2ac6110baf20, C4<0>, C4<0>;
L_0x2db4e10 .delay 1 (30000,30000,30000) L_0x2db4e10/d;
L_0x2db5010/d .functor AND 1, L_0x2dbd960, L_0x2dbdac0, C4<1>, C4<1>;
L_0x2db5010 .delay 1 (30000,30000,30000) L_0x2db5010/d;
L_0x2ac6110baf68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110bafb0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2db50d0/d .functor OR 1, L_0x2ac6110baf68, L_0x2ac6110bafb0, C4<0>, C4<0>;
L_0x2db50d0 .delay 1 (30000,30000,30000) L_0x2db50d0/d;
L_0x2db52d0/d .functor NAND 1, L_0x2dbd960, L_0x2dbdac0, C4<1>, C4<1>;
L_0x2db52d0 .delay 1 (20000,20000,20000) L_0x2db52d0/d;
L_0x2ac6110baff8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110bb040 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2db53e0/d .functor OR 1, L_0x2ac6110baff8, L_0x2ac6110bb040, C4<0>, C4<0>;
L_0x2db53e0 .delay 1 (30000,30000,30000) L_0x2db53e0/d;
L_0x2db5590/d .functor NOR 1, L_0x2dbd960, L_0x2dbdac0, C4<0>, C4<0>;
L_0x2db5590 .delay 1 (20000,20000,20000) L_0x2db5590/d;
L_0x2ac6110bb088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110bb0d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2db5860/d .functor OR 1, L_0x2ac6110bb088, L_0x2ac6110bb0d0, C4<0>, C4<0>;
L_0x2db5860 .delay 1 (30000,30000,30000) L_0x2db5860/d;
L_0x2db5c60/d .functor OR 1, L_0x2dbd960, L_0x2dbdac0, C4<0>, C4<0>;
L_0x2db5c60 .delay 1 (30000,30000,30000) L_0x2db5c60/d;
L_0x2ac6110bb118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110bb160 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2db6100/d .functor OR 1, L_0x2ac6110bb118, L_0x2ac6110bb160, C4<0>, C4<0>;
L_0x2db6100 .delay 1 (30000,30000,30000) L_0x2db6100/d;
L_0x2dbd860/d .functor NOT 1, L_0x2db9ac0, C4<0>, C4<0>, C4<0>;
L_0x2dbd860 .delay 1 (10000,10000,10000) L_0x2dbd860/d;
v0x2c09190_0 .net "A", 0 0, L_0x2dbd960;  1 drivers
v0x2c09250_0 .net "A_", 0 0, L_0x2db34a0;  1 drivers
v0x2c09310_0 .net "B", 0 0, L_0x2dbdac0;  1 drivers
v0x2c093e0_0 .net "B_", 0 0, L_0x2db35b0;  1 drivers
v0x2c09480_0 .net *"_s11", 0 0, L_0x2db4670;  1 drivers
v0x2c09570_0 .net/2s *"_s13", 0 0, L_0x2ac6110bae48;  1 drivers
v0x2c09630_0 .net/2s *"_s15", 0 0, L_0x2ac6110bae90;  1 drivers
v0x2c09710_0 .net *"_s19", 0 0, L_0x2db4e10;  1 drivers
v0x2c097f0_0 .net/2s *"_s21", 0 0, L_0x2ac6110baed8;  1 drivers
v0x2c09960_0 .net/2s *"_s23", 0 0, L_0x2ac6110baf20;  1 drivers
v0x2c09a40_0 .net *"_s25", 0 0, L_0x2db5010;  1 drivers
v0x2c09b20_0 .net *"_s28", 0 0, L_0x2db50d0;  1 drivers
v0x2c09c00_0 .net/2s *"_s30", 0 0, L_0x2ac6110baf68;  1 drivers
v0x2c09ce0_0 .net/2s *"_s32", 0 0, L_0x2ac6110bafb0;  1 drivers
v0x2c09dc0_0 .net *"_s34", 0 0, L_0x2db52d0;  1 drivers
v0x2c09ea0_0 .net *"_s37", 0 0, L_0x2db53e0;  1 drivers
v0x2c09f80_0 .net/2s *"_s39", 0 0, L_0x2ac6110baff8;  1 drivers
v0x2c0a130_0 .net/2s *"_s41", 0 0, L_0x2ac6110bb040;  1 drivers
v0x2c0a1d0_0 .net *"_s43", 0 0, L_0x2db5590;  1 drivers
v0x2c0a2b0_0 .net *"_s46", 0 0, L_0x2db5860;  1 drivers
v0x2c0a390_0 .net/2s *"_s48", 0 0, L_0x2ac6110bb088;  1 drivers
v0x2c0a470_0 .net/2s *"_s50", 0 0, L_0x2ac6110bb0d0;  1 drivers
v0x2c0a550_0 .net *"_s52", 0 0, L_0x2db5c60;  1 drivers
v0x2c0a630_0 .net *"_s56", 0 0, L_0x2db6100;  1 drivers
v0x2c0a710_0 .net/2s *"_s59", 0 0, L_0x2ac6110bb118;  1 drivers
v0x2c0a7f0_0 .net/2s *"_s61", 0 0, L_0x2ac6110bb160;  1 drivers
v0x2c0a8d0_0 .net *"_s8", 0 0, L_0x2db45b0;  1 drivers
v0x2c0a9b0_0 .net "carryin", 0 0, L_0x2db3260;  1 drivers
v0x2c0aa50_0 .net "carryout", 0 0, L_0x2dbd500;  1 drivers
v0x2c0aaf0_0 .net "carryouts", 7 0, L_0x2db5d70;  1 drivers
v0x2c0ac00_0 .net "command", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
v0x2c0acc0_0 .net "result", 0 0, L_0x2db9ac0;  1 drivers
v0x2c0adb0_0 .net "results", 7 0, L_0x2db5a30;  1 drivers
v0x2c0a090_0 .net "zero", 0 0, L_0x2dbd860;  1 drivers
LS_0x2db5a30_0_0 .concat8 [ 1 1 1 1], L_0x2db3ad0, L_0x2db4100, L_0x2db45b0, L_0x2db4e10;
LS_0x2db5a30_0_4 .concat8 [ 1 1 1 1], L_0x2db5010, L_0x2db52d0, L_0x2db5590, L_0x2db5c60;
L_0x2db5a30 .concat8 [ 4 4 0 0], LS_0x2db5a30_0_0, LS_0x2db5a30_0_4;
LS_0x2db5d70_0_0 .concat8 [ 1 1 1 1], L_0x2db3d80, L_0x2db4450, L_0x2db4670, L_0x2db4c60;
LS_0x2db5d70_0_4 .concat8 [ 1 1 1 1], L_0x2db50d0, L_0x2db53e0, L_0x2db5860, L_0x2db6100;
L_0x2db5d70 .concat8 [ 4 4 0 0], LS_0x2db5d70_0_0, LS_0x2db5d70_0_4;
S_0x2bface0 .scope module, "adder" "fullAdder" 4 157, 4 85 0, S_0x2bfaa60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x2db3d80/d .functor OR 1, L_0x2db3860, L_0x2db3c20, C4<0>, C4<0>;
L_0x2db3d80 .delay 1 (30000,30000,30000) L_0x2db3d80/d;
v0x2bfbb10_0 .net "a", 0 0, L_0x2dbd960;  alias, 1 drivers
v0x2bfbbd0_0 .net "b", 0 0, L_0x2dbdac0;  alias, 1 drivers
v0x2bfbca0_0 .net "c1", 0 0, L_0x2db3860;  1 drivers
v0x2bfbda0_0 .net "c2", 0 0, L_0x2db3c20;  1 drivers
v0x2bfbe70_0 .net "carryin", 0 0, L_0x2db3260;  alias, 1 drivers
v0x2bfbf60_0 .net "carryout", 0 0, L_0x2db3d80;  1 drivers
v0x2bfc000_0 .net "s1", 0 0, L_0x2db37a0;  1 drivers
v0x2bfc0f0_0 .net "sum", 0 0, L_0x2db3ad0;  1 drivers
S_0x2bfaf50 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x2bface0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2db37a0/d .functor XOR 1, L_0x2dbd960, L_0x2dbdac0, C4<0>, C4<0>;
L_0x2db37a0 .delay 1 (30000,30000,30000) L_0x2db37a0/d;
L_0x2db3860/d .functor AND 1, L_0x2dbd960, L_0x2dbdac0, C4<1>, C4<1>;
L_0x2db3860 .delay 1 (30000,30000,30000) L_0x2db3860/d;
v0x2bfb1b0_0 .net "a", 0 0, L_0x2dbd960;  alias, 1 drivers
v0x2bfb290_0 .net "b", 0 0, L_0x2dbdac0;  alias, 1 drivers
v0x2bfb350_0 .net "carryout", 0 0, L_0x2db3860;  alias, 1 drivers
v0x2bfb3f0_0 .net "sum", 0 0, L_0x2db37a0;  alias, 1 drivers
S_0x2bfb530 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x2bface0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2db3ad0/d .functor XOR 1, L_0x2db37a0, L_0x2db3260, C4<0>, C4<0>;
L_0x2db3ad0 .delay 1 (30000,30000,30000) L_0x2db3ad0/d;
L_0x2db3c20/d .functor AND 1, L_0x2db37a0, L_0x2db3260, C4<1>, C4<1>;
L_0x2db3c20 .delay 1 (30000,30000,30000) L_0x2db3c20/d;
v0x2bfb790_0 .net "a", 0 0, L_0x2db37a0;  alias, 1 drivers
v0x2bfb830_0 .net "b", 0 0, L_0x2db3260;  alias, 1 drivers
v0x2bfb8d0_0 .net "carryout", 0 0, L_0x2db3c20;  alias, 1 drivers
v0x2bfb9a0_0 .net "sum", 0 0, L_0x2db3ad0;  alias, 1 drivers
S_0x2bfc1c0 .scope module, "cMux" "unaryMultiplexor" 4 176, 4 69 0, S_0x2bfaa60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x2c015b0_0 .net "ands", 7 0, L_0x2dbb500;  1 drivers
v0x2c016c0_0 .net "in", 7 0, L_0x2db5d70;  alias, 1 drivers
v0x2c01780_0 .net "out", 0 0, L_0x2dbd500;  alias, 1 drivers
v0x2c01850_0 .net "sel", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
S_0x2bfc3e0 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x2bfc1c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x2bfeb10_0 .net "A", 7 0, L_0x2db5d70;  alias, 1 drivers
v0x2bfec10_0 .net "B", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
v0x2bfecd0_0 .net *"_s0", 0 0, L_0x2db9e20;  1 drivers
v0x2bfed90_0 .net *"_s12", 0 0, L_0x2dba790;  1 drivers
v0x2bfee70_0 .net *"_s16", 0 0, L_0x2dbaaf0;  1 drivers
v0x2bfefa0_0 .net *"_s20", 0 0, L_0x2dbaec0;  1 drivers
v0x2bff080_0 .net *"_s24", 0 0, L_0x2dbb1f0;  1 drivers
v0x2bff160_0 .net *"_s28", 0 0, L_0x2dbb180;  1 drivers
v0x2bff240_0 .net *"_s4", 0 0, L_0x2dba170;  1 drivers
v0x2bff3b0_0 .net *"_s8", 0 0, L_0x2dba480;  1 drivers
v0x2bff490_0 .net "out", 7 0, L_0x2dbb500;  alias, 1 drivers
L_0x2db9ee0 .part L_0x2db5d70, 0, 1;
L_0x2dba0d0 .part v0x2cdd2e0_0, 0, 1;
L_0x2dba230 .part L_0x2db5d70, 1, 1;
L_0x2dba390 .part v0x2cdd2e0_0, 1, 1;
L_0x2dba540 .part L_0x2db5d70, 2, 1;
L_0x2dba6a0 .part v0x2cdd2e0_0, 2, 1;
L_0x2dba850 .part L_0x2db5d70, 3, 1;
L_0x2dba9b0 .part v0x2cdd2e0_0, 3, 1;
L_0x2dbabb0 .part L_0x2db5d70, 4, 1;
L_0x2dbae20 .part v0x2cdd2e0_0, 4, 1;
L_0x2dbaf30 .part L_0x2db5d70, 5, 1;
L_0x2dbb090 .part v0x2cdd2e0_0, 5, 1;
L_0x2dbb2b0 .part L_0x2db5d70, 6, 1;
L_0x2dbb410 .part v0x2cdd2e0_0, 6, 1;
LS_0x2dbb500_0_0 .concat8 [ 1 1 1 1], L_0x2db9e20, L_0x2dba170, L_0x2dba480, L_0x2dba790;
LS_0x2dbb500_0_4 .concat8 [ 1 1 1 1], L_0x2dbaaf0, L_0x2dbaec0, L_0x2dbb1f0, L_0x2dbb180;
L_0x2dbb500 .concat8 [ 4 4 0 0], LS_0x2dbb500_0_0, LS_0x2dbb500_0_4;
L_0x2dbb8c0 .part L_0x2db5d70, 7, 1;
L_0x2dbbab0 .part v0x2cdd2e0_0, 7, 1;
S_0x2bfc640 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x2bfc3e0;
 .timescale -9 -12;
P_0x2bfc850 .param/l "i" 0 4 54, +C4<00>;
L_0x2db9e20/d .functor AND 1, L_0x2db9ee0, L_0x2dba0d0, C4<1>, C4<1>;
L_0x2db9e20 .delay 1 (30000,30000,30000) L_0x2db9e20/d;
v0x2bfc930_0 .net *"_s0", 0 0, L_0x2db9ee0;  1 drivers
v0x2bfca10_0 .net *"_s1", 0 0, L_0x2dba0d0;  1 drivers
S_0x2bfcaf0 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x2bfc3e0;
 .timescale -9 -12;
P_0x2bfcd00 .param/l "i" 0 4 54, +C4<01>;
L_0x2dba170/d .functor AND 1, L_0x2dba230, L_0x2dba390, C4<1>, C4<1>;
L_0x2dba170 .delay 1 (30000,30000,30000) L_0x2dba170/d;
v0x2bfcdc0_0 .net *"_s0", 0 0, L_0x2dba230;  1 drivers
v0x2bfcea0_0 .net *"_s1", 0 0, L_0x2dba390;  1 drivers
S_0x2bfcf80 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x2bfc3e0;
 .timescale -9 -12;
P_0x2bfd190 .param/l "i" 0 4 54, +C4<010>;
L_0x2dba480/d .functor AND 1, L_0x2dba540, L_0x2dba6a0, C4<1>, C4<1>;
L_0x2dba480 .delay 1 (30000,30000,30000) L_0x2dba480/d;
v0x2bfd230_0 .net *"_s0", 0 0, L_0x2dba540;  1 drivers
v0x2bfd310_0 .net *"_s1", 0 0, L_0x2dba6a0;  1 drivers
S_0x2bfd3f0 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x2bfc3e0;
 .timescale -9 -12;
P_0x2bfd600 .param/l "i" 0 4 54, +C4<011>;
L_0x2dba790/d .functor AND 1, L_0x2dba850, L_0x2dba9b0, C4<1>, C4<1>;
L_0x2dba790 .delay 1 (30000,30000,30000) L_0x2dba790/d;
v0x2bfd6c0_0 .net *"_s0", 0 0, L_0x2dba850;  1 drivers
v0x2bfd7a0_0 .net *"_s1", 0 0, L_0x2dba9b0;  1 drivers
S_0x2bfd880 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x2bfc3e0;
 .timescale -9 -12;
P_0x2bfdae0 .param/l "i" 0 4 54, +C4<0100>;
L_0x2dbaaf0/d .functor AND 1, L_0x2dbabb0, L_0x2dbae20, C4<1>, C4<1>;
L_0x2dbaaf0 .delay 1 (30000,30000,30000) L_0x2dbaaf0/d;
v0x2bfdba0_0 .net *"_s0", 0 0, L_0x2dbabb0;  1 drivers
v0x2bfdc80_0 .net *"_s1", 0 0, L_0x2dbae20;  1 drivers
S_0x2bfdd60 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x2bfc3e0;
 .timescale -9 -12;
P_0x2bfdf70 .param/l "i" 0 4 54, +C4<0101>;
L_0x2dbaec0/d .functor AND 1, L_0x2dbaf30, L_0x2dbb090, C4<1>, C4<1>;
L_0x2dbaec0 .delay 1 (30000,30000,30000) L_0x2dbaec0/d;
v0x2bfe030_0 .net *"_s0", 0 0, L_0x2dbaf30;  1 drivers
v0x2bfe110_0 .net *"_s1", 0 0, L_0x2dbb090;  1 drivers
S_0x2bfe1f0 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x2bfc3e0;
 .timescale -9 -12;
P_0x2bfe400 .param/l "i" 0 4 54, +C4<0110>;
L_0x2dbb1f0/d .functor AND 1, L_0x2dbb2b0, L_0x2dbb410, C4<1>, C4<1>;
L_0x2dbb1f0 .delay 1 (30000,30000,30000) L_0x2dbb1f0/d;
v0x2bfe4c0_0 .net *"_s0", 0 0, L_0x2dbb2b0;  1 drivers
v0x2bfe5a0_0 .net *"_s1", 0 0, L_0x2dbb410;  1 drivers
S_0x2bfe680 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x2bfc3e0;
 .timescale -9 -12;
P_0x2bfe890 .param/l "i" 0 4 54, +C4<0111>;
L_0x2dbb180/d .functor AND 1, L_0x2dbb8c0, L_0x2dbbab0, C4<1>, C4<1>;
L_0x2dbb180 .delay 1 (30000,30000,30000) L_0x2dbb180/d;
v0x2bfe950_0 .net *"_s0", 0 0, L_0x2dbb8c0;  1 drivers
v0x2bfea30_0 .net *"_s1", 0 0, L_0x2dbbab0;  1 drivers
S_0x2bff5f0 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x2bfc1c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x2dbd500/d .functor OR 1, L_0x2dbd5c0, L_0x2dbd770, C4<0>, C4<0>;
L_0x2dbd500 .delay 1 (30000,30000,30000) L_0x2dbd500/d;
v0x2c01140_0 .net *"_s10", 0 0, L_0x2dbd5c0;  1 drivers
v0x2c01220_0 .net *"_s12", 0 0, L_0x2dbd770;  1 drivers
v0x2c01300_0 .net "in", 7 0, L_0x2dbb500;  alias, 1 drivers
v0x2c013d0_0 .net "ors", 1 0, L_0x2dbd320;  1 drivers
v0x2c01490_0 .net "out", 0 0, L_0x2dbd500;  alias, 1 drivers
L_0x2dbc6f0 .part L_0x2dbb500, 0, 4;
L_0x2dbd320 .concat8 [ 1 1 0 0], L_0x2dbc3e0, L_0x2dbd010;
L_0x2dbd460 .part L_0x2dbb500, 4, 4;
L_0x2dbd5c0 .part L_0x2dbd320, 0, 1;
L_0x2dbd770 .part L_0x2dbd320, 1, 1;
S_0x2bff7b0 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x2bff5f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2dbbba0/d .functor OR 1, L_0x2dbbc60, L_0x2dbbdc0, C4<0>, C4<0>;
L_0x2dbbba0 .delay 1 (30000,30000,30000) L_0x2dbbba0/d;
L_0x2dbbff0/d .functor OR 1, L_0x2dbc100, L_0x2dbc260, C4<0>, C4<0>;
L_0x2dbbff0 .delay 1 (30000,30000,30000) L_0x2dbbff0/d;
L_0x2dbc3e0/d .functor OR 1, L_0x2dbc450, L_0x2dbc600, C4<0>, C4<0>;
L_0x2dbc3e0 .delay 1 (30000,30000,30000) L_0x2dbc3e0/d;
v0x2bffa00_0 .net *"_s0", 0 0, L_0x2dbbba0;  1 drivers
v0x2bffb00_0 .net *"_s10", 0 0, L_0x2dbc100;  1 drivers
v0x2bffbe0_0 .net *"_s12", 0 0, L_0x2dbc260;  1 drivers
v0x2bffca0_0 .net *"_s14", 0 0, L_0x2dbc450;  1 drivers
v0x2bffd80_0 .net *"_s16", 0 0, L_0x2dbc600;  1 drivers
v0x2bffeb0_0 .net *"_s3", 0 0, L_0x2dbbc60;  1 drivers
v0x2bfff90_0 .net *"_s5", 0 0, L_0x2dbbdc0;  1 drivers
v0x2c00070_0 .net *"_s6", 0 0, L_0x2dbbff0;  1 drivers
v0x2c00150_0 .net "in", 3 0, L_0x2dbc6f0;  1 drivers
v0x2c002c0_0 .net "ors", 1 0, L_0x2dbbf00;  1 drivers
v0x2c003a0_0 .net "out", 0 0, L_0x2dbc3e0;  1 drivers
L_0x2dbbc60 .part L_0x2dbc6f0, 0, 1;
L_0x2dbbdc0 .part L_0x2dbc6f0, 1, 1;
L_0x2dbbf00 .concat8 [ 1 1 0 0], L_0x2dbbba0, L_0x2dbbff0;
L_0x2dbc100 .part L_0x2dbc6f0, 2, 1;
L_0x2dbc260 .part L_0x2dbc6f0, 3, 1;
L_0x2dbc450 .part L_0x2dbbf00, 0, 1;
L_0x2dbc600 .part L_0x2dbbf00, 1, 1;
S_0x2c004c0 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x2bff5f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2dbc820/d .functor OR 1, L_0x2dbc890, L_0x2dbc9f0, C4<0>, C4<0>;
L_0x2dbc820 .delay 1 (30000,30000,30000) L_0x2dbc820/d;
L_0x2dbcc20/d .functor OR 1, L_0x2dbcd30, L_0x2dbce90, C4<0>, C4<0>;
L_0x2dbcc20 .delay 1 (30000,30000,30000) L_0x2dbcc20/d;
L_0x2dbd010/d .functor OR 1, L_0x2dbd080, L_0x2dbd230, C4<0>, C4<0>;
L_0x2dbd010 .delay 1 (30000,30000,30000) L_0x2dbd010/d;
v0x2c00680_0 .net *"_s0", 0 0, L_0x2dbc820;  1 drivers
v0x2c00780_0 .net *"_s10", 0 0, L_0x2dbcd30;  1 drivers
v0x2c00860_0 .net *"_s12", 0 0, L_0x2dbce90;  1 drivers
v0x2c00920_0 .net *"_s14", 0 0, L_0x2dbd080;  1 drivers
v0x2c00a00_0 .net *"_s16", 0 0, L_0x2dbd230;  1 drivers
v0x2c00b30_0 .net *"_s3", 0 0, L_0x2dbc890;  1 drivers
v0x2c00c10_0 .net *"_s5", 0 0, L_0x2dbc9f0;  1 drivers
v0x2c00cf0_0 .net *"_s6", 0 0, L_0x2dbcc20;  1 drivers
v0x2c00dd0_0 .net "in", 3 0, L_0x2dbd460;  1 drivers
v0x2c00f40_0 .net "ors", 1 0, L_0x2dbcb30;  1 drivers
v0x2c01020_0 .net "out", 0 0, L_0x2dbd010;  1 drivers
L_0x2dbc890 .part L_0x2dbd460, 0, 1;
L_0x2dbc9f0 .part L_0x2dbd460, 1, 1;
L_0x2dbcb30 .concat8 [ 1 1 0 0], L_0x2dbc820, L_0x2dbcc20;
L_0x2dbcd30 .part L_0x2dbd460, 2, 1;
L_0x2dbce90 .part L_0x2dbd460, 3, 1;
L_0x2dbd080 .part L_0x2dbcb30, 0, 1;
L_0x2dbd230 .part L_0x2dbcb30, 1, 1;
S_0x2c01930 .scope module, "resMux" "unaryMultiplexor" 4 175, 4 69 0, S_0x2bfaa60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x2c06d60_0 .net "ands", 7 0, L_0x2db7ac0;  1 drivers
v0x2c06e70_0 .net "in", 7 0, L_0x2db5a30;  alias, 1 drivers
v0x2c06f30_0 .net "out", 0 0, L_0x2db9ac0;  alias, 1 drivers
v0x2c07000_0 .net "sel", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
S_0x2c01b80 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x2c01930;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x2c042c0_0 .net "A", 7 0, L_0x2db5a30;  alias, 1 drivers
v0x2c043c0_0 .net "B", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
v0x2c04480_0 .net *"_s0", 0 0, L_0x2db62b0;  1 drivers
v0x2c04540_0 .net *"_s12", 0 0, L_0x2db6c70;  1 drivers
v0x2c04620_0 .net *"_s16", 0 0, L_0x2db6fd0;  1 drivers
v0x2c04750_0 .net *"_s20", 0 0, L_0x2db7400;  1 drivers
v0x2c04830_0 .net *"_s24", 0 0, L_0x2db7730;  1 drivers
v0x2c04910_0 .net *"_s28", 0 0, L_0x2db76c0;  1 drivers
v0x2c049f0_0 .net *"_s4", 0 0, L_0x2db6650;  1 drivers
v0x2c04b60_0 .net *"_s8", 0 0, L_0x2db6960;  1 drivers
v0x2c04c40_0 .net "out", 7 0, L_0x2db7ac0;  alias, 1 drivers
L_0x2db63c0 .part L_0x2db5a30, 0, 1;
L_0x2db65b0 .part v0x2cdd2e0_0, 0, 1;
L_0x2db6710 .part L_0x2db5a30, 1, 1;
L_0x2db6870 .part v0x2cdd2e0_0, 1, 1;
L_0x2db6a20 .part L_0x2db5a30, 2, 1;
L_0x2db6b80 .part v0x2cdd2e0_0, 2, 1;
L_0x2db6d30 .part L_0x2db5a30, 3, 1;
L_0x2db6e90 .part v0x2cdd2e0_0, 3, 1;
L_0x2db7090 .part L_0x2db5a30, 4, 1;
L_0x2db7300 .part v0x2cdd2e0_0, 4, 1;
L_0x2db7470 .part L_0x2db5a30, 5, 1;
L_0x2db75d0 .part v0x2cdd2e0_0, 5, 1;
L_0x2db77f0 .part L_0x2db5a30, 6, 1;
L_0x2db7950 .part v0x2cdd2e0_0, 6, 1;
LS_0x2db7ac0_0_0 .concat8 [ 1 1 1 1], L_0x2db62b0, L_0x2db6650, L_0x2db6960, L_0x2db6c70;
LS_0x2db7ac0_0_4 .concat8 [ 1 1 1 1], L_0x2db6fd0, L_0x2db7400, L_0x2db7730, L_0x2db76c0;
L_0x2db7ac0 .concat8 [ 4 4 0 0], LS_0x2db7ac0_0_0, LS_0x2db7ac0_0_4;
L_0x2db7e80 .part L_0x2db5a30, 7, 1;
L_0x2db8070 .part v0x2cdd2e0_0, 7, 1;
S_0x2c01dc0 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x2c01b80;
 .timescale -9 -12;
P_0x2c01fd0 .param/l "i" 0 4 54, +C4<00>;
L_0x2db62b0/d .functor AND 1, L_0x2db63c0, L_0x2db65b0, C4<1>, C4<1>;
L_0x2db62b0 .delay 1 (30000,30000,30000) L_0x2db62b0/d;
v0x2c020b0_0 .net *"_s0", 0 0, L_0x2db63c0;  1 drivers
v0x2c02190_0 .net *"_s1", 0 0, L_0x2db65b0;  1 drivers
S_0x2c02270 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x2c01b80;
 .timescale -9 -12;
P_0x2c02480 .param/l "i" 0 4 54, +C4<01>;
L_0x2db6650/d .functor AND 1, L_0x2db6710, L_0x2db6870, C4<1>, C4<1>;
L_0x2db6650 .delay 1 (30000,30000,30000) L_0x2db6650/d;
v0x2c02540_0 .net *"_s0", 0 0, L_0x2db6710;  1 drivers
v0x2c02620_0 .net *"_s1", 0 0, L_0x2db6870;  1 drivers
S_0x2c02700 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x2c01b80;
 .timescale -9 -12;
P_0x2c02940 .param/l "i" 0 4 54, +C4<010>;
L_0x2db6960/d .functor AND 1, L_0x2db6a20, L_0x2db6b80, C4<1>, C4<1>;
L_0x2db6960 .delay 1 (30000,30000,30000) L_0x2db6960/d;
v0x2c029e0_0 .net *"_s0", 0 0, L_0x2db6a20;  1 drivers
v0x2c02ac0_0 .net *"_s1", 0 0, L_0x2db6b80;  1 drivers
S_0x2c02ba0 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x2c01b80;
 .timescale -9 -12;
P_0x2c02db0 .param/l "i" 0 4 54, +C4<011>;
L_0x2db6c70/d .functor AND 1, L_0x2db6d30, L_0x2db6e90, C4<1>, C4<1>;
L_0x2db6c70 .delay 1 (30000,30000,30000) L_0x2db6c70/d;
v0x2c02e70_0 .net *"_s0", 0 0, L_0x2db6d30;  1 drivers
v0x2c02f50_0 .net *"_s1", 0 0, L_0x2db6e90;  1 drivers
S_0x2c03030 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x2c01b80;
 .timescale -9 -12;
P_0x2c03290 .param/l "i" 0 4 54, +C4<0100>;
L_0x2db6fd0/d .functor AND 1, L_0x2db7090, L_0x2db7300, C4<1>, C4<1>;
L_0x2db6fd0 .delay 1 (30000,30000,30000) L_0x2db6fd0/d;
v0x2c03350_0 .net *"_s0", 0 0, L_0x2db7090;  1 drivers
v0x2c03430_0 .net *"_s1", 0 0, L_0x2db7300;  1 drivers
S_0x2c03510 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x2c01b80;
 .timescale -9 -12;
P_0x2c03720 .param/l "i" 0 4 54, +C4<0101>;
L_0x2db7400/d .functor AND 1, L_0x2db7470, L_0x2db75d0, C4<1>, C4<1>;
L_0x2db7400 .delay 1 (30000,30000,30000) L_0x2db7400/d;
v0x2c037e0_0 .net *"_s0", 0 0, L_0x2db7470;  1 drivers
v0x2c038c0_0 .net *"_s1", 0 0, L_0x2db75d0;  1 drivers
S_0x2c039a0 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x2c01b80;
 .timescale -9 -12;
P_0x2c03bb0 .param/l "i" 0 4 54, +C4<0110>;
L_0x2db7730/d .functor AND 1, L_0x2db77f0, L_0x2db7950, C4<1>, C4<1>;
L_0x2db7730 .delay 1 (30000,30000,30000) L_0x2db7730/d;
v0x2c03c70_0 .net *"_s0", 0 0, L_0x2db77f0;  1 drivers
v0x2c03d50_0 .net *"_s1", 0 0, L_0x2db7950;  1 drivers
S_0x2c03e30 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x2c01b80;
 .timescale -9 -12;
P_0x2c04040 .param/l "i" 0 4 54, +C4<0111>;
L_0x2db76c0/d .functor AND 1, L_0x2db7e80, L_0x2db8070, C4<1>, C4<1>;
L_0x2db76c0 .delay 1 (30000,30000,30000) L_0x2db76c0/d;
v0x2c04100_0 .net *"_s0", 0 0, L_0x2db7e80;  1 drivers
v0x2c041e0_0 .net *"_s1", 0 0, L_0x2db8070;  1 drivers
S_0x2c04da0 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x2c01930;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x2db9ac0/d .functor OR 1, L_0x2db9b80, L_0x2db9d30, C4<0>, C4<0>;
L_0x2db9ac0 .delay 1 (30000,30000,30000) L_0x2db9ac0/d;
v0x2c068f0_0 .net *"_s10", 0 0, L_0x2db9b80;  1 drivers
v0x2c069d0_0 .net *"_s12", 0 0, L_0x2db9d30;  1 drivers
v0x2c06ab0_0 .net "in", 7 0, L_0x2db7ac0;  alias, 1 drivers
v0x2c06b80_0 .net "ors", 1 0, L_0x2db98e0;  1 drivers
v0x2c06c40_0 .net "out", 0 0, L_0x2db9ac0;  alias, 1 drivers
L_0x2db8cb0 .part L_0x2db7ac0, 0, 4;
L_0x2db98e0 .concat8 [ 1 1 0 0], L_0x2db89a0, L_0x2db95d0;
L_0x2db9a20 .part L_0x2db7ac0, 4, 4;
L_0x2db9b80 .part L_0x2db98e0, 0, 1;
L_0x2db9d30 .part L_0x2db98e0, 1, 1;
S_0x2c04f60 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x2c04da0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2db8160/d .functor OR 1, L_0x2db8220, L_0x2db8380, C4<0>, C4<0>;
L_0x2db8160 .delay 1 (30000,30000,30000) L_0x2db8160/d;
L_0x2db85b0/d .functor OR 1, L_0x2db86c0, L_0x2db8820, C4<0>, C4<0>;
L_0x2db85b0 .delay 1 (30000,30000,30000) L_0x2db85b0/d;
L_0x2db89a0/d .functor OR 1, L_0x2db8a10, L_0x2db8bc0, C4<0>, C4<0>;
L_0x2db89a0 .delay 1 (30000,30000,30000) L_0x2db89a0/d;
v0x2c051b0_0 .net *"_s0", 0 0, L_0x2db8160;  1 drivers
v0x2c052b0_0 .net *"_s10", 0 0, L_0x2db86c0;  1 drivers
v0x2c05390_0 .net *"_s12", 0 0, L_0x2db8820;  1 drivers
v0x2c05450_0 .net *"_s14", 0 0, L_0x2db8a10;  1 drivers
v0x2c05530_0 .net *"_s16", 0 0, L_0x2db8bc0;  1 drivers
v0x2c05660_0 .net *"_s3", 0 0, L_0x2db8220;  1 drivers
v0x2c05740_0 .net *"_s5", 0 0, L_0x2db8380;  1 drivers
v0x2c05820_0 .net *"_s6", 0 0, L_0x2db85b0;  1 drivers
v0x2c05900_0 .net "in", 3 0, L_0x2db8cb0;  1 drivers
v0x2c05a70_0 .net "ors", 1 0, L_0x2db84c0;  1 drivers
v0x2c05b50_0 .net "out", 0 0, L_0x2db89a0;  1 drivers
L_0x2db8220 .part L_0x2db8cb0, 0, 1;
L_0x2db8380 .part L_0x2db8cb0, 1, 1;
L_0x2db84c0 .concat8 [ 1 1 0 0], L_0x2db8160, L_0x2db85b0;
L_0x2db86c0 .part L_0x2db8cb0, 2, 1;
L_0x2db8820 .part L_0x2db8cb0, 3, 1;
L_0x2db8a10 .part L_0x2db84c0, 0, 1;
L_0x2db8bc0 .part L_0x2db84c0, 1, 1;
S_0x2c05c70 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x2c04da0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2db8de0/d .functor OR 1, L_0x2db8e50, L_0x2db8fb0, C4<0>, C4<0>;
L_0x2db8de0 .delay 1 (30000,30000,30000) L_0x2db8de0/d;
L_0x2db91e0/d .functor OR 1, L_0x2db92f0, L_0x2db9450, C4<0>, C4<0>;
L_0x2db91e0 .delay 1 (30000,30000,30000) L_0x2db91e0/d;
L_0x2db95d0/d .functor OR 1, L_0x2db9640, L_0x2db97f0, C4<0>, C4<0>;
L_0x2db95d0 .delay 1 (30000,30000,30000) L_0x2db95d0/d;
v0x2c05e30_0 .net *"_s0", 0 0, L_0x2db8de0;  1 drivers
v0x2c05f30_0 .net *"_s10", 0 0, L_0x2db92f0;  1 drivers
v0x2c06010_0 .net *"_s12", 0 0, L_0x2db9450;  1 drivers
v0x2c060d0_0 .net *"_s14", 0 0, L_0x2db9640;  1 drivers
v0x2c061b0_0 .net *"_s16", 0 0, L_0x2db97f0;  1 drivers
v0x2c062e0_0 .net *"_s3", 0 0, L_0x2db8e50;  1 drivers
v0x2c063c0_0 .net *"_s5", 0 0, L_0x2db8fb0;  1 drivers
v0x2c064a0_0 .net *"_s6", 0 0, L_0x2db91e0;  1 drivers
v0x2c06580_0 .net "in", 3 0, L_0x2db9a20;  1 drivers
v0x2c066f0_0 .net "ors", 1 0, L_0x2db90f0;  1 drivers
v0x2c067d0_0 .net "out", 0 0, L_0x2db95d0;  1 drivers
L_0x2db8e50 .part L_0x2db9a20, 0, 1;
L_0x2db8fb0 .part L_0x2db9a20, 1, 1;
L_0x2db90f0 .concat8 [ 1 1 0 0], L_0x2db8de0, L_0x2db91e0;
L_0x2db92f0 .part L_0x2db9a20, 2, 1;
L_0x2db9450 .part L_0x2db9a20, 3, 1;
L_0x2db9640 .part L_0x2db90f0, 0, 1;
L_0x2db97f0 .part L_0x2db90f0, 1, 1;
S_0x2c070e0 .scope module, "sltGate" "slt" 4 164, 4 101 0, S_0x2bfaa60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x2db4870/d .functor XNOR 1, L_0x2dbd960, L_0x2dbdac0, C4<0>, C4<0>;
L_0x2db4870 .delay 1 (20000,20000,20000) L_0x2db4870/d;
L_0x2db49f0/d .functor AND 1, L_0x2dbd960, L_0x2db35b0, C4<1>, C4<1>;
L_0x2db49f0 .delay 1 (30000,30000,30000) L_0x2db49f0/d;
L_0x2db4b50/d .functor AND 1, L_0x2db4870, L_0x2db3260, C4<1>, C4<1>;
L_0x2db4b50 .delay 1 (30000,30000,30000) L_0x2db4b50/d;
L_0x2db4c60/d .functor OR 1, L_0x2db4b50, L_0x2db49f0, C4<0>, C4<0>;
L_0x2db4c60 .delay 1 (30000,30000,30000) L_0x2db4c60/d;
v0x2c07390_0 .net "a", 0 0, L_0x2dbd960;  alias, 1 drivers
v0x2c07480_0 .net "a_", 0 0, L_0x2db34a0;  alias, 1 drivers
v0x2c07540_0 .net "b", 0 0, L_0x2dbdac0;  alias, 1 drivers
v0x2c07630_0 .net "b_", 0 0, L_0x2db35b0;  alias, 1 drivers
v0x2c076d0_0 .net "carryin", 0 0, L_0x2db3260;  alias, 1 drivers
v0x2c07810_0 .net "eq", 0 0, L_0x2db4870;  1 drivers
v0x2c078d0_0 .net "lt", 0 0, L_0x2db49f0;  1 drivers
v0x2c07990_0 .net "out", 0 0, L_0x2db4c60;  1 drivers
v0x2c07a50_0 .net "w0", 0 0, L_0x2db4b50;  1 drivers
S_0x2c07ca0 .scope module, "sub" "fullAdder" 4 158, 4 85 0, S_0x2bfaa60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x2db4450/d .functor OR 1, L_0x2db3fa0, L_0x2c08f00, C4<0>, C4<0>;
L_0x2db4450 .delay 1 (30000,30000,30000) L_0x2db4450/d;
v0x2c08a90_0 .net "a", 0 0, L_0x2dbd960;  alias, 1 drivers
v0x2c08be0_0 .net "b", 0 0, L_0x2db35b0;  alias, 1 drivers
v0x2c08ca0_0 .net "c1", 0 0, L_0x2db3fa0;  1 drivers
v0x2c08d40_0 .net "c2", 0 0, L_0x2c08f00;  1 drivers
v0x2c08e10_0 .net "carryin", 0 0, L_0x2db3260;  alias, 1 drivers
v0x2c08f90_0 .net "carryout", 0 0, L_0x2db4450;  1 drivers
v0x2c09030_0 .net "s1", 0 0, L_0x2db3ee0;  1 drivers
v0x2c090d0_0 .net "sum", 0 0, L_0x2db4100;  1 drivers
S_0x2c07ef0 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x2c07ca0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2db3ee0/d .functor XOR 1, L_0x2dbd960, L_0x2db35b0, C4<0>, C4<0>;
L_0x2db3ee0 .delay 1 (30000,30000,30000) L_0x2db3ee0/d;
L_0x2db3fa0/d .functor AND 1, L_0x2dbd960, L_0x2db35b0, C4<1>, C4<1>;
L_0x2db3fa0 .delay 1 (30000,30000,30000) L_0x2db3fa0/d;
v0x2c08150_0 .net "a", 0 0, L_0x2dbd960;  alias, 1 drivers
v0x2c08210_0 .net "b", 0 0, L_0x2db35b0;  alias, 1 drivers
v0x2c082d0_0 .net "carryout", 0 0, L_0x2db3fa0;  alias, 1 drivers
v0x2c08370_0 .net "sum", 0 0, L_0x2db3ee0;  alias, 1 drivers
S_0x2c084a0 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x2c07ca0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2db4100/d .functor XOR 1, L_0x2db3ee0, L_0x2db3260, C4<0>, C4<0>;
L_0x2db4100 .delay 1 (30000,30000,30000) L_0x2db4100/d;
L_0x2c08f00/d .functor AND 1, L_0x2db3ee0, L_0x2db3260, C4<1>, C4<1>;
L_0x2c08f00 .delay 1 (30000,30000,30000) L_0x2c08f00/d;
v0x2c08700_0 .net "a", 0 0, L_0x2db3ee0;  alias, 1 drivers
v0x2c087d0_0 .net "b", 0 0, L_0x2db3260;  alias, 1 drivers
v0x2c08870_0 .net "carryout", 0 0, L_0x2c08f00;  alias, 1 drivers
v0x2c08940_0 .net "sum", 0 0, L_0x2db4100;  alias, 1 drivers
S_0x2c0b160 .scope generate, "genblk2" "genblk2" 3 49, 3 49 0, S_0x2bfa790;
 .timescale -9 -12;
L_0x2ac6110bb1a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110bb1f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2db3a60/d .functor OR 1, L_0x2ac6110bb1a8, L_0x2ac6110bb1f0, C4<0>, C4<0>;
L_0x2db3a60 .delay 1 (30000,30000,30000) L_0x2db3a60/d;
v0x2c0b350_0 .net/2u *"_s0", 0 0, L_0x2ac6110bb1a8;  1 drivers
v0x2c0b430_0 .net/2u *"_s2", 0 0, L_0x2ac6110bb1f0;  1 drivers
S_0x2c0b510 .scope generate, "alu_slices[21]" "alu_slices[21]" 3 39, 3 39 0, S_0x26b20c0;
 .timescale -9 -12;
P_0x2c0b720 .param/l "i" 0 3 39, +C4<010101>;
S_0x2c0b7e0 .scope module, "alu1_inst" "alu1" 3 40, 4 142 0, S_0x2c0b510;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x2dbdd60/d .functor NOT 1, L_0x2d1da00, C4<0>, C4<0>, C4<0>;
L_0x2dbdd60 .delay 1 (10000,10000,10000) L_0x2dbdd60/d;
L_0x2dbde20/d .functor NOT 1, L_0x2d1daa0, C4<0>, C4<0>, C4<0>;
L_0x2dbde20 .delay 1 (10000,10000,10000) L_0x2dbde20/d;
L_0x2dbee70/d .functor XOR 1, L_0x2d1da00, L_0x2d1daa0, C4<0>, C4<0>;
L_0x2dbee70 .delay 1 (30000,30000,30000) L_0x2dbee70/d;
L_0x2ac6110bb238 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110bb280 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2dbef30/d .functor OR 1, L_0x2ac6110bb238, L_0x2ac6110bb280, C4<0>, C4<0>;
L_0x2dbef30 .delay 1 (30000,30000,30000) L_0x2dbef30/d;
L_0x2ac6110bb2c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110bb310 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2dbf6d0/d .functor OR 1, L_0x2ac6110bb2c8, L_0x2ac6110bb310, C4<0>, C4<0>;
L_0x2dbf6d0 .delay 1 (30000,30000,30000) L_0x2dbf6d0/d;
L_0x2dbf8d0/d .functor AND 1, L_0x2d1da00, L_0x2d1daa0, C4<1>, C4<1>;
L_0x2dbf8d0 .delay 1 (30000,30000,30000) L_0x2dbf8d0/d;
L_0x2ac6110bb358 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110bb3a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2dbf990/d .functor OR 1, L_0x2ac6110bb358, L_0x2ac6110bb3a0, C4<0>, C4<0>;
L_0x2dbf990 .delay 1 (30000,30000,30000) L_0x2dbf990/d;
L_0x2dbfb90/d .functor NAND 1, L_0x2d1da00, L_0x2d1daa0, C4<1>, C4<1>;
L_0x2dbfb90 .delay 1 (20000,20000,20000) L_0x2dbfb90/d;
L_0x2ac6110bb3e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110bb430 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2dbfca0/d .functor OR 1, L_0x2ac6110bb3e8, L_0x2ac6110bb430, C4<0>, C4<0>;
L_0x2dbfca0 .delay 1 (30000,30000,30000) L_0x2dbfca0/d;
L_0x2dbfe50/d .functor NOR 1, L_0x2d1da00, L_0x2d1daa0, C4<0>, C4<0>;
L_0x2dbfe50 .delay 1 (20000,20000,20000) L_0x2dbfe50/d;
L_0x2ac6110bb478 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110bb4c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2dbe2d0/d .functor OR 1, L_0x2ac6110bb478, L_0x2ac6110bb4c0, C4<0>, C4<0>;
L_0x2dbe2d0 .delay 1 (30000,30000,30000) L_0x2dbe2d0/d;
L_0x2dc04b0/d .functor OR 1, L_0x2d1da00, L_0x2d1daa0, C4<0>, C4<0>;
L_0x2dc04b0 .delay 1 (30000,30000,30000) L_0x2dc04b0/d;
L_0x2ac6110bb508 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110bb550 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2dc09a0/d .functor OR 1, L_0x2ac6110bb508, L_0x2ac6110bb550, C4<0>, C4<0>;
L_0x2dc09a0 .delay 1 (30000,30000,30000) L_0x2dc09a0/d;
L_0x2d1d7a0/d .functor NOT 1, L_0x2dc4300, C4<0>, C4<0>, C4<0>;
L_0x2d1d7a0 .delay 1 (10000,10000,10000) L_0x2d1d7a0/d;
v0x2c19f10_0 .net "A", 0 0, L_0x2d1da00;  1 drivers
v0x2c19fd0_0 .net "A_", 0 0, L_0x2dbdd60;  1 drivers
v0x2c1a090_0 .net "B", 0 0, L_0x2d1daa0;  1 drivers
v0x2c1a160_0 .net "B_", 0 0, L_0x2dbde20;  1 drivers
v0x2c1a200_0 .net *"_s11", 0 0, L_0x2dbef30;  1 drivers
v0x2c1a2f0_0 .net/2s *"_s13", 0 0, L_0x2ac6110bb238;  1 drivers
v0x2c1a3b0_0 .net/2s *"_s15", 0 0, L_0x2ac6110bb280;  1 drivers
v0x2c1a490_0 .net *"_s19", 0 0, L_0x2dbf6d0;  1 drivers
v0x2c1a570_0 .net/2s *"_s21", 0 0, L_0x2ac6110bb2c8;  1 drivers
v0x2c1a6e0_0 .net/2s *"_s23", 0 0, L_0x2ac6110bb310;  1 drivers
v0x2c1a7c0_0 .net *"_s25", 0 0, L_0x2dbf8d0;  1 drivers
v0x2c1a8a0_0 .net *"_s28", 0 0, L_0x2dbf990;  1 drivers
v0x2c1a980_0 .net/2s *"_s30", 0 0, L_0x2ac6110bb358;  1 drivers
v0x2c1aa60_0 .net/2s *"_s32", 0 0, L_0x2ac6110bb3a0;  1 drivers
v0x2c1ab40_0 .net *"_s34", 0 0, L_0x2dbfb90;  1 drivers
v0x2c1ac20_0 .net *"_s37", 0 0, L_0x2dbfca0;  1 drivers
v0x2c1ad00_0 .net/2s *"_s39", 0 0, L_0x2ac6110bb3e8;  1 drivers
v0x2c1aeb0_0 .net/2s *"_s41", 0 0, L_0x2ac6110bb430;  1 drivers
v0x2c1af50_0 .net *"_s43", 0 0, L_0x2dbfe50;  1 drivers
v0x2c1b030_0 .net *"_s46", 0 0, L_0x2dbe2d0;  1 drivers
v0x2c1b110_0 .net/2s *"_s48", 0 0, L_0x2ac6110bb478;  1 drivers
v0x2c1b1f0_0 .net/2s *"_s50", 0 0, L_0x2ac6110bb4c0;  1 drivers
v0x2c1b2d0_0 .net *"_s52", 0 0, L_0x2dc04b0;  1 drivers
v0x2c1b3b0_0 .net *"_s56", 0 0, L_0x2dc09a0;  1 drivers
v0x2c1b490_0 .net/2s *"_s59", 0 0, L_0x2ac6110bb508;  1 drivers
v0x2c1b570_0 .net/2s *"_s61", 0 0, L_0x2ac6110bb550;  1 drivers
v0x2c1b650_0 .net *"_s8", 0 0, L_0x2dbee70;  1 drivers
v0x2c1b730_0 .net "carryin", 0 0, L_0x2d1db40;  1 drivers
v0x2c1b7d0_0 .net "carryout", 0 0, L_0x2d1d440;  1 drivers
v0x2c1b870_0 .net "carryouts", 7 0, L_0x2dc0630;  1 drivers
v0x2c1b980_0 .net "command", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
v0x2c1ba40_0 .net "result", 0 0, L_0x2dc4300;  1 drivers
v0x2c1bb30_0 .net "results", 7 0, L_0x2dc0280;  1 drivers
v0x2c1ae10_0 .net "zero", 0 0, L_0x2d1d7a0;  1 drivers
LS_0x2dc0280_0_0 .concat8 [ 1 1 1 1], L_0x2dbe340, L_0x2dbe970, L_0x2dbee70, L_0x2dbf6d0;
LS_0x2dc0280_0_4 .concat8 [ 1 1 1 1], L_0x2dbf8d0, L_0x2dbfb90, L_0x2dbfe50, L_0x2dc04b0;
L_0x2dc0280 .concat8 [ 4 4 0 0], LS_0x2dc0280_0_0, LS_0x2dc0280_0_4;
LS_0x2dc0630_0_0 .concat8 [ 1 1 1 1], L_0x2dbe5f0, L_0x2dbed10, L_0x2dbef30, L_0x2dbf520;
LS_0x2dc0630_0_4 .concat8 [ 1 1 1 1], L_0x2dbf990, L_0x2dbfca0, L_0x2dbe2d0, L_0x2dc09a0;
L_0x2dc0630 .concat8 [ 4 4 0 0], LS_0x2dc0630_0_0, LS_0x2dc0630_0_4;
S_0x2c0ba60 .scope module, "adder" "fullAdder" 4 157, 4 85 0, S_0x2c0b7e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x2dbe5f0/d .functor OR 1, L_0x2dbe0d0, L_0x2dbe490, C4<0>, C4<0>;
L_0x2dbe5f0 .delay 1 (30000,30000,30000) L_0x2dbe5f0/d;
v0x2c0c890_0 .net "a", 0 0, L_0x2d1da00;  alias, 1 drivers
v0x2c0c950_0 .net "b", 0 0, L_0x2d1daa0;  alias, 1 drivers
v0x2c0ca20_0 .net "c1", 0 0, L_0x2dbe0d0;  1 drivers
v0x2c0cb20_0 .net "c2", 0 0, L_0x2dbe490;  1 drivers
v0x2c0cbf0_0 .net "carryin", 0 0, L_0x2d1db40;  alias, 1 drivers
v0x2c0cce0_0 .net "carryout", 0 0, L_0x2dbe5f0;  1 drivers
v0x2c0cd80_0 .net "s1", 0 0, L_0x2dbe010;  1 drivers
v0x2c0ce70_0 .net "sum", 0 0, L_0x2dbe340;  1 drivers
S_0x2c0bcd0 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x2c0ba60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2dbe010/d .functor XOR 1, L_0x2d1da00, L_0x2d1daa0, C4<0>, C4<0>;
L_0x2dbe010 .delay 1 (30000,30000,30000) L_0x2dbe010/d;
L_0x2dbe0d0/d .functor AND 1, L_0x2d1da00, L_0x2d1daa0, C4<1>, C4<1>;
L_0x2dbe0d0 .delay 1 (30000,30000,30000) L_0x2dbe0d0/d;
v0x2c0bf30_0 .net "a", 0 0, L_0x2d1da00;  alias, 1 drivers
v0x2c0c010_0 .net "b", 0 0, L_0x2d1daa0;  alias, 1 drivers
v0x2c0c0d0_0 .net "carryout", 0 0, L_0x2dbe0d0;  alias, 1 drivers
v0x2c0c170_0 .net "sum", 0 0, L_0x2dbe010;  alias, 1 drivers
S_0x2c0c2b0 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x2c0ba60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2dbe340/d .functor XOR 1, L_0x2dbe010, L_0x2d1db40, C4<0>, C4<0>;
L_0x2dbe340 .delay 1 (30000,30000,30000) L_0x2dbe340/d;
L_0x2dbe490/d .functor AND 1, L_0x2dbe010, L_0x2d1db40, C4<1>, C4<1>;
L_0x2dbe490 .delay 1 (30000,30000,30000) L_0x2dbe490/d;
v0x2c0c510_0 .net "a", 0 0, L_0x2dbe010;  alias, 1 drivers
v0x2c0c5b0_0 .net "b", 0 0, L_0x2d1db40;  alias, 1 drivers
v0x2c0c650_0 .net "carryout", 0 0, L_0x2dbe490;  alias, 1 drivers
v0x2c0c720_0 .net "sum", 0 0, L_0x2dbe340;  alias, 1 drivers
S_0x2c0cf40 .scope module, "cMux" "unaryMultiplexor" 4 176, 4 69 0, S_0x2c0b7e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x2c12330_0 .net "ands", 7 0, L_0x2dc5d40;  1 drivers
v0x2c12440_0 .net "in", 7 0, L_0x2dc0630;  alias, 1 drivers
v0x2c12500_0 .net "out", 0 0, L_0x2d1d440;  alias, 1 drivers
v0x2c125d0_0 .net "sel", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
S_0x2c0d160 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x2c0cf40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x2c0f890_0 .net "A", 7 0, L_0x2dc0630;  alias, 1 drivers
v0x2c0f990_0 .net "B", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
v0x2c0fa50_0 .net *"_s0", 0 0, L_0x2dc4660;  1 drivers
v0x2c0fb10_0 .net *"_s12", 0 0, L_0x2dc4fd0;  1 drivers
v0x2c0fbf0_0 .net *"_s16", 0 0, L_0x2dc5330;  1 drivers
v0x2c0fd20_0 .net *"_s20", 0 0, L_0x2dc5700;  1 drivers
v0x2c0fe00_0 .net *"_s24", 0 0, L_0x2dc5a30;  1 drivers
v0x2c0fee0_0 .net *"_s28", 0 0, L_0x2dc59c0;  1 drivers
v0x2c0ffc0_0 .net *"_s4", 0 0, L_0x2dc49b0;  1 drivers
v0x2c10130_0 .net *"_s8", 0 0, L_0x2dc4cc0;  1 drivers
v0x2c10210_0 .net "out", 7 0, L_0x2dc5d40;  alias, 1 drivers
L_0x2dc4720 .part L_0x2dc0630, 0, 1;
L_0x2dc4910 .part v0x2cdd2e0_0, 0, 1;
L_0x2dc4a70 .part L_0x2dc0630, 1, 1;
L_0x2dc4bd0 .part v0x2cdd2e0_0, 1, 1;
L_0x2dc4d80 .part L_0x2dc0630, 2, 1;
L_0x2dc4ee0 .part v0x2cdd2e0_0, 2, 1;
L_0x2dc5090 .part L_0x2dc0630, 3, 1;
L_0x2dc51f0 .part v0x2cdd2e0_0, 3, 1;
L_0x2dc53f0 .part L_0x2dc0630, 4, 1;
L_0x2dc5660 .part v0x2cdd2e0_0, 4, 1;
L_0x2dc5770 .part L_0x2dc0630, 5, 1;
L_0x2dc58d0 .part v0x2cdd2e0_0, 5, 1;
L_0x2dc5af0 .part L_0x2dc0630, 6, 1;
L_0x2dc5c50 .part v0x2cdd2e0_0, 6, 1;
LS_0x2dc5d40_0_0 .concat8 [ 1 1 1 1], L_0x2dc4660, L_0x2dc49b0, L_0x2dc4cc0, L_0x2dc4fd0;
LS_0x2dc5d40_0_4 .concat8 [ 1 1 1 1], L_0x2dc5330, L_0x2dc5700, L_0x2dc5a30, L_0x2dc59c0;
L_0x2dc5d40 .concat8 [ 4 4 0 0], LS_0x2dc5d40_0_0, LS_0x2dc5d40_0_4;
L_0x2dc6100 .part L_0x2dc0630, 7, 1;
L_0x2dc62f0 .part v0x2cdd2e0_0, 7, 1;
S_0x2c0d3c0 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x2c0d160;
 .timescale -9 -12;
P_0x2c0d5d0 .param/l "i" 0 4 54, +C4<00>;
L_0x2dc4660/d .functor AND 1, L_0x2dc4720, L_0x2dc4910, C4<1>, C4<1>;
L_0x2dc4660 .delay 1 (30000,30000,30000) L_0x2dc4660/d;
v0x2c0d6b0_0 .net *"_s0", 0 0, L_0x2dc4720;  1 drivers
v0x2c0d790_0 .net *"_s1", 0 0, L_0x2dc4910;  1 drivers
S_0x2c0d870 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x2c0d160;
 .timescale -9 -12;
P_0x2c0da80 .param/l "i" 0 4 54, +C4<01>;
L_0x2dc49b0/d .functor AND 1, L_0x2dc4a70, L_0x2dc4bd0, C4<1>, C4<1>;
L_0x2dc49b0 .delay 1 (30000,30000,30000) L_0x2dc49b0/d;
v0x2c0db40_0 .net *"_s0", 0 0, L_0x2dc4a70;  1 drivers
v0x2c0dc20_0 .net *"_s1", 0 0, L_0x2dc4bd0;  1 drivers
S_0x2c0dd00 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x2c0d160;
 .timescale -9 -12;
P_0x2c0df10 .param/l "i" 0 4 54, +C4<010>;
L_0x2dc4cc0/d .functor AND 1, L_0x2dc4d80, L_0x2dc4ee0, C4<1>, C4<1>;
L_0x2dc4cc0 .delay 1 (30000,30000,30000) L_0x2dc4cc0/d;
v0x2c0dfb0_0 .net *"_s0", 0 0, L_0x2dc4d80;  1 drivers
v0x2c0e090_0 .net *"_s1", 0 0, L_0x2dc4ee0;  1 drivers
S_0x2c0e170 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x2c0d160;
 .timescale -9 -12;
P_0x2c0e380 .param/l "i" 0 4 54, +C4<011>;
L_0x2dc4fd0/d .functor AND 1, L_0x2dc5090, L_0x2dc51f0, C4<1>, C4<1>;
L_0x2dc4fd0 .delay 1 (30000,30000,30000) L_0x2dc4fd0/d;
v0x2c0e440_0 .net *"_s0", 0 0, L_0x2dc5090;  1 drivers
v0x2c0e520_0 .net *"_s1", 0 0, L_0x2dc51f0;  1 drivers
S_0x2c0e600 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x2c0d160;
 .timescale -9 -12;
P_0x2c0e860 .param/l "i" 0 4 54, +C4<0100>;
L_0x2dc5330/d .functor AND 1, L_0x2dc53f0, L_0x2dc5660, C4<1>, C4<1>;
L_0x2dc5330 .delay 1 (30000,30000,30000) L_0x2dc5330/d;
v0x2c0e920_0 .net *"_s0", 0 0, L_0x2dc53f0;  1 drivers
v0x2c0ea00_0 .net *"_s1", 0 0, L_0x2dc5660;  1 drivers
S_0x2c0eae0 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x2c0d160;
 .timescale -9 -12;
P_0x2c0ecf0 .param/l "i" 0 4 54, +C4<0101>;
L_0x2dc5700/d .functor AND 1, L_0x2dc5770, L_0x2dc58d0, C4<1>, C4<1>;
L_0x2dc5700 .delay 1 (30000,30000,30000) L_0x2dc5700/d;
v0x2c0edb0_0 .net *"_s0", 0 0, L_0x2dc5770;  1 drivers
v0x2c0ee90_0 .net *"_s1", 0 0, L_0x2dc58d0;  1 drivers
S_0x2c0ef70 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x2c0d160;
 .timescale -9 -12;
P_0x2c0f180 .param/l "i" 0 4 54, +C4<0110>;
L_0x2dc5a30/d .functor AND 1, L_0x2dc5af0, L_0x2dc5c50, C4<1>, C4<1>;
L_0x2dc5a30 .delay 1 (30000,30000,30000) L_0x2dc5a30/d;
v0x2c0f240_0 .net *"_s0", 0 0, L_0x2dc5af0;  1 drivers
v0x2c0f320_0 .net *"_s1", 0 0, L_0x2dc5c50;  1 drivers
S_0x2c0f400 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x2c0d160;
 .timescale -9 -12;
P_0x2c0f610 .param/l "i" 0 4 54, +C4<0111>;
L_0x2dc59c0/d .functor AND 1, L_0x2dc6100, L_0x2dc62f0, C4<1>, C4<1>;
L_0x2dc59c0 .delay 1 (30000,30000,30000) L_0x2dc59c0/d;
v0x2c0f6d0_0 .net *"_s0", 0 0, L_0x2dc6100;  1 drivers
v0x2c0f7b0_0 .net *"_s1", 0 0, L_0x2dc62f0;  1 drivers
S_0x2c10370 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x2c0cf40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x2d1d440/d .functor OR 1, L_0x2d1d500, L_0x2d1d6b0, C4<0>, C4<0>;
L_0x2d1d440 .delay 1 (30000,30000,30000) L_0x2d1d440/d;
v0x2c11ec0_0 .net *"_s10", 0 0, L_0x2d1d500;  1 drivers
v0x2c11fa0_0 .net *"_s12", 0 0, L_0x2d1d6b0;  1 drivers
v0x2c12080_0 .net "in", 7 0, L_0x2dc5d40;  alias, 1 drivers
v0x2c12150_0 .net "ors", 1 0, L_0x2d1d260;  1 drivers
v0x2c12210_0 .net "out", 0 0, L_0x2d1d440;  alias, 1 drivers
L_0x2d1c630 .part L_0x2dc5d40, 0, 4;
L_0x2d1d260 .concat8 [ 1 1 0 0], L_0x2d1c320, L_0x2d1cf50;
L_0x2d1d3a0 .part L_0x2dc5d40, 4, 4;
L_0x2d1d500 .part L_0x2d1d260, 0, 1;
L_0x2d1d6b0 .part L_0x2d1d260, 1, 1;
S_0x2c10530 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x2c10370;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2dc2280/d .functor OR 1, L_0x2d1bc10, L_0x2d1bd70, C4<0>, C4<0>;
L_0x2dc2280 .delay 1 (30000,30000,30000) L_0x2dc2280/d;
L_0x2d1bcb0/d .functor OR 1, L_0x2d1c040, L_0x2d1c1a0, C4<0>, C4<0>;
L_0x2d1bcb0 .delay 1 (30000,30000,30000) L_0x2d1bcb0/d;
L_0x2d1c320/d .functor OR 1, L_0x2d1c390, L_0x2d1c540, C4<0>, C4<0>;
L_0x2d1c320 .delay 1 (30000,30000,30000) L_0x2d1c320/d;
v0x2c10780_0 .net *"_s0", 0 0, L_0x2dc2280;  1 drivers
v0x2c10880_0 .net *"_s10", 0 0, L_0x2d1c040;  1 drivers
v0x2c10960_0 .net *"_s12", 0 0, L_0x2d1c1a0;  1 drivers
v0x2c10a20_0 .net *"_s14", 0 0, L_0x2d1c390;  1 drivers
v0x2c10b00_0 .net *"_s16", 0 0, L_0x2d1c540;  1 drivers
v0x2c10c30_0 .net *"_s3", 0 0, L_0x2d1bc10;  1 drivers
v0x2c10d10_0 .net *"_s5", 0 0, L_0x2d1bd70;  1 drivers
v0x2c10df0_0 .net *"_s6", 0 0, L_0x2d1bcb0;  1 drivers
v0x2c10ed0_0 .net "in", 3 0, L_0x2d1c630;  1 drivers
v0x2c11040_0 .net "ors", 1 0, L_0x2d1beb0;  1 drivers
v0x2c11120_0 .net "out", 0 0, L_0x2d1c320;  1 drivers
L_0x2d1bc10 .part L_0x2d1c630, 0, 1;
L_0x2d1bd70 .part L_0x2d1c630, 1, 1;
L_0x2d1beb0 .concat8 [ 1 1 0 0], L_0x2dc2280, L_0x2d1bcb0;
L_0x2d1c040 .part L_0x2d1c630, 2, 1;
L_0x2d1c1a0 .part L_0x2d1c630, 3, 1;
L_0x2d1c390 .part L_0x2d1beb0, 0, 1;
L_0x2d1c540 .part L_0x2d1beb0, 1, 1;
S_0x2c11240 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x2c10370;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2d1c760/d .functor OR 1, L_0x2d1c7d0, L_0x2d1c930, C4<0>, C4<0>;
L_0x2d1c760 .delay 1 (30000,30000,30000) L_0x2d1c760/d;
L_0x2d1cb60/d .functor OR 1, L_0x2d1cc70, L_0x2d1cdd0, C4<0>, C4<0>;
L_0x2d1cb60 .delay 1 (30000,30000,30000) L_0x2d1cb60/d;
L_0x2d1cf50/d .functor OR 1, L_0x2d1cfc0, L_0x2d1d170, C4<0>, C4<0>;
L_0x2d1cf50 .delay 1 (30000,30000,30000) L_0x2d1cf50/d;
v0x2c11400_0 .net *"_s0", 0 0, L_0x2d1c760;  1 drivers
v0x2c11500_0 .net *"_s10", 0 0, L_0x2d1cc70;  1 drivers
v0x2c115e0_0 .net *"_s12", 0 0, L_0x2d1cdd0;  1 drivers
v0x2c116a0_0 .net *"_s14", 0 0, L_0x2d1cfc0;  1 drivers
v0x2c11780_0 .net *"_s16", 0 0, L_0x2d1d170;  1 drivers
v0x2c118b0_0 .net *"_s3", 0 0, L_0x2d1c7d0;  1 drivers
v0x2c11990_0 .net *"_s5", 0 0, L_0x2d1c930;  1 drivers
v0x2c11a70_0 .net *"_s6", 0 0, L_0x2d1cb60;  1 drivers
v0x2c11b50_0 .net "in", 3 0, L_0x2d1d3a0;  1 drivers
v0x2c11cc0_0 .net "ors", 1 0, L_0x2d1ca70;  1 drivers
v0x2c11da0_0 .net "out", 0 0, L_0x2d1cf50;  1 drivers
L_0x2d1c7d0 .part L_0x2d1d3a0, 0, 1;
L_0x2d1c930 .part L_0x2d1d3a0, 1, 1;
L_0x2d1ca70 .concat8 [ 1 1 0 0], L_0x2d1c760, L_0x2d1cb60;
L_0x2d1cc70 .part L_0x2d1d3a0, 2, 1;
L_0x2d1cdd0 .part L_0x2d1d3a0, 3, 1;
L_0x2d1cfc0 .part L_0x2d1ca70, 0, 1;
L_0x2d1d170 .part L_0x2d1ca70, 1, 1;
S_0x2c126b0 .scope module, "resMux" "unaryMultiplexor" 4 175, 4 69 0, S_0x2c0b7e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x2c17ae0_0 .net "ands", 7 0, L_0x2dc2300;  1 drivers
v0x2c17bf0_0 .net "in", 7 0, L_0x2dc0280;  alias, 1 drivers
v0x2c17cb0_0 .net "out", 0 0, L_0x2dc4300;  alias, 1 drivers
v0x2c17d80_0 .net "sel", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
S_0x2c12900 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x2c126b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x2c15040_0 .net "A", 7 0, L_0x2dc0280;  alias, 1 drivers
v0x2c15140_0 .net "B", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
v0x2c15200_0 .net *"_s0", 0 0, L_0x2dc0b50;  1 drivers
v0x2c152c0_0 .net *"_s12", 0 0, L_0x2dc1510;  1 drivers
v0x2c153a0_0 .net *"_s16", 0 0, L_0x2dc1870;  1 drivers
v0x2c154d0_0 .net *"_s20", 0 0, L_0x2dc1c40;  1 drivers
v0x2c155b0_0 .net *"_s24", 0 0, L_0x2dc1f70;  1 drivers
v0x2c15690_0 .net *"_s28", 0 0, L_0x2dc1f00;  1 drivers
v0x2c15770_0 .net *"_s4", 0 0, L_0x2dc0ef0;  1 drivers
v0x2c158e0_0 .net *"_s8", 0 0, L_0x2dc1200;  1 drivers
v0x2c159c0_0 .net "out", 7 0, L_0x2dc2300;  alias, 1 drivers
L_0x2dc0c60 .part L_0x2dc0280, 0, 1;
L_0x2dc0e50 .part v0x2cdd2e0_0, 0, 1;
L_0x2dc0fb0 .part L_0x2dc0280, 1, 1;
L_0x2dc1110 .part v0x2cdd2e0_0, 1, 1;
L_0x2dc12c0 .part L_0x2dc0280, 2, 1;
L_0x2dc1420 .part v0x2cdd2e0_0, 2, 1;
L_0x2dc15d0 .part L_0x2dc0280, 3, 1;
L_0x2dc1730 .part v0x2cdd2e0_0, 3, 1;
L_0x2dc1930 .part L_0x2dc0280, 4, 1;
L_0x2dc1ba0 .part v0x2cdd2e0_0, 4, 1;
L_0x2dc1cb0 .part L_0x2dc0280, 5, 1;
L_0x2dc1e10 .part v0x2cdd2e0_0, 5, 1;
L_0x2dc2030 .part L_0x2dc0280, 6, 1;
L_0x2dc2190 .part v0x2cdd2e0_0, 6, 1;
LS_0x2dc2300_0_0 .concat8 [ 1 1 1 1], L_0x2dc0b50, L_0x2dc0ef0, L_0x2dc1200, L_0x2dc1510;
LS_0x2dc2300_0_4 .concat8 [ 1 1 1 1], L_0x2dc1870, L_0x2dc1c40, L_0x2dc1f70, L_0x2dc1f00;
L_0x2dc2300 .concat8 [ 4 4 0 0], LS_0x2dc2300_0_0, LS_0x2dc2300_0_4;
L_0x2dc26c0 .part L_0x2dc0280, 7, 1;
L_0x2dc28b0 .part v0x2cdd2e0_0, 7, 1;
S_0x2c12b40 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x2c12900;
 .timescale -9 -12;
P_0x2c12d50 .param/l "i" 0 4 54, +C4<00>;
L_0x2dc0b50/d .functor AND 1, L_0x2dc0c60, L_0x2dc0e50, C4<1>, C4<1>;
L_0x2dc0b50 .delay 1 (30000,30000,30000) L_0x2dc0b50/d;
v0x2c12e30_0 .net *"_s0", 0 0, L_0x2dc0c60;  1 drivers
v0x2c12f10_0 .net *"_s1", 0 0, L_0x2dc0e50;  1 drivers
S_0x2c12ff0 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x2c12900;
 .timescale -9 -12;
P_0x2c13200 .param/l "i" 0 4 54, +C4<01>;
L_0x2dc0ef0/d .functor AND 1, L_0x2dc0fb0, L_0x2dc1110, C4<1>, C4<1>;
L_0x2dc0ef0 .delay 1 (30000,30000,30000) L_0x2dc0ef0/d;
v0x2c132c0_0 .net *"_s0", 0 0, L_0x2dc0fb0;  1 drivers
v0x2c133a0_0 .net *"_s1", 0 0, L_0x2dc1110;  1 drivers
S_0x2c13480 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x2c12900;
 .timescale -9 -12;
P_0x2c136c0 .param/l "i" 0 4 54, +C4<010>;
L_0x2dc1200/d .functor AND 1, L_0x2dc12c0, L_0x2dc1420, C4<1>, C4<1>;
L_0x2dc1200 .delay 1 (30000,30000,30000) L_0x2dc1200/d;
v0x2c13760_0 .net *"_s0", 0 0, L_0x2dc12c0;  1 drivers
v0x2c13840_0 .net *"_s1", 0 0, L_0x2dc1420;  1 drivers
S_0x2c13920 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x2c12900;
 .timescale -9 -12;
P_0x2c13b30 .param/l "i" 0 4 54, +C4<011>;
L_0x2dc1510/d .functor AND 1, L_0x2dc15d0, L_0x2dc1730, C4<1>, C4<1>;
L_0x2dc1510 .delay 1 (30000,30000,30000) L_0x2dc1510/d;
v0x2c13bf0_0 .net *"_s0", 0 0, L_0x2dc15d0;  1 drivers
v0x2c13cd0_0 .net *"_s1", 0 0, L_0x2dc1730;  1 drivers
S_0x2c13db0 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x2c12900;
 .timescale -9 -12;
P_0x2c14010 .param/l "i" 0 4 54, +C4<0100>;
L_0x2dc1870/d .functor AND 1, L_0x2dc1930, L_0x2dc1ba0, C4<1>, C4<1>;
L_0x2dc1870 .delay 1 (30000,30000,30000) L_0x2dc1870/d;
v0x2c140d0_0 .net *"_s0", 0 0, L_0x2dc1930;  1 drivers
v0x2c141b0_0 .net *"_s1", 0 0, L_0x2dc1ba0;  1 drivers
S_0x2c14290 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x2c12900;
 .timescale -9 -12;
P_0x2c144a0 .param/l "i" 0 4 54, +C4<0101>;
L_0x2dc1c40/d .functor AND 1, L_0x2dc1cb0, L_0x2dc1e10, C4<1>, C4<1>;
L_0x2dc1c40 .delay 1 (30000,30000,30000) L_0x2dc1c40/d;
v0x2c14560_0 .net *"_s0", 0 0, L_0x2dc1cb0;  1 drivers
v0x2c14640_0 .net *"_s1", 0 0, L_0x2dc1e10;  1 drivers
S_0x2c14720 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x2c12900;
 .timescale -9 -12;
P_0x2c14930 .param/l "i" 0 4 54, +C4<0110>;
L_0x2dc1f70/d .functor AND 1, L_0x2dc2030, L_0x2dc2190, C4<1>, C4<1>;
L_0x2dc1f70 .delay 1 (30000,30000,30000) L_0x2dc1f70/d;
v0x2c149f0_0 .net *"_s0", 0 0, L_0x2dc2030;  1 drivers
v0x2c14ad0_0 .net *"_s1", 0 0, L_0x2dc2190;  1 drivers
S_0x2c14bb0 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x2c12900;
 .timescale -9 -12;
P_0x2c14dc0 .param/l "i" 0 4 54, +C4<0111>;
L_0x2dc1f00/d .functor AND 1, L_0x2dc26c0, L_0x2dc28b0, C4<1>, C4<1>;
L_0x2dc1f00 .delay 1 (30000,30000,30000) L_0x2dc1f00/d;
v0x2c14e80_0 .net *"_s0", 0 0, L_0x2dc26c0;  1 drivers
v0x2c14f60_0 .net *"_s1", 0 0, L_0x2dc28b0;  1 drivers
S_0x2c15b20 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x2c126b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x2dc4300/d .functor OR 1, L_0x2dc43c0, L_0x2dc4570, C4<0>, C4<0>;
L_0x2dc4300 .delay 1 (30000,30000,30000) L_0x2dc4300/d;
v0x2c17670_0 .net *"_s10", 0 0, L_0x2dc43c0;  1 drivers
v0x2c17750_0 .net *"_s12", 0 0, L_0x2dc4570;  1 drivers
v0x2c17830_0 .net "in", 7 0, L_0x2dc2300;  alias, 1 drivers
v0x2c17900_0 .net "ors", 1 0, L_0x2dc4120;  1 drivers
v0x2c179c0_0 .net "out", 0 0, L_0x2dc4300;  alias, 1 drivers
L_0x2dc34f0 .part L_0x2dc2300, 0, 4;
L_0x2dc4120 .concat8 [ 1 1 0 0], L_0x2dc31e0, L_0x2dc3e10;
L_0x2dc4260 .part L_0x2dc2300, 4, 4;
L_0x2dc43c0 .part L_0x2dc4120, 0, 1;
L_0x2dc4570 .part L_0x2dc4120, 1, 1;
S_0x2c15ce0 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x2c15b20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2dc29a0/d .functor OR 1, L_0x2dc2a60, L_0x2dc2bc0, C4<0>, C4<0>;
L_0x2dc29a0 .delay 1 (30000,30000,30000) L_0x2dc29a0/d;
L_0x2dc2df0/d .functor OR 1, L_0x2dc2f00, L_0x2dc3060, C4<0>, C4<0>;
L_0x2dc2df0 .delay 1 (30000,30000,30000) L_0x2dc2df0/d;
L_0x2dc31e0/d .functor OR 1, L_0x2dc3250, L_0x2dc3400, C4<0>, C4<0>;
L_0x2dc31e0 .delay 1 (30000,30000,30000) L_0x2dc31e0/d;
v0x2c15f30_0 .net *"_s0", 0 0, L_0x2dc29a0;  1 drivers
v0x2c16030_0 .net *"_s10", 0 0, L_0x2dc2f00;  1 drivers
v0x2c16110_0 .net *"_s12", 0 0, L_0x2dc3060;  1 drivers
v0x2c161d0_0 .net *"_s14", 0 0, L_0x2dc3250;  1 drivers
v0x2c162b0_0 .net *"_s16", 0 0, L_0x2dc3400;  1 drivers
v0x2c163e0_0 .net *"_s3", 0 0, L_0x2dc2a60;  1 drivers
v0x2c164c0_0 .net *"_s5", 0 0, L_0x2dc2bc0;  1 drivers
v0x2c165a0_0 .net *"_s6", 0 0, L_0x2dc2df0;  1 drivers
v0x2c16680_0 .net "in", 3 0, L_0x2dc34f0;  1 drivers
v0x2c167f0_0 .net "ors", 1 0, L_0x2dc2d00;  1 drivers
v0x2c168d0_0 .net "out", 0 0, L_0x2dc31e0;  1 drivers
L_0x2dc2a60 .part L_0x2dc34f0, 0, 1;
L_0x2dc2bc0 .part L_0x2dc34f0, 1, 1;
L_0x2dc2d00 .concat8 [ 1 1 0 0], L_0x2dc29a0, L_0x2dc2df0;
L_0x2dc2f00 .part L_0x2dc34f0, 2, 1;
L_0x2dc3060 .part L_0x2dc34f0, 3, 1;
L_0x2dc3250 .part L_0x2dc2d00, 0, 1;
L_0x2dc3400 .part L_0x2dc2d00, 1, 1;
S_0x2c169f0 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x2c15b20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2dc3620/d .functor OR 1, L_0x2dc3690, L_0x2dc37f0, C4<0>, C4<0>;
L_0x2dc3620 .delay 1 (30000,30000,30000) L_0x2dc3620/d;
L_0x2dc3a20/d .functor OR 1, L_0x2dc3b30, L_0x2dc3c90, C4<0>, C4<0>;
L_0x2dc3a20 .delay 1 (30000,30000,30000) L_0x2dc3a20/d;
L_0x2dc3e10/d .functor OR 1, L_0x2dc3e80, L_0x2dc4030, C4<0>, C4<0>;
L_0x2dc3e10 .delay 1 (30000,30000,30000) L_0x2dc3e10/d;
v0x2c16bb0_0 .net *"_s0", 0 0, L_0x2dc3620;  1 drivers
v0x2c16cb0_0 .net *"_s10", 0 0, L_0x2dc3b30;  1 drivers
v0x2c16d90_0 .net *"_s12", 0 0, L_0x2dc3c90;  1 drivers
v0x2c16e50_0 .net *"_s14", 0 0, L_0x2dc3e80;  1 drivers
v0x2c16f30_0 .net *"_s16", 0 0, L_0x2dc4030;  1 drivers
v0x2c17060_0 .net *"_s3", 0 0, L_0x2dc3690;  1 drivers
v0x2c17140_0 .net *"_s5", 0 0, L_0x2dc37f0;  1 drivers
v0x2c17220_0 .net *"_s6", 0 0, L_0x2dc3a20;  1 drivers
v0x2c17300_0 .net "in", 3 0, L_0x2dc4260;  1 drivers
v0x2c17470_0 .net "ors", 1 0, L_0x2dc3930;  1 drivers
v0x2c17550_0 .net "out", 0 0, L_0x2dc3e10;  1 drivers
L_0x2dc3690 .part L_0x2dc4260, 0, 1;
L_0x2dc37f0 .part L_0x2dc4260, 1, 1;
L_0x2dc3930 .concat8 [ 1 1 0 0], L_0x2dc3620, L_0x2dc3a20;
L_0x2dc3b30 .part L_0x2dc4260, 2, 1;
L_0x2dc3c90 .part L_0x2dc4260, 3, 1;
L_0x2dc3e80 .part L_0x2dc3930, 0, 1;
L_0x2dc4030 .part L_0x2dc3930, 1, 1;
S_0x2c17e60 .scope module, "sltGate" "slt" 4 164, 4 101 0, S_0x2c0b7e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x2dbf130/d .functor XNOR 1, L_0x2d1da00, L_0x2d1daa0, C4<0>, C4<0>;
L_0x2dbf130 .delay 1 (20000,20000,20000) L_0x2dbf130/d;
L_0x2dbf2b0/d .functor AND 1, L_0x2d1da00, L_0x2dbde20, C4<1>, C4<1>;
L_0x2dbf2b0 .delay 1 (30000,30000,30000) L_0x2dbf2b0/d;
L_0x2dbf410/d .functor AND 1, L_0x2dbf130, L_0x2d1db40, C4<1>, C4<1>;
L_0x2dbf410 .delay 1 (30000,30000,30000) L_0x2dbf410/d;
L_0x2dbf520/d .functor OR 1, L_0x2dbf410, L_0x2dbf2b0, C4<0>, C4<0>;
L_0x2dbf520 .delay 1 (30000,30000,30000) L_0x2dbf520/d;
v0x2c18110_0 .net "a", 0 0, L_0x2d1da00;  alias, 1 drivers
v0x2c18200_0 .net "a_", 0 0, L_0x2dbdd60;  alias, 1 drivers
v0x2c182c0_0 .net "b", 0 0, L_0x2d1daa0;  alias, 1 drivers
v0x2c183b0_0 .net "b_", 0 0, L_0x2dbde20;  alias, 1 drivers
v0x2c18450_0 .net "carryin", 0 0, L_0x2d1db40;  alias, 1 drivers
v0x2c18590_0 .net "eq", 0 0, L_0x2dbf130;  1 drivers
v0x2c18650_0 .net "lt", 0 0, L_0x2dbf2b0;  1 drivers
v0x2c18710_0 .net "out", 0 0, L_0x2dbf520;  1 drivers
v0x2c187d0_0 .net "w0", 0 0, L_0x2dbf410;  1 drivers
S_0x2c18a20 .scope module, "sub" "fullAdder" 4 158, 4 85 0, S_0x2c0b7e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x2dbed10/d .functor OR 1, L_0x2dbe810, L_0x2c19c80, C4<0>, C4<0>;
L_0x2dbed10 .delay 1 (30000,30000,30000) L_0x2dbed10/d;
v0x2c19810_0 .net "a", 0 0, L_0x2d1da00;  alias, 1 drivers
v0x2c19960_0 .net "b", 0 0, L_0x2dbde20;  alias, 1 drivers
v0x2c19a20_0 .net "c1", 0 0, L_0x2dbe810;  1 drivers
v0x2c19ac0_0 .net "c2", 0 0, L_0x2c19c80;  1 drivers
v0x2c19b90_0 .net "carryin", 0 0, L_0x2d1db40;  alias, 1 drivers
v0x2c19d10_0 .net "carryout", 0 0, L_0x2dbed10;  1 drivers
v0x2c19db0_0 .net "s1", 0 0, L_0x2dbe750;  1 drivers
v0x2c19e50_0 .net "sum", 0 0, L_0x2dbe970;  1 drivers
S_0x2c18c70 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x2c18a20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2dbe750/d .functor XOR 1, L_0x2d1da00, L_0x2dbde20, C4<0>, C4<0>;
L_0x2dbe750 .delay 1 (30000,30000,30000) L_0x2dbe750/d;
L_0x2dbe810/d .functor AND 1, L_0x2d1da00, L_0x2dbde20, C4<1>, C4<1>;
L_0x2dbe810 .delay 1 (30000,30000,30000) L_0x2dbe810/d;
v0x2c18ed0_0 .net "a", 0 0, L_0x2d1da00;  alias, 1 drivers
v0x2c18f90_0 .net "b", 0 0, L_0x2dbde20;  alias, 1 drivers
v0x2c19050_0 .net "carryout", 0 0, L_0x2dbe810;  alias, 1 drivers
v0x2c190f0_0 .net "sum", 0 0, L_0x2dbe750;  alias, 1 drivers
S_0x2c19220 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x2c18a20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2dbe970/d .functor XOR 1, L_0x2dbe750, L_0x2d1db40, C4<0>, C4<0>;
L_0x2dbe970 .delay 1 (30000,30000,30000) L_0x2dbe970/d;
L_0x2c19c80/d .functor AND 1, L_0x2dbe750, L_0x2d1db40, C4<1>, C4<1>;
L_0x2c19c80 .delay 1 (30000,30000,30000) L_0x2c19c80/d;
v0x2c19480_0 .net "a", 0 0, L_0x2dbe750;  alias, 1 drivers
v0x2c19550_0 .net "b", 0 0, L_0x2d1db40;  alias, 1 drivers
v0x2c195f0_0 .net "carryout", 0 0, L_0x2c19c80;  alias, 1 drivers
v0x2c196c0_0 .net "sum", 0 0, L_0x2dbe970;  alias, 1 drivers
S_0x2c1bee0 .scope generate, "genblk2" "genblk2" 3 49, 3 49 0, S_0x2c0b510;
 .timescale -9 -12;
L_0x2ac6110bb598 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110bb5e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2dc05c0/d .functor OR 1, L_0x2ac6110bb598, L_0x2ac6110bb5e0, C4<0>, C4<0>;
L_0x2dc05c0 .delay 1 (30000,30000,30000) L_0x2dc05c0/d;
v0x2c1c0d0_0 .net/2u *"_s0", 0 0, L_0x2ac6110bb598;  1 drivers
v0x2c1c1b0_0 .net/2u *"_s2", 0 0, L_0x2ac6110bb5e0;  1 drivers
S_0x2c1c290 .scope generate, "alu_slices[22]" "alu_slices[22]" 3 39, 3 39 0, S_0x26b20c0;
 .timescale -9 -12;
P_0x2c1c4a0 .param/l "i" 0 3 39, +C4<010110>;
S_0x2c1c560 .scope module, "alu1_inst" "alu1" 3 40, 4 142 0, S_0x2c1c290;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x2dbdb60/d .functor NOT 1, L_0x2dd4a10, C4<0>, C4<0>, C4<0>;
L_0x2dbdb60 .delay 1 (10000,10000,10000) L_0x2dbdb60/d;
L_0x2dca610/d .functor NOT 1, L_0x2dd4b70, C4<0>, C4<0>, C4<0>;
L_0x2dca610 .delay 1 (10000,10000,10000) L_0x2dca610/d;
L_0x2dcb660/d .functor XOR 1, L_0x2dd4a10, L_0x2dd4b70, C4<0>, C4<0>;
L_0x2dcb660 .delay 1 (30000,30000,30000) L_0x2dcb660/d;
L_0x2ac6110bb628 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110bb670 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2dcb720/d .functor OR 1, L_0x2ac6110bb628, L_0x2ac6110bb670, C4<0>, C4<0>;
L_0x2dcb720 .delay 1 (30000,30000,30000) L_0x2dcb720/d;
L_0x2ac6110bb6b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110bb700 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2dcbec0/d .functor OR 1, L_0x2ac6110bb6b8, L_0x2ac6110bb700, C4<0>, C4<0>;
L_0x2dcbec0 .delay 1 (30000,30000,30000) L_0x2dcbec0/d;
L_0x2dcc0c0/d .functor AND 1, L_0x2dd4a10, L_0x2dd4b70, C4<1>, C4<1>;
L_0x2dcc0c0 .delay 1 (30000,30000,30000) L_0x2dcc0c0/d;
L_0x2ac6110bb748 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110bb790 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2dcc180/d .functor OR 1, L_0x2ac6110bb748, L_0x2ac6110bb790, C4<0>, C4<0>;
L_0x2dcc180 .delay 1 (30000,30000,30000) L_0x2dcc180/d;
L_0x2dcc380/d .functor NAND 1, L_0x2dd4a10, L_0x2dd4b70, C4<1>, C4<1>;
L_0x2dcc380 .delay 1 (20000,20000,20000) L_0x2dcc380/d;
L_0x2ac6110bb7d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110bb820 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2dcc490/d .functor OR 1, L_0x2ac6110bb7d8, L_0x2ac6110bb820, C4<0>, C4<0>;
L_0x2dcc490 .delay 1 (30000,30000,30000) L_0x2dcc490/d;
L_0x2dcc640/d .functor NOR 1, L_0x2dd4a10, L_0x2dd4b70, C4<0>, C4<0>;
L_0x2dcc640 .delay 1 (20000,20000,20000) L_0x2dcc640/d;
L_0x2ac6110bb868 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110bb8b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2dcc910/d .functor OR 1, L_0x2ac6110bb868, L_0x2ac6110bb8b0, C4<0>, C4<0>;
L_0x2dcc910 .delay 1 (30000,30000,30000) L_0x2dcc910/d;
L_0x2dccd10/d .functor OR 1, L_0x2dd4a10, L_0x2dd4b70, C4<0>, C4<0>;
L_0x2dccd10 .delay 1 (30000,30000,30000) L_0x2dccd10/d;
L_0x2ac6110bb8f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110bb940 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2dcd1b0/d .functor OR 1, L_0x2ac6110bb8f8, L_0x2ac6110bb940, C4<0>, C4<0>;
L_0x2dcd1b0 .delay 1 (30000,30000,30000) L_0x2dcd1b0/d;
L_0x2dd4910/d .functor NOT 1, L_0x2dd0b70, C4<0>, C4<0>, C4<0>;
L_0x2dd4910 .delay 1 (10000,10000,10000) L_0x2dd4910/d;
v0x2c2ac90_0 .net "A", 0 0, L_0x2dd4a10;  1 drivers
v0x2c2ad50_0 .net "A_", 0 0, L_0x2dbdb60;  1 drivers
v0x2c2ae10_0 .net "B", 0 0, L_0x2dd4b70;  1 drivers
v0x2c2aee0_0 .net "B_", 0 0, L_0x2dca610;  1 drivers
v0x2c2af80_0 .net *"_s11", 0 0, L_0x2dcb720;  1 drivers
v0x2c2b070_0 .net/2s *"_s13", 0 0, L_0x2ac6110bb628;  1 drivers
v0x2c2b130_0 .net/2s *"_s15", 0 0, L_0x2ac6110bb670;  1 drivers
v0x2c2b210_0 .net *"_s19", 0 0, L_0x2dcbec0;  1 drivers
v0x2c2b2f0_0 .net/2s *"_s21", 0 0, L_0x2ac6110bb6b8;  1 drivers
v0x2c2b460_0 .net/2s *"_s23", 0 0, L_0x2ac6110bb700;  1 drivers
v0x2c2b540_0 .net *"_s25", 0 0, L_0x2dcc0c0;  1 drivers
v0x2c2b620_0 .net *"_s28", 0 0, L_0x2dcc180;  1 drivers
v0x2c2b700_0 .net/2s *"_s30", 0 0, L_0x2ac6110bb748;  1 drivers
v0x2c2b7e0_0 .net/2s *"_s32", 0 0, L_0x2ac6110bb790;  1 drivers
v0x2c2b8c0_0 .net *"_s34", 0 0, L_0x2dcc380;  1 drivers
v0x2c2b9a0_0 .net *"_s37", 0 0, L_0x2dcc490;  1 drivers
v0x2c2ba80_0 .net/2s *"_s39", 0 0, L_0x2ac6110bb7d8;  1 drivers
v0x2c2bc30_0 .net/2s *"_s41", 0 0, L_0x2ac6110bb820;  1 drivers
v0x2c2bcd0_0 .net *"_s43", 0 0, L_0x2dcc640;  1 drivers
v0x2c2bdb0_0 .net *"_s46", 0 0, L_0x2dcc910;  1 drivers
v0x2c2be90_0 .net/2s *"_s48", 0 0, L_0x2ac6110bb868;  1 drivers
v0x2c2bf70_0 .net/2s *"_s50", 0 0, L_0x2ac6110bb8b0;  1 drivers
v0x2c2c050_0 .net *"_s52", 0 0, L_0x2dccd10;  1 drivers
v0x2c2c130_0 .net *"_s56", 0 0, L_0x2dcd1b0;  1 drivers
v0x2c2c210_0 .net/2s *"_s59", 0 0, L_0x2ac6110bb8f8;  1 drivers
v0x2c2c2f0_0 .net/2s *"_s61", 0 0, L_0x2ac6110bb940;  1 drivers
v0x2c2c3d0_0 .net *"_s8", 0 0, L_0x2dcb660;  1 drivers
v0x2c2c4b0_0 .net "carryin", 0 0, L_0x2dca3f0;  1 drivers
v0x2c2c550_0 .net "carryout", 0 0, L_0x2dd45b0;  1 drivers
v0x2c2c5f0_0 .net "carryouts", 7 0, L_0x2dcce20;  1 drivers
v0x2c2c700_0 .net "command", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
v0x2c2c7c0_0 .net "result", 0 0, L_0x2dd0b70;  1 drivers
v0x2c2c8b0_0 .net "results", 7 0, L_0x2dccae0;  1 drivers
v0x2c2bb90_0 .net "zero", 0 0, L_0x2dd4910;  1 drivers
LS_0x2dccae0_0_0 .concat8 [ 1 1 1 1], L_0x2dcab30, L_0x2dcb160, L_0x2dcb660, L_0x2dcbec0;
LS_0x2dccae0_0_4 .concat8 [ 1 1 1 1], L_0x2dcc0c0, L_0x2dcc380, L_0x2dcc640, L_0x2dccd10;
L_0x2dccae0 .concat8 [ 4 4 0 0], LS_0x2dccae0_0_0, LS_0x2dccae0_0_4;
LS_0x2dcce20_0_0 .concat8 [ 1 1 1 1], L_0x2dcade0, L_0x2dcb500, L_0x2dcb720, L_0x2dcbd10;
LS_0x2dcce20_0_4 .concat8 [ 1 1 1 1], L_0x2dcc180, L_0x2dcc490, L_0x2dcc910, L_0x2dcd1b0;
L_0x2dcce20 .concat8 [ 4 4 0 0], LS_0x2dcce20_0_0, LS_0x2dcce20_0_4;
S_0x2c1c7e0 .scope module, "adder" "fullAdder" 4 157, 4 85 0, S_0x2c1c560;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x2dcade0/d .functor OR 1, L_0x2dca8c0, L_0x2dcac80, C4<0>, C4<0>;
L_0x2dcade0 .delay 1 (30000,30000,30000) L_0x2dcade0/d;
v0x2c1d610_0 .net "a", 0 0, L_0x2dd4a10;  alias, 1 drivers
v0x2c1d6d0_0 .net "b", 0 0, L_0x2dd4b70;  alias, 1 drivers
v0x2c1d7a0_0 .net "c1", 0 0, L_0x2dca8c0;  1 drivers
v0x2c1d8a0_0 .net "c2", 0 0, L_0x2dcac80;  1 drivers
v0x2c1d970_0 .net "carryin", 0 0, L_0x2dca3f0;  alias, 1 drivers
v0x2c1da60_0 .net "carryout", 0 0, L_0x2dcade0;  1 drivers
v0x2c1db00_0 .net "s1", 0 0, L_0x2dca800;  1 drivers
v0x2c1dbf0_0 .net "sum", 0 0, L_0x2dcab30;  1 drivers
S_0x2c1ca50 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x2c1c7e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2dca800/d .functor XOR 1, L_0x2dd4a10, L_0x2dd4b70, C4<0>, C4<0>;
L_0x2dca800 .delay 1 (30000,30000,30000) L_0x2dca800/d;
L_0x2dca8c0/d .functor AND 1, L_0x2dd4a10, L_0x2dd4b70, C4<1>, C4<1>;
L_0x2dca8c0 .delay 1 (30000,30000,30000) L_0x2dca8c0/d;
v0x2c1ccb0_0 .net "a", 0 0, L_0x2dd4a10;  alias, 1 drivers
v0x2c1cd90_0 .net "b", 0 0, L_0x2dd4b70;  alias, 1 drivers
v0x2c1ce50_0 .net "carryout", 0 0, L_0x2dca8c0;  alias, 1 drivers
v0x2c1cef0_0 .net "sum", 0 0, L_0x2dca800;  alias, 1 drivers
S_0x2c1d030 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x2c1c7e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2dcab30/d .functor XOR 1, L_0x2dca800, L_0x2dca3f0, C4<0>, C4<0>;
L_0x2dcab30 .delay 1 (30000,30000,30000) L_0x2dcab30/d;
L_0x2dcac80/d .functor AND 1, L_0x2dca800, L_0x2dca3f0, C4<1>, C4<1>;
L_0x2dcac80 .delay 1 (30000,30000,30000) L_0x2dcac80/d;
v0x2c1d290_0 .net "a", 0 0, L_0x2dca800;  alias, 1 drivers
v0x2c1d330_0 .net "b", 0 0, L_0x2dca3f0;  alias, 1 drivers
v0x2c1d3d0_0 .net "carryout", 0 0, L_0x2dcac80;  alias, 1 drivers
v0x2c1d4a0_0 .net "sum", 0 0, L_0x2dcab30;  alias, 1 drivers
S_0x2c1dcc0 .scope module, "cMux" "unaryMultiplexor" 4 176, 4 69 0, S_0x2c1c560;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x2c230b0_0 .net "ands", 7 0, L_0x2dd25b0;  1 drivers
v0x2c231c0_0 .net "in", 7 0, L_0x2dcce20;  alias, 1 drivers
v0x2c23280_0 .net "out", 0 0, L_0x2dd45b0;  alias, 1 drivers
v0x2c23350_0 .net "sel", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
S_0x2c1dee0 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x2c1dcc0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x2c20610_0 .net "A", 7 0, L_0x2dcce20;  alias, 1 drivers
v0x2c20710_0 .net "B", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
v0x2c207d0_0 .net *"_s0", 0 0, L_0x2dd0ed0;  1 drivers
v0x2c20890_0 .net *"_s12", 0 0, L_0x2dd1840;  1 drivers
v0x2c20970_0 .net *"_s16", 0 0, L_0x2dd1ba0;  1 drivers
v0x2c20aa0_0 .net *"_s20", 0 0, L_0x2dd1f70;  1 drivers
v0x2c20b80_0 .net *"_s24", 0 0, L_0x2dd22a0;  1 drivers
v0x2c20c60_0 .net *"_s28", 0 0, L_0x2dd2230;  1 drivers
v0x2c20d40_0 .net *"_s4", 0 0, L_0x2dd1220;  1 drivers
v0x2c20eb0_0 .net *"_s8", 0 0, L_0x2dd1530;  1 drivers
v0x2c20f90_0 .net "out", 7 0, L_0x2dd25b0;  alias, 1 drivers
L_0x2dd0f90 .part L_0x2dcce20, 0, 1;
L_0x2dd1180 .part v0x2cdd2e0_0, 0, 1;
L_0x2dd12e0 .part L_0x2dcce20, 1, 1;
L_0x2dd1440 .part v0x2cdd2e0_0, 1, 1;
L_0x2dd15f0 .part L_0x2dcce20, 2, 1;
L_0x2dd1750 .part v0x2cdd2e0_0, 2, 1;
L_0x2dd1900 .part L_0x2dcce20, 3, 1;
L_0x2dd1a60 .part v0x2cdd2e0_0, 3, 1;
L_0x2dd1c60 .part L_0x2dcce20, 4, 1;
L_0x2dd1ed0 .part v0x2cdd2e0_0, 4, 1;
L_0x2dd1fe0 .part L_0x2dcce20, 5, 1;
L_0x2dd2140 .part v0x2cdd2e0_0, 5, 1;
L_0x2dd2360 .part L_0x2dcce20, 6, 1;
L_0x2dd24c0 .part v0x2cdd2e0_0, 6, 1;
LS_0x2dd25b0_0_0 .concat8 [ 1 1 1 1], L_0x2dd0ed0, L_0x2dd1220, L_0x2dd1530, L_0x2dd1840;
LS_0x2dd25b0_0_4 .concat8 [ 1 1 1 1], L_0x2dd1ba0, L_0x2dd1f70, L_0x2dd22a0, L_0x2dd2230;
L_0x2dd25b0 .concat8 [ 4 4 0 0], LS_0x2dd25b0_0_0, LS_0x2dd25b0_0_4;
L_0x2dd2970 .part L_0x2dcce20, 7, 1;
L_0x2dd2b60 .part v0x2cdd2e0_0, 7, 1;
S_0x2c1e140 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x2c1dee0;
 .timescale -9 -12;
P_0x2c1e350 .param/l "i" 0 4 54, +C4<00>;
L_0x2dd0ed0/d .functor AND 1, L_0x2dd0f90, L_0x2dd1180, C4<1>, C4<1>;
L_0x2dd0ed0 .delay 1 (30000,30000,30000) L_0x2dd0ed0/d;
v0x2c1e430_0 .net *"_s0", 0 0, L_0x2dd0f90;  1 drivers
v0x2c1e510_0 .net *"_s1", 0 0, L_0x2dd1180;  1 drivers
S_0x2c1e5f0 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x2c1dee0;
 .timescale -9 -12;
P_0x2c1e800 .param/l "i" 0 4 54, +C4<01>;
L_0x2dd1220/d .functor AND 1, L_0x2dd12e0, L_0x2dd1440, C4<1>, C4<1>;
L_0x2dd1220 .delay 1 (30000,30000,30000) L_0x2dd1220/d;
v0x2c1e8c0_0 .net *"_s0", 0 0, L_0x2dd12e0;  1 drivers
v0x2c1e9a0_0 .net *"_s1", 0 0, L_0x2dd1440;  1 drivers
S_0x2c1ea80 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x2c1dee0;
 .timescale -9 -12;
P_0x2c1ec90 .param/l "i" 0 4 54, +C4<010>;
L_0x2dd1530/d .functor AND 1, L_0x2dd15f0, L_0x2dd1750, C4<1>, C4<1>;
L_0x2dd1530 .delay 1 (30000,30000,30000) L_0x2dd1530/d;
v0x2c1ed30_0 .net *"_s0", 0 0, L_0x2dd15f0;  1 drivers
v0x2c1ee10_0 .net *"_s1", 0 0, L_0x2dd1750;  1 drivers
S_0x2c1eef0 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x2c1dee0;
 .timescale -9 -12;
P_0x2c1f100 .param/l "i" 0 4 54, +C4<011>;
L_0x2dd1840/d .functor AND 1, L_0x2dd1900, L_0x2dd1a60, C4<1>, C4<1>;
L_0x2dd1840 .delay 1 (30000,30000,30000) L_0x2dd1840/d;
v0x2c1f1c0_0 .net *"_s0", 0 0, L_0x2dd1900;  1 drivers
v0x2c1f2a0_0 .net *"_s1", 0 0, L_0x2dd1a60;  1 drivers
S_0x2c1f380 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x2c1dee0;
 .timescale -9 -12;
P_0x2c1f5e0 .param/l "i" 0 4 54, +C4<0100>;
L_0x2dd1ba0/d .functor AND 1, L_0x2dd1c60, L_0x2dd1ed0, C4<1>, C4<1>;
L_0x2dd1ba0 .delay 1 (30000,30000,30000) L_0x2dd1ba0/d;
v0x2c1f6a0_0 .net *"_s0", 0 0, L_0x2dd1c60;  1 drivers
v0x2c1f780_0 .net *"_s1", 0 0, L_0x2dd1ed0;  1 drivers
S_0x2c1f860 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x2c1dee0;
 .timescale -9 -12;
P_0x2c1fa70 .param/l "i" 0 4 54, +C4<0101>;
L_0x2dd1f70/d .functor AND 1, L_0x2dd1fe0, L_0x2dd2140, C4<1>, C4<1>;
L_0x2dd1f70 .delay 1 (30000,30000,30000) L_0x2dd1f70/d;
v0x2c1fb30_0 .net *"_s0", 0 0, L_0x2dd1fe0;  1 drivers
v0x2c1fc10_0 .net *"_s1", 0 0, L_0x2dd2140;  1 drivers
S_0x2c1fcf0 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x2c1dee0;
 .timescale -9 -12;
P_0x2c1ff00 .param/l "i" 0 4 54, +C4<0110>;
L_0x2dd22a0/d .functor AND 1, L_0x2dd2360, L_0x2dd24c0, C4<1>, C4<1>;
L_0x2dd22a0 .delay 1 (30000,30000,30000) L_0x2dd22a0/d;
v0x2c1ffc0_0 .net *"_s0", 0 0, L_0x2dd2360;  1 drivers
v0x2c200a0_0 .net *"_s1", 0 0, L_0x2dd24c0;  1 drivers
S_0x2c20180 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x2c1dee0;
 .timescale -9 -12;
P_0x2c20390 .param/l "i" 0 4 54, +C4<0111>;
L_0x2dd2230/d .functor AND 1, L_0x2dd2970, L_0x2dd2b60, C4<1>, C4<1>;
L_0x2dd2230 .delay 1 (30000,30000,30000) L_0x2dd2230/d;
v0x2c20450_0 .net *"_s0", 0 0, L_0x2dd2970;  1 drivers
v0x2c20530_0 .net *"_s1", 0 0, L_0x2dd2b60;  1 drivers
S_0x2c210f0 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x2c1dcc0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x2dd45b0/d .functor OR 1, L_0x2dd4670, L_0x2dd4820, C4<0>, C4<0>;
L_0x2dd45b0 .delay 1 (30000,30000,30000) L_0x2dd45b0/d;
v0x2c22c40_0 .net *"_s10", 0 0, L_0x2dd4670;  1 drivers
v0x2c22d20_0 .net *"_s12", 0 0, L_0x2dd4820;  1 drivers
v0x2c22e00_0 .net "in", 7 0, L_0x2dd25b0;  alias, 1 drivers
v0x2c22ed0_0 .net "ors", 1 0, L_0x2dd43d0;  1 drivers
v0x2c22f90_0 .net "out", 0 0, L_0x2dd45b0;  alias, 1 drivers
L_0x2dd37a0 .part L_0x2dd25b0, 0, 4;
L_0x2dd43d0 .concat8 [ 1 1 0 0], L_0x2dd3490, L_0x2dd40c0;
L_0x2dd4510 .part L_0x2dd25b0, 4, 4;
L_0x2dd4670 .part L_0x2dd43d0, 0, 1;
L_0x2dd4820 .part L_0x2dd43d0, 1, 1;
S_0x2c212b0 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x2c210f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2dd2c50/d .functor OR 1, L_0x2dd2d10, L_0x2dd2e70, C4<0>, C4<0>;
L_0x2dd2c50 .delay 1 (30000,30000,30000) L_0x2dd2c50/d;
L_0x2dd30a0/d .functor OR 1, L_0x2dd31b0, L_0x2dd3310, C4<0>, C4<0>;
L_0x2dd30a0 .delay 1 (30000,30000,30000) L_0x2dd30a0/d;
L_0x2dd3490/d .functor OR 1, L_0x2dd3500, L_0x2dd36b0, C4<0>, C4<0>;
L_0x2dd3490 .delay 1 (30000,30000,30000) L_0x2dd3490/d;
v0x2c21500_0 .net *"_s0", 0 0, L_0x2dd2c50;  1 drivers
v0x2c21600_0 .net *"_s10", 0 0, L_0x2dd31b0;  1 drivers
v0x2c216e0_0 .net *"_s12", 0 0, L_0x2dd3310;  1 drivers
v0x2c217a0_0 .net *"_s14", 0 0, L_0x2dd3500;  1 drivers
v0x2c21880_0 .net *"_s16", 0 0, L_0x2dd36b0;  1 drivers
v0x2c219b0_0 .net *"_s3", 0 0, L_0x2dd2d10;  1 drivers
v0x2c21a90_0 .net *"_s5", 0 0, L_0x2dd2e70;  1 drivers
v0x2c21b70_0 .net *"_s6", 0 0, L_0x2dd30a0;  1 drivers
v0x2c21c50_0 .net "in", 3 0, L_0x2dd37a0;  1 drivers
v0x2c21dc0_0 .net "ors", 1 0, L_0x2dd2fb0;  1 drivers
v0x2c21ea0_0 .net "out", 0 0, L_0x2dd3490;  1 drivers
L_0x2dd2d10 .part L_0x2dd37a0, 0, 1;
L_0x2dd2e70 .part L_0x2dd37a0, 1, 1;
L_0x2dd2fb0 .concat8 [ 1 1 0 0], L_0x2dd2c50, L_0x2dd30a0;
L_0x2dd31b0 .part L_0x2dd37a0, 2, 1;
L_0x2dd3310 .part L_0x2dd37a0, 3, 1;
L_0x2dd3500 .part L_0x2dd2fb0, 0, 1;
L_0x2dd36b0 .part L_0x2dd2fb0, 1, 1;
S_0x2c21fc0 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x2c210f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2dd38d0/d .functor OR 1, L_0x2dd3940, L_0x2dd3aa0, C4<0>, C4<0>;
L_0x2dd38d0 .delay 1 (30000,30000,30000) L_0x2dd38d0/d;
L_0x2dd3cd0/d .functor OR 1, L_0x2dd3de0, L_0x2dd3f40, C4<0>, C4<0>;
L_0x2dd3cd0 .delay 1 (30000,30000,30000) L_0x2dd3cd0/d;
L_0x2dd40c0/d .functor OR 1, L_0x2dd4130, L_0x2dd42e0, C4<0>, C4<0>;
L_0x2dd40c0 .delay 1 (30000,30000,30000) L_0x2dd40c0/d;
v0x2c22180_0 .net *"_s0", 0 0, L_0x2dd38d0;  1 drivers
v0x2c22280_0 .net *"_s10", 0 0, L_0x2dd3de0;  1 drivers
v0x2c22360_0 .net *"_s12", 0 0, L_0x2dd3f40;  1 drivers
v0x2c22420_0 .net *"_s14", 0 0, L_0x2dd4130;  1 drivers
v0x2c22500_0 .net *"_s16", 0 0, L_0x2dd42e0;  1 drivers
v0x2c22630_0 .net *"_s3", 0 0, L_0x2dd3940;  1 drivers
v0x2c22710_0 .net *"_s5", 0 0, L_0x2dd3aa0;  1 drivers
v0x2c227f0_0 .net *"_s6", 0 0, L_0x2dd3cd0;  1 drivers
v0x2c228d0_0 .net "in", 3 0, L_0x2dd4510;  1 drivers
v0x2c22a40_0 .net "ors", 1 0, L_0x2dd3be0;  1 drivers
v0x2c22b20_0 .net "out", 0 0, L_0x2dd40c0;  1 drivers
L_0x2dd3940 .part L_0x2dd4510, 0, 1;
L_0x2dd3aa0 .part L_0x2dd4510, 1, 1;
L_0x2dd3be0 .concat8 [ 1 1 0 0], L_0x2dd38d0, L_0x2dd3cd0;
L_0x2dd3de0 .part L_0x2dd4510, 2, 1;
L_0x2dd3f40 .part L_0x2dd4510, 3, 1;
L_0x2dd4130 .part L_0x2dd3be0, 0, 1;
L_0x2dd42e0 .part L_0x2dd3be0, 1, 1;
S_0x2c23430 .scope module, "resMux" "unaryMultiplexor" 4 175, 4 69 0, S_0x2c1c560;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x2c28860_0 .net "ands", 7 0, L_0x2dceb70;  1 drivers
v0x2c28970_0 .net "in", 7 0, L_0x2dccae0;  alias, 1 drivers
v0x2c28a30_0 .net "out", 0 0, L_0x2dd0b70;  alias, 1 drivers
v0x2c28b00_0 .net "sel", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
S_0x2c23680 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x2c23430;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x2c25dc0_0 .net "A", 7 0, L_0x2dccae0;  alias, 1 drivers
v0x2c25ec0_0 .net "B", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
v0x2c25f80_0 .net *"_s0", 0 0, L_0x2dcd360;  1 drivers
v0x2c26040_0 .net *"_s12", 0 0, L_0x2dcdd20;  1 drivers
v0x2c26120_0 .net *"_s16", 0 0, L_0x2dce080;  1 drivers
v0x2c26250_0 .net *"_s20", 0 0, L_0x2dce4b0;  1 drivers
v0x2c26330_0 .net *"_s24", 0 0, L_0x2dce7e0;  1 drivers
v0x2c26410_0 .net *"_s28", 0 0, L_0x2dce770;  1 drivers
v0x2c264f0_0 .net *"_s4", 0 0, L_0x2dcd700;  1 drivers
v0x2c26660_0 .net *"_s8", 0 0, L_0x2dcda10;  1 drivers
v0x2c26740_0 .net "out", 7 0, L_0x2dceb70;  alias, 1 drivers
L_0x2dcd470 .part L_0x2dccae0, 0, 1;
L_0x2dcd660 .part v0x2cdd2e0_0, 0, 1;
L_0x2dcd7c0 .part L_0x2dccae0, 1, 1;
L_0x2dcd920 .part v0x2cdd2e0_0, 1, 1;
L_0x2dcdad0 .part L_0x2dccae0, 2, 1;
L_0x2dcdc30 .part v0x2cdd2e0_0, 2, 1;
L_0x2dcdde0 .part L_0x2dccae0, 3, 1;
L_0x2dcdf40 .part v0x2cdd2e0_0, 3, 1;
L_0x2dce140 .part L_0x2dccae0, 4, 1;
L_0x2dce3b0 .part v0x2cdd2e0_0, 4, 1;
L_0x2dce520 .part L_0x2dccae0, 5, 1;
L_0x2dce680 .part v0x2cdd2e0_0, 5, 1;
L_0x2dce8a0 .part L_0x2dccae0, 6, 1;
L_0x2dcea00 .part v0x2cdd2e0_0, 6, 1;
LS_0x2dceb70_0_0 .concat8 [ 1 1 1 1], L_0x2dcd360, L_0x2dcd700, L_0x2dcda10, L_0x2dcdd20;
LS_0x2dceb70_0_4 .concat8 [ 1 1 1 1], L_0x2dce080, L_0x2dce4b0, L_0x2dce7e0, L_0x2dce770;
L_0x2dceb70 .concat8 [ 4 4 0 0], LS_0x2dceb70_0_0, LS_0x2dceb70_0_4;
L_0x2dcef30 .part L_0x2dccae0, 7, 1;
L_0x2dcf120 .part v0x2cdd2e0_0, 7, 1;
S_0x2c238c0 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x2c23680;
 .timescale -9 -12;
P_0x2c23ad0 .param/l "i" 0 4 54, +C4<00>;
L_0x2dcd360/d .functor AND 1, L_0x2dcd470, L_0x2dcd660, C4<1>, C4<1>;
L_0x2dcd360 .delay 1 (30000,30000,30000) L_0x2dcd360/d;
v0x2c23bb0_0 .net *"_s0", 0 0, L_0x2dcd470;  1 drivers
v0x2c23c90_0 .net *"_s1", 0 0, L_0x2dcd660;  1 drivers
S_0x2c23d70 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x2c23680;
 .timescale -9 -12;
P_0x2c23f80 .param/l "i" 0 4 54, +C4<01>;
L_0x2dcd700/d .functor AND 1, L_0x2dcd7c0, L_0x2dcd920, C4<1>, C4<1>;
L_0x2dcd700 .delay 1 (30000,30000,30000) L_0x2dcd700/d;
v0x2c24040_0 .net *"_s0", 0 0, L_0x2dcd7c0;  1 drivers
v0x2c24120_0 .net *"_s1", 0 0, L_0x2dcd920;  1 drivers
S_0x2c24200 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x2c23680;
 .timescale -9 -12;
P_0x2c24440 .param/l "i" 0 4 54, +C4<010>;
L_0x2dcda10/d .functor AND 1, L_0x2dcdad0, L_0x2dcdc30, C4<1>, C4<1>;
L_0x2dcda10 .delay 1 (30000,30000,30000) L_0x2dcda10/d;
v0x2c244e0_0 .net *"_s0", 0 0, L_0x2dcdad0;  1 drivers
v0x2c245c0_0 .net *"_s1", 0 0, L_0x2dcdc30;  1 drivers
S_0x2c246a0 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x2c23680;
 .timescale -9 -12;
P_0x2c248b0 .param/l "i" 0 4 54, +C4<011>;
L_0x2dcdd20/d .functor AND 1, L_0x2dcdde0, L_0x2dcdf40, C4<1>, C4<1>;
L_0x2dcdd20 .delay 1 (30000,30000,30000) L_0x2dcdd20/d;
v0x2c24970_0 .net *"_s0", 0 0, L_0x2dcdde0;  1 drivers
v0x2c24a50_0 .net *"_s1", 0 0, L_0x2dcdf40;  1 drivers
S_0x2c24b30 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x2c23680;
 .timescale -9 -12;
P_0x2c24d90 .param/l "i" 0 4 54, +C4<0100>;
L_0x2dce080/d .functor AND 1, L_0x2dce140, L_0x2dce3b0, C4<1>, C4<1>;
L_0x2dce080 .delay 1 (30000,30000,30000) L_0x2dce080/d;
v0x2c24e50_0 .net *"_s0", 0 0, L_0x2dce140;  1 drivers
v0x2c24f30_0 .net *"_s1", 0 0, L_0x2dce3b0;  1 drivers
S_0x2c25010 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x2c23680;
 .timescale -9 -12;
P_0x2c25220 .param/l "i" 0 4 54, +C4<0101>;
L_0x2dce4b0/d .functor AND 1, L_0x2dce520, L_0x2dce680, C4<1>, C4<1>;
L_0x2dce4b0 .delay 1 (30000,30000,30000) L_0x2dce4b0/d;
v0x2c252e0_0 .net *"_s0", 0 0, L_0x2dce520;  1 drivers
v0x2c253c0_0 .net *"_s1", 0 0, L_0x2dce680;  1 drivers
S_0x2c254a0 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x2c23680;
 .timescale -9 -12;
P_0x2c256b0 .param/l "i" 0 4 54, +C4<0110>;
L_0x2dce7e0/d .functor AND 1, L_0x2dce8a0, L_0x2dcea00, C4<1>, C4<1>;
L_0x2dce7e0 .delay 1 (30000,30000,30000) L_0x2dce7e0/d;
v0x2c25770_0 .net *"_s0", 0 0, L_0x2dce8a0;  1 drivers
v0x2c25850_0 .net *"_s1", 0 0, L_0x2dcea00;  1 drivers
S_0x2c25930 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x2c23680;
 .timescale -9 -12;
P_0x2c25b40 .param/l "i" 0 4 54, +C4<0111>;
L_0x2dce770/d .functor AND 1, L_0x2dcef30, L_0x2dcf120, C4<1>, C4<1>;
L_0x2dce770 .delay 1 (30000,30000,30000) L_0x2dce770/d;
v0x2c25c00_0 .net *"_s0", 0 0, L_0x2dcef30;  1 drivers
v0x2c25ce0_0 .net *"_s1", 0 0, L_0x2dcf120;  1 drivers
S_0x2c268a0 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x2c23430;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x2dd0b70/d .functor OR 1, L_0x2dd0c30, L_0x2dd0de0, C4<0>, C4<0>;
L_0x2dd0b70 .delay 1 (30000,30000,30000) L_0x2dd0b70/d;
v0x2c283f0_0 .net *"_s10", 0 0, L_0x2dd0c30;  1 drivers
v0x2c284d0_0 .net *"_s12", 0 0, L_0x2dd0de0;  1 drivers
v0x2c285b0_0 .net "in", 7 0, L_0x2dceb70;  alias, 1 drivers
v0x2c28680_0 .net "ors", 1 0, L_0x2dd0990;  1 drivers
v0x2c28740_0 .net "out", 0 0, L_0x2dd0b70;  alias, 1 drivers
L_0x2dcfd60 .part L_0x2dceb70, 0, 4;
L_0x2dd0990 .concat8 [ 1 1 0 0], L_0x2dcfa50, L_0x2dd0680;
L_0x2dd0ad0 .part L_0x2dceb70, 4, 4;
L_0x2dd0c30 .part L_0x2dd0990, 0, 1;
L_0x2dd0de0 .part L_0x2dd0990, 1, 1;
S_0x2c26a60 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x2c268a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2dcf210/d .functor OR 1, L_0x2dcf2d0, L_0x2dcf430, C4<0>, C4<0>;
L_0x2dcf210 .delay 1 (30000,30000,30000) L_0x2dcf210/d;
L_0x2dcf660/d .functor OR 1, L_0x2dcf770, L_0x2dcf8d0, C4<0>, C4<0>;
L_0x2dcf660 .delay 1 (30000,30000,30000) L_0x2dcf660/d;
L_0x2dcfa50/d .functor OR 1, L_0x2dcfac0, L_0x2dcfc70, C4<0>, C4<0>;
L_0x2dcfa50 .delay 1 (30000,30000,30000) L_0x2dcfa50/d;
v0x2c26cb0_0 .net *"_s0", 0 0, L_0x2dcf210;  1 drivers
v0x2c26db0_0 .net *"_s10", 0 0, L_0x2dcf770;  1 drivers
v0x2c26e90_0 .net *"_s12", 0 0, L_0x2dcf8d0;  1 drivers
v0x2c26f50_0 .net *"_s14", 0 0, L_0x2dcfac0;  1 drivers
v0x2c27030_0 .net *"_s16", 0 0, L_0x2dcfc70;  1 drivers
v0x2c27160_0 .net *"_s3", 0 0, L_0x2dcf2d0;  1 drivers
v0x2c27240_0 .net *"_s5", 0 0, L_0x2dcf430;  1 drivers
v0x2c27320_0 .net *"_s6", 0 0, L_0x2dcf660;  1 drivers
v0x2c27400_0 .net "in", 3 0, L_0x2dcfd60;  1 drivers
v0x2c27570_0 .net "ors", 1 0, L_0x2dcf570;  1 drivers
v0x2c27650_0 .net "out", 0 0, L_0x2dcfa50;  1 drivers
L_0x2dcf2d0 .part L_0x2dcfd60, 0, 1;
L_0x2dcf430 .part L_0x2dcfd60, 1, 1;
L_0x2dcf570 .concat8 [ 1 1 0 0], L_0x2dcf210, L_0x2dcf660;
L_0x2dcf770 .part L_0x2dcfd60, 2, 1;
L_0x2dcf8d0 .part L_0x2dcfd60, 3, 1;
L_0x2dcfac0 .part L_0x2dcf570, 0, 1;
L_0x2dcfc70 .part L_0x2dcf570, 1, 1;
S_0x2c27770 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x2c268a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2dcfe90/d .functor OR 1, L_0x2dcff00, L_0x2dd0060, C4<0>, C4<0>;
L_0x2dcfe90 .delay 1 (30000,30000,30000) L_0x2dcfe90/d;
L_0x2dd0290/d .functor OR 1, L_0x2dd03a0, L_0x2dd0500, C4<0>, C4<0>;
L_0x2dd0290 .delay 1 (30000,30000,30000) L_0x2dd0290/d;
L_0x2dd0680/d .functor OR 1, L_0x2dd06f0, L_0x2dd08a0, C4<0>, C4<0>;
L_0x2dd0680 .delay 1 (30000,30000,30000) L_0x2dd0680/d;
v0x2c27930_0 .net *"_s0", 0 0, L_0x2dcfe90;  1 drivers
v0x2c27a30_0 .net *"_s10", 0 0, L_0x2dd03a0;  1 drivers
v0x2c27b10_0 .net *"_s12", 0 0, L_0x2dd0500;  1 drivers
v0x2c27bd0_0 .net *"_s14", 0 0, L_0x2dd06f0;  1 drivers
v0x2c27cb0_0 .net *"_s16", 0 0, L_0x2dd08a0;  1 drivers
v0x2c27de0_0 .net *"_s3", 0 0, L_0x2dcff00;  1 drivers
v0x2c27ec0_0 .net *"_s5", 0 0, L_0x2dd0060;  1 drivers
v0x2c27fa0_0 .net *"_s6", 0 0, L_0x2dd0290;  1 drivers
v0x2c28080_0 .net "in", 3 0, L_0x2dd0ad0;  1 drivers
v0x2c281f0_0 .net "ors", 1 0, L_0x2dd01a0;  1 drivers
v0x2c282d0_0 .net "out", 0 0, L_0x2dd0680;  1 drivers
L_0x2dcff00 .part L_0x2dd0ad0, 0, 1;
L_0x2dd0060 .part L_0x2dd0ad0, 1, 1;
L_0x2dd01a0 .concat8 [ 1 1 0 0], L_0x2dcfe90, L_0x2dd0290;
L_0x2dd03a0 .part L_0x2dd0ad0, 2, 1;
L_0x2dd0500 .part L_0x2dd0ad0, 3, 1;
L_0x2dd06f0 .part L_0x2dd01a0, 0, 1;
L_0x2dd08a0 .part L_0x2dd01a0, 1, 1;
S_0x2c28be0 .scope module, "sltGate" "slt" 4 164, 4 101 0, S_0x2c1c560;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x2dcb920/d .functor XNOR 1, L_0x2dd4a10, L_0x2dd4b70, C4<0>, C4<0>;
L_0x2dcb920 .delay 1 (20000,20000,20000) L_0x2dcb920/d;
L_0x2dcbaa0/d .functor AND 1, L_0x2dd4a10, L_0x2dca610, C4<1>, C4<1>;
L_0x2dcbaa0 .delay 1 (30000,30000,30000) L_0x2dcbaa0/d;
L_0x2dcbc00/d .functor AND 1, L_0x2dcb920, L_0x2dca3f0, C4<1>, C4<1>;
L_0x2dcbc00 .delay 1 (30000,30000,30000) L_0x2dcbc00/d;
L_0x2dcbd10/d .functor OR 1, L_0x2dcbc00, L_0x2dcbaa0, C4<0>, C4<0>;
L_0x2dcbd10 .delay 1 (30000,30000,30000) L_0x2dcbd10/d;
v0x2c28e90_0 .net "a", 0 0, L_0x2dd4a10;  alias, 1 drivers
v0x2c28f80_0 .net "a_", 0 0, L_0x2dbdb60;  alias, 1 drivers
v0x2c29040_0 .net "b", 0 0, L_0x2dd4b70;  alias, 1 drivers
v0x2c29130_0 .net "b_", 0 0, L_0x2dca610;  alias, 1 drivers
v0x2c291d0_0 .net "carryin", 0 0, L_0x2dca3f0;  alias, 1 drivers
v0x2c29310_0 .net "eq", 0 0, L_0x2dcb920;  1 drivers
v0x2c293d0_0 .net "lt", 0 0, L_0x2dcbaa0;  1 drivers
v0x2c29490_0 .net "out", 0 0, L_0x2dcbd10;  1 drivers
v0x2c29550_0 .net "w0", 0 0, L_0x2dcbc00;  1 drivers
S_0x2c297a0 .scope module, "sub" "fullAdder" 4 158, 4 85 0, S_0x2c1c560;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x2dcb500/d .functor OR 1, L_0x2dcb000, L_0x2c2aa00, C4<0>, C4<0>;
L_0x2dcb500 .delay 1 (30000,30000,30000) L_0x2dcb500/d;
v0x2c2a590_0 .net "a", 0 0, L_0x2dd4a10;  alias, 1 drivers
v0x2c2a6e0_0 .net "b", 0 0, L_0x2dca610;  alias, 1 drivers
v0x2c2a7a0_0 .net "c1", 0 0, L_0x2dcb000;  1 drivers
v0x2c2a840_0 .net "c2", 0 0, L_0x2c2aa00;  1 drivers
v0x2c2a910_0 .net "carryin", 0 0, L_0x2dca3f0;  alias, 1 drivers
v0x2c2aa90_0 .net "carryout", 0 0, L_0x2dcb500;  1 drivers
v0x2c2ab30_0 .net "s1", 0 0, L_0x2dcaf40;  1 drivers
v0x2c2abd0_0 .net "sum", 0 0, L_0x2dcb160;  1 drivers
S_0x2c299f0 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x2c297a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2dcaf40/d .functor XOR 1, L_0x2dd4a10, L_0x2dca610, C4<0>, C4<0>;
L_0x2dcaf40 .delay 1 (30000,30000,30000) L_0x2dcaf40/d;
L_0x2dcb000/d .functor AND 1, L_0x2dd4a10, L_0x2dca610, C4<1>, C4<1>;
L_0x2dcb000 .delay 1 (30000,30000,30000) L_0x2dcb000/d;
v0x2c29c50_0 .net "a", 0 0, L_0x2dd4a10;  alias, 1 drivers
v0x2c29d10_0 .net "b", 0 0, L_0x2dca610;  alias, 1 drivers
v0x2c29dd0_0 .net "carryout", 0 0, L_0x2dcb000;  alias, 1 drivers
v0x2c29e70_0 .net "sum", 0 0, L_0x2dcaf40;  alias, 1 drivers
S_0x2c29fa0 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x2c297a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2dcb160/d .functor XOR 1, L_0x2dcaf40, L_0x2dca3f0, C4<0>, C4<0>;
L_0x2dcb160 .delay 1 (30000,30000,30000) L_0x2dcb160/d;
L_0x2c2aa00/d .functor AND 1, L_0x2dcaf40, L_0x2dca3f0, C4<1>, C4<1>;
L_0x2c2aa00 .delay 1 (30000,30000,30000) L_0x2c2aa00/d;
v0x2c2a200_0 .net "a", 0 0, L_0x2dcaf40;  alias, 1 drivers
v0x2c2a2d0_0 .net "b", 0 0, L_0x2dca3f0;  alias, 1 drivers
v0x2c2a370_0 .net "carryout", 0 0, L_0x2c2aa00;  alias, 1 drivers
v0x2c2a440_0 .net "sum", 0 0, L_0x2dcb160;  alias, 1 drivers
S_0x2c2cc60 .scope generate, "genblk2" "genblk2" 3 49, 3 49 0, S_0x2c1c290;
 .timescale -9 -12;
L_0x2ac6110bb988 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110bb9d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2dcaac0/d .functor OR 1, L_0x2ac6110bb988, L_0x2ac6110bb9d0, C4<0>, C4<0>;
L_0x2dcaac0 .delay 1 (30000,30000,30000) L_0x2dcaac0/d;
v0x2c2ce50_0 .net/2u *"_s0", 0 0, L_0x2ac6110bb988;  1 drivers
v0x2c2cf30_0 .net/2u *"_s2", 0 0, L_0x2ac6110bb9d0;  1 drivers
S_0x2c2d010 .scope generate, "alu_slices[23]" "alu_slices[23]" 3 39, 3 39 0, S_0x26b20c0;
 .timescale -9 -12;
P_0x2c2d220 .param/l "i" 0 3 39, +C4<010111>;
S_0x2c2d2e0 .scope module, "alu1_inst" "alu1" 3 40, 4 142 0, S_0x2c2d010;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x2dca580/d .functor NOT 1, L_0x2ddf240, C4<0>, C4<0>, C4<0>;
L_0x2dca580 .delay 1 (10000,10000,10000) L_0x2dca580/d;
L_0x2dd4ee0/d .functor NOT 1, L_0x2dd4c10, C4<0>, C4<0>, C4<0>;
L_0x2dd4ee0 .delay 1 (10000,10000,10000) L_0x2dd4ee0/d;
L_0x2dd5e90/d .functor XOR 1, L_0x2ddf240, L_0x2dd4c10, C4<0>, C4<0>;
L_0x2dd5e90 .delay 1 (30000,30000,30000) L_0x2dd5e90/d;
L_0x2ac6110bba18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110bba60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2dd5f50/d .functor OR 1, L_0x2ac6110bba18, L_0x2ac6110bba60, C4<0>, C4<0>;
L_0x2dd5f50 .delay 1 (30000,30000,30000) L_0x2dd5f50/d;
L_0x2ac6110bbaa8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110bbaf0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2dd66f0/d .functor OR 1, L_0x2ac6110bbaa8, L_0x2ac6110bbaf0, C4<0>, C4<0>;
L_0x2dd66f0 .delay 1 (30000,30000,30000) L_0x2dd66f0/d;
L_0x2dd68f0/d .functor AND 1, L_0x2ddf240, L_0x2dd4c10, C4<1>, C4<1>;
L_0x2dd68f0 .delay 1 (30000,30000,30000) L_0x2dd68f0/d;
L_0x2ac6110bbb38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110bbb80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2dd69b0/d .functor OR 1, L_0x2ac6110bbb38, L_0x2ac6110bbb80, C4<0>, C4<0>;
L_0x2dd69b0 .delay 1 (30000,30000,30000) L_0x2dd69b0/d;
L_0x2dd6bb0/d .functor NAND 1, L_0x2ddf240, L_0x2dd4c10, C4<1>, C4<1>;
L_0x2dd6bb0 .delay 1 (20000,20000,20000) L_0x2dd6bb0/d;
L_0x2ac6110bbbc8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110bbc10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2dd6cc0/d .functor OR 1, L_0x2ac6110bbbc8, L_0x2ac6110bbc10, C4<0>, C4<0>;
L_0x2dd6cc0 .delay 1 (30000,30000,30000) L_0x2dd6cc0/d;
L_0x2dd6e70/d .functor NOR 1, L_0x2ddf240, L_0x2dd4c10, C4<0>, C4<0>;
L_0x2dd6e70 .delay 1 (20000,20000,20000) L_0x2dd6e70/d;
L_0x2ac6110bbc58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110bbca0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2dd7140/d .functor OR 1, L_0x2ac6110bbc58, L_0x2ac6110bbca0, C4<0>, C4<0>;
L_0x2dd7140 .delay 1 (30000,30000,30000) L_0x2dd7140/d;
L_0x2dd7540/d .functor OR 1, L_0x2ddf240, L_0x2dd4c10, C4<0>, C4<0>;
L_0x2dd7540 .delay 1 (30000,30000,30000) L_0x2dd7540/d;
L_0x2ac6110bbce8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110bbd30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2dd79e0/d .functor OR 1, L_0x2ac6110bbce8, L_0x2ac6110bbd30, C4<0>, C4<0>;
L_0x2dd79e0 .delay 1 (30000,30000,30000) L_0x2dd79e0/d;
L_0x2ddf140/d .functor NOT 1, L_0x2ddb3a0, C4<0>, C4<0>, C4<0>;
L_0x2ddf140 .delay 1 (10000,10000,10000) L_0x2ddf140/d;
v0x2c3ba10_0 .net "A", 0 0, L_0x2ddf240;  1 drivers
v0x2c3bad0_0 .net "A_", 0 0, L_0x2dca580;  1 drivers
v0x2c3bb90_0 .net "B", 0 0, L_0x2dd4c10;  1 drivers
v0x2c3bc60_0 .net "B_", 0 0, L_0x2dd4ee0;  1 drivers
v0x2c3bd00_0 .net *"_s11", 0 0, L_0x2dd5f50;  1 drivers
v0x2c3bdf0_0 .net/2s *"_s13", 0 0, L_0x2ac6110bba18;  1 drivers
v0x2c3beb0_0 .net/2s *"_s15", 0 0, L_0x2ac6110bba60;  1 drivers
v0x2c3bf90_0 .net *"_s19", 0 0, L_0x2dd66f0;  1 drivers
v0x2c3c070_0 .net/2s *"_s21", 0 0, L_0x2ac6110bbaa8;  1 drivers
v0x2c3c1e0_0 .net/2s *"_s23", 0 0, L_0x2ac6110bbaf0;  1 drivers
v0x2c3c2c0_0 .net *"_s25", 0 0, L_0x2dd68f0;  1 drivers
v0x2c3c3a0_0 .net *"_s28", 0 0, L_0x2dd69b0;  1 drivers
v0x2c3c480_0 .net/2s *"_s30", 0 0, L_0x2ac6110bbb38;  1 drivers
v0x2c3c560_0 .net/2s *"_s32", 0 0, L_0x2ac6110bbb80;  1 drivers
v0x2c3c640_0 .net *"_s34", 0 0, L_0x2dd6bb0;  1 drivers
v0x2c3c720_0 .net *"_s37", 0 0, L_0x2dd6cc0;  1 drivers
v0x2c3c800_0 .net/2s *"_s39", 0 0, L_0x2ac6110bbbc8;  1 drivers
v0x2c3c9b0_0 .net/2s *"_s41", 0 0, L_0x2ac6110bbc10;  1 drivers
v0x2c3ca50_0 .net *"_s43", 0 0, L_0x2dd6e70;  1 drivers
v0x2c3cb30_0 .net *"_s46", 0 0, L_0x2dd7140;  1 drivers
v0x2c3cc10_0 .net/2s *"_s48", 0 0, L_0x2ac6110bbc58;  1 drivers
v0x2c3ccf0_0 .net/2s *"_s50", 0 0, L_0x2ac6110bbca0;  1 drivers
v0x2c3cdd0_0 .net *"_s52", 0 0, L_0x2dd7540;  1 drivers
v0x2c3ceb0_0 .net *"_s56", 0 0, L_0x2dd79e0;  1 drivers
v0x2c3cf90_0 .net/2s *"_s59", 0 0, L_0x2ac6110bbce8;  1 drivers
v0x2c3d070_0 .net/2s *"_s61", 0 0, L_0x2ac6110bbd30;  1 drivers
v0x2c3d150_0 .net *"_s8", 0 0, L_0x2dd5e90;  1 drivers
v0x2c3d230_0 .net "carryin", 0 0, L_0x2dd4cb0;  1 drivers
v0x2c3d2d0_0 .net "carryout", 0 0, L_0x2ddede0;  1 drivers
v0x2c3d370_0 .net "carryouts", 7 0, L_0x2dd7650;  1 drivers
v0x2c3d480_0 .net "command", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
v0x2c3d540_0 .net "result", 0 0, L_0x2ddb3a0;  1 drivers
v0x2c3d630_0 .net "results", 7 0, L_0x2dd7310;  1 drivers
v0x2c3c910_0 .net "zero", 0 0, L_0x2ddf140;  1 drivers
LS_0x2dd7310_0_0 .concat8 [ 1 1 1 1], L_0x2dd53b0, L_0x2dd59e0, L_0x2dd5e90, L_0x2dd66f0;
LS_0x2dd7310_0_4 .concat8 [ 1 1 1 1], L_0x2dd68f0, L_0x2dd6bb0, L_0x2dd6e70, L_0x2dd7540;
L_0x2dd7310 .concat8 [ 4 4 0 0], LS_0x2dd7310_0_0, LS_0x2dd7310_0_4;
LS_0x2dd7650_0_0 .concat8 [ 1 1 1 1], L_0x2dd5660, L_0x2dd5d30, L_0x2dd5f50, L_0x2dd6540;
LS_0x2dd7650_0_4 .concat8 [ 1 1 1 1], L_0x2dd69b0, L_0x2dd6cc0, L_0x2dd7140, L_0x2dd79e0;
L_0x2dd7650 .concat8 [ 4 4 0 0], LS_0x2dd7650_0_0, LS_0x2dd7650_0_4;
S_0x2c2d560 .scope module, "adder" "fullAdder" 4 157, 4 85 0, S_0x2c2d2e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x2dd5660/d .functor OR 1, L_0x2dd5140, L_0x2dd5500, C4<0>, C4<0>;
L_0x2dd5660 .delay 1 (30000,30000,30000) L_0x2dd5660/d;
v0x2c2e390_0 .net "a", 0 0, L_0x2ddf240;  alias, 1 drivers
v0x2c2e450_0 .net "b", 0 0, L_0x2dd4c10;  alias, 1 drivers
v0x2c2e520_0 .net "c1", 0 0, L_0x2dd5140;  1 drivers
v0x2c2e620_0 .net "c2", 0 0, L_0x2dd5500;  1 drivers
v0x2c2e6f0_0 .net "carryin", 0 0, L_0x2dd4cb0;  alias, 1 drivers
v0x2c2e7e0_0 .net "carryout", 0 0, L_0x2dd5660;  1 drivers
v0x2c2e880_0 .net "s1", 0 0, L_0x2dd50d0;  1 drivers
v0x2c2e970_0 .net "sum", 0 0, L_0x2dd53b0;  1 drivers
S_0x2c2d7d0 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x2c2d560;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2dd50d0/d .functor XOR 1, L_0x2ddf240, L_0x2dd4c10, C4<0>, C4<0>;
L_0x2dd50d0 .delay 1 (30000,30000,30000) L_0x2dd50d0/d;
L_0x2dd5140/d .functor AND 1, L_0x2ddf240, L_0x2dd4c10, C4<1>, C4<1>;
L_0x2dd5140 .delay 1 (30000,30000,30000) L_0x2dd5140/d;
v0x2c2da30_0 .net "a", 0 0, L_0x2ddf240;  alias, 1 drivers
v0x2c2db10_0 .net "b", 0 0, L_0x2dd4c10;  alias, 1 drivers
v0x2c2dbd0_0 .net "carryout", 0 0, L_0x2dd5140;  alias, 1 drivers
v0x2c2dc70_0 .net "sum", 0 0, L_0x2dd50d0;  alias, 1 drivers
S_0x2c2ddb0 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x2c2d560;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2dd53b0/d .functor XOR 1, L_0x2dd50d0, L_0x2dd4cb0, C4<0>, C4<0>;
L_0x2dd53b0 .delay 1 (30000,30000,30000) L_0x2dd53b0/d;
L_0x2dd5500/d .functor AND 1, L_0x2dd50d0, L_0x2dd4cb0, C4<1>, C4<1>;
L_0x2dd5500 .delay 1 (30000,30000,30000) L_0x2dd5500/d;
v0x2c2e010_0 .net "a", 0 0, L_0x2dd50d0;  alias, 1 drivers
v0x2c2e0b0_0 .net "b", 0 0, L_0x2dd4cb0;  alias, 1 drivers
v0x2c2e150_0 .net "carryout", 0 0, L_0x2dd5500;  alias, 1 drivers
v0x2c2e220_0 .net "sum", 0 0, L_0x2dd53b0;  alias, 1 drivers
S_0x2c2ea40 .scope module, "cMux" "unaryMultiplexor" 4 176, 4 69 0, S_0x2c2d2e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x2c33e30_0 .net "ands", 7 0, L_0x2ddcde0;  1 drivers
v0x2c33f40_0 .net "in", 7 0, L_0x2dd7650;  alias, 1 drivers
v0x2c34000_0 .net "out", 0 0, L_0x2ddede0;  alias, 1 drivers
v0x2c340d0_0 .net "sel", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
S_0x2c2ec60 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x2c2ea40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x2c31390_0 .net "A", 7 0, L_0x2dd7650;  alias, 1 drivers
v0x2c31490_0 .net "B", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
v0x2c31550_0 .net *"_s0", 0 0, L_0x2ddb700;  1 drivers
v0x2c31610_0 .net *"_s12", 0 0, L_0x2ddc070;  1 drivers
v0x2c316f0_0 .net *"_s16", 0 0, L_0x2ddc3d0;  1 drivers
v0x2c31820_0 .net *"_s20", 0 0, L_0x2ddc7a0;  1 drivers
v0x2c31900_0 .net *"_s24", 0 0, L_0x2ddcad0;  1 drivers
v0x2c319e0_0 .net *"_s28", 0 0, L_0x2ddca60;  1 drivers
v0x2c31ac0_0 .net *"_s4", 0 0, L_0x2ddba50;  1 drivers
v0x2c31c30_0 .net *"_s8", 0 0, L_0x2ddbd60;  1 drivers
v0x2c31d10_0 .net "out", 7 0, L_0x2ddcde0;  alias, 1 drivers
L_0x2ddb7c0 .part L_0x2dd7650, 0, 1;
L_0x2ddb9b0 .part v0x2cdd2e0_0, 0, 1;
L_0x2ddbb10 .part L_0x2dd7650, 1, 1;
L_0x2ddbc70 .part v0x2cdd2e0_0, 1, 1;
L_0x2ddbe20 .part L_0x2dd7650, 2, 1;
L_0x2ddbf80 .part v0x2cdd2e0_0, 2, 1;
L_0x2ddc130 .part L_0x2dd7650, 3, 1;
L_0x2ddc290 .part v0x2cdd2e0_0, 3, 1;
L_0x2ddc490 .part L_0x2dd7650, 4, 1;
L_0x2ddc700 .part v0x2cdd2e0_0, 4, 1;
L_0x2ddc810 .part L_0x2dd7650, 5, 1;
L_0x2ddc970 .part v0x2cdd2e0_0, 5, 1;
L_0x2ddcb90 .part L_0x2dd7650, 6, 1;
L_0x2ddccf0 .part v0x2cdd2e0_0, 6, 1;
LS_0x2ddcde0_0_0 .concat8 [ 1 1 1 1], L_0x2ddb700, L_0x2ddba50, L_0x2ddbd60, L_0x2ddc070;
LS_0x2ddcde0_0_4 .concat8 [ 1 1 1 1], L_0x2ddc3d0, L_0x2ddc7a0, L_0x2ddcad0, L_0x2ddca60;
L_0x2ddcde0 .concat8 [ 4 4 0 0], LS_0x2ddcde0_0_0, LS_0x2ddcde0_0_4;
L_0x2ddd1a0 .part L_0x2dd7650, 7, 1;
L_0x2ddd390 .part v0x2cdd2e0_0, 7, 1;
S_0x2c2eec0 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x2c2ec60;
 .timescale -9 -12;
P_0x2c2f0d0 .param/l "i" 0 4 54, +C4<00>;
L_0x2ddb700/d .functor AND 1, L_0x2ddb7c0, L_0x2ddb9b0, C4<1>, C4<1>;
L_0x2ddb700 .delay 1 (30000,30000,30000) L_0x2ddb700/d;
v0x2c2f1b0_0 .net *"_s0", 0 0, L_0x2ddb7c0;  1 drivers
v0x2c2f290_0 .net *"_s1", 0 0, L_0x2ddb9b0;  1 drivers
S_0x2c2f370 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x2c2ec60;
 .timescale -9 -12;
P_0x2c2f580 .param/l "i" 0 4 54, +C4<01>;
L_0x2ddba50/d .functor AND 1, L_0x2ddbb10, L_0x2ddbc70, C4<1>, C4<1>;
L_0x2ddba50 .delay 1 (30000,30000,30000) L_0x2ddba50/d;
v0x2c2f640_0 .net *"_s0", 0 0, L_0x2ddbb10;  1 drivers
v0x2c2f720_0 .net *"_s1", 0 0, L_0x2ddbc70;  1 drivers
S_0x2c2f800 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x2c2ec60;
 .timescale -9 -12;
P_0x2c2fa10 .param/l "i" 0 4 54, +C4<010>;
L_0x2ddbd60/d .functor AND 1, L_0x2ddbe20, L_0x2ddbf80, C4<1>, C4<1>;
L_0x2ddbd60 .delay 1 (30000,30000,30000) L_0x2ddbd60/d;
v0x2c2fab0_0 .net *"_s0", 0 0, L_0x2ddbe20;  1 drivers
v0x2c2fb90_0 .net *"_s1", 0 0, L_0x2ddbf80;  1 drivers
S_0x2c2fc70 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x2c2ec60;
 .timescale -9 -12;
P_0x2c2fe80 .param/l "i" 0 4 54, +C4<011>;
L_0x2ddc070/d .functor AND 1, L_0x2ddc130, L_0x2ddc290, C4<1>, C4<1>;
L_0x2ddc070 .delay 1 (30000,30000,30000) L_0x2ddc070/d;
v0x2c2ff40_0 .net *"_s0", 0 0, L_0x2ddc130;  1 drivers
v0x2c30020_0 .net *"_s1", 0 0, L_0x2ddc290;  1 drivers
S_0x2c30100 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x2c2ec60;
 .timescale -9 -12;
P_0x2c30360 .param/l "i" 0 4 54, +C4<0100>;
L_0x2ddc3d0/d .functor AND 1, L_0x2ddc490, L_0x2ddc700, C4<1>, C4<1>;
L_0x2ddc3d0 .delay 1 (30000,30000,30000) L_0x2ddc3d0/d;
v0x2c30420_0 .net *"_s0", 0 0, L_0x2ddc490;  1 drivers
v0x2c30500_0 .net *"_s1", 0 0, L_0x2ddc700;  1 drivers
S_0x2c305e0 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x2c2ec60;
 .timescale -9 -12;
P_0x2c307f0 .param/l "i" 0 4 54, +C4<0101>;
L_0x2ddc7a0/d .functor AND 1, L_0x2ddc810, L_0x2ddc970, C4<1>, C4<1>;
L_0x2ddc7a0 .delay 1 (30000,30000,30000) L_0x2ddc7a0/d;
v0x2c308b0_0 .net *"_s0", 0 0, L_0x2ddc810;  1 drivers
v0x2c30990_0 .net *"_s1", 0 0, L_0x2ddc970;  1 drivers
S_0x2c30a70 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x2c2ec60;
 .timescale -9 -12;
P_0x2c30c80 .param/l "i" 0 4 54, +C4<0110>;
L_0x2ddcad0/d .functor AND 1, L_0x2ddcb90, L_0x2ddccf0, C4<1>, C4<1>;
L_0x2ddcad0 .delay 1 (30000,30000,30000) L_0x2ddcad0/d;
v0x2c30d40_0 .net *"_s0", 0 0, L_0x2ddcb90;  1 drivers
v0x2c30e20_0 .net *"_s1", 0 0, L_0x2ddccf0;  1 drivers
S_0x2c30f00 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x2c2ec60;
 .timescale -9 -12;
P_0x2c31110 .param/l "i" 0 4 54, +C4<0111>;
L_0x2ddca60/d .functor AND 1, L_0x2ddd1a0, L_0x2ddd390, C4<1>, C4<1>;
L_0x2ddca60 .delay 1 (30000,30000,30000) L_0x2ddca60/d;
v0x2c311d0_0 .net *"_s0", 0 0, L_0x2ddd1a0;  1 drivers
v0x2c312b0_0 .net *"_s1", 0 0, L_0x2ddd390;  1 drivers
S_0x2c31e70 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x2c2ea40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x2ddede0/d .functor OR 1, L_0x2ddeea0, L_0x2ddf050, C4<0>, C4<0>;
L_0x2ddede0 .delay 1 (30000,30000,30000) L_0x2ddede0/d;
v0x2c339c0_0 .net *"_s10", 0 0, L_0x2ddeea0;  1 drivers
v0x2c33aa0_0 .net *"_s12", 0 0, L_0x2ddf050;  1 drivers
v0x2c33b80_0 .net "in", 7 0, L_0x2ddcde0;  alias, 1 drivers
v0x2c33c50_0 .net "ors", 1 0, L_0x2ddec00;  1 drivers
v0x2c33d10_0 .net "out", 0 0, L_0x2ddede0;  alias, 1 drivers
L_0x2dddfd0 .part L_0x2ddcde0, 0, 4;
L_0x2ddec00 .concat8 [ 1 1 0 0], L_0x2dddcc0, L_0x2dde8f0;
L_0x2dded40 .part L_0x2ddcde0, 4, 4;
L_0x2ddeea0 .part L_0x2ddec00, 0, 1;
L_0x2ddf050 .part L_0x2ddec00, 1, 1;
S_0x2c32030 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x2c31e70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2ddd480/d .functor OR 1, L_0x2ddd540, L_0x2ddd6a0, C4<0>, C4<0>;
L_0x2ddd480 .delay 1 (30000,30000,30000) L_0x2ddd480/d;
L_0x2ddd8d0/d .functor OR 1, L_0x2ddd9e0, L_0x2dddb40, C4<0>, C4<0>;
L_0x2ddd8d0 .delay 1 (30000,30000,30000) L_0x2ddd8d0/d;
L_0x2dddcc0/d .functor OR 1, L_0x2dddd30, L_0x2dddee0, C4<0>, C4<0>;
L_0x2dddcc0 .delay 1 (30000,30000,30000) L_0x2dddcc0/d;
v0x2c32280_0 .net *"_s0", 0 0, L_0x2ddd480;  1 drivers
v0x2c32380_0 .net *"_s10", 0 0, L_0x2ddd9e0;  1 drivers
v0x2c32460_0 .net *"_s12", 0 0, L_0x2dddb40;  1 drivers
v0x2c32520_0 .net *"_s14", 0 0, L_0x2dddd30;  1 drivers
v0x2c32600_0 .net *"_s16", 0 0, L_0x2dddee0;  1 drivers
v0x2c32730_0 .net *"_s3", 0 0, L_0x2ddd540;  1 drivers
v0x2c32810_0 .net *"_s5", 0 0, L_0x2ddd6a0;  1 drivers
v0x2c328f0_0 .net *"_s6", 0 0, L_0x2ddd8d0;  1 drivers
v0x2c329d0_0 .net "in", 3 0, L_0x2dddfd0;  1 drivers
v0x2c32b40_0 .net "ors", 1 0, L_0x2ddd7e0;  1 drivers
v0x2c32c20_0 .net "out", 0 0, L_0x2dddcc0;  1 drivers
L_0x2ddd540 .part L_0x2dddfd0, 0, 1;
L_0x2ddd6a0 .part L_0x2dddfd0, 1, 1;
L_0x2ddd7e0 .concat8 [ 1 1 0 0], L_0x2ddd480, L_0x2ddd8d0;
L_0x2ddd9e0 .part L_0x2dddfd0, 2, 1;
L_0x2dddb40 .part L_0x2dddfd0, 3, 1;
L_0x2dddd30 .part L_0x2ddd7e0, 0, 1;
L_0x2dddee0 .part L_0x2ddd7e0, 1, 1;
S_0x2c32d40 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x2c31e70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2dde100/d .functor OR 1, L_0x2dde170, L_0x2dde2d0, C4<0>, C4<0>;
L_0x2dde100 .delay 1 (30000,30000,30000) L_0x2dde100/d;
L_0x2dde500/d .functor OR 1, L_0x2dde610, L_0x2dde770, C4<0>, C4<0>;
L_0x2dde500 .delay 1 (30000,30000,30000) L_0x2dde500/d;
L_0x2dde8f0/d .functor OR 1, L_0x2dde960, L_0x2ddeb10, C4<0>, C4<0>;
L_0x2dde8f0 .delay 1 (30000,30000,30000) L_0x2dde8f0/d;
v0x2c32f00_0 .net *"_s0", 0 0, L_0x2dde100;  1 drivers
v0x2c33000_0 .net *"_s10", 0 0, L_0x2dde610;  1 drivers
v0x2c330e0_0 .net *"_s12", 0 0, L_0x2dde770;  1 drivers
v0x2c331a0_0 .net *"_s14", 0 0, L_0x2dde960;  1 drivers
v0x2c33280_0 .net *"_s16", 0 0, L_0x2ddeb10;  1 drivers
v0x2c333b0_0 .net *"_s3", 0 0, L_0x2dde170;  1 drivers
v0x2c33490_0 .net *"_s5", 0 0, L_0x2dde2d0;  1 drivers
v0x2c33570_0 .net *"_s6", 0 0, L_0x2dde500;  1 drivers
v0x2c33650_0 .net "in", 3 0, L_0x2dded40;  1 drivers
v0x2c337c0_0 .net "ors", 1 0, L_0x2dde410;  1 drivers
v0x2c338a0_0 .net "out", 0 0, L_0x2dde8f0;  1 drivers
L_0x2dde170 .part L_0x2dded40, 0, 1;
L_0x2dde2d0 .part L_0x2dded40, 1, 1;
L_0x2dde410 .concat8 [ 1 1 0 0], L_0x2dde100, L_0x2dde500;
L_0x2dde610 .part L_0x2dded40, 2, 1;
L_0x2dde770 .part L_0x2dded40, 3, 1;
L_0x2dde960 .part L_0x2dde410, 0, 1;
L_0x2ddeb10 .part L_0x2dde410, 1, 1;
S_0x2c341b0 .scope module, "resMux" "unaryMultiplexor" 4 175, 4 69 0, S_0x2c2d2e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x2c395e0_0 .net "ands", 7 0, L_0x2dd93a0;  1 drivers
v0x2c396f0_0 .net "in", 7 0, L_0x2dd7310;  alias, 1 drivers
v0x2c397b0_0 .net "out", 0 0, L_0x2ddb3a0;  alias, 1 drivers
v0x2c39880_0 .net "sel", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
S_0x2c34400 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x2c341b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x2c36b40_0 .net "A", 7 0, L_0x2dd7310;  alias, 1 drivers
v0x2c36c40_0 .net "B", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
v0x2c36d00_0 .net *"_s0", 0 0, L_0x2dd7b90;  1 drivers
v0x2c36dc0_0 .net *"_s12", 0 0, L_0x2dd8550;  1 drivers
v0x2c36ea0_0 .net *"_s16", 0 0, L_0x2dd88b0;  1 drivers
v0x2c36fd0_0 .net *"_s20", 0 0, L_0x2dd8ce0;  1 drivers
v0x2c370b0_0 .net *"_s24", 0 0, L_0x2dd9010;  1 drivers
v0x2c37190_0 .net *"_s28", 0 0, L_0x2dd8fa0;  1 drivers
v0x2c37270_0 .net *"_s4", 0 0, L_0x2dd7f30;  1 drivers
v0x2c373e0_0 .net *"_s8", 0 0, L_0x2dd8240;  1 drivers
v0x2c374c0_0 .net "out", 7 0, L_0x2dd93a0;  alias, 1 drivers
L_0x2dd7ca0 .part L_0x2dd7310, 0, 1;
L_0x2dd7e90 .part v0x2cdd2e0_0, 0, 1;
L_0x2dd7ff0 .part L_0x2dd7310, 1, 1;
L_0x2dd8150 .part v0x2cdd2e0_0, 1, 1;
L_0x2dd8300 .part L_0x2dd7310, 2, 1;
L_0x2dd8460 .part v0x2cdd2e0_0, 2, 1;
L_0x2dd8610 .part L_0x2dd7310, 3, 1;
L_0x2dd8770 .part v0x2cdd2e0_0, 3, 1;
L_0x2dd8970 .part L_0x2dd7310, 4, 1;
L_0x2dd8be0 .part v0x2cdd2e0_0, 4, 1;
L_0x2dd8d50 .part L_0x2dd7310, 5, 1;
L_0x2dd8eb0 .part v0x2cdd2e0_0, 5, 1;
L_0x2dd90d0 .part L_0x2dd7310, 6, 1;
L_0x2dd9230 .part v0x2cdd2e0_0, 6, 1;
LS_0x2dd93a0_0_0 .concat8 [ 1 1 1 1], L_0x2dd7b90, L_0x2dd7f30, L_0x2dd8240, L_0x2dd8550;
LS_0x2dd93a0_0_4 .concat8 [ 1 1 1 1], L_0x2dd88b0, L_0x2dd8ce0, L_0x2dd9010, L_0x2dd8fa0;
L_0x2dd93a0 .concat8 [ 4 4 0 0], LS_0x2dd93a0_0_0, LS_0x2dd93a0_0_4;
L_0x2dd9760 .part L_0x2dd7310, 7, 1;
L_0x2dd9950 .part v0x2cdd2e0_0, 7, 1;
S_0x2c34640 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x2c34400;
 .timescale -9 -12;
P_0x2c34850 .param/l "i" 0 4 54, +C4<00>;
L_0x2dd7b90/d .functor AND 1, L_0x2dd7ca0, L_0x2dd7e90, C4<1>, C4<1>;
L_0x2dd7b90 .delay 1 (30000,30000,30000) L_0x2dd7b90/d;
v0x2c34930_0 .net *"_s0", 0 0, L_0x2dd7ca0;  1 drivers
v0x2c34a10_0 .net *"_s1", 0 0, L_0x2dd7e90;  1 drivers
S_0x2c34af0 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x2c34400;
 .timescale -9 -12;
P_0x2c34d00 .param/l "i" 0 4 54, +C4<01>;
L_0x2dd7f30/d .functor AND 1, L_0x2dd7ff0, L_0x2dd8150, C4<1>, C4<1>;
L_0x2dd7f30 .delay 1 (30000,30000,30000) L_0x2dd7f30/d;
v0x2c34dc0_0 .net *"_s0", 0 0, L_0x2dd7ff0;  1 drivers
v0x2c34ea0_0 .net *"_s1", 0 0, L_0x2dd8150;  1 drivers
S_0x2c34f80 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x2c34400;
 .timescale -9 -12;
P_0x2c351c0 .param/l "i" 0 4 54, +C4<010>;
L_0x2dd8240/d .functor AND 1, L_0x2dd8300, L_0x2dd8460, C4<1>, C4<1>;
L_0x2dd8240 .delay 1 (30000,30000,30000) L_0x2dd8240/d;
v0x2c35260_0 .net *"_s0", 0 0, L_0x2dd8300;  1 drivers
v0x2c35340_0 .net *"_s1", 0 0, L_0x2dd8460;  1 drivers
S_0x2c35420 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x2c34400;
 .timescale -9 -12;
P_0x2c35630 .param/l "i" 0 4 54, +C4<011>;
L_0x2dd8550/d .functor AND 1, L_0x2dd8610, L_0x2dd8770, C4<1>, C4<1>;
L_0x2dd8550 .delay 1 (30000,30000,30000) L_0x2dd8550/d;
v0x2c356f0_0 .net *"_s0", 0 0, L_0x2dd8610;  1 drivers
v0x2c357d0_0 .net *"_s1", 0 0, L_0x2dd8770;  1 drivers
S_0x2c358b0 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x2c34400;
 .timescale -9 -12;
P_0x2c35b10 .param/l "i" 0 4 54, +C4<0100>;
L_0x2dd88b0/d .functor AND 1, L_0x2dd8970, L_0x2dd8be0, C4<1>, C4<1>;
L_0x2dd88b0 .delay 1 (30000,30000,30000) L_0x2dd88b0/d;
v0x2c35bd0_0 .net *"_s0", 0 0, L_0x2dd8970;  1 drivers
v0x2c35cb0_0 .net *"_s1", 0 0, L_0x2dd8be0;  1 drivers
S_0x2c35d90 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x2c34400;
 .timescale -9 -12;
P_0x2c35fa0 .param/l "i" 0 4 54, +C4<0101>;
L_0x2dd8ce0/d .functor AND 1, L_0x2dd8d50, L_0x2dd8eb0, C4<1>, C4<1>;
L_0x2dd8ce0 .delay 1 (30000,30000,30000) L_0x2dd8ce0/d;
v0x2c36060_0 .net *"_s0", 0 0, L_0x2dd8d50;  1 drivers
v0x2c36140_0 .net *"_s1", 0 0, L_0x2dd8eb0;  1 drivers
S_0x2c36220 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x2c34400;
 .timescale -9 -12;
P_0x2c36430 .param/l "i" 0 4 54, +C4<0110>;
L_0x2dd9010/d .functor AND 1, L_0x2dd90d0, L_0x2dd9230, C4<1>, C4<1>;
L_0x2dd9010 .delay 1 (30000,30000,30000) L_0x2dd9010/d;
v0x2c364f0_0 .net *"_s0", 0 0, L_0x2dd90d0;  1 drivers
v0x2c365d0_0 .net *"_s1", 0 0, L_0x2dd9230;  1 drivers
S_0x2c366b0 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x2c34400;
 .timescale -9 -12;
P_0x2c368c0 .param/l "i" 0 4 54, +C4<0111>;
L_0x2dd8fa0/d .functor AND 1, L_0x2dd9760, L_0x2dd9950, C4<1>, C4<1>;
L_0x2dd8fa0 .delay 1 (30000,30000,30000) L_0x2dd8fa0/d;
v0x2c36980_0 .net *"_s0", 0 0, L_0x2dd9760;  1 drivers
v0x2c36a60_0 .net *"_s1", 0 0, L_0x2dd9950;  1 drivers
S_0x2c37620 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x2c341b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x2ddb3a0/d .functor OR 1, L_0x2ddb460, L_0x2ddb610, C4<0>, C4<0>;
L_0x2ddb3a0 .delay 1 (30000,30000,30000) L_0x2ddb3a0/d;
v0x2c39170_0 .net *"_s10", 0 0, L_0x2ddb460;  1 drivers
v0x2c39250_0 .net *"_s12", 0 0, L_0x2ddb610;  1 drivers
v0x2c39330_0 .net "in", 7 0, L_0x2dd93a0;  alias, 1 drivers
v0x2c39400_0 .net "ors", 1 0, L_0x2ddb1c0;  1 drivers
v0x2c394c0_0 .net "out", 0 0, L_0x2ddb3a0;  alias, 1 drivers
L_0x2dda590 .part L_0x2dd93a0, 0, 4;
L_0x2ddb1c0 .concat8 [ 1 1 0 0], L_0x2dda280, L_0x2ddaeb0;
L_0x2ddb300 .part L_0x2dd93a0, 4, 4;
L_0x2ddb460 .part L_0x2ddb1c0, 0, 1;
L_0x2ddb610 .part L_0x2ddb1c0, 1, 1;
S_0x2c377e0 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x2c37620;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2dd9a40/d .functor OR 1, L_0x2dd9b00, L_0x2dd9c60, C4<0>, C4<0>;
L_0x2dd9a40 .delay 1 (30000,30000,30000) L_0x2dd9a40/d;
L_0x2dd9e90/d .functor OR 1, L_0x2dd9fa0, L_0x2dda100, C4<0>, C4<0>;
L_0x2dd9e90 .delay 1 (30000,30000,30000) L_0x2dd9e90/d;
L_0x2dda280/d .functor OR 1, L_0x2dda2f0, L_0x2dda4a0, C4<0>, C4<0>;
L_0x2dda280 .delay 1 (30000,30000,30000) L_0x2dda280/d;
v0x2c37a30_0 .net *"_s0", 0 0, L_0x2dd9a40;  1 drivers
v0x2c37b30_0 .net *"_s10", 0 0, L_0x2dd9fa0;  1 drivers
v0x2c37c10_0 .net *"_s12", 0 0, L_0x2dda100;  1 drivers
v0x2c37cd0_0 .net *"_s14", 0 0, L_0x2dda2f0;  1 drivers
v0x2c37db0_0 .net *"_s16", 0 0, L_0x2dda4a0;  1 drivers
v0x2c37ee0_0 .net *"_s3", 0 0, L_0x2dd9b00;  1 drivers
v0x2c37fc0_0 .net *"_s5", 0 0, L_0x2dd9c60;  1 drivers
v0x2c380a0_0 .net *"_s6", 0 0, L_0x2dd9e90;  1 drivers
v0x2c38180_0 .net "in", 3 0, L_0x2dda590;  1 drivers
v0x2c382f0_0 .net "ors", 1 0, L_0x2dd9da0;  1 drivers
v0x2c383d0_0 .net "out", 0 0, L_0x2dda280;  1 drivers
L_0x2dd9b00 .part L_0x2dda590, 0, 1;
L_0x2dd9c60 .part L_0x2dda590, 1, 1;
L_0x2dd9da0 .concat8 [ 1 1 0 0], L_0x2dd9a40, L_0x2dd9e90;
L_0x2dd9fa0 .part L_0x2dda590, 2, 1;
L_0x2dda100 .part L_0x2dda590, 3, 1;
L_0x2dda2f0 .part L_0x2dd9da0, 0, 1;
L_0x2dda4a0 .part L_0x2dd9da0, 1, 1;
S_0x2c384f0 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x2c37620;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2dda6c0/d .functor OR 1, L_0x2dda730, L_0x2dda890, C4<0>, C4<0>;
L_0x2dda6c0 .delay 1 (30000,30000,30000) L_0x2dda6c0/d;
L_0x2ddaac0/d .functor OR 1, L_0x2ddabd0, L_0x2ddad30, C4<0>, C4<0>;
L_0x2ddaac0 .delay 1 (30000,30000,30000) L_0x2ddaac0/d;
L_0x2ddaeb0/d .functor OR 1, L_0x2ddaf20, L_0x2ddb0d0, C4<0>, C4<0>;
L_0x2ddaeb0 .delay 1 (30000,30000,30000) L_0x2ddaeb0/d;
v0x2c386b0_0 .net *"_s0", 0 0, L_0x2dda6c0;  1 drivers
v0x2c387b0_0 .net *"_s10", 0 0, L_0x2ddabd0;  1 drivers
v0x2c38890_0 .net *"_s12", 0 0, L_0x2ddad30;  1 drivers
v0x2c38950_0 .net *"_s14", 0 0, L_0x2ddaf20;  1 drivers
v0x2c38a30_0 .net *"_s16", 0 0, L_0x2ddb0d0;  1 drivers
v0x2c38b60_0 .net *"_s3", 0 0, L_0x2dda730;  1 drivers
v0x2c38c40_0 .net *"_s5", 0 0, L_0x2dda890;  1 drivers
v0x2c38d20_0 .net *"_s6", 0 0, L_0x2ddaac0;  1 drivers
v0x2c38e00_0 .net "in", 3 0, L_0x2ddb300;  1 drivers
v0x2c38f70_0 .net "ors", 1 0, L_0x2dda9d0;  1 drivers
v0x2c39050_0 .net "out", 0 0, L_0x2ddaeb0;  1 drivers
L_0x2dda730 .part L_0x2ddb300, 0, 1;
L_0x2dda890 .part L_0x2ddb300, 1, 1;
L_0x2dda9d0 .concat8 [ 1 1 0 0], L_0x2dda6c0, L_0x2ddaac0;
L_0x2ddabd0 .part L_0x2ddb300, 2, 1;
L_0x2ddad30 .part L_0x2ddb300, 3, 1;
L_0x2ddaf20 .part L_0x2dda9d0, 0, 1;
L_0x2ddb0d0 .part L_0x2dda9d0, 1, 1;
S_0x2c39960 .scope module, "sltGate" "slt" 4 164, 4 101 0, S_0x2c2d2e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x2dd6150/d .functor XNOR 1, L_0x2ddf240, L_0x2dd4c10, C4<0>, C4<0>;
L_0x2dd6150 .delay 1 (20000,20000,20000) L_0x2dd6150/d;
L_0x2dd62d0/d .functor AND 1, L_0x2ddf240, L_0x2dd4ee0, C4<1>, C4<1>;
L_0x2dd62d0 .delay 1 (30000,30000,30000) L_0x2dd62d0/d;
L_0x2dd6430/d .functor AND 1, L_0x2dd6150, L_0x2dd4cb0, C4<1>, C4<1>;
L_0x2dd6430 .delay 1 (30000,30000,30000) L_0x2dd6430/d;
L_0x2dd6540/d .functor OR 1, L_0x2dd6430, L_0x2dd62d0, C4<0>, C4<0>;
L_0x2dd6540 .delay 1 (30000,30000,30000) L_0x2dd6540/d;
v0x2c39c10_0 .net "a", 0 0, L_0x2ddf240;  alias, 1 drivers
v0x2c39d00_0 .net "a_", 0 0, L_0x2dca580;  alias, 1 drivers
v0x2c39dc0_0 .net "b", 0 0, L_0x2dd4c10;  alias, 1 drivers
v0x2c39eb0_0 .net "b_", 0 0, L_0x2dd4ee0;  alias, 1 drivers
v0x2c39f50_0 .net "carryin", 0 0, L_0x2dd4cb0;  alias, 1 drivers
v0x2c3a090_0 .net "eq", 0 0, L_0x2dd6150;  1 drivers
v0x2c3a150_0 .net "lt", 0 0, L_0x2dd62d0;  1 drivers
v0x2c3a210_0 .net "out", 0 0, L_0x2dd6540;  1 drivers
v0x2c3a2d0_0 .net "w0", 0 0, L_0x2dd6430;  1 drivers
S_0x2c3a520 .scope module, "sub" "fullAdder" 4 158, 4 85 0, S_0x2c2d2e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x2dd5d30/d .functor OR 1, L_0x2dd5880, L_0x2c3b780, C4<0>, C4<0>;
L_0x2dd5d30 .delay 1 (30000,30000,30000) L_0x2dd5d30/d;
v0x2c3b310_0 .net "a", 0 0, L_0x2ddf240;  alias, 1 drivers
v0x2c3b460_0 .net "b", 0 0, L_0x2dd4ee0;  alias, 1 drivers
v0x2c3b520_0 .net "c1", 0 0, L_0x2dd5880;  1 drivers
v0x2c3b5c0_0 .net "c2", 0 0, L_0x2c3b780;  1 drivers
v0x2c3b690_0 .net "carryin", 0 0, L_0x2dd4cb0;  alias, 1 drivers
v0x2c3b810_0 .net "carryout", 0 0, L_0x2dd5d30;  1 drivers
v0x2c3b8b0_0 .net "s1", 0 0, L_0x2dd57c0;  1 drivers
v0x2c3b950_0 .net "sum", 0 0, L_0x2dd59e0;  1 drivers
S_0x2c3a770 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x2c3a520;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2dd57c0/d .functor XOR 1, L_0x2ddf240, L_0x2dd4ee0, C4<0>, C4<0>;
L_0x2dd57c0 .delay 1 (30000,30000,30000) L_0x2dd57c0/d;
L_0x2dd5880/d .functor AND 1, L_0x2ddf240, L_0x2dd4ee0, C4<1>, C4<1>;
L_0x2dd5880 .delay 1 (30000,30000,30000) L_0x2dd5880/d;
v0x2c3a9d0_0 .net "a", 0 0, L_0x2ddf240;  alias, 1 drivers
v0x2c3aa90_0 .net "b", 0 0, L_0x2dd4ee0;  alias, 1 drivers
v0x2c3ab50_0 .net "carryout", 0 0, L_0x2dd5880;  alias, 1 drivers
v0x2c3abf0_0 .net "sum", 0 0, L_0x2dd57c0;  alias, 1 drivers
S_0x2c3ad20 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x2c3a520;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2dd59e0/d .functor XOR 1, L_0x2dd57c0, L_0x2dd4cb0, C4<0>, C4<0>;
L_0x2dd59e0 .delay 1 (30000,30000,30000) L_0x2dd59e0/d;
L_0x2c3b780/d .functor AND 1, L_0x2dd57c0, L_0x2dd4cb0, C4<1>, C4<1>;
L_0x2c3b780 .delay 1 (30000,30000,30000) L_0x2c3b780/d;
v0x2c3af80_0 .net "a", 0 0, L_0x2dd57c0;  alias, 1 drivers
v0x2c3b050_0 .net "b", 0 0, L_0x2dd4cb0;  alias, 1 drivers
v0x2c3b0f0_0 .net "carryout", 0 0, L_0x2c3b780;  alias, 1 drivers
v0x2c3b1c0_0 .net "sum", 0 0, L_0x2dd59e0;  alias, 1 drivers
S_0x2c3d9e0 .scope generate, "genblk2" "genblk2" 3 49, 3 49 0, S_0x2c2d010;
 .timescale -9 -12;
L_0x2ac6110bbd78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110bbdc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2dd5340/d .functor OR 1, L_0x2ac6110bbd78, L_0x2ac6110bbdc0, C4<0>, C4<0>;
L_0x2dd5340 .delay 1 (30000,30000,30000) L_0x2dd5340/d;
v0x2c3dbd0_0 .net/2u *"_s0", 0 0, L_0x2ac6110bbd78;  1 drivers
v0x2c3dcb0_0 .net/2u *"_s2", 0 0, L_0x2ac6110bbdc0;  1 drivers
S_0x2c3dd90 .scope generate, "alu_slices[24]" "alu_slices[24]" 3 39, 3 39 0, S_0x26b20c0;
 .timescale -9 -12;
P_0x2c3dfa0 .param/l "i" 0 3 39, +C4<011000>;
S_0x2c3e060 .scope module, "alu1_inst" "alu1" 3 40, 4 142 0, S_0x2c3dd90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x2ddf5f0/d .functor NOT 1, L_0x2de9a80, C4<0>, C4<0>, C4<0>;
L_0x2ddf5f0 .delay 1 (10000,10000,10000) L_0x2ddf5f0/d;
L_0x2ddf700/d .functor NOT 1, L_0x2de9be0, C4<0>, C4<0>, C4<0>;
L_0x2ddf700 .delay 1 (10000,10000,10000) L_0x2ddf700/d;
L_0x2de0750/d .functor XOR 1, L_0x2de9a80, L_0x2de9be0, C4<0>, C4<0>;
L_0x2de0750 .delay 1 (30000,30000,30000) L_0x2de0750/d;
L_0x2ac6110bbe08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110bbe50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2de0810/d .functor OR 1, L_0x2ac6110bbe08, L_0x2ac6110bbe50, C4<0>, C4<0>;
L_0x2de0810 .delay 1 (30000,30000,30000) L_0x2de0810/d;
L_0x2ac6110bbe98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110bbee0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2de0fb0/d .functor OR 1, L_0x2ac6110bbe98, L_0x2ac6110bbee0, C4<0>, C4<0>;
L_0x2de0fb0 .delay 1 (30000,30000,30000) L_0x2de0fb0/d;
L_0x2de11b0/d .functor AND 1, L_0x2de9a80, L_0x2de9be0, C4<1>, C4<1>;
L_0x2de11b0 .delay 1 (30000,30000,30000) L_0x2de11b0/d;
L_0x2ac6110bbf28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110bbf70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2de1270/d .functor OR 1, L_0x2ac6110bbf28, L_0x2ac6110bbf70, C4<0>, C4<0>;
L_0x2de1270 .delay 1 (30000,30000,30000) L_0x2de1270/d;
L_0x2de1470/d .functor NAND 1, L_0x2de9a80, L_0x2de9be0, C4<1>, C4<1>;
L_0x2de1470 .delay 1 (20000,20000,20000) L_0x2de1470/d;
L_0x2ac6110bbfb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110bc000 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2de1580/d .functor OR 1, L_0x2ac6110bbfb8, L_0x2ac6110bc000, C4<0>, C4<0>;
L_0x2de1580 .delay 1 (30000,30000,30000) L_0x2de1580/d;
L_0x2de1730/d .functor NOR 1, L_0x2de9a80, L_0x2de9be0, C4<0>, C4<0>;
L_0x2de1730 .delay 1 (20000,20000,20000) L_0x2de1730/d;
L_0x2ac6110bc048 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110bc090 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ddfbb0/d .functor OR 1, L_0x2ac6110bc048, L_0x2ac6110bc090, C4<0>, C4<0>;
L_0x2ddfbb0 .delay 1 (30000,30000,30000) L_0x2ddfbb0/d;
L_0x2de1d90/d .functor OR 1, L_0x2de9a80, L_0x2de9be0, C4<0>, C4<0>;
L_0x2de1d90 .delay 1 (30000,30000,30000) L_0x2de1d90/d;
L_0x2ac6110bc0d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110bc120 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2de2280/d .functor OR 1, L_0x2ac6110bc0d8, L_0x2ac6110bc120, C4<0>, C4<0>;
L_0x2de2280 .delay 1 (30000,30000,30000) L_0x2de2280/d;
L_0x2de9980/d .functor NOT 1, L_0x2de5be0, C4<0>, C4<0>, C4<0>;
L_0x2de9980 .delay 1 (10000,10000,10000) L_0x2de9980/d;
v0x2c4c790_0 .net "A", 0 0, L_0x2de9a80;  1 drivers
v0x2c4c850_0 .net "A_", 0 0, L_0x2ddf5f0;  1 drivers
v0x2c4c910_0 .net "B", 0 0, L_0x2de9be0;  1 drivers
v0x2c4c9e0_0 .net "B_", 0 0, L_0x2ddf700;  1 drivers
v0x2c4ca80_0 .net *"_s11", 0 0, L_0x2de0810;  1 drivers
v0x2c4cb70_0 .net/2s *"_s13", 0 0, L_0x2ac6110bbe08;  1 drivers
v0x2c4cc30_0 .net/2s *"_s15", 0 0, L_0x2ac6110bbe50;  1 drivers
v0x2c4cd10_0 .net *"_s19", 0 0, L_0x2de0fb0;  1 drivers
v0x2c4cdf0_0 .net/2s *"_s21", 0 0, L_0x2ac6110bbe98;  1 drivers
v0x2c4cf60_0 .net/2s *"_s23", 0 0, L_0x2ac6110bbee0;  1 drivers
v0x2c4d040_0 .net *"_s25", 0 0, L_0x2de11b0;  1 drivers
v0x2c4d120_0 .net *"_s28", 0 0, L_0x2de1270;  1 drivers
v0x2c4d200_0 .net/2s *"_s30", 0 0, L_0x2ac6110bbf28;  1 drivers
v0x2c4d2e0_0 .net/2s *"_s32", 0 0, L_0x2ac6110bbf70;  1 drivers
v0x2c4d3c0_0 .net *"_s34", 0 0, L_0x2de1470;  1 drivers
v0x2c4d4a0_0 .net *"_s37", 0 0, L_0x2de1580;  1 drivers
v0x2c4d580_0 .net/2s *"_s39", 0 0, L_0x2ac6110bbfb8;  1 drivers
v0x2c4d730_0 .net/2s *"_s41", 0 0, L_0x2ac6110bc000;  1 drivers
v0x2c4d7d0_0 .net *"_s43", 0 0, L_0x2de1730;  1 drivers
v0x2c4d8b0_0 .net *"_s46", 0 0, L_0x2ddfbb0;  1 drivers
v0x2c4d990_0 .net/2s *"_s48", 0 0, L_0x2ac6110bc048;  1 drivers
v0x2c4da70_0 .net/2s *"_s50", 0 0, L_0x2ac6110bc090;  1 drivers
v0x2c4db50_0 .net *"_s52", 0 0, L_0x2de1d90;  1 drivers
v0x2c4dc30_0 .net *"_s56", 0 0, L_0x2de2280;  1 drivers
v0x2c4dd10_0 .net/2s *"_s59", 0 0, L_0x2ac6110bc0d8;  1 drivers
v0x2c4ddf0_0 .net/2s *"_s61", 0 0, L_0x2ac6110bc120;  1 drivers
v0x2c4ded0_0 .net *"_s8", 0 0, L_0x2de0750;  1 drivers
v0x2c4dfb0_0 .net "carryin", 0 0, L_0x2ddf3a0;  1 drivers
v0x2c4e050_0 .net "carryout", 0 0, L_0x2de9620;  1 drivers
v0x2c4e0f0_0 .net "carryouts", 7 0, L_0x2de1f10;  1 drivers
v0x2c4e200_0 .net "command", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
v0x2c4e2c0_0 .net "result", 0 0, L_0x2de5be0;  1 drivers
v0x2c4e3b0_0 .net "results", 7 0, L_0x2de1b60;  1 drivers
v0x2c4d690_0 .net "zero", 0 0, L_0x2de9980;  1 drivers
LS_0x2de1b60_0_0 .concat8 [ 1 1 1 1], L_0x2ddfc20, L_0x2de0250, L_0x2de0750, L_0x2de0fb0;
LS_0x2de1b60_0_4 .concat8 [ 1 1 1 1], L_0x2de11b0, L_0x2de1470, L_0x2de1730, L_0x2de1d90;
L_0x2de1b60 .concat8 [ 4 4 0 0], LS_0x2de1b60_0_0, LS_0x2de1b60_0_4;
LS_0x2de1f10_0_0 .concat8 [ 1 1 1 1], L_0x2ddfed0, L_0x2de05f0, L_0x2de0810, L_0x2de0e00;
LS_0x2de1f10_0_4 .concat8 [ 1 1 1 1], L_0x2de1270, L_0x2de1580, L_0x2ddfbb0, L_0x2de2280;
L_0x2de1f10 .concat8 [ 4 4 0 0], LS_0x2de1f10_0_0, LS_0x2de1f10_0_4;
S_0x2c3e2e0 .scope module, "adder" "fullAdder" 4 157, 4 85 0, S_0x2c3e060;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x2ddfed0/d .functor OR 1, L_0x2ddf9b0, L_0x2ddfd70, C4<0>, C4<0>;
L_0x2ddfed0 .delay 1 (30000,30000,30000) L_0x2ddfed0/d;
v0x2c3f110_0 .net "a", 0 0, L_0x2de9a80;  alias, 1 drivers
v0x2c3f1d0_0 .net "b", 0 0, L_0x2de9be0;  alias, 1 drivers
v0x2c3f2a0_0 .net "c1", 0 0, L_0x2ddf9b0;  1 drivers
v0x2c3f3a0_0 .net "c2", 0 0, L_0x2ddfd70;  1 drivers
v0x2c3f470_0 .net "carryin", 0 0, L_0x2ddf3a0;  alias, 1 drivers
v0x2c3f560_0 .net "carryout", 0 0, L_0x2ddfed0;  1 drivers
v0x2c3f600_0 .net "s1", 0 0, L_0x2ddf8f0;  1 drivers
v0x2c3f6f0_0 .net "sum", 0 0, L_0x2ddfc20;  1 drivers
S_0x2c3e550 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x2c3e2e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2ddf8f0/d .functor XOR 1, L_0x2de9a80, L_0x2de9be0, C4<0>, C4<0>;
L_0x2ddf8f0 .delay 1 (30000,30000,30000) L_0x2ddf8f0/d;
L_0x2ddf9b0/d .functor AND 1, L_0x2de9a80, L_0x2de9be0, C4<1>, C4<1>;
L_0x2ddf9b0 .delay 1 (30000,30000,30000) L_0x2ddf9b0/d;
v0x2c3e7b0_0 .net "a", 0 0, L_0x2de9a80;  alias, 1 drivers
v0x2c3e890_0 .net "b", 0 0, L_0x2de9be0;  alias, 1 drivers
v0x2c3e950_0 .net "carryout", 0 0, L_0x2ddf9b0;  alias, 1 drivers
v0x2c3e9f0_0 .net "sum", 0 0, L_0x2ddf8f0;  alias, 1 drivers
S_0x2c3eb30 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x2c3e2e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2ddfc20/d .functor XOR 1, L_0x2ddf8f0, L_0x2ddf3a0, C4<0>, C4<0>;
L_0x2ddfc20 .delay 1 (30000,30000,30000) L_0x2ddfc20/d;
L_0x2ddfd70/d .functor AND 1, L_0x2ddf8f0, L_0x2ddf3a0, C4<1>, C4<1>;
L_0x2ddfd70 .delay 1 (30000,30000,30000) L_0x2ddfd70/d;
v0x2c3ed90_0 .net "a", 0 0, L_0x2ddf8f0;  alias, 1 drivers
v0x2c3ee30_0 .net "b", 0 0, L_0x2ddf3a0;  alias, 1 drivers
v0x2c3eed0_0 .net "carryout", 0 0, L_0x2ddfd70;  alias, 1 drivers
v0x2c3efa0_0 .net "sum", 0 0, L_0x2ddfc20;  alias, 1 drivers
S_0x2c3f7c0 .scope module, "cMux" "unaryMultiplexor" 4 176, 4 69 0, S_0x2c3e060;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x2c44bb0_0 .net "ands", 7 0, L_0x2de7620;  1 drivers
v0x2c44cc0_0 .net "in", 7 0, L_0x2de1f10;  alias, 1 drivers
v0x2c44d80_0 .net "out", 0 0, L_0x2de9620;  alias, 1 drivers
v0x2c44e50_0 .net "sel", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
S_0x2c3f9e0 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x2c3f7c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x2c42110_0 .net "A", 7 0, L_0x2de1f10;  alias, 1 drivers
v0x2c42210_0 .net "B", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
v0x2c422d0_0 .net *"_s0", 0 0, L_0x2de5f40;  1 drivers
v0x2c42390_0 .net *"_s12", 0 0, L_0x2de68b0;  1 drivers
v0x2c42470_0 .net *"_s16", 0 0, L_0x2de6c10;  1 drivers
v0x2c425a0_0 .net *"_s20", 0 0, L_0x2de6fe0;  1 drivers
v0x2c42680_0 .net *"_s24", 0 0, L_0x2de7310;  1 drivers
v0x2c42760_0 .net *"_s28", 0 0, L_0x2de72a0;  1 drivers
v0x2c42840_0 .net *"_s4", 0 0, L_0x2de6290;  1 drivers
v0x2c429b0_0 .net *"_s8", 0 0, L_0x2de65a0;  1 drivers
v0x2c42a90_0 .net "out", 7 0, L_0x2de7620;  alias, 1 drivers
L_0x2de6000 .part L_0x2de1f10, 0, 1;
L_0x2de61f0 .part v0x2cdd2e0_0, 0, 1;
L_0x2de6350 .part L_0x2de1f10, 1, 1;
L_0x2de64b0 .part v0x2cdd2e0_0, 1, 1;
L_0x2de6660 .part L_0x2de1f10, 2, 1;
L_0x2de67c0 .part v0x2cdd2e0_0, 2, 1;
L_0x2de6970 .part L_0x2de1f10, 3, 1;
L_0x2de6ad0 .part v0x2cdd2e0_0, 3, 1;
L_0x2de6cd0 .part L_0x2de1f10, 4, 1;
L_0x2de6f40 .part v0x2cdd2e0_0, 4, 1;
L_0x2de7050 .part L_0x2de1f10, 5, 1;
L_0x2de71b0 .part v0x2cdd2e0_0, 5, 1;
L_0x2de73d0 .part L_0x2de1f10, 6, 1;
L_0x2de7530 .part v0x2cdd2e0_0, 6, 1;
LS_0x2de7620_0_0 .concat8 [ 1 1 1 1], L_0x2de5f40, L_0x2de6290, L_0x2de65a0, L_0x2de68b0;
LS_0x2de7620_0_4 .concat8 [ 1 1 1 1], L_0x2de6c10, L_0x2de6fe0, L_0x2de7310, L_0x2de72a0;
L_0x2de7620 .concat8 [ 4 4 0 0], LS_0x2de7620_0_0, LS_0x2de7620_0_4;
L_0x2de79e0 .part L_0x2de1f10, 7, 1;
L_0x2de7bd0 .part v0x2cdd2e0_0, 7, 1;
S_0x2c3fc40 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x2c3f9e0;
 .timescale -9 -12;
P_0x2c3fe50 .param/l "i" 0 4 54, +C4<00>;
L_0x2de5f40/d .functor AND 1, L_0x2de6000, L_0x2de61f0, C4<1>, C4<1>;
L_0x2de5f40 .delay 1 (30000,30000,30000) L_0x2de5f40/d;
v0x2c3ff30_0 .net *"_s0", 0 0, L_0x2de6000;  1 drivers
v0x2c40010_0 .net *"_s1", 0 0, L_0x2de61f0;  1 drivers
S_0x2c400f0 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x2c3f9e0;
 .timescale -9 -12;
P_0x2c40300 .param/l "i" 0 4 54, +C4<01>;
L_0x2de6290/d .functor AND 1, L_0x2de6350, L_0x2de64b0, C4<1>, C4<1>;
L_0x2de6290 .delay 1 (30000,30000,30000) L_0x2de6290/d;
v0x2c403c0_0 .net *"_s0", 0 0, L_0x2de6350;  1 drivers
v0x2c404a0_0 .net *"_s1", 0 0, L_0x2de64b0;  1 drivers
S_0x2c40580 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x2c3f9e0;
 .timescale -9 -12;
P_0x2c40790 .param/l "i" 0 4 54, +C4<010>;
L_0x2de65a0/d .functor AND 1, L_0x2de6660, L_0x2de67c0, C4<1>, C4<1>;
L_0x2de65a0 .delay 1 (30000,30000,30000) L_0x2de65a0/d;
v0x2c40830_0 .net *"_s0", 0 0, L_0x2de6660;  1 drivers
v0x2c40910_0 .net *"_s1", 0 0, L_0x2de67c0;  1 drivers
S_0x2c409f0 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x2c3f9e0;
 .timescale -9 -12;
P_0x2c40c00 .param/l "i" 0 4 54, +C4<011>;
L_0x2de68b0/d .functor AND 1, L_0x2de6970, L_0x2de6ad0, C4<1>, C4<1>;
L_0x2de68b0 .delay 1 (30000,30000,30000) L_0x2de68b0/d;
v0x2c40cc0_0 .net *"_s0", 0 0, L_0x2de6970;  1 drivers
v0x2c40da0_0 .net *"_s1", 0 0, L_0x2de6ad0;  1 drivers
S_0x2c40e80 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x2c3f9e0;
 .timescale -9 -12;
P_0x2c410e0 .param/l "i" 0 4 54, +C4<0100>;
L_0x2de6c10/d .functor AND 1, L_0x2de6cd0, L_0x2de6f40, C4<1>, C4<1>;
L_0x2de6c10 .delay 1 (30000,30000,30000) L_0x2de6c10/d;
v0x2c411a0_0 .net *"_s0", 0 0, L_0x2de6cd0;  1 drivers
v0x2c41280_0 .net *"_s1", 0 0, L_0x2de6f40;  1 drivers
S_0x2c41360 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x2c3f9e0;
 .timescale -9 -12;
P_0x2c41570 .param/l "i" 0 4 54, +C4<0101>;
L_0x2de6fe0/d .functor AND 1, L_0x2de7050, L_0x2de71b0, C4<1>, C4<1>;
L_0x2de6fe0 .delay 1 (30000,30000,30000) L_0x2de6fe0/d;
v0x2c41630_0 .net *"_s0", 0 0, L_0x2de7050;  1 drivers
v0x2c41710_0 .net *"_s1", 0 0, L_0x2de71b0;  1 drivers
S_0x2c417f0 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x2c3f9e0;
 .timescale -9 -12;
P_0x2c41a00 .param/l "i" 0 4 54, +C4<0110>;
L_0x2de7310/d .functor AND 1, L_0x2de73d0, L_0x2de7530, C4<1>, C4<1>;
L_0x2de7310 .delay 1 (30000,30000,30000) L_0x2de7310/d;
v0x2c41ac0_0 .net *"_s0", 0 0, L_0x2de73d0;  1 drivers
v0x2c41ba0_0 .net *"_s1", 0 0, L_0x2de7530;  1 drivers
S_0x2c41c80 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x2c3f9e0;
 .timescale -9 -12;
P_0x2c41e90 .param/l "i" 0 4 54, +C4<0111>;
L_0x2de72a0/d .functor AND 1, L_0x2de79e0, L_0x2de7bd0, C4<1>, C4<1>;
L_0x2de72a0 .delay 1 (30000,30000,30000) L_0x2de72a0/d;
v0x2c41f50_0 .net *"_s0", 0 0, L_0x2de79e0;  1 drivers
v0x2c42030_0 .net *"_s1", 0 0, L_0x2de7bd0;  1 drivers
S_0x2c42bf0 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x2c3f7c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x2de9620/d .functor OR 1, L_0x2de96e0, L_0x2de9890, C4<0>, C4<0>;
L_0x2de9620 .delay 1 (30000,30000,30000) L_0x2de9620/d;
v0x2c44740_0 .net *"_s10", 0 0, L_0x2de96e0;  1 drivers
v0x2c44820_0 .net *"_s12", 0 0, L_0x2de9890;  1 drivers
v0x2c44900_0 .net "in", 7 0, L_0x2de7620;  alias, 1 drivers
v0x2c449d0_0 .net "ors", 1 0, L_0x2de9440;  1 drivers
v0x2c44a90_0 .net "out", 0 0, L_0x2de9620;  alias, 1 drivers
L_0x2de8810 .part L_0x2de7620, 0, 4;
L_0x2de9440 .concat8 [ 1 1 0 0], L_0x2de8500, L_0x2de9130;
L_0x2de9580 .part L_0x2de7620, 4, 4;
L_0x2de96e0 .part L_0x2de9440, 0, 1;
L_0x2de9890 .part L_0x2de9440, 1, 1;
S_0x2c42db0 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x2c42bf0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2de7cc0/d .functor OR 1, L_0x2de7d80, L_0x2de7ee0, C4<0>, C4<0>;
L_0x2de7cc0 .delay 1 (30000,30000,30000) L_0x2de7cc0/d;
L_0x2de8110/d .functor OR 1, L_0x2de8220, L_0x2de8380, C4<0>, C4<0>;
L_0x2de8110 .delay 1 (30000,30000,30000) L_0x2de8110/d;
L_0x2de8500/d .functor OR 1, L_0x2de8570, L_0x2de8720, C4<0>, C4<0>;
L_0x2de8500 .delay 1 (30000,30000,30000) L_0x2de8500/d;
v0x2c43000_0 .net *"_s0", 0 0, L_0x2de7cc0;  1 drivers
v0x2c43100_0 .net *"_s10", 0 0, L_0x2de8220;  1 drivers
v0x2c431e0_0 .net *"_s12", 0 0, L_0x2de8380;  1 drivers
v0x2c432a0_0 .net *"_s14", 0 0, L_0x2de8570;  1 drivers
v0x2c43380_0 .net *"_s16", 0 0, L_0x2de8720;  1 drivers
v0x2c434b0_0 .net *"_s3", 0 0, L_0x2de7d80;  1 drivers
v0x2c43590_0 .net *"_s5", 0 0, L_0x2de7ee0;  1 drivers
v0x2c43670_0 .net *"_s6", 0 0, L_0x2de8110;  1 drivers
v0x2c43750_0 .net "in", 3 0, L_0x2de8810;  1 drivers
v0x2c438c0_0 .net "ors", 1 0, L_0x2de8020;  1 drivers
v0x2c439a0_0 .net "out", 0 0, L_0x2de8500;  1 drivers
L_0x2de7d80 .part L_0x2de8810, 0, 1;
L_0x2de7ee0 .part L_0x2de8810, 1, 1;
L_0x2de8020 .concat8 [ 1 1 0 0], L_0x2de7cc0, L_0x2de8110;
L_0x2de8220 .part L_0x2de8810, 2, 1;
L_0x2de8380 .part L_0x2de8810, 3, 1;
L_0x2de8570 .part L_0x2de8020, 0, 1;
L_0x2de8720 .part L_0x2de8020, 1, 1;
S_0x2c43ac0 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x2c42bf0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2de8940/d .functor OR 1, L_0x2de89b0, L_0x2de8b10, C4<0>, C4<0>;
L_0x2de8940 .delay 1 (30000,30000,30000) L_0x2de8940/d;
L_0x2de8d40/d .functor OR 1, L_0x2de8e50, L_0x2de8fb0, C4<0>, C4<0>;
L_0x2de8d40 .delay 1 (30000,30000,30000) L_0x2de8d40/d;
L_0x2de9130/d .functor OR 1, L_0x2de91a0, L_0x2de9350, C4<0>, C4<0>;
L_0x2de9130 .delay 1 (30000,30000,30000) L_0x2de9130/d;
v0x2c43c80_0 .net *"_s0", 0 0, L_0x2de8940;  1 drivers
v0x2c43d80_0 .net *"_s10", 0 0, L_0x2de8e50;  1 drivers
v0x2c43e60_0 .net *"_s12", 0 0, L_0x2de8fb0;  1 drivers
v0x2c43f20_0 .net *"_s14", 0 0, L_0x2de91a0;  1 drivers
v0x2c44000_0 .net *"_s16", 0 0, L_0x2de9350;  1 drivers
v0x2c44130_0 .net *"_s3", 0 0, L_0x2de89b0;  1 drivers
v0x2c44210_0 .net *"_s5", 0 0, L_0x2de8b10;  1 drivers
v0x2c442f0_0 .net *"_s6", 0 0, L_0x2de8d40;  1 drivers
v0x2c443d0_0 .net "in", 3 0, L_0x2de9580;  1 drivers
v0x2c44540_0 .net "ors", 1 0, L_0x2de8c50;  1 drivers
v0x2c44620_0 .net "out", 0 0, L_0x2de9130;  1 drivers
L_0x2de89b0 .part L_0x2de9580, 0, 1;
L_0x2de8b10 .part L_0x2de9580, 1, 1;
L_0x2de8c50 .concat8 [ 1 1 0 0], L_0x2de8940, L_0x2de8d40;
L_0x2de8e50 .part L_0x2de9580, 2, 1;
L_0x2de8fb0 .part L_0x2de9580, 3, 1;
L_0x2de91a0 .part L_0x2de8c50, 0, 1;
L_0x2de9350 .part L_0x2de8c50, 1, 1;
S_0x2c44f30 .scope module, "resMux" "unaryMultiplexor" 4 175, 4 69 0, S_0x2c3e060;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x2c4a360_0 .net "ands", 7 0, L_0x2de3be0;  1 drivers
v0x2c4a470_0 .net "in", 7 0, L_0x2de1b60;  alias, 1 drivers
v0x2c4a530_0 .net "out", 0 0, L_0x2de5be0;  alias, 1 drivers
v0x2c4a600_0 .net "sel", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
S_0x2c45180 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x2c44f30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x2c478c0_0 .net "A", 7 0, L_0x2de1b60;  alias, 1 drivers
v0x2c479c0_0 .net "B", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
v0x2c47a80_0 .net *"_s0", 0 0, L_0x2de2430;  1 drivers
v0x2c47b40_0 .net *"_s12", 0 0, L_0x2de2df0;  1 drivers
v0x2c47c20_0 .net *"_s16", 0 0, L_0x2de3150;  1 drivers
v0x2c47d50_0 .net *"_s20", 0 0, L_0x2de3520;  1 drivers
v0x2c47e30_0 .net *"_s24", 0 0, L_0x2de3850;  1 drivers
v0x2c47f10_0 .net *"_s28", 0 0, L_0x2de37e0;  1 drivers
v0x2c47ff0_0 .net *"_s4", 0 0, L_0x2de27d0;  1 drivers
v0x2c48160_0 .net *"_s8", 0 0, L_0x2de2ae0;  1 drivers
v0x2c48240_0 .net "out", 7 0, L_0x2de3be0;  alias, 1 drivers
L_0x2de2540 .part L_0x2de1b60, 0, 1;
L_0x2de2730 .part v0x2cdd2e0_0, 0, 1;
L_0x2de2890 .part L_0x2de1b60, 1, 1;
L_0x2de29f0 .part v0x2cdd2e0_0, 1, 1;
L_0x2de2ba0 .part L_0x2de1b60, 2, 1;
L_0x2de2d00 .part v0x2cdd2e0_0, 2, 1;
L_0x2de2eb0 .part L_0x2de1b60, 3, 1;
L_0x2de3010 .part v0x2cdd2e0_0, 3, 1;
L_0x2de3210 .part L_0x2de1b60, 4, 1;
L_0x2de3480 .part v0x2cdd2e0_0, 4, 1;
L_0x2de3590 .part L_0x2de1b60, 5, 1;
L_0x2de36f0 .part v0x2cdd2e0_0, 5, 1;
L_0x2de3910 .part L_0x2de1b60, 6, 1;
L_0x2de3a70 .part v0x2cdd2e0_0, 6, 1;
LS_0x2de3be0_0_0 .concat8 [ 1 1 1 1], L_0x2de2430, L_0x2de27d0, L_0x2de2ae0, L_0x2de2df0;
LS_0x2de3be0_0_4 .concat8 [ 1 1 1 1], L_0x2de3150, L_0x2de3520, L_0x2de3850, L_0x2de37e0;
L_0x2de3be0 .concat8 [ 4 4 0 0], LS_0x2de3be0_0_0, LS_0x2de3be0_0_4;
L_0x2de3fa0 .part L_0x2de1b60, 7, 1;
L_0x2de4190 .part v0x2cdd2e0_0, 7, 1;
S_0x2c453c0 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x2c45180;
 .timescale -9 -12;
P_0x2c455d0 .param/l "i" 0 4 54, +C4<00>;
L_0x2de2430/d .functor AND 1, L_0x2de2540, L_0x2de2730, C4<1>, C4<1>;
L_0x2de2430 .delay 1 (30000,30000,30000) L_0x2de2430/d;
v0x2c456b0_0 .net *"_s0", 0 0, L_0x2de2540;  1 drivers
v0x2c45790_0 .net *"_s1", 0 0, L_0x2de2730;  1 drivers
S_0x2c45870 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x2c45180;
 .timescale -9 -12;
P_0x2c45a80 .param/l "i" 0 4 54, +C4<01>;
L_0x2de27d0/d .functor AND 1, L_0x2de2890, L_0x2de29f0, C4<1>, C4<1>;
L_0x2de27d0 .delay 1 (30000,30000,30000) L_0x2de27d0/d;
v0x2c45b40_0 .net *"_s0", 0 0, L_0x2de2890;  1 drivers
v0x2c45c20_0 .net *"_s1", 0 0, L_0x2de29f0;  1 drivers
S_0x2c45d00 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x2c45180;
 .timescale -9 -12;
P_0x2c45f40 .param/l "i" 0 4 54, +C4<010>;
L_0x2de2ae0/d .functor AND 1, L_0x2de2ba0, L_0x2de2d00, C4<1>, C4<1>;
L_0x2de2ae0 .delay 1 (30000,30000,30000) L_0x2de2ae0/d;
v0x2c45fe0_0 .net *"_s0", 0 0, L_0x2de2ba0;  1 drivers
v0x2c460c0_0 .net *"_s1", 0 0, L_0x2de2d00;  1 drivers
S_0x2c461a0 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x2c45180;
 .timescale -9 -12;
P_0x2c463b0 .param/l "i" 0 4 54, +C4<011>;
L_0x2de2df0/d .functor AND 1, L_0x2de2eb0, L_0x2de3010, C4<1>, C4<1>;
L_0x2de2df0 .delay 1 (30000,30000,30000) L_0x2de2df0/d;
v0x2c46470_0 .net *"_s0", 0 0, L_0x2de2eb0;  1 drivers
v0x2c46550_0 .net *"_s1", 0 0, L_0x2de3010;  1 drivers
S_0x2c46630 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x2c45180;
 .timescale -9 -12;
P_0x2c46890 .param/l "i" 0 4 54, +C4<0100>;
L_0x2de3150/d .functor AND 1, L_0x2de3210, L_0x2de3480, C4<1>, C4<1>;
L_0x2de3150 .delay 1 (30000,30000,30000) L_0x2de3150/d;
v0x2c46950_0 .net *"_s0", 0 0, L_0x2de3210;  1 drivers
v0x2c46a30_0 .net *"_s1", 0 0, L_0x2de3480;  1 drivers
S_0x2c46b10 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x2c45180;
 .timescale -9 -12;
P_0x2c46d20 .param/l "i" 0 4 54, +C4<0101>;
L_0x2de3520/d .functor AND 1, L_0x2de3590, L_0x2de36f0, C4<1>, C4<1>;
L_0x2de3520 .delay 1 (30000,30000,30000) L_0x2de3520/d;
v0x2c46de0_0 .net *"_s0", 0 0, L_0x2de3590;  1 drivers
v0x2c46ec0_0 .net *"_s1", 0 0, L_0x2de36f0;  1 drivers
S_0x2c46fa0 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x2c45180;
 .timescale -9 -12;
P_0x2c471b0 .param/l "i" 0 4 54, +C4<0110>;
L_0x2de3850/d .functor AND 1, L_0x2de3910, L_0x2de3a70, C4<1>, C4<1>;
L_0x2de3850 .delay 1 (30000,30000,30000) L_0x2de3850/d;
v0x2c47270_0 .net *"_s0", 0 0, L_0x2de3910;  1 drivers
v0x2c47350_0 .net *"_s1", 0 0, L_0x2de3a70;  1 drivers
S_0x2c47430 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x2c45180;
 .timescale -9 -12;
P_0x2c47640 .param/l "i" 0 4 54, +C4<0111>;
L_0x2de37e0/d .functor AND 1, L_0x2de3fa0, L_0x2de4190, C4<1>, C4<1>;
L_0x2de37e0 .delay 1 (30000,30000,30000) L_0x2de37e0/d;
v0x2c47700_0 .net *"_s0", 0 0, L_0x2de3fa0;  1 drivers
v0x2c477e0_0 .net *"_s1", 0 0, L_0x2de4190;  1 drivers
S_0x2c483a0 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x2c44f30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x2de5be0/d .functor OR 1, L_0x2de5ca0, L_0x2de5e50, C4<0>, C4<0>;
L_0x2de5be0 .delay 1 (30000,30000,30000) L_0x2de5be0/d;
v0x2c49ef0_0 .net *"_s10", 0 0, L_0x2de5ca0;  1 drivers
v0x2c49fd0_0 .net *"_s12", 0 0, L_0x2de5e50;  1 drivers
v0x2c4a0b0_0 .net "in", 7 0, L_0x2de3be0;  alias, 1 drivers
v0x2c4a180_0 .net "ors", 1 0, L_0x2de5a00;  1 drivers
v0x2c4a240_0 .net "out", 0 0, L_0x2de5be0;  alias, 1 drivers
L_0x2de4dd0 .part L_0x2de3be0, 0, 4;
L_0x2de5a00 .concat8 [ 1 1 0 0], L_0x2de4ac0, L_0x2de56f0;
L_0x2de5b40 .part L_0x2de3be0, 4, 4;
L_0x2de5ca0 .part L_0x2de5a00, 0, 1;
L_0x2de5e50 .part L_0x2de5a00, 1, 1;
S_0x2c48560 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x2c483a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2de4280/d .functor OR 1, L_0x2de4340, L_0x2de44a0, C4<0>, C4<0>;
L_0x2de4280 .delay 1 (30000,30000,30000) L_0x2de4280/d;
L_0x2de46d0/d .functor OR 1, L_0x2de47e0, L_0x2de4940, C4<0>, C4<0>;
L_0x2de46d0 .delay 1 (30000,30000,30000) L_0x2de46d0/d;
L_0x2de4ac0/d .functor OR 1, L_0x2de4b30, L_0x2de4ce0, C4<0>, C4<0>;
L_0x2de4ac0 .delay 1 (30000,30000,30000) L_0x2de4ac0/d;
v0x2c487b0_0 .net *"_s0", 0 0, L_0x2de4280;  1 drivers
v0x2c488b0_0 .net *"_s10", 0 0, L_0x2de47e0;  1 drivers
v0x2c48990_0 .net *"_s12", 0 0, L_0x2de4940;  1 drivers
v0x2c48a50_0 .net *"_s14", 0 0, L_0x2de4b30;  1 drivers
v0x2c48b30_0 .net *"_s16", 0 0, L_0x2de4ce0;  1 drivers
v0x2c48c60_0 .net *"_s3", 0 0, L_0x2de4340;  1 drivers
v0x2c48d40_0 .net *"_s5", 0 0, L_0x2de44a0;  1 drivers
v0x2c48e20_0 .net *"_s6", 0 0, L_0x2de46d0;  1 drivers
v0x2c48f00_0 .net "in", 3 0, L_0x2de4dd0;  1 drivers
v0x2c49070_0 .net "ors", 1 0, L_0x2de45e0;  1 drivers
v0x2c49150_0 .net "out", 0 0, L_0x2de4ac0;  1 drivers
L_0x2de4340 .part L_0x2de4dd0, 0, 1;
L_0x2de44a0 .part L_0x2de4dd0, 1, 1;
L_0x2de45e0 .concat8 [ 1 1 0 0], L_0x2de4280, L_0x2de46d0;
L_0x2de47e0 .part L_0x2de4dd0, 2, 1;
L_0x2de4940 .part L_0x2de4dd0, 3, 1;
L_0x2de4b30 .part L_0x2de45e0, 0, 1;
L_0x2de4ce0 .part L_0x2de45e0, 1, 1;
S_0x2c49270 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x2c483a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2de4f00/d .functor OR 1, L_0x2de4f70, L_0x2de50d0, C4<0>, C4<0>;
L_0x2de4f00 .delay 1 (30000,30000,30000) L_0x2de4f00/d;
L_0x2de5300/d .functor OR 1, L_0x2de5410, L_0x2de5570, C4<0>, C4<0>;
L_0x2de5300 .delay 1 (30000,30000,30000) L_0x2de5300/d;
L_0x2de56f0/d .functor OR 1, L_0x2de5760, L_0x2de5910, C4<0>, C4<0>;
L_0x2de56f0 .delay 1 (30000,30000,30000) L_0x2de56f0/d;
v0x2c49430_0 .net *"_s0", 0 0, L_0x2de4f00;  1 drivers
v0x2c49530_0 .net *"_s10", 0 0, L_0x2de5410;  1 drivers
v0x2c49610_0 .net *"_s12", 0 0, L_0x2de5570;  1 drivers
v0x2c496d0_0 .net *"_s14", 0 0, L_0x2de5760;  1 drivers
v0x2c497b0_0 .net *"_s16", 0 0, L_0x2de5910;  1 drivers
v0x2c498e0_0 .net *"_s3", 0 0, L_0x2de4f70;  1 drivers
v0x2c499c0_0 .net *"_s5", 0 0, L_0x2de50d0;  1 drivers
v0x2c49aa0_0 .net *"_s6", 0 0, L_0x2de5300;  1 drivers
v0x2c49b80_0 .net "in", 3 0, L_0x2de5b40;  1 drivers
v0x2c49cf0_0 .net "ors", 1 0, L_0x2de5210;  1 drivers
v0x2c49dd0_0 .net "out", 0 0, L_0x2de56f0;  1 drivers
L_0x2de4f70 .part L_0x2de5b40, 0, 1;
L_0x2de50d0 .part L_0x2de5b40, 1, 1;
L_0x2de5210 .concat8 [ 1 1 0 0], L_0x2de4f00, L_0x2de5300;
L_0x2de5410 .part L_0x2de5b40, 2, 1;
L_0x2de5570 .part L_0x2de5b40, 3, 1;
L_0x2de5760 .part L_0x2de5210, 0, 1;
L_0x2de5910 .part L_0x2de5210, 1, 1;
S_0x2c4a6e0 .scope module, "sltGate" "slt" 4 164, 4 101 0, S_0x2c3e060;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x2de0a10/d .functor XNOR 1, L_0x2de9a80, L_0x2de9be0, C4<0>, C4<0>;
L_0x2de0a10 .delay 1 (20000,20000,20000) L_0x2de0a10/d;
L_0x2de0b90/d .functor AND 1, L_0x2de9a80, L_0x2ddf700, C4<1>, C4<1>;
L_0x2de0b90 .delay 1 (30000,30000,30000) L_0x2de0b90/d;
L_0x2de0cf0/d .functor AND 1, L_0x2de0a10, L_0x2ddf3a0, C4<1>, C4<1>;
L_0x2de0cf0 .delay 1 (30000,30000,30000) L_0x2de0cf0/d;
L_0x2de0e00/d .functor OR 1, L_0x2de0cf0, L_0x2de0b90, C4<0>, C4<0>;
L_0x2de0e00 .delay 1 (30000,30000,30000) L_0x2de0e00/d;
v0x2c4a990_0 .net "a", 0 0, L_0x2de9a80;  alias, 1 drivers
v0x2c4aa80_0 .net "a_", 0 0, L_0x2ddf5f0;  alias, 1 drivers
v0x2c4ab40_0 .net "b", 0 0, L_0x2de9be0;  alias, 1 drivers
v0x2c4ac30_0 .net "b_", 0 0, L_0x2ddf700;  alias, 1 drivers
v0x2c4acd0_0 .net "carryin", 0 0, L_0x2ddf3a0;  alias, 1 drivers
v0x2c4ae10_0 .net "eq", 0 0, L_0x2de0a10;  1 drivers
v0x2c4aed0_0 .net "lt", 0 0, L_0x2de0b90;  1 drivers
v0x2c4af90_0 .net "out", 0 0, L_0x2de0e00;  1 drivers
v0x2c4b050_0 .net "w0", 0 0, L_0x2de0cf0;  1 drivers
S_0x2c4b2a0 .scope module, "sub" "fullAdder" 4 158, 4 85 0, S_0x2c3e060;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x2de05f0/d .functor OR 1, L_0x2de00f0, L_0x2c4c500, C4<0>, C4<0>;
L_0x2de05f0 .delay 1 (30000,30000,30000) L_0x2de05f0/d;
v0x2c4c090_0 .net "a", 0 0, L_0x2de9a80;  alias, 1 drivers
v0x2c4c1e0_0 .net "b", 0 0, L_0x2ddf700;  alias, 1 drivers
v0x2c4c2a0_0 .net "c1", 0 0, L_0x2de00f0;  1 drivers
v0x2c4c340_0 .net "c2", 0 0, L_0x2c4c500;  1 drivers
v0x2c4c410_0 .net "carryin", 0 0, L_0x2ddf3a0;  alias, 1 drivers
v0x2c4c590_0 .net "carryout", 0 0, L_0x2de05f0;  1 drivers
v0x2c4c630_0 .net "s1", 0 0, L_0x2de0030;  1 drivers
v0x2c4c6d0_0 .net "sum", 0 0, L_0x2de0250;  1 drivers
S_0x2c4b4f0 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x2c4b2a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2de0030/d .functor XOR 1, L_0x2de9a80, L_0x2ddf700, C4<0>, C4<0>;
L_0x2de0030 .delay 1 (30000,30000,30000) L_0x2de0030/d;
L_0x2de00f0/d .functor AND 1, L_0x2de9a80, L_0x2ddf700, C4<1>, C4<1>;
L_0x2de00f0 .delay 1 (30000,30000,30000) L_0x2de00f0/d;
v0x2c4b750_0 .net "a", 0 0, L_0x2de9a80;  alias, 1 drivers
v0x2c4b810_0 .net "b", 0 0, L_0x2ddf700;  alias, 1 drivers
v0x2c4b8d0_0 .net "carryout", 0 0, L_0x2de00f0;  alias, 1 drivers
v0x2c4b970_0 .net "sum", 0 0, L_0x2de0030;  alias, 1 drivers
S_0x2c4baa0 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x2c4b2a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2de0250/d .functor XOR 1, L_0x2de0030, L_0x2ddf3a0, C4<0>, C4<0>;
L_0x2de0250 .delay 1 (30000,30000,30000) L_0x2de0250/d;
L_0x2c4c500/d .functor AND 1, L_0x2de0030, L_0x2ddf3a0, C4<1>, C4<1>;
L_0x2c4c500 .delay 1 (30000,30000,30000) L_0x2c4c500/d;
v0x2c4bd00_0 .net "a", 0 0, L_0x2de0030;  alias, 1 drivers
v0x2c4bdd0_0 .net "b", 0 0, L_0x2ddf3a0;  alias, 1 drivers
v0x2c4be70_0 .net "carryout", 0 0, L_0x2c4c500;  alias, 1 drivers
v0x2c4bf40_0 .net "sum", 0 0, L_0x2de0250;  alias, 1 drivers
S_0x2c4e760 .scope generate, "genblk2" "genblk2" 3 49, 3 49 0, S_0x2c3dd90;
 .timescale -9 -12;
L_0x2ac6110bc168 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110bc1b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2de1ea0/d .functor OR 1, L_0x2ac6110bc168, L_0x2ac6110bc1b0, C4<0>, C4<0>;
L_0x2de1ea0 .delay 1 (30000,30000,30000) L_0x2de1ea0/d;
v0x2c4e950_0 .net/2u *"_s0", 0 0, L_0x2ac6110bc168;  1 drivers
v0x2c4ea30_0 .net/2u *"_s2", 0 0, L_0x2ac6110bc1b0;  1 drivers
S_0x2c4eb10 .scope generate, "alu_slices[25]" "alu_slices[25]" 3 39, 3 39 0, S_0x26b20c0;
 .timescale -9 -12;
P_0x2c4ed20 .param/l "i" 0 3 39, +C4<011001>;
S_0x2c4ede0 .scope module, "alu1_inst" "alu1" 3 40, 4 142 0, S_0x2c4eb10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x2ddf4e0/d .functor NOT 1, L_0x2df4250, C4<0>, C4<0>, C4<0>;
L_0x2ddf4e0 .delay 1 (10000,10000,10000) L_0x2ddf4e0/d;
L_0x2de9f30/d .functor NOT 1, L_0x2de9c80, C4<0>, C4<0>, C4<0>;
L_0x2de9f30 .delay 1 (10000,10000,10000) L_0x2de9f30/d;
L_0x2deaf80/d .functor XOR 1, L_0x2df4250, L_0x2de9c80, C4<0>, C4<0>;
L_0x2deaf80 .delay 1 (30000,30000,30000) L_0x2deaf80/d;
L_0x2ac6110bc1f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110bc240 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2deb040/d .functor OR 1, L_0x2ac6110bc1f8, L_0x2ac6110bc240, C4<0>, C4<0>;
L_0x2deb040 .delay 1 (30000,30000,30000) L_0x2deb040/d;
L_0x2ac6110bc288 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110bc2d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2deb7e0/d .functor OR 1, L_0x2ac6110bc288, L_0x2ac6110bc2d0, C4<0>, C4<0>;
L_0x2deb7e0 .delay 1 (30000,30000,30000) L_0x2deb7e0/d;
L_0x2deb9e0/d .functor AND 1, L_0x2df4250, L_0x2de9c80, C4<1>, C4<1>;
L_0x2deb9e0 .delay 1 (30000,30000,30000) L_0x2deb9e0/d;
L_0x2ac6110bc318 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110bc360 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2debaa0/d .functor OR 1, L_0x2ac6110bc318, L_0x2ac6110bc360, C4<0>, C4<0>;
L_0x2debaa0 .delay 1 (30000,30000,30000) L_0x2debaa0/d;
L_0x2debca0/d .functor NAND 1, L_0x2df4250, L_0x2de9c80, C4<1>, C4<1>;
L_0x2debca0 .delay 1 (20000,20000,20000) L_0x2debca0/d;
L_0x2ac6110bc3a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110bc3f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2debdb0/d .functor OR 1, L_0x2ac6110bc3a8, L_0x2ac6110bc3f0, C4<0>, C4<0>;
L_0x2debdb0 .delay 1 (30000,30000,30000) L_0x2debdb0/d;
L_0x2debf60/d .functor NOR 1, L_0x2df4250, L_0x2de9c80, C4<0>, C4<0>;
L_0x2debf60 .delay 1 (20000,20000,20000) L_0x2debf60/d;
L_0x2ac6110bc438 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110bc480 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2dea3e0/d .functor OR 1, L_0x2ac6110bc438, L_0x2ac6110bc480, C4<0>, C4<0>;
L_0x2dea3e0 .delay 1 (30000,30000,30000) L_0x2dea3e0/d;
L_0x2dec5c0/d .functor OR 1, L_0x2df4250, L_0x2de9c80, C4<0>, C4<0>;
L_0x2dec5c0 .delay 1 (30000,30000,30000) L_0x2dec5c0/d;
L_0x2ac6110bc4c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110bc510 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2decab0/d .functor OR 1, L_0x2ac6110bc4c8, L_0x2ac6110bc510, C4<0>, C4<0>;
L_0x2decab0 .delay 1 (30000,30000,30000) L_0x2decab0/d;
L_0x2df4150/d .functor NOT 1, L_0x2df03b0, C4<0>, C4<0>, C4<0>;
L_0x2df4150 .delay 1 (10000,10000,10000) L_0x2df4150/d;
v0x2c5dd10_0 .net "A", 0 0, L_0x2df4250;  1 drivers
v0x2c5ddd0_0 .net "A_", 0 0, L_0x2ddf4e0;  1 drivers
v0x2c5de90_0 .net "B", 0 0, L_0x2de9c80;  1 drivers
v0x2c5df60_0 .net "B_", 0 0, L_0x2de9f30;  1 drivers
v0x2c5e000_0 .net *"_s11", 0 0, L_0x2deb040;  1 drivers
v0x2c5e0f0_0 .net/2s *"_s13", 0 0, L_0x2ac6110bc1f8;  1 drivers
v0x2c5e1b0_0 .net/2s *"_s15", 0 0, L_0x2ac6110bc240;  1 drivers
v0x2c5e290_0 .net *"_s19", 0 0, L_0x2deb7e0;  1 drivers
v0x2c5e370_0 .net/2s *"_s21", 0 0, L_0x2ac6110bc288;  1 drivers
v0x2c5e4e0_0 .net/2s *"_s23", 0 0, L_0x2ac6110bc2d0;  1 drivers
v0x2c5e5c0_0 .net *"_s25", 0 0, L_0x2deb9e0;  1 drivers
v0x2c5e6a0_0 .net *"_s28", 0 0, L_0x2debaa0;  1 drivers
v0x2c5e780_0 .net/2s *"_s30", 0 0, L_0x2ac6110bc318;  1 drivers
v0x2c5e860_0 .net/2s *"_s32", 0 0, L_0x2ac6110bc360;  1 drivers
v0x2c5e940_0 .net *"_s34", 0 0, L_0x2debca0;  1 drivers
v0x2c5ea20_0 .net *"_s37", 0 0, L_0x2debdb0;  1 drivers
v0x2c5eb00_0 .net/2s *"_s39", 0 0, L_0x2ac6110bc3a8;  1 drivers
v0x2c5ecb0_0 .net/2s *"_s41", 0 0, L_0x2ac6110bc3f0;  1 drivers
v0x2c5ed50_0 .net *"_s43", 0 0, L_0x2debf60;  1 drivers
v0x2c5ee30_0 .net *"_s46", 0 0, L_0x2dea3e0;  1 drivers
v0x2c5ef10_0 .net/2s *"_s48", 0 0, L_0x2ac6110bc438;  1 drivers
v0x2c5eff0_0 .net/2s *"_s50", 0 0, L_0x2ac6110bc480;  1 drivers
v0x2c5f0d0_0 .net *"_s52", 0 0, L_0x2dec5c0;  1 drivers
v0x2c5f1b0_0 .net *"_s56", 0 0, L_0x2decab0;  1 drivers
v0x2c5f290_0 .net/2s *"_s59", 0 0, L_0x2ac6110bc4c8;  1 drivers
v0x2c5f370_0 .net/2s *"_s61", 0 0, L_0x2ac6110bc510;  1 drivers
v0x2c5f450_0 .net *"_s8", 0 0, L_0x2deaf80;  1 drivers
v0x2c5f530_0 .net "carryin", 0 0, L_0x2de9d20;  1 drivers
v0x2c5f5d0_0 .net "carryout", 0 0, L_0x2df3df0;  1 drivers
v0x2c5f670_0 .net "carryouts", 7 0, L_0x2dec740;  1 drivers
v0x2c5f780_0 .net "command", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
v0x2c5f840_0 .net "result", 0 0, L_0x2df03b0;  1 drivers
v0x2c5f930_0 .net "results", 7 0, L_0x2dec390;  1 drivers
v0x2c5ec10_0 .net "zero", 0 0, L_0x2df4150;  1 drivers
LS_0x2dec390_0_0 .concat8 [ 1 1 1 1], L_0x2dea450, L_0x2deaa80, L_0x2deaf80, L_0x2deb7e0;
LS_0x2dec390_0_4 .concat8 [ 1 1 1 1], L_0x2deb9e0, L_0x2debca0, L_0x2debf60, L_0x2dec5c0;
L_0x2dec390 .concat8 [ 4 4 0 0], LS_0x2dec390_0_0, LS_0x2dec390_0_4;
LS_0x2dec740_0_0 .concat8 [ 1 1 1 1], L_0x2dea700, L_0x2deae20, L_0x2deb040, L_0x2deb630;
LS_0x2dec740_0_4 .concat8 [ 1 1 1 1], L_0x2debaa0, L_0x2debdb0, L_0x2dea3e0, L_0x2decab0;
L_0x2dec740 .concat8 [ 4 4 0 0], LS_0x2dec740_0_0, LS_0x2dec740_0_4;
S_0x2c4f060 .scope module, "adder" "fullAdder" 4 157, 4 85 0, S_0x2c4ede0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x2dea700/d .functor OR 1, L_0x2dea1e0, L_0x2dea5a0, C4<0>, C4<0>;
L_0x2dea700 .delay 1 (30000,30000,30000) L_0x2dea700/d;
v0x2c4fe90_0 .net "a", 0 0, L_0x2df4250;  alias, 1 drivers
v0x2c4ff50_0 .net "b", 0 0, L_0x2de9c80;  alias, 1 drivers
v0x2c50020_0 .net "c1", 0 0, L_0x2dea1e0;  1 drivers
v0x2c50120_0 .net "c2", 0 0, L_0x2dea5a0;  1 drivers
v0x2c501f0_0 .net "carryin", 0 0, L_0x2de9d20;  alias, 1 drivers
v0x2c502e0_0 .net "carryout", 0 0, L_0x2dea700;  1 drivers
v0x2c50380_0 .net "s1", 0 0, L_0x2dea120;  1 drivers
v0x2c50470_0 .net "sum", 0 0, L_0x2dea450;  1 drivers
S_0x2c4f2d0 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x2c4f060;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2dea120/d .functor XOR 1, L_0x2df4250, L_0x2de9c80, C4<0>, C4<0>;
L_0x2dea120 .delay 1 (30000,30000,30000) L_0x2dea120/d;
L_0x2dea1e0/d .functor AND 1, L_0x2df4250, L_0x2de9c80, C4<1>, C4<1>;
L_0x2dea1e0 .delay 1 (30000,30000,30000) L_0x2dea1e0/d;
v0x2c4f530_0 .net "a", 0 0, L_0x2df4250;  alias, 1 drivers
v0x2c4f610_0 .net "b", 0 0, L_0x2de9c80;  alias, 1 drivers
v0x2c4f6d0_0 .net "carryout", 0 0, L_0x2dea1e0;  alias, 1 drivers
v0x2c4f770_0 .net "sum", 0 0, L_0x2dea120;  alias, 1 drivers
S_0x2c4f8b0 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x2c4f060;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2dea450/d .functor XOR 1, L_0x2dea120, L_0x2de9d20, C4<0>, C4<0>;
L_0x2dea450 .delay 1 (30000,30000,30000) L_0x2dea450/d;
L_0x2dea5a0/d .functor AND 1, L_0x2dea120, L_0x2de9d20, C4<1>, C4<1>;
L_0x2dea5a0 .delay 1 (30000,30000,30000) L_0x2dea5a0/d;
v0x2c4fb10_0 .net "a", 0 0, L_0x2dea120;  alias, 1 drivers
v0x2c4fbb0_0 .net "b", 0 0, L_0x2de9d20;  alias, 1 drivers
v0x2c4fc50_0 .net "carryout", 0 0, L_0x2dea5a0;  alias, 1 drivers
v0x2c4fd20_0 .net "sum", 0 0, L_0x2dea450;  alias, 1 drivers
S_0x2c50540 .scope module, "cMux" "unaryMultiplexor" 4 176, 4 69 0, S_0x2c4ede0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x2c55930_0 .net "ands", 7 0, L_0x2df1df0;  1 drivers
v0x2c55a40_0 .net "in", 7 0, L_0x2dec740;  alias, 1 drivers
v0x2c55b00_0 .net "out", 0 0, L_0x2df3df0;  alias, 1 drivers
v0x2c55bd0_0 .net "sel", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
S_0x2c50760 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x2c50540;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x2c52e90_0 .net "A", 7 0, L_0x2dec740;  alias, 1 drivers
v0x2c52f90_0 .net "B", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
v0x2c53050_0 .net *"_s0", 0 0, L_0x2df0710;  1 drivers
v0x2c53110_0 .net *"_s12", 0 0, L_0x2df1080;  1 drivers
v0x2c531f0_0 .net *"_s16", 0 0, L_0x2df13e0;  1 drivers
v0x2c53320_0 .net *"_s20", 0 0, L_0x2df17b0;  1 drivers
v0x2c53400_0 .net *"_s24", 0 0, L_0x2df1ae0;  1 drivers
v0x2c534e0_0 .net *"_s28", 0 0, L_0x2df1a70;  1 drivers
v0x2c535c0_0 .net *"_s4", 0 0, L_0x2df0a60;  1 drivers
v0x2c53730_0 .net *"_s8", 0 0, L_0x2df0d70;  1 drivers
v0x2c53810_0 .net "out", 7 0, L_0x2df1df0;  alias, 1 drivers
L_0x2df07d0 .part L_0x2dec740, 0, 1;
L_0x2df09c0 .part v0x2cdd2e0_0, 0, 1;
L_0x2df0b20 .part L_0x2dec740, 1, 1;
L_0x2df0c80 .part v0x2cdd2e0_0, 1, 1;
L_0x2df0e30 .part L_0x2dec740, 2, 1;
L_0x2df0f90 .part v0x2cdd2e0_0, 2, 1;
L_0x2df1140 .part L_0x2dec740, 3, 1;
L_0x2df12a0 .part v0x2cdd2e0_0, 3, 1;
L_0x2df14a0 .part L_0x2dec740, 4, 1;
L_0x2df1710 .part v0x2cdd2e0_0, 4, 1;
L_0x2df1820 .part L_0x2dec740, 5, 1;
L_0x2df1980 .part v0x2cdd2e0_0, 5, 1;
L_0x2df1ba0 .part L_0x2dec740, 6, 1;
L_0x2df1d00 .part v0x2cdd2e0_0, 6, 1;
LS_0x2df1df0_0_0 .concat8 [ 1 1 1 1], L_0x2df0710, L_0x2df0a60, L_0x2df0d70, L_0x2df1080;
LS_0x2df1df0_0_4 .concat8 [ 1 1 1 1], L_0x2df13e0, L_0x2df17b0, L_0x2df1ae0, L_0x2df1a70;
L_0x2df1df0 .concat8 [ 4 4 0 0], LS_0x2df1df0_0_0, LS_0x2df1df0_0_4;
L_0x2df21b0 .part L_0x2dec740, 7, 1;
L_0x2df23a0 .part v0x2cdd2e0_0, 7, 1;
S_0x2c509c0 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x2c50760;
 .timescale -9 -12;
P_0x2c50bd0 .param/l "i" 0 4 54, +C4<00>;
L_0x2df0710/d .functor AND 1, L_0x2df07d0, L_0x2df09c0, C4<1>, C4<1>;
L_0x2df0710 .delay 1 (30000,30000,30000) L_0x2df0710/d;
v0x2c50cb0_0 .net *"_s0", 0 0, L_0x2df07d0;  1 drivers
v0x2c50d90_0 .net *"_s1", 0 0, L_0x2df09c0;  1 drivers
S_0x2c50e70 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x2c50760;
 .timescale -9 -12;
P_0x2c51080 .param/l "i" 0 4 54, +C4<01>;
L_0x2df0a60/d .functor AND 1, L_0x2df0b20, L_0x2df0c80, C4<1>, C4<1>;
L_0x2df0a60 .delay 1 (30000,30000,30000) L_0x2df0a60/d;
v0x2c51140_0 .net *"_s0", 0 0, L_0x2df0b20;  1 drivers
v0x2c51220_0 .net *"_s1", 0 0, L_0x2df0c80;  1 drivers
S_0x2c51300 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x2c50760;
 .timescale -9 -12;
P_0x2c51510 .param/l "i" 0 4 54, +C4<010>;
L_0x2df0d70/d .functor AND 1, L_0x2df0e30, L_0x2df0f90, C4<1>, C4<1>;
L_0x2df0d70 .delay 1 (30000,30000,30000) L_0x2df0d70/d;
v0x2c515b0_0 .net *"_s0", 0 0, L_0x2df0e30;  1 drivers
v0x2c51690_0 .net *"_s1", 0 0, L_0x2df0f90;  1 drivers
S_0x2c51770 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x2c50760;
 .timescale -9 -12;
P_0x2c51980 .param/l "i" 0 4 54, +C4<011>;
L_0x2df1080/d .functor AND 1, L_0x2df1140, L_0x2df12a0, C4<1>, C4<1>;
L_0x2df1080 .delay 1 (30000,30000,30000) L_0x2df1080/d;
v0x2c51a40_0 .net *"_s0", 0 0, L_0x2df1140;  1 drivers
v0x2c51b20_0 .net *"_s1", 0 0, L_0x2df12a0;  1 drivers
S_0x2c51c00 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x2c50760;
 .timescale -9 -12;
P_0x2c51e60 .param/l "i" 0 4 54, +C4<0100>;
L_0x2df13e0/d .functor AND 1, L_0x2df14a0, L_0x2df1710, C4<1>, C4<1>;
L_0x2df13e0 .delay 1 (30000,30000,30000) L_0x2df13e0/d;
v0x2c51f20_0 .net *"_s0", 0 0, L_0x2df14a0;  1 drivers
v0x2c52000_0 .net *"_s1", 0 0, L_0x2df1710;  1 drivers
S_0x2c520e0 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x2c50760;
 .timescale -9 -12;
P_0x2c522f0 .param/l "i" 0 4 54, +C4<0101>;
L_0x2df17b0/d .functor AND 1, L_0x2df1820, L_0x2df1980, C4<1>, C4<1>;
L_0x2df17b0 .delay 1 (30000,30000,30000) L_0x2df17b0/d;
v0x2c523b0_0 .net *"_s0", 0 0, L_0x2df1820;  1 drivers
v0x2c52490_0 .net *"_s1", 0 0, L_0x2df1980;  1 drivers
S_0x2c52570 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x2c50760;
 .timescale -9 -12;
P_0x2c52780 .param/l "i" 0 4 54, +C4<0110>;
L_0x2df1ae0/d .functor AND 1, L_0x2df1ba0, L_0x2df1d00, C4<1>, C4<1>;
L_0x2df1ae0 .delay 1 (30000,30000,30000) L_0x2df1ae0/d;
v0x2c52840_0 .net *"_s0", 0 0, L_0x2df1ba0;  1 drivers
v0x2c52920_0 .net *"_s1", 0 0, L_0x2df1d00;  1 drivers
S_0x2c52a00 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x2c50760;
 .timescale -9 -12;
P_0x2c52c10 .param/l "i" 0 4 54, +C4<0111>;
L_0x2df1a70/d .functor AND 1, L_0x2df21b0, L_0x2df23a0, C4<1>, C4<1>;
L_0x2df1a70 .delay 1 (30000,30000,30000) L_0x2df1a70/d;
v0x2c52cd0_0 .net *"_s0", 0 0, L_0x2df21b0;  1 drivers
v0x2c52db0_0 .net *"_s1", 0 0, L_0x2df23a0;  1 drivers
S_0x2c53970 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x2c50540;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x2df3df0/d .functor OR 1, L_0x2df3eb0, L_0x2df4060, C4<0>, C4<0>;
L_0x2df3df0 .delay 1 (30000,30000,30000) L_0x2df3df0/d;
v0x2c554c0_0 .net *"_s10", 0 0, L_0x2df3eb0;  1 drivers
v0x2c555a0_0 .net *"_s12", 0 0, L_0x2df4060;  1 drivers
v0x2c55680_0 .net "in", 7 0, L_0x2df1df0;  alias, 1 drivers
v0x2c55750_0 .net "ors", 1 0, L_0x2df3c10;  1 drivers
v0x2c55810_0 .net "out", 0 0, L_0x2df3df0;  alias, 1 drivers
L_0x2df2fe0 .part L_0x2df1df0, 0, 4;
L_0x2df3c10 .concat8 [ 1 1 0 0], L_0x2df2cd0, L_0x2df3900;
L_0x2df3d50 .part L_0x2df1df0, 4, 4;
L_0x2df3eb0 .part L_0x2df3c10, 0, 1;
L_0x2df4060 .part L_0x2df3c10, 1, 1;
S_0x2c53b30 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x2c53970;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2df2490/d .functor OR 1, L_0x2df2550, L_0x2df26b0, C4<0>, C4<0>;
L_0x2df2490 .delay 1 (30000,30000,30000) L_0x2df2490/d;
L_0x2df28e0/d .functor OR 1, L_0x2df29f0, L_0x2df2b50, C4<0>, C4<0>;
L_0x2df28e0 .delay 1 (30000,30000,30000) L_0x2df28e0/d;
L_0x2df2cd0/d .functor OR 1, L_0x2df2d40, L_0x2df2ef0, C4<0>, C4<0>;
L_0x2df2cd0 .delay 1 (30000,30000,30000) L_0x2df2cd0/d;
v0x2c53d80_0 .net *"_s0", 0 0, L_0x2df2490;  1 drivers
v0x2c53e80_0 .net *"_s10", 0 0, L_0x2df29f0;  1 drivers
v0x2c53f60_0 .net *"_s12", 0 0, L_0x2df2b50;  1 drivers
v0x2c54020_0 .net *"_s14", 0 0, L_0x2df2d40;  1 drivers
v0x2c54100_0 .net *"_s16", 0 0, L_0x2df2ef0;  1 drivers
v0x2c54230_0 .net *"_s3", 0 0, L_0x2df2550;  1 drivers
v0x2c54310_0 .net *"_s5", 0 0, L_0x2df26b0;  1 drivers
v0x2c543f0_0 .net *"_s6", 0 0, L_0x2df28e0;  1 drivers
v0x2c544d0_0 .net "in", 3 0, L_0x2df2fe0;  1 drivers
v0x2c54640_0 .net "ors", 1 0, L_0x2df27f0;  1 drivers
v0x2c54720_0 .net "out", 0 0, L_0x2df2cd0;  1 drivers
L_0x2df2550 .part L_0x2df2fe0, 0, 1;
L_0x2df26b0 .part L_0x2df2fe0, 1, 1;
L_0x2df27f0 .concat8 [ 1 1 0 0], L_0x2df2490, L_0x2df28e0;
L_0x2df29f0 .part L_0x2df2fe0, 2, 1;
L_0x2df2b50 .part L_0x2df2fe0, 3, 1;
L_0x2df2d40 .part L_0x2df27f0, 0, 1;
L_0x2df2ef0 .part L_0x2df27f0, 1, 1;
S_0x2c54840 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x2c53970;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2df3110/d .functor OR 1, L_0x2df3180, L_0x2df32e0, C4<0>, C4<0>;
L_0x2df3110 .delay 1 (30000,30000,30000) L_0x2df3110/d;
L_0x2df3510/d .functor OR 1, L_0x2df3620, L_0x2df3780, C4<0>, C4<0>;
L_0x2df3510 .delay 1 (30000,30000,30000) L_0x2df3510/d;
L_0x2df3900/d .functor OR 1, L_0x2df3970, L_0x2df3b20, C4<0>, C4<0>;
L_0x2df3900 .delay 1 (30000,30000,30000) L_0x2df3900/d;
v0x2c54a00_0 .net *"_s0", 0 0, L_0x2df3110;  1 drivers
v0x2c54b00_0 .net *"_s10", 0 0, L_0x2df3620;  1 drivers
v0x2c54be0_0 .net *"_s12", 0 0, L_0x2df3780;  1 drivers
v0x2c54ca0_0 .net *"_s14", 0 0, L_0x2df3970;  1 drivers
v0x2c54d80_0 .net *"_s16", 0 0, L_0x2df3b20;  1 drivers
v0x2c54eb0_0 .net *"_s3", 0 0, L_0x2df3180;  1 drivers
v0x2c54f90_0 .net *"_s5", 0 0, L_0x2df32e0;  1 drivers
v0x2c55070_0 .net *"_s6", 0 0, L_0x2df3510;  1 drivers
v0x2c55150_0 .net "in", 3 0, L_0x2df3d50;  1 drivers
v0x2c552c0_0 .net "ors", 1 0, L_0x2df3420;  1 drivers
v0x2c553a0_0 .net "out", 0 0, L_0x2df3900;  1 drivers
L_0x2df3180 .part L_0x2df3d50, 0, 1;
L_0x2df32e0 .part L_0x2df3d50, 1, 1;
L_0x2df3420 .concat8 [ 1 1 0 0], L_0x2df3110, L_0x2df3510;
L_0x2df3620 .part L_0x2df3d50, 2, 1;
L_0x2df3780 .part L_0x2df3d50, 3, 1;
L_0x2df3970 .part L_0x2df3420, 0, 1;
L_0x2df3b20 .part L_0x2df3420, 1, 1;
S_0x2c55cb0 .scope module, "resMux" "unaryMultiplexor" 4 175, 4 69 0, S_0x2c4ede0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x2c5b0e0_0 .net "ands", 7 0, L_0x2dee3b0;  1 drivers
v0x2c5b1f0_0 .net "in", 7 0, L_0x2dec390;  alias, 1 drivers
v0x2c5b2b0_0 .net "out", 0 0, L_0x2df03b0;  alias, 1 drivers
v0x2c5b380_0 .net "sel", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
S_0x2c55f00 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x2c55cb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x2c58640_0 .net "A", 7 0, L_0x2dec390;  alias, 1 drivers
v0x2c58740_0 .net "B", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
v0x2c58800_0 .net *"_s0", 0 0, L_0x2decc60;  1 drivers
v0x2c588c0_0 .net *"_s12", 0 0, L_0x2ded560;  1 drivers
v0x2c589a0_0 .net *"_s16", 0 0, L_0x2ded8c0;  1 drivers
v0x2c58ad0_0 .net *"_s20", 0 0, L_0x2dedcf0;  1 drivers
v0x2c58bb0_0 .net *"_s24", 0 0, L_0x2dee020;  1 drivers
v0x2c58c90_0 .net *"_s28", 0 0, L_0x2dedfb0;  1 drivers
v0x2c58d70_0 .net *"_s4", 0 0, L_0x2ded000;  1 drivers
v0x2c58ee0_0 .net *"_s8", 0 0, L_0x2ded250;  1 drivers
v0x2c58fc0_0 .net "out", 7 0, L_0x2dee3b0;  alias, 1 drivers
L_0x2decd70 .part L_0x2dec390, 0, 1;
L_0x2decf60 .part v0x2cdd2e0_0, 0, 1;
L_0x2ded070 .part L_0x2dec390, 1, 1;
L_0x2ded160 .part v0x2cdd2e0_0, 1, 1;
L_0x2ded310 .part L_0x2dec390, 2, 1;
L_0x2ded470 .part v0x2cdd2e0_0, 2, 1;
L_0x2ded620 .part L_0x2dec390, 3, 1;
L_0x2ded780 .part v0x2cdd2e0_0, 3, 1;
L_0x2ded980 .part L_0x2dec390, 4, 1;
L_0x2dedbf0 .part v0x2cdd2e0_0, 4, 1;
L_0x2dedd60 .part L_0x2dec390, 5, 1;
L_0x2dedec0 .part v0x2cdd2e0_0, 5, 1;
L_0x2dee0e0 .part L_0x2dec390, 6, 1;
L_0x2dee240 .part v0x2cdd2e0_0, 6, 1;
LS_0x2dee3b0_0_0 .concat8 [ 1 1 1 1], L_0x2decc60, L_0x2ded000, L_0x2ded250, L_0x2ded560;
LS_0x2dee3b0_0_4 .concat8 [ 1 1 1 1], L_0x2ded8c0, L_0x2dedcf0, L_0x2dee020, L_0x2dedfb0;
L_0x2dee3b0 .concat8 [ 4 4 0 0], LS_0x2dee3b0_0_0, LS_0x2dee3b0_0_4;
L_0x2dee770 .part L_0x2dec390, 7, 1;
L_0x2dee960 .part v0x2cdd2e0_0, 7, 1;
S_0x2c56140 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x2c55f00;
 .timescale -9 -12;
P_0x2c56350 .param/l "i" 0 4 54, +C4<00>;
L_0x2decc60/d .functor AND 1, L_0x2decd70, L_0x2decf60, C4<1>, C4<1>;
L_0x2decc60 .delay 1 (30000,30000,30000) L_0x2decc60/d;
v0x2c56430_0 .net *"_s0", 0 0, L_0x2decd70;  1 drivers
v0x2c56510_0 .net *"_s1", 0 0, L_0x2decf60;  1 drivers
S_0x2c565f0 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x2c55f00;
 .timescale -9 -12;
P_0x2c56800 .param/l "i" 0 4 54, +C4<01>;
L_0x2ded000/d .functor AND 1, L_0x2ded070, L_0x2ded160, C4<1>, C4<1>;
L_0x2ded000 .delay 1 (30000,30000,30000) L_0x2ded000/d;
v0x2c568c0_0 .net *"_s0", 0 0, L_0x2ded070;  1 drivers
v0x2c569a0_0 .net *"_s1", 0 0, L_0x2ded160;  1 drivers
S_0x2c56a80 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x2c55f00;
 .timescale -9 -12;
P_0x2c56cc0 .param/l "i" 0 4 54, +C4<010>;
L_0x2ded250/d .functor AND 1, L_0x2ded310, L_0x2ded470, C4<1>, C4<1>;
L_0x2ded250 .delay 1 (30000,30000,30000) L_0x2ded250/d;
v0x2c56d60_0 .net *"_s0", 0 0, L_0x2ded310;  1 drivers
v0x2c56e40_0 .net *"_s1", 0 0, L_0x2ded470;  1 drivers
S_0x2c56f20 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x2c55f00;
 .timescale -9 -12;
P_0x2c57130 .param/l "i" 0 4 54, +C4<011>;
L_0x2ded560/d .functor AND 1, L_0x2ded620, L_0x2ded780, C4<1>, C4<1>;
L_0x2ded560 .delay 1 (30000,30000,30000) L_0x2ded560/d;
v0x2c571f0_0 .net *"_s0", 0 0, L_0x2ded620;  1 drivers
v0x2c572d0_0 .net *"_s1", 0 0, L_0x2ded780;  1 drivers
S_0x2c573b0 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x2c55f00;
 .timescale -9 -12;
P_0x2c57610 .param/l "i" 0 4 54, +C4<0100>;
L_0x2ded8c0/d .functor AND 1, L_0x2ded980, L_0x2dedbf0, C4<1>, C4<1>;
L_0x2ded8c0 .delay 1 (30000,30000,30000) L_0x2ded8c0/d;
v0x2c576d0_0 .net *"_s0", 0 0, L_0x2ded980;  1 drivers
v0x2c577b0_0 .net *"_s1", 0 0, L_0x2dedbf0;  1 drivers
S_0x2c57890 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x2c55f00;
 .timescale -9 -12;
P_0x2c57aa0 .param/l "i" 0 4 54, +C4<0101>;
L_0x2dedcf0/d .functor AND 1, L_0x2dedd60, L_0x2dedec0, C4<1>, C4<1>;
L_0x2dedcf0 .delay 1 (30000,30000,30000) L_0x2dedcf0/d;
v0x2c57b60_0 .net *"_s0", 0 0, L_0x2dedd60;  1 drivers
v0x2c57c40_0 .net *"_s1", 0 0, L_0x2dedec0;  1 drivers
S_0x2c57d20 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x2c55f00;
 .timescale -9 -12;
P_0x2c57f30 .param/l "i" 0 4 54, +C4<0110>;
L_0x2dee020/d .functor AND 1, L_0x2dee0e0, L_0x2dee240, C4<1>, C4<1>;
L_0x2dee020 .delay 1 (30000,30000,30000) L_0x2dee020/d;
v0x2c57ff0_0 .net *"_s0", 0 0, L_0x2dee0e0;  1 drivers
v0x2c580d0_0 .net *"_s1", 0 0, L_0x2dee240;  1 drivers
S_0x2c581b0 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x2c55f00;
 .timescale -9 -12;
P_0x2c583c0 .param/l "i" 0 4 54, +C4<0111>;
L_0x2dedfb0/d .functor AND 1, L_0x2dee770, L_0x2dee960, C4<1>, C4<1>;
L_0x2dedfb0 .delay 1 (30000,30000,30000) L_0x2dedfb0/d;
v0x2c58480_0 .net *"_s0", 0 0, L_0x2dee770;  1 drivers
v0x2c58560_0 .net *"_s1", 0 0, L_0x2dee960;  1 drivers
S_0x2c59120 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x2c55cb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x2df03b0/d .functor OR 1, L_0x2df0470, L_0x2df0620, C4<0>, C4<0>;
L_0x2df03b0 .delay 1 (30000,30000,30000) L_0x2df03b0/d;
v0x2c5ac70_0 .net *"_s10", 0 0, L_0x2df0470;  1 drivers
v0x2c5ad50_0 .net *"_s12", 0 0, L_0x2df0620;  1 drivers
v0x2c5ae30_0 .net "in", 7 0, L_0x2dee3b0;  alias, 1 drivers
v0x2c5af00_0 .net "ors", 1 0, L_0x2df01d0;  1 drivers
v0x2c5afc0_0 .net "out", 0 0, L_0x2df03b0;  alias, 1 drivers
L_0x2def5a0 .part L_0x2dee3b0, 0, 4;
L_0x2df01d0 .concat8 [ 1 1 0 0], L_0x2def290, L_0x2defec0;
L_0x2df0310 .part L_0x2dee3b0, 4, 4;
L_0x2df0470 .part L_0x2df01d0, 0, 1;
L_0x2df0620 .part L_0x2df01d0, 1, 1;
S_0x2c592e0 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x2c59120;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2deea50/d .functor OR 1, L_0x2deeb10, L_0x2deec70, C4<0>, C4<0>;
L_0x2deea50 .delay 1 (30000,30000,30000) L_0x2deea50/d;
L_0x2deeea0/d .functor OR 1, L_0x2deefb0, L_0x2def110, C4<0>, C4<0>;
L_0x2deeea0 .delay 1 (30000,30000,30000) L_0x2deeea0/d;
L_0x2def290/d .functor OR 1, L_0x2def300, L_0x2def4b0, C4<0>, C4<0>;
L_0x2def290 .delay 1 (30000,30000,30000) L_0x2def290/d;
v0x2c59530_0 .net *"_s0", 0 0, L_0x2deea50;  1 drivers
v0x2c59630_0 .net *"_s10", 0 0, L_0x2deefb0;  1 drivers
v0x2c59710_0 .net *"_s12", 0 0, L_0x2def110;  1 drivers
v0x2c597d0_0 .net *"_s14", 0 0, L_0x2def300;  1 drivers
v0x2c598b0_0 .net *"_s16", 0 0, L_0x2def4b0;  1 drivers
v0x2c599e0_0 .net *"_s3", 0 0, L_0x2deeb10;  1 drivers
v0x2c59ac0_0 .net *"_s5", 0 0, L_0x2deec70;  1 drivers
v0x2c59ba0_0 .net *"_s6", 0 0, L_0x2deeea0;  1 drivers
v0x2c59c80_0 .net "in", 3 0, L_0x2def5a0;  1 drivers
v0x2c59df0_0 .net "ors", 1 0, L_0x2deedb0;  1 drivers
v0x2c59ed0_0 .net "out", 0 0, L_0x2def290;  1 drivers
L_0x2deeb10 .part L_0x2def5a0, 0, 1;
L_0x2deec70 .part L_0x2def5a0, 1, 1;
L_0x2deedb0 .concat8 [ 1 1 0 0], L_0x2deea50, L_0x2deeea0;
L_0x2deefb0 .part L_0x2def5a0, 2, 1;
L_0x2def110 .part L_0x2def5a0, 3, 1;
L_0x2def300 .part L_0x2deedb0, 0, 1;
L_0x2def4b0 .part L_0x2deedb0, 1, 1;
S_0x2c59ff0 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x2c59120;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2def6d0/d .functor OR 1, L_0x2def740, L_0x2def8a0, C4<0>, C4<0>;
L_0x2def6d0 .delay 1 (30000,30000,30000) L_0x2def6d0/d;
L_0x2defad0/d .functor OR 1, L_0x2defbe0, L_0x2defd40, C4<0>, C4<0>;
L_0x2defad0 .delay 1 (30000,30000,30000) L_0x2defad0/d;
L_0x2defec0/d .functor OR 1, L_0x2deff30, L_0x2df00e0, C4<0>, C4<0>;
L_0x2defec0 .delay 1 (30000,30000,30000) L_0x2defec0/d;
v0x2c5a1b0_0 .net *"_s0", 0 0, L_0x2def6d0;  1 drivers
v0x2c5a2b0_0 .net *"_s10", 0 0, L_0x2defbe0;  1 drivers
v0x2c5a390_0 .net *"_s12", 0 0, L_0x2defd40;  1 drivers
v0x2c5a450_0 .net *"_s14", 0 0, L_0x2deff30;  1 drivers
v0x2c5a530_0 .net *"_s16", 0 0, L_0x2df00e0;  1 drivers
v0x2c5a660_0 .net *"_s3", 0 0, L_0x2def740;  1 drivers
v0x2c5a740_0 .net *"_s5", 0 0, L_0x2def8a0;  1 drivers
v0x2c5a820_0 .net *"_s6", 0 0, L_0x2defad0;  1 drivers
v0x2c5a900_0 .net "in", 3 0, L_0x2df0310;  1 drivers
v0x2c5aa70_0 .net "ors", 1 0, L_0x2def9e0;  1 drivers
v0x2c5ab50_0 .net "out", 0 0, L_0x2defec0;  1 drivers
L_0x2def740 .part L_0x2df0310, 0, 1;
L_0x2def8a0 .part L_0x2df0310, 1, 1;
L_0x2def9e0 .concat8 [ 1 1 0 0], L_0x2def6d0, L_0x2defad0;
L_0x2defbe0 .part L_0x2df0310, 2, 1;
L_0x2defd40 .part L_0x2df0310, 3, 1;
L_0x2deff30 .part L_0x2def9e0, 0, 1;
L_0x2df00e0 .part L_0x2def9e0, 1, 1;
S_0x2b63c30 .scope module, "sltGate" "slt" 4 164, 4 101 0, S_0x2c4ede0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x2deb240/d .functor XNOR 1, L_0x2df4250, L_0x2de9c80, C4<0>, C4<0>;
L_0x2deb240 .delay 1 (20000,20000,20000) L_0x2deb240/d;
L_0x2deb3c0/d .functor AND 1, L_0x2df4250, L_0x2de9f30, C4<1>, C4<1>;
L_0x2deb3c0 .delay 1 (30000,30000,30000) L_0x2deb3c0/d;
L_0x2deb520/d .functor AND 1, L_0x2deb240, L_0x2de9d20, C4<1>, C4<1>;
L_0x2deb520 .delay 1 (30000,30000,30000) L_0x2deb520/d;
L_0x2deb630/d .functor OR 1, L_0x2deb520, L_0x2deb3c0, C4<0>, C4<0>;
L_0x2deb630 .delay 1 (30000,30000,30000) L_0x2deb630/d;
v0x2b63ee0_0 .net "a", 0 0, L_0x2df4250;  alias, 1 drivers
v0x2b63fd0_0 .net "a_", 0 0, L_0x2ddf4e0;  alias, 1 drivers
v0x2b64090_0 .net "b", 0 0, L_0x2de9c80;  alias, 1 drivers
v0x2b64180_0 .net "b_", 0 0, L_0x2de9f30;  alias, 1 drivers
v0x2b64220_0 .net "carryin", 0 0, L_0x2de9d20;  alias, 1 drivers
v0x2b64360_0 .net "eq", 0 0, L_0x2deb240;  1 drivers
v0x2c5c450_0 .net "lt", 0 0, L_0x2deb3c0;  1 drivers
v0x2c5c510_0 .net "out", 0 0, L_0x2deb630;  1 drivers
v0x2c5c5d0_0 .net "w0", 0 0, L_0x2deb520;  1 drivers
S_0x2c5c820 .scope module, "sub" "fullAdder" 4 158, 4 85 0, S_0x2c4ede0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x2deae20/d .functor OR 1, L_0x2dea920, L_0x2c5da80, C4<0>, C4<0>;
L_0x2deae20 .delay 1 (30000,30000,30000) L_0x2deae20/d;
v0x2c5d610_0 .net "a", 0 0, L_0x2df4250;  alias, 1 drivers
v0x2c5d760_0 .net "b", 0 0, L_0x2de9f30;  alias, 1 drivers
v0x2c5d820_0 .net "c1", 0 0, L_0x2dea920;  1 drivers
v0x2c5d8c0_0 .net "c2", 0 0, L_0x2c5da80;  1 drivers
v0x2c5d990_0 .net "carryin", 0 0, L_0x2de9d20;  alias, 1 drivers
v0x2c5db10_0 .net "carryout", 0 0, L_0x2deae20;  1 drivers
v0x2c5dbb0_0 .net "s1", 0 0, L_0x2dea860;  1 drivers
v0x2c5dc50_0 .net "sum", 0 0, L_0x2deaa80;  1 drivers
S_0x2c5ca70 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x2c5c820;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2dea860/d .functor XOR 1, L_0x2df4250, L_0x2de9f30, C4<0>, C4<0>;
L_0x2dea860 .delay 1 (30000,30000,30000) L_0x2dea860/d;
L_0x2dea920/d .functor AND 1, L_0x2df4250, L_0x2de9f30, C4<1>, C4<1>;
L_0x2dea920 .delay 1 (30000,30000,30000) L_0x2dea920/d;
v0x2c5ccd0_0 .net "a", 0 0, L_0x2df4250;  alias, 1 drivers
v0x2c5cd90_0 .net "b", 0 0, L_0x2de9f30;  alias, 1 drivers
v0x2c5ce50_0 .net "carryout", 0 0, L_0x2dea920;  alias, 1 drivers
v0x2c5cef0_0 .net "sum", 0 0, L_0x2dea860;  alias, 1 drivers
S_0x2c5d020 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x2c5c820;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2deaa80/d .functor XOR 1, L_0x2dea860, L_0x2de9d20, C4<0>, C4<0>;
L_0x2deaa80 .delay 1 (30000,30000,30000) L_0x2deaa80/d;
L_0x2c5da80/d .functor AND 1, L_0x2dea860, L_0x2de9d20, C4<1>, C4<1>;
L_0x2c5da80 .delay 1 (30000,30000,30000) L_0x2c5da80/d;
v0x2c5d280_0 .net "a", 0 0, L_0x2dea860;  alias, 1 drivers
v0x2c5d350_0 .net "b", 0 0, L_0x2de9d20;  alias, 1 drivers
v0x2c5d3f0_0 .net "carryout", 0 0, L_0x2c5da80;  alias, 1 drivers
v0x2c5d4c0_0 .net "sum", 0 0, L_0x2deaa80;  alias, 1 drivers
S_0x2c5fce0 .scope generate, "genblk2" "genblk2" 3 49, 3 49 0, S_0x2c4eb10;
 .timescale -9 -12;
L_0x2ac6110bc558 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110bc5a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2dec6d0/d .functor OR 1, L_0x2ac6110bc558, L_0x2ac6110bc5a0, C4<0>, C4<0>;
L_0x2dec6d0 .delay 1 (30000,30000,30000) L_0x2dec6d0/d;
v0x2c5fed0_0 .net/2u *"_s0", 0 0, L_0x2ac6110bc558;  1 drivers
v0x2c5ffb0_0 .net/2u *"_s2", 0 0, L_0x2ac6110bc5a0;  1 drivers
S_0x2c60090 .scope generate, "alu_slices[26]" "alu_slices[26]" 3 39, 3 39 0, S_0x26b20c0;
 .timescale -9 -12;
P_0x2c602a0 .param/l "i" 0 3 39, +C4<011010>;
S_0x2c60360 .scope module, "alu1_inst" "alu1" 3 40, 4 142 0, S_0x2c60090;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x2de9e60/d .functor NOT 1, L_0x2dfea80, C4<0>, C4<0>, C4<0>;
L_0x2de9e60 .delay 1 (10000,10000,10000) L_0x2de9e60/d;
L_0x2df46d0/d .functor NOT 1, L_0x2dfebe0, C4<0>, C4<0>, C4<0>;
L_0x2df46d0 .delay 1 (10000,10000,10000) L_0x2df46d0/d;
L_0x2df56d0/d .functor XOR 1, L_0x2dfea80, L_0x2dfebe0, C4<0>, C4<0>;
L_0x2df56d0 .delay 1 (30000,30000,30000) L_0x2df56d0/d;
L_0x2ac6110bc5e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110bc630 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2df5790/d .functor OR 1, L_0x2ac6110bc5e8, L_0x2ac6110bc630, C4<0>, C4<0>;
L_0x2df5790 .delay 1 (30000,30000,30000) L_0x2df5790/d;
L_0x2ac6110bc678 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110bc6c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2df5f30/d .functor OR 1, L_0x2ac6110bc678, L_0x2ac6110bc6c0, C4<0>, C4<0>;
L_0x2df5f30 .delay 1 (30000,30000,30000) L_0x2df5f30/d;
L_0x2df6130/d .functor AND 1, L_0x2dfea80, L_0x2dfebe0, C4<1>, C4<1>;
L_0x2df6130 .delay 1 (30000,30000,30000) L_0x2df6130/d;
L_0x2ac6110bc708 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110bc750 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2df61f0/d .functor OR 1, L_0x2ac6110bc708, L_0x2ac6110bc750, C4<0>, C4<0>;
L_0x2df61f0 .delay 1 (30000,30000,30000) L_0x2df61f0/d;
L_0x2df63f0/d .functor NAND 1, L_0x2dfea80, L_0x2dfebe0, C4<1>, C4<1>;
L_0x2df63f0 .delay 1 (20000,20000,20000) L_0x2df63f0/d;
L_0x2ac6110bc798 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110bc7e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2df6500/d .functor OR 1, L_0x2ac6110bc798, L_0x2ac6110bc7e0, C4<0>, C4<0>;
L_0x2df6500 .delay 1 (30000,30000,30000) L_0x2df6500/d;
L_0x2df66b0/d .functor NOR 1, L_0x2dfea80, L_0x2dfebe0, C4<0>, C4<0>;
L_0x2df66b0 .delay 1 (20000,20000,20000) L_0x2df66b0/d;
L_0x2ac6110bc828 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110bc870 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2df6980/d .functor OR 1, L_0x2ac6110bc828, L_0x2ac6110bc870, C4<0>, C4<0>;
L_0x2df6980 .delay 1 (30000,30000,30000) L_0x2df6980/d;
L_0x2df6d80/d .functor OR 1, L_0x2dfea80, L_0x2dfebe0, C4<0>, C4<0>;
L_0x2df6d80 .delay 1 (30000,30000,30000) L_0x2df6d80/d;
L_0x2ac6110bc8b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110bc900 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2df7220/d .functor OR 1, L_0x2ac6110bc8b8, L_0x2ac6110bc900, C4<0>, C4<0>;
L_0x2df7220 .delay 1 (30000,30000,30000) L_0x2df7220/d;
L_0x2dfe980/d .functor NOT 1, L_0x2dfabe0, C4<0>, C4<0>, C4<0>;
L_0x2dfe980 .delay 1 (10000,10000,10000) L_0x2dfe980/d;
v0x2c6ea90_0 .net "A", 0 0, L_0x2dfea80;  1 drivers
v0x2c6eb50_0 .net "A_", 0 0, L_0x2de9e60;  1 drivers
v0x2c6ec10_0 .net "B", 0 0, L_0x2dfebe0;  1 drivers
v0x2c6ece0_0 .net "B_", 0 0, L_0x2df46d0;  1 drivers
v0x2c6ed80_0 .net *"_s11", 0 0, L_0x2df5790;  1 drivers
v0x2c6ee70_0 .net/2s *"_s13", 0 0, L_0x2ac6110bc5e8;  1 drivers
v0x2c6ef30_0 .net/2s *"_s15", 0 0, L_0x2ac6110bc630;  1 drivers
v0x2c6f010_0 .net *"_s19", 0 0, L_0x2df5f30;  1 drivers
v0x2c6f0f0_0 .net/2s *"_s21", 0 0, L_0x2ac6110bc678;  1 drivers
v0x2c6f260_0 .net/2s *"_s23", 0 0, L_0x2ac6110bc6c0;  1 drivers
v0x2c6f340_0 .net *"_s25", 0 0, L_0x2df6130;  1 drivers
v0x2c6f420_0 .net *"_s28", 0 0, L_0x2df61f0;  1 drivers
v0x2c6f500_0 .net/2s *"_s30", 0 0, L_0x2ac6110bc708;  1 drivers
v0x2c6f5e0_0 .net/2s *"_s32", 0 0, L_0x2ac6110bc750;  1 drivers
v0x2c6f6c0_0 .net *"_s34", 0 0, L_0x2df63f0;  1 drivers
v0x2c6f7a0_0 .net *"_s37", 0 0, L_0x2df6500;  1 drivers
v0x2c6f880_0 .net/2s *"_s39", 0 0, L_0x2ac6110bc798;  1 drivers
v0x2c6fa30_0 .net/2s *"_s41", 0 0, L_0x2ac6110bc7e0;  1 drivers
v0x2c6fad0_0 .net *"_s43", 0 0, L_0x2df66b0;  1 drivers
v0x2c6fbb0_0 .net *"_s46", 0 0, L_0x2df6980;  1 drivers
v0x2c6fc90_0 .net/2s *"_s48", 0 0, L_0x2ac6110bc828;  1 drivers
v0x2c6fd70_0 .net/2s *"_s50", 0 0, L_0x2ac6110bc870;  1 drivers
v0x2c6fe50_0 .net *"_s52", 0 0, L_0x2df6d80;  1 drivers
v0x2c6ff30_0 .net *"_s56", 0 0, L_0x2df7220;  1 drivers
v0x2c70010_0 .net/2s *"_s59", 0 0, L_0x2ac6110bc8b8;  1 drivers
v0x2c700f0_0 .net/2s *"_s61", 0 0, L_0x2ac6110bc900;  1 drivers
v0x2c701d0_0 .net *"_s8", 0 0, L_0x2df56d0;  1 drivers
v0x2c702b0_0 .net "carryin", 0 0, L_0x2df43b0;  1 drivers
v0x2c70350_0 .net "carryout", 0 0, L_0x2dfe620;  1 drivers
v0x2c703f0_0 .net "carryouts", 7 0, L_0x2df6e90;  1 drivers
v0x2c70500_0 .net "command", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
v0x2c705c0_0 .net "result", 0 0, L_0x2dfabe0;  1 drivers
v0x2c706b0_0 .net "results", 7 0, L_0x2df6b50;  1 drivers
v0x2c6f990_0 .net "zero", 0 0, L_0x2dfe980;  1 drivers
LS_0x2df6b50_0_0 .concat8 [ 1 1 1 1], L_0x2df4bf0, L_0x2df5220, L_0x2df56d0, L_0x2df5f30;
LS_0x2df6b50_0_4 .concat8 [ 1 1 1 1], L_0x2df6130, L_0x2df63f0, L_0x2df66b0, L_0x2df6d80;
L_0x2df6b50 .concat8 [ 4 4 0 0], LS_0x2df6b50_0_0, LS_0x2df6b50_0_4;
LS_0x2df6e90_0_0 .concat8 [ 1 1 1 1], L_0x2df4ea0, L_0x2df5570, L_0x2df5790, L_0x2df5d80;
LS_0x2df6e90_0_4 .concat8 [ 1 1 1 1], L_0x2df61f0, L_0x2df6500, L_0x2df6980, L_0x2df7220;
L_0x2df6e90 .concat8 [ 4 4 0 0], LS_0x2df6e90_0_0, LS_0x2df6e90_0_4;
S_0x2c605e0 .scope module, "adder" "fullAdder" 4 157, 4 85 0, S_0x2c60360;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x2df4ea0/d .functor OR 1, L_0x2df4980, L_0x2df4d40, C4<0>, C4<0>;
L_0x2df4ea0 .delay 1 (30000,30000,30000) L_0x2df4ea0/d;
v0x2c61410_0 .net "a", 0 0, L_0x2dfea80;  alias, 1 drivers
v0x2c614d0_0 .net "b", 0 0, L_0x2dfebe0;  alias, 1 drivers
v0x2c615a0_0 .net "c1", 0 0, L_0x2df4980;  1 drivers
v0x2c616a0_0 .net "c2", 0 0, L_0x2df4d40;  1 drivers
v0x2c61770_0 .net "carryin", 0 0, L_0x2df43b0;  alias, 1 drivers
v0x2c61860_0 .net "carryout", 0 0, L_0x2df4ea0;  1 drivers
v0x2c61900_0 .net "s1", 0 0, L_0x2df48c0;  1 drivers
v0x2c619f0_0 .net "sum", 0 0, L_0x2df4bf0;  1 drivers
S_0x2c60850 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x2c605e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2df48c0/d .functor XOR 1, L_0x2dfea80, L_0x2dfebe0, C4<0>, C4<0>;
L_0x2df48c0 .delay 1 (30000,30000,30000) L_0x2df48c0/d;
L_0x2df4980/d .functor AND 1, L_0x2dfea80, L_0x2dfebe0, C4<1>, C4<1>;
L_0x2df4980 .delay 1 (30000,30000,30000) L_0x2df4980/d;
v0x2c60ab0_0 .net "a", 0 0, L_0x2dfea80;  alias, 1 drivers
v0x2c60b90_0 .net "b", 0 0, L_0x2dfebe0;  alias, 1 drivers
v0x2c60c50_0 .net "carryout", 0 0, L_0x2df4980;  alias, 1 drivers
v0x2c60cf0_0 .net "sum", 0 0, L_0x2df48c0;  alias, 1 drivers
S_0x2c60e30 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x2c605e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2df4bf0/d .functor XOR 1, L_0x2df48c0, L_0x2df43b0, C4<0>, C4<0>;
L_0x2df4bf0 .delay 1 (30000,30000,30000) L_0x2df4bf0/d;
L_0x2df4d40/d .functor AND 1, L_0x2df48c0, L_0x2df43b0, C4<1>, C4<1>;
L_0x2df4d40 .delay 1 (30000,30000,30000) L_0x2df4d40/d;
v0x2c61090_0 .net "a", 0 0, L_0x2df48c0;  alias, 1 drivers
v0x2c61130_0 .net "b", 0 0, L_0x2df43b0;  alias, 1 drivers
v0x2c611d0_0 .net "carryout", 0 0, L_0x2df4d40;  alias, 1 drivers
v0x2c612a0_0 .net "sum", 0 0, L_0x2df4bf0;  alias, 1 drivers
S_0x2c61ac0 .scope module, "cMux" "unaryMultiplexor" 4 176, 4 69 0, S_0x2c60360;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x2c66eb0_0 .net "ands", 7 0, L_0x2dfc620;  1 drivers
v0x2c66fc0_0 .net "in", 7 0, L_0x2df6e90;  alias, 1 drivers
v0x2c67080_0 .net "out", 0 0, L_0x2dfe620;  alias, 1 drivers
v0x2c67150_0 .net "sel", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
S_0x2c61ce0 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x2c61ac0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x2c64410_0 .net "A", 7 0, L_0x2df6e90;  alias, 1 drivers
v0x2c64510_0 .net "B", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
v0x2c645d0_0 .net *"_s0", 0 0, L_0x2dfaf40;  1 drivers
v0x2c64690_0 .net *"_s12", 0 0, L_0x2dfb8b0;  1 drivers
v0x2c64770_0 .net *"_s16", 0 0, L_0x2dfbc10;  1 drivers
v0x2c648a0_0 .net *"_s20", 0 0, L_0x2dfbfe0;  1 drivers
v0x2c64980_0 .net *"_s24", 0 0, L_0x2dfc310;  1 drivers
v0x2c64a60_0 .net *"_s28", 0 0, L_0x2dfc2a0;  1 drivers
v0x2c64b40_0 .net *"_s4", 0 0, L_0x2dfb290;  1 drivers
v0x2c64cb0_0 .net *"_s8", 0 0, L_0x2dfb5a0;  1 drivers
v0x2c64d90_0 .net "out", 7 0, L_0x2dfc620;  alias, 1 drivers
L_0x2dfb000 .part L_0x2df6e90, 0, 1;
L_0x2dfb1f0 .part v0x2cdd2e0_0, 0, 1;
L_0x2dfb350 .part L_0x2df6e90, 1, 1;
L_0x2dfb4b0 .part v0x2cdd2e0_0, 1, 1;
L_0x2dfb660 .part L_0x2df6e90, 2, 1;
L_0x2dfb7c0 .part v0x2cdd2e0_0, 2, 1;
L_0x2dfb970 .part L_0x2df6e90, 3, 1;
L_0x2dfbad0 .part v0x2cdd2e0_0, 3, 1;
L_0x2dfbcd0 .part L_0x2df6e90, 4, 1;
L_0x2dfbf40 .part v0x2cdd2e0_0, 4, 1;
L_0x2dfc050 .part L_0x2df6e90, 5, 1;
L_0x2dfc1b0 .part v0x2cdd2e0_0, 5, 1;
L_0x2dfc3d0 .part L_0x2df6e90, 6, 1;
L_0x2dfc530 .part v0x2cdd2e0_0, 6, 1;
LS_0x2dfc620_0_0 .concat8 [ 1 1 1 1], L_0x2dfaf40, L_0x2dfb290, L_0x2dfb5a0, L_0x2dfb8b0;
LS_0x2dfc620_0_4 .concat8 [ 1 1 1 1], L_0x2dfbc10, L_0x2dfbfe0, L_0x2dfc310, L_0x2dfc2a0;
L_0x2dfc620 .concat8 [ 4 4 0 0], LS_0x2dfc620_0_0, LS_0x2dfc620_0_4;
L_0x2dfc9e0 .part L_0x2df6e90, 7, 1;
L_0x2dfcbd0 .part v0x2cdd2e0_0, 7, 1;
S_0x2c61f40 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x2c61ce0;
 .timescale -9 -12;
P_0x2c62150 .param/l "i" 0 4 54, +C4<00>;
L_0x2dfaf40/d .functor AND 1, L_0x2dfb000, L_0x2dfb1f0, C4<1>, C4<1>;
L_0x2dfaf40 .delay 1 (30000,30000,30000) L_0x2dfaf40/d;
v0x2c62230_0 .net *"_s0", 0 0, L_0x2dfb000;  1 drivers
v0x2c62310_0 .net *"_s1", 0 0, L_0x2dfb1f0;  1 drivers
S_0x2c623f0 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x2c61ce0;
 .timescale -9 -12;
P_0x2c62600 .param/l "i" 0 4 54, +C4<01>;
L_0x2dfb290/d .functor AND 1, L_0x2dfb350, L_0x2dfb4b0, C4<1>, C4<1>;
L_0x2dfb290 .delay 1 (30000,30000,30000) L_0x2dfb290/d;
v0x2c626c0_0 .net *"_s0", 0 0, L_0x2dfb350;  1 drivers
v0x2c627a0_0 .net *"_s1", 0 0, L_0x2dfb4b0;  1 drivers
S_0x2c62880 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x2c61ce0;
 .timescale -9 -12;
P_0x2c62a90 .param/l "i" 0 4 54, +C4<010>;
L_0x2dfb5a0/d .functor AND 1, L_0x2dfb660, L_0x2dfb7c0, C4<1>, C4<1>;
L_0x2dfb5a0 .delay 1 (30000,30000,30000) L_0x2dfb5a0/d;
v0x2c62b30_0 .net *"_s0", 0 0, L_0x2dfb660;  1 drivers
v0x2c62c10_0 .net *"_s1", 0 0, L_0x2dfb7c0;  1 drivers
S_0x2c62cf0 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x2c61ce0;
 .timescale -9 -12;
P_0x2c62f00 .param/l "i" 0 4 54, +C4<011>;
L_0x2dfb8b0/d .functor AND 1, L_0x2dfb970, L_0x2dfbad0, C4<1>, C4<1>;
L_0x2dfb8b0 .delay 1 (30000,30000,30000) L_0x2dfb8b0/d;
v0x2c62fc0_0 .net *"_s0", 0 0, L_0x2dfb970;  1 drivers
v0x2c630a0_0 .net *"_s1", 0 0, L_0x2dfbad0;  1 drivers
S_0x2c63180 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x2c61ce0;
 .timescale -9 -12;
P_0x2c633e0 .param/l "i" 0 4 54, +C4<0100>;
L_0x2dfbc10/d .functor AND 1, L_0x2dfbcd0, L_0x2dfbf40, C4<1>, C4<1>;
L_0x2dfbc10 .delay 1 (30000,30000,30000) L_0x2dfbc10/d;
v0x2c634a0_0 .net *"_s0", 0 0, L_0x2dfbcd0;  1 drivers
v0x2c63580_0 .net *"_s1", 0 0, L_0x2dfbf40;  1 drivers
S_0x2c63660 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x2c61ce0;
 .timescale -9 -12;
P_0x2c63870 .param/l "i" 0 4 54, +C4<0101>;
L_0x2dfbfe0/d .functor AND 1, L_0x2dfc050, L_0x2dfc1b0, C4<1>, C4<1>;
L_0x2dfbfe0 .delay 1 (30000,30000,30000) L_0x2dfbfe0/d;
v0x2c63930_0 .net *"_s0", 0 0, L_0x2dfc050;  1 drivers
v0x2c63a10_0 .net *"_s1", 0 0, L_0x2dfc1b0;  1 drivers
S_0x2c63af0 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x2c61ce0;
 .timescale -9 -12;
P_0x2c63d00 .param/l "i" 0 4 54, +C4<0110>;
L_0x2dfc310/d .functor AND 1, L_0x2dfc3d0, L_0x2dfc530, C4<1>, C4<1>;
L_0x2dfc310 .delay 1 (30000,30000,30000) L_0x2dfc310/d;
v0x2c63dc0_0 .net *"_s0", 0 0, L_0x2dfc3d0;  1 drivers
v0x2c63ea0_0 .net *"_s1", 0 0, L_0x2dfc530;  1 drivers
S_0x2c63f80 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x2c61ce0;
 .timescale -9 -12;
P_0x2c64190 .param/l "i" 0 4 54, +C4<0111>;
L_0x2dfc2a0/d .functor AND 1, L_0x2dfc9e0, L_0x2dfcbd0, C4<1>, C4<1>;
L_0x2dfc2a0 .delay 1 (30000,30000,30000) L_0x2dfc2a0/d;
v0x2c64250_0 .net *"_s0", 0 0, L_0x2dfc9e0;  1 drivers
v0x2c64330_0 .net *"_s1", 0 0, L_0x2dfcbd0;  1 drivers
S_0x2c64ef0 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x2c61ac0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x2dfe620/d .functor OR 1, L_0x2dfe6e0, L_0x2dfe890, C4<0>, C4<0>;
L_0x2dfe620 .delay 1 (30000,30000,30000) L_0x2dfe620/d;
v0x2c66a70_0 .net *"_s10", 0 0, L_0x2dfe6e0;  1 drivers
v0x2c66b50_0 .net *"_s12", 0 0, L_0x2dfe890;  1 drivers
v0x2c66c30_0 .net "in", 7 0, L_0x2dfc620;  alias, 1 drivers
v0x2c66cd0_0 .net "ors", 1 0, L_0x2dfe440;  1 drivers
v0x2c66d90_0 .net "out", 0 0, L_0x2dfe620;  alias, 1 drivers
L_0x2dfd810 .part L_0x2dfc620, 0, 4;
L_0x2dfe440 .concat8 [ 1 1 0 0], L_0x2dfd500, L_0x2dfe130;
L_0x2dfe580 .part L_0x2dfc620, 4, 4;
L_0x2dfe6e0 .part L_0x2dfe440, 0, 1;
L_0x2dfe890 .part L_0x2dfe440, 1, 1;
S_0x2c650b0 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x2c64ef0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2dfccc0/d .functor OR 1, L_0x2dfcd80, L_0x2dfcee0, C4<0>, C4<0>;
L_0x2dfccc0 .delay 1 (30000,30000,30000) L_0x2dfccc0/d;
L_0x2dfd110/d .functor OR 1, L_0x2dfd220, L_0x2dfd380, C4<0>, C4<0>;
L_0x2dfd110 .delay 1 (30000,30000,30000) L_0x2dfd110/d;
L_0x2dfd500/d .functor OR 1, L_0x2dfd570, L_0x2dfd720, C4<0>, C4<0>;
L_0x2dfd500 .delay 1 (30000,30000,30000) L_0x2dfd500/d;
v0x2c652e0_0 .net *"_s0", 0 0, L_0x2dfccc0;  1 drivers
v0x2c653e0_0 .net *"_s10", 0 0, L_0x2dfd220;  1 drivers
v0x2c654c0_0 .net *"_s12", 0 0, L_0x2dfd380;  1 drivers
v0x2c655b0_0 .net *"_s14", 0 0, L_0x2dfd570;  1 drivers
v0x2c65690_0 .net *"_s16", 0 0, L_0x2dfd720;  1 drivers
v0x2c657c0_0 .net *"_s3", 0 0, L_0x2dfcd80;  1 drivers
v0x2c658a0_0 .net *"_s5", 0 0, L_0x2dfcee0;  1 drivers
v0x2c65980_0 .net *"_s6", 0 0, L_0x2dfd110;  1 drivers
v0x2c65a60_0 .net "in", 3 0, L_0x2dfd810;  1 drivers
v0x2c65bd0_0 .net "ors", 1 0, L_0x2dfd020;  1 drivers
v0x2c65cb0_0 .net "out", 0 0, L_0x2dfd500;  1 drivers
L_0x2dfcd80 .part L_0x2dfd810, 0, 1;
L_0x2dfcee0 .part L_0x2dfd810, 1, 1;
L_0x2dfd020 .concat8 [ 1 1 0 0], L_0x2dfccc0, L_0x2dfd110;
L_0x2dfd220 .part L_0x2dfd810, 2, 1;
L_0x2dfd380 .part L_0x2dfd810, 3, 1;
L_0x2dfd570 .part L_0x2dfd020, 0, 1;
L_0x2dfd720 .part L_0x2dfd020, 1, 1;
S_0x2c65dd0 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x2c64ef0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2dfd940/d .functor OR 1, L_0x2dfd9b0, L_0x2dfdb10, C4<0>, C4<0>;
L_0x2dfd940 .delay 1 (30000,30000,30000) L_0x2dfd940/d;
L_0x2dfdd40/d .functor OR 1, L_0x2dfde50, L_0x2dfdfb0, C4<0>, C4<0>;
L_0x2dfdd40 .delay 1 (30000,30000,30000) L_0x2dfdd40/d;
L_0x2dfe130/d .functor OR 1, L_0x2dfe1a0, L_0x2dfe350, C4<0>, C4<0>;
L_0x2dfe130 .delay 1 (30000,30000,30000) L_0x2dfe130/d;
v0x2c65fb0_0 .net *"_s0", 0 0, L_0x2dfd940;  1 drivers
v0x2c660b0_0 .net *"_s10", 0 0, L_0x2dfde50;  1 drivers
v0x2c66190_0 .net *"_s12", 0 0, L_0x2dfdfb0;  1 drivers
v0x2c66250_0 .net *"_s14", 0 0, L_0x2dfe1a0;  1 drivers
v0x2c66330_0 .net *"_s16", 0 0, L_0x2dfe350;  1 drivers
v0x2c66460_0 .net *"_s3", 0 0, L_0x2dfd9b0;  1 drivers
v0x2c66540_0 .net *"_s5", 0 0, L_0x2dfdb10;  1 drivers
v0x2c66620_0 .net *"_s6", 0 0, L_0x2dfdd40;  1 drivers
v0x2c66700_0 .net "in", 3 0, L_0x2dfe580;  1 drivers
v0x2c66870_0 .net "ors", 1 0, L_0x2dfdc50;  1 drivers
v0x2c66950_0 .net "out", 0 0, L_0x2dfe130;  1 drivers
L_0x2dfd9b0 .part L_0x2dfe580, 0, 1;
L_0x2dfdb10 .part L_0x2dfe580, 1, 1;
L_0x2dfdc50 .concat8 [ 1 1 0 0], L_0x2dfd940, L_0x2dfdd40;
L_0x2dfde50 .part L_0x2dfe580, 2, 1;
L_0x2dfdfb0 .part L_0x2dfe580, 3, 1;
L_0x2dfe1a0 .part L_0x2dfdc50, 0, 1;
L_0x2dfe350 .part L_0x2dfdc50, 1, 1;
S_0x2c67230 .scope module, "resMux" "unaryMultiplexor" 4 175, 4 69 0, S_0x2c60360;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x2c6c660_0 .net "ands", 7 0, L_0x2df8be0;  1 drivers
v0x2c6c770_0 .net "in", 7 0, L_0x2df6b50;  alias, 1 drivers
v0x2c6c830_0 .net "out", 0 0, L_0x2dfabe0;  alias, 1 drivers
v0x2c6c900_0 .net "sel", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
S_0x2c67480 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x2c67230;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x2c69bc0_0 .net "A", 7 0, L_0x2df6b50;  alias, 1 drivers
v0x2c69cc0_0 .net "B", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
v0x2c69d80_0 .net *"_s0", 0 0, L_0x2df73d0;  1 drivers
v0x2c69e40_0 .net *"_s12", 0 0, L_0x2df7d90;  1 drivers
v0x2c69f20_0 .net *"_s16", 0 0, L_0x2df80f0;  1 drivers
v0x2c6a050_0 .net *"_s20", 0 0, L_0x2df8520;  1 drivers
v0x2c6a130_0 .net *"_s24", 0 0, L_0x2df8850;  1 drivers
v0x2c6a210_0 .net *"_s28", 0 0, L_0x2df87e0;  1 drivers
v0x2c6a2f0_0 .net *"_s4", 0 0, L_0x2df7770;  1 drivers
v0x2c6a460_0 .net *"_s8", 0 0, L_0x2df7a80;  1 drivers
v0x2c6a540_0 .net "out", 7 0, L_0x2df8be0;  alias, 1 drivers
L_0x2df74e0 .part L_0x2df6b50, 0, 1;
L_0x2df76d0 .part v0x2cdd2e0_0, 0, 1;
L_0x2df7830 .part L_0x2df6b50, 1, 1;
L_0x2df7990 .part v0x2cdd2e0_0, 1, 1;
L_0x2df7b40 .part L_0x2df6b50, 2, 1;
L_0x2df7ca0 .part v0x2cdd2e0_0, 2, 1;
L_0x2df7e50 .part L_0x2df6b50, 3, 1;
L_0x2df7fb0 .part v0x2cdd2e0_0, 3, 1;
L_0x2df81b0 .part L_0x2df6b50, 4, 1;
L_0x2df8420 .part v0x2cdd2e0_0, 4, 1;
L_0x2df8590 .part L_0x2df6b50, 5, 1;
L_0x2df86f0 .part v0x2cdd2e0_0, 5, 1;
L_0x2df8910 .part L_0x2df6b50, 6, 1;
L_0x2df8a70 .part v0x2cdd2e0_0, 6, 1;
LS_0x2df8be0_0_0 .concat8 [ 1 1 1 1], L_0x2df73d0, L_0x2df7770, L_0x2df7a80, L_0x2df7d90;
LS_0x2df8be0_0_4 .concat8 [ 1 1 1 1], L_0x2df80f0, L_0x2df8520, L_0x2df8850, L_0x2df87e0;
L_0x2df8be0 .concat8 [ 4 4 0 0], LS_0x2df8be0_0_0, LS_0x2df8be0_0_4;
L_0x2df8fa0 .part L_0x2df6b50, 7, 1;
L_0x2df9190 .part v0x2cdd2e0_0, 7, 1;
S_0x2c676c0 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x2c67480;
 .timescale -9 -12;
P_0x2c678d0 .param/l "i" 0 4 54, +C4<00>;
L_0x2df73d0/d .functor AND 1, L_0x2df74e0, L_0x2df76d0, C4<1>, C4<1>;
L_0x2df73d0 .delay 1 (30000,30000,30000) L_0x2df73d0/d;
v0x2c679b0_0 .net *"_s0", 0 0, L_0x2df74e0;  1 drivers
v0x2c67a90_0 .net *"_s1", 0 0, L_0x2df76d0;  1 drivers
S_0x2c67b70 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x2c67480;
 .timescale -9 -12;
P_0x2c67d80 .param/l "i" 0 4 54, +C4<01>;
L_0x2df7770/d .functor AND 1, L_0x2df7830, L_0x2df7990, C4<1>, C4<1>;
L_0x2df7770 .delay 1 (30000,30000,30000) L_0x2df7770/d;
v0x2c67e40_0 .net *"_s0", 0 0, L_0x2df7830;  1 drivers
v0x2c67f20_0 .net *"_s1", 0 0, L_0x2df7990;  1 drivers
S_0x2c68000 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x2c67480;
 .timescale -9 -12;
P_0x2c68240 .param/l "i" 0 4 54, +C4<010>;
L_0x2df7a80/d .functor AND 1, L_0x2df7b40, L_0x2df7ca0, C4<1>, C4<1>;
L_0x2df7a80 .delay 1 (30000,30000,30000) L_0x2df7a80/d;
v0x2c682e0_0 .net *"_s0", 0 0, L_0x2df7b40;  1 drivers
v0x2c683c0_0 .net *"_s1", 0 0, L_0x2df7ca0;  1 drivers
S_0x2c684a0 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x2c67480;
 .timescale -9 -12;
P_0x2c686b0 .param/l "i" 0 4 54, +C4<011>;
L_0x2df7d90/d .functor AND 1, L_0x2df7e50, L_0x2df7fb0, C4<1>, C4<1>;
L_0x2df7d90 .delay 1 (30000,30000,30000) L_0x2df7d90/d;
v0x2c68770_0 .net *"_s0", 0 0, L_0x2df7e50;  1 drivers
v0x2c68850_0 .net *"_s1", 0 0, L_0x2df7fb0;  1 drivers
S_0x2c68930 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x2c67480;
 .timescale -9 -12;
P_0x2c68b90 .param/l "i" 0 4 54, +C4<0100>;
L_0x2df80f0/d .functor AND 1, L_0x2df81b0, L_0x2df8420, C4<1>, C4<1>;
L_0x2df80f0 .delay 1 (30000,30000,30000) L_0x2df80f0/d;
v0x2c68c50_0 .net *"_s0", 0 0, L_0x2df81b0;  1 drivers
v0x2c68d30_0 .net *"_s1", 0 0, L_0x2df8420;  1 drivers
S_0x2c68e10 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x2c67480;
 .timescale -9 -12;
P_0x2c69020 .param/l "i" 0 4 54, +C4<0101>;
L_0x2df8520/d .functor AND 1, L_0x2df8590, L_0x2df86f0, C4<1>, C4<1>;
L_0x2df8520 .delay 1 (30000,30000,30000) L_0x2df8520/d;
v0x2c690e0_0 .net *"_s0", 0 0, L_0x2df8590;  1 drivers
v0x2c691c0_0 .net *"_s1", 0 0, L_0x2df86f0;  1 drivers
S_0x2c692a0 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x2c67480;
 .timescale -9 -12;
P_0x2c694b0 .param/l "i" 0 4 54, +C4<0110>;
L_0x2df8850/d .functor AND 1, L_0x2df8910, L_0x2df8a70, C4<1>, C4<1>;
L_0x2df8850 .delay 1 (30000,30000,30000) L_0x2df8850/d;
v0x2c69570_0 .net *"_s0", 0 0, L_0x2df8910;  1 drivers
v0x2c69650_0 .net *"_s1", 0 0, L_0x2df8a70;  1 drivers
S_0x2c69730 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x2c67480;
 .timescale -9 -12;
P_0x2c69940 .param/l "i" 0 4 54, +C4<0111>;
L_0x2df87e0/d .functor AND 1, L_0x2df8fa0, L_0x2df9190, C4<1>, C4<1>;
L_0x2df87e0 .delay 1 (30000,30000,30000) L_0x2df87e0/d;
v0x2c69a00_0 .net *"_s0", 0 0, L_0x2df8fa0;  1 drivers
v0x2c69ae0_0 .net *"_s1", 0 0, L_0x2df9190;  1 drivers
S_0x2c6a6a0 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x2c67230;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x2dfabe0/d .functor OR 1, L_0x2dfaca0, L_0x2dfae50, C4<0>, C4<0>;
L_0x2dfabe0 .delay 1 (30000,30000,30000) L_0x2dfabe0/d;
v0x2c6c1f0_0 .net *"_s10", 0 0, L_0x2dfaca0;  1 drivers
v0x2c6c2d0_0 .net *"_s12", 0 0, L_0x2dfae50;  1 drivers
v0x2c6c3b0_0 .net "in", 7 0, L_0x2df8be0;  alias, 1 drivers
v0x2c6c480_0 .net "ors", 1 0, L_0x2dfaa00;  1 drivers
v0x2c6c540_0 .net "out", 0 0, L_0x2dfabe0;  alias, 1 drivers
L_0x2df9dd0 .part L_0x2df8be0, 0, 4;
L_0x2dfaa00 .concat8 [ 1 1 0 0], L_0x2df9ac0, L_0x2dfa6f0;
L_0x2dfab40 .part L_0x2df8be0, 4, 4;
L_0x2dfaca0 .part L_0x2dfaa00, 0, 1;
L_0x2dfae50 .part L_0x2dfaa00, 1, 1;
S_0x2c6a860 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x2c6a6a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2df9280/d .functor OR 1, L_0x2df9340, L_0x2df94a0, C4<0>, C4<0>;
L_0x2df9280 .delay 1 (30000,30000,30000) L_0x2df9280/d;
L_0x2df96d0/d .functor OR 1, L_0x2df97e0, L_0x2df9940, C4<0>, C4<0>;
L_0x2df96d0 .delay 1 (30000,30000,30000) L_0x2df96d0/d;
L_0x2df9ac0/d .functor OR 1, L_0x2df9b30, L_0x2df9ce0, C4<0>, C4<0>;
L_0x2df9ac0 .delay 1 (30000,30000,30000) L_0x2df9ac0/d;
v0x2c6aab0_0 .net *"_s0", 0 0, L_0x2df9280;  1 drivers
v0x2c6abb0_0 .net *"_s10", 0 0, L_0x2df97e0;  1 drivers
v0x2c6ac90_0 .net *"_s12", 0 0, L_0x2df9940;  1 drivers
v0x2c6ad50_0 .net *"_s14", 0 0, L_0x2df9b30;  1 drivers
v0x2c6ae30_0 .net *"_s16", 0 0, L_0x2df9ce0;  1 drivers
v0x2c6af60_0 .net *"_s3", 0 0, L_0x2df9340;  1 drivers
v0x2c6b040_0 .net *"_s5", 0 0, L_0x2df94a0;  1 drivers
v0x2c6b120_0 .net *"_s6", 0 0, L_0x2df96d0;  1 drivers
v0x2c6b200_0 .net "in", 3 0, L_0x2df9dd0;  1 drivers
v0x2c6b370_0 .net "ors", 1 0, L_0x2df95e0;  1 drivers
v0x2c6b450_0 .net "out", 0 0, L_0x2df9ac0;  1 drivers
L_0x2df9340 .part L_0x2df9dd0, 0, 1;
L_0x2df94a0 .part L_0x2df9dd0, 1, 1;
L_0x2df95e0 .concat8 [ 1 1 0 0], L_0x2df9280, L_0x2df96d0;
L_0x2df97e0 .part L_0x2df9dd0, 2, 1;
L_0x2df9940 .part L_0x2df9dd0, 3, 1;
L_0x2df9b30 .part L_0x2df95e0, 0, 1;
L_0x2df9ce0 .part L_0x2df95e0, 1, 1;
S_0x2c6b570 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x2c6a6a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2df9f00/d .functor OR 1, L_0x2df9f70, L_0x2dfa0d0, C4<0>, C4<0>;
L_0x2df9f00 .delay 1 (30000,30000,30000) L_0x2df9f00/d;
L_0x2dfa300/d .functor OR 1, L_0x2dfa410, L_0x2dfa570, C4<0>, C4<0>;
L_0x2dfa300 .delay 1 (30000,30000,30000) L_0x2dfa300/d;
L_0x2dfa6f0/d .functor OR 1, L_0x2dfa760, L_0x2dfa910, C4<0>, C4<0>;
L_0x2dfa6f0 .delay 1 (30000,30000,30000) L_0x2dfa6f0/d;
v0x2c6b730_0 .net *"_s0", 0 0, L_0x2df9f00;  1 drivers
v0x2c6b830_0 .net *"_s10", 0 0, L_0x2dfa410;  1 drivers
v0x2c6b910_0 .net *"_s12", 0 0, L_0x2dfa570;  1 drivers
v0x2c6b9d0_0 .net *"_s14", 0 0, L_0x2dfa760;  1 drivers
v0x2c6bab0_0 .net *"_s16", 0 0, L_0x2dfa910;  1 drivers
v0x2c6bbe0_0 .net *"_s3", 0 0, L_0x2df9f70;  1 drivers
v0x2c6bcc0_0 .net *"_s5", 0 0, L_0x2dfa0d0;  1 drivers
v0x2c6bda0_0 .net *"_s6", 0 0, L_0x2dfa300;  1 drivers
v0x2c6be80_0 .net "in", 3 0, L_0x2dfab40;  1 drivers
v0x2c6bff0_0 .net "ors", 1 0, L_0x2dfa210;  1 drivers
v0x2c6c0d0_0 .net "out", 0 0, L_0x2dfa6f0;  1 drivers
L_0x2df9f70 .part L_0x2dfab40, 0, 1;
L_0x2dfa0d0 .part L_0x2dfab40, 1, 1;
L_0x2dfa210 .concat8 [ 1 1 0 0], L_0x2df9f00, L_0x2dfa300;
L_0x2dfa410 .part L_0x2dfab40, 2, 1;
L_0x2dfa570 .part L_0x2dfab40, 3, 1;
L_0x2dfa760 .part L_0x2dfa210, 0, 1;
L_0x2dfa910 .part L_0x2dfa210, 1, 1;
S_0x2c6c9e0 .scope module, "sltGate" "slt" 4 164, 4 101 0, S_0x2c60360;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x2df5990/d .functor XNOR 1, L_0x2dfea80, L_0x2dfebe0, C4<0>, C4<0>;
L_0x2df5990 .delay 1 (20000,20000,20000) L_0x2df5990/d;
L_0x2df5b10/d .functor AND 1, L_0x2dfea80, L_0x2df46d0, C4<1>, C4<1>;
L_0x2df5b10 .delay 1 (30000,30000,30000) L_0x2df5b10/d;
L_0x2df5c70/d .functor AND 1, L_0x2df5990, L_0x2df43b0, C4<1>, C4<1>;
L_0x2df5c70 .delay 1 (30000,30000,30000) L_0x2df5c70/d;
L_0x2df5d80/d .functor OR 1, L_0x2df5c70, L_0x2df5b10, C4<0>, C4<0>;
L_0x2df5d80 .delay 1 (30000,30000,30000) L_0x2df5d80/d;
v0x2c6cc90_0 .net "a", 0 0, L_0x2dfea80;  alias, 1 drivers
v0x2c6cd80_0 .net "a_", 0 0, L_0x2de9e60;  alias, 1 drivers
v0x2c6ce40_0 .net "b", 0 0, L_0x2dfebe0;  alias, 1 drivers
v0x2c6cf30_0 .net "b_", 0 0, L_0x2df46d0;  alias, 1 drivers
v0x2c6cfd0_0 .net "carryin", 0 0, L_0x2df43b0;  alias, 1 drivers
v0x2c6d110_0 .net "eq", 0 0, L_0x2df5990;  1 drivers
v0x2c6d1d0_0 .net "lt", 0 0, L_0x2df5b10;  1 drivers
v0x2c6d290_0 .net "out", 0 0, L_0x2df5d80;  1 drivers
v0x2c6d350_0 .net "w0", 0 0, L_0x2df5c70;  1 drivers
S_0x2c6d5a0 .scope module, "sub" "fullAdder" 4 158, 4 85 0, S_0x2c60360;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x2df5570/d .functor OR 1, L_0x2df50c0, L_0x2c6e800, C4<0>, C4<0>;
L_0x2df5570 .delay 1 (30000,30000,30000) L_0x2df5570/d;
v0x2c6e390_0 .net "a", 0 0, L_0x2dfea80;  alias, 1 drivers
v0x2c6e4e0_0 .net "b", 0 0, L_0x2df46d0;  alias, 1 drivers
v0x2c6e5a0_0 .net "c1", 0 0, L_0x2df50c0;  1 drivers
v0x2c6e640_0 .net "c2", 0 0, L_0x2c6e800;  1 drivers
v0x2c6e710_0 .net "carryin", 0 0, L_0x2df43b0;  alias, 1 drivers
v0x2c6e890_0 .net "carryout", 0 0, L_0x2df5570;  1 drivers
v0x2c6e930_0 .net "s1", 0 0, L_0x2df5000;  1 drivers
v0x2c6e9d0_0 .net "sum", 0 0, L_0x2df5220;  1 drivers
S_0x2c6d7f0 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x2c6d5a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2df5000/d .functor XOR 1, L_0x2dfea80, L_0x2df46d0, C4<0>, C4<0>;
L_0x2df5000 .delay 1 (30000,30000,30000) L_0x2df5000/d;
L_0x2df50c0/d .functor AND 1, L_0x2dfea80, L_0x2df46d0, C4<1>, C4<1>;
L_0x2df50c0 .delay 1 (30000,30000,30000) L_0x2df50c0/d;
v0x2c6da50_0 .net "a", 0 0, L_0x2dfea80;  alias, 1 drivers
v0x2c6db10_0 .net "b", 0 0, L_0x2df46d0;  alias, 1 drivers
v0x2c6dbd0_0 .net "carryout", 0 0, L_0x2df50c0;  alias, 1 drivers
v0x2c6dc70_0 .net "sum", 0 0, L_0x2df5000;  alias, 1 drivers
S_0x2c6dda0 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x2c6d5a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2df5220/d .functor XOR 1, L_0x2df5000, L_0x2df43b0, C4<0>, C4<0>;
L_0x2df5220 .delay 1 (30000,30000,30000) L_0x2df5220/d;
L_0x2c6e800/d .functor AND 1, L_0x2df5000, L_0x2df43b0, C4<1>, C4<1>;
L_0x2c6e800 .delay 1 (30000,30000,30000) L_0x2c6e800/d;
v0x2c6e000_0 .net "a", 0 0, L_0x2df5000;  alias, 1 drivers
v0x2c6e0d0_0 .net "b", 0 0, L_0x2df43b0;  alias, 1 drivers
v0x2c6e170_0 .net "carryout", 0 0, L_0x2c6e800;  alias, 1 drivers
v0x2c6e240_0 .net "sum", 0 0, L_0x2df5220;  alias, 1 drivers
S_0x2c70a60 .scope generate, "genblk2" "genblk2" 3 49, 3 49 0, S_0x2c60090;
 .timescale -9 -12;
L_0x2ac6110bc948 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110bc990 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2df4b80/d .functor OR 1, L_0x2ac6110bc948, L_0x2ac6110bc990, C4<0>, C4<0>;
L_0x2df4b80 .delay 1 (30000,30000,30000) L_0x2df4b80/d;
v0x2c70c50_0 .net/2u *"_s0", 0 0, L_0x2ac6110bc948;  1 drivers
v0x2c70d30_0 .net/2u *"_s2", 0 0, L_0x2ac6110bc990;  1 drivers
S_0x2c70e10 .scope generate, "alu_slices[27]" "alu_slices[27]" 3 39, 3 39 0, S_0x26b20c0;
 .timescale -9 -12;
P_0x2c71020 .param/l "i" 0 3 39, +C4<011011>;
S_0x2c710e0 .scope module, "alu1_inst" "alu1" 3 40, 4 142 0, S_0x2c70e10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x2df44f0/d .functor NOT 1, L_0x2e092e0, C4<0>, C4<0>, C4<0>;
L_0x2df44f0 .delay 1 (10000,10000,10000) L_0x2df44f0/d;
L_0x2dfef60/d .functor NOT 1, L_0x2dfec80, C4<0>, C4<0>, C4<0>;
L_0x2dfef60 .delay 1 (10000,10000,10000) L_0x2dfef60/d;
L_0x2dfffb0/d .functor XOR 1, L_0x2e092e0, L_0x2dfec80, C4<0>, C4<0>;
L_0x2dfffb0 .delay 1 (30000,30000,30000) L_0x2dfffb0/d;
L_0x2ac6110bc9d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110bca20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2e00070/d .functor OR 1, L_0x2ac6110bc9d8, L_0x2ac6110bca20, C4<0>, C4<0>;
L_0x2e00070 .delay 1 (30000,30000,30000) L_0x2e00070/d;
L_0x2ac6110bca68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110bcab0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2e00810/d .functor OR 1, L_0x2ac6110bca68, L_0x2ac6110bcab0, C4<0>, C4<0>;
L_0x2e00810 .delay 1 (30000,30000,30000) L_0x2e00810/d;
L_0x2e00a10/d .functor AND 1, L_0x2e092e0, L_0x2dfec80, C4<1>, C4<1>;
L_0x2e00a10 .delay 1 (30000,30000,30000) L_0x2e00a10/d;
L_0x2ac6110bcaf8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110bcb40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2e00ad0/d .functor OR 1, L_0x2ac6110bcaf8, L_0x2ac6110bcb40, C4<0>, C4<0>;
L_0x2e00ad0 .delay 1 (30000,30000,30000) L_0x2e00ad0/d;
L_0x2e00cd0/d .functor NAND 1, L_0x2e092e0, L_0x2dfec80, C4<1>, C4<1>;
L_0x2e00cd0 .delay 1 (20000,20000,20000) L_0x2e00cd0/d;
L_0x2ac6110bcb88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110bcbd0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2e00de0/d .functor OR 1, L_0x2ac6110bcb88, L_0x2ac6110bcbd0, C4<0>, C4<0>;
L_0x2e00de0 .delay 1 (30000,30000,30000) L_0x2e00de0/d;
L_0x2e00f90/d .functor NOR 1, L_0x2e092e0, L_0x2dfec80, C4<0>, C4<0>;
L_0x2e00f90 .delay 1 (20000,20000,20000) L_0x2e00f90/d;
L_0x2ac6110bcc18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110bcc60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2dff410/d .functor OR 1, L_0x2ac6110bcc18, L_0x2ac6110bcc60, C4<0>, C4<0>;
L_0x2dff410 .delay 1 (30000,30000,30000) L_0x2dff410/d;
L_0x2e015f0/d .functor OR 1, L_0x2e092e0, L_0x2dfec80, C4<0>, C4<0>;
L_0x2e015f0 .delay 1 (30000,30000,30000) L_0x2e015f0/d;
L_0x2ac6110bcca8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110bccf0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2e01ae0/d .functor OR 1, L_0x2ac6110bcca8, L_0x2ac6110bccf0, C4<0>, C4<0>;
L_0x2e01ae0 .delay 1 (30000,30000,30000) L_0x2e01ae0/d;
L_0x2e091e0/d .functor NOT 1, L_0x2e05440, C4<0>, C4<0>, C4<0>;
L_0x2e091e0 .delay 1 (10000,10000,10000) L_0x2e091e0/d;
v0x2c7f810_0 .net "A", 0 0, L_0x2e092e0;  1 drivers
v0x2c7f8d0_0 .net "A_", 0 0, L_0x2df44f0;  1 drivers
v0x2c7f990_0 .net "B", 0 0, L_0x2dfec80;  1 drivers
v0x2c7fa60_0 .net "B_", 0 0, L_0x2dfef60;  1 drivers
v0x2c7fb00_0 .net *"_s11", 0 0, L_0x2e00070;  1 drivers
v0x2c7fbf0_0 .net/2s *"_s13", 0 0, L_0x2ac6110bc9d8;  1 drivers
v0x2c7fcb0_0 .net/2s *"_s15", 0 0, L_0x2ac6110bca20;  1 drivers
v0x2c7fd90_0 .net *"_s19", 0 0, L_0x2e00810;  1 drivers
v0x2c7fe70_0 .net/2s *"_s21", 0 0, L_0x2ac6110bca68;  1 drivers
v0x2c7ffe0_0 .net/2s *"_s23", 0 0, L_0x2ac6110bcab0;  1 drivers
v0x2c800c0_0 .net *"_s25", 0 0, L_0x2e00a10;  1 drivers
v0x2c801a0_0 .net *"_s28", 0 0, L_0x2e00ad0;  1 drivers
v0x2c80280_0 .net/2s *"_s30", 0 0, L_0x2ac6110bcaf8;  1 drivers
v0x2c80360_0 .net/2s *"_s32", 0 0, L_0x2ac6110bcb40;  1 drivers
v0x2c80440_0 .net *"_s34", 0 0, L_0x2e00cd0;  1 drivers
v0x2c80520_0 .net *"_s37", 0 0, L_0x2e00de0;  1 drivers
v0x2c80600_0 .net/2s *"_s39", 0 0, L_0x2ac6110bcb88;  1 drivers
v0x2c807b0_0 .net/2s *"_s41", 0 0, L_0x2ac6110bcbd0;  1 drivers
v0x2c80850_0 .net *"_s43", 0 0, L_0x2e00f90;  1 drivers
v0x2c80930_0 .net *"_s46", 0 0, L_0x2dff410;  1 drivers
v0x2c80a10_0 .net/2s *"_s48", 0 0, L_0x2ac6110bcc18;  1 drivers
v0x2c80af0_0 .net/2s *"_s50", 0 0, L_0x2ac6110bcc60;  1 drivers
v0x2c80bd0_0 .net *"_s52", 0 0, L_0x2e015f0;  1 drivers
v0x2c80cb0_0 .net *"_s56", 0 0, L_0x2e01ae0;  1 drivers
v0x2c80d90_0 .net/2s *"_s59", 0 0, L_0x2ac6110bcca8;  1 drivers
v0x2c80e70_0 .net/2s *"_s61", 0 0, L_0x2ac6110bccf0;  1 drivers
v0x2c80f50_0 .net *"_s8", 0 0, L_0x2dfffb0;  1 drivers
v0x2c81030_0 .net "carryin", 0 0, L_0x2dfed20;  1 drivers
v0x2c810d0_0 .net "carryout", 0 0, L_0x2e08e80;  1 drivers
v0x2c81170_0 .net "carryouts", 7 0, L_0x2e01770;  1 drivers
v0x2c81280_0 .net "command", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
v0x2c81340_0 .net "result", 0 0, L_0x2e05440;  1 drivers
v0x2c81430_0 .net "results", 7 0, L_0x2e013c0;  1 drivers
v0x2c80710_0 .net "zero", 0 0, L_0x2e091e0;  1 drivers
LS_0x2e013c0_0_0 .concat8 [ 1 1 1 1], L_0x2dff480, L_0x2dffab0, L_0x2dfffb0, L_0x2e00810;
LS_0x2e013c0_0_4 .concat8 [ 1 1 1 1], L_0x2e00a10, L_0x2e00cd0, L_0x2e00f90, L_0x2e015f0;
L_0x2e013c0 .concat8 [ 4 4 0 0], LS_0x2e013c0_0_0, LS_0x2e013c0_0_4;
LS_0x2e01770_0_0 .concat8 [ 1 1 1 1], L_0x2dff730, L_0x2dffe50, L_0x2e00070, L_0x2e00660;
LS_0x2e01770_0_4 .concat8 [ 1 1 1 1], L_0x2e00ad0, L_0x2e00de0, L_0x2dff410, L_0x2e01ae0;
L_0x2e01770 .concat8 [ 4 4 0 0], LS_0x2e01770_0_0, LS_0x2e01770_0_4;
S_0x2c71360 .scope module, "adder" "fullAdder" 4 157, 4 85 0, S_0x2c710e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x2dff730/d .functor OR 1, L_0x2dff210, L_0x2dff5d0, C4<0>, C4<0>;
L_0x2dff730 .delay 1 (30000,30000,30000) L_0x2dff730/d;
v0x2c72190_0 .net "a", 0 0, L_0x2e092e0;  alias, 1 drivers
v0x2c72250_0 .net "b", 0 0, L_0x2dfec80;  alias, 1 drivers
v0x2c72320_0 .net "c1", 0 0, L_0x2dff210;  1 drivers
v0x2c72420_0 .net "c2", 0 0, L_0x2dff5d0;  1 drivers
v0x2c724f0_0 .net "carryin", 0 0, L_0x2dfed20;  alias, 1 drivers
v0x2c725e0_0 .net "carryout", 0 0, L_0x2dff730;  1 drivers
v0x2c72680_0 .net "s1", 0 0, L_0x2dff150;  1 drivers
v0x2c72770_0 .net "sum", 0 0, L_0x2dff480;  1 drivers
S_0x2c715d0 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x2c71360;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2dff150/d .functor XOR 1, L_0x2e092e0, L_0x2dfec80, C4<0>, C4<0>;
L_0x2dff150 .delay 1 (30000,30000,30000) L_0x2dff150/d;
L_0x2dff210/d .functor AND 1, L_0x2e092e0, L_0x2dfec80, C4<1>, C4<1>;
L_0x2dff210 .delay 1 (30000,30000,30000) L_0x2dff210/d;
v0x2c71830_0 .net "a", 0 0, L_0x2e092e0;  alias, 1 drivers
v0x2c71910_0 .net "b", 0 0, L_0x2dfec80;  alias, 1 drivers
v0x2c719d0_0 .net "carryout", 0 0, L_0x2dff210;  alias, 1 drivers
v0x2c71a70_0 .net "sum", 0 0, L_0x2dff150;  alias, 1 drivers
S_0x2c71bb0 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x2c71360;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2dff480/d .functor XOR 1, L_0x2dff150, L_0x2dfed20, C4<0>, C4<0>;
L_0x2dff480 .delay 1 (30000,30000,30000) L_0x2dff480/d;
L_0x2dff5d0/d .functor AND 1, L_0x2dff150, L_0x2dfed20, C4<1>, C4<1>;
L_0x2dff5d0 .delay 1 (30000,30000,30000) L_0x2dff5d0/d;
v0x2c71e10_0 .net "a", 0 0, L_0x2dff150;  alias, 1 drivers
v0x2c71eb0_0 .net "b", 0 0, L_0x2dfed20;  alias, 1 drivers
v0x2c71f50_0 .net "carryout", 0 0, L_0x2dff5d0;  alias, 1 drivers
v0x2c72020_0 .net "sum", 0 0, L_0x2dff480;  alias, 1 drivers
S_0x2c72840 .scope module, "cMux" "unaryMultiplexor" 4 176, 4 69 0, S_0x2c710e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x2c77c30_0 .net "ands", 7 0, L_0x2e06e80;  1 drivers
v0x2c77d40_0 .net "in", 7 0, L_0x2e01770;  alias, 1 drivers
v0x2c77e00_0 .net "out", 0 0, L_0x2e08e80;  alias, 1 drivers
v0x2c77ed0_0 .net "sel", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
S_0x2c72a60 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x2c72840;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x2c75190_0 .net "A", 7 0, L_0x2e01770;  alias, 1 drivers
v0x2c75290_0 .net "B", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
v0x2c75350_0 .net *"_s0", 0 0, L_0x2e057a0;  1 drivers
v0x2c75410_0 .net *"_s12", 0 0, L_0x2e06110;  1 drivers
v0x2c754f0_0 .net *"_s16", 0 0, L_0x2e06470;  1 drivers
v0x2c75620_0 .net *"_s20", 0 0, L_0x2e06840;  1 drivers
v0x2c75700_0 .net *"_s24", 0 0, L_0x2e06b70;  1 drivers
v0x2c757e0_0 .net *"_s28", 0 0, L_0x2e06b00;  1 drivers
v0x2c758c0_0 .net *"_s4", 0 0, L_0x2e05af0;  1 drivers
v0x2c75a30_0 .net *"_s8", 0 0, L_0x2e05e00;  1 drivers
v0x2c75b10_0 .net "out", 7 0, L_0x2e06e80;  alias, 1 drivers
L_0x2e05860 .part L_0x2e01770, 0, 1;
L_0x2e05a50 .part v0x2cdd2e0_0, 0, 1;
L_0x2e05bb0 .part L_0x2e01770, 1, 1;
L_0x2e05d10 .part v0x2cdd2e0_0, 1, 1;
L_0x2e05ec0 .part L_0x2e01770, 2, 1;
L_0x2e06020 .part v0x2cdd2e0_0, 2, 1;
L_0x2e061d0 .part L_0x2e01770, 3, 1;
L_0x2e06330 .part v0x2cdd2e0_0, 3, 1;
L_0x2e06530 .part L_0x2e01770, 4, 1;
L_0x2e067a0 .part v0x2cdd2e0_0, 4, 1;
L_0x2e068b0 .part L_0x2e01770, 5, 1;
L_0x2e06a10 .part v0x2cdd2e0_0, 5, 1;
L_0x2e06c30 .part L_0x2e01770, 6, 1;
L_0x2e06d90 .part v0x2cdd2e0_0, 6, 1;
LS_0x2e06e80_0_0 .concat8 [ 1 1 1 1], L_0x2e057a0, L_0x2e05af0, L_0x2e05e00, L_0x2e06110;
LS_0x2e06e80_0_4 .concat8 [ 1 1 1 1], L_0x2e06470, L_0x2e06840, L_0x2e06b70, L_0x2e06b00;
L_0x2e06e80 .concat8 [ 4 4 0 0], LS_0x2e06e80_0_0, LS_0x2e06e80_0_4;
L_0x2e07240 .part L_0x2e01770, 7, 1;
L_0x2e07430 .part v0x2cdd2e0_0, 7, 1;
S_0x2c72cc0 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x2c72a60;
 .timescale -9 -12;
P_0x2c72ed0 .param/l "i" 0 4 54, +C4<00>;
L_0x2e057a0/d .functor AND 1, L_0x2e05860, L_0x2e05a50, C4<1>, C4<1>;
L_0x2e057a0 .delay 1 (30000,30000,30000) L_0x2e057a0/d;
v0x2c72fb0_0 .net *"_s0", 0 0, L_0x2e05860;  1 drivers
v0x2c73090_0 .net *"_s1", 0 0, L_0x2e05a50;  1 drivers
S_0x2c73170 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x2c72a60;
 .timescale -9 -12;
P_0x2c73380 .param/l "i" 0 4 54, +C4<01>;
L_0x2e05af0/d .functor AND 1, L_0x2e05bb0, L_0x2e05d10, C4<1>, C4<1>;
L_0x2e05af0 .delay 1 (30000,30000,30000) L_0x2e05af0/d;
v0x2c73440_0 .net *"_s0", 0 0, L_0x2e05bb0;  1 drivers
v0x2c73520_0 .net *"_s1", 0 0, L_0x2e05d10;  1 drivers
S_0x2c73600 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x2c72a60;
 .timescale -9 -12;
P_0x2c73810 .param/l "i" 0 4 54, +C4<010>;
L_0x2e05e00/d .functor AND 1, L_0x2e05ec0, L_0x2e06020, C4<1>, C4<1>;
L_0x2e05e00 .delay 1 (30000,30000,30000) L_0x2e05e00/d;
v0x2c738b0_0 .net *"_s0", 0 0, L_0x2e05ec0;  1 drivers
v0x2c73990_0 .net *"_s1", 0 0, L_0x2e06020;  1 drivers
S_0x2c73a70 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x2c72a60;
 .timescale -9 -12;
P_0x2c73c80 .param/l "i" 0 4 54, +C4<011>;
L_0x2e06110/d .functor AND 1, L_0x2e061d0, L_0x2e06330, C4<1>, C4<1>;
L_0x2e06110 .delay 1 (30000,30000,30000) L_0x2e06110/d;
v0x2c73d40_0 .net *"_s0", 0 0, L_0x2e061d0;  1 drivers
v0x2c73e20_0 .net *"_s1", 0 0, L_0x2e06330;  1 drivers
S_0x2c73f00 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x2c72a60;
 .timescale -9 -12;
P_0x2c74160 .param/l "i" 0 4 54, +C4<0100>;
L_0x2e06470/d .functor AND 1, L_0x2e06530, L_0x2e067a0, C4<1>, C4<1>;
L_0x2e06470 .delay 1 (30000,30000,30000) L_0x2e06470/d;
v0x2c74220_0 .net *"_s0", 0 0, L_0x2e06530;  1 drivers
v0x2c74300_0 .net *"_s1", 0 0, L_0x2e067a0;  1 drivers
S_0x2c743e0 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x2c72a60;
 .timescale -9 -12;
P_0x2c745f0 .param/l "i" 0 4 54, +C4<0101>;
L_0x2e06840/d .functor AND 1, L_0x2e068b0, L_0x2e06a10, C4<1>, C4<1>;
L_0x2e06840 .delay 1 (30000,30000,30000) L_0x2e06840/d;
v0x2c746b0_0 .net *"_s0", 0 0, L_0x2e068b0;  1 drivers
v0x2c74790_0 .net *"_s1", 0 0, L_0x2e06a10;  1 drivers
S_0x2c74870 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x2c72a60;
 .timescale -9 -12;
P_0x2c74a80 .param/l "i" 0 4 54, +C4<0110>;
L_0x2e06b70/d .functor AND 1, L_0x2e06c30, L_0x2e06d90, C4<1>, C4<1>;
L_0x2e06b70 .delay 1 (30000,30000,30000) L_0x2e06b70/d;
v0x2c74b40_0 .net *"_s0", 0 0, L_0x2e06c30;  1 drivers
v0x2c74c20_0 .net *"_s1", 0 0, L_0x2e06d90;  1 drivers
S_0x2c74d00 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x2c72a60;
 .timescale -9 -12;
P_0x2c74f10 .param/l "i" 0 4 54, +C4<0111>;
L_0x2e06b00/d .functor AND 1, L_0x2e07240, L_0x2e07430, C4<1>, C4<1>;
L_0x2e06b00 .delay 1 (30000,30000,30000) L_0x2e06b00/d;
v0x2c74fd0_0 .net *"_s0", 0 0, L_0x2e07240;  1 drivers
v0x2c750b0_0 .net *"_s1", 0 0, L_0x2e07430;  1 drivers
S_0x2c75c70 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x2c72840;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x2e08e80/d .functor OR 1, L_0x2e08f40, L_0x2e090f0, C4<0>, C4<0>;
L_0x2e08e80 .delay 1 (30000,30000,30000) L_0x2e08e80/d;
v0x2c777c0_0 .net *"_s10", 0 0, L_0x2e08f40;  1 drivers
v0x2c778a0_0 .net *"_s12", 0 0, L_0x2e090f0;  1 drivers
v0x2c77980_0 .net "in", 7 0, L_0x2e06e80;  alias, 1 drivers
v0x2c77a50_0 .net "ors", 1 0, L_0x2e08ca0;  1 drivers
v0x2c77b10_0 .net "out", 0 0, L_0x2e08e80;  alias, 1 drivers
L_0x2e08070 .part L_0x2e06e80, 0, 4;
L_0x2e08ca0 .concat8 [ 1 1 0 0], L_0x2e07d60, L_0x2e08990;
L_0x2e08de0 .part L_0x2e06e80, 4, 4;
L_0x2e08f40 .part L_0x2e08ca0, 0, 1;
L_0x2e090f0 .part L_0x2e08ca0, 1, 1;
S_0x2c75e30 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x2c75c70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2e07520/d .functor OR 1, L_0x2e075e0, L_0x2e07740, C4<0>, C4<0>;
L_0x2e07520 .delay 1 (30000,30000,30000) L_0x2e07520/d;
L_0x2e07970/d .functor OR 1, L_0x2e07a80, L_0x2e07be0, C4<0>, C4<0>;
L_0x2e07970 .delay 1 (30000,30000,30000) L_0x2e07970/d;
L_0x2e07d60/d .functor OR 1, L_0x2e07dd0, L_0x2e07f80, C4<0>, C4<0>;
L_0x2e07d60 .delay 1 (30000,30000,30000) L_0x2e07d60/d;
v0x2c76080_0 .net *"_s0", 0 0, L_0x2e07520;  1 drivers
v0x2c76180_0 .net *"_s10", 0 0, L_0x2e07a80;  1 drivers
v0x2c76260_0 .net *"_s12", 0 0, L_0x2e07be0;  1 drivers
v0x2c76320_0 .net *"_s14", 0 0, L_0x2e07dd0;  1 drivers
v0x2c76400_0 .net *"_s16", 0 0, L_0x2e07f80;  1 drivers
v0x2c76530_0 .net *"_s3", 0 0, L_0x2e075e0;  1 drivers
v0x2c76610_0 .net *"_s5", 0 0, L_0x2e07740;  1 drivers
v0x2c766f0_0 .net *"_s6", 0 0, L_0x2e07970;  1 drivers
v0x2c767d0_0 .net "in", 3 0, L_0x2e08070;  1 drivers
v0x2c76940_0 .net "ors", 1 0, L_0x2e07880;  1 drivers
v0x2c76a20_0 .net "out", 0 0, L_0x2e07d60;  1 drivers
L_0x2e075e0 .part L_0x2e08070, 0, 1;
L_0x2e07740 .part L_0x2e08070, 1, 1;
L_0x2e07880 .concat8 [ 1 1 0 0], L_0x2e07520, L_0x2e07970;
L_0x2e07a80 .part L_0x2e08070, 2, 1;
L_0x2e07be0 .part L_0x2e08070, 3, 1;
L_0x2e07dd0 .part L_0x2e07880, 0, 1;
L_0x2e07f80 .part L_0x2e07880, 1, 1;
S_0x2c76b40 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x2c75c70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2e081a0/d .functor OR 1, L_0x2e08210, L_0x2e08370, C4<0>, C4<0>;
L_0x2e081a0 .delay 1 (30000,30000,30000) L_0x2e081a0/d;
L_0x2e085a0/d .functor OR 1, L_0x2e086b0, L_0x2e08810, C4<0>, C4<0>;
L_0x2e085a0 .delay 1 (30000,30000,30000) L_0x2e085a0/d;
L_0x2e08990/d .functor OR 1, L_0x2e08a00, L_0x2e08bb0, C4<0>, C4<0>;
L_0x2e08990 .delay 1 (30000,30000,30000) L_0x2e08990/d;
v0x2c76d00_0 .net *"_s0", 0 0, L_0x2e081a0;  1 drivers
v0x2c76e00_0 .net *"_s10", 0 0, L_0x2e086b0;  1 drivers
v0x2c76ee0_0 .net *"_s12", 0 0, L_0x2e08810;  1 drivers
v0x2c76fa0_0 .net *"_s14", 0 0, L_0x2e08a00;  1 drivers
v0x2c77080_0 .net *"_s16", 0 0, L_0x2e08bb0;  1 drivers
v0x2c771b0_0 .net *"_s3", 0 0, L_0x2e08210;  1 drivers
v0x2c77290_0 .net *"_s5", 0 0, L_0x2e08370;  1 drivers
v0x2c77370_0 .net *"_s6", 0 0, L_0x2e085a0;  1 drivers
v0x2c77450_0 .net "in", 3 0, L_0x2e08de0;  1 drivers
v0x2c775c0_0 .net "ors", 1 0, L_0x2e084b0;  1 drivers
v0x2c776a0_0 .net "out", 0 0, L_0x2e08990;  1 drivers
L_0x2e08210 .part L_0x2e08de0, 0, 1;
L_0x2e08370 .part L_0x2e08de0, 1, 1;
L_0x2e084b0 .concat8 [ 1 1 0 0], L_0x2e081a0, L_0x2e085a0;
L_0x2e086b0 .part L_0x2e08de0, 2, 1;
L_0x2e08810 .part L_0x2e08de0, 3, 1;
L_0x2e08a00 .part L_0x2e084b0, 0, 1;
L_0x2e08bb0 .part L_0x2e084b0, 1, 1;
S_0x2c77fb0 .scope module, "resMux" "unaryMultiplexor" 4 175, 4 69 0, S_0x2c710e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x2c7d3e0_0 .net "ands", 7 0, L_0x2e03440;  1 drivers
v0x2c7d4f0_0 .net "in", 7 0, L_0x2e013c0;  alias, 1 drivers
v0x2c7d5b0_0 .net "out", 0 0, L_0x2e05440;  alias, 1 drivers
v0x2c7d680_0 .net "sel", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
S_0x2c78200 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x2c77fb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x2c7a940_0 .net "A", 7 0, L_0x2e013c0;  alias, 1 drivers
v0x2c7aa40_0 .net "B", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
v0x2c7ab00_0 .net *"_s0", 0 0, L_0x2e01c90;  1 drivers
v0x2c7abc0_0 .net *"_s12", 0 0, L_0x2e02650;  1 drivers
v0x2c7aca0_0 .net *"_s16", 0 0, L_0x2e029b0;  1 drivers
v0x2c7add0_0 .net *"_s20", 0 0, L_0x2e02d80;  1 drivers
v0x2c7aeb0_0 .net *"_s24", 0 0, L_0x2e030b0;  1 drivers
v0x2c7af90_0 .net *"_s28", 0 0, L_0x2e03040;  1 drivers
v0x2c7b070_0 .net *"_s4", 0 0, L_0x2e02030;  1 drivers
v0x2c7b1e0_0 .net *"_s8", 0 0, L_0x2e02340;  1 drivers
v0x2c7b2c0_0 .net "out", 7 0, L_0x2e03440;  alias, 1 drivers
L_0x2e01da0 .part L_0x2e013c0, 0, 1;
L_0x2e01f90 .part v0x2cdd2e0_0, 0, 1;
L_0x2e020f0 .part L_0x2e013c0, 1, 1;
L_0x2e02250 .part v0x2cdd2e0_0, 1, 1;
L_0x2e02400 .part L_0x2e013c0, 2, 1;
L_0x2e02560 .part v0x2cdd2e0_0, 2, 1;
L_0x2e02710 .part L_0x2e013c0, 3, 1;
L_0x2e02870 .part v0x2cdd2e0_0, 3, 1;
L_0x2e02a70 .part L_0x2e013c0, 4, 1;
L_0x2e02ce0 .part v0x2cdd2e0_0, 4, 1;
L_0x2e02df0 .part L_0x2e013c0, 5, 1;
L_0x2e02f50 .part v0x2cdd2e0_0, 5, 1;
L_0x2e03170 .part L_0x2e013c0, 6, 1;
L_0x2e032d0 .part v0x2cdd2e0_0, 6, 1;
LS_0x2e03440_0_0 .concat8 [ 1 1 1 1], L_0x2e01c90, L_0x2e02030, L_0x2e02340, L_0x2e02650;
LS_0x2e03440_0_4 .concat8 [ 1 1 1 1], L_0x2e029b0, L_0x2e02d80, L_0x2e030b0, L_0x2e03040;
L_0x2e03440 .concat8 [ 4 4 0 0], LS_0x2e03440_0_0, LS_0x2e03440_0_4;
L_0x2e03800 .part L_0x2e013c0, 7, 1;
L_0x2e039f0 .part v0x2cdd2e0_0, 7, 1;
S_0x2c78440 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x2c78200;
 .timescale -9 -12;
P_0x2c78650 .param/l "i" 0 4 54, +C4<00>;
L_0x2e01c90/d .functor AND 1, L_0x2e01da0, L_0x2e01f90, C4<1>, C4<1>;
L_0x2e01c90 .delay 1 (30000,30000,30000) L_0x2e01c90/d;
v0x2c78730_0 .net *"_s0", 0 0, L_0x2e01da0;  1 drivers
v0x2c78810_0 .net *"_s1", 0 0, L_0x2e01f90;  1 drivers
S_0x2c788f0 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x2c78200;
 .timescale -9 -12;
P_0x2c78b00 .param/l "i" 0 4 54, +C4<01>;
L_0x2e02030/d .functor AND 1, L_0x2e020f0, L_0x2e02250, C4<1>, C4<1>;
L_0x2e02030 .delay 1 (30000,30000,30000) L_0x2e02030/d;
v0x2c78bc0_0 .net *"_s0", 0 0, L_0x2e020f0;  1 drivers
v0x2c78ca0_0 .net *"_s1", 0 0, L_0x2e02250;  1 drivers
S_0x2c78d80 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x2c78200;
 .timescale -9 -12;
P_0x2c78fc0 .param/l "i" 0 4 54, +C4<010>;
L_0x2e02340/d .functor AND 1, L_0x2e02400, L_0x2e02560, C4<1>, C4<1>;
L_0x2e02340 .delay 1 (30000,30000,30000) L_0x2e02340/d;
v0x2c79060_0 .net *"_s0", 0 0, L_0x2e02400;  1 drivers
v0x2c79140_0 .net *"_s1", 0 0, L_0x2e02560;  1 drivers
S_0x2c79220 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x2c78200;
 .timescale -9 -12;
P_0x2c79430 .param/l "i" 0 4 54, +C4<011>;
L_0x2e02650/d .functor AND 1, L_0x2e02710, L_0x2e02870, C4<1>, C4<1>;
L_0x2e02650 .delay 1 (30000,30000,30000) L_0x2e02650/d;
v0x2c794f0_0 .net *"_s0", 0 0, L_0x2e02710;  1 drivers
v0x2c795d0_0 .net *"_s1", 0 0, L_0x2e02870;  1 drivers
S_0x2c796b0 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x2c78200;
 .timescale -9 -12;
P_0x2c79910 .param/l "i" 0 4 54, +C4<0100>;
L_0x2e029b0/d .functor AND 1, L_0x2e02a70, L_0x2e02ce0, C4<1>, C4<1>;
L_0x2e029b0 .delay 1 (30000,30000,30000) L_0x2e029b0/d;
v0x2c799d0_0 .net *"_s0", 0 0, L_0x2e02a70;  1 drivers
v0x2c79ab0_0 .net *"_s1", 0 0, L_0x2e02ce0;  1 drivers
S_0x2c79b90 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x2c78200;
 .timescale -9 -12;
P_0x2c79da0 .param/l "i" 0 4 54, +C4<0101>;
L_0x2e02d80/d .functor AND 1, L_0x2e02df0, L_0x2e02f50, C4<1>, C4<1>;
L_0x2e02d80 .delay 1 (30000,30000,30000) L_0x2e02d80/d;
v0x2c79e60_0 .net *"_s0", 0 0, L_0x2e02df0;  1 drivers
v0x2c79f40_0 .net *"_s1", 0 0, L_0x2e02f50;  1 drivers
S_0x2c7a020 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x2c78200;
 .timescale -9 -12;
P_0x2c7a230 .param/l "i" 0 4 54, +C4<0110>;
L_0x2e030b0/d .functor AND 1, L_0x2e03170, L_0x2e032d0, C4<1>, C4<1>;
L_0x2e030b0 .delay 1 (30000,30000,30000) L_0x2e030b0/d;
v0x2c7a2f0_0 .net *"_s0", 0 0, L_0x2e03170;  1 drivers
v0x2c7a3d0_0 .net *"_s1", 0 0, L_0x2e032d0;  1 drivers
S_0x2c7a4b0 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x2c78200;
 .timescale -9 -12;
P_0x2c7a6c0 .param/l "i" 0 4 54, +C4<0111>;
L_0x2e03040/d .functor AND 1, L_0x2e03800, L_0x2e039f0, C4<1>, C4<1>;
L_0x2e03040 .delay 1 (30000,30000,30000) L_0x2e03040/d;
v0x2c7a780_0 .net *"_s0", 0 0, L_0x2e03800;  1 drivers
v0x2c7a860_0 .net *"_s1", 0 0, L_0x2e039f0;  1 drivers
S_0x2c7b420 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x2c77fb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x2e05440/d .functor OR 1, L_0x2e05500, L_0x2e056b0, C4<0>, C4<0>;
L_0x2e05440 .delay 1 (30000,30000,30000) L_0x2e05440/d;
v0x2c7cf70_0 .net *"_s10", 0 0, L_0x2e05500;  1 drivers
v0x2c7d050_0 .net *"_s12", 0 0, L_0x2e056b0;  1 drivers
v0x2c7d130_0 .net "in", 7 0, L_0x2e03440;  alias, 1 drivers
v0x2c7d200_0 .net "ors", 1 0, L_0x2e05260;  1 drivers
v0x2c7d2c0_0 .net "out", 0 0, L_0x2e05440;  alias, 1 drivers
L_0x2e04630 .part L_0x2e03440, 0, 4;
L_0x2e05260 .concat8 [ 1 1 0 0], L_0x2e04320, L_0x2e04f50;
L_0x2e053a0 .part L_0x2e03440, 4, 4;
L_0x2e05500 .part L_0x2e05260, 0, 1;
L_0x2e056b0 .part L_0x2e05260, 1, 1;
S_0x2c7b5e0 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x2c7b420;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2e03ae0/d .functor OR 1, L_0x2e03ba0, L_0x2e03d00, C4<0>, C4<0>;
L_0x2e03ae0 .delay 1 (30000,30000,30000) L_0x2e03ae0/d;
L_0x2e03f30/d .functor OR 1, L_0x2e04040, L_0x2e041a0, C4<0>, C4<0>;
L_0x2e03f30 .delay 1 (30000,30000,30000) L_0x2e03f30/d;
L_0x2e04320/d .functor OR 1, L_0x2e04390, L_0x2e04540, C4<0>, C4<0>;
L_0x2e04320 .delay 1 (30000,30000,30000) L_0x2e04320/d;
v0x2c7b830_0 .net *"_s0", 0 0, L_0x2e03ae0;  1 drivers
v0x2c7b930_0 .net *"_s10", 0 0, L_0x2e04040;  1 drivers
v0x2c7ba10_0 .net *"_s12", 0 0, L_0x2e041a0;  1 drivers
v0x2c7bad0_0 .net *"_s14", 0 0, L_0x2e04390;  1 drivers
v0x2c7bbb0_0 .net *"_s16", 0 0, L_0x2e04540;  1 drivers
v0x2c7bce0_0 .net *"_s3", 0 0, L_0x2e03ba0;  1 drivers
v0x2c7bdc0_0 .net *"_s5", 0 0, L_0x2e03d00;  1 drivers
v0x2c7bea0_0 .net *"_s6", 0 0, L_0x2e03f30;  1 drivers
v0x2c7bf80_0 .net "in", 3 0, L_0x2e04630;  1 drivers
v0x2c7c0f0_0 .net "ors", 1 0, L_0x2e03e40;  1 drivers
v0x2c7c1d0_0 .net "out", 0 0, L_0x2e04320;  1 drivers
L_0x2e03ba0 .part L_0x2e04630, 0, 1;
L_0x2e03d00 .part L_0x2e04630, 1, 1;
L_0x2e03e40 .concat8 [ 1 1 0 0], L_0x2e03ae0, L_0x2e03f30;
L_0x2e04040 .part L_0x2e04630, 2, 1;
L_0x2e041a0 .part L_0x2e04630, 3, 1;
L_0x2e04390 .part L_0x2e03e40, 0, 1;
L_0x2e04540 .part L_0x2e03e40, 1, 1;
S_0x2c7c2f0 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x2c7b420;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2e04760/d .functor OR 1, L_0x2e047d0, L_0x2e04930, C4<0>, C4<0>;
L_0x2e04760 .delay 1 (30000,30000,30000) L_0x2e04760/d;
L_0x2e04b60/d .functor OR 1, L_0x2e04c70, L_0x2e04dd0, C4<0>, C4<0>;
L_0x2e04b60 .delay 1 (30000,30000,30000) L_0x2e04b60/d;
L_0x2e04f50/d .functor OR 1, L_0x2e04fc0, L_0x2e05170, C4<0>, C4<0>;
L_0x2e04f50 .delay 1 (30000,30000,30000) L_0x2e04f50/d;
v0x2c7c4b0_0 .net *"_s0", 0 0, L_0x2e04760;  1 drivers
v0x2c7c5b0_0 .net *"_s10", 0 0, L_0x2e04c70;  1 drivers
v0x2c7c690_0 .net *"_s12", 0 0, L_0x2e04dd0;  1 drivers
v0x2c7c750_0 .net *"_s14", 0 0, L_0x2e04fc0;  1 drivers
v0x2c7c830_0 .net *"_s16", 0 0, L_0x2e05170;  1 drivers
v0x2c7c960_0 .net *"_s3", 0 0, L_0x2e047d0;  1 drivers
v0x2c7ca40_0 .net *"_s5", 0 0, L_0x2e04930;  1 drivers
v0x2c7cb20_0 .net *"_s6", 0 0, L_0x2e04b60;  1 drivers
v0x2c7cc00_0 .net "in", 3 0, L_0x2e053a0;  1 drivers
v0x2c7cd70_0 .net "ors", 1 0, L_0x2e04a70;  1 drivers
v0x2c7ce50_0 .net "out", 0 0, L_0x2e04f50;  1 drivers
L_0x2e047d0 .part L_0x2e053a0, 0, 1;
L_0x2e04930 .part L_0x2e053a0, 1, 1;
L_0x2e04a70 .concat8 [ 1 1 0 0], L_0x2e04760, L_0x2e04b60;
L_0x2e04c70 .part L_0x2e053a0, 2, 1;
L_0x2e04dd0 .part L_0x2e053a0, 3, 1;
L_0x2e04fc0 .part L_0x2e04a70, 0, 1;
L_0x2e05170 .part L_0x2e04a70, 1, 1;
S_0x2c7d760 .scope module, "sltGate" "slt" 4 164, 4 101 0, S_0x2c710e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x2e00270/d .functor XNOR 1, L_0x2e092e0, L_0x2dfec80, C4<0>, C4<0>;
L_0x2e00270 .delay 1 (20000,20000,20000) L_0x2e00270/d;
L_0x2e003f0/d .functor AND 1, L_0x2e092e0, L_0x2dfef60, C4<1>, C4<1>;
L_0x2e003f0 .delay 1 (30000,30000,30000) L_0x2e003f0/d;
L_0x2e00550/d .functor AND 1, L_0x2e00270, L_0x2dfed20, C4<1>, C4<1>;
L_0x2e00550 .delay 1 (30000,30000,30000) L_0x2e00550/d;
L_0x2e00660/d .functor OR 1, L_0x2e00550, L_0x2e003f0, C4<0>, C4<0>;
L_0x2e00660 .delay 1 (30000,30000,30000) L_0x2e00660/d;
v0x2c7da10_0 .net "a", 0 0, L_0x2e092e0;  alias, 1 drivers
v0x2c7db00_0 .net "a_", 0 0, L_0x2df44f0;  alias, 1 drivers
v0x2c7dbc0_0 .net "b", 0 0, L_0x2dfec80;  alias, 1 drivers
v0x2c7dcb0_0 .net "b_", 0 0, L_0x2dfef60;  alias, 1 drivers
v0x2c7dd50_0 .net "carryin", 0 0, L_0x2dfed20;  alias, 1 drivers
v0x2c7de90_0 .net "eq", 0 0, L_0x2e00270;  1 drivers
v0x2c7df50_0 .net "lt", 0 0, L_0x2e003f0;  1 drivers
v0x2c7e010_0 .net "out", 0 0, L_0x2e00660;  1 drivers
v0x2c7e0d0_0 .net "w0", 0 0, L_0x2e00550;  1 drivers
S_0x2c7e320 .scope module, "sub" "fullAdder" 4 158, 4 85 0, S_0x2c710e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x2dffe50/d .functor OR 1, L_0x2dff950, L_0x2c7f580, C4<0>, C4<0>;
L_0x2dffe50 .delay 1 (30000,30000,30000) L_0x2dffe50/d;
v0x2c7f110_0 .net "a", 0 0, L_0x2e092e0;  alias, 1 drivers
v0x2c7f260_0 .net "b", 0 0, L_0x2dfef60;  alias, 1 drivers
v0x2c7f320_0 .net "c1", 0 0, L_0x2dff950;  1 drivers
v0x2c7f3c0_0 .net "c2", 0 0, L_0x2c7f580;  1 drivers
v0x2c7f490_0 .net "carryin", 0 0, L_0x2dfed20;  alias, 1 drivers
v0x2c7f610_0 .net "carryout", 0 0, L_0x2dffe50;  1 drivers
v0x2c7f6b0_0 .net "s1", 0 0, L_0x2dff890;  1 drivers
v0x2c7f750_0 .net "sum", 0 0, L_0x2dffab0;  1 drivers
S_0x2c7e570 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x2c7e320;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2dff890/d .functor XOR 1, L_0x2e092e0, L_0x2dfef60, C4<0>, C4<0>;
L_0x2dff890 .delay 1 (30000,30000,30000) L_0x2dff890/d;
L_0x2dff950/d .functor AND 1, L_0x2e092e0, L_0x2dfef60, C4<1>, C4<1>;
L_0x2dff950 .delay 1 (30000,30000,30000) L_0x2dff950/d;
v0x2c7e7d0_0 .net "a", 0 0, L_0x2e092e0;  alias, 1 drivers
v0x2c7e890_0 .net "b", 0 0, L_0x2dfef60;  alias, 1 drivers
v0x2c7e950_0 .net "carryout", 0 0, L_0x2dff950;  alias, 1 drivers
v0x2c7e9f0_0 .net "sum", 0 0, L_0x2dff890;  alias, 1 drivers
S_0x2c7eb20 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x2c7e320;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2dffab0/d .functor XOR 1, L_0x2dff890, L_0x2dfed20, C4<0>, C4<0>;
L_0x2dffab0 .delay 1 (30000,30000,30000) L_0x2dffab0/d;
L_0x2c7f580/d .functor AND 1, L_0x2dff890, L_0x2dfed20, C4<1>, C4<1>;
L_0x2c7f580 .delay 1 (30000,30000,30000) L_0x2c7f580/d;
v0x2c7ed80_0 .net "a", 0 0, L_0x2dff890;  alias, 1 drivers
v0x2c7ee50_0 .net "b", 0 0, L_0x2dfed20;  alias, 1 drivers
v0x2c7eef0_0 .net "carryout", 0 0, L_0x2c7f580;  alias, 1 drivers
v0x2c7efc0_0 .net "sum", 0 0, L_0x2dffab0;  alias, 1 drivers
S_0x2c817e0 .scope generate, "genblk2" "genblk2" 3 49, 3 49 0, S_0x2c70e10;
 .timescale -9 -12;
L_0x2ac6110bcd38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110bcd80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2e01700/d .functor OR 1, L_0x2ac6110bcd38, L_0x2ac6110bcd80, C4<0>, C4<0>;
L_0x2e01700 .delay 1 (30000,30000,30000) L_0x2e01700/d;
v0x2c819d0_0 .net/2u *"_s0", 0 0, L_0x2ac6110bcd38;  1 drivers
v0x2c81ab0_0 .net/2u *"_s2", 0 0, L_0x2ac6110bcd80;  1 drivers
S_0x2c81b90 .scope generate, "alu_slices[28]" "alu_slices[28]" 3 39, 3 39 0, S_0x26b20c0;
 .timescale -9 -12;
P_0x2c81da0 .param/l "i" 0 3 39, +C4<011100>;
S_0x2c81e60 .scope module, "alu1_inst" "alu1" 3 40, 4 142 0, S_0x2c81b90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x2e096f0/d .functor NOT 1, L_0x2e13af0, C4<0>, C4<0>, C4<0>;
L_0x2e096f0 .delay 1 (10000,10000,10000) L_0x2e096f0/d;
L_0x2e097b0/d .functor NOT 1, L_0x2e13c50, C4<0>, C4<0>, C4<0>;
L_0x2e097b0 .delay 1 (10000,10000,10000) L_0x2e097b0/d;
L_0x2e0a800/d .functor XOR 1, L_0x2e13af0, L_0x2e13c50, C4<0>, C4<0>;
L_0x2e0a800 .delay 1 (30000,30000,30000) L_0x2e0a800/d;
L_0x2ac6110bcdc8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110bce10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2e0a8c0/d .functor OR 1, L_0x2ac6110bcdc8, L_0x2ac6110bce10, C4<0>, C4<0>;
L_0x2e0a8c0 .delay 1 (30000,30000,30000) L_0x2e0a8c0/d;
L_0x2ac6110bce58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110bcea0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2e0b060/d .functor OR 1, L_0x2ac6110bce58, L_0x2ac6110bcea0, C4<0>, C4<0>;
L_0x2e0b060 .delay 1 (30000,30000,30000) L_0x2e0b060/d;
L_0x2e0b260/d .functor AND 1, L_0x2e13af0, L_0x2e13c50, C4<1>, C4<1>;
L_0x2e0b260 .delay 1 (30000,30000,30000) L_0x2e0b260/d;
L_0x2ac6110bcee8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110bcf30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2e0b320/d .functor OR 1, L_0x2ac6110bcee8, L_0x2ac6110bcf30, C4<0>, C4<0>;
L_0x2e0b320 .delay 1 (30000,30000,30000) L_0x2e0b320/d;
L_0x2e0b520/d .functor NAND 1, L_0x2e13af0, L_0x2e13c50, C4<1>, C4<1>;
L_0x2e0b520 .delay 1 (20000,20000,20000) L_0x2e0b520/d;
L_0x2ac6110bcf78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110bcfc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2e0b630/d .functor OR 1, L_0x2ac6110bcf78, L_0x2ac6110bcfc0, C4<0>, C4<0>;
L_0x2e0b630 .delay 1 (30000,30000,30000) L_0x2e0b630/d;
L_0x2e0b7e0/d .functor NOR 1, L_0x2e13af0, L_0x2e13c50, C4<0>, C4<0>;
L_0x2e0b7e0 .delay 1 (20000,20000,20000) L_0x2e0b7e0/d;
L_0x2ac6110bd008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110bd050 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2e09c60/d .functor OR 1, L_0x2ac6110bd008, L_0x2ac6110bd050, C4<0>, C4<0>;
L_0x2e09c60 .delay 1 (30000,30000,30000) L_0x2e09c60/d;
L_0x2e0be40/d .functor OR 1, L_0x2e13af0, L_0x2e13c50, C4<0>, C4<0>;
L_0x2e0be40 .delay 1 (30000,30000,30000) L_0x2e0be40/d;
L_0x2ac6110bd098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110bd0e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2e0c330/d .functor OR 1, L_0x2ac6110bd098, L_0x2ac6110bd0e0, C4<0>, C4<0>;
L_0x2e0c330 .delay 1 (30000,30000,30000) L_0x2e0c330/d;
L_0x2e139f0/d .functor NOT 1, L_0x2e0fbf0, C4<0>, C4<0>, C4<0>;
L_0x2e139f0 .delay 1 (10000,10000,10000) L_0x2e139f0/d;
v0x2c90590_0 .net "A", 0 0, L_0x2e13af0;  1 drivers
v0x2c90650_0 .net "A_", 0 0, L_0x2e096f0;  1 drivers
v0x2c90710_0 .net "B", 0 0, L_0x2e13c50;  1 drivers
v0x2c907e0_0 .net "B_", 0 0, L_0x2e097b0;  1 drivers
v0x2c90880_0 .net *"_s11", 0 0, L_0x2e0a8c0;  1 drivers
v0x2c90970_0 .net/2s *"_s13", 0 0, L_0x2ac6110bcdc8;  1 drivers
v0x2c90a30_0 .net/2s *"_s15", 0 0, L_0x2ac6110bce10;  1 drivers
v0x2c90b10_0 .net *"_s19", 0 0, L_0x2e0b060;  1 drivers
v0x2c90bf0_0 .net/2s *"_s21", 0 0, L_0x2ac6110bce58;  1 drivers
v0x2c90d60_0 .net/2s *"_s23", 0 0, L_0x2ac6110bcea0;  1 drivers
v0x2c90e40_0 .net *"_s25", 0 0, L_0x2e0b260;  1 drivers
v0x2c90f20_0 .net *"_s28", 0 0, L_0x2e0b320;  1 drivers
v0x2c91000_0 .net/2s *"_s30", 0 0, L_0x2ac6110bcee8;  1 drivers
v0x2c910e0_0 .net/2s *"_s32", 0 0, L_0x2ac6110bcf30;  1 drivers
v0x2c911c0_0 .net *"_s34", 0 0, L_0x2e0b520;  1 drivers
v0x2c912a0_0 .net *"_s37", 0 0, L_0x2e0b630;  1 drivers
v0x2c91380_0 .net/2s *"_s39", 0 0, L_0x2ac6110bcf78;  1 drivers
v0x2c91530_0 .net/2s *"_s41", 0 0, L_0x2ac6110bcfc0;  1 drivers
v0x2c915d0_0 .net *"_s43", 0 0, L_0x2e0b7e0;  1 drivers
v0x2c916b0_0 .net *"_s46", 0 0, L_0x2e09c60;  1 drivers
v0x2c91790_0 .net/2s *"_s48", 0 0, L_0x2ac6110bd008;  1 drivers
v0x2c91870_0 .net/2s *"_s50", 0 0, L_0x2ac6110bd050;  1 drivers
v0x2c91950_0 .net *"_s52", 0 0, L_0x2e0be40;  1 drivers
v0x2c91a30_0 .net *"_s56", 0 0, L_0x2e0c330;  1 drivers
v0x2c91b10_0 .net/2s *"_s59", 0 0, L_0x2ac6110bd098;  1 drivers
v0x2c91bf0_0 .net/2s *"_s61", 0 0, L_0x2ac6110bd0e0;  1 drivers
v0x2c91cd0_0 .net *"_s8", 0 0, L_0x2e0a800;  1 drivers
v0x2c91db0_0 .net "carryin", 0 0, L_0x2e09440;  1 drivers
v0x2c91e50_0 .net "carryout", 0 0, L_0x2e13690;  1 drivers
v0x2c91ef0_0 .net "carryouts", 7 0, L_0x2e0bfc0;  1 drivers
v0x2c92000_0 .net "command", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
v0x2c920c0_0 .net "result", 0 0, L_0x2e0fbf0;  1 drivers
v0x2c921b0_0 .net "results", 7 0, L_0x2e0bc10;  1 drivers
v0x2c91490_0 .net "zero", 0 0, L_0x2e139f0;  1 drivers
LS_0x2e0bc10_0_0 .concat8 [ 1 1 1 1], L_0x2e09cd0, L_0x2e0a300, L_0x2e0a800, L_0x2e0b060;
LS_0x2e0bc10_0_4 .concat8 [ 1 1 1 1], L_0x2e0b260, L_0x2e0b520, L_0x2e0b7e0, L_0x2e0be40;
L_0x2e0bc10 .concat8 [ 4 4 0 0], LS_0x2e0bc10_0_0, LS_0x2e0bc10_0_4;
LS_0x2e0bfc0_0_0 .concat8 [ 1 1 1 1], L_0x2e09f80, L_0x2e0a6a0, L_0x2e0a8c0, L_0x2e0aeb0;
LS_0x2e0bfc0_0_4 .concat8 [ 1 1 1 1], L_0x2e0b320, L_0x2e0b630, L_0x2e09c60, L_0x2e0c330;
L_0x2e0bfc0 .concat8 [ 4 4 0 0], LS_0x2e0bfc0_0_0, LS_0x2e0bfc0_0_4;
S_0x2c820e0 .scope module, "adder" "fullAdder" 4 157, 4 85 0, S_0x2c81e60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x2e09f80/d .functor OR 1, L_0x2e09a60, L_0x2e09e20, C4<0>, C4<0>;
L_0x2e09f80 .delay 1 (30000,30000,30000) L_0x2e09f80/d;
v0x2c82f10_0 .net "a", 0 0, L_0x2e13af0;  alias, 1 drivers
v0x2c82fd0_0 .net "b", 0 0, L_0x2e13c50;  alias, 1 drivers
v0x2c830a0_0 .net "c1", 0 0, L_0x2e09a60;  1 drivers
v0x2c831a0_0 .net "c2", 0 0, L_0x2e09e20;  1 drivers
v0x2c83270_0 .net "carryin", 0 0, L_0x2e09440;  alias, 1 drivers
v0x2c83360_0 .net "carryout", 0 0, L_0x2e09f80;  1 drivers
v0x2c83400_0 .net "s1", 0 0, L_0x2e099a0;  1 drivers
v0x2c834f0_0 .net "sum", 0 0, L_0x2e09cd0;  1 drivers
S_0x2c82350 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x2c820e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2e099a0/d .functor XOR 1, L_0x2e13af0, L_0x2e13c50, C4<0>, C4<0>;
L_0x2e099a0 .delay 1 (30000,30000,30000) L_0x2e099a0/d;
L_0x2e09a60/d .functor AND 1, L_0x2e13af0, L_0x2e13c50, C4<1>, C4<1>;
L_0x2e09a60 .delay 1 (30000,30000,30000) L_0x2e09a60/d;
v0x2c825b0_0 .net "a", 0 0, L_0x2e13af0;  alias, 1 drivers
v0x2c82690_0 .net "b", 0 0, L_0x2e13c50;  alias, 1 drivers
v0x2c82750_0 .net "carryout", 0 0, L_0x2e09a60;  alias, 1 drivers
v0x2c827f0_0 .net "sum", 0 0, L_0x2e099a0;  alias, 1 drivers
S_0x2c82930 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x2c820e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2e09cd0/d .functor XOR 1, L_0x2e099a0, L_0x2e09440, C4<0>, C4<0>;
L_0x2e09cd0 .delay 1 (30000,30000,30000) L_0x2e09cd0/d;
L_0x2e09e20/d .functor AND 1, L_0x2e099a0, L_0x2e09440, C4<1>, C4<1>;
L_0x2e09e20 .delay 1 (30000,30000,30000) L_0x2e09e20/d;
v0x2c82b90_0 .net "a", 0 0, L_0x2e099a0;  alias, 1 drivers
v0x2c82c30_0 .net "b", 0 0, L_0x2e09440;  alias, 1 drivers
v0x2c82cd0_0 .net "carryout", 0 0, L_0x2e09e20;  alias, 1 drivers
v0x2c82da0_0 .net "sum", 0 0, L_0x2e09cd0;  alias, 1 drivers
S_0x2c835c0 .scope module, "cMux" "unaryMultiplexor" 4 176, 4 69 0, S_0x2c81e60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x2c889c0_0 .net "ands", 7 0, L_0x2e11690;  1 drivers
v0x2c88ad0_0 .net "in", 7 0, L_0x2e0bfc0;  alias, 1 drivers
v0x2c88b90_0 .net "out", 0 0, L_0x2e13690;  alias, 1 drivers
v0x2c88c30_0 .net "sel", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
S_0x2c837e0 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x2c835c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x2c85f10_0 .net "A", 7 0, L_0x2e0bfc0;  alias, 1 drivers
v0x2c85ff0_0 .net "B", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
v0x2c860b0_0 .net *"_s0", 0 0, L_0x2e0ff50;  1 drivers
v0x2c861a0_0 .net *"_s12", 0 0, L_0x2e108c0;  1 drivers
v0x2c86280_0 .net *"_s16", 0 0, L_0x2e10c20;  1 drivers
v0x2c863b0_0 .net *"_s20", 0 0, L_0x2e11050;  1 drivers
v0x2c86490_0 .net *"_s24", 0 0, L_0x2e11380;  1 drivers
v0x2c86570_0 .net *"_s28", 0 0, L_0x2e11310;  1 drivers
v0x2c86650_0 .net *"_s4", 0 0, L_0x2e102a0;  1 drivers
v0x2c867c0_0 .net *"_s8", 0 0, L_0x2e105b0;  1 drivers
v0x2c868a0_0 .net "out", 7 0, L_0x2e11690;  alias, 1 drivers
L_0x2e10010 .part L_0x2e0bfc0, 0, 1;
L_0x2e10200 .part v0x2cdd2e0_0, 0, 1;
L_0x2e10360 .part L_0x2e0bfc0, 1, 1;
L_0x2e104c0 .part v0x2cdd2e0_0, 1, 1;
L_0x2e10670 .part L_0x2e0bfc0, 2, 1;
L_0x2e107d0 .part v0x2cdd2e0_0, 2, 1;
L_0x2e10980 .part L_0x2e0bfc0, 3, 1;
L_0x2e10ae0 .part v0x2cdd2e0_0, 3, 1;
L_0x2e10ce0 .part L_0x2e0bfc0, 4, 1;
L_0x2e10f50 .part v0x2cdd2e0_0, 4, 1;
L_0x2e110c0 .part L_0x2e0bfc0, 5, 1;
L_0x2e11220 .part v0x2cdd2e0_0, 5, 1;
L_0x2e11440 .part L_0x2e0bfc0, 6, 1;
L_0x2e115a0 .part v0x2cdd2e0_0, 6, 1;
LS_0x2e11690_0_0 .concat8 [ 1 1 1 1], L_0x2e0ff50, L_0x2e102a0, L_0x2e105b0, L_0x2e108c0;
LS_0x2e11690_0_4 .concat8 [ 1 1 1 1], L_0x2e10c20, L_0x2e11050, L_0x2e11380, L_0x2e11310;
L_0x2e11690 .concat8 [ 4 4 0 0], LS_0x2e11690_0_0, LS_0x2e11690_0_4;
L_0x2e11a50 .part L_0x2e0bfc0, 7, 1;
L_0x2e11c40 .part v0x2cdd2e0_0, 7, 1;
S_0x2c83a40 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x2c837e0;
 .timescale -9 -12;
P_0x2c83c50 .param/l "i" 0 4 54, +C4<00>;
L_0x2e0ff50/d .functor AND 1, L_0x2e10010, L_0x2e10200, C4<1>, C4<1>;
L_0x2e0ff50 .delay 1 (30000,30000,30000) L_0x2e0ff50/d;
v0x2c83d30_0 .net *"_s0", 0 0, L_0x2e10010;  1 drivers
v0x2c83e10_0 .net *"_s1", 0 0, L_0x2e10200;  1 drivers
S_0x2c83ef0 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x2c837e0;
 .timescale -9 -12;
P_0x2c84100 .param/l "i" 0 4 54, +C4<01>;
L_0x2e102a0/d .functor AND 1, L_0x2e10360, L_0x2e104c0, C4<1>, C4<1>;
L_0x2e102a0 .delay 1 (30000,30000,30000) L_0x2e102a0/d;
v0x2c841c0_0 .net *"_s0", 0 0, L_0x2e10360;  1 drivers
v0x2c842a0_0 .net *"_s1", 0 0, L_0x2e104c0;  1 drivers
S_0x2c84380 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x2c837e0;
 .timescale -9 -12;
P_0x2c84590 .param/l "i" 0 4 54, +C4<010>;
L_0x2e105b0/d .functor AND 1, L_0x2e10670, L_0x2e107d0, C4<1>, C4<1>;
L_0x2e105b0 .delay 1 (30000,30000,30000) L_0x2e105b0/d;
v0x2c84630_0 .net *"_s0", 0 0, L_0x2e10670;  1 drivers
v0x2c84710_0 .net *"_s1", 0 0, L_0x2e107d0;  1 drivers
S_0x2c847f0 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x2c837e0;
 .timescale -9 -12;
P_0x2c84a00 .param/l "i" 0 4 54, +C4<011>;
L_0x2e108c0/d .functor AND 1, L_0x2e10980, L_0x2e10ae0, C4<1>, C4<1>;
L_0x2e108c0 .delay 1 (30000,30000,30000) L_0x2e108c0/d;
v0x2c84ac0_0 .net *"_s0", 0 0, L_0x2e10980;  1 drivers
v0x2c84ba0_0 .net *"_s1", 0 0, L_0x2e10ae0;  1 drivers
S_0x2c84c80 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x2c837e0;
 .timescale -9 -12;
P_0x2c84ee0 .param/l "i" 0 4 54, +C4<0100>;
L_0x2e10c20/d .functor AND 1, L_0x2e10ce0, L_0x2e10f50, C4<1>, C4<1>;
L_0x2e10c20 .delay 1 (30000,30000,30000) L_0x2e10c20/d;
v0x2c84fa0_0 .net *"_s0", 0 0, L_0x2e10ce0;  1 drivers
v0x2c85080_0 .net *"_s1", 0 0, L_0x2e10f50;  1 drivers
S_0x2c85160 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x2c837e0;
 .timescale -9 -12;
P_0x2c85370 .param/l "i" 0 4 54, +C4<0101>;
L_0x2e11050/d .functor AND 1, L_0x2e110c0, L_0x2e11220, C4<1>, C4<1>;
L_0x2e11050 .delay 1 (30000,30000,30000) L_0x2e11050/d;
v0x2c85430_0 .net *"_s0", 0 0, L_0x2e110c0;  1 drivers
v0x2c85510_0 .net *"_s1", 0 0, L_0x2e11220;  1 drivers
S_0x2c855f0 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x2c837e0;
 .timescale -9 -12;
P_0x2c85800 .param/l "i" 0 4 54, +C4<0110>;
L_0x2e11380/d .functor AND 1, L_0x2e11440, L_0x2e115a0, C4<1>, C4<1>;
L_0x2e11380 .delay 1 (30000,30000,30000) L_0x2e11380/d;
v0x2c858c0_0 .net *"_s0", 0 0, L_0x2e11440;  1 drivers
v0x2c859a0_0 .net *"_s1", 0 0, L_0x2e115a0;  1 drivers
S_0x2c85a80 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x2c837e0;
 .timescale -9 -12;
P_0x2c85c90 .param/l "i" 0 4 54, +C4<0111>;
L_0x2e11310/d .functor AND 1, L_0x2e11a50, L_0x2e11c40, C4<1>, C4<1>;
L_0x2e11310 .delay 1 (30000,30000,30000) L_0x2e11310/d;
v0x2c85d50_0 .net *"_s0", 0 0, L_0x2e11a50;  1 drivers
v0x2c85e30_0 .net *"_s1", 0 0, L_0x2e11c40;  1 drivers
S_0x2c86a00 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x2c835c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x2e13690/d .functor OR 1, L_0x2e13750, L_0x2e13900, C4<0>, C4<0>;
L_0x2e13690 .delay 1 (30000,30000,30000) L_0x2e13690/d;
v0x2c88550_0 .net *"_s10", 0 0, L_0x2e13750;  1 drivers
v0x2c88630_0 .net *"_s12", 0 0, L_0x2e13900;  1 drivers
v0x2c88710_0 .net "in", 7 0, L_0x2e11690;  alias, 1 drivers
v0x2c887e0_0 .net "ors", 1 0, L_0x2e134b0;  1 drivers
v0x2c888a0_0 .net "out", 0 0, L_0x2e13690;  alias, 1 drivers
L_0x2e12880 .part L_0x2e11690, 0, 4;
L_0x2e134b0 .concat8 [ 1 1 0 0], L_0x2e12570, L_0x2e131a0;
L_0x2e135f0 .part L_0x2e11690, 4, 4;
L_0x2e13750 .part L_0x2e134b0, 0, 1;
L_0x2e13900 .part L_0x2e134b0, 1, 1;
S_0x2c86bc0 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x2c86a00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2e11d30/d .functor OR 1, L_0x2e11df0, L_0x2e11f50, C4<0>, C4<0>;
L_0x2e11d30 .delay 1 (30000,30000,30000) L_0x2e11d30/d;
L_0x2e12180/d .functor OR 1, L_0x2e12290, L_0x2e123f0, C4<0>, C4<0>;
L_0x2e12180 .delay 1 (30000,30000,30000) L_0x2e12180/d;
L_0x2e12570/d .functor OR 1, L_0x2e125e0, L_0x2e12790, C4<0>, C4<0>;
L_0x2e12570 .delay 1 (30000,30000,30000) L_0x2e12570/d;
v0x2c86e10_0 .net *"_s0", 0 0, L_0x2e11d30;  1 drivers
v0x2c86f10_0 .net *"_s10", 0 0, L_0x2e12290;  1 drivers
v0x2c86ff0_0 .net *"_s12", 0 0, L_0x2e123f0;  1 drivers
v0x2c870b0_0 .net *"_s14", 0 0, L_0x2e125e0;  1 drivers
v0x2c87190_0 .net *"_s16", 0 0, L_0x2e12790;  1 drivers
v0x2c872c0_0 .net *"_s3", 0 0, L_0x2e11df0;  1 drivers
v0x2c873a0_0 .net *"_s5", 0 0, L_0x2e11f50;  1 drivers
v0x2c87480_0 .net *"_s6", 0 0, L_0x2e12180;  1 drivers
v0x2c87560_0 .net "in", 3 0, L_0x2e12880;  1 drivers
v0x2c876d0_0 .net "ors", 1 0, L_0x2e12090;  1 drivers
v0x2c877b0_0 .net "out", 0 0, L_0x2e12570;  1 drivers
L_0x2e11df0 .part L_0x2e12880, 0, 1;
L_0x2e11f50 .part L_0x2e12880, 1, 1;
L_0x2e12090 .concat8 [ 1 1 0 0], L_0x2e11d30, L_0x2e12180;
L_0x2e12290 .part L_0x2e12880, 2, 1;
L_0x2e123f0 .part L_0x2e12880, 3, 1;
L_0x2e125e0 .part L_0x2e12090, 0, 1;
L_0x2e12790 .part L_0x2e12090, 1, 1;
S_0x2c878d0 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x2c86a00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2e129b0/d .functor OR 1, L_0x2e12a20, L_0x2e12b80, C4<0>, C4<0>;
L_0x2e129b0 .delay 1 (30000,30000,30000) L_0x2e129b0/d;
L_0x2e12db0/d .functor OR 1, L_0x2e12ec0, L_0x2e13020, C4<0>, C4<0>;
L_0x2e12db0 .delay 1 (30000,30000,30000) L_0x2e12db0/d;
L_0x2e131a0/d .functor OR 1, L_0x2e13210, L_0x2e133c0, C4<0>, C4<0>;
L_0x2e131a0 .delay 1 (30000,30000,30000) L_0x2e131a0/d;
v0x2c87a90_0 .net *"_s0", 0 0, L_0x2e129b0;  1 drivers
v0x2c87b90_0 .net *"_s10", 0 0, L_0x2e12ec0;  1 drivers
v0x2c87c70_0 .net *"_s12", 0 0, L_0x2e13020;  1 drivers
v0x2c87d30_0 .net *"_s14", 0 0, L_0x2e13210;  1 drivers
v0x2c87e10_0 .net *"_s16", 0 0, L_0x2e133c0;  1 drivers
v0x2c87f40_0 .net *"_s3", 0 0, L_0x2e12a20;  1 drivers
v0x2c88020_0 .net *"_s5", 0 0, L_0x2e12b80;  1 drivers
v0x2c88100_0 .net *"_s6", 0 0, L_0x2e12db0;  1 drivers
v0x2c881e0_0 .net "in", 3 0, L_0x2e135f0;  1 drivers
v0x2c88350_0 .net "ors", 1 0, L_0x2e12cc0;  1 drivers
v0x2c88430_0 .net "out", 0 0, L_0x2e131a0;  1 drivers
L_0x2e12a20 .part L_0x2e135f0, 0, 1;
L_0x2e12b80 .part L_0x2e135f0, 1, 1;
L_0x2e12cc0 .concat8 [ 1 1 0 0], L_0x2e129b0, L_0x2e12db0;
L_0x2e12ec0 .part L_0x2e135f0, 2, 1;
L_0x2e13020 .part L_0x2e135f0, 3, 1;
L_0x2e13210 .part L_0x2e12cc0, 0, 1;
L_0x2e133c0 .part L_0x2e12cc0, 1, 1;
S_0x2c88d30 .scope module, "resMux" "unaryMultiplexor" 4 175, 4 69 0, S_0x2c81e60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x2c8e160_0 .net "ands", 7 0, L_0x2e0dc90;  1 drivers
v0x2c8e270_0 .net "in", 7 0, L_0x2e0bc10;  alias, 1 drivers
v0x2c8e330_0 .net "out", 0 0, L_0x2e0fbf0;  alias, 1 drivers
v0x2c8e400_0 .net "sel", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
S_0x2c88f80 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x2c88d30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x2c8b6c0_0 .net "A", 7 0, L_0x2e0bc10;  alias, 1 drivers
v0x2c8b7c0_0 .net "B", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
v0x2c8b880_0 .net *"_s0", 0 0, L_0x2e0c4e0;  1 drivers
v0x2c8b940_0 .net *"_s12", 0 0, L_0x2e0cea0;  1 drivers
v0x2c8ba20_0 .net *"_s16", 0 0, L_0x2e0d200;  1 drivers
v0x2c8bb50_0 .net *"_s20", 0 0, L_0x2e0d5d0;  1 drivers
v0x2c8bc30_0 .net *"_s24", 0 0, L_0x2e0d900;  1 drivers
v0x2c8bd10_0 .net *"_s28", 0 0, L_0x2e0d890;  1 drivers
v0x2c8bdf0_0 .net *"_s4", 0 0, L_0x2e0c880;  1 drivers
v0x2c8bf60_0 .net *"_s8", 0 0, L_0x2e0cb90;  1 drivers
v0x2c8c040_0 .net "out", 7 0, L_0x2e0dc90;  alias, 1 drivers
L_0x2e0c5f0 .part L_0x2e0bc10, 0, 1;
L_0x2e0c7e0 .part v0x2cdd2e0_0, 0, 1;
L_0x2e0c940 .part L_0x2e0bc10, 1, 1;
L_0x2e0caa0 .part v0x2cdd2e0_0, 1, 1;
L_0x2e0cc50 .part L_0x2e0bc10, 2, 1;
L_0x2e0cdb0 .part v0x2cdd2e0_0, 2, 1;
L_0x2e0cf60 .part L_0x2e0bc10, 3, 1;
L_0x2e0d0c0 .part v0x2cdd2e0_0, 3, 1;
L_0x2e0d2c0 .part L_0x2e0bc10, 4, 1;
L_0x2e0d530 .part v0x2cdd2e0_0, 4, 1;
L_0x2e0d640 .part L_0x2e0bc10, 5, 1;
L_0x2e0d7a0 .part v0x2cdd2e0_0, 5, 1;
L_0x2e0d9c0 .part L_0x2e0bc10, 6, 1;
L_0x2e0db20 .part v0x2cdd2e0_0, 6, 1;
LS_0x2e0dc90_0_0 .concat8 [ 1 1 1 1], L_0x2e0c4e0, L_0x2e0c880, L_0x2e0cb90, L_0x2e0cea0;
LS_0x2e0dc90_0_4 .concat8 [ 1 1 1 1], L_0x2e0d200, L_0x2e0d5d0, L_0x2e0d900, L_0x2e0d890;
L_0x2e0dc90 .concat8 [ 4 4 0 0], LS_0x2e0dc90_0_0, LS_0x2e0dc90_0_4;
L_0x2e0dfb0 .part L_0x2e0bc10, 7, 1;
L_0x2e0e1a0 .part v0x2cdd2e0_0, 7, 1;
S_0x2c891c0 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x2c88f80;
 .timescale -9 -12;
P_0x2c893d0 .param/l "i" 0 4 54, +C4<00>;
L_0x2e0c4e0/d .functor AND 1, L_0x2e0c5f0, L_0x2e0c7e0, C4<1>, C4<1>;
L_0x2e0c4e0 .delay 1 (30000,30000,30000) L_0x2e0c4e0/d;
v0x2c894b0_0 .net *"_s0", 0 0, L_0x2e0c5f0;  1 drivers
v0x2c89590_0 .net *"_s1", 0 0, L_0x2e0c7e0;  1 drivers
S_0x2c89670 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x2c88f80;
 .timescale -9 -12;
P_0x2c89880 .param/l "i" 0 4 54, +C4<01>;
L_0x2e0c880/d .functor AND 1, L_0x2e0c940, L_0x2e0caa0, C4<1>, C4<1>;
L_0x2e0c880 .delay 1 (30000,30000,30000) L_0x2e0c880/d;
v0x2c89940_0 .net *"_s0", 0 0, L_0x2e0c940;  1 drivers
v0x2c89a20_0 .net *"_s1", 0 0, L_0x2e0caa0;  1 drivers
S_0x2c89b00 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x2c88f80;
 .timescale -9 -12;
P_0x2c89d40 .param/l "i" 0 4 54, +C4<010>;
L_0x2e0cb90/d .functor AND 1, L_0x2e0cc50, L_0x2e0cdb0, C4<1>, C4<1>;
L_0x2e0cb90 .delay 1 (30000,30000,30000) L_0x2e0cb90/d;
v0x2c89de0_0 .net *"_s0", 0 0, L_0x2e0cc50;  1 drivers
v0x2c89ec0_0 .net *"_s1", 0 0, L_0x2e0cdb0;  1 drivers
S_0x2c89fa0 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x2c88f80;
 .timescale -9 -12;
P_0x2c8a1b0 .param/l "i" 0 4 54, +C4<011>;
L_0x2e0cea0/d .functor AND 1, L_0x2e0cf60, L_0x2e0d0c0, C4<1>, C4<1>;
L_0x2e0cea0 .delay 1 (30000,30000,30000) L_0x2e0cea0/d;
v0x2c8a270_0 .net *"_s0", 0 0, L_0x2e0cf60;  1 drivers
v0x2c8a350_0 .net *"_s1", 0 0, L_0x2e0d0c0;  1 drivers
S_0x2c8a430 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x2c88f80;
 .timescale -9 -12;
P_0x2c8a690 .param/l "i" 0 4 54, +C4<0100>;
L_0x2e0d200/d .functor AND 1, L_0x2e0d2c0, L_0x2e0d530, C4<1>, C4<1>;
L_0x2e0d200 .delay 1 (30000,30000,30000) L_0x2e0d200/d;
v0x2c8a750_0 .net *"_s0", 0 0, L_0x2e0d2c0;  1 drivers
v0x2c8a830_0 .net *"_s1", 0 0, L_0x2e0d530;  1 drivers
S_0x2c8a910 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x2c88f80;
 .timescale -9 -12;
P_0x2c8ab20 .param/l "i" 0 4 54, +C4<0101>;
L_0x2e0d5d0/d .functor AND 1, L_0x2e0d640, L_0x2e0d7a0, C4<1>, C4<1>;
L_0x2e0d5d0 .delay 1 (30000,30000,30000) L_0x2e0d5d0/d;
v0x2c8abe0_0 .net *"_s0", 0 0, L_0x2e0d640;  1 drivers
v0x2c8acc0_0 .net *"_s1", 0 0, L_0x2e0d7a0;  1 drivers
S_0x2c8ada0 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x2c88f80;
 .timescale -9 -12;
P_0x2c8afb0 .param/l "i" 0 4 54, +C4<0110>;
L_0x2e0d900/d .functor AND 1, L_0x2e0d9c0, L_0x2e0db20, C4<1>, C4<1>;
L_0x2e0d900 .delay 1 (30000,30000,30000) L_0x2e0d900/d;
v0x2c8b070_0 .net *"_s0", 0 0, L_0x2e0d9c0;  1 drivers
v0x2c8b150_0 .net *"_s1", 0 0, L_0x2e0db20;  1 drivers
S_0x2c8b230 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x2c88f80;
 .timescale -9 -12;
P_0x2c8b440 .param/l "i" 0 4 54, +C4<0111>;
L_0x2e0d890/d .functor AND 1, L_0x2e0dfb0, L_0x2e0e1a0, C4<1>, C4<1>;
L_0x2e0d890 .delay 1 (30000,30000,30000) L_0x2e0d890/d;
v0x2c8b500_0 .net *"_s0", 0 0, L_0x2e0dfb0;  1 drivers
v0x2c8b5e0_0 .net *"_s1", 0 0, L_0x2e0e1a0;  1 drivers
S_0x2c8c1a0 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x2c88d30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x2e0fbf0/d .functor OR 1, L_0x2e0fcb0, L_0x2e0fe60, C4<0>, C4<0>;
L_0x2e0fbf0 .delay 1 (30000,30000,30000) L_0x2e0fbf0/d;
v0x2c8dcf0_0 .net *"_s10", 0 0, L_0x2e0fcb0;  1 drivers
v0x2c8ddd0_0 .net *"_s12", 0 0, L_0x2e0fe60;  1 drivers
v0x2c8deb0_0 .net "in", 7 0, L_0x2e0dc90;  alias, 1 drivers
v0x2c8df80_0 .net "ors", 1 0, L_0x2e0fa10;  1 drivers
v0x2c8e040_0 .net "out", 0 0, L_0x2e0fbf0;  alias, 1 drivers
L_0x2e0ede0 .part L_0x2e0dc90, 0, 4;
L_0x2e0fa10 .concat8 [ 1 1 0 0], L_0x2e0ead0, L_0x2e0f700;
L_0x2e0fb50 .part L_0x2e0dc90, 4, 4;
L_0x2e0fcb0 .part L_0x2e0fa10, 0, 1;
L_0x2e0fe60 .part L_0x2e0fa10, 1, 1;
S_0x2c8c360 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x2c8c1a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2e0e290/d .functor OR 1, L_0x2e0e350, L_0x2e0e4b0, C4<0>, C4<0>;
L_0x2e0e290 .delay 1 (30000,30000,30000) L_0x2e0e290/d;
L_0x2e0e6e0/d .functor OR 1, L_0x2e0e7f0, L_0x2e0e950, C4<0>, C4<0>;
L_0x2e0e6e0 .delay 1 (30000,30000,30000) L_0x2e0e6e0/d;
L_0x2e0ead0/d .functor OR 1, L_0x2e0eb40, L_0x2e0ecf0, C4<0>, C4<0>;
L_0x2e0ead0 .delay 1 (30000,30000,30000) L_0x2e0ead0/d;
v0x2c8c5b0_0 .net *"_s0", 0 0, L_0x2e0e290;  1 drivers
v0x2c8c6b0_0 .net *"_s10", 0 0, L_0x2e0e7f0;  1 drivers
v0x2c8c790_0 .net *"_s12", 0 0, L_0x2e0e950;  1 drivers
v0x2c8c850_0 .net *"_s14", 0 0, L_0x2e0eb40;  1 drivers
v0x2c8c930_0 .net *"_s16", 0 0, L_0x2e0ecf0;  1 drivers
v0x2c8ca60_0 .net *"_s3", 0 0, L_0x2e0e350;  1 drivers
v0x2c8cb40_0 .net *"_s5", 0 0, L_0x2e0e4b0;  1 drivers
v0x2c8cc20_0 .net *"_s6", 0 0, L_0x2e0e6e0;  1 drivers
v0x2c8cd00_0 .net "in", 3 0, L_0x2e0ede0;  1 drivers
v0x2c8ce70_0 .net "ors", 1 0, L_0x2e0e5f0;  1 drivers
v0x2c8cf50_0 .net "out", 0 0, L_0x2e0ead0;  1 drivers
L_0x2e0e350 .part L_0x2e0ede0, 0, 1;
L_0x2e0e4b0 .part L_0x2e0ede0, 1, 1;
L_0x2e0e5f0 .concat8 [ 1 1 0 0], L_0x2e0e290, L_0x2e0e6e0;
L_0x2e0e7f0 .part L_0x2e0ede0, 2, 1;
L_0x2e0e950 .part L_0x2e0ede0, 3, 1;
L_0x2e0eb40 .part L_0x2e0e5f0, 0, 1;
L_0x2e0ecf0 .part L_0x2e0e5f0, 1, 1;
S_0x2c8d070 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x2c8c1a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2e0ef10/d .functor OR 1, L_0x2e0ef80, L_0x2e0f0e0, C4<0>, C4<0>;
L_0x2e0ef10 .delay 1 (30000,30000,30000) L_0x2e0ef10/d;
L_0x2e0f310/d .functor OR 1, L_0x2e0f420, L_0x2e0f580, C4<0>, C4<0>;
L_0x2e0f310 .delay 1 (30000,30000,30000) L_0x2e0f310/d;
L_0x2e0f700/d .functor OR 1, L_0x2e0f770, L_0x2e0f920, C4<0>, C4<0>;
L_0x2e0f700 .delay 1 (30000,30000,30000) L_0x2e0f700/d;
v0x2c8d230_0 .net *"_s0", 0 0, L_0x2e0ef10;  1 drivers
v0x2c8d330_0 .net *"_s10", 0 0, L_0x2e0f420;  1 drivers
v0x2c8d410_0 .net *"_s12", 0 0, L_0x2e0f580;  1 drivers
v0x2c8d4d0_0 .net *"_s14", 0 0, L_0x2e0f770;  1 drivers
v0x2c8d5b0_0 .net *"_s16", 0 0, L_0x2e0f920;  1 drivers
v0x2c8d6e0_0 .net *"_s3", 0 0, L_0x2e0ef80;  1 drivers
v0x2c8d7c0_0 .net *"_s5", 0 0, L_0x2e0f0e0;  1 drivers
v0x2c8d8a0_0 .net *"_s6", 0 0, L_0x2e0f310;  1 drivers
v0x2c8d980_0 .net "in", 3 0, L_0x2e0fb50;  1 drivers
v0x2c8daf0_0 .net "ors", 1 0, L_0x2e0f220;  1 drivers
v0x2c8dbd0_0 .net "out", 0 0, L_0x2e0f700;  1 drivers
L_0x2e0ef80 .part L_0x2e0fb50, 0, 1;
L_0x2e0f0e0 .part L_0x2e0fb50, 1, 1;
L_0x2e0f220 .concat8 [ 1 1 0 0], L_0x2e0ef10, L_0x2e0f310;
L_0x2e0f420 .part L_0x2e0fb50, 2, 1;
L_0x2e0f580 .part L_0x2e0fb50, 3, 1;
L_0x2e0f770 .part L_0x2e0f220, 0, 1;
L_0x2e0f920 .part L_0x2e0f220, 1, 1;
S_0x2c8e4e0 .scope module, "sltGate" "slt" 4 164, 4 101 0, S_0x2c81e60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x2e0aac0/d .functor XNOR 1, L_0x2e13af0, L_0x2e13c50, C4<0>, C4<0>;
L_0x2e0aac0 .delay 1 (20000,20000,20000) L_0x2e0aac0/d;
L_0x2e0ac40/d .functor AND 1, L_0x2e13af0, L_0x2e097b0, C4<1>, C4<1>;
L_0x2e0ac40 .delay 1 (30000,30000,30000) L_0x2e0ac40/d;
L_0x2e0ada0/d .functor AND 1, L_0x2e0aac0, L_0x2e09440, C4<1>, C4<1>;
L_0x2e0ada0 .delay 1 (30000,30000,30000) L_0x2e0ada0/d;
L_0x2e0aeb0/d .functor OR 1, L_0x2e0ada0, L_0x2e0ac40, C4<0>, C4<0>;
L_0x2e0aeb0 .delay 1 (30000,30000,30000) L_0x2e0aeb0/d;
v0x2c8e790_0 .net "a", 0 0, L_0x2e13af0;  alias, 1 drivers
v0x2c8e880_0 .net "a_", 0 0, L_0x2e096f0;  alias, 1 drivers
v0x2c8e940_0 .net "b", 0 0, L_0x2e13c50;  alias, 1 drivers
v0x2c8ea30_0 .net "b_", 0 0, L_0x2e097b0;  alias, 1 drivers
v0x2c8ead0_0 .net "carryin", 0 0, L_0x2e09440;  alias, 1 drivers
v0x2c8ec10_0 .net "eq", 0 0, L_0x2e0aac0;  1 drivers
v0x2c8ecd0_0 .net "lt", 0 0, L_0x2e0ac40;  1 drivers
v0x2c8ed90_0 .net "out", 0 0, L_0x2e0aeb0;  1 drivers
v0x2c8ee50_0 .net "w0", 0 0, L_0x2e0ada0;  1 drivers
S_0x2c8f0a0 .scope module, "sub" "fullAdder" 4 158, 4 85 0, S_0x2c81e60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x2e0a6a0/d .functor OR 1, L_0x2e0a1a0, L_0x2c90300, C4<0>, C4<0>;
L_0x2e0a6a0 .delay 1 (30000,30000,30000) L_0x2e0a6a0/d;
v0x2c8fe90_0 .net "a", 0 0, L_0x2e13af0;  alias, 1 drivers
v0x2c8ffe0_0 .net "b", 0 0, L_0x2e097b0;  alias, 1 drivers
v0x2c900a0_0 .net "c1", 0 0, L_0x2e0a1a0;  1 drivers
v0x2c90140_0 .net "c2", 0 0, L_0x2c90300;  1 drivers
v0x2c90210_0 .net "carryin", 0 0, L_0x2e09440;  alias, 1 drivers
v0x2c90390_0 .net "carryout", 0 0, L_0x2e0a6a0;  1 drivers
v0x2c90430_0 .net "s1", 0 0, L_0x2e0a0e0;  1 drivers
v0x2c904d0_0 .net "sum", 0 0, L_0x2e0a300;  1 drivers
S_0x2c8f2f0 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x2c8f0a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2e0a0e0/d .functor XOR 1, L_0x2e13af0, L_0x2e097b0, C4<0>, C4<0>;
L_0x2e0a0e0 .delay 1 (30000,30000,30000) L_0x2e0a0e0/d;
L_0x2e0a1a0/d .functor AND 1, L_0x2e13af0, L_0x2e097b0, C4<1>, C4<1>;
L_0x2e0a1a0 .delay 1 (30000,30000,30000) L_0x2e0a1a0/d;
v0x2c8f550_0 .net "a", 0 0, L_0x2e13af0;  alias, 1 drivers
v0x2c8f610_0 .net "b", 0 0, L_0x2e097b0;  alias, 1 drivers
v0x2c8f6d0_0 .net "carryout", 0 0, L_0x2e0a1a0;  alias, 1 drivers
v0x2c8f770_0 .net "sum", 0 0, L_0x2e0a0e0;  alias, 1 drivers
S_0x2c8f8a0 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x2c8f0a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2e0a300/d .functor XOR 1, L_0x2e0a0e0, L_0x2e09440, C4<0>, C4<0>;
L_0x2e0a300 .delay 1 (30000,30000,30000) L_0x2e0a300/d;
L_0x2c90300/d .functor AND 1, L_0x2e0a0e0, L_0x2e09440, C4<1>, C4<1>;
L_0x2c90300 .delay 1 (30000,30000,30000) L_0x2c90300/d;
v0x2c8fb00_0 .net "a", 0 0, L_0x2e0a0e0;  alias, 1 drivers
v0x2c8fbd0_0 .net "b", 0 0, L_0x2e09440;  alias, 1 drivers
v0x2c8fc70_0 .net "carryout", 0 0, L_0x2c90300;  alias, 1 drivers
v0x2c8fd40_0 .net "sum", 0 0, L_0x2e0a300;  alias, 1 drivers
S_0x2c92560 .scope generate, "genblk2" "genblk2" 3 49, 3 49 0, S_0x2c81b90;
 .timescale -9 -12;
L_0x2ac6110bd128 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110bd170 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2e0bf50/d .functor OR 1, L_0x2ac6110bd128, L_0x2ac6110bd170, C4<0>, C4<0>;
L_0x2e0bf50 .delay 1 (30000,30000,30000) L_0x2e0bf50/d;
v0x2c92750_0 .net/2u *"_s0", 0 0, L_0x2ac6110bd128;  1 drivers
v0x2c92830_0 .net/2u *"_s2", 0 0, L_0x2ac6110bd170;  1 drivers
S_0x2c92910 .scope generate, "alu_slices[29]" "alu_slices[29]" 3 39, 3 39 0, S_0x26b20c0;
 .timescale -9 -12;
P_0x2c92b20 .param/l "i" 0 3 39, +C4<011101>;
S_0x2c92be0 .scope module, "alu1_inst" "alu1" 3 40, 4 142 0, S_0x2c92910;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x2e09530/d .functor NOT 1, L_0x2e1e310, C4<0>, C4<0>, C4<0>;
L_0x2e09530 .delay 1 (10000,10000,10000) L_0x2e09530/d;
L_0x2e13fb0/d .functor NOT 1, L_0x2e13cf0, C4<0>, C4<0>, C4<0>;
L_0x2e13fb0 .delay 1 (10000,10000,10000) L_0x2e13fb0/d;
L_0x2e14f60/d .functor XOR 1, L_0x2e1e310, L_0x2e13cf0, C4<0>, C4<0>;
L_0x2e14f60 .delay 1 (30000,30000,30000) L_0x2e14f60/d;
L_0x2ac6110bd1b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110bd200 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2e15020/d .functor OR 1, L_0x2ac6110bd1b8, L_0x2ac6110bd200, C4<0>, C4<0>;
L_0x2e15020 .delay 1 (30000,30000,30000) L_0x2e15020/d;
L_0x2ac6110bd248 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110bd290 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2e157c0/d .functor OR 1, L_0x2ac6110bd248, L_0x2ac6110bd290, C4<0>, C4<0>;
L_0x2e157c0 .delay 1 (30000,30000,30000) L_0x2e157c0/d;
L_0x2e159c0/d .functor AND 1, L_0x2e1e310, L_0x2e13cf0, C4<1>, C4<1>;
L_0x2e159c0 .delay 1 (30000,30000,30000) L_0x2e159c0/d;
L_0x2ac6110bd2d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110bd320 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2e15a80/d .functor OR 1, L_0x2ac6110bd2d8, L_0x2ac6110bd320, C4<0>, C4<0>;
L_0x2e15a80 .delay 1 (30000,30000,30000) L_0x2e15a80/d;
L_0x2e15c80/d .functor NAND 1, L_0x2e1e310, L_0x2e13cf0, C4<1>, C4<1>;
L_0x2e15c80 .delay 1 (20000,20000,20000) L_0x2e15c80/d;
L_0x2ac6110bd368 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110bd3b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2e15d90/d .functor OR 1, L_0x2ac6110bd368, L_0x2ac6110bd3b0, C4<0>, C4<0>;
L_0x2e15d90 .delay 1 (30000,30000,30000) L_0x2e15d90/d;
L_0x2e15f40/d .functor NOR 1, L_0x2e1e310, L_0x2e13cf0, C4<0>, C4<0>;
L_0x2e15f40 .delay 1 (20000,20000,20000) L_0x2e15f40/d;
L_0x2ac6110bd3f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110bd440 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2e16210/d .functor OR 1, L_0x2ac6110bd3f8, L_0x2ac6110bd440, C4<0>, C4<0>;
L_0x2e16210 .delay 1 (30000,30000,30000) L_0x2e16210/d;
L_0x2e16610/d .functor OR 1, L_0x2e1e310, L_0x2e13cf0, C4<0>, C4<0>;
L_0x2e16610 .delay 1 (30000,30000,30000) L_0x2e16610/d;
L_0x2ac6110bd488 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110bd4d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2e16ab0/d .functor OR 1, L_0x2ac6110bd488, L_0x2ac6110bd4d0, C4<0>, C4<0>;
L_0x2e16ab0 .delay 1 (30000,30000,30000) L_0x2e16ab0/d;
L_0x2e1e210/d .functor NOT 1, L_0x2e1a470, C4<0>, C4<0>, C4<0>;
L_0x2e1e210 .delay 1 (10000,10000,10000) L_0x2e1e210/d;
v0x2ca1310_0 .net "A", 0 0, L_0x2e1e310;  1 drivers
v0x2ca13d0_0 .net "A_", 0 0, L_0x2e09530;  1 drivers
v0x2ca1490_0 .net "B", 0 0, L_0x2e13cf0;  1 drivers
v0x2ca1560_0 .net "B_", 0 0, L_0x2e13fb0;  1 drivers
v0x2ca1600_0 .net *"_s11", 0 0, L_0x2e15020;  1 drivers
v0x2ca16f0_0 .net/2s *"_s13", 0 0, L_0x2ac6110bd1b8;  1 drivers
v0x2ca17b0_0 .net/2s *"_s15", 0 0, L_0x2ac6110bd200;  1 drivers
v0x2ca1890_0 .net *"_s19", 0 0, L_0x2e157c0;  1 drivers
v0x2ca1970_0 .net/2s *"_s21", 0 0, L_0x2ac6110bd248;  1 drivers
v0x2ca1ae0_0 .net/2s *"_s23", 0 0, L_0x2ac6110bd290;  1 drivers
v0x2ca1bc0_0 .net *"_s25", 0 0, L_0x2e159c0;  1 drivers
v0x2ca1ca0_0 .net *"_s28", 0 0, L_0x2e15a80;  1 drivers
v0x2ca1d80_0 .net/2s *"_s30", 0 0, L_0x2ac6110bd2d8;  1 drivers
v0x2ca1e60_0 .net/2s *"_s32", 0 0, L_0x2ac6110bd320;  1 drivers
v0x2ca1f40_0 .net *"_s34", 0 0, L_0x2e15c80;  1 drivers
v0x2ca2020_0 .net *"_s37", 0 0, L_0x2e15d90;  1 drivers
v0x2ca2100_0 .net/2s *"_s39", 0 0, L_0x2ac6110bd368;  1 drivers
v0x2ca22b0_0 .net/2s *"_s41", 0 0, L_0x2ac6110bd3b0;  1 drivers
v0x2ca2350_0 .net *"_s43", 0 0, L_0x2e15f40;  1 drivers
v0x2ca2430_0 .net *"_s46", 0 0, L_0x2e16210;  1 drivers
v0x2ca2510_0 .net/2s *"_s48", 0 0, L_0x2ac6110bd3f8;  1 drivers
v0x2ca25f0_0 .net/2s *"_s50", 0 0, L_0x2ac6110bd440;  1 drivers
v0x2ca26d0_0 .net *"_s52", 0 0, L_0x2e16610;  1 drivers
v0x2ca27b0_0 .net *"_s56", 0 0, L_0x2e16ab0;  1 drivers
v0x2ca2890_0 .net/2s *"_s59", 0 0, L_0x2ac6110bd488;  1 drivers
v0x2ca2970_0 .net/2s *"_s61", 0 0, L_0x2ac6110bd4d0;  1 drivers
v0x2ca2a50_0 .net *"_s8", 0 0, L_0x2e14f60;  1 drivers
v0x2ca2b30_0 .net "carryin", 0 0, L_0x2e13d90;  1 drivers
v0x2ca2bd0_0 .net "carryout", 0 0, L_0x2e1deb0;  1 drivers
v0x2ca2c70_0 .net "carryouts", 7 0, L_0x2e16720;  1 drivers
v0x2ca2d80_0 .net "command", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
v0x2ca2e40_0 .net "result", 0 0, L_0x2e1a470;  1 drivers
v0x2ca2f30_0 .net "results", 7 0, L_0x2e163e0;  1 drivers
v0x2ca2210_0 .net "zero", 0 0, L_0x2e1e210;  1 drivers
LS_0x2e163e0_0_0 .concat8 [ 1 1 1 1], L_0x2e14480, L_0x2e14ab0, L_0x2e14f60, L_0x2e157c0;
LS_0x2e163e0_0_4 .concat8 [ 1 1 1 1], L_0x2e159c0, L_0x2e15c80, L_0x2e15f40, L_0x2e16610;
L_0x2e163e0 .concat8 [ 4 4 0 0], LS_0x2e163e0_0_0, LS_0x2e163e0_0_4;
LS_0x2e16720_0_0 .concat8 [ 1 1 1 1], L_0x2e14730, L_0x2e14e00, L_0x2e15020, L_0x2e15610;
LS_0x2e16720_0_4 .concat8 [ 1 1 1 1], L_0x2e15a80, L_0x2e15d90, L_0x2e16210, L_0x2e16ab0;
L_0x2e16720 .concat8 [ 4 4 0 0], LS_0x2e16720_0_0, LS_0x2e16720_0_4;
S_0x2c92e60 .scope module, "adder" "fullAdder" 4 157, 4 85 0, S_0x2c92be0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x2e14730/d .functor OR 1, L_0x2e14210, L_0x2e145d0, C4<0>, C4<0>;
L_0x2e14730 .delay 1 (30000,30000,30000) L_0x2e14730/d;
v0x2c93c90_0 .net "a", 0 0, L_0x2e1e310;  alias, 1 drivers
v0x2c93d50_0 .net "b", 0 0, L_0x2e13cf0;  alias, 1 drivers
v0x2c93e20_0 .net "c1", 0 0, L_0x2e14210;  1 drivers
v0x2c93f20_0 .net "c2", 0 0, L_0x2e145d0;  1 drivers
v0x2c93ff0_0 .net "carryin", 0 0, L_0x2e13d90;  alias, 1 drivers
v0x2c940e0_0 .net "carryout", 0 0, L_0x2e14730;  1 drivers
v0x2c94180_0 .net "s1", 0 0, L_0x2e141a0;  1 drivers
v0x2c94270_0 .net "sum", 0 0, L_0x2e14480;  1 drivers
S_0x2c930d0 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x2c92e60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2e141a0/d .functor XOR 1, L_0x2e1e310, L_0x2e13cf0, C4<0>, C4<0>;
L_0x2e141a0 .delay 1 (30000,30000,30000) L_0x2e141a0/d;
L_0x2e14210/d .functor AND 1, L_0x2e1e310, L_0x2e13cf0, C4<1>, C4<1>;
L_0x2e14210 .delay 1 (30000,30000,30000) L_0x2e14210/d;
v0x2c93330_0 .net "a", 0 0, L_0x2e1e310;  alias, 1 drivers
v0x2c93410_0 .net "b", 0 0, L_0x2e13cf0;  alias, 1 drivers
v0x2c934d0_0 .net "carryout", 0 0, L_0x2e14210;  alias, 1 drivers
v0x2c93570_0 .net "sum", 0 0, L_0x2e141a0;  alias, 1 drivers
S_0x2c936b0 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x2c92e60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2e14480/d .functor XOR 1, L_0x2e141a0, L_0x2e13d90, C4<0>, C4<0>;
L_0x2e14480 .delay 1 (30000,30000,30000) L_0x2e14480/d;
L_0x2e145d0/d .functor AND 1, L_0x2e141a0, L_0x2e13d90, C4<1>, C4<1>;
L_0x2e145d0 .delay 1 (30000,30000,30000) L_0x2e145d0/d;
v0x2c93910_0 .net "a", 0 0, L_0x2e141a0;  alias, 1 drivers
v0x2c939b0_0 .net "b", 0 0, L_0x2e13d90;  alias, 1 drivers
v0x2c93a50_0 .net "carryout", 0 0, L_0x2e145d0;  alias, 1 drivers
v0x2c93b20_0 .net "sum", 0 0, L_0x2e14480;  alias, 1 drivers
S_0x2c94340 .scope module, "cMux" "unaryMultiplexor" 4 176, 4 69 0, S_0x2c92be0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x2c99730_0 .net "ands", 7 0, L_0x2e1beb0;  1 drivers
v0x2c99840_0 .net "in", 7 0, L_0x2e16720;  alias, 1 drivers
v0x2c99900_0 .net "out", 0 0, L_0x2e1deb0;  alias, 1 drivers
v0x2c999d0_0 .net "sel", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
S_0x2c94560 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x2c94340;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x2c96c90_0 .net "A", 7 0, L_0x2e16720;  alias, 1 drivers
v0x2c96d90_0 .net "B", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
v0x2c96e50_0 .net *"_s0", 0 0, L_0x2e1a7d0;  1 drivers
v0x2c96f10_0 .net *"_s12", 0 0, L_0x2e1b140;  1 drivers
v0x2c96ff0_0 .net *"_s16", 0 0, L_0x2e1b4a0;  1 drivers
v0x2c97120_0 .net *"_s20", 0 0, L_0x2e1b870;  1 drivers
v0x2c97200_0 .net *"_s24", 0 0, L_0x2e1bba0;  1 drivers
v0x2c972e0_0 .net *"_s28", 0 0, L_0x2e1bb30;  1 drivers
v0x2c973c0_0 .net *"_s4", 0 0, L_0x2e1ab20;  1 drivers
v0x2c97530_0 .net *"_s8", 0 0, L_0x2e1ae30;  1 drivers
v0x2c97610_0 .net "out", 7 0, L_0x2e1beb0;  alias, 1 drivers
L_0x2e1a890 .part L_0x2e16720, 0, 1;
L_0x2e1aa80 .part v0x2cdd2e0_0, 0, 1;
L_0x2e1abe0 .part L_0x2e16720, 1, 1;
L_0x2e1ad40 .part v0x2cdd2e0_0, 1, 1;
L_0x2e1aef0 .part L_0x2e16720, 2, 1;
L_0x2e1b050 .part v0x2cdd2e0_0, 2, 1;
L_0x2e1b200 .part L_0x2e16720, 3, 1;
L_0x2e1b360 .part v0x2cdd2e0_0, 3, 1;
L_0x2e1b560 .part L_0x2e16720, 4, 1;
L_0x2e1b7d0 .part v0x2cdd2e0_0, 4, 1;
L_0x2e1b8e0 .part L_0x2e16720, 5, 1;
L_0x2e1ba40 .part v0x2cdd2e0_0, 5, 1;
L_0x2e1bc60 .part L_0x2e16720, 6, 1;
L_0x2e1bdc0 .part v0x2cdd2e0_0, 6, 1;
LS_0x2e1beb0_0_0 .concat8 [ 1 1 1 1], L_0x2e1a7d0, L_0x2e1ab20, L_0x2e1ae30, L_0x2e1b140;
LS_0x2e1beb0_0_4 .concat8 [ 1 1 1 1], L_0x2e1b4a0, L_0x2e1b870, L_0x2e1bba0, L_0x2e1bb30;
L_0x2e1beb0 .concat8 [ 4 4 0 0], LS_0x2e1beb0_0_0, LS_0x2e1beb0_0_4;
L_0x2e1c270 .part L_0x2e16720, 7, 1;
L_0x2e1c460 .part v0x2cdd2e0_0, 7, 1;
S_0x2c947c0 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x2c94560;
 .timescale -9 -12;
P_0x2c949d0 .param/l "i" 0 4 54, +C4<00>;
L_0x2e1a7d0/d .functor AND 1, L_0x2e1a890, L_0x2e1aa80, C4<1>, C4<1>;
L_0x2e1a7d0 .delay 1 (30000,30000,30000) L_0x2e1a7d0/d;
v0x2c94ab0_0 .net *"_s0", 0 0, L_0x2e1a890;  1 drivers
v0x2c94b90_0 .net *"_s1", 0 0, L_0x2e1aa80;  1 drivers
S_0x2c94c70 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x2c94560;
 .timescale -9 -12;
P_0x2c94e80 .param/l "i" 0 4 54, +C4<01>;
L_0x2e1ab20/d .functor AND 1, L_0x2e1abe0, L_0x2e1ad40, C4<1>, C4<1>;
L_0x2e1ab20 .delay 1 (30000,30000,30000) L_0x2e1ab20/d;
v0x2c94f40_0 .net *"_s0", 0 0, L_0x2e1abe0;  1 drivers
v0x2c95020_0 .net *"_s1", 0 0, L_0x2e1ad40;  1 drivers
S_0x2c95100 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x2c94560;
 .timescale -9 -12;
P_0x2c95310 .param/l "i" 0 4 54, +C4<010>;
L_0x2e1ae30/d .functor AND 1, L_0x2e1aef0, L_0x2e1b050, C4<1>, C4<1>;
L_0x2e1ae30 .delay 1 (30000,30000,30000) L_0x2e1ae30/d;
v0x2c953b0_0 .net *"_s0", 0 0, L_0x2e1aef0;  1 drivers
v0x2c95490_0 .net *"_s1", 0 0, L_0x2e1b050;  1 drivers
S_0x2c95570 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x2c94560;
 .timescale -9 -12;
P_0x2c95780 .param/l "i" 0 4 54, +C4<011>;
L_0x2e1b140/d .functor AND 1, L_0x2e1b200, L_0x2e1b360, C4<1>, C4<1>;
L_0x2e1b140 .delay 1 (30000,30000,30000) L_0x2e1b140/d;
v0x2c95840_0 .net *"_s0", 0 0, L_0x2e1b200;  1 drivers
v0x2c95920_0 .net *"_s1", 0 0, L_0x2e1b360;  1 drivers
S_0x2c95a00 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x2c94560;
 .timescale -9 -12;
P_0x2c95c60 .param/l "i" 0 4 54, +C4<0100>;
L_0x2e1b4a0/d .functor AND 1, L_0x2e1b560, L_0x2e1b7d0, C4<1>, C4<1>;
L_0x2e1b4a0 .delay 1 (30000,30000,30000) L_0x2e1b4a0/d;
v0x2c95d20_0 .net *"_s0", 0 0, L_0x2e1b560;  1 drivers
v0x2c95e00_0 .net *"_s1", 0 0, L_0x2e1b7d0;  1 drivers
S_0x2c95ee0 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x2c94560;
 .timescale -9 -12;
P_0x2c960f0 .param/l "i" 0 4 54, +C4<0101>;
L_0x2e1b870/d .functor AND 1, L_0x2e1b8e0, L_0x2e1ba40, C4<1>, C4<1>;
L_0x2e1b870 .delay 1 (30000,30000,30000) L_0x2e1b870/d;
v0x2c961b0_0 .net *"_s0", 0 0, L_0x2e1b8e0;  1 drivers
v0x2c96290_0 .net *"_s1", 0 0, L_0x2e1ba40;  1 drivers
S_0x2c96370 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x2c94560;
 .timescale -9 -12;
P_0x2c96580 .param/l "i" 0 4 54, +C4<0110>;
L_0x2e1bba0/d .functor AND 1, L_0x2e1bc60, L_0x2e1bdc0, C4<1>, C4<1>;
L_0x2e1bba0 .delay 1 (30000,30000,30000) L_0x2e1bba0/d;
v0x2c96640_0 .net *"_s0", 0 0, L_0x2e1bc60;  1 drivers
v0x2c96720_0 .net *"_s1", 0 0, L_0x2e1bdc0;  1 drivers
S_0x2c96800 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x2c94560;
 .timescale -9 -12;
P_0x2c96a10 .param/l "i" 0 4 54, +C4<0111>;
L_0x2e1bb30/d .functor AND 1, L_0x2e1c270, L_0x2e1c460, C4<1>, C4<1>;
L_0x2e1bb30 .delay 1 (30000,30000,30000) L_0x2e1bb30/d;
v0x2c96ad0_0 .net *"_s0", 0 0, L_0x2e1c270;  1 drivers
v0x2c96bb0_0 .net *"_s1", 0 0, L_0x2e1c460;  1 drivers
S_0x2c97770 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x2c94340;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x2e1deb0/d .functor OR 1, L_0x2e1df70, L_0x2e1e120, C4<0>, C4<0>;
L_0x2e1deb0 .delay 1 (30000,30000,30000) L_0x2e1deb0/d;
v0x2c992c0_0 .net *"_s10", 0 0, L_0x2e1df70;  1 drivers
v0x2c993a0_0 .net *"_s12", 0 0, L_0x2e1e120;  1 drivers
v0x2c99480_0 .net "in", 7 0, L_0x2e1beb0;  alias, 1 drivers
v0x2c99550_0 .net "ors", 1 0, L_0x2e1dcd0;  1 drivers
v0x2c99610_0 .net "out", 0 0, L_0x2e1deb0;  alias, 1 drivers
L_0x2e1d0a0 .part L_0x2e1beb0, 0, 4;
L_0x2e1dcd0 .concat8 [ 1 1 0 0], L_0x2e1cd90, L_0x2e1d9c0;
L_0x2e1de10 .part L_0x2e1beb0, 4, 4;
L_0x2e1df70 .part L_0x2e1dcd0, 0, 1;
L_0x2e1e120 .part L_0x2e1dcd0, 1, 1;
S_0x2c97930 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x2c97770;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2e1c550/d .functor OR 1, L_0x2e1c610, L_0x2e1c770, C4<0>, C4<0>;
L_0x2e1c550 .delay 1 (30000,30000,30000) L_0x2e1c550/d;
L_0x2e1c9a0/d .functor OR 1, L_0x2e1cab0, L_0x2e1cc10, C4<0>, C4<0>;
L_0x2e1c9a0 .delay 1 (30000,30000,30000) L_0x2e1c9a0/d;
L_0x2e1cd90/d .functor OR 1, L_0x2e1ce00, L_0x2e1cfb0, C4<0>, C4<0>;
L_0x2e1cd90 .delay 1 (30000,30000,30000) L_0x2e1cd90/d;
v0x2c97b80_0 .net *"_s0", 0 0, L_0x2e1c550;  1 drivers
v0x2c97c80_0 .net *"_s10", 0 0, L_0x2e1cab0;  1 drivers
v0x2c97d60_0 .net *"_s12", 0 0, L_0x2e1cc10;  1 drivers
v0x2c97e20_0 .net *"_s14", 0 0, L_0x2e1ce00;  1 drivers
v0x2c97f00_0 .net *"_s16", 0 0, L_0x2e1cfb0;  1 drivers
v0x2c98030_0 .net *"_s3", 0 0, L_0x2e1c610;  1 drivers
v0x2c98110_0 .net *"_s5", 0 0, L_0x2e1c770;  1 drivers
v0x2c981f0_0 .net *"_s6", 0 0, L_0x2e1c9a0;  1 drivers
v0x2c982d0_0 .net "in", 3 0, L_0x2e1d0a0;  1 drivers
v0x2c98440_0 .net "ors", 1 0, L_0x2e1c8b0;  1 drivers
v0x2c98520_0 .net "out", 0 0, L_0x2e1cd90;  1 drivers
L_0x2e1c610 .part L_0x2e1d0a0, 0, 1;
L_0x2e1c770 .part L_0x2e1d0a0, 1, 1;
L_0x2e1c8b0 .concat8 [ 1 1 0 0], L_0x2e1c550, L_0x2e1c9a0;
L_0x2e1cab0 .part L_0x2e1d0a0, 2, 1;
L_0x2e1cc10 .part L_0x2e1d0a0, 3, 1;
L_0x2e1ce00 .part L_0x2e1c8b0, 0, 1;
L_0x2e1cfb0 .part L_0x2e1c8b0, 1, 1;
S_0x2c98640 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x2c97770;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2e1d1d0/d .functor OR 1, L_0x2e1d240, L_0x2e1d3a0, C4<0>, C4<0>;
L_0x2e1d1d0 .delay 1 (30000,30000,30000) L_0x2e1d1d0/d;
L_0x2e1d5d0/d .functor OR 1, L_0x2e1d6e0, L_0x2e1d840, C4<0>, C4<0>;
L_0x2e1d5d0 .delay 1 (30000,30000,30000) L_0x2e1d5d0/d;
L_0x2e1d9c0/d .functor OR 1, L_0x2e1da30, L_0x2e1dbe0, C4<0>, C4<0>;
L_0x2e1d9c0 .delay 1 (30000,30000,30000) L_0x2e1d9c0/d;
v0x2c98800_0 .net *"_s0", 0 0, L_0x2e1d1d0;  1 drivers
v0x2c98900_0 .net *"_s10", 0 0, L_0x2e1d6e0;  1 drivers
v0x2c989e0_0 .net *"_s12", 0 0, L_0x2e1d840;  1 drivers
v0x2c98aa0_0 .net *"_s14", 0 0, L_0x2e1da30;  1 drivers
v0x2c98b80_0 .net *"_s16", 0 0, L_0x2e1dbe0;  1 drivers
v0x2c98cb0_0 .net *"_s3", 0 0, L_0x2e1d240;  1 drivers
v0x2c98d90_0 .net *"_s5", 0 0, L_0x2e1d3a0;  1 drivers
v0x2c98e70_0 .net *"_s6", 0 0, L_0x2e1d5d0;  1 drivers
v0x2c98f50_0 .net "in", 3 0, L_0x2e1de10;  1 drivers
v0x2c990c0_0 .net "ors", 1 0, L_0x2e1d4e0;  1 drivers
v0x2c991a0_0 .net "out", 0 0, L_0x2e1d9c0;  1 drivers
L_0x2e1d240 .part L_0x2e1de10, 0, 1;
L_0x2e1d3a0 .part L_0x2e1de10, 1, 1;
L_0x2e1d4e0 .concat8 [ 1 1 0 0], L_0x2e1d1d0, L_0x2e1d5d0;
L_0x2e1d6e0 .part L_0x2e1de10, 2, 1;
L_0x2e1d840 .part L_0x2e1de10, 3, 1;
L_0x2e1da30 .part L_0x2e1d4e0, 0, 1;
L_0x2e1dbe0 .part L_0x2e1d4e0, 1, 1;
S_0x2c99ab0 .scope module, "resMux" "unaryMultiplexor" 4 175, 4 69 0, S_0x2c92be0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x2c9eee0_0 .net "ands", 7 0, L_0x2e18470;  1 drivers
v0x2c9eff0_0 .net "in", 7 0, L_0x2e163e0;  alias, 1 drivers
v0x2c9f0b0_0 .net "out", 0 0, L_0x2e1a470;  alias, 1 drivers
v0x2c9f180_0 .net "sel", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
S_0x2c99d00 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x2c99ab0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x2c9c440_0 .net "A", 7 0, L_0x2e163e0;  alias, 1 drivers
v0x2c9c540_0 .net "B", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
v0x2c9c600_0 .net *"_s0", 0 0, L_0x2e16c60;  1 drivers
v0x2c9c6c0_0 .net *"_s12", 0 0, L_0x2e17620;  1 drivers
v0x2c9c7a0_0 .net *"_s16", 0 0, L_0x2e17980;  1 drivers
v0x2c9c8d0_0 .net *"_s20", 0 0, L_0x2e17db0;  1 drivers
v0x2c9c9b0_0 .net *"_s24", 0 0, L_0x2e180e0;  1 drivers
v0x2c9ca90_0 .net *"_s28", 0 0, L_0x2e18070;  1 drivers
v0x2c9cb70_0 .net *"_s4", 0 0, L_0x2e17000;  1 drivers
v0x2c9cce0_0 .net *"_s8", 0 0, L_0x2e17310;  1 drivers
v0x2c9cdc0_0 .net "out", 7 0, L_0x2e18470;  alias, 1 drivers
L_0x2e16d70 .part L_0x2e163e0, 0, 1;
L_0x2e16f60 .part v0x2cdd2e0_0, 0, 1;
L_0x2e170c0 .part L_0x2e163e0, 1, 1;
L_0x2e17220 .part v0x2cdd2e0_0, 1, 1;
L_0x2e173d0 .part L_0x2e163e0, 2, 1;
L_0x2e17530 .part v0x2cdd2e0_0, 2, 1;
L_0x2e176e0 .part L_0x2e163e0, 3, 1;
L_0x2e17840 .part v0x2cdd2e0_0, 3, 1;
L_0x2e17a40 .part L_0x2e163e0, 4, 1;
L_0x2e17cb0 .part v0x2cdd2e0_0, 4, 1;
L_0x2e17e20 .part L_0x2e163e0, 5, 1;
L_0x2e17f80 .part v0x2cdd2e0_0, 5, 1;
L_0x2e181a0 .part L_0x2e163e0, 6, 1;
L_0x2e18300 .part v0x2cdd2e0_0, 6, 1;
LS_0x2e18470_0_0 .concat8 [ 1 1 1 1], L_0x2e16c60, L_0x2e17000, L_0x2e17310, L_0x2e17620;
LS_0x2e18470_0_4 .concat8 [ 1 1 1 1], L_0x2e17980, L_0x2e17db0, L_0x2e180e0, L_0x2e18070;
L_0x2e18470 .concat8 [ 4 4 0 0], LS_0x2e18470_0_0, LS_0x2e18470_0_4;
L_0x2e18830 .part L_0x2e163e0, 7, 1;
L_0x2e18a20 .part v0x2cdd2e0_0, 7, 1;
S_0x2c99f40 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x2c99d00;
 .timescale -9 -12;
P_0x2c9a150 .param/l "i" 0 4 54, +C4<00>;
L_0x2e16c60/d .functor AND 1, L_0x2e16d70, L_0x2e16f60, C4<1>, C4<1>;
L_0x2e16c60 .delay 1 (30000,30000,30000) L_0x2e16c60/d;
v0x2c9a230_0 .net *"_s0", 0 0, L_0x2e16d70;  1 drivers
v0x2c9a310_0 .net *"_s1", 0 0, L_0x2e16f60;  1 drivers
S_0x2c9a3f0 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x2c99d00;
 .timescale -9 -12;
P_0x2c9a600 .param/l "i" 0 4 54, +C4<01>;
L_0x2e17000/d .functor AND 1, L_0x2e170c0, L_0x2e17220, C4<1>, C4<1>;
L_0x2e17000 .delay 1 (30000,30000,30000) L_0x2e17000/d;
v0x2c9a6c0_0 .net *"_s0", 0 0, L_0x2e170c0;  1 drivers
v0x2c9a7a0_0 .net *"_s1", 0 0, L_0x2e17220;  1 drivers
S_0x2c9a880 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x2c99d00;
 .timescale -9 -12;
P_0x2c9aac0 .param/l "i" 0 4 54, +C4<010>;
L_0x2e17310/d .functor AND 1, L_0x2e173d0, L_0x2e17530, C4<1>, C4<1>;
L_0x2e17310 .delay 1 (30000,30000,30000) L_0x2e17310/d;
v0x2c9ab60_0 .net *"_s0", 0 0, L_0x2e173d0;  1 drivers
v0x2c9ac40_0 .net *"_s1", 0 0, L_0x2e17530;  1 drivers
S_0x2c9ad20 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x2c99d00;
 .timescale -9 -12;
P_0x2c9af30 .param/l "i" 0 4 54, +C4<011>;
L_0x2e17620/d .functor AND 1, L_0x2e176e0, L_0x2e17840, C4<1>, C4<1>;
L_0x2e17620 .delay 1 (30000,30000,30000) L_0x2e17620/d;
v0x2c9aff0_0 .net *"_s0", 0 0, L_0x2e176e0;  1 drivers
v0x2c9b0d0_0 .net *"_s1", 0 0, L_0x2e17840;  1 drivers
S_0x2c9b1b0 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x2c99d00;
 .timescale -9 -12;
P_0x2c9b410 .param/l "i" 0 4 54, +C4<0100>;
L_0x2e17980/d .functor AND 1, L_0x2e17a40, L_0x2e17cb0, C4<1>, C4<1>;
L_0x2e17980 .delay 1 (30000,30000,30000) L_0x2e17980/d;
v0x2c9b4d0_0 .net *"_s0", 0 0, L_0x2e17a40;  1 drivers
v0x2c9b5b0_0 .net *"_s1", 0 0, L_0x2e17cb0;  1 drivers
S_0x2c9b690 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x2c99d00;
 .timescale -9 -12;
P_0x2c9b8a0 .param/l "i" 0 4 54, +C4<0101>;
L_0x2e17db0/d .functor AND 1, L_0x2e17e20, L_0x2e17f80, C4<1>, C4<1>;
L_0x2e17db0 .delay 1 (30000,30000,30000) L_0x2e17db0/d;
v0x2c9b960_0 .net *"_s0", 0 0, L_0x2e17e20;  1 drivers
v0x2c9ba40_0 .net *"_s1", 0 0, L_0x2e17f80;  1 drivers
S_0x2c9bb20 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x2c99d00;
 .timescale -9 -12;
P_0x2c9bd30 .param/l "i" 0 4 54, +C4<0110>;
L_0x2e180e0/d .functor AND 1, L_0x2e181a0, L_0x2e18300, C4<1>, C4<1>;
L_0x2e180e0 .delay 1 (30000,30000,30000) L_0x2e180e0/d;
v0x2c9bdf0_0 .net *"_s0", 0 0, L_0x2e181a0;  1 drivers
v0x2c9bed0_0 .net *"_s1", 0 0, L_0x2e18300;  1 drivers
S_0x2c9bfb0 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x2c99d00;
 .timescale -9 -12;
P_0x2c9c1c0 .param/l "i" 0 4 54, +C4<0111>;
L_0x2e18070/d .functor AND 1, L_0x2e18830, L_0x2e18a20, C4<1>, C4<1>;
L_0x2e18070 .delay 1 (30000,30000,30000) L_0x2e18070/d;
v0x2c9c280_0 .net *"_s0", 0 0, L_0x2e18830;  1 drivers
v0x2c9c360_0 .net *"_s1", 0 0, L_0x2e18a20;  1 drivers
S_0x2c9cf20 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x2c99ab0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x2e1a470/d .functor OR 1, L_0x2e1a530, L_0x2e1a6e0, C4<0>, C4<0>;
L_0x2e1a470 .delay 1 (30000,30000,30000) L_0x2e1a470/d;
v0x2c9ea70_0 .net *"_s10", 0 0, L_0x2e1a530;  1 drivers
v0x2c9eb50_0 .net *"_s12", 0 0, L_0x2e1a6e0;  1 drivers
v0x2c9ec30_0 .net "in", 7 0, L_0x2e18470;  alias, 1 drivers
v0x2c9ed00_0 .net "ors", 1 0, L_0x2e1a290;  1 drivers
v0x2c9edc0_0 .net "out", 0 0, L_0x2e1a470;  alias, 1 drivers
L_0x2e19660 .part L_0x2e18470, 0, 4;
L_0x2e1a290 .concat8 [ 1 1 0 0], L_0x2e19350, L_0x2e19f80;
L_0x2e1a3d0 .part L_0x2e18470, 4, 4;
L_0x2e1a530 .part L_0x2e1a290, 0, 1;
L_0x2e1a6e0 .part L_0x2e1a290, 1, 1;
S_0x2c9d0e0 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x2c9cf20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2e18b10/d .functor OR 1, L_0x2e18bd0, L_0x2e18d30, C4<0>, C4<0>;
L_0x2e18b10 .delay 1 (30000,30000,30000) L_0x2e18b10/d;
L_0x2e18f60/d .functor OR 1, L_0x2e19070, L_0x2e191d0, C4<0>, C4<0>;
L_0x2e18f60 .delay 1 (30000,30000,30000) L_0x2e18f60/d;
L_0x2e19350/d .functor OR 1, L_0x2e193c0, L_0x2e19570, C4<0>, C4<0>;
L_0x2e19350 .delay 1 (30000,30000,30000) L_0x2e19350/d;
v0x2c9d330_0 .net *"_s0", 0 0, L_0x2e18b10;  1 drivers
v0x2c9d430_0 .net *"_s10", 0 0, L_0x2e19070;  1 drivers
v0x2c9d510_0 .net *"_s12", 0 0, L_0x2e191d0;  1 drivers
v0x2c9d5d0_0 .net *"_s14", 0 0, L_0x2e193c0;  1 drivers
v0x2c9d6b0_0 .net *"_s16", 0 0, L_0x2e19570;  1 drivers
v0x2c9d7e0_0 .net *"_s3", 0 0, L_0x2e18bd0;  1 drivers
v0x2c9d8c0_0 .net *"_s5", 0 0, L_0x2e18d30;  1 drivers
v0x2c9d9a0_0 .net *"_s6", 0 0, L_0x2e18f60;  1 drivers
v0x2c9da80_0 .net "in", 3 0, L_0x2e19660;  1 drivers
v0x2c9dbf0_0 .net "ors", 1 0, L_0x2e18e70;  1 drivers
v0x2c9dcd0_0 .net "out", 0 0, L_0x2e19350;  1 drivers
L_0x2e18bd0 .part L_0x2e19660, 0, 1;
L_0x2e18d30 .part L_0x2e19660, 1, 1;
L_0x2e18e70 .concat8 [ 1 1 0 0], L_0x2e18b10, L_0x2e18f60;
L_0x2e19070 .part L_0x2e19660, 2, 1;
L_0x2e191d0 .part L_0x2e19660, 3, 1;
L_0x2e193c0 .part L_0x2e18e70, 0, 1;
L_0x2e19570 .part L_0x2e18e70, 1, 1;
S_0x2c9ddf0 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x2c9cf20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2e19790/d .functor OR 1, L_0x2e19800, L_0x2e19960, C4<0>, C4<0>;
L_0x2e19790 .delay 1 (30000,30000,30000) L_0x2e19790/d;
L_0x2e19b90/d .functor OR 1, L_0x2e19ca0, L_0x2e19e00, C4<0>, C4<0>;
L_0x2e19b90 .delay 1 (30000,30000,30000) L_0x2e19b90/d;
L_0x2e19f80/d .functor OR 1, L_0x2e19ff0, L_0x2e1a1a0, C4<0>, C4<0>;
L_0x2e19f80 .delay 1 (30000,30000,30000) L_0x2e19f80/d;
v0x2c9dfb0_0 .net *"_s0", 0 0, L_0x2e19790;  1 drivers
v0x2c9e0b0_0 .net *"_s10", 0 0, L_0x2e19ca0;  1 drivers
v0x2c9e190_0 .net *"_s12", 0 0, L_0x2e19e00;  1 drivers
v0x2c9e250_0 .net *"_s14", 0 0, L_0x2e19ff0;  1 drivers
v0x2c9e330_0 .net *"_s16", 0 0, L_0x2e1a1a0;  1 drivers
v0x2c9e460_0 .net *"_s3", 0 0, L_0x2e19800;  1 drivers
v0x2c9e540_0 .net *"_s5", 0 0, L_0x2e19960;  1 drivers
v0x2c9e620_0 .net *"_s6", 0 0, L_0x2e19b90;  1 drivers
v0x2c9e700_0 .net "in", 3 0, L_0x2e1a3d0;  1 drivers
v0x2c9e870_0 .net "ors", 1 0, L_0x2e19aa0;  1 drivers
v0x2c9e950_0 .net "out", 0 0, L_0x2e19f80;  1 drivers
L_0x2e19800 .part L_0x2e1a3d0, 0, 1;
L_0x2e19960 .part L_0x2e1a3d0, 1, 1;
L_0x2e19aa0 .concat8 [ 1 1 0 0], L_0x2e19790, L_0x2e19b90;
L_0x2e19ca0 .part L_0x2e1a3d0, 2, 1;
L_0x2e19e00 .part L_0x2e1a3d0, 3, 1;
L_0x2e19ff0 .part L_0x2e19aa0, 0, 1;
L_0x2e1a1a0 .part L_0x2e19aa0, 1, 1;
S_0x2c9f260 .scope module, "sltGate" "slt" 4 164, 4 101 0, S_0x2c92be0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x2e15220/d .functor XNOR 1, L_0x2e1e310, L_0x2e13cf0, C4<0>, C4<0>;
L_0x2e15220 .delay 1 (20000,20000,20000) L_0x2e15220/d;
L_0x2e153a0/d .functor AND 1, L_0x2e1e310, L_0x2e13fb0, C4<1>, C4<1>;
L_0x2e153a0 .delay 1 (30000,30000,30000) L_0x2e153a0/d;
L_0x2e15500/d .functor AND 1, L_0x2e15220, L_0x2e13d90, C4<1>, C4<1>;
L_0x2e15500 .delay 1 (30000,30000,30000) L_0x2e15500/d;
L_0x2e15610/d .functor OR 1, L_0x2e15500, L_0x2e153a0, C4<0>, C4<0>;
L_0x2e15610 .delay 1 (30000,30000,30000) L_0x2e15610/d;
v0x2c9f510_0 .net "a", 0 0, L_0x2e1e310;  alias, 1 drivers
v0x2c9f600_0 .net "a_", 0 0, L_0x2e09530;  alias, 1 drivers
v0x2c9f6c0_0 .net "b", 0 0, L_0x2e13cf0;  alias, 1 drivers
v0x2c9f7b0_0 .net "b_", 0 0, L_0x2e13fb0;  alias, 1 drivers
v0x2c9f850_0 .net "carryin", 0 0, L_0x2e13d90;  alias, 1 drivers
v0x2c9f990_0 .net "eq", 0 0, L_0x2e15220;  1 drivers
v0x2c9fa50_0 .net "lt", 0 0, L_0x2e153a0;  1 drivers
v0x2c9fb10_0 .net "out", 0 0, L_0x2e15610;  1 drivers
v0x2c9fbd0_0 .net "w0", 0 0, L_0x2e15500;  1 drivers
S_0x2c9fe20 .scope module, "sub" "fullAdder" 4 158, 4 85 0, S_0x2c92be0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x2e14e00/d .functor OR 1, L_0x2e14950, L_0x2ca1080, C4<0>, C4<0>;
L_0x2e14e00 .delay 1 (30000,30000,30000) L_0x2e14e00/d;
v0x2ca0c10_0 .net "a", 0 0, L_0x2e1e310;  alias, 1 drivers
v0x2ca0d60_0 .net "b", 0 0, L_0x2e13fb0;  alias, 1 drivers
v0x2ca0e20_0 .net "c1", 0 0, L_0x2e14950;  1 drivers
v0x2ca0ec0_0 .net "c2", 0 0, L_0x2ca1080;  1 drivers
v0x2ca0f90_0 .net "carryin", 0 0, L_0x2e13d90;  alias, 1 drivers
v0x2ca1110_0 .net "carryout", 0 0, L_0x2e14e00;  1 drivers
v0x2ca11b0_0 .net "s1", 0 0, L_0x2e14890;  1 drivers
v0x2ca1250_0 .net "sum", 0 0, L_0x2e14ab0;  1 drivers
S_0x2ca0070 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x2c9fe20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2e14890/d .functor XOR 1, L_0x2e1e310, L_0x2e13fb0, C4<0>, C4<0>;
L_0x2e14890 .delay 1 (30000,30000,30000) L_0x2e14890/d;
L_0x2e14950/d .functor AND 1, L_0x2e1e310, L_0x2e13fb0, C4<1>, C4<1>;
L_0x2e14950 .delay 1 (30000,30000,30000) L_0x2e14950/d;
v0x2ca02d0_0 .net "a", 0 0, L_0x2e1e310;  alias, 1 drivers
v0x2ca0390_0 .net "b", 0 0, L_0x2e13fb0;  alias, 1 drivers
v0x2ca0450_0 .net "carryout", 0 0, L_0x2e14950;  alias, 1 drivers
v0x2ca04f0_0 .net "sum", 0 0, L_0x2e14890;  alias, 1 drivers
S_0x2ca0620 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x2c9fe20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2e14ab0/d .functor XOR 1, L_0x2e14890, L_0x2e13d90, C4<0>, C4<0>;
L_0x2e14ab0 .delay 1 (30000,30000,30000) L_0x2e14ab0/d;
L_0x2ca1080/d .functor AND 1, L_0x2e14890, L_0x2e13d90, C4<1>, C4<1>;
L_0x2ca1080 .delay 1 (30000,30000,30000) L_0x2ca1080/d;
v0x2ca0880_0 .net "a", 0 0, L_0x2e14890;  alias, 1 drivers
v0x2ca0950_0 .net "b", 0 0, L_0x2e13d90;  alias, 1 drivers
v0x2ca09f0_0 .net "carryout", 0 0, L_0x2ca1080;  alias, 1 drivers
v0x2ca0ac0_0 .net "sum", 0 0, L_0x2e14ab0;  alias, 1 drivers
S_0x2ca32e0 .scope generate, "genblk2" "genblk2" 3 49, 3 49 0, S_0x2c92910;
 .timescale -9 -12;
L_0x2ac6110bd518 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110bd560 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2e14410/d .functor OR 1, L_0x2ac6110bd518, L_0x2ac6110bd560, C4<0>, C4<0>;
L_0x2e14410 .delay 1 (30000,30000,30000) L_0x2e14410/d;
v0x2ca34d0_0 .net/2u *"_s0", 0 0, L_0x2ac6110bd518;  1 drivers
v0x2ca35b0_0 .net/2u *"_s2", 0 0, L_0x2ac6110bd560;  1 drivers
S_0x2ca3690 .scope generate, "alu_slices[30]" "alu_slices[30]" 3 39, 3 39 0, S_0x26b20c0;
 .timescale -9 -12;
P_0x2ca38a0 .param/l "i" 0 3 39, +C4<011110>;
S_0x2ca3960 .scope module, "alu1_inst" "alu1" 3 40, 4 142 0, S_0x2ca3690;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x2e13f20/d .functor NOT 1, L_0x2e28ba0, C4<0>, C4<0>, C4<0>;
L_0x2e13f20 .delay 1 (10000,10000,10000) L_0x2e13f20/d;
L_0x2e1e7f0/d .functor NOT 1, L_0x2d7dcf0, C4<0>, C4<0>, C4<0>;
L_0x2e1e7f0 .delay 1 (10000,10000,10000) L_0x2e1e7f0/d;
L_0x2e1f7f0/d .functor XOR 1, L_0x2e28ba0, L_0x2d7dcf0, C4<0>, C4<0>;
L_0x2e1f7f0 .delay 1 (30000,30000,30000) L_0x2e1f7f0/d;
L_0x2ac6110bd5a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110bd5f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2e1f8b0/d .functor OR 1, L_0x2ac6110bd5a8, L_0x2ac6110bd5f0, C4<0>, C4<0>;
L_0x2e1f8b0 .delay 1 (30000,30000,30000) L_0x2e1f8b0/d;
L_0x2ac6110bd638 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110bd680 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2e20050/d .functor OR 1, L_0x2ac6110bd638, L_0x2ac6110bd680, C4<0>, C4<0>;
L_0x2e20050 .delay 1 (30000,30000,30000) L_0x2e20050/d;
L_0x2e20250/d .functor AND 1, L_0x2e28ba0, L_0x2d7dcf0, C4<1>, C4<1>;
L_0x2e20250 .delay 1 (30000,30000,30000) L_0x2e20250/d;
L_0x2ac6110bd6c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110bd710 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2e20310/d .functor OR 1, L_0x2ac6110bd6c8, L_0x2ac6110bd710, C4<0>, C4<0>;
L_0x2e20310 .delay 1 (30000,30000,30000) L_0x2e20310/d;
L_0x2e20510/d .functor NAND 1, L_0x2e28ba0, L_0x2d7dcf0, C4<1>, C4<1>;
L_0x2e20510 .delay 1 (20000,20000,20000) L_0x2e20510/d;
L_0x2ac6110bd758 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110bd7a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2e20620/d .functor OR 1, L_0x2ac6110bd758, L_0x2ac6110bd7a0, C4<0>, C4<0>;
L_0x2e20620 .delay 1 (30000,30000,30000) L_0x2e20620/d;
L_0x2e207d0/d .functor NOR 1, L_0x2e28ba0, L_0x2d7dcf0, C4<0>, C4<0>;
L_0x2e207d0 .delay 1 (20000,20000,20000) L_0x2e207d0/d;
L_0x2ac6110bd7e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110bd830 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2e20aa0/d .functor OR 1, L_0x2ac6110bd7e8, L_0x2ac6110bd830, C4<0>, C4<0>;
L_0x2e20aa0 .delay 1 (30000,30000,30000) L_0x2e20aa0/d;
L_0x2e20ea0/d .functor OR 1, L_0x2e28ba0, L_0x2d7dcf0, C4<0>, C4<0>;
L_0x2e20ea0 .delay 1 (30000,30000,30000) L_0x2e20ea0/d;
L_0x2ac6110bd878 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110bd8c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2e21340/d .functor OR 1, L_0x2ac6110bd878, L_0x2ac6110bd8c0, C4<0>, C4<0>;
L_0x2e21340 .delay 1 (30000,30000,30000) L_0x2e21340/d;
L_0x2e28aa0/d .functor NOT 1, L_0x2e24d00, C4<0>, C4<0>, C4<0>;
L_0x2e28aa0 .delay 1 (10000,10000,10000) L_0x2e28aa0/d;
v0x2cb20a0_0 .net "A", 0 0, L_0x2e28ba0;  1 drivers
v0x2cb2160_0 .net "A_", 0 0, L_0x2e13f20;  1 drivers
v0x2cb2220_0 .net "B", 0 0, L_0x2d7dcf0;  1 drivers
v0x2cb22f0_0 .net "B_", 0 0, L_0x2e1e7f0;  1 drivers
v0x2cb2390_0 .net *"_s11", 0 0, L_0x2e1f8b0;  1 drivers
v0x2cb2480_0 .net/2s *"_s13", 0 0, L_0x2ac6110bd5a8;  1 drivers
v0x2cb2540_0 .net/2s *"_s15", 0 0, L_0x2ac6110bd5f0;  1 drivers
v0x2cb2620_0 .net *"_s19", 0 0, L_0x2e20050;  1 drivers
v0x2cb2700_0 .net/2s *"_s21", 0 0, L_0x2ac6110bd638;  1 drivers
v0x2cb2870_0 .net/2s *"_s23", 0 0, L_0x2ac6110bd680;  1 drivers
v0x2cb2950_0 .net *"_s25", 0 0, L_0x2e20250;  1 drivers
v0x2cb2a30_0 .net *"_s28", 0 0, L_0x2e20310;  1 drivers
v0x2cb2b10_0 .net/2s *"_s30", 0 0, L_0x2ac6110bd6c8;  1 drivers
v0x2cb2bf0_0 .net/2s *"_s32", 0 0, L_0x2ac6110bd710;  1 drivers
v0x2cb2cd0_0 .net *"_s34", 0 0, L_0x2e20510;  1 drivers
v0x2cb2db0_0 .net *"_s37", 0 0, L_0x2e20620;  1 drivers
v0x2cb2e90_0 .net/2s *"_s39", 0 0, L_0x2ac6110bd758;  1 drivers
v0x2cb3040_0 .net/2s *"_s41", 0 0, L_0x2ac6110bd7a0;  1 drivers
v0x2cb30e0_0 .net *"_s43", 0 0, L_0x2e207d0;  1 drivers
v0x2cb31c0_0 .net *"_s46", 0 0, L_0x2e20aa0;  1 drivers
v0x2cb32a0_0 .net/2s *"_s48", 0 0, L_0x2ac6110bd7e8;  1 drivers
v0x2cb3380_0 .net/2s *"_s50", 0 0, L_0x2ac6110bd830;  1 drivers
v0x2cb3460_0 .net *"_s52", 0 0, L_0x2e20ea0;  1 drivers
v0x2cb3540_0 .net *"_s56", 0 0, L_0x2e21340;  1 drivers
v0x2cb3620_0 .net/2s *"_s59", 0 0, L_0x2ac6110bd878;  1 drivers
v0x2cb3700_0 .net/2s *"_s61", 0 0, L_0x2ac6110bd8c0;  1 drivers
v0x2cb37e0_0 .net *"_s8", 0 0, L_0x2e1f7f0;  1 drivers
v0x2cb38c0_0 .net "carryin", 0 0, L_0x2e1e470;  1 drivers
v0x2cb3960_0 .net "carryout", 0 0, L_0x2e28740;  1 drivers
v0x2cb3a00_0 .net "carryouts", 7 0, L_0x2e20fb0;  1 drivers
v0x2cb3b10_0 .net "command", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
v0x2cb3bd0_0 .net "result", 0 0, L_0x2e24d00;  1 drivers
v0x2cb3cc0_0 .net "results", 7 0, L_0x2e20c70;  1 drivers
v0x2cb2fa0_0 .net "zero", 0 0, L_0x2e28aa0;  1 drivers
LS_0x2e20c70_0_0 .concat8 [ 1 1 1 1], L_0x2e1ecc0, L_0x2e1f2f0, L_0x2e1f7f0, L_0x2e20050;
LS_0x2e20c70_0_4 .concat8 [ 1 1 1 1], L_0x2e20250, L_0x2e20510, L_0x2e207d0, L_0x2e20ea0;
L_0x2e20c70 .concat8 [ 4 4 0 0], LS_0x2e20c70_0_0, LS_0x2e20c70_0_4;
LS_0x2e20fb0_0_0 .concat8 [ 1 1 1 1], L_0x2e1ef70, L_0x2e1f690, L_0x2e1f8b0, L_0x2e1fea0;
LS_0x2e20fb0_0_4 .concat8 [ 1 1 1 1], L_0x2e20310, L_0x2e20620, L_0x2e20aa0, L_0x2e21340;
L_0x2e20fb0 .concat8 [ 4 4 0 0], LS_0x2e20fb0_0_0, LS_0x2e20fb0_0_4;
S_0x2ca3be0 .scope module, "adder" "fullAdder" 4 157, 4 85 0, S_0x2ca3960;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x2e1ef70/d .functor OR 1, L_0x2e1ea50, L_0x2e1ee10, C4<0>, C4<0>;
L_0x2e1ef70 .delay 1 (30000,30000,30000) L_0x2e1ef70/d;
v0x2ca4a10_0 .net "a", 0 0, L_0x2e28ba0;  alias, 1 drivers
v0x2ca4ad0_0 .net "b", 0 0, L_0x2d7dcf0;  alias, 1 drivers
v0x2ca4ba0_0 .net "c1", 0 0, L_0x2e1ea50;  1 drivers
v0x2ca4ca0_0 .net "c2", 0 0, L_0x2e1ee10;  1 drivers
v0x2ca4d70_0 .net "carryin", 0 0, L_0x2e1e470;  alias, 1 drivers
v0x2ca4e60_0 .net "carryout", 0 0, L_0x2e1ef70;  1 drivers
v0x2ca4f00_0 .net "s1", 0 0, L_0x2e1e9e0;  1 drivers
v0x2ca4ff0_0 .net "sum", 0 0, L_0x2e1ecc0;  1 drivers
S_0x2ca3e50 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x2ca3be0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2e1e9e0/d .functor XOR 1, L_0x2e28ba0, L_0x2d7dcf0, C4<0>, C4<0>;
L_0x2e1e9e0 .delay 1 (30000,30000,30000) L_0x2e1e9e0/d;
L_0x2e1ea50/d .functor AND 1, L_0x2e28ba0, L_0x2d7dcf0, C4<1>, C4<1>;
L_0x2e1ea50 .delay 1 (30000,30000,30000) L_0x2e1ea50/d;
v0x2ca40b0_0 .net "a", 0 0, L_0x2e28ba0;  alias, 1 drivers
v0x2ca4190_0 .net "b", 0 0, L_0x2d7dcf0;  alias, 1 drivers
v0x2ca4250_0 .net "carryout", 0 0, L_0x2e1ea50;  alias, 1 drivers
v0x2ca42f0_0 .net "sum", 0 0, L_0x2e1e9e0;  alias, 1 drivers
S_0x2ca4430 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x2ca3be0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2e1ecc0/d .functor XOR 1, L_0x2e1e9e0, L_0x2e1e470, C4<0>, C4<0>;
L_0x2e1ecc0 .delay 1 (30000,30000,30000) L_0x2e1ecc0/d;
L_0x2e1ee10/d .functor AND 1, L_0x2e1e9e0, L_0x2e1e470, C4<1>, C4<1>;
L_0x2e1ee10 .delay 1 (30000,30000,30000) L_0x2e1ee10/d;
v0x2ca4690_0 .net "a", 0 0, L_0x2e1e9e0;  alias, 1 drivers
v0x2ca4730_0 .net "b", 0 0, L_0x2e1e470;  alias, 1 drivers
v0x2ca47d0_0 .net "carryout", 0 0, L_0x2e1ee10;  alias, 1 drivers
v0x2ca48a0_0 .net "sum", 0 0, L_0x2e1ecc0;  alias, 1 drivers
S_0x2ca50c0 .scope module, "cMux" "unaryMultiplexor" 4 176, 4 69 0, S_0x2ca3960;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x2caa4c0_0 .net "ands", 7 0, L_0x2e26740;  1 drivers
v0x2caa5d0_0 .net "in", 7 0, L_0x2e20fb0;  alias, 1 drivers
v0x2caa690_0 .net "out", 0 0, L_0x2e28740;  alias, 1 drivers
v0x2caa760_0 .net "sel", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
S_0x2ca52e0 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x2ca50c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x2ca79f0_0 .net "A", 7 0, L_0x2e20fb0;  alias, 1 drivers
v0x2ca7af0_0 .net "B", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
v0x2ca7bb0_0 .net *"_s0", 0 0, L_0x2e25060;  1 drivers
v0x2ca7ca0_0 .net *"_s12", 0 0, L_0x2e259d0;  1 drivers
v0x2ca7d80_0 .net *"_s16", 0 0, L_0x2e25d30;  1 drivers
v0x2ca7eb0_0 .net *"_s20", 0 0, L_0x2e26100;  1 drivers
v0x2ca7f90_0 .net *"_s24", 0 0, L_0x2e26430;  1 drivers
v0x2ca8070_0 .net *"_s28", 0 0, L_0x2e263c0;  1 drivers
v0x2ca8150_0 .net *"_s4", 0 0, L_0x2e253b0;  1 drivers
v0x2ca82c0_0 .net *"_s8", 0 0, L_0x2e256c0;  1 drivers
v0x2ca83a0_0 .net "out", 7 0, L_0x2e26740;  alias, 1 drivers
L_0x2e25120 .part L_0x2e20fb0, 0, 1;
L_0x2e25310 .part v0x2cdd2e0_0, 0, 1;
L_0x2e25470 .part L_0x2e20fb0, 1, 1;
L_0x2e255d0 .part v0x2cdd2e0_0, 1, 1;
L_0x2e25780 .part L_0x2e20fb0, 2, 1;
L_0x2e258e0 .part v0x2cdd2e0_0, 2, 1;
L_0x2e25a90 .part L_0x2e20fb0, 3, 1;
L_0x2e25bf0 .part v0x2cdd2e0_0, 3, 1;
L_0x2e25df0 .part L_0x2e20fb0, 4, 1;
L_0x2e26060 .part v0x2cdd2e0_0, 4, 1;
L_0x2e26170 .part L_0x2e20fb0, 5, 1;
L_0x2e262d0 .part v0x2cdd2e0_0, 5, 1;
L_0x2e264f0 .part L_0x2e20fb0, 6, 1;
L_0x2e26650 .part v0x2cdd2e0_0, 6, 1;
LS_0x2e26740_0_0 .concat8 [ 1 1 1 1], L_0x2e25060, L_0x2e253b0, L_0x2e256c0, L_0x2e259d0;
LS_0x2e26740_0_4 .concat8 [ 1 1 1 1], L_0x2e25d30, L_0x2e26100, L_0x2e26430, L_0x2e263c0;
L_0x2e26740 .concat8 [ 4 4 0 0], LS_0x2e26740_0_0, LS_0x2e26740_0_4;
L_0x2e26b00 .part L_0x2e20fb0, 7, 1;
L_0x2e26cf0 .part v0x2cdd2e0_0, 7, 1;
S_0x2ca5540 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x2ca52e0;
 .timescale -9 -12;
P_0x2ca5750 .param/l "i" 0 4 54, +C4<00>;
L_0x2e25060/d .functor AND 1, L_0x2e25120, L_0x2e25310, C4<1>, C4<1>;
L_0x2e25060 .delay 1 (30000,30000,30000) L_0x2e25060/d;
v0x2ca5830_0 .net *"_s0", 0 0, L_0x2e25120;  1 drivers
v0x2ca5910_0 .net *"_s1", 0 0, L_0x2e25310;  1 drivers
S_0x2ca59f0 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x2ca52e0;
 .timescale -9 -12;
P_0x2ca5c00 .param/l "i" 0 4 54, +C4<01>;
L_0x2e253b0/d .functor AND 1, L_0x2e25470, L_0x2e255d0, C4<1>, C4<1>;
L_0x2e253b0 .delay 1 (30000,30000,30000) L_0x2e253b0/d;
v0x2ca5cc0_0 .net *"_s0", 0 0, L_0x2e25470;  1 drivers
v0x2ca5da0_0 .net *"_s1", 0 0, L_0x2e255d0;  1 drivers
S_0x2ca5e80 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x2ca52e0;
 .timescale -9 -12;
P_0x2ca6090 .param/l "i" 0 4 54, +C4<010>;
L_0x2e256c0/d .functor AND 1, L_0x2e25780, L_0x2e258e0, C4<1>, C4<1>;
L_0x2e256c0 .delay 1 (30000,30000,30000) L_0x2e256c0/d;
v0x2ca6130_0 .net *"_s0", 0 0, L_0x2e25780;  1 drivers
v0x2ca6210_0 .net *"_s1", 0 0, L_0x2e258e0;  1 drivers
S_0x2ca62f0 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x2ca52e0;
 .timescale -9 -12;
P_0x2ca6500 .param/l "i" 0 4 54, +C4<011>;
L_0x2e259d0/d .functor AND 1, L_0x2e25a90, L_0x2e25bf0, C4<1>, C4<1>;
L_0x2e259d0 .delay 1 (30000,30000,30000) L_0x2e259d0/d;
v0x2ca65c0_0 .net *"_s0", 0 0, L_0x2e25a90;  1 drivers
v0x2ca66a0_0 .net *"_s1", 0 0, L_0x2e25bf0;  1 drivers
S_0x2ca6780 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x2ca52e0;
 .timescale -9 -12;
P_0x2ca69e0 .param/l "i" 0 4 54, +C4<0100>;
L_0x2e25d30/d .functor AND 1, L_0x2e25df0, L_0x2e26060, C4<1>, C4<1>;
L_0x2e25d30 .delay 1 (30000,30000,30000) L_0x2e25d30/d;
v0x2ca6aa0_0 .net *"_s0", 0 0, L_0x2e25df0;  1 drivers
v0x2ca6b80_0 .net *"_s1", 0 0, L_0x2e26060;  1 drivers
S_0x2ca6c60 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x2ca52e0;
 .timescale -9 -12;
P_0x2ca6e70 .param/l "i" 0 4 54, +C4<0101>;
L_0x2e26100/d .functor AND 1, L_0x2e26170, L_0x2e262d0, C4<1>, C4<1>;
L_0x2e26100 .delay 1 (30000,30000,30000) L_0x2e26100/d;
v0x2ca6f30_0 .net *"_s0", 0 0, L_0x2e26170;  1 drivers
v0x2ca6ff0_0 .net *"_s1", 0 0, L_0x2e262d0;  1 drivers
S_0x2ca70d0 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x2ca52e0;
 .timescale -9 -12;
P_0x2ca72e0 .param/l "i" 0 4 54, +C4<0110>;
L_0x2e26430/d .functor AND 1, L_0x2e264f0, L_0x2e26650, C4<1>, C4<1>;
L_0x2e26430 .delay 1 (30000,30000,30000) L_0x2e26430/d;
v0x2ca73a0_0 .net *"_s0", 0 0, L_0x2e264f0;  1 drivers
v0x2ca7480_0 .net *"_s1", 0 0, L_0x2e26650;  1 drivers
S_0x2ca7560 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x2ca52e0;
 .timescale -9 -12;
P_0x2ca7770 .param/l "i" 0 4 54, +C4<0111>;
L_0x2e263c0/d .functor AND 1, L_0x2e26b00, L_0x2e26cf0, C4<1>, C4<1>;
L_0x2e263c0 .delay 1 (30000,30000,30000) L_0x2e263c0/d;
v0x2ca7830_0 .net *"_s0", 0 0, L_0x2e26b00;  1 drivers
v0x2ca7910_0 .net *"_s1", 0 0, L_0x2e26cf0;  1 drivers
S_0x2ca8500 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x2ca50c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x2e28740/d .functor OR 1, L_0x2e28800, L_0x2e289b0, C4<0>, C4<0>;
L_0x2e28740 .delay 1 (30000,30000,30000) L_0x2e28740/d;
v0x2caa050_0 .net *"_s10", 0 0, L_0x2e28800;  1 drivers
v0x2caa130_0 .net *"_s12", 0 0, L_0x2e289b0;  1 drivers
v0x2caa210_0 .net "in", 7 0, L_0x2e26740;  alias, 1 drivers
v0x2caa2e0_0 .net "ors", 1 0, L_0x2e28560;  1 drivers
v0x2caa3a0_0 .net "out", 0 0, L_0x2e28740;  alias, 1 drivers
L_0x2e27930 .part L_0x2e26740, 0, 4;
L_0x2e28560 .concat8 [ 1 1 0 0], L_0x2e27620, L_0x2e28250;
L_0x2e286a0 .part L_0x2e26740, 4, 4;
L_0x2e28800 .part L_0x2e28560, 0, 1;
L_0x2e289b0 .part L_0x2e28560, 1, 1;
S_0x2ca86c0 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x2ca8500;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2e26de0/d .functor OR 1, L_0x2e26ea0, L_0x2e27000, C4<0>, C4<0>;
L_0x2e26de0 .delay 1 (30000,30000,30000) L_0x2e26de0/d;
L_0x2e27230/d .functor OR 1, L_0x2e27340, L_0x2e274a0, C4<0>, C4<0>;
L_0x2e27230 .delay 1 (30000,30000,30000) L_0x2e27230/d;
L_0x2e27620/d .functor OR 1, L_0x2e27690, L_0x2e27840, C4<0>, C4<0>;
L_0x2e27620 .delay 1 (30000,30000,30000) L_0x2e27620/d;
v0x2ca8910_0 .net *"_s0", 0 0, L_0x2e26de0;  1 drivers
v0x2ca8a10_0 .net *"_s10", 0 0, L_0x2e27340;  1 drivers
v0x2ca8af0_0 .net *"_s12", 0 0, L_0x2e274a0;  1 drivers
v0x2ca8bb0_0 .net *"_s14", 0 0, L_0x2e27690;  1 drivers
v0x2ca8c90_0 .net *"_s16", 0 0, L_0x2e27840;  1 drivers
v0x2ca8dc0_0 .net *"_s3", 0 0, L_0x2e26ea0;  1 drivers
v0x2ca8ea0_0 .net *"_s5", 0 0, L_0x2e27000;  1 drivers
v0x2ca8f80_0 .net *"_s6", 0 0, L_0x2e27230;  1 drivers
v0x2ca9060_0 .net "in", 3 0, L_0x2e27930;  1 drivers
v0x2ca91d0_0 .net "ors", 1 0, L_0x2e27140;  1 drivers
v0x2ca92b0_0 .net "out", 0 0, L_0x2e27620;  1 drivers
L_0x2e26ea0 .part L_0x2e27930, 0, 1;
L_0x2e27000 .part L_0x2e27930, 1, 1;
L_0x2e27140 .concat8 [ 1 1 0 0], L_0x2e26de0, L_0x2e27230;
L_0x2e27340 .part L_0x2e27930, 2, 1;
L_0x2e274a0 .part L_0x2e27930, 3, 1;
L_0x2e27690 .part L_0x2e27140, 0, 1;
L_0x2e27840 .part L_0x2e27140, 1, 1;
S_0x2ca93d0 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x2ca8500;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2e27a60/d .functor OR 1, L_0x2e27ad0, L_0x2e27c30, C4<0>, C4<0>;
L_0x2e27a60 .delay 1 (30000,30000,30000) L_0x2e27a60/d;
L_0x2e27e60/d .functor OR 1, L_0x2e27f70, L_0x2e280d0, C4<0>, C4<0>;
L_0x2e27e60 .delay 1 (30000,30000,30000) L_0x2e27e60/d;
L_0x2e28250/d .functor OR 1, L_0x2e282c0, L_0x2e28470, C4<0>, C4<0>;
L_0x2e28250 .delay 1 (30000,30000,30000) L_0x2e28250/d;
v0x2ca9590_0 .net *"_s0", 0 0, L_0x2e27a60;  1 drivers
v0x2ca9690_0 .net *"_s10", 0 0, L_0x2e27f70;  1 drivers
v0x2ca9770_0 .net *"_s12", 0 0, L_0x2e280d0;  1 drivers
v0x2ca9830_0 .net *"_s14", 0 0, L_0x2e282c0;  1 drivers
v0x2ca9910_0 .net *"_s16", 0 0, L_0x2e28470;  1 drivers
v0x2ca9a40_0 .net *"_s3", 0 0, L_0x2e27ad0;  1 drivers
v0x2ca9b20_0 .net *"_s5", 0 0, L_0x2e27c30;  1 drivers
v0x2ca9c00_0 .net *"_s6", 0 0, L_0x2e27e60;  1 drivers
v0x2ca9ce0_0 .net "in", 3 0, L_0x2e286a0;  1 drivers
v0x2ca9e50_0 .net "ors", 1 0, L_0x2e27d70;  1 drivers
v0x2ca9f30_0 .net "out", 0 0, L_0x2e28250;  1 drivers
L_0x2e27ad0 .part L_0x2e286a0, 0, 1;
L_0x2e27c30 .part L_0x2e286a0, 1, 1;
L_0x2e27d70 .concat8 [ 1 1 0 0], L_0x2e27a60, L_0x2e27e60;
L_0x2e27f70 .part L_0x2e286a0, 2, 1;
L_0x2e280d0 .part L_0x2e286a0, 3, 1;
L_0x2e282c0 .part L_0x2e27d70, 0, 1;
L_0x2e28470 .part L_0x2e27d70, 1, 1;
S_0x2caa840 .scope module, "resMux" "unaryMultiplexor" 4 175, 4 69 0, S_0x2ca3960;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x2cafc70_0 .net "ands", 7 0, L_0x2e22d00;  1 drivers
v0x2cafd80_0 .net "in", 7 0, L_0x2e20c70;  alias, 1 drivers
v0x2cafe40_0 .net "out", 0 0, L_0x2e24d00;  alias, 1 drivers
v0x2caff10_0 .net "sel", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
S_0x2caaa90 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x2caa840;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x2cad1d0_0 .net "A", 7 0, L_0x2e20c70;  alias, 1 drivers
v0x2cad2d0_0 .net "B", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
v0x2cad390_0 .net *"_s0", 0 0, L_0x2e214f0;  1 drivers
v0x2cad450_0 .net *"_s12", 0 0, L_0x2e21eb0;  1 drivers
v0x2cad530_0 .net *"_s16", 0 0, L_0x2e22210;  1 drivers
v0x2cad660_0 .net *"_s20", 0 0, L_0x2e22640;  1 drivers
v0x2cad740_0 .net *"_s24", 0 0, L_0x2e22970;  1 drivers
v0x2cad820_0 .net *"_s28", 0 0, L_0x2e22900;  1 drivers
v0x2cad900_0 .net *"_s4", 0 0, L_0x2e21890;  1 drivers
v0x2cada70_0 .net *"_s8", 0 0, L_0x2e21ba0;  1 drivers
v0x2cadb50_0 .net "out", 7 0, L_0x2e22d00;  alias, 1 drivers
L_0x2e21600 .part L_0x2e20c70, 0, 1;
L_0x2e217f0 .part v0x2cdd2e0_0, 0, 1;
L_0x2e21950 .part L_0x2e20c70, 1, 1;
L_0x2e21ab0 .part v0x2cdd2e0_0, 1, 1;
L_0x2e21c60 .part L_0x2e20c70, 2, 1;
L_0x2e21dc0 .part v0x2cdd2e0_0, 2, 1;
L_0x2e21f70 .part L_0x2e20c70, 3, 1;
L_0x2e220d0 .part v0x2cdd2e0_0, 3, 1;
L_0x2e222d0 .part L_0x2e20c70, 4, 1;
L_0x2e22540 .part v0x2cdd2e0_0, 4, 1;
L_0x2e226b0 .part L_0x2e20c70, 5, 1;
L_0x2e22810 .part v0x2cdd2e0_0, 5, 1;
L_0x2e22a30 .part L_0x2e20c70, 6, 1;
L_0x2e22b90 .part v0x2cdd2e0_0, 6, 1;
LS_0x2e22d00_0_0 .concat8 [ 1 1 1 1], L_0x2e214f0, L_0x2e21890, L_0x2e21ba0, L_0x2e21eb0;
LS_0x2e22d00_0_4 .concat8 [ 1 1 1 1], L_0x2e22210, L_0x2e22640, L_0x2e22970, L_0x2e22900;
L_0x2e22d00 .concat8 [ 4 4 0 0], LS_0x2e22d00_0_0, LS_0x2e22d00_0_4;
L_0x2e230c0 .part L_0x2e20c70, 7, 1;
L_0x2e232b0 .part v0x2cdd2e0_0, 7, 1;
S_0x2caacd0 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x2caaa90;
 .timescale -9 -12;
P_0x2caaee0 .param/l "i" 0 4 54, +C4<00>;
L_0x2e214f0/d .functor AND 1, L_0x2e21600, L_0x2e217f0, C4<1>, C4<1>;
L_0x2e214f0 .delay 1 (30000,30000,30000) L_0x2e214f0/d;
v0x2caafc0_0 .net *"_s0", 0 0, L_0x2e21600;  1 drivers
v0x2cab0a0_0 .net *"_s1", 0 0, L_0x2e217f0;  1 drivers
S_0x2cab180 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x2caaa90;
 .timescale -9 -12;
P_0x2cab390 .param/l "i" 0 4 54, +C4<01>;
L_0x2e21890/d .functor AND 1, L_0x2e21950, L_0x2e21ab0, C4<1>, C4<1>;
L_0x2e21890 .delay 1 (30000,30000,30000) L_0x2e21890/d;
v0x2cab450_0 .net *"_s0", 0 0, L_0x2e21950;  1 drivers
v0x2cab530_0 .net *"_s1", 0 0, L_0x2e21ab0;  1 drivers
S_0x2cab610 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x2caaa90;
 .timescale -9 -12;
P_0x2cab850 .param/l "i" 0 4 54, +C4<010>;
L_0x2e21ba0/d .functor AND 1, L_0x2e21c60, L_0x2e21dc0, C4<1>, C4<1>;
L_0x2e21ba0 .delay 1 (30000,30000,30000) L_0x2e21ba0/d;
v0x2cab8f0_0 .net *"_s0", 0 0, L_0x2e21c60;  1 drivers
v0x2cab9d0_0 .net *"_s1", 0 0, L_0x2e21dc0;  1 drivers
S_0x2cabab0 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x2caaa90;
 .timescale -9 -12;
P_0x2cabcc0 .param/l "i" 0 4 54, +C4<011>;
L_0x2e21eb0/d .functor AND 1, L_0x2e21f70, L_0x2e220d0, C4<1>, C4<1>;
L_0x2e21eb0 .delay 1 (30000,30000,30000) L_0x2e21eb0/d;
v0x2cabd80_0 .net *"_s0", 0 0, L_0x2e21f70;  1 drivers
v0x2cabe60_0 .net *"_s1", 0 0, L_0x2e220d0;  1 drivers
S_0x2cabf40 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x2caaa90;
 .timescale -9 -12;
P_0x2cac1a0 .param/l "i" 0 4 54, +C4<0100>;
L_0x2e22210/d .functor AND 1, L_0x2e222d0, L_0x2e22540, C4<1>, C4<1>;
L_0x2e22210 .delay 1 (30000,30000,30000) L_0x2e22210/d;
v0x2cac260_0 .net *"_s0", 0 0, L_0x2e222d0;  1 drivers
v0x2cac340_0 .net *"_s1", 0 0, L_0x2e22540;  1 drivers
S_0x2cac420 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x2caaa90;
 .timescale -9 -12;
P_0x2cac630 .param/l "i" 0 4 54, +C4<0101>;
L_0x2e22640/d .functor AND 1, L_0x2e226b0, L_0x2e22810, C4<1>, C4<1>;
L_0x2e22640 .delay 1 (30000,30000,30000) L_0x2e22640/d;
v0x2cac6f0_0 .net *"_s0", 0 0, L_0x2e226b0;  1 drivers
v0x2cac7d0_0 .net *"_s1", 0 0, L_0x2e22810;  1 drivers
S_0x2cac8b0 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x2caaa90;
 .timescale -9 -12;
P_0x2cacac0 .param/l "i" 0 4 54, +C4<0110>;
L_0x2e22970/d .functor AND 1, L_0x2e22a30, L_0x2e22b90, C4<1>, C4<1>;
L_0x2e22970 .delay 1 (30000,30000,30000) L_0x2e22970/d;
v0x2cacb80_0 .net *"_s0", 0 0, L_0x2e22a30;  1 drivers
v0x2cacc60_0 .net *"_s1", 0 0, L_0x2e22b90;  1 drivers
S_0x2cacd40 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x2caaa90;
 .timescale -9 -12;
P_0x2cacf50 .param/l "i" 0 4 54, +C4<0111>;
L_0x2e22900/d .functor AND 1, L_0x2e230c0, L_0x2e232b0, C4<1>, C4<1>;
L_0x2e22900 .delay 1 (30000,30000,30000) L_0x2e22900/d;
v0x2cad010_0 .net *"_s0", 0 0, L_0x2e230c0;  1 drivers
v0x2cad0f0_0 .net *"_s1", 0 0, L_0x2e232b0;  1 drivers
S_0x2cadcb0 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x2caa840;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x2e24d00/d .functor OR 1, L_0x2e24dc0, L_0x2e24f70, C4<0>, C4<0>;
L_0x2e24d00 .delay 1 (30000,30000,30000) L_0x2e24d00/d;
v0x2caf800_0 .net *"_s10", 0 0, L_0x2e24dc0;  1 drivers
v0x2caf8e0_0 .net *"_s12", 0 0, L_0x2e24f70;  1 drivers
v0x2caf9c0_0 .net "in", 7 0, L_0x2e22d00;  alias, 1 drivers
v0x2cafa90_0 .net "ors", 1 0, L_0x2e24b20;  1 drivers
v0x2cafb50_0 .net "out", 0 0, L_0x2e24d00;  alias, 1 drivers
L_0x2e23ef0 .part L_0x2e22d00, 0, 4;
L_0x2e24b20 .concat8 [ 1 1 0 0], L_0x2e23be0, L_0x2e24810;
L_0x2e24c60 .part L_0x2e22d00, 4, 4;
L_0x2e24dc0 .part L_0x2e24b20, 0, 1;
L_0x2e24f70 .part L_0x2e24b20, 1, 1;
S_0x2cade70 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x2cadcb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2e233a0/d .functor OR 1, L_0x2e23460, L_0x2e235c0, C4<0>, C4<0>;
L_0x2e233a0 .delay 1 (30000,30000,30000) L_0x2e233a0/d;
L_0x2e237f0/d .functor OR 1, L_0x2e23900, L_0x2e23a60, C4<0>, C4<0>;
L_0x2e237f0 .delay 1 (30000,30000,30000) L_0x2e237f0/d;
L_0x2e23be0/d .functor OR 1, L_0x2e23c50, L_0x2e23e00, C4<0>, C4<0>;
L_0x2e23be0 .delay 1 (30000,30000,30000) L_0x2e23be0/d;
v0x2cae0c0_0 .net *"_s0", 0 0, L_0x2e233a0;  1 drivers
v0x2cae1c0_0 .net *"_s10", 0 0, L_0x2e23900;  1 drivers
v0x2cae2a0_0 .net *"_s12", 0 0, L_0x2e23a60;  1 drivers
v0x2cae360_0 .net *"_s14", 0 0, L_0x2e23c50;  1 drivers
v0x2cae440_0 .net *"_s16", 0 0, L_0x2e23e00;  1 drivers
v0x2cae570_0 .net *"_s3", 0 0, L_0x2e23460;  1 drivers
v0x2cae650_0 .net *"_s5", 0 0, L_0x2e235c0;  1 drivers
v0x2cae730_0 .net *"_s6", 0 0, L_0x2e237f0;  1 drivers
v0x2cae810_0 .net "in", 3 0, L_0x2e23ef0;  1 drivers
v0x2cae980_0 .net "ors", 1 0, L_0x2e23700;  1 drivers
v0x2caea60_0 .net "out", 0 0, L_0x2e23be0;  1 drivers
L_0x2e23460 .part L_0x2e23ef0, 0, 1;
L_0x2e235c0 .part L_0x2e23ef0, 1, 1;
L_0x2e23700 .concat8 [ 1 1 0 0], L_0x2e233a0, L_0x2e237f0;
L_0x2e23900 .part L_0x2e23ef0, 2, 1;
L_0x2e23a60 .part L_0x2e23ef0, 3, 1;
L_0x2e23c50 .part L_0x2e23700, 0, 1;
L_0x2e23e00 .part L_0x2e23700, 1, 1;
S_0x2caeb80 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x2cadcb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2e24020/d .functor OR 1, L_0x2e24090, L_0x2e241f0, C4<0>, C4<0>;
L_0x2e24020 .delay 1 (30000,30000,30000) L_0x2e24020/d;
L_0x2e24420/d .functor OR 1, L_0x2e24530, L_0x2e24690, C4<0>, C4<0>;
L_0x2e24420 .delay 1 (30000,30000,30000) L_0x2e24420/d;
L_0x2e24810/d .functor OR 1, L_0x2e24880, L_0x2e24a30, C4<0>, C4<0>;
L_0x2e24810 .delay 1 (30000,30000,30000) L_0x2e24810/d;
v0x2caed40_0 .net *"_s0", 0 0, L_0x2e24020;  1 drivers
v0x2caee40_0 .net *"_s10", 0 0, L_0x2e24530;  1 drivers
v0x2caef20_0 .net *"_s12", 0 0, L_0x2e24690;  1 drivers
v0x2caefe0_0 .net *"_s14", 0 0, L_0x2e24880;  1 drivers
v0x2caf0c0_0 .net *"_s16", 0 0, L_0x2e24a30;  1 drivers
v0x2caf1f0_0 .net *"_s3", 0 0, L_0x2e24090;  1 drivers
v0x2caf2d0_0 .net *"_s5", 0 0, L_0x2e241f0;  1 drivers
v0x2caf3b0_0 .net *"_s6", 0 0, L_0x2e24420;  1 drivers
v0x2caf490_0 .net "in", 3 0, L_0x2e24c60;  1 drivers
v0x2caf600_0 .net "ors", 1 0, L_0x2e24330;  1 drivers
v0x2caf6e0_0 .net "out", 0 0, L_0x2e24810;  1 drivers
L_0x2e24090 .part L_0x2e24c60, 0, 1;
L_0x2e241f0 .part L_0x2e24c60, 1, 1;
L_0x2e24330 .concat8 [ 1 1 0 0], L_0x2e24020, L_0x2e24420;
L_0x2e24530 .part L_0x2e24c60, 2, 1;
L_0x2e24690 .part L_0x2e24c60, 3, 1;
L_0x2e24880 .part L_0x2e24330, 0, 1;
L_0x2e24a30 .part L_0x2e24330, 1, 1;
S_0x2cafff0 .scope module, "sltGate" "slt" 4 164, 4 101 0, S_0x2ca3960;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x2e1fab0/d .functor XNOR 1, L_0x2e28ba0, L_0x2d7dcf0, C4<0>, C4<0>;
L_0x2e1fab0 .delay 1 (20000,20000,20000) L_0x2e1fab0/d;
L_0x2e1fc30/d .functor AND 1, L_0x2e28ba0, L_0x2e1e7f0, C4<1>, C4<1>;
L_0x2e1fc30 .delay 1 (30000,30000,30000) L_0x2e1fc30/d;
L_0x2e1fd90/d .functor AND 1, L_0x2e1fab0, L_0x2e1e470, C4<1>, C4<1>;
L_0x2e1fd90 .delay 1 (30000,30000,30000) L_0x2e1fd90/d;
L_0x2e1fea0/d .functor OR 1, L_0x2e1fd90, L_0x2e1fc30, C4<0>, C4<0>;
L_0x2e1fea0 .delay 1 (30000,30000,30000) L_0x2e1fea0/d;
v0x2cb02a0_0 .net "a", 0 0, L_0x2e28ba0;  alias, 1 drivers
v0x2cb0390_0 .net "a_", 0 0, L_0x2e13f20;  alias, 1 drivers
v0x2cb0450_0 .net "b", 0 0, L_0x2d7dcf0;  alias, 1 drivers
v0x2cb0540_0 .net "b_", 0 0, L_0x2e1e7f0;  alias, 1 drivers
v0x2cb05e0_0 .net "carryin", 0 0, L_0x2e1e470;  alias, 1 drivers
v0x2cb0720_0 .net "eq", 0 0, L_0x2e1fab0;  1 drivers
v0x2cb07e0_0 .net "lt", 0 0, L_0x2e1fc30;  1 drivers
v0x2cb08a0_0 .net "out", 0 0, L_0x2e1fea0;  1 drivers
v0x2cb0960_0 .net "w0", 0 0, L_0x2e1fd90;  1 drivers
S_0x2cb0bb0 .scope module, "sub" "fullAdder" 4 158, 4 85 0, S_0x2ca3960;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x2e1f690/d .functor OR 1, L_0x2e1f190, L_0x2cb1e10, C4<0>, C4<0>;
L_0x2e1f690 .delay 1 (30000,30000,30000) L_0x2e1f690/d;
v0x2cb19a0_0 .net "a", 0 0, L_0x2e28ba0;  alias, 1 drivers
v0x2cb1af0_0 .net "b", 0 0, L_0x2e1e7f0;  alias, 1 drivers
v0x2cb1bb0_0 .net "c1", 0 0, L_0x2e1f190;  1 drivers
v0x2cb1c50_0 .net "c2", 0 0, L_0x2cb1e10;  1 drivers
v0x2cb1d20_0 .net "carryin", 0 0, L_0x2e1e470;  alias, 1 drivers
v0x2cb1ea0_0 .net "carryout", 0 0, L_0x2e1f690;  1 drivers
v0x2cb1f40_0 .net "s1", 0 0, L_0x2e1f0d0;  1 drivers
v0x2cb1fe0_0 .net "sum", 0 0, L_0x2e1f2f0;  1 drivers
S_0x2cb0e00 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x2cb0bb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2e1f0d0/d .functor XOR 1, L_0x2e28ba0, L_0x2e1e7f0, C4<0>, C4<0>;
L_0x2e1f0d0 .delay 1 (30000,30000,30000) L_0x2e1f0d0/d;
L_0x2e1f190/d .functor AND 1, L_0x2e28ba0, L_0x2e1e7f0, C4<1>, C4<1>;
L_0x2e1f190 .delay 1 (30000,30000,30000) L_0x2e1f190/d;
v0x2cb1060_0 .net "a", 0 0, L_0x2e28ba0;  alias, 1 drivers
v0x2cb1120_0 .net "b", 0 0, L_0x2e1e7f0;  alias, 1 drivers
v0x2cb11e0_0 .net "carryout", 0 0, L_0x2e1f190;  alias, 1 drivers
v0x2cb1280_0 .net "sum", 0 0, L_0x2e1f0d0;  alias, 1 drivers
S_0x2cb13b0 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x2cb0bb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2e1f2f0/d .functor XOR 1, L_0x2e1f0d0, L_0x2e1e470, C4<0>, C4<0>;
L_0x2e1f2f0 .delay 1 (30000,30000,30000) L_0x2e1f2f0/d;
L_0x2cb1e10/d .functor AND 1, L_0x2e1f0d0, L_0x2e1e470, C4<1>, C4<1>;
L_0x2cb1e10 .delay 1 (30000,30000,30000) L_0x2cb1e10/d;
v0x2cb1610_0 .net "a", 0 0, L_0x2e1f0d0;  alias, 1 drivers
v0x2cb16e0_0 .net "b", 0 0, L_0x2e1e470;  alias, 1 drivers
v0x2cb1780_0 .net "carryout", 0 0, L_0x2cb1e10;  alias, 1 drivers
v0x2cb1850_0 .net "sum", 0 0, L_0x2e1f2f0;  alias, 1 drivers
S_0x2cb4070 .scope generate, "genblk2" "genblk2" 3 49, 3 49 0, S_0x2ca3690;
 .timescale -9 -12;
L_0x2ac6110bd908 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110bd950 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2e28c40/d .functor OR 1, L_0x2ac6110bd908, L_0x2ac6110bd950, C4<0>, C4<0>;
L_0x2e28c40 .delay 1 (30000,30000,30000) L_0x2e28c40/d;
v0x2cb4260_0 .net/2u *"_s0", 0 0, L_0x2ac6110bd908;  1 drivers
v0x2cb4340_0 .net/2u *"_s2", 0 0, L_0x2ac6110bd950;  1 drivers
S_0x2cb4420 .scope generate, "alu_slices[31]" "alu_slices[31]" 3 39, 3 39 0, S_0x26b20c0;
 .timescale -9 -12;
P_0x2cb4630 .param/l "i" 0 3 39, +C4<011111>;
S_0x2cb46f0 .scope module, "alu1_inst" "alu1" 3 40, 4 142 0, S_0x2cb4420;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x2e1ec50/d .functor NOT 1, L_0x2e346b0, C4<0>, C4<0>, C4<0>;
L_0x2e1ec50 .delay 1 (10000,10000,10000) L_0x2e1ec50/d;
L_0x2e1e560/d .functor NOT 1, L_0x2e33aa0, C4<0>, C4<0>, C4<0>;
L_0x2e1e560 .delay 1 (10000,10000,10000) L_0x2e1e560/d;
L_0x2e2a460/d .functor XOR 1, L_0x2e346b0, L_0x2e33aa0, C4<0>, C4<0>;
L_0x2e2a460 .delay 1 (30000,30000,30000) L_0x2e2a460/d;
L_0x2ac6110bd998 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110bd9e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2e2a520/d .functor OR 1, L_0x2ac6110bd998, L_0x2ac6110bd9e0, C4<0>, C4<0>;
L_0x2e2a520 .delay 1 (30000,30000,30000) L_0x2e2a520/d;
L_0x2ac6110bda28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110bda70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2e2acc0/d .functor OR 1, L_0x2ac6110bda28, L_0x2ac6110bda70, C4<0>, C4<0>;
L_0x2e2acc0 .delay 1 (30000,30000,30000) L_0x2e2acc0/d;
L_0x2e2aec0/d .functor AND 1, L_0x2e346b0, L_0x2e33aa0, C4<1>, C4<1>;
L_0x2e2aec0 .delay 1 (30000,30000,30000) L_0x2e2aec0/d;
L_0x2ac6110bdab8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110bdb00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2e2af80/d .functor OR 1, L_0x2ac6110bdab8, L_0x2ac6110bdb00, C4<0>, C4<0>;
L_0x2e2af80 .delay 1 (30000,30000,30000) L_0x2e2af80/d;
L_0x2e2b180/d .functor NAND 1, L_0x2e346b0, L_0x2e33aa0, C4<1>, C4<1>;
L_0x2e2b180 .delay 1 (20000,20000,20000) L_0x2e2b180/d;
L_0x2ac6110bdb48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110bdb90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2e2b290/d .functor OR 1, L_0x2ac6110bdb48, L_0x2ac6110bdb90, C4<0>, C4<0>;
L_0x2e2b290 .delay 1 (30000,30000,30000) L_0x2e2b290/d;
L_0x2e2b440/d .functor NOR 1, L_0x2e346b0, L_0x2e33aa0, C4<0>, C4<0>;
L_0x2e2b440 .delay 1 (20000,20000,20000) L_0x2e2b440/d;
L_0x2ac6110bdbd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110bdc20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2e2b710/d .functor OR 1, L_0x2ac6110bdbd8, L_0x2ac6110bdc20, C4<0>, C4<0>;
L_0x2e2b710 .delay 1 (30000,30000,30000) L_0x2e2b710/d;
L_0x2e2bb10/d .functor OR 1, L_0x2e346b0, L_0x2e33aa0, C4<0>, C4<0>;
L_0x2e2bb10 .delay 1 (30000,30000,30000) L_0x2e2bb10/d;
L_0x2ac6110bdc68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110bdcb0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2e2bfb0/d .functor OR 1, L_0x2ac6110bdc68, L_0x2ac6110bdcb0, C4<0>, C4<0>;
L_0x2e2bfb0 .delay 1 (30000,30000,30000) L_0x2e2bfb0/d;
L_0x2e33730/d .functor NOT 1, L_0x2e2f8b0, C4<0>, C4<0>, C4<0>;
L_0x2e33730 .delay 1 (10000,10000,10000) L_0x2e33730/d;
v0x2cc2e20_0 .net "A", 0 0, L_0x2e346b0;  1 drivers
v0x2cc2ee0_0 .net "A_", 0 0, L_0x2e1ec50;  1 drivers
v0x2cc2fa0_0 .net "B", 0 0, L_0x2e33aa0;  1 drivers
v0x2cc3070_0 .net "B_", 0 0, L_0x2e1e560;  1 drivers
v0x2cc3110_0 .net *"_s11", 0 0, L_0x2e2a520;  1 drivers
v0x2cc3200_0 .net/2s *"_s13", 0 0, L_0x2ac6110bd998;  1 drivers
v0x2cc32c0_0 .net/2s *"_s15", 0 0, L_0x2ac6110bd9e0;  1 drivers
v0x2cc33a0_0 .net *"_s19", 0 0, L_0x2e2acc0;  1 drivers
v0x2cc3480_0 .net/2s *"_s21", 0 0, L_0x2ac6110bda28;  1 drivers
v0x2cc35f0_0 .net/2s *"_s23", 0 0, L_0x2ac6110bda70;  1 drivers
v0x2cc36d0_0 .net *"_s25", 0 0, L_0x2e2aec0;  1 drivers
v0x2cc37b0_0 .net *"_s28", 0 0, L_0x2e2af80;  1 drivers
v0x2cc3890_0 .net/2s *"_s30", 0 0, L_0x2ac6110bdab8;  1 drivers
v0x2cc3970_0 .net/2s *"_s32", 0 0, L_0x2ac6110bdb00;  1 drivers
v0x2cc3a50_0 .net *"_s34", 0 0, L_0x2e2b180;  1 drivers
v0x2cc3b30_0 .net *"_s37", 0 0, L_0x2e2b290;  1 drivers
v0x2cc3c10_0 .net/2s *"_s39", 0 0, L_0x2ac6110bdb48;  1 drivers
v0x2cc3dc0_0 .net/2s *"_s41", 0 0, L_0x2ac6110bdb90;  1 drivers
v0x2cc3e60_0 .net *"_s43", 0 0, L_0x2e2b440;  1 drivers
v0x2cc3f40_0 .net *"_s46", 0 0, L_0x2e2b710;  1 drivers
v0x2cc4020_0 .net/2s *"_s48", 0 0, L_0x2ac6110bdbd8;  1 drivers
v0x2cc4100_0 .net/2s *"_s50", 0 0, L_0x2ac6110bdc20;  1 drivers
v0x2cc41e0_0 .net *"_s52", 0 0, L_0x2e2bb10;  1 drivers
v0x2cc42c0_0 .net *"_s56", 0 0, L_0x2e2bfb0;  1 drivers
v0x2cc43a0_0 .net/2s *"_s59", 0 0, L_0x2ac6110bdc68;  1 drivers
v0x2cc4480_0 .net/2s *"_s61", 0 0, L_0x2ac6110bdcb0;  1 drivers
v0x2cc4560_0 .net *"_s8", 0 0, L_0x2e2a460;  1 drivers
v0x2cc4640_0 .net "carryin", 0 0, L_0x2e33b40;  1 drivers
v0x2cc46e0_0 .net "carryout", 0 0, L_0x2e333d0;  1 drivers
v0x2cc4780_0 .net "carryouts", 7 0, L_0x2e2bc20;  1 drivers
v0x2cc4890_0 .net "command", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
v0x2cc4950_0 .net "result", 0 0, L_0x2e2f8b0;  1 drivers
v0x2cc4a40_0 .net "results", 7 0, L_0x2e2b8e0;  1 drivers
v0x2cc3d20_0 .net "zero", 0 0, L_0x2e33730;  1 drivers
LS_0x2e2b8e0_0_0 .concat8 [ 1 1 1 1], L_0x2e29930, L_0x2e29f60, L_0x2e2a460, L_0x2e2acc0;
LS_0x2e2b8e0_0_4 .concat8 [ 1 1 1 1], L_0x2e2aec0, L_0x2e2b180, L_0x2e2b440, L_0x2e2bb10;
L_0x2e2b8e0 .concat8 [ 4 4 0 0], LS_0x2e2b8e0_0_0, LS_0x2e2b8e0_0_4;
LS_0x2e2bc20_0_0 .concat8 [ 1 1 1 1], L_0x2e29be0, L_0x2e2a300, L_0x2e2a520, L_0x2e2ab10;
LS_0x2e2bc20_0_4 .concat8 [ 1 1 1 1], L_0x2e2af80, L_0x2e2b290, L_0x2e2b710, L_0x2e2bfb0;
L_0x2e2bc20 .concat8 [ 4 4 0 0], LS_0x2e2bc20_0_0, LS_0x2e2bc20_0_4;
S_0x2cb4970 .scope module, "adder" "fullAdder" 4 157, 4 85 0, S_0x2cb46f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x2e29be0/d .functor OR 1, L_0x2e296c0, L_0x2e29a80, C4<0>, C4<0>;
L_0x2e29be0 .delay 1 (30000,30000,30000) L_0x2e29be0/d;
v0x2cb57a0_0 .net "a", 0 0, L_0x2e346b0;  alias, 1 drivers
v0x2cb5860_0 .net "b", 0 0, L_0x2e33aa0;  alias, 1 drivers
v0x2cb5930_0 .net "c1", 0 0, L_0x2e296c0;  1 drivers
v0x2cb5a30_0 .net "c2", 0 0, L_0x2e29a80;  1 drivers
v0x2cb5b00_0 .net "carryin", 0 0, L_0x2e33b40;  alias, 1 drivers
v0x2cb5bf0_0 .net "carryout", 0 0, L_0x2e29be0;  1 drivers
v0x2cb5c90_0 .net "s1", 0 0, L_0x2e29600;  1 drivers
v0x2cb5d80_0 .net "sum", 0 0, L_0x2e29930;  1 drivers
S_0x2cb4be0 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x2cb4970;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2e29600/d .functor XOR 1, L_0x2e346b0, L_0x2e33aa0, C4<0>, C4<0>;
L_0x2e29600 .delay 1 (30000,30000,30000) L_0x2e29600/d;
L_0x2e296c0/d .functor AND 1, L_0x2e346b0, L_0x2e33aa0, C4<1>, C4<1>;
L_0x2e296c0 .delay 1 (30000,30000,30000) L_0x2e296c0/d;
v0x2cb4e40_0 .net "a", 0 0, L_0x2e346b0;  alias, 1 drivers
v0x2cb4f20_0 .net "b", 0 0, L_0x2e33aa0;  alias, 1 drivers
v0x2cb4fe0_0 .net "carryout", 0 0, L_0x2e296c0;  alias, 1 drivers
v0x2cb5080_0 .net "sum", 0 0, L_0x2e29600;  alias, 1 drivers
S_0x2cb51c0 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x2cb4970;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2e29930/d .functor XOR 1, L_0x2e29600, L_0x2e33b40, C4<0>, C4<0>;
L_0x2e29930 .delay 1 (30000,30000,30000) L_0x2e29930/d;
L_0x2e29a80/d .functor AND 1, L_0x2e29600, L_0x2e33b40, C4<1>, C4<1>;
L_0x2e29a80 .delay 1 (30000,30000,30000) L_0x2e29a80/d;
v0x2cb5420_0 .net "a", 0 0, L_0x2e29600;  alias, 1 drivers
v0x2cb54c0_0 .net "b", 0 0, L_0x2e33b40;  alias, 1 drivers
v0x2cb5560_0 .net "carryout", 0 0, L_0x2e29a80;  alias, 1 drivers
v0x2cb5630_0 .net "sum", 0 0, L_0x2e29930;  alias, 1 drivers
S_0x2cb5e50 .scope module, "cMux" "unaryMultiplexor" 4 176, 4 69 0, S_0x2cb46f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x2cbb240_0 .net "ands", 7 0, L_0x2e313d0;  1 drivers
v0x2cbb350_0 .net "in", 7 0, L_0x2e2bc20;  alias, 1 drivers
v0x2cbb410_0 .net "out", 0 0, L_0x2e333d0;  alias, 1 drivers
v0x2cbb4e0_0 .net "sel", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
S_0x2cb6070 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x2cb5e50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x2cb87a0_0 .net "A", 7 0, L_0x2e2bc20;  alias, 1 drivers
v0x2cb88a0_0 .net "B", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
v0x2cb8960_0 .net *"_s0", 0 0, L_0x2e2fc10;  1 drivers
v0x2cb8a20_0 .net *"_s12", 0 0, L_0x2e30580;  1 drivers
v0x2cb8b00_0 .net *"_s16", 0 0, L_0x2e308e0;  1 drivers
v0x2cb8c30_0 .net *"_s20", 0 0, L_0x2e30d10;  1 drivers
v0x2cb8d10_0 .net *"_s24", 0 0, L_0x2e31040;  1 drivers
v0x2cb8df0_0 .net *"_s28", 0 0, L_0x2e30fd0;  1 drivers
v0x2cb8ed0_0 .net *"_s4", 0 0, L_0x2e2ff60;  1 drivers
v0x2cb9040_0 .net *"_s8", 0 0, L_0x2e30270;  1 drivers
v0x2cb9120_0 .net "out", 7 0, L_0x2e313d0;  alias, 1 drivers
L_0x2e2fcd0 .part L_0x2e2bc20, 0, 1;
L_0x2e2fec0 .part v0x2cdd2e0_0, 0, 1;
L_0x2e30020 .part L_0x2e2bc20, 1, 1;
L_0x2e30180 .part v0x2cdd2e0_0, 1, 1;
L_0x2e30330 .part L_0x2e2bc20, 2, 1;
L_0x2e30490 .part v0x2cdd2e0_0, 2, 1;
L_0x2e30640 .part L_0x2e2bc20, 3, 1;
L_0x2e307a0 .part v0x2cdd2e0_0, 3, 1;
L_0x2e309a0 .part L_0x2e2bc20, 4, 1;
L_0x2e30c10 .part v0x2cdd2e0_0, 4, 1;
L_0x2e30d80 .part L_0x2e2bc20, 5, 1;
L_0x2e30ee0 .part v0x2cdd2e0_0, 5, 1;
L_0x2e31100 .part L_0x2e2bc20, 6, 1;
L_0x2e31260 .part v0x2cdd2e0_0, 6, 1;
LS_0x2e313d0_0_0 .concat8 [ 1 1 1 1], L_0x2e2fc10, L_0x2e2ff60, L_0x2e30270, L_0x2e30580;
LS_0x2e313d0_0_4 .concat8 [ 1 1 1 1], L_0x2e308e0, L_0x2e30d10, L_0x2e31040, L_0x2e30fd0;
L_0x2e313d0 .concat8 [ 4 4 0 0], LS_0x2e313d0_0_0, LS_0x2e313d0_0_4;
L_0x2e31790 .part L_0x2e2bc20, 7, 1;
L_0x2e31980 .part v0x2cdd2e0_0, 7, 1;
S_0x2cb62d0 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x2cb6070;
 .timescale -9 -12;
P_0x2cb64e0 .param/l "i" 0 4 54, +C4<00>;
L_0x2e2fc10/d .functor AND 1, L_0x2e2fcd0, L_0x2e2fec0, C4<1>, C4<1>;
L_0x2e2fc10 .delay 1 (30000,30000,30000) L_0x2e2fc10/d;
v0x2cb65c0_0 .net *"_s0", 0 0, L_0x2e2fcd0;  1 drivers
v0x2cb66a0_0 .net *"_s1", 0 0, L_0x2e2fec0;  1 drivers
S_0x2cb6780 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x2cb6070;
 .timescale -9 -12;
P_0x2cb6990 .param/l "i" 0 4 54, +C4<01>;
L_0x2e2ff60/d .functor AND 1, L_0x2e30020, L_0x2e30180, C4<1>, C4<1>;
L_0x2e2ff60 .delay 1 (30000,30000,30000) L_0x2e2ff60/d;
v0x2cb6a50_0 .net *"_s0", 0 0, L_0x2e30020;  1 drivers
v0x2cb6b30_0 .net *"_s1", 0 0, L_0x2e30180;  1 drivers
S_0x2cb6c10 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x2cb6070;
 .timescale -9 -12;
P_0x2cb6e20 .param/l "i" 0 4 54, +C4<010>;
L_0x2e30270/d .functor AND 1, L_0x2e30330, L_0x2e30490, C4<1>, C4<1>;
L_0x2e30270 .delay 1 (30000,30000,30000) L_0x2e30270/d;
v0x2cb6ec0_0 .net *"_s0", 0 0, L_0x2e30330;  1 drivers
v0x2cb6fa0_0 .net *"_s1", 0 0, L_0x2e30490;  1 drivers
S_0x2cb7080 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x2cb6070;
 .timescale -9 -12;
P_0x2cb7290 .param/l "i" 0 4 54, +C4<011>;
L_0x2e30580/d .functor AND 1, L_0x2e30640, L_0x2e307a0, C4<1>, C4<1>;
L_0x2e30580 .delay 1 (30000,30000,30000) L_0x2e30580/d;
v0x2cb7350_0 .net *"_s0", 0 0, L_0x2e30640;  1 drivers
v0x2cb7430_0 .net *"_s1", 0 0, L_0x2e307a0;  1 drivers
S_0x2cb7510 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x2cb6070;
 .timescale -9 -12;
P_0x2cb7770 .param/l "i" 0 4 54, +C4<0100>;
L_0x2e308e0/d .functor AND 1, L_0x2e309a0, L_0x2e30c10, C4<1>, C4<1>;
L_0x2e308e0 .delay 1 (30000,30000,30000) L_0x2e308e0/d;
v0x2cb7830_0 .net *"_s0", 0 0, L_0x2e309a0;  1 drivers
v0x2cb7910_0 .net *"_s1", 0 0, L_0x2e30c10;  1 drivers
S_0x2cb79f0 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x2cb6070;
 .timescale -9 -12;
P_0x2cb7c00 .param/l "i" 0 4 54, +C4<0101>;
L_0x2e30d10/d .functor AND 1, L_0x2e30d80, L_0x2e30ee0, C4<1>, C4<1>;
L_0x2e30d10 .delay 1 (30000,30000,30000) L_0x2e30d10/d;
v0x2cb7cc0_0 .net *"_s0", 0 0, L_0x2e30d80;  1 drivers
v0x2cb7da0_0 .net *"_s1", 0 0, L_0x2e30ee0;  1 drivers
S_0x2cb7e80 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x2cb6070;
 .timescale -9 -12;
P_0x2cb8090 .param/l "i" 0 4 54, +C4<0110>;
L_0x2e31040/d .functor AND 1, L_0x2e31100, L_0x2e31260, C4<1>, C4<1>;
L_0x2e31040 .delay 1 (30000,30000,30000) L_0x2e31040/d;
v0x2cb8150_0 .net *"_s0", 0 0, L_0x2e31100;  1 drivers
v0x2cb8230_0 .net *"_s1", 0 0, L_0x2e31260;  1 drivers
S_0x2cb8310 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x2cb6070;
 .timescale -9 -12;
P_0x2cb8520 .param/l "i" 0 4 54, +C4<0111>;
L_0x2e30fd0/d .functor AND 1, L_0x2e31790, L_0x2e31980, C4<1>, C4<1>;
L_0x2e30fd0 .delay 1 (30000,30000,30000) L_0x2e30fd0/d;
v0x2cb85e0_0 .net *"_s0", 0 0, L_0x2e31790;  1 drivers
v0x2cb86c0_0 .net *"_s1", 0 0, L_0x2e31980;  1 drivers
S_0x2cb9280 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x2cb5e50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x2e333d0/d .functor OR 1, L_0x2e33490, L_0x2e33640, C4<0>, C4<0>;
L_0x2e333d0 .delay 1 (30000,30000,30000) L_0x2e333d0/d;
v0x2cbadd0_0 .net *"_s10", 0 0, L_0x2e33490;  1 drivers
v0x2cbaeb0_0 .net *"_s12", 0 0, L_0x2e33640;  1 drivers
v0x2cbaf90_0 .net "in", 7 0, L_0x2e313d0;  alias, 1 drivers
v0x2cbb060_0 .net "ors", 1 0, L_0x2e331f0;  1 drivers
v0x2cbb120_0 .net "out", 0 0, L_0x2e333d0;  alias, 1 drivers
L_0x2e325c0 .part L_0x2e313d0, 0, 4;
L_0x2e331f0 .concat8 [ 1 1 0 0], L_0x2e322b0, L_0x2e32ee0;
L_0x2e33330 .part L_0x2e313d0, 4, 4;
L_0x2e33490 .part L_0x2e331f0, 0, 1;
L_0x2e33640 .part L_0x2e331f0, 1, 1;
S_0x2cb9440 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x2cb9280;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2e31a70/d .functor OR 1, L_0x2e31b30, L_0x2e31c90, C4<0>, C4<0>;
L_0x2e31a70 .delay 1 (30000,30000,30000) L_0x2e31a70/d;
L_0x2e31ec0/d .functor OR 1, L_0x2e31fd0, L_0x2e32130, C4<0>, C4<0>;
L_0x2e31ec0 .delay 1 (30000,30000,30000) L_0x2e31ec0/d;
L_0x2e322b0/d .functor OR 1, L_0x2e32320, L_0x2e324d0, C4<0>, C4<0>;
L_0x2e322b0 .delay 1 (30000,30000,30000) L_0x2e322b0/d;
v0x2cb9690_0 .net *"_s0", 0 0, L_0x2e31a70;  1 drivers
v0x2cb9790_0 .net *"_s10", 0 0, L_0x2e31fd0;  1 drivers
v0x2cb9870_0 .net *"_s12", 0 0, L_0x2e32130;  1 drivers
v0x2cb9930_0 .net *"_s14", 0 0, L_0x2e32320;  1 drivers
v0x2cb9a10_0 .net *"_s16", 0 0, L_0x2e324d0;  1 drivers
v0x2cb9b40_0 .net *"_s3", 0 0, L_0x2e31b30;  1 drivers
v0x2cb9c20_0 .net *"_s5", 0 0, L_0x2e31c90;  1 drivers
v0x2cb9d00_0 .net *"_s6", 0 0, L_0x2e31ec0;  1 drivers
v0x2cb9de0_0 .net "in", 3 0, L_0x2e325c0;  1 drivers
v0x2cb9f50_0 .net "ors", 1 0, L_0x2e31dd0;  1 drivers
v0x2cba030_0 .net "out", 0 0, L_0x2e322b0;  1 drivers
L_0x2e31b30 .part L_0x2e325c0, 0, 1;
L_0x2e31c90 .part L_0x2e325c0, 1, 1;
L_0x2e31dd0 .concat8 [ 1 1 0 0], L_0x2e31a70, L_0x2e31ec0;
L_0x2e31fd0 .part L_0x2e325c0, 2, 1;
L_0x2e32130 .part L_0x2e325c0, 3, 1;
L_0x2e32320 .part L_0x2e31dd0, 0, 1;
L_0x2e324d0 .part L_0x2e31dd0, 1, 1;
S_0x2cba150 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x2cb9280;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2e326f0/d .functor OR 1, L_0x2e32760, L_0x2e328c0, C4<0>, C4<0>;
L_0x2e326f0 .delay 1 (30000,30000,30000) L_0x2e326f0/d;
L_0x2e32af0/d .functor OR 1, L_0x2e32c00, L_0x2e32d60, C4<0>, C4<0>;
L_0x2e32af0 .delay 1 (30000,30000,30000) L_0x2e32af0/d;
L_0x2e32ee0/d .functor OR 1, L_0x2e32f50, L_0x2e33100, C4<0>, C4<0>;
L_0x2e32ee0 .delay 1 (30000,30000,30000) L_0x2e32ee0/d;
v0x2cba310_0 .net *"_s0", 0 0, L_0x2e326f0;  1 drivers
v0x2cba410_0 .net *"_s10", 0 0, L_0x2e32c00;  1 drivers
v0x2cba4f0_0 .net *"_s12", 0 0, L_0x2e32d60;  1 drivers
v0x2cba5b0_0 .net *"_s14", 0 0, L_0x2e32f50;  1 drivers
v0x2cba690_0 .net *"_s16", 0 0, L_0x2e33100;  1 drivers
v0x2cba7c0_0 .net *"_s3", 0 0, L_0x2e32760;  1 drivers
v0x2cba8a0_0 .net *"_s5", 0 0, L_0x2e328c0;  1 drivers
v0x2cba980_0 .net *"_s6", 0 0, L_0x2e32af0;  1 drivers
v0x2cbaa60_0 .net "in", 3 0, L_0x2e33330;  1 drivers
v0x2cbabd0_0 .net "ors", 1 0, L_0x2e32a00;  1 drivers
v0x2cbacb0_0 .net "out", 0 0, L_0x2e32ee0;  1 drivers
L_0x2e32760 .part L_0x2e33330, 0, 1;
L_0x2e328c0 .part L_0x2e33330, 1, 1;
L_0x2e32a00 .concat8 [ 1 1 0 0], L_0x2e326f0, L_0x2e32af0;
L_0x2e32c00 .part L_0x2e33330, 2, 1;
L_0x2e32d60 .part L_0x2e33330, 3, 1;
L_0x2e32f50 .part L_0x2e32a00, 0, 1;
L_0x2e33100 .part L_0x2e32a00, 1, 1;
S_0x2cbb5c0 .scope module, "resMux" "unaryMultiplexor" 4 175, 4 69 0, S_0x2cb46f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x2cc09f0_0 .net "ands", 7 0, L_0x2e2d970;  1 drivers
v0x2cc0b00_0 .net "in", 7 0, L_0x2e2b8e0;  alias, 1 drivers
v0x2cc0bc0_0 .net "out", 0 0, L_0x2e2f8b0;  alias, 1 drivers
v0x2cc0c90_0 .net "sel", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
S_0x2cbb810 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x2cbb5c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x2cbdf50_0 .net "A", 7 0, L_0x2e2b8e0;  alias, 1 drivers
v0x2cbe050_0 .net "B", 7 0, v0x2cdd2e0_0;  alias, 1 drivers
v0x2cbe110_0 .net *"_s0", 0 0, L_0x2e2c160;  1 drivers
v0x2cbe1d0_0 .net *"_s12", 0 0, L_0x2e2cb20;  1 drivers
v0x2cbe2b0_0 .net *"_s16", 0 0, L_0x2e2ce80;  1 drivers
v0x2cbe3e0_0 .net *"_s20", 0 0, L_0x2e2d2b0;  1 drivers
v0x2cbe4c0_0 .net *"_s24", 0 0, L_0x2e2d5e0;  1 drivers
v0x2cbe5a0_0 .net *"_s28", 0 0, L_0x2e2d570;  1 drivers
v0x2cbe680_0 .net *"_s4", 0 0, L_0x2e2c500;  1 drivers
v0x2cbe7f0_0 .net *"_s8", 0 0, L_0x2e2c810;  1 drivers
v0x2cbe8d0_0 .net "out", 7 0, L_0x2e2d970;  alias, 1 drivers
L_0x2e2c270 .part L_0x2e2b8e0, 0, 1;
L_0x2e2c460 .part v0x2cdd2e0_0, 0, 1;
L_0x2e2c5c0 .part L_0x2e2b8e0, 1, 1;
L_0x2e2c720 .part v0x2cdd2e0_0, 1, 1;
L_0x2e2c8d0 .part L_0x2e2b8e0, 2, 1;
L_0x2e2ca30 .part v0x2cdd2e0_0, 2, 1;
L_0x2e2cbe0 .part L_0x2e2b8e0, 3, 1;
L_0x2e2cd40 .part v0x2cdd2e0_0, 3, 1;
L_0x2e2cf40 .part L_0x2e2b8e0, 4, 1;
L_0x2e2d1b0 .part v0x2cdd2e0_0, 4, 1;
L_0x2e2d320 .part L_0x2e2b8e0, 5, 1;
L_0x2e2d480 .part v0x2cdd2e0_0, 5, 1;
L_0x2e2d6a0 .part L_0x2e2b8e0, 6, 1;
L_0x2e2d800 .part v0x2cdd2e0_0, 6, 1;
LS_0x2e2d970_0_0 .concat8 [ 1 1 1 1], L_0x2e2c160, L_0x2e2c500, L_0x2e2c810, L_0x2e2cb20;
LS_0x2e2d970_0_4 .concat8 [ 1 1 1 1], L_0x2e2ce80, L_0x2e2d2b0, L_0x2e2d5e0, L_0x2e2d570;
L_0x2e2d970 .concat8 [ 4 4 0 0], LS_0x2e2d970_0_0, LS_0x2e2d970_0_4;
L_0x2e2dd30 .part L_0x2e2b8e0, 7, 1;
L_0x2e2df20 .part v0x2cdd2e0_0, 7, 1;
S_0x2cbba50 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x2cbb810;
 .timescale -9 -12;
P_0x2cbbc60 .param/l "i" 0 4 54, +C4<00>;
L_0x2e2c160/d .functor AND 1, L_0x2e2c270, L_0x2e2c460, C4<1>, C4<1>;
L_0x2e2c160 .delay 1 (30000,30000,30000) L_0x2e2c160/d;
v0x2cbbd40_0 .net *"_s0", 0 0, L_0x2e2c270;  1 drivers
v0x2cbbe20_0 .net *"_s1", 0 0, L_0x2e2c460;  1 drivers
S_0x2cbbf00 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x2cbb810;
 .timescale -9 -12;
P_0x2cbc110 .param/l "i" 0 4 54, +C4<01>;
L_0x2e2c500/d .functor AND 1, L_0x2e2c5c0, L_0x2e2c720, C4<1>, C4<1>;
L_0x2e2c500 .delay 1 (30000,30000,30000) L_0x2e2c500/d;
v0x2cbc1d0_0 .net *"_s0", 0 0, L_0x2e2c5c0;  1 drivers
v0x2cbc2b0_0 .net *"_s1", 0 0, L_0x2e2c720;  1 drivers
S_0x2cbc390 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x2cbb810;
 .timescale -9 -12;
P_0x2cbc5d0 .param/l "i" 0 4 54, +C4<010>;
L_0x2e2c810/d .functor AND 1, L_0x2e2c8d0, L_0x2e2ca30, C4<1>, C4<1>;
L_0x2e2c810 .delay 1 (30000,30000,30000) L_0x2e2c810/d;
v0x2cbc670_0 .net *"_s0", 0 0, L_0x2e2c8d0;  1 drivers
v0x2cbc750_0 .net *"_s1", 0 0, L_0x2e2ca30;  1 drivers
S_0x2cbc830 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x2cbb810;
 .timescale -9 -12;
P_0x2cbca40 .param/l "i" 0 4 54, +C4<011>;
L_0x2e2cb20/d .functor AND 1, L_0x2e2cbe0, L_0x2e2cd40, C4<1>, C4<1>;
L_0x2e2cb20 .delay 1 (30000,30000,30000) L_0x2e2cb20/d;
v0x2cbcb00_0 .net *"_s0", 0 0, L_0x2e2cbe0;  1 drivers
v0x2cbcbe0_0 .net *"_s1", 0 0, L_0x2e2cd40;  1 drivers
S_0x2cbccc0 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x2cbb810;
 .timescale -9 -12;
P_0x2cbcf20 .param/l "i" 0 4 54, +C4<0100>;
L_0x2e2ce80/d .functor AND 1, L_0x2e2cf40, L_0x2e2d1b0, C4<1>, C4<1>;
L_0x2e2ce80 .delay 1 (30000,30000,30000) L_0x2e2ce80/d;
v0x2cbcfe0_0 .net *"_s0", 0 0, L_0x2e2cf40;  1 drivers
v0x2cbd0c0_0 .net *"_s1", 0 0, L_0x2e2d1b0;  1 drivers
S_0x2cbd1a0 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x2cbb810;
 .timescale -9 -12;
P_0x2cbd3b0 .param/l "i" 0 4 54, +C4<0101>;
L_0x2e2d2b0/d .functor AND 1, L_0x2e2d320, L_0x2e2d480, C4<1>, C4<1>;
L_0x2e2d2b0 .delay 1 (30000,30000,30000) L_0x2e2d2b0/d;
v0x2cbd470_0 .net *"_s0", 0 0, L_0x2e2d320;  1 drivers
v0x2cbd550_0 .net *"_s1", 0 0, L_0x2e2d480;  1 drivers
S_0x2cbd630 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x2cbb810;
 .timescale -9 -12;
P_0x2cbd840 .param/l "i" 0 4 54, +C4<0110>;
L_0x2e2d5e0/d .functor AND 1, L_0x2e2d6a0, L_0x2e2d800, C4<1>, C4<1>;
L_0x2e2d5e0 .delay 1 (30000,30000,30000) L_0x2e2d5e0/d;
v0x2cbd900_0 .net *"_s0", 0 0, L_0x2e2d6a0;  1 drivers
v0x2cbd9e0_0 .net *"_s1", 0 0, L_0x2e2d800;  1 drivers
S_0x2cbdac0 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x2cbb810;
 .timescale -9 -12;
P_0x2cbdcd0 .param/l "i" 0 4 54, +C4<0111>;
L_0x2e2d570/d .functor AND 1, L_0x2e2dd30, L_0x2e2df20, C4<1>, C4<1>;
L_0x2e2d570 .delay 1 (30000,30000,30000) L_0x2e2d570/d;
v0x2cbdd90_0 .net *"_s0", 0 0, L_0x2e2dd30;  1 drivers
v0x2cbde70_0 .net *"_s1", 0 0, L_0x2e2df20;  1 drivers
S_0x2cbea30 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x2cbb5c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x2e2f8b0/d .functor OR 1, L_0x2e2f970, L_0x2e2fb20, C4<0>, C4<0>;
L_0x2e2f8b0 .delay 1 (30000,30000,30000) L_0x2e2f8b0/d;
v0x2cc0580_0 .net *"_s10", 0 0, L_0x2e2f970;  1 drivers
v0x2cc0660_0 .net *"_s12", 0 0, L_0x2e2fb20;  1 drivers
v0x2cc0740_0 .net "in", 7 0, L_0x2e2d970;  alias, 1 drivers
v0x2cc0810_0 .net "ors", 1 0, L_0x2e2f6d0;  1 drivers
v0x2cc08d0_0 .net "out", 0 0, L_0x2e2f8b0;  alias, 1 drivers
L_0x2e2eb60 .part L_0x2e2d970, 0, 4;
L_0x2e2f6d0 .concat8 [ 1 1 0 0], L_0x2e2e850, L_0x2e2f3c0;
L_0x2e2f810 .part L_0x2e2d970, 4, 4;
L_0x2e2f970 .part L_0x2e2f6d0, 0, 1;
L_0x2e2fb20 .part L_0x2e2f6d0, 1, 1;
S_0x2cbebf0 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x2cbea30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2e2e010/d .functor OR 1, L_0x2e2e0d0, L_0x2e2e230, C4<0>, C4<0>;
L_0x2e2e010 .delay 1 (30000,30000,30000) L_0x2e2e010/d;
L_0x2e2e460/d .functor OR 1, L_0x2e2e570, L_0x2e2e6d0, C4<0>, C4<0>;
L_0x2e2e460 .delay 1 (30000,30000,30000) L_0x2e2e460/d;
L_0x2e2e850/d .functor OR 1, L_0x2e2e8c0, L_0x2e2ea70, C4<0>, C4<0>;
L_0x2e2e850 .delay 1 (30000,30000,30000) L_0x2e2e850/d;
v0x2cbee40_0 .net *"_s0", 0 0, L_0x2e2e010;  1 drivers
v0x2cbef40_0 .net *"_s10", 0 0, L_0x2e2e570;  1 drivers
v0x2cbf020_0 .net *"_s12", 0 0, L_0x2e2e6d0;  1 drivers
v0x2cbf0e0_0 .net *"_s14", 0 0, L_0x2e2e8c0;  1 drivers
v0x2cbf1c0_0 .net *"_s16", 0 0, L_0x2e2ea70;  1 drivers
v0x2cbf2f0_0 .net *"_s3", 0 0, L_0x2e2e0d0;  1 drivers
v0x2cbf3d0_0 .net *"_s5", 0 0, L_0x2e2e230;  1 drivers
v0x2cbf4b0_0 .net *"_s6", 0 0, L_0x2e2e460;  1 drivers
v0x2cbf590_0 .net "in", 3 0, L_0x2e2eb60;  1 drivers
v0x2cbf700_0 .net "ors", 1 0, L_0x2e2e370;  1 drivers
v0x2cbf7e0_0 .net "out", 0 0, L_0x2e2e850;  1 drivers
L_0x2e2e0d0 .part L_0x2e2eb60, 0, 1;
L_0x2e2e230 .part L_0x2e2eb60, 1, 1;
L_0x2e2e370 .concat8 [ 1 1 0 0], L_0x2e2e010, L_0x2e2e460;
L_0x2e2e570 .part L_0x2e2eb60, 2, 1;
L_0x2e2e6d0 .part L_0x2e2eb60, 3, 1;
L_0x2e2e8c0 .part L_0x2e2e370, 0, 1;
L_0x2e2ea70 .part L_0x2e2e370, 1, 1;
S_0x2cbf900 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x2cbea30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2e2ec90/d .functor OR 1, L_0x2e2ed00, L_0x2e2ee60, C4<0>, C4<0>;
L_0x2e2ec90 .delay 1 (30000,30000,30000) L_0x2e2ec90/d;
L_0x2e2d8f0/d .functor OR 1, L_0x2e2f0e0, L_0x2e2f240, C4<0>, C4<0>;
L_0x2e2d8f0 .delay 1 (30000,30000,30000) L_0x2e2d8f0/d;
L_0x2e2f3c0/d .functor OR 1, L_0x2e2f430, L_0x2e2f5e0, C4<0>, C4<0>;
L_0x2e2f3c0 .delay 1 (30000,30000,30000) L_0x2e2f3c0/d;
v0x2cbfac0_0 .net *"_s0", 0 0, L_0x2e2ec90;  1 drivers
v0x2cbfbc0_0 .net *"_s10", 0 0, L_0x2e2f0e0;  1 drivers
v0x2cbfca0_0 .net *"_s12", 0 0, L_0x2e2f240;  1 drivers
v0x2cbfd60_0 .net *"_s14", 0 0, L_0x2e2f430;  1 drivers
v0x2cbfe40_0 .net *"_s16", 0 0, L_0x2e2f5e0;  1 drivers
v0x2cbff70_0 .net *"_s3", 0 0, L_0x2e2ed00;  1 drivers
v0x2cc0050_0 .net *"_s5", 0 0, L_0x2e2ee60;  1 drivers
v0x2cc0130_0 .net *"_s6", 0 0, L_0x2e2d8f0;  1 drivers
v0x2cc0210_0 .net "in", 3 0, L_0x2e2f810;  1 drivers
v0x2cc0380_0 .net "ors", 1 0, L_0x2e2efa0;  1 drivers
v0x2cc0460_0 .net "out", 0 0, L_0x2e2f3c0;  1 drivers
L_0x2e2ed00 .part L_0x2e2f810, 0, 1;
L_0x2e2ee60 .part L_0x2e2f810, 1, 1;
L_0x2e2efa0 .concat8 [ 1 1 0 0], L_0x2e2ec90, L_0x2e2d8f0;
L_0x2e2f0e0 .part L_0x2e2f810, 2, 1;
L_0x2e2f240 .part L_0x2e2f810, 3, 1;
L_0x2e2f430 .part L_0x2e2efa0, 0, 1;
L_0x2e2f5e0 .part L_0x2e2efa0, 1, 1;
S_0x2cc0d70 .scope module, "sltGate" "slt" 4 164, 4 101 0, S_0x2cb46f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x2e2a720/d .functor XNOR 1, L_0x2e346b0, L_0x2e33aa0, C4<0>, C4<0>;
L_0x2e2a720 .delay 1 (20000,20000,20000) L_0x2e2a720/d;
L_0x2e2a8a0/d .functor AND 1, L_0x2e346b0, L_0x2e1e560, C4<1>, C4<1>;
L_0x2e2a8a0 .delay 1 (30000,30000,30000) L_0x2e2a8a0/d;
L_0x2e2aa00/d .functor AND 1, L_0x2e2a720, L_0x2e33b40, C4<1>, C4<1>;
L_0x2e2aa00 .delay 1 (30000,30000,30000) L_0x2e2aa00/d;
L_0x2e2ab10/d .functor OR 1, L_0x2e2aa00, L_0x2e2a8a0, C4<0>, C4<0>;
L_0x2e2ab10 .delay 1 (30000,30000,30000) L_0x2e2ab10/d;
v0x2cc1020_0 .net "a", 0 0, L_0x2e346b0;  alias, 1 drivers
v0x2cc1110_0 .net "a_", 0 0, L_0x2e1ec50;  alias, 1 drivers
v0x2cc11d0_0 .net "b", 0 0, L_0x2e33aa0;  alias, 1 drivers
v0x2cc12c0_0 .net "b_", 0 0, L_0x2e1e560;  alias, 1 drivers
v0x2cc1360_0 .net "carryin", 0 0, L_0x2e33b40;  alias, 1 drivers
v0x2cc14a0_0 .net "eq", 0 0, L_0x2e2a720;  1 drivers
v0x2cc1560_0 .net "lt", 0 0, L_0x2e2a8a0;  1 drivers
v0x2cc1620_0 .net "out", 0 0, L_0x2e2ab10;  1 drivers
v0x2cc16e0_0 .net "w0", 0 0, L_0x2e2aa00;  1 drivers
S_0x2cc1930 .scope module, "sub" "fullAdder" 4 158, 4 85 0, S_0x2cb46f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x2e2a300/d .functor OR 1, L_0x2e29e00, L_0x2cc2b90, C4<0>, C4<0>;
L_0x2e2a300 .delay 1 (30000,30000,30000) L_0x2e2a300/d;
v0x2cc2720_0 .net "a", 0 0, L_0x2e346b0;  alias, 1 drivers
v0x2cc2870_0 .net "b", 0 0, L_0x2e1e560;  alias, 1 drivers
v0x2cc2930_0 .net "c1", 0 0, L_0x2e29e00;  1 drivers
v0x2cc29d0_0 .net "c2", 0 0, L_0x2cc2b90;  1 drivers
v0x2cc2aa0_0 .net "carryin", 0 0, L_0x2e33b40;  alias, 1 drivers
v0x2cc2c20_0 .net "carryout", 0 0, L_0x2e2a300;  1 drivers
v0x2cc2cc0_0 .net "s1", 0 0, L_0x2e29d40;  1 drivers
v0x2cc2d60_0 .net "sum", 0 0, L_0x2e29f60;  1 drivers
S_0x2cc1b80 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x2cc1930;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2e29d40/d .functor XOR 1, L_0x2e346b0, L_0x2e1e560, C4<0>, C4<0>;
L_0x2e29d40 .delay 1 (30000,30000,30000) L_0x2e29d40/d;
L_0x2e29e00/d .functor AND 1, L_0x2e346b0, L_0x2e1e560, C4<1>, C4<1>;
L_0x2e29e00 .delay 1 (30000,30000,30000) L_0x2e29e00/d;
v0x2cc1de0_0 .net "a", 0 0, L_0x2e346b0;  alias, 1 drivers
v0x2cc1ea0_0 .net "b", 0 0, L_0x2e1e560;  alias, 1 drivers
v0x2cc1f60_0 .net "carryout", 0 0, L_0x2e29e00;  alias, 1 drivers
v0x2cc2000_0 .net "sum", 0 0, L_0x2e29d40;  alias, 1 drivers
S_0x2cc2130 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x2cc1930;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x2e29f60/d .functor XOR 1, L_0x2e29d40, L_0x2e33b40, C4<0>, C4<0>;
L_0x2e29f60 .delay 1 (30000,30000,30000) L_0x2e29f60/d;
L_0x2cc2b90/d .functor AND 1, L_0x2e29d40, L_0x2e33b40, C4<1>, C4<1>;
L_0x2cc2b90 .delay 1 (30000,30000,30000) L_0x2cc2b90/d;
v0x2cc2390_0 .net "a", 0 0, L_0x2e29d40;  alias, 1 drivers
v0x2cc2460_0 .net "b", 0 0, L_0x2e33b40;  alias, 1 drivers
v0x2cc2500_0 .net "carryout", 0 0, L_0x2cc2b90;  alias, 1 drivers
v0x2cc25d0_0 .net "sum", 0 0, L_0x2e29f60;  alias, 1 drivers
S_0x2cc4df0 .scope generate, "genblk2" "genblk2" 3 49, 3 49 0, S_0x2cb4420;
 .timescale -9 -12;
L_0x2ac6110bdcf8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2ac6110bdd40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x2e298c0/d .functor OR 1, L_0x2ac6110bdcf8, L_0x2ac6110bdd40, C4<0>, C4<0>;
L_0x2e298c0 .delay 1 (30000,30000,30000) L_0x2e298c0/d;
v0x2cc4fe0_0 .net/2u *"_s0", 0 0, L_0x2ac6110bdcf8;  1 drivers
v0x2cc50c0_0 .net/2u *"_s2", 0 0, L_0x2ac6110bdd40;  1 drivers
S_0x2cc51a0 .scope module, "overflowMux" "mux1" 3 67, 4 122 0, S_0x26b20c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "s"
L_0x2e3e110/d .functor NOT 1, L_0x2e3eba0, C4<0>, C4<0>, C4<0>;
L_0x2e3e110 .delay 1 (10000,10000,10000) L_0x2e3e110/d;
L_0x2e3e1d0/d .functor AND 1, L_0x2e361c0, L_0x2e3e110, C4<1>, C4<1>;
L_0x2e3e1d0 .delay 1 (30000,30000,30000) L_0x2e3e1d0/d;
L_0x2e3e330/d .functor AND 1, L_0x2e3dea0, L_0x2e3eba0, C4<1>, C4<1>;
L_0x2e3e330 .delay 1 (30000,30000,30000) L_0x2e3e330/d;
L_0x2e3e9a0/d .functor OR 1, L_0x2e3e1d0, L_0x2e3e330, C4<0>, C4<0>;
L_0x2e3e9a0 .delay 1 (30000,30000,30000) L_0x2e3e9a0/d;
v0x2b97380_0 .net "a", 0 0, L_0x2e361c0;  alias, 1 drivers
v0x2cc55c0_0 .net "b", 0 0, L_0x2e3dea0;  alias, 1 drivers
v0x2cc5680_0 .net "out", 0 0, L_0x2e3e9a0;  alias, 1 drivers
v0x2cc5720_0 .net "s", 0 0, L_0x2e3eba0;  1 drivers
v0x2cc57e0_0 .net "s_", 0 0, L_0x2e3e110;  1 drivers
v0x2cc58f0_0 .net "w0", 0 0, L_0x2e3e1d0;  1 drivers
v0x2cc59b0_0 .net "w1", 0 0, L_0x2e3e330;  1 drivers
S_0x2cc5af0 .scope module, "resultOr" "or32P" 3 76, 4 60 0, S_0x26b20c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 32 "A"
    .port_info 2 /INPUT 32 "B"
v0x2ccef80_0 .net "A", 31 0, L_0x2e33830;  alias, 1 drivers
v0x2ccf080_0 .net "B", 31 0, L_0x2e3f4f0;  alias, 1 drivers
v0x2ccf160_0 .net *"_s0", 0 0, L_0x2e3f0b0;  1 drivers
v0x2ccf250_0 .net *"_s100", 0 0, L_0x2e452e0;  1 drivers
v0x2ccf330_0 .net *"_s104", 0 0, L_0x2e45600;  1 drivers
v0x2ccf460_0 .net *"_s108", 0 0, L_0x2e45930;  1 drivers
v0x2ccf540_0 .net *"_s112", 0 0, L_0x2e45c70;  1 drivers
v0x2ccf620_0 .net *"_s116", 0 0, L_0x2e45f70;  1 drivers
v0x2ccf700_0 .net *"_s12", 0 0, L_0x2e40cc0;  1 drivers
v0x2ccf870_0 .net *"_s120", 0 0, L_0x2e43380;  1 drivers
v0x2ccf950_0 .net *"_s124", 0 0, L_0x2e478c0;  1 drivers
v0x2ccfa30_0 .net *"_s16", 0 0, L_0x2e41020;  1 drivers
v0x2ccfb10_0 .net *"_s20", 0 0, L_0x2e41390;  1 drivers
v0x2ccfbf0_0 .net *"_s24", 0 0, L_0x2e41820;  1 drivers
v0x2ccfcd0_0 .net *"_s28", 0 0, L_0x2e41b30;  1 drivers
v0x2ccfdb0_0 .net *"_s32", 0 0, L_0x2e41e40;  1 drivers
v0x2ccfe90_0 .net *"_s36", 0 0, L_0x2e40970;  1 drivers
v0x2cd0040_0 .net *"_s4", 0 0, L_0x2e40620;  1 drivers
v0x2cd00e0_0 .net *"_s40", 0 0, L_0x2e42150;  1 drivers
v0x2cd01c0_0 .net *"_s44", 0 0, L_0x2e42490;  1 drivers
v0x2cd02a0_0 .net *"_s48", 0 0, L_0x2e427e0;  1 drivers
v0x2cd0380_0 .net *"_s52", 0 0, L_0x2e42b40;  1 drivers
v0x2cd0460_0 .net *"_s56", 0 0, L_0x2e42e60;  1 drivers
v0x2cd0540_0 .net *"_s60", 0 0, L_0x2e43710;  1 drivers
v0x2cd0620_0 .net *"_s64", 0 0, L_0x2e43a20;  1 drivers
v0x2cd0700_0 .net *"_s68", 0 0, L_0x2e41710;  1 drivers
v0x2cd07e0_0 .net *"_s72", 0 0, L_0x2e43d30;  1 drivers
v0x2cd08c0_0 .net *"_s76", 0 0, L_0x2e44030;  1 drivers
v0x2cd09a0_0 .net *"_s8", 0 0, L_0x2e40a00;  1 drivers
v0x2cd0a80_0 .net *"_s80", 0 0, L_0x2e44340;  1 drivers
v0x2cd0b60_0 .net *"_s84", 0 0, L_0x2e44660;  1 drivers
v0x2cd0c40_0 .net *"_s88", 0 0, L_0x2e44990;  1 drivers
v0x2cd0d20_0 .net *"_s92", 0 0, L_0x2e44cd0;  1 drivers
v0x2ccff70_0 .net *"_s96", 0 0, L_0x2e44fd0;  1 drivers
v0x2cd0ff0_0 .net "out", 31 0, L_0x2e43190;  alias, 1 drivers
L_0x2e403d0 .part L_0x2e33830, 0, 1;
L_0x2e40530 .part L_0x2e3f4f0, 0, 1;
L_0x2e406e0 .part L_0x2e33830, 1, 1;
L_0x2e408d0 .part L_0x2e3f4f0, 1, 1;
L_0x2e40a70 .part L_0x2e33830, 2, 1;
L_0x2e40bd0 .part L_0x2e3f4f0, 2, 1;
L_0x2e40d80 .part L_0x2e33830, 3, 1;
L_0x2e40ee0 .part L_0x2e3f4f0, 3, 1;
L_0x2e410e0 .part L_0x2e33830, 4, 1;
L_0x2e41240 .part L_0x2e3f4f0, 4, 1;
L_0x2e41400 .part L_0x2e33830, 5, 1;
L_0x2e41670 .part L_0x2e3f4f0, 5, 1;
L_0x2e418e0 .part L_0x2e33830, 6, 1;
L_0x2e41a40 .part L_0x2e3f4f0, 6, 1;
L_0x2e41bf0 .part L_0x2e33830, 7, 1;
L_0x2e41d50 .part L_0x2e3f4f0, 7, 1;
L_0x2e41f00 .part L_0x2e33830, 8, 1;
L_0x2e42060 .part L_0x2e3f4f0, 8, 1;
L_0x2e42240 .part L_0x2e33830, 9, 1;
L_0x2e423a0 .part L_0x2e3f4f0, 9, 1;
L_0x2e42590 .part L_0x2e33830, 10, 1;
L_0x2e426f0 .part L_0x2e3f4f0, 10, 1;
L_0x2e428f0 .part L_0x2e33830, 11, 1;
L_0x2e42a50 .part L_0x2e3f4f0, 11, 1;
L_0x2e42c10 .part L_0x2e33830, 12, 1;
L_0x2e42d70 .part L_0x2e3f4f0, 12, 1;
L_0x2e42f40 .part L_0x2e33830, 13, 1;
L_0x2e41560 .part L_0x2e3f4f0, 13, 1;
L_0x2e434c0 .part L_0x2e33830, 14, 1;
L_0x2e43620 .part L_0x2e3f4f0, 14, 1;
L_0x2e437d0 .part L_0x2e33830, 15, 1;
L_0x2e43930 .part L_0x2e3f4f0, 15, 1;
L_0x2e43ae0 .part L_0x2e33830, 16, 1;
L_0x2e43c40 .part L_0x2e3f4f0, 16, 1;
L_0x2e43e50 .part L_0x2e33830, 17, 1;
L_0x2e43f40 .part L_0x2e3f4f0, 17, 1;
L_0x2e44160 .part L_0x2e33830, 18, 1;
L_0x2e44250 .part L_0x2e3f4f0, 18, 1;
L_0x2e44480 .part L_0x2e33830, 19, 1;
L_0x2e44570 .part L_0x2e3f4f0, 19, 1;
L_0x2e447b0 .part L_0x2e33830, 20, 1;
L_0x2e448a0 .part L_0x2e3f4f0, 20, 1;
L_0x2e44af0 .part L_0x2e33830, 21, 1;
L_0x2e44be0 .part L_0x2e3f4f0, 21, 1;
L_0x2e44e40 .part L_0x2e33830, 22, 1;
L_0x2e44ee0 .part L_0x2e3f4f0, 22, 1;
L_0x2e45150 .part L_0x2e33830, 23, 1;
L_0x2e451f0 .part L_0x2e3f4f0, 23, 1;
L_0x2e45470 .part L_0x2e33830, 24, 1;
L_0x2e45510 .part L_0x2e3f4f0, 24, 1;
L_0x2e457a0 .part L_0x2e33830, 25, 1;
L_0x2e45840 .part L_0x2e3f4f0, 25, 1;
L_0x2e45ae0 .part L_0x2e33830, 26, 1;
L_0x2e45b80 .part L_0x2e3f4f0, 26, 1;
L_0x2e45a40 .part L_0x2e33830, 27, 1;
L_0x2e45e80 .part L_0x2e3f4f0, 27, 1;
L_0x2e45d80 .part L_0x2e33830, 28, 1;
L_0x2e46190 .part L_0x2e3f4f0, 28, 1;
L_0x2e46030 .part L_0x2e33830, 29, 1;
L_0x2e430a0 .part L_0x2e3f4f0, 29, 1;
L_0x2e46280 .part L_0x2e33830, 30, 1;
L_0x2e46cd0 .part L_0x2e3f4f0, 30, 1;
LS_0x2e43190_0_0 .concat8 [ 1 1 1 1], L_0x2e3f0b0, L_0x2e40620, L_0x2e40a00, L_0x2e40cc0;
LS_0x2e43190_0_4 .concat8 [ 1 1 1 1], L_0x2e41020, L_0x2e41390, L_0x2e41820, L_0x2e41b30;
LS_0x2e43190_0_8 .concat8 [ 1 1 1 1], L_0x2e41e40, L_0x2e40970, L_0x2e42150, L_0x2e42490;
LS_0x2e43190_0_12 .concat8 [ 1 1 1 1], L_0x2e427e0, L_0x2e42b40, L_0x2e42e60, L_0x2e43710;
LS_0x2e43190_0_16 .concat8 [ 1 1 1 1], L_0x2e43a20, L_0x2e41710, L_0x2e43d30, L_0x2e44030;
LS_0x2e43190_0_20 .concat8 [ 1 1 1 1], L_0x2e44340, L_0x2e44660, L_0x2e44990, L_0x2e44cd0;
LS_0x2e43190_0_24 .concat8 [ 1 1 1 1], L_0x2e44fd0, L_0x2e452e0, L_0x2e45600, L_0x2e45930;
LS_0x2e43190_0_28 .concat8 [ 1 1 1 1], L_0x2e45c70, L_0x2e45f70, L_0x2e43380, L_0x2e478c0;
LS_0x2e43190_1_0 .concat8 [ 4 4 4 4], LS_0x2e43190_0_0, LS_0x2e43190_0_4, LS_0x2e43190_0_8, LS_0x2e43190_0_12;
LS_0x2e43190_1_4 .concat8 [ 4 4 4 4], LS_0x2e43190_0_16, LS_0x2e43190_0_20, LS_0x2e43190_0_24, LS_0x2e43190_0_28;
L_0x2e43190 .concat8 [ 16 16 0 0], LS_0x2e43190_1_0, LS_0x2e43190_1_4;
L_0x2e479d0 .part L_0x2e33830, 31, 1;
L_0x2e46d70 .part L_0x2e3f4f0, 31, 1;
S_0x2cc5d30 .scope generate, "or_slces[0]" "or_slces[0]" 4 63, 4 63 0, S_0x2cc5af0;
 .timescale -9 -12;
P_0x2cc5f40 .param/l "i" 0 4 63, +C4<00>;
L_0x2e3f0b0/d .functor OR 1, L_0x2e403d0, L_0x2e40530, C4<0>, C4<0>;
L_0x2e3f0b0 .delay 1 (30000,30000,30000) L_0x2e3f0b0/d;
v0x2cc6020_0 .net *"_s0", 0 0, L_0x2e403d0;  1 drivers
v0x2cc6100_0 .net *"_s1", 0 0, L_0x2e40530;  1 drivers
S_0x2cc61e0 .scope generate, "or_slces[1]" "or_slces[1]" 4 63, 4 63 0, S_0x2cc5af0;
 .timescale -9 -12;
P_0x2cc63f0 .param/l "i" 0 4 63, +C4<01>;
L_0x2e40620/d .functor OR 1, L_0x2e406e0, L_0x2e408d0, C4<0>, C4<0>;
L_0x2e40620 .delay 1 (30000,30000,30000) L_0x2e40620/d;
v0x2cc64b0_0 .net *"_s0", 0 0, L_0x2e406e0;  1 drivers
v0x2cc6590_0 .net *"_s1", 0 0, L_0x2e408d0;  1 drivers
S_0x2cc6670 .scope generate, "or_slces[2]" "or_slces[2]" 4 63, 4 63 0, S_0x2cc5af0;
 .timescale -9 -12;
P_0x2cc6880 .param/l "i" 0 4 63, +C4<010>;
L_0x2e40a00/d .functor OR 1, L_0x2e40a70, L_0x2e40bd0, C4<0>, C4<0>;
L_0x2e40a00 .delay 1 (30000,30000,30000) L_0x2e40a00/d;
v0x2cc6920_0 .net *"_s0", 0 0, L_0x2e40a70;  1 drivers
v0x2cc6a00_0 .net *"_s1", 0 0, L_0x2e40bd0;  1 drivers
S_0x2cc6ae0 .scope generate, "or_slces[3]" "or_slces[3]" 4 63, 4 63 0, S_0x2cc5af0;
 .timescale -9 -12;
P_0x2cc6cf0 .param/l "i" 0 4 63, +C4<011>;
L_0x2e40cc0/d .functor OR 1, L_0x2e40d80, L_0x2e40ee0, C4<0>, C4<0>;
L_0x2e40cc0 .delay 1 (30000,30000,30000) L_0x2e40cc0/d;
v0x2cc6db0_0 .net *"_s0", 0 0, L_0x2e40d80;  1 drivers
v0x2cc6e90_0 .net *"_s1", 0 0, L_0x2e40ee0;  1 drivers
S_0x2cc6f70 .scope generate, "or_slces[4]" "or_slces[4]" 4 63, 4 63 0, S_0x2cc5af0;
 .timescale -9 -12;
P_0x2cc71d0 .param/l "i" 0 4 63, +C4<0100>;
L_0x2e41020/d .functor OR 1, L_0x2e410e0, L_0x2e41240, C4<0>, C4<0>;
L_0x2e41020 .delay 1 (30000,30000,30000) L_0x2e41020/d;
v0x2cc7290_0 .net *"_s0", 0 0, L_0x2e410e0;  1 drivers
v0x2cc7370_0 .net *"_s1", 0 0, L_0x2e41240;  1 drivers
S_0x2cc7450 .scope generate, "or_slces[5]" "or_slces[5]" 4 63, 4 63 0, S_0x2cc5af0;
 .timescale -9 -12;
P_0x2cc7660 .param/l "i" 0 4 63, +C4<0101>;
L_0x2e41390/d .functor OR 1, L_0x2e41400, L_0x2e41670, C4<0>, C4<0>;
L_0x2e41390 .delay 1 (30000,30000,30000) L_0x2e41390/d;
v0x2cc7720_0 .net *"_s0", 0 0, L_0x2e41400;  1 drivers
v0x2cc7800_0 .net *"_s1", 0 0, L_0x2e41670;  1 drivers
S_0x2cc78e0 .scope generate, "or_slces[6]" "or_slces[6]" 4 63, 4 63 0, S_0x2cc5af0;
 .timescale -9 -12;
P_0x2cc7af0 .param/l "i" 0 4 63, +C4<0110>;
L_0x2e41820/d .functor OR 1, L_0x2e418e0, L_0x2e41a40, C4<0>, C4<0>;
L_0x2e41820 .delay 1 (30000,30000,30000) L_0x2e41820/d;
v0x2cc7bb0_0 .net *"_s0", 0 0, L_0x2e418e0;  1 drivers
v0x2cc7c90_0 .net *"_s1", 0 0, L_0x2e41a40;  1 drivers
S_0x2cc7d70 .scope generate, "or_slces[7]" "or_slces[7]" 4 63, 4 63 0, S_0x2cc5af0;
 .timescale -9 -12;
P_0x2cc7f80 .param/l "i" 0 4 63, +C4<0111>;
L_0x2e41b30/d .functor OR 1, L_0x2e41bf0, L_0x2e41d50, C4<0>, C4<0>;
L_0x2e41b30 .delay 1 (30000,30000,30000) L_0x2e41b30/d;
v0x2cc8020_0 .net *"_s0", 0 0, L_0x2e41bf0;  1 drivers
v0x2cc80c0_0 .net *"_s1", 0 0, L_0x2e41d50;  1 drivers
S_0x2cc8160 .scope generate, "or_slces[8]" "or_slces[8]" 4 63, 4 63 0, S_0x2cc5af0;
 .timescale -9 -12;
P_0x2cc7180 .param/l "i" 0 4 63, +C4<01000>;
L_0x2e41e40/d .functor OR 1, L_0x2e41f00, L_0x2e42060, C4<0>, C4<0>;
L_0x2e41e40 .delay 1 (30000,30000,30000) L_0x2e41e40/d;
v0x2cc8450_0 .net *"_s0", 0 0, L_0x2e41f00;  1 drivers
v0x2cc8530_0 .net *"_s1", 0 0, L_0x2e42060;  1 drivers
S_0x2cc8610 .scope generate, "or_slces[9]" "or_slces[9]" 4 63, 4 63 0, S_0x2cc5af0;
 .timescale -9 -12;
P_0x2cc8820 .param/l "i" 0 4 63, +C4<01001>;
L_0x2e40970/d .functor OR 1, L_0x2e42240, L_0x2e423a0, C4<0>, C4<0>;
L_0x2e40970 .delay 1 (30000,30000,30000) L_0x2e40970/d;
v0x2cc88e0_0 .net *"_s0", 0 0, L_0x2e42240;  1 drivers
v0x2cc89c0_0 .net *"_s1", 0 0, L_0x2e423a0;  1 drivers
S_0x2cc8aa0 .scope generate, "or_slces[10]" "or_slces[10]" 4 63, 4 63 0, S_0x2cc5af0;
 .timescale -9 -12;
P_0x2cc8cb0 .param/l "i" 0 4 63, +C4<01010>;
L_0x2e42150/d .functor OR 1, L_0x2e42590, L_0x2e426f0, C4<0>, C4<0>;
L_0x2e42150 .delay 1 (30000,30000,30000) L_0x2e42150/d;
v0x2cc8d70_0 .net *"_s0", 0 0, L_0x2e42590;  1 drivers
v0x2cc8e50_0 .net *"_s1", 0 0, L_0x2e426f0;  1 drivers
S_0x2cc8f30 .scope generate, "or_slces[11]" "or_slces[11]" 4 63, 4 63 0, S_0x2cc5af0;
 .timescale -9 -12;
P_0x2cc9140 .param/l "i" 0 4 63, +C4<01011>;
L_0x2e42490/d .functor OR 1, L_0x2e428f0, L_0x2e42a50, C4<0>, C4<0>;
L_0x2e42490 .delay 1 (30000,30000,30000) L_0x2e42490/d;
v0x2cc9200_0 .net *"_s0", 0 0, L_0x2e428f0;  1 drivers
v0x2cc92e0_0 .net *"_s1", 0 0, L_0x2e42a50;  1 drivers
S_0x2cc93c0 .scope generate, "or_slces[12]" "or_slces[12]" 4 63, 4 63 0, S_0x2cc5af0;
 .timescale -9 -12;
P_0x2cc95d0 .param/l "i" 0 4 63, +C4<01100>;
L_0x2e427e0/d .functor OR 1, L_0x2e42c10, L_0x2e42d70, C4<0>, C4<0>;
L_0x2e427e0 .delay 1 (30000,30000,30000) L_0x2e427e0/d;
v0x2cc9690_0 .net *"_s0", 0 0, L_0x2e42c10;  1 drivers
v0x2cc9770_0 .net *"_s1", 0 0, L_0x2e42d70;  1 drivers
S_0x2cc9850 .scope generate, "or_slces[13]" "or_slces[13]" 4 63, 4 63 0, S_0x2cc5af0;
 .timescale -9 -12;
P_0x2cc9a60 .param/l "i" 0 4 63, +C4<01101>;
L_0x2e42b40/d .functor OR 1, L_0x2e42f40, L_0x2e41560, C4<0>, C4<0>;
L_0x2e42b40 .delay 1 (30000,30000,30000) L_0x2e42b40/d;
v0x2cc9b20_0 .net *"_s0", 0 0, L_0x2e42f40;  1 drivers
v0x2cc9c00_0 .net *"_s1", 0 0, L_0x2e41560;  1 drivers
S_0x2cc9ce0 .scope generate, "or_slces[14]" "or_slces[14]" 4 63, 4 63 0, S_0x2cc5af0;
 .timescale -9 -12;
P_0x2cc9ef0 .param/l "i" 0 4 63, +C4<01110>;
L_0x2e42e60/d .functor OR 1, L_0x2e434c0, L_0x2e43620, C4<0>, C4<0>;
L_0x2e42e60 .delay 1 (30000,30000,30000) L_0x2e42e60/d;
v0x2cc9fb0_0 .net *"_s0", 0 0, L_0x2e434c0;  1 drivers
v0x2cca090_0 .net *"_s1", 0 0, L_0x2e43620;  1 drivers
S_0x2cca170 .scope generate, "or_slces[15]" "or_slces[15]" 4 63, 4 63 0, S_0x2cc5af0;
 .timescale -9 -12;
P_0x2cca380 .param/l "i" 0 4 63, +C4<01111>;
L_0x2e43710/d .functor OR 1, L_0x2e437d0, L_0x2e43930, C4<0>, C4<0>;
L_0x2e43710 .delay 1 (30000,30000,30000) L_0x2e43710/d;
v0x2cca440_0 .net *"_s0", 0 0, L_0x2e437d0;  1 drivers
v0x2cca520_0 .net *"_s1", 0 0, L_0x2e43930;  1 drivers
S_0x2cca600 .scope generate, "or_slces[16]" "or_slces[16]" 4 63, 4 63 0, S_0x2cc5af0;
 .timescale -9 -12;
P_0x2cc8350 .param/l "i" 0 4 63, +C4<010000>;
L_0x2e43a20/d .functor OR 1, L_0x2e43ae0, L_0x2e43c40, C4<0>, C4<0>;
L_0x2e43a20 .delay 1 (30000,30000,30000) L_0x2e43a20/d;
v0x2cca970_0 .net *"_s0", 0 0, L_0x2e43ae0;  1 drivers
v0x2ccaa30_0 .net *"_s1", 0 0, L_0x2e43c40;  1 drivers
S_0x2ccab10 .scope generate, "or_slces[17]" "or_slces[17]" 4 63, 4 63 0, S_0x2cc5af0;
 .timescale -9 -12;
P_0x2ccad20 .param/l "i" 0 4 63, +C4<010001>;
L_0x2e41710/d .functor OR 1, L_0x2e43e50, L_0x2e43f40, C4<0>, C4<0>;
L_0x2e41710 .delay 1 (30000,30000,30000) L_0x2e41710/d;
v0x2ccade0_0 .net *"_s0", 0 0, L_0x2e43e50;  1 drivers
v0x2ccaec0_0 .net *"_s1", 0 0, L_0x2e43f40;  1 drivers
S_0x2ccafa0 .scope generate, "or_slces[18]" "or_slces[18]" 4 63, 4 63 0, S_0x2cc5af0;
 .timescale -9 -12;
P_0x2ccb1b0 .param/l "i" 0 4 63, +C4<010010>;
L_0x2e43d30/d .functor OR 1, L_0x2e44160, L_0x2e44250, C4<0>, C4<0>;
L_0x2e43d30 .delay 1 (30000,30000,30000) L_0x2e43d30/d;
v0x2ccb270_0 .net *"_s0", 0 0, L_0x2e44160;  1 drivers
v0x2ccb350_0 .net *"_s1", 0 0, L_0x2e44250;  1 drivers
S_0x2ccb430 .scope generate, "or_slces[19]" "or_slces[19]" 4 63, 4 63 0, S_0x2cc5af0;
 .timescale -9 -12;
P_0x2ccb640 .param/l "i" 0 4 63, +C4<010011>;
L_0x2e44030/d .functor OR 1, L_0x2e44480, L_0x2e44570, C4<0>, C4<0>;
L_0x2e44030 .delay 1 (30000,30000,30000) L_0x2e44030/d;
v0x2ccb700_0 .net *"_s0", 0 0, L_0x2e44480;  1 drivers
v0x2ccb7e0_0 .net *"_s1", 0 0, L_0x2e44570;  1 drivers
S_0x2ccb8c0 .scope generate, "or_slces[20]" "or_slces[20]" 4 63, 4 63 0, S_0x2cc5af0;
 .timescale -9 -12;
P_0x2ccbad0 .param/l "i" 0 4 63, +C4<010100>;
L_0x2e44340/d .functor OR 1, L_0x2e447b0, L_0x2e448a0, C4<0>, C4<0>;
L_0x2e44340 .delay 1 (30000,30000,30000) L_0x2e44340/d;
v0x2ccbb90_0 .net *"_s0", 0 0, L_0x2e447b0;  1 drivers
v0x2ccbc70_0 .net *"_s1", 0 0, L_0x2e448a0;  1 drivers
S_0x2ccbd50 .scope generate, "or_slces[21]" "or_slces[21]" 4 63, 4 63 0, S_0x2cc5af0;
 .timescale -9 -12;
P_0x2ccbf60 .param/l "i" 0 4 63, +C4<010101>;
L_0x2e44660/d .functor OR 1, L_0x2e44af0, L_0x2e44be0, C4<0>, C4<0>;
L_0x2e44660 .delay 1 (30000,30000,30000) L_0x2e44660/d;
v0x2ccc020_0 .net *"_s0", 0 0, L_0x2e44af0;  1 drivers
v0x2ccc100_0 .net *"_s1", 0 0, L_0x2e44be0;  1 drivers
S_0x2ccc1e0 .scope generate, "or_slces[22]" "or_slces[22]" 4 63, 4 63 0, S_0x2cc5af0;
 .timescale -9 -12;
P_0x2ccc3f0 .param/l "i" 0 4 63, +C4<010110>;
L_0x2e44990/d .functor OR 1, L_0x2e44e40, L_0x2e44ee0, C4<0>, C4<0>;
L_0x2e44990 .delay 1 (30000,30000,30000) L_0x2e44990/d;
v0x2ccc4b0_0 .net *"_s0", 0 0, L_0x2e44e40;  1 drivers
v0x2ccc590_0 .net *"_s1", 0 0, L_0x2e44ee0;  1 drivers
S_0x2ccc670 .scope generate, "or_slces[23]" "or_slces[23]" 4 63, 4 63 0, S_0x2cc5af0;
 .timescale -9 -12;
P_0x2ccc880 .param/l "i" 0 4 63, +C4<010111>;
L_0x2e44cd0/d .functor OR 1, L_0x2e45150, L_0x2e451f0, C4<0>, C4<0>;
L_0x2e44cd0 .delay 1 (30000,30000,30000) L_0x2e44cd0/d;
v0x2ccc940_0 .net *"_s0", 0 0, L_0x2e45150;  1 drivers
v0x2ccca20_0 .net *"_s1", 0 0, L_0x2e451f0;  1 drivers
S_0x2cccb00 .scope generate, "or_slces[24]" "or_slces[24]" 4 63, 4 63 0, S_0x2cc5af0;
 .timescale -9 -12;
P_0x2cccd10 .param/l "i" 0 4 63, +C4<011000>;
L_0x2e44fd0/d .functor OR 1, L_0x2e45470, L_0x2e45510, C4<0>, C4<0>;
L_0x2e44fd0 .delay 1 (30000,30000,30000) L_0x2e44fd0/d;
v0x2cccdd0_0 .net *"_s0", 0 0, L_0x2e45470;  1 drivers
v0x2ccceb0_0 .net *"_s1", 0 0, L_0x2e45510;  1 drivers
S_0x2cccf90 .scope generate, "or_slces[25]" "or_slces[25]" 4 63, 4 63 0, S_0x2cc5af0;
 .timescale -9 -12;
P_0x2ccd1a0 .param/l "i" 0 4 63, +C4<011001>;
L_0x2e452e0/d .functor OR 1, L_0x2e457a0, L_0x2e45840, C4<0>, C4<0>;
L_0x2e452e0 .delay 1 (30000,30000,30000) L_0x2e452e0/d;
v0x2ccd260_0 .net *"_s0", 0 0, L_0x2e457a0;  1 drivers
v0x2ccd340_0 .net *"_s1", 0 0, L_0x2e45840;  1 drivers
S_0x2ccd420 .scope generate, "or_slces[26]" "or_slces[26]" 4 63, 4 63 0, S_0x2cc5af0;
 .timescale -9 -12;
P_0x2ccd630 .param/l "i" 0 4 63, +C4<011010>;
L_0x2e45600/d .functor OR 1, L_0x2e45ae0, L_0x2e45b80, C4<0>, C4<0>;
L_0x2e45600 .delay 1 (30000,30000,30000) L_0x2e45600/d;
v0x2ccd6f0_0 .net *"_s0", 0 0, L_0x2e45ae0;  1 drivers
v0x2ccd7d0_0 .net *"_s1", 0 0, L_0x2e45b80;  1 drivers
S_0x2ccd8b0 .scope generate, "or_slces[27]" "or_slces[27]" 4 63, 4 63 0, S_0x2cc5af0;
 .timescale -9 -12;
P_0x2ccdac0 .param/l "i" 0 4 63, +C4<011011>;
L_0x2e45930/d .functor OR 1, L_0x2e45a40, L_0x2e45e80, C4<0>, C4<0>;
L_0x2e45930 .delay 1 (30000,30000,30000) L_0x2e45930/d;
v0x2ccdb80_0 .net *"_s0", 0 0, L_0x2e45a40;  1 drivers
v0x2ccdc60_0 .net *"_s1", 0 0, L_0x2e45e80;  1 drivers
S_0x2ccdd40 .scope generate, "or_slces[28]" "or_slces[28]" 4 63, 4 63 0, S_0x2cc5af0;
 .timescale -9 -12;
P_0x2ccdf50 .param/l "i" 0 4 63, +C4<011100>;
L_0x2e45c70/d .functor OR 1, L_0x2e45d80, L_0x2e46190, C4<0>, C4<0>;
L_0x2e45c70 .delay 1 (30000,30000,30000) L_0x2e45c70/d;
v0x2cce010_0 .net *"_s0", 0 0, L_0x2e45d80;  1 drivers
v0x2cce0f0_0 .net *"_s1", 0 0, L_0x2e46190;  1 drivers
S_0x2cce1d0 .scope generate, "or_slces[29]" "or_slces[29]" 4 63, 4 63 0, S_0x2cc5af0;
 .timescale -9 -12;
P_0x2cce3e0 .param/l "i" 0 4 63, +C4<011101>;
L_0x2e45f70/d .functor OR 1, L_0x2e46030, L_0x2e430a0, C4<0>, C4<0>;
L_0x2e45f70 .delay 1 (30000,30000,30000) L_0x2e45f70/d;
v0x2cce4a0_0 .net *"_s0", 0 0, L_0x2e46030;  1 drivers
v0x2cce580_0 .net *"_s1", 0 0, L_0x2e430a0;  1 drivers
S_0x2cce660 .scope generate, "or_slces[30]" "or_slces[30]" 4 63, 4 63 0, S_0x2cc5af0;
 .timescale -9 -12;
P_0x2cce870 .param/l "i" 0 4 63, +C4<011110>;
L_0x2e43380/d .functor OR 1, L_0x2e46280, L_0x2e46cd0, C4<0>, C4<0>;
L_0x2e43380 .delay 1 (30000,30000,30000) L_0x2e43380/d;
v0x2cce930_0 .net *"_s0", 0 0, L_0x2e46280;  1 drivers
v0x2ccea10_0 .net *"_s1", 0 0, L_0x2e46cd0;  1 drivers
S_0x2cceaf0 .scope generate, "or_slces[31]" "or_slces[31]" 4 63, 4 63 0, S_0x2cc5af0;
 .timescale -9 -12;
P_0x2cced00 .param/l "i" 0 4 63, +C4<011111>;
L_0x2e478c0/d .functor OR 1, L_0x2e479d0, L_0x2e46d70, C4<0>, C4<0>;
L_0x2e478c0 .delay 1 (30000,30000,30000) L_0x2e478c0/d;
v0x2ccedc0_0 .net *"_s0", 0 0, L_0x2e479d0;  1 drivers
v0x2cceea0_0 .net *"_s1", 0 0, L_0x2e46d70;  1 drivers
S_0x2cd1150 .scope module, "zeroout" "and32" 3 61, 4 44 0, S_0x26b20c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 32 "in"
L_0x2e3db90/d .functor AND 1, L_0x2e3dc00, L_0x2e3ddb0, C4<1>, C4<1>;
L_0x2e3db90 .delay 1 (30000,30000,30000) L_0x2e3db90/d;
v0x2cda210_0 .net *"_s10", 0 0, L_0x2e3dc00;  1 drivers
v0x2cda2f0_0 .net *"_s12", 0 0, L_0x2e3ddb0;  1 drivers
v0x2cda3d0_0 .net "ands", 1 0, L_0x2e3d920;  1 drivers
v0x2cda490_0 .net "in", 31 0, L_0x2d7dd90;  alias, 1 drivers
v0x2cda570_0 .net "out", 0 0, L_0x2e3db90;  alias, 1 drivers
L_0x2e398b0 .part L_0x2d7dd90, 0, 16;
L_0x2e3d920 .concat8 [ 1 1 0 0], L_0x2e39550, L_0x2e3d5c0;
L_0x2e3da60 .part L_0x2d7dd90, 16, 16;
L_0x2e3dc00 .part L_0x2e3d920, 0, 1;
L_0x2e3ddb0 .part L_0x2e3d920, 1, 1;
S_0x2cd1310 .scope module, "and_1" "and16" 4 46, 4 37 0, S_0x2cd1150;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 16 "in"
L_0x2e39550/d .functor AND 1, L_0x2e39610, L_0x2e397c0, C4<1>, C4<1>;
L_0x2e39550 .delay 1 (30000,30000,30000) L_0x2e39550/d;
v0x2cd55e0_0 .net *"_s10", 0 0, L_0x2e39610;  1 drivers
v0x2cd56c0_0 .net *"_s12", 0 0, L_0x2e397c0;  1 drivers
v0x2cd57a0_0 .net "ands", 1 0, L_0x2e39320;  1 drivers
v0x2cd5860_0 .net "in", 15 0, L_0x2e398b0;  1 drivers
v0x2cd5940_0 .net "out", 0 0, L_0x2e39550;  1 drivers
L_0x2e375b0 .part L_0x2e398b0, 0, 8;
L_0x2e39320 .concat8 [ 1 1 0 0], L_0x2e37250, L_0x2e38fc0;
L_0x2e39460 .part L_0x2e398b0, 8, 8;
L_0x2e39610 .part L_0x2e39320, 0, 1;
L_0x2e397c0 .part L_0x2e39320, 1, 1;
S_0x2cd1560 .scope module, "and_1" "and8" 4 39, 4 30 0, S_0x2cd1310;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x2e37250/d .functor AND 1, L_0x2e37310, L_0x2e374c0, C4<1>, C4<1>;
L_0x2e37250 .delay 1 (30000,30000,30000) L_0x2e37250/d;
v0x2cd3140_0 .net *"_s10", 0 0, L_0x2e37310;  1 drivers
v0x2cd3220_0 .net *"_s12", 0 0, L_0x2e374c0;  1 drivers
v0x2cd3300_0 .net "ands", 1 0, L_0x2e370c0;  1 drivers
v0x2cd33c0_0 .net "in", 7 0, L_0x2e375b0;  1 drivers
v0x2cd34a0_0 .net "out", 0 0, L_0x2e37250;  1 drivers
L_0x2e369e0 .part L_0x2e375b0, 0, 4;
L_0x2e370c0 .concat8 [ 1 1 0 0], L_0x2e36830, L_0x2e36f10;
L_0x2e37160 .part L_0x2e375b0, 4, 4;
L_0x2e37310 .part L_0x2e370c0, 0, 1;
L_0x2e374c0 .part L_0x2e370c0, 1, 1;
S_0x2cd17b0 .scope module, "and_1" "and4" 4 32, 4 23 0, S_0x2cd1560;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2e350c0/d .functor AND 1, L_0x2e36410, L_0x2e364b0, C4<1>, C4<1>;
L_0x2e350c0 .delay 1 (30000,30000,30000) L_0x2e350c0/d;
L_0x2e365f0/d .functor AND 1, L_0x2e36660, L_0x2e36700, C4<1>, C4<1>;
L_0x2e365f0 .delay 1 (30000,30000,30000) L_0x2e365f0/d;
L_0x2e36830/d .functor AND 1, L_0x2e368a0, L_0x2e36940, C4<1>, C4<1>;
L_0x2e36830 .delay 1 (30000,30000,30000) L_0x2e36830/d;
v0x2cd1a00_0 .net *"_s0", 0 0, L_0x2e350c0;  1 drivers
v0x2cd1b00_0 .net *"_s10", 0 0, L_0x2e36660;  1 drivers
v0x2cd1be0_0 .net *"_s12", 0 0, L_0x2e36700;  1 drivers
v0x2cd1ca0_0 .net *"_s14", 0 0, L_0x2e368a0;  1 drivers
v0x2cd1d80_0 .net *"_s16", 0 0, L_0x2e36940;  1 drivers
v0x2cd1eb0_0 .net *"_s3", 0 0, L_0x2e36410;  1 drivers
v0x2cd1f90_0 .net *"_s5", 0 0, L_0x2e364b0;  1 drivers
v0x2cd2070_0 .net *"_s6", 0 0, L_0x2e365f0;  1 drivers
v0x2cd2150_0 .net "ands", 1 0, L_0x2e36550;  1 drivers
v0x2cd22c0_0 .net "in", 3 0, L_0x2e369e0;  1 drivers
v0x2cd23a0_0 .net "out", 0 0, L_0x2e36830;  1 drivers
L_0x2e36410 .part L_0x2e369e0, 0, 1;
L_0x2e364b0 .part L_0x2e369e0, 1, 1;
L_0x2e36550 .concat8 [ 1 1 0 0], L_0x2e350c0, L_0x2e365f0;
L_0x2e36660 .part L_0x2e369e0, 2, 1;
L_0x2e36700 .part L_0x2e369e0, 3, 1;
L_0x2e368a0 .part L_0x2e36550, 0, 1;
L_0x2e36940 .part L_0x2e36550, 1, 1;
S_0x2cd24c0 .scope module, "and_2" "and4" 4 33, 4 23 0, S_0x2cd1560;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2e36a80/d .functor AND 1, L_0x2e36af0, L_0x2e36b90, C4<1>, C4<1>;
L_0x2e36a80 .delay 1 (30000,30000,30000) L_0x2e36a80/d;
L_0x2e36cd0/d .functor AND 1, L_0x2e36d40, L_0x2e36de0, C4<1>, C4<1>;
L_0x2e36cd0 .delay 1 (30000,30000,30000) L_0x2e36cd0/d;
L_0x2e36f10/d .functor AND 1, L_0x2e36f80, L_0x2e37020, C4<1>, C4<1>;
L_0x2e36f10 .delay 1 (30000,30000,30000) L_0x2e36f10/d;
v0x2cd2680_0 .net *"_s0", 0 0, L_0x2e36a80;  1 drivers
v0x2cd2780_0 .net *"_s10", 0 0, L_0x2e36d40;  1 drivers
v0x2cd2860_0 .net *"_s12", 0 0, L_0x2e36de0;  1 drivers
v0x2cd2920_0 .net *"_s14", 0 0, L_0x2e36f80;  1 drivers
v0x2cd2a00_0 .net *"_s16", 0 0, L_0x2e37020;  1 drivers
v0x2cd2b30_0 .net *"_s3", 0 0, L_0x2e36af0;  1 drivers
v0x2cd2c10_0 .net *"_s5", 0 0, L_0x2e36b90;  1 drivers
v0x2cd2cf0_0 .net *"_s6", 0 0, L_0x2e36cd0;  1 drivers
v0x2cd2dd0_0 .net "ands", 1 0, L_0x2e36c30;  1 drivers
v0x2cd2f40_0 .net "in", 3 0, L_0x2e37160;  1 drivers
v0x2cd3020_0 .net "out", 0 0, L_0x2e36f10;  1 drivers
L_0x2e36af0 .part L_0x2e37160, 0, 1;
L_0x2e36b90 .part L_0x2e37160, 1, 1;
L_0x2e36c30 .concat8 [ 1 1 0 0], L_0x2e36a80, L_0x2e36cd0;
L_0x2e36d40 .part L_0x2e37160, 2, 1;
L_0x2e36de0 .part L_0x2e37160, 3, 1;
L_0x2e36f80 .part L_0x2e36c30, 0, 1;
L_0x2e37020 .part L_0x2e36c30, 1, 1;
S_0x2cd35c0 .scope module, "and_2" "and8" 4 40, 4 30 0, S_0x2cd1310;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x2e38fc0/d .functor AND 1, L_0x2e39080, L_0x2e39230, C4<1>, C4<1>;
L_0x2e38fc0 .delay 1 (30000,30000,30000) L_0x2e38fc0/d;
v0x2cd5160_0 .net *"_s10", 0 0, L_0x2e39080;  1 drivers
v0x2cd5240_0 .net *"_s12", 0 0, L_0x2e39230;  1 drivers
v0x2cd5320_0 .net "ands", 1 0, L_0x2e38d90;  1 drivers
v0x2cd53e0_0 .net "in", 7 0, L_0x2e39460;  1 drivers
v0x2cd54c0_0 .net "out", 0 0, L_0x2e38fc0;  1 drivers
L_0x2e381a0 .part L_0x2e39460, 0, 4;
L_0x2e38d90 .concat8 [ 1 1 0 0], L_0x2e37e90, L_0x2e38a80;
L_0x2e38ed0 .part L_0x2e39460, 4, 4;
L_0x2e39080 .part L_0x2e38d90, 0, 1;
L_0x2e39230 .part L_0x2e38d90, 1, 1;
S_0x2cd37d0 .scope module, "and_1" "and4" 4 32, 4 23 0, S_0x2cd35c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2e37650/d .functor AND 1, L_0x2e37710, L_0x2e37870, C4<1>, C4<1>;
L_0x2e37650 .delay 1 (30000,30000,30000) L_0x2e37650/d;
L_0x2e37aa0/d .functor AND 1, L_0x2e37bb0, L_0x2e37d10, C4<1>, C4<1>;
L_0x2e37aa0 .delay 1 (30000,30000,30000) L_0x2e37aa0/d;
L_0x2e37e90/d .functor AND 1, L_0x2e37f00, L_0x2e380b0, C4<1>, C4<1>;
L_0x2e37e90 .delay 1 (30000,30000,30000) L_0x2e37e90/d;
v0x2cd3a20_0 .net *"_s0", 0 0, L_0x2e37650;  1 drivers
v0x2cd3b20_0 .net *"_s10", 0 0, L_0x2e37bb0;  1 drivers
v0x2cd3c00_0 .net *"_s12", 0 0, L_0x2e37d10;  1 drivers
v0x2cd3cc0_0 .net *"_s14", 0 0, L_0x2e37f00;  1 drivers
v0x2cd3da0_0 .net *"_s16", 0 0, L_0x2e380b0;  1 drivers
v0x2cd3ed0_0 .net *"_s3", 0 0, L_0x2e37710;  1 drivers
v0x2cd3fb0_0 .net *"_s5", 0 0, L_0x2e37870;  1 drivers
v0x2cd4090_0 .net *"_s6", 0 0, L_0x2e37aa0;  1 drivers
v0x2cd4170_0 .net "ands", 1 0, L_0x2e379b0;  1 drivers
v0x2cd42e0_0 .net "in", 3 0, L_0x2e381a0;  1 drivers
v0x2cd43c0_0 .net "out", 0 0, L_0x2e37e90;  1 drivers
L_0x2e37710 .part L_0x2e381a0, 0, 1;
L_0x2e37870 .part L_0x2e381a0, 1, 1;
L_0x2e379b0 .concat8 [ 1 1 0 0], L_0x2e37650, L_0x2e37aa0;
L_0x2e37bb0 .part L_0x2e381a0, 2, 1;
L_0x2e37d10 .part L_0x2e381a0, 3, 1;
L_0x2e37f00 .part L_0x2e379b0, 0, 1;
L_0x2e380b0 .part L_0x2e379b0, 1, 1;
S_0x2cd44e0 .scope module, "and_2" "and4" 4 33, 4 23 0, S_0x2cd35c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2e38240/d .functor AND 1, L_0x2e38300, L_0x2e38460, C4<1>, C4<1>;
L_0x2e38240 .delay 1 (30000,30000,30000) L_0x2e38240/d;
L_0x2e38690/d .functor AND 1, L_0x2e387a0, L_0x2e38900, C4<1>, C4<1>;
L_0x2e38690 .delay 1 (30000,30000,30000) L_0x2e38690/d;
L_0x2e38a80/d .functor AND 1, L_0x2e38af0, L_0x2e38ca0, C4<1>, C4<1>;
L_0x2e38a80 .delay 1 (30000,30000,30000) L_0x2e38a80/d;
v0x2cd46a0_0 .net *"_s0", 0 0, L_0x2e38240;  1 drivers
v0x2cd47a0_0 .net *"_s10", 0 0, L_0x2e387a0;  1 drivers
v0x2cd4880_0 .net *"_s12", 0 0, L_0x2e38900;  1 drivers
v0x2cd4940_0 .net *"_s14", 0 0, L_0x2e38af0;  1 drivers
v0x2cd4a20_0 .net *"_s16", 0 0, L_0x2e38ca0;  1 drivers
v0x2cd4b50_0 .net *"_s3", 0 0, L_0x2e38300;  1 drivers
v0x2cd4c30_0 .net *"_s5", 0 0, L_0x2e38460;  1 drivers
v0x2cd4d10_0 .net *"_s6", 0 0, L_0x2e38690;  1 drivers
v0x2cd4df0_0 .net "ands", 1 0, L_0x2e385a0;  1 drivers
v0x2cd4f60_0 .net "in", 3 0, L_0x2e38ed0;  1 drivers
v0x2cd5040_0 .net "out", 0 0, L_0x2e38a80;  1 drivers
L_0x2e38300 .part L_0x2e38ed0, 0, 1;
L_0x2e38460 .part L_0x2e38ed0, 1, 1;
L_0x2e385a0 .concat8 [ 1 1 0 0], L_0x2e38240, L_0x2e38690;
L_0x2e387a0 .part L_0x2e38ed0, 2, 1;
L_0x2e38900 .part L_0x2e38ed0, 3, 1;
L_0x2e38af0 .part L_0x2e385a0, 0, 1;
L_0x2e38ca0 .part L_0x2e385a0, 1, 1;
S_0x2cd5ab0 .scope module, "and_2" "and16" 4 47, 4 37 0, S_0x2cd1150;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 16 "in"
L_0x2e3d5c0/d .functor AND 1, L_0x2e3d680, L_0x2e3d830, C4<1>, C4<1>;
L_0x2e3d5c0 .delay 1 (30000,30000,30000) L_0x2e3d5c0/d;
v0x2cd9d40_0 .net *"_s10", 0 0, L_0x2e3d680;  1 drivers
v0x2cd9e20_0 .net *"_s12", 0 0, L_0x2e3d830;  1 drivers
v0x2cd9f00_0 .net "ands", 1 0, L_0x2e3d390;  1 drivers
v0x2cd9fc0_0 .net "in", 15 0, L_0x2e3da60;  1 drivers
v0x2cda0a0_0 .net "out", 0 0, L_0x2e3d5c0;  1 drivers
L_0x2e3b620 .part L_0x2e3da60, 0, 8;
L_0x2e3d390 .concat8 [ 1 1 0 0], L_0x2e3b2c0, L_0x2e3d030;
L_0x2e3d4d0 .part L_0x2e3da60, 8, 8;
L_0x2e3d680 .part L_0x2e3d390, 0, 1;
L_0x2e3d830 .part L_0x2e3d390, 1, 1;
S_0x2cd5cc0 .scope module, "and_1" "and8" 4 39, 4 30 0, S_0x2cd5ab0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x2e3b2c0/d .functor AND 1, L_0x2e3b380, L_0x2e3b530, C4<1>, C4<1>;
L_0x2e3b2c0 .delay 1 (30000,30000,30000) L_0x2e3b2c0/d;
v0x2cd78a0_0 .net *"_s10", 0 0, L_0x2e3b380;  1 drivers
v0x2cd7980_0 .net *"_s12", 0 0, L_0x2e3b530;  1 drivers
v0x2cd7a60_0 .net "ands", 1 0, L_0x2e3b090;  1 drivers
v0x2cd7b20_0 .net "in", 7 0, L_0x2e3b620;  1 drivers
v0x2cd7c00_0 .net "out", 0 0, L_0x2e3b2c0;  1 drivers
L_0x2e3a4a0 .part L_0x2e3b620, 0, 4;
L_0x2e3b090 .concat8 [ 1 1 0 0], L_0x2e3a190, L_0x2e3ad80;
L_0x2e3b1d0 .part L_0x2e3b620, 4, 4;
L_0x2e3b380 .part L_0x2e3b090, 0, 1;
L_0x2e3b530 .part L_0x2e3b090, 1, 1;
S_0x2cd5f10 .scope module, "and_1" "and4" 4 32, 4 23 0, S_0x2cd5cc0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2e39950/d .functor AND 1, L_0x2e39a10, L_0x2e39b70, C4<1>, C4<1>;
L_0x2e39950 .delay 1 (30000,30000,30000) L_0x2e39950/d;
L_0x2e39da0/d .functor AND 1, L_0x2e39eb0, L_0x2e3a010, C4<1>, C4<1>;
L_0x2e39da0 .delay 1 (30000,30000,30000) L_0x2e39da0/d;
L_0x2e3a190/d .functor AND 1, L_0x2e3a200, L_0x2e3a3b0, C4<1>, C4<1>;
L_0x2e3a190 .delay 1 (30000,30000,30000) L_0x2e3a190/d;
v0x2cd6160_0 .net *"_s0", 0 0, L_0x2e39950;  1 drivers
v0x2cd6260_0 .net *"_s10", 0 0, L_0x2e39eb0;  1 drivers
v0x2cd6340_0 .net *"_s12", 0 0, L_0x2e3a010;  1 drivers
v0x2cd6400_0 .net *"_s14", 0 0, L_0x2e3a200;  1 drivers
v0x2cd64e0_0 .net *"_s16", 0 0, L_0x2e3a3b0;  1 drivers
v0x2cd6610_0 .net *"_s3", 0 0, L_0x2e39a10;  1 drivers
v0x2cd66f0_0 .net *"_s5", 0 0, L_0x2e39b70;  1 drivers
v0x2cd67d0_0 .net *"_s6", 0 0, L_0x2e39da0;  1 drivers
v0x2cd68b0_0 .net "ands", 1 0, L_0x2e39cb0;  1 drivers
v0x2cd6a20_0 .net "in", 3 0, L_0x2e3a4a0;  1 drivers
v0x2cd6b00_0 .net "out", 0 0, L_0x2e3a190;  1 drivers
L_0x2e39a10 .part L_0x2e3a4a0, 0, 1;
L_0x2e39b70 .part L_0x2e3a4a0, 1, 1;
L_0x2e39cb0 .concat8 [ 1 1 0 0], L_0x2e39950, L_0x2e39da0;
L_0x2e39eb0 .part L_0x2e3a4a0, 2, 1;
L_0x2e3a010 .part L_0x2e3a4a0, 3, 1;
L_0x2e3a200 .part L_0x2e39cb0, 0, 1;
L_0x2e3a3b0 .part L_0x2e39cb0, 1, 1;
S_0x2cd6c20 .scope module, "and_2" "and4" 4 33, 4 23 0, S_0x2cd5cc0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2e3a540/d .functor AND 1, L_0x2e3a600, L_0x2e3a760, C4<1>, C4<1>;
L_0x2e3a540 .delay 1 (30000,30000,30000) L_0x2e3a540/d;
L_0x2e3a990/d .functor AND 1, L_0x2e3aaa0, L_0x2e3ac00, C4<1>, C4<1>;
L_0x2e3a990 .delay 1 (30000,30000,30000) L_0x2e3a990/d;
L_0x2e3ad80/d .functor AND 1, L_0x2e3adf0, L_0x2e3afa0, C4<1>, C4<1>;
L_0x2e3ad80 .delay 1 (30000,30000,30000) L_0x2e3ad80/d;
v0x2cd6de0_0 .net *"_s0", 0 0, L_0x2e3a540;  1 drivers
v0x2cd6ee0_0 .net *"_s10", 0 0, L_0x2e3aaa0;  1 drivers
v0x2cd6fc0_0 .net *"_s12", 0 0, L_0x2e3ac00;  1 drivers
v0x2cd7080_0 .net *"_s14", 0 0, L_0x2e3adf0;  1 drivers
v0x2cd7160_0 .net *"_s16", 0 0, L_0x2e3afa0;  1 drivers
v0x2cd7290_0 .net *"_s3", 0 0, L_0x2e3a600;  1 drivers
v0x2cd7370_0 .net *"_s5", 0 0, L_0x2e3a760;  1 drivers
v0x2cd7450_0 .net *"_s6", 0 0, L_0x2e3a990;  1 drivers
v0x2cd7530_0 .net "ands", 1 0, L_0x2e3a8a0;  1 drivers
v0x2cd76a0_0 .net "in", 3 0, L_0x2e3b1d0;  1 drivers
v0x2cd7780_0 .net "out", 0 0, L_0x2e3ad80;  1 drivers
L_0x2e3a600 .part L_0x2e3b1d0, 0, 1;
L_0x2e3a760 .part L_0x2e3b1d0, 1, 1;
L_0x2e3a8a0 .concat8 [ 1 1 0 0], L_0x2e3a540, L_0x2e3a990;
L_0x2e3aaa0 .part L_0x2e3b1d0, 2, 1;
L_0x2e3ac00 .part L_0x2e3b1d0, 3, 1;
L_0x2e3adf0 .part L_0x2e3a8a0, 0, 1;
L_0x2e3afa0 .part L_0x2e3a8a0, 1, 1;
S_0x2cd7d20 .scope module, "and_2" "and8" 4 40, 4 30 0, S_0x2cd5ab0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x2e3d030/d .functor AND 1, L_0x2e3d0f0, L_0x2e3d2a0, C4<1>, C4<1>;
L_0x2e3d030 .delay 1 (30000,30000,30000) L_0x2e3d030/d;
v0x2cd98c0_0 .net *"_s10", 0 0, L_0x2e3d0f0;  1 drivers
v0x2cd99a0_0 .net *"_s12", 0 0, L_0x2e3d2a0;  1 drivers
v0x2cd9a80_0 .net "ands", 1 0, L_0x2e3ce00;  1 drivers
v0x2cd9b40_0 .net "in", 7 0, L_0x2e3d4d0;  1 drivers
v0x2cd9c20_0 .net "out", 0 0, L_0x2e3d030;  1 drivers
L_0x2e3c210 .part L_0x2e3d4d0, 0, 4;
L_0x2e3ce00 .concat8 [ 1 1 0 0], L_0x2e3bf00, L_0x2e3caf0;
L_0x2e3cf40 .part L_0x2e3d4d0, 4, 4;
L_0x2e3d0f0 .part L_0x2e3ce00, 0, 1;
L_0x2e3d2a0 .part L_0x2e3ce00, 1, 1;
S_0x2cd7f30 .scope module, "and_1" "and4" 4 32, 4 23 0, S_0x2cd7d20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2e3b6c0/d .functor AND 1, L_0x2e3b780, L_0x2e3b8e0, C4<1>, C4<1>;
L_0x2e3b6c0 .delay 1 (30000,30000,30000) L_0x2e3b6c0/d;
L_0x2e3bb10/d .functor AND 1, L_0x2e3bc20, L_0x2e3bd80, C4<1>, C4<1>;
L_0x2e3bb10 .delay 1 (30000,30000,30000) L_0x2e3bb10/d;
L_0x2e3bf00/d .functor AND 1, L_0x2e3bf70, L_0x2e3c120, C4<1>, C4<1>;
L_0x2e3bf00 .delay 1 (30000,30000,30000) L_0x2e3bf00/d;
v0x2cd8180_0 .net *"_s0", 0 0, L_0x2e3b6c0;  1 drivers
v0x2cd8280_0 .net *"_s10", 0 0, L_0x2e3bc20;  1 drivers
v0x2cd8360_0 .net *"_s12", 0 0, L_0x2e3bd80;  1 drivers
v0x2cd8420_0 .net *"_s14", 0 0, L_0x2e3bf70;  1 drivers
v0x2cd8500_0 .net *"_s16", 0 0, L_0x2e3c120;  1 drivers
v0x2cd8630_0 .net *"_s3", 0 0, L_0x2e3b780;  1 drivers
v0x2cd8710_0 .net *"_s5", 0 0, L_0x2e3b8e0;  1 drivers
v0x2cd87f0_0 .net *"_s6", 0 0, L_0x2e3bb10;  1 drivers
v0x2cd88d0_0 .net "ands", 1 0, L_0x2e3ba20;  1 drivers
v0x2cd8a40_0 .net "in", 3 0, L_0x2e3c210;  1 drivers
v0x2cd8b20_0 .net "out", 0 0, L_0x2e3bf00;  1 drivers
L_0x2e3b780 .part L_0x2e3c210, 0, 1;
L_0x2e3b8e0 .part L_0x2e3c210, 1, 1;
L_0x2e3ba20 .concat8 [ 1 1 0 0], L_0x2e3b6c0, L_0x2e3bb10;
L_0x2e3bc20 .part L_0x2e3c210, 2, 1;
L_0x2e3bd80 .part L_0x2e3c210, 3, 1;
L_0x2e3bf70 .part L_0x2e3ba20, 0, 1;
L_0x2e3c120 .part L_0x2e3ba20, 1, 1;
S_0x2cd8c40 .scope module, "and_2" "and4" 4 33, 4 23 0, S_0x2cd7d20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x2e3c2b0/d .functor AND 1, L_0x2e3c370, L_0x2e3c4d0, C4<1>, C4<1>;
L_0x2e3c2b0 .delay 1 (30000,30000,30000) L_0x2e3c2b0/d;
L_0x2e3c700/d .functor AND 1, L_0x2e3c810, L_0x2e3c970, C4<1>, C4<1>;
L_0x2e3c700 .delay 1 (30000,30000,30000) L_0x2e3c700/d;
L_0x2e3caf0/d .functor AND 1, L_0x2e3cb60, L_0x2e3cd10, C4<1>, C4<1>;
L_0x2e3caf0 .delay 1 (30000,30000,30000) L_0x2e3caf0/d;
v0x2cd8e00_0 .net *"_s0", 0 0, L_0x2e3c2b0;  1 drivers
v0x2cd8f00_0 .net *"_s10", 0 0, L_0x2e3c810;  1 drivers
v0x2cd8fe0_0 .net *"_s12", 0 0, L_0x2e3c970;  1 drivers
v0x2cd90a0_0 .net *"_s14", 0 0, L_0x2e3cb60;  1 drivers
v0x2cd9180_0 .net *"_s16", 0 0, L_0x2e3cd10;  1 drivers
v0x2cd92b0_0 .net *"_s3", 0 0, L_0x2e3c370;  1 drivers
v0x2cd9390_0 .net *"_s5", 0 0, L_0x2e3c4d0;  1 drivers
v0x2cd9470_0 .net *"_s6", 0 0, L_0x2e3c700;  1 drivers
v0x2cd9550_0 .net "ands", 1 0, L_0x2e3c610;  1 drivers
v0x2cd96c0_0 .net "in", 3 0, L_0x2e3cf40;  1 drivers
v0x2cd97a0_0 .net "out", 0 0, L_0x2e3caf0;  1 drivers
L_0x2e3c370 .part L_0x2e3cf40, 0, 1;
L_0x2e3c4d0 .part L_0x2e3cf40, 1, 1;
L_0x2e3c610 .concat8 [ 1 1 0 0], L_0x2e3c2b0, L_0x2e3c700;
L_0x2e3c810 .part L_0x2e3cf40, 2, 1;
L_0x2e3c970 .part L_0x2e3cf40, 3, 1;
L_0x2e3cb60 .part L_0x2e3c610, 0, 1;
L_0x2e3cd10 .part L_0x2e3c610, 1, 1;
    .scope S_0x26b20c0;
T_0 ;
    %wait E_0x2a83c80;
    %load/vec4 v0x2cdd200_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %jmp T_0.8;
T_0.0 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x2cdd2e0_0, 0, 8;
    %jmp T_0.8;
T_0.1 ;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x2cdd2e0_0, 0, 8;
    %jmp T_0.8;
T_0.2 ;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x2cdd2e0_0, 0, 8;
    %jmp T_0.8;
T_0.3 ;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x2cdd2e0_0, 0, 8;
    %jmp T_0.8;
T_0.4 ;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0x2cdd2e0_0, 0, 8;
    %jmp T_0.8;
T_0.5 ;
    %pushi/vec4 32, 0, 8;
    %store/vec4 v0x2cdd2e0_0, 0, 8;
    %jmp T_0.8;
T_0.6 ;
    %pushi/vec4 64, 0, 8;
    %store/vec4 v0x2cdd2e0_0, 0, 8;
    %jmp T_0.8;
T_0.7 ;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x2cdd2e0_0, 0, 8;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x26fb580;
T_1 ;
    %vpi_call 2 17 "$dumpfile", "alu.vcd" {0 0 0};
    %vpi_call 2 18 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x26fb580 {0 0 0};
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x2cde230_0, 0, 3;
    %pushi/vec4 4294967292, 0, 32;
    %store/vec4 v0x2cddf50_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x2cde060_0, 0, 32;
    %delay 1000000000, 0;
    %load/vec4 v0x2cde3a0_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x2cde300_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x2cde490_0;
    %nor/r;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_1.0, 8;
    %vpi_call 2 24 "$display", "FAIL %d %d %d |cmd: %d |ovf: %d |0: %d |co: %d |des: %d", v0x2cddf50_0, v0x2cde060_0, v0x2cde3a0_0, v0x2cde230_0, v0x2cde300_0, v0x2cde490_0, v0x2cde130_0, 32'sb00000000000000000000000000000000 {0 0 0};
T_1.0 ;
    %pushi/vec4 2147483647, 0, 32;
    %store/vec4 v0x2cddf50_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x2cde060_0, 0, 32;
    %delay 1000000000, 0;
    %load/vec4 v0x2cde3a0_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x2cde300_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x2cde490_0;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_1.2, 8;
    %vpi_call 2 29 "$display", "FAIL %d %d %d |cmd: %d |ovf: %d |0: %d |co: %d |des: %d", v0x2cddf50_0, v0x2cde060_0, v0x2cde3a0_0, v0x2cde230_0, v0x2cde300_0, v0x2cde490_0, v0x2cde130_0, 31'b0001000000000000000000000000000 {0 0 0};
T_1.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x2cde230_0, 0, 3;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x2cddf50_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x2cde060_0, 0, 32;
    %delay 1000000000, 0;
    %load/vec4 v0x2cde3a0_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x2cde300_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x2cde490_0;
    %nor/r;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_1.4, 8;
    %vpi_call 2 37 "$display", "FAIL %d %d %d |cmd: %d |ovf: %d |0: %d |co: %d |des: %d", v0x2cddf50_0, v0x2cde060_0, v0x2cde3a0_0, v0x2cde230_0, v0x2cde300_0, v0x2cde490_0, v0x2cde130_0, 32'sb00000000000000000000000000000000 {0 0 0};
T_1.4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2cddf50_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x2cde060_0, 0, 32;
    %delay 1000000000, 0;
    %load/vec4 v0x2cde3a0_0;
    %cmpi/ne 2147483647, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x2cde300_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x2cde490_0;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_1.6, 8;
    %vpi_call 2 42 "$display", "FAIL %d %d %d |cmd: %d |ovf: %d |0: %d |co: %d |des: %d", v0x2cddf50_0, v0x2cde060_0, v0x2cde3a0_0, v0x2cde230_0, v0x2cde300_0, v0x2cde490_0, v0x2cde130_0, 31'b1111111111111111111111111111111 {0 0 0};
T_1.6 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x2cde230_0, 0, 3;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v0x2cddf50_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x2cde060_0, 0, 32;
    %delay 1000000000, 0;
    %load/vec4 v0x2cde3a0_0;
    %load/vec4 v0x2cddf50_0;
    %load/vec4 v0x2cde060_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_1.8, 4;
    %load/vec4 v0x2cddf50_0;
    %load/vec4 v0x2cde060_0;
    %xor;
    %vpi_call 2 50 "$display", "FAIL %d %d %d |cmd: %d |ovf: %d |0: %d |co: %d |des: %d", v0x2cddf50_0, v0x2cde060_0, v0x2cde3a0_0, v0x2cde230_0, v0x2cde300_0, v0x2cde490_0, v0x2cde130_0, S<0,vec4,s32> {1 0 0};
T_1.8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2cddf50_0, 0, 32;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x2cde060_0, 0, 32;
    %delay 1000000000, 0;
    %load/vec4 v0x2cde3a0_0;
    %load/vec4 v0x2cddf50_0;
    %load/vec4 v0x2cde060_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_1.10, 4;
    %load/vec4 v0x2cddf50_0;
    %load/vec4 v0x2cde060_0;
    %xor;
    %vpi_call 2 55 "$display", "FAIL %d %d %d |cmd: %d |ovf: %d |0: %d |co: %d |des: %d", v0x2cddf50_0, v0x2cde060_0, v0x2cde3a0_0, v0x2cde230_0, v0x2cde300_0, v0x2cde490_0, v0x2cde130_0, S<0,vec4,s32> {1 0 0};
T_1.10 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x2cde230_0, 0, 3;
    %pushi/vec4 4294967288, 0, 32;
    %store/vec4 v0x2cddf50_0, 0, 32;
    %pushi/vec4 4294967280, 0, 32;
    %store/vec4 v0x2cde060_0, 0, 32;
    %delay 1000000000, 0;
    %load/vec4 v0x2cde3a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %vpi_call 2 63 "$display", "FAIL %d %d %d |cmd: %d |ovf: %d |0: %d |co: %d |des: %d", v0x2cddf50_0, v0x2cde060_0, v0x2cde3a0_0, v0x2cde230_0, v0x2cde300_0, v0x2cde490_0, v0x2cde130_0, 32'sb00000000000000000000000000000000 {0 0 0};
T_1.12 ;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x2cddf50_0, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x2cde060_0, 0, 32;
    %delay 1000000000, 0;
    %load/vec4 v0x2cde3a0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.14, 4;
    %vpi_call 2 68 "$display", "FAIL %d %d %d |cmd: %d |ovf: %d |0: %d |co: %d |des: %d", v0x2cddf50_0, v0x2cde060_0, v0x2cde3a0_0, v0x2cde230_0, v0x2cde300_0, v0x2cde490_0, v0x2cde130_0, 32'sb00000000000000000000000000000001 {0 0 0};
T_1.14 ;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x2cddf50_0, 0, 32;
    %pushi/vec4 4294967280, 0, 32;
    %store/vec4 v0x2cde060_0, 0, 32;
    %delay 1000000000, 0;
    %load/vec4 v0x2cde3a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.16, 8;
    %vpi_call 2 73 "$display", "FAIL %d %d %d |cmd: %d |ovf: %d |0: %d |co: %d |des: %d", v0x2cddf50_0, v0x2cde060_0, v0x2cde3a0_0, v0x2cde230_0, v0x2cde300_0, v0x2cde490_0, v0x2cde130_0, 32'sb00000000000000000000000000000000 {0 0 0};
T_1.16 ;
    %pushi/vec4 4294967288, 0, 32;
    %store/vec4 v0x2cddf50_0, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x2cde060_0, 0, 32;
    %delay 1000000000, 0;
    %load/vec4 v0x2cde3a0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.18, 4;
    %vpi_call 2 78 "$display", "FAIL %d %d %d |cmd: %d |ovf: %d |0: %d |co: %d |des: %d", v0x2cddf50_0, v0x2cde060_0, v0x2cde3a0_0, v0x2cde230_0, v0x2cde300_0, v0x2cde490_0, v0x2cde130_0, 32'sb00000000000000000000000000000001 {0 0 0};
T_1.18 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x2cde230_0, 0, 3;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v0x2cddf50_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x2cde060_0, 0, 32;
    %delay 1000000000, 0;
    %load/vec4 v0x2cde3a0_0;
    %load/vec4 v0x2cddf50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %pad/u 32;
    %load/vec4 v0x2cde060_0;
    %and;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.20, 4;
    %load/vec4 v0x2cddf50_0;
    %load/vec4 v0x2cde060_0;
    %and;
    %vpi_call 2 86 "$display", "FAIL %b %b %b |cmd: %d |ovf: %d |0: %d |co: %d |des: %b", v0x2cddf50_0, v0x2cde060_0, v0x2cde3a0_0, v0x2cde230_0, v0x2cde300_0, v0x2cde490_0, v0x2cde130_0, S<0,vec4,s32> {1 0 0};
T_1.20 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2cddf50_0, 0, 32;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x2cde060_0, 0, 32;
    %delay 1000000000, 0;
    %load/vec4 v0x2cde3a0_0;
    %load/vec4 v0x2cddf50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %pad/u 32;
    %load/vec4 v0x2cde060_0;
    %and;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.22, 4;
    %load/vec4 v0x2cddf50_0;
    %load/vec4 v0x2cde060_0;
    %and;
    %vpi_call 2 91 "$display", "FAIL %b %b %b |cmd: %d |ovf: %d |0: %d |co: %d |des: %b", v0x2cddf50_0, v0x2cde060_0, v0x2cde3a0_0, v0x2cde230_0, v0x2cde300_0, v0x2cde490_0, v0x2cde130_0, S<0,vec4,s32> {1 0 0};
T_1.22 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x2cde230_0, 0, 3;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v0x2cddf50_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x2cde060_0, 0, 32;
    %delay 1000000000, 0;
    %load/vec4 v0x2cde3a0_0;
    %load/vec4 v0x2cddf50_0;
    %load/vec4 v0x2cde060_0;
    %and;
    %inv;
    %cmp/ne;
    %jmp/0xz  T_1.24, 4;
    %load/vec4 v0x2cddf50_0;
    %load/vec4 v0x2cde060_0;
    %and;
    %inv;
    %vpi_call 2 99 "$display", "FAIL %b %b %b |cmd: %d |ovf: %d |0: %d |co: %d |des: %b", v0x2cddf50_0, v0x2cde060_0, v0x2cde3a0_0, v0x2cde230_0, v0x2cde300_0, v0x2cde490_0, v0x2cde130_0, S<0,vec4,s32> {1 0 0};
T_1.24 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2cddf50_0, 0, 32;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x2cde060_0, 0, 32;
    %delay 1000000000, 0;
    %load/vec4 v0x2cde3a0_0;
    %load/vec4 v0x2cddf50_0;
    %load/vec4 v0x2cde060_0;
    %and;
    %inv;
    %cmp/ne;
    %jmp/0xz  T_1.26, 4;
    %load/vec4 v0x2cddf50_0;
    %load/vec4 v0x2cde060_0;
    %and;
    %inv;
    %vpi_call 2 104 "$display", "FAIL %b %b %b |cmd: %d |ovf: %d |0: %d |co: %d |des: %b", v0x2cddf50_0, v0x2cde060_0, v0x2cde3a0_0, v0x2cde230_0, v0x2cde300_0, v0x2cde490_0, v0x2cde130_0, S<0,vec4,s32> {1 0 0};
T_1.26 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x2cde230_0, 0, 3;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v0x2cddf50_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x2cde060_0, 0, 32;
    %delay 1000000000, 0;
    %load/vec4 v0x2cde3a0_0;
    %load/vec4 v0x2cddf50_0;
    %load/vec4 v0x2cde060_0;
    %or;
    %inv;
    %cmp/ne;
    %jmp/0xz  T_1.28, 4;
    %load/vec4 v0x2cddf50_0;
    %load/vec4 v0x2cde060_0;
    %or;
    %inv;
    %vpi_call 2 112 "$display", "FAIL %b %b %b |cmd: %d |ovf: %d |0: %d |co: %d |des: %b", v0x2cddf50_0, v0x2cde060_0, v0x2cde3a0_0, v0x2cde230_0, v0x2cde300_0, v0x2cde490_0, v0x2cde130_0, S<0,vec4,s32> {1 0 0};
T_1.28 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2cddf50_0, 0, 32;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x2cde060_0, 0, 32;
    %delay 1000000000, 0;
    %load/vec4 v0x2cde3a0_0;
    %load/vec4 v0x2cddf50_0;
    %load/vec4 v0x2cde060_0;
    %or;
    %inv;
    %cmp/ne;
    %jmp/0xz  T_1.30, 4;
    %load/vec4 v0x2cddf50_0;
    %load/vec4 v0x2cde060_0;
    %or;
    %inv;
    %vpi_call 2 117 "$display", "FAIL %b %b %b |cmd: %d |ovf: %d |0: %d |co: %d |des: %b", v0x2cddf50_0, v0x2cde060_0, v0x2cde3a0_0, v0x2cde230_0, v0x2cde300_0, v0x2cde490_0, v0x2cde130_0, S<0,vec4,s32> {1 0 0};
T_1.30 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x2cde230_0, 0, 3;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v0x2cddf50_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x2cde060_0, 0, 32;
    %delay 1000000000, 0;
    %load/vec4 v0x2cde3a0_0;
    %load/vec4 v0x2cddf50_0;
    %load/vec4 v0x2cde060_0;
    %or;
    %cmp/ne;
    %jmp/0xz  T_1.32, 4;
    %load/vec4 v0x2cddf50_0;
    %load/vec4 v0x2cde060_0;
    %or;
    %vpi_call 2 125 "$display", "FAIL %b %b %b |cmd: %d |ovf: %d |0: %d |co: %d |des: %b", v0x2cddf50_0, v0x2cde060_0, v0x2cde3a0_0, v0x2cde230_0, v0x2cde300_0, v0x2cde490_0, v0x2cde130_0, S<0,vec4,s32> {1 0 0};
T_1.32 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2cddf50_0, 0, 32;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x2cde060_0, 0, 32;
    %delay 1000000000, 0;
    %load/vec4 v0x2cde3a0_0;
    %load/vec4 v0x2cddf50_0;
    %load/vec4 v0x2cde060_0;
    %or;
    %cmp/ne;
    %jmp/0xz  T_1.34, 4;
    %load/vec4 v0x2cddf50_0;
    %load/vec4 v0x2cde060_0;
    %or;
    %vpi_call 2 130 "$display", "FAIL %b %b %b |cmd: %d |ovf: %d |0: %d |co: %d |des: %b", v0x2cddf50_0, v0x2cde060_0, v0x2cde3a0_0, v0x2cde230_0, v0x2cde300_0, v0x2cde490_0, v0x2cde130_0, S<0,vec4,s32> {1 0 0};
T_1.34 ;
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "alu.t.v";
    "./alu.v";
    "./alu1.v";
