Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 58dd877c7a0c4e67a5c3c495a8ffc7a7 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot design_1_wrapper_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "design_1_wrapper_time_impl.sdf", for root module "design_1_wrapper".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "design_1_wrapper_time_impl.sdf", for root module "design_1_wrapper".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.FDCE_default
Compiling module xil_defaultlib.design_1_AXI_VGA_Slave_0_0_clock...
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.design_1_AXI_VGA_Slave_0_0_vga_g...
Compiling module xil_defaultlib.design_1_AXI_VGA_Slave_0_0_AXI_V...
Compiling module xil_defaultlib.design_1_AXI_VGA_Slave_0_0_AXI_V...
Compiling module xil_defaultlib.design_1_AXI_VGA_Slave_0_0
Compiling module simprims_ver.FDSE_default
Compiling module xil_defaultlib.design_1_axi_switches_0_0_axi_sw...
Compiling module xil_defaultlib.design_1_axi_switches_0_0_axi_sw...
Compiling module xil_defaultlib.design_1_axi_switches_0_0
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_1_bindec
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_1_bindec_...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_1_blk_mem...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module simprims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,IS_...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_1_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_1_blk_mem...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module simprims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,REA...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_1_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_1_blk_mem...
Compiling module simprims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module simprims_ver.RAMB18E1(DOA_REG=1,DOB_REG=1,REA...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_1_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_1_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_1_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_1_blk_mem...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module simprims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,REA...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_1_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_1_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_1_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_1_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_1_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_1_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_1_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_1_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_1_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_1_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_1_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_1_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_1_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_1_blk_mem...
Compiling module simprims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module simprims_ver.RAMB18E1(DOA_REG=1,DOB_REG=1,REA...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_1_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_1_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_1_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_1_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_1_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_1_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_1_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_1_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_1_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_1_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_1_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_1_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_1_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_1_blk_mem...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module simprims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,REA...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_1_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_1_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_1_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_1_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_1_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_1_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_1_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_1_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_1_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_1_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_1_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_1_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_1_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_1_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_1_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_1_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_1_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_1_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_1_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_1_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_1_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_1_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_1_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_1_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_1_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_1_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_1_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_1_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_1_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_1_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_1_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_1_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_1_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_1_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_1_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_1_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_1_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_1_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_1_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_1_blk_mem...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_1
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module xil_defaultlib.design_1_clk_wiz_0_design_1_clk_...
Compiling module xil_defaultlib.design_1_clk_wiz_0
Compiling module simprims_ver.FDCE(IS_C_INVERTED=1'b1)
Compiling module simprims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.design_1_ps2_0_0_fsm_ps2
Compiling module xil_defaultlib.design_1_ps2_0_0_ps2_v1_0_S00_AX...
Compiling module xil_defaultlib.design_1_ps2_0_0_ps2_v1_0
Compiling module xil_defaultlib.design_1_ps2_0_0
Compiling module simprims_ver.FDRE(XON="FALSE")
Compiling module xil_defaultlib.design_1_rst_clk_wiz_100M_0_cdc_...
Compiling module xil_defaultlib.design_1_rst_clk_wiz_100M_0_cdc_...
Compiling module simprims_ver.SRL16E_default
Compiling module xil_defaultlib.design_1_rst_clk_wiz_100M_0_lpf
Compiling module simprims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.design_1_rst_clk_wiz_100M_0_upcn...
Compiling module simprims_ver.FDSE(INIT=1'b0)
Compiling module xil_defaultlib.design_1_rst_clk_wiz_100M_0_sequ...
Compiling module xil_defaultlib.design_1_rst_clk_wiz_100M_0_proc...
Compiling module xil_defaultlib.design_1_rst_clk_wiz_100M_0
Compiling module simprims_ver.RB18_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module simprims_ver.RAMB18E1(INIT_00=256'b0111111010...
Compiling module xil_defaultlib.design_1_text_display_master_0_0...
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.DSP48E1(ALUMODEREG=0,BCASCREG=0,...
Compiling module xil_defaultlib.design_1_text_display_master_0_0...
Compiling module xil_defaultlib.design_1_text_display_master_0_0...
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.design_1_text_display_master_0_0...
Compiling module xil_defaultlib.design_1_text_display_master_0_0...
Compiling module xil_defaultlib.design_1_text_display_master_0_0...
Compiling module xil_defaultlib.design_1_text_display_master_0_0
Compiling module xil_defaultlib.design_1_xbar_0_axi_crossbar_v2_...
Compiling module xil_defaultlib.design_1_xbar_0_axi_crossbar_v2_...
Compiling module xil_defaultlib.design_1_xbar_0_axi_register_sli...
Compiling module xil_defaultlib.design_1_xbar_0_axi_crossbar_v2_...
Compiling module xil_defaultlib.design_1_xbar_0_axi_crossbar_v2_...
Compiling module xil_defaultlib.design_1_xbar_0_axi_crossbar_v2_...
Compiling module xil_defaultlib.design_1_xbar_0_axi_crossbar_v2_...
Compiling module xil_defaultlib.design_1_xbar_0
Compiling module xil_defaultlib.design_1_text_display_master_0_a...
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_1_wrapper_time_impl
