library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity Validation is
port (c         : in std_logic_vector(3 downto 0);
      one,valid : out std_logic);
end Validation;

architecture logFunction of Validation is
signal s_zero :std_logic;
	
component Validation
port (c         : in std_logic_vector(3 downto 0);
      one,valid : out std_logic);
end Validation;


begin
	one    <= (c3 and c2 and(c1 or c0)) or (c1 and c0 and (c3 or c2));
	s_zero <= (not(c3 or c2) and not(c1 and c0)) or (not(c1 or c0) and not(c3 and c2))
	valid  <=  one or zero 
end logFunction; 







entity DecoderP is
	port(	dataIn 		:in std_logic_vector(7 downto 0);
			dataOut     :out std_logic_vector(3 downto 0);
			valid       :out std_logic);
end DecoderP
