,clone_url,created_at,description,forks_count,full_name,id,language,name,size,stargazers_count,updated_at,topics,license_url
0,https://github.com/hkust-zhiyao/RTLLM.git,2023-09-26 08:53:10+00:00, An open-source benchmark for generating design RTL with natural  language,3,hkust-zhiyao/RTLLM,696691552,Verilog,RTLLM,2816,33,2024-03-31 07:56:28+00:00,[],None
1,https://github.com/Vidhi24-hub/100daysofrtl.git,2023-09-20 14:33:28+00:00,,2,Vidhi24-hub/100daysofrtl,694206516,Verilog,100daysofrtl,2398,13,2024-03-06 05:09:14+00:00,[],None
2,https://github.com/machdyne/lowe.git,2023-10-01 11:24:09+00:00,Löwe FPGA Board,1,machdyne/lowe,698915161,Verilog,lowe,1353,12,2023-10-11 13:48:37+00:00,[],https://api.github.com/licenses/cern-ohl-p-2.0
3,https://github.com/Vincent-ice/5th-loongson-class-in-NEUQ.git,2023-09-17 14:47:45+00:00,东秦第五届龙芯班仓库,72,Vincent-ice/5th-loongson-class-in-NEUQ,692774721,Verilog,5th-loongson-class-in-NEUQ,7137,10,2024-01-21 00:36:30+00:00,[],None
4,https://github.com/evietron/BackBit-OpenSource.git,2023-09-22 10:21:13+00:00,Open Source Hardware for Vintage Computers,1,evietron/BackBit-OpenSource,695086776,Verilog,BackBit-OpenSource,1027,8,2024-03-27 13:36:27+00:00,[],https://api.github.com/licenses/gpl-3.0
5,https://github.com/ACMClassCourse-2022/RISC-V-CPU-2023.git,2023-09-27 13:30:29+00:00,"Course Project of CS2951 Computer Architecture, ACM Class 2022, SJTU",4,ACMClassCourse-2022/RISC-V-CPU-2023,697313582,Verilog,RISC-V-CPU-2023,8094,7,2024-01-13 15:06:20+00:00,[],None
6,https://github.com/Youssefmdany/10-Gigabit-Ethernet-MAC-Core-UVM-Verification-.git,2023-09-24 03:53:20+00:00,10 Gigabit Ethernet MAC Core UVM Verification ,1,Youssefmdany/10-Gigabit-Ethernet-MAC-Core-UVM-Verification-,695735486,Verilog,10-Gigabit-Ethernet-MAC-Core-UVM-Verification-,621,7,2024-01-31 08:08:20+00:00,[],None
7,https://github.com/HKUSTGZ-MICS-LYU/FlattenRTL.git,2023-09-26 08:04:28+00:00,This is a python repo for flattening Verilog,0,HKUSTGZ-MICS-LYU/FlattenRTL,696671752,Verilog,FlattenRTL,4079,7,2024-04-05 07:45:32+00:00,[],https://api.github.com/licenses/mit
8,https://github.com/lauchinyuan/FPGA_DDR3_Ctrl.git,2023-09-17 12:52:03+00:00,An AXI DDR3 SDRAM controller for FPGA,1,lauchinyuan/FPGA_DDR3_Ctrl,692741072,Verilog,FPGA_DDR3_Ctrl,34883,7,2024-04-06 07:30:11+00:00,[],None
9,https://github.com/AhmedAmrAbdellatif1/Multi-Clock-Domain-System.git,2023-09-23 12:13:05+00:00,Design & Implementation of Multi Clock Domain System using Verilog HDL,0,AhmedAmrAbdellatif1/Multi-Clock-Domain-System,695510661,Verilog,Multi-Clock-Domain-System,349,6,2024-04-03 16:13:44+00:00,"['asic-design', 'digital', 'ic-design', 'verilog']",None
10,https://github.com/jeceljr/baby8.git,2023-09-28 22:54:19+00:00,a tiny 8 bit processor to help with i/o while taking up as few FPGA resources as possible,1,jeceljr/baby8,697993024,Verilog,baby8,4646,5,2024-01-11 23:40:14+00:00,[],https://api.github.com/licenses/mit
11,https://github.com/Vikkdsun/FLASH-SPI.git,2023-09-21 14:26:15+00:00,A final version of SPI-FLASH project,0,Vikkdsun/FLASH-SPI,694705623,Verilog,FLASH-SPI,212,4,2023-12-26 07:40:46+00:00,[],None
12,https://github.com/mole99/tt05-one-sprite-pony.git,2023-09-18 06:27:55+00:00,This SVGA Verilog design has exactly one trick up its sleeve: it displays a sprite!,0,mole99/tt05-one-sprite-pony,692997383,Verilog,tt05-one-sprite-pony,7239,4,2024-03-26 06:12:31+00:00,[],https://api.github.com/licenses/apache-2.0
13,https://github.com/MostafaHassan0053/RISC-V-implementation-using-Verilog-.git,2023-09-26 19:40:16+00:00,,0,MostafaHassan0053/RISC-V-implementation-using-Verilog-,696972892,Verilog,RISC-V-implementation-using-Verilog-,1343,4,2024-03-18 19:39:44+00:00,[],None
14,https://github.com/wihn2021/THUEE-CPU-2023.git,2023-09-24 10:32:34+00:00,,0,wihn2021/THUEE-CPU-2023,695821049,Verilog,THUEE-CPU-2023,636,4,2024-04-07 13:52:53+00:00,[],https://api.github.com/licenses/mit
15,https://github.com/AbbyShenCs/5StagePipelinedCPU.git,2023-09-18 05:40:40+00:00,"A five-stage pipelined CPU that fully addresses hazards, based on the MIPS architecture.",0,AbbyShenCs/5StagePipelinedCPU,692983551,Verilog,5StagePipelinedCPU,22800,4,2023-09-19 02:32:10+00:00,[],None
16,https://github.com/Eslzzyl/riscv-pipeline-cpu.git,2023-09-20 07:42:20+00:00,合肥工业大学《系统硬件综合设计》五级流水线 RISC-V CPU,1,Eslzzyl/riscv-pipeline-cpu,694032751,Verilog,riscv-pipeline-cpu,744,4,2024-03-04 08:10:52+00:00,"['hfut', 'hfut-course-desgin', 'riscv', 'unstable', 'verilog']",None
17,https://github.com/ieee-ceda-datc/RDF-2023.git,2023-09-23 17:56:50+00:00,,0,ieee-ceda-datc/RDF-2023,695616457,Verilog,RDF-2023,37795,3,2024-03-25 02:59:25+00:00,[],https://api.github.com/licenses/bsd-3-clause
18,https://github.com/twd2/tang-mega-138k-pro-tests.git,2023-10-02 18:40:59+00:00,My Tang Mega 138K Pro Playground,0,twd2/tang-mega-138k-pro-tests,699494697,Verilog,tang-mega-138k-pro-tests,2474,3,2023-12-25 02:53:52+00:00,[],None
19,https://github.com/exhan100chou/QCLDPC-RTL.git,2023-09-21 12:12:30+00:00,A data packing technique for QC-LDPC codec RTL min-sum layer decoding architecture,0,exhan100chou/QCLDPC-RTL,694645397,Verilog,QCLDPC-RTL,1106,3,2024-03-29 08:18:30+00:00,"['min-sum', 'qc-ldpc', 'data-packing', 'layer-decoding']",None
20,https://github.com/ARX-0/projects_ALU.git,2023-09-20 13:52:24+00:00,,0,ARX-0/projects_ALU,694186583,Verilog,projects_ALU,275,3,2024-02-29 19:50:57+00:00,[],None
21,https://github.com/fedy0/zta.git,2023-10-02 11:36:30+00:00,Ztachip on ULX3S,0,fedy0/zta,699310903,Verilog,zta,83,3,2024-01-26 21:29:48+00:00,[],https://api.github.com/licenses/bsd-3-clause
22,https://github.com/Mohammed-Abed-Alkareem/Modeling-a-Multifunction-ALU.git,2023-09-22 10:26:37+00:00,implementation of a multifunction arithmetic and logic unit (ALU),0,Mohammed-Abed-Alkareem/Modeling-a-Multifunction-ALU,695088607,Verilog,Modeling-a-Multifunction-ALU,1655,3,2024-03-28 17:25:17+00:00,[],None
23,https://github.com/GX400-Friends/gx400-src.git,2023-09-29 22:12:54+00:00,,0,GX400-Friends/gx400-src,698422547,Verilog,gx400-src,89,3,2024-02-14 10:39:05+00:00,[],None
24,https://github.com/DOUDIU/Video-Stitching-Using-FPGA.git,2023-09-26 14:09:51+00:00,,0,DOUDIU/Video-Stitching-Using-FPGA,696831344,Verilog,Video-Stitching-Using-FPGA,66254,3,2024-01-31 05:31:02+00:00,"['fpga', 'stitching', 'video']",None
25,https://github.com/NEUQNPEE/CS_Computer-Science-and-Technology.git,2023-10-03 12:24:07+00:00,东北大学秦皇岛分校-计算机科学与技术专业-资料库,0,NEUQNPEE/CS_Computer-Science-and-Technology,699826708,Verilog,CS_Computer-Science-and-Technology,1781894,3,2024-01-12 09:53:39+00:00,[],None
26,https://github.com/Mohammed-Abed-Alkareem/Simple-accumulator-computer-system-.git,2023-09-22 10:14:56+00:00,Implementation of an accumulator computer system  with a 16-bit cell memory.,0,Mohammed-Abed-Alkareem/Simple-accumulator-computer-system-,695084437,Verilog,Simple-accumulator-computer-system-,2520,3,2024-03-28 17:25:33+00:00,[],None
27,https://github.com/AdachiChidori/Pi_calculator.git,2023-09-20 14:31:22+00:00,Pi calculator written in Verilog HDL to implement it onto FPGA.  ,0,AdachiChidori/Pi_calculator,694205474,Verilog,Pi_calculator,14,2,2023-09-29 14:02:42+00:00,[],https://api.github.com/licenses/mit
28,https://github.com/shahdramez2/UART-Protocol-verilog-proj.git,2023-09-17 04:12:17+00:00,,0,shahdramez2/UART-Protocol-verilog-proj,692624402,Verilog,UART-Protocol-verilog-proj,567,2,2023-09-18 21:30:12+00:00,[],None
29,https://github.com/CesarHRS/basic_circuits.git,2023-09-28 21:04:19+00:00,Just a repository with basic circuits written in Verilog,0,CesarHRS/basic_circuits,697965616,Verilog,basic_circuits,34,2,2023-10-16 18:15:09+00:00,[],None
30,https://github.com/ahmedkha2/USB_UTMI.git,2023-09-18 00:01:19+00:00,UTMI (USB 2.0 Transceiver Macrocell Interface) Implementation for a USB 2.0 core.,0,ahmedkha2/USB_UTMI,692908490,Verilog,USB_UTMI,308,2,2023-12-04 10:23:34+00:00,[],None
31,https://github.com/YupengSu/SME309_MicroprocessorDesign.git,2023-09-27 12:07:07+00:00,,0,YupengSu/SME309_MicroprocessorDesign,697278932,Verilog,SME309_MicroprocessorDesign,41548,2,2023-12-08 08:49:00+00:00,[],None
32,https://github.com/Chill-97068/undergraduate_project-CRYSTALS_KYBER_system.git,2023-09-21 13:27:29+00:00,,1,Chill-97068/undergraduate_project-CRYSTALS_KYBER_system,694677739,Verilog,undergraduate_project-CRYSTALS_KYBER_system,1974,2,2024-04-05 11:26:20+00:00,[],None
33,https://github.com/posoco2000/posoco.git,2023-09-29 23:45:45+00:00,posoco2000 oficial,0,posoco2000/posoco,698439440,Verilog,posoco,12032,2,2023-11-06 17:21:26+00:00,[],https://api.github.com/licenses/apache-2.0
34,https://github.com/EngAhmed21/Sub-RTL-Projects.git,2023-09-17 22:37:46+00:00,Some RTL designs using Verilog ranked from easiest to most difficult.,0,EngAhmed21/Sub-RTL-Projects,692894121,Verilog,Sub-RTL-Projects,155,2,2023-09-27 17:02:41+00:00,[],None
35,https://github.com/RISCV-MYTH-WORKSHOP/riscv-myth-workshop-sep23-fayizferosh.git,2023-09-22 05:06:04+00:00,5 Day RISC-V pipelined core development using TL-Verilog workshop by VSD,0,RISCV-MYTH-WORKSHOP/riscv-myth-workshop-sep23-fayizferosh,694977677,Verilog,riscv-myth-workshop-sep23-fayizferosh,716,2,2023-11-22 11:47:41+00:00,"['asm', 'c', 'gcc', 'gcc-complier', 'makerchip', 'risc-v', 'riscv-emulator', 'riscv32', 'picorv32', 'rv32i', 'tl-verilog', 'verification', 'verilog']",None
36,https://github.com/MaZirui2001/DIgital-Lab.git,2023-09-17 12:36:57+00:00,存放中国科大2021秋季学期《模拟与数字电路实验》课程提高班部分资源,0,MaZirui2001/DIgital-Lab,692736949,Verilog,DIgital-Lab,3977,2,2023-11-25 06:54:02+00:00,[],None
37,https://github.com/exhan100chou/RS_EUCLIDEAN_RTL.git,2023-09-28 15:40:02+00:00,Reed Solomon (RS) decoder using Modified Euclidean algorithm parallel architecture,0,exhan100chou/RS_EUCLIDEAN_RTL,697847553,Verilog,RS_EUCLIDEAN_RTL,6639,2,2024-03-25 13:53:00+00:00,[],None
38,https://github.com/urish/tt05-silife-8x8.git,2023-09-19 18:53:37+00:00,Game of Life in Silicon (8x8),0,urish/tt05-silife-8x8,693809063,Verilog,tt05-silife-8x8,34,2,2023-10-14 22:01:17+00:00,"['game-of-life', 'verilog', 'tiny-tapeout']",https://api.github.com/licenses/apache-2.0
39,https://github.com/NiharGowdaS/MP_EE_24-V.git,2023-10-03 16:31:44+00:00,,0,NiharGowdaS/MP_EE_24-V,699942706,Verilog,MP_EE_24-V,14109,2,2024-04-08 17:52:54+00:00,[],None
40,https://github.com/vernamlab/GarbledEDA.git,2023-09-27 19:20:21+00:00,,0,vernamlab/GarbledEDA,697460459,Verilog,GarbledEDA,36208,2,2024-03-24 08:38:44+00:00,[],None
41,https://github.com/NikhilRout/verilog-dsd.git,2023-09-21 18:12:57+00:00,Verilog code for basic combinational and sequential circuits,0,NikhilRout/verilog-dsd,694802523,Verilog,verilog-dsd,741,2,2024-01-12 18:43:52+00:00,"['verilog', 'verilog-hdl']",None
42,https://github.com/TinyTapeout/tt05-dffram-example.git,2023-09-20 18:29:34+00:00,Using DFFRAM in a Tiny Tapeout design,2,TinyTapeout/tt05-dffram-example,694308258,Verilog,tt05-dffram-example,1748,2,2023-11-14 00:50:45+00:00,[],https://api.github.com/licenses/apache-2.0
43,https://github.com/tusharshenoy/RTL-Day-9-CMOS-Logic-Gates.git,2023-09-28 13:27:47+00:00,,0,tusharshenoy/RTL-Day-9-CMOS-Logic-Gates,697786988,Verilog,RTL-Day-9-CMOS-Logic-Gates,11,2,2023-09-28 16:20:24+00:00,[],None
44,https://github.com/Joy-Zhe/ComputerArchitecture.git,2023-09-24 03:05:44+00:00,ZJU Computer Architecture Course,0,Joy-Zhe/ComputerArchitecture,695727800,Verilog,ComputerArchitecture,278417,2,2024-03-01 16:08:34+00:00,[],None
45,https://github.com/w1049/SJTU-course.git,2023-09-23 05:14:10+00:00,,0,w1049/SJTU-course,695411172,Verilog,SJTU-course,5741,2,2024-03-29 09:33:04+00:00,[],None
46,https://github.com/Hibiki33/Intelligent-Architecture.git,2023-09-25 13:46:08+00:00,Intelligence Computing Architecture of BUAA.,0,Hibiki33/Intelligent-Architecture,696305269,Verilog,Intelligent-Architecture,330626,2,2024-04-11 02:09:18+00:00,"['python', 'tpu', 'verilog', 'vivado']",None
47,https://github.com/Jolllly-bot/LoongArch-CPU.git,2023-09-29 03:42:17+00:00,"Single issue, 5-stage pipeline LoongArch CPU. Supports forwarding, exception and interrupt handling, cache, TLB MMU, and a streamlined AXI bus interface.",0,Jolllly-bot/LoongArch-CPU,698052233,Verilog,LoongArch-CPU,79,2,2024-04-06 08:37:42+00:00,[],None
48,https://github.com/QifanWang28/SME309_Microprocessor.git,2023-10-03 07:02:15+00:00,一个保存SME309课程代码的仓库,0,QifanWang28/SME309_Microprocessor,699702416,Verilog,SME309_Microprocessor,2869,2,2024-02-13 02:33:10+00:00,[],None
49,https://github.com/SherifMohamed2602/RISC-V-Processor.git,2023-09-17 14:05:42+00:00,A single-Cycled Processor with RISC-V architecture ,0,SherifMohamed2602/RISC-V-Processor,692762007,Verilog,RISC-V-Processor,13,2,2023-09-19 18:29:06+00:00,[],None
50,https://github.com/vossi1/nu6509.git,2023-10-02 05:19:01+00:00,Adapter to use 6502 in 6509-based system,0,vossi1/nu6509,699180068,Verilog,nu6509,938,2,2024-03-09 16:00:11+00:00,[],https://api.github.com/licenses/mit
51,https://github.com/muzhiyun/Tang_138K_HDMI.git,2023-09-30 08:19:43+00:00,Tang_138K_HDMI,0,muzhiyun/Tang_138K_HDMI,698543314,Verilog,Tang_138K_HDMI,1082,1,2023-11-13 10:28:16+00:00,[],None
52,https://github.com/Benisonpin/ADC_LVDS.git,2023-09-27 02:07:50+00:00,,0,Benisonpin/ADC_LVDS,697073345,Verilog,ADC_LVDS,96,1,2023-10-20 08:39:00+00:00,[],https://api.github.com/licenses/gpl-3.0
53,https://github.com/tusharshenoy/RTL-Day-14-Decoder.git,2023-10-02 18:50:45+00:00,,0,tusharshenoy/RTL-Day-14-Decoder,699498567,Verilog,RTL-Day-14-Decoder,8,1,2023-10-24 09:27:59+00:00,[],None
54,https://github.com/tusharshenoy/RTL-Day-10-Johnson-Counter.git,2023-09-29 14:25:31+00:00,,0,tusharshenoy/RTL-Day-10-Johnson-Counter,698266012,Verilog,RTL-Day-10-Johnson-Counter,8,1,2023-10-24 09:28:14+00:00,[],None
55,https://github.com/HeiHuDie/UCAS-CA.git,2023-10-01 04:44:32+00:00,,1,HeiHuDie/UCAS-CA,698825873,Verilog,UCAS-CA,90,1,2023-10-10 12:12:16+00:00,[],None
56,https://github.com/Jaya-Bansal/ONN.git,2023-09-24 08:22:16+00:00,Oscillatory neural network implementation in verilog.,0,Jaya-Bansal/ONN,695789216,Verilog,ONN,6,1,2024-04-05 13:17:14+00:00,[],None
57,https://github.com/eslamaoao/Low_Power_Configurable_Multi_Clock_Digital_System.git,2023-09-28 04:31:14+00:00,It is responsible of receiving commands through UART receiver to do different system functions as  register file reading/writing or doing some processing using ALU block and send result to an asynchronous FIFO then through UART transmitter communication protocol,0,eslamaoao/Low_Power_Configurable_Multi_Clock_Digital_System,697596715,Verilog,Low_Power_Configurable_Multi_Clock_Digital_System,1038,1,2023-09-28 21:09:26+00:00,[],None
58,https://github.com/FluFFka/uart.git,2023-10-02 05:55:47+00:00,,0,FluFFka/uart,699189517,Verilog,uart,13,1,2023-10-15 10:59:15+00:00,[],None
59,https://github.com/clsf/Problema_1_Monitoramento_Umidade_e_Temperatura.git,2023-09-17 12:20:39+00:00,Problema 1 da disciplina de Sistemas Digitais - Monitoramento de Temperatura e Humidade ,1,clsf/Problema_1_Monitoramento_Umidade_e_Temperatura,692732837,Verilog,Problema_1_Monitoramento_Umidade_e_Temperatura,9550,1,2024-03-04 21:25:53+00:00,[],None
60,https://github.com/SS1234567890/corundum_13p.git,2023-09-25 23:51:31+00:00,,0,SS1234567890/corundum_13p,696530207,Verilog,corundum_13p,985,1,2023-11-02 00:38:50+00:00,[],None
61,https://github.com/tusharshenoy/RTL-Day-2-Adder-Subtractor.git,2023-09-20 13:18:45+00:00,,0,tusharshenoy/RTL-Day-2-Adder-Subtractor,694170967,Verilog,RTL-Day-2-Adder-Subtractor,11,1,2023-09-23 15:03:45+00:00,[],None
62,https://github.com/tusharshenoy/RTL-Day-3-Sequential-Circuits.git,2023-09-21 13:56:20+00:00,,0,tusharshenoy/RTL-Day-3-Sequential-Circuits,694691190,Verilog,RTL-Day-3-Sequential-Circuits,20,1,2023-09-23 15:03:49+00:00,[],None
63,https://github.com/sk20ecsksjti/VLSI.git,2023-09-17 09:59:09+00:00,,0,sk20ecsksjti/VLSI,692698870,Verilog,VLSI,3,1,2023-09-17 10:25:17+00:00,[],None
64,https://github.com/tusharshenoy/RTL-Day-8-4x1Mux-using-2x1Mux.git,2023-09-27 13:16:18+00:00,,0,tusharshenoy/RTL-Day-8-4x1Mux-using-2x1Mux,697307212,Verilog,RTL-Day-8-4x1Mux-using-2x1Mux,5,1,2023-09-27 17:35:10+00:00,[],None
65,https://github.com/adrianparvino/myrv.git,2023-09-29 14:23:29+00:00,,0,adrianparvino/myrv,698265231,Verilog,myrv,233,1,2023-09-29 14:36:38+00:00,[],None
66,https://github.com/JoyenBenitto/physical-design-exploration.git,2023-09-18 10:07:49+00:00,In this repo I explore opensource EDA tools and PD of ASIC design flow.,0,JoyenBenitto/physical-design-exploration,693083052,Verilog,physical-design-exploration,938,1,2023-11-08 03:15:49+00:00,[],None
67,https://github.com/tusharshenoy/RTL-Day-13-Encoder.git,2023-10-02 14:36:25+00:00,,0,tusharshenoy/RTL-Day-13-Encoder,699389246,Verilog,RTL-Day-13-Encoder,11,1,2023-10-24 09:28:03+00:00,[],None
68,https://github.com/osainhh/9K_projects.git,2023-10-01 17:18:53+00:00,Tang Nano 9Kで作った細々したプロジェクト,0,osainhh/9K_projects,699017988,Verilog,9K_projects,633,1,2023-10-03 15:49:19+00:00,[],https://api.github.com/licenses/mit
69,https://github.com/Sabitabrata2014/Binary-Loadable-Up-Counter.git,2023-09-16 05:31:16+00:00,4-Bit Binary Loadable Up Counter,0,Sabitabrata2014/Binary-Loadable-Up-Counter,692316968,Verilog,Binary-Loadable-Up-Counter,202,1,2024-01-26 07:39:28+00:00,[],None
70,https://github.com/sususjysjy/Linux-on-c906-with-litex.git,2023-09-27 15:32:36+00:00,use litex to boot linux (openc906) on gowin fpga,0,sususjysjy/Linux-on-c906-with-litex,697369652,Verilog,Linux-on-c906-with-litex,23402,1,2024-02-28 00:41:15+00:00,[],None
71,https://github.com/Vmykfmp/NYCU_ICLAB_2023F.git,2023-09-23 15:43:15+00:00,NYCU 2023 Fall ICLAB,0,Vmykfmp/NYCU_ICLAB_2023F,695578672,Verilog,NYCU_ICLAB_2023F,52654,1,2024-03-18 13:41:19+00:00,[],https://api.github.com/licenses/apache-2.0
72,https://github.com/tusharshenoy/RTL-Day-11-Ring-and-Gray-Counter.git,2023-09-30 13:48:57+00:00,,0,tusharshenoy/RTL-Day-11-Ring-and-Gray-Counter,698631420,Verilog,RTL-Day-11-Ring-and-Gray-Counter,10,1,2023-10-24 09:28:11+00:00,[],None
73,https://github.com/tusharshenoy/RTL-Day-4-Up-Down-Counter.git,2023-09-22 12:33:59+00:00,,0,tusharshenoy/RTL-Day-4-Up-Down-Counter,695134283,Verilog,RTL-Day-4-Up-Down-Counter,7,1,2023-09-23 15:03:56+00:00,[],None
74,https://github.com/Vikkdsun/IIC_EEPROM.git,2023-10-02 07:55:24+00:00,A project of IIC-EEPROM by Verilog.,0,Vikkdsun/IIC_EEPROM,699229286,Verilog,IIC_EEPROM,26,1,2023-10-02 12:17:36+00:00,[],None
75,https://github.com/Cal-Poly-RAMP/tapeout-ci-2311.git,2023-09-29 20:38:40+00:00,"caravel-user repository for November 6, 2023 tapeout",1,Cal-Poly-RAMP/tapeout-ci-2311,698400480,Verilog,tapeout-ci-2311,2734343,1,2023-11-09 10:04:58+00:00,[],https://api.github.com/licenses/apache-2.0
76,https://github.com/AmirKhsrv/Multi-Layer-Perceptron-Neural-Network-Hardware-Implementation.git,2023-09-16 20:37:29+00:00,"Hardware implementation of a MLP neural network for classifying the MNIST dataset, Computer Aided Design Course (Fall 2021), University of Tehran",0,AmirKhsrv/Multi-Layer-Perceptron-Neural-Network-Hardware-Implementation,692551017,Verilog,Multi-Layer-Perceptron-Neural-Network-Hardware-Implementation,118,1,2024-04-01 13:21:38+00:00,[],None
77,https://github.com/Manancdac/Verilog_lab_CDAC.git,2023-10-01 14:37:01+00:00,material from the lab session of Verilog HDL module.,0,Manancdac/Verilog_lab_CDAC,698969089,Verilog,Verilog_lab_CDAC,46,1,2023-11-20 17:21:49+00:00,[],None
78,https://github.com/acawhiz/DE10-LITE-Digital-Oscilloscope-with-FFT.git,2023-09-22 19:29:33+00:00,DE10-LITE digital oscilloscope implemented in Verilog and C# for user interface,0,acawhiz/DE10-LITE-Digital-Oscilloscope-with-FFT,695290816,Verilog,DE10-LITE-Digital-Oscilloscope-with-FFT,7027,1,2023-12-09 13:51:41+00:00,[],None
79,https://github.com/madhumitamukherjee/Ditty_systems.git,2023-10-02 08:45:01+00:00,Design of Ditty system using RISC V processor,0,madhumitamukherjee/Ditty_systems,699247446,Verilog,Ditty_systems,1170,1,2023-11-25 07:50:24+00:00,[],None
80,https://github.com/hkmatsumoto/riscv.git,2023-09-16 16:02:54+00:00,A toy RV32I implementation for me to learn CPU mechanisms.,0,hkmatsumoto/riscv,692481998,Verilog,riscv,9,1,2023-09-24 17:00:56+00:00,[],None
81,https://github.com/Wolfenstein31/RTL-Design-and-Synthesis-of-CNN.git,2023-09-20 01:41:02+00:00,RTL Design and Synthesis of CNN with ReLu and Max pooling layer in verilog,0,Wolfenstein31/RTL-Design-and-Synthesis-of-CNN,693922971,Verilog,RTL-Design-and-Synthesis-of-CNN,3342,1,2023-10-01 08:18:18+00:00,[],None
82,https://github.com/Peng-Yuyang-2003/RAW-to-RGB888-on-FPGA.git,2023-09-18 09:36:01+00:00,It's verilog code transfering RAW video to RGB888 video with OV7725 and a FPGA in real time.,1,Peng-Yuyang-2003/RAW-to-RGB888-on-FPGA,693070805,Verilog,RAW-to-RGB888-on-FPGA,4,1,2023-09-18 09:58:03+00:00,"['camera', 'raw2rgb', 'verilog', 'video-processing']",https://api.github.com/licenses/mit
83,https://github.com/alvin0912/ImageDemosaicing.git,2023-10-02 15:39:25+00:00,Transforming an image back to full color using the Bayer pattern and bilinear interpolation.,0,alvin0912/ImageDemosaicing,699418533,Verilog,ImageDemosaicing,2250,1,2024-02-26 15:38:11+00:00,[],None
84,https://github.com/AndrejChoo/AVR_like_core_on_verilog.git,2023-09-20 04:52:11+00:00,Soft core with support for the AVR8 instructions on verilog,0,AndrejChoo/AVR_like_core_on_verilog,693976113,Verilog,AVR_like_core_on_verilog,486,1,2023-09-23 08:16:02+00:00,"['avr', 'soft-core', 'verilog']",https://api.github.com/licenses/gpl-3.0
85,https://github.com/DishanChulawnasa/YosysModuleExporter.git,2023-09-30 11:03:32+00:00,,0,DishanChulawnasa/YosysModuleExporter,698586125,Verilog,YosysModuleExporter,48,1,2023-09-30 14:48:18+00:00,[],None
86,https://github.com/almtorres805/eec180.git,2023-09-25 21:28:59+00:00,Labs from my digital systems class. ,0,almtorres805/eec180,696496161,Verilog,eec180,13654,1,2023-11-17 01:12:20+00:00,[],https://api.github.com/licenses/mit
87,https://github.com/ObrinaOlivewing/DigitalCircuits.git,2023-10-02 16:36:58+00:00,Verilog implementation of digital circuits,0,ObrinaOlivewing/DigitalCircuits,699442486,Verilog,DigitalCircuits,27,1,2023-10-13 11:16:41+00:00,[],None
88,https://github.com/KONGM1MG/structure.git,2023-09-30 06:29:17+00:00,2023 Fall,0,KONGM1MG/structure,698516465,Verilog,structure,1217,1,2023-12-11 14:15:03+00:00,[],None
89,https://github.com/eslamaoao/UART_RX.git,2023-09-28 04:23:05+00:00,,0,eslamaoao/UART_RX,697594951,Verilog,UART_RX,706,1,2023-09-28 21:09:27+00:00,[],None
90,https://github.com/OmarBadr108/Low-Power-Configurable-Multi-Clock-Digital-System.git,2023-10-03 04:21:59+00:00, It is responsible of receiving commands through UART receiver to do different system functions as register file reading/writing or doing some processing using ALU block and send result through UART transmitter communication protocol. ,0,OmarBadr108/Low-Power-Configurable-Multi-Clock-Digital-System,699654994,Verilog,Low-Power-Configurable-Multi-Clock-Digital-System,25,1,2023-10-03 04:28:35+00:00,[],None
91,https://github.com/tusharshenoy/RTL-Day-6-Parallel-Adder-Subtractor.git,2023-09-25 06:58:39+00:00,,0,tusharshenoy/RTL-Day-6-Parallel-Adder-Subtractor,696138118,Verilog,RTL-Day-6-Parallel-Adder-Subtractor,5,1,2023-09-27 17:35:21+00:00,[],None
92,https://github.com/birdybro/PartyParrot_MiSTer.git,2023-09-25 22:11:55+00:00,Party Parrot FPGA core by kingyoPiyo ported to MiSTer by birdybro,0,birdybro/PartyParrot_MiSTer,696507287,Verilog,PartyParrot_MiSTer,1517,1,2023-10-17 14:23:26+00:00,[],https://api.github.com/licenses/gpl-2.0
93,https://github.com/Fireinthesky1/Digital-Clock-Project.git,2023-09-22 01:27:10+00:00,A digital clock written in verilog with top and tcl files for use with a de2 115 fpga board,0,Fireinthesky1/Digital-Clock-Project,694925450,Verilog,Digital-Clock-Project,6081,1,2023-10-25 07:31:44+00:00,[],https://api.github.com/licenses/cc0-1.0
94,https://github.com/francoriba/ALU-UART-Basys3.git,2023-09-27 18:49:53+00:00,"UART modules interface using Verilog for the Basys3 board (Digilent). Computer Architecture 2023. FCEFyN, UNC, Argentina",0,francoriba/ALU-UART-Basys3,697449249,Verilog,ALU-UART-Basys3,550,1,2023-11-16 20:26:29+00:00,"['arquitectura-de-computadores', 'basys3-fpga', 'fcefyn', 'hardwaredescription', 'uart', 'unc', 'computerarchitecture', 'verilog']",None
95,https://github.com/ycx122/qiaomu-risc-v.git,2023-09-19 14:53:38+00:00,64-bit superscalar RISC-V processor.,0,ycx122/qiaomu-risc-v,693708792,Verilog,qiaomu-risc-v,364,1,2023-09-19 16:07:58+00:00,[],None
96,https://github.com/jpppppppppppppppppppppppp/ALU.git,2023-09-20 09:52:44+00:00,,0,jpppppppppppppppppppppppp/ALU,694084895,Verilog,ALU,21,1,2023-10-12 12:06:10+00:00,[],None
97,https://github.com/sijah/MaxPooling_Verilog_CNN.git,2023-09-21 06:40:01+00:00,"Max Pooling is a pooling operation that calculates the maximum value for patches of a feature map, and uses it to create a downsampled (pooled) feature map. ",0,sijah/MaxPooling_Verilog_CNN,694514025,Verilog,MaxPooling_Verilog_CNN,314,1,2023-10-01 08:18:13+00:00,[],None
98,https://github.com/TheLapisGoat/COA-Lab.git,2023-10-02 08:30:31+00:00,,0,TheLapisGoat/COA-Lab,699242168,Verilog,COA-Lab,15301,1,2024-01-22 13:25:52+00:00,[],None
99,https://github.com/eslamaoao/UART_TX.git,2023-09-28 04:18:59+00:00,,0,eslamaoao/UART_TX,697593972,Verilog,UART_TX,638,1,2024-02-15 08:00:13+00:00,[],None
100,https://github.com/kathtian/ML-based-Feedback-on-FPGA.git,2023-09-17 17:25:21+00:00,Use FPGA-based machine learning inference in feedback control to stabilize laser beam and to cancel high frequency noises,0,kathtian/ML-based-Feedback-on-FPGA,692821604,Verilog,ML-based-Feedback-on-FPGA,39,1,2023-12-17 10:05:18+00:00,[],None
101,https://github.com/KanishR1/RISCV_Automatic-Sanitizer-Dispenser.git,2023-10-01 16:40:25+00:00,,0,KanishR1/RISCV_Automatic-Sanitizer-Dispenser,699006484,Verilog,RISCV_Automatic-Sanitizer-Dispenser,56544,1,2023-12-29 03:52:12+00:00,[],None
102,https://github.com/deva2711/RTL_design.git,2023-10-02 13:34:05+00:00,verilog code from basics,0,deva2711/RTL_design,699359592,Verilog,RTL_design,671,1,2023-10-04 14:44:31+00:00,[],None
103,https://github.com/TDIE/cpu_arch.git,2023-09-19 21:49:54+00:00,"Custom 16-bit processor design: microarchitecture, RTL, and UVM verification.",0,TDIE/cpu_arch,693866178,Verilog,cpu_arch,5761,1,2023-12-23 03:04:49+00:00,[],None
104,https://github.com/bassantatef/ATM-based-bank-system-Design-using-Verilog.git,2023-09-30 12:09:45+00:00,,0,bassantatef/ATM-based-bank-system-Design-using-Verilog,698603362,Verilog,ATM-based-bank-system-Design-using-Verilog,11,1,2023-10-06 19:10:49+00:00,[],None
105,https://github.com/cp024s/I2C.git,2023-09-18 03:23:45+00:00,A versatile and widely used two-wire serial communication interface for connecting various devices in embedded systems,0,cp024s/I2C,692951696,Verilog,I2C,14,1,2023-12-10 08:18:28+00:00,[],https://api.github.com/licenses/mit
106,https://github.com/Sabitabrata2014/Dual-Port-RAM.git,2023-09-21 04:44:22+00:00,Synchronous Reset Dual port RAM,0,Sabitabrata2014/Dual-Port-RAM,694479101,Verilog,Dual-Port-RAM,177,1,2024-01-26 07:40:03+00:00,[],None
107,https://github.com/Offliners/NYCU_ICLAB_writeup.git,2023-10-01 14:27:40+00:00,,0,Offliners/NYCU_ICLAB_writeup,698966254,Verilog,NYCU_ICLAB_writeup,39944,1,2023-10-10 00:24:08+00:00,[],None
108,https://github.com/exhan100chou/BCH_EUCLIDEAN_RTL.git,2023-09-28 16:16:41+00:00,code length 8191 BCH decoder using Modified Euclidean algorithm parallel architecture,0,exhan100chou/BCH_EUCLIDEAN_RTL,697863725,Verilog,BCH_EUCLIDEAN_RTL,380,1,2024-03-29 08:19:28+00:00,[],None
109,https://github.com/tusharshenoy/RTL-Day-1-Logic-Gates.git,2023-09-19 18:10:19+00:00,,0,tusharshenoy/RTL-Day-1-Logic-Gates,693792090,Verilog,RTL-Day-1-Logic-Gates,7,1,2023-09-23 15:03:38+00:00,[],None
110,https://github.com/bhargav-vlsi/RISCV-Display-controller.git,2023-10-03 07:03:31+00:00,,1,bhargav-vlsi/RISCV-Display-controller,699702873,Verilog,RISCV-Display-controller,28438,1,2024-02-07 09:05:36+00:00,[],None
111,https://github.com/efabless/OL-DFFRAM.git,2023-09-16 12:55:11+00:00,Pre-hardened DFFRAM macros using DFFRAM,0,efabless/OL-DFFRAM,692428122,Verilog,OL-DFFRAM,619104,1,2024-04-10 14:46:18+00:00,[],None
112,https://github.com/zeyadahmed465/RTL_TO_GDS_Project.git,2023-09-24 08:12:42+00:00,"""Low Power Configurable  Multi Clock Communication System"" system executes commands (unsigned arithmetic operations, logical operations, register file read & write operations) that received from UART Receiver , as there is more than one Clock Domain in the System Asynchronus  FIFO is used to store some Results  ",0,zeyadahmed465/RTL_TO_GDS_Project,695787093,Verilog,RTL_TO_GDS_Project,1812,1,2024-04-09 09:49:42+00:00,[],None
113,https://github.com/tusharshenoy/RTL-Day-12-One-Digit-BCD-Adder.git,2023-10-01 12:47:30+00:00,,0,tusharshenoy/RTL-Day-12-One-Digit-BCD-Adder,698936782,Verilog,RTL-Day-12-One-Digit-BCD-Adder,6,1,2023-10-24 09:28:07+00:00,[],None
114,https://github.com/DishanChulawnasa/SequentialToCombinational.git,2023-09-20 08:03:12+00:00,,0,DishanChulawnasa/SequentialToCombinational,694040674,Verilog,SequentialToCombinational,14,1,2023-09-28 07:52:34+00:00,[],None
115,https://github.com/ARX-0/f121-r121-ripple_carry_adder-.git,2023-09-16 07:00:17+00:00,,0,ARX-0/f121-r121-ripple_carry_adder-,692336402,Verilog,f121-r121-ripple_carry_adder-,674,1,2023-10-01 15:40:33+00:00,[],None
116,https://github.com/tusharshenoy/RTL-Day-7-2-Bit-Binary-Multiplier.git,2023-09-25 21:38:29+00:00,,0,tusharshenoy/RTL-Day-7-2-Bit-Binary-Multiplier,696498720,Verilog,RTL-Day-7-2-Bit-Binary-Multiplier,8,1,2023-09-27 17:35:15+00:00,[],None
117,https://github.com/pu-cc/tt05-verilog-demo.git,2023-09-17 09:26:58+00:00,,0,pu-cc/tt05-verilog-demo,692691265,Verilog,tt05-verilog-demo,17,1,2023-09-23 08:17:52+00:00,[],https://api.github.com/licenses/apache-2.0
118,https://github.com/kapil-0511/OTFS-Transmitter.git,2023-09-21 11:58:34+00:00,,0,kapil-0511/OTFS-Transmitter,694639785,Verilog,OTFS-Transmitter,1855,1,2023-11-21 01:39:28+00:00,[],None
119,https://github.com/omikami747/grav_sim.git,2023-09-30 10:17:05+00:00,,0,omikami747/grav_sim,698573957,Verilog,grav_sim,15826,1,2023-11-28 14:53:59+00:00,[],https://api.github.com/licenses/apache-2.0
120,https://github.com/vernamlab/HWGN2.git,2023-09-27 20:26:14+00:00,,0,vernamlab/HWGN2,697483187,Verilog,HWGN2,29700,1,2024-03-24 08:42:58+00:00,[],None
121,https://github.com/FunPlus007/FPGA.git,2023-09-24 11:38:08+00:00,FPGA exp and homework,0,FunPlus007/FPGA,695837386,Verilog,FPGA,8032,1,2023-11-08 03:32:10+00:00,[],None
122,https://github.com/Peng-Yuyang-2003/digital-stopwatch-on-FPGA.git,2023-09-18 09:54:12+00:00,"It's stopwatch code that can pause, save time and read time with FPGA.",0,Peng-Yuyang-2003/digital-stopwatch-on-FPGA,693077865,Verilog,digital-stopwatch-on-FPGA,4,1,2023-09-18 09:58:04+00:00,"['fpga', 'stopwatch', 'verilog']",https://api.github.com/licenses/mit
123,https://github.com/NarayanaRavada/risc_v_processor.git,2023-09-22 14:05:02+00:00,implementation of risc-v processor using verilog,0,NarayanaRavada/risc_v_processor,695170897,Verilog,risc_v_processor,12,1,2023-09-27 05:41:44+00:00,[],None
124,https://github.com/Facu-hub-code/tp2_uart.git,2023-09-22 21:27:04+00:00,Descripcion del hardware de un modulo UART escrito en verilog,0,Facu-hub-code/tp2_uart,695325253,Verilog,tp2_uart,15,1,2024-03-11 14:26:48+00:00,[],None
125,https://github.com/humna2531/RV32I.git,2023-09-17 16:43:17+00:00,,0,humna2531/RV32I,692809515,Verilog,RV32I,43,1,2024-03-11 20:10:49+00:00,[],None
126,https://github.com/tangchang2003/FPGA_Canny.git,2023-09-25 15:13:12+00:00,,0,tangchang2003/FPGA_Canny,696349893,Verilog,FPGA_Canny,47,1,2023-11-21 13:55:48+00:00,[],None
127,https://github.com/tusharshenoy/RTL-Day-5-Code-Converter.git,2023-09-24 02:17:24+00:00,,0,tusharshenoy/RTL-Day-5-Code-Converter,695720055,Verilog,RTL-Day-5-Code-Converter,9,1,2023-09-27 17:35:26+00:00,[],None
128,https://github.com/Davi-Moura14/verilog.git,2023-09-26 01:36:08+00:00,,0,Davi-Moura14/verilog,696555482,Verilog,verilog,3,1,2023-09-26 01:49:03+00:00,[],None
129,https://github.com/SohaibAlaraby/Single_Cycle_MIPS.git,2023-09-24 18:18:56+00:00,"This is a single-cycle MIPS Architecture, meaning the device performs one instruction in one cycle. It is a simple project and a great one to begin with",0,SohaibAlaraby/Single_Cycle_MIPS,695960225,Verilog,Single_Cycle_MIPS,2464,1,2023-12-11 06:40:10+00:00,[],None
130,https://github.com/Ahmedtayel22/Digital-IC-Design.git,2023-09-23 17:34:21+00:00,"RTL of some Digital Blocks such as UART, FIFO, ... etc. ",0,Ahmedtayel22/Digital-IC-Design,695610357,Verilog,Digital-IC-Design,6307,1,2023-10-11 11:28:24+00:00,[],None
131,https://github.com/Chill-97068/FPFA_fina_projectl-Elliptic_Curve_Cryptography.git,2023-09-21 17:56:41+00:00,,0,Chill-97068/FPFA_fina_projectl-Elliptic_Curve_Cryptography,694795999,Verilog,FPFA_fina_projectl-Elliptic_Curve_Cryptography,16382,1,2024-03-20 20:21:41+00:00,[],None
132,https://github.com/sdmay24-21/ASIC-GuitarPedal.git,2023-09-28 07:16:23+00:00,,0,sdmay24-21/ASIC-GuitarPedal,697643999,Verilog,ASIC-GuitarPedal,51085,1,2023-10-20 22:28:51+00:00,[],https://api.github.com/licenses/apache-2.0
133,https://github.com/akshatsabavat/verilogStuff.git,2023-09-23 22:27:43+00:00,,0,akshatsabavat/verilogStuff,695685835,Verilog,verilogStuff,26,0,2023-09-23 22:32:25+00:00,[],None
134,https://github.com/alebld/gowin-ethernet.git,2023-09-24 22:25:39+00:00,,0,alebld/gowin-ethernet,696018087,Verilog,gowin-ethernet,3,0,2023-09-24 22:49:55+00:00,[],None
135,https://github.com/annie910201/ICDC_contest.git,2023-09-27 08:33:07+00:00,,0,annie910201/ICDC_contest,697190701,Verilog,ICDC_contest,27391,0,2023-09-27 08:34:29+00:00,[],None
136,https://github.com/BrianBeerbower/LED-Matrix.git,2023-09-26 01:50:14+00:00,Code to run my self built 5X5 LED matrix.,0,BrianBeerbower/LED-Matrix,696559161,Verilog,LED-Matrix,129,0,2023-09-26 01:52:10+00:00,[],https://api.github.com/licenses/mit
137,https://github.com/suraj4840/Binary_to_gray_018.git,2023-09-26 14:02:05+00:00,,0,suraj4840/Binary_to_gray_018,696827526,Verilog,Binary_to_gray_018,1,0,2023-09-26 14:03:52+00:00,[],None
138,https://github.com/Van-Walker/ToyALU.git,2023-09-27 12:21:06+00:00,,0,Van-Walker/ToyALU,697284537,Verilog,ToyALU,70,0,2023-09-27 12:24:49+00:00,[],https://api.github.com/licenses/apache-2.0
139,https://github.com/emaarnolfo/TP1-Arquitectura.git,2023-09-26 20:54:39+00:00,ALU in FPGA,0,emaarnolfo/TP1-Arquitectura,696996966,Verilog,TP1-Arquitectura,4,0,2023-09-26 20:57:36+00:00,[],None
140,https://github.com/OmarBadr108/UART_TX.git,2023-10-03 04:29:54+00:00,UART_TX top and sub modules with synthesis and formality scripts,0,OmarBadr108/UART_TX,699656920,Verilog,UART_TX,9,0,2023-10-03 04:45:29+00:00,[],None
141,https://github.com/briansune/Xilinx-DNA-Verilog.git,2023-09-29 15:01:39+00:00,Xilinx DNA Verilog,0,briansune/Xilinx-DNA-Verilog,698281483,Verilog,Xilinx-DNA-Verilog,7,0,2023-09-29 15:03:39+00:00,[],https://api.github.com/licenses/mit
142,https://github.com/Sup3Legacy/rv-trng-tt05.git,2023-10-03 13:10:38+00:00,,0,Sup3Legacy/rv-trng-tt05,699847124,Verilog,rv-trng-tt05,14,0,2023-10-03 13:16:27+00:00,[],https://api.github.com/licenses/apache-2.0
143,https://github.com/junior-jl/unic-cass-dpga.git,2023-09-30 18:26:29+00:00,,4,junior-jl/unic-cass-dpga,698713753,Verilog,unic-cass-dpga,26,0,2023-10-23 18:12:16+00:00,[],None
144,https://github.com/OrientalHorizon/Adders.git,2023-09-26 16:30:01+00:00,Simple adders implemented in verilog.,0,OrientalHorizon/Adders,696896344,Verilog,Adders,15,0,2023-09-26 16:41:06+00:00,[],https://api.github.com/licenses/apache-2.0
145,https://github.com/theweird-kid/verilog-modules.git,2023-09-28 17:17:55+00:00,,0,theweird-kid/verilog-modules,697888083,Verilog,verilog-modules,0,0,2023-09-28 17:20:16+00:00,[],None
146,https://github.com/Chih-Ling-Wu/SoC_Lab3.git,2023-09-28 12:24:56+00:00,,0,Chih-Ling-Wu/SoC_Lab3,697760645,Verilog,SoC_Lab3,2030,0,2023-09-28 12:25:57+00:00,[],None
147,https://github.com/Punejap/64-Bit-Mips-Processor.git,2023-09-28 14:04:20+00:00,,0,Punejap/64-Bit-Mips-Processor,697803277,Verilog,64-Bit-Mips-Processor,272,0,2023-09-28 14:12:51+00:00,[],None
148,https://github.com/Andryss/VerilogTracer.git,2023-09-26 17:25:08+00:00,,0,Andryss/VerilogTracer,696919941,Verilog,VerilogTracer,12,0,2023-09-26 17:28:17+00:00,[],None
149,https://github.com/suraj4840/Up_down_017.git,2023-09-26 13:52:03+00:00,,0,suraj4840/Up_down_017,696822476,Verilog,Up_down_017,2,0,2023-09-26 13:54:14+00:00,[],None
150,https://github.com/mateusvdcastro/Processador-MIPS-32-Bits.git,2023-09-27 17:58:19+00:00,Projeto feito na disciplina de Arquitetura e Organização de Computadores na UNIFESP,0,mateusvdcastro/Processador-MIPS-32-Bits,697429425,Verilog,Processador-MIPS-32-Bits,32785,0,2023-09-27 17:58:45+00:00,[],https://api.github.com/licenses/mit
151,https://github.com/yakaska/i2c_lab.git,2023-09-29 13:22:44+00:00,,0,yakaska/i2c_lab,698239842,Verilog,i2c_lab,5,0,2023-09-29 13:23:40+00:00,[],None
152,https://github.com/Revathikotni123/64b_Pipeline_multiplier.git,2023-09-29 10:59:55+00:00,,0,Revathikotni123/64b_Pipeline_multiplier,698187262,Verilog,64b_Pipeline_multiplier,4,0,2023-09-29 11:00:49+00:00,[],None
153,https://github.com/leonrinkel/rainbow.git,2023-10-03 19:55:02+00:00,,0,leonrinkel/rainbow,700025515,Verilog,rainbow,6,0,2023-10-03 19:55:58+00:00,[],None
154,https://github.com/msuadOf/asic-utils.git,2023-10-03 18:50:36+00:00,verilog-utils,0,msuadOf/asic-utils,700001214,Verilog,asic-utils,15,0,2023-10-14 12:46:06+00:00,[],None
155,https://github.com/hussin-mohamed/VGA.git,2023-10-03 14:50:22+00:00,world's worst video card,0,hussin-mohamed/VGA,699895112,Verilog,VGA,19,0,2023-10-03 14:56:02+00:00,[],None
156,https://github.com/lancego2023/test_caravel_project.git,2023-10-03 19:32:17+00:00,,0,lancego2023/test_caravel_project,700017239,Verilog,test_caravel_project,11922,0,2023-10-03 19:33:31+00:00,[],https://api.github.com/licenses/apache-2.0
157,https://github.com/hl271/uart_with_fifo.git,2023-09-28 12:05:13+00:00,Verilog implementation of UART protocol with integrated FIFO buffer,0,hl271/uart_with_fifo,697752593,Verilog,uart_with_fifo,3115,0,2023-11-24 01:52:52+00:00,"['fifo', 'uart', 'uart-verilog', 'verilog']",None
158,https://github.com/AnasIbrahim1/RISC-V-Processor.git,2023-09-17 14:57:34+00:00,,0,AnasIbrahim1/RISC-V-Processor,692778054,Verilog,RISC-V-Processor,2069,0,2023-09-17 14:59:49+00:00,[],None
159,https://github.com/lutasam/Duke_ECE550_Homework.git,2023-09-17 15:33:05+00:00,,0,lutasam/Duke_ECE550_Homework,692788783,Verilog,Duke_ECE550_Homework,46503,0,2023-10-12 02:23:05+00:00,[],None
160,https://github.com/wine10001/Computer_Organization_Final_Project.git,2023-09-17 12:45:37+00:00,,0,wine10001/Computer_Organization_Final_Project,692739260,Verilog,Computer_Organization_Final_Project,2116,0,2023-09-17 12:48:15+00:00,[],None
161,https://github.com/sahamit1/FFT-Chipathon.git,2023-09-18 06:08:50+00:00,,0,sahamit1/FFT-Chipathon,692991309,Verilog,FFT-Chipathon,40,0,2023-09-18 06:13:50+00:00,[],None
162,https://github.com/merlinmarrs/iCE40HX-verilog-video-patterns.git,2023-09-18 16:14:47+00:00,,0,merlinmarrs/iCE40HX-verilog-video-patterns,693238988,Verilog,iCE40HX-verilog-video-patterns,16,0,2023-09-18 16:25:26+00:00,[],None
163,https://github.com/Mohamed123484/UART_RX.git,2023-09-18 14:45:23+00:00,,0,Mohamed123484/UART_RX,693199550,Verilog,UART_RX,704,0,2023-09-18 14:47:54+00:00,[],None
164,https://github.com/WarrenNou/ECE-128-LAB-2.git,2023-09-19 00:37:50+00:00,LAB,0,WarrenNou/ECE-128-LAB-2,693398120,Verilog,ECE-128-LAB-2,2,0,2023-09-19 00:41:12+00:00,[],None
165,https://github.com/SuperSaish/Universal_Shift_Register.git,2023-09-19 20:03:27+00:00,,0,SuperSaish/Universal_Shift_Register,693833663,Verilog,Universal_Shift_Register,2,0,2023-09-19 20:04:08+00:00,[],None
166,https://github.com/aricneto/projeto-ihs.git,2023-09-16 03:25:11+00:00,,0,aricneto/projeto-ihs,692292651,Verilog,projeto-ihs,578,0,2023-09-16 03:27:10+00:00,[],https://api.github.com/licenses/gpl-3.0
167,https://github.com/KarimAql/Verilog-UART-implementation-.git,2023-09-16 20:16:51+00:00,UART implementation in verilog,0,KarimAql/Verilog-UART-implementation-,692546614,Verilog,Verilog-UART-implementation-,3,0,2023-09-16 20:17:51+00:00,[],None
168,https://github.com/kmehta-123/MIPS-32-Bit-Processor.git,2023-09-17 04:59:00+00:00,Verilog implementation of a MIPS 32-bit pipelined processor with hazard detectiion,0,kmehta-123/MIPS-32-Bit-Processor,692632350,Verilog,MIPS-32-Bit-Processor,7,0,2023-09-17 04:59:58+00:00,[],None
169,https://github.com/BhanuPrakash4050/8bit-Full-adder.git,2023-09-17 06:14:21+00:00,,0,BhanuPrakash4050/8bit-Full-adder,692646437,Verilog,8bit-Full-adder,23,0,2023-09-17 06:27:07+00:00,[],None
170,https://github.com/BhanuPrakash4050/4-bit-adder-with-pipeline-registers-only-at-the-input-and-outputs-of-the-4-bit-adder.git,2023-09-17 06:48:18+00:00,,0,BhanuPrakash4050/4-bit-adder-with-pipeline-registers-only-at-the-input-and-outputs-of-the-4-bit-adder,692653376,Verilog,4-bit-adder-with-pipeline-registers-only-at-the-input-and-outputs-of-the-4-bit-adder,253,0,2023-09-17 06:53:54+00:00,[],None
171,https://github.com/SaiNageshyr/Multiplier-.git,2023-09-17 07:59:28+00:00,,0,SaiNageshyr/Multiplier-,692668604,Verilog,Multiplier-,1355,0,2023-09-17 08:05:32+00:00,[],None
172,https://github.com/mo2men3la2/RISC-V-Processor-with-Data-Cache-Memory-System.git,2023-09-16 22:41:00+00:00,,0,mo2men3la2/RISC-V-Processor-with-Data-Cache-Memory-System,692573664,Verilog,RISC-V-Processor-with-Data-Cache-Memory-System,33,0,2023-09-16 22:55:31+00:00,[],None
173,https://github.com/Astrid91/5-stage-Pipeline-CPU.git,2023-09-16 14:28:45+00:00,,0,Astrid91/5-stage-Pipeline-CPU,692454675,Verilog,5-stage-Pipeline-CPU,20,0,2023-09-16 14:30:19+00:00,[],None
174,https://github.com/mayyamal/TinyTapeoutDemo.git,2023-09-17 09:44:53+00:00,,0,mayyamal/TinyTapeoutDemo,692695520,Verilog,TinyTapeoutDemo,14,0,2023-09-17 09:44:59+00:00,[],https://api.github.com/licenses/apache-2.0
175,https://github.com/Kendraa8/UART_AXI_intf.git,2023-09-17 09:32:34+00:00,,0,Kendraa8/UART_AXI_intf,692692601,Verilog,UART_AXI_intf,24,0,2023-09-17 09:35:51+00:00,[],None
176,https://github.com/AbdulRahman-Mansour-2002/32-BIT-ALU.git,2023-09-21 05:56:21+00:00,A 32 bit ALU performing multiple operations (ADD-MULTIPLY-SQRT-COMPARE),0,AbdulRahman-Mansour-2002/32-BIT-ALU,694499153,Verilog,32-BIT-ALU,62,0,2023-09-21 06:40:37+00:00,[],None
177,https://github.com/MostafaEssamAbdelhameed/FIFO.git,2023-09-21 21:58:49+00:00,,0,MostafaEssamAbdelhameed/FIFO,694874299,Verilog,FIFO,1576,0,2023-09-21 22:03:53+00:00,[],None
178,https://github.com/MayankP2003/Traffic_light_controller.git,2023-09-22 13:12:43+00:00,,0,MayankP2003/Traffic_light_controller,695149203,Verilog,Traffic_light_controller,2,0,2023-09-22 13:13:30+00:00,[],None
179,https://github.com/Jboyrox/AHD-HW1.git,2023-09-22 07:25:40+00:00,Advanced Hardware Design (Homework 1),0,Jboyrox/AHD-HW1,695021684,Verilog,AHD-HW1,514,0,2023-09-22 07:30:03+00:00,[],None
180,https://github.com/jarircse16/Verilog_Practice.git,2023-09-23 20:46:38+00:00,Sample Verilog Codes,0,jarircse16/Verilog_Practice,695659675,Verilog,Verilog_Practice,3,0,2023-09-23 20:47:52+00:00,[],None
181,https://github.com/hemasakthi07/vlsi.git,2023-09-23 17:56:58+00:00,,0,hemasakthi07/vlsi,695616486,Verilog,vlsi,0,0,2023-09-23 18:14:54+00:00,[],None
182,https://github.com/SUS2003/FIFO.git,2023-09-23 18:19:43+00:00,,0,SUS2003/FIFO,695622502,Verilog,FIFO,139,0,2023-09-23 18:24:03+00:00,[],None
183,https://github.com/MohamedDawod29/32bits-single-cycle-MIPs.git,2023-09-23 18:51:47+00:00,,0,MohamedDawod29/32bits-single-cycle-MIPs,695632089,Verilog,32bits-single-cycle-MIPs,2469,0,2023-09-23 18:59:34+00:00,[],None
184,https://github.com/dreamakerChao/fpga_final_project.git,2023-09-20 15:26:23+00:00,,0,dreamakerChao/fpga_final_project,694231371,Verilog,fpga_final_project,10,0,2023-09-20 15:52:38+00:00,[],None
185,https://github.com/renardo18/verilog-internet.git,2023-09-21 14:43:45+00:00,,0,renardo18/verilog-internet,694714131,Verilog,verilog-internet,2949,0,2023-09-21 14:47:14+00:00,[],https://api.github.com/licenses/mit
186,https://github.com/LayzRay/IVS.git,2023-09-19 12:54:47+00:00,,0,LayzRay/IVS,693651356,Verilog,IVS,13217,0,2023-09-19 12:56:23+00:00,[],None
187,https://github.com/GaPFang/CA.git,2023-09-26 05:04:25+00:00,,0,GaPFang/CA,696609044,Verilog,CA,3922,0,2023-12-31 15:04:03+00:00,[],None
188,https://github.com/areast21/matrix_transpose_hardware_accelerator_MSP430.git,2023-09-19 14:23:50+00:00,Case study of speed vs area tradeoff observed while performing matrix transposition in Embedded C vs Hardware Accelerator.,0,areast21/matrix_transpose_hardware_accelerator_MSP430,693694551,Verilog,matrix_transpose_hardware_accelerator_MSP430,3816,0,2024-01-14 01:33:56+00:00,[],None
189,https://github.com/zshell31/led_shifter.git,2023-10-02 18:37:53+00:00,Led shifter demo written using Ferrum HLS,0,zshell31/led_shifter,699493515,Verilog,led_shifter,15623,0,2024-03-25 12:40:25+00:00,[],None
190,https://github.com/312510017Erison88/Digital_Integrated_circuit_course.git,2023-10-03 15:02:02+00:00,黃柏蒼DIC homework use in HSpice,0,312510017Erison88/Digital_Integrated_circuit_course,699900989,Verilog,Digital_Integrated_circuit_course,6306,0,2024-03-28 13:38:00+00:00,[],None
191,https://github.com/bryanyanay/ece241-labs.git,2023-09-26 17:06:47+00:00,,0,bryanyanay/ece241-labs,696912158,Verilog,ece241-labs,669,0,2023-09-26 17:07:19+00:00,[],None
192,https://github.com/kaveri307/Half-Adder.git,2023-09-21 14:35:42+00:00,This repository consists of the RTL design and related essentials of Half Adder written in Verilog.,0,kaveri307/Half-Adder,694710209,Verilog,Half-Adder,23,0,2023-09-21 14:36:57+00:00,[],None
193,https://github.com/Dakshpatel806/ADLDO.git,2023-09-22 18:55:30+00:00,Power module,0,Dakshpatel806/ADLDO,695280283,Verilog,ADLDO,11923,0,2023-09-22 18:56:08+00:00,[],https://api.github.com/licenses/apache-2.0
194,https://github.com/ktkornegay-msu/demo-repo.git,2023-09-22 19:11:47+00:00,,0,ktkornegay-msu/demo-repo,695285317,Verilog,demo-repo,3,0,2023-09-22 19:38:54+00:00,[],None
195,https://github.com/LuisBaiano/TEC498-MI-Projeto-de-Circuitos-Digitais-2023.1-PBL03.git,2023-09-24 14:47:53+00:00,,0,LuisBaiano/TEC498-MI-Projeto-de-Circuitos-Digitais-2023.1-PBL03,695891833,Verilog,TEC498-MI-Projeto-de-Circuitos-Digitais-2023.1-PBL03,1831,0,2023-09-24 14:56:40+00:00,[],None
196,https://github.com/AJAYGADI/-VERILOG-RTL.git,2023-09-19 16:01:55+00:00,,0,AJAYGADI/-VERILOG-RTL,693739342,Verilog,-VERILOG-RTL,43,0,2023-09-21 07:26:53+00:00,[],None
197,https://github.com/rajitha0119/100-DAYS-OF-RTL-DAY-39.git,2023-09-27 09:06:35+00:00,Mealy Sequence Dectector[Non-Overlapping],0,rajitha0119/100-DAYS-OF-RTL-DAY-39,697203991,Verilog,100-DAYS-OF-RTL-DAY-39,244,0,2023-09-27 09:10:58+00:00,[],None
198,https://github.com/zyx11451/adder.git,2023-09-22 12:19:19+00:00,Arch2023 Homework,0,zyx11451/adder,695128665,Verilog,adder,57,0,2023-09-22 12:21:26+00:00,[],None
199,https://github.com/eslamaoao/16-bit_ALU_Hierarchy.git,2023-09-28 03:28:20+00:00,"ALU_TOP is the fundamental building block of the processor,  which is responsible for carrying out different functions",0,eslamaoao/16-bit_ALU_Hierarchy,697582640,Verilog,16-bit_ALU_Hierarchy,813,0,2023-09-28 21:09:22+00:00,[],None
200,https://github.com/Mario-o-Ghaly/Digital-Alarm-Clock.git,2023-09-17 22:33:13+00:00,,0,Mario-o-Ghaly/Digital-Alarm-Clock,692893229,Verilog,Digital-Alarm-Clock,383,0,2023-09-17 22:33:19+00:00,[],None
201,https://github.com/Aditya-Poli/dsd.git,2023-09-17 05:36:28+00:00,Digital System Design (DSD) using Verilog.,0,Aditya-Poli/dsd,692639199,Verilog,dsd,125,0,2023-09-17 05:36:46+00:00,[],None
202,https://github.com/mohamedwaleed-cu/Synthesizable-Hybrid-system-using-Verilog.git,2023-09-18 12:07:02+00:00,"Designing finite state machine controller, ALU, Register file, clock divider, clock gate, UART with area,power&timing reports",0,mohamedwaleed-cu/Synthesizable-Hybrid-system-using-Verilog,693128282,Verilog,Synthesizable-Hybrid-system-using-Verilog,8,0,2023-09-18 12:07:52+00:00,[],None
203,https://github.com/shrinivashunnur08/FPGA.git,2023-09-18 13:23:14+00:00,Hello !,0,shrinivashunnur08/FPGA,693160818,Verilog,FPGA,155,0,2023-09-18 14:28:47+00:00,[],None
204,https://github.com/SuperSaish/Master_Slave_JK_ff.git,2023-09-20 09:37:45+00:00,,0,SuperSaish/Master_Slave_JK_ff,694078802,Verilog,Master_Slave_JK_ff,1,0,2023-09-20 09:38:16+00:00,[],None
205,https://github.com/DavidHenriqueM/Matura-Project.git,2023-09-18 17:46:33+00:00,,0,DavidHenriqueM/Matura-Project,693276947,Verilog,Matura-Project,55,0,2023-09-18 17:58:00+00:00,[],None
206,https://github.com/WesleyRdS/PBL2-CD.git,2023-09-17 20:48:40+00:00,Circuito digital para implementar placar em display de 7 segmentos com registrador,0,WesleyRdS/PBL2-CD,692872759,Verilog,PBL2-CD,676,0,2023-09-17 20:51:32+00:00,[],None
207,https://github.com/brabreus/GCC260-UFLA.git,2023-09-19 13:33:18+00:00,,0,brabreus/GCC260-UFLA,693669767,Verilog,GCC260-UFLA,9358,0,2023-09-19 13:37:10+00:00,[],None
208,https://github.com/JA1TYE/tt05-TYE-tone-generator.git,2023-09-16 06:40:29+00:00,,0,JA1TYE/tt05-TYE-tone-generator,692331832,Verilog,tt05-TYE-tone-generator,80,0,2023-09-17 03:20:36+00:00,[],https://api.github.com/licenses/apache-2.0
209,https://github.com/kumarrishav14/Koggle-stone-adder.git,2023-09-16 11:42:33+00:00,design and tb for 32-bit kogge stone adder,0,kumarrishav14/Koggle-stone-adder,692409186,Verilog,Koggle-stone-adder,15,0,2023-09-30 10:42:41+00:00,"['32-bit-fast-adder', 'adders', 'rtl', 'systemverilog', 'verilog']",https://api.github.com/licenses/mit
210,https://github.com/daemonexe/f121-r121-ripple_carry_adder-.git,2023-09-16 15:04:05+00:00,,0,daemonexe/f121-r121-ripple_carry_adder-,692464939,Verilog,f121-r121-ripple_carry_adder-,676,0,2023-09-16 15:05:10+00:00,[],None
211,https://github.com/yuxinwu99/Connect-four.git,2023-09-18 10:35:00+00:00,EE2026,0,yuxinwu99/Connect-four,693093155,Verilog,Connect-four,11971,0,2023-09-18 10:38:21+00:00,[],None
212,https://github.com/algofoogle/tt05-tests.git,2023-09-18 10:59:19+00:00,Basically a fork of TinyTapeout/tt05-submission-template for my testing,0,algofoogle/tt05-tests,693102055,Verilog,tt05-tests,18,0,2023-09-18 11:23:20+00:00,[],https://api.github.com/licenses/apache-2.0
213,https://github.com/ookkai/4-bit-full-adder.git,2023-10-03 05:33:19+00:00,,0,ookkai/4-bit-full-adder,699673763,Verilog,4-bit-full-adder,4,0,2023-10-03 05:59:17+00:00,[],None
214,https://github.com/clorf6/Toy-ALU.git,2023-09-27 15:31:04+00:00,clorf's Toy ALU,0,clorf6/Toy-ALU,697368999,Verilog,Toy-ALU,4,0,2023-09-27 15:40:28+00:00,[],None
215,https://github.com/GangaKM/Charge-pump.git,2023-09-30 05:54:09+00:00,Trained a neural network to learn the behaviour of cross-coupled charge pump circuits and predict output. ,0,GangaKM/Charge-pump,698507973,Verilog,Charge-pump,4129,0,2023-09-30 06:16:45+00:00,[],None
216,https://github.com/Pritham13/Synthosphere_Pritham.git,2023-09-28 16:37:22+00:00,,0,Pritham13/Synthosphere_Pritham,697872249,Verilog,Synthosphere_Pritham,6,0,2023-11-03 13:19:28+00:00,[],None
217,https://github.com/Likhitha811/SINGLE-CYCLE-RISC-V32I.git,2023-09-28 15:19:28+00:00,,0,Likhitha811/SINGLE-CYCLE-RISC-V32I,697838072,Verilog,SINGLE-CYCLE-RISC-V32I,74,0,2023-09-28 15:37:03+00:00,[],None
218,https://github.com/claven06/egd_top.git,2023-09-20 04:43:54+00:00,UNIC-CASS project,0,claven06/egd_top,693973935,Verilog,egd_top,11916,0,2023-09-20 04:45:11+00:00,[],https://api.github.com/licenses/apache-2.0
219,https://github.com/suraj4840/Decade_counter_008.git,2023-09-24 08:19:00+00:00,,0,suraj4840/Decade_counter_008,695788480,Verilog,Decade_counter_008,1,0,2023-09-24 08:47:19+00:00,[],None
220,https://github.com/db2260/sdram-controller.git,2023-09-24 11:55:42+00:00,SDRAM controller,0,db2260/sdram-controller,695842035,Verilog,sdram-controller,25,0,2023-09-24 11:58:45+00:00,[],None
221,https://github.com/suraj4840/TFF_010.git,2023-09-25 12:58:24+00:00,,0,suraj4840/TFF_010,696282407,Verilog,TFF_010,1,0,2023-09-25 13:00:25+00:00,[],None
222,https://github.com/AhmedOsama2000/Programmable_Interval_Timer.git,2023-10-02 12:49:33+00:00,ASIC Implementation of a programmable interval timer,0,AhmedOsama2000/Programmable_Interval_Timer,699339771,Verilog,Programmable_Interval_Timer,881,0,2023-10-02 12:54:33+00:00,[],None
223,https://github.com/Sometk233/somi.git,2023-10-03 07:39:17+00:00,,0,Sometk233/somi,699716212,Verilog,somi,18,0,2023-10-03 07:39:56+00:00,[],None
224,https://github.com/Dakshpatel806/TEST.git,2023-10-02 14:13:03+00:00,,0,Dakshpatel806/TEST,699377959,Verilog,TEST,3168,0,2023-10-02 14:13:21+00:00,[],https://api.github.com/licenses/apache-2.0
225,https://github.com/kmarulab/RTL_100Days.git,2023-10-01 06:49:41+00:00,,0,kmarulab/RTL_100Days,698849845,Verilog,RTL_100Days,3,0,2023-10-01 06:51:38+00:00,[],None
226,https://github.com/MichaelBell/tt05-spi-peripheral.git,2023-09-30 16:18:18+00:00,SPI Slave for TT05,0,MichaelBell/tt05-spi-peripheral,698677547,Verilog,tt05-spi-peripheral,82,0,2023-10-22 10:54:01+00:00,[],https://api.github.com/licenses/apache-2.0
227,https://github.com/Jolllly-bot/RISCV-CPU.git,2023-09-29 04:39:47+00:00,Design of a 5-stage pipeline RISC-V CPU Core with RV32I Instruction Set,0,Jolllly-bot/RISCV-CPU,698064984,Verilog,RISCV-CPU,5552,0,2023-09-29 04:45:45+00:00,[],None
228,https://github.com/rolance110/SHA3_Project.git,2023-09-29 06:45:31+00:00,2023/9 version,0,rolance110/SHA3_Project,698098412,Verilog,SHA3_Project,29884,0,2023-09-29 07:50:13+00:00,[],None
229,https://github.com/alwinshaju08/IIITB_Waterlevel_detector.git,2023-09-30 05:58:04+00:00,,0,alwinshaju08/IIITB_Waterlevel_detector,698508890,Verilog,IIITB_Waterlevel_detector,10351,0,2023-10-26 13:11:56+00:00,[],None
230,https://github.com/jross9/FPGAExamples.git,2023-09-17 01:50:03+00:00,FPGA Verilog and VHDL Examples,0,jross9/FPGAExamples,692601692,Verilog,FPGAExamples,4906,0,2023-09-25 05:53:35+00:00,[],https://api.github.com/licenses/mit
231,https://github.com/gkim567/hodumaru.git,2023-09-29 16:02:19+00:00,베릴로그 프로젝트,0,gkim567/hodumaru,698305212,Verilog,hodumaru,5,0,2023-09-29 17:10:44+00:00,[],None
232,https://github.com/yasharthparas/n-bit-Approx-Multiplier.git,2023-09-23 17:32:55+00:00,N-bit Approximate Multiplier using Verilog HDL on XILINX VIVADO with Built in Self Test implementation,0,yasharthparas/n-bit-Approx-Multiplier,695609983,Verilog,n-bit-Approx-Multiplier,39,0,2024-02-14 16:00:56+00:00,[],None
233,https://github.com/davidsiaw/fpga-dev-skel.git,2023-09-20 20:32:07+00:00,skeleton project for fpga dev,0,davidsiaw/fpga-dev-skel,694351486,Verilog,fpga-dev-skel,37,0,2024-01-20 09:11:47+00:00,[],None
234,https://github.com/OmarMongy/VGA.git,2023-09-29 14:51:01+00:00,Verilog implementation of a VGA compliant with the VGA (Video Graphics Array) standard. Omar Mongy,0,OmarMongy/VGA,698277072,Verilog,VGA,39,0,2023-10-16 14:01:09+00:00,"['fpga', 'verilog', 'vga']",None
235,https://github.com/Kip-H/Verilog_HDL.git,2023-09-19 11:46:34+00:00,verilog 정리,0,Kip-H/Verilog_HDL,693622060,Verilog,Verilog_HDL,3289,0,2023-09-19 11:53:45+00:00,[],None
236,https://github.com/drago20013/Thesis.git,2023-09-24 11:26:21+00:00,,0,drago20013/Thesis,695834545,Verilog,Thesis,935,0,2023-09-24 11:27:09+00:00,[],None
237,https://github.com/ChloeeeYoo/Verilog_simplemodule.git,2023-09-19 10:13:21+00:00,"Simple modules of verilog like SRAM, Pipe-register, FIFO, Divider etc",0,ChloeeeYoo/Verilog_simplemodule,693585416,Verilog,Verilog_simplemodule,24,0,2024-01-04 06:10:24+00:00,"['fifo', 'quantization']",None
238,https://github.com/shawntsai0312/NTUEE_COMPUTER_ARCHITECTURE_23FALL.git,2023-09-21 11:38:39+00:00,,0,shawntsai0312/NTUEE_COMPUTER_ARCHITECTURE_23FALL,694631726,Verilog,NTUEE_COMPUTER_ARCHITECTURE_23FALL,10714,0,2024-01-04 07:40:29+00:00,[],None
239,https://github.com/YihuiCalm/ECE6213_Design_of_VLSI_Circuits.git,2023-09-29 03:50:25+00:00,Coursework of ECE6213 Design of VLSI Circuits at George Washington University.,0,YihuiCalm/ECE6213_Design_of_VLSI_Circuits,698053929,Verilog,ECE6213_Design_of_VLSI_Circuits,16881,0,2023-09-29 04:24:55+00:00,[],None
240,https://github.com/pedrosantos1403/computer-architecture-and-organization-II.git,2023-09-25 21:56:23+00:00,This repository contains four projects developed by me during the Computer Architecture and Organization II subject from CEFET-MG.,0,pedrosantos1403/computer-architecture-and-organization-II,696503413,Verilog,computer-architecture-and-organization-II,31727,0,2024-03-10 17:19:23+00:00,[],None
241,https://github.com/lukaschen1010/Lukas.git,2023-09-26 02:12:17+00:00,,0,lukaschen1010/Lukas,696564775,Verilog,Lukas,10141,0,2023-10-25 15:31:35+00:00,[],None
242,https://github.com/yudi7863/FPGA-Accelerated-SERDES-Simulation-System.git,2023-09-25 01:41:56+00:00,,0,yudi7863/FPGA-Accelerated-SERDES-Simulation-System,696055940,Verilog,FPGA-Accelerated-SERDES-Simulation-System,1273006,0,2024-04-12 17:50:27+00:00,[],None
243,https://github.com/KerwinYang5453/Binary-to-BCD-Converter.git,2023-09-17 09:53:40+00:00,Binary to BCD Converter,0,KerwinYang5453/Binary-to-BCD-Converter,692697599,Verilog,Binary-to-BCD-Converter,4,0,2023-09-30 09:27:40+00:00,[],None
244,https://github.com/CatKingWoof/SOC_lab.git,2023-09-16 04:31:05+00:00,,0,CatKingWoof/SOC_lab,692304867,Verilog,SOC_lab,1067,0,2023-10-20 20:18:23+00:00,[],None
245,https://github.com/yasharthparas/UART-protocol.git,2023-09-16 13:41:53+00:00,Universal Asynchronous Receiver Transmitter designed using Verilog HDL,0,yasharthparas/UART-protocol,692441073,Verilog,UART-protocol,700,0,2023-09-16 13:43:45+00:00,[],None
246,https://github.com/SoHam-56/Verilog_Practice.git,2023-09-16 14:56:49+00:00,A repo to store and document my Verilog/SystemVerilog journey,0,SoHam-56/Verilog_Practice,692462871,Verilog,Verilog_Practice,777,0,2023-09-16 15:09:32+00:00,[],None
247,https://github.com/Muhammadussain/Single_cycle.git,2023-09-16 19:33:00+00:00,Single Cycle Risc-V using verilog,0,Muhammadussain/Single_cycle,692537105,Verilog,Single_cycle,142,0,2023-09-27 20:15:05+00:00,[],None
248,https://github.com/AliAkhgari/Pipelined-MIPS-Processor.git,2023-09-18 08:47:38+00:00,"Design and implementation of a MIPS processor using pipelines, Computer Architecture course, Spring 2021, University of Tehran",0,AliAkhgari/Pipelined-MIPS-Processor,693051550,Verilog,Pipelined-MIPS-Processor,349,0,2023-09-20 10:51:44+00:00,[],None
249,https://github.com/TeOSobrino/DigitalSystems.git,2023-09-24 20:09:13+00:00,"Block diagrams for a didactic simplified CPU, and Mealey and Moore FSM for an elevator and a ventor machine in VHDL, developed during my Digital Systems practice class",0,TeOSobrino/DigitalSystems,695988539,Verilog,DigitalSystems,104,0,2023-09-24 20:19:09+00:00,[],None
250,https://github.com/akita11/tt05-verilog-demo.git,2023-09-25 05:48:56+00:00,,0,akita11/tt05-verilog-demo,696115224,Verilog,tt05-verilog-demo,25,0,2023-09-25 05:49:01+00:00,[],https://api.github.com/licenses/apache-2.0
251,https://github.com/BigNixon/ula_test_openlane.git,2023-09-22 20:34:23+00:00,Openlane tapeout from RTL to GDSII,0,BigNixon/ula_test_openlane,695309684,Verilog,ula_test_openlane,21407,0,2023-09-22 20:36:28+00:00,[],None
252,https://github.com/usc-chips/ee599-hw2-fall2023.git,2023-09-25 19:28:56+00:00,,3,usc-chips/ee599-hw2-fall2023,696457218,Verilog,ee599-hw2-fall2023,8789,0,2023-09-25 19:39:43+00:00,[],None
253,https://github.com/koala34025/11110-logic-design-lab.git,2023-09-26 01:07:17+00:00,All the written codes of homework labs on my logic design lab course(黃稚存班),0,koala34025/11110-logic-design-lab,696548219,Verilog,11110-logic-design-lab,54609,0,2023-09-26 03:35:36+00:00,[],None
254,https://github.com/suraj4840/Demux_1_4_005.git,2023-09-23 18:14:08+00:00,,0,suraj4840/Demux_1_4_005,695621093,Verilog,Demux_1_4_005,3,0,2023-09-24 07:27:49+00:00,[],None
255,https://github.com/bassmawaleed/Linear-Feedback-Shift-Register-Implemented-for-CRC-purpose.git,2023-09-24 01:57:55+00:00,,0,bassmawaleed/Linear-Feedback-Shift-Register-Implemented-for-CRC-purpose,695716905,Verilog,Linear-Feedback-Shift-Register-Implemented-for-CRC-purpose,2,0,2023-09-24 01:58:41+00:00,[],None
256,https://github.com/mshafique08/Binary_to_Decimal_convertor.git,2023-09-19 08:01:30+00:00,Implemented on Nexy-4 Artix-7 Board,0,mshafique08/Binary_to_Decimal_convertor,693530737,Verilog,Binary_to_Decimal_convertor,4095,0,2023-09-19 08:08:11+00:00,[],None
257,https://github.com/fefaortiz/ep1verilog.git,2023-09-18 18:12:04+00:00,,0,fefaortiz/ep1verilog,693286900,Verilog,ep1verilog,0,0,2023-09-18 18:13:02+00:00,[],None
258,https://github.com/SanjuctaChoudhury/Magic_Vlsi.git,2023-09-18 14:01:33+00:00,,0,SanjuctaChoudhury/Magic_Vlsi,693178732,Verilog,Magic_Vlsi,78,0,2023-09-19 02:09:25+00:00,[],None
259,https://github.com/Graffitio/Harman_Project_MultiClock.git,2023-09-18 23:52:33+00:00,,0,Graffitio/Harman_Project_MultiClock,693387614,Verilog,Harman_Project_MultiClock,11,0,2023-09-20 00:15:33+00:00,[],None
260,https://github.com/shmknrk/uart.git,2023-09-22 11:42:03+00:00,Universal Asynchronous Receiver/Transmitter,0,shmknrk/uart,695114462,Verilog,uart,6,0,2023-09-22 11:46:06+00:00,[],https://api.github.com/licenses/mit
261,https://github.com/bassmawaleed/Low-Power-Configurable-Multi-Clock-Digital-System.git,2023-09-24 01:44:58+00:00,,0,bassmawaleed/Low-Power-Configurable-Multi-Clock-Digital-System,695714755,Verilog,Low-Power-Configurable-Multi-Clock-Digital-System,27,0,2023-09-24 01:46:07+00:00,[],None
262,https://github.com/suraj4840/Full_adder_002.git,2023-09-23 15:06:21+00:00,,0,suraj4840/Full_adder_002,695566723,Verilog,Full_adder_002,5,0,2023-09-23 15:09:00+00:00,[],None
263,https://github.com/MostafaEssamAbdelhameed/ALU.git,2023-09-23 22:58:01+00:00,,0,MostafaEssamAbdelhameed/ALU,695690653,Verilog,ALU,3,0,2023-09-23 22:58:48+00:00,[],None
264,https://github.com/YarosLove91/MIEM.git,2023-09-26 20:51:16+00:00,,0,YarosLove91/MIEM,696995977,Verilog,MIEM,106466,0,2023-09-26 22:10:28+00:00,[],None
265,https://github.com/snaketail/VivadoOpalKelly.git,2023-09-26 05:52:43+00:00,Useful files to use OpalKelly in Vivado,0,snaketail/VivadoOpalKelly,696622858,Verilog,VivadoOpalKelly,3318,0,2023-09-26 06:11:39+00:00,[],None
266,https://github.com/Pavan-Kendaganna-Swamy/3StagePipeline.git,2023-10-03 23:47:33+00:00,This Repo is to demonstrate RTL to GDSII design implementation,0,Pavan-Kendaganna-Swamy/3StagePipeline,700094170,Verilog,3StagePipeline,1559,0,2023-10-18 23:09:49+00:00,"['physicaldesign', 'rtl-gds']",None
267,https://github.com/Kowrisaan11/UART-Transmitter-and-Receiver.git,2023-09-30 18:12:10+00:00,,0,Kowrisaan11/UART-Transmitter-and-Receiver,698709899,Verilog,UART-Transmitter-and-Receiver,7,0,2023-10-08 05:52:24+00:00,[],None
268,https://github.com/uae-1208/MIPS-32-bit-CPU.git,2023-10-01 13:51:28+00:00,,0,uae-1208/MIPS-32-bit-CPU,698955474,Verilog,MIPS-32-bit-CPU,85293,0,2023-10-01 14:05:57+00:00,[],None
269,https://github.com/HenryJuan325/IC_CONTEST_2020_String-Machine-Engine.git,2023-10-02 09:18:48+00:00,,0,HenryJuan325/IC_CONTEST_2020_String-Machine-Engine,699260015,Verilog,IC_CONTEST_2020_String-Machine-Engine,1002,0,2023-10-02 09:19:20+00:00,[],None
270,https://github.com/ChenChung107360206/SOC_Design.git,2023-10-02 06:21:58+00:00,,0,ChenChung107360206/SOC_Design,699197022,Verilog,SOC_Design,1614,0,2023-10-16 09:38:21+00:00,[],None
271,https://github.com/itsramazain/simple_processor.git,2023-10-01 16:01:59+00:00,,0,itsramazain/simple_processor,698994764,Verilog,simple_processor,27,0,2023-10-01 18:38:01+00:00,[],None
272,https://github.com/varmz120/Physical_Arcade_Game.git,2023-09-30 19:42:22+00:00,,0,varmz120/Physical_Arcade_Game,698732156,Verilog,Physical_Arcade_Game,1620,0,2023-10-02 08:14:37+00:00,[],None
273,https://github.com/cp024s/RS-232.git,2023-10-01 05:58:33+00:00,"This repository is your comprehensive resource for mastering RS-232, the venerable serial communication protocol. Explore documentation, sample code, and valuable insights to level up your serial data transmission skills.",0,cp024s/RS-232,698839588,Verilog,RS-232,273,0,2023-10-01 06:09:14+00:00,[],https://api.github.com/licenses/mit
274,https://github.com/harsha-xilinx/Basic-Verilog-Practices.git,2023-10-01 19:48:00+00:00,,0,harsha-xilinx/Basic-Verilog-Practices,699059685,Verilog,Basic-Verilog-Practices,8,0,2023-10-01 21:23:37+00:00,[],None
275,https://github.com/wayneouow/ICC2017_DT.git,2023-09-28 20:17:40+00:00,2017 IC Design Contest Preliminary 研究所類標準元件數位電路設計 Distance Transform,0,wayneouow/ICC2017_DT,697952050,Verilog,ICC2017_DT,979,0,2023-09-28 20:18:41+00:00,[],None
276,https://github.com/Fircube/ToyALU-2023.git,2023-09-27 10:49:51+00:00,,0,Fircube/ToyALU-2023,697247345,Verilog,ToyALU-2023,11,0,2023-09-27 14:48:29+00:00,[],https://api.github.com/licenses/apache-2.0
277,https://github.com/jeffdi/sep_26_test.git,2023-09-27 03:59:40+00:00,,0,jeffdi/sep_26_test,697101034,Verilog,sep_26_test,11924,0,2023-09-27 04:00:26+00:00,[],https://api.github.com/licenses/apache-2.0
278,https://github.com/yassershokr/UART.git,2023-09-27 11:20:19+00:00,,0,yassershokr/UART,697260603,Verilog,UART,262,0,2023-09-27 11:23:50+00:00,[],None
279,https://github.com/whr-a/ALU.git,2023-09-27 08:04:44+00:00,,0,whr-a/ALU,697179533,Verilog,ALU,166,0,2023-09-27 08:06:52+00:00,[],None
280,https://github.com/Shahiraosama/DATA_SYNCRONIZER.git,2023-09-27 22:14:23+00:00,,0,Shahiraosama/DATA_SYNCRONIZER,697512748,Verilog,DATA_SYNCRONIZER,2,0,2023-09-27 22:15:38+00:00,[],None
281,https://github.com/bassantatef/RISC-V-Single-Cycle-processor-based-on-Harvard-architecture-using-Verilog-HDL.-.git,2023-09-30 13:23:11+00:00,,0,bassantatef/RISC-V-Single-Cycle-processor-based-on-Harvard-architecture-using-Verilog-HDL.-,698623951,Verilog,RISC-V-Single-Cycle-processor-based-on-Harvard-architecture-using-Verilog-HDL.-,8,0,2023-09-30 20:30:40+00:00,[],None
282,https://github.com/Songfung/SHA3_project.git,2023-09-30 16:12:06+00:00,,0,Songfung/SHA3_project,698675690,Verilog,SHA3_project,22009,0,2023-09-30 16:14:51+00:00,[],None
283,https://github.com/yuwenwenwen/2006-IC-Design-Contest.git,2023-10-03 07:31:22+00:00,Right-angled triangle Rendering Engine,0,yuwenwenwen/2006-IC-Design-Contest,699713499,Verilog,2006-IC-Design-Contest,215,0,2023-10-03 07:33:06+00:00,[],None
284,https://github.com/JPMoore27/processor.git,2023-09-16 00:38:53+00:00,,0,JPMoore27/processor,692264621,Verilog,processor,14,0,2023-09-16 00:39:40+00:00,[],None
285,https://github.com/Astrid91/Vending-Machine.git,2023-09-16 06:46:44+00:00,,0,Astrid91/Vending-Machine,692333228,Verilog,Vending-Machine,0,0,2023-09-16 07:09:56+00:00,[],None
286,https://github.com/TonyHo722/caravel_user_project_la_test1.git,2023-09-18 04:13:00+00:00,,0,TonyHo722/caravel_user_project_la_test1,692962825,Verilog,caravel_user_project_la_test1,57428,0,2023-09-18 04:24:07+00:00,[],https://api.github.com/licenses/apache-2.0
287,https://github.com/fathimaruksana/Binary-Adder.git,2023-09-17 15:29:34+00:00,,0,fathimaruksana/Binary-Adder,692787794,Verilog,Binary-Adder,29,0,2023-09-17 15:34:51+00:00,[],None
288,https://github.com/Ayazz11/car-parking.git,2023-09-21 11:02:23+00:00,,0,Ayazz11/car-parking,694617504,Verilog,car-parking,3,0,2023-10-03 12:02:40+00:00,[],None
289,https://github.com/thoughtfulape/BlackboardSynth_MANTIS.git,2023-09-19 20:06:26+00:00,Digital Synthesizer built upon Blackboard Dev Board from Real Digital,0,thoughtfulape/BlackboardSynth_MANTIS,693834732,Verilog,BlackboardSynth_MANTIS,188665,0,2023-09-20 06:59:30+00:00,[],None
290,https://github.com/misaki-rx/caravel_tut_test.git,2023-09-20 02:32:50+00:00,,0,misaki-rx/caravel_tut_test,693937414,Verilog,caravel_tut_test,53040,0,2023-09-20 02:38:40+00:00,[],https://api.github.com/licenses/apache-2.0
291,https://github.com/kutaybulun/itch_protocol_parser.git,2023-09-19 16:45:42+00:00,line rate rtl parser design and uvm for itch protocol,0,kutaybulun/itch_protocol_parser,693757673,Verilog,itch_protocol_parser,1464,0,2023-09-19 16:49:42+00:00,[],None
292,https://github.com/Steve-Asham/VeriRISC_CPU.git,2023-09-21 14:57:53+00:00,,0,Steve-Asham/VeriRISC_CPU,694720686,Verilog,VeriRISC_CPU,10,0,2023-09-21 15:06:39+00:00,[],https://api.github.com/licenses/mit
293,https://github.com/danglevm/verilog-projects.git,2023-09-26 23:29:26+00:00,A collection of Verilog projects for learning,0,danglevm/verilog-projects,697036382,Verilog,verilog-projects,4791,0,2023-09-26 23:48:51+00:00,[],None
294,https://github.com/Hemanth-0107/Universal-Shift-register.git,2023-09-23 10:43:01+00:00,,0,Hemanth-0107/Universal-Shift-register,695488211,Verilog,Universal-Shift-register,123,0,2023-09-23 15:23:07+00:00,[],None
295,https://github.com/yzcccccccccc/2023-UCAS-CA.git,2023-09-24 13:14:21+00:00,国科大2023秋季体系结构理论课,0,yzcccccccccc/2023-UCAS-CA,695862983,Verilog,2023-UCAS-CA,6386,0,2024-01-09 09:54:25+00:00,[],None
296,https://github.com/jpppppppppppppppppppppppp/RISCV-CPU.git,2023-09-28 17:45:47+00:00,,0,jpppppppppppppppppppppppp/RISCV-CPU,697899078,Verilog,RISCV-CPU,830,0,2023-11-16 08:13:24+00:00,[],None
297,https://github.com/leolin0501/soclab.github.io.git,2023-09-16 17:18:50+00:00,,0,leolin0501/soclab.github.io,692503544,Verilog,soclab.github.io,241991,0,2023-11-26 11:46:38+00:00,[],None
298,https://github.com/Omarafifi1/32-BIT-SINGLE-CYCLE-MIPS-PROCESSOR-.git,2023-09-28 21:53:57+00:00,,0,Omarafifi1/32-BIT-SINGLE-CYCLE-MIPS-PROCESSOR-,697978813,Verilog,32-BIT-SINGLE-CYCLE-MIPS-PROCESSOR-,1838,0,2024-04-04 21:51:18+00:00,[],None
299,https://github.com/jhpower901/SulHoe.git,2023-09-24 06:44:51+00:00,[設會] 아주대학교 전자공학과 회로설계 소학회,0,jhpower901/SulHoe,695766864,Verilog,SulHoe,27,0,2023-10-08 08:02:39+00:00,[],None
300,https://github.com/BhanuPrakash4050/Frequency-divider.git,2023-09-17 06:32:15+00:00,,0,BhanuPrakash4050/Frequency-divider,692650139,Verilog,Frequency-divider,22,0,2023-09-17 06:39:13+00:00,[],None
301,https://github.com/DouerGan/junction_VeriSilicon_CNN_project.git,2023-09-17 07:04:00+00:00,Implementation of convolutional layer verilog for convolutional neural networks,0,DouerGan/junction_VeriSilicon_CNN_project,692656763,Verilog,junction_VeriSilicon_CNN_project,5776,0,2023-09-17 07:10:09+00:00,[],None
302,https://github.com/Krishna-456/Basic-CPU-Design.git,2023-09-18 23:32:15+00:00,"Given a particular design instruction for Instructions(Operation Code) and Arithmetic and Logic Unit, write a program that decodes the given instruction and executes the given operation",0,Krishna-456/Basic-CPU-Design,693383051,Verilog,Basic-CPU-Design,812,0,2023-09-18 23:35:22+00:00,[],None
303,https://github.com/fathimaruksana/SRFF.git,2023-09-18 09:30:24+00:00,,0,fathimaruksana/SRFF,693068692,Verilog,SRFF,32,0,2023-09-18 09:32:37+00:00,[],None
304,https://github.com/MinaGeo/ATM-Verilog.git,2023-09-18 14:25:47+00:00,,0,MinaGeo/ATM-Verilog,693190334,Verilog,ATM-Verilog,3,0,2023-09-18 14:26:09+00:00,[],None
305,https://github.com/fathimaruksana/Multiplexer.git,2023-09-18 07:24:46+00:00,,0,fathimaruksana/Multiplexer,693019137,Verilog,Multiplexer,31,0,2023-09-18 07:28:47+00:00,[],None
306,https://github.com/vaishbv/pes_pd.git,2023-09-18 14:04:47+00:00,,0,vaishbv/pes_pd,693180158,Verilog,pes_pd,410,0,2023-09-19 03:38:04+00:00,[],None
307,https://github.com/McLucifer2646/Programmable_Shader.git,2023-09-19 10:06:04+00:00,,0,McLucifer2646/Programmable_Shader,693582433,Verilog,Programmable_Shader,12240,0,2023-09-19 11:00:34+00:00,[],None
308,https://github.com/Fangtangtang/Adder.git,2023-09-26 12:37:51+00:00,,0,Fangtangtang/Adder,696785416,Verilog,Adder,103,0,2023-09-26 13:29:02+00:00,[],None
309,https://github.com/mamodo123/multiplier.git,2023-09-26 19:05:10+00:00,,0,mamodo123/multiplier,696959660,Verilog,multiplier,107,0,2023-09-26 19:06:48+00:00,[],None
310,https://github.com/gbsha/tt05-fir.git,2023-09-17 09:20:38+00:00,,0,gbsha/tt05-fir,692689509,Verilog,tt05-fir,12,0,2023-09-17 09:20:42+00:00,[],https://api.github.com/licenses/apache-2.0
311,https://github.com/xiaoaxiang1/parallel_prefix_adder.git,2023-09-17 16:50:58+00:00,,0,xiaoaxiang1/parallel_prefix_adder,692811802,Verilog,parallel_prefix_adder,1,0,2023-09-17 17:05:16+00:00,[],None
312,https://github.com/WesleyRdS/PBL-CD-Lavanderia.git,2023-09-17 20:56:37+00:00,"Maquinas de estados que simulam uma lavanderia incluindo modulos de lavagem, se esta sendo usada, pagamento e troco",0,WesleyRdS/PBL-CD-Lavanderia,692874453,Verilog,PBL-CD-Lavanderia,991,0,2023-09-17 20:57:06+00:00,[],None
313,https://github.com/twodragonH/ETRI-project.git,2023-09-17 05:20:54+00:00,ETRI RTL 회로 설계 양성 과정에서 했던 프로젝트,0,twodragonH/ETRI-project,692636377,Verilog,ETRI-project,13,0,2023-09-17 06:46:43+00:00,[],None
314,https://github.com/leoooo226/AD7606.git,2023-09-22 13:20:57+00:00,,0,leoooo226/AD7606,695152518,Verilog,AD7606,953,0,2023-09-22 13:22:38+00:00,[],None
315,https://github.com/Prabha1010/ADLDO.git,2023-09-22 07:50:01+00:00,Power module,0,Prabha1010/ADLDO,695030470,Verilog,ADLDO,11920,0,2023-09-22 07:50:45+00:00,[],https://api.github.com/licenses/apache-2.0
316,https://github.com/fleathlushby/tt05_boolean_pseudo_random_generator.git,2023-09-29 17:25:23+00:00,Design of a boolean function based pseudo random generator,0,fleathlushby/tt05_boolean_pseudo_random_generator,698336895,Verilog,tt05_boolean_pseudo_random_generator,1022,0,2023-09-30 12:33:44+00:00,[],https://api.github.com/licenses/apache-2.0
317,https://github.com/baguioni/nandland-go-board.git,2023-09-29 18:07:59+00:00,,0,baguioni/nandland-go-board,698352002,Verilog,nandland-go-board,6,0,2023-09-29 18:08:36+00:00,[],None
318,https://github.com/Ranjeeta170898/Day1_RTL_Half_Adder.git,2023-09-29 15:01:18+00:00,RTL of Half adder,0,Ranjeeta170898/Day1_RTL_Half_Adder,698281341,Verilog,Day1_RTL_Half_Adder,4,0,2023-09-29 18:09:12+00:00,[],None
319,https://github.com/AhmedAyman2000128/Arithmetic-And-Logical-Unit.git,2023-09-29 05:11:55+00:00,,0,AhmedAyman2000128/Arithmetic-And-Logical-Unit,698072453,Verilog,Arithmetic-And-Logical-Unit,1,0,2023-09-29 05:17:06+00:00,[],None
320,https://github.com/mhdanasm/100rtlchallenge.git,2023-09-25 17:26:28+00:00,verilog,0,mhdanasm/100rtlchallenge,696409401,Verilog,100rtlchallenge,2589,0,2023-09-27 14:32:19+00:00,[],None
321,https://github.com/eslamaoao/UP_DN_Counter.git,2023-09-28 03:18:14+00:00,5-bit counter,0,eslamaoao/UP_DN_Counter,697580309,Verilog,UP_DN_Counter,334,0,2023-09-28 03:20:20+00:00,[],None
322,https://github.com/Rishi-T/Misc_Verilog_Practice.git,2023-09-28 14:36:17+00:00,Practicing common digital design topics and designs in Verilog,0,Rishi-T/Misc_Verilog_Practice,697817987,Verilog,Misc_Verilog_Practice,9,0,2023-09-28 14:36:26+00:00,[],https://api.github.com/licenses/mit
323,https://github.com/bassantatef/One-level-Cache-memory-system-integrated-with-RISC-V-Single-Cycle.git,2023-09-30 17:10:56+00:00,,0,bassantatef/One-level-Cache-memory-system-integrated-with-RISC-V-Single-Cycle,698693043,Verilog,One-level-Cache-memory-system-integrated-with-RISC-V-Single-Cycle,10,0,2023-09-30 20:30:00+00:00,[],None
324,https://github.com/WesleyRdS/PBL-SD1.0.1.git,2023-09-24 17:31:16+00:00,,0,WesleyRdS/PBL-SD1.0.1,695946677,Verilog,PBL-SD1.0.1,4021,0,2023-09-24 17:35:36+00:00,[],None
325,https://github.com/Miguel-Oliveiraa/microwave-controller.git,2023-09-25 00:39:29+00:00,Controlador de micro-ondas em Verilog para intel FPGA DE2-115.,0,Miguel-Oliveiraa/microwave-controller,696042529,Verilog,microwave-controller,49,0,2023-09-30 14:11:44+00:00,[],None
326,https://github.com/kilowiski/verilog_hdlbits.git,2023-09-18 06:24:35+00:00,HDL Bits stuff that seem interesting,0,kilowiski/verilog_hdlbits,692996111,Verilog,verilog_hdlbits,1,0,2023-09-18 06:44:28+00:00,[],None
327,https://github.com/MayankP2003/Washing_Machine.git,2023-09-22 11:34:32+00:00,,0,MayankP2003/Washing_Machine,695111803,Verilog,Washing_Machine,2,0,2023-09-22 11:35:25+00:00,[],None
328,https://github.com/DOUGIE2111/taxi_verilog.git,2023-09-22 16:44:39+00:00,,0,DOUGIE2111/taxi_verilog,695234430,Verilog,taxi_verilog,439,0,2023-09-22 16:48:03+00:00,[],None
329,https://github.com/suraj4840/D_FF_009.git,2023-09-25 12:47:26+00:00,,0,suraj4840/D_FF_009,696277281,Verilog,D_FF_009,1,0,2023-09-25 12:52:54+00:00,[],None
330,https://github.com/xxxuanruby/test.git,2023-09-25 12:28:49+00:00,,0,xxxuanruby/test,696269055,Verilog,test,11915,0,2023-09-25 12:29:40+00:00,[],https://api.github.com/licenses/apache-2.0
331,https://github.com/gjk4all/ICE40UP5K_VGA.git,2023-10-02 18:06:54+00:00,An I/O ports only VGA card for a Z80 computer.,0,gjk4all/ICE40UP5K_VGA,699480420,Verilog,ICE40UP5K_VGA,185,0,2023-10-02 19:54:44+00:00,[],None
332,https://github.com/Chenghuexin/FPGA-final-project_sidewalklight.git,2023-10-01 15:42:51+00:00,This is a final project of FPGA,0,Chenghuexin/FPGA-final-project_sidewalklight,698989142,Verilog,FPGA-final-project_sidewalklight,3,0,2023-10-01 15:44:00+00:00,[],None
333,https://github.com/cxliu0422/ECE241.git,2023-09-20 22:02:44+00:00,,0,cxliu0422/ECE241,694376919,Verilog,ECE241,30,0,2023-09-20 22:58:33+00:00,[],None
334,https://github.com/zhagngr/VerilogHDLBitsWorkspace.git,2023-09-20 11:22:43+00:00,HDLBits上的verilog练习题代码,0,zhagngr/VerilogHDLBitsWorkspace,694120875,Verilog,VerilogHDLBitsWorkspace,19,0,2023-09-20 11:49:32+00:00,[],https://api.github.com/licenses/gpl-3.0
335,https://github.com/Dakshpatel806/ANALOG.git,2023-10-02 14:14:24+00:00,,0,Dakshpatel806/ANALOG,699378583,Verilog,ANALOG,97,0,2023-10-02 14:14:32+00:00,[],https://api.github.com/licenses/apache-2.0
336,https://github.com/Guisn25/LabCD.git,2023-10-02 23:23:06+00:00,,0,Guisn25/LabCD,699585260,Verilog,LabCD,12,0,2023-10-02 23:38:24+00:00,[],None
337,https://github.com/anishasharma99/GCD-Calculator.git,2023-10-01 22:04:49+00:00,16 bit GCD Calculator,0,anishasharma99/GCD-Calculator,699090248,Verilog,GCD-Calculator,362,0,2023-10-01 22:09:32+00:00,[],None
338,https://github.com/goodkidali/BCD-DecoderFPGA.git,2023-10-03 18:16:06+00:00,"Using the DE10-Lite FPGA board, created a BCD decoder using a 7-segment display with Verilog.",0,goodkidali/BCD-DecoderFPGA,699987341,Verilog,BCD-DecoderFPGA,2761,0,2023-10-03 18:58:36+00:00,[],None
339,https://github.com/huangyuhong1/vscode.git,2023-10-03 18:30:43+00:00,,0,huangyuhong1/vscode,699993449,Verilog,vscode,11,0,2023-10-03 18:36:57+00:00,[],None
340,https://github.com/mambahuang/IC_contest_2011.git,2023-10-03 23:53:29+00:00,,0,mambahuang/IC_contest_2011,700095384,Verilog,IC_contest_2011,521,0,2023-10-05 02:53:46+00:00,[],None
341,https://github.com/VyoJ/DDCOLab.git,2023-09-17 12:24:01+00:00,iVerilog codes for all the programs done as part of the course Digital Design and Computer Organisation in 3rd sem,0,VyoJ/DDCOLab,692733743,Verilog,DDCOLab,1868,0,2023-09-17 12:37:45+00:00,[],None
342,https://github.com/Nedjabat/CPEN311.git,2023-09-19 01:44:07+00:00,,0,Nedjabat/CPEN311,693414795,Verilog,CPEN311,167173,0,2023-11-27 13:54:00+00:00,[],None
343,https://github.com/ErenT-1/verilog_1.git,2023-09-17 09:16:54+00:00,,0,ErenT-1/verilog_1,692688511,Verilog,verilog_1,333,0,2023-09-17 09:25:13+00:00,[],None
344,https://github.com/macaroonforu/16-Bit-Processor.git,2023-09-28 17:16:15+00:00,"A CPU featuring general purpose registers, a stack pointer, a link register, a program counter, and an ALU",0,macaroonforu/16-Bit-Processor,697887440,Verilog,16-Bit-Processor,21,0,2024-01-07 22:48:54+00:00,[],None
345,https://github.com/kaoyuhung/MIPS-Pipelined-CPU.git,2023-09-23 12:14:27+00:00,The implementation of a MIPS pipelined CPU using the Verilog hardware description language.,0,kaoyuhung/MIPS-Pipelined-CPU,695510967,Verilog,MIPS-Pipelined-CPU,19,0,2024-01-20 08:18:02+00:00,[],None
346,https://github.com/baguioni/arm-single-cycle-processor.git,2023-10-02 15:00:23+00:00,,0,baguioni/arm-single-cycle-processor,699400440,Verilog,arm-single-cycle-processor,46,0,2024-03-04 10:52:36+00:00,[],None
347,https://github.com/ax0080/Digital-Loop-Filter.git,2023-10-02 02:17:59+00:00,Digital Loop Filter Realization,0,ax0080/Digital-Loop-Filter,699140120,Verilog,Digital-Loop-Filter,23,0,2023-10-04 02:00:55+00:00,"['digital-signal-processing', 'dsp', 'verilog', 'veriloga']",None
348,https://github.com/CesaireMonjoly/TraficLight.git,2023-09-23 12:35:52+00:00,Trafic light but it's verilog,0,CesaireMonjoly/TraficLight,695516721,Verilog,TraficLight,134,0,2024-04-09 07:57:58+00:00,[],None
349,https://github.com/etngo2001/EE371.git,2023-09-26 01:30:47+00:00,Design of Digital Circuits and Systems,0,etngo2001/EE371,696554136,Verilog,EE371,55110,0,2023-09-26 02:19:58+00:00,[],None
350,https://github.com/maybnt/cmac_aes128_cocotb.git,2023-09-30 08:03:01+00:00,,0,maybnt/cmac_aes128_cocotb,698539059,Verilog,cmac_aes128_cocotb,12,0,2023-10-11 14:40:12+00:00,[],None
351,https://github.com/alikera/Digital-Logic-Design-LAB.git,2023-09-30 06:11:00+00:00,This GitHub repository serves as my primary resource for the University of Tehran's Digital Logic Design Laboratory course.,0,alikera/Digital-Logic-Design-LAB,698511939,Verilog,Digital-Logic-Design-LAB,10116,0,2023-09-30 06:35:52+00:00,[],None
352,https://github.com/Songfung/IC_contest_practice.git,2023-09-30 15:52:41+00:00,,0,Songfung/IC_contest_practice,698669196,Verilog,IC_contest_practice,6299,0,2023-09-30 16:03:37+00:00,[],None
353,https://github.com/komorebilzy/TOY-ALU.git,2023-09-28 01:45:11+00:00,,0,komorebilzy/TOY-ALU,697558576,Verilog,TOY-ALU,2,0,2023-09-28 01:48:21+00:00,[],None
354,https://github.com/DeepakM-07/clk_div.git,2023-09-28 05:39:19+00:00,abc,0,DeepakM-07/clk_div,697613421,Verilog,clk_div,2,0,2023-09-28 05:41:41+00:00,[],None
355,https://github.com/eslamaoao/RST_SYNC.git,2023-09-28 04:06:19+00:00,,0,eslamaoao/RST_SYNC,697591272,Verilog,RST_SYNC,724,0,2023-09-28 04:06:46+00:00,[],None
356,https://github.com/eslamaoao/8_X_16_Register_File.git,2023-09-28 03:33:28+00:00,"A register file consists of 8 registers, each register of 16-bit width ",0,eslamaoao/8_X_16_Register_File,697583751,Verilog,8_X_16_Register_File,485,0,2023-09-28 03:35:57+00:00,[],None
357,https://github.com/willian-von/mcu.git,2023-09-26 06:25:48+00:00,qx_project,0,willian-von/mcu,696634012,Verilog,mcu,4,0,2023-10-10 08:08:07+00:00,[],None
358,https://github.com/mariamelsaqa/Calculator.git,2023-09-26 17:47:25+00:00,,0,mariamelsaqa/Calculator,696929128,Verilog,Calculator,5,0,2023-09-26 17:48:52+00:00,[],None
359,https://github.com/suraj4840/PISO_16.git,2023-09-26 13:45:15+00:00,,0,suraj4840/PISO_16,696819187,Verilog,PISO_16,5,0,2023-09-26 13:47:23+00:00,[],None
360,https://github.com/suraj4840/Mod_N_counter_021.git,2023-09-26 14:08:20+00:00,,0,suraj4840/Mod_N_counter_021,696830606,Verilog,Mod_N_counter_021,1,0,2023-09-29 17:31:32+00:00,[],None
361,https://github.com/Arcadia-Y/arch-alu.git,2023-09-27 08:46:13+00:00,,0,Arcadia-Y/arch-alu,697195782,Verilog,arch-alu,5,0,2023-09-27 08:49:25+00:00,[],None
362,https://github.com/rhythmee/PGC-Resizing.git,2023-09-27 07:15:09+00:00,,0,rhythmee/PGC-Resizing,697160290,Verilog,PGC-Resizing,214655,0,2023-09-27 08:21:16+00:00,[],None
363,https://github.com/Pottokat/ub1amz.git,2023-09-25 12:17:19+00:00,,0,Pottokat/ub1amz,696263914,Verilog,ub1amz,17364,0,2023-09-25 12:22:27+00:00,[],None
364,https://github.com/xxxuanruby/caravel_example.git,2023-09-25 04:42:24+00:00,,0,xxxuanruby/caravel_example,696098554,Verilog,caravel_example,11915,0,2023-09-25 04:43:08+00:00,[],https://api.github.com/licenses/apache-2.0
365,https://github.com/Royalthebest/Pipelined_MIPS_CPU.git,2023-09-25 06:12:08+00:00,,0,Royalthebest/Pipelined_MIPS_CPU,696122064,Verilog,Pipelined_MIPS_CPU,191,0,2023-09-25 06:15:42+00:00,[],None
366,https://github.com/gauthamsaiv/crypto.git,2023-09-24 16:00:30+00:00,,0,gauthamsaiv/crypto,695915074,Verilog,crypto,11220,0,2023-09-24 16:04:08+00:00,[],None
367,https://github.com/fathimaruksana/Asynchronous-Up-Down-Counter.git,2023-09-19 06:15:04+00:00,,0,fathimaruksana/Asynchronous-Up-Down-Counter,693490692,Verilog,Asynchronous-Up-Down-Counter,45,0,2023-09-19 06:15:37+00:00,[],None
368,https://github.com/apaj/dac.git,2023-09-20 21:10:03+00:00,,0,apaj/dac,694362957,Verilog,dac,97,0,2023-09-20 21:10:08+00:00,[],https://api.github.com/licenses/apache-2.0
369,https://github.com/Akarsh-Hegde/pes_pd.git,2023-09-18 16:42:44+00:00,,0,Akarsh-Hegde/pes_pd,693250277,Verilog,pes_pd,431,0,2023-09-19 03:54:39+00:00,[],None
370,https://github.com/Souravtirkey/Digital-Safe.git,2023-09-21 13:58:41+00:00,,0,Souravtirkey/Digital-Safe,694692328,Verilog,Digital-Safe,2,0,2023-09-21 14:01:49+00:00,[],None
371,https://github.com/hienvannguyen02012000bg/triple-redundance.git,2023-09-24 17:08:11+00:00,,0,hienvannguyen02012000bg/triple-redundance,695939081,Verilog,triple-redundance,19,0,2023-09-25 04:23:01+00:00,[],None
372,https://github.com/rajdeepbanik123/simple_alu.git,2023-09-16 10:08:56+00:00,,0,rajdeepbanik123/simple_alu,692382578,Verilog,simple_alu,236,0,2023-09-16 10:10:20+00:00,[],None
373,https://github.com/Srini-web/pes_pd.git,2023-09-16 03:30:21+00:00,,0,Srini-web/pes_pd,692293598,Verilog,pes_pd,7681,0,2023-09-18 02:09:49+00:00,[],None
374,https://github.com/fathimaruksana/SR-LATCH.git,2023-09-18 08:21:30+00:00,,0,fathimaruksana/SR-LATCH,693040981,Verilog,SR-LATCH,24,0,2023-09-18 08:27:44+00:00,[],None
375,https://github.com/wsl5300/ALU-Design.git,2023-09-16 15:36:04+00:00,使用 Verilog HDL 與 Icarus Verilog 模擬器，設計 ALU 與除法器。,0,wsl5300/ALU-Design,692474346,Verilog,ALU-Design,1222,0,2023-09-16 15:37:35+00:00,[],None
376,https://github.com/MoonisAmir10/RapidSilicon-Internship-Lab-Work.git,2023-09-17 08:10:51+00:00,,0,MoonisAmir10/RapidSilicon-Internship-Lab-Work,692671010,Verilog,RapidSilicon-Internship-Lab-Work,89,0,2023-09-17 08:32:13+00:00,[],None
377,https://github.com/Siradmehr/Logic-Circuits.git,2023-09-16 21:17:22+00:00,,0,Siradmehr/Logic-Circuits,692558957,Verilog,Logic-Circuits,624,0,2023-09-16 21:20:41+00:00,[],None
378,https://github.com/mingchi131/RISC-V_V-extension.git,2023-09-20 07:59:36+00:00,,0,mingchi131/RISC-V_V-extension,694039352,Verilog,RISC-V_V-extension,2029,0,2023-09-20 08:06:02+00:00,[],None
379,https://github.com/abhinavprakash199/RISC-V-based-MYTH.git,2023-09-19 10:35:23+00:00,This repository contains the whole summary of hands on done by Abhinav Prakash (IS22MTECH14002) during the workshop RISC-V based MYTH and understanding the architecture of RISC-V ,0,abhinavprakash199/RISC-V-based-MYTH,693593592,Verilog,RISC-V-based-MYTH,510,0,2023-09-25 22:25:46+00:00,[],None
380,https://github.com/Shahiraosama/BIT_SYNC.git,2023-09-27 22:16:47+00:00,,0,Shahiraosama/BIT_SYNC,697513352,Verilog,BIT_SYNC,1,0,2023-09-27 22:17:12+00:00,[],None
381,https://github.com/Shahiraosama/RST_SYNC.git,2023-09-27 22:20:24+00:00,,0,Shahiraosama/RST_SYNC,697514240,Verilog,RST_SYNC,1,0,2023-09-27 22:20:52+00:00,[],None
382,https://github.com/gunerufuk/asic_test.git,2023-09-27 19:26:05+00:00,,0,gunerufuk/asic_test,697462592,Verilog,asic_test,11915,0,2023-09-27 19:27:05+00:00,[],https://api.github.com/licenses/apache-2.0
383,https://github.com/gkim567/matbiKKJ.git,2023-10-01 11:01:59+00:00,,0,gkim567/matbiKKJ,698909666,Verilog,matbiKKJ,0,0,2023-10-01 11:11:27+00:00,[],None
384,https://github.com/HenryJuan325/IC_CONTEST_2018_Image-Display-Control.git,2023-10-02 09:58:07+00:00,,0,HenryJuan325/IC_CONTEST_2018_Image-Display-Control,699274920,Verilog,IC_CONTEST_2018_Image-Display-Control,1768,0,2023-10-02 09:59:52+00:00,[],None
385,https://github.com/ChienFeng-hub/Angrybird.git,2023-10-03 12:09:09+00:00,,0,ChienFeng-hub/Angrybird,699820553,Verilog,Angrybird,8184,0,2023-10-07 14:14:30+00:00,[],None
386,https://github.com/123939/test.git,2023-09-28 12:47:41+00:00,,0,123939/test,697769927,Verilog,test,0,0,2023-09-28 12:58:10+00:00,[],None
387,https://github.com/Riconec/tt05-6502.git,2023-09-29 12:26:11+00:00,,0,Riconec/tt05-6502,698217320,Verilog,tt05-6502,26,0,2023-09-29 12:29:33+00:00,[],https://api.github.com/licenses/apache-2.0
388,https://github.com/wayneouow/ICC2019_CONV.git,2023-09-28 19:58:26+00:00,2019 IC Design Contest Preliminary 大學部標準元件數位電路設計 Image Convolutional Circuit Design,0,wayneouow/ICC2019_CONV,697946150,Verilog,ICC2019_CONV,1142,0,2023-09-28 20:22:24+00:00,[],None
389,https://github.com/sumer0/youtube_tutorial.git,2023-10-01 13:20:28+00:00,,0,sumer0/youtube_tutorial,698946112,Verilog,youtube_tutorial,53036,0,2023-10-01 13:50:29+00:00,[],https://api.github.com/licenses/apache-2.0
390,https://github.com/Uligxd/VHDL-CODE.git,2023-10-02 04:34:59+00:00,My VHDL school codes,0,Uligxd/VHDL-CODE,699169964,Verilog,VHDL-CODE,449,0,2023-10-02 04:55:15+00:00,[],None
391,https://github.com/patrick-5546/hdl-eth-recv.git,2023-09-18 09:01:34+00:00,Simple ethernet receiver implemented in SystemVerilog,0,patrick-5546/hdl-eth-recv,693056919,Verilog,hdl-eth-recv,638,0,2023-10-05 18:53:32+00:00,[],None
392,https://github.com/Kaminyou/NTU-CA.git,2023-10-03 10:23:36+00:00,,0,Kaminyou/NTU-CA,699779988,Verilog,NTU-CA,2019,0,2023-12-30 17:00:14+00:00,[],None
393,https://github.com/jayne-s/Arithmetic-Logic-Unit.git,2023-09-24 19:31:43+00:00,,0,jayne-s/Arithmetic-Logic-Unit,695979533,Verilog,Arithmetic-Logic-Unit,199,0,2024-01-09 00:50:53+00:00,[],None
394,https://github.com/JamesChiDuong/IIS_ClassicMcliecehw.git,2023-09-26 06:38:06+00:00,,0,JamesChiDuong/IIS_ClassicMcliecehw,696638270,Verilog,IIS_ClassicMcliecehw,25596,0,2023-09-26 06:39:28+00:00,[],https://api.github.com/licenses/gpl-3.0
395,https://github.com/SEKHARP45/100-Days-of-RTL.git,2023-10-01 19:15:43+00:00,"I am Sekhar Panda, a passionate VLSI enthusiast. I used Modelsim and Intel Quartus Prime for simulation and synthesis purposes",0,SEKHARP45/100-Days-of-RTL,699051268,Verilog,100-Days-of-RTL,147,0,2024-01-11 19:47:00+00:00,[],None
396,https://github.com/mwael2002/SPI-slave-interface-with-RAM.git,2023-09-28 20:53:31+00:00,Implementation of SPI Wrapper consists of SPI slave connected with single port Synchronous RAM.,0,mwael2002/SPI-slave-interface-with-RAM,697962598,Verilog,SPI-slave-interface-with-RAM,2332,0,2024-02-09 18:26:34+00:00,[],None
397,https://github.com/Saikrupas/Saikrupas.git,2023-09-29 05:10:15+00:00,Config files for my GitHub profile.,0,Saikrupas/Saikrupas,698072064,Verilog,Saikrupas,0,0,2024-02-12 06:58:28+00:00,"['config', 'github-config']",None
398,https://github.com/chanhee01/Digital_System_Design.git,2023-09-30 09:08:03+00:00,'디지털 시스템 설계' 교과목 과제,0,chanhee01/Digital_System_Design,698555613,Verilog,Digital_System_Design,48,0,2024-03-07 02:54:22+00:00,[],None
399,https://github.com/jr7source/Verilog-Infrared-signal-decoder.git,2023-09-26 08:00:00+00:00,Projects on verilog,0,jr7source/Verilog-Infrared-signal-decoder,696669945,Verilog,Verilog-Infrared-signal-decoder,4,0,2024-03-28 13:44:42+00:00,[],None
400,https://github.com/ThomasGibbins/ECE128_ProjectRepository.git,2023-09-25 20:06:07+00:00,,0,ThomasGibbins/ECE128_ProjectRepository,696470536,Verilog,ECE128_ProjectRepository,23,0,2023-09-25 20:20:47+00:00,[],None
401,https://github.com/kaanyildirimmd/week1.git,2023-09-23 10:11:07+00:00,,0,kaanyildirimmd/week1,695480323,Verilog,week1,27,0,2023-09-23 10:16:43+00:00,[],None
402,https://github.com/ExGranite/hardware-simulation-tasks.git,2023-09-27 12:14:39+00:00,,0,ExGranite/hardware-simulation-tasks,697281944,Verilog,hardware-simulation-tasks,15960,0,2023-09-27 12:43:15+00:00,[],None
403,https://github.com/NavyaVernekar/SPI-Protocol-verilogHDL.git,2023-09-29 11:21:59+00:00,,0,NavyaVernekar/SPI-Protocol-verilogHDL,698194727,Verilog,SPI-Protocol-verilogHDL,447,0,2023-10-11 05:47:20+00:00,[],None
404,https://github.com/suraj4840/Gray__to_binary_019.git,2023-09-29 17:33:12+00:00,,0,suraj4840/Gray__to_binary_019,698339761,Verilog,Gray__to_binary_019,1,0,2023-09-29 17:35:18+00:00,[],None
405,https://github.com/kimonk/pid.git,2023-09-28 15:31:55+00:00,,0,kimonk/pid,697843905,Verilog,pid,31,0,2023-09-29 11:08:02+00:00,[],None
406,https://github.com/a-ha-mai/ee_371.git,2023-09-29 06:38:44+00:00,,0,a-ha-mai/ee_371,698095980,Verilog,ee_371,29005,0,2023-10-17 17:40:13+00:00,[],None
407,https://github.com/4A9G0126/hdl2023fall-hw.git,2023-09-21 03:30:17+00:00,,1,4A9G0126/hdl2023fall-hw,694460194,Verilog,hdl2023fall-hw,1658,0,2023-09-21 03:53:39+00:00,[],None
408,https://github.com/martinzhang03/Wordle_Game.git,2023-09-21 08:00:16+00:00,"Wordle game using Verilog, UCLA COM SCI M152A Final Project",0,martinzhang03/Wordle_Game,694544649,Verilog,Wordle_Game,154,0,2023-09-21 08:09:52+00:00,[],None
409,https://github.com/LLYniku/Code_backup.git,2023-09-17 12:33:04+00:00,,0,LLYniku/Code_backup,692735961,Verilog,Code_backup,39,0,2023-09-17 12:40:54+00:00,[],None
410,https://github.com/BhanuPrakash4050/8X8multiplier.git,2023-09-17 07:15:45+00:00,,0,BhanuPrakash4050/8X8multiplier,692659321,Verilog,8X8multiplier,19,0,2023-09-17 07:59:58+00:00,[],None
411,https://github.com/Ayazz11/Traffic-Light-Controller.git,2023-09-21 11:12:57+00:00,,0,Ayazz11/Traffic-Light-Controller,694621652,Verilog,Traffic-Light-Controller,4,0,2023-10-03 12:08:55+00:00,[],None
412,https://github.com/kaveri307/Full-Adder.git,2023-09-21 14:37:29+00:00,This repository consists of the RTL design and related essentials of Full Adder written in Verilog.,0,kaveri307/Full-Adder,694711063,Verilog,Full-Adder,30,0,2023-09-21 14:38:22+00:00,[],None
413,https://github.com/TonyHo722/caravel_user_project_fsic.git,2023-09-21 15:00:45+00:00,,0,TonyHo722/caravel_user_project_fsic,694722005,Verilog,caravel_user_project_fsic,57492,0,2023-09-21 15:08:08+00:00,[],https://api.github.com/licenses/apache-2.0
414,https://github.com/Ritvik123487/ECE241-Lab2.git,2023-09-25 06:03:44+00:00,,0,Ritvik123487/ECE241-Lab2,696119475,Verilog,ECE241-Lab2,8,0,2023-09-25 16:22:07+00:00,[],None
415,https://github.com/bluecoffee093/ULQC_LDO.git,2023-09-24 17:15:22+00:00,Ultra Low Quiescent Current LDO for IoT Applications (UNIC-CASS program by IEEE),0,bluecoffee093/ULQC_LDO,695941641,Verilog,ULQC_LDO,8388,0,2023-09-24 17:18:03+00:00,[],https://api.github.com/licenses/apache-2.0
416,https://github.com/xxxuanruby/caravel_1.git,2023-09-25 02:12:35+00:00,,0,xxxuanruby/caravel_1,696063262,Verilog,caravel_1,11915,0,2023-09-25 02:13:21+00:00,[],https://api.github.com/licenses/apache-2.0
417,https://github.com/suraj4840/JKFF__011.git,2023-09-25 13:03:01+00:00,,0,suraj4840/JKFF__011,696284416,Verilog,JKFF__011,1,0,2023-09-25 13:06:48+00:00,[],None
418,https://github.com/JaviSol96/Circuitos_Digitales_2.git,2023-09-21 16:46:41+00:00,En este repositorio se encuentran los trabajos realizados en el curso de Circuitos Digitales 2,0,JaviSol96/Circuitos_Digitales_2,694768077,Verilog,Circuitos_Digitales_2,2973,0,2023-09-21 16:57:13+00:00,[],None
419,https://github.com/ahmaide/Computer-Architecture-Projects.git,2023-09-22 12:39:21+00:00,This is a repository for the Computer Arcitecture course.,0,ahmaide/Computer-Architecture-Projects,695136228,Verilog,Computer-Architecture-Projects,2756,0,2023-09-22 12:41:16+00:00,[],None
420,https://github.com/Shion-KR/Verilog_WEEK04.git,2023-09-24 09:22:03+00:00,,0,Shion-KR/Verilog_WEEK04,695803727,Verilog,Verilog_WEEK04,5,0,2023-09-24 09:28:17+00:00,[],None
421,https://github.com/Vinayakamk/8bitcpu.git,2023-09-23 07:25:31+00:00,my demo project ,0,Vinayakamk/8bitcpu,695439852,Verilog,8bitcpu,11920,0,2023-09-25 05:29:21+00:00,[],https://api.github.com/licenses/apache-2.0
422,https://github.com/Radioheading/Toy-ALU.git,2023-09-26 15:58:23+00:00,a toy ALU written in verilog,0,Radioheading/Toy-ALU,696882262,Verilog,Toy-ALU,149,0,2023-10-30 04:10:34+00:00,[],
423,https://github.com/tauarielab/final_project.git,2023-09-26 15:57:37+00:00,,0,tauarielab/final_project,696881925,Verilog,final_project,43,0,2023-09-27 07:30:23+00:00,[],None
424,https://github.com/mariamelsaqa/VendingMachine.git,2023-09-26 17:37:44+00:00,,0,mariamelsaqa/VendingMachine,696925177,Verilog,VendingMachine,8,0,2023-09-26 17:39:54+00:00,[],None
425,https://github.com/Abiddy/VerilogProjects.git,2023-09-26 18:12:20+00:00,,0,Abiddy/VerilogProjects,696939509,Verilog,VerilogProjects,15,0,2023-09-28 01:47:42+00:00,[],None
426,https://github.com/mauriya0202/pes_ieee_754_add_sub.git,2023-09-28 16:49:18+00:00,,0,mauriya0202/pes_ieee_754_add_sub,697876788,Verilog,pes_ieee_754_add_sub,4,0,2023-09-29 12:42:04+00:00,[],None
427,https://github.com/xunying123/TouALU.git,2023-09-27 13:46:19+00:00,,0,xunying123/TouALU,697320768,Verilog,TouALU,5,0,2023-09-27 13:48:14+00:00,[],None
428,https://github.com/nguyenvietthi/DPK_TMR.git,2023-09-27 16:14:38+00:00,,0,nguyenvietthi/DPK_TMR,697387196,Verilog,DPK_TMR,582,0,2023-09-27 16:16:03+00:00,[],None
429,https://github.com/ChinnuReddySeelam/AlarmProject.git,2023-10-01 12:27:21+00:00,,0,ChinnuReddySeelam/AlarmProject,698931382,Verilog,AlarmProject,1014,0,2023-10-01 12:29:06+00:00,[],None
430,https://github.com/LUISARAMIREZ08/Procesador_Monociclo.git,2023-10-02 22:44:27+00:00,,1,LUISARAMIREZ08/Procesador_Monociclo,699574034,Verilog,Procesador_Monociclo,65,0,2023-11-17 21:15:01+00:00,[],None
431,https://github.com/jnaraujo/tec498_2023_2_projeto_02.git,2023-09-23 15:09:02+00:00,,0,jnaraujo/tec498_2023_2_projeto_02,695567790,Verilog,tec498_2023_2_projeto_02,138,0,2023-09-23 17:17:48+00:00,[],https://api.github.com/licenses/mit
432,https://github.com/raki025/verilog-codes.git,2023-09-27 07:28:19+00:00,here u  can find some verilog code along with test bench ,0,raki025/verilog-codes,697165501,Verilog,verilog-codes,328,0,2023-10-12 04:29:41+00:00,[],None
433,https://github.com/Pruthvi-Parate/RISCV_Project_IIITB.git,2023-10-03 09:15:32+00:00,,0,Pruthvi-Parate/RISCV_Project_IIITB,699753451,Verilog,RISCV_Project_IIITB,2547,0,2023-11-03 17:58:28+00:00,[],None
434,https://github.com/aviel207/Real-Clock.git,2023-09-24 05:56:47+00:00,,0,aviel207/Real-Clock,695757198,Verilog,Real-Clock,2265,0,2024-01-08 07:14:01+00:00,[],None
435,https://github.com/avishkaherath/RISCV32-SingleCycle-NonPipelined-Processor.git,2023-09-18 03:58:34+00:00,"Designing a 32-bit RISC-V processor in SystemVerilog, following a single-cycle execution model where all stages complete in one clock cycle. This marks the initial phase of the RISCV32 Single Cycle Processor Design project, focusing only on a non-pipelined processor.",0,avishkaherath/RISCV32-SingleCycle-NonPipelined-Processor,692959641,Verilog,RISCV32-SingleCycle-NonPipelined-Processor,45626,0,2023-12-03 19:12:47+00:00,[],None
436,https://github.com/ZeboZebo702/CEE_2024_modular_calc.git,2023-09-18 21:29:51+00:00,,0,ZeboZebo702/CEE_2024_modular_calc,693353154,Verilog,CEE_2024_modular_calc,996,0,2024-01-19 21:53:52+00:00,[],None
437,https://github.com/doora1202/Verilog-HDL.git,2023-10-03 06:38:00+00:00,Verilog-HDL,0,doora1202/Verilog-HDL,699693709,Verilog,Verilog-HDL,4,0,2024-01-09 11:42:24+00:00,[],None
438,https://github.com/IslamElsadek97/caravel.git,2023-09-18 15:00:08+00:00,,0,IslamElsadek97/caravel,693206387,Verilog,caravel,11916,0,2023-09-18 15:01:26+00:00,[],https://api.github.com/licenses/apache-2.0
439,https://github.com/Mohamed123484/UART_TX.git,2023-09-18 14:41:57+00:00,,0,Mohamed123484/UART_TX,693197980,Verilog,UART_TX,641,0,2023-09-18 14:43:48+00:00,[],None
440,https://github.com/Ahmed-Salah-312/VGA_controller.git,2023-09-16 23:58:18+00:00,VGA controller to handles the low-level details of communicating with a monitor over a VGA connector.,0,Ahmed-Salah-312/VGA_controller,692585303,Verilog,VGA_controller,2,0,2023-09-17 00:00:21+00:00,[],None
441,https://github.com/dinuo88/Processor-design-and-practice.git,2023-09-16 11:36:53+00:00,,0,dinuo88/Processor-design-and-practice,692407665,Verilog,Processor-design-and-practice,3191,0,2023-09-16 11:54:48+00:00,[],None
442,https://github.com/harison1121/NTHU.git,2023-09-19 15:18:20+00:00,SOC_LAB,0,harison1121/NTHU,693719814,Verilog,NTHU,1345,0,2023-10-17 09:18:45+00:00,[],None
443,https://github.com/PrathikUmbarji/digitalSystem.git,2023-09-18 17:14:56+00:00,basic digital systems,0,PrathikUmbarji/digitalSystem,693263897,Verilog,digitalSystem,16,0,2023-09-19 13:20:15+00:00,[],None
444,https://github.com/MiskaMoska/NoCRouterArch.git,2023-09-19 13:51:10+00:00,,0,MiskaMoska/NoCRouterArch,693678653,Verilog,NoCRouterArch,114,0,2023-09-19 13:55:14+00:00,[],None
445,https://github.com/fayizferosh/risc-v-myth-report.git,2023-09-20 13:15:41+00:00,5 Day RISC-V pipelined core development using TL-Verilog workshop by VSD,0,fayizferosh/risc-v-myth-report,694169519,Verilog,risc-v-myth-report,711,0,2023-09-21 19:18:53+00:00,[],None
446,https://github.com/DanielUSMELO/my_chip.git,2023-09-21 21:13:39+00:00,,0,DanielUSMELO/my_chip,694862657,Verilog,my_chip,3023,0,2023-09-22 02:49:26+00:00,[],https://api.github.com/licenses/apache-2.0
447,https://github.com/pjb325/ECE-128-Lab-3.git,2023-09-19 20:22:24+00:00,,0,pjb325/ECE-128-Lab-3,693840090,Verilog,ECE-128-Lab-3,3,0,2023-09-19 20:24:08+00:00,[],None
448,https://github.com/Hadassaju/my_chip_dpga.git,2023-09-19 16:55:53+00:00,,0,Hadassaju/my_chip_dpga,693761892,Verilog,my_chip_dpga,11916,0,2023-09-19 16:57:10+00:00,[],https://api.github.com/licenses/apache-2.0
449,https://github.com/VargVain/arch-alu.git,2023-09-27 18:23:08+00:00,,0,VargVain/arch-alu,697439173,Verilog,arch-alu,4,0,2023-09-27 18:26:43+00:00,[],None
450,https://github.com/sgh579/HDLBits.git,2023-09-28 01:35:30+00:00,,0,sgh579/HDLBits,697556430,Verilog,HDLBits,16,0,2023-09-28 01:42:53+00:00,[],None
451,https://github.com/mrdunker/IIITB_auto_room_lc.git,2023-10-03 04:25:10+00:00,Physical Design of Automated room lighting | RISC-V,0,mrdunker/IIITB_auto_room_lc,699655771,Verilog,IIITB_auto_room_lc,4476,0,2023-12-05 08:51:45+00:00,[],https://api.github.com/licenses/mit
452,https://github.com/develone/catboard-relook.git,2023-10-01 13:03:39+00:00,,0,develone/catboard-relook,698941182,Verilog,catboard-relook,21664,0,2023-10-01 13:38:39+00:00,[],None
453,https://github.com/Mithun-Chakravarthi/100-Days-RTL-Coding.git,2023-09-19 13:16:35+00:00,- Master digital circuit design principles. - Gain proficiency in Verilog - Complete a variety of RTL projects to apply my knowledge. - Document my progress and share my insights with the community.,0,Mithun-Chakravarthi/100-Days-RTL-Coding,693661286,Verilog,100-Days-RTL-Coding,12,0,2023-09-19 13:19:52+00:00,[],None
454,https://github.com/d-chekuri/RTL2GDS.git,2023-09-25 15:10:55+00:00,A detailed description from RTL to GDS with 100 days of RTL as base point.,0,d-chekuri/RTL2GDS,696348702,Verilog,RTL2GDS,5,0,2023-11-22 02:58:48+00:00,[],https://api.github.com/licenses/mit
455,https://github.com/Justsomebody1234/Hdl_Bits.git,2023-09-18 14:29:40+00:00,The answers to the Verilog questions on the site https://hdlbits.01xz.net/wiki/Main_Page. ,0,Justsomebody1234/Hdl_Bits,693192163,Verilog,Hdl_Bits,37,0,2023-09-18 14:30:18+00:00,[],None
456,https://github.com/SaiNageshyr/32bit-Carry-Look-Ahead-Adder.git,2023-09-17 06:17:02+00:00,,0,SaiNageshyr/32bit-Carry-Look-Ahead-Adder,692646993,Verilog,32bit-Carry-Look-Ahead-Adder,840,0,2023-09-17 06:24:19+00:00,[],None
457,https://github.com/shyamsundar-nd/fulladder.git,2023-09-17 06:22:23+00:00,,0,shyamsundar-nd/fulladder,692648179,Verilog,fulladder,3,0,2023-09-17 06:24:13+00:00,[],None
458,https://github.com/dhanvantraj7/Soil_Monitoring_bot.git,2023-09-28 09:30:04+00:00,,0,dhanvantraj7/Soil_Monitoring_bot,697695620,Verilog,Soil_Monitoring_bot,30804,0,2023-12-24 09:00:23+00:00,[],None
459,https://github.com/irfanyucesan/EE2003-Digital-Design-Lab-Projects.git,2023-09-16 13:23:09+00:00,Marmara EEE- EE2003 Digital Design Lab Projects,0,irfanyucesan/EE2003-Digital-Design-Lab-Projects,692435841,Verilog,EE2003-Digital-Design-Lab-Projects,3,0,2023-09-16 13:49:23+00:00,[],None
460,https://github.com/sm-koeunseo/LogicDesign.git,2023-09-19 14:36:59+00:00,,0,sm-koeunseo/LogicDesign,693700751,Verilog,LogicDesign,1977,0,2024-01-12 20:02:14+00:00,[],None
461,https://github.com/s311511010/SOCStudy.git,2023-09-22 07:41:14+00:00,,0,s311511010/SOCStudy,695027304,Verilog,SOCStudy,2713,0,2023-10-21 15:42:12+00:00,[],None
462,https://github.com/sumitarohit/UART_Using_Verilog_HDl.git,2023-10-02 07:14:39+00:00,,0,sumitarohit/UART_Using_Verilog_HDl,699214273,Verilog,UART_Using_Verilog_HDl,1383,0,2023-10-02 07:20:52+00:00,[],None
463,https://github.com/aviaya4/memory_register.git,2023-10-02 10:07:37+00:00,,0,aviaya4/memory_register,699278501,Verilog,memory_register,9,0,2023-10-02 12:17:05+00:00,[],None
464,https://github.com/esraaayman1900735/RTL-to-GDS-implementation-of-low-power-configurable-multi-clock-Digital-System.git,2023-09-30 14:43:08+00:00,,0,esraaayman1900735/RTL-to-GDS-implementation-of-low-power-configurable-multi-clock-Digital-System,698647858,Verilog,RTL-to-GDS-implementation-of-low-power-configurable-multi-clock-Digital-System,36,0,2023-09-30 16:18:25+00:00,[],None
465,https://github.com/abottegam/Digital-Stopwatch.git,2023-09-30 17:14:08+00:00,Real time digital stopwatch design and FPGA implementation.,0,abottegam/Digital-Stopwatch,698693945,Verilog,Digital-Stopwatch,1256,0,2023-09-30 17:44:39+00:00,['flipflop'],https://api.github.com/licenses/gpl-3.0
466,https://github.com/Revathikotni123/T_intersection.git,2023-09-29 10:00:59+00:00,,0,Revathikotni123/T_intersection,698167091,Verilog,T_intersection,139,0,2023-09-29 10:01:59+00:00,[],None
467,https://github.com/MuChengChen/IC-Contest-Undergraduate-Level-Cell-Based-Digital-Circuit-Design-Category-PREVIOUS-EXAM.git,2023-09-25 08:10:18+00:00,,0,MuChengChen/IC-Contest-Undergraduate-Level-Cell-Based-Digital-Circuit-Design-Category-PREVIOUS-EXAM,696164858,Verilog,IC-Contest-Undergraduate-Level-Cell-Based-Digital-Circuit-Design-Category-PREVIOUS-EXAM,14653,0,2023-09-25 09:38:53+00:00,[],None
468,https://github.com/prathiksha97/udcounter.git,2023-09-27 05:20:38+00:00,,0,prathiksha97/udcounter,697121566,Verilog,udcounter,11915,0,2023-09-27 05:21:24+00:00,[],https://api.github.com/licenses/apache-2.0
469,https://github.com/eslamaoao/LFSR.git,2023-09-28 03:47:01+00:00,Linear Feedback Shift Register,0,eslamaoao/LFSR,697586852,Verilog,LFSR,157,0,2023-09-28 03:48:45+00:00,[],None
470,https://github.com/jorgeav55/Dispatch_Unit.git,2023-09-30 21:04:58+00:00,,0,jorgeav55/Dispatch_Unit,698749817,Verilog,Dispatch_Unit,142,0,2023-09-30 21:14:46+00:00,[],None
471,https://github.com/Vankit21/Majorproject.git,2023-10-01 15:52:11+00:00,,0,Vankit21/Majorproject,698991907,Verilog,Majorproject,7,0,2023-10-02 10:54:46+00:00,[],None
472,https://github.com/MuChengChen/SHA3.git,2023-10-01 07:25:30+00:00,,0,MuChengChen/SHA3,698858019,Verilog,SHA3,43328,0,2023-10-01 07:30:30+00:00,[],None
473,https://github.com/mrLSD/Sipeed-TangNano-20K.git,2023-10-01 13:18:56+00:00,FPGA im action for the  board Sipeed TangNano 20K,0,mrLSD/Sipeed-TangNano-20K,698945639,Verilog,Sipeed-TangNano-20K,161,0,2023-10-01 13:59:44+00:00,[],https://api.github.com/licenses/mit
474,https://github.com/Tichard/ELN.git,2023-10-02 17:15:08+00:00,Emetteur pour Liaison Numérique,0,Tichard/ELN,699459091,Verilog,ELN,51930,0,2023-10-02 17:39:22+00:00,[],None
475,https://github.com/Fermuto/I2CTransmitReceive.git,2023-10-03 21:09:55+00:00,I2C! I2C!,0,Fermuto/I2CTransmitReceive,700052514,Verilog,I2CTransmitReceive,44,0,2023-10-04 06:02:00+00:00,[],None
476,https://github.com/suraj4840/Vedic_multiplier_023.git,2023-09-29 17:44:44+00:00,,0,suraj4840/Vedic_multiplier_023,698343915,Verilog,Vedic_multiplier_023,1,0,2023-09-29 17:45:48+00:00,[],None
477,https://github.com/basemhesham/32-bit_single_cycle_MIPS_processor.git,2023-09-25 21:30:28+00:00,,0,basemhesham/32-bit_single_cycle_MIPS_processor,696496580,Verilog,32-bit_single_cycle_MIPS_processor,439,0,2023-09-25 21:33:19+00:00,[],None
478,https://github.com/ObitoUchiha-K/StateMooreMachine.git,2023-09-20 03:18:39+00:00,Use verilog to design a chip has state moore machine.,0,ObitoUchiha-K/StateMooreMachine,693951664,Verilog,StateMooreMachine,46,0,2023-09-20 03:19:36+00:00,[],None
479,https://github.com/Rahma-Aly/Round-Robin-Arbiter.git,2023-09-27 01:58:05+00:00,"Verilog implementation of one of the commonly used arbitration mechanism, Round Robin. verified using systemverilog assertions  ",0,Rahma-Aly/Round-Robin-Arbiter,697070805,Verilog,Round-Robin-Arbiter,10,0,2023-09-27 02:00:52+00:00,[],None
480,https://github.com/pjb325/ECE128-Lab4.git,2023-09-26 19:47:11+00:00,,0,pjb325/ECE128-Lab4,696975332,Verilog,ECE128-Lab4,5,0,2023-09-26 19:50:35+00:00,[],None
481,https://github.com/H44081272/VendingMachine.git,2023-09-24 13:53:38+00:00,VendingMachine in verilog,0,H44081272/VendingMachine,695874974,Verilog,VendingMachine,5,0,2023-09-24 13:54:32+00:00,[],None
482,https://github.com/LuisBaiano/TEC498-MI-Projeto-de-Circuitos-Digitais-2023.1-PBL01.git,2023-09-24 11:48:22+00:00,,0,LuisBaiano/TEC498-MI-Projeto-de-Circuitos-Digitais-2023.1-PBL01,695840012,Verilog,TEC498-MI-Projeto-de-Circuitos-Digitais-2023.1-PBL01,2793,0,2023-09-24 13:41:35+00:00,[],None
483,https://github.com/zizi0123/ToyALU.git,2023-09-27 16:49:53+00:00,a toy ALU for Computer Architecture class,0,zizi0123/ToyALU,697401875,Verilog,ToyALU,44,0,2023-09-27 16:53:39+00:00,[],https://api.github.com/licenses/apache-2.0
484,https://github.com/meiEEsam/Multi-Cylcle-Mips.git,2023-09-28 17:31:15+00:00,,0,meiEEsam/Multi-Cylcle-Mips,697893365,Verilog,Multi-Cylcle-Mips,10,0,2023-09-28 19:57:00+00:00,[],None
485,https://github.com/muhammad-maarij-zeeshan/synchronous-ram.git,2023-09-19 05:15:12+00:00,,0,muhammad-maarij-zeeshan/synchronous-ram,693471845,Verilog,synchronous-ram,48,0,2023-09-21 07:48:40+00:00,[],None
486,https://github.com/0ZoZ0/Image_Processing_with_Neighborhood_Processing_in_Verilog.git,2023-09-18 10:55:44+00:00,"The ""Image Processing with Neighborhood Processing in Verilog"" project is a fascinating exploration of digital image processing techn In this project, we focus on manipulating a well-known image, the Luna Gray image, to perform three fundamental image processing operations: blurring, edge detection, and sharpening.",0,0ZoZ0/Image_Processing_with_Neighborhood_Processing_in_Verilog,693100607,Verilog,Image_Processing_with_Neighborhood_Processing_in_Verilog,869,0,2023-09-18 11:14:57+00:00,[],None
487,https://github.com/wsl5300/Vending-Machine.git,2023-09-16 07:46:06+00:00,利用有限狀態機的方法模擬出自動販賣機。,0,wsl5300/Vending-Machine,692347486,Verilog,Vending-Machine,15,0,2023-09-16 07:57:59+00:00,[],None
488,https://github.com/atondwalkar/Processor.git,2023-09-18 16:59:09+00:00,,0,atondwalkar/Processor,693257299,Verilog,Processor,36,0,2023-09-18 17:00:00+00:00,[],None
489,https://github.com/camailam/PBL_CD.git,2023-09-21 01:51:14+00:00,,0,camailam/PBL_CD,694434169,Verilog,PBL_CD,311,0,2023-09-23 01:25:40+00:00,[],None
490,https://github.com/subbu009/Router_1x3.git,2023-09-19 12:26:15+00:00,,0,subbu009/Router_1x3,693638890,Verilog,Router_1x3,4,0,2023-09-19 12:32:40+00:00,[],None
491,https://github.com/FlavioRobertoTavares/Projeto-3-SD.git,2023-09-16 22:44:56+00:00,,1,FlavioRobertoTavares/Projeto-3-SD,692574222,Verilog,Projeto-3-SD,5690,0,2023-09-16 22:59:39+00:00,[],None
492,https://github.com/gps1784/verilog-nes-6502.git,2023-09-17 17:59:14+00:00,A dumping ground for verilog tools and projects,0,gps1784/verilog-nes-6502,692830631,Verilog,verilog-nes-6502,7,0,2023-09-17 20:22:59+00:00,[],None
493,https://github.com/PiyushTewari2/CMOS-OV7670-SCCB-intefacing-and-configuration-on-FPGA-NEXYS4-DDR-VGA.git,2023-09-18 04:18:06+00:00,,0,PiyushTewari2/CMOS-OV7670-SCCB-intefacing-and-configuration-on-FPGA-NEXYS4-DDR-VGA,692963904,Verilog,CMOS-OV7670-SCCB-intefacing-and-configuration-on-FPGA-NEXYS4-DDR-VGA,110,0,2023-10-10 06:47:24+00:00,[],None
494,https://github.com/fathimaruksana/TFF.git,2023-09-19 03:23:24+00:00,,0,fathimaruksana/TFF,693440797,Verilog,TFF,1,0,2023-09-19 03:26:08+00:00,[],None
495,https://github.com/JNario31/4bit-binary-to-decimal.git,2023-09-18 22:51:26+00:00,Uses FPGA De-10 Lite 7-segment display to show conversion of binary to decimal of 4-bit patterns,0,JNario31/4bit-binary-to-decimal,693373811,Verilog,4bit-binary-to-decimal,2,0,2023-09-18 22:56:59+00:00,[],None
496,https://github.com/kirsjo/ECE128-Lab3.git,2023-09-19 19:26:11+00:00,,0,kirsjo/ECE128-Lab3,693820652,Verilog,ECE128-Lab3,15,0,2023-09-19 19:29:12+00:00,[],None
497,https://github.com/AbdAllah1441/GPIO.git,2023-09-24 05:01:20+00:00,,0,AbdAllah1441/GPIO,695746762,Verilog,GPIO,2,0,2023-12-14 18:30:43+00:00,[],None
498,https://github.com/Zathura1sanky/32-Bit-RISC-V-Architecture.git,2023-10-03 17:23:14+00:00,Verilog implemented ISA for RISC V processor architecture,0,Zathura1sanky/32-Bit-RISC-V-Architecture,699965344,Verilog,32-Bit-RISC-V-Architecture,151,0,2023-10-03 17:27:06+00:00,[],None
499,https://github.com/SakirHussain/spi.git,2023-10-03 11:19:31+00:00,,0,SakirHussain/spi,699800698,Verilog,spi,13488,0,2023-10-03 16:56:53+00:00,[],None
500,https://github.com/shale-paper/prototype.git,2023-09-18 22:54:58+00:00,,0,shale-paper/prototype,693374570,Verilog,prototype,7897,0,2023-09-18 23:21:11+00:00,[],None
501,https://github.com/SuperSaish/Vending_Machine.git,2023-09-19 09:27:58+00:00,Vending Machine in Verilog with Test Bench,0,SuperSaish/Vending_Machine,693566575,Verilog,Vending_Machine,4,0,2023-09-19 09:29:28+00:00,[],None
502,https://github.com/ZeboZebo702/ARITH_2019_modulus_calc.git,2023-09-19 00:11:30+00:00,,0,ZeboZebo702/ARITH_2019_modulus_calc,693391796,Verilog,ARITH_2019_modulus_calc,18,0,2023-09-19 00:12:34+00:00,[],None
503,https://github.com/Sourabhsinghchouhan/Single_cycle_ALU.git,2023-09-19 11:49:23+00:00,To create ALU file which will execute in single cycle,0,Sourabhsinghchouhan/Single_cycle_ALU,693623223,Verilog,Single_cycle_ALU,52,0,2023-09-19 12:41:54+00:00,[],None
504,https://github.com/SaiNageshyr/Prime-number.git,2023-09-17 08:06:30+00:00,,0,SaiNageshyr/Prime-number,692670040,Verilog,Prime-number,1071,0,2023-09-17 08:07:14+00:00,[],None
505,https://github.com/Mohamedfares10/Basic_Improved_Pulse_Width_Modulation.git,2023-09-17 19:11:29+00:00,,0,Mohamedfares10/Basic_Improved_Pulse_Width_Modulation,692849759,Verilog,Basic_Improved_Pulse_Width_Modulation,15,0,2023-09-17 19:32:26+00:00,[],None
506,https://github.com/gt74745/riscv.git,2023-09-17 15:28:28+00:00,A homebrew Risc-V CPU written entirely in synthesizable Verilog,0,gt74745/riscv,692787473,Verilog,riscv,53,0,2023-09-17 15:28:59+00:00,[],https://api.github.com/licenses/mit
507,https://github.com/ahmedkha2/USB_AXI_interface.git,2023-09-18 00:24:35+00:00,AXI interface Implementation for a USB 2.0 core.,0,ahmedkha2/USB_AXI_interface,692912593,Verilog,USB_AXI_interface,244,0,2023-09-18 00:34:05+00:00,[],None
508,https://github.com/Omarchaban/Design_and_UVM_Verification_of_Single_Cycle_MIPS.git,2023-09-18 07:08:44+00:00,"In this project, you are required to implement a 32-bit single-cycle microarchitecture MIPS processor based on Harvard Architecture. The single-cycle microarchitecture executes an entire instruction in one cycle. In other words instruction fetch, instruction decode, execute, write back, and program counter update occurs within a single clock cycle.",0,Omarchaban/Design_and_UVM_Verification_of_Single_Cycle_MIPS,693012732,Verilog,Design_and_UVM_Verification_of_Single_Cycle_MIPS,17,0,2023-09-18 07:10:51+00:00,[],None
509,https://github.com/iyashiiii/SELF-MADE-ACTIVITIES-FROM-VERILOG-RECORDINGS.git,2023-09-18 01:12:30+00:00,,0,iyashiiii/SELF-MADE-ACTIVITIES-FROM-VERILOG-RECORDINGS,692921629,Verilog,SELF-MADE-ACTIVITIES-FROM-VERILOG-RECORDINGS,2,0,2023-09-18 01:14:29+00:00,[],None
510,https://github.com/suraj4840/SR_FF_using_JK_FF_013.git,2023-09-25 13:24:03+00:00,,0,suraj4840/SR_FF_using_JK_FF_013,696294199,Verilog,SR_FF_using_JK_FF_013,2,0,2023-09-25 13:29:35+00:00,[],None
511,https://github.com/suraj4840/SIS0_014.git,2023-09-25 13:35:34+00:00,,0,suraj4840/SIS0_014,696299867,Verilog,SIS0_014,3,0,2023-09-25 13:41:00+00:00,[],None
512,https://github.com/kaveri307/4x1-Multiplexer-struct.git,2023-09-22 16:33:03+00:00,This repository consists of the RTL design and related essentials of a 4x1 Multiplexer designed using structural modelling written in Verilog.,0,kaveri307/4x1-Multiplexer-struct,695230110,Verilog,4x1-Multiplexer-struct,32,0,2023-09-22 17:04:36+00:00,[],None
513,https://github.com/0ZoZ0/RV32I_RISC-V-Processor-Design.git,2023-09-22 18:52:11+00:00,,0,0ZoZ0/RV32I_RISC-V-Processor-Design,695279305,Verilog,RV32I_RISC-V-Processor-Design,1980,0,2023-09-22 19:02:20+00:00,[],None
514,https://github.com/kkmlyle/top_tx_922.git,2023-09-22 12:59:02+00:00,,0,kkmlyle/top_tx_922,695143672,Verilog,top_tx_922,72,0,2023-09-22 13:01:48+00:00,[],None
515,https://github.com/XiaoKChenEdu/ALU.git,2023-09-21 07:22:00+00:00,,0,XiaoKChenEdu/ALU,694529998,Verilog,ALU,7,0,2023-09-21 07:44:18+00:00,[],None
516,https://github.com/hiGiraffe/Computer-Organization-Mips.git,2023-09-30 16:17:50+00:00,,0,hiGiraffe/Computer-Organization-Mips,698677417,Verilog,Computer-Organization-Mips,28,0,2023-09-30 16:18:50+00:00,[],None
517,https://github.com/MuChengChen/INTRODUCTION-TO-VLSI-CAD-HOMEWORK.git,2023-09-25 07:55:55+00:00,,0,MuChengChen/INTRODUCTION-TO-VLSI-CAD-HOMEWORK,696159445,Verilog,INTRODUCTION-TO-VLSI-CAD-HOMEWORK,62575,0,2023-09-25 08:37:18+00:00,[],None
518,https://github.com/renjialong0926/myrepo.git,2023-09-25 09:13:34+00:00,,0,renjialong0926/myrepo,696189748,Verilog,myrepo,213,0,2023-09-25 13:07:03+00:00,[],None
519,https://github.com/rolance110/Image_Denoising_and_Edge_Detection.git,2023-09-29 08:44:56+00:00,基於硬體架構實現二值圖像降噪與邊緣偵測 Hardware-Based Implementation of Binary Image Denoising and Edge Detection  ,0,rolance110/Image_Denoising_and_Edge_Detection,698139488,Verilog,Image_Denoising_and_Edge_Detection,308,0,2023-10-06 15:55:03+00:00,[],None
520,https://github.com/gagana-05/caravel_setup.git,2023-09-29 11:47:39+00:00,,0,gagana-05/caravel_setup,698203803,Verilog,caravel_setup,11915,0,2023-09-29 11:48:27+00:00,[],https://api.github.com/licenses/apache-2.0
521,https://github.com/SnehashreeHazra/Verilog.git,2023-09-29 11:55:04+00:00,,0,SnehashreeHazra/Verilog,698206317,Verilog,Verilog,17,0,2023-09-29 11:58:32+00:00,[],None
522,https://github.com/Prabha1010/myadldo.git,2023-09-30 10:12:06+00:00,,0,Prabha1010/myadldo,698572644,Verilog,myadldo,11915,0,2023-09-30 10:12:48+00:00,[],https://api.github.com/licenses/apache-2.0
523,https://github.com/MiZiDD-76/tt05_mizidd_7bitalu.git,2023-10-02 18:44:24+00:00,Testing TinyTapeout05 flow,0,MiZiDD-76/tt05_mizidd_7bitalu,699496036,Verilog,tt05_mizidd_7bitalu,19,0,2023-10-02 18:44:30+00:00,[],https://api.github.com/licenses/apache-2.0
524,https://github.com/alvin0912/AtrousConvolution.git,2023-10-02 15:55:48+00:00,"Implementation of Atrous Convolution with replicate padding, Atrous Convolution, ReLU and maxpooling.",0,alvin0912/AtrousConvolution,699425536,Verilog,AtrousConvolution,1,0,2023-10-02 15:57:02+00:00,[],None
525,https://github.com/PeterBaptista/Microondas-Sistemas-Digitais.git,2023-09-22 01:50:21+00:00,,0,PeterBaptista/Microondas-Sistemas-Digitais,694931023,Verilog,Microondas-Sistemas-Digitais,8933,0,2023-09-22 02:07:22+00:00,[],None
526,https://github.com/pritish2439/Vending_Machine.git,2023-09-21 14:21:24+00:00,,0,pritish2439/Vending_Machine,694703286,Verilog,Vending_Machine,158,0,2023-09-21 14:22:47+00:00,[],None
527,https://github.com/MostafaEssamAbdelhameed/Synchronizers.git,2023-09-23 23:06:50+00:00,,0,MostafaEssamAbdelhameed/Synchronizers,695691909,Verilog,Synchronizers,3,0,2023-09-23 23:07:14+00:00,[],None
528,https://github.com/Max-0729/SOCStudy.git,2023-09-22 07:36:51+00:00,,0,Max-0729/SOCStudy,695025705,Verilog,SOCStudy,1581,0,2023-10-21 17:30:31+00:00,[],None
529,https://github.com/suraj4840/MUX_4_1_004.git,2023-09-23 18:08:56+00:00,,0,suraj4840/MUX_4_1_004,695619669,Verilog,MUX_4_1_004,3,0,2023-09-23 18:10:24+00:00,[],None
530,https://github.com/mvsharikrishna/Verilog-Projects.git,2023-09-23 09:42:15+00:00,,0,mvsharikrishna/Verilog-Projects,695473161,Verilog,Verilog-Projects,3,0,2023-09-23 09:45:49+00:00,[],None
531,https://github.com/tharindurathnayaka/FYP_Tharindu_Rathnayaka.git,2023-09-26 04:36:29+00:00,,0,tharindurathnayaka/FYP_Tharindu_Rathnayaka,696601605,Verilog,FYP_Tharindu_Rathnayaka,68988,0,2023-09-26 04:38:44+00:00,[],None
532,https://github.com/Thomas180105/ToyALU.git,2023-09-27 16:40:09+00:00,,0,Thomas180105/ToyALU,697397863,Verilog,ToyALU,18,0,2023-09-27 16:44:50+00:00,[],None
533,https://github.com/algofoogle/tt05-raybox-zero.git,2023-09-28 02:15:27+00:00,Simple HDL VGA ray caster game demo upgraded for TT05 from tt04-raybox-zero,0,algofoogle/tt05-raybox-zero,697565546,Verilog,tt05-raybox-zero,11,0,2023-09-28 03:16:11+00:00,[],https://api.github.com/licenses/apache-2.0
534,https://github.com/wayneouow/ICC2006_TRIANGLE.git,2023-09-28 20:24:16+00:00,2006 University/College IC Design Contest Preliminary FPGA IC Category Right-angled triangle Rendering Engine,0,wayneouow/ICC2006_TRIANGLE,697954137,Verilog,ICC2006_TRIANGLE,192,0,2023-09-28 20:26:11+00:00,[],None
535,https://github.com/linhengpei/ICLAB.git,2023-09-30 12:46:00+00:00,,0,linhengpei/ICLAB,698613070,Verilog,ICLAB,51964,0,2024-01-12 12:52:32+00:00,[],None
536,https://github.com/areast21/unrolled_AES-128_Encryption_Engine.git,2023-09-19 14:31:05+00:00,,0,areast21/unrolled_AES-128_Encryption_Engine,693697960,Verilog,unrolled_AES-128_Encryption_Engine,5377,0,2024-01-12 23:23:47+00:00,[],None
537,https://github.com/lotus9x9/NYCU-ICLAB-2023-FALL.git,2023-09-25 16:05:38+00:00,,0,lotus9x9/NYCU-ICLAB-2023-FALL,696374760,Verilog,NYCU-ICLAB-2023-FALL,19305,0,2024-01-16 10:20:31+00:00,[],None
538,https://github.com/Brianhhhhhh/ECE552.git,2023-09-22 05:44:26+00:00,Implementation of WISC processor,0,Brianhhhhhh/ECE552,694987701,Verilog,ECE552,4740,0,2024-03-07 22:42:50+00:00,[],None
539,https://github.com/FPGAOL-CE/picorv32-caas.git,2023-10-03 14:42:12+00:00,,0,FPGAOL-CE/picorv32-caas,699890955,Verilog,picorv32-caas,4,0,2023-10-03 14:42:30+00:00,[],None
540,https://github.com/uptoamir/Logic-Circuits.git,2023-09-16 08:00:49+00:00,"Logic Circuits Lab Project, Fall 2018",0,uptoamir/Logic-Circuits,692350965,Verilog,Logic-Circuits,6,0,2023-09-16 08:01:48+00:00,[],None
541,https://github.com/Oliverz1206/Duke_S1_Verilog.git,2023-09-17 20:16:34+00:00,,0,Oliverz1206/Duke_S1_Verilog,692865548,Verilog,Duke_S1_Verilog,23964,0,2023-09-17 20:27:31+00:00,[],None
542,https://github.com/AdamNassan/TrafficLightControl-Verilog.git,2023-09-20 14:39:30+00:00,Design of a traffic light controller for the highway and farm road intersection ,0,AdamNassan/TrafficLightControl-Verilog,694209278,Verilog,TrafficLightControl-Verilog,1264,0,2023-11-13 12:28:54+00:00,[],None
543,https://github.com/zhutao-a/Ic_Learning.git,2023-09-19 04:40:37+00:00,用来做IC习题练习的仓库,0,zhutao-a/Ic_Learning,693460854,Verilog,Ic_Learning,19521,0,2023-11-03 12:45:52+00:00,[],None
544,https://github.com/rolance110/IC_Design_Contest.git,2023-09-19 16:07:47+00:00,用來記錄IC Design Contest(cell based)的練習結果,0,rolance110/IC_Design_Contest,693741657,Verilog,IC_Design_Contest,7804,0,2023-10-01 12:24:32+00:00,[],None
545,https://github.com/Trufflechoco/ELEC391_Comm_Sys_Clone.git,2023-09-21 22:28:54+00:00,Course projects for ELEC 391,0,Trufflechoco/ELEC391_Comm_Sys_Clone,694881854,Verilog,ELEC391_Comm_Sys_Clone,146790,0,2023-09-21 23:53:28+00:00,[],None
546,https://github.com/WesleyRdS/PBL1-CD.git,2023-09-17 20:27:47+00:00,Circuito digital para representar um numero em um display de sete segmentos que pode ser acressido ou decressido ,0,WesleyRdS/PBL1-CD,692868238,Verilog,PBL1-CD,15,0,2023-09-17 20:30:24+00:00,[],None
547,https://github.com/Scdavey/Single-Cycle-CPU.git,2023-09-17 21:14:40+00:00,Design of a single cycle cpu simulated with the use of Verilog,0,Scdavey/Single-Cycle-CPU,692878195,Verilog,Single-Cycle-CPU,6316,0,2023-09-17 21:16:37+00:00,[],None
548,https://github.com/Manish0120/GCD-Verilog-Code-using-Datapath-and-Controller-Design.git,2023-09-17 17:19:47+00:00,"In this repository, there is a verilog code to calculate the GCD of two natural numbers  using 'dataflow and controller modelling using the concept of finite state machines'.",0,Manish0120/GCD-Verilog-Code-using-Datapath-and-Controller-Design,692820101,Verilog,GCD-Verilog-Code-using-Datapath-and-Controller-Design,4,0,2023-09-17 17:33:47+00:00,[],None
549,https://github.com/chipmuenk/tt_05.git,2023-09-17 09:36:41+00:00,Fork of TinyTapeout/tt05-verilog-demo,0,chipmuenk/tt_05,692693589,Verilog,tt_05,15,0,2023-09-17 09:36:45+00:00,[],https://api.github.com/licenses/apache-2.0
550,https://github.com/imhonghong/1121_HDL_CSE425.git,2023-09-22 07:12:44+00:00,hardware description language using Verilog,0,imhonghong/1121_HDL_CSE425,695017003,Verilog,1121_HDL_CSE425,11,0,2023-09-22 07:14:03+00:00,[],None
551,https://github.com/MayankP2003/101_pattern_detector.git,2023-09-22 13:22:47+00:00,,0,MayankP2003/101_pattern_detector,695153236,Verilog,101_pattern_detector,1,0,2023-09-22 13:23:14+00:00,[],None
552,https://github.com/mmario233/digital-circuit-experiment.git,2023-09-22 03:26:50+00:00,,0,mmario233/digital-circuit-experiment,694954419,Verilog,digital-circuit-experiment,994,0,2023-09-22 03:36:30+00:00,[],None
553,https://github.com/Likhit-622207/FPGAspeaks.git,2023-09-16 04:42:31+00:00,This is for a certified FPGA programme ,0,Likhit-622207/FPGAspeaks,692307140,Verilog,FPGAspeaks,5,0,2023-09-28 10:06:47+00:00,[],None
554,https://github.com/ManasaDeviMalla/mod1000counter_Basys3.git,2023-09-20 14:59:07+00:00,,0,ManasaDeviMalla/mod1000counter_Basys3,694218630,Verilog,mod1000counter_Basys3,583,0,2023-09-20 15:26:16+00:00,[],None
555,https://github.com/suraj4840/Half_adder_001.git,2023-09-23 15:00:00+00:00,,0,suraj4840/Half_adder_001,695563701,Verilog,Half_adder_001,5,0,2023-09-23 15:11:15+00:00,[],None
556,https://github.com/ErenSerhatA/VERILOG.git,2023-09-26 17:24:56+00:00,,0,ErenSerhatA/VERILOG,696919861,Verilog,VERILOG,4,0,2023-09-26 17:25:02+00:00,[],None
557,https://github.com/eslamaoao/Automatic_Garage_Door_Controller.git,2023-09-28 03:52:03+00:00,Finite state machine (FSM) is a major tool to implement  controllers and sequencers,0,eslamaoao/Automatic_Garage_Door_Controller,697588101,Verilog,Automatic_Garage_Door_Controller,593,0,2023-09-28 03:53:51+00:00,[],None
558,https://github.com/eslamaoao/CRC.git,2023-09-28 03:44:47+00:00,Linear Feedback Shift Register,0,eslamaoao/CRC,697586338,Verilog,CRC,502,0,2023-09-28 03:45:41+00:00,[],None
559,https://github.com/heertariwala/SPI_PROTOCOL.git,2023-09-28 11:08:28+00:00,,0,heertariwala/SPI_PROTOCOL,697731370,Verilog,SPI_PROTOCOL,2481,0,2023-09-28 11:27:28+00:00,[],None
560,https://github.com/alexdocu1/Lab3ECE128.git,2023-09-26 03:30:48+00:00,,0,alexdocu1/Lab3ECE128,696584903,Verilog,Lab3ECE128,4,0,2023-09-26 03:32:57+00:00,[],None
561,https://github.com/toastedcrumpets/upduino-notes.git,2023-09-24 22:44:04+00:00,A set of notes on programming a upduino using the current toolchain.,0,toastedcrumpets/upduino-notes,696021547,Verilog,upduino-notes,2,0,2023-09-24 22:45:28+00:00,[],None
562,https://github.com/suraj4840/FF_USING_SRFF_012.git,2023-09-25 13:13:05+00:00,,0,suraj4840/FF_USING_SRFF_012,696289146,Verilog,FF_USING_SRFF_012,2,0,2023-09-25 13:14:53+00:00,[],None
563,https://github.com/arpitpaul/TLC-system.git,2023-09-25 14:35:59+00:00,,0,arpitpaul/TLC-system,696330449,Verilog,TLC-system,407,0,2023-09-25 14:38:58+00:00,[],None
564,https://github.com/wayneouow/ICC2014_STI_DAC.git,2023-09-28 20:11:32+00:00,2014 IC Design Contest Preliminary 研究所類標準元件數位電路設計  Serial Transmitter and Data Arrange Controller,0,wayneouow/ICC2014_STI_DAC,697950190,Verilog,ICC2014_STI_DAC,802,0,2023-09-28 20:12:26+00:00,[],None
565,https://github.com/EvangelinaCastellano/TP1_ALU.git,2023-09-28 21:32:10+00:00,,1,EvangelinaCastellano/TP1_ALU,697973136,Verilog,TP1_ALU,316,0,2023-10-04 21:25:54+00:00,[],None
566,https://github.com/AbelCategory/ALU.git,2023-09-26 12:11:25+00:00,,0,AbelCategory/ALU,696773479,Verilog,ALU,69,0,2023-09-26 12:24:33+00:00,[],None
567,https://github.com/alikera/Computer-Aided-Digital-System.git,2023-10-02 20:45:20+00:00,This GitHub repository serves as my primary resource for the University of Tehran's Computer Aided Digital System course.,0,alikera/Computer-Aided-Digital-System,699539618,Verilog,Computer-Aided-Digital-System,941,0,2023-10-02 20:46:49+00:00,[],None
568,https://github.com/EvangelinaCastellano/TP2_UART.git,2023-10-03 14:56:17+00:00,,1,EvangelinaCastellano/TP2_UART,699898183,Verilog,TP2_UART,17,0,2023-11-08 22:52:15+00:00,[],None
569,https://github.com/uwusfq13/USFQ_A_Chip.git,2023-09-22 20:43:35+00:00,,0,uwusfq13/USFQ_A_Chip,695312549,Verilog,USFQ_A_Chip,2963,0,2023-09-22 20:43:41+00:00,[],https://api.github.com/licenses/apache-2.0
570,https://github.com/suraj4840/Ripple_carry_adder_003.git,2023-09-23 15:25:37+00:00,,0,suraj4840/Ripple_carry_adder_003,695573592,Verilog,Ripple_carry_adder_003,12,0,2023-09-23 15:34:54+00:00,[],None
571,https://github.com/LuisBaiano/TEC498-MI-Projeto-de-Circuitos-Digitais-2023.1-PBL02.git,2023-09-24 14:35:25+00:00,,0,LuisBaiano/TEC498-MI-Projeto-de-Circuitos-Digitais-2023.1-PBL02,695887870,Verilog,TEC498-MI-Projeto-de-Circuitos-Digitais-2023.1-PBL02,3951,0,2023-09-24 14:42:47+00:00,[],None
572,https://github.com/xxxuanruby/example.git,2023-09-26 05:18:44+00:00,,0,xxxuanruby/example,696612818,Verilog,example,98319,0,2023-09-26 05:19:30+00:00,[],https://api.github.com/licenses/apache-2.0
573,https://github.com/majaszturmaj/zyboz7-20-led-arcade.git,2023-09-24 13:02:24+00:00,Small Zybo board project.,0,majaszturmaj/zyboz7-20-led-arcade,695859511,Verilog,zyboz7-20-led-arcade,10957,0,2023-11-03 15:19:24+00:00,[],https://api.github.com/licenses/gpl-2.0
574,https://github.com/BhanuPrakash4050/Mod-10-counter.git,2023-09-17 07:08:21+00:00,,0,BhanuPrakash4050/Mod-10-counter,692657667,Verilog,Mod-10-counter,29,0,2023-09-17 07:11:29+00:00,[],None
575,https://github.com/256-daisuki/verilog.git,2023-09-17 10:43:03+00:00,,0,256-daisuki/verilog,692709162,Verilog,verilog,12,0,2023-09-17 10:48:22+00:00,[],None
576,https://github.com/rajdeepbanik123/sequence_detector.git,2023-09-16 10:04:13+00:00,,0,rajdeepbanik123/sequence_detector,692381365,Verilog,sequence_detector,426,0,2023-09-16 10:08:15+00:00,[],None
577,https://github.com/SujaySubbu/RISCV-Processor.git,2023-09-28 18:52:59+00:00,RISC-V based 5 stage pipelined processor implementation with 4 pipeline registers,0,SujaySubbu/RISCV-Processor,697923963,Verilog,RISCV-Processor,25,0,2023-09-28 19:09:57+00:00,[],None
578,https://github.com/wayneouow/training_MAC.git,2023-09-28 20:27:36+00:00,Multiply and Accumulation,0,wayneouow/training_MAC,697955132,Verilog,training_MAC,179,0,2023-09-28 20:28:28+00:00,[],None
579,https://github.com/theFestest/tt5-tiny-eq-visualizer.git,2023-10-01 17:55:11+00:00,Attempt at an equalizer (EQ) visualizer for Tiny Tapeout 5,0,theFestest/tt5-tiny-eq-visualizer,699028469,Verilog,tt5-tiny-eq-visualizer,42,0,2023-10-08 01:41:34+00:00,[],https://api.github.com/licenses/apache-2.0
580,https://github.com/Shahiraosama/-RTL-to-GDS_Implementation_of_Low_Power_Configurable_Multi_Clock_Digital_System-.git,2023-10-02 13:36:23+00:00,,0,Shahiraosama/-RTL-to-GDS_Implementation_of_Low_Power_Configurable_Multi_Clock_Digital_System-,699360660,Verilog,-RTL-to-GDS_Implementation_of_Low_Power_Configurable_Multi_Clock_Digital_System-,1218,0,2023-10-02 13:41:09+00:00,[],None
581,https://github.com/Purdue-SoCET/OpenLane.git,2023-09-20 20:29:30+00:00,,0,Purdue-SoCET/OpenLane,694350741,Verilog,OpenLane,157548,0,2023-11-30 23:29:04+00:00,[],None
582,https://github.com/kaivalyaeAnilP/RISC-V-Processor-32-bit.git,2023-10-03 16:00:09+00:00,,0,kaivalyaeAnilP/RISC-V-Processor-32-bit,699928560,Verilog,RISC-V-Processor-32-bit,21,0,2023-11-30 09:05:56+00:00,[],None
583,https://github.com/3bdumhrous/RISC_V_single.git,2023-09-17 09:25:21+00:00,Verilog implementation to a single cycle RISC-V processor,0,3bdumhrous/RISC_V_single,692690830,Verilog,RISC_V_single,1938,0,2023-12-13 12:26:09+00:00,[],None
584,https://github.com/SanmatiM/C36370-Reconfigurable_systems.git,2023-09-24 20:34:44+00:00,Design and Analysis of Reconfigurable Systems,0,SanmatiM/C36370-Reconfigurable_systems,695994252,Verilog,C36370-Reconfigurable_systems,99078,0,2023-12-14 23:03:00+00:00,[],None
585,https://github.com/princepavanm/expo_svg_usb.git,2023-09-19 10:45:06+00:00,,0,princepavanm/expo_svg_usb,693597163,Verilog,expo_svg_usb,70725,0,2024-01-25 09:41:48+00:00,[],None
586,https://github.com/StevenShen3641/CSC3050-Computer-Architecture.git,2023-09-25 09:33:43+00:00,Assignment implementation of CSC3050 Computer Architecture 2023 Fall.,0,StevenShen3641/CSC3050-Computer-Architecture,696198245,Verilog,CSC3050-Computer-Architecture,8879,0,2024-02-07 16:56:34+00:00,[],https://api.github.com/licenses/mit
587,https://github.com/ericlai0323/Verilog_Practice.git,2023-09-16 05:12:13+00:00,Verilog code for the courses,0,ericlai0323/Verilog_Practice,692313146,Verilog,Verilog_Practice,25433,0,2023-12-06 07:56:47+00:00,[],None
588,https://github.com/DRaz1r/MIPS_Pipeline-cpu.git,2023-09-22 01:31:15+00:00,This is Lab for Computer Architecture,0,DRaz1r/MIPS_Pipeline-cpu,694926415,Verilog,MIPS_Pipeline-cpu,19,0,2024-03-18 06:42:13+00:00,[],None
589,https://github.com/generobruno/Basys3_Proyects.git,2023-09-27 23:18:02+00:00,Trabajos Prácticos para FPGA Basys 3,0,generobruno/Basys3_Proyects,697527480,Verilog,Basys3_Proyects,21958,0,2023-10-24 20:09:39+00:00,[],None
590,https://github.com/guanyu0108/SOC.git,2023-09-30 02:17:58+00:00,,0,guanyu0108/SOC,698464512,Verilog,SOC,16204,0,2023-09-30 03:30:19+00:00,[],None
591,https://github.com/YeJianbo/mccpu.git,2023-09-18 12:41:49+00:00,A multi-cycle CPU based on MIPS,0,YeJianbo/mccpu,693142602,Verilog,mccpu,450,0,2024-02-26 13:41:11+00:00,[],https://api.github.com/licenses/mit
592,https://github.com/Ranjaniot/verilog.git,2023-09-28 18:15:08+00:00,,0,Ranjaniot/verilog,697910118,Verilog,verilog,1263,0,2023-09-28 18:16:01+00:00,[],None
593,https://github.com/atkaranika/VLSI-design.git,2023-09-28 19:54:58+00:00,,0,atkaranika/VLSI-design,697945029,Verilog,VLSI-design,3265,0,2023-10-28 17:25:18+00:00,[],None
594,https://github.com/dip-0011/porcessor_with_memory.git,2023-09-20 03:14:52+00:00,creating memory and processor separately and interface them properly ,0,dip-0011/porcessor_with_memory,693950503,Verilog,porcessor_with_memory,10,0,2023-09-20 03:17:08+00:00,[],None
595,https://github.com/Neuro-mancer/SystemVerilog-8-Bit-Processor.git,2023-09-21 22:20:40+00:00,Simple 8-Bit CISC processor written in SystemVerilog HDL,0,Neuro-mancer/SystemVerilog-8-Bit-Processor,694879714,Verilog,SystemVerilog-8-Bit-Processor,7,0,2023-10-20 19:30:42+00:00,[],None
596,https://github.com/MostafaEssamAbdelhameed/RTL-to-GDS-Implementation-of-Low-Power-Configurable-Multi-Clock-Digital-System.git,2023-09-21 22:08:30+00:00,,0,MostafaEssamAbdelhameed/RTL-to-GDS-Implementation-of-Low-Power-Configurable-Multi-Clock-Digital-System,694876666,Verilog,RTL-to-GDS-Implementation-of-Low-Power-Configurable-Multi-Clock-Digital-System,1040,0,2023-09-23 23:09:31+00:00,[],None
597,https://github.com/MostafaEssamAbdelhameed/UART.git,2023-09-21 21:48:37+00:00,,0,MostafaEssamAbdelhameed/UART,694871841,Verilog,UART,1370,0,2023-09-21 21:58:14+00:00,[],None
598,https://github.com/rudra-101/16-bit-ALU.git,2023-10-03 14:04:47+00:00,,0,rudra-101/16-bit-ALU,699872505,Verilog,16-bit-ALU,198,0,2023-10-03 14:09:18+00:00,[],None
599,https://github.com/suraj4840/Majority_detector_025.git,2023-09-29 17:57:53+00:00,,0,suraj4840/Majority_detector_025,698348498,Verilog,Majority_detector_025,1,0,2023-09-29 18:05:20+00:00,[],None
600,https://github.com/OmarBadr108/UART_RX.git,2023-10-03 04:33:35+00:00,UART_RX top and sub modules ,0,OmarBadr108/UART_RX,699657824,Verilog,UART_RX,11,0,2023-10-03 04:35:52+00:00,[],None
601,https://github.com/uwusfq13/my_chip.git,2023-09-30 16:40:34+00:00,,0,uwusfq13/my_chip,698684126,Verilog,my_chip,221580,0,2023-09-30 16:46:27+00:00,[],https://api.github.com/licenses/apache-2.0
602,https://github.com/Likhitha811/PiPelined-Architecture-of-RISC-V-Processor.git,2023-09-28 15:01:24+00:00,,0,Likhitha811/PiPelined-Architecture-of-RISC-V-Processor,697829537,Verilog,PiPelined-Architecture-of-RISC-V-Processor,7,0,2023-09-28 15:36:35+00:00,[],None
603,https://github.com/Songfung/SOM_image_processor.git,2023-09-30 15:34:06+00:00,,0,Songfung/SOM_image_processor,698663563,Verilog,SOM_image_processor,3093,0,2023-09-30 15:51:45+00:00,[],None
604,https://github.com/EmiZanotti/TP2_UART.git,2023-09-30 23:28:10+00:00,,0,EmiZanotti/TP2_UART,698773570,Verilog,TP2_UART,28,0,2023-10-31 22:39:49+00:00,[],None
605,https://github.com/himanshu5-prog/tt_um_myChip.git,2023-09-30 21:01:13+00:00,,0,himanshu5-prog/tt_um_myChip,698749069,Verilog,tt_um_myChip,29,0,2023-10-01 20:16:07+00:00,[],https://api.github.com/licenses/apache-2.0
606,https://github.com/gururajtodurkar/multiplier_16bit.git,2023-10-02 05:43:42+00:00,,0,gururajtodurkar/multiplier_16bit,699186144,Verilog,multiplier_16bit,6,0,2023-10-02 06:04:20+00:00,[],None
607,https://github.com/maiomar88/Custom-PRBS-15-Block.git,2023-10-02 12:56:34+00:00,"Takes a 4 bytes pattern as input . Outputs these 4 bytes after each other n times  Afterwards, do a PRBS custom equation: shift left and lsb is XORing of bit 13 and bit 14",0,maiomar88/Custom-PRBS-15-Block,699342870,Verilog,Custom-PRBS-15-Block,3,0,2023-10-02 13:07:52+00:00,[],None
608,https://github.com/JuanFelipeSerafim/microwaveOven-HDL.git,2023-10-01 13:22:20+00:00,,0,JuanFelipeSerafim/microwaveOven-HDL,698946651,Verilog,microwaveOven-HDL,779,0,2023-10-01 13:34:45+00:00,[],None
609,https://github.com/ramdasjagtap/100DaysOfRTL.git,2023-10-01 06:50:49+00:00,,1,ramdasjagtap/100DaysOfRTL,698850121,Verilog,100DaysOfRTL,481,0,2023-10-01 06:57:40+00:00,[],None
610,https://github.com/AbdullahMahmoudGhazal/PWM.git,2023-09-16 10:17:25+00:00,,0,AbdullahMahmoudGhazal/PWM,692384765,Verilog,PWM,4030,0,2023-09-16 10:54:21+00:00,[],None
611,https://github.com/SaiNageshyr/AMBA-AHB-Protocol.git,2023-09-26 13:39:09+00:00,,0,SaiNageshyr/AMBA-AHB-Protocol,696816330,Verilog,AMBA-AHB-Protocol,1849,0,2023-09-26 13:44:58+00:00,[],None
612,https://github.com/time-inter-space/Arch-ALU.git,2023-09-27 02:18:20+00:00,,0,time-inter-space/Arch-ALU,697076003,Verilog,Arch-ALU,0,0,2023-09-27 02:29:40+00:00,[],None
613,https://github.com/aidenhammond/mechanical-imr-2.git,2023-09-21 04:11:11+00:00,,0,aidenhammond/mechanical-imr-2,694470812,Verilog,mechanical-imr-2,28647,0,2023-09-21 04:13:35+00:00,[],None
614,https://github.com/eliquinox/xoc-caravel.git,2023-09-23 16:57:07+00:00,,0,eliquinox/xoc-caravel,695600150,Verilog,xoc-caravel,11920,0,2023-09-23 16:57:55+00:00,[],https://api.github.com/licenses/apache-2.0
615,https://github.com/PaunchiciAndrei/APB_Slave.git,2023-09-27 19:47:20+00:00,,0,PaunchiciAndrei/APB_Slave,697469982,Verilog,APB_Slave,3,0,2023-09-27 19:49:39+00:00,[],None
616,https://github.com/johnnyzaet08/TEMP_SO.git,2023-09-27 22:22:34+00:00,,0,johnnyzaet08/TEMP_SO,697514724,Verilog,TEMP_SO,11134,0,2023-09-27 22:24:55+00:00,[],None
617,https://github.com/Nexus-Agni/CipherForge-.git,2023-09-29 05:05:58+00:00,High speed block cipher hardware Accelerator : Designing and Implementation of hardware accelerators for block ciphers using FPGA or ASIC. Comparing the performance gains against software implementations,1,Nexus-Agni/CipherForge-,698071010,Verilog,CipherForge-,17718,0,2023-10-28 16:40:57+00:00,[],None
618,https://github.com/jassingh27/Fantastic4.git,2023-09-21 13:03:38+00:00,,0,jassingh27/Fantastic4,694667140,Verilog,Fantastic4,22,0,2023-10-02 09:47:54+00:00,[],None
619,https://github.com/im-prajwal/SPI_VerilogHDL.git,2023-09-21 09:15:39+00:00,,0,im-prajwal/SPI_VerilogHDL,694574236,Verilog,SPI_VerilogHDL,4,0,2023-09-21 10:15:28+00:00,[],None
620,https://github.com/muhammad-maarij-zeeshan/stopwatch.git,2023-09-19 05:21:08+00:00,,0,muhammad-maarij-zeeshan/stopwatch,693473737,Verilog,stopwatch,56,0,2023-09-19 05:26:05+00:00,[],None
621,https://github.com/muhammad-maarij-zeeshan/fifo-memory-controller.git,2023-09-19 05:27:15+00:00,,0,muhammad-maarij-zeeshan/fifo-memory-controller,693476094,Verilog,fifo-memory-controller,101,0,2023-09-19 06:08:54+00:00,[],None
622,https://github.com/21EL035/DSD-Assignment-3.git,2023-09-23 04:29:00+00:00,,0,21EL035/DSD-Assignment-3,695402561,Verilog,DSD-Assignment-3,2192,0,2023-09-23 04:46:11+00:00,[],None
623,https://github.com/nm1207/DNN_ACC_IITGN.git,2023-09-21 19:50:29+00:00,,0,nm1207/DNN_ACC_IITGN,694837195,Verilog,DNN_ACC_IITGN,291293,0,2023-09-21 20:16:19+00:00,[],https://api.github.com/licenses/apache-2.0
624,https://github.com/Graffitio/FPGA_Multifunction_Fan.git,2023-09-22 05:09:21+00:00,,0,Graffitio/FPGA_Multifunction_Fan,694978456,Verilog,FPGA_Multifunction_Fan,31,0,2023-09-27 03:12:09+00:00,[],None
625,https://github.com/ECMG19/projects.git,2023-09-21 19:16:52+00:00,,0,ECMG19/projects,694825881,Verilog,projects,11920,0,2023-09-21 19:17:36+00:00,[],https://api.github.com/licenses/apache-2.0
626,https://github.com/mohammadmahdi255/Circuit-Logic-Final-Project.git,2023-09-25 02:29:59+00:00,Circuit Logic Final Project,0,mohammadmahdi255/Circuit-Logic-Final-Project,696067185,Verilog,Circuit-Logic-Final-Project,25,0,2023-09-25 02:30:21+00:00,[],None
627,https://github.com/RohanS-14/SIPO_.git,2023-09-19 13:03:47+00:00,Write RTL code for designing a 10bit SIPO right shift register such that Marks a. Serial input “din” is shifted at 1250MHZ (system clock) frequency. ,0,RohanS-14/SIPO_,693655267,Verilog,SIPO_,2,0,2023-09-19 13:23:16+00:00,[],None
628,https://github.com/Jerry20000730/ECE550.git,2023-09-16 00:56:49+00:00,Duke ECE550 Recitation + Project,0,Jerry20000730/ECE550,692267512,Verilog,ECE550,8066,0,2023-12-03 13:00:31+00:00,[],None
629,https://github.com/thuat-nt/MulColRO.git,2023-09-23 01:21:36+00:00,,0,thuat-nt/MulColRO,695369168,Verilog,MulColRO,7982,0,2023-10-31 04:07:31+00:00,[],https://api.github.com/licenses/apache-2.0
630,https://github.com/jbilander/Exploring-Graphics.git,2023-09-27 17:31:27+00:00,Exploring FPGA Graphics by using a PMOD DVI-module,0,jbilander/Exploring-Graphics,697418701,Verilog,Exploring-Graphics,86,0,2023-09-28 10:25:53+00:00,[],https://api.github.com/licenses/mit
631,https://github.com/AbhinavM2000/MV401D.git,2023-09-23 22:54:50+00:00,Verilog code and testbenches for MV401 UoH,0,AbhinavM2000/MV401D,695690140,Verilog,MV401D,31,0,2023-09-24 06:41:02+00:00,[],None
632,https://github.com/dlwodyd123/ECE_experiment.git,2023-09-21 17:28:09+00:00,,0,dlwodyd123/ECE_experiment,694785049,Verilog,ECE_experiment,20,0,2023-09-21 17:34:13+00:00,[],None
633,https://github.com/Helazhary/DigitalDesignLab.git,2023-09-18 18:21:26+00:00,"Digital Design lab work, reports, assignments, etc...",0,Helazhary/DigitalDesignLab,693290384,Verilog,DigitalDesignLab,42413,0,2024-02-22 10:06:07+00:00,[],None
634,https://github.com/pkrishnavamsi0709/verilogMiniProjects.git,2023-09-19 14:19:10+00:00,,0,pkrishnavamsi0709/verilogMiniProjects,693692208,Verilog,verilogMiniProjects,0,0,2023-09-19 14:21:15+00:00,[],None
635,https://github.com/ravenCrown0627/caravel_wrapper.git,2023-09-20 13:55:17+00:00,,0,ravenCrown0627/caravel_wrapper,694187954,Verilog,caravel_wrapper,12090,0,2023-09-20 13:56:08+00:00,[],https://api.github.com/licenses/apache-2.0
636,https://github.com/alvinjinsung/EE312_Introduction_to_Computer_Architecture.git,2023-09-22 07:05:39+00:00,,0,alvinjinsung/EE312_Introduction_to_Computer_Architecture,695014202,Verilog,EE312_Introduction_to_Computer_Architecture,15594,0,2023-09-22 07:06:41+00:00,[],None
637,https://github.com/wasinsangdam/AMBA-AXI-Lite.git,2023-09-22 07:43:25+00:00,Implemented AXI-Lite interface slave and AXI-Lite interface BFM(Bus Functional Model) master.,0,wasinsangdam/AMBA-AXI-Lite,695028074,Verilog,AMBA-AXI-Lite,3004,0,2023-09-27 04:11:48+00:00,[],None
638,https://github.com/brian1062/UART_fpga.git,2023-09-25 22:13:07+00:00,"Trabajo practico numero 2 para la materia Arquitectura de computadora, ",0,brian1062/UART_fpga,696507579,Verilog,UART_fpga,323,0,2023-09-25 22:15:01+00:00,[],None
639,https://github.com/jiehan15/cortex-m3-on-pynq.git,2023-09-17 18:29:29+00:00,,0,jiehan15/cortex-m3-on-pynq,692838790,Verilog,cortex-m3-on-pynq,17,0,2023-09-26 21:23:43+00:00,[],https://api.github.com/licenses/mit
640,https://github.com/susavlsh10/Pipelined_Processor_Design.git,2023-09-18 03:47:53+00:00,,0,susavlsh10/Pipelined_Processor_Design,692957166,Verilog,Pipelined_Processor_Design,162,0,2023-09-18 03:49:28+00:00,[],None
641,https://github.com/guava777/soc.git,2023-09-18 07:47:53+00:00,,0,guava777/soc,693028000,Verilog,soc,5734,0,2023-10-23 15:20:03+00:00,[],None
642,https://github.com/dlmiles/tt05-alu4.git,2023-09-18 05:50:19+00:00,"ALU unit (4-bit ~19 ops, 66 cells)",0,dlmiles/tt05-alu4,692986068,Verilog,tt05-alu4,39,0,2023-09-21 17:59:19+00:00,[],https://api.github.com/licenses/apache-2.0
643,https://github.com/fathimaruksana/DFF.git,2023-09-19 04:42:35+00:00,,0,fathimaruksana/DFF,693461426,Verilog,DFF,23,0,2023-09-19 04:42:56+00:00,[],None
644,https://github.com/tomerbt21/UART-8-bit-transmitter-and-receiver.git,2023-09-25 09:10:23+00:00,,0,tomerbt21/UART-8-bit-transmitter-and-receiver,696188463,Verilog,UART-8-bit-transmitter-and-receiver,26,0,2023-09-25 09:11:54+00:00,[],None
645,https://github.com/kkmlyle/top_tx925.git,2023-09-25 09:24:44+00:00,,0,kkmlyle/top_tx925,696194619,Verilog,top_tx925,72,0,2023-09-25 09:25:57+00:00,[],None
646,https://github.com/YousefArnaaut/none.git,2023-09-24 04:43:28+00:00,,0,YousefArnaaut/none,695743663,Verilog,none,6,0,2023-09-24 05:00:00+00:00,[],None
647,https://github.com/GauthamMulay/pes_pd.git,2023-09-26 09:35:49+00:00,,0,GauthamMulay/pes_pd,696709701,Verilog,pes_pd,380,0,2023-09-29 11:16:44+00:00,[],None
648,https://github.com/tinywaferShark/fir_stream.git,2023-09-26 13:41:25+00:00,interface:a4s axilite,1,tinywaferShark/fir_stream,696817421,Verilog,fir_stream,1,0,2023-09-26 14:38:25+00:00,[],None
649,https://github.com/YashChavda777/SR-Latch.git,2023-09-16 16:42:38+00:00,,0,YashChavda777/SR-Latch,692493284,Verilog,SR-Latch,1,0,2023-09-16 16:44:26+00:00,[],None
650,https://github.com/Jasmine090/NYCU_CS_project.git,2023-09-17 13:35:27+00:00,,0,Jasmine090/NYCU_CS_project,692753153,Verilog,NYCU_CS_project,580,0,2023-09-17 13:35:59+00:00,[],None
651,https://github.com/sumitarohit/Seven_segment_display_hex.git,2023-10-02 06:54:07+00:00,,0,sumitarohit/Seven_segment_display_hex,699207283,Verilog,Seven_segment_display_hex,603,0,2023-10-02 07:08:27+00:00,[],None
652,https://github.com/emilio-a/FPGA.git,2023-09-29 00:30:07+00:00,"Acá habrán proyectos relacionados con FPGAs, en VHDL y (hopefully) Verilog",0,emilio-a/FPGA,698013216,Verilog,FPGA,20,0,2023-09-30 21:27:32+00:00,[],None
653,https://github.com/PolarisDane/ToyALU.git,2023-09-27 07:04:09+00:00,ToyALU written in verilog,0,PolarisDane/ToyALU,697155895,Verilog,ToyALU,10,0,2023-09-27 07:05:26+00:00,[],https://api.github.com/licenses/apache-2.0
654,https://github.com/Ghostdash/CPEN311.git,2023-09-27 19:38:02+00:00,"CPEN311 project including DNN accelerator, memory, VGA",0,Ghostdash/CPEN311,697466720,Verilog,CPEN311,273982,0,2023-09-27 19:39:31+00:00,[],None
655,https://github.com/marianne-jecruz/HDL_FitBit.git,2023-09-27 01:16:23+00:00,Implementing some features of  FitBit on an FPGA,0,marianne-jecruz/HDL_FitBit,697060513,Verilog,HDL_FitBit,22,0,2023-09-27 03:31:47+00:00,[],None
656,https://github.com/starskyer/project.git,2023-09-28 03:29:18+00:00,,0,starskyer/project,697582839,Verilog,project,232,0,2023-10-31 12:33:49+00:00,[],None
657,https://github.com/pkarmakar1996/High-level-locking-analysis.git,2023-09-30 07:36:39+00:00,,0,pkarmakar1996/High-level-locking-analysis,698532915,Verilog,High-level-locking-analysis,779,0,2023-10-07 06:24:58+00:00,[],None
658,https://github.com/alikera/Computer-Architecture.git,2023-09-30 07:58:05+00:00,This GitHub repository serves as my primary resource for the University of Tehran's Computer Architecture course.,0,alikera/Computer-Architecture,698537885,Verilog,Computer-Architecture,2261,0,2023-09-30 13:49:52+00:00,[],None
659,https://github.com/JaLuIsI/PTV_Live_project_code_JAYAMINI.git,2023-10-01 14:31:31+00:00,,0,JaLuIsI/PTV_Live_project_code_JAYAMINI,698967415,Verilog,PTV_Live_project_code_JAYAMINI,1,0,2023-10-01 14:32:57+00:00,[],None
660,https://github.com/kapil-0511/Cordic-Architecture.git,2023-09-21 12:10:34+00:00,,0,kapil-0511/Cordic-Architecture,694644623,Verilog,Cordic-Architecture,5,0,2023-09-21 12:11:34+00:00,[],None
661,https://github.com/JNario31/FPGA-Stopwatch.git,2023-09-18 22:57:37+00:00,,0,JNario31/FPGA-Stopwatch,693375197,Verilog,FPGA-Stopwatch,3,0,2023-09-18 23:02:41+00:00,[],None
662,https://github.com/YihuiCalm/IZ_Neuron_FPGA.git,2023-09-23 02:33:08+00:00,FPGA implementation of Izhikevich Neuron Model.,0,YihuiCalm/IZ_Neuron_FPGA,695381732,Verilog,IZ_Neuron_FPGA,363664,0,2023-11-07 21:00:08+00:00,[],None
663,https://github.com/YashAgrawal18/MIPS32-Microprocessor.git,2023-10-02 16:37:37+00:00,,0,YashAgrawal18/MIPS32-Microprocessor,699442764,Verilog,MIPS32-Microprocessor,3,0,2023-10-02 16:42:05+00:00,[],None
664,https://github.com/HenryJuan325/IC_CONTEST_2017Final_LED-Display-Controller.git,2023-10-02 09:50:04+00:00,,0,HenryJuan325/IC_CONTEST_2017Final_LED-Display-Controller,699271799,Verilog,IC_CONTEST_2017Final_LED-Display-Controller,38550,0,2023-10-02 09:52:26+00:00,[],None
665,https://github.com/bhargavram29/Vending_Machine.git,2023-10-02 17:46:20+00:00,,0,bhargavram29/Vending_Machine,699471979,Verilog,Vending_Machine,2,0,2023-10-02 17:47:02+00:00,[],None
666,https://github.com/migcorre/risc-simple.git,2023-10-02 17:52:29+00:00,,0,migcorre/risc-simple,699474517,Verilog,risc-simple,3,0,2023-10-02 18:10:24+00:00,[],None
667,https://github.com/alexdocu1/Lab4.git,2023-10-03 02:01:36+00:00,,0,alexdocu1/Lab4,699621282,Verilog,Lab4,4,0,2023-10-03 02:04:26+00:00,[],None
668,https://github.com/S34m1n4t0r/tt05-verilog_mli.git,2023-10-02 10:53:41+00:00,,0,S34m1n4t0r/tt05-verilog_mli,699295136,Verilog,tt05-verilog_mli,45,0,2023-10-02 10:53:46+00:00,[],https://api.github.com/licenses/apache-2.0
669,https://github.com/pbellob/Diigital1.git,2023-10-03 16:55:46+00:00,Aqui se pondrá todos los elementos ,0,pbellob/Diigital1,699953465,Verilog,Diigital1,8363,0,2023-10-03 17:37:47+00:00,[],None
670,https://github.com/OmarBadr108/Asynchronous-FIFO.git,2023-10-03 04:38:16+00:00,top and syb modules of an async FIFO,0,OmarBadr108/Asynchronous-FIFO,699659037,Verilog,Asynchronous-FIFO,3,0,2023-10-03 04:42:34+00:00,[],None
671,https://github.com/Beanavil/Abejaruco.git,2023-10-03 15:01:09+00:00,Verilog implementation of several components of RISC-V processor,0,Beanavil/Abejaruco,699900556,Verilog,Abejaruco,532,0,2024-01-25 09:51:38+00:00,[],https://api.github.com/licenses/gpl-3.0
672,https://github.com/cosineAlh/Process-In-Memory-PIM-.git,2023-09-19 07:56:54+00:00,一些不干了的工作,0,cosineAlh/Process-In-Memory-PIM-,693528994,Verilog,Process-In-Memory-PIM-,33802,0,2023-09-20 04:09:29+00:00,[],None
673,https://github.com/ExtraNoob123/VLSI_Design_460_labs.git,2023-09-29 19:38:19+00:00,Quartus dsch2 Microwind ,0,ExtraNoob123/VLSI_Design_460_labs,698382388,Verilog,VLSI_Design_460_labs,26963,0,2024-01-29 04:02:16+00:00,[],None
674,https://github.com/HartnettMatt/ProgrammableLogicProjects.git,2023-09-20 23:53:59+00:00,Matt and Isha Sharma's work on ECEN 5863 projects.,0,HartnettMatt/ProgrammableLogicProjects,694403037,Verilog,ProgrammableLogicProjects,805817,0,2023-09-21 00:40:16+00:00,[],https://api.github.com/licenses/mit
675,https://github.com/5000user5000/CA.git,2023-09-18 12:38:21+00:00,Computer Architecture,0,5000user5000/CA,693141145,Verilog,CA,2412,0,2024-02-24 05:42:48+00:00,[],None
676,https://github.com/lrburle/caravel_google_ring_oscillators.git,2023-09-21 13:43:39+00:00,,0,lrburle/caravel_google_ring_oscillators,694685247,Verilog,caravel_google_ring_oscillators,81581,0,2024-01-16 14:57:58+00:00,[],https://api.github.com/licenses/apache-2.0
677,https://github.com/hank09901/112_Spring_DSD.git,2023-09-16 12:42:32+00:00,,0,hank09901/112_Spring_DSD,692424757,Verilog,112_Spring_DSD,10554,0,2024-03-21 13:25:56+00:00,[],None
678,https://github.com/gerlamberti/arq-tpfinal-lamberti-perez.git,2023-09-29 18:55:42+00:00,,0,gerlamberti/arq-tpfinal-lamberti-perez,698368474,Verilog,arq-tpfinal-lamberti-perez,238,0,2024-04-05 21:31:43+00:00,[],None
679,https://github.com/Wankupi/arch-alu.git,2023-09-25 00:37:06+00:00,,0,Wankupi/arch-alu,696042094,Verilog,arch-alu,6,0,2023-09-25 01:24:54+00:00,[],None
680,https://github.com/neelpatidar20/SevenSegmentDE.git,2023-09-25 11:13:34+00:00,,0,neelpatidar20/SevenSegmentDE,696236550,Verilog,SevenSegmentDE,2,0,2023-09-27 09:17:23+00:00,[],None
681,https://github.com/barperetz1/openSpike_with_stdp.git,2023-09-25 02:58:47+00:00,,0,barperetz1/openSpike_with_stdp,696074069,Verilog,openSpike_with_stdp,19346,0,2023-09-25 03:03:22+00:00,[],None
682,https://github.com/db2260/HDMI.git,2023-09-26 04:53:53+00:00,,0,db2260/HDMI,696606170,Verilog,HDMI,13,0,2023-09-26 06:35:57+00:00,[],None
683,https://github.com/Br1anB/Digital-Circuits-Design.git,2023-09-26 10:44:56+00:00,A collection of Verilog Modules and Test Benches,0,Br1anB/Digital-Circuits-Design,696738157,Verilog,Digital-Circuits-Design,56,0,2023-09-26 10:49:24+00:00,[],None
684,https://github.com/wsl5300/Pipelined-CPU.git,2023-09-16 18:09:57+00:00,,0,wsl5300/Pipelined-CPU,692517026,Verilog,Pipelined-CPU,1186,0,2023-09-16 18:11:19+00:00,[],None
685,https://github.com/junior-jl/dpga-caravan.git,2023-09-21 00:32:03+00:00,,0,junior-jl/dpga-caravan,694412045,Verilog,dpga-caravan,2987,0,2023-09-21 00:34:33+00:00,[],https://api.github.com/licenses/apache-2.0
686,https://github.com/MostafaEssamAbdelhameed/Garage_Controller.git,2023-09-23 22:59:06+00:00,,0,MostafaEssamAbdelhameed/Garage_Controller,695690810,Verilog,Garage_Controller,1,0,2023-09-23 22:59:32+00:00,[],None
687,https://github.com/LyeGuanYan/Radix4_butterfly.git,2023-09-24 14:49:09+00:00,,0,LyeGuanYan/Radix4_butterfly,695892230,Verilog,Radix4_butterfly,207868,0,2023-11-04 09:38:24+00:00,[],https://api.github.com/licenses/apache-2.0
688,https://github.com/zsq259/ToyALU.git,2023-09-27 13:56:18+00:00,ToyALU,0,zsq259/ToyALU,697325556,Verilog,ToyALU,5,0,2023-09-27 23:48:48+00:00,[],None
689,https://github.com/Shahiraosama/Asynch_FIFO.git,2023-09-27 22:22:06+00:00,,0,Shahiraosama/Asynch_FIFO,697514622,Verilog,Asynch_FIFO,44,0,2023-09-27 22:24:24+00:00,[],None
690,https://github.com/chris894425/Customized_ISA_Processor.git,2023-10-01 11:52:47+00:00,A 16-bit ISA Processor that accesses instruction/data memory via AXI-4 protocol.,0,chris894425/Customized_ISA_Processor,698922333,Verilog,Customized_ISA_Processor,33,0,2023-10-01 12:00:48+00:00,[],None
691,https://github.com/MuhammedMado/32-bit-Single-Cycle-Mips-Processor.git,2023-09-28 23:40:01+00:00,,0,MuhammedMado/32-bit-Single-Cycle-Mips-Processor,698003099,Verilog,32-bit-Single-Cycle-Mips-Processor,1298,0,2023-09-29 15:36:35+00:00,[],None
692,https://github.com/Ceres445/DigitalDesign-CSF215.git,2023-09-28 23:13:35+00:00,,0,Ceres445/DigitalDesign-CSF215,697997234,Verilog,DigitalDesign-CSF215,31,0,2023-09-28 23:14:08+00:00,[],None
693,https://github.com/suraj4840/Clock_buffer_022.git,2023-09-29 17:41:20+00:00,,0,suraj4840/Clock_buffer_022,698342674,Verilog,Clock_buffer_022,1,0,2023-09-29 17:42:22+00:00,[],None
694,https://github.com/BenjiaH/FPGAExercise.git,2023-09-29 03:32:22+00:00,FPGA Exercise,0,BenjiaH/FPGAExercise,698050230,Verilog,FPGAExercise,142,0,2023-10-17 12:42:24+00:00,[],None
695,https://github.com/ExtraNoob123/4_bit_ALU_capable_of_performing_4_different_arithmetic_or_logical_operations.git,2023-09-29 16:38:01+00:00,Quartus Verilog HDL,0,ExtraNoob123/4_bit_ALU_capable_of_performing_4_different_arithmetic_or_logical_operations,698319221,Verilog,4_bit_ALU_capable_of_performing_4_different_arithmetic_or_logical_operations,5487,0,2023-09-29 19:50:38+00:00,[],None
696,https://github.com/cullenoi/Logic-Unit.git,2023-09-30 11:15:27+00:00,"Verilog Code which can perform simple arithmetic operations  + , - , > , <.",0,cullenoi/Logic-Unit,698589360,Verilog,Logic-Unit,18,0,2023-09-30 11:18:45+00:00,[],None
697,https://github.com/Leelexuan/FPGA-Slot-Machine-Project.git,2023-10-01 15:26:26+00:00,,0,Leelexuan/FPGA-Slot-Machine-Project,698984133,Verilog,FPGA-Slot-Machine-Project,2505,0,2023-10-01 15:27:01+00:00,[],None
698,https://github.com/ahmed-kabil/sequential_8x8_multiplier_2_.git,2023-09-29 20:25:07+00:00,,0,ahmed-kabil/sequential_8x8_multiplier_2_,698397042,Verilog,sequential_8x8_multiplier_2_,158,0,2023-11-26 11:23:46+00:00,[],None
699,https://github.com/yi-chen-hu/IC_Lab.git,2023-09-18 15:29:23+00:00,NCTU 2023 Spring Integrated Circuit Design Laboratory,0,yi-chen-hu/IC_Lab,693219873,Verilog,IC_Lab,24426,0,2023-09-20 18:36:45+00:00,[],None
700,https://github.com/bhavinpt/fir-cdc.git,2023-09-18 02:09:03+00:00, Resource-constrained FIR filter using fixed-point arithmetic with only 5 complex multipliers,0,bhavinpt/fir-cdc,692934275,Verilog,fir-cdc,741,0,2023-09-18 02:21:35+00:00,[],None
701,https://github.com/fathimaruksana/Decoder.git,2023-09-18 06:44:34+00:00,,0,fathimaruksana/Decoder,693003576,Verilog,Decoder,33,0,2023-09-18 06:45:15+00:00,[],None
702,https://github.com/chloewangmeow/SoC.git,2023-09-16 13:47:36+00:00,System on chip,0,chloewangmeow/SoC,692442716,Verilog,SoC,3464,0,2023-10-22 12:53:58+00:00,[],None
703,https://github.com/fathimaruksana/JKFF.git,2023-09-18 09:56:47+00:00,,0,fathimaruksana/JKFF,693078802,Verilog,JKFF,28,0,2023-09-18 09:57:12+00:00,[],None
704,https://github.com/Alan20030718/ProcessorExtentionProject.git,2023-09-18 18:58:19+00:00,A processor that does branch and stack,0,Alan20030718/ProcessorExtentionProject,693304249,Verilog,ProcessorExtentionProject,1256,0,2023-09-18 18:59:58+00:00,[],None
705,https://github.com/ailtonljr/TestLedBoard.git,2023-10-03 20:39:40+00:00,Testa a placa Led do FPGA,0,ailtonljr/TestLedBoard,700041475,Verilog,TestLedBoard,37,0,2023-10-03 20:39:59+00:00,[],None
706,https://github.com/WadeeeL/WadeLien_SOC_LAB.git,2023-09-19 15:33:17+00:00,,0,WadeeeL/WadeLien_SOC_LAB,693726277,Verilog,WadeLien_SOC_LAB,1598,0,2023-10-17 09:13:16+00:00,[],https://api.github.com/licenses/apache-2.0
707,https://github.com/Zoz-HF/Digital-Task_Round-robin_Arbiter.git,2023-09-19 20:13:20+00:00,,1,Zoz-HF/Digital-Task_Round-robin_Arbiter,693837151,Verilog,Digital-Task_Round-robin_Arbiter,813,0,2023-09-19 20:41:51+00:00,[],None
708,https://github.com/kulya97/QSFP.git,2023-09-19 07:19:36+00:00,,0,kulya97/QSFP,693514251,Verilog,QSFP,208,0,2023-09-19 07:27:22+00:00,[],None
709,https://github.com/EdgarH52/two_fn_calculator.git,2023-09-19 09:38:30+00:00,Digital Logic term project fall 2022. Two function calculator written structurally. Tested on DE-10 FPGA with 4x4 keypad. ,0,EdgarH52/two_fn_calculator,693570971,Verilog,two_fn_calculator,11,0,2023-09-19 10:19:16+00:00,[],None
710,https://github.com/fathimaruksana/Synchronous-up-down-counter.git,2023-09-19 08:04:48+00:00,,0,fathimaruksana/Synchronous-up-down-counter,693532144,Verilog,Synchronous-up-down-counter,40,0,2023-09-19 08:05:11+00:00,[],None
711,https://github.com/Ishan2510/Asynchronous-FIFO-on-Basys3-FPGA.git,2023-09-22 09:32:46+00:00,,0,Ishan2510/Asynchronous-FIFO-on-Basys3-FPGA,695068507,Verilog,Asynchronous-FIFO-on-Basys3-FPGA,4,0,2023-09-22 09:49:55+00:00,[],None
712,https://github.com/cadornes/CAFEINA.git,2023-09-22 21:09:13+00:00,Bioimpedance analog front-end for skin cancer detection,1,cadornes/CAFEINA,695320312,Verilog,CAFEINA,17588,0,2023-10-03 01:42:58+00:00,[],https://api.github.com/licenses/apache-2.0
713,https://github.com/SCOUT-ELITE/H.264_Decoder.git,2023-09-22 01:15:14+00:00,"Introducing an innovative H.264 decoder project with QCIF resolution, designed to enhance video playback performance. This open-source GitHub repository offers a robust solution for decoding H.264 video streams, enabling seamless playback on various platforms.",0,SCOUT-ELITE/H.264_Decoder,694922516,Verilog,H.264_Decoder,84425,0,2023-09-22 15:01:16+00:00,"['opensource', 'vlsi-design', 'uniccass']",https://api.github.com/licenses/apache-2.0
714,https://github.com/suraj4840/Ring_counter_020.git,2023-09-26 14:05:44+00:00,,0,suraj4840/Ring_counter_020,696829300,Verilog,Ring_counter_020,1,0,2023-09-29 17:31:57+00:00,[],None
715,https://github.com/laibert/mcs-4.git,2023-09-27 05:48:11+00:00,,0,laibert/mcs-4,697129349,Verilog,mcs-4,66638,0,2023-10-04 04:07:54+00:00,[],
716,https://github.com/vijayskk/bitadders.git,2023-09-27 16:51:39+00:00,A binary bit addition and subtraction model using Verilog HDL,0,vijayskk/bitadders,697402604,Verilog,bitadders,4,0,2023-09-27 16:52:34+00:00,[],None
717,https://github.com/timlump/fpga_projects.git,2023-09-27 17:27:17+00:00,Repository for all my misc FPGA projects,0,timlump/fpga_projects,697417147,Verilog,fpga_projects,37,0,2023-09-27 17:45:36+00:00,[],None
718,https://github.com/yunusdlszz/PMOD-CLP.git,2023-09-27 20:32:38+00:00,,0,yunusdlszz/PMOD-CLP,697485145,Verilog,PMOD-CLP,2007,0,2023-09-27 20:40:19+00:00,[],None
719,https://github.com/kaveri307/Magnitude-Comparator.git,2023-09-27 19:05:50+00:00,This repository consists of the RTL design and related essentials of Magnitude Comparator written in Verilog.,0,kaveri307/Magnitude-Comparator,697455102,Verilog,Magnitude-Comparator,21,0,2023-09-27 19:07:15+00:00,[],None
720,https://github.com/MilkShakeBro/VLSI_PDA_HW1.git,2023-10-03 06:31:47+00:00,,0,MilkShakeBro/VLSI_PDA_HW1,699691717,Verilog,VLSI_PDA_HW1,17709,0,2023-10-03 06:38:25+00:00,[],None
721,https://github.com/csaethre19/mini-mips.git,2023-10-03 23:18:14+00:00,,0,csaethre19/mini-mips,700087382,Verilog,mini-mips,12135,0,2023-10-04 00:31:52+00:00,[],None
722,https://github.com/Shankar18204/UART-Protocol-Design-and-Verification-.git,2023-10-02 07:19:47+00:00,,0,Shankar18204/UART-Protocol-Design-and-Verification-,699216173,Verilog,UART-Protocol-Design-and-Verification-,9,0,2023-10-02 08:02:48+00:00,[],None
723,https://github.com/DINESHIIITB/iiitb_riscv_drip_irrigation_system.git,2023-10-02 16:21:07+00:00,,0,DINESHIIITB/iiitb_riscv_drip_irrigation_system,699436094,Verilog,iiitb_riscv_drip_irrigation_system,196,0,2023-11-03 00:47:09+00:00,[],None
724,https://github.com/eslamaoao/Asynchronous_Fifo.git,2023-09-28 04:10:14+00:00,,0,eslamaoao/Asynchronous_Fifo,697592100,Verilog,Asynchronous_Fifo,858,0,2024-01-30 15:04:05+00:00,[],None
725,https://github.com/ooyuuna/THE-PIT.git,2023-09-21 12:19:58+00:00,rowan comparch fall 2023,0,ooyuuna/THE-PIT,694648560,Verilog,THE-PIT,44,0,2023-10-12 12:48:57+00:00,[],None
726,https://github.com/Armph/pong-fpga-2player.git,2023-10-02 17:29:54+00:00,,0,Armph/pong-fpga-2player,699465247,Verilog,pong-fpga-2player,11273,0,2023-12-26 09:37:10+00:00,[],None
727,https://github.com/ruei7916/SOC-Design.git,2023-09-16 15:31:04+00:00,,0,ruei7916/SOC-Design,692472940,Verilog,SOC-Design,5660,0,2023-10-23 14:30:35+00:00,[],None
728,https://github.com/Akilax0/minimal_NoC.git,2023-09-29 18:02:15+00:00,,1,Akilax0/minimal_NoC,698349960,Verilog,minimal_NoC,598,0,2024-01-20 14:09:36+00:00,[],None
729,https://github.com/efabless/openlane2-step-unit-tests.git,2023-10-01 17:22:30+00:00,Step-specific Unit Tests for OpenLane 2.0.0+,0,efabless/openlane2-step-unit-tests,699019034,Verilog,openlane2-step-unit-tests,40276,0,2023-10-26 12:26:11+00:00,[],https://api.github.com/licenses/apache-2.0
730,https://github.com/reza-abdoli/CA-Projects.git,2023-09-29 23:12:02+00:00,Computer Architecture Course Projects,0,reza-abdoli/CA-Projects,698433832,Verilog,CA-Projects,2542,0,2023-09-29 23:13:23+00:00,[],None
731,https://github.com/OmarMahmoudElsherif/RTL-to-GDS-Implementation-of-Low-Power-Configurable-Multi-Clock-Digital-System.git,2023-09-29 16:13:59+00:00,,0,OmarMahmoudElsherif/RTL-to-GDS-Implementation-of-Low-Power-Configurable-Multi-Clock-Digital-System,698310115,Verilog,RTL-to-GDS-Implementation-of-Low-Power-Configurable-Multi-Clock-Digital-System,1782,0,2023-09-29 16:17:08+00:00,[],None
732,https://github.com/woojinj-01/CalPOC.git,2023-09-20 06:21:25+00:00,Verilog HDL based proof-of-concept for KAIST EE305 Exp4n5 ,0,woojinj-01/CalPOC,694002112,Verilog,CalPOC,6,0,2023-09-20 06:35:19+00:00,[],None
733,https://github.com/souhardyadey2001/8x16-asynchronous-dual-port-ram.git,2023-09-23 06:08:53+00:00,,0,souhardyadey2001/8x16-asynchronous-dual-port-ram,695422415,Verilog,8x16-asynchronous-dual-port-ram,3,0,2023-09-23 06:12:38+00:00,[],None
734,https://github.com/Irfnfnkemed/ALU.git,2023-09-23 13:20:31+00:00,,0,Irfnfnkemed/ALU,695529173,Verilog,ALU,11,0,2023-09-23 13:23:58+00:00,[],None
735,https://github.com/imkoksal/Delta-Verilog.git,2023-09-24 13:17:57+00:00,,0,imkoksal/Delta-Verilog,695864049,Verilog,Delta-Verilog,132,0,2023-09-24 13:19:32+00:00,[],None
736,https://github.com/apaj/UNIC-CASS_precheck_dac.git,2023-09-21 18:13:43+00:00,Integrated DAC designed for UNIC-CASS shuttle run,0,apaj/UNIC-CASS_precheck_dac,694802806,Verilog,UNIC-CASS_precheck_dac,5550,0,2023-09-21 18:15:14+00:00,[],https://api.github.com/licenses/apache-2.0
737,https://github.com/Revathikotni123/Universal_shift_register.git,2023-09-29 09:45:12+00:00,,0,Revathikotni123/Universal_shift_register,698161496,Verilog,Universal_shift_register,104,0,2023-09-29 10:00:02+00:00,[],None
738,https://github.com/Pottokat/FPGA.git,2023-09-25 09:54:42+00:00,,0,Pottokat/FPGA,696206323,Verilog,FPGA,2660,0,2023-09-25 09:54:56+00:00,[],https://api.github.com/licenses/mit
739,https://github.com/ee20b117/Computer-Organization.git,2023-09-24 19:33:17+00:00,,0,ee20b117/Computer-Organization,695979871,Verilog,Computer-Organization,7,0,2023-09-24 19:34:19+00:00,[],None
740,https://github.com/cocolu76/ece244-Coco-Karthicc.git,2023-09-24 19:06:28+00:00,,0,cocolu76/ece244-Coco-Karthicc,695973082,Verilog,ece244-Coco-Karthicc,7477,0,2023-09-26 17:23:12+00:00,[],None
741,https://github.com/HenryJuan325/IC_CONTEST_2019Final_Real-Time-GPS-Distance-Calculator.git,2023-10-02 09:32:42+00:00,,0,HenryJuan325/IC_CONTEST_2019Final_Real-Time-GPS-Distance-Calculator,699265208,Verilog,IC_CONTEST_2019Final_Real-Time-GPS-Distance-Calculator,8953,0,2023-10-02 09:42:32+00:00,[],None
742,https://github.com/Yamami1221/gray_code.git,2023-10-03 07:31:57+00:00,,0,Yamami1221/gray_code,699713712,Verilog,gray_code,3,0,2023-10-03 07:32:09+00:00,[],None
743,https://github.com/ariyanhossain2208/4-bit-ALU-Performing-Operations.git,2023-10-03 07:40:46+00:00,,0,ariyanhossain2208/4-bit-ALU-Performing-Operations,699716760,Verilog,4-bit-ALU-Performing-Operations,337,0,2023-10-03 07:41:19+00:00,[],None
744,https://github.com/andrewboudreau/RPS-Circuit.git,2023-10-03 03:34:28+00:00,A rock paper scissor digital circuit,0,andrewboudreau/RPS-Circuit,699643430,Verilog,RPS-Circuit,27,0,2023-10-03 05:17:07+00:00,[],None
745,https://github.com/PrathamGit-dev/AI-DL-Accelerator-CNN.git,2023-10-03 11:48:34+00:00,,0,PrathamGit-dev/AI-DL-Accelerator-CNN,699812080,Verilog,AI-DL-Accelerator-CNN,661,0,2023-10-03 11:50:44+00:00,[],None
746,https://github.com/kakudo415/verilog-tutorial.git,2023-09-22 09:17:26+00:00,,0,kakudo415/verilog-tutorial,695062793,Verilog,verilog-tutorial,3,0,2023-09-22 09:42:36+00:00,[],None
747,https://github.com/TylerABarnes/Altera-DE1-Development-Board-FPGA-Verilog-Learning-Project-Files.git,2023-09-20 11:52:12+00:00,A collection of all my major Verilog experiments and learning code demonstrations for the Altera DE1 Development Board.,0,TylerABarnes/Altera-DE1-Development-Board-FPGA-Verilog-Learning-Project-Files,694133115,Verilog,Altera-DE1-Development-Board-FPGA-Verilog-Learning-Project-Files,85,0,2023-09-20 11:53:49+00:00,[],None
748,https://github.com/Jovann2424/4-bit-dac.git,2023-09-20 11:43:42+00:00,,0,Jovann2424/4-bit-dac,694129558,Verilog,4-bit-dac,11920,0,2023-09-20 11:44:28+00:00,[],https://api.github.com/licenses/apache-2.0
749,https://github.com/Ayazz11/Digital-Clock.git,2023-09-21 10:57:00+00:00,,0,Ayazz11/Digital-Clock,694615374,Verilog,Digital-Clock,84,0,2023-10-02 16:47:53+00:00,[],None
750,https://github.com/radomirovicvladimir/Very-Large-Scale-Integration.git,2023-09-21 11:05:49+00:00,,0,radomirovicvladimir/Very-Large-Scale-Integration,694618893,Verilog,Very-Large-Scale-Integration,17,0,2023-09-21 11:14:32+00:00,[],None
751,https://github.com/michealsafwat/RTL-to-GDS-Implementation-of-Low-Power-Configurable-Multi-Clock-Digital-System.git,2023-09-21 13:56:40+00:00,,0,michealsafwat/RTL-to-GDS-Implementation-of-Low-Power-Configurable-Multi-Clock-Digital-System,694691361,Verilog,RTL-to-GDS-Implementation-of-Low-Power-Configurable-Multi-Clock-Digital-System,16,0,2023-09-21 14:03:21+00:00,[],None
752,https://github.com/JimmyGan1012/EECS_151_Lab45.git,2023-09-27 06:25:16+00:00,,0,JimmyGan1012/EECS_151_Lab45,697141268,Verilog,EECS_151_Lab45,17560,0,2023-09-27 06:25:25+00:00,[],None
753,https://github.com/fathimaruksana/Encoder.git,2023-09-18 05:44:33+00:00,,0,fathimaruksana/Encoder,692984486,Verilog,Encoder,23,0,2023-09-18 05:45:08+00:00,[],None
754,https://github.com/bhavinpt/mips-rtl.git,2023-09-18 01:06:33+00:00, The RTL design is for a 5-stage MIPS processor,0,bhavinpt/mips-rtl,692920438,Verilog,mips-rtl,145,0,2023-09-18 01:56:33+00:00,[],None
755,https://github.com/Ghostdash/CPEN211.git,2023-09-27 19:27:50+00:00,CPU on FPGA,0,Ghostdash/CPEN211,697463196,Verilog,CPEN211,21438,0,2023-09-27 19:28:10+00:00,[],None
756,https://github.com/Wowpro7/Xilinx_UART_Tx_IP.git,2023-09-27 19:36:08+00:00,TX UART IP for Xilinx environment.,0,Wowpro7/Xilinx_UART_Tx_IP,697466016,Verilog,Xilinx_UART_Tx_IP,151,0,2023-09-27 19:39:29+00:00,[],None
757,https://github.com/Benisonpin/Caravel_Analog.git,2023-09-27 02:01:17+00:00,,0,Benisonpin/Caravel_Analog,697071642,Verilog,Caravel_Analog,2044,0,2023-09-27 02:01:42+00:00,[],https://api.github.com/licenses/apache-2.0
758,https://github.com/Sharathsv08/Prime-Number-Detection-Circuit.git,2023-09-19 06:51:37+00:00,,0,Sharathsv08/Prime-Number-Detection-Circuit,693503408,Verilog,Prime-Number-Detection-Circuit,2,0,2023-09-19 06:52:43+00:00,[],None
759,https://github.com/AliAkhgari/Stack-Based-MIPS-Processor.git,2023-09-18 08:48:20+00:00,"Design and implementation of a stack-based processor with multi-cycle architecture, Computer Architecture course, Spring 2021, University of Tehran",0,AliAkhgari/Stack-Based-MIPS-Processor,693051806,Verilog,Stack-Based-MIPS-Processor,122,0,2023-09-20 10:51:29+00:00,[],None
760,https://github.com/TinyTapeout/tt-analog-mux.git,2023-09-17 14:30:10+00:00,Tiny Tapeout Analog Mux (WiP),0,TinyTapeout/tt-analog-mux,692769413,Verilog,tt-analog-mux,18,0,2023-09-17 14:52:31+00:00,[],https://api.github.com/licenses/apache-2.0
761,https://github.com/reinierwalle/tiny_tapeout_workshop.git,2023-09-17 09:20:43+00:00,,0,reinierwalle/tiny_tapeout_workshop,692689534,Verilog,tiny_tapeout_workshop,20,0,2023-09-17 09:20:47+00:00,[],https://api.github.com/licenses/apache-2.0
762,https://github.com/Hao-1014/hao_soclab.git,2023-09-19 15:41:33+00:00,,0,Hao-1014/hao_soclab,693730099,Verilog,hao_soclab,1278,0,2023-10-17 07:37:15+00:00,[],https://api.github.com/licenses/apache-2.0
763,https://github.com/suraj4840/SIPO_015.git,2023-09-25 13:43:07+00:00,,0,suraj4840/SIPO_015,696303728,Verilog,SIPO_015,2,0,2023-09-25 13:45:13+00:00,[],None
764,https://github.com/CepSooep/CepSooep_CocoLab3.git,2023-09-27 19:27:33+00:00,It is here,0,CepSooep/CepSooep_CocoLab3,697463104,Verilog,CepSooep_CocoLab3,72106,0,2024-02-05 03:46:02+00:00,[],None
765,https://github.com/aa093094/Digital_Design.git,2023-09-22 03:21:12+00:00,,0,aa093094/Digital_Design,694953046,Verilog,Digital_Design,235,0,2024-03-18 04:29:20+00:00,[],None
766,https://github.com/syc-123/DynamicCircuit-new-.git,2023-09-27 14:16:27+00:00,,0,syc-123/DynamicCircuit-new-,697334873,Verilog,DynamicCircuit-new-,4732,0,2024-03-13 00:52:54+00:00,[],None
767,https://github.com/fe-dor/knapsack.git,2023-09-30 08:50:00+00:00,Verilog knapsack algorithm ,0,fe-dor/knapsack,698550916,Verilog,knapsack,102215,0,2023-10-03 20:08:48+00:00,[],None
768,https://github.com/suyeon240park/ECE241.git,2023-09-28 17:29:47+00:00,,0,suyeon240park/ECE241,697892807,Verilog,ECE241,1565,0,2024-03-29 20:42:16+00:00,[],None
769,https://github.com/db2260/PCI-Express.git,2023-10-02 11:39:10+00:00,,0,db2260/PCI-Express,699311895,Verilog,PCI-Express,145,0,2023-10-03 14:06:49+00:00,[],None
770,https://github.com/yaseminbeyzaciftci/verilog1.git,2023-09-19 05:56:31+00:00,verilog örnek kodlar,0,yaseminbeyzaciftci/verilog1,693484844,Verilog,verilog1,514,0,2023-09-21 11:29:15+00:00,[],None
771,https://github.com/AJAYGADI/-VERILOG-TB-.git,2023-09-20 07:03:15+00:00,,0,AJAYGADI/-VERILOG-TB-,694017438,Verilog,-VERILOG-TB-,54,0,2023-09-21 07:27:36+00:00,[],None
772,https://github.com/redaeljazouli/VHDL-Timer-and-Processor-Communication-System.git,2023-09-20 14:14:00+00:00,,0,redaeljazouli/VHDL-Timer-and-Processor-Communication-System,694197120,Verilog,VHDL-Timer-and-Processor-Communication-System,193,0,2023-09-20 14:23:10+00:00,[],None
773,https://github.com/Drashti268/Multiplexers.git,2023-09-20 14:33:25+00:00,,0,Drashti268/Multiplexers,694206488,Verilog,Multiplexers,4,0,2023-09-20 14:37:53+00:00,[],None
774,https://github.com/ACMClassCourses/arch-alu.git,2023-09-18 15:14:44+00:00,,0,ACMClassCourses/arch-alu,693213248,Verilog,arch-alu,11,0,2023-09-19 05:37:24+00:00,[],https://api.github.com/licenses/apache-2.0
775,https://github.com/kevin127lam/ECE128-Lab2.git,2023-09-18 23:37:01+00:00,,0,kevin127lam/ECE128-Lab2,693384107,Verilog,ECE128-Lab2,3,0,2023-09-18 23:42:50+00:00,[],None
776,https://github.com/MahmouodMagdi/Fixed-Point-Multiplications.git,2023-09-20 18:33:10+00:00,"Several methods are presented in this repository to multiply signed and unsigned operands, including the sequential add-shift method, the Booth algorithm, and an array multiplier.",0,MahmouodMagdi/Fixed-Point-Multiplications,694309714,Verilog,Fixed-Point-Multiplications,35,0,2023-09-20 19:36:14+00:00,[],None
777,https://github.com/zashahoco/hdl2023fall-hw.git,2023-09-21 03:30:23+00:00,,0,zashahoco/hdl2023fall-hw,694460215,Verilog,hdl2023fall-hw,541,0,2023-09-21 03:52:11+00:00,[],None
778,https://github.com/michealsafwat/Cache-Controller-Implementation-with-Write-Through-Policy-for-single-cycle-RISC-V.git,2023-09-21 14:06:35+00:00,,0,michealsafwat/Cache-Controller-Implementation-with-Write-Through-Policy-for-single-cycle-RISC-V,694695991,Verilog,Cache-Controller-Implementation-with-Write-Through-Policy-for-single-cycle-RISC-V,11,0,2023-09-21 14:12:49+00:00,[],None
779,https://github.com/NSYSU-kitsuneudon/Test1.git,2023-09-23 05:36:47+00:00,,0,NSYSU-kitsuneudon/Test1,695415725,Verilog,Test1,2,0,2023-09-23 05:39:18+00:00,[],None
780,https://github.com/JorgeVelazquez55/I_fetch.git,2023-09-26 05:50:11+00:00,,0,JorgeVelazquez55/I_fetch,696622092,Verilog,I_fetch,757,0,2023-09-26 05:59:35+00:00,[],None
781,https://github.com/Jetsama/CaravelTesting.git,2023-09-25 00:41:33+00:00,,0,Jetsama/CaravelTesting,696042924,Verilog,CaravelTesting,11915,0,2023-09-25 00:42:20+00:00,[],https://api.github.com/licenses/apache-2.0
782,https://github.com/JIAJIA4/NYCU-2023-SoC-design.git,2023-09-21 07:13:39+00:00,,0,JIAJIA4/NYCU-2023-SoC-design,694526532,Verilog,NYCU-2023-SoC-design,7707,0,2023-11-16 11:07:19+00:00,[],None
783,https://github.com/Shion-KR/Verilog_WEEK03.git,2023-09-17 11:06:58+00:00,,0,Shion-KR/Verilog_WEEK03,692714769,Verilog,Verilog_WEEK03,5,0,2023-09-17 11:12:53+00:00,[],None
784,https://github.com/b08901102/SOC.git,2023-09-17 03:38:18+00:00,,0,b08901102/SOC,692618903,Verilog,SOC,6224,0,2023-10-19 08:10:10+00:00,[],None
785,https://github.com/vermaelectronics/CORDIC_BASED_DDFS_CODE_SANDEEP.git,2023-09-17 06:11:31+00:00,CORDIC BASED DDFS DESIGN AND IMPLEMENTATION IN FPGA BOARD,1,vermaelectronics/CORDIC_BASED_DDFS_CODE_SANDEEP,692645890,Verilog,CORDIC_BASED_DDFS_CODE_SANDEEP,18,0,2023-09-17 06:40:48+00:00,[],None
786,https://github.com/HungPham2512/FPGA_7_segment_controller.git,2023-09-17 15:32:13+00:00,NATAES code tuyển dụng,0,HungPham2512/FPGA_7_segment_controller,692788520,Verilog,FPGA_7_segment_controller,1,0,2023-09-17 15:37:38+00:00,[],None
787,https://github.com/JNario31/BCD-7-Segment-Display.git,2023-09-24 13:55:43+00:00,,0,JNario31/BCD-7-Segment-Display,695875665,Verilog,BCD-7-Segment-Display,5412,0,2023-09-24 14:15:03+00:00,[],None
788,https://github.com/VndrewJ/MECHENG371.git,2023-09-25 02:03:55+00:00,Tasks for MECHENG371 Assignment 2,0,VndrewJ/MECHENG371,696061277,Verilog,MECHENG371,4,0,2023-09-25 02:04:50+00:00,[],None
789,https://github.com/shoaibahmed1085/trial.git,2023-09-25 09:56:01+00:00,trial repo to create files and check functionality of git,0,shoaibahmed1085/trial,696206833,Verilog,trial,2,0,2023-09-25 10:39:49+00:00,[],None
790,https://github.com/weini1234/IC-training.git,2023-09-25 14:57:29+00:00,,0,weini1234/IC-training,696341520,Verilog,IC-training,16,0,2023-09-26 05:46:42+00:00,[],None
791,https://github.com/bassantatef/RISC-V-Pipelined-processor-based-on-Harvard-architecture-using-Verilog-HDL.git,2023-09-30 13:33:29+00:00,,0,bassantatef/RISC-V-Pipelined-processor-based-on-Harvard-architecture-using-Verilog-HDL,698626955,Verilog,RISC-V-Pipelined-processor-based-on-Harvard-architecture-using-Verilog-HDL,13,0,2023-09-30 20:29:28+00:00,[],None
792,https://github.com/Jolllly-bot/MIPS-CPU.git,2023-09-29 03:56:14+00:00,Design of a single-cycle MIPS CPU Core with the Ideal Memory,0,Jolllly-bot/MIPS-CPU,698055138,Verilog,MIPS-CPU,2163,0,2023-09-29 04:11:43+00:00,[],None
793,https://github.com/eslamaoao/CLK_DIV.git,2023-09-28 04:07:47+00:00,,0,eslamaoao/CLK_DIV,697591606,Verilog,CLK_DIV,741,0,2023-09-28 04:08:38+00:00,[],None
794,https://github.com/pavankumarsimma/coa_project.git,2023-09-27 17:15:15+00:00,,0,pavankumarsimma/coa_project,697412245,Verilog,coa_project,32,0,2023-09-27 17:17:34+00:00,[],None
795,https://github.com/MayankP2003/HDL_Bits_Solution-.git,2023-10-01 10:49:28+00:00,,0,MayankP2003/HDL_Bits_Solution-,698906651,Verilog,HDL_Bits_Solution-,14,0,2023-10-01 11:02:15+00:00,[],None
796,https://github.com/Pbunker926/mdio.git,2023-10-02 00:55:46+00:00,mdio interface,0,Pbunker926/mdio,699122428,Verilog,mdio,7,0,2023-10-02 00:56:47+00:00,[],None
797,https://github.com/militaovitor01/AC1.git,2023-09-25 00:18:54+00:00,,0,militaovitor01/AC1,696038380,Verilog,AC1,122,0,2023-11-02 20:58:25+00:00,[],None
798,https://github.com/Blattvorhang/Verilog-Practice.git,2023-09-27 07:58:53+00:00,,0,Blattvorhang/Verilog-Practice,697177307,Verilog,Verilog-Practice,222,0,2023-11-22 09:36:29+00:00,[],None
799,https://github.com/YotamElharar/Mini-CPU-.git,2023-09-28 23:12:30+00:00,Verilog code of a mini-processor based on the basic computer processor.,0,YotamElharar/Mini-CPU-,697996956,Verilog,Mini-CPU-,1382,0,2024-01-15 10:22:53+00:00,[],None
800,https://github.com/shengxsheng/SOC-Design.git,2023-09-20 15:42:20+00:00,,0,shengxsheng/SOC-Design,694238687,Verilog,SOC-Design,28862,0,2024-01-15 16:32:07+00:00,[],None
801,https://github.com/ahmed-kabil/UART_Protocol.git,2023-09-29 15:26:32+00:00,,0,ahmed-kabil/UART_Protocol,698291593,Verilog,UART_Protocol,314,0,2024-01-26 08:44:02+00:00,[],None
802,https://github.com/1YEN-Toru/MCOC115-VD.git,2023-09-23 02:55:58+00:00,Moscovium series MCU project for Xilinx Vivado,0,1YEN-Toru/MCOC115-VD,695385602,Verilog,MCOC115-VD,3453,0,2023-09-23 02:58:58+00:00,[],None
803,https://github.com/rocksavagetech/dynamicfifo.git,2023-09-27 01:52:17+00:00,A highly configurable FIFO or FIFO controller with dynamic status flags.,0,rocksavagetech/dynamicfifo,697069396,Verilog,dynamicfifo,3129,0,2024-01-15 02:15:35+00:00,[],https://api.github.com/licenses/mit
804,https://github.com/Manish0120/16-bit-multiplier-using-verilog-booths-method.git,2023-09-19 16:06:43+00:00,Here 4 bit multiplier is created using simple addition and booth's algorithm,0,Manish0120/16-bit-multiplier-using-verilog-booths-method,693741198,Verilog,16-bit-multiplier-using-verilog-booths-method,8,0,2023-09-19 16:41:24+00:00,[],None
805,https://github.com/SuperSaish/8_bit_ALU.git,2023-09-19 20:33:56+00:00,,0,SuperSaish/8_bit_ALU,693843963,Verilog,8_bit_ALU,3,0,2023-09-19 20:34:24+00:00,[],None
806,https://github.com/SaiNageshyr/mod-16-counter.git,2023-09-17 06:42:37+00:00,,0,SaiNageshyr/mod-16-counter,692652225,Verilog,mod-16-counter,2,0,2023-09-17 06:43:17+00:00,[],None
807,https://github.com/0marAmr/Pipelined_MIPS_Processor.git,2023-09-16 13:58:27+00:00,,0,0marAmr/Pipelined_MIPS_Processor,692445875,Verilog,Pipelined_MIPS_Processor,751,0,2023-09-16 13:59:15+00:00,[],None
808,https://github.com/uec-hanken/crypto-opencores.git,2023-09-20 15:23:55+00:00,,0,uec-hanken/crypto-opencores,694230279,Verilog,crypto-opencores,40,0,2023-09-20 15:52:26+00:00,[],None
809,https://github.com/roncedupon/Transformer.git,2023-09-16 09:43:57+00:00,,0,roncedupon/Transformer,692376282,Verilog,Transformer,2046,0,2023-09-16 09:49:13+00:00,[],None
810,https://github.com/KunalKokate/Full-Adder-using-Synopsys-VCS-Verdi-at-UMN-TwinCities.git,2023-09-17 00:40:33+00:00,"To study and understand the dataflow, behavioral and structural Verilog model for a full adder, and compile and synthesize the same using the Synopsys VCS and Verdi. ● To compile and simulate a 4-bit adder and verify its operation using a Verilog testbench",0,KunalKokate/Full-Adder-using-Synopsys-VCS-Verdi-at-UMN-TwinCities,692591555,Verilog,Full-Adder-using-Synopsys-VCS-Verdi-at-UMN-TwinCities,320,0,2023-09-17 00:56:07+00:00,[],None
811,https://github.com/AlbertoSaretto/AE_Project-Trafficlight.git,2023-09-26 10:14:25+00:00,Design and implementation of a trafficlight on a FPGA.,1,AlbertoSaretto/AE_Project-Trafficlight,696726265,Verilog,AE_Project-Trafficlight,2138,0,2023-11-09 19:20:36+00:00,[],None
812,https://github.com/suemkwon/Datapath.git,2023-09-22 19:54:09+00:00,,0,suemkwon/Datapath,695297869,Verilog,Datapath,15,0,2023-10-01 07:14:24+00:00,[],None
813,https://github.com/BrianBeerbower/Mips-Pipeline-Processor.git,2023-09-26 01:31:47+00:00,32 bit Mips Pipeline Processor,0,BrianBeerbower/Mips-Pipeline-Processor,696554377,Verilog,Mips-Pipeline-Processor,7710,0,2023-09-26 01:39:00+00:00,[],https://api.github.com/licenses/mit
814,https://github.com/maiomar88/Digital-FIR-Filter.git,2023-10-02 13:34:30+00:00,,0,maiomar88/Digital-FIR-Filter,699359782,Verilog,Digital-FIR-Filter,4,0,2023-10-02 13:35:36+00:00,[],None
815,https://github.com/minhsun-c/Verilog-CSL.git,2023-10-03 13:49:51+00:00,,0,minhsun-c/Verilog-CSL,699865361,Verilog,Verilog-CSL,64,0,2023-10-05 06:43:48+00:00,[],None
816,https://github.com/salehhesham244/RISC-V.git,2023-10-03 22:40:14+00:00,A single-Cycled Processor with RISC-V architecture,0,salehhesham244/RISC-V,700078042,Verilog,RISC-V,13,0,2023-10-03 22:53:27+00:00,[],None
817,https://github.com/BhanuPrakash4050/4-bit-adder-with-pipeline-registers.git,2023-09-17 07:00:36+00:00,,0,BhanuPrakash4050/4-bit-adder-with-pipeline-registers,692656052,Verilog,4-bit-adder-with-pipeline-registers,212,0,2023-09-17 07:05:58+00:00,[],None
818,https://github.com/AliAkhgari/Single-Cycle-MIPS-Processor.git,2023-09-18 08:47:04+00:00,"Design and implementation of a single-cycle MIPS processor, Computer Architecture course, Spring 2021, University of Tehran",0,AliAkhgari/Single-Cycle-MIPS-Processor,693051317,Verilog,Single-Cycle-MIPS-Processor,179,0,2023-09-20 10:50:25+00:00,[],None
819,https://github.com/WarrenNou/ECE-128-LAB-5.git,2023-10-02 01:42:50+00:00,,0,WarrenNou/ECE-128-LAB-5,699132833,Verilog,ECE-128-LAB-5,6,0,2023-10-08 01:48:57+00:00,[],None
820,https://github.com/PlutoHu21/Pipeline_CPU.git,2023-10-01 11:37:27+00:00,,0,PlutoHu21/Pipeline_CPU,698918371,Verilog,Pipeline_CPU,2037,0,2023-10-01 11:38:16+00:00,[],None
821,https://github.com/DylanTburg/ELEN21.git,2023-10-01 23:54:54+00:00,Verilog,0,DylanTburg/ELEN21,699109815,Verilog,ELEN21,99589,0,2023-10-02 00:19:48+00:00,[],None
822,https://github.com/SuperSaish/Sequence_Detector.git,2023-09-20 09:08:39+00:00,,0,SuperSaish/Sequence_Detector,694067111,Verilog,Sequence_Detector,2,0,2023-09-20 09:10:07+00:00,[],None
823,https://github.com/Hazel5l/Digital_Logic_Laboratory.git,2023-09-20 10:50:06+00:00,,0,Hazel5l/Digital_Logic_Laboratory,694107468,Verilog,Digital_Logic_Laboratory,5,0,2023-09-20 10:50:48+00:00,[],None
824,https://github.com/Krishna-456/CPU-using-12-bit-registers.git,2023-09-19 02:32:55+00:00,"In this project, I implemented a CPU that consists of 8 registers through each of which we can read and write data. I also implemented an Arithmetic and Logical unit(ALU) using Verilog for doing integer and floating point operations, which takes input and writes the output to the register files.",0,Krishna-456/CPU-using-12-bit-registers,693427790,Verilog,CPU-using-12-bit-registers,11,0,2023-09-19 02:36:34+00:00,[],None
825,https://github.com/jieyingz56/ECE550.git,2023-09-21 21:21:00+00:00,,0,jieyingz56/ECE550,694864658,Verilog,ECE550,615,0,2023-10-09 12:24:13+00:00,[],None
826,https://github.com/Wowpro7/Xilinx_UART_Rx_IP.git,2023-09-24 18:11:13+00:00,RX UART IP for Xilinx environment ,0,Wowpro7/Xilinx_UART_Rx_IP,695958060,Verilog,Xilinx_UART_Rx_IP,805,0,2023-09-24 18:24:14+00:00,[],None
827,https://github.com/MayankP2003/N_bit_comparator.git,2023-09-22 13:17:24+00:00,,0,MayankP2003/N_bit_comparator,695151086,Verilog,N_bit_comparator,1,0,2023-09-22 13:18:00+00:00,[],None
828,https://github.com/suraj4840/Decoder_3_8_007.git,2023-09-24 08:07:17+00:00,,0,suraj4840/Decoder_3_8_007,695785797,Verilog,Decoder_3_8_007,4,0,2023-09-24 08:15:49+00:00,[],None
829,https://github.com/OmarMongy/IEEE_task.git,2023-09-23 19:57:06+00:00,Omar Mongy,0,OmarMongy/IEEE_task,695649038,Verilog,IEEE_task,207,0,2023-09-24 21:04:46+00:00,[],None
830,https://github.com/KIK313/ToyALU.git,2023-09-21 13:20:41+00:00,,0,KIK313/ToyALU,694674641,Verilog,ToyALU,87,0,2023-09-24 07:01:25+00:00,[],None
831,https://github.com/GangaKM/CLIP-SAFE.git,2023-09-22 15:59:49+00:00,,0,GangaKM/CLIP-SAFE,695217195,Verilog,CLIP-SAFE,17726,0,2023-09-22 15:59:57+00:00,[],https://api.github.com/licenses/apache-2.0
832,https://github.com/SiangYong/SOC_HW1.git,2023-09-28 09:17:53+00:00,,0,SiangYong/SOC_HW1,697690608,Verilog,SOC_HW1,4,0,2023-09-28 09:33:26+00:00,[],None
833,https://github.com/MaouAmir/FPGA-Oscilloscope.git,2023-09-28 09:17:08+00:00,,0,MaouAmir/FPGA-Oscilloscope,697690301,Verilog,FPGA-Oscilloscope,3211,0,2023-09-28 09:34:37+00:00,[],None
834,https://github.com/kaylawan/Instruction-Pipelining.git,2023-09-19 05:50:39+00:00,Pipelined CPU architecture with word addressable memory in Verilog.,0,kaylawan/Instruction-Pipelining,693482971,Verilog,Instruction-Pipelining,32,0,2023-09-20 20:24:44+00:00,[],None
835,https://github.com/terriellis120/PowerOptimization.git,2023-09-27 15:57:49+00:00,,0,terriellis120/PowerOptimization,697380401,Verilog,PowerOptimization,2821,0,2023-09-27 15:59:58+00:00,[],None
836,https://github.com/zhangshixuan1/PLD-FPGA_plus.git,2023-09-25 09:37:19+00:00,,0,zhangshixuan1/PLD-FPGA_plus,696199643,Verilog,PLD-FPGA_plus,11,0,2023-10-03 14:43:39+00:00,[],None
837,https://github.com/eslamaoao/DATA_SYNC.git,2023-09-28 04:04:15+00:00,Data Synchronizer,0,eslamaoao/DATA_SYNC,697590819,Verilog,DATA_SYNC,750,0,2023-09-28 04:04:43+00:00,[],None
838,https://github.com/VARSHA7CR/100days-RTL.git,2023-09-28 07:31:02+00:00,,0,VARSHA7CR/100days-RTL,697648993,Verilog,100days-RTL,1,0,2023-09-28 07:39:41+00:00,[],None
839,https://github.com/suraj4840/ALU_024.git,2023-09-29 17:54:32+00:00,,0,suraj4840/ALU_024,698347375,Verilog,ALU_024,2,0,2023-09-29 17:55:37+00:00,[],None
840,https://github.com/JNario31/De-10-Lite-Bouncing-Square-VGA-Driver.git,2023-10-02 21:58:10+00:00,,0,JNario31/De-10-Lite-Bouncing-Square-VGA-Driver,699560725,Verilog,De-10-Lite-Bouncing-Square-VGA-Driver,6375,0,2023-10-02 22:12:49+00:00,[],None
841,https://github.com/Amperlazar/LogicDesignProject.git,2023-10-03 06:30:24+00:00,,0,Amperlazar/LogicDesignProject,699691313,Verilog,LogicDesignProject,929,0,2023-10-03 15:34:18+00:00,[],None
842,https://github.com/OmarBadr108/SYS_CTRL.git,2023-10-03 04:43:33+00:00,FSM of the whole system controller,0,OmarBadr108/SYS_CTRL,699660421,Verilog,SYS_CTRL,2,0,2023-10-03 04:43:56+00:00,[],None
843,https://github.com/sushilsahu1234/sushilsahu1234.git,2023-09-27 17:21:41+00:00,Config files for my GitHub profile.,0,sushilsahu1234/sushilsahu1234,697414901,Verilog,sushilsahu1234,12,0,2023-12-05 15:22:17+00:00,"['config', 'github-config']",None
844,https://github.com/HenryHe0123/Toy-ALU.git,2023-09-25 06:50:19+00:00,ACMClass-2023-Architecture,0,HenryHe0123/Toy-ALU,696135197,Verilog,Toy-ALU,25,0,2024-01-30 13:33:36+00:00,[],https://api.github.com/licenses/apache-2.0
845,https://github.com/KULeuven-COSIC/TIs_with_Non-Uniform_Inputs.git,2023-10-02 13:38:35+00:00,Hardware masked Midori64 and PRINCE used with non-uniform input shares,0,KULeuven-COSIC/TIs_with_Non-Uniform_Inputs,699361641,Verilog,TIs_with_Non-Uniform_Inputs,7751,0,2024-02-20 15:33:58+00:00,"['hardware', 'masking', 'side-channel-analysis']",https://api.github.com/licenses/mit
846,https://github.com/Fergus4506/DigDes.git,2023-09-21 04:30:19+00:00,,0,Fergus4506/DigDes,694475619,Verilog,DigDes,748,0,2023-10-19 04:10:03+00:00,[],None
847,https://github.com/Sushma-Ravindra/gas_leakage_detector_riscv.git,2023-10-02 07:42:22+00:00,,0,Sushma-Ravindra/gas_leakage_detector_riscv,699224456,Verilog,gas_leakage_detector_riscv,620,0,2023-10-31 14:13:02+00:00,[],None
848,https://github.com/RDSik/FPGA-transceiver.git,2023-09-18 20:38:57+00:00,,0,RDSik/FPGA-transceiver,693338681,Verilog,FPGA-transceiver,410,0,2024-03-25 14:28:55+00:00,"['modelsim', 'verilog', 'vivado', 'python', 'cocotb', 'hdlmake', 'testbench']",None
849,https://github.com/ashleyleal/ECE241-Verilog-Labs.git,2023-10-03 22:47:20+00:00,Verilog Labs for ECE241 FPGA course at the University of Toronto,0,ashleyleal/ECE241-Verilog-Labs,700079694,Verilog,ECE241-Verilog-Labs,255,0,2023-11-18 03:54:09+00:00,[],None
850,https://github.com/SaiNageshyr/4bit-ripple-carry-adder.git,2023-09-17 07:02:01+00:00,,0,SaiNageshyr/4bit-ripple-carry-adder,692656364,Verilog,4bit-ripple-carry-adder,2,0,2023-09-17 07:09:52+00:00,[],None
851,https://github.com/Gorgojazo/Test.git,2023-09-18 19:12:17+00:00,,0,Gorgojazo/Test,693309233,Verilog,Test,11916,0,2023-09-18 19:13:39+00:00,[],https://api.github.com/licenses/apache-2.0
852,https://github.com/ahmedkha2/RISC_V.git,2023-09-17 23:15:45+00:00,Basic single cycle RISC-V CPU implementation in Verilog.,0,ahmedkha2/RISC_V,692901005,Verilog,RISC_V,60,0,2023-09-17 23:50:03+00:00,[],None
853,https://github.com/baguioni/seacase-chipathon.git,2023-09-18 05:55:26+00:00,,0,baguioni/seacase-chipathon,692987391,Verilog,seacase-chipathon,18,0,2023-09-18 05:57:24+00:00,[],None
854,https://github.com/SuperSaish/Basic_Verilog_Modules.git,2023-09-19 12:41:56+00:00,,0,SuperSaish/Basic_Verilog_Modules,693645500,Verilog,Basic_Verilog_Modules,19,0,2023-09-19 12:46:36+00:00,[],None
855,https://github.com/BEDUDURIGNANESWARREDDY/FPGAspeaks.git,2023-09-27 17:28:22+00:00,I created it to store work I did,0,BEDUDURIGNANESWARREDDY/FPGAspeaks,697417523,Verilog,FPGAspeaks,4,0,2023-09-27 18:29:27+00:00,[],None
856,https://github.com/hannahlila04/enhanced-processor-project.git,2023-09-28 02:50:22+00:00,,0,hannahlila04/enhanced-processor-project,697573877,Verilog,enhanced-processor-project,1006,0,2023-09-28 03:24:13+00:00,[],None
857,https://github.com/Ghostdash/ELEC391.git,2023-09-27 19:31:11+00:00,Communication system on FPGA,0,Ghostdash/ELEC391,697464354,Verilog,ELEC391,39879,0,2023-09-27 19:31:34+00:00,[],None
858,https://github.com/eslamaoao/BIT_SYNC.git,2023-09-28 03:55:03+00:00,Bit Synchronizer,0,eslamaoao/BIT_SYNC,697588794,Verilog,BIT_SYNC,744,0,2023-09-28 03:59:03+00:00,[],None
859,https://github.com/gaarauchiha/ALU-4-operations.git,2023-09-28 01:47:59+00:00,"Addition,subtraction,XOR,shift",0,gaarauchiha/ALU-4-operations,697559212,Verilog,ALU-4-operations,1,0,2023-09-28 01:48:40+00:00,[],None
860,https://github.com/joshuanieh/SoC_lab_fir.git,2023-09-29 23:09:07+00:00,,0,joshuanieh/SoC_lab_fir,698433303,Verilog,SoC_lab_fir,2674,0,2023-10-19 15:59:47+00:00,[],None
861,https://github.com/francabrera0/UART_module.git,2023-09-29 22:21:28+00:00,,0,francabrera0/UART_module,698424337,Verilog,UART_module,76,0,2023-10-14 22:36:15+00:00,[],None
862,https://github.com/itsramazain/rom.git,2023-10-01 14:28:36+00:00,,0,itsramazain/rom,698966555,Verilog,rom,1,0,2023-10-01 14:29:41+00:00,[],None
863,https://github.com/kar10tik/basic-verilog.git,2023-10-03 16:21:38+00:00,Basic digital blocks coded in Verilog,0,kar10tik/basic-verilog,699938321,Verilog,basic-verilog,321,0,2023-10-03 16:28:36+00:00,[],https://api.github.com/licenses/mit
864,https://github.com/pjb325/ECE-128-Lab-5.git,2023-10-03 18:24:55+00:00,,0,pjb325/ECE-128-Lab-5,699990942,Verilog,ECE-128-Lab-5,3,0,2023-10-03 18:25:44+00:00,[],None
865,https://github.com/OsamaQutait/Computer_Architecture_Project.git,2023-09-20 16:23:25+00:00,,0,OsamaQutait/Computer_Architecture_Project,694256580,Verilog,Computer_Architecture_Project,2206,0,2023-09-20 16:26:20+00:00,[],None
866,https://github.com/suraj4840/Encoder_8_1_006.git,2023-09-24 07:29:13+00:00,,0,suraj4840/Encoder_8_1_006,695776804,Verilog,Encoder_8_1_006,3,0,2023-09-24 07:38:32+00:00,[],None
867,https://github.com/kohshi54/YOLO.git,2023-09-30 03:57:36+00:00,Design of YOLO with ASIC,0,kohshi54/YOLO,698481737,Verilog,YOLO,39,0,2023-09-30 04:11:16+00:00,[],None
868,https://github.com/cp024s/UART.git,2023-10-01 06:10:46+00:00,A fundamental serial communication protocol for connecting and transmitting data between digital devices,0,cp024s/UART,698841996,Verilog,UART,55,0,2023-10-01 06:42:56+00:00,[],https://api.github.com/licenses/mit
869,https://github.com/nidaa-hub/extended-pipeline-RISC-V.git,2023-10-02 13:47:19+00:00,Extend the “normal” 5-stages pipeline RISC-V cpu to a larger pipeline that can include multiple stages of Execute and Mem arranged in different combinations.,0,nidaa-hub/extended-pipeline-RISC-V,699365647,Verilog,extended-pipeline-RISC-V,890,0,2023-10-02 13:56:23+00:00,[],None
870,https://github.com/maiomar88/DMA.git,2023-10-02 13:37:48+00:00,,0,maiomar88/DMA,699361294,Verilog,DMA,4,0,2023-10-02 13:38:53+00:00,[],None
871,https://github.com/LouisNguyen3671/HextoDecimal-guessing-game.git,2023-09-29 02:09:43+00:00,,0,LouisNguyen3671/HextoDecimal-guessing-game,698033436,Verilog,HextoDecimal-guessing-game,1188,0,2023-09-29 02:24:43+00:00,[],None
872,https://github.com/wayneouow/ICC2016_LBP.git,2023-09-28 20:14:39+00:00,2016 IC Design Contest Preliminary B 組-大學/研究所類標準元件數位電路設計 Local Binary Patterns,0,wayneouow/ICC2016_LBP,697951113,Verilog,ICC2016_LBP,728,0,2023-09-28 20:15:37+00:00,[],None
873,https://github.com/YoussefGamal-007/World-Worst-Video-Card.git,2023-09-28 15:47:13+00:00,,0,YoussefGamal-007/World-Worst-Video-Card,697850724,Verilog,World-Worst-Video-Card,53,0,2023-10-02 08:18:50+00:00,[],None
874,https://github.com/gogolB/verilog-tutorials.git,2023-10-03 23:43:42+00:00,,0,gogolB/verilog-tutorials,700093266,Verilog,verilog-tutorials,14,0,2023-10-05 02:16:08+00:00,[],None
875,https://github.com/ncrouch1/CSE371.git,2023-10-02 20:09:09+00:00,Repository for Advanced Digital Logic,0,ncrouch1/CSE371,699527514,Verilog,CSE371,44529,0,2023-10-10 18:44:52+00:00,[],None
876,https://github.com/H0ssam-diab/Verilog_Projects.git,2023-09-25 06:50:54+00:00,Digital design projects using Verilog ,0,H0ssam-diab/Verilog_Projects,696135414,Verilog,Verilog_Projects,1513,0,2023-09-25 06:55:42+00:00,[],None
877,https://github.com/MohamedEmad34/Single_Cycle_MIPS_Processor.git,2023-09-26 05:09:42+00:00,,0,MohamedEmad34/Single_Cycle_MIPS_Processor,696610461,Verilog,Single_Cycle_MIPS_Processor,202,0,2023-09-26 05:22:09+00:00,[],None
878,https://github.com/CurieLuo/ToyALU.git,2023-09-21 06:00:26+00:00,,0,CurieLuo/ToyALU,694500332,Verilog,ToyALU,3,0,2023-09-28 08:13:07+00:00,[],None
879,https://github.com/Xrg360/DlLab.git,2023-09-22 20:36:54+00:00,,0,Xrg360/DlLab,695310478,Verilog,DlLab,4,0,2023-09-22 20:37:29+00:00,[],None
880,https://github.com/DanielUSMELO/UNIC-CASS_precheck_Sensor_And_BGR.git,2023-09-22 22:36:28+00:00,,0,DanielUSMELO/UNIC-CASS_precheck_Sensor_And_BGR,695340735,Verilog,UNIC-CASS_precheck_Sensor_And_BGR,968,0,2023-09-23 02:55:05+00:00,[],https://api.github.com/licenses/apache-2.0
881,https://github.com/michealsafwat/RISC-V-Pipelined.git,2023-09-21 14:33:39+00:00,,0,michealsafwat/RISC-V-Pipelined,694709321,Verilog,RISC-V-Pipelined,20,0,2023-09-21 14:34:46+00:00,[],None
882,https://github.com/fanjl123/I2C.git,2023-09-22 01:07:49+00:00,一个可以简单配置EPPROM的I2C硬件模块,0,fanjl123/I2C,694920869,Verilog,I2C,9432,0,2023-09-22 01:16:00+00:00,[],None
883,https://github.com/vgupta32333/VLIW-Architecture.git,2023-09-26 19:20:05+00:00,VLIW architecture is an appropriate alternative for exploiting instruction-level parallelism (ILP) in programs. In this project 5 stage pipline and 6 functional unit is used.,0,vgupta32333/VLIW-Architecture,696965265,Verilog,VLIW-Architecture,4776,0,2023-11-02 18:21:56+00:00,"['computer-architecture', 'high-performance-computing', 'iverilog', 'python']",None
884,https://github.com/CTO-WBI007/Computer_Composition_Experiment_Proj.git,2023-09-27 10:45:06+00:00,,0,CTO-WBI007/Computer_Composition_Experiment_Proj,697245282,Verilog,Computer_Composition_Experiment_Proj,48,0,2023-10-11 09:22:45+00:00,[],None
885,https://github.com/NSampathIIITB/IIITB_Automated_visitor_Counter.git,2023-10-02 05:35:06+00:00,,0,NSampathIIITB/IIITB_Automated_visitor_Counter,699184063,Verilog,IIITB_Automated_visitor_Counter,10405,0,2023-10-27 18:29:53+00:00,[],None
886,https://github.com/JARSWAG/CompArc.git,2023-09-21 12:18:08+00:00,Sophomore Computer Architecture ,0,JARSWAG/CompArc,694647780,Verilog,CompArc,44,0,2023-12-28 03:12:05+00:00,[],None
887,https://github.com/Crazy-Ting-Yao/2023-Fall-Hardware_Design_and_Lab_Lee.git,2023-09-25 12:41:45+00:00,2023 Fall Hardware Design and Lab course labs,0,Crazy-Ting-Yao/2023-Fall-Hardware_Design_and_Lab_Lee,696274615,Verilog,2023-Fall-Hardware_Design_and_Lab_Lee,47526,0,2024-01-21 07:34:59+00:00,[],None
888,https://github.com/YoussefMouaddib/ARMv8LEG.git,2023-09-28 18:14:31+00:00,,0,YoussefMouaddib/ARMv8LEG,697909892,Verilog,ARMv8LEG,13,0,2023-09-28 18:16:30+00:00,[],None
889,https://github.com/Omarafifi1/UART.git,2023-10-01 15:49:12+00:00,"UART, or universal asynchronous receiver-transmitter, is one of the most used device-to-device communication protocols.",0,Omarafifi1/UART,698991036,Verilog,UART,364,0,2024-04-04 21:50:42+00:00,[],None
