* ******************************************************************************

* iCEcube Router

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:44:35

* File Generated:     Jan 15 2022 06:07:57

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : cntDiv_RNIETOHZ0Z_25
T_23_22_wire_logic_cluster/lc_4/out
T_23_21_sp4_v_t_40
T_20_21_sp4_h_l_11
T_24_21_sp4_h_l_7
T_24_21_lc_trk_g0_2
T_24_21_wire_logic_cluster/lc_1/cen

T_23_22_wire_logic_cluster/lc_4/out
T_23_21_sp4_v_t_40
T_24_21_sp4_h_l_10
T_23_21_lc_trk_g0_2
T_23_21_wire_logic_cluster/lc_0/cen

T_23_22_wire_logic_cluster/lc_4/out
T_24_22_sp12_h_l_0
T_24_22_lc_trk_g1_3
T_24_22_wire_logic_cluster/lc_5/cen

T_23_22_wire_logic_cluster/lc_4/out
T_24_22_sp12_h_l_0
T_24_22_lc_trk_g1_3
T_24_22_wire_logic_cluster/lc_5/cen

End 

Net : un2_cntdiv_1_cry_24_c_RNI73PBZ0
T_22_23_wire_logic_cluster/lc_0/out
T_23_22_lc_trk_g3_0
T_23_22_wire_logic_cluster/lc_4/in_3

T_22_23_wire_logic_cluster/lc_0/out
T_23_23_lc_trk_g0_0
T_23_23_wire_logic_cluster/lc_1/in_1

End 

Net : bfn_22_23_0_
T_22_23_wire_logic_cluster/carry_in_mux/cout
T_22_23_wire_logic_cluster/lc_0/in_3

End 

Net : cntDivZ0Z_2
T_22_17_wire_logic_cluster/lc_1/out
T_22_14_sp12_v_t_22
T_22_20_lc_trk_g2_5
T_22_20_input_2_1
T_22_20_wire_logic_cluster/lc_1/in_2

T_22_17_wire_logic_cluster/lc_1/out
T_22_17_lc_trk_g3_1
T_22_17_wire_logic_cluster/lc_1/in_1

End 

Net : cntDivZ0Z_3
T_22_17_wire_logic_cluster/lc_2/out
T_23_16_sp4_v_t_37
T_22_20_lc_trk_g1_0
T_22_20_wire_logic_cluster/lc_2/in_1

T_22_17_wire_logic_cluster/lc_2/out
T_22_17_lc_trk_g1_2
T_22_17_wire_logic_cluster/lc_2/in_1

End 

Net : cntDivZ0Z_1
T_21_20_wire_logic_cluster/lc_0/out
T_22_20_lc_trk_g0_0
T_22_20_input_2_0
T_22_20_wire_logic_cluster/lc_0/in_2

T_21_20_wire_logic_cluster/lc_0/out
T_22_16_sp4_v_t_36
T_22_17_lc_trk_g3_4
T_22_17_wire_logic_cluster/lc_0/in_1

T_21_20_wire_logic_cluster/lc_0/out
T_21_20_lc_trk_g1_0
T_21_20_wire_logic_cluster/lc_0/in_3

End 

Net : cntDivZ0Z_0
T_21_20_wire_logic_cluster/lc_1/out
T_22_20_lc_trk_g0_1
T_22_20_wire_logic_cluster/lc_0/in_1

T_21_20_wire_logic_cluster/lc_1/out
T_22_16_sp4_v_t_38
T_22_17_lc_trk_g2_6
T_22_17_input_2_0
T_22_17_wire_logic_cluster/lc_0/in_2

T_21_20_wire_logic_cluster/lc_1/out
T_21_20_lc_trk_g2_1
T_21_20_wire_logic_cluster/lc_0/in_1

T_21_20_wire_logic_cluster/lc_1/out
T_21_20_lc_trk_g2_1
T_21_20_wire_logic_cluster/lc_1/in_0

End 

Net : cntDivZ0Z_4
T_22_17_wire_logic_cluster/lc_3/out
T_23_16_sp4_v_t_39
T_22_20_lc_trk_g1_2
T_22_20_input_2_3
T_22_20_wire_logic_cluster/lc_3/in_2

T_22_17_wire_logic_cluster/lc_3/out
T_22_17_lc_trk_g1_3
T_22_17_wire_logic_cluster/lc_3/in_1

End 

Net : cntDivZ0Z_5
T_22_17_wire_logic_cluster/lc_4/out
T_22_16_sp4_v_t_40
T_22_20_lc_trk_g1_5
T_22_20_input_2_4
T_22_20_wire_logic_cluster/lc_4/in_2

T_22_17_wire_logic_cluster/lc_4/out
T_22_17_lc_trk_g1_4
T_22_17_wire_logic_cluster/lc_4/in_1

End 

Net : cntDivZ0Z_6
T_22_17_wire_logic_cluster/lc_5/out
T_22_16_sp4_v_t_42
T_22_20_lc_trk_g0_7
T_22_20_input_2_5
T_22_20_wire_logic_cluster/lc_5/in_2

T_22_17_wire_logic_cluster/lc_5/out
T_22_17_lc_trk_g1_5
T_22_17_wire_logic_cluster/lc_5/in_1

End 

Net : cntDivZ0Z_7
T_22_17_wire_logic_cluster/lc_6/out
T_23_16_sp4_v_t_45
T_22_20_lc_trk_g2_0
T_22_20_input_2_6
T_22_20_wire_logic_cluster/lc_6/in_2

T_22_17_wire_logic_cluster/lc_6/out
T_22_17_lc_trk_g1_6
T_22_17_wire_logic_cluster/lc_6/in_1

End 

Net : cntDivZ0Z_8
T_22_17_wire_logic_cluster/lc_7/out
T_22_16_sp4_v_t_46
T_22_20_lc_trk_g0_3
T_22_20_input_2_7
T_22_20_wire_logic_cluster/lc_7/in_2

T_22_17_wire_logic_cluster/lc_7/out
T_22_17_lc_trk_g3_7
T_22_17_wire_logic_cluster/lc_7/in_1

End 

Net : cntDivZ0Z_9
T_22_18_wire_logic_cluster/lc_0/out
T_22_14_sp12_v_t_23
T_22_21_lc_trk_g3_3
T_22_21_input_2_0
T_22_21_wire_logic_cluster/lc_0/in_2

T_22_18_wire_logic_cluster/lc_0/out
T_22_18_lc_trk_g3_0
T_22_18_wire_logic_cluster/lc_0/in_1

End 

Net : cntDivZ0Z_10
T_22_18_wire_logic_cluster/lc_1/out
T_22_15_sp12_v_t_22
T_22_21_lc_trk_g2_5
T_22_21_input_2_1
T_22_21_wire_logic_cluster/lc_1/in_2

T_22_18_wire_logic_cluster/lc_1/out
T_22_18_lc_trk_g3_1
T_22_18_wire_logic_cluster/lc_1/in_1

End 

Net : cntDivZ0Z_11
T_22_18_wire_logic_cluster/lc_2/out
T_22_17_sp4_v_t_36
T_22_21_lc_trk_g1_1
T_22_21_input_2_2
T_22_21_wire_logic_cluster/lc_2/in_2

T_22_18_wire_logic_cluster/lc_2/out
T_22_18_lc_trk_g1_2
T_22_18_wire_logic_cluster/lc_2/in_1

End 

Net : cntDivZ0Z_12
T_22_18_wire_logic_cluster/lc_3/out
T_22_17_sp4_v_t_38
T_22_21_lc_trk_g1_3
T_22_21_wire_logic_cluster/lc_3/in_1

T_22_18_wire_logic_cluster/lc_3/out
T_22_18_lc_trk_g1_3
T_22_18_wire_logic_cluster/lc_3/in_1

End 

Net : cntDivZ0Z_13
T_22_18_wire_logic_cluster/lc_4/out
T_22_17_sp4_v_t_40
T_22_21_lc_trk_g1_5
T_22_21_input_2_4
T_22_21_wire_logic_cluster/lc_4/in_2

T_22_18_wire_logic_cluster/lc_4/out
T_22_18_lc_trk_g3_4
T_22_18_wire_logic_cluster/lc_4/in_1

End 

Net : cntDivZ0Z_14
T_22_18_wire_logic_cluster/lc_5/out
T_22_17_sp4_v_t_42
T_22_21_lc_trk_g0_7
T_22_21_input_2_5
T_22_21_wire_logic_cluster/lc_5/in_2

T_22_18_wire_logic_cluster/lc_5/out
T_22_18_lc_trk_g1_5
T_22_18_wire_logic_cluster/lc_5/in_1

End 

Net : cntDivZ0Z_15
T_22_18_wire_logic_cluster/lc_6/out
T_23_17_sp4_v_t_45
T_22_21_lc_trk_g2_0
T_22_21_input_2_6
T_22_21_wire_logic_cluster/lc_6/in_2

T_22_18_wire_logic_cluster/lc_6/out
T_22_18_lc_trk_g1_6
T_22_18_wire_logic_cluster/lc_6/in_1

End 

Net : cntDivZ0Z_16
T_22_18_wire_logic_cluster/lc_7/out
T_22_17_sp4_v_t_46
T_22_21_lc_trk_g0_3
T_22_21_input_2_7
T_22_21_wire_logic_cluster/lc_7/in_2

T_22_18_wire_logic_cluster/lc_7/out
T_22_18_lc_trk_g3_7
T_22_18_wire_logic_cluster/lc_7/in_1

End 

Net : cntDivZ0Z_17
T_22_19_wire_logic_cluster/lc_0/out
T_22_15_sp12_v_t_23
T_22_22_lc_trk_g3_3
T_22_22_input_2_0
T_22_22_wire_logic_cluster/lc_0/in_2

T_22_19_wire_logic_cluster/lc_0/out
T_22_19_lc_trk_g3_0
T_22_19_wire_logic_cluster/lc_0/in_1

End 

Net : cntDivZ0Z_18
T_22_19_wire_logic_cluster/lc_1/out
T_22_16_sp12_v_t_22
T_22_22_lc_trk_g2_5
T_22_22_input_2_1
T_22_22_wire_logic_cluster/lc_1/in_2

T_22_19_wire_logic_cluster/lc_1/out
T_22_19_lc_trk_g3_1
T_22_19_wire_logic_cluster/lc_1/in_1

End 

Net : cntDivZ0Z_19
T_22_19_wire_logic_cluster/lc_2/out
T_22_18_sp4_v_t_36
T_22_22_lc_trk_g1_1
T_22_22_input_2_2
T_22_22_wire_logic_cluster/lc_2/in_2

T_22_19_wire_logic_cluster/lc_2/out
T_22_19_lc_trk_g1_2
T_22_19_wire_logic_cluster/lc_2/in_1

End 

Net : cntDivZ0Z_20
T_22_19_wire_logic_cluster/lc_3/out
T_22_18_sp4_v_t_38
T_22_22_lc_trk_g0_3
T_22_22_input_2_3
T_22_22_wire_logic_cluster/lc_3/in_2

T_22_19_wire_logic_cluster/lc_3/out
T_22_19_lc_trk_g1_3
T_22_19_wire_logic_cluster/lc_3/in_1

End 

Net : cntDivZ0Z_21
T_22_19_wire_logic_cluster/lc_4/out
T_22_18_sp4_v_t_40
T_22_22_lc_trk_g1_5
T_22_22_input_2_4
T_22_22_wire_logic_cluster/lc_4/in_2

T_22_19_wire_logic_cluster/lc_4/out
T_22_19_lc_trk_g3_4
T_22_19_wire_logic_cluster/lc_4/in_1

End 

Net : cntDivZ0Z_22
T_22_19_wire_logic_cluster/lc_5/out
T_22_18_sp4_v_t_42
T_22_22_lc_trk_g0_7
T_22_22_input_2_5
T_22_22_wire_logic_cluster/lc_5/in_2

T_22_19_wire_logic_cluster/lc_5/out
T_22_19_lc_trk_g1_5
T_22_19_wire_logic_cluster/lc_5/in_1

End 

Net : cntDivZ0Z_23
T_22_19_wire_logic_cluster/lc_6/out
T_23_18_sp4_v_t_45
T_22_22_lc_trk_g2_0
T_22_22_input_2_6
T_22_22_wire_logic_cluster/lc_6/in_2

T_22_19_wire_logic_cluster/lc_6/out
T_22_19_lc_trk_g1_6
T_22_19_wire_logic_cluster/lc_6/in_1

End 

Net : un2_cntdiv_cry_23
T_22_19_wire_logic_cluster/lc_6/cout
T_22_19_wire_logic_cluster/lc_7/in_3

End 

Net : cntDivZ0Z_24
T_22_19_wire_logic_cluster/lc_7/out
T_22_18_sp4_v_t_46
T_22_22_lc_trk_g1_3
T_22_22_wire_logic_cluster/lc_7/in_1

T_22_19_wire_logic_cluster/lc_7/out
T_22_19_lc_trk_g1_7
T_22_19_wire_logic_cluster/lc_7/in_1

End 

Net : un2_cntdiv_cry_22
T_22_19_wire_logic_cluster/lc_5/cout
T_22_19_wire_logic_cluster/lc_6/in_3

Net : un2_cntdiv_cry_21
T_22_19_wire_logic_cluster/lc_4/cout
T_22_19_wire_logic_cluster/lc_5/in_3

Net : un2_cntdiv_cry_20
T_22_19_wire_logic_cluster/lc_3/cout
T_22_19_wire_logic_cluster/lc_4/in_3

Net : un2_cntdiv_cry_19
T_22_19_wire_logic_cluster/lc_2/cout
T_22_19_wire_logic_cluster/lc_3/in_3

Net : un2_cntdiv_cry_18
T_22_19_wire_logic_cluster/lc_1/cout
T_22_19_wire_logic_cluster/lc_2/in_3

Net : un2_cntdiv_cry_17
T_22_19_wire_logic_cluster/lc_0/cout
T_22_19_wire_logic_cluster/lc_1/in_3

Net : bfn_22_19_0_
T_22_19_wire_logic_cluster/carry_in_mux/cout
T_22_19_wire_logic_cluster/lc_0/in_3

Net : cntDiv_i_25
T_23_23_wire_logic_cluster/lc_1/out
T_22_23_lc_trk_g2_1
T_22_23_wire_logic_cluster/lc_0/in_1

T_23_23_wire_logic_cluster/lc_1/out
T_23_22_lc_trk_g0_1
T_23_22_wire_logic_cluster/lc_4/in_1

End 

Net : un2_cntdiv_cry_15
T_22_18_wire_logic_cluster/lc_6/cout
T_22_18_wire_logic_cluster/lc_7/in_3

Net : un2_cntdiv_cry_14
T_22_18_wire_logic_cluster/lc_5/cout
T_22_18_wire_logic_cluster/lc_6/in_3

Net : un2_cntdiv_cry_13
T_22_18_wire_logic_cluster/lc_4/cout
T_22_18_wire_logic_cluster/lc_5/in_3

Net : un2_cntdiv_cry_12
T_22_18_wire_logic_cluster/lc_3/cout
T_22_18_wire_logic_cluster/lc_4/in_3

Net : un2_cntdiv_cry_11
T_22_18_wire_logic_cluster/lc_2/cout
T_22_18_wire_logic_cluster/lc_3/in_3

Net : un2_cntdiv_cry_10
T_22_18_wire_logic_cluster/lc_1/cout
T_22_18_wire_logic_cluster/lc_2/in_3

Net : un2_cntdiv_cry_9
T_22_18_wire_logic_cluster/lc_0/cout
T_22_18_wire_logic_cluster/lc_1/in_3

Net : bfn_22_18_0_
T_22_18_wire_logic_cluster/carry_in_mux/cout
T_22_18_wire_logic_cluster/lc_0/in_3

Net : un2_cntdiv_cry_7
T_22_17_wire_logic_cluster/lc_6/cout
T_22_17_wire_logic_cluster/lc_7/in_3

Net : un2_cntdiv_cry_6
T_22_17_wire_logic_cluster/lc_5/cout
T_22_17_wire_logic_cluster/lc_6/in_3

Net : un2_cntdiv_cry_5
T_22_17_wire_logic_cluster/lc_4/cout
T_22_17_wire_logic_cluster/lc_5/in_3

Net : un2_cntdiv_cry_4
T_22_17_wire_logic_cluster/lc_3/cout
T_22_17_wire_logic_cluster/lc_4/in_3

Net : un2_cntdiv_cry_3
T_22_17_wire_logic_cluster/lc_2/cout
T_22_17_wire_logic_cluster/lc_3/in_3

Net : un2_cntdiv_cry_2
T_22_17_wire_logic_cluster/lc_1/cout
T_22_17_wire_logic_cluster/lc_2/in_3

Net : un2_cntdiv_cry_1
T_22_17_wire_logic_cluster/lc_0/cout
T_22_17_wire_logic_cluster/lc_1/in_3

Net : value_0
T_24_22_wire_logic_cluster/lc_7/out
T_24_22_lc_trk_g1_7
T_24_22_wire_logic_cluster/lc_2/in_0

T_24_22_wire_logic_cluster/lc_7/out
T_24_21_lc_trk_g1_7
T_24_21_input_2_4
T_24_21_wire_logic_cluster/lc_4/in_2

T_24_22_wire_logic_cluster/lc_7/out
T_24_22_lc_trk_g1_7
T_24_22_wire_logic_cluster/lc_7/in_3

T_24_22_wire_logic_cluster/lc_7/out
T_23_21_lc_trk_g3_7
T_23_21_wire_logic_cluster/lc_5/in_3

T_24_22_wire_logic_cluster/lc_7/out
T_22_22_sp12_h_l_1
T_32_22_lc_trk_g0_6
T_32_22_wire_logic_cluster/lc_4/in_0

T_24_22_wire_logic_cluster/lc_7/out
T_22_22_sp12_h_l_1
T_32_22_lc_trk_g0_6
T_32_22_wire_logic_cluster/lc_5/in_3

T_24_22_wire_logic_cluster/lc_7/out
T_22_22_sp12_h_l_1
T_32_22_lc_trk_g0_6
T_32_22_wire_logic_cluster/lc_3/in_3

T_24_22_wire_logic_cluster/lc_7/out
T_22_22_sp12_h_l_1
T_32_22_lc_trk_g0_6
T_32_22_wire_logic_cluster/lc_0/in_0

T_24_22_wire_logic_cluster/lc_7/out
T_25_21_sp4_v_t_47
T_26_21_sp4_h_l_10
T_30_21_sp4_h_l_1
T_32_21_lc_trk_g2_4
T_32_21_wire_logic_cluster/lc_7/in_3

T_24_22_wire_logic_cluster/lc_7/out
T_25_21_sp4_v_t_47
T_26_21_sp4_h_l_10
T_30_21_sp4_h_l_1
T_32_21_lc_trk_g2_4
T_32_21_input_2_4
T_32_21_wire_logic_cluster/lc_4/in_2

T_24_22_wire_logic_cluster/lc_7/out
T_25_21_sp4_v_t_47
T_26_21_sp4_h_l_10
T_30_21_sp4_h_l_1
T_32_21_lc_trk_g2_4
T_32_21_input_2_0
T_32_21_wire_logic_cluster/lc_0/in_2

End 

Net : value_3
T_24_21_wire_logic_cluster/lc_4/out
T_23_21_lc_trk_g3_4
T_23_21_wire_logic_cluster/lc_5/in_0

T_24_21_wire_logic_cluster/lc_4/out
T_24_21_lc_trk_g0_4
T_24_21_wire_logic_cluster/lc_4/in_0

T_24_21_wire_logic_cluster/lc_4/out
T_24_22_lc_trk_g1_4
T_24_22_wire_logic_cluster/lc_7/in_0

T_24_21_wire_logic_cluster/lc_4/out
T_24_22_lc_trk_g1_4
T_24_22_wire_logic_cluster/lc_2/in_1

T_24_21_wire_logic_cluster/lc_4/out
T_25_21_sp12_h_l_0
T_32_21_lc_trk_g1_0
T_32_21_wire_logic_cluster/lc_7/in_0

T_24_21_wire_logic_cluster/lc_4/out
T_25_21_sp12_h_l_0
T_32_21_lc_trk_g1_0
T_32_21_wire_logic_cluster/lc_4/in_1

T_24_21_wire_logic_cluster/lc_4/out
T_25_21_sp12_h_l_0
T_32_21_lc_trk_g1_0
T_32_21_wire_logic_cluster/lc_5/in_0

T_24_21_wire_logic_cluster/lc_4/out
T_25_21_sp12_h_l_0
T_32_21_lc_trk_g1_0
T_32_21_wire_logic_cluster/lc_0/in_1

T_24_21_wire_logic_cluster/lc_4/out
T_25_21_sp4_h_l_8
T_29_21_sp4_h_l_8
T_32_21_sp4_v_t_36
T_32_22_lc_trk_g2_4
T_32_22_input_2_4
T_32_22_wire_logic_cluster/lc_4/in_2

T_24_21_wire_logic_cluster/lc_4/out
T_25_21_sp4_h_l_8
T_29_21_sp4_h_l_8
T_32_21_sp4_v_t_36
T_32_22_lc_trk_g2_4
T_32_22_wire_logic_cluster/lc_5/in_1

T_24_21_wire_logic_cluster/lc_4/out
T_25_21_sp4_h_l_8
T_29_21_sp4_h_l_8
T_32_21_sp4_v_t_36
T_32_22_lc_trk_g2_4
T_32_22_wire_logic_cluster/lc_3/in_1

T_24_21_wire_logic_cluster/lc_4/out
T_25_21_sp4_h_l_8
T_29_21_sp4_h_l_8
T_32_21_sp4_v_t_36
T_32_22_lc_trk_g2_4
T_32_22_input_2_0
T_32_22_wire_logic_cluster/lc_0/in_2

End 

Net : value_1
T_23_21_wire_logic_cluster/lc_5/out
T_23_21_lc_trk_g3_5
T_23_21_wire_logic_cluster/lc_5/in_1

T_23_21_wire_logic_cluster/lc_5/out
T_24_21_lc_trk_g0_5
T_24_21_wire_logic_cluster/lc_4/in_1

T_23_21_wire_logic_cluster/lc_5/out
T_24_22_lc_trk_g3_5
T_24_22_wire_logic_cluster/lc_7/in_1

T_23_21_wire_logic_cluster/lc_5/out
T_24_22_lc_trk_g3_5
T_24_22_input_2_2
T_24_22_wire_logic_cluster/lc_2/in_2

T_23_21_wire_logic_cluster/lc_5/out
T_23_21_sp12_h_l_1
T_32_21_lc_trk_g0_5
T_32_21_input_2_7
T_32_21_wire_logic_cluster/lc_7/in_2

T_23_21_wire_logic_cluster/lc_5/out
T_23_21_sp12_h_l_1
T_32_21_lc_trk_g0_5
T_32_21_wire_logic_cluster/lc_4/in_3

T_23_21_wire_logic_cluster/lc_5/out
T_23_21_sp12_h_l_1
T_32_21_lc_trk_g1_5
T_32_21_wire_logic_cluster/lc_5/in_3

T_23_21_wire_logic_cluster/lc_5/out
T_23_21_sp12_h_l_1
T_32_21_lc_trk_g0_5
T_32_21_wire_logic_cluster/lc_0/in_3

T_23_21_wire_logic_cluster/lc_5/out
T_23_21_sp12_h_l_1
T_29_21_sp4_h_l_6
T_32_21_sp4_v_t_46
T_32_22_lc_trk_g3_6
T_32_22_wire_logic_cluster/lc_4/in_3

T_23_21_wire_logic_cluster/lc_5/out
T_23_21_sp12_h_l_1
T_29_21_sp4_h_l_6
T_32_21_sp4_v_t_46
T_32_22_lc_trk_g3_6
T_32_22_wire_logic_cluster/lc_5/in_0

T_23_21_wire_logic_cluster/lc_5/out
T_23_21_sp12_h_l_1
T_29_21_sp4_h_l_6
T_32_21_sp4_v_t_46
T_32_22_lc_trk_g3_6
T_32_22_wire_logic_cluster/lc_3/in_0

T_23_21_wire_logic_cluster/lc_5/out
T_23_21_sp12_h_l_1
T_29_21_sp4_h_l_6
T_32_21_sp4_v_t_46
T_32_22_lc_trk_g3_6
T_32_22_wire_logic_cluster/lc_0/in_3

End 

Net : value_2
T_24_22_wire_logic_cluster/lc_2/out
T_24_22_lc_trk_g3_2
T_24_22_input_2_7
T_24_22_wire_logic_cluster/lc_7/in_2

T_24_22_wire_logic_cluster/lc_2/out
T_24_22_lc_trk_g3_2
T_24_22_wire_logic_cluster/lc_2/in_3

T_24_22_wire_logic_cluster/lc_2/out
T_24_21_lc_trk_g1_2
T_24_21_wire_logic_cluster/lc_4/in_3

T_24_22_wire_logic_cluster/lc_2/out
T_19_22_sp12_h_l_0
T_31_22_sp12_h_l_0
T_32_22_lc_trk_g1_4
T_32_22_wire_logic_cluster/lc_4/in_1

T_24_22_wire_logic_cluster/lc_2/out
T_19_22_sp12_h_l_0
T_31_22_sp12_h_l_0
T_32_22_lc_trk_g1_4
T_32_22_input_2_5
T_32_22_wire_logic_cluster/lc_5/in_2

T_24_22_wire_logic_cluster/lc_2/out
T_19_22_sp12_h_l_0
T_31_22_sp12_h_l_0
T_32_22_lc_trk_g1_4
T_32_22_input_2_3
T_32_22_wire_logic_cluster/lc_3/in_2

T_24_22_wire_logic_cluster/lc_2/out
T_19_22_sp12_h_l_0
T_31_22_sp12_h_l_0
T_32_22_lc_trk_g1_4
T_32_22_wire_logic_cluster/lc_0/in_1

T_24_22_wire_logic_cluster/lc_2/out
T_25_22_sp4_h_l_4
T_29_22_sp4_h_l_0
T_32_18_sp4_v_t_43
T_32_21_lc_trk_g1_3
T_32_21_wire_logic_cluster/lc_7/in_1

T_24_22_wire_logic_cluster/lc_2/out
T_25_22_sp4_h_l_4
T_29_22_sp4_h_l_0
T_32_18_sp4_v_t_43
T_32_21_lc_trk_g1_3
T_32_21_wire_logic_cluster/lc_4/in_0

T_24_22_wire_logic_cluster/lc_2/out
T_25_22_sp4_h_l_4
T_29_22_sp4_h_l_0
T_32_18_sp4_v_t_43
T_32_21_lc_trk_g1_3
T_32_21_wire_logic_cluster/lc_5/in_1

T_24_22_wire_logic_cluster/lc_2/out
T_25_22_sp4_h_l_4
T_29_22_sp4_h_l_0
T_32_18_sp4_v_t_43
T_32_21_lc_trk_g1_3
T_32_21_wire_logic_cluster/lc_0/in_0

End 

Net : Y_c_7
T_32_22_wire_logic_cluster/lc_0/out
T_32_22_sp4_h_l_5
T_31_22_sp4_v_t_40
T_32_26_sp4_h_l_5
T_33_26_lc_trk_g0_0
T_33_26_wire_io_cluster/io_0/D_OUT_0

End 

Net : Y_c_6
T_32_22_wire_logic_cluster/lc_3/out
T_33_23_lc_trk_g1_3
T_33_23_wire_io_cluster/io_0/D_OUT_0

End 

Net : mclock_0_c_g
T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_22_17_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_22_17_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_22_17_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_22_17_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_22_17_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_22_17_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_22_17_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_22_18_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_22_18_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_22_18_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_22_18_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_22_18_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_22_18_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_22_18_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_22_18_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_21_20_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_21_20_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_22_19_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_22_19_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_22_19_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_22_19_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_22_19_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_22_19_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_22_19_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_22_19_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_23_21_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_24_21_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_23_23_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_24_22_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_24_22_wire_logic_cluster/lc_3/clk

End 

Net : CONSTANT_ONE_NET
T_32_28_wire_logic_cluster/lc_1/out
T_33_28_lc_trk_g1_1
T_33_28_wire_io_cluster/io_0/D_OUT_0

T_32_28_wire_logic_cluster/lc_1/out
T_32_26_sp4_v_t_47
T_32_30_sp4_v_t_43
T_32_33_span4_horz_r_3
T_33_31_lc_trk_g1_3
T_33_31_wire_io_cluster/io_0/D_OUT_0

End 

Net : Y_c_0
T_32_21_wire_logic_cluster/lc_5/out
T_32_17_sp4_v_t_47
T_33_17_span4_horz_10
T_33_17_lc_trk_g0_2
T_33_17_wire_io_cluster/io_0/D_OUT_0

End 

Net : Y_c_1
T_32_21_wire_logic_cluster/lc_0/out
T_33_20_lc_trk_g0_0
T_33_20_wire_io_cluster/io_0/D_OUT_0

End 

Net : Y_c_2
T_32_21_wire_logic_cluster/lc_7/out
T_32_19_sp4_v_t_43
T_33_19_span4_horz_11
T_33_19_lc_trk_g1_3
T_33_19_wire_io_cluster/io_0/D_OUT_0

End 

Net : Y_c_3
T_32_22_wire_logic_cluster/lc_4/out
T_33_22_lc_trk_g0_4
T_33_22_wire_io_cluster/io_0/D_OUT_0

End 

Net : Y_c_4
T_32_21_wire_logic_cluster/lc_4/out
T_33_21_lc_trk_g0_4
T_33_21_wire_io_cluster/io_0/D_OUT_0

End 

Net : Y_c_5
T_32_22_wire_logic_cluster/lc_5/out
T_32_15_sp12_v_t_22
T_33_27_span12_horz_1
T_33_27_lc_trk_g0_1
T_33_27_wire_io_cluster/io_1/D_OUT_0

End 

