#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Oct  2 22:49:01 2020
# Process ID: 754489
# Current directory: /home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.runs/synth_1
# Command line: vivado -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: /home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.runs/synth_1/design_1_wrapper.vds
# Journal file: /home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jacob/Documents/NewIP/ILI9341StreamLCD/ILI9341StreamLCD_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jacob/Documents/NewIP/BinData'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jacob/Documents/NewIP/hyperbus_memory_controller_ip_package_V2L4_02/vivado'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jacob/Documents/NewIP/PixelCorrectionHls'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jacob/Documents/NewIP/PDFCumulativeCalc/PDFCalcCumulative'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jacob/Documents/testhls/axistream/AxiStream_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jacob/Documents/testhls/axilite/AxiDemo_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jacob/Documents/NewIP/LinearStretchHls'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jacob/Documents/customip/ClockDivider'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jacob/Documents/customip/ATM0280B44Display'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jacob/Documents/IRGainOffsetCorrectionHLS/IRGainOffsetCorrectionHLS'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:lib_pkg:1.0'. The one found in IP location '/home/jacob/Documents/customip/ATM0280B44Display/ATM0280B44Display.srcs/sources_1/lib_pkg_v1_0' will take precedence over the same IP in the Xilinx installed IP.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:lib_srl_fifo:1.0'. The one found in IP location '/home/jacob/Documents/customip/ATM0280B44Display/ATM0280B44Display.srcs/sources_1/lib_srl_fifo_v1_0' will take precedence over the same IP in the Xilinx installed IP.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_master_burst:2.0'. The one found in IP location '/home/jacob/Documents/customip/ATM0280B44Display/ATM0280B44Display.srcs/sources_1/axi_master_burst_v2_0' will take precedence over the same IP in the Xilinx installed IP.
Command: synth_design -top design_1_wrapper -part xc7a12tcsg325-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a12t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a12t'
INFO: [Device 21-403] Loading part xc7a12tcsg325-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 754547
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2114.402 ; gain = 0.000 ; free physical = 198 ; free virtual = 1435
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/imports/hdl/design_1_wrapper.vhd:61]
INFO: [Synth 8-3491] module 'design_1' declared at '/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/synth/design_1.vhd:6507' bound to instance 'design_1_i' of component 'design_1' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/imports/hdl/design_1_wrapper.vhd:156]
INFO: [Synth 8-638] synthesizing module 'design_1' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/synth/design_1.vhd:6554]
INFO: [Synth 8-3491] module 'design_1_BinData_0_2' declared at '/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.runs/synth_1/.Xil/Vivado-754489-jacob-VirtualBox/realtime/design_1_BinData_0_2_stub.vhdl:5' bound to instance 'BinData_0' of component 'design_1_BinData_0_2' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/synth/design_1.vhd:7701]
INFO: [Synth 8-638] synthesizing module 'design_1_BinData_0_2' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.runs/synth_1/.Xil/Vivado-754489-jacob-VirtualBox/realtime/design_1_BinData_0_2_stub.vhdl:56]
INFO: [Synth 8-3491] module 'design_1_BinData_0_bram_1' declared at '/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.runs/synth_1/.Xil/Vivado-754489-jacob-VirtualBox/realtime/design_1_BinData_0_bram_1_stub.vhdl:5' bound to instance 'BinData_0_bram' of component 'design_1_BinData_0_bram_1' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/synth/design_1.vhd:7749]
INFO: [Synth 8-638] synthesizing module 'design_1_BinData_0_bram_1' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.runs/synth_1/.Xil/Vivado-754489-jacob-VirtualBox/realtime/design_1_BinData_0_bram_1_stub.vhdl:27]
INFO: [Synth 8-3491] module 'design_1_ClockManager_0_1' declared at '/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.runs/synth_1/.Xil/Vivado-754489-jacob-VirtualBox/realtime/design_1_ClockManager_0_1_stub.vhdl:5' bound to instance 'ClockManager_0' of component 'design_1_ClockManager_0_1' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/synth/design_1.vhd:7769]
INFO: [Synth 8-638] synthesizing module 'design_1_ClockManager_0_1' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.runs/synth_1/.Xil/Vivado-754489-jacob-VirtualBox/realtime/design_1_ClockManager_0_1_stub.vhdl:16]
INFO: [Synth 8-3491] module 'design_1_ILI9341StreamLCD_0_0' declared at '/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.runs/synth_1/.Xil/Vivado-754489-jacob-VirtualBox/realtime/design_1_ILI9341StreamLCD_0_0_stub.vhdl:5' bound to instance 'ILI9341StreamLCD_0' of component 'design_1_ILI9341StreamLCD_0_0' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/synth/design_1.vhd:7777]
INFO: [Synth 8-638] synthesizing module 'design_1_ILI9341StreamLCD_0_0' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.runs/synth_1/.Xil/Vivado-754489-jacob-VirtualBox/realtime/design_1_ILI9341StreamLCD_0_0_stub.vhdl:45]
INFO: [Synth 8-3491] module 'design_1_axi_bram_ctrl_0_0' declared at '/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.runs/synth_1/.Xil/Vivado-754489-jacob-VirtualBox/realtime/design_1_axi_bram_ctrl_0_0_stub.vhdl:5' bound to instance 'axi_bram_ctrl_0' of component 'design_1_axi_bram_ctrl_0_0' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/synth/design_1.vhd:7814]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_bram_ctrl_0_0' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.runs/synth_1/.Xil/Vivado-754489-jacob-VirtualBox/realtime/design_1_axi_bram_ctrl_0_0_stub.vhdl:55]
WARNING: [Synth 8-5640] Port 'axi_dma_tstvec' is missing in component declaration [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/synth/design_1.vhd:6964]
INFO: [Synth 8-3491] module 'design_1_axi_dma_0_0' declared at '/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.runs/synth_1/.Xil/Vivado-754489-jacob-VirtualBox/realtime/design_1_axi_dma_0_0_stub.vhdl:5' bound to instance 'axi_dma_0' of component 'design_1_axi_dma_0_0' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/synth/design_1.vhd:7861]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_dma_0_0' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.runs/synth_1/.Xil/Vivado-754489-jacob-VirtualBox/realtime/design_1_axi_dma_0_0_stub.vhdl:51]
WARNING: [Synth 8-5640] Port 'axi_dma_tstvec' is missing in component declaration [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/synth/design_1.vhd:6719]
INFO: [Synth 8-3491] module 'design_1_axi_dma_2_0' declared at '/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.runs/synth_1/.Xil/Vivado-754489-jacob-VirtualBox/realtime/design_1_axi_dma_2_0_stub.vhdl:5' bound to instance 'axi_dma_2' of component 'design_1_axi_dma_2_0' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/synth/design_1.vhd:7903]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_dma_2_0' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.runs/synth_1/.Xil/Vivado-754489-jacob-VirtualBox/realtime/design_1_axi_dma_2_0_stub.vhdl:75]
INFO: [Synth 8-3491] module 'design_1_axi_emc_0_0' declared at '/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.runs/synth_1/.Xil/Vivado-754489-jacob-VirtualBox/realtime/design_1_axi_emc_0_0_stub.vhdl:5' bound to instance 'axi_emc_0' of component 'design_1_axi_emc_0_0' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/synth/design_1.vhd:7969]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_emc_0_0' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.runs/synth_1/.Xil/Vivado-754489-jacob-VirtualBox/realtime/design_1_axi_emc_0_0_stub.vhdl:66]
INFO: [Synth 8-3491] module 'design_1_axi_uartlite_0_0' declared at '/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.runs/synth_1/.Xil/Vivado-754489-jacob-VirtualBox/realtime/design_1_axi_uartlite_0_0_stub.vhdl:5' bound to instance 'axi_uartlite_0' of component 'design_1_axi_uartlite_0_0' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/synth/design_1.vhd:8027]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_uartlite_0_0' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.runs/synth_1/.Xil/Vivado-754489-jacob-VirtualBox/realtime/design_1_axi_uartlite_0_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'design_1_axis_dwidth_converter_0_0' declared at '/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.runs/synth_1/.Xil/Vivado-754489-jacob-VirtualBox/realtime/design_1_axis_dwidth_converter_0_0_stub.vhdl:5' bound to instance 'axis_dwidth_converter_0' of component 'design_1_axis_dwidth_converter_0_0' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/synth/design_1.vhd:8052]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_dwidth_converter_0_0' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.runs/synth_1/.Xil/Vivado-754489-jacob-VirtualBox/realtime/design_1_axis_dwidth_converter_0_0_stub.vhdl:23]
INFO: [Synth 8-3491] module 'design_1_axis_dwidth_converter_1_0' declared at '/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.runs/synth_1/.Xil/Vivado-754489-jacob-VirtualBox/realtime/design_1_axis_dwidth_converter_1_0_stub.vhdl:5' bound to instance 'axis_dwidth_converter_1' of component 'design_1_axis_dwidth_converter_1_0' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/synth/design_1.vhd:8067]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_dwidth_converter_1_0' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.runs/synth_1/.Xil/Vivado-754489-jacob-VirtualBox/realtime/design_1_axis_dwidth_converter_1_0_stub.vhdl:29]
INFO: [Synth 8-3491] module 'design_1_axis_dwidth_converter_2_0' declared at '/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.runs/synth_1/.Xil/Vivado-754489-jacob-VirtualBox/realtime/design_1_axis_dwidth_converter_2_0_stub.vhdl:5' bound to instance 'axis_dwidth_converter_2' of component 'design_1_axis_dwidth_converter_2_0' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/synth/design_1.vhd:8088]
INFO: [Synth 8-638] synthesizing module 'design_1_axis_dwidth_converter_2_0' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.runs/synth_1/.Xil/Vivado-754489-jacob-VirtualBox/realtime/design_1_axis_dwidth_converter_2_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'design_1_linearStretch_0_1' declared at '/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.runs/synth_1/.Xil/Vivado-754489-jacob-VirtualBox/realtime/design_1_linearStretch_0_1_stub.vhdl:5' bound to instance 'linearStretch_0' of component 'design_1_linearStretch_0_1' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/synth/design_1.vhd:8111]
INFO: [Synth 8-638] synthesizing module 'design_1_linearStretch_0_1' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.runs/synth_1/.Xil/Vivado-754489-jacob-VirtualBox/realtime/design_1_linearStretch_0_1_stub.vhdl:49]
INFO: [Synth 8-3491] module 'design_1_mdm_1_1' declared at '/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.runs/synth_1/.Xil/Vivado-754489-jacob-VirtualBox/realtime/design_1_mdm_1_1_stub.vhdl:5' bound to instance 'mdm_1' of component 'design_1_mdm_1_1' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/synth/design_1.vhd:8152]
INFO: [Synth 8-638] synthesizing module 'design_1_mdm_1_1' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.runs/synth_1/.Xil/Vivado-754489-jacob-VirtualBox/realtime/design_1_mdm_1_1_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_1_microblaze_0_2' declared at '/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.runs/synth_1/.Xil/Vivado-754489-jacob-VirtualBox/realtime/design_1_microblaze_0_2_stub.vhdl:5' bound to instance 'microblaze_0' of component 'design_1_microblaze_0_2' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/synth/design_1.vhd:8165]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_2' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.runs/synth_1/.Xil/Vivado-754489-jacob-VirtualBox/realtime/design_1_microblaze_0_2_stub.vhdl:63]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_axi_periph_1' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/synth/design_1.vhd:4059]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_8RVYHO' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/synth/design_1.vhd:78]
INFO: [Synth 8-3491] module 'design_1_auto_pc_0' declared at '/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.runs/synth_1/.Xil/Vivado-754489-jacob-VirtualBox/realtime/design_1_auto_pc_0_stub.vhdl:5' bound to instance 'auto_pc' of component 'design_1_auto_pc_0' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/synth/design_1.vhd:261]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.runs/synth_1/.Xil/Vivado-754489-jacob-VirtualBox/realtime/design_1_auto_pc_0_stub.vhdl:71]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_8RVYHO' (1#1) [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/synth/design_1.vhd:78]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1UTB3Y5' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/synth/design_1.vhd:393]
INFO: [Synth 8-3491] module 'design_1_auto_pc_1' declared at '/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.runs/synth_1/.Xil/Vivado-754489-jacob-VirtualBox/realtime/design_1_auto_pc_1_stub.vhdl:5' bound to instance 'auto_pc' of component 'design_1_auto_pc_1' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/synth/design_1.vhd:576]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_1' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.runs/synth_1/.Xil/Vivado-754489-jacob-VirtualBox/realtime/design_1_auto_pc_1_stub.vhdl:71]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1UTB3Y5' (2#1) [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/synth/design_1.vhd:393]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_7ANRHB' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/synth/design_1.vhd:709]
INFO: [Synth 8-3491] module 'design_1_auto_pc_2' declared at '/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.runs/synth_1/.Xil/Vivado-754489-jacob-VirtualBox/realtime/design_1_auto_pc_2_stub.vhdl:5' bound to instance 'auto_pc' of component 'design_1_auto_pc_2' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/synth/design_1.vhd:893]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_2' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.runs/synth_1/.Xil/Vivado-754489-jacob-VirtualBox/realtime/design_1_auto_pc_2_stub.vhdl:71]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_7ANRHB' (3#1) [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/synth/design_1.vhd:709]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1W07O72' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/synth/design_1.vhd:1026]
INFO: [Synth 8-3491] module 'design_1_auto_pc_3' declared at '/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.runs/synth_1/.Xil/Vivado-754489-jacob-VirtualBox/realtime/design_1_auto_pc_3_stub.vhdl:5' bound to instance 'auto_pc' of component 'design_1_auto_pc_3' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/synth/design_1.vhd:1210]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_3' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.runs/synth_1/.Xil/Vivado-754489-jacob-VirtualBox/realtime/design_1_auto_pc_3_stub.vhdl:71]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1W07O72' (4#1) [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/synth/design_1.vhd:1026]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_5LX7BU' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/synth/design_1.vhd:1345]
INFO: [Synth 8-3491] module 'design_1_auto_pc_4' declared at '/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.runs/synth_1/.Xil/Vivado-754489-jacob-VirtualBox/realtime/design_1_auto_pc_4_stub.vhdl:5' bound to instance 'auto_pc' of component 'design_1_auto_pc_4' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/synth/design_1.vhd:1531]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_4' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.runs/synth_1/.Xil/Vivado-754489-jacob-VirtualBox/realtime/design_1_auto_pc_4_stub.vhdl:71]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_5LX7BU' (5#1) [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/synth/design_1.vhd:1345]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_1XR4ZAZ' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/synth/design_1.vhd:1664]
INFO: [Synth 8-3491] module 'design_1_auto_pc_5' declared at '/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.runs/synth_1/.Xil/Vivado-754489-jacob-VirtualBox/realtime/design_1_auto_pc_5_stub.vhdl:5' bound to instance 'auto_pc' of component 'design_1_auto_pc_5' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/synth/design_1.vhd:1848]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_5' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.runs/synth_1/.Xil/Vivado-754489-jacob-VirtualBox/realtime/design_1_auto_pc_5_stub.vhdl:71]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_1XR4ZAZ' (6#1) [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/synth/design_1.vhd:1664]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_4YOIXL' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/synth/design_1.vhd:1995]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_4YOIXL' (7#1) [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/synth/design_1.vhd:1995]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_1YO2N20' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/synth/design_1.vhd:2186]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_1YO2N20' (8#1) [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/synth/design_1.vhd:2186]
INFO: [Synth 8-638] synthesizing module 'm08_couplers_imp_2FYR80' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/synth/design_1.vhd:2365]
INFO: [Synth 8-256] done synthesizing module 'm08_couplers_imp_2FYR80' (9#1) [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/synth/design_1.vhd:2365]
INFO: [Synth 8-638] synthesizing module 'm09_couplers_imp_1S9IENL' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/synth/design_1.vhd:2526]
INFO: [Synth 8-256] done synthesizing module 'm09_couplers_imp_1S9IENL' (10#1) [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/synth/design_1.vhd:2526]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1RZP34U' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/synth/design_1.vhd:3239]
INFO: [Synth 8-3491] module 'design_1_auto_pc_6' declared at '/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.runs/synth_1/.Xil/Vivado-754489-jacob-VirtualBox/realtime/design_1_auto_pc_6_stub.vhdl:5' bound to instance 'auto_pc' of component 'design_1_auto_pc_6' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/synth/design_1.vhd:3411]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_6' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.runs/synth_1/.Xil/Vivado-754489-jacob-VirtualBox/realtime/design_1_auto_pc_6_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1RZP34U' (11#1) [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/synth/design_1.vhd:3239]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_2REGHR' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/synth/design_1.vhd:3510]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_2REGHR' (12#1) [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/synth/design_1.vhd:3510]
INFO: [Synth 8-638] synthesizing module 's02_couplers_imp_1R40M8T' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/synth/design_1.vhd:3591]
INFO: [Synth 8-256] done synthesizing module 's02_couplers_imp_1R40M8T' (13#1) [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/synth/design_1.vhd:3591]
INFO: [Synth 8-638] synthesizing module 's03_couplers_imp_3DF69O' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/synth/design_1.vhd:3678]
INFO: [Synth 8-256] done synthesizing module 's03_couplers_imp_3DF69O' (14#1) [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/synth/design_1.vhd:3678]
INFO: [Synth 8-3491] module 'design_1_xbar_20' declared at '/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.runs/synth_1/.Xil/Vivado-754489-jacob-VirtualBox/realtime/design_1_xbar_20_stub.vhdl:5' bound to instance 'xbar' of component 'design_1_xbar_20' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/synth/design_1.vhd:6013]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_20' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.runs/synth_1/.Xil/Vivado-754489-jacob-VirtualBox/realtime/design_1_xbar_20_stub.vhdl:89]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_axi_periph_1' (15#1) [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/synth/design_1.vhd:4059]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/synth/design_1.vhd:2646]
INFO: [Synth 8-3491] module 'design_1_dlmb_bram_if_cntlr_2' declared at '/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.runs/synth_1/.Xil/Vivado-754489-jacob-VirtualBox/realtime/design_1_dlmb_bram_if_cntlr_2_stub.vhdl:5' bound to instance 'dlmb_bram_if_cntlr' of component 'design_1_dlmb_bram_if_cntlr_2' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/synth/design_1.vhd:2860]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_bram_if_cntlr_2' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.runs/synth_1/.Xil/Vivado-754489-jacob-VirtualBox/realtime/design_1_dlmb_bram_if_cntlr_2_stub.vhdl:31]
INFO: [Synth 8-3491] module 'design_1_dlmb_v10_2' declared at '/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.runs/synth_1/.Xil/Vivado-754489-jacob-VirtualBox/realtime/design_1_dlmb_v10_2_stub.vhdl:5' bound to instance 'dlmb_v10' of component 'design_1_dlmb_v10_2' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/synth/design_1.vhd:2914]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_v10_2' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.runs/synth_1/.Xil/Vivado-754489-jacob-VirtualBox/realtime/design_1_dlmb_v10_2_stub.vhdl:36]
INFO: [Synth 8-3491] module 'design_1_ilmb_bram_if_cntlr_2' declared at '/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.runs/synth_1/.Xil/Vivado-754489-jacob-VirtualBox/realtime/design_1_ilmb_bram_if_cntlr_2_stub.vhdl:5' bound to instance 'ilmb_bram_if_cntlr' of component 'design_1_ilmb_bram_if_cntlr_2' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/synth/design_1.vhd:2942]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_bram_if_cntlr_2' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.runs/synth_1/.Xil/Vivado-754489-jacob-VirtualBox/realtime/design_1_ilmb_bram_if_cntlr_2_stub.vhdl:31]
INFO: [Synth 8-3491] module 'design_1_ilmb_v10_2' declared at '/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.runs/synth_1/.Xil/Vivado-754489-jacob-VirtualBox/realtime/design_1_ilmb_v10_2_stub.vhdl:5' bound to instance 'ilmb_v10' of component 'design_1_ilmb_v10_2' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/synth/design_1.vhd:2996]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_v10_2' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.runs/synth_1/.Xil/Vivado-754489-jacob-VirtualBox/realtime/design_1_ilmb_v10_2_stub.vhdl:36]
INFO: [Synth 8-3491] module 'design_1_lmb_bram_2' declared at '/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.runs/synth_1/.Xil/Vivado-754489-jacob-VirtualBox/realtime/design_1_lmb_bram_2_stub.vhdl:5' bound to instance 'lmb_bram' of component 'design_1_lmb_bram_2' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/synth/design_1.vhd:3024]
INFO: [Synth 8-638] synthesizing module 'design_1_lmb_bram_2' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.runs/synth_1/.Xil/Vivado-754489-jacob-VirtualBox/realtime/design_1_lmb_bram_2_stub.vhdl:27]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' (16#1) [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/synth/design_1.vhd:2646]
INFO: [Synth 8-3491] module 'design_1_rpc2_ctrl_controller_0_0' declared at '/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.runs/synth_1/.Xil/Vivado-754489-jacob-VirtualBox/realtime/design_1_rpc2_ctrl_controller_0_0_stub.vhdl:5' bound to instance 'rpc2_ctrl_controller_0' of component 'design_1_rpc2_ctrl_controller_0_0' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/synth/design_1.vhd:8568]
INFO: [Synth 8-638] synthesizing module 'design_1_rpc2_ctrl_controller_0_0' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.runs/synth_1/.Xil/Vivado-754489-jacob-VirtualBox/realtime/design_1_rpc2_ctrl_controller_0_0_stub.vhdl:88]
INFO: [Synth 8-3491] module 'design_1_rst_clk_wiz_0_20M_1' declared at '/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.runs/synth_1/.Xil/Vivado-754489-jacob-VirtualBox/realtime/design_1_rst_clk_wiz_0_20M_1_stub.vhdl:5' bound to instance 'rst_clk_wiz_0_20M' of component 'design_1_rst_clk_wiz_0_20M_1' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/synth/design_1.vhd:8652]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_clk_wiz_0_20M_1' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.runs/synth_1/.Xil/Vivado-754489-jacob-VirtualBox/realtime/design_1_rst_clk_wiz_0_20M_1_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_1_xlconstant_0_0' declared at '/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:57' bound to instance 'xlconstant_0' of component 'design_1_xlconstant_0_0' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/synth/design_1.vhd:8665]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_0_0' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (17#1) [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_0_0' (18#1) [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1' (19#1) [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/synth/design_1.vhd:6554]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:36238' bound to instance 'emc_rtl_0_dq_iobuf_0' of component 'IOBUF' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/imports/hdl/design_1_wrapper.vhd:219]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:36238]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (20#1) [/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:36238]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:36238' bound to instance 'emc_rtl_0_dq_iobuf_1' of component 'IOBUF' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/imports/hdl/design_1_wrapper.vhd:226]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:36238' bound to instance 'emc_rtl_0_dq_iobuf_2' of component 'IOBUF' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/imports/hdl/design_1_wrapper.vhd:233]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:36238' bound to instance 'emc_rtl_0_dq_iobuf_3' of component 'IOBUF' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/imports/hdl/design_1_wrapper.vhd:240]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:36238' bound to instance 'emc_rtl_0_dq_iobuf_4' of component 'IOBUF' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/imports/hdl/design_1_wrapper.vhd:247]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:36238' bound to instance 'emc_rtl_0_dq_iobuf_5' of component 'IOBUF' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/imports/hdl/design_1_wrapper.vhd:254]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:36238' bound to instance 'emc_rtl_0_dq_iobuf_6' of component 'IOBUF' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/imports/hdl/design_1_wrapper.vhd:261]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/tools/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:36238' bound to instance 'emc_rtl_0_dq_iobuf_7' of component 'IOBUF' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/imports/hdl/design_1_wrapper.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (21#1) [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/imports/hdl/design_1_wrapper.vhd:61]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2141.309 ; gain = 26.906 ; free physical = 807 ; free virtual = 2104
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2156.152 ; gain = 41.750 ; free physical = 807 ; free virtual = 2104
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2156.152 ; gain = 41.750 ; free physical = 807 ; free virtual = 2104
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2163.090 ; gain = 0.000 ; free physical = 795 ; free virtual = 2094
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_20M_1/design_1_rst_clk_wiz_0_20M_1/design_1_rst_clk_wiz_0_20M_1_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_0_20M'
Finished Parsing XDC File [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_20M_1/design_1_rst_clk_wiz_0_20M_1/design_1_rst_clk_wiz_0_20M_1_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_0_20M'
Parsing XDC File [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ip/design_1_ILI9341StreamLCD_0_0/design_1_ILI9341StreamLCD_0_0/design_1_ILI9341StreamLCD_0_0_in_context.xdc] for cell 'design_1_i/ILI9341StreamLCD_0'
Finished Parsing XDC File [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ip/design_1_ILI9341StreamLCD_0_0/design_1_ILI9341StreamLCD_0_0/design_1_ILI9341StreamLCD_0_0_in_context.xdc] for cell 'design_1_i/ILI9341StreamLCD_0'
Parsing XDC File [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_1_0/design_1_axis_dwidth_converter_1_0/design_1_axis_dwidth_converter_1_0_in_context.xdc] for cell 'design_1_i/axis_dwidth_converter_1'
Finished Parsing XDC File [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_1_0/design_1_axis_dwidth_converter_1_0/design_1_axis_dwidth_converter_1_0_in_context.xdc] for cell 'design_1_i/axis_dwidth_converter_1'
Parsing XDC File [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Finished Parsing XDC File [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Parsing XDC File [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ip/design_1_axi_emc_0_0/design_1_axi_emc_0_0/design_1_axi_emc_0_0_in_context.xdc] for cell 'design_1_i/axi_emc_0'
Finished Parsing XDC File [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ip/design_1_axi_emc_0_0/design_1_axi_emc_0_0/design_1_axi_emc_0_0_in_context.xdc] for cell 'design_1_i/axi_emc_0'
Parsing XDC File [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ip/design_1_linearStretch_0_1/design_1_linearStretch_0_1/design_1_linearStretch_0_1_in_context.xdc] for cell 'design_1_i/linearStretch_0'
Finished Parsing XDC File [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ip/design_1_linearStretch_0_1/design_1_linearStretch_0_1/design_1_linearStretch_0_1_in_context.xdc] for cell 'design_1_i/linearStretch_0'
Parsing XDC File [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ip/design_1_ClockManager_0_1/design_1_ClockManager_0_1/design_1_ClockManager_0_1_in_context.xdc] for cell 'design_1_i/ClockManager_0'
Finished Parsing XDC File [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ip/design_1_ClockManager_0_1/design_1_ClockManager_0_1/design_1_ClockManager_0_1_in_context.xdc] for cell 'design_1_i/ClockManager_0'
Parsing XDC File [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_2_0/design_1_axi_dma_2_0/design_1_axi_dma_2_0_in_context.xdc] for cell 'design_1_i/axi_dma_2'
Finished Parsing XDC File [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_2_0/design_1_axi_dma_2_0/design_1_axi_dma_2_0_in_context.xdc] for cell 'design_1_i/axi_dma_2'
Parsing XDC File [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_2/design_1_microblaze_0_2/design_1_microblaze_0_1_in_context.xdc] for cell 'design_1_i/microblaze_0'
Finished Parsing XDC File [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_2/design_1_microblaze_0_2/design_1_microblaze_0_1_in_context.xdc] for cell 'design_1_i/microblaze_0'
Parsing XDC File [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_2/design_1_dlmb_v10_2/design_1_dlmb_v10_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_2/design_1_dlmb_v10_2/design_1_dlmb_v10_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_2/design_1_ilmb_v10_2/design_1_dlmb_v10_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_2/design_1_ilmb_v10_2/design_1_dlmb_v10_1_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_2/design_1_dlmb_bram_if_cntlr_2/design_1_dlmb_bram_if_cntlr_2_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
WARNING: [Vivado 12-584] No ports matched ''. [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_2/design_1_dlmb_bram_if_cntlr_2/design_1_dlmb_bram_if_cntlr_2_in_context.xdc:2]
Finished Parsing XDC File [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_2/design_1_dlmb_bram_if_cntlr_2/design_1_dlmb_bram_if_cntlr_2_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_2/design_1_ilmb_bram_if_cntlr_2/design_1_ilmb_bram_if_cntlr_2_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
WARNING: [Vivado 12-584] No ports matched ''. [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_2/design_1_ilmb_bram_if_cntlr_2/design_1_ilmb_bram_if_cntlr_2_in_context.xdc:2]
Finished Parsing XDC File [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_2/design_1_ilmb_bram_if_cntlr_2/design_1_ilmb_bram_if_cntlr_2_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_2/design_1_lmb_bram_2/design_1_lmb_bram_2_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_2/design_1_lmb_bram_2/design_1_lmb_bram_2_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_1/design_1_mdm_1_1/design_1_mdm_1_0_in_context.xdc] for cell 'design_1_i/mdm_1'
WARNING: [Vivado 12-584] No ports matched ''. [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_1/design_1_mdm_1_1/design_1_mdm_1_0_in_context.xdc:2]
WARNING: [Vivado 12-584] No ports matched ''. [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_1/design_1_mdm_1_1/design_1_mdm_1_0_in_context.xdc:4]
Finished Parsing XDC File [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_1/design_1_mdm_1_1/design_1_mdm_1_0_in_context.xdc] for cell 'design_1_i/mdm_1'
Parsing XDC File [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/design_1_axis_dwidth_converter_0_0/design_1_axis_dwidth_converter_0_0_in_context.xdc] for cell 'design_1_i/axis_dwidth_converter_0'
Finished Parsing XDC File [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/design_1_axis_dwidth_converter_0_0/design_1_axis_dwidth_converter_0_0_in_context.xdc] for cell 'design_1_i/axis_dwidth_converter_0'
Parsing XDC File [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_2_0/design_1_axis_dwidth_converter_2_0/design_1_axis_dwidth_converter_2_0_in_context.xdc] for cell 'design_1_i/axis_dwidth_converter_2'
Finished Parsing XDC File [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ip/design_1_axis_dwidth_converter_2_0/design_1_axis_dwidth_converter_2_0/design_1_axis_dwidth_converter_2_0_in_context.xdc] for cell 'design_1_i/axis_dwidth_converter_2'
Parsing XDC File [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_2_in_context.xdc] for cell 'design_1_i/axi_bram_ctrl_0'
WARNING: [Vivado 12-584] No ports matched ''. [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_2_in_context.xdc:2]
Finished Parsing XDC File [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_2_in_context.xdc] for cell 'design_1_i/axi_bram_ctrl_0'
Parsing XDC File [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ip/design_1_BinData_0_bram_1/design_1_BinData_0_bram_1/design_1_BinData_0_bram_1_in_context.xdc] for cell 'design_1_i/BinData_0_bram'
Finished Parsing XDC File [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ip/design_1_BinData_0_bram_1/design_1_BinData_0_bram_1/design_1_BinData_0_bram_1_in_context.xdc] for cell 'design_1_i/BinData_0_bram'
Parsing XDC File [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0/design_1_axi_dma_0_0_in_context.xdc] for cell 'design_1_i/axi_dma_0'
Finished Parsing XDC File [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0/design_1_axi_dma_0_0_in_context.xdc] for cell 'design_1_i/axi_dma_0'
Parsing XDC File [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ip/design_1_BinData_0_2/design_1_BinData_0_2/design_1_BinData_0_2_in_context.xdc] for cell 'design_1_i/BinData_0'
WARNING: [Vivado 12-584] No ports matched ''. [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ip/design_1_BinData_0_2/design_1_BinData_0_2/design_1_BinData_0_2_in_context.xdc:2]
Finished Parsing XDC File [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ip/design_1_BinData_0_2/design_1_BinData_0_2/design_1_BinData_0_2_in_context.xdc] for cell 'design_1_i/BinData_0'
Parsing XDC File [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ip/design_1_xbar_20/design_1_xbar_20/design_1_xbar_20_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ip/design_1_xbar_20/design_1_xbar_20/design_1_xbar_20_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ip/design_1_rpc2_ctrl_controller_0_0/design_1_rpc2_ctrl_controller_0_0/design_1_rpc2_ctrl_controller_0_0_in_context.xdc] for cell 'design_1_i/rpc2_ctrl_controller_0'
Finished Parsing XDC File [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ip/design_1_rpc2_ctrl_controller_0_0/design_1_rpc2_ctrl_controller_0_0/design_1_rpc2_ctrl_controller_0_0_in_context.xdc] for cell 'design_1_i/rpc2_ctrl_controller_0'
Parsing XDC File [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_6/design_1_auto_pc_6/design_1_auto_pc_5_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_6/design_1_auto_pc_6/design_1_auto_pc_5_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc'
Finished Parsing XDC File [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc'
Parsing XDC File [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc'
Finished Parsing XDC File [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc'
Parsing XDC File [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m02_couplers/auto_pc'
Finished Parsing XDC File [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m02_couplers/auto_pc'
Parsing XDC File [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m03_couplers/auto_pc'
Finished Parsing XDC File [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m03_couplers/auto_pc'
Parsing XDC File [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_4/design_1_auto_pc_4/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc'
Finished Parsing XDC File [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_4/design_1_auto_pc_4/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc'
Parsing XDC File [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_5/design_1_auto_pc_5/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m05_couplers/auto_pc'
Finished Parsing XDC File [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_5/design_1_auto_pc_5/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/m05_couplers/auto_pc'
Parsing XDC File [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2289.934 ; gain = 0.000 ; free physical = 689 ; free virtual = 2002
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2289.934 ; gain = 0.000 ; free physical = 689 ; free virtual = 2002
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2289.934 ; gain = 175.531 ; free physical = 763 ; free virtual = 2080
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a12tcsg325-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2289.934 ; gain = 175.531 ; free physical = 763 ; free virtual = 2080
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_clk_wiz_0_20M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ILI9341StreamLCD_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axis_dwidth_converter_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_emc_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/linearStretch_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ClockManager_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_dma_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axis_dwidth_converter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axis_dwidth_converter_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_bram_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/BinData_0_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_dma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/BinData_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rpc2_ctrl_controller_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/m01_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/m02_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/m03_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/m04_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/m05_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2289.934 ; gain = 175.531 ; free physical = 765 ; free virtual = 2082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2289.934 ; gain = 175.531 ; free physical = 763 ; free virtual = 2081
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 40 (col length:40)
BRAMs: 40 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2289.934 ; gain = 175.531 ; free physical = 759 ; free virtual = 2082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2289.934 ; gain = 175.531 ; free physical = 631 ; free virtual = 1965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2289.934 ; gain = 175.531 ; free physical = 631 ; free virtual = 1965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2289.934 ; gain = 175.531 ; free physical = 629 ; free virtual = 1963
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin design_1_i:emc_rtl_0_wait[0] to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2289.934 ; gain = 175.531 ; free physical = 629 ; free virtual = 1964
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2289.934 ; gain = 175.531 ; free physical = 629 ; free virtual = 1964
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2289.934 ; gain = 175.531 ; free physical = 629 ; free virtual = 1964
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2289.934 ; gain = 175.531 ; free physical = 629 ; free virtual = 1964
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2289.934 ; gain = 175.531 ; free physical = 629 ; free virtual = 1964
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2289.934 ; gain = 175.531 ; free physical = 629 ; free virtual = 1964
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------------+----------+
|      |BlackBox name                      |Instances |
+------+-----------------------------------+----------+
|1     |design_1_xbar_20                   |         1|
|2     |design_1_auto_pc_0                 |         1|
|3     |design_1_auto_pc_1                 |         1|
|4     |design_1_auto_pc_2                 |         1|
|5     |design_1_auto_pc_3                 |         1|
|6     |design_1_auto_pc_4                 |         1|
|7     |design_1_auto_pc_5                 |         1|
|8     |design_1_auto_pc_6                 |         1|
|9     |design_1_BinData_0_2               |         1|
|10    |design_1_BinData_0_bram_1          |         1|
|11    |design_1_ClockManager_0_1          |         1|
|12    |design_1_ILI9341StreamLCD_0_0      |         1|
|13    |design_1_axi_bram_ctrl_0_0         |         1|
|14    |design_1_axi_dma_0_0               |         1|
|15    |design_1_axi_dma_2_0               |         1|
|16    |design_1_axi_emc_0_0               |         1|
|17    |design_1_axi_uartlite_0_0          |         1|
|18    |design_1_axis_dwidth_converter_0_0 |         1|
|19    |design_1_axis_dwidth_converter_1_0 |         1|
|20    |design_1_axis_dwidth_converter_2_0 |         1|
|21    |design_1_linearStretch_0_1         |         1|
|22    |design_1_mdm_1_1                   |         1|
|23    |design_1_microblaze_0_2            |         1|
|24    |design_1_rpc2_ctrl_controller_0_0  |         1|
|25    |design_1_rst_clk_wiz_0_20M_1       |         1|
|26    |design_1_dlmb_bram_if_cntlr_2      |         1|
|27    |design_1_dlmb_v10_2                |         1|
|28    |design_1_ilmb_bram_if_cntlr_2      |         1|
|29    |design_1_ilmb_v10_2                |         1|
|30    |design_1_lmb_bram_2                |         1|
+------+-----------------------------------+----------+

Report Cell Usage: 
+------+----------------------------------------+------+
|      |Cell                                    |Count |
+------+----------------------------------------+------+
|1     |design_1_BinData_0_2_bbox               |     1|
|2     |design_1_BinData_0_bram_1_bbox          |     1|
|3     |design_1_ClockManager_0_1_bbox          |     1|
|4     |design_1_ILI9341StreamLCD_0_0_bbox      |     1|
|5     |design_1_auto_pc_0_bbox                 |     1|
|6     |design_1_auto_pc_1_bbox                 |     1|
|7     |design_1_auto_pc_2_bbox                 |     1|
|8     |design_1_auto_pc_3_bbox                 |     1|
|9     |design_1_auto_pc_4_bbox                 |     1|
|10    |design_1_auto_pc_5_bbox                 |     1|
|11    |design_1_auto_pc_6_bbox                 |     1|
|12    |design_1_axi_bram_ctrl_0_0_bbox         |     1|
|13    |design_1_axi_dma_0_0_bbox               |     1|
|14    |design_1_axi_dma_2_0_bbox               |     1|
|15    |design_1_axi_emc_0_0_bbox               |     1|
|16    |design_1_axi_uartlite_0_0_bbox          |     1|
|17    |design_1_axis_dwidth_converter_0_0_bbox |     1|
|18    |design_1_axis_dwidth_converter_1_0_bbox |     1|
|19    |design_1_axis_dwidth_converter_2_0_bbox |     1|
|20    |design_1_dlmb_bram_if_cntlr_2_bbox      |     1|
|21    |design_1_dlmb_v10_2_bbox                |     1|
|22    |design_1_ilmb_bram_if_cntlr_2_bbox      |     1|
|23    |design_1_ilmb_v10_2_bbox                |     1|
|24    |design_1_linearStretch_0_1_bbox         |     1|
|25    |design_1_lmb_bram_2_bbox                |     1|
|26    |design_1_mdm_1_1_bbox                   |     1|
|27    |design_1_microblaze_0_2_bbox            |     1|
|28    |design_1_rpc2_ctrl_controller_0_0_bbox  |     1|
|29    |design_1_rst_clk_wiz_0_20M_1_bbox       |     1|
|30    |design_1_xbar_20_bbox                   |     1|
|31    |IBUF                                    |     4|
|32    |IOBUF                                   |     8|
|33    |OBUF                                    |    52|
+------+----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2289.934 ; gain = 175.531 ; free physical = 629 ; free virtual = 1964
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2289.934 ; gain = 41.750 ; free physical = 683 ; free virtual = 2018
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2289.934 ; gain = 175.531 ; free physical = 683 ; free virtual = 2018
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2289.934 ; gain = 0.000 ; free physical = 749 ; free virtual = 2090
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2289.934 ; gain = 0.000 ; free physical = 690 ; free virtual = 2031
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
141 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2289.934 ; gain = 175.625 ; free physical = 820 ; free virtual = 2161
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct  2 22:49:32 2020...
