Info: Start Nativelink Simulation process

========= EDA Simulation Settings =====================

Sim Mode              :  Gate
Family                :  max10
Quartus root          :  c:/users/vatol/intelfpga/18.1/quartus/bin64/
Quartus sim root      :  c:/users/vatol/intelfpga/18.1/quartus/eda/sim_lib
Simulation Tool       :  modelsim-altera
Simulation Language   :  verilog
Simulation Mode       :  GUI
Sim Output File       :  Lab3.vo
Sim SDF file          :  Lab3__verilog.sdo
Sim dir               :  simulation\modelsim

=======================================================

Info: Starting NativeLink simulation with ModelSim-Altera software
Sourced NativeLink script c:/users/vatol/intelfpga/18.1/quartus/common/tcl/internal/nativelink/modelsim.tcl
Warning: File Lab3_run_msim_gate_verilog.do already exists - backing up current file as Lab3_run_msim_gate_verilog.do.bak1
Probing transcript
ModelSim-Altera Info: # Reading C:/Users/vatol/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
ModelSim-Altera Info: # do Lab3_run_msim_gate_verilog.do
ModelSim-Altera Info: # if {[file exists gate_work]} {
ModelSim-Altera Info: # 	vdel -lib gate_work -all
ModelSim-Altera Info: # }
ModelSim-Altera Info: # vlib gate_work
ModelSim-Altera Info: # vmap work gate_work
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
ModelSim-Altera Info: # vmap work gate_work 
ModelSim-Altera Info: # Copying C:/Users/vatol/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
ModelSim-Altera Info: # Modifying modelsim.ini
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+. {Lab3.vo}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
ModelSim-Altera Info: # Start time: 13:19:17 on Nov 01,2021
ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work "+incdir+." Lab3.vo 
ModelSim-Altera Info: # -- Compiling module MUX4to1_Seg7Dec_Beha
ModelSim-Altera Info: # -- Compiling module hard_block
ModelSim-Altera Info: # 
ModelSim-Altera Info: # Top level modules:
ModelSim-Altera Info: # 	MUX4to1_Seg7Dec_Beha
ModelSim-Altera Info: # End time: 13:19:17 on Nov 01,2021, Elapsed time: 0:00:00
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: # 
Info: NativeLink simulation flow was successful
