m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dD:/HDL/veilorg/learning_with_book/digital_signal_process/3_basic_compute/multiplication/ROM/MultROM/serial
vshiftsub_divider
Z0 !s110 1504682885
!i10b 1
!s100 C3jd]_aNDC^`A<>_P34Ul3
I]=VFK?cgJ5zhSY5k8XZPI0
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dD:/HDL/veilorg/learning_with_book/digital_signal_process/3_basic_compute/divider/shift_sub
w1504682752
8D:/HDL/veilorg/learning_with_book/digital_signal_process/3_basic_compute/divider/shift_sub/shiftsub_divider.v
FD:/HDL/veilorg/learning_with_book/digital_signal_process/3_basic_compute/divider/shift_sub/shiftsub_divider.v
L0 1
Z3 OL;L;10.4;61
r1
!s85 0
31
!s108 1504682885.093000
!s107 D:/HDL/veilorg/learning_with_book/digital_signal_process/3_basic_compute/divider/shift_sub/shiftsub_divider.v|
!s90 -reportprogress|300|-work|work|-novopt|-stats=none|D:/HDL/veilorg/learning_with_book/digital_signal_process/3_basic_compute/divider/shift_sub/shiftsub_divider.v|
!i113 1
Z4 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
vtb_divider
DXx6 sv_std 3 std 0 22 WmjPaeP=7F5?QFXzJ>D[Q2
R0
!i10b 1
!s100 gb0W:bB3Sl]hLQEW`AGKU0
I_::N3Hja`JiQbPhj:zgl]1
R1
!s105 tb_divider_sv_unit
S1
R2
w1504682764
8D:/HDL/veilorg/learning_with_book/digital_signal_process/3_basic_compute/divider/shift_sub/tb_divider.sv
FD:/HDL/veilorg/learning_with_book/digital_signal_process/3_basic_compute/divider/shift_sub/tb_divider.sv
L0 1
R3
r1
!s85 0
31
!s108 1504682885.200000
!s107 D:/HDL/veilorg/learning_with_book/digital_signal_process/3_basic_compute/divider/shift_sub/tb_divider.sv|
!s90 -reportprogress|300|-work|work|-novopt|-sv|-stats=none|D:/HDL/veilorg/learning_with_book/digital_signal_process/3_basic_compute/divider/shift_sub/tb_divider.sv|
!i113 1
o-work work -sv -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
