#define DDRSS_BASE  0x0298E000U
#define DDRSS_DDRCTL_BASE 0x02980000U
#define DDRSS_DDRPHY_BASE 0x02988000U

#define DDRSS_SS_ID_REV_REG              (DDRSS_BASE + 0x00000000U)  /* Subsystem Revision Register */
#define DDRSS_SS_CTL_REG                 (DDRSS_BASE + 0x00000004U)  /* Subsystem Control Register */
#define DDRSS_V2H_CTL_REG                (DDRSS_BASE + 0x00000020U)  /* VBUSMC2HIF Control Register */
#define DDRSS_V2H_R1_MAT_REG             (DDRSS_BASE + 0x00000024U)  /* VBUSMC2HIF Range 1 Match Register */
#define DDRSS_V2H_R2_MAT_REG             (DDRSS_BASE + 0x00000028U)  /* VBUSMC2HIF Range 2 Match Register */
#define DDRSS_V2H_R3_MAT_REG             (DDRSS_BASE + 0x0000002CU)  /* VBUSMC2HIF Range 3 Match Register */
#define DDRSS_V2H_GT_DEF_PRI_MAP_REG     (DDRSS_BASE + 0x00000030U)  /* VBUSMC2HIF GT Default Priority Mapping Register */
#define DDRSS_V2H_GT_R1_PRI_MAP_REG      (DDRSS_BASE + 0x00000034U)  /* VBUSMC2HIF GT Range 1 Priority Map Register */
#define DDRSS_V2H_GT_R2_PRI_MAP_REG      (DDRSS_BASE + 0x00000038U)  /* VBUSMC2HIF GT Range 2 Priority Map Register */
#define DDRSS_V2H_GT_R3_PRI_MAP_REG      (DDRSS_BASE + 0x0000003CU)  /* VBUSMC2HIF GT Range 3 Priority Map Register */
#define DDRSS_V2H_C1_LAT_REG             (DDRSS_BASE + 0x00000040U)  /* VBUSMC2HIF Class 1 Latency Register */
#define DDRSS_V2H_C2_LAT_REG             (DDRSS_BASE + 0x00000044U)  /* VBUSMC2HIF Class 2 Latency Register */
#define DDRSS_V2H_C3_LAT_REG             (DDRSS_BASE + 0x00000048U)  /* VBUSMC2HIF Class 3 Latency Register */
#define DDRSS_V2H_HPT_DEF_PRI_MAP_REG    (DDRSS_BASE + 0x0000004CU)  /* VBUSMC2HIF HPT Default Priority Mapping Register */
#define DDRSS_V2H_HPT_R1_PRI_MAP_REG     (DDRSS_BASE + 0x00000050U)  /* VBUSMC2HIF HPT Range 1 Priority Map Register */
#define DDRSS_V2H_HPT_R2_PRI_MAP_REG     (DDRSS_BASE + 0x00000054U)  /* VBUSMC2HIF HPT Range 2 Priority Map Register */
#define DDRSS_V2H_HPT_R3_PRI_MAP_REG     (DDRSS_BASE + 0x00000058U)  /* VBUSMC2HIF HPT Range 3 Priority Map Register */
#define DDRSS_V2H_AERR_LOG1_REG          (DDRSS_BASE + 0x00000070U)  /* VBUSMC2HIF Address Error Log 1 Register */
#define DDRSS_V2H_AERR_LOG2_REG          (DDRSS_BASE + 0x00000074U)  /* VBUSMC2HIF Address Error Log 2 Register */
#define DDRSS_V2H_OERR_LOG_REG           (DDRSS_BASE + 0x00000078U)  /* VBUSMC2HIF Opcode Error Log Register */
#define DDRSS_V2H_1B_ERR_CNT_REG         (DDRSS_BASE + 0x00000080U)  /* VBUSMC2HIF 1-Bit EDC Error Count Register */
#define DDRSS_V2H_1B_ERR_LOG1_REG        (DDRSS_BASE + 0x00000084U)  /* VBUSMC2HIF 1-Bit EDC Error Log 1 Register */
#define DDRSS_V2H_1B_ERR_LOG2_REG        (DDRSS_BASE + 0x00000088U)  /* VBUSMC2HIF 1-Bit EDC Error Log 2 Register */
#define DDRSS_V2H_2B_ERR_LOG1_REG        (DDRSS_BASE + 0x0000008CU)  /* VBUSMC2HIF 2-Bit EDC Error Log 1 Register */
#define DDRSS_V2H_2B_ERR_LOG2_REG        (DDRSS_BASE + 0x00000090U)  /* VBUSMC2HIF 2-Bit EDC Error Log 2 Register */
#define DDRSS_V2H_INT_RAW_REG            (DDRSS_BASE + 0x000000A0U)  /* VBUSMC2HIF Interrupt Raw Status Register */
#define DDRSS_V2H_INT_STAT_REG           (DDRSS_BASE + 0x000000A4U)  /* VBUSMC2HIF Interrupt Status Register */
#define DDRSS_V2H_INT_SET_REG            (DDRSS_BASE + 0x000000A8U)  /* VBUSMC2HIF Interrupt Enable Set Register */
#define DDRSS_V2H_INT_CLR_REG            (DDRSS_BASE + 0x000000ACU)  /* VBUSMC2HIF Interrupt Enable Clear Register */
#define DDRSS_V2H_EOI_REG                (DDRSS_BASE + 0x000000B0U)  /* VBUSMC2HIF End of Interrupt Register */
#define DDRSS_PERF_CNT_SEL_REG           (DDRSS_BASE + 0x00000100U)  /* Performance Counter Select Register */
#define DDRSS_PERF_CNT1_REG              (DDRSS_BASE + 0x00000104U)  /* Performance Counter 1 Register */
#define DDRSS_PERF_CNT2_REG              (DDRSS_BASE + 0x00000108U)  /* Performance Counter 2 Register */
#define DDRSS_PERF_CNT3_REG              (DDRSS_BASE + 0x0000010CU)  /* Performance Counter 3 Register */
#define DDRSS_PERF_CNT4_REG              (DDRSS_BASE + 0x00000110U)  /* Performance Counter 4 Register */
#define DDRSS_HIF_MRR_STAT_REG           (DDRSS_BASE + 0x00000150U)  /* HIF MRR Status Register */
#define DDRSS_HIF_MRR_LN0_DATA1_REG      (DDRSS_BASE + 0x00000154U)  /* HIF MRR Lane 0 Data 1 Register */
#define DDRSS_HIF_MRR_LN0_DATA2_REG      (DDRSS_BASE + 0x00000158U)  /* HIF MRR Lane 0 Data 2 Register */
#define DDRSS_HIF_MRR_LN1_DATA1_REG      (DDRSS_BASE + 0x0000015CU)  /* HIF MRR Lane 1 Data 1 Register */
#define DDRSS_HIF_MRR_LN1_DATA2_REG      (DDRSS_BASE + 0x00000160U)  /* HIF MRR Lane 1 Data 2 Register */
#define DDRSS_HIF_MRR_LN2_DATA1_REG      (DDRSS_BASE + 0x00000164U)  /* HIF MRR Lane 2 Data 1 Register */
#define DDRSS_HIF_MRR_LN2_DATA2_REG      (DDRSS_BASE + 0x00000168U)  /* HIF MRR Lane 2 Data 2 Register */
#define DDRSS_HIF_MRR_LN3_DATA1_REG      (DDRSS_BASE + 0x0000016CU)  /* HIF MRR Lane 3 Data 1 Register */
#define DDRSS_HIF_MRR_LN3_DATA2_REG      (DDRSS_BASE + 0x00000170U)  /* HIF MRR Lane 3 Data 2 Register */
#define DDRSS_HIF_MRR_LN4_DATA1_REG      (DDRSS_BASE + 0x00000174U)  /* HIF MRR Lane 4 Data 1 Register */
#define DDRSS_HIF_MRR_LN4_DATA2_REG      (DDRSS_BASE + 0x00000178U)  /* HIF MRR Lane 4 Data 2 Register */
 
#define DDRSS_DDRCTL_MSTR                      (DDRSS_DDRCTL_BASE + 0x00000000U)  /* Master Register0 */
#define DDRSS_DDRCTL_STAT                      (DDRSS_DDRCTL_BASE + 0x00000004U)  /* Operating Mode Status Register */
#define DDRSS_DDRCTL_MRCTRL0                   (DDRSS_DDRCTL_BASE + 0x00000010U)  /* Mode Register Read/Write Control Register 0 */
#define DDRSS_DDRCTL_MRCTRL1                   (DDRSS_DDRCTL_BASE + 0x00000014U)  /* Mode Register Read/Write Control Register 1 */
#define DDRSS_DDRCTL_MRSTAT                    (DDRSS_DDRCTL_BASE + 0x00000018U)  /* Mode Register Read/Write Status Register */
#define DDRSS_DDRCTL_MRCTRL2                   (DDRSS_DDRCTL_BASE + 0x0000001CU)  /* Mode Register Read/Write Control Register 2 */
#define DDRSS_DDRCTL_DERATEEN                  (DDRSS_DDRCTL_BASE + 0x00000020U)  /* Temperature Derate Enable Register */
#define DDRSS_DDRCTL_DERATEINT                 (DDRSS_DDRCTL_BASE + 0x00000024U)  /* Temperature Derate Interval Register */
#define DDRSS_DDRCTL_MSTR2                     (DDRSS_DDRCTL_BASE + 0x00000028U)  /* Master Register 2 */
#define DDRSS_DDRCTL_PWRCTL                    (DDRSS_DDRCTL_BASE + 0x00000030U)  /* Low Power Control Register */
#define DDRSS_DDRCTL_PWRTMG                    (DDRSS_DDRCTL_BASE + 0x00000034U)  /* Low Power Timing Register */
#define DDRSS_DDRCTL_HWLPCTL                   (DDRSS_DDRCTL_BASE + 0x00000038U)  /* Hardware Low Power Control Register */
#define DDRSS_DDRCTL_RFSHCTL0                  (DDRSS_DDRCTL_BASE + 0x00000050U)  /* Refresh Control Register 0 */
#define DDRSS_DDRCTL_RFSHCTL1                  (DDRSS_DDRCTL_BASE + 0x00000054U)  /* Refresh Control Register 1 */
#define DDRSS_DDRCTL_RFSHCTL2                  (DDRSS_DDRCTL_BASE + 0x00000058U)  /* Refresh Control Register 2 */
#define DDRSS_DDRCTL_RFSHCTL3                  (DDRSS_DDRCTL_BASE + 0x00000060U)  /* Refresh Control Register 3 */
#define DDRSS_DDRCTL_RFSHTMG                   (DDRSS_DDRCTL_BASE + 0x00000064U)  /* Refresh Timing Register */
#define DDRSS_DDRCTL_ECCCFG0                   (DDRSS_DDRCTL_BASE + 0x00000070U)  /* ECC Configuration Register 0 */
#define DDRSS_DDRCTL_ECCCFG1                   (DDRSS_DDRCTL_BASE + 0x00000074U)  /* ECC Configuration Register 1 */
#define DDRSS_DDRCTL_ECCSTAT                   (DDRSS_DDRCTL_BASE + 0x00000078U)  /* SECDED ECC Status Register (Valid only in MEMC_ECC_SUPPORT==1 (SECDED ECC mode)) */
#define DDRSS_DDRCTL_ECCCLR                    (DDRSS_DDRCTL_BASE + 0x0000007CU)  /* ECC Clear Register */
#define DDRSS_DDRCTL_ECCERRCNT                 (DDRSS_DDRCTL_BASE + 0x00000080U)  /* ECC Error Counter Register */
#define DDRSS_DDRCTL_ECCCADDR0                 (DDRSS_DDRCTL_BASE + 0x00000084U)  /* ECC Corrected Error Address Register 0 */
#define DDRSS_DDRCTL_ECCCADDR1                 (DDRSS_DDRCTL_BASE + 0x00000088U)  /* ECC Corrected Error Address Register 1 */
#define DDRSS_DDRCTL_ECCCSYN0                  (DDRSS_DDRCTL_BASE + 0x0000008CU)  /* ECC Corrected Syndrome Register 0 */
#define DDRSS_DDRCTL_ECCCSYN2                  (DDRSS_DDRCTL_BASE + 0x00000094U)  /* ECC Corrected Syndrome Register 2 */
#define DDRSS_DDRCTL_ECCBITMASK0               (DDRSS_DDRCTL_BASE + 0x00000098U)  /* ECC Corrected Data Bit Mask Register 0 */
#define DDRSS_DDRCTL_ECCBITMASK2               (DDRSS_DDRCTL_BASE + 0x000000A0U)  /* ECC Corrected Data Bit Mask Register 2 */
#define DDRSS_DDRCTL_ECCUADDR0                 (DDRSS_DDRCTL_BASE + 0x000000A4U)  /* ECC Uncorrected Error Address Register 0 */
#define DDRSS_DDRCTL_ECCUADDR1                 (DDRSS_DDRCTL_BASE + 0x000000A8U)  /* ECC Uncorrected Error Address Register 1 */
#define DDRSS_DDRCTL_ECCUSYN0                  (DDRSS_DDRCTL_BASE + 0x000000ACU)  /* ECC Uncorrected Syndrome Register 0 */
#define DDRSS_DDRCTL_ECCUSYN2                  (DDRSS_DDRCTL_BASE + 0x000000B4U)  /* ECC Uncorrected Syndrome Register 2 */
#define DDRSS_DDRCTL_ECCPOISONADDR0            (DDRSS_DDRCTL_BASE + 0x000000B8U)  /* ECC Data Poisoning Address Register 0. If a HIF write data beat matches the address specified in this register, an ECC error will be introduced on that transaction (write/RMW), if ECCCFG1.data_poison_en=1 */
#define DDRSS_DDRCTL_ECCPOISONADDR1            (DDRSS_DDRCTL_BASE + 0x000000BCU)  /* ECC Data Poisoning Address Register 1. If a HIF write data beat matches the address specified in this register, an ECC error will be introduced on that transaction (write/RMW), if ECCCFG1.data_poison_en=1 */
#define DDRSS_DDRCTL_CRCPARCTL0                (DDRSS_DDRCTL_BASE + 0x000000C0U)  /* CRC Parity Control Register0 */
#define DDRSS_DDRCTL_CRCPARCTL1                (DDRSS_DDRCTL_BASE + 0x000000C4U)  /* CRC Parity Control Register1 */
#define DDRSS_DDRCTL_CRCPARCTL2                (DDRSS_DDRCTL_BASE + 0x000000C8U)  /* CRC Parity Control Register2 */
#define DDRSS_DDRCTL_CRCPARSTAT                (DDRSS_DDRCTL_BASE + 0x000000CCU)  /* CRC Parity Status Register */
#define DDRSS_DDRCTL_INIT0                     (DDRSS_DDRCTL_BASE + 0x000000D0U)  /* SDRAM Initialization Register 0 */
#define DDRSS_DDRCTL_INIT1                     (DDRSS_DDRCTL_BASE + 0x000000D4U)  /* SDRAM Initialization Register 1 */
#define DDRSS_DDRCTL_INIT2                     (DDRSS_DDRCTL_BASE + 0x000000D8U)  /* SDRAM Initialization Register 2 */
#define DDRSS_DDRCTL_INIT3                     (DDRSS_DDRCTL_BASE + 0x000000DCU)  /* SDRAM Initialization Register 3 */
#define DDRSS_DDRCTL_INIT4                     (DDRSS_DDRCTL_BASE + 0x000000E0U)  /* SDRAM Initialization Register 4 */
#define DDRSS_DDRCTL_INIT5                     (DDRSS_DDRCTL_BASE + 0x000000E4U)  /* SDRAM Initialization Register 5 */
#define DDRSS_DDRCTL_INIT6                     (DDRSS_DDRCTL_BASE + 0x000000E8U)  /* SDRAM Initialization Register 6 */
#define DDRSS_DDRCTL_INIT7                     (DDRSS_DDRCTL_BASE + 0x000000ECU)  /* SDRAM Initialization Register 7 */
#define DDRSS_DDRCTL_DIMMCTL                   (DDRSS_DDRCTL_BASE + 0x000000F0U)  /* DIMM Control Register */
#define DDRSS_DDRCTL_RANKCTL                   (DDRSS_DDRCTL_BASE + 0x000000F4U)  /* Rank Control Register */
#define DDRSS_DDRCTL_DRAMTMG0                  (DDRSS_DDRCTL_BASE + 0x00000100U)  /* SDRAM Timing Register 0 */
#define DDRSS_DDRCTL_DRAMTMG1                  (DDRSS_DDRCTL_BASE + 0x00000104U)  /* SDRAM Timing Register 1 */
#define DDRSS_DDRCTL_DRAMTMG2                  (DDRSS_DDRCTL_BASE + 0x00000108U)  /* SDRAM Timing Register 2 */
#define DDRSS_DDRCTL_DRAMTMG3                  (DDRSS_DDRCTL_BASE + 0x0000010CU)  /* SDRAM Timing Register 3 */
#define DDRSS_DDRCTL_DRAMTMG4                  (DDRSS_DDRCTL_BASE + 0x00000110U)  /* SDRAM Timing Register 4 */
#define DDRSS_DDRCTL_DRAMTMG5                  (DDRSS_DDRCTL_BASE + 0x00000114U)  /* SDRAM Timing Register 5 */
#define DDRSS_DDRCTL_DRAMTMG6                  (DDRSS_DDRCTL_BASE + 0x00000118U)  /* SDRAM Timing Register 6 */
#define DDRSS_DDRCTL_DRAMTMG7                  (DDRSS_DDRCTL_BASE + 0x0000011CU)  /* SDRAM Timing Register 7 */
#define DDRSS_DDRCTL_DRAMTMG8                  (DDRSS_DDRCTL_BASE + 0x00000120U)  /* SDRAM Timing Register 8 */
#define DDRSS_DDRCTL_DRAMTMG9                  (DDRSS_DDRCTL_BASE + 0x00000124U)  /* SDRAM Timing Register 9 */
#define DDRSS_DDRCTL_DRAMTMG10                 (DDRSS_DDRCTL_BASE + 0x00000128U)  /* SDRAM Timing Register 10 */
#define DDRSS_DDRCTL_DRAMTMG11                 (DDRSS_DDRCTL_BASE + 0x0000012CU)  /* SDRAM Timing Register 11 */
#define DDRSS_DDRCTL_DRAMTMG12                 (DDRSS_DDRCTL_BASE + 0x00000130U)  /* SDRAM Timing Register 12 */
#define DDRSS_DDRCTL_DRAMTMG13                 (DDRSS_DDRCTL_BASE + 0x00000134U)  /* SDRAM Timing Register 13 */
#define DDRSS_DDRCTL_DRAMTMG14                 (DDRSS_DDRCTL_BASE + 0x00000138U)  /* SDRAM Timing Register 14 */
#define DDRSS_DDRCTL_DRAMTMG15                 (DDRSS_DDRCTL_BASE + 0x0000013CU)  /* SDRAM Timing Register 15 */
#define DDRSS_DDRCTL_DRAMTMG17                 (DDRSS_DDRCTL_BASE + 0x00000144U)  /* SDRAM Timing Register 17 */
#define DDRSS_DDRCTL_ZQCTL0                    (DDRSS_DDRCTL_BASE + 0x00000180U)  /* ZQ Control Register 0 */
#define DDRSS_DDRCTL_ZQCTL1                    (DDRSS_DDRCTL_BASE + 0x00000184U)  /* ZQ Control Register 1 */
#define DDRSS_DDRCTL_ZQCTL2                    (DDRSS_DDRCTL_BASE + 0x00000188U)  /* ZQ Control Register 2 */
#define DDRSS_DDRCTL_ZQSTAT                    (DDRSS_DDRCTL_BASE + 0x0000018CU)  /* ZQ Status Register */
#define DDRSS_DDRCTL_DFITMG0                   (DDRSS_DDRCTL_BASE + 0x00000190U)  /* DFI Timing Register 0 */
#define DDRSS_DDRCTL_DFITMG1                   (DDRSS_DDRCTL_BASE + 0x00000194U)  /* DFI Timing Register 1 */
#define DDRSS_DDRCTL_DFILPCFG0                 (DDRSS_DDRCTL_BASE + 0x00000198U)  /* DFI Low Power Configuration Register 0 */
#define DDRSS_DDRCTL_DFILPCFG1                 (DDRSS_DDRCTL_BASE + 0x0000019CU)  /* DFI Low Power Configuration Register 1 */
#define DDRSS_DDRCTL_DFIUPD0                   (DDRSS_DDRCTL_BASE + 0x000001A0U)  /* DFI Update Register 0 */
#define DDRSS_DDRCTL_DFIUPD1                   (DDRSS_DDRCTL_BASE + 0x000001A4U)  /* DFI Update Register 1 */
#define DDRSS_DDRCTL_DFIUPD2                   (DDRSS_DDRCTL_BASE + 0x000001A8U)  /* DFI Update Register 2 */
#define DDRSS_DDRCTL_DFIMISC                   (DDRSS_DDRCTL_BASE + 0x000001B0U)  /* DFI Miscellaneous Control Register */
#define DDRSS_DDRCTL_DFITMG2                   (DDRSS_DDRCTL_BASE + 0x000001B4U)  /* DFI Timing Register 2 */
#define DDRSS_DDRCTL_DFITMG3                   (DDRSS_DDRCTL_BASE + 0x000001B8U)  /* DFI Timing Register 3 */
#define DDRSS_DDRCTL_DFISTAT                   (DDRSS_DDRCTL_BASE + 0x000001BCU)  /* DFI Status Register */
#define DDRSS_DDRCTL_DBICTL                    (DDRSS_DDRCTL_BASE + 0x000001C0U)  /* DM/DBI Control Register */
#define DDRSS_DDRCTL_ADDRMAP0                  (DDRSS_DDRCTL_BASE + 0x00000200U)  /* Address Map Register 0 */
#define DDRSS_DDRCTL_ADDRMAP1                  (DDRSS_DDRCTL_BASE + 0x00000204U)  /* Address Map Register 1 */
#define DDRSS_DDRCTL_ADDRMAP2                  (DDRSS_DDRCTL_BASE + 0x00000208U)  /* Address Map Register 2 */
#define DDRSS_DDRCTL_ADDRMAP3                  (DDRSS_DDRCTL_BASE + 0x0000020CU)  /* Address Map Register 3 */
#define DDRSS_DDRCTL_ADDRMAP4                  (DDRSS_DDRCTL_BASE + 0x00000210U)  /* Address Map Register 4 */
#define DDRSS_DDRCTL_ADDRMAP5                  (DDRSS_DDRCTL_BASE + 0x00000214U)  /* Address Map Register 5 */
#define DDRSS_DDRCTL_ADDRMAP6                  (DDRSS_DDRCTL_BASE + 0x00000218U)  /* Address Map Register 6 */
#define DDRSS_DDRCTL_ADDRMAP7                  (DDRSS_DDRCTL_BASE + 0x0000021CU)  /* Address Map Register 7 */
#define DDRSS_DDRCTL_ADDRMAP8                  (DDRSS_DDRCTL_BASE + 0x00000220U)  /* Address Map Register 8 */
#define DDRSS_DDRCTL_ADDRMAP9                  (DDRSS_DDRCTL_BASE + 0x00000224U)  /* Address Map Register 9 */
#define DDRSS_DDRCTL_ADDRMAP10                 (DDRSS_DDRCTL_BASE + 0x00000228U)  /* Address Map Register 10 */
#define DDRSS_DDRCTL_ADDRMAP11                 (DDRSS_DDRCTL_BASE + 0x0000022CU)  /* Address Map Register 11 */
#define DDRSS_DDRCTL_ODTCFG                    (DDRSS_DDRCTL_BASE + 0x00000240U)  /* ODT Configuration Register */
#define DDRSS_DDRCTL_ODTMAP                    (DDRSS_DDRCTL_BASE + 0x00000244U)  /* ODT/Rank Map Register */
#define DDRSS_DDRCTL_SCHED                     (DDRSS_DDRCTL_BASE + 0x00000250U)  /* Scheduler Control Register */
#define DDRSS_DDRCTL_SCHED1                    (DDRSS_DDRCTL_BASE + 0x00000254U)  /* Scheduler Control Register 1 */
#define DDRSS_DDRCTL_PERFHPR1                  (DDRSS_DDRCTL_BASE + 0x0000025CU)  /* High Priority Read CAM Register 1 */
#define DDRSS_DDRCTL_PERFLPR1                  (DDRSS_DDRCTL_BASE + 0x00000264U)  /* Low Priority Read CAM Register 1 */
#define DDRSS_DDRCTL_PERFWR1                   (DDRSS_DDRCTL_BASE + 0x0000026CU)  /* Write CAM Register 1 */
#define DDRSS_DDRCTL_PERFVPR1                  (DDRSS_DDRCTL_BASE + 0x00000274U)  /* Variable Priority Read CAM Register 1 */
#define DDRSS_DDRCTL_PERFVPW1                  (DDRSS_DDRCTL_BASE + 0x00000278U)  /* Variable Priority Write CAM Register 1 */
#define DDRSS_DDRCTL_DQMAP0                    (DDRSS_DDRCTL_BASE + 0x00000280U)  /* DQ Map Register 0 */
#define DDRSS_DDRCTL_DQMAP1                    (DDRSS_DDRCTL_BASE + 0x00000284U)  /* DQ Map Register 1 */
#define DDRSS_DDRCTL_DQMAP4                    (DDRSS_DDRCTL_BASE + 0x00000290U)  /* DQ Map Register 4 */
#define DDRSS_DDRCTL_DQMAP5                    (DDRSS_DDRCTL_BASE + 0x00000294U)  /* DQ Map Register 5 */
#define DDRSS_DDRCTL_DBG0                      (DDRSS_DDRCTL_BASE + 0x00000300U)  /* Debug Register 0 */
#define DDRSS_DDRCTL_DBG1                      (DDRSS_DDRCTL_BASE + 0x00000304U)  /* Debug Register 1 */
#define DDRSS_DDRCTL_DBGCAM                    (DDRSS_DDRCTL_BASE + 0x00000308U)  /* CAM Debug Register */
#define DDRSS_DDRCTL_DBGCMD                    (DDRSS_DDRCTL_BASE + 0x0000030CU)  /* Command Debug Register */
#define DDRSS_DDRCTL_DBGSTAT                   (DDRSS_DDRCTL_BASE + 0x00000310U)  /* Status Debug Register */
#define DDRSS_DDRCTL_SWCTL                     (DDRSS_DDRCTL_BASE + 0x00000320U)  /* Software Register Programming Control Enable */
#define DDRSS_DDRCTL_SWSTAT                    (DDRSS_DDRCTL_BASE + 0x00000324U)  /* Software Register Programming Control Status */
#define DDRSS_DDRCTL_ADVECCINDEX               (DDRSS_DDRCTL_BASE + 0x00000374U)  /* Advanced ECC Index Register */
#define DDRSS_DDRCTL_ECCPOISONPAT0             (DDRSS_DDRCTL_BASE + 0x0000037CU)  /* ECC Poison Pattern 0 Register */
#define DDRSS_DDRCTL_ECCPOISONPAT2             (DDRSS_DDRCTL_BASE + 0x00000384U)  /* ECC Poison Pattern 2 Register */
#define DDRSS_DDRCTL_DERATEEN_SHDW             (DDRSS_DDRCTL_BASE + 0x00002020U)  /* [SHADOW] Temperature Derate Enable Register */
#define DDRSS_DDRCTL_DERATEINT_SHDW            (DDRSS_DDRCTL_BASE + 0x00002024U)  /* [SHADOW] Temperature Derate Interval Register */
#define DDRSS_DDRCTL_RFSHCTL0_SHDW             (DDRSS_DDRCTL_BASE + 0x00002050U)  /* [SHADOW] Refresh Control Register 0 */
#define DDRSS_DDRCTL_RFSHTMG_SHDW              (DDRSS_DDRCTL_BASE + 0x00002064U)  /* [SHADOW] Refresh Timing Register */
#define DDRSS_DDRCTL_INIT3_SHDW                (DDRSS_DDRCTL_BASE + 0x000020DCU)  /* [SHADOW] SDRAM Initialization Register 3 */
#define DDRSS_DDRCTL_INIT4_SHDW                (DDRSS_DDRCTL_BASE + 0x000020E0U)  /* [SHADOW] SDRAM Initialization Register 4 */
#define DDRSS_DDRCTL_INIT6_SHDW                (DDRSS_DDRCTL_BASE + 0x000020E8U)  /* [SHADOW] SDRAM Initialization Register 6 */
#define DDRSS_DDRCTL_INIT7_SHDW                (DDRSS_DDRCTL_BASE + 0x000020ECU)  /* [SHADOW] SDRAM Initialization Register 7 */
#define DDRSS_DDRCTL_DRAMTMG0_SHDW             (DDRSS_DDRCTL_BASE + 0x00002100U)  /* [SHADOW] SDRAM Timing Register 0 */
#define DDRSS_DDRCTL_DRAMTMG1_SHDW             (DDRSS_DDRCTL_BASE + 0x00002104U)  /* [SHADOW] SDRAM Timing Register 1 */
#define DDRSS_DDRCTL_DRAMTMG2_SHDW             (DDRSS_DDRCTL_BASE + 0x00002108U)  /* [SHADOW] SDRAM Timing Register 2 */
#define DDRSS_DDRCTL_DRAMTMG3_SHDW             (DDRSS_DDRCTL_BASE + 0x0000210CU)  /* [SHADOW] SDRAM Timing Register 3 */
#define DDRSS_DDRCTL_DRAMTMG4_SHDW             (DDRSS_DDRCTL_BASE + 0x00002110U)  /* [SHADOW] SDRAM Timing Register 4 */
#define DDRSS_DDRCTL_DRAMTMG5_SHDW             (DDRSS_DDRCTL_BASE + 0x00002114U)  /* [SHADOW] SDRAM Timing RegisteCRDENr 5 */
#define DDRSS_DDRCTL_DRAMTMG6_SHDW             (DDRSS_DDRCTL_BASE + 0x00002118U)  /* [SHADOW] SDRAM Timing Register 6 */
#define DDRSS_DDRCTL_DRAMTMG7_SHDW             (DDRSS_DDRCTL_BASE + 0x0000211CU)  /* [SHADOW] SDRAM Timing Register 7 */
#define DDRSS_DDRCTL_DRAMTMG8_SHDW             (DDRSS_DDRCTL_BASE + 0x00002120U)  /* [SHADOW] SDRAM Timing Register 8 */
#define DDRSS_DDRCTL_DRAMTMG9_SHDW             (DDRSS_DDRCTL_BASE + 0x00002124U)  /* [SHADOW] SDRAM Timing Register 9 */
#define DDRSS_DDRCTL_DRAMTMG10_SHDW            (DDRSS_DDRCTL_BASE + 0x00002128U)  /* [SHADOW] SDRAM Timing Register 10 */
#define DDRSS_DDRCTL_DRAMTMG11_SHDW            (DDRSS_DDRCTL_BASE + 0x0000212CU)  /* [SHADOW] SDRAM Timing Register 11 */
#define DDRSS_DDRCTL_DRAMTMG12_SHDW            (DDRSS_DDRCTL_BASE + 0x00002130U)  /* [SHADOW] SDRAM Timing Register 12 */
#define DDRSS_DDRCTL_DRAMTMG13_SHDW            (DDRSS_DDRCTL_BASE + 0x00002134U)  /* [SHADOW] SDRAM Timing Register 13 */
#define DDRSS_DDRCTL_DRAMTMG14_SHDW            (DDRSS_DDRCTL_BASE + 0x00002138U)  /* [SHADOW] SDRAM Timing Register 14 */
#define DDRSS_DDRCTL_DRAMTMG15_SHDW            (DDRSS_DDRCTL_BASE + 0x0000213CU)  /* [SHADOW] SDRAM Timing Register 15 */
#define DDRSS_DDRCTL_ZQCTL0_SHDW               (DDRSS_DDRCTL_BASE + 0x00002180U)  /* [SHADOW] ZQ Control Register 0 */
#define DDRSS_DDRCTL_DFITMG0_SHDW              (DDRSS_DDRCTL_BASE + 0x00002190U)  /* [SHADOW] DFI Timing Register 0 */
#define DDRSS_DDRCTL_DFITMG1_SHDW              (DDRSS_DDRCTL_BASE + 0x00002194U)  /* [SHADOW] DFI Timing Register 1 */
#define DDRSS_DDRCTL_DFITMG2_SHDW              (DDRSS_DDRCTL_BASE + 0x000021B4U)  /* [SHADOW] DFI Timing Register 2 */
#define DDRSS_DDRCTL_DFITMG3_SHDW              (DDRSS_DDRCTL_BASE + 0x000021B8U)  /* [SHADOW] DFI Timing Register 3 */
#define DDRSS_DDRCTL_ODTCFG_SHDW               (DDRSS_DDRCTL_BASE + 0x00002240U)  /* [SHADOW] ODT Configuration Register */
                                                                 
#define DDRSS_DDRPHY_RIDR                      (DDRSS_DDRPHY_BASE + 0x00000000U)  /* Revision Identification Register */  
#define DDRSS_DDRPHY_PIR                       (DDRSS_DDRPHY_BASE + 0x00000004U)  /* PHY Initialization Register */       
#define DDRSS_DDRPHY_PGCR0                     (DDRSS_DDRPHY_BASE + 0x00000010U)  /* PHY General Configuration Register 0 */   
#define DDRSS_DDRPHY_PGCR1                     (DDRSS_DDRPHY_BASE + 0x00000014U)  /* PHY General Configuration Register 1 */   
#define DDRSS_DDRPHY_PGCR2                     (DDRSS_DDRPHY_BASE + 0x00000018U)  /* PHY General Configuration Register 2 */   
#define DDRSS_DDRPHY_PGCR3                     (DDRSS_DDRPHY_BASE + 0x0000001CU)  /* PHY General Configuration Register 3 */   
#define DDRSS_DDRPHY_PGCR4                     (DDRSS_DDRPHY_BASE + 0x00000020U)  /* PHY General Configuration Register 4 */   
#define DDRSS_DDRPHY_PGCR5                     (DDRSS_DDRPHY_BASE + 0x00000024U)  /* PHY General Configuration Register 5 */   
#define DDRSS_DDRPHY_PGCR6                     (DDRSS_DDRPHY_BASE + 0x00000028U)  /* PHY General Configuration Register 6 */   
#define DDRSS_DDRPHY_PGCR7                     (DDRSS_DDRPHY_BASE + 0x0000002CU)  /* PHY General Configuration Register 7 */   
#define DDRSS_DDRPHY_PGSR0                     (DDRSS_DDRPHY_BASE + 0x00000030U)  /* PHY General Status Register 0 */          
#define DDRSS_DDRPHY_PGSR1                     (DDRSS_DDRPHY_BASE + 0x00000034U)  /* PHY General Status Register 1 */          
#define DDRSS_DDRPHY_PGSR2                     (DDRSS_DDRPHY_BASE + 0x00000038U)  /* PHY General Status Register 2 */          
#define DDRSS_DDRPHY_PTR0                      (DDRSS_DDRPHY_BASE + 0x00000040U)  /* PHY Timing Register 0 */                  
#define DDRSS_DDRPHY_PTR1                      (DDRSS_DDRPHY_BASE + 0x00000044U)  /* PHY Timing Register 1 */                  
#define DDRSS_DDRPHY_PTR2                      (DDRSS_DDRPHY_BASE + 0x00000048U)  /* PHY Timing Register 2 */                  
#define DDRSS_DDRPHY_PTR3                      (DDRSS_DDRPHY_BASE + 0x0000004CU)  /* PHY Timing Register 3 */                  
#define DDRSS_DDRPHY_PTR4                      (DDRSS_DDRPHY_BASE + 0x00000050U)  /* PHY Timing Register 4 */                  
#define DDRSS_DDRPHY_PTR5                      (DDRSS_DDRPHY_BASE + 0x00000054U)  /* PHY Timing Register 5 */                  
#define DDRSS_DDRPHY_PTR6                      (DDRSS_DDRPHY_BASE + 0x00000058U)  /* PHY Timing Register 6 */                  
#define DDRSS_DDRPHY_PLLCR0                    (DDRSS_DDRPHY_BASE + 0x00000068U)  /* PLL Control Register 0 (Type B PLL Only) */
#define DDRSS_DDRPHY_PLLCR1                    (DDRSS_DDRPHY_BASE + 0x0000006CU)  /* PLL Control Register 1 (Type B PLL Only) */
#define DDRSS_DDRPHY_PLLCR2                    (DDRSS_DDRPHY_BASE + 0x00000070U)  /* PLL Control Register 2 (Type B PLL Only) */
#define DDRSS_DDRPHY_PLLCR3                    (DDRSS_DDRPHY_BASE + 0x00000074U)  /* PLL Control Register 3 (Type B PLL Only) */
#define DDRSS_DDRPHY_PLLCR4                    (DDRSS_DDRPHY_BASE + 0x00000078U)  /* PLL Control Register 4 (Type B PLL Only) */
#define DDRSS_DDRPHY_PLLCR5                    (DDRSS_DDRPHY_BASE + 0x0000007CU)  /* PLL Control Register 5 (Type B PLL Only) */
#define DDRSS_DDRPHY_DXCCR                     (DDRSS_DDRPHY_BASE + 0x00000088U)  /* DATX8 Common Configuration Register */    
#define DDRSS_DDRPHY_DSGCR                     (DDRSS_DDRPHY_BASE + 0x00000090U)  /* DDR System General Configuration Register */
#define DDRSS_DDRPHY_ODTCR                     (DDRSS_DDRPHY_BASE + 0x00000098U)  /* ODT Configuration Register */
#define DDRSS_DDRPHY_AACR                      (DDRSS_DDRPHY_BASE + 0x000000A0U)  /* Anti-Aging Control Register */
#define DDRSS_DDRPHY_GPR0                      (DDRSS_DDRPHY_BASE + 0x000000C0U)  /* General Purpose Register 0 */
#define DDRSS_DDRPHY_GPR1                      (DDRSS_DDRPHY_BASE + 0x000000C4U)  /* General Purpose Register 1 */
#define DDRSS_DDRPHY_DCR                       (DDRSS_DDRPHY_BASE + 0x00000100U)  /* DRAM Configuration Register */
#define DDRSS_DDRPHY_DTPR0                     (DDRSS_DDRPHY_BASE + 0x00000110U)  /* DRAM Timing Parameters Register 0 */
#define DDRSS_DDRPHY_DTPR1                     (DDRSS_DDRPHY_BASE + 0x00000114U)  /* DRAM Timing Parameters Register 1 */
#define DDRSS_DDRPHY_DTPR2                     (DDRSS_DDRPHY_BASE + 0x00000118U)  /* DRAM Timing Parameters Register 2 */
#define DDRSS_DDRPHY_DTPR3                     (DDRSS_DDRPHY_BASE + 0x0000011CU)  /* DRAM Timing Parameters Register 3 */
#define DDRSS_DDRPHY_DTPR4                     (DDRSS_DDRPHY_BASE + 0x00000120U)  /* DRAM Timing Parameters Register 4 */
#define DDRSS_DDRPHY_DTPR5                     (DDRSS_DDRPHY_BASE + 0x00000124U)  /* DRAM Timing Parameters Register 5 */
#define DDRSS_DDRPHY_DTPR6                     (DDRSS_DDRPHY_BASE + 0x00000128U)  /* DRAM Timing Parameters Register 6 */
#define DDRSS_DDRPHY_RDIMMGCR0                 (DDRSS_DDRPHY_BASE + 0x00000140U)  /* RDIMM General Configuration Register 0 */
#define DDRSS_DDRPHY_RDIMMGCR1                 (DDRSS_DDRPHY_BASE + 0x00000144U)  /* RDIMM General Configuration Register 1 */
#define DDRSS_DDRPHY_RDIMMGCR2                 (DDRSS_DDRPHY_BASE + 0x00000148U)  /* RDIMM General Configuration Register 2 */
#define DDRSS_DDRPHY_RDIMMCR0                  (DDRSS_DDRPHY_BASE + 0x00000150U)  /* RDIMM Control Register 0 */
#define DDRSS_DDRPHY_RDIMMCR1                  (DDRSS_DDRPHY_BASE + 0x00000154U)  /* RDIMM Control Register 1 */
#define DDRSS_DDRPHY_RDIMMCR2                  (DDRSS_DDRPHY_BASE + 0x00000158U)  /* RDIMM Control Register 2 */
#define DDRSS_DDRPHY_RDIMMCR3                  (DDRSS_DDRPHY_BASE + 0x0000015CU)  /* RDIMM Control Register 3 */
#define DDRSS_DDRPHY_RDIMMCR4                  (DDRSS_DDRPHY_BASE + 0x00000160U)  /* RDIMM Control Register 4 */
#define DDRSS_DDRPHY_SCHCR0                    (DDRSS_DDRPHY_BASE + 0x00000168U)  /* Scheduler Command Register 0 */
#define DDRSS_DDRPHY_SCHCR1                    (DDRSS_DDRPHY_BASE + 0x0000016CU)  /* Scheduler Command Register 1 */
#define DDRSS_DDRPHY_MR0                       (DDRSS_DDRPHY_BASE + 0x00000180U)  /* LPDDR4 Mode Register 0 */
#define DDRSS_DDRPHY_MR0_DDR3                  (DDRSS_DDRPHY_BASE + 0x00000180U)  /* DDR3 Mode Register 0 */
#define DDRSS_DDRPHY_MR0_DDR4                  (DDRSS_DDRPHY_BASE + 0x00000180U)  /* DDR4 Mode Register 0 */
#define DDRSS_DDRPHY_MR1                       (DDRSS_DDRPHY_BASE + 0x00000184U)  /* LPDDR4 Mode Register 1 */
#define DDRSS_DDRPHY_MR1_DDR3                  (DDRSS_DDRPHY_BASE + 0x00000184U)  /* DDR3 Mode Register 1 */
#define DDRSS_DDRPHY_MR1_DDR4                  (DDRSS_DDRPHY_BASE + 0x00000184U)  /* DDR4 Mode Register 1 */
#define DDRSS_DDRPHY_MR2                       (DDRSS_DDRPHY_BASE + 0x00000188U)  /* LPDDR4 Mode Register 2 */
#define DDRSS_DDRPHY_MR2_DDR3                  (DDRSS_DDRPHY_BASE + 0x00000188U)  /* DDR3 Mode Register 2 */
#define DDRSS_DDRPHY_MR2_DDR4                  (DDRSS_DDRPHY_BASE + 0x00000188U)  /* DDR4 Mode Register 2 */
#define DDRSS_DDRPHY_MR3                       (DDRSS_DDRPHY_BASE + 0x0000018CU)  /* LPDDR4 Mode Register 3 */
#define DDRSS_DDRPHY_MR3_DDR3                  (DDRSS_DDRPHY_BASE + 0x0000018CU)  /* DDR3 Mode Register 3 */
#define DDRSS_DDRPHY_MR3_DDR4                  (DDRSS_DDRPHY_BASE + 0x0000018CU)  /* DDR4 Mode Register 3 */
#define DDRSS_DDRPHY_MR4                       (DDRSS_DDRPHY_BASE + 0x00000190U)  /* LPDDR4 Mode Register 4 */
#define DDRSS_DDRPHY_MR4_DDR3                  (DDRSS_DDRPHY_BASE + 0x00000190U)  /* DDR3 Mode Register 4 */
#define DDRSS_DDRPHY_MR4_DDR4                  (DDRSS_DDRPHY_BASE + 0x00000190U)  /* DDR4 Mode Register 4 */
#define DDRSS_DDRPHY_MR5                       (DDRSS_DDRPHY_BASE + 0x00000194U)  /* LPDDR4 Mode Register 5 */
#define DDRSS_DDRPHY_MR5_DDR3                  (DDRSS_DDRPHY_BASE + 0x00000194U)  /* DDR3 Mode Register 5 */
#define DDRSS_DDRPHY_MR5_DDR4                  (DDRSS_DDRPHY_BASE + 0x00000194U)  /* DDR4 Mode Register 5 */
#define DDRSS_DDRPHY_MR6                       (DDRSS_DDRPHY_BASE + 0x00000198U)  /* LPDDR4 Mode Register 6 */
#define DDRSS_DDRPHY_MR6_DDR3                  (DDRSS_DDRPHY_BASE + 0x00000198U)  /* DDR3 Mode Register 6 */
#define DDRSS_DDRPHY_MR6_DDR4                  (DDRSS_DDRPHY_BASE + 0x00000198U)  /* DDR4 Mode Register 6 */
#define DDRSS_DDRPHY_MR7                       (DDRSS_DDRPHY_BASE + 0x0000019CU)  /* LPDDR4 Mode Register 7 */
#define DDRSS_DDRPHY_MR7_DDR3                  (DDRSS_DDRPHY_BASE + 0x0000019CU)  /* LPDDR2 Mode Register 7 */
#define DDRSS_DDRPHY_MR7_DDR4                  (DDRSS_DDRPHY_BASE + 0x0000019CU)  /* DDR4 Mode Register 7 */
#define DDRSS_DDRPHY_MR11                      (DDRSS_DDRPHY_BASE + 0x000001ACU)  /* LPDDR4 Mode Register 11 */
#define DDRSS_DDRPHY_MR11_DDR3                 (DDRSS_DDRPHY_BASE + 0x000001ACU)  /* DDR3 Mode Register 11 */
#define DDRSS_DDRPHY_MR11_DDR4                 (DDRSS_DDRPHY_BASE + 0x000001ACU)  /* DDR4 Mode Register 11 */
#define DDRSS_DDRPHY_MR12                      (DDRSS_DDRPHY_BASE + 0x000001B0U)  /* LPDDR4 Mode Register 12 */
#define DDRSS_DDRPHY_MR12_DDR3                 (DDRSS_DDRPHY_BASE + 0x000001B0U)  /* DDR3 Mode Register 12 */
#define DDRSS_DDRPHY_MR12_DDR4                 (DDRSS_DDRPHY_BASE + 0x000001B0U)  /* DDR4 Mode Register 12 */
#define DDRSS_DDRPHY_MR13                      (DDRSS_DDRPHY_BASE + 0x000001B4U)  /* LPDDR4 Mode Register 13 */
#define DDRSS_DDRPHY_MR13_DDR3                 (DDRSS_DDRPHY_BASE + 0x000001B4U)  /* DDR3 Mode Register 13 */
#define DDRSS_DDRPHY_MR13_DDR4                 (DDRSS_DDRPHY_BASE + 0x000001B4U)  /* DDR4 Mode Register 13 */
#define DDRSS_DDRPHY_MR14                      (DDRSS_DDRPHY_BASE + 0x000001B8U)  /* LPDDR4 Mode Register 14 */
#define DDRSS_DDRPHY_MR14_DDR3                 (DDRSS_DDRPHY_BASE + 0x000001B8U)  /* DDR3 Mode Register 14 */
#define DDRSS_DDRPHY_MR14_DDR4                 (DDRSS_DDRPHY_BASE + 0x000001B8U)  /* DDR4 Mode Register 14 */
#define DDRSS_DDRPHY_MR22                      (DDRSS_DDRPHY_BASE + 0x000001D8U)  /* LPDDR4 Mode Register 22 */
#define DDRSS_DDRPHY_MR22_DDR3                 (DDRSS_DDRPHY_BASE + 0x000001D8U)  /* DDR3 Mode Register 22 */
#define DDRSS_DDRPHY_MR22_DDR4                 (DDRSS_DDRPHY_BASE + 0x000001D8U)  /* DDR4 Mode Register 22 */
#define DDRSS_DDRPHY_DTCR0                     (DDRSS_DDRPHY_BASE + 0x00000200U)  /* Data Training Configuration Register 0 */
#define DDRSS_DDRPHY_DTCR1                     (DDRSS_DDRPHY_BASE + 0x00000204U)  /* Data Training Configuration Register 1 */
#define DDRSS_DDRPHY_DTAR0                     (DDRSS_DDRPHY_BASE + 0x00000208U)  /* Data Training Address Register 0 */
#define DDRSS_DDRPHY_DTAR1                     (DDRSS_DDRPHY_BASE + 0x0000020CU)  /* Data Training Address Register 1 */
#define DDRSS_DDRPHY_DTAR2                     (DDRSS_DDRPHY_BASE + 0x00000210U)  /* Data Training Address Register 2 */
#define DDRSS_DDRPHY_DTDR0                     (DDRSS_DDRPHY_BASE + 0x00000218U)  /* Data Training Data Register 0 */
#define DDRSS_DDRPHY_DTDR1                     (DDRSS_DDRPHY_BASE + 0x0000021CU)  /* Data Training Data Register 1 */
#define DDRSS_DDRPHY_DTEDR0                    (DDRSS_DDRPHY_BASE + 0x00000230U)  /* Data Training Eye Data Register 0 */
#define DDRSS_DDRPHY_DTEDR1                    (DDRSS_DDRPHY_BASE + 0x00000234U)  /* Data Training Eye Data Register 1 */
#define DDRSS_DDRPHY_DTEDR2                    (DDRSS_DDRPHY_BASE + 0x00000238U)  /* Data Training Eye Data Register 2 */
#define DDRSS_DDRPHY_VTDR                      (DDRSS_DDRPHY_BASE + 0x0000023CU)  /* VREF Training Data Register */
#define DDRSS_DDRPHY_CATR0                     (DDRSS_DDRPHY_BASE + 0x00000240U)  /* CA Training Register 0 */
#define DDRSS_DDRPHY_CATR1                     (DDRSS_DDRPHY_BASE + 0x00000244U)  /* CA Training Register 1 */
#define DDRSS_DDRPHY_PGCR8                     (DDRSS_DDRPHY_BASE + 0x00000248U)  /* PHY General Configuration Register 8 */
#define DDRSS_DDRPHY_DQSDR0                    (DDRSS_DDRPHY_BASE + 0x00000250U)  /* DQS Drift Register 0 */
#define DDRSS_DDRPHY_DQSDR1                    (DDRSS_DDRPHY_BASE + 0x00000254U)  /* DQS Drift Register 1 */
#define DDRSS_DDRPHY_DQSDR2                    (DDRSS_DDRPHY_BASE + 0x00000258U)  /* DQS Drift Register 2 */
#define DDRSS_DDRPHY_DCUAR                     (DDRSS_DDRPHY_BASE + 0x00000300U)  /* DCU Address Register */
#define DDRSS_DDRPHY_DCUDR                     (DDRSS_DDRPHY_BASE + 0x00000304U)  /* DCU Data Register */
#define DDRSS_DDRPHY_DCURR                     (DDRSS_DDRPHY_BASE + 0x00000308U)  /* DCU Run Register */
#define DDRSS_DDRPHY_DCULR                     (DDRSS_DDRPHY_BASE + 0x0000030CU)  /* DCU Loop Register */
#define DDRSS_DDRPHY_DCUGCR                    (DDRSS_DDRPHY_BASE + 0x00000310U)  /* DCU General Configuration Register */
#define DDRSS_DDRPHY_DCUTPR                    (DDRSS_DDRPHY_BASE + 0x00000314U)  /* DCU Timing Parameters Register */
#define DDRSS_DDRPHY_DCUSR0                    (DDRSS_DDRPHY_BASE + 0x00000318U)  /* DCU Status Register 0 */
#define DDRSS_DDRPHY_DCUSR1                    (DDRSS_DDRPHY_BASE + 0x0000031CU)  /* DCU Status Register 1 */
#define DDRSS_DDRPHY_BISTRR                    (DDRSS_DDRPHY_BASE + 0x00000400U)  /* BIST Run Register */
#define DDRSS_DDRPHY_BISTWCR                   (DDRSS_DDRPHY_BASE + 0x00000404U)  /* BIST Word Count Register */
#define DDRSS_DDRPHY_BISTMSKR0                 (DDRSS_DDRPHY_BASE + 0x00000408U)  /* BIST Mask Register 0 */
#define DDRSS_DDRPHY_BISTMSKR1                 (DDRSS_DDRPHY_BASE + 0x0000040CU)  /* BIST Mask Register 1 */
#define DDRSS_DDRPHY_BISTMSKR2                 (DDRSS_DDRPHY_BASE + 0x00000410U)  /* BIST Mask Register 2 */
#define DDRSS_DDRPHY_BISTLSR                   (DDRSS_DDRPHY_BASE + 0x00000414U)  /* BIST LFSR Seed Register */
#define DDRSS_DDRPHY_BISTAR0                   (DDRSS_DDRPHY_BASE + 0x00000418U)  /* BIST Address Register 0 */
#define DDRSS_DDRPHY_BISTAR1                   (DDRSS_DDRPHY_BASE + 0x0000041CU)  /* BIST Address Register 1 */
#define DDRSS_DDRPHY_BISTAR2                   (DDRSS_DDRPHY_BASE + 0x00000420U)  /* BIST Address Register 2 */
#define DDRSS_DDRPHY_BISTAR3                   (DDRSS_DDRPHY_BASE + 0x00000424U)  /* BIST Address Register 3 */
#define DDRSS_DDRPHY_BISTAR4                   (DDRSS_DDRPHY_BASE + 0x00000428U)  /* BIST Address Register 4 */
#define DDRSS_DDRPHY_BISTUDPR                  (DDRSS_DDRPHY_BASE + 0x0000042CU)  /* BIST User Data Pattern Register */
#define DDRSS_DDRPHY_BISTGSR                   (DDRSS_DDRPHY_BASE + 0x00000430U)  /* BIST General Status Register */
#define DDRSS_DDRPHY_BISTWER0                  (DDRSS_DDRPHY_BASE + 0x00000434U)  /* BIST Word Error Register 0 */
#define DDRSS_DDRPHY_BISTWER1                  (DDRSS_DDRPHY_BASE + 0x00000438U)  /* BIST Word Error Register 1 */
#define DDRSS_DDRPHY_BISTBER0                  (DDRSS_DDRPHY_BASE + 0x0000043CU)  /* BIST Bit Error Register 0 */
#define DDRSS_DDRPHY_BISTBER1                  (DDRSS_DDRPHY_BASE + 0x00000440U)  /* BIST Bit Error Register 1 */
#define DDRSS_DDRPHY_BISTBER2                  (DDRSS_DDRPHY_BASE + 0x00000444U)  /* BIST Bit Error Register 2 */
#define DDRSS_DDRPHY_BISTBER3                  (DDRSS_DDRPHY_BASE + 0x00000448U)  /* BIST Bit Error Register 3 */
#define DDRSS_DDRPHY_BISTBER4                  (DDRSS_DDRPHY_BASE + 0x0000044CU)  /* BIST Bit Error Register 4 */
#define DDRSS_DDRPHY_BISTWCSR                  (DDRSS_DDRPHY_BASE + 0x00000450U)  /* BIST Word Count Status Register */
#define DDRSS_DDRPHY_BISTFWR0                  (DDRSS_DDRPHY_BASE + 0x00000454U)  /* BIST Fail Word Register 0 */
#define DDRSS_DDRPHY_BISTFWR1                  (DDRSS_DDRPHY_BASE + 0x00000458U)  /* BIST Fail Word Register 1 */
#define DDRSS_DDRPHY_BISTFWR2                  (DDRSS_DDRPHY_BASE + 0x0000045CU)  /* BIST Fail Word Register 2 */
#define DDRSS_DDRPHY_BISTBER5                  (DDRSS_DDRPHY_BASE + 0x00000460U)  /* BIST Bit Error Register 5 */
#define DDRSS_DDRPHY_RANKIDR                   (DDRSS_DDRPHY_BASE + 0x000004DCU)  /* Rank ID Register */
#define DDRSS_DDRPHY_RIOCR0                    (DDRSS_DDRPHY_BASE + 0x000004E0U)  /* Rank I/O Configuration Register 0 */
#define DDRSS_DDRPHY_RIOCR1                    (DDRSS_DDRPHY_BASE + 0x000004E4U)  /* Rank I/O Configuration Register 1 */
#define DDRSS_DDRPHY_RIOCR2                    (DDRSS_DDRPHY_BASE + 0x000004E8U)  /* Rank I/O Configuration Register 2 */
#define DDRSS_DDRPHY_RIOCR3                    (DDRSS_DDRPHY_BASE + 0x000004ECU)  /* Rank I/O Configuration Register 3 */
#define DDRSS_DDRPHY_RIOCR4                    (DDRSS_DDRPHY_BASE + 0x000004F0U)  /* Rank I/O Configuration Register 4 */
#define DDRSS_DDRPHY_RIOCR5                    (DDRSS_DDRPHY_BASE + 0x000004F4U)  /* Rank I/O Configuration Register 5 */
#define DDRSS_DDRPHY_ACIOCR0                   (DDRSS_DDRPHY_BASE + 0x00000500U)  /* AC I/O Configuration Register 0 */
#define DDRSS_DDRPHY_ACIOCR1                   (DDRSS_DDRPHY_BASE + 0x00000504U)  /* AC I/O Configuration Register 1 */
#define DDRSS_DDRPHY_ACIOCR2                   (DDRSS_DDRPHY_BASE + 0x00000508U)  /* AC I/O Configuration Register 2 */
#define DDRSS_DDRPHY_ACIOCR3                   (DDRSS_DDRPHY_BASE + 0x0000050CU)  /* AC I/O Configuration Register 3 */
#define DDRSS_DDRPHY_ACIOCR4                   (DDRSS_DDRPHY_BASE + 0x00000510U)  /* AC I/O Configuration Register 4 */
#define DDRSS_DDRPHY_ACIOCR5                   (DDRSS_DDRPHY_BASE + 0x00000514U)  /* AC I/O Configuration Register 5 */
#define DDRSS_DDRPHY_IOVCR0                    (DDRSS_DDRPHY_BASE + 0x00000520U)  /* IO VREF Control Register 0 */
#define DDRSS_DDRPHY_IOVCR1                    (DDRSS_DDRPHY_BASE + 0x00000524U)  /* IO VREF Control Register 1 */
#define DDRSS_DDRPHY_VTCR0                     (DDRSS_DDRPHY_BASE + 0x00000528U)  /* VREF Training Control Register 0 */
#define DDRSS_DDRPHY_VTCR1                     (DDRSS_DDRPHY_BASE + 0x0000052CU)  /* VREF Training Control Register 1 */
#define DDRSS_DDRPHY_ACBDLR0                   (DDRSS_DDRPHY_BASE + 0x00000540U)  /* AC Bit Delay Line Register 0 */
#define DDRSS_DDRPHY_ACBDLR1                   (DDRSS_DDRPHY_BASE + 0x00000544U)  /* AC Bit Delay Line Register 1 */
#define DDRSS_DDRPHY_ACBDLR2                   (DDRSS_DDRPHY_BASE + 0x00000548U)  /* AC Bit Delay Line Register 2 */
#define DDRSS_DDRPHY_ACBDLR3                   (DDRSS_DDRPHY_BASE + 0x0000054CU)  /* AC Bit Delay Line Register 3 */
#define DDRSS_DDRPHY_ACBDLR4                   (DDRSS_DDRPHY_BASE + 0x00000550U)  /* AC Bit Delay Line Register 4 */
#define DDRSS_DDRPHY_ACBDLR5                   (DDRSS_DDRPHY_BASE + 0x00000554U)  /* AC Bit Delay Line Register 5 */
#define DDRSS_DDRPHY_ACBDLR6                   (DDRSS_DDRPHY_BASE + 0x00000558U)  /* AC Bit Delay Line Register 6 */
#define DDRSS_DDRPHY_ACBDLR7                   (DDRSS_DDRPHY_BASE + 0x0000055CU)  /* AC Bit Delay Line Register 7 */
#define DDRSS_DDRPHY_ACBDLR8                   (DDRSS_DDRPHY_BASE + 0x00000560U)  /* AC Bit Delay Line Register 8 */
#define DDRSS_DDRPHY_ACBDLR9                   (DDRSS_DDRPHY_BASE + 0x00000564U)  /* AC Bit Delay Line Register 9 */
#define DDRSS_DDRPHY_ACBDLR10                  (DDRSS_DDRPHY_BASE + 0x00000568U)  /* AC Bit Delay Line Register 10 */
#define DDRSS_DDRPHY_ACBDLR11                  (DDRSS_DDRPHY_BASE + 0x0000056CU)  /* AC Bit Delay Line Register 11 */
#define DDRSS_DDRPHY_ACBDLR12                  (DDRSS_DDRPHY_BASE + 0x00000570U)  /* AC Bit Delay Line Register 12 */
#define DDRSS_DDRPHY_ACBDLR13                  (DDRSS_DDRPHY_BASE + 0x00000574U)  /* AC Bit Delay Line Register 13 */
#define DDRSS_DDRPHY_ACBDLR14                  (DDRSS_DDRPHY_BASE + 0x00000578U)  /* AC Bit Delay Line Register 14 */
#define DDRSS_DDRPHY_ACBDLR15                  (DDRSS_DDRPHY_BASE + 0x0000057CU)  /* AC Bit Delay Line Register 15 */
#define DDRSS_DDRPHY_ACBDLR16                  (DDRSS_DDRPHY_BASE + 0x00000580U)  /* AC Bit Delay Line Register 16 */
#define DDRSS_DDRPHY_ACLCDLR                   (DDRSS_DDRPHY_BASE + 0x00000584U)  /* AC Local Calibrated Delay Line Register */
#define DDRSS_DDRPHY_ACMDLR0                   (DDRSS_DDRPHY_BASE + 0x000005A0U)  /* AC Master Delay Line Register 0 */
#define DDRSS_DDRPHY_ACMDLR1                   (DDRSS_DDRPHY_BASE + 0x000005A4U)  /* AC Master Delay Line Register 1 */
#define DDRSS_DDRPHY_ZQCR                      (DDRSS_DDRPHY_BASE + 0x00000680U)  /* ZQ Impedance Control Register */
#define DDRSS_DDRPHY_ZQ0PR0                    (DDRSS_DDRPHY_BASE + 0x00000684U)  /* ZQ n Impedance Control Program Register 0 */
#define DDRSS_DDRPHY_ZQ0PR1                    (DDRSS_DDRPHY_BASE + 0x00000688U)  /* ZQ n Impedance Control Program Register 1 */
#define DDRSS_DDRPHY_ZQ0DR0                    (DDRSS_DDRPHY_BASE + 0x0000068CU)  /* ZQ n Impedance Control Data Register 0 */
#define DDRSS_DDRPHY_ZQ0DR1                    (DDRSS_DDRPHY_BASE + 0x00000690U)  /* ZQ n Impedance Control Data Register 1 */
#define DDRSS_DDRPHY_ZQ0OR0                    (DDRSS_DDRPHY_BASE + 0x00000694U)  /* ZQ n Impedance Control Override Data Register 0 */
#define DDRSS_DDRPHY_ZQ0OR1                    (DDRSS_DDRPHY_BASE + 0x00000698U)  /* ZQ n Impedance Control Override Data Register 1 */
#define DDRSS_DDRPHY_ZQ0SR                     (DDRSS_DDRPHY_BASE + 0x0000069CU)  /* ZQ n Impedance Control Status Register */
#define DDRSS_DDRPHY_ZQ1PR0                    (DDRSS_DDRPHY_BASE + 0x000006A4U)  /* ZQ n Impedance Control Program Register 0 */
#define DDRSS_DDRPHY_ZQ1PR1                    (DDRSS_DDRPHY_BASE + 0x000006A8U)  /* ZQ n Impedance Control Program Register 1 */
#define DDRSS_DDRPHY_ZQ1DR0                    (DDRSS_DDRPHY_BASE + 0x000006ACU)  /* ZQ n Impedance Control Data Register 0 */
#define DDRSS_DDRPHY_ZQ1DR1                    (DDRSS_DDRPHY_BASE + 0x000006B0U)  /* ZQ n Impedance Control Data Register 1 */
#define DDRSS_DDRPHY_ZQ1OR0                    (DDRSS_DDRPHY_BASE + 0x000006B4U)  /* ZQ n Impedance Control Override Data Register 0 */
#define DDRSS_DDRPHY_ZQ1OR1                    (DDRSS_DDRPHY_BASE + 0x000006B8U)  /* ZQ n Impedance Control Override Data Register 1 */
#define DDRSS_DDRPHY_ZQ1SR                     (DDRSS_DDRPHY_BASE + 0x000006BCU)  /* ZQ n Impedance Control Status Register */
#define DDRSS_DDRPHY_ZQ2PR0                    (DDRSS_DDRPHY_BASE + 0x000006C4U)  /* ZQ n Impedance Control Program Register 0 */
#define DDRSS_DDRPHY_ZQ2PR1                    (DDRSS_DDRPHY_BASE + 0x000006C8U)  /* ZQ n Impedance Control Program Register 1 */
#define DDRSS_DDRPHY_ZQ2DR0                    (DDRSS_DDRPHY_BASE + 0x000006CCU)  /* ZQ n Impedance Control Data Register 0 */
#define DDRSS_DDRPHY_ZQ2DR1                    (DDRSS_DDRPHY_BASE + 0x000006D0U)  /* ZQ n Impedance Control Data Register 1 */
#define DDRSS_DDRPHY_ZQ2OR0                    (DDRSS_DDRPHY_BASE + 0x000006D4U)  /* ZQ n Impedance Control Override Data Register 0 */
#define DDRSS_DDRPHY_ZQ2OR1                    (DDRSS_DDRPHY_BASE + 0x000006D8U)  /* ZQ n Impedance Control Override Data Register 1 */
#define DDRSS_DDRPHY_ZQ2SR                     (DDRSS_DDRPHY_BASE + 0x000006DCU)  /* ZQ n Impedance Control Status Register */
#define DDRSS_DDRPHY_ZQ3PR0                    (DDRSS_DDRPHY_BASE + 0x000006E4U)  /* ZQ n Impedance Control Program Register 0 */
#define DDRSS_DDRPHY_ZQ3PR1                    (DDRSS_DDRPHY_BASE + 0x000006E8U)  /* ZQ n Impedance Control Program Register 1 */
#define DDRSS_DDRPHY_ZQ3DR0                    (DDRSS_DDRPHY_BASE + 0x000006ECU)  /* ZQ n Impedance Control Data Register 0 */
#define DDRSS_DDRPHY_ZQ3DR1                    (DDRSS_DDRPHY_BASE + 0x000006F0U)  /* ZQ n Impedance Control Data Register 1 */
#define DDRSS_DDRPHY_ZQ3OR0                    (DDRSS_DDRPHY_BASE + 0x000006F4U)  /* ZQ n Impedance Control Override Data Register 0 */
#define DDRSS_DDRPHY_ZQ3OR1                    (DDRSS_DDRPHY_BASE + 0x000006F8U)  /* ZQ n Impedance Control Override Data Register 1 */
#define DDRSS_DDRPHY_ZQ3SR                     (DDRSS_DDRPHY_BASE + 0x000006FCU)  /* ZQ n Impedance Control Status Register */
#define DDRSS_DDRPHY_DX0GCR0                   (DDRSS_DDRPHY_BASE + 0x00000700U)  /* DATX8 n General Configuration Register 0 */
#define DDRSS_DDRPHY_DX0GCR1                   (DDRSS_DDRPHY_BASE + 0x00000704U)  /* DATX8 n General Configuration Register 1 */
#define DDRSS_DDRPHY_DX0GCR2                   (DDRSS_DDRPHY_BASE + 0x00000708U)  /* DATX8 n General Configuration Register 2 */
#define DDRSS_DDRPHY_DX0GCR3                   (DDRSS_DDRPHY_BASE + 0x0000070CU)  /* DATX8 n General Configuration Register 3 */
#define DDRSS_DDRPHY_DX0GCR4                   (DDRSS_DDRPHY_BASE + 0x00000710U)  /* DATX8 n General Configuration Register 4 */
#define DDRSS_DDRPHY_DX0GCR5                   (DDRSS_DDRPHY_BASE + 0x00000714U)  /* DATX8 n General Configuration Register 5 */
#define DDRSS_DDRPHY_DX0GCR6                   (DDRSS_DDRPHY_BASE + 0x00000718U)  /* DATX8 n General Configuration Register 6 */
#define DDRSS_DDRPHY_DX0GCR7                   (DDRSS_DDRPHY_BASE + 0x0000071CU)  /* DATX8 n General Configuration Register 7 */
#define DDRSS_DDRPHY_DX0GCR8                   (DDRSS_DDRPHY_BASE + 0x00000720U)  /* DATX8 n General Configuration Register 8 */
#define DDRSS_DDRPHY_DX0GCR9                   (DDRSS_DDRPHY_BASE + 0x00000724U)  /* DATX8 n General Configuration Register 9 */
#define DDRSS_DDRPHY_DX0DQMAP0                 (DDRSS_DDRPHY_BASE + 0x00000728U)  /* DATX8 n DQ/DM Mapping Register 0 */
#define DDRSS_DDRPHY_DX0DQMAP1                 (DDRSS_DDRPHY_BASE + 0x0000072CU)  /* DATX8 n DQ/DM Mapping Register 1 */
#define DDRSS_DDRPHY_DX0BDLR0                  (DDRSS_DDRPHY_BASE + 0x00000740U)  /* DATX8 n Bit Delay Line Register 0 */
#define DDRSS_DDRPHY_DX0BDLR1                  (DDRSS_DDRPHY_BASE + 0x00000744U)  /* DATX8 n Bit Delay Line Register 1 */
#define DDRSS_DDRPHY_DX0BDLR2                  (DDRSS_DDRPHY_BASE + 0x00000748U)  /* DATX8 n Bit Delay Line Register 2 */
#define DDRSS_DDRPHY_DX0BDLR3                  (DDRSS_DDRPHY_BASE + 0x00000750U)  /* DATX8 n Bit Delay Line Register 3 */
#define DDRSS_DDRPHY_DX0BDLR4                  (DDRSS_DDRPHY_BASE + 0x00000754U)  /* DATX8 n Bit Delay Line Register 4 */
#define DDRSS_DDRPHY_DX0BDLR5                  (DDRSS_DDRPHY_BASE + 0x00000758U)  /* DATX8 n Bit Delay Line Register 5 */
#define DDRSS_DDRPHY_DX0BDLR6                  (DDRSS_DDRPHY_BASE + 0x00000760U)  /* DATX8 n Bit Delay Line Register 6 */
#define DDRSS_DDRPHY_DX0BDLR7                  (DDRSS_DDRPHY_BASE + 0x00000764U)  /* DATX8 n Bit Delay Line Register 7 */
#define DDRSS_DDRPHY_DX0BDLR8                  (DDRSS_DDRPHY_BASE + 0x00000768U)  /* DATX8 n Bit Delay Line Register 8 */
#define DDRSS_DDRPHY_DX0BDLR9                  (DDRSS_DDRPHY_BASE + 0x0000076CU)  /* DATX8 n Bit Delay Line Register 9 */
#define DDRSS_DDRPHY_DX0LCDLR0                 (DDRSS_DDRPHY_BASE + 0x00000780U)  /* DATX8 n Local Calibrated Delay Line Register 0 */
#define DDRSS_DDRPHY_DX0LCDLR1                 (DDRSS_DDRPHY_BASE + 0x00000784U)  /* DATX8 n Local Calibrated Delay Line Register 1 */
#define DDRSS_DDRPHY_DX0LCDLR2                 (DDRSS_DDRPHY_BASE + 0x00000788U)  /* DATX8 n Local Calibrated Delay Line Register 2 */
#define DDRSS_DDRPHY_DX0LCDLR3                 (DDRSS_DDRPHY_BASE + 0x0000078CU)  /* DATX8 n Local Calibrated Delay Line Register 3 */
#define DDRSS_DDRPHY_DX0LCDLR4                 (DDRSS_DDRPHY_BASE + 0x00000790U)  /* DATX8 n Local Calibrated Delay Line Register 4 */
#define DDRSS_DDRPHY_DX0LCDLR5                 (DDRSS_DDRPHY_BASE + 0x00000794U)  /* DATX8 n Local Calibrated Delay Line Register 5 */
#define DDRSS_DDRPHY_DX0MDLR0                  (DDRSS_DDRPHY_BASE + 0x000007A0U)  /* DATX8 n Master Delay Line Register 0 */
#define DDRSS_DDRPHY_DX0MDLR1                  (DDRSS_DDRPHY_BASE + 0x000007A4U)  /* DATX8 n Master Delay Line Register 1 */
#define DDRSS_DDRPHY_DX0GTR0                   (DDRSS_DDRPHY_BASE + 0x000007C0U)  /* DATX8 n General Timing Register 0 */
#define DDRSS_DDRPHY_DX0RSR0                   (DDRSS_DDRPHY_BASE + 0x000007D0U)  /* DATX8 n Rank Status Register 0 */
#define DDRSS_DDRPHY_DX0RSR1                   (DDRSS_DDRPHY_BASE + 0x000007D4U)  /* DATX8 n Rank Status Register 1 */
#define DDRSS_DDRPHY_DX0RSR2                   (DDRSS_DDRPHY_BASE + 0x000007D8U)  /* DATX8 n Rank Status Register 2 */
#define DDRSS_DDRPHY_DX0RSR3                   (DDRSS_DDRPHY_BASE + 0x000007DCU)  /* DATX8 n Rank Status Register 3 */
#define DDRSS_DDRPHY_DX0GSR0                   (DDRSS_DDRPHY_BASE + 0x000007E0U)  /* DATX8 n General Status Register 0 */
#define DDRSS_DDRPHY_DX0GSR1                   (DDRSS_DDRPHY_BASE + 0x000007E4U)  /* DATX8 n General Status Register 1 */
#define DDRSS_DDRPHY_DX0GSR2                   (DDRSS_DDRPHY_BASE + 0x000007E8U)  /* DATX8 n General Status Register 2 */
#define DDRSS_DDRPHY_DX0GSR3                   (DDRSS_DDRPHY_BASE + 0x000007ECU)  /* DATX8 n General Status Register 3 */
#define DDRSS_DDRPHY_DX0GSR4                   (DDRSS_DDRPHY_BASE + 0x000007F0U)  /* DATX8 n General Status Register 4 */
#define DDRSS_DDRPHY_DX0GSR5                   (DDRSS_DDRPHY_BASE + 0x000007F4U)  /* DATX8 n General Status Register 5 */
#define DDRSS_DDRPHY_DX0GSR6                   (DDRSS_DDRPHY_BASE + 0x000007F8U)  /* DATX8 n General Status Register 6 */
#define DDRSS_DDRPHY_DX1GCR0                   (DDRSS_DDRPHY_BASE + 0x00000800U)  /* DATX8 n General Configuration Register 0 */
#define DDRSS_DDRPHY_DX1GCR1                   (DDRSS_DDRPHY_BASE + 0x00000804U)  /* DATX8 n General Configuration Register 1 */
#define DDRSS_DDRPHY_DX1GCR2                   (DDRSS_DDRPHY_BASE + 0x00000808U)  /* DATX8 n General Configuration Register 2 */
#define DDRSS_DDRPHY_DX1GCR3                   (DDRSS_DDRPHY_BASE + 0x0000080CU)  /* DATX8 n General Configuration Register 3 */
#define DDRSS_DDRPHY_DX1GCR4                   (DDRSS_DDRPHY_BASE + 0x00000810U)  /* DATX8 n General Configuration Register 4 */
#define DDRSS_DDRPHY_DX1GCR5                   (DDRSS_DDRPHY_BASE + 0x00000814U)  /* DATX8 n General Configuration Register 5 */
#define DDRSS_DDRPHY_DX1GCR6                   (DDRSS_DDRPHY_BASE + 0x00000818U)  /* DATX8 n General Configuration Register 6 */
#define DDRSS_DDRPHY_DX1GCR7                   (DDRSS_DDRPHY_BASE + 0x0000081CU)  /* DATX8 n General Configuration Register 7 */
#define DDRSS_DDRPHY_DX1GCR8                   (DDRSS_DDRPHY_BASE + 0x00000820U)  /* DATX8 n General Configuration Register 8 */
#define DDRSS_DDRPHY_DX1GCR9                   (DDRSS_DDRPHY_BASE + 0x00000824U)  /* DATX8 n General Configuration Register 9 */
#define DDRSS_DDRPHY_DX1DQMAP0                 (DDRSS_DDRPHY_BASE + 0x00000828U)  /* DATX8 n DQ/DM Mapping Register 0 */
#define DDRSS_DDRPHY_DX1DQMAP1                 (DDRSS_DDRPHY_BASE + 0x0000082CU)  /* DATX8 n DQ/DM Mapping Register 1 */
#define DDRSS_DDRPHY_DX1BDLR0                  (DDRSS_DDRPHY_BASE + 0x00000840U)  /* DATX8 n Bit Delay Line Register 0 */
#define DDRSS_DDRPHY_DX1BDLR1                  (DDRSS_DDRPHY_BASE + 0x00000844U)  /* DATX8 n Bit Delay Line Register 1 */
#define DDRSS_DDRPHY_DX1BDLR2                  (DDRSS_DDRPHY_BASE + 0x00000848U)  /* DATX8 n Bit Delay Line Register 2 */
#define DDRSS_DDRPHY_DX1BDLR3                  (DDRSS_DDRPHY_BASE + 0x00000850U)  /* DATX8 n Bit Delay Line Register 3 */
#define DDRSS_DDRPHY_DX1BDLR4                  (DDRSS_DDRPHY_BASE + 0x00000854U)  /* DATX8 n Bit Delay Line Register 4 */
#define DDRSS_DDRPHY_DX1BDLR5                  (DDRSS_DDRPHY_BASE + 0x00000858U)  /* DATX8 n Bit Delay Line Register 5 */
#define DDRSS_DDRPHY_DX1BDLR6                  (DDRSS_DDRPHY_BASE + 0x00000860U)  /* DATX8 n Bit Delay Line Register 6 */
#define DDRSS_DDRPHY_DX1BDLR7                  (DDRSS_DDRPHY_BASE + 0x00000864U)  /* DATX8 n Bit Delay Line Register 7 */
#define DDRSS_DDRPHY_DX1BDLR8                  (DDRSS_DDRPHY_BASE + 0x00000868U)  /* DATX8 n Bit Delay Line Register 8 */
#define DDRSS_DDRPHY_DX1BDLR9                  (DDRSS_DDRPHY_BASE + 0x0000086CU)  /* DATX8 n Bit Delay Line Register 9 */
#define DDRSS_DDRPHY_DX1LCDLR0                 (DDRSS_DDRPHY_BASE + 0x00000880U)  /* DATX8 n Local Calibrated Delay Line Register 0 */
#define DDRSS_DDRPHY_DX1LCDLR1                 (DDRSS_DDRPHY_BASE + 0x00000884U)  /* DATX8 n Local Calibrated Delay Line Register 1 */
#define DDRSS_DDRPHY_DX1LCDLR2                 (DDRSS_DDRPHY_BASE + 0x00000888U)  /* DATX8 n Local Calibrated Delay Line Register 2 */
#define DDRSS_DDRPHY_DX1LCDLR3                 (DDRSS_DDRPHY_BASE + 0x0000088CU)  /* DATX8 n Local Calibrated Delay Line Register 3 */
#define DDRSS_DDRPHY_DX1LCDLR4                 (DDRSS_DDRPHY_BASE + 0x00000890U)  /* DATX8 n Local Calibrated Delay Line Register 4 */
#define DDRSS_DDRPHY_DX1LCDLR5                 (DDRSS_DDRPHY_BASE + 0x00000894U)  /* DATX8 n Local Calibrated Delay Line Register 5 */
#define DDRSS_DDRPHY_DX1MDLR0                  (DDRSS_DDRPHY_BASE + 0x000008A0U)  /* DATX8 n Master Delay Line Register 0 */
#define DDRSS_DDRPHY_DX1MDLR1                  (DDRSS_DDRPHY_BASE + 0x000008A4U)  /* DATX8 n Master Delay Line Register 1 */
#define DDRSS_DDRPHY_DX1GTR0                   (DDRSS_DDRPHY_BASE + 0x000008C0U)  /* DATX8 n General Timing Register 0 */
#define DDRSS_DDRPHY_DX1RSR0                   (DDRSS_DDRPHY_BASE + 0x000008D0U)  /* DATX8 n Rank Status Register 0 */
#define DDRSS_DDRPHY_DX1RSR1                   (DDRSS_DDRPHY_BASE + 0x000008D4U)  /* DATX8 n Rank Status Register 1 */
#define DDRSS_DDRPHY_DX1RSR2                   (DDRSS_DDRPHY_BASE + 0x000008D8U)  /* DATX8 n Rank Status Register 2 */
#define DDRSS_DDRPHY_DX1RSR3                   (DDRSS_DDRPHY_BASE + 0x000008DCU)  /* DATX8 n Rank Status Register 3 */
#define DDRSS_DDRPHY_DX1GSR0                   (DDRSS_DDRPHY_BASE + 0x000008E0U)  /* DATX8 n General Status Register 0 */
#define DDRSS_DDRPHY_DX1GSR1                   (DDRSS_DDRPHY_BASE + 0x000008E4U)  /* DATX8 n General Status Register 1 */
#define DDRSS_DDRPHY_DX1GSR2                   (DDRSS_DDRPHY_BASE + 0x000008E8U)  /* DATX8 n General Status Register 2 */
#define DDRSS_DDRPHY_DX1GSR3                   (DDRSS_DDRPHY_BASE + 0x000008ECU)  /* DATX8 n General Status Register 3 */
#define DDRSS_DDRPHY_DX1GSR4                   (DDRSS_DDRPHY_BASE + 0x000008F0U)  /* DATX8 n General Status Register 4 */
#define DDRSS_DDRPHY_DX1GSR5                   (DDRSS_DDRPHY_BASE + 0x000008F4U)  /* DATX8 n General Status Register 5 */
#define DDRSS_DDRPHY_DX1GSR6                   (DDRSS_DDRPHY_BASE + 0x000008F8U)  /* DATX8 n General Status Register 6 */
#define DDRSS_DDRPHY_DX2GCR0                   (DDRSS_DDRPHY_BASE + 0x00000900U)  /* DATX8 n General Configuration Register 0 */
#define DDRSS_DDRPHY_DX2GCR1                   (DDRSS_DDRPHY_BASE + 0x00000904U)  /* DATX8 n General Configuration Register 1 */
#define DDRSS_DDRPHY_DX2GCR2                   (DDRSS_DDRPHY_BASE + 0x00000908U)  /* DATX8 n General Configuration Register 2 */
#define DDRSS_DDRPHY_DX2GCR3                   (DDRSS_DDRPHY_BASE + 0x0000090CU)  /* DATX8 n General Configuration Register 3 */
#define DDRSS_DDRPHY_DX2GCR4                   (DDRSS_DDRPHY_BASE + 0x00000910U)  /* DATX8 n General Configuration Register 4 */
#define DDRSS_DDRPHY_DX2GCR5                   (DDRSS_DDRPHY_BASE + 0x00000914U)  /* DATX8 n General Configuration Register 5 */
#define DDRSS_DDRPHY_DX2GCR6                   (DDRSS_DDRPHY_BASE + 0x00000918U)  /* DATX8 n General Configuration Register 6 */
#define DDRSS_DDRPHY_DX2GCR7                   (DDRSS_DDRPHY_BASE + 0x0000091CU)  /* DATX8 n General Configuration Register 7 */
#define DDRSS_DDRPHY_DX2GCR8                   (DDRSS_DDRPHY_BASE + 0x00000920U)  /* DATX8 n General Configuration Register 8 */
#define DDRSS_DDRPHY_DX2GCR9                   (DDRSS_DDRPHY_BASE + 0x00000924U)  /* DATX8 n General Configuration Register 9 */
#define DDRSS_DDRPHY_DX2DQMAP0                 (DDRSS_DDRPHY_BASE + 0x00000928U)  /* DATX8 n DQ/DM Mapping Register 0 */
#define DDRSS_DDRPHY_DX2DQMAP1                 (DDRSS_DDRPHY_BASE + 0x0000092CU)  /* DATX8 n DQ/DM Mapping Register 1 */
#define DDRSS_DDRPHY_DX2BDLR0                  (DDRSS_DDRPHY_BASE + 0x00000940U)  /* DATX8 n Bit Delay Line Register 0 */
#define DDRSS_DDRPHY_DX2BDLR1                  (DDRSS_DDRPHY_BASE + 0x00000944U)  /* DATX8 n Bit Delay Line Register 1 */
#define DDRSS_DDRPHY_DX2BDLR2                  (DDRSS_DDRPHY_BASE + 0x00000948U)  /* DATX8 n Bit Delay Line Register 2 */
#define DDRSS_DDRPHY_DX2BDLR3                  (DDRSS_DDRPHY_BASE + 0x00000950U)  /* DATX8 n Bit Delay Line Register 3 */
#define DDRSS_DDRPHY_DX2BDLR4                  (DDRSS_DDRPHY_BASE + 0x00000954U)  /* DATX8 n Bit Delay Line Register 4 */
#define DDRSS_DDRPHY_DX2BDLR5                  (DDRSS_DDRPHY_BASE + 0x00000958U)  /* DATX8 n Bit Delay Line Register 5 */
#define DDRSS_DDRPHY_DX2BDLR6                  (DDRSS_DDRPHY_BASE + 0x00000960U)  /* DATX8 n Bit Delay Line Register 6 */
#define DDRSS_DDRPHY_DX2BDLR7                  (DDRSS_DDRPHY_BASE + 0x00000964U)  /* DATX8 n Bit Delay Line Register 7 */
#define DDRSS_DDRPHY_DX2BDLR8                  (DDRSS_DDRPHY_BASE + 0x00000968U)  /* DATX8 n Bit Delay Line Register 8 */
#define DDRSS_DDRPHY_DX2BDLR9                  (DDRSS_DDRPHY_BASE + 0x0000096CU)  /* DATX8 n Bit Delay Line Register 9 */
#define DDRSS_DDRPHY_DX2LCDLR0                 (DDRSS_DDRPHY_BASE + 0x00000980U)  /* DATX8 n Local Calibrated Delay Line Register 0 */
#define DDRSS_DDRPHY_DX2LCDLR1                 (DDRSS_DDRPHY_BASE + 0x00000984U)  /* DATX8 n Local Calibrated Delay Line Register 1 */
#define DDRSS_DDRPHY_DX2LCDLR2                 (DDRSS_DDRPHY_BASE + 0x00000988U)  /* DATX8 n Local Calibrated Delay Line Register 2 */
#define DDRSS_DDRPHY_DX2LCDLR3                 (DDRSS_DDRPHY_BASE + 0x0000098CU)  /* DATX8 n Local Calibrated Delay Line Register 3 */
#define DDRSS_DDRPHY_DX2LCDLR4                 (DDRSS_DDRPHY_BASE + 0x00000990U)  /* DATX8 n Local Calibrated Delay Line Register 4 */
#define DDRSS_DDRPHY_DX2LCDLR5                 (DDRSS_DDRPHY_BASE + 0x00000994U)  /* DATX8 n Local Calibrated Delay Line Register 5 */
#define DDRSS_DDRPHY_DX2MDLR0                  (DDRSS_DDRPHY_BASE + 0x000009A0U)  /* DATX8 n Master Delay Line Register 0 */
#define DDRSS_DDRPHY_DX2MDLR1                  (DDRSS_DDRPHY_BASE + 0x000009A4U)  /* DATX8 n Master Delay Line Register 1 */
#define DDRSS_DDRPHY_DX2GTR0                   (DDRSS_DDRPHY_BASE + 0x000009C0U)  /* DATX8 n General Timing Register 0 */
#define DDRSS_DDRPHY_DX2RSR0                   (DDRSS_DDRPHY_BASE + 0x000009D0U)  /* DATX8 n Rank Status Register 0 */
#define DDRSS_DDRPHY_DX2RSR1                   (DDRSS_DDRPHY_BASE + 0x000009D4U)  /* DATX8 n Rank Status Register 1 */
#define DDRSS_DDRPHY_DX2RSR2                   (DDRSS_DDRPHY_BASE + 0x000009D8U)  /* DATX8 n Rank Status Register 2 */
#define DDRSS_DDRPHY_DX2RSR3                   (DDRSS_DDRPHY_BASE + 0x000009DCU)  /* DATX8 n Rank Status Register 3 */
#define DDRSS_DDRPHY_DX2GSR0                   (DDRSS_DDRPHY_BASE + 0x000009E0U)  /* DATX8 n General Status Register 0 */
#define DDRSS_DDRPHY_DX2GSR1                   (DDRSS_DDRPHY_BASE + 0x000009E4U)  /* DATX8 n General Status Register 1 */
#define DDRSS_DDRPHY_DX2GSR2                   (DDRSS_DDRPHY_BASE + 0x000009E8U)  /* DATX8 n General Status Register 2 */
#define DDRSS_DDRPHY_DX2GSR3                   (DDRSS_DDRPHY_BASE + 0x000009ECU)  /* DATX8 n General Status Register 3 */
#define DDRSS_DDRPHY_DX2GSR4                   (DDRSS_DDRPHY_BASE + 0x000009F0U)  /* DATX8 n General Status Register 4 */
#define DDRSS_DDRPHY_DX2GSR5                   (DDRSS_DDRPHY_BASE + 0x000009F4U)  /* DATX8 n General Status Register 5 */
#define DDRSS_DDRPHY_DX2GSR6                   (DDRSS_DDRPHY_BASE + 0x000009F8U)  /* DATX8 n General Status Register 6 */
#define DDRSS_DDRPHY_DX3GCR0                   (DDRSS_DDRPHY_BASE + 0x00000A00U)  /* DATX8 n General Configuration Register 0 */
#define DDRSS_DDRPHY_DX3GCR1                   (DDRSS_DDRPHY_BASE + 0x00000A04U)  /* DATX8 n General Configuration Register 1 */
#define DDRSS_DDRPHY_DX3GCR2                   (DDRSS_DDRPHY_BASE + 0x00000A08U)  /* DATX8 n General Configuration Register 2 */
#define DDRSS_DDRPHY_DX3GCR3                   (DDRSS_DDRPHY_BASE + 0x00000A0CU)  /* DATX8 n General Configuration Register 3 */
#define DDRSS_DDRPHY_DX3GCR4                   (DDRSS_DDRPHY_BASE + 0x00000A10U)  /* DATX8 n General Configuration Register 4 */
#define DDRSS_DDRPHY_DX3GCR5                   (DDRSS_DDRPHY_BASE + 0x00000A14U)  /* DATX8 n General Configuration Register 5 */
#define DDRSS_DDRPHY_DX3GCR6                   (DDRSS_DDRPHY_BASE + 0x00000A18U)  /* DATX8 n General Configuration Register 6 */
#define DDRSS_DDRPHY_DX3GCR7                   (DDRSS_DDRPHY_BASE + 0x00000A1CU)  /* DATX8 n General Configuration Register 7 */
#define DDRSS_DDRPHY_DX3GCR8                   (DDRSS_DDRPHY_BASE + 0x00000A20U)  /* DATX8 n General Configuration Register 8 */
#define DDRSS_DDRPHY_DX3GCR9                   (DDRSS_DDRPHY_BASE + 0x00000A24U)  /* DATX8 n General Configuration Register 9 */
#define DDRSS_DDRPHY_DX3DQMAP0                 (DDRSS_DDRPHY_BASE + 0x00000A28U)  /* DATX8 n DQ/DM Mapping Register 0 */
#define DDRSS_DDRPHY_DX3DQMAP1                 (DDRSS_DDRPHY_BASE + 0x00000A2CU)  /* DATX8 n DQ/DM Mapping Register 1 */
#define DDRSS_DDRPHY_DX3BDLR0                  (DDRSS_DDRPHY_BASE + 0x00000A40U)  /* DATX8 n Bit Delay Line Register 0 */
#define DDRSS_DDRPHY_DX3BDLR1                  (DDRSS_DDRPHY_BASE + 0x00000A44U)  /* DATX8 n Bit Delay Line Register 1 */
#define DDRSS_DDRPHY_DX3BDLR2                  (DDRSS_DDRPHY_BASE + 0x00000A48U)  /* DATX8 n Bit Delay Line Register 2 */
#define DDRSS_DDRPHY_DX3BDLR3                  (DDRSS_DDRPHY_BASE + 0x00000A50U)  /* DATX8 n Bit Delay Line Register 3 */
#define DDRSS_DDRPHY_DX3BDLR4                  (DDRSS_DDRPHY_BASE + 0x00000A54U)  /* DATX8 n Bit Delay Line Register 4 */
#define DDRSS_DDRPHY_DX3BDLR5                  (DDRSS_DDRPHY_BASE + 0x00000A58U)  /* DATX8 n Bit Delay Line Register 5 */
#define DDRSS_DDRPHY_DX3BDLR6                  (DDRSS_DDRPHY_BASE + 0x00000A60U)  /* DATX8 n Bit Delay Line Register 6 */
#define DDRSS_DDRPHY_DX3BDLR7                  (DDRSS_DDRPHY_BASE + 0x00000A64U)  /* DATX8 n Bit Delay Line Register 7 */
#define DDRSS_DDRPHY_DX3BDLR8                  (DDRSS_DDRPHY_BASE + 0x00000A68U)  /* DATX8 n Bit Delay Line Register 8 */
#define DDRSS_DDRPHY_DX3BDLR9                  (DDRSS_DDRPHY_BASE + 0x00000A6CU)  /* DATX8 n Bit Delay Line Register 9 */
#define DDRSS_DDRPHY_DX3LCDLR0                 (DDRSS_DDRPHY_BASE + 0x00000A80U)  /* DATX8 n Local Calibrated Delay Line Register 0 */
#define DDRSS_DDRPHY_DX3LCDLR1                 (DDRSS_DDRPHY_BASE + 0x00000A84U)  /* DATX8 n Local Calibrated Delay Line Register 1 */
#define DDRSS_DDRPHY_DX3LCDLR2                 (DDRSS_DDRPHY_BASE + 0x00000A88U)  /* DATX8 n Local Calibrated Delay Line Register 2 */
#define DDRSS_DDRPHY_DX3LCDLR3                 (DDRSS_DDRPHY_BASE + 0x00000A8CU)  /* DATX8 n Local Calibrated Delay Line Register 3 */
#define DDRSS_DDRPHY_DX3LCDLR4                 (DDRSS_DDRPHY_BASE + 0x00000A90U)  /* DATX8 n Local Calibrated Delay Line Register 4 */
#define DDRSS_DDRPHY_DX3LCDLR5                 (DDRSS_DDRPHY_BASE + 0x00000A94U)  /* DATX8 n Local Calibrated Delay Line Register 5 */
#define DDRSS_DDRPHY_DX3MDLR0                  (DDRSS_DDRPHY_BASE + 0x00000AA0U)  /* DATX8 n Master Delay Line Register 0 */
#define DDRSS_DDRPHY_DX3MDLR1                  (DDRSS_DDRPHY_BASE + 0x00000AA4U)  /* DATX8 n Master Delay Line Register 1 */
#define DDRSS_DDRPHY_DX3GTR0                   (DDRSS_DDRPHY_BASE + 0x00000AC0U)  /* DATX8 n General Timing Register 0 */
#define DDRSS_DDRPHY_DX3RSR0                   (DDRSS_DDRPHY_BASE + 0x00000AD0U)  /* DATX8 n Rank Status Register 0 */
#define DDRSS_DDRPHY_DX3RSR1                   (DDRSS_DDRPHY_BASE + 0x00000AD4U)  /* DATX8 n Rank Status Register 1 */
#define DDRSS_DDRPHY_DX3RSR2                   (DDRSS_DDRPHY_BASE + 0x00000AD8U)  /* DATX8 n Rank Status Register 2 */
#define DDRSS_DDRPHY_DX3RSR3                   (DDRSS_DDRPHY_BASE + 0x00000ADCU)  /* DATX8 n Rank Status Register 3 */
#define DDRSS_DDRPHY_DX3GSR0                   (DDRSS_DDRPHY_BASE + 0x00000AE0U)  /* DATX8 n General Status Register 0 */
#define DDRSS_DDRPHY_DX3GSR1                   (DDRSS_DDRPHY_BASE + 0x00000AE4U)  /* DATX8 n General Status Register 1 */
#define DDRSS_DDRPHY_DX3GSR2                   (DDRSS_DDRPHY_BASE + 0x00000AE8U)  /* DATX8 n General Status Register 2 */
#define DDRSS_DDRPHY_DX3GSR3                   (DDRSS_DDRPHY_BASE + 0x00000AECU)  /* DATX8 n General Status Register 3 */
#define DDRSS_DDRPHY_DX3GSR4                   (DDRSS_DDRPHY_BASE + 0x00000AF0U)  /* DATX8 n General Status Register 4 */
#define DDRSS_DDRPHY_DX3GSR5                   (DDRSS_DDRPHY_BASE + 0x00000AF4U)  /* DATX8 n General Status Register 5 */
#define DDRSS_DDRPHY_DX3GSR6                   (DDRSS_DDRPHY_BASE + 0x00000AF8U)  /* DATX8 n General Status Register 6 */
#define DDRSS_DDRPHY_DX4GCR0                   (DDRSS_DDRPHY_BASE + 0x00000B00U)  /* DATX8 n General Configuration Register 0 */
#define DDRSS_DDRPHY_DX4GCR1                   (DDRSS_DDRPHY_BASE + 0x00000B04U)  /* DATX8 n General Configuration Register 1 */
#define DDRSS_DDRPHY_DX4GCR2                   (DDRSS_DDRPHY_BASE + 0x00000B08U)  /* DATX8 n General Configuration Register 2 */
#define DDRSS_DDRPHY_DX4GCR3                   (DDRSS_DDRPHY_BASE + 0x00000B0CU)  /* DATX8 n General Configuration Register 3 */
#define DDRSS_DDRPHY_DX4GCR4                   (DDRSS_DDRPHY_BASE + 0x00000B10U)  /* DATX8 n General Configuration Register 4 */
#define DDRSS_DDRPHY_DX4GCR5                   (DDRSS_DDRPHY_BASE + 0x00000B14U)  /* DATX8 n General Configuration Register 5 */
#define DDRSS_DDRPHY_DX4GCR6                   (DDRSS_DDRPHY_BASE + 0x00000B18U)  /* DATX8 n General Configuration Register 6 */
#define DDRSS_DDRPHY_DX4GCR7                   (DDRSS_DDRPHY_BASE + 0x00000B1CU)  /* DATX8 n General Configuration Register 7 */
#define DDRSS_DDRPHY_DX4GCR8                   (DDRSS_DDRPHY_BASE + 0x00000B20U)  /* DATX8 n General Configuration Register 8 */
#define DDRSS_DDRPHY_DX4GCR9                   (DDRSS_DDRPHY_BASE + 0x00000B24U)  /* DATX8 n General Configuration Register 9 */
#define DDRSS_DDRPHY_DX4DQMAP0                 (DDRSS_DDRPHY_BASE + 0x00000B28U)  /* DATX8 n DQ/DM Mapping Register 0 */
#define DDRSS_DDRPHY_DX4DQMAP1                 (DDRSS_DDRPHY_BASE + 0x00000B2CU)  /* DATX8 n DQ/DM Mapping Register 1 */
#define DDRSS_DDRPHY_DX4BDLR0                  (DDRSS_DDRPHY_BASE + 0x00000B40U)  /* DATX8 n Bit Delay Line Register 0 */
#define DDRSS_DDRPHY_DX4BDLR1                  (DDRSS_DDRPHY_BASE + 0x00000B44U)  /* DATX8 n Bit Delay Line Register 1 */
#define DDRSS_DDRPHY_DX4BDLR2                  (DDRSS_DDRPHY_BASE + 0x00000B48U)  /* DATX8 n Bit Delay Line Register 2 */
#define DDRSS_DDRPHY_DX4BDLR3                  (DDRSS_DDRPHY_BASE + 0x00000B50U)  /* DATX8 n Bit Delay Line Register 3 */
#define DDRSS_DDRPHY_DX4BDLR4                  (DDRSS_DDRPHY_BASE + 0x00000B54U)  /* DATX8 n Bit Delay Line Register 4 */
#define DDRSS_DDRPHY_DX4BDLR5                  (DDRSS_DDRPHY_BASE + 0x00000B58U)  /* DATX8 n Bit Delay Line Register 5 */
#define DDRSS_DDRPHY_DX4BDLR6                  (DDRSS_DDRPHY_BASE + 0x00000B60U)  /* DATX8 n Bit Delay Line Register 6 */
#define DDRSS_DDRPHY_DX4BDLR7                  (DDRSS_DDRPHY_BASE + 0x00000B64U)  /* DATX8 n Bit Delay Line Register 7 */
#define DDRSS_DDRPHY_DX4BDLR8                  (DDRSS_DDRPHY_BASE + 0x00000B68U)  /* DATX8 n Bit Delay Line Register 8 */
#define DDRSS_DDRPHY_DX4BDLR9                  (DDRSS_DDRPHY_BASE + 0x00000B6CU)  /* DATX8 n Bit Delay Line Register 9 */
#define DDRSS_DDRPHY_DX4LCDLR0                 (DDRSS_DDRPHY_BASE + 0x00000B80U)  /* DATX8 n Local Calibrated Delay Line Register 0 */
#define DDRSS_DDRPHY_DX4LCDLR1                 (DDRSS_DDRPHY_BASE + 0x00000B84U)  /* DATX8 n Local Calibrated Delay Line Register 1 */
#define DDRSS_DDRPHY_DX4LCDLR2                 (DDRSS_DDRPHY_BASE + 0x00000B88U)  /* DATX8 n Local Calibrated Delay Line Register 2 */
#define DDRSS_DDRPHY_DX4LCDLR3                 (DDRSS_DDRPHY_BASE + 0x00000B8CU)  /* DATX8 n Local Calibrated Delay Line Register 3 */
#define DDRSS_DDRPHY_DX4LCDLR4                 (DDRSS_DDRPHY_BASE + 0x00000B90U)  /* DATX8 n Local Calibrated Delay Line Register 4 */
#define DDRSS_DDRPHY_DX4LCDLR5                 (DDRSS_DDRPHY_BASE + 0x00000B94U)  /* DATX8 n Local Calibrated Delay Line Register 5 */
#define DDRSS_DDRPHY_DX4MDLR0                  (DDRSS_DDRPHY_BASE + 0x00000BA0U)  /* DATX8 n Master Delay Line Register 0 */
#define DDRSS_DDRPHY_DX4MDLR1                  (DDRSS_DDRPHY_BASE + 0x00000BA4U)  /* DATX8 n Master Delay Line Register 1 */
#define DDRSS_DDRPHY_DX4GTR0                   (DDRSS_DDRPHY_BASE + 0x00000BC0U)  /* DATX8 n General Timing Register 0 */
#define DDRSS_DDRPHY_DX4RSR0                   (DDRSS_DDRPHY_BASE + 0x00000BD0U)  /* DATX8 n Rank Status Register 0 */
#define DDRSS_DDRPHY_DX4RSR1                   (DDRSS_DDRPHY_BASE + 0x00000BD4U)  /* DATX8 n Rank Status Register 1 */
#define DDRSS_DDRPHY_DX4RSR2                   (DDRSS_DDRPHY_BASE + 0x00000BD8U)  /* DATX8 n Rank Status Register 2 */
#define DDRSS_DDRPHY_DX4RSR3                   (DDRSS_DDRPHY_BASE + 0x00000BDCU)  /* DATX8 n Rank Status Register 3 */
#define DDRSS_DDRPHY_DX4GSR0                   (DDRSS_DDRPHY_BASE + 0x00000BE0U)  /* DATX8 n General Status Register 0 */
#define DDRSS_DDRPHY_DX4GSR1                   (DDRSS_DDRPHY_BASE + 0x00000BE4U)  /* DATX8 n General Status Register 1 */
#define DDRSS_DDRPHY_DX4GSR2                   (DDRSS_DDRPHY_BASE + 0x00000BE8U)  /* DATX8 n General Status Register 2 */
#define DDRSS_DDRPHY_DX4GSR3                   (DDRSS_DDRPHY_BASE + 0x00000BECU)  /* DATX8 n General Status Register 3 */
#define DDRSS_DDRPHY_DX4GSR4                   (DDRSS_DDRPHY_BASE + 0x00000BF0U)  /* DATX8 n General Status Register 4 */
#define DDRSS_DDRPHY_DX4GSR5                   (DDRSS_DDRPHY_BASE + 0x00000BF4U)  /* DATX8 n General Status Register 5 */
#define DDRSS_DDRPHY_DX4GSR6                   (DDRSS_DDRPHY_BASE + 0x00000BF8U)  /* DATX8 n General Status Register 6 */
#define DDRSS_DDRPHY_DX5GCR0                   (DDRSS_DDRPHY_BASE + 0x00000C00U)  /* DATX8 n General Configuration Register 0 */
#define DDRSS_DDRPHY_DX5GCR1                   (DDRSS_DDRPHY_BASE + 0x00000C04U)  /* DATX8 n General Configuration Register 1 */
#define DDRSS_DDRPHY_DX5GCR2                   (DDRSS_DDRPHY_BASE + 0x00000C08U)  /* DATX8 n General Configuration Register 2 */
#define DDRSS_DDRPHY_DX5GCR3                   (DDRSS_DDRPHY_BASE + 0x00000C0CU)  /* DATX8 n General Configuration Register 3 */
#define DDRSS_DDRPHY_DX5GCR4                   (DDRSS_DDRPHY_BASE + 0x00000C10U)  /* DATX8 n General Configuration Register 4 */
#define DDRSS_DDRPHY_DX5GCR5                   (DDRSS_DDRPHY_BASE + 0x00000C14U)  /* DATX8 n General Configuration Register 5 */
#define DDRSS_DDRPHY_DX5GCR6                   (DDRSS_DDRPHY_BASE + 0x00000C18U)  /* DATX8 n General Configuration Register 6 */
#define DDRSS_DDRPHY_DX5GCR7                   (DDRSS_DDRPHY_BASE + 0x00000C1CU)  /* DATX8 n General Configuration Register 7 */
#define DDRSS_DDRPHY_DX5GCR8                   (DDRSS_DDRPHY_BASE + 0x00000C20U)  /* DATX8 n General Configuration Register 8 */
#define DDRSS_DDRPHY_DX5GCR9                   (DDRSS_DDRPHY_BASE + 0x00000C24U)  /* DATX8 n General Configuration Register 9 */
#define DDRSS_DDRPHY_DX5DQMAP0                 (DDRSS_DDRPHY_BASE + 0x00000C28U)  /* DATX8 n DQ/DM Mapping Register 0 */
#define DDRSS_DDRPHY_DX5DQMAP1                 (DDRSS_DDRPHY_BASE + 0x00000C2CU)  /* DATX8 n DQ/DM Mapping Register 1 */
#define DDRSS_DDRPHY_DX5BDLR0                  (DDRSS_DDRPHY_BASE + 0x00000C40U)  /* DATX8 n Bit Delay Line Register 0 */
#define DDRSS_DDRPHY_DX5BDLR1                  (DDRSS_DDRPHY_BASE + 0x00000C44U)  /* DATX8 n Bit Delay Line Register 1 */
#define DDRSS_DDRPHY_DX5BDLR2                  (DDRSS_DDRPHY_BASE + 0x00000C48U)  /* DATX8 n Bit Delay Line Register 2 */
#define DDRSS_DDRPHY_DX5BDLR3                  (DDRSS_DDRPHY_BASE + 0x00000C50U)  /* DATX8 n Bit Delay Line Register 3 */
#define DDRSS_DDRPHY_DX5BDLR4                  (DDRSS_DDRPHY_BASE + 0x00000C54U)  /* DATX8 n Bit Delay Line Register 4 */
#define DDRSS_DDRPHY_DX5BDLR5                  (DDRSS_DDRPHY_BASE + 0x00000C58U)  /* DATX8 n Bit Delay Line Register 5 */
#define DDRSS_DDRPHY_DX5BDLR6                  (DDRSS_DDRPHY_BASE + 0x00000C60U)  /* DATX8 n Bit Delay Line Register 6 */
#define DDRSS_DDRPHY_DX5BDLR7                  (DDRSS_DDRPHY_BASE + 0x00000C64U)  /* DATX8 n Bit Delay Line Register 7 */
#define DDRSS_DDRPHY_DX5BDLR8                  (DDRSS_DDRPHY_BASE + 0x00000C68U)  /* DATX8 n Bit Delay Line Register 8 */
#define DDRSS_DDRPHY_DX5BDLR9                  (DDRSS_DDRPHY_BASE + 0x00000C6CU)  /* DATX8 n Bit Delay Line Register 9 */
#define DDRSS_DDRPHY_DX5LCDLR0                 (DDRSS_DDRPHY_BASE + 0x00000C80U)  /* DATX8 n Local Calibrated Delay Line Register 0 */
#define DDRSS_DDRPHY_DX5LCDLR1                 (DDRSS_DDRPHY_BASE + 0x00000C84U)  /* DATX8 n Local Calibrated Delay Line Register 1 */
#define DDRSS_DDRPHY_DX5LCDLR2                 (DDRSS_DDRPHY_BASE + 0x00000C88U)  /* DATX8 n Local Calibrated Delay Line Register 2 */
#define DDRSS_DDRPHY_DX5LCDLR3                 (DDRSS_DDRPHY_BASE + 0x00000C8CU)  /* DATX8 n Local Calibrated Delay Line Register 3 */
#define DDRSS_DDRPHY_DX5LCDLR4                 (DDRSS_DDRPHY_BASE + 0x00000C90U)  /* DATX8 n Local Calibrated Delay Line Register 4 */
#define DDRSS_DDRPHY_DX5LCDLR5                 (DDRSS_DDRPHY_BASE + 0x00000C94U)  /* DATX8 n Local Calibrated Delay Line Register 5 */
#define DDRSS_DDRPHY_DX5MDLR0                  (DDRSS_DDRPHY_BASE + 0x00000CA0U)  /* DATX8 n Master Delay Line Register 0 */
#define DDRSS_DDRPHY_DX5MDLR1                  (DDRSS_DDRPHY_BASE + 0x00000CA4U)  /* DATX8 n Master Delay Line Register 1 */
#define DDRSS_DDRPHY_DX5GTR0                   (DDRSS_DDRPHY_BASE + 0x00000CC0U)  /* DATX8 n General Timing Register 0 */
#define DDRSS_DDRPHY_DX5RSR0                   (DDRSS_DDRPHY_BASE + 0x00000CD0U)  /* DATX8 n Rank Status Register 0 */
#define DDRSS_DDRPHY_DX5RSR1                   (DDRSS_DDRPHY_BASE + 0x00000CD4U)  /* DATX8 n Rank Status Register 1 */
#define DDRSS_DDRPHY_DX5RSR2                   (DDRSS_DDRPHY_BASE + 0x00000CD8U)  /* DATX8 n Rank Status Register 2 */
#define DDRSS_DDRPHY_DX5RSR3                   (DDRSS_DDRPHY_BASE + 0x00000CDCU)  /* DATX8 n Rank Status Register 3 */
#define DDRSS_DDRPHY_DX5GSR0                   (DDRSS_DDRPHY_BASE + 0x00000CE0U)  /* DATX8 n General Status Register 0 */
#define DDRSS_DDRPHY_DX5GSR1                   (DDRSS_DDRPHY_BASE + 0x00000CE4U)  /* DATX8 n General Status Register 1 */
#define DDRSS_DDRPHY_DX5GSR2                   (DDRSS_DDRPHY_BASE + 0x00000CE8U)  /* DATX8 n General Status Register 2 */
#define DDRSS_DDRPHY_DX5GSR3                   (DDRSS_DDRPHY_BASE + 0x00000CECU)  /* DATX8 n General Status Register 3 */
#define DDRSS_DDRPHY_DX5GSR4                   (DDRSS_DDRPHY_BASE + 0x00000CF0U)  /* DATX8 n General Status Register 4 */
#define DDRSS_DDRPHY_DX5GSR5                   (DDRSS_DDRPHY_BASE + 0x00000CF4U)  /* DATX8 n General Status Register 5 */
#define DDRSS_DDRPHY_DX5GSR6                   (DDRSS_DDRPHY_BASE + 0x00000CF8U)  /* DATX8 n General Status Register 6 */
#define DDRSS_DDRPHY_DX6GCR0                   (DDRSS_DDRPHY_BASE + 0x00000D00U)  /* DATX8 n General Configuration Register 0 */
#define DDRSS_DDRPHY_DX6GCR1                   (DDRSS_DDRPHY_BASE + 0x00000D04U)  /* DATX8 n General Configuration Register 1 */
#define DDRSS_DDRPHY_DX6GCR2                   (DDRSS_DDRPHY_BASE + 0x00000D08U)  /* DATX8 n General Configuration Register 2 */
#define DDRSS_DDRPHY_DX6GCR3                   (DDRSS_DDRPHY_BASE + 0x00000D0CU)  /* DATX8 n General Configuration Register 3 */
#define DDRSS_DDRPHY_DX6GCR4                   (DDRSS_DDRPHY_BASE + 0x00000D10U)  /* DATX8 n General Configuration Register 4 */
#define DDRSS_DDRPHY_DX6GCR5                   (DDRSS_DDRPHY_BASE + 0x00000D14U)  /* DATX8 n General Configuration Register 5 */
#define DDRSS_DDRPHY_DX6GCR6                   (DDRSS_DDRPHY_BASE + 0x00000D18U)  /* DATX8 n General Configuration Register 6 */
#define DDRSS_DDRPHY_DX6GCR7                   (DDRSS_DDRPHY_BASE + 0x00000D1CU)  /* DATX8 n General Configuration Register 7 */
#define DDRSS_DDRPHY_DX6GCR8                   (DDRSS_DDRPHY_BASE + 0x00000D20U)  /* DATX8 n General Configuration Register 8 */
#define DDRSS_DDRPHY_DX6GCR9                   (DDRSS_DDRPHY_BASE + 0x00000D24U)  /* DATX8 n General Configuration Register 9 */
#define DDRSS_DDRPHY_DX6DQMAP0                 (DDRSS_DDRPHY_BASE + 0x00000D28U)  /* DATX8 n DQ/DM Mapping Register 0 */
#define DDRSS_DDRPHY_DX6DQMAP1                 (DDRSS_DDRPHY_BASE + 0x00000D2CU)  /* DATX8 n DQ/DM Mapping Register 1 */
#define DDRSS_DDRPHY_DX6BDLR0                  (DDRSS_DDRPHY_BASE + 0x00000D40U)  /* DATX8 n Bit Delay Line Register 0 */
#define DDRSS_DDRPHY_DX6BDLR1                  (DDRSS_DDRPHY_BASE + 0x00000D44U)  /* DATX8 n Bit Delay Line Register 1 */
#define DDRSS_DDRPHY_DX6BDLR2                  (DDRSS_DDRPHY_BASE + 0x00000D48U)  /* DATX8 n Bit Delay Line Register 2 */
#define DDRSS_DDRPHY_DX6BDLR3                  (DDRSS_DDRPHY_BASE + 0x00000D50U)  /* DATX8 n Bit Delay Line Register 3 */
#define DDRSS_DDRPHY_DX6BDLR4                  (DDRSS_DDRPHY_BASE + 0x00000D54U)  /* DATX8 n Bit Delay Line Register 4 */
#define DDRSS_DDRPHY_DX6BDLR5                  (DDRSS_DDRPHY_BASE + 0x00000D58U)  /* DATX8 n Bit Delay Line Register 5 */
#define DDRSS_DDRPHY_DX6BDLR6                  (DDRSS_DDRPHY_BASE + 0x00000D60U)  /* DATX8 n Bit Delay Line Register 6 */
#define DDRSS_DDRPHY_DX6BDLR7                  (DDRSS_DDRPHY_BASE + 0x00000D64U)  /* DATX8 n Bit Delay Line Register 7 */
#define DDRSS_DDRPHY_DX6BDLR8                  (DDRSS_DDRPHY_BASE + 0x00000D68U)  /* DATX8 n Bit Delay Line Register 8 */
#define DDRSS_DDRPHY_DX6BDLR9                  (DDRSS_DDRPHY_BASE + 0x00000D6CU)  /* DATX8 n Bit Delay Line Register 9 */
#define DDRSS_DDRPHY_DX6LCDLR0                 (DDRSS_DDRPHY_BASE + 0x00000D80U)  /* DATX8 n Local Calibrated Delay Line Register 0 */
#define DDRSS_DDRPHY_DX6LCDLR1                 (DDRSS_DDRPHY_BASE + 0x00000D84U)  /* DATX8 n Local Calibrated Delay Line Register 1 */
#define DDRSS_DDRPHY_DX6LCDLR2                 (DDRSS_DDRPHY_BASE + 0x00000D88U)  /* DATX8 n Local Calibrated Delay Line Register 2 */
#define DDRSS_DDRPHY_DX6LCDLR3                 (DDRSS_DDRPHY_BASE + 0x00000D8CU)  /* DATX8 n Local Calibrated Delay Line Register 3 */
#define DDRSS_DDRPHY_DX6LCDLR4                 (DDRSS_DDRPHY_BASE + 0x00000D90U)  /* DATX8 n Local Calibrated Delay Line Register 4 */
#define DDRSS_DDRPHY_DX6LCDLR5                 (DDRSS_DDRPHY_BASE + 0x00000D94U)  /* DATX8 n Local Calibrated Delay Line Register 5 */
#define DDRSS_DDRPHY_DX6MDLR0                  (DDRSS_DDRPHY_BASE + 0x00000DA0U)  /* DATX8 n Master Delay Line Register 0 */
#define DDRSS_DDRPHY_DX6MDLR1                  (DDRSS_DDRPHY_BASE + 0x00000DA4U)  /* DATX8 n Master Delay Line Register 1 */
#define DDRSS_DDRPHY_DX6GTR0                   (DDRSS_DDRPHY_BASE + 0x00000DC0U)  /* DATX8 n General Timing Register 0 */
#define DDRSS_DDRPHY_DX6RSR0                   (DDRSS_DDRPHY_BASE + 0x00000DD0U)  /* DATX8 n Rank Status Register 0 */
#define DDRSS_DDRPHY_DX6RSR1                   (DDRSS_DDRPHY_BASE + 0x00000DD4U)  /* DATX8 n Rank Status Register 1 */
#define DDRSS_DDRPHY_DX6RSR2                   (DDRSS_DDRPHY_BASE + 0x00000DD8U)  /* DATX8 n Rank Status Register 2 */
#define DDRSS_DDRPHY_DX6RSR3                   (DDRSS_DDRPHY_BASE + 0x00000DDCU)  /* DATX8 n Rank Status Register 3 */
#define DDRSS_DDRPHY_DX6GSR0                   (DDRSS_DDRPHY_BASE + 0x00000DE0U)  /* DATX8 n General Status Register 0 */
#define DDRSS_DDRPHY_DX6GSR1                   (DDRSS_DDRPHY_BASE + 0x00000DE4U)  /* DATX8 n General Status Register 1 */
#define DDRSS_DDRPHY_DX6GSR2                   (DDRSS_DDRPHY_BASE + 0x00000DE8U)  /* DATX8 n General Status Register 2 */
#define DDRSS_DDRPHY_DX6GSR3                   (DDRSS_DDRPHY_BASE + 0x00000DECU)  /* DATX8 n General Status Register 3 */
#define DDRSS_DDRPHY_DX6GSR4                   (DDRSS_DDRPHY_BASE + 0x00000DF0U)  /* DATX8 n General Status Register 4 */
#define DDRSS_DDRPHY_DX6GSR5                   (DDRSS_DDRPHY_BASE + 0x00000DF4U)  /* DATX8 n General Status Register 5 */
#define DDRSS_DDRPHY_DX6GSR6                   (DDRSS_DDRPHY_BASE + 0x00000DF8U)  /* DATX8 n General Status Register 6 */
#define DDRSS_DDRPHY_DX7GCR0                   (DDRSS_DDRPHY_BASE + 0x00000E00U)  /* DATX8 n General Configuration Register 0 */
#define DDRSS_DDRPHY_DX7GCR1                   (DDRSS_DDRPHY_BASE + 0x00000E04U)  /* DATX8 n General Configuration Register 1 */
#define DDRSS_DDRPHY_DX7GCR2                   (DDRSS_DDRPHY_BASE + 0x00000E08U)  /* DATX8 n General Configuration Register 2 */
#define DDRSS_DDRPHY_DX7GCR3                   (DDRSS_DDRPHY_BASE + 0x00000E0CU)  /* DATX8 n General Configuration Register 3 */
#define DDRSS_DDRPHY_DX7GCR4                   (DDRSS_DDRPHY_BASE + 0x00000E10U)  /* DATX8 n General Configuration Register 4 */
#define DDRSS_DDRPHY_DX7GCR5                   (DDRSS_DDRPHY_BASE + 0x00000E14U)  /* DATX8 n General Configuration Register 5 */
#define DDRSS_DDRPHY_DX7GCR6                   (DDRSS_DDRPHY_BASE + 0x00000E18U)  /* DATX8 n General Configuration Register 6 */
#define DDRSS_DDRPHY_DX7GCR7                   (DDRSS_DDRPHY_BASE + 0x00000E1CU)  /* DATX8 n General Configuration Register 7 */
#define DDRSS_DDRPHY_DX7GCR8                   (DDRSS_DDRPHY_BASE + 0x00000E20U)  /* DATX8 n General Configuration Register 8 */
#define DDRSS_DDRPHY_DX7GCR9                   (DDRSS_DDRPHY_BASE + 0x00000E24U)  /* DATX8 n General Configuration Register 9 */
#define DDRSS_DDRPHY_DX7DQMAP0                 (DDRSS_DDRPHY_BASE + 0x00000E28U)  /* DATX8 n DQ/DM Mapping Register 0 */
#define DDRSS_DDRPHY_DX7DQMAP1                 (DDRSS_DDRPHY_BASE + 0x00000E2CU)  /* DATX8 n DQ/DM Mapping Register 1 */
#define DDRSS_DDRPHY_DX7BDLR0                  (DDRSS_DDRPHY_BASE + 0x00000E40U)  /* DATX8 n Bit Delay Line Register 0 */
#define DDRSS_DDRPHY_DX7BDLR1                  (DDRSS_DDRPHY_BASE + 0x00000E44U)  /* DATX8 n Bit Delay Line Register 1 */
#define DDRSS_DDRPHY_DX7BDLR2                  (DDRSS_DDRPHY_BASE + 0x00000E48U)  /* DATX8 n Bit Delay Line Register 2 */
#define DDRSS_DDRPHY_DX7BDLR3                  (DDRSS_DDRPHY_BASE + 0x00000E50U)  /* DATX8 n Bit Delay Line Register 3 */
#define DDRSS_DDRPHY_DX7BDLR4                  (DDRSS_DDRPHY_BASE + 0x00000E54U)  /* DATX8 n Bit Delay Line Register 4 */
#define DDRSS_DDRPHY_DX7BDLR5                  (DDRSS_DDRPHY_BASE + 0x00000E58U)  /* DATX8 n Bit Delay Line Register 5 */
#define DDRSS_DDRPHY_DX7BDLR6                  (DDRSS_DDRPHY_BASE + 0x00000E60U)  /* DATX8 n Bit Delay Line Register 6 */
#define DDRSS_DDRPHY_DX7BDLR7                  (DDRSS_DDRPHY_BASE + 0x00000E64U)  /* DATX8 n Bit Delay Line Register 7 */
#define DDRSS_DDRPHY_DX7BDLR8                  (DDRSS_DDRPHY_BASE + 0x00000E68U)  /* DATX8 n Bit Delay Line Register 8 */
#define DDRSS_DDRPHY_DX7BDLR9                  (DDRSS_DDRPHY_BASE + 0x00000E6CU)  /* DATX8 n Bit Delay Line Register 9 */
#define DDRSS_DDRPHY_DX7LCDLR0                 (DDRSS_DDRPHY_BASE + 0x00000E80U)  /* DATX8 n Local Calibrated Delay Line Register 0 */
#define DDRSS_DDRPHY_DX7LCDLR1                 (DDRSS_DDRPHY_BASE + 0x00000E84U)  /* DATX8 n Local Calibrated Delay Line Register 1 */
#define DDRSS_DDRPHY_DX7LCDLR2                 (DDRSS_DDRPHY_BASE + 0x00000E88U)  /* DATX8 n Local Calibrated Delay Line Register 2 */
#define DDRSS_DDRPHY_DX7LCDLR3                 (DDRSS_DDRPHY_BASE + 0x00000E8CU)  /* DATX8 n Local Calibrated Delay Line Register 3 */
#define DDRSS_DDRPHY_DX7LCDLR4                 (DDRSS_DDRPHY_BASE + 0x00000E90U)  /* DATX8 n Local Calibrated Delay Line Register 4 */
#define DDRSS_DDRPHY_DX7LCDLR5                 (DDRSS_DDRPHY_BASE + 0x00000E94U)  /* DATX8 n Local Calibrated Delay Line Register 5 */
#define DDRSS_DDRPHY_DX7MDLR0                  (DDRSS_DDRPHY_BASE + 0x00000EA0U)  /* DATX8 n Master Delay Line Register 0 */
#define DDRSS_DDRPHY_DX7MDLR1                  (DDRSS_DDRPHY_BASE + 0x00000EA4U)  /* DATX8 n Master Delay Line Register 1 */
#define DDRSS_DDRPHY_DX7GTR0                   (DDRSS_DDRPHY_BASE + 0x00000EC0U)  /* DATX8 n General Timing Register 0 */
#define DDRSS_DDRPHY_DX7RSR0                   (DDRSS_DDRPHY_BASE + 0x00000ED0U)  /* DATX8 n Rank Status Register 0 */
#define DDRSS_DDRPHY_DX7RSR1                   (DDRSS_DDRPHY_BASE + 0x00000ED4U)  /* DATX8 n Rank Status Register 1 */
#define DDRSS_DDRPHY_DX7RSR2                   (DDRSS_DDRPHY_BASE + 0x00000ED8U)  /* DATX8 n Rank Status Register 2 */
#define DDRSS_DDRPHY_DX7RSR3                   (DDRSS_DDRPHY_BASE + 0x00000EDCU)  /* DATX8 n Rank Status Register 3 */
#define DDRSS_DDRPHY_DX7GSR0                   (DDRSS_DDRPHY_BASE + 0x00000EE0U)  /* DATX8 n General Status Register 0 */
#define DDRSS_DDRPHY_DX7GSR1                   (DDRSS_DDRPHY_BASE + 0x00000EE4U)  /* DATX8 n General Status Register 1 */
#define DDRSS_DDRPHY_DX7GSR2                   (DDRSS_DDRPHY_BASE + 0x00000EE8U)  /* DATX8 n General Status Register 2 */
#define DDRSS_DDRPHY_DX7GSR3                   (DDRSS_DDRPHY_BASE + 0x00000EECU)  /* DATX8 n General Status Register 3 */
#define DDRSS_DDRPHY_DX7GSR4                   (DDRSS_DDRPHY_BASE + 0x00000EF0U)  /* DATX8 n General Status Register 4 */
#define DDRSS_DDRPHY_DX7GSR5                   (DDRSS_DDRPHY_BASE + 0x00000EF4U)  /* DATX8 n General Status Register 5 */
#define DDRSS_DDRPHY_DX7GSR6                   (DDRSS_DDRPHY_BASE + 0x00000EF8U)  /* DATX8 n General Status Register 6 */
#define DDRSS_DDRPHY_DX8GCR0                   (DDRSS_DDRPHY_BASE + 0x00000F00U)  /* DATX8 n General Configuration Register 0 */
#define DDRSS_DDRPHY_DX8GCR1                   (DDRSS_DDRPHY_BASE + 0x00000F04U)  /* DATX8 n General Configuration Register 1 */
#define DDRSS_DDRPHY_DX8GCR2                   (DDRSS_DDRPHY_BASE + 0x00000F08U)  /* DATX8 n General Configuration Register 2 */
#define DDRSS_DDRPHY_DX8GCR3                   (DDRSS_DDRPHY_BASE + 0x00000F0CU)  /* DATX8 n General Configuration Register 3 */
#define DDRSS_DDRPHY_DX8GCR4                   (DDRSS_DDRPHY_BASE + 0x00000F10U)  /* DATX8 n General Configuration Register 4 */
#define DDRSS_DDRPHY_DX8GCR5                   (DDRSS_DDRPHY_BASE + 0x00000F14U)  /* DATX8 n General Configuration Register 5 */
#define DDRSS_DDRPHY_DX8GCR6                   (DDRSS_DDRPHY_BASE + 0x00000F18U)  /* DATX8 n General Configuration Register 6 */
#define DDRSS_DDRPHY_DX8GCR7                   (DDRSS_DDRPHY_BASE + 0x00000F1CU)  /* DATX8 n General Configuration Register 7 */
#define DDRSS_DDRPHY_DX8GCR8                   (DDRSS_DDRPHY_BASE + 0x00000F20U)  /* DATX8 n General Configuration Register 8 */
#define DDRSS_DDRPHY_DX8GCR9                   (DDRSS_DDRPHY_BASE + 0x00000F24U)  /* DATX8 n General Configuration Register 9 */
#define DDRSS_DDRPHY_DX8DQMAP0                 (DDRSS_DDRPHY_BASE + 0x00000F28U)  /* DATX8 n DQ/DM Mapping Register 0 */
#define DDRSS_DDRPHY_DX8DQMAP1                 (DDRSS_DDRPHY_BASE + 0x00000F2CU)  /* DATX8 n DQ/DM Mapping Register 1 */
#define DDRSS_DDRPHY_DX8BDLR0                  (DDRSS_DDRPHY_BASE + 0x00000F40U)  /* DATX8 n Bit Delay Line Register 0 */
#define DDRSS_DDRPHY_DX8BDLR1                  (DDRSS_DDRPHY_BASE + 0x00000F44U)  /* DATX8 n Bit Delay Line Register 1 */
#define DDRSS_DDRPHY_DX8BDLR2                  (DDRSS_DDRPHY_BASE + 0x00000F48U)  /* DATX8 n Bit Delay Line Register 2 */
#define DDRSS_DDRPHY_DX8BDLR3                  (DDRSS_DDRPHY_BASE + 0x00000F50U)  /* DATX8 n Bit Delay Line Register 3 */
#define DDRSS_DDRPHY_DX8BDLR4                  (DDRSS_DDRPHY_BASE + 0x00000F54U)  /* DATX8 n Bit Delay Line Register 4 */
#define DDRSS_DDRPHY_DX8BDLR5                  (DDRSS_DDRPHY_BASE + 0x00000F58U)  /* DATX8 n Bit Delay Line Register 5 */
#define DDRSS_DDRPHY_DX8BDLR6                  (DDRSS_DDRPHY_BASE + 0x00000F60U)  /* DATX8 n Bit Delay Line Register 6 */
#define DDRSS_DDRPHY_DX8BDLR7                  (DDRSS_DDRPHY_BASE + 0x00000F64U)  /* DATX8 n Bit Delay Line Register 7 */
#define DDRSS_DDRPHY_DX8BDLR8                  (DDRSS_DDRPHY_BASE + 0x00000F68U)  /* DATX8 n Bit Delay Line Register 8 */
#define DDRSS_DDRPHY_DX8BDLR9                  (DDRSS_DDRPHY_BASE + 0x00000F6CU)  /* DATX8 n Bit Delay Line Register 9 */
#define DDRSS_DDRPHY_DX8LCDLR0                 (DDRSS_DDRPHY_BASE + 0x00000F80U)  /* DATX8 n Local Calibrated Delay Line Register 0 */
#define DDRSS_DDRPHY_DX8LCDLR1                 (DDRSS_DDRPHY_BASE + 0x00000F84U)  /* DATX8 n Local Calibrated Delay Line Register 1 */
#define DDRSS_DDRPHY_DX8LCDLR2                 (DDRSS_DDRPHY_BASE + 0x00000F88U)  /* DATX8 n Local Calibrated Delay Line Register 2 */
#define DDRSS_DDRPHY_DX8LCDLR3                 (DDRSS_DDRPHY_BASE + 0x00000F8CU)  /* DATX8 n Local Calibrated Delay Line Register 3 */
#define DDRSS_DDRPHY_DX8LCDLR4                 (DDRSS_DDRPHY_BASE + 0x00000F90U)  /* DATX8 n Local Calibrated Delay Line Register 4 */
#define DDRSS_DDRPHY_DX8LCDLR5                 (DDRSS_DDRPHY_BASE + 0x00000F94U)  /* DATX8 n Local Calibrated Delay Line Register 5 */
#define DDRSS_DDRPHY_DX8MDLR0                  (DDRSS_DDRPHY_BASE + 0x00000FA0U)  /* DATX8 n Master Delay Line Register 0 */
#define DDRSS_DDRPHY_DX8MDLR1                  (DDRSS_DDRPHY_BASE + 0x00000FA4U)  /* DATX8 n Master Delay Line Register 1 */
#define DDRSS_DDRPHY_DX8GTR0                   (DDRSS_DDRPHY_BASE + 0x00000FC0U)  /* DATX8 n General Timing Register 0 */
#define DDRSS_DDRPHY_DX8RSR0                   (DDRSS_DDRPHY_BASE + 0x00000FD0U)  /* DATX8 n Rank Status Register 0 */
#define DDRSS_DDRPHY_DX8RSR1                   (DDRSS_DDRPHY_BASE + 0x00000FD4U)  /* DATX8 n Rank Status Register 1 */
#define DDRSS_DDRPHY_DX8RSR2                   (DDRSS_DDRPHY_BASE + 0x00000FD8U)  /* DATX8 n Rank Status Register 2 */
#define DDRSS_DDRPHY_DX8RSR3                   (DDRSS_DDRPHY_BASE + 0x00000FDCU)  /* DATX8 n Rank Status Register 3 */
#define DDRSS_DDRPHY_DX8GSR0                   (DDRSS_DDRPHY_BASE + 0x00000FE0U)  /* DATX8 n General Status Register 0 */
#define DDRSS_DDRPHY_DX8GSR1                   (DDRSS_DDRPHY_BASE + 0x00000FE4U)  /* DATX8 n General Status Register 1 */
#define DDRSS_DDRPHY_DX8GSR2                   (DDRSS_DDRPHY_BASE + 0x00000FE8U)  /* DATX8 n General Status Register 2 */
#define DDRSS_DDRPHY_DX8GSR3                   (DDRSS_DDRPHY_BASE + 0x00000FECU)  /* DATX8 n General Status Register 3 */
#define DDRSS_DDRPHY_DX8GSR4                   (DDRSS_DDRPHY_BASE + 0x00000FF0U)  /* DATX8 n General Status Register 4 */
#define DDRSS_DDRPHY_DX8GSR5                   (DDRSS_DDRPHY_BASE + 0x00000FF4U)  /* DATX8 n General Status Register 5 */
#define DDRSS_DDRPHY_DX8GSR6                   (DDRSS_DDRPHY_BASE + 0x00000FF8U)  /* DATX8 n General Status Register 6 */
#define DDRSS_DDRPHY_DX8SL0OSC                 (DDRSS_DDRPHY_BASE + 0x00001400U)  /* DATX8 0-1 Oscillator, Delay Line Test, PHY FIFO and High Speed Reset, Loopback, and Gated Clock Control Register */
#define DDRSS_DDRPHY_DX8SL0PLLCR0              (DDRSS_DDRPHY_BASE + 0x00001404U)  /* DAXT8 0-1 PLL Control Register 0 */
#define DDRSS_DDRPHY_DX8SL0PLLCR1              (DDRSS_DDRPHY_BASE + 0x00001408U)  /* DAXT8 0-1 PLL Control Register 1 (Type B PLL Only) */
#define DDRSS_DDRPHY_DX8SL0PLLCR2              (DDRSS_DDRPHY_BASE + 0x0000140CU)  /* DAXT8 0-1 PLL Control Register 2 (Type B PLL Only) */
#define DDRSS_DDRPHY_DX8SL0PLLCR3              (DDRSS_DDRPHY_BASE + 0x00001410U)  /* DAXT8 0-1 PLL Control Register 3 (Type B PLL Only) */
#define DDRSS_DDRPHY_DX8SL0PLLCR4              (DDRSS_DDRPHY_BASE + 0x00001414U)  /* DAXT8 0-1 PLL Control Register 4 (Type B PLL Only) */
#define DDRSS_DDRPHY_DX8SL0PLLCR5              (DDRSS_DDRPHY_BASE + 0x00001418U)  /* DAXT8 0-1 PLL Control Register 5 (Type B PLL Only) */
#define DDRSS_DDRPHY_DX8SL0DQSCTL              (DDRSS_DDRPHY_BASE + 0x0000141CU)  /* DATX8 0-1 DQS Control Register */
#define DDRSS_DDRPHY_DX8SL0TRNCTL              (DDRSS_DDRPHY_BASE + 0x00001420U)  /* DATX8 0-1 Training Control Register */
#define DDRSS_DDRPHY_DX8SL0DDLCTL              (DDRSS_DDRPHY_BASE + 0x00001424U)  /* DATX8 0-1 DDL Control Register */
#define DDRSS_DDRPHY_DX8SL0DXCTL1              (DDRSS_DDRPHY_BASE + 0x00001428U)  /* DATX8 0-1 DX Control Register 1 */
#define DDRSS_DDRPHY_DX8SL0DXCTL2              (DDRSS_DDRPHY_BASE + 0x0000142CU)  /* DATX8 0-1 DX Control Register 2 */
#define DDRSS_DDRPHY_DX8SL0IOCR                (DDRSS_DDRPHY_BASE + 0x00001430U)  /* DATX8 0-1 I/O Configuration Register */
#define DDRSS_DDRPHY_DX4SL0IOCR                (DDRSS_DDRPHY_BASE + 0x00001434U)  /* DATX4 Slice 0-1 I/O Configuration Register */
#define DDRSS_DDRPHY_DX8SL1OSC                 (DDRSS_DDRPHY_BASE + 0x00001440U)  /* DATX8 0-1 Oscillator, Delay Line Test, PHY FIFO and High Speed Reset, Loopback, and Gated Clock Control Register */
#define DDRSS_DDRPHY_DX8SL1PLLCR0              (DDRSS_DDRPHY_BASE + 0x00001444U)  /* DAXT8 0-1 PLL Control Register 0 */
#define DDRSS_DDRPHY_DX8SL1PLLCR1              (DDRSS_DDRPHY_BASE + 0x00001448U)  /* DAXT8 0-1 PLL Control Register 1 (Type B PLL Only) */
#define DDRSS_DDRPHY_DX8SL1PLLCR2              (DDRSS_DDRPHY_BASE + 0x0000144CU)  /* DAXT8 0-1 PLL Control Register 2 (Type B PLL Only) */
#define DDRSS_DDRPHY_DX8SL1PLLCR3              (DDRSS_DDRPHY_BASE + 0x00001450U)  /* DAXT8 0-1 PLL Control Register 3 (Type B PLL Only) */
#define DDRSS_DDRPHY_DX8SL1PLLCR4              (DDRSS_DDRPHY_BASE + 0x00001454U)  /* DAXT8 0-1 PLL Control Register 4 (Type B PLL Only) */
#define DDRSS_DDRPHY_DX8SL1PLLCR5              (DDRSS_DDRPHY_BASE + 0x00001458U)  /* DAXT8 0-1 PLL Control Register 5 (Type B PLL Only) */
#define DDRSS_DDRPHY_DX8SL1DQSCTL              (DDRSS_DDRPHY_BASE + 0x0000145CU)  /* DATX8 0-1 DQS Control Register */
#define DDRSS_DDRPHY_DX8SL1TRNCTL              (DDRSS_DDRPHY_BASE + 0x00001460U)  /* DATX8 0-1 Training Control Register */
#define DDRSS_DDRPHY_DX8SL1DDLCTL              (DDRSS_DDRPHY_BASE + 0x00001464U)  /* DATX8 0-1 DDL Control Register */
#define DDRSS_DDRPHY_DX8SL1DXCTL1              (DDRSS_DDRPHY_BASE + 0x00001468U)  /* DATX8 0-1 DX Control Register 1 */
#define DDRSS_DDRPHY_DX8SL1DXCTL2              (DDRSS_DDRPHY_BASE + 0x0000146CU)  /* DATX8 0-1 DX Control Register 2 */
#define DDRSS_DDRPHY_DX8SL1IOCR                (DDRSS_DDRPHY_BASE + 0x00001470U)  /* DATX8 0-1 I/O Configuration Register */
#define DDRSS_DDRPHY_DX4SL1IOCR                (DDRSS_DDRPHY_BASE + 0x00001474U)  /* DATX4 Slice 0-1 I/O Configuration Register */
#define DDRSS_DDRPHY_DX8SL2OSC                 (DDRSS_DDRPHY_BASE + 0x00001480U)  /* DATX8 0-1 Oscillator, Delay Line Test, PHY FIFO and High Speed Reset, Loopback, and Gated Clock Control Register */
#define DDRSS_DDRPHY_DX8SL2PLLCR0              (DDRSS_DDRPHY_BASE + 0x00001484U)  /* DAXT8 0-1 PLL Control Register 0 */
#define DDRSS_DDRPHY_DX8SL2PLLCR1              (DDRSS_DDRPHY_BASE + 0x00001488U)  /* DAXT8 0-1 PLL Control Register 1 (Type B PLL Only) */
#define DDRSS_DDRPHY_DX8SL2PLLCR2              (DDRSS_DDRPHY_BASE + 0x0000148CU)  /* DAXT8 0-1 PLL Control Register 2 (Type B PLL Only) */
#define DDRSS_DDRPHY_DX8SL2PLLCR3              (DDRSS_DDRPHY_BASE + 0x00001490U)  /* DAXT8 0-1 PLL Control Register 3 (Type B PLL Only) */
#define DDRSS_DDRPHY_DX8SL2PLLCR4              (DDRSS_DDRPHY_BASE + 0x00001494U)  /* DAXT8 0-1 PLL Control Register 4 (Type B PLL Only) */
#define DDRSS_DDRPHY_DX8SL2PLLCR5              (DDRSS_DDRPHY_BASE + 0x00001498U)  /* DAXT8 0-1 PLL Control Register 5 (Type B PLL Only) */
#define DDRSS_DDRPHY_DX8SL2DQSCTL              (DDRSS_DDRPHY_BASE + 0x0000149CU)  /* DATX8 0-1 DQS Control Register */
#define DDRSS_DDRPHY_DX8SL2TRNCTL              (DDRSS_DDRPHY_BASE + 0x000014A0U)  /* DATX8 0-1 Training Control Register */
#define DDRSS_DDRPHY_DX8SL2DDLCTL              (DDRSS_DDRPHY_BASE + 0x000014A4U)  /* DATX8 0-1 DDL Control Register */
#define DDRSS_DDRPHY_DX8SL2DXCTL1              (DDRSS_DDRPHY_BASE + 0x000014A8U)  /* DATX8 0-1 DX Control Register 1 */
#define DDRSS_DDRPHY_DX8SL2DXCTL2              (DDRSS_DDRPHY_BASE + 0x000014ACU)  /* DATX8 0-1 DX Control Register 2 */
#define DDRSS_DDRPHY_DX8SL2IOCR                (DDRSS_DDRPHY_BASE + 0x000014B0U)  /* DATX8 0-1 I/O Configuration Register */
#define DDRSS_DDRPHY_DX4SL2IOCR                (DDRSS_DDRPHY_BASE + 0x000014B4U)  /* DATX4 Slice 0-1 I/O Configuration Register */
#define DDRSS_DDRPHY_DX8SL3OSC                 (DDRSS_DDRPHY_BASE + 0x000014C0U)  /* DATX8 0-1 Oscillator, Delay Line Test, PHY FIFO and High Speed Reset, Loopback, and Gated Clock Control Register */
#define DDRSS_DDRPHY_DX8SL3PLLCR0              (DDRSS_DDRPHY_BASE + 0x000014C4U)  /* DAXT8 0-1 PLL Control Register 0 */
#define DDRSS_DDRPHY_DX8SL3PLLCR1              (DDRSS_DDRPHY_BASE + 0x000014C8U)  /* DAXT8 0-1 PLL Control Register 1 (Type B PLL Only) */
#define DDRSS_DDRPHY_DX8SL3PLLCR2              (DDRSS_DDRPHY_BASE + 0x000014CCU)  /* DAXT8 0-1 PLL Control Register 2 (Type B PLL Only) */
#define DDRSS_DDRPHY_DX8SL3PLLCR3              (DDRSS_DDRPHY_BASE + 0x000014D0U)  /* DAXT8 0-1 PLL Control Register 3 (Type B PLL Only) */
#define DDRSS_DDRPHY_DX8SL3PLLCR4              (DDRSS_DDRPHY_BASE + 0x000014D4U)  /* DAXT8 0-1 PLL Control Register 4 (Type B PLL Only) */
#define DDRSS_DDRPHY_DX8SL3PLLCR5              (DDRSS_DDRPHY_BASE + 0x000014D8U)  /* DAXT8 0-1 PLL Control Register 5 (Type B PLL Only) */
#define DDRSS_DDRPHY_DX8SL3DQSCTL              (DDRSS_DDRPHY_BASE + 0x000014DCU)  /* DATX8 0-1 DQS Control Register */
#define DDRSS_DDRPHY_DX8SL3TRNCTL              (DDRSS_DDRPHY_BASE + 0x000014E0U)  /* DATX8 0-1 Training Control Register */
#define DDRSS_DDRPHY_DX8SL3DDLCTL              (DDRSS_DDRPHY_BASE + 0x000014E4U)  /* DATX8 0-1 DDL Control Register */
#define DDRSS_DDRPHY_DX8SL3DXCTL1              (DDRSS_DDRPHY_BASE + 0x000014E8U)  /* DATX8 0-1 DX Control Register 1 */
#define DDRSS_DDRPHY_DX8SL3DXCTL2              (DDRSS_DDRPHY_BASE + 0x000014ECU)  /* DATX8 0-1 DX Control Register 2 */
#define DDRSS_DDRPHY_DX8SL3IOCR                (DDRSS_DDRPHY_BASE + 0x000014F0U)  /* DATX8 0-1 I/O Configuration Register */
#define DDRSS_DDRPHY_DX4SL3IOCR                (DDRSS_DDRPHY_BASE + 0x000014F4U)  /* DATX4 Slice 0-1 I/O Configuration Register */
#define DDRSS_DDRPHY_DX8SL4OSC                 (DDRSS_DDRPHY_BASE + 0x00001500U)  /* DATX8 0-1 Oscillator, Delay Line Test, PHY FIFO and High Speed Reset, Loopback, and Gated Clock Control Register */
#define DDRSS_DDRPHY_DX8SL4PLLCR0              (DDRSS_DDRPHY_BASE + 0x00001504U)  /* DAXT8 0-1 PLL Control Register 0 */
#define DDRSS_DDRPHY_DX8SL4PLLCR1              (DDRSS_DDRPHY_BASE + 0x00001508U)  /* DAXT8 0-1 PLL Control Register 1 (Type B PLL Only) */
#define DDRSS_DDRPHY_DX8SL4PLLCR2              (DDRSS_DDRPHY_BASE + 0x0000150CU)  /* DAXT8 0-1 PLL Control Register 2 (Type B PLL Only) */
#define DDRSS_DDRPHY_DX8SL4PLLCR3              (DDRSS_DDRPHY_BASE + 0x00001510U)  /* DAXT8 0-1 PLL Control Register 3 (Type B PLL Only) */
#define DDRSS_DDRPHY_DX8SL4PLLCR4              (DDRSS_DDRPHY_BASE + 0x00001514U)  /* DAXT8 0-1 PLL Control Register 4 (Type B PLL Only) */
#define DDRSS_DDRPHY_DX8SL4PLLCR5              (DDRSS_DDRPHY_BASE + 0x00001518U)  /* DAXT8 0-1 PLL Control Register 5 (Type B PLL Only) */
#define DDRSS_DDRPHY_DX8SL4DQSCTL              (DDRSS_DDRPHY_BASE + 0x0000151CU)  /* DATX8 0-1 DQS Control Register */
#define DDRSS_DDRPHY_DX8SL4TRNCTL              (DDRSS_DDRPHY_BASE + 0x00001520U)  /* DATX8 0-1 Training Control Register */
#define DDRSS_DDRPHY_DX8SL4DDLCTL              (DDRSS_DDRPHY_BASE + 0x00001524U)  /* DATX8 0-1 DDL Control Register */
#define DDRSS_DDRPHY_DX8SL4DXCTL1              (DDRSS_DDRPHY_BASE + 0x00001528U)  /* DATX8 0-1 DX Control Register 1 */
#define DDRSS_DDRPHY_DX8SL4DXCTL2              (DDRSS_DDRPHY_BASE + 0x0000152CU)  /* DATX8 0-1 DX Control Register 2 */
#define DDRSS_DDRPHY_DX8SL4IOCR                (DDRSS_DDRPHY_BASE + 0x00001530U)  /* DATX8 0-1 I/O Configuration Register */
#define DDRSS_DDRPHY_DX4SL4IOCR                (DDRSS_DDRPHY_BASE + 0x00001534U)  /* DATX4 Slice 0-1 I/O Configuration Register */
#define DDRSS_DDRPHY_DX8SL5OSC                 (DDRSS_DDRPHY_BASE + 0x00001540U)  /* DATX8 0-1 Oscillator, Delay Line Test, PHY FIFO and High Speed Reset, Loopback, and Gated Clock Control Register */
#define DDRSS_DDRPHY_DX8SL5PLLCR0              (DDRSS_DDRPHY_BASE + 0x00001544U)  /* DAXT8 0-1 PLL Control Register 0 */
#define DDRSS_DDRPHY_DX8SL5PLLCR1              (DDRSS_DDRPHY_BASE + 0x00001548U)  /* DAXT8 0-1 PLL Control Register 1 (Type B PLL Only) */
#define DDRSS_DDRPHY_DX8SL5PLLCR2              (DDRSS_DDRPHY_BASE + 0x0000154CU)  /* DAXT8 0-1 PLL Control Register 2 (Type B PLL Only) */
#define DDRSS_DDRPHY_DX8SL5PLLCR3              (DDRSS_DDRPHY_BASE + 0x00001550U)  /* DAXT8 0-1 PLL Control Register 3 (Type B PLL Only) */
#define DDRSS_DDRPHY_DX8SL5PLLCR4              (DDRSS_DDRPHY_BASE + 0x00001554U)  /* DAXT8 0-1 PLL Control Register 4 (Type B PLL Only) */
#define DDRSS_DDRPHY_DX8SL5PLLCR5              (DDRSS_DDRPHY_BASE + 0x00001558U)  /* DAXT8 0-1 PLL Control Register 5 (Type B PLL Only) */
#define DDRSS_DDRPHY_DX8SL5DQSCTL              (DDRSS_DDRPHY_BASE + 0x0000155CU)  /* DATX8 0-1 DQS Control Register */
#define DDRSS_DDRPHY_DX8SL5TRNCTL              (DDRSS_DDRPHY_BASE + 0x00001560U)  /* DATX8 0-1 Training Control Register */
#define DDRSS_DDRPHY_DX8SL5DDLCTL              (DDRSS_DDRPHY_BASE + 0x00001564U)  /* DATX8 0-1 DDL Control Register */
#define DDRSS_DDRPHY_DX8SL5DXCTL1              (DDRSS_DDRPHY_BASE + 0x00001568U)  /* DATX8 0-1 DX Control Register 1 */
#define DDRSS_DDRPHY_DX8SL5DXCTL2              (DDRSS_DDRPHY_BASE + 0x0000156CU)  /* DATX8 0-1 DX Control Register 2 */
#define DDRSS_DDRPHY_DX8SL5IOCR                (DDRSS_DDRPHY_BASE + 0x00001570U)  /* DATX8 0-1 I/O Configuration Register */
#define DDRSS_DDRPHY_DX4SL5IOCR                (DDRSS_DDRPHY_BASE + 0x00001574U)  /* DATX4 Slice 0-1 I/O Configuration Register */
#define DDRSS_DDRPHY_DX8SL6OSC                 (DDRSS_DDRPHY_BASE + 0x00001580U)  /* DATX8 0-1 Oscillator, Delay Line Test, PHY FIFO and High Speed Reset, Loopback, and Gated Clock Control Register */
#define DDRSS_DDRPHY_DX8SL6PLLCR0              (DDRSS_DDRPHY_BASE + 0x00001584U)  /* DAXT8 0-1 PLL Control Register 0 */
#define DDRSS_DDRPHY_DX8SL6PLLCR1              (DDRSS_DDRPHY_BASE + 0x00001588U)  /* DAXT8 0-1 PLL Control Register 1 (Type B PLL Only) */
#define DDRSS_DDRPHY_DX8SL6PLLCR2              (DDRSS_DDRPHY_BASE + 0x0000158CU)  /* DAXT8 0-1 PLL Control Register 2 (Type B PLL Only) */
#define DDRSS_DDRPHY_DX8SL6PLLCR3              (DDRSS_DDRPHY_BASE + 0x00001590U)  /* DAXT8 0-1 PLL Control Register 3 (Type B PLL Only) */
#define DDRSS_DDRPHY_DX8SL6PLLCR4              (DDRSS_DDRPHY_BASE + 0x00001594U)  /* DAXT8 0-1 PLL Control Register 4 (Type B PLL Only) */
#define DDRSS_DDRPHY_DX8SL6PLLCR5              (DDRSS_DDRPHY_BASE + 0x00001598U)  /* DAXT8 0-1 PLL Control Register 5 (Type B PLL Only) */
#define DDRSS_DDRPHY_DX8SL6DQSCTL              (DDRSS_DDRPHY_BASE + 0x0000159CU)  /* DATX8 0-1 DQS Control Register */
#define DDRSS_DDRPHY_DX8SL6TRNCTL              (DDRSS_DDRPHY_BASE + 0x000015A0U)  /* DATX8 0-1 Training Control Register */
#define DDRSS_DDRPHY_DX8SL6DDLCTL              (DDRSS_DDRPHY_BASE + 0x000015A4U)  /* DATX8 0-1 DDL Control Register */
#define DDRSS_DDRPHY_DX8SL6DXCTL1              (DDRSS_DDRPHY_BASE + 0x000015A8U)  /* DATX8 0-1 DX Control Register 1 */
#define DDRSS_DDRPHY_DX8SL6DXCTL2              (DDRSS_DDRPHY_BASE + 0x000015ACU)  /* DATX8 0-1 DX Control Register 2 */
#define DDRSS_DDRPHY_DX8SL6IOCR                (DDRSS_DDRPHY_BASE + 0x000015B0U)  /* DATX8 0-1 I/O Configuration Register */
#define DDRSS_DDRPHY_DX4SL6IOCR                (DDRSS_DDRPHY_BASE + 0x000015B4U)  /* DATX4 Slice 0-1 I/O Configuration Register */
#define DDRSS_DDRPHY_DX8SL7OSC                 (DDRSS_DDRPHY_BASE + 0x000015C0U)  /* DATX8 0-1 Oscillator, Delay Line Test, PHY FIFO and High Speed Reset, Loopback, and Gated Clock Control Register */
#define DDRSS_DDRPHY_DX8SL7PLLCR0              (DDRSS_DDRPHY_BASE + 0x000015C4U)  /* DAXT8 0-1 PLL Control Register 0 */
#define DDRSS_DDRPHY_DX8SL7PLLCR1              (DDRSS_DDRPHY_BASE + 0x000015C8U)  /* DAXT8 0-1 PLL Control Register 1 (Type B PLL Only) */
#define DDRSS_DDRPHY_DX8SL7PLLCR2              (DDRSS_DDRPHY_BASE + 0x000015CCU)  /* DAXT8 0-1 PLL Control Register 2 (Type B PLL Only) */
#define DDRSS_DDRPHY_DX8SL7PLLCR3              (DDRSS_DDRPHY_BASE + 0x000015D0U)  /* DAXT8 0-1 PLL Control Register 3 (Type B PLL Only) */
#define DDRSS_DDRPHY_DX8SL7PLLCR4              (DDRSS_DDRPHY_BASE + 0x000015D4U)  /* DAXT8 0-1 PLL Control Register 4 (Type B PLL Only) */
#define DDRSS_DDRPHY_DX8SL7PLLCR5              (DDRSS_DDRPHY_BASE + 0x000015D8U)  /* DAXT8 0-1 PLL Control Register 5 (Type B PLL Only) */
#define DDRSS_DDRPHY_DX8SL7DQSCTL              (DDRSS_DDRPHY_BASE + 0x000015DCU)  /* DATX8 0-1 DQS Control Register */
#define DDRSS_DDRPHY_DX8SL7TRNCTL              (DDRSS_DDRPHY_BASE + 0x000015E0U)  /* DATX8 0-1 Training Control Register */
#define DDRSS_DDRPHY_DX8SL7DDLCTL              (DDRSS_DDRPHY_BASE + 0x000015E4U)  /* DATX8 0-1 DDL Control Register */
#define DDRSS_DDRPHY_DX8SL7DXCTL1              (DDRSS_DDRPHY_BASE + 0x000015E8U)  /* DATX8 0-1 DX Control Register 1 */
#define DDRSS_DDRPHY_DX8SL7DXCTL2              (DDRSS_DDRPHY_BASE + 0x000015ECU)  /* DATX8 0-1 DX Control Register 2 */
#define DDRSS_DDRPHY_DX8SL7IOCR                (DDRSS_DDRPHY_BASE + 0x000015F0U)  /* DATX8 0-1 I/O Configuration Register */
#define DDRSS_DDRPHY_DX4SL7IOCR                (DDRSS_DDRPHY_BASE + 0x000015F4U)  /* DATX4 Slice 0-1 I/O Configuration Register */
#define DDRSS_DDRPHY_DX8SL8OSC                 (DDRSS_DDRPHY_BASE + 0x00001600U)  /* DATX8 0-1 Oscillator, Delay Line Test, PHY FIFO and High Speed Reset, Loopback, and Gated Clock Control Register */
#define DDRSS_DDRPHY_DX8SL8PLLCR0              (DDRSS_DDRPHY_BASE + 0x00001604U)  /* DAXT8 0-1 PLL Control Register 0 */
#define DDRSS_DDRPHY_DX8SL8PLLCR1              (DDRSS_DDRPHY_BASE + 0x00001608U)  /* DAXT8 0-1 PLL Control Register 1 (Type B PLL Only) */
#define DDRSS_DDRPHY_DX8SL8PLLCR2              (DDRSS_DDRPHY_BASE + 0x0000160CU)  /* DAXT8 0-1 PLL Control Register 2 (Type B PLL Only) */
#define DDRSS_DDRPHY_DX8SL8PLLCR3              (DDRSS_DDRPHY_BASE + 0x00001610U)  /* DAXT8 0-1 PLL Control Register 3 (Type B PLL Only) */
#define DDRSS_DDRPHY_DX8SL8PLLCR4              (DDRSS_DDRPHY_BASE + 0x00001614U)  /* DAXT8 0-1 PLL Control Register 4 (Type B PLL Only) */
#define DDRSS_DDRPHY_DX8SL8PLLCR5              (DDRSS_DDRPHY_BASE + 0x00001618U)  /* DAXT8 0-1 PLL Control Register 5 (Type B PLL Only) */
#define DDRSS_DDRPHY_DX8SL8DQSCTL              (DDRSS_DDRPHY_BASE + 0x0000161CU)  /* DATX8 0-1 DQS Control Register */
#define DDRSS_DDRPHY_DX8SL8TRNCTL              (DDRSS_DDRPHY_BASE + 0x00001620U)  /* DATX8 0-1 Training Control Register */
#define DDRSS_DDRPHY_DX8SL8DDLCTL              (DDRSS_DDRPHY_BASE + 0x00001624U)  /* DATX8 0-1 DDL Control Register */
#define DDRSS_DDRPHY_DX8SL8DXCTL1              (DDRSS_DDRPHY_BASE + 0x00001628U)  /* DATX8 0-1 DX Control Register 1 */
#define DDRSS_DDRPHY_DX8SL8DXCTL2              (DDRSS_DDRPHY_BASE + 0x0000162CU)  /* DATX8 0-1 DX Control Register 2 */
#define DDRSS_DDRPHY_DX8SL8IOCR                (DDRSS_DDRPHY_BASE + 0x00001630U)  /* DATX8 0-1 I/O Configuration Register */
#define DDRSS_DDRPHY_DX4SL8IOCR                (DDRSS_DDRPHY_BASE + 0x00001634U)  /* DATX4 Slice 0-1 I/O Configuration Register */
#define DDRSS_DDRPHY_DX8SLBOSC                 (DDRSS_DDRPHY_BASE + 0x000017C0U)  /* DATX8 0-8 Oscillator, Delay Line Test, PHY FIFO and High Speed Reset, Loopback, and Gated Clock Control Register */
#define DDRSS_DDRPHY_DX8SLBPLLCR0              (DDRSS_DDRPHY_BASE + 0x000017C4U)  /* DAXT8 0-8 PLL Control Register 0 */
#define DDRSS_DDRPHY_DX8SLBPLLCR1              (DDRSS_DDRPHY_BASE + 0x000017C8U)  /* DAXT8 0-8 PLL Control Register 1 (Type B PLL Only) */
#define DDRSS_DDRPHY_DX8SLBPLLCR2              (DDRSS_DDRPHY_BASE + 0x000017CCU)  /* DAXT8 0-8 PLL Control Register 2 (Type B PLL Only) */
#define DDRSS_DDRPHY_DX8SLBPLLCR3              (DDRSS_DDRPHY_BASE + 0x000017D0U)  /* DAXT8 0-8 PLL Control Register 3 (Type B PLL Only) */
#define DDRSS_DDRPHY_DX8SLBPLLCR4              (DDRSS_DDRPHY_BASE + 0x000017D4U)  /* DAXT8 0-8 PLL Control Register 4 (Type B PLL Only) */
#define DDRSS_DDRPHY_DX8SLBPLLCR5              (DDRSS_DDRPHY_BASE + 0x000017D8U)  /* DAXT8 0-8 PLL Control Register 5 (Type B PLL Only) */
#define DDRSS_DDRPHY_DX8SLBDQSCTL              (DDRSS_DDRPHY_BASE + 0x000017DCU)  /* DATX8 0-8 DQS Control Register */
#define DDRSS_DDRPHY_DX8SLBTRNCTL              (DDRSS_DDRPHY_BASE + 0x000017E0U)  /* DATX8 0-8 Training Control Register */
#define DDRSS_DDRPHY_DX8SLBDDLCTL              (DDRSS_DDRPHY_BASE + 0x000017E4U)  /* DATX8 0-8 DDL Control Register */
#define DDRSS_DDRPHY_DX8SLBDXCTL1              (DDRSS_DDRPHY_BASE + 0x000017E8U)  /* DATX8 0-8 DX Control Register 1 */
#define DDRSS_DDRPHY_DX8SLBDXCTL2              (DDRSS_DDRPHY_BASE + 0x000017ECU)  /* DATX8 0-8 DX Control Register 2 */
#define DDRSS_DDRPHY_DX8SLBIOCR                (DDRSS_DDRPHY_BASE + 0x000017F0U)  /* DATX8 0-8 I/O Configuration Register */
#define DDRSS_DDRPHY_DX4SLBIOCR                (DDRSS_DDRPHY_BASE + 0x000017F4U)  /* DATX4 0-8 I/O Configuration Register */
