$comment
	File created using the following command:
		vcd file encoder_serial.msim.vcd -direction
$end
$date
	Fri Nov 18 15:57:38 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module encoder_serial_vhd_vec_tst $end
$var wire 1 ! busy_o $end
$var wire 1 " clk $end
$var wire 1 # code [7] $end
$var wire 1 $ code [6] $end
$var wire 1 % code [5] $end
$var wire 1 & code [4] $end
$var wire 1 ' code [3] $end
$var wire 1 ( code [2] $end
$var wire 1 ) code [1] $end
$var wire 1 * code [0] $end
$var wire 1 + mIn $end
$var wire 1 , nGRst $end

$scope module i1 $end
$var wire 1 - gnd $end
$var wire 1 . vcc $end
$var wire 1 / unknown $end
$var wire 1 0 devoe $end
$var wire 1 1 devclrn $end
$var wire 1 2 devpor $end
$var wire 1 3 ww_devoe $end
$var wire 1 4 ww_devclrn $end
$var wire 1 5 ww_devpor $end
$var wire 1 6 ww_nGRst $end
$var wire 1 7 ww_clk $end
$var wire 1 8 ww_mIn $end
$var wire 1 9 ww_code [7] $end
$var wire 1 : ww_code [6] $end
$var wire 1 ; ww_code [5] $end
$var wire 1 < ww_code [4] $end
$var wire 1 = ww_code [3] $end
$var wire 1 > ww_code [2] $end
$var wire 1 ? ww_code [1] $end
$var wire 1 @ ww_code [0] $end
$var wire 1 A ww_busy_o $end
$var wire 1 B \cntrl_Op|nord|y~0clkctrl_INCLK_bus\ [3] $end
$var wire 1 C \cntrl_Op|nord|y~0clkctrl_INCLK_bus\ [2] $end
$var wire 1 D \cntrl_Op|nord|y~0clkctrl_INCLK_bus\ [1] $end
$var wire 1 E \cntrl_Op|nord|y~0clkctrl_INCLK_bus\ [0] $end
$var wire 1 F \clk~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 G \clk~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 H \clk~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 I \clk~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 J \code[0]~output_o\ $end
$var wire 1 K \code[1]~output_o\ $end
$var wire 1 L \code[2]~output_o\ $end
$var wire 1 M \code[3]~output_o\ $end
$var wire 1 N \code[4]~output_o\ $end
$var wire 1 O \code[5]~output_o\ $end
$var wire 1 P \code[6]~output_o\ $end
$var wire 1 Q \code[7]~output_o\ $end
$var wire 1 R \busy_o~output_o\ $end
$var wire 1 S \clk~input_o\ $end
$var wire 1 T \clk~inputclkctrl_outclk\ $end
$var wire 1 U \binC_Op|ff0|Q~0_combout\ $end
$var wire 1 V \nGRst~input_o\ $end
$var wire 1 W \binC_Op|ff2|Q~0_combout\ $end
$var wire 1 X \binC_Op|ff2|Q~q\ $end
$var wire 1 Y \cntrl_Op|nad2|y~0_combout\ $end
$var wire 1 Z \cntrl_Op|nad2|y~1_combout\ $end
$var wire 1 [ \binC_Op|ff0|Q~q\ $end
$var wire 1 \ \cntrl_Op|cMem|prog~1_combout\ $end
$var wire 1 ] \binC_Op|ff1|Q~feeder_combout\ $end
$var wire 1 ^ \binC_Op|ff1|Q~q\ $end
$var wire 1 _ \cntrl_Op|nord|y~0_combout\ $end
$var wire 1 ` \cntrl_Op|nord|y~0clkctrl_outclk\ $end
$var wire 1 a \reg8bits_Op|ff0|Q~q\ $end
$var wire 1 b \mIn~input_o\ $end
$var wire 1 c \FF_Op|Q~feeder_combout\ $end
$var wire 1 d \FF_Op|Q~q\ $end
$var wire 1 e \and8_Op|bit0|y~combout\ $end
$var wire 1 f \xor8_Op|bit0|y~combout\ $end
$var wire 1 g \reg8bitsFinal_Op|ff0|Q~0_combout\ $end
$var wire 1 h \cntrl_Op|cMem|prog~0_combout\ $end
$var wire 1 i \cntrl_Op|nad4|y~0_combout\ $end
$var wire 1 j \reg8bitsFinal_Op|ff0|Q~q\ $end
$var wire 1 k \reg8bits_Op|ff1|Q~feeder_combout\ $end
$var wire 1 l \reg8bits_Op|ff1|Q~q\ $end
$var wire 1 m \and8_Op|bit1|y~0_combout\ $end
$var wire 1 n \and8_Op|bit7|y~0_combout\ $end
$var wire 1 o \xor8_Op|bit1|y~combout\ $end
$var wire 1 p \reg8bitsFinal_Op|ff1|Q~0_combout\ $end
$var wire 1 q \reg8bitsFinal_Op|ff1|Q~q\ $end
$var wire 1 r \reg8bits_Op|ff2|Q~feeder_combout\ $end
$var wire 1 s \reg8bits_Op|ff2|Q~q\ $end
$var wire 1 t \xor8_Op|bit2|y~combout\ $end
$var wire 1 u \reg8bitsFinal_Op|ff2|Q~0_combout\ $end
$var wire 1 v \reg8bitsFinal_Op|ff2|Q~q\ $end
$var wire 1 w \reg8bits_Op|ff3|Q~feeder_combout\ $end
$var wire 1 x \reg8bits_Op|ff3|Q~q\ $end
$var wire 1 y \and8_Op|bit3|y~0_combout\ $end
$var wire 1 z \xor8_Op|bit3|y~combout\ $end
$var wire 1 { \reg8bitsFinal_Op|ff3|Q~0_combout\ $end
$var wire 1 | \reg8bitsFinal_Op|ff3|Q~q\ $end
$var wire 1 } \reg8bits_Op|ff4|Q~q\ $end
$var wire 1 ~ \xor8_Op|bit4|y~combout\ $end
$var wire 1 !! \reg8bitsFinal_Op|ff4|Q~0_combout\ $end
$var wire 1 "! \reg8bitsFinal_Op|ff4|Q~q\ $end
$var wire 1 #! \reg8bits_Op|ff5|Q~feeder_combout\ $end
$var wire 1 $! \reg8bits_Op|ff5|Q~q\ $end
$var wire 1 %! \xor8_Op|bit5|y~combout\ $end
$var wire 1 &! \reg8bitsFinal_Op|ff5|Q~0_combout\ $end
$var wire 1 '! \reg8bitsFinal_Op|ff5|Q~q\ $end
$var wire 1 (! \reg8bits_Op|ff6|Q~feeder_combout\ $end
$var wire 1 )! \reg8bits_Op|ff6|Q~q\ $end
$var wire 1 *! \and8_Op|bit6|y~0_combout\ $end
$var wire 1 +! \xor8_Op|bit6|y~combout\ $end
$var wire 1 ,! \reg8bitsFinal_Op|ff6|Q~0_combout\ $end
$var wire 1 -! \reg8bitsFinal_Op|ff6|Q~q\ $end
$var wire 1 .! \reg8bits_Op|ff7|Q~feeder_combout\ $end
$var wire 1 /! \reg8bits_Op|ff7|Q~q\ $end
$var wire 1 0! \xor8_Op|bit7|y~combout\ $end
$var wire 1 1! \reg8bitsFinal_Op|ff7|Q~0_combout\ $end
$var wire 1 2! \reg8bitsFinal_Op|ff7|Q~q\ $end
$var wire 1 3! \busy_Op|or2|y~0_combout\ $end
$var wire 1 4! \cntrl_Op|nad2|ALT_INV_y~1_combout\ $end
$var wire 1 5! \cntrl_Op|nad4|ALT_INV_y~0_combout\ $end
$var wire 1 6! \busy_Op|or2|ALT_INV_y~0_combout\ $end
$var wire 1 7! \reg8bitsFinal_Op|ff7|ALT_INV_Q~q\ $end
$var wire 1 8! \reg8bitsFinal_Op|ff6|ALT_INV_Q~q\ $end
$var wire 1 9! \reg8bitsFinal_Op|ff3|ALT_INV_Q~q\ $end
$var wire 1 :! \reg8bitsFinal_Op|ff5|ALT_INV_Q~q\ $end
$var wire 1 ;! \reg8bitsFinal_Op|ff2|ALT_INV_Q~q\ $end
$var wire 1 <! \reg8bitsFinal_Op|ff4|ALT_INV_Q~q\ $end
$var wire 1 =! \reg8bitsFinal_Op|ff1|ALT_INV_Q~q\ $end
$var wire 1 >! \reg8bitsFinal_Op|ff0|ALT_INV_Q~q\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
0"
0+
0,
0-
1.
x/
10
11
12
13
14
15
06
07
08
1A
1J
1K
1L
1M
1N
1O
1P
1Q
1R
0S
0T
1U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
1g
0h
0i
0j
0k
0l
0m
0n
0o
1p
0q
0r
0s
0t
1u
0v
0w
0x
0y
0z
1{
0|
0}
0~
1!!
0"!
0#!
0$!
0%!
1&!
0'!
0(!
0)!
0*!
0+!
1,!
0-!
0.!
0/!
00!
11!
02!
03!
14!
15!
16!
17!
18!
19!
1:!
1;!
1<!
1=!
1>!
19
1:
1;
1<
1=
1>
1?
1@
1F
1G
1H
0I
1B
1C
1D
0E
1#
1$
1%
1&
1'
1(
1)
1*
$end
#25000
1"
17
1S
1I
1Z
1i
05!
04!
1T
#30000
1,
16
1V
0Z
14!
#50000
0"
07
0S
0I
0i
15!
0T
#60000
1+
18
1b
1c
#75000
1"
17
1S
1I
1i
05!
1T
1[
1d
1m
0U
1\
1e
0i
1*!
15!
1+!
1f
1]
1t
1~
0!!
1r
0u
0g
1(!
0,!
#90000
0+
08
0b
0c
#100000
0"
07
0S
0I
0T
#125000
1"
17
1S
1I
1^
1W
0\
1h
1o
1y
0*!
1T
0+!
1z
1k
0p
0]
0~
0[
1a
0d
1s
1}
1)!
1!!
1w
0{
0(!
1,!
1+!
1~
0m
0f
1U
0W
1\
0e
0y
0z
1f
1]
1g
0o
0!!
1(!
0,!
0k
1p
0g
0w
1{
#150000
0"
07
0S
0I
0T
#175000
1"
17
1S
1I
1T
1[
0U
1W
0\
0]
#200000
0"
07
0S
0I
0T
#225000
1"
17
1S
1I
1X
0^
1\
13!
1T
06!
1]
0[
1U
0\
03!
0R
16!
0]
0A
0!
1R
1A
1!
#250000
0"
07
0S
0I
1_
1E
13!
0T
06!
1`
1q
1|
1'!
12!
0R
07!
0:!
09!
0=!
0A
0!
0K
0M
0O
0Q
0?
0=
0;
09
0)
0'
0%
0#
#275000
1"
17
1S
1I
0_
0E
03!
1T
16!
0`
1[
0U
1\
13!
1R
06!
1]
1A
1!
0R
0A
0!
#300000
0"
07
0S
0I
1_
1E
0T
1`
#325000
1"
17
1S
1I
1^
0_
0E
0W
1Y
0\
0h
1T
0]
0`
0[
1U
1W
1Z
1\
1i
03!
16!
05!
04!
1]
0X
0^
0a
0s
0}
0)!
0q
0|
0'!
02!
17!
1:!
19!
1=!
0+!
0~
0t
0f
0\
0W
0Y
1R
0Z
0]
1g
0r
1u
1!!
0(!
1,!
1A
14!
1!
1K
1M
1O
1Q
1?
1=
1;
19
1)
1'
1%
1#
#350000
0"
07
0S
0I
0i
15!
0T
#370000
1+
18
1b
1c
#375000
1"
17
1S
1I
1i
05!
1T
1[
1d
1m
0U
1\
1e
0i
1*!
15!
1+!
1f
1]
1t
1~
0!!
1r
0u
0g
1(!
0,!
#390000
0+
08
0b
0c
#400000
0"
07
0S
0I
0T
#410000
1+
18
1b
1c
#425000
1"
17
1S
1I
1^
1W
0\
1h
1o
1y
0*!
1T
0+!
1z
1k
0p
0]
0~
0[
1a
1s
1}
1)!
1!!
1w
0{
0(!
1,!
1+!
1~
0f
1U
0W
1\
0y
1%!
1#!
0&!
0z
1]
0~
1g
0!!
1(!
0,!
1!!
0w
1{
#450000
0"
0+
07
08
0b
0S
0I
0c
0T
#470000
1+
18
1b
1c
#475000
1"
17
1S
1I
1T
1[
0a
1l
0}
1$!
1~
0o
1f
0U
1W
0\
0t
1y
1z
0r
1u
0]
0~
0g
0k
1p
0!!
1!!
1w
0{
#490000
0+
08
0b
0c
#500000
0"
07
0S
0I
0T
#525000
1"
17
1S
1I
1X
0^
1\
1o
0e
0m
0y
13!
1T
06!
0z
1t
0f
1k
0p
1]
0[
1a
0d
0l
0s
1x
1g
1r
0u
0w
1{
1z
0o
1f
1U
0\
0t
03!
0R
16!
0r
1u
0]
0g
0k
1p
1w
0{
0A
0!
1R
1A
1!
#550000
0"
07
0S
0I
1_
1E
13!
0T
06!
1`
1q
1v
1"!
12!
0R
07!
0<!
0;!
0=!
0A
0!
0K
0L
0N
0Q
0?
0>
0<
09
0)
0(
0&
0#
#575000
1"
17
1S
1I
0_
0E
03!
1T
16!
0`
1[
0U
1\
13!
1R
06!
1]
1A
1!
0R
0A
0!
#600000
0"
07
0S
0I
1_
1E
0T
1`
#620000
1+
18
1b
1c
#625000
1"
17
1S
1I
1^
0_
0E
0W
1Y
0\
0h
1T
0]
0`
0[
1d
1U
1W
1Z
1\
1i
03!
16!
05!
04!
1]
0X
0^
0a
0d
0x
0$!
0)!
0q
0v
0"!
02!
17!
1<!
1;!
1=!
0+!
0z
0%!
0f
0\
0W
0Y
1R
0Z
0]
1g
0#!
1&!
0w
1{
0(!
1,!
1A
14!
1!
1K
1L
1N
1Q
1?
1>
1<
19
1)
1(
1&
1#
#650000
0"
07
0S
0I
0i
15!
0T
#675000
1"
17
1S
1I
1i
05!
1T
1[
1d
1m
0U
1\
1e
0i
1*!
15!
1+!
1f
1]
1t
1~
0!!
1r
0u
0g
1(!
0,!
#690000
0+
08
0b
0c
#700000
0"
07
0S
0I
0T
#720000
1+
18
1b
1c
#725000
1"
17
1S
1I
1^
1W
0\
1h
1o
1y
0*!
1T
0+!
1z
1k
0p
0]
0~
0[
1a
1s
1}
1)!
1!!
1w
0{
0(!
1,!
1+!
1~
0f
1U
0W
1\
0y
1%!
1#!
0&!
0z
1]
0~
1g
0!!
1(!
0,!
1!!
0w
1{
#740000
0+
08
0b
0c
#750000
0"
07
0S
0I
0T
#770000
1+
18
1b
1c
#775000
1"
17
1S
1I
1T
1[
0a
1l
0}
1$!
1~
0o
1f
0U
1W
0\
0t
1y
1z
0r
1u
0]
0~
0g
0k
1p
0!!
1!!
1w
0{
#790000
0+
08
0b
0c
#800000
0"
07
0S
0I
0T
#825000
1"
17
1S
1I
1X
0^
1\
1o
0e
0m
0y
13!
1T
06!
0z
1t
0f
1k
0p
1]
0[
1a
0d
0l
0s
1x
1g
1r
0u
0w
1{
1z
0o
1f
1U
0\
0t
03!
0R
16!
0r
1u
0]
0g
0k
1p
1w
0{
0A
0!
1R
1A
1!
#850000
0"
07
0S
0I
1_
1E
13!
0T
06!
1`
1q
1v
1"!
12!
0R
07!
0<!
0;!
0=!
0A
0!
0K
0L
0N
0Q
0?
0>
0<
09
0)
0(
0&
0#
#875000
1"
17
1S
1I
0_
0E
03!
1T
16!
0`
1[
0U
1\
13!
1R
06!
1]
1A
1!
0R
0A
0!
#900000
0"
07
0S
0I
1_
1E
0T
1`
#925000
1"
17
1S
1I
1^
0_
0E
0W
1Y
0\
0h
1T
0]
0`
0[
1U
1W
1Z
1\
1i
03!
16!
05!
04!
1]
0X
0^
0a
0x
0$!
0)!
0q
0v
0"!
02!
17!
1<!
1;!
1=!
0+!
0%!
0z
0f
0\
0W
0Y
1R
0Z
0]
1g
0w
1{
0#!
1&!
0(!
1,!
1A
14!
1!
1K
1L
1N
1Q
1?
1>
1<
19
1)
1(
1&
1#
#950000
0"
07
0S
0I
0i
15!
0T
#975000
1"
17
1S
1I
1i
05!
1T
1[
0U
1\
0i
15!
1]
#1000000
