// Seed: 3273241646
module module_0 (
    input  tri0 id_0,
    input  wor  id_1,
    input  tri0 id_2,
    output wire id_3,
    output wire id_4
);
endmodule
module module_1 #(
    parameter id_19 = 32'd80
) (
    input tri1 id_0,
    output uwire id_1,
    input tri0 id_2,
    output tri1 id_3,
    input uwire id_4,
    input wor id_5,
    input tri1 id_6,
    input uwire id_7,
    output supply1 id_8,
    output supply1 id_9,
    input wor id_10,
    output wire id_11,
    input wor id_12,
    output tri1 id_13,
    output supply0 id_14,
    input tri1 id_15,
    output supply1 id_16,
    output supply1 id_17,
    input uwire id_18,
    input wire _id_19,
    input wire id_20,
    output wire id_21
);
  wire [id_19 : id_19] id_23;
  assign id_8 = id_5;
  wire id_24;
  module_0 modCall_1 (
      id_0,
      id_10,
      id_2,
      id_21,
      id_11
  );
endmodule
