Project Informationu:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064\bb1_3064_datasel\bb1_datasel_45mhz.rpt

MAX+plus II Compiler Report File
Version 9.4 12/10/1999
Compiled: 05/03/2000 15:02:51

Copyright (C) 1988-1999 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir         Shareable
POF       Device          Pins    Pins     Pins     LCs  Expanders  % Utilized

bb1_datasel_45mhz
      EPM3064ATC100-10     44       17       0      51      0           79 %

User Pins:                 44       17       0  



Project Informationu:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064\bb1_3064_datasel\bb1_datasel_45mhz.rpt

** PROJECT COMPILATION MESSAGES **

Info: Reserved unused input pin 'ALE' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board


** PROJECT TIMING MESSAGES **

Warning: Timing characteristics of device EPM3064ATC100-10 are preliminary


Project Informationu:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064\bb1_3064_datasel\bb1_datasel_45mhz.rpt

** AUTO GLOBAL SIGNALS **



INFO: Signal 'BBCLK' chosen for auto global Clock
INFO: Signal 'BB1OUTCLK' chosen for auto global Clock


Project Informationu:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064\bb1_3064_datasel\bb1_datasel_45mhz.rpt

** PIN/LOCATION/CHIP ASSIGNMENTS **

                  Actual                  
    User       Assignments                
Assignments   (if different)     Node Name

bb1_datasel_45mhz@93                 Ab15
bb1_datasel_45mhz@92                 Ab16
bb1_datasel_45mhz@17                 Ab18
bb1_datasel_45mhz@31                 ALE
bb1_datasel_45mhz@90                 BBCLK
bb1_datasel_45mhz@94                 BBEN2
bb1_datasel_45mhz@97                 BB1EN0
bb1_datasel_45mhz@96                 BB1EN1
bb1_datasel_45mhz@87                 BB1OUTCLK
bb1_datasel_45mhz@14                 DAC1D0
bb1_datasel_45mhz@13                 DAC1D1
bb1_datasel_45mhz@12                 DAC1D2
bb1_datasel_45mhz@10                 DAC1D3
bb1_datasel_45mhz@9                 DAC1D4
bb1_datasel_45mhz@8                 DAC1D5
bb1_datasel_45mhz@6                 DAC1D6
bb1_datasel_45mhz@100                 DAC1D7
bb1_datasel_45mhz@99                 DAC1D8
bb1_datasel_45mhz@98                 DAC1D9
bb1_datasel_45mhz@61                 F1OUT0
bb1_datasel_45mhz@60                 F1OUT1
bb1_datasel_45mhz@58                 F1OUT2
bb1_datasel_45mhz@57                 F1OUT3
bb1_datasel_45mhz@56                 F1OUT4
bb1_datasel_45mhz@54                 F1OUT5
bb1_datasel_45mhz@52                 F1OUT6
bb1_datasel_45mhz@48                 F1OUT7
bb1_datasel_45mhz@47                 F1OUT8
bb1_datasel_45mhz@46                 F1OUT9
bb1_datasel_45mhz@45                 F1OUT10
bb1_datasel_45mhz@44                 F1OUT11
bb1_datasel_45mhz@42                 F1OUT12
bb1_datasel_45mhz@41                 F1OUT13
bb1_datasel_45mhz@40                 F1OUT14
bb1_datasel_45mhz@85                 F1OUT15
bb1_datasel_45mhz@84                 F1OUT16
bb1_datasel_45mhz@83                 F1OUT17
bb1_datasel_45mhz@81                 F1OUT18
bb1_datasel_45mhz@80                 F1OUT19
bb1_datasel_45mhz@79                 F1OUT20
bb1_datasel_45mhz@76                 F1OUT21
bb1_datasel_45mhz@75                 F1OUT22
bb1_datasel_45mhz@71                 F1OUT23
bb1_datasel_45mhz@69                 F1OUT24
bb1_datasel_45mhz@68                 F1OUT25
bb1_datasel_45mhz@67                 F1OUT26
bb1_datasel_45mhz@64                 F1OUT27
bb1_datasel_45mhz@63                 F1OUT28
bb1_datasel_45mhz@88                 F1OUT29
bb1_datasel_45mhz@25                 nCEbf1
bb1_datasel_45mhz@23                 nCEbf2
bb1_datasel_45mhz@29                 nOEbf
bb1_datasel_45mhz@36                 nPSENb
bb1_datasel_45mhz@35                 nRDb
bb1_datasel_45mhz@30                 nWEbf
bb1_datasel_45mhz@32                 nWELb
bb1_datasel_45mhz@21                 SELBB1
bb1_datasel_45mhz@20                 SELBB2
bb1_datasel_45mhz@19                 SELBB3
bb1_datasel_45mhz@37                 sel_4_5MHz
bb1_datasel_45mhz@16                 SPGBBPRG


Project Informationu:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064\bb1_3064_datasel\bb1_datasel_45mhz.rpt

** FILE HIERARCHY **



|74821:1|
|74821:74|
|74821:72|
|bb1_flash_ctrl:71|
|bb_sel123:127|
|contr45mhz:133|


Device-Specific Information:u:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064\bb1_3064_datasel\bb1_datasel_45mhz.rpt
bb1_datasel_45mhz

***** Logic for device 'bb1_datasel_45mhz' compiled without errors.




Device: EPM3064ATC100-10

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF
    Enable JTAG Support                        = ON
    User Code                                  = ffffffff
    MultiVolt I/O                              = OFF



Device-Specific Information:u:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064\bb1_3064_datasel\bb1_datasel_45mhz.rpt
bb1_datasel_45mhz

** ERROR SUMMARY **

Info: Chip 'bb1_datasel_45mhz' in device 'EPM3064ATC100-10' has less than 20% of pins available for future logic changes -- if your project is likely to change, Altera recommends using a larger device
                                                                   
                                          B                        
                                          B                        
                                        F 1   F F F   F F F     F  
                D D D B B         V     1 O   1 1 1   1 1 1     1  
                A A A B B   B     C B   O U   O O O V O O O     O  
                C C C 1 1   B A A C B   U T   U U U C U U U N N U  
                1 1 1 E E G E b b I C G T C G T T T C T T T . . T  
                D D D N N N N 1 1 N L N 2 L N 1 1 1 I 1 1 2 C C 2  
                7 8 9 0 1 D 2 5 6 T K D 9 K D 5 6 7 O 8 9 0 . . 1  
              ----------------------------------------------------_ 
             / 100  98  96  94  92  90  88  86  84  82  80  78  76   |_ 
            /     99  97  95  93  91  89  87  85  83  81  79  77    | 
      N.C. |  1                                                    75 | F1OUT22 
      N.C. |  2                                                    74 | GND 
     VCCIO |  3                                                    73 | #TDO 
      #TDI |  4                                                    72 | N.C. 
      N.C. |  5                                                    71 | F1OUT23 
    DAC1D6 |  6                                                    70 | N.C. 
      N.C. |  7                                                    69 | F1OUT24 
    DAC1D5 |  8                                                    68 | F1OUT25 
    DAC1D4 |  9                                                    67 | F1OUT26 
    DAC1D3 | 10                                                    66 | VCCIO 
       GND | 11                                                    65 | GND 
    DAC1D2 | 12                                                    64 | F1OUT27 
    DAC1D1 | 13                 EPM3064ATC100-10                   63 | F1OUT28 
    DAC1D0 | 14                                                    62 | #TCK 
      #TMS | 15                                                    61 | F1OUT0 
  SPGBBPRG | 16                                                    60 | F1OUT1 
      Ab18 | 17                                                    59 | GND 
     VCCIO | 18                                                    58 | F1OUT2 
    SELBB3 | 19                                                    57 | F1OUT3 
    SELBB2 | 20                                                    56 | F1OUT4 
    SELBB1 | 21                                                    55 | N.C. 
      N.C. | 22                                                    54 | F1OUT5 
    nCEbf2 | 23                                                    53 | N.C. 
      N.C. | 24                                                    52 | F1OUT6 
    nCEbf1 | 25                                                    51 | VCCIO 
           |      27  29  31  33  35  37  39  41  43  45  47  49  _| 
            \   26  28  30  32  34  36  38  40  42  44  46  48  50   | 
             \----------------------------------------------------- 
                G N N n n A n G V n n s G V F F F G F F F F F N N  
                N . . O W L W N C R P e N C 1 1 1 N 1 1 1 1 1 . .  
                D C C E E E E D C D S l D C O O O D O O O O O C C  
                  . . b b   L   I b E _   I U U U   U U U U U . .  
                      f f   b   O   N 4   N T T T   T T T T T      
                                    b _   T 1 1 1   1 1 9 8 7      
                                      5     4 3 2   1 0            
                                      M                            
                                      H                            
                                      z                            


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (3.3 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (3.3 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.


Device-Specific Information:u:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064\bb1_3064_datasel\bb1_datasel_45mhz.rpt
bb1_datasel_45mhz

** RESOURCE USAGE **

                                                Shareable     External
Logic Array Block     Logic Cells   I/O Pins    Expanders   Interconnect

A:     LC1 - LC16    10/16( 62%)  16/16(100%)   9/16( 56%)  35/36( 97%) 
B:    LC17 - LC32     9/16( 56%)  15/15(100%)   0/16(  0%)   9/36( 25%) 
C:    LC33 - LC48    16/16(100%)  16/16(100%)   0/16(  0%)  16/36( 44%) 
D:    LC49 - LC64    16/16(100%)  15/15(100%)   1/16(  6%)  22/36( 61%) 


Total dedicated input pins used:                 3/4      ( 75%)
Total I/O pins used:                            62/62     (100%)
Total logic cells used:                         51/64     ( 79%)
Total shareable expanders used:                  0/64     (  0%)
Total Turbo logic cells used:                   51/64     ( 79%)
Total shareable expanders not available (n/a):  10/64     ( 15%)
Average fan-in:                                  3.64
Total fan-in:                                   186

Total input pins required:                      44
Total output pins required:                     17
Total bidirectional pins required:               0
Total reserved pins required                     4
Total logic cells required:                     51
Total flipflops required:                       33
Total product terms required:                   97
Total logic cells lending parallel expanders:    0
Total shareable expanders in database:           0

Synthesized logic cells:                         1/  64   (  1%)



Device-Specific Information:u:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064\bb1_3064_datasel\bb1_datasel_45mhz.rpt
bb1_datasel_45mhz

** INPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  93   (15)  (A)      INPUT               0      0   0    0    0    3    0  Ab15
  92   (16)  (A)      INPUT               0      0   0    0    0    3    0  Ab16
  17   (30)  (B)      INPUT               0      0   0    0    0    2    0  Ab18
  31   (22)  (B)      INPUT               0      0   0    0    0    0    0  ALE
  90      -   -       INPUT  G            0      0   0    0    0    0    0  BBCLK
  94   (14)  (A)      INPUT               0      0   0    0    0    9    1  BBEN2
  97   (12)  (A)      INPUT               0      0   0    0    0    9    1  BB1EN0
  96   (13)  (A)      INPUT               0      0   0    0    0    9    1  BB1EN1
  87      -   -       INPUT  G            0      0   0    0    0    0    0  BB1OUTCLK
  61   (47)  (C)      INPUT               0      0   0    0    0    0    1  F1OUT0
  60   (46)  (C)      INPUT               0      0   0    0    0    0    1  F1OUT1
  58   (45)  (C)      INPUT               0      0   0    0    0    0    1  F1OUT2
  57   (44)  (C)      INPUT               0      0   0    0    0    0    1  F1OUT3
  56   (43)  (C)      INPUT               0      0   0    0    0    0    1  F1OUT4
  54   (42)  (C)      INPUT               0      0   0    0    0    0    1  F1OUT5
  52   (41)  (C)      INPUT               0      0   0    0    0    0    1  F1OUT6
  48   (40)  (C)      INPUT               0      0   0    0    0    0    1  F1OUT7
  47   (39)  (C)      INPUT               0      0   0    0    0    0    1  F1OUT8
  46   (38)  (C)      INPUT               0      0   0    0    0    0    1  F1OUT9
  45   (37)  (C)      INPUT               0      0   0    0    0    0    1  F1OUT10
  44   (36)  (C)      INPUT               0      0   0    0    0    0    1  F1OUT11
  42   (35)  (C)      INPUT               0      0   0    0    0    0    1  F1OUT12
  41   (34)  (C)      INPUT               0      0   0    0    0    0    1  F1OUT13
  40   (33)  (C)      INPUT               0      0   0    0    0    0    1  F1OUT14
  85   (64)  (D)      INPUT               0      0   0    0    0    0    1  F1OUT15
  84   (63)  (D)      INPUT               0      0   0    0    0    0    1  F1OUT16
  83   (62)  (D)      INPUT               0      0   0    0    0    0    1  F1OUT17
  81   (61)  (D)      INPUT               0      0   0    0    0    0    1  F1OUT18
  80   (60)  (D)      INPUT               0      0   0    0    0    0    1  F1OUT19
  79   (59)  (D)      INPUT               0      0   0    0    0    0    1  F1OUT20
  76   (58)  (D)      INPUT               0      0   0    0    0    0    1  F1OUT21
  75   (57)  (D)      INPUT               0      0   0    0    0    0    1  F1OUT22
  71   (55)  (D)      INPUT               0      0   0    0    0    0    1  F1OUT23
  69   (54)  (D)      INPUT               0      0   0    0    0    0    1  F1OUT24
  68   (53)  (D)      INPUT               0      0   0    0    0    0    1  F1OUT25
  67   (52)  (D)      INPUT               0      0   0    0    0    0    1  F1OUT26
  64   (50)  (D)      INPUT               0      0   0    0    0    0    1  F1OUT27
  63   (49)  (D)      INPUT               0      0   0    0    0    0    1  F1OUT28
  88      -   -       INPUT               0      0   0    0    0    0    1  F1OUT29
  36   (18)  (B)      INPUT               0      0   0    0    0    1    0  nPSENb
  35   (19)  (B)      INPUT               0      0   0    0    0    1    0  nRDb
  32   (21)  (B)      INPUT               0      0   0    0    0    1    0  nWELb
  37   (17)  (B)      INPUT               0      0   0    0    0    9    1  sel_4_5MHz
  16   (31)  (B)      INPUT               0      0   0    0    0    4    0  SPGBBPRG


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:u:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064\bb1_3064_datasel\bb1_datasel_45mhz.rpt
bb1_datasel_45mhz

** OUTPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  14      1    A     OUTPUT      t        0      0   0    0    1    0    0  DAC1D0
  13      2    A     OUTPUT      t        1      0   1    4    6    0    0  DAC1D1
  12      3    A     OUTPUT      t        1      0   1    4    6    0    0  DAC1D2
  10      4    A     OUTPUT      t        1      0   1    4    6    0    0  DAC1D3
   9      5    A     OUTPUT      t        1      0   1    4    6    0    0  DAC1D4
   8      6    A     OUTPUT      t        1      0   1    4    6    0    0  DAC1D5
   6      7    A     OUTPUT      t        1      0   1    4    6    0    0  DAC1D6
 100      9    A     OUTPUT      t        1      0   1    4    6    0    0  DAC1D7
  99     10    A     OUTPUT      t        1      0   1    4    6    0    0  DAC1D8
  98     11    A     OUTPUT      t        1      0   1    4    6    0    0  DAC1D9
  25     25    B     OUTPUT      t        0      0   0    2    0    0    0  nCEbf1
  23     26    B     OUTPUT      t        0      0   0    2    0    0    0  nCEbf2
  29     24    B     OUTPUT      t        0      0   0    3    0    0    0  nOEbf
  30     23    B     OUTPUT      t        0      0   0    2    0    0    0  nWEbf
  21     27    B     OUTPUT      t        0      0   0    2    0    0    0  SELBB1
  20     28    B     OUTPUT      t        0      0   0    2    0    0    0  SELBB2
  19     29    B     OUTPUT      t        0      0   0    2    0    0    0  SELBB3


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:u:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064\bb1_3064_datasel\bb1_datasel_45mhz.rpt
bb1_datasel_45mhz

** BURIED LOGIC **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
 (79)    59    D       TFFE   +  t        0      0   0    0    0    9    3  |contr45mhz:133|count0
 (67)    52    D       DFFE   +  t        0      0   0    0    3    9    3  |contr45mhz:133|count1
 (73)    56    D       TFFE   +  t        0      0   0    0    3    9    3  |contr45mhz:133|count2
 (75)    57    D     OUTPUT    s t  r     1      0   1    4    6    1    0  DAC1D0~fit~in1
 (80)    60    D       DFFE   +  t        0      0   0    1    0    1    0  |74821:1|:1
 (81)    61    D       DFFE   +  t        0      0   0    1    0    1    0  |74821:1|:6
 (83)    62    D       DFFE   +  t        0      0   0    1    0    1    0  |74821:1|:11
 (71)    55    D       DFFE   +  t        0      0   0    1    0    1    0  |74821:1|:14
 (84)    63    D       DFFE   +  t        0      0   0    1    0    1    0  |74821:1|:15
 (63)    49    D       DFFE   +  t        0      0   0    1    0    0    1  |74821:1|:18
 (64)    50    D       DFFE   +  t        0      0   0    1    0    1    0  |74821:1|:23
   -     51    D       DFFE   +  t        0      0   0    1    0    1    0  |74821:1|:26
 (68)    53    D       DFFE   +  t        0      0   0    1    0    1    0  |74821:1|:27
 (69)    54    D       DFFE   +  t        0      0   0    1    0    1    0  |74821:1|:30
 (76)    58    D       DFFE   +  t        0      0   0    1    0    1    0  |74821:72|:1
 (85)    64    D       DFFE   +  t        0      0   0    1    0    1    0  |74821:72|:6
 (48)    40    C       DFFE   +  t        0      0   0    1    0    1    0  |74821:72|:11
 (56)    43    C       DFFE   +  t        0      0   0    1    0    1    0  |74821:72|:14
 (46)    38    C       DFFE   +  t        0      0   0    1    0    1    0  |74821:72|:15
 (61)    47    C       DFFE   +  t        0      0   0    1    0    0    1  |74821:72|:18
 (60)    46    C       DFFE   +  t        0      0   0    1    0    1    0  |74821:72|:23
 (58)    45    C       DFFE   +  t        0      0   0    1    0    1    0  |74821:72|:26
 (52)    41    C       DFFE   +  t        0      0   0    1    0    1    0  |74821:72|:27
 (57)    44    C       DFFE   +  t        0      0   0    1    0    1    0  |74821:72|:30
 (62)    48    C       DFFE   +  t        0      0   0    1    0    1    0  |74821:74|:1
 (40)    33    C       DFFE   +  t        0      0   0    1    0    1    0  |74821:74|:6
 (41)    34    C       DFFE   +  t        0      0   0    1    0    1    0  |74821:74|:11
 (42)    35    C       DFFE   +  t        0      0   0    1    0    1    0  |74821:74|:14
 (45)    37    C       DFFE   +  t        0      0   0    1    0    1    0  |74821:74|:15
 (44)    36    C       DFFE   +  t        0      0   0    1    0    0    1  |74821:74|:18
 (47)    39    C       DFFE   +  t        0      0   0    1    0    1    0  |74821:74|:23
 (54)    42    C       DFFE   +  t        0      0   0    1    0    1    0  |74821:74|:26
 (32)    21    B       DFFE   +  t        0      0   0    1    0    1    0  |74821:74|:27
 (17)    30    B       DFFE   +  t        0      0   0    1    0    1    0  |74821:74|:30


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:u:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064\bb1_3064_datasel\bb1_datasel_45mhz.rpt
bb1_datasel_45mhz

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'A':

                             Logic cells placed in LAB 'A'
        +------------------- LC1 DAC1D0
        | +----------------- LC2 DAC1D1
        | | +--------------- LC3 DAC1D2
        | | | +------------- LC4 DAC1D3
        | | | | +----------- LC5 DAC1D4
        | | | | | +--------- LC6 DAC1D5
        | | | | | | +------- LC7 DAC1D6
        | | | | | | | +----- LC9 DAC1D7
        | | | | | | | | +--- LC10 DAC1D8
        | | | | | | | | | +- LC11 DAC1D9
        | | | | | | | | | | 
        | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | |   that feed LAB 'A'
LC      | | | | | | | | | | | A B C D |     Logic cells that feed LAB 'A':

Pin
90   -> - - - - - - - - - - | - - - - | <-- BBCLK
94   -> - * * * * * * * * * | * - - * | <-- BBEN2
97   -> - * * * * * * * * * | * - - * | <-- BB1EN0
96   -> - * * * * * * * * * | * - - * | <-- BB1EN1
87   -> - - - - - - - - - - | - - - - | <-- BB1OUTCLK
88   -> - - - - - - - - - - | - * - - | <-- F1OUT29
37   -> - * * * * * * * * * | * - - * | <-- sel_4_5MHz
LC59 -> - * * * * * * * * * | * - - * | <-- |contr45mhz:133|count0
LC52 -> - * * * * * * * * * | * - - * | <-- |contr45mhz:133|count1
LC56 -> - * * * * * * * * * | * - - * | <-- |contr45mhz:133|count2
LC57 -> * - - - - - - - - - | * - - - | <-- DAC1D0~fit~in1
LC60 -> - - - - - * - - - - | * - - - | <-- |74821:1|:1
LC61 -> - - - - * - - - - - | * - - - | <-- |74821:1|:6
LC62 -> - - * - - - - - - - | * - - - | <-- |74821:1|:11
LC55 -> - - - * - - - - - - | * - - - | <-- |74821:1|:14
LC63 -> - * - - - - - - - - | * - - - | <-- |74821:1|:15
LC50 -> - - - - - - - - * - | * - - - | <-- |74821:1|:23
LC51 -> - - - - - - - - - * | * - - - | <-- |74821:1|:26
LC53 -> - - - - - - - * - - | * - - - | <-- |74821:1|:27
LC54 -> - - - - - - * - - - | * - - - | <-- |74821:1|:30
LC58 -> - - - - - * - - - - | * - - - | <-- |74821:72|:1
LC64 -> - - - - * - - - - - | * - - - | <-- |74821:72|:6
LC40 -> - - * - - - - - - - | * - - - | <-- |74821:72|:11
LC43 -> - - - * - - - - - - | * - - - | <-- |74821:72|:14
LC38 -> - * - - - - - - - - | * - - - | <-- |74821:72|:15
LC46 -> - - - - - - - - * - | * - - - | <-- |74821:72|:23
LC45 -> - - - - - - - - - * | * - - - | <-- |74821:72|:26
LC41 -> - - - - - - - * - - | * - - - | <-- |74821:72|:27
LC44 -> - - - - - - * - - - | * - - - | <-- |74821:72|:30
LC48 -> - - - - - * - - - - | * - - - | <-- |74821:74|:1
LC33 -> - - - - * - - - - - | * - - - | <-- |74821:74|:6
LC34 -> - - * - - - - - - - | * - - - | <-- |74821:74|:11
LC35 -> - - - * - - - - - - | * - - - | <-- |74821:74|:14
LC37 -> - * - - - - - - - - | * - - - | <-- |74821:74|:15
LC39 -> - - - - - - - - * - | * - - - | <-- |74821:74|:23
LC42 -> - - - - - - - - - * | * - - - | <-- |74821:74|:26
LC21 -> - - - - - - - * - - | * - - - | <-- |74821:74|:27
LC30 -> - - - - - - * - - - | * - - - | <-- |74821:74|:30


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:u:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064\bb1_3064_datasel\bb1_datasel_45mhz.rpt
bb1_datasel_45mhz

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'B':

                           Logic cells placed in LAB 'B'
        +----------------- LC25 nCEbf1
        | +--------------- LC26 nCEbf2
        | | +------------- LC24 nOEbf
        | | | +----------- LC23 nWEbf
        | | | | +--------- LC27 SELBB1
        | | | | | +------- LC28 SELBB2
        | | | | | | +----- LC29 SELBB3
        | | | | | | | +--- LC21 |74821:74|:27
        | | | | | | | | +- LC30 |74821:74|:30
        | | | | | | | | | 
        | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | | | A B C D |     Logic cells that feed LAB 'B':

Pin
93   -> - - - - * * * - - | - * - - | <-- Ab15
92   -> - - - - * * * - - | - * - - | <-- Ab16
17   -> * * - - - - - - - | - * - - | <-- Ab18
90   -> - - - - - - - - - | - - - - | <-- BBCLK
87   -> - - - - - - - - - | - - - - | <-- BB1OUTCLK
63   -> - - - - - - - * - | - * - - | <-- F1OUT28
88   -> - - - - - - - - * | - * - - | <-- F1OUT29
36   -> - - * - - - - - - | - * - - | <-- nPSENb
35   -> - - * - - - - - - | - * - - | <-- nRDb
32   -> - - - * - - - - - | - * - - | <-- nWELb
16   -> * * * * - - - - - | - * - - | <-- SPGBBPRG


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:u:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064\bb1_3064_datasel\bb1_datasel_45mhz.rpt
bb1_datasel_45mhz

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'C':

                                         Logic cells placed in LAB 'C'
        +------------------------------- LC40 |74821:72|:11
        | +----------------------------- LC43 |74821:72|:14
        | | +--------------------------- LC38 |74821:72|:15
        | | | +------------------------- LC47 |74821:72|:18
        | | | | +----------------------- LC46 |74821:72|:23
        | | | | | +--------------------- LC45 |74821:72|:26
        | | | | | | +------------------- LC41 |74821:72|:27
        | | | | | | | +----------------- LC44 |74821:72|:30
        | | | | | | | | +--------------- LC48 |74821:74|:1
        | | | | | | | | | +------------- LC33 |74821:74|:6
        | | | | | | | | | | +----------- LC34 |74821:74|:11
        | | | | | | | | | | | +--------- LC35 |74821:74|:14
        | | | | | | | | | | | | +------- LC37 |74821:74|:15
        | | | | | | | | | | | | | +----- LC36 |74821:74|:18
        | | | | | | | | | | | | | | +--- LC39 |74821:74|:23
        | | | | | | | | | | | | | | | +- LC42 |74821:74|:26
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'C'
LC      | | | | | | | | | | | | | | | | | A B C D |     Logic cells that feed LAB 'C':

Pin
90   -> - - - - - - - - - - - - - - - - | - - - - | <-- BBCLK
87   -> - - - - - - - - - - - - - - - - | - - - - | <-- BB1OUTCLK
42   -> - * - - - - - - - - - - - - - - | - - * - | <-- F1OUT12
41   -> * - - - - - - - - - - - - - - - | - - * - | <-- F1OUT13
40   -> - - * - - - - - - - - - - - - - | - - * - | <-- F1OUT14
85   -> - - - * - - - - - - - - - - - - | - - * - | <-- F1OUT15
84   -> - - - - - * - - - - - - - - - - | - - * - | <-- F1OUT16
83   -> - - - - * - - - - - - - - - - - | - - * - | <-- F1OUT17
81   -> - - - - - - * - - - - - - - - - | - - * - | <-- F1OUT18
80   -> - - - - - - - * - - - - - - - - | - - * - | <-- F1OUT19
79   -> - - - - - - - - * - - - - - - - | - - * - | <-- F1OUT20
76   -> - - - - - - - - - * - - - - - - | - - * - | <-- F1OUT21
75   -> - - - - - - - - - - - * - - - - | - - * - | <-- F1OUT22
71   -> - - - - - - - - - - * - - - - - | - - * - | <-- F1OUT23
69   -> - - - - - - - - - - - - * - - - | - - * - | <-- F1OUT24
68   -> - - - - - - - - - - - - - * - - | - - * - | <-- F1OUT25
67   -> - - - - - - - - - - - - - - - * | - - * - | <-- F1OUT26
64   -> - - - - - - - - - - - - - - * - | - - * - | <-- F1OUT27
88   -> - - - - - - - - - - - - - - - - | - * - - | <-- F1OUT29


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:u:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064\bb1_3064_datasel\bb1_datasel_45mhz.rpt
bb1_datasel_45mhz

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'D':

                                         Logic cells placed in LAB 'D'
        +------------------------------- LC59 |contr45mhz:133|count0
        | +----------------------------- LC52 |contr45mhz:133|count1
        | | +--------------------------- LC56 |contr45mhz:133|count2
        | | | +------------------------- LC57 DAC1D0~fit~in1
        | | | | +----------------------- LC60 |74821:1|:1
        | | | | | +--------------------- LC61 |74821:1|:6
        | | | | | | +------------------- LC62 |74821:1|:11
        | | | | | | | +----------------- LC55 |74821:1|:14
        | | | | | | | | +--------------- LC63 |74821:1|:15
        | | | | | | | | | +------------- LC49 |74821:1|:18
        | | | | | | | | | | +----------- LC50 |74821:1|:23
        | | | | | | | | | | | +--------- LC51 |74821:1|:26
        | | | | | | | | | | | | +------- LC53 |74821:1|:27
        | | | | | | | | | | | | | +----- LC54 |74821:1|:30
        | | | | | | | | | | | | | | +--- LC58 |74821:72|:1
        | | | | | | | | | | | | | | | +- LC64 |74821:72|:6
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'D'
LC      | | | | | | | | | | | | | | | | | A B C D |     Logic cells that feed LAB 'D':
LC59 -> * * * * - - - - - - - - - - - - | * - - * | <-- |contr45mhz:133|count0
LC52 -> - * * * - - - - - - - - - - - - | * - - * | <-- |contr45mhz:133|count1
LC56 -> - * * * - - - - - - - - - - - - | * - - * | <-- |contr45mhz:133|count2
LC49 -> - - - * - - - - - - - - - - - - | - - - * | <-- |74821:1|:18

Pin
90   -> - - - - - - - - - - - - - - - - | - - - - | <-- BBCLK
94   -> - - - * - - - - - - - - - - - - | * - - * | <-- BBEN2
97   -> - - - * - - - - - - - - - - - - | * - - * | <-- BB1EN0
96   -> - - - * - - - - - - - - - - - - | * - - * | <-- BB1EN1
87   -> - - - - - - - - - - - - - - - - | - - - - | <-- BB1OUTCLK
61   -> - - - - * - - - - - - - - - - - | - - - * | <-- F1OUT0
60   -> - - - - - * - - - - - - - - - - | - - - * | <-- F1OUT1
58   -> - - - - - - - * - - - - - - - - | - - - * | <-- F1OUT2
57   -> - - - - - - * - - - - - - - - - | - - - * | <-- F1OUT3
56   -> - - - - - - - - * - - - - - - - | - - - * | <-- F1OUT4
54   -> - - - - - - - - - * - - - - - - | - - - * | <-- F1OUT5
52   -> - - - - - - - - - - - * - - - - | - - - * | <-- F1OUT6
48   -> - - - - - - - - - - * - - - - - | - - - * | <-- F1OUT7
47   -> - - - - - - - - - - - - * - - - | - - - * | <-- F1OUT8
46   -> - - - - - - - - - - - - - * - - | - - - * | <-- F1OUT9
45   -> - - - - - - - - - - - - - - * - | - - - * | <-- F1OUT10
44   -> - - - - - - - - - - - - - - - * | - - - * | <-- F1OUT11
88   -> - - - - - - - - - - - - - - - - | - * - - | <-- F1OUT29
37   -> - - - * - - - - - - - - - - - - | * - - * | <-- sel_4_5MHz
LC47 -> - - - * - - - - - - - - - - - - | - - - * | <-- |74821:72|:18
LC36 -> - - - * - - - - - - - - - - - - | - - - * | <-- |74821:74|:18


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:u:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064\bb1_3064_datasel\bb1_datasel_45mhz.rpt
bb1_datasel_45mhz

** EQUATIONS **

Ab15     : INPUT;
Ab16     : INPUT;
Ab18     : INPUT;
ALE      : INPUT;
BBCLK    : INPUT;
BBEN2    : INPUT;
BB1EN0   : INPUT;
BB1EN1   : INPUT;
BB1OUTCLK : INPUT;
F1OUT0   : INPUT;
F1OUT1   : INPUT;
F1OUT2   : INPUT;
F1OUT3   : INPUT;
F1OUT4   : INPUT;
F1OUT5   : INPUT;
F1OUT6   : INPUT;
F1OUT7   : INPUT;
F1OUT8   : INPUT;
F1OUT9   : INPUT;
F1OUT10  : INPUT;
F1OUT11  : INPUT;
F1OUT12  : INPUT;
F1OUT13  : INPUT;
F1OUT14  : INPUT;
F1OUT15  : INPUT;
F1OUT16  : INPUT;
F1OUT17  : INPUT;
F1OUT18  : INPUT;
F1OUT19  : INPUT;
F1OUT20  : INPUT;
F1OUT21  : INPUT;
F1OUT22  : INPUT;
F1OUT23  : INPUT;
F1OUT24  : INPUT;
F1OUT25  : INPUT;
F1OUT26  : INPUT;
F1OUT27  : INPUT;
F1OUT28  : INPUT;
F1OUT29  : INPUT;
nPSENb   : INPUT;
nRDb     : INPUT;
nWELb    : INPUT;
sel_4_5MHz : INPUT;
SPGBBPRG : INPUT;

-- Node name is 'DAC1D0~fit~in1' 
-- Equation name is 'DAC1D0~fit~in1', location is LC057, type is buried.
-- synthesized logic cell 
_LC057   = LCELL( _EQ001 $  VCC);
  _EQ001 =  _LC052 &  _LC059 &  sel_4_5MHz
         # !BB1EN0 & !_LC049 & !sel_4_5MHz
         # !BBEN2 & !_LC036 & !sel_4_5MHz
         # !BB1EN1 & !_LC047 & !sel_4_5MHz
         #  _LC056 &  sel_4_5MHz;

-- Node name is 'DAC1D0' 
-- Equation name is 'DAC1D0', location is LC001, type is output.
 DAC1D0  = LCELL( _LC057 $  GND);

-- Node name is 'DAC1D1' 
-- Equation name is 'DAC1D1', location is LC002, type is output.
 DAC1D1  = LCELL( _EQ002 $  VCC);
  _EQ002 =  _LC052 &  _LC059 &  sel_4_5MHz
         # !BB1EN0 & !_LC063 & !sel_4_5MHz
         # !BBEN2 & !_LC037 & !sel_4_5MHz
         # !BB1EN1 & !_LC038 & !sel_4_5MHz
         #  _LC056 &  sel_4_5MHz;

-- Node name is 'DAC1D2' 
-- Equation name is 'DAC1D2', location is LC003, type is output.
 DAC1D2  = LCELL( _EQ003 $  VCC);
  _EQ003 =  _LC052 &  _LC059 &  sel_4_5MHz
         # !BB1EN0 & !_LC062 & !sel_4_5MHz
         # !BBEN2 & !_LC034 & !sel_4_5MHz
         # !BB1EN1 & !_LC040 & !sel_4_5MHz
         #  _LC056 &  sel_4_5MHz;

-- Node name is 'DAC1D3' 
-- Equation name is 'DAC1D3', location is LC004, type is output.
 DAC1D3  = LCELL( _EQ004 $  VCC);
  _EQ004 =  _LC052 &  _LC059 &  sel_4_5MHz
         # !BB1EN0 & !_LC055 & !sel_4_5MHz
         # !BBEN2 & !_LC035 & !sel_4_5MHz
         # !BB1EN1 & !_LC043 & !sel_4_5MHz
         #  _LC056 &  sel_4_5MHz;

-- Node name is 'DAC1D4' 
-- Equation name is 'DAC1D4', location is LC005, type is output.
 DAC1D4  = LCELL( _EQ005 $  VCC);
  _EQ005 =  _LC052 &  _LC059 &  sel_4_5MHz
         # !BB1EN0 & !_LC061 & !sel_4_5MHz
         # !BBEN2 & !_LC033 & !sel_4_5MHz
         # !BB1EN1 & !_LC064 & !sel_4_5MHz
         #  _LC056 &  sel_4_5MHz;

-- Node name is 'DAC1D5' 
-- Equation name is 'DAC1D5', location is LC006, type is output.
 DAC1D5  = LCELL( _EQ006 $  VCC);
  _EQ006 =  _LC052 &  _LC059 &  sel_4_5MHz
         # !BB1EN0 & !_LC060 & !sel_4_5MHz
         # !BBEN2 & !_LC048 & !sel_4_5MHz
         # !BB1EN1 & !_LC058 & !sel_4_5MHz
         #  _LC056 &  sel_4_5MHz;

-- Node name is 'DAC1D6' 
-- Equation name is 'DAC1D6', location is LC007, type is output.
 DAC1D6  = LCELL( _EQ007 $  VCC);
  _EQ007 =  _LC052 &  _LC059 &  sel_4_5MHz
         # !BB1EN0 & !_LC054 & !sel_4_5MHz
         # !BBEN2 & !_LC030 & !sel_4_5MHz
         # !BB1EN1 & !_LC044 & !sel_4_5MHz
         #  _LC056 &  sel_4_5MHz;

-- Node name is 'DAC1D7' 
-- Equation name is 'DAC1D7', location is LC009, type is output.
 DAC1D7  = LCELL( _EQ008 $  VCC);
  _EQ008 =  _LC052 &  _LC059 &  sel_4_5MHz
         # !BB1EN0 & !_LC053 & !sel_4_5MHz
         # !BBEN2 & !_LC021 & !sel_4_5MHz
         # !BB1EN1 & !_LC041 & !sel_4_5MHz
         #  _LC056 &  sel_4_5MHz;

-- Node name is 'DAC1D8' 
-- Equation name is 'DAC1D8', location is LC010, type is output.
 DAC1D8  = LCELL( _EQ009 $  VCC);
  _EQ009 =  _LC052 &  _LC059 &  sel_4_5MHz
         # !BB1EN0 & !_LC050 & !sel_4_5MHz
         # !BBEN2 & !_LC039 & !sel_4_5MHz
         # !BB1EN1 & !_LC046 & !sel_4_5MHz
         #  _LC056 &  sel_4_5MHz;

-- Node name is 'DAC1D9' 
-- Equation name is 'DAC1D9', location is LC011, type is output.
 DAC1D9  = LCELL( _EQ010 $  VCC);
  _EQ010 =  _LC052 &  _LC059 &  sel_4_5MHz
         # !BB1EN0 & !_LC051 & !sel_4_5MHz
         # !BBEN2 & !_LC042 & !sel_4_5MHz
         # !BB1EN1 & !_LC045 & !sel_4_5MHz
         #  _LC056 &  sel_4_5MHz;

-- Node name is 'nCEbf1' 
-- Equation name is 'nCEbf1', location is LC025, type is output.
 nCEbf1  = LCELL( SPGBBPRG $  Ab18);

-- Node name is 'nCEbf2' 
-- Equation name is 'nCEbf2', location is LC026, type is output.
 nCEbf2  = LCELL(!SPGBBPRG $  Ab18);

-- Node name is 'nOEbf' 
-- Equation name is 'nOEbf', location is LC024, type is output.
 nOEbf   = LCELL( _EQ011 $  nPSENb);
  _EQ011 =  nPSENb & !nRDb &  SPGBBPRG;

-- Node name is 'nWEbf' 
-- Equation name is 'nWEbf', location is LC023, type is output.
 nWEbf   = LCELL( _EQ012 $  VCC);
  _EQ012 = !nWELb &  SPGBBPRG;

-- Node name is 'SELBB1' 
-- Equation name is 'SELBB1', location is LC027, type is output.
 SELBB1  = LCELL( _EQ013 $  VCC);
  _EQ013 = !Ab15 & !Ab16;

-- Node name is 'SELBB2' 
-- Equation name is 'SELBB2', location is LC028, type is output.
 SELBB2  = LCELL( _EQ014 $  VCC);
  _EQ014 =  Ab15 & !Ab16;

-- Node name is 'SELBB3' 
-- Equation name is 'SELBB3', location is LC029, type is output.
 SELBB3  = LCELL( _EQ015 $  VCC);
  _EQ015 = !Ab15 &  Ab16;

-- Node name is '|contr45mhz:133|count0' from file "contr45mhz.tdf" line 9, column 7
-- Equation name is '_LC059', type is buried 
_LC059   = TFFE( VCC, GLOBAL( BBCLK),  VCC,  VCC,  VCC);

-- Node name is '|contr45mhz:133|count1' from file "contr45mhz.tdf" line 9, column 7
-- Equation name is '_LC052', type is buried 
_LC052   = DFFE( _EQ016 $ !_LC059, GLOBAL( BBCLK),  VCC,  VCC,  VCC);
  _EQ016 = !_LC052 & !_LC056 &  _LC059
         # !_LC052 & !_LC059;

-- Node name is '|contr45mhz:133|count2' from file "contr45mhz.tdf" line 9, column 7
-- Equation name is '_LC056', type is buried 
_LC056   = TFFE( _EQ017, GLOBAL( BBCLK),  VCC,  VCC,  VCC);
  _EQ017 =  _LC052 & !_LC056 &  _LC059
         #  _LC056 &  _LC059;

-- Node name is '|74821:1|:1' 
-- Equation name is '_LC060', type is buried 
_LC060   = DFFE( F1OUT0 $  GND, GLOBAL( BB1OUTCLK),  VCC,  VCC,  VCC);

-- Node name is '|74821:1|:6' 
-- Equation name is '_LC061', type is buried 
_LC061   = DFFE( F1OUT1 $  GND, GLOBAL( BB1OUTCLK),  VCC,  VCC,  VCC);

-- Node name is '|74821:1|:11' 
-- Equation name is '_LC062', type is buried 
_LC062   = DFFE( F1OUT3 $  GND, GLOBAL( BB1OUTCLK),  VCC,  VCC,  VCC);

-- Node name is '|74821:1|:14' 
-- Equation name is '_LC055', type is buried 
_LC055   = DFFE( F1OUT2 $  GND, GLOBAL( BB1OUTCLK),  VCC,  VCC,  VCC);

-- Node name is '|74821:1|:15' 
-- Equation name is '_LC063', type is buried 
_LC063   = DFFE( F1OUT4 $  GND, GLOBAL( BB1OUTCLK),  VCC,  VCC,  VCC);

-- Node name is '|74821:1|:18' 
-- Equation name is '_LC049', type is buried 
_LC049   = DFFE( F1OUT5 $  GND, GLOBAL( BB1OUTCLK),  VCC,  VCC,  VCC);

-- Node name is '|74821:1|:23' 
-- Equation name is '_LC050', type is buried 
_LC050   = DFFE( F1OUT7 $  GND, GLOBAL( BB1OUTCLK),  VCC,  VCC,  VCC);

-- Node name is '|74821:1|:26' 
-- Equation name is '_LC051', type is buried 
_LC051   = DFFE( F1OUT6 $  GND, GLOBAL( BB1OUTCLK),  VCC,  VCC,  VCC);

-- Node name is '|74821:1|:27' 
-- Equation name is '_LC053', type is buried 
_LC053   = DFFE( F1OUT8 $  GND, GLOBAL( BB1OUTCLK),  VCC,  VCC,  VCC);

-- Node name is '|74821:1|:30' 
-- Equation name is '_LC054', type is buried 
_LC054   = DFFE( F1OUT9 $  GND, GLOBAL( BB1OUTCLK),  VCC,  VCC,  VCC);

-- Node name is '|74821:72|:1' 
-- Equation name is '_LC058', type is buried 
_LC058   = DFFE( F1OUT10 $  GND, GLOBAL( BB1OUTCLK),  VCC,  VCC,  VCC);

-- Node name is '|74821:72|:6' 
-- Equation name is '_LC064', type is buried 
_LC064   = DFFE( F1OUT11 $  GND, GLOBAL( BB1OUTCLK),  VCC,  VCC,  VCC);

-- Node name is '|74821:72|:11' 
-- Equation name is '_LC040', type is buried 
_LC040   = DFFE( F1OUT13 $  GND, GLOBAL( BB1OUTCLK),  VCC,  VCC,  VCC);

-- Node name is '|74821:72|:14' 
-- Equation name is '_LC043', type is buried 
_LC043   = DFFE( F1OUT12 $  GND, GLOBAL( BB1OUTCLK),  VCC,  VCC,  VCC);

-- Node name is '|74821:72|:15' 
-- Equation name is '_LC038', type is buried 
_LC038   = DFFE( F1OUT14 $  GND, GLOBAL( BB1OUTCLK),  VCC,  VCC,  VCC);

-- Node name is '|74821:72|:18' 
-- Equation name is '_LC047', type is buried 
_LC047   = DFFE( F1OUT15 $  GND, GLOBAL( BB1OUTCLK),  VCC,  VCC,  VCC);

-- Node name is '|74821:72|:23' 
-- Equation name is '_LC046', type is buried 
_LC046   = DFFE( F1OUT17 $  GND, GLOBAL( BB1OUTCLK),  VCC,  VCC,  VCC);

-- Node name is '|74821:72|:26' 
-- Equation name is '_LC045', type is buried 
_LC045   = DFFE( F1OUT16 $  GND, GLOBAL( BB1OUTCLK),  VCC,  VCC,  VCC);

-- Node name is '|74821:72|:27' 
-- Equation name is '_LC041', type is buried 
_LC041   = DFFE( F1OUT18 $  GND, GLOBAL( BB1OUTCLK),  VCC,  VCC,  VCC);

-- Node name is '|74821:72|:30' 
-- Equation name is '_LC044', type is buried 
_LC044   = DFFE( F1OUT19 $  GND, GLOBAL( BB1OUTCLK),  VCC,  VCC,  VCC);

-- Node name is '|74821:74|:1' 
-- Equation name is '_LC048', type is buried 
_LC048   = DFFE( F1OUT20 $  GND, GLOBAL( BB1OUTCLK),  VCC,  VCC,  VCC);

-- Node name is '|74821:74|:6' 
-- Equation name is '_LC033', type is buried 
_LC033   = DFFE( F1OUT21 $  GND, GLOBAL( BB1OUTCLK),  VCC,  VCC,  VCC);

-- Node name is '|74821:74|:11' 
-- Equation name is '_LC034', type is buried 
_LC034   = DFFE( F1OUT23 $  GND, GLOBAL( BB1OUTCLK),  VCC,  VCC,  VCC);

-- Node name is '|74821:74|:14' 
-- Equation name is '_LC035', type is buried 
_LC035   = DFFE( F1OUT22 $  GND, GLOBAL( BB1OUTCLK),  VCC,  VCC,  VCC);

-- Node name is '|74821:74|:15' 
-- Equation name is '_LC037', type is buried 
_LC037   = DFFE( F1OUT24 $  GND, GLOBAL( BB1OUTCLK),  VCC,  VCC,  VCC);

-- Node name is '|74821:74|:18' 
-- Equation name is '_LC036', type is buried 
_LC036   = DFFE( F1OUT25 $  GND, GLOBAL( BB1OUTCLK),  VCC,  VCC,  VCC);

-- Node name is '|74821:74|:23' 
-- Equation name is '_LC039', type is buried 
_LC039   = DFFE( F1OUT27 $  GND, GLOBAL( BB1OUTCLK),  VCC,  VCC,  VCC);

-- Node name is '|74821:74|:26' 
-- Equation name is '_LC042', type is buried 
_LC042   = DFFE( F1OUT26 $  GND, GLOBAL( BB1OUTCLK),  VCC,  VCC,  VCC);

-- Node name is '|74821:74|:27' 
-- Equation name is '_LC021', type is buried 
_LC021   = DFFE( F1OUT28 $  GND, GLOBAL( BB1OUTCLK),  VCC,  VCC,  VCC);

-- Node name is '|74821:74|:30' 
-- Equation name is '_LC030', type is buried 
_LC030   = DFFE( F1OUT29 $  GND, GLOBAL( BB1OUTCLK),  VCC,  VCC,  VCC);



--     Shareable expanders that are duplicated in multiple LABs:
--     (none)




Project Informationu:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064\bb1_3064_datasel\bb1_datasel_45mhz.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Standard

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'MAX3000A' family

      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      PARALLEL_EXPANDERS                  = off
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SOFT_BUFFER_INSERTION               = on
      SUBFACTOR_EXTRACTION                = on
      TURBO_BIT                           = on
      XOR_SYNTHESIS                       = on
      IGNORE_SOFT_BUFFERS                 = off
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = on

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:03
   Database Builder                       00:00:05
   Logic Synthesizer                      00:00:01
   Partitioner                            00:00:01
   Fitter                                 00:00:02
   Timing SNF Extractor                   00:00:01
   Assembler                              00:00:12
   --------------------------             --------
   Total Time                             00:00:25


Memory Allocated
-----------------

Peak memory allocated during compilation  = 4,046K
