--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 10 -n 3 -fastpaths -xml test1.twx test1.ncd -o test1.twr test1.pcf -ucf
test1.ucf

Design file:              test1.ncd
Physical constraint file: test1.pcf
Device,package,speed:     xc4vsx35,ff668,-10 (PRODUCTION 1.71 2013-10-13, STEPPING level 1)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 431561 paths analyzed, 38333 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.976ns.
--------------------------------------------------------------------------------

Paths for end point inst_tb_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP (RAMB16_X4Y12.ADDRA3), 29 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculateTo/ExtractKsToScaleParameter_mux (FF)
  Destination:          inst_tb_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.733ns (Levels of Logic = 6)
  Clock Path Skew:      -0.243ns (1.619 - 1.862)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculateTo/ExtractKsToScaleParameter_mux to inst_tb_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y153.XQ     Tcko                  0.360   tfm_inst/inst_CalculateTo/ExtractKsToScaleParameter_mux
                                                       tfm_inst/inst_CalculateTo/ExtractKsToScaleParameter_mux
    SLICE_X57Y116.F2     net (fanout=6)        2.992   tfm_inst/inst_CalculateTo/ExtractKsToScaleParameter_mux
    SLICE_X57Y116.X      Tilo                  0.194   tfm_inst/inst_CalculatePixOsCPSP/o_pixoscpsp1<18>
                                                       tfm_inst/i2c_mem_addra<1>33
    SLICE_X54Y114.G1     net (fanout=4)        0.856   tfm_inst/i2c_mem_addra<1>33
    SLICE_X54Y114.XMUX   Tif5x                 0.560   inst_subfp/sig00000514
                                                       tfm_inst/i2c_mem_addra<1>392
                                                       tfm_inst/i2c_mem_addra<1>39_f5
    SLICE_X51Y110.F1     net (fanout=1)        1.091   tfm_inst/i2c_mem_addra<1>39
    SLICE_X51Y110.X      Tilo                  0.194   tfm_inst/inst_CalculateTo/subfpa_internal<16>
                                                       tfm_inst/i2c_mem_addra<1>67_SW0
    SLICE_X47Y113.G2     net (fanout=1)        0.785   N4309
    SLICE_X47Y113.Y      Tilo                  0.194   tfm_inst/inst_ExtractTGCParameters/o_tgc<30>
                                                       tfm_inst/i2c_mem_addra<1>67
    SLICE_X47Y113.F4     net (fanout=1)        0.159   tfm_inst/i2c_mem_addra<1>67/O
    SLICE_X47Y113.X      Tilo                  0.194   tfm_inst/inst_ExtractTGCParameters/o_tgc<30>
                                                       tfm_inst/i2c_mem_addra<1>100_SW0
    SLICE_X49Y112.F4     net (fanout=1)        0.380   N3611
    SLICE_X49Y112.X      Tilo                  0.194   tfm_inst/inst_CalculateVirCompensated/addfpa_internal<13>
                                                       tfm_inst/i2c_mem_addra<1>100
    RAMB16_X4Y12.ADDRA3  net (fanout=2)        1.154   test_fixed_melexis_i2c_mem_addra<1>
    RAMB16_X4Y12.CLKA    Trcck_ADDRA           0.426   inst_tb_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP
                                                       inst_tb_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP
    -------------------------------------------------  ---------------------------
    Total                                      9.733ns (2.316ns logic, 7.417ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.952ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateKGain_mux (FF)
  Destination:          inst_tb_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.001ns (Levels of Logic = 3)
  Clock Path Skew:      -0.047ns (0.698 - 0.745)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateKGain_mux to inst_tb_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y99.YQ      Tcko                  0.340   tfm_inst/CalculateKGain_mux
                                                       tfm_inst/CalculateKGain_mux
    SLICE_X40Y71.F3      net (fanout=242)      3.140   tfm_inst/CalculateKGain_mux
    SLICE_X40Y71.X       Tilo                  0.195   tfm_inst/inst_calculateVdd/addfpa<0>
                                                       tfm_inst/i2c_mem_addra<0>31
    SLICE_X41Y40.F1      net (fanout=4)        1.068   tfm_inst/N378
    SLICE_X41Y40.X       Tilo                  0.194   tfm_inst/i2c_mem_addra<1>13
                                                       tfm_inst/i2c_mem_addra<1>13
    SLICE_X49Y112.F3     net (fanout=1)        2.290   tfm_inst/i2c_mem_addra<1>13
    SLICE_X49Y112.X      Tilo                  0.194   tfm_inst/inst_CalculateVirCompensated/addfpa_internal<13>
                                                       tfm_inst/i2c_mem_addra<1>100
    RAMB16_X4Y12.ADDRA3  net (fanout=2)        1.154   test_fixed_melexis_i2c_mem_addra<1>
    RAMB16_X4Y12.CLKA    Trcck_ADDRA           0.426   inst_tb_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP
                                                       inst_tb_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP
    -------------------------------------------------  ---------------------------
    Total                                      9.001ns (1.349ns logic, 7.652ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateVdd_mux (FF)
  Destination:          inst_tb_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.613ns (Levels of Logic = 5)
  Clock Path Skew:      -0.257ns (1.619 - 1.876)
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateVdd_mux to inst_tb_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y69.YQ      Tcko                  0.360   tfm_inst/CalculateVdd_mux
                                                       tfm_inst/CalculateVdd_mux
    SLICE_X54Y114.BX     net (fanout=439)      2.969   tfm_inst/CalculateVdd_mux
    SLICE_X54Y114.XMUX   Tbxx                  0.513   inst_subfp/sig00000514
                                                       tfm_inst/i2c_mem_addra<1>39_f5
    SLICE_X51Y110.F1     net (fanout=1)        1.091   tfm_inst/i2c_mem_addra<1>39
    SLICE_X51Y110.X      Tilo                  0.194   tfm_inst/inst_CalculateTo/subfpa_internal<16>
                                                       tfm_inst/i2c_mem_addra<1>67_SW0
    SLICE_X47Y113.G2     net (fanout=1)        0.785   N4309
    SLICE_X47Y113.Y      Tilo                  0.194   tfm_inst/inst_ExtractTGCParameters/o_tgc<30>
                                                       tfm_inst/i2c_mem_addra<1>67
    SLICE_X47Y113.F4     net (fanout=1)        0.159   tfm_inst/i2c_mem_addra<1>67/O
    SLICE_X47Y113.X      Tilo                  0.194   tfm_inst/inst_ExtractTGCParameters/o_tgc<30>
                                                       tfm_inst/i2c_mem_addra<1>100_SW0
    SLICE_X49Y112.F4     net (fanout=1)        0.380   N3611
    SLICE_X49Y112.X      Tilo                  0.194   tfm_inst/inst_CalculateVirCompensated/addfpa_internal<13>
                                                       tfm_inst/i2c_mem_addra<1>100
    RAMB16_X4Y12.ADDRA3  net (fanout=2)        1.154   test_fixed_melexis_i2c_mem_addra<1>
    RAMB16_X4Y12.CLKA    Trcck_ADDRA           0.426   inst_tb_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP
                                                       inst_tb_i2c_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP
    -------------------------------------------------  ---------------------------
    Total                                      8.613ns (2.075ns logic, 6.538ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_CalculatePixOsCPSP/addfpa_internal_16 (SLICE_X17Y102.BY), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.154ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_mulfp/blk0000001d (FF)
  Destination:          tfm_inst/inst_CalculatePixOsCPSP/addfpa_internal_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.846ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_mulfp/blk0000001d to tfm_inst/inst_CalculatePixOsCPSP/addfpa_internal_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y117.YQ     Tcko                  0.360   mulfpr<20>
                                                       inst_mulfp/blk0000001d
    SLICE_X58Y100.G3     net (fanout=18)       4.284   mulfpr<16>
    SLICE_X58Y100.Y      Tilo                  0.195   tfm_inst/inst_CalculateVirCompensated/addfpb_internal<13>
                                                       tfm_inst/CalculatePixOsCPSP_mulfpr<16>1
    SLICE_X15Y100.F1     net (fanout=3)        3.190   tfm_inst/CalculatePixOsCPSP_mulfpr<16>
    SLICE_X15Y100.X      Tilo                  0.194   tfm_inst/inst_CalculatePixOS/inst_ExtractKvParameters/divfpb_internal<26>
                                                       tfm_inst/inst_CalculatePixOsCPSP/addfpa_internal_mux0000<16>3
    SLICE_X17Y102.BY     net (fanout=1)        0.575   tfm_inst/inst_CalculatePixOsCPSP/addfpa_internal_mux0000<16>3
    SLICE_X17Y102.CLK    Tsrck                 1.048   tfm_inst/inst_CalculatePixOsCPSP/addfpa_internal<16>
                                                       tfm_inst/inst_CalculatePixOsCPSP/addfpa_internal_16
    -------------------------------------------------  ---------------------------
    Total                                      9.846ns (1.797ns logic, 8.049ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.745ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculatePixOsCPSP_mux_3 (FF)
  Destination:          tfm_inst/inst_CalculatePixOsCPSP/addfpa_internal_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.255ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculatePixOsCPSP_mux_3 to tfm_inst/inst_CalculatePixOsCPSP/addfpa_internal_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y81.YQ      Tcko                  0.360   tfm_inst/CalculatePixOsCPSP_mux_3
                                                       tfm_inst/CalculatePixOsCPSP_mux_3
    SLICE_X58Y100.G1     net (fanout=314)      2.693   tfm_inst/CalculatePixOsCPSP_mux_3
    SLICE_X58Y100.Y      Tilo                  0.195   tfm_inst/inst_CalculateVirCompensated/addfpb_internal<13>
                                                       tfm_inst/CalculatePixOsCPSP_mulfpr<16>1
    SLICE_X15Y100.F1     net (fanout=3)        3.190   tfm_inst/CalculatePixOsCPSP_mulfpr<16>
    SLICE_X15Y100.X      Tilo                  0.194   tfm_inst/inst_CalculatePixOS/inst_ExtractKvParameters/divfpb_internal<26>
                                                       tfm_inst/inst_CalculatePixOsCPSP/addfpa_internal_mux0000<16>3
    SLICE_X17Y102.BY     net (fanout=1)        0.575   tfm_inst/inst_CalculatePixOsCPSP/addfpa_internal_mux0000<16>3
    SLICE_X17Y102.CLK    Tsrck                 1.048   tfm_inst/inst_CalculatePixOsCPSP/addfpa_internal<16>
                                                       tfm_inst/inst_CalculatePixOsCPSP/addfpa_internal_16
    -------------------------------------------------  ---------------------------
    Total                                      8.255ns (1.797ns logic, 6.458ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_addfp/blk000004e9 (FF)
  Destination:          tfm_inst/inst_CalculatePixOsCPSP/addfpa_internal_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.568ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_addfp/blk000004e9 to tfm_inst/inst_CalculatePixOsCPSP/addfpa_internal_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y45.YQ      Tcko                  0.360   addfpr<16>
                                                       inst_addfp/blk000004e9
    SLICE_X36Y99.F2      net (fanout=16)       2.623   addfpr<16>
    SLICE_X36Y99.X       Tilo                  0.195   tfm_inst/inst_CalculatePixOsCPSP/calc<16>
                                                       tfm_inst/CalculatePixOsCPSP_addfpr<16>1
    SLICE_X15Y100.F3     net (fanout=1)        1.573   tfm_inst/CalculatePixOsCPSP_addfpr<16>
    SLICE_X15Y100.X      Tilo                  0.194   tfm_inst/inst_CalculatePixOS/inst_ExtractKvParameters/divfpb_internal<26>
                                                       tfm_inst/inst_CalculatePixOsCPSP/addfpa_internal_mux0000<16>3
    SLICE_X17Y102.BY     net (fanout=1)        0.575   tfm_inst/inst_CalculatePixOsCPSP/addfpa_internal_mux0000<16>3
    SLICE_X17Y102.CLK    Tsrck                 1.048   tfm_inst/inst_CalculatePixOsCPSP/addfpa_internal<16>
                                                       tfm_inst/inst_CalculatePixOsCPSP/addfpa_internal_16
    -------------------------------------------------  ---------------------------
    Total                                      6.568ns (1.797ns logic, 4.771ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------

Paths for end point inst_mulfp/blk000000bc (SLICE_X30Y115.BX), 732 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/ExtractAlphaParameters_mux (FF)
  Destination:          inst_mulfp/blk000000bc (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.823ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/ExtractAlphaParameters_mux to inst_mulfp/blk000000bc
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y78.YQ      Tcko                  0.360   tfm_inst/ExtractAlphaParameters_mux
                                                       tfm_inst/ExtractAlphaParameters_mux
    SLICE_X42Y114.G4     net (fanout=403)      1.615   tfm_inst/ExtractAlphaParameters_mux
    SLICE_X42Y114.Y      Tilo                  0.195   tfm_inst/mulfpb<23>48
                                                       tfm_inst/divfpa<0>121
    SLICE_X38Y126.G2     net (fanout=22)       2.074   tfm_inst/N383
    SLICE_X38Y126.Y      Tilo                  0.195   tfm_inst/mulfpb<6>31
                                                       tfm_inst/mulfpb<6>31_SW0
    SLICE_X38Y126.F4     net (fanout=1)        0.159   tfm_inst/mulfpb<6>31_SW0/O
    SLICE_X38Y126.X      Tilo                  0.195   tfm_inst/mulfpb<6>31
                                                       tfm_inst/mulfpb<6>31
    SLICE_X32Y127.G1     net (fanout=1)        0.804   tfm_inst/mulfpb<6>31
    SLICE_X32Y127.XMUX   Tif5x                 0.560   N3629
                                                       tfm_inst/mulfpb<6>77_SW02
                                                       tfm_inst/mulfpb<6>77_SW0_f5
    SLICE_X28Y106.F3     net (fanout=1)        1.320   N3629
    SLICE_X28Y106.X      Tilo                  0.195   mulfpb<6>
                                                       tfm_inst/mulfpb<6>77
    SLICE_X30Y112.G4     net (fanout=4)        0.575   mulfpb<6>
    SLICE_X30Y112.COUT   Topcyg                0.561   inst_mulfp/sig0000003c
                                                       inst_mulfp/blk000009af
                                                       inst_mulfp/blk000000ba
    SLICE_X30Y113.CIN    net (fanout=1)        0.000   inst_mulfp/sig0000003c
    SLICE_X30Y113.COUT   Tbyp                  0.089   inst_mulfp/sig0000003e
                                                       inst_mulfp/blk000000b9
                                                       inst_mulfp/blk000000b8
    SLICE_X30Y114.CIN    net (fanout=1)        0.000   inst_mulfp/sig0000003e
    SLICE_X30Y114.COUT   Tbyp                  0.089   inst_mulfp/sig00000040
                                                       inst_mulfp/blk000000b7
                                                       inst_mulfp/blk000000b6
    SLICE_X30Y115.BX     net (fanout=1)        0.558   inst_mulfp/sig00000040
    SLICE_X30Y115.CLK    Tdick                 0.279   inst_mulfp/sig0000009a
                                                       inst_mulfp/blk000000bc
    -------------------------------------------------  ---------------------------
    Total                                      9.823ns (2.718ns logic, 7.105ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateVirCompensated_mux (FF)
  Destination:          inst_mulfp/blk000000bc (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.762ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateVirCompensated_mux to inst_mulfp/blk000000bc
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y109.YQ     Tcko                  0.360   tfm_inst/CalculateVirCompensated_mux
                                                       tfm_inst/CalculateVirCompensated_mux
    SLICE_X42Y114.G3     net (fanout=381)      1.554   tfm_inst/CalculateVirCompensated_mux
    SLICE_X42Y114.Y      Tilo                  0.195   tfm_inst/mulfpb<23>48
                                                       tfm_inst/divfpa<0>121
    SLICE_X38Y126.G2     net (fanout=22)       2.074   tfm_inst/N383
    SLICE_X38Y126.Y      Tilo                  0.195   tfm_inst/mulfpb<6>31
                                                       tfm_inst/mulfpb<6>31_SW0
    SLICE_X38Y126.F4     net (fanout=1)        0.159   tfm_inst/mulfpb<6>31_SW0/O
    SLICE_X38Y126.X      Tilo                  0.195   tfm_inst/mulfpb<6>31
                                                       tfm_inst/mulfpb<6>31
    SLICE_X32Y127.G1     net (fanout=1)        0.804   tfm_inst/mulfpb<6>31
    SLICE_X32Y127.XMUX   Tif5x                 0.560   N3629
                                                       tfm_inst/mulfpb<6>77_SW02
                                                       tfm_inst/mulfpb<6>77_SW0_f5
    SLICE_X28Y106.F3     net (fanout=1)        1.320   N3629
    SLICE_X28Y106.X      Tilo                  0.195   mulfpb<6>
                                                       tfm_inst/mulfpb<6>77
    SLICE_X30Y112.G4     net (fanout=4)        0.575   mulfpb<6>
    SLICE_X30Y112.COUT   Topcyg                0.561   inst_mulfp/sig0000003c
                                                       inst_mulfp/blk000009af
                                                       inst_mulfp/blk000000ba
    SLICE_X30Y113.CIN    net (fanout=1)        0.000   inst_mulfp/sig0000003c
    SLICE_X30Y113.COUT   Tbyp                  0.089   inst_mulfp/sig0000003e
                                                       inst_mulfp/blk000000b9
                                                       inst_mulfp/blk000000b8
    SLICE_X30Y114.CIN    net (fanout=1)        0.000   inst_mulfp/sig0000003e
    SLICE_X30Y114.COUT   Tbyp                  0.089   inst_mulfp/sig00000040
                                                       inst_mulfp/blk000000b7
                                                       inst_mulfp/blk000000b6
    SLICE_X30Y115.BX     net (fanout=1)        0.558   inst_mulfp/sig00000040
    SLICE_X30Y115.CLK    Tdick                 0.279   inst_mulfp/sig0000009a
                                                       inst_mulfp/blk000000bc
    -------------------------------------------------  ---------------------------
    Total                                      9.762ns (2.718ns logic, 7.044ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateAlphaCP_mux (FF)
  Destination:          inst_mulfp/blk000000bc (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.719ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateAlphaCP_mux to inst_mulfp/blk000000bc
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y117.XQ     Tcko                  0.360   tfm_inst/CalculateAlphaCP_mux
                                                       tfm_inst/CalculateAlphaCP_mux
    SLICE_X42Y114.G1     net (fanout=271)      1.511   tfm_inst/CalculateAlphaCP_mux
    SLICE_X42Y114.Y      Tilo                  0.195   tfm_inst/mulfpb<23>48
                                                       tfm_inst/divfpa<0>121
    SLICE_X38Y126.G2     net (fanout=22)       2.074   tfm_inst/N383
    SLICE_X38Y126.Y      Tilo                  0.195   tfm_inst/mulfpb<6>31
                                                       tfm_inst/mulfpb<6>31_SW0
    SLICE_X38Y126.F4     net (fanout=1)        0.159   tfm_inst/mulfpb<6>31_SW0/O
    SLICE_X38Y126.X      Tilo                  0.195   tfm_inst/mulfpb<6>31
                                                       tfm_inst/mulfpb<6>31
    SLICE_X32Y127.G1     net (fanout=1)        0.804   tfm_inst/mulfpb<6>31
    SLICE_X32Y127.XMUX   Tif5x                 0.560   N3629
                                                       tfm_inst/mulfpb<6>77_SW02
                                                       tfm_inst/mulfpb<6>77_SW0_f5
    SLICE_X28Y106.F3     net (fanout=1)        1.320   N3629
    SLICE_X28Y106.X      Tilo                  0.195   mulfpb<6>
                                                       tfm_inst/mulfpb<6>77
    SLICE_X30Y112.G4     net (fanout=4)        0.575   mulfpb<6>
    SLICE_X30Y112.COUT   Topcyg                0.561   inst_mulfp/sig0000003c
                                                       inst_mulfp/blk000009af
                                                       inst_mulfp/blk000000ba
    SLICE_X30Y113.CIN    net (fanout=1)        0.000   inst_mulfp/sig0000003c
    SLICE_X30Y113.COUT   Tbyp                  0.089   inst_mulfp/sig0000003e
                                                       inst_mulfp/blk000000b9
                                                       inst_mulfp/blk000000b8
    SLICE_X30Y114.CIN    net (fanout=1)        0.000   inst_mulfp/sig0000003e
    SLICE_X30Y114.COUT   Tbyp                  0.089   inst_mulfp/sig00000040
                                                       inst_mulfp/blk000000b7
                                                       inst_mulfp/blk000000b6
    SLICE_X30Y115.BX     net (fanout=1)        0.558   inst_mulfp/sig00000040
    SLICE_X30Y115.CLK    Tdick                 0.279   inst_mulfp/sig0000009a
                                                       inst_mulfp/blk000000bc
    -------------------------------------------------  ---------------------------
    Total                                      9.719ns (2.718ns logic, 7.001ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------

Hold Paths: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAMB16_X7Y20.DIA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.315ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dualmem_dina_0 (FF)
  Destination:          dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.330ns (Levels of Logic = 0)
  Clock Path Skew:      0.015ns (1.913 - 1.898)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: dualmem_dina_0 to dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y159.YQ     Tcko                  0.313   dualmem_dina<0>
                                                       dualmem_dina_0
    RAMB16_X7Y20.DIA0    net (fanout=1)        0.339   dualmem_dina<0>
    RAMB16_X7Y20.CLKA    Trckd_DIA   (-Th)     0.322   dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
                                                       dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    -------------------------------------------------  ---------------------------
    Total                                      0.330ns (-0.009ns logic, 0.339ns route)
                                                       (-2.7% logic, 102.7% route)

--------------------------------------------------------------------------------

Paths for end point dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAMB16_X7Y20.DIA1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.373ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dualmem_dina_1 (FF)
  Destination:          dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.377ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (1.913 - 1.909)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: dualmem_dina_1 to dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y158.YQ     Tcko                  0.331   dualmem_dina<1>
                                                       dualmem_dina_1
    RAMB16_X7Y20.DIA1    net (fanout=1)        0.368   dualmem_dina<1>
    RAMB16_X7Y20.CLKA    Trckd_DIA   (-Th)     0.322   dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
                                                       dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    -------------------------------------------------  ---------------------------
    Total                                      0.377ns (0.009ns logic, 0.368ns route)
                                                       (2.4% logic, 97.6% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_CalculatePixOsCPSP/inst_mem_signed256_ktacpee_kvcpee/inst_mem_signed256 (RAMB16_X2Y16.ADDRA9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.373ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_CalculatePixOsCPSP/mem_signed256_ivalue_4 (FF)
  Destination:          tfm_inst/inst_CalculatePixOsCPSP/inst_mem_signed256_ktacpee_kvcpee/inst_mem_signed256 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.331ns (Levels of Logic = 0)
  Clock Path Skew:      -0.042ns (0.923 - 0.965)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_CalculatePixOsCPSP/mem_signed256_ivalue_4 to tfm_inst/inst_CalculatePixOsCPSP/inst_mem_signed256_ktacpee_kvcpee/inst_mem_signed256
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y132.YQ     Tcko                  0.313   tfm_inst/inst_CalculatePixOsCPSP/divfpa_internal<3>
                                                       tfm_inst/inst_CalculatePixOsCPSP/mem_signed256_ivalue_4
    RAMB16_X2Y16.ADDRA9  net (fanout=2)        0.340   tfm_inst/inst_CalculatePixOsCPSP/mem_signed256_ivalue<4>
    RAMB16_X2Y16.CLKA    Trckc_ADDRA (-Th)     0.322   tfm_inst/inst_CalculatePixOsCPSP/inst_mem_signed256_ktacpee_kvcpee/inst_mem_signed256
                                                       tfm_inst/inst_CalculatePixOsCPSP/inst_mem_signed256_ktacpee_kvcpee/inst_mem_signed256
    -------------------------------------------------  ---------------------------
    Total                                      0.331ns (-0.009ns logic, 0.340ns route)
                                                       (-2.7% logic, 102.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Logical resource: dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Location pin: RAMB16_X7Y21.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Logical resource: dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Location pin: RAMB16_X7Y20.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: tfm_inst/inst_CalculateVirCompensated/inst_mem_vir_compensated/RAMB16_S36_inst1/CLKA
  Logical resource: tfm_inst/inst_CalculateVirCompensated/inst_mem_vir_compensated/RAMB16_S36_inst1/CLKA
  Location pin: RAMB16_X3Y19.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock i_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clock        |    9.976|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 431561 paths, 0 nets, and 64870 connections

Design statistics:
   Minimum period:   9.976ns{1}   (Maximum frequency: 100.241MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Oct  8 16:23:52 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 717 MB



