/*

			Copyright (C) 2017  Coto
This program is free software; you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
the Free Software Foundation; either version 2 of the License, or
(at your option) any later version.

This program is distributed in the hope that it will be useful, but
WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
General Public License for more details.

You should have received a copy of the GNU General Public License
along with this program; if not, write to the Free Software
Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301
USA

*/
#include "videoTGDS.h"
#include "consoleTGDS.h"
#include "dmaTGDS.h"

#ifdef ARM9

//power
void SWAP_LCDS(){
	REG_POWERCNT ^= POWER_SWAP_LCDS;
}

void SET_MAIN_TOP_LCD() { 
	REG_POWERCNT |= POWER_SWAP_LCDS; 
}

void SET_MAIN_BOTTOM_LCD() { 
	REG_POWERCNT &= ~POWER_SWAP_LCDS; 
}

//VRAM 
//see console.c for setting up a default console, or use a project specific console

void SETDISPCNT_MAIN(uint32 mode)  
{ 
	REG_DISPCNT = mode; 
}

void SETDISPCNT_SUB(uint32 mode)  
{ 
	REG_DISPCNT_SUB = mode;
}

void VRAMBLOCK_SETBANK_A(uint8 vrambits)  
{
	VRAM_A_CR = vrambits | VRAM_ENABLE;
}

void VRAMBLOCK_SETBANK_B(uint8 vrambits)  
{
	VRAM_B_CR = vrambits | VRAM_ENABLE;
}

void VRAMBLOCK_SETBANK_C(uint8 vrambits)  
{
	VRAM_C_CR = vrambits | VRAM_ENABLE;
}

void VRAMBLOCK_SETBANK_D(uint8 vrambits)  
{
	VRAM_D_CR = vrambits | VRAM_ENABLE;
}

void VRAMBLOCK_SETBANK_E(uint8 vrambits)  
{
	VRAM_E_CR = vrambits | VRAM_ENABLE;
}

void VRAMBLOCK_SETBANK_F(uint8 vrambits)  
{
	VRAM_F_CR = vrambits | VRAM_ENABLE;
}

void VRAMBLOCK_SETBANK_G(uint8 vrambits)  
{
	VRAM_G_CR = vrambits | VRAM_ENABLE;
}

void VRAMBLOCK_SETBANK_H(uint8 vrambits)  
{
	VRAM_H_CR = vrambits | VRAM_ENABLE;
}

void VRAMBLOCK_SETBANK_I(uint8 vrambits)  
{
	VRAM_I_CR = vrambits | VRAM_ENABLE;
}

void ENABLE_BG_MAIN(int bg) {
	REG_DISPCNT |= (1 << (8 + bg));
}

void ENABLE_BG_SUB(int bg) {
	REG_DISPCNT_SUB |= (1 << (8 + bg));
}

void DISABLE_BG_MAIN(int bg) {
	REG_DISPCNT &= ~(1 << (8 + bg));
}

void DISABLE_BG_SUB(int bg) {
	REG_DISPCNT_SUB &= ~(1 << (8 + bg));
}


//Generic console (uses VRAM block C,VRAM block D for ARM7), SUB Engine.


//Enables the NDS BMP RGB 15bit format for Engine_B at 0x06200000
void initFBModeSubEngine0x06200000(){
	SETDISPCNT_SUB(MODE_3_2D | DISPLAY_BG3_ACTIVE);
	
	// Don't scale bg3 (set its affine transformation matrix to [[1,0],[0,1]])
	REG_BG3PA_SUB = 1 << 8;
	REG_BG3PD_SUB= 1 << 8;
	
	#define BG_256x256       (1<<14)
	#define BG_15BITCOLOR    (1<<7)
	#define BG_CBB1          (1<<2)
	
	REG_BG3CNT_SUB = BG_256x256 | BG_15BITCOLOR | BG_CBB1;	
}

static u32 mainDISPCNTsaved = 0;
static sint16 mainREG_BG3PAsaved = 0;
static sint16 mainREG_BG3PDsaved = 0;
static sint16 mainREG_BG3CNTsaved = 0;
static uint8  mainVRAM_BANK_Asaved = 0;

//Enables the NDS BMP RGB 15bit format for Engine_a at 0x06020000
void initFBModeMainEngine0x06000000(){	
	mainVRAM_BANK_Asaved = VRAM_A_CR;
	VRAMBLOCK_SETBANK_A(VRAM_A_0x06000000_ENGINE_A_BG);
	
	mainDISPCNTsaved = REG_DISPCNT;
	SETDISPCNT_MAIN(MODE_5_2D | DISPLAY_BG3_ACTIVE);
	
	// Don't scale bg3 (set its affine transformation matrix to [[1,0],[0,1]])
	mainREG_BG3PAsaved = REG_BG3PA;
	REG_BG3PA = 1 << 8;
	mainREG_BG3PDsaved = REG_BG3PD;
	REG_BG3PD= 1 << 8;
	
	#define BG_256x256       (1<<14)
	#define BG_15BITCOLOR    (1<<7)
	#define BG_CBB1          (1<<2)
	
	mainREG_BG3CNTsaved = REG_BG3CNT;
	REG_BG3CNT = BG_256x256 | BG_15BITCOLOR | BG_CBB1;	
}

void restoreFBModeMainEngine(){
	dmaFillHalfWord(3, 0, (uint32)0x06000000, (uint32)(128*1024));
	VRAM_A_CR = mainVRAM_BANK_Asaved;
	mainVRAM_BANK_Asaved = 0;
	
	SETDISPCNT_MAIN(mainDISPCNTsaved);
	mainDISPCNTsaved = 0;
	
	REG_BG3PA = mainREG_BG3PAsaved;
	mainREG_BG3PAsaved = 0;
	
	REG_BG3PD = mainREG_BG3PDsaved;
	mainREG_BG3PDsaved = 0;
	
	REG_BG3CNT = mainREG_BG3CNTsaved;
	mainREG_BG3CNTsaved = 0;
}

//Renders a buffer in NDS BMP RGB 15bit format. Note, the buffer must be 256x192
void renderFBMode3Engine(u16 * srcBuf, u16 * targetBuf, int srcWidth, int srcHeight){
	if((srcWidth != 256) || (srcHeight != 192)){
		return;
	}
	dmaTransferHalfWord(3, (uint32)srcBuf, (uint32)(targetBuf), (uint32)srcWidth*srcHeight*(sizeof(u16)));
}

//Screen Rotation registers
void setOrientation(int orientation, bool mainEngine){
	struct sIPCSharedTGDS * TGDSIPC = TGDSIPCStartAddress;
	switch(orientation){
		case ORIENTATION_0:{
			if(mainEngine == true){
				REG_BG3PA = 1 << 8;
				REG_BG3PB = 0;
				REG_BG3PC = 0;
				REG_BG3PD = 1 << 8;
				REG_BG3X = 0;
				REG_BG3Y = 0;
				TGDSIPC->screenOrientationMainEngine = orientation;
			}
			else{
				REG_BG3PA_SUB = 1 << 8;
				REG_BG3PB_SUB = 0;
				REG_BG3PC_SUB = 0;
				REG_BG3PD_SUB = 1 << 8;
				REG_BG3X_SUB = 0;
				REG_BG3Y_SUB = 0;
				TGDSIPC->screenOrientationSubEngine = orientation;
			}
		}	
		break;
		case ORIENTATION_90:{
			if(mainEngine == true){
				REG_BG3PA = 0;
				REG_BG3PB = -1 << 8;
				REG_BG3PC = 1 << 8;
				REG_BG3PD = 0;
				REG_BG3X = 191 << 8;
				REG_BG3Y = 0;
				TGDSIPC->screenOrientationMainEngine = orientation;
			}
			else{
				REG_BG3PA_SUB = 0;
				REG_BG3PB_SUB = -1 << 8;
				REG_BG3PC_SUB = 1 << 8;
				REG_BG3PD_SUB = 0;
				REG_BG3X_SUB = 191 << 8;
				REG_BG3Y_SUB = 0;
				TGDSIPC->screenOrientationSubEngine = orientation;
			}
		}
		break;
		case ORIENTATION_180:{
			if(mainEngine == true){
				REG_BG3PA = -1 << 8;
				REG_BG3PB = 0;
				REG_BG3PC = 0;
				REG_BG3PD = -1 << 8;
				REG_BG3X = 255 << 8;
				REG_BG3Y = 191 << 8;
				TGDSIPC->screenOrientationMainEngine = orientation;
			}
			else{
				REG_BG3PA_SUB = -1 << 8;
				REG_BG3PB_SUB = 0;
				REG_BG3PC_SUB = 0;
				REG_BG3PD_SUB = -1 << 8;
				REG_BG3X_SUB = 255 << 8;
				REG_BG3Y_SUB = 191 << 8;
				TGDSIPC->screenOrientationSubEngine = orientation;
			}
		}
		break;
		case ORIENTATION_270:{
			if(mainEngine == true){
				REG_BG3PA = 0;
				REG_BG3PB = 1 << 8;
				REG_BG3PC = -1 << 8;
				REG_BG3PD = 0;
				REG_BG3X = 0;
				REG_BG3Y = 255 << 8;
				TGDSIPC->screenOrientationMainEngine = orientation;
			}
			else{
				REG_BG3PA_SUB = 0;
				REG_BG3PB_SUB = 1 << 8;
				REG_BG3PC_SUB = -1 << 8;
				REG_BG3PD_SUB = 0;
				REG_BG3X_SUB = 0;
				REG_BG3Y_SUB = 255 << 8;
				TGDSIPC->screenOrientationSubEngine = orientation;
			}
		}
		break;
	}
}

#endif

