(* ====================================================================== *)
(* VirtioProto.v -- the Iris-level driver protocol over the DMA lease.     *)
(*                                                                         *)
(* This replaces the bare [virtio_lease] in [dev_inv_body]: the same       *)
(* [dma_own] byte lease, but with the queue obligation held in the KEYED   *)
(* form of VirtioQueue.v, plus the per-request resources the driver        *)
(* deposits and withdraws:                                                 *)
(*                                                                         *)
(*  - a pending/done slot carries the caller's DISK POINTS-TO fragments    *)
(*    for the sector range its request touches (DiskPtsto.v), so the       *)
(*    autonomous device step can perform the disk ghost update (a write    *)
(*    request) or read off the promised contents (a read request);         *)
(*  - the ghost_map RECEIPT [disk_receipt] is minted at publish and        *)
(*    presented at reclaim; its value records the slot AND its pin map,    *)
(*    so the reclaimer gets back exactly the bytes it handed over;         *)
(*  - [disk_pub] (half of a ghost_var_frac over the published count) is THE     *)
(*    publisher credential: it rides in the vdisk_lock's resource, forces  *)
(*    the live branch, and pins [np] -- only a lock holder can publish;    *)
(*  - [mono_nat] over the completed count lets an interrupt handler carry  *)
(*    its used-index observation to its later per-slot reads.              *)
(*                                                                         *)
(* The four PROTOCOL OPERATIONS are stated as ACCESSORS: they expose the   *)
(* target bytes as physical points-tos for exactly one machine access,     *)
(* and the close-wand performs the ghost transition.  The device-thread    *)
(* rules ([virtio_proto_not_stalled]/[virtio_proto_step]) keep the exact   *)
(* signatures of the old lease rules, so [wp_dev_loop] ports mechanically. *)
(*                                                                         *)
(* Design rationale: claude-notes/design/virtio-driver.md.                 *)
(* ====================================================================== *)
(* IMPORTANT: mirror RiscvPtsto's imports -- do NOT add SailStdpp.Base /
   SailStdpp.Values here (Countable-instance mismatch on gmap Arch.pa;
   see WpVirtio.v's header). *)
From stdpp Require Import gmap bitvector.definitions.
From iris.proofmode Require Import proofmode.
From iris.base_logic.lib Require Import gen_heap ghost_map ghost_var mono_nat invariants.
From iris.program_logic Require Import weakestpre.
From iris.program_logic Require Import language.
Require Import SailStdpp.Operators_mwords.
Require Import Riscv.rv64d_types Riscv.rv64d.
Require Import RiscvModelBytes.
Require Import RiscvPtsto.
Require Import VirtioModel.
Require Import WpVirtio.
Require Import VirtioQueue.
Require Import DiskPtsto.
From iris.bi.lib Require Import fractional.
Require Import RiscvLang.   (* [footprint]/[snap_of] -- the §6 kit reads them *)
(* [Require] WITHOUT [Import]: an [Import TsoCtx] would flip this file's
   ↦-notations to the ctx tier (M1 stage 2), and the pop-era receipts
   ([head_res]/[chain_back]) are stated at the RAW tier on main.  The §6
   kit's three ledger names are aliased instead. *)
Require TsoCtx.
Notation phys_ledger := TsoCtx.phys_ledger.
Notation phys_ledger_at := TsoCtx.phys_ledger_at.
Notation phys_ledger_forget := TsoCtx.phys_ledger_forget.
Notation phys_ledger_ne := TsoCtx.phys_ledger_ne.
Notation phys_ledger_ram := TsoCtx.phys_ledger_ram.
Notation phys_ledger_unseal := TsoCtx.phys_ledger_unseal.
Notation phys_ledger_def := TsoCtx.phys_ledger_def.
Notation phys_ledger_at_ledger := TsoCtx.phys_ledger_at_ledger.
Notation rel_cells := TsoCtx.rel_cells.
Notation rel_pre_cells := TsoCtx.rel_pre_cells.
Require Import PermInv.

Local Open Scope Z_scope.

(* ====================================================================== *)
(* PURE LAYER: finite byte maps built by [foldr]-insert, their lookups,    *)
(* the framing facts ("this write missed that address"), and the used-page *)
(* geometry.  All of it is over abstract sets/maps, so no [set_solver] ever *)
(* has to look at [pa_range _ 4096].                                       *)
(* ====================================================================== *)

(* THE canonical finite byte map: [n] bytes at [a], contents given by [f].
   [write_bytes] over the empty map is literally this. *)
Definition range_map (a : Arch.pa) (n : nat) (f : nat -> bv 8)
  : gmap Arch.pa (bv 8) :=
  foldr (fun j acc => <[ pa_add a j := f j ]> acc) ∅ (seq 0 n).

Lemma write_bytes_range_map {w : N} (a : Arch.pa) (n : N) (v : bv w) :
  write_bytes ∅ a n v = range_map a (N.to_nat n) (nth_byte v).
Proof. reflexivity. Qed.

(* -- the two generic [foldr]-insert lookup facts -- *)

Lemma foldr_ins_lookup_ne {A : Type} (f : A -> Arch.pa) (g : A -> bv 8)
    (l : list A) (mm : gmap Arch.pa (bv 8)) (x : Arch.pa) :
  (forall y, y ∈ l -> f y ≠ x) ->
  foldr (fun y acc => <[ f y := g y ]> acc) mm l !! x = mm !! x.
Proof.
  induction l as [|y l IH]; intro Hne; [reflexivity|].
  cbn [foldr]. rewrite lookup_insert_ne.
  - apply IH. intros z Hz. apply Hne, list_elem_of_further, Hz.
  - apply Hne, list_elem_of_here.
Qed.

Lemma foldr_ins_lookup_hit {A : Type} (f : A -> Arch.pa) (g : A -> bv 8)
    (l : list A) (mm : gmap Arch.pa (bv 8)) (y : A) :
  y ∈ l -> (forall z, z ∈ l -> f z = f y -> g z = g y) ->
  foldr (fun z acc => <[ f z := g z ]> acc) mm l !! f y = Some (g y).
Proof.
  induction l as [|z l IH]; intros Hin Hfun.
  { exfalso. exact (not_elem_of_nil y Hin). }
  cbn [foldr]. destruct (decide (f z = f y)) as [Heq|Hne].
  - rewrite Heq lookup_insert_eq. f_equal.
    apply Hfun; [ apply list_elem_of_here | exact Heq ].
  - rewrite lookup_insert_ne; [| exact Hne ].
    apply IH.
    + apply elem_of_cons in Hin as [->|Hin];
        [ exfalso; exact (Hne eq_refl) | exact Hin ].
    + intros wz Hw. apply Hfun, list_elem_of_further, Hw.
Qed.

(* -- [write_bytes] / [write_byte_list]: what they hit and what they miss -- *)

Lemma write_bytes_lookup_out {w : N} (mm : gmap Arch.pa (bv 8)) (pa : Arch.pa)
    (n : N) (v : bv w) (x : Arch.pa) :
  x ∉ pa_range pa (N.to_nat n) -> write_bytes mm pa n v !! x = mm !! x.
Proof.
  intro Hx. unfold write_bytes.
  apply (foldr_ins_lookup_ne (pa_add pa) (nth_byte v)).
  intros j Hj Heq. apply elem_of_seq in Hj.
  assert (H2 : pa_add pa j ∈ pa_range pa (N.to_nat n))
    by (apply pa_range_intro; lia).
  rewrite Heq in H2. exact (Hx H2).
Qed.

Lemma imap_pairs_elem (bs : list (bv 8)) (z : nat * bv 8) :
  z ∈ imap (fun (j : nat) (b : bv 8) => (j, b)) bs -> bs !! (fst z) = Some (snd z).
Proof.
  intro Hz. apply list_elem_of_lookup in Hz as (i & Hi).
  rewrite list_lookup_imap in Hi.
  destruct (bs !! i) as [b|] eqn:Hb; [| discriminate ].
  cbn in Hi. injection Hi as <-. cbn [fst snd]. exact Hb.
Qed.

Lemma write_byte_list_lookup_out (mm : gmap Arch.pa (bv 8)) (pa : Arch.pa)
    (bs : list (bv 8)) (x : Arch.pa) :
  x ∉ pa_range pa (length bs) -> write_byte_list mm pa bs !! x = mm !! x.
Proof.
  intro Hx. unfold write_byte_list.
  apply (foldr_ins_lookup_ne (fun jb => pa_add pa (fst jb)) snd).
  intros z Hz Heq. apply imap_pairs_elem in Hz.
  assert (Hlt : (fst z < length bs)%nat) by (apply lookup_lt_Some in Hz; exact Hz).
  assert (H2 : pa_add pa (fst z) ∈ pa_range pa (length bs))
    by (apply pa_range_intro; exact Hlt).
  rewrite Heq in H2. exact (Hx H2).
Qed.

Lemma write_byte_list_lookup (mm : gmap Arch.pa (bv 8)) (pa : Arch.pa)
    (bs : list (bv 8)) (j : nat) (b : bv 8) :
  Z.of_nat (length bs) < 18446744073709551616 -> bs !! j = Some b ->
  write_byte_list mm pa bs !! pa_add pa j = Some b.
Proof.
  intros Hlen Hj. unfold write_byte_list.
  assert (Hjlt : (j < length bs)%nat) by (apply lookup_lt_Some in Hj; exact Hj).
  assert (Hin : (j, b) ∈ imap (fun (i : nat) (c : bv 8) => (i, c)) bs).
  { apply list_elem_of_lookup. exists j. rewrite list_lookup_imap Hj. reflexivity. }
  assert (Hfun : forall z, z ∈ imap (fun (i : nat) (c : bv 8) => (i, c)) bs ->
            pa_add pa (fst z) = pa_add pa (fst (j, b)) -> snd z = snd (j, b)).
  { intros z Hz Heq. cbn [fst snd] in Heq |- *.
    apply imap_pairs_elem in Hz.
    assert (Hlt : (fst z < length bs)%nat) by (apply lookup_lt_Some in Hz; exact Hz).
    assert (Hfz : fst z = j) by (apply (pa_add_inj pa); [lia|lia|exact Heq]).
    rewrite Hfz in Hz. congruence. }
  exact (foldr_ins_lookup_hit (fun jb => pa_add pa (fst jb)) snd _ mm (j, b) Hin Hfun).
Qed.

(* -- [range_map] -- *)

Lemma range_map_dom (a : Arch.pa) (n : nat) (f : nat -> bv 8) :
  dom (range_map a n f) = pa_range a n.
Proof.
  unfold range_map, pa_range.
  rewrite (foldr_ins_dom (pa_add a) f (seq 0 n) ∅) dom_empty_L.
  apply gset_eq_of_elem. intro x. rewrite elem_of_union. split.
  - intros [H|H]; [ exact H | exfalso; exact (proj1 (elem_of_empty x) H) ].
  - intro H. left. exact H.
Qed.

Lemma range_map_lookup (a : Arch.pa) (n : nat) (f : nat -> bv 8) (j : nat) :
  Z.of_nat n < 18446744073709551616 -> (j < n)%nat ->
  range_map a n f !! pa_add a j = Some (f j).
Proof.
  intros Hn Hj. unfold range_map.
  apply (foldr_ins_lookup_hit (pa_add a) f (seq 0 n) ∅ j).
  - apply elem_of_seq. lia.
  - intros z Hz Heq. apply elem_of_seq in Hz.
    assert (Hzj : z = j) by (apply (pa_add_inj a); [lia|lia|exact Heq]).
    rewrite Hzj. reflexivity.
Qed.

Lemma range_map_lookup_out (a : Arch.pa) (n : nat) (f : nat -> bv 8) (x : Arch.pa) :
  x ∉ pa_range a n -> range_map a n f !! x = None.
Proof.
  intro Hx. unfold range_map.
  rewrite (foldr_ins_lookup_ne (pa_add a) f (seq 0 n) ∅ x).
  - apply lookup_empty.
  - intros j Hj Heq. apply elem_of_seq in Hj.
    assert (H2 : pa_add a j ∈ pa_range a n) by (apply pa_range_intro; lia).
    rewrite Heq in H2. exact (Hx H2).
Qed.

Lemma range_map_ext (a : Arch.pa) (n : nat) (f g : nat -> bv 8) :
  Z.of_nat n < 18446744073709551616 ->
  (forall j, (j < n)%nat -> f j = g j) -> range_map a n f = range_map a n g.
Proof.
  intros Hn Hfg. apply map_eq. intro x.
  destruct (decide (x ∈ pa_range a n)) as [Hin|Hout].
  - apply pa_range_elim in Hin as (j & Hj & ->).
    rewrite (range_map_lookup a n f j Hn Hj) (range_map_lookup a n g j Hn Hj).
    f_equal. exact (Hfg j Hj).
  - rewrite (range_map_lookup_out a n f x Hout)
            (range_map_lookup_out a n g x Hout). reflexivity.
Qed.

Lemma range_map_sub (a : Arch.pa) (n : nat) (f : nat -> bv 8)
    (mm : gmap Arch.pa (bv 8)) :
  Z.of_nat n < 18446744073709551616 ->
  (forall j, (j < n)%nat -> mm !! pa_add a j = Some (f j)) ->
  range_map a n f ⊆ mm.
Proof.
  intros Hn Hf. apply map_subseteq_spec. intros x b Hx.
  destruct (decide (x ∈ pa_range a n)) as [Hin|Hout].
  - apply pa_range_elim in Hin as (j & Hj & ->).
    rewrite (range_map_lookup a n f j Hn Hj) in Hx. injection Hx as <-.
    exact (Hf j Hj).
  - rewrite (range_map_lookup_out a n f x Hout) in Hx. discriminate.
Qed.

(* -- byte-LIST reads, pointwise -- *)

Lemma read_byte_list_spec (mm : gmap Arch.pa (bv 8)) (pa : Arch.pa) (n : nat)
    (bs : list (bv 8)) :
  read_byte_list mm pa n = Some bs ->
  length bs = n /\
  forall (j : nat) (b : bv 8), bs !! j = Some b -> mm !! pa_add pa j = Some b.
Proof.
  unfold read_byte_list. intro Hm. apply mapM_Some_1 in Hm.
  pose proof (Forall2_length _ _ _ Hm) as Hlen. rewrite length_seq in Hlen.
  split; [lia|].
  intros j b Hj.
  assert (Hjlt : (j < n)%nat) by (apply lookup_lt_Some in Hj; lia).
  assert (Hseq : seq 0 n !! j = Some j) by (apply (lookup_seq_lt 0 n j Hjlt)).
  exact (Forall2_lookup_lr
           (fun (x : nat) (y : bv 8) => mm !! pa_add pa x = Some y)
           _ _ _ _ _ Hm Hseq Hj).
Qed.

Lemma read_byte_list_intro (mm : gmap Arch.pa (bv 8)) (pa : Arch.pa) (n : nat)
    (bs : list (bv 8)) :
  length bs = n ->
  (forall (j : nat) (b : bv 8), bs !! j = Some b -> mm !! pa_add pa j = Some b) ->
  read_byte_list mm pa n = Some bs.
Proof.
  intros Hlen Hf. unfold read_byte_list. apply mapM_Some.
  apply Forall2_same_length_lookup_2; [ rewrite length_seq; lia | ].
  intros i j b Hi Hj.
  apply lookup_seq in Hi as [Hij _].
  assert (Hji : j = i) by lia. rewrite Hji. exact (Hf i b Hj).
Qed.

Lemma read_bytes_transfer (m1 m2 : gmap Arch.pa (bv 8)) (pa : Arch.pa) (n : N)
    (w : bv (8 * n)) :
  (forall j : nat, (N.of_nat j < n)%N -> m2 !! pa_add pa j = m1 !! pa_add pa j) ->
  read_bytes m1 pa n = Some w -> read_bytes m2 pa n = Some w.
Proof.
  intros Hf Hr. apply read_bytes_of_list. intros j Hj.
  rewrite (Hf j Hj). exact (read_bytes_spec m1 pa n w Hr j Hj).
Qed.

Lemma read_byte_list_transfer (m1 m2 : gmap Arch.pa (bv 8)) (pa : Arch.pa)
    (n : nat) (bs : list (bv 8)) :
  (forall j : nat, (j < n)%nat -> m2 !! pa_add pa j = m1 !! pa_add pa j) ->
  read_byte_list m1 pa n = Some bs -> read_byte_list m2 pa n = Some bs.
Proof.
  intros Hf Hr. destruct (read_byte_list_spec m1 pa n bs Hr) as [Hlen Hlk].
  apply read_byte_list_intro; [exact Hlen|].
  intros j b Hj.
  assert (Hjlt : (j < n)%nat) by (apply lookup_lt_Some in Hj; lia).
  rewrite (Hf j Hjlt). exact (Hlk j b Hj).
Qed.

(* the stage facts mention only the slot's own writable bytes and the used
   element at the completion count, so they ride through any change to the
   lease that leaves those bytes alone -- the same three windows
   [slot_done_res_mono] transports *)
Lemma slot_stage_ok_mono (c : virtio_cfg) (dma dma' : gmap Arch.pa (bv 8))
    (nc : nat) (ph : option vphase) (sl : vslot) :
  (forall j : nat, (j < 4)%nat ->
     dma' !! pa_add (used_elem_pa c nc) j = dma !! pa_add (used_elem_pa c nc) j) ->
  (forall j : nat, (j < 4)%nat ->
     dma' !! pa_add (pa_off (used_elem_pa c nc) 4) j
     = dma !! pa_add (pa_off (used_elem_pa c nc) 4) j) ->
  dma' !! vr_status (vs_req sl) = dma !! vr_status (vs_req sl) ->
  (vs_is_out sl = false -> forall j : nat, (j < vs_len sl)%nat ->
     dma' !! pa_add (vr_buf (vs_req sl)) j = dma !! pa_add (vr_buf (vs_req sl)) j) ->
  slot_stage_ok c dma nc ph sl -> slot_stage_ok c dma' nc ph sl.
Proof.
  intros Helem Hlen Hstat Hbuf (Hb & Hs & He & Hl). split_and!.
  - intros Hk Hin. apply (read_byte_list_transfer dma dma'); [| exact (Hb Hk Hin) ].
    intros j Hj. exact (Hbuf Hin j Hj).
  - intro Hk. rewrite Hstat. exact (Hs Hk).
  - intro Hk. apply (read_bytes_transfer dma dma'); [| exact (He Hk) ].
    intros j Hj. apply Helem. lia.
  - intro Hk. apply (read_bytes_transfer dma dma'); [| exact (Hl Hk) ].
    intros j Hj. apply Hlen. lia.
Qed.

Lemma replicate_fmap_seq {A : Type} (n : nat) (x : A) :
  replicate n x = (fun _ : nat => x) <$> seq 0 n.
Proof.
  apply list_eq. intro i. rewrite list_lookup_fmap.
  destruct (decide (i < n)%nat) as [Hi|Hi].
  - rewrite (lookup_seq_lt 0 n i Hi) (lookup_replicate_2 n x i Hi). reflexivity.
  - rewrite (lookup_seq_ge 0 n i); [| lia].
    cbn [fmap option_fmap option_map]. apply lookup_ge_None_2.
    rewrite length_replicate. lia.
Qed.

Lemma list_eq_total (bs : list (bv 8)) :
  bs = (fun j : nat => bs !!! j) <$> seq 0 (length bs).
Proof.
  apply list_eq. intro i. rewrite list_lookup_fmap.
  destruct (decide (i < length bs)%nat) as [Hi|Hi].
  - rewrite (lookup_seq_lt 0 (length bs) i Hi).
    cbn [fmap option_fmap option_map].
    destruct (lookup_lt_is_Some_2 bs i Hi) as [b Hb].
    rewrite Hb. f_equal. symmetry. apply list_lookup_total_correct. exact Hb.
  - rewrite (lookup_seq_ge 0 (length bs) i); [| lia].
    cbn [fmap option_fmap option_map]. apply lookup_ge_None_2. lia.
Qed.

(* -- small map lemmas -- *)

Lemma dom_union_sub {A : Type} (w m : gmap Arch.pa A) :
  dom w ⊆ dom m -> dom (w ∪ m) = dom m.
Proof. intro H. rewrite dom_union_L. apply subseteq_union_1_L. exact H. Qed.

Lemma map_sub_difference (m1 m2 mm : gmap Arch.pa (bv 8)) :
  m1 ⊆ m2 -> dom m1 ## dom mm -> m1 ⊆ m2 ∖ mm.
Proof.
  intros Hs Hd. apply map_subseteq_spec. intros x b Hx.
  rewrite lookup_difference.
  assert (Hmm : mm !! x = None).
  { apply not_elem_of_dom. intro Hin.
    exact (proj1 (elem_of_disjoint _ _) Hd x (elem_of_dom_2 _ _ _ Hx) Hin). }
  rewrite Hmm. exact (lookup_weaken _ _ _ _ Hx Hs).
Qed.

Lemma lookup_difference_out (m mm : gmap Arch.pa (bv 8)) (x : Arch.pa) :
  x ∉ dom mm -> (m ∖ mm) !! x = m !! x.
Proof.
  intro Hx. rewrite lookup_difference.
  rewrite (proj1 (not_elem_of_dom mm x) Hx). reflexivity.
Qed.

Lemma lookup_union_out {A : Type} (w m : gmap Arch.pa A) (x : Arch.pa) :
  x ∉ dom w -> (w ∪ m) !! x = m !! x.
Proof.
  intro Hx. apply lookup_union_r, (proj1 (not_elem_of_dom w x) Hx).
Qed.

(* -- used-page geometry -- *)

Lemma wrap16_mod8 (p : nat) : bv_unsigned (wrap16 p) `mod` 8 = Z.of_nat p `mod` 8.
Proof.
  unfold wrap16. rewrite Z_to_bv_unsigned. unfold bv_wrap, bv_modulus.
  change (2 ^ Z.of_N 16) with 65536. apply vq_mod_65536_8.
Qed.

Lemma z4096 : Z.of_nat 4096 = 4096.
Proof. vm_compute. reflexivity. Qed.

Lemma used_off_in_page (c : virtio_cfg) (z : Z) (j : nat) :
  0 <= z -> z + Z.of_nat j < 4096 ->
  pa_add (pa_off (vc_used c) z) j ∈ used_page_pas c.
Proof.
  intros Hz Hlt. unfold used_page_pas. apply pa_off_range; [exact Hz|].
  rewrite z4096. exact Hlt.
Qed.

Lemma used_idx_in_page (c : virtio_cfg) (j : nat) :
  (j < 2)%nat -> pa_add (used_idx_pa c) j ∈ used_page_pas c.
Proof.
  intro Hj. unfold used_idx_pa, vq_idx_off. apply used_off_in_page; lia.
Qed.

Lemma used_elem_in_page (c : virtio_cfg) (s : Z) (j : nat) :
  0 <= s < 8 -> (j < 8)%nat ->
  pa_add (pa_off (vc_used c)
            (vq_used_ring_off + vq_used_elem_size * s)) j ∈ used_page_pas c.
Proof.
  intros Hs Hj. unfold vq_used_ring_off, vq_used_elem_size.
  apply used_off_in_page; lia.
Qed.

Lemma used_off_ne (c : virtio_cfg) (z1 z2 : Z) (i j : nat) :
  0 <= z1 -> 0 <= z2 -> z1 + Z.of_nat i < 4096 -> z2 + Z.of_nat j < 4096 ->
  z1 + Z.of_nat i ≠ z2 + Z.of_nat j ->
  pa_add (pa_off (vc_used c) z1) i ≠ pa_add (pa_off (vc_used c) z2) j.
Proof.
  intros Hz1 Hz2 H1 H2 Hne Heq. rewrite !pa_off_add in Heq.
  assert (Hnn : (Z.to_nat z1 + i)%nat = (Z.to_nat z2 + j)%nat)
    by (apply (pa_add_inj (vc_used c)); [lia|lia|exact Heq]).
  lia.
Qed.

(* ---------------------------------------------------------------------- *)
(* What a device WRITE TRANSACTION hits and what it misses.                *)
(* Everything is keyed on the used page's byte offsets: the completion       *)
(* record for ring slot [s] occupies [used+4+8s .. +8), the index field      *)
(* [used+2 .. +2), and the slot's own writable bytes are outside the page.   *)
(* ---------------------------------------------------------------------- *)

Definition used_elem_at (c : virtio_cfg) (ui : bv 16) : Arch.pa :=
  pa_off (vc_used c) (vq_used_ring_off + vq_used_elem_size * (bv_unsigned ui `mod` 8)).

Lemma used_elem_at_wrap (c : virtio_cfg) (p : nat) :
  used_elem_at c (wrap16 p) = used_elem_pa c p.
Proof. unfold used_elem_at, used_elem_pa. rewrite wrap16_mod8. reflexivity. Qed.

Lemma ui_mod8_bound (ui : bv 16) : 0 <= bv_unsigned ui `mod` 8 < 8.
Proof. apply Z.mod_pos_bound. lia. Qed.

Lemma pa_add_off4_ne (a : Arch.pa) (i k : nat) :
  (i < 4)%nat -> (k < 4)%nat -> pa_add a i ≠ pa_add (pa_off a 4) k.
Proof.
  intros Hi Hk Heq. rewrite pa_off_add in Heq.
  assert (Hn : i = (Z.to_nat 4 + k)%nat)
    by (apply (pa_add_inj a); [lia|lia|exact Heq]).
  change (Z.to_nat 4) with 4%nat in Hn. lia.
Qed.

Lemma virtio_used_elem_writes_unfold (c : virtio_cfg) (ui : bv 16) (r : vio_req) :
  vc_qnum c = Z_to_bv 32 8 ->
  virtio_used_elem_writes c ui r
  = write_bytes
      (write_bytes ∅ (used_elem_at c ui) 4
         (Z_to_bv 32 (bv_unsigned (vr_head r))))
      (pa_off (used_elem_at c ui) 4) 4 (vreq_used_len r).
Proof.
  intro Hq. unfold virtio_used_elem_writes, used_elem_at. cbv zeta.
  rewrite Hq.
  assert (Hq8 : bv_unsigned (Z_to_bv 32 8) = 8) by (vm_compute; reflexivity).
  rewrite Hq8. reflexivity.
Qed.

Lemma used_elem_writes_out (c : virtio_cfg) (ui : bv 16) (r : vio_req)
    (x : Arch.pa) :
  vc_qnum c = Z_to_bv 32 8 ->
  x ∉ pa_range (used_elem_at c ui) 8 ->
  virtio_used_elem_writes c ui r !! x = None.
Proof.
  intros Hq H8. rewrite (virtio_used_elem_writes_unfold c ui r Hq).
  rewrite (write_bytes_lookup_out _ (pa_off (used_elem_at c ui) 4) 4
             (vreq_used_len r) x).
  2:{ intro Hc. apply pa_range_elim in Hc as (k & Hk & ->). apply H8.
      rewrite pa_off_add. apply pa_range_intro.
      change (N.to_nat 4) with 4%nat in Hk. change (Z.to_nat 4) with 4%nat. lia. }
  rewrite (write_bytes_lookup_out _ (used_elem_at c ui) 4
             (Z_to_bv 32 (bv_unsigned (vr_head r))) x).
  2:{ intro Hc. apply pa_range_elim in Hc as (k & Hk & ->). apply H8.
      apply pa_range_intro. change (N.to_nat 4) with 4%nat in Hk. lia. }
  apply lookup_empty.
Qed.

Lemma used_elem_writes_elem (c : virtio_cfg) (ui : bv 16) (r : vio_req) (j : nat) :
  vc_qnum c = Z_to_bv 32 8 -> (j < 4)%nat ->
  virtio_used_elem_writes c ui r !! pa_add (used_elem_at c ui) j
  = Some (nth_byte (Z_to_bv 32 (bv_unsigned (vr_head r))) j).
Proof.
  intros Hq Hj. rewrite (virtio_used_elem_writes_unfold c ui r Hq).
  rewrite (write_bytes_lookup_out _ (pa_off (used_elem_at c ui) 4) 4
             (vreq_used_len r) (pa_add (used_elem_at c ui) j)).
  2:{ intro Hc. apply pa_range_elim in Hc as (k & Hk & Heq).
      change (N.to_nat 4) with 4%nat in Hk.
      exact (pa_add_off4_ne (used_elem_at c ui) j k Hj Hk Heq). }
  apply write_bytes_lookup; lia.
Qed.

Lemma used_idx_writes_out (c : virtio_cfg) (ui : bv 16) (x : Arch.pa) :
  x ∉ pa_range (used_idx_pa c) 2 -> virtio_used_idx_writes c ui !! x = None.
Proof.
  intro H2. unfold virtio_used_idx_writes. unfold used_idx_pa in H2.
  rewrite (write_bytes_lookup_out _ (pa_off (vc_used c) vq_idx_off) 2
             (bv_add ui (Z_to_bv 16 1)) x H2).
  apply lookup_empty.
Qed.

Lemma used_idx_writes_idx (c : virtio_cfg) (ui : bv 16) (j : nat) :
  (j < 2)%nat ->
  virtio_used_idx_writes c ui !! pa_add (used_idx_pa c) j
  = Some (nth_byte (bv_add ui (Z_to_bv 16 1)) j).
Proof.
  intro Hj. unfold virtio_used_idx_writes, used_idx_pa.
  apply write_bytes_lookup; lia.
Qed.

(* the index field is never inside an element *)
Lemma used_idx_ne_elem_at (c : virtio_cfg) (ui : bv 16) (j : nat) :
  (j < 2)%nat -> pa_add (used_idx_pa c) j ∉ pa_range (used_elem_at c ui) 8.
Proof.
  intros Hj Hc. apply pa_range_elim in Hc as (k & Hk & Heq).
  pose proof (ui_mod8_bound ui) as Hs.
  unfold used_elem_at, used_idx_pa, vq_used_ring_off, vq_used_elem_size,
    vq_idx_off in Heq.
  exact (used_off_ne c 2 (4 + 8 * (bv_unsigned ui `mod` 8)) j k
           ltac:(lia) ltac:(lia) ltac:(lia) ltac:(lia) ltac:(lia) Heq).
Qed.

(* -- lifted to the three [vslot_write]s -- *)

Lemma vs_len_bound (sl : vslot) : Z.of_nat (vs_len sl) < 18446744073709551616.
Proof.
  unfold vs_len.
  pose proof (bv_unsigned_in_range 32 (vr_len (vs_req sl))) as [Hl Hh].
  unfold bv_modulus in Hh. change (2 ^ Z.of_N 32) with 4294967296 in Hh. lia.
Qed.

(* the fill: what it hits, what it misses *)
Lemma vslot_fill_lookup (dk : Z -> bv 8) (sl : vslot) (j : nat) (b : bv 8) :
  vs_is_out sl = false ->
  disk_read dk (vs_sector_off sl) (vs_len sl) !! j = Some b ->
  vslot_fill dk sl !! pa_add (vr_buf (vs_req sl)) j = Some b.
Proof.
  intros Hout Hj. unfold vslot_fill. rewrite Hout.
  apply write_byte_list_lookup; [| exact Hj].
  rewrite disk_read_length. apply vs_len_bound.
Qed.

Lemma vslot_fill_none (dk : Z -> bv 8) (sl : vslot) (x : Arch.pa) :
  x ∉ slot_wr sl -> vslot_fill dk sl !! x = None.
Proof.
  intro Hx. unfold vslot_fill.
  destruct (vs_is_out sl) eqn:Hout; [apply lookup_empty|].
  rewrite write_byte_list_lookup_out; [apply lookup_empty|].
  rewrite disk_read_length. intro Hc. apply Hx.
  unfold slot_wr. rewrite Hout. apply elem_of_union_r. exact Hc.
Qed.

(* the FILL and the STATUS write land inside the slot's own writable bytes
   and nowhere else *)
Lemma vslot_write_data_none (c : virtio_cfg) (dk : Z -> bv 8) (ui : bv 16)
    (k : vwrite) (sl : vslot) (x : Arch.pa) :
  k <> VwElem -> x ∉ slot_wr sl ->
  vslot_write c dk ui k sl !! x = None.
Proof.
  intros Hk Hwr. destruct k; unfold vslot_write.
  - exact (vslot_fill_none dk sl x Hwr).
  - apply lookup_singleton_ne. intro Hc. subst x. apply Hwr.
    unfold slot_wr. apply elem_of_union_l, elem_of_singleton. reflexivity.
  - exfalso. exact (Hk eq_refl).
Qed.

(* a transaction misses an address outside the slot's writable bytes and
   outside the element it may report into *)
Lemma vslot_write_none (c : virtio_cfg) (dk : Z -> bv 8) (ui : bv 16)
    (k : vwrite) (sl : vslot) (x : Arch.pa) :
  vc_qnum c = Z_to_bv 32 8 ->
  x ∉ slot_wr sl ->
  x ∉ pa_range (used_elem_at c ui) 8 ->
  vslot_write c dk ui k sl !! x = None.
Proof.
  intros Hq Hwr H8. destruct k.
  - exact (vslot_write_data_none c dk ui VwFill sl x ltac:(discriminate) Hwr).
  - exact (vslot_write_data_none c dk ui VwStatus sl x ltac:(discriminate) Hwr).
  - exact (used_elem_writes_out c ui (vs_req sl) x Hq H8).
Qed.

(* ...and what each one puts there *)
Lemma vslot_write_elem (c : virtio_cfg) (dk : Z -> bv 8) (ui : bv 16)
    (sl : vslot) (j : nat) :
  vc_qnum c = Z_to_bv 32 8 -> (j < 4)%nat ->
  vslot_write c dk ui VwElem sl !! pa_add (used_elem_at c ui) j
  = Some (nth_byte (Z_to_bv 32 (bv_unsigned (vr_head (vs_req sl)))) j).
Proof. intros Hq Hj. exact (used_elem_writes_elem c ui (vs_req sl) j Hq Hj). Qed.

Lemma vslot_write_status (c : virtio_cfg) (dk : Z -> bv 8) (ui : bv 16)
    (sl : vslot) :
  vslot_write c dk ui VwStatus sl !! vr_status (vs_req sl) = Some byte_zero.
Proof. apply lookup_singleton_eq. Qed.

Lemma vslot_write_buf (c : virtio_cfg) (dk : Z -> bv 8) (ui : bv 16)
    (sl : vslot) (j : nat) (b : bv 8) :
  vs_is_out sl = false ->
  disk_read dk (vs_sector_off sl) (vs_len sl) !! j = Some b ->
  vslot_write c dk ui VwFill sl !! pa_add (vr_buf (vs_req sl)) j = Some b.
Proof. intros Hout Hj. exact (vslot_fill_lookup dk sl j b Hout Hj). Qed.

(* the used-ring records of OTHER positions survive: distinct positions mod 8
   report into disjoint elements, and none of them is the index field *)
Lemma used_elem_pa_ne_elem (c : virtio_cfg) (p : nat) (s : Z) (i : nat) :
  0 <= s < 8 -> Z.of_nat p `mod` 8 ≠ s -> (i < 4)%nat ->
  pa_add (used_elem_pa c p) i
  ∉ pa_range (pa_off (vc_used c)
                (vq_used_ring_off + vq_used_elem_size * s)) 8.
Proof.
  intros Hs Hne Hi Hc. apply pa_range_elim in Hc as (k & Hk & Heq).
  pose proof (Z.mod_pos_bound (Z.of_nat p) 8 ltac:(lia)) as Hpb.
  unfold used_elem_pa, vq_used_ring_off, vq_used_elem_size in Heq.
  exact (used_off_ne c (4 + 8 * (Z.of_nat p `mod` 8)) (4 + 8 * s) i k
           ltac:(lia) ltac:(lia) ltac:(lia) ltac:(lia) ltac:(lia) Heq).
Qed.

Lemma used_elem_pa_ne_idx (c : virtio_cfg) (p : nat) (i : nat) :
  (i < 4)%nat -> pa_add (used_elem_pa c p) i ∉ pa_range (used_idx_pa c) 2.
Proof.
  intros Hi Hc. apply pa_range_elim in Hc as (k & Hk & Heq).
  pose proof (Z.mod_pos_bound (Z.of_nat p) 8 ltac:(lia)) as Hpb.
  unfold used_elem_pa, used_idx_pa, vq_used_ring_off, vq_used_elem_size,
    vq_idx_off in Heq.
  exact (used_off_ne c (4 + 8 * (Z.of_nat p `mod` 8)) 2 i k
           ltac:(lia) ltac:(lia) ltac:(lia) ltac:(lia) ltac:(lia) Heq).
Qed.

Lemma used_elem_pa_in_page (c : virtio_cfg) (p : nat) (i : nat) :
  (i < 4)%nat -> pa_add (used_elem_pa c p) i ∈ used_page_pas c.
Proof.
  intro Hi. pose proof (Z.mod_pos_bound (Z.of_nat p) 8 ltac:(lia)) as Hpb.
  unfold used_elem_pa. apply used_elem_in_page; lia.
Qed.

Lemma gset_union_comm3 {A : Type} `{Countable A} (X Y Z : gset A) :
  X ∪ (Y ∪ Z) = Z ∪ (X ∪ Y).
Proof. apply gset_eq_of_elem. intro x. rewrite !elem_of_union. tauto. Qed.

Lemma pins_union_off_standing (c : virtio_cfg) (pr : vproto) (D : gset Arch.pa) :
  vproto_ok c pr D ->
  dom (pins_union (vp_pin pr))
  ## avail_idx_dom c ∪ ring_cells_dom c ∪ used_page_pas c.
Proof.
  intro Hok. apply elem_of_disjoint. intros a Ha Hb.
  apply pins_union_dom_inv in Ha as (q & mq & Hq & Hmq).
  destruct (vproto_slot_of_pin c pr D q mq Hok Hq) as [slq Hsq].
  exact (proj1 (elem_of_disjoint _ _)
           (vpo_standing _ _ _ Hok q slq mq Hsq Hq) a
           (slot_fp_pin slq mq a Hmq) Hb).
Qed.

Lemma pins_union_ctl (c : virtio_cfg) (pr : vproto) (D : gset Arch.pa) :
  vproto_ok c pr D -> pins_union (vp_pin pr) ⊆ vproto_ctl c pr.
Proof.
  intro Hok. unfold vproto_ctl.
  apply virtio_ctl_union; [| reflexivity ].
  apply gset_disj_sym.
  apply (gset_disj_sub_r _ _
           (avail_idx_dom c ∪ ring_cells_dom c ∪ used_page_pas c));
    [| exact (pins_union_off_standing c pr D Hok) ].
  rewrite dom_union_L avail_idx_bytes_dom. apply union_least.
  - etransitivity; [ apply union_subseteq_l | apply union_subseteq_l ].
  - etransitivity; [ apply ring_bytes_dom |].
    etransitivity; [ apply union_subseteq_r | apply union_subseteq_l ].
Qed.

(* record projections, as rewrite rules ([cbn] does not open these) *)
Lemma vpp_nc (pr : vproto) (sl : vslot) (pin : gmap Arch.pa (bv 8)) :
  vp_nc (vproto_publish_state pr sl pin) = vp_nc pr.
Proof. reflexivity. Qed.
Lemma vpp_np (pr : vproto) (sl : vslot) (pin : gmap Arch.pa (bv 8)) :
  vp_np (vproto_publish_state pr sl pin) = S (vp_np pr).
Proof. reflexivity. Qed.
Lemma vpp_pend (pr : vproto) (sl : vslot) (pin : gmap Arch.pa (bv 8)) :
  vp_pend (vproto_publish_state pr sl pin) = <[ vp_np pr := sl ]> (vp_pend pr).
Proof. reflexivity. Qed.
Lemma vpp_done (pr : vproto) (sl : vslot) (pin : gmap Arch.pa (bv 8)) :
  vp_done (vproto_publish_state pr sl pin) = vp_done pr.
Proof. reflexivity. Qed.
Lemma vpp_tk (pr : vproto) (sl : vslot) (pin : gmap Arch.pa (bv 8)) :
  vp_tk (vproto_publish_state pr sl pin) = vp_tk pr.
Proof. reflexivity. Qed.
Lemma vpp_uix (pr : vproto) (sl : vslot) (pin : gmap Arch.pa (bv 8)) :
  vp_uix (vproto_publish_state pr sl pin) = vp_uix pr.
Proof. reflexivity. Qed.

Lemma vpr_nc (pr : vproto) (p : nat) :
  vp_nc (vproto_reclaim_state pr p) = vp_nc pr.
Proof. reflexivity. Qed.
Lemma vpr_np (pr : vproto) (p : nat) :
  vp_np (vproto_reclaim_state pr p) = vp_np pr.
Proof. reflexivity. Qed.
Lemma vpr_pend (pr : vproto) (p : nat) :
  vp_pend (vproto_reclaim_state pr p) = vp_pend pr.
Proof. reflexivity. Qed.
Lemma vpr_done (pr : vproto) (p : nat) :
  vp_done (vproto_reclaim_state pr p) = delete p (vp_done pr).
Proof. reflexivity. Qed.
Lemma vpr_nr (pr : vproto) (p : nat) :
  vp_nr (vproto_reclaim_state pr p) = S (vp_nr pr).
Proof. reflexivity. Qed.
Lemma vpr_uix (pr : vproto) (p : nat) :
  vp_uix (vproto_reclaim_state pr p) = vp_uix pr.
Proof. reflexivity. Qed.

Lemma vps_nc (pr : vproto) (p : nat) (sl : vslot) :
  vp_nc (vproto_step_state pr p sl) = S (vp_nc pr).
Proof. reflexivity. Qed.
Lemma vps_np (pr : vproto) (p : nat) (sl : vslot) :
  vp_np (vproto_step_state pr p sl) = vp_np pr.
Proof. reflexivity. Qed.
Lemma vps_tk (pr : vproto) (p : nat) (sl : vslot) :
  vp_tk (vproto_step_state pr p sl)
  = (if bool_decide (vp_tk pr = Some p) then None else vp_tk pr).
Proof. reflexivity. Qed.
Lemma vps_pend (pr : vproto) (p : nat) (sl : vslot) :
  vp_pend (vproto_step_state pr p sl) = delete p (vp_pend pr).
Proof. reflexivity. Qed.
Lemma vps_done (pr : vproto) (p : nat) (sl : vslot) :
  vp_done (vproto_step_state pr p sl) = <[ p := sl ]> (vp_done pr).
Proof. reflexivity. Qed.
Lemma vps_uix (pr : vproto) (p : nat) (sl : vslot) :
  vp_uix (vproto_step_state pr p sl) = <[ p := vp_nc pr ]> (vp_uix pr).
Proof. reflexivity. Qed.

Lemma used_elem_at_in_page (c : virtio_cfg) (ui : bv 16) (i : nat) :
  (i < 8)%nat -> pa_add (used_elem_at c ui) i ∈ used_page_pas c.
Proof.
  intro Hi. pose proof (ui_mod8_bound ui) as Hs.
  unfold used_elem_at. apply used_elem_in_page; lia.
Qed.

(* an address outside the slot's writable bytes and outside the used page is
   untouched by any of its transactions -- this frames every OTHER slot's
   record *)
Lemma vslot_write_none_of_page (c : virtio_cfg) (dk : Z -> bv 8) (ui : bv 16)
    (k : vwrite) (sl : vslot) (x : Arch.pa) :
  vc_qnum c = Z_to_bv 32 8 -> x ∉ slot_wr sl -> x ∉ used_page_pas c ->
  vslot_write c dk ui k sl !! x = None.
Proof.
  intros Hq Hwr Hpg. apply vslot_write_none; [exact Hq | exact Hwr |].
  intro Hc. apply pa_range_elim in Hc as (i & Hi & ->). apply Hpg.
  exact (used_elem_at_in_page c ui i Hi).
Qed.

(* ...and ANOTHER position's used-ring element is untouched too *)
Lemma vslot_write_none_other_elem (c : virtio_cfg) (dk : Z -> bv 8)
    (k : vwrite) (sl : vslot) (p q : nat) (i : nat) :
  vc_qnum c = Z_to_bv 32 8 -> slot_wr sl ## used_page_pas c ->
  Z.of_nat q `mod` 8 ≠ Z.of_nat p `mod` 8 -> (i < 4)%nat ->
  vslot_write c dk (wrap16 p) k sl !! pa_add (used_elem_pa c q) i = None.
Proof.
  intros Hq Hdisj Hne Hi.
  pose proof (Z.mod_pos_bound (Z.of_nat p) 8 ltac:(lia)) as Hpb.
  apply vslot_write_none; [exact Hq | |].
  - intro Hc. exact (proj1 (elem_of_disjoint _ _) Hdisj _ Hc
                       (used_elem_pa_in_page c q i Hi)).
  - rewrite used_elem_at_wrap.
    apply used_elem_pa_ne_elem; [ lia | exact Hne | exact Hi ].
Qed.

(* the index bump hits nothing but its own two bytes *)
Lemma used_idx_writes_none_elem (c : virtio_cfg) (ui : bv 16) (q : nat) (i : nat) :
  (i < 4)%nat -> virtio_used_idx_writes c ui !! pa_add (used_elem_pa c q) i = None.
Proof. intro Hi. apply used_idx_writes_out. exact (used_elem_pa_ne_idx c q i Hi). Qed.

Lemma used_idx_writes_none_of_page (c : virtio_cfg) (ui : bv 16) (x : Arch.pa) :
  x ∉ used_page_pas c -> virtio_used_idx_writes c ui !! x = None.
Proof.
  intro Hpg. apply used_idx_writes_out. intro Hc.
  apply pa_range_elim in Hc as (i & Hi & ->). apply Hpg.
  exact (used_idx_in_page c i Hi).
Qed.

(* -- the lease [virtio_disk_init] hands over: the avail-index field (zero)  *)
(*    plus the whole zeroed used page --                                    *)

Lemma avail_idx_bytes_range (c : virtio_cfg) (np : nat) :
  avail_idx_bytes c np = range_map (avail_idx_pa c) 2 (nth_byte (wrap16 np)).
Proof. reflexivity. Qed.

(* THE LEASE THE LIVE FLIP HANDS OVER: the published index, the eight ring
   cells (zero, like the rest of the page the driver just cleared) and the
   whole used page. *)
Definition vinit_dma (c : virtio_cfg) : gmap Arch.pa (bv 8) :=
  (range_map (avail_idx_pa c) 2 (nth_byte (wrap16 0))
   ∪ ring_bytes c (fun _ : nat => zero16))
  ∪ range_map (vc_used c) 4096 (fun _ : nat => byte_zero).

Lemma zero16_wrap16_pure : zero16 = wrap16 0%nat.
Proof. apply bv_eq. vm_compute. reflexivity. Qed.

Lemma nth_byte_wrap16_0 (j : nat) :
  (j < 2)%nat -> nth_byte (wrap16 0) j = byte_zero.
Proof.
  intro Hj. destruct j as [|[|j]].
  - apply bv_eq. vm_compute. reflexivity.
  - apply bv_eq. vm_compute. reflexivity.
  - lia.
Qed.

Lemma vinit_dma_disj (c : virtio_cfg) :
  avail_idx_dom c ## used_page_pas c ->
  ring_cells_dom c ## used_page_pas c ->
  (range_map (avail_idx_pa c) 2 (nth_byte (wrap16 0))
   ∪ ring_bytes c (fun _ : nat => zero16))
    ##ₘ range_map (vc_used c) 4096 (fun _ : nat => byte_zero).
Proof.
  (* [range_map_dom] lands on [pa_range _ 4096]; [avail_idx_dom]/[used_page_pas]
     are that same term behind one delta step, but leaving the fold to
     [exact]'s conversion makes it normalise a 4096-element [list_to_set] over
     [gset Arch.pa] -- 3.7 s here and 3.5 s in [vinit_dma_dom] below, plus as
     much again at each [Qed].  Unfolding both names first makes the match
     syntactic. *)
  intros Hd Hdr. apply map_disjoint_dom.
  rewrite dom_union_L 2!range_map_dom ring_bytes_dom_eq.
  unfold avail_idx_dom, used_page_pas in Hd, Hdr.
  apply disjoint_union_l. split; [exact Hd | exact Hdr].
Qed.

(* the index bytes and the ring cells are different bytes of the avail page *)
Lemma vinit_idx_ring_disj (c : virtio_cfg) :
  range_map (avail_idx_pa c) 2 (nth_byte (wrap16 0))
  ##ₘ ring_bytes c (fun _ : nat => zero16).
Proof.
  apply map_disjoint_dom. rewrite range_map_dom ring_bytes_dom_eq.
  apply gset_disj_sym. apply ring_cells_idx_disj.
Qed.

Lemma vinit_dma_dom (c : virtio_cfg) :
  dom (vinit_dma c)
  = avail_idx_dom c ∪ ring_cells_dom c ∪ used_page_pas c.
Proof.
  unfold vinit_dma, avail_idx_dom, used_page_pas.
  (* COUNTED [!]s, per optimization.md's "a [!] always pays one full failing
     pass".  Here that pass costs 16 s of the sentence's 17.3 s, because
     deciding that [range_map _ 4096 _] is neither a [∪] nor a [dom] unfolds
     the 4096-step [foldr]; [2!] performs exactly two rewrites and never
     attempts a third, taking the sentence to 2.1 s. *)
  rewrite 2!dom_union_L 2!range_map_dom ring_bytes_dom_eq.
  reflexivity.
Qed.

Lemma vinit_dma_ctl (c : virtio_cfg) : vproto_ctl c vproto0 ⊆ vinit_dma c.
Proof.
  rewrite (vproto0_ctl c) (avail_idx_bytes_range c 0).
  unfold vinit_dma. apply map_union_subseteq_l.
Qed.

Lemma vinit_dma_uidx (c : virtio_cfg) :
  avail_idx_dom c ## used_page_pas c ->
  ring_cells_dom c ## used_page_pas c ->
  read_bytes (vinit_dma c) (used_idx_pa c) 2 = Some (wrap16 0).
Proof.
  intros Hd Hdr. apply read_bytes_of_list. intros j Hj.
  assert (Hj2 : (j < 2)%nat) by lia.
  assert (Hin : pa_add (used_idx_pa c) j ∈ used_page_pas c)
    by (apply used_idx_in_page; exact Hj2).
  unfold vinit_dma. rewrite lookup_union_out.
  2:{ rewrite dom_union_L range_map_dom ring_bytes_dom_eq.
      intro Hc. apply elem_of_union in Hc as [Hc|Hc].
      - exact (proj1 (elem_of_disjoint _ _) Hd _ Hc Hin).
      - exact (proj1 (elem_of_disjoint _ _) Hdr _ Hc Hin). }
  assert (Heq : pa_add (used_idx_pa c) j = pa_add (vc_used c) (2 + j)%nat).
  { unfold used_idx_pa. rewrite pa_off_add. reflexivity. }
  rewrite Heq (range_map_lookup (vc_used c) 4096 (fun _ : nat => byte_zero)
                 (2 + j)%nat).
  - f_equal. symmetry. exact (nth_byte_wrap16_0 j Hj2).
  - rewrite z4096. lia.
  - lia.
Qed.

(* ---------------------------------------------------------------------- *)
(* the protocol state's ghost_map value: each slot paired with its pin, and *)
(* how the three surgeries move it                                          *)
(* ---------------------------------------------------------------------- *)

Definition vp_spins (pr : vproto) : gmap nat (vslot * gmap Arch.pa (bv 8)) :=
  map_zip (vp_slots pr) (vp_pin pr).

Lemma vp_spins_lookup (pr : vproto) (p : nat) (sl : vslot)
    (pin : gmap Arch.pa (bv 8)) :
  vp_spins pr !! p = Some (sl, pin) ->
  vp_slots pr !! p = Some sl /\ vp_pin pr !! p = Some pin.
Proof.
  intro H. apply map_lookup_zip_Some in H as [H1 H2]. exact (conj H1 H2).
Qed.

Lemma vp_spins_none (pr : vproto) (p : nat) :
  vp_slots pr !! p = None -> vp_spins pr !! p = None.
Proof.
  intro H. unfold vp_spins.
  apply map_lookup_zip_with_None. left. exact H.
Qed.

Lemma vproto_step_slots (pr : vproto) (p : nat) (sl : vslot) :
  vp_pend pr !! p = Some sl ->
  vp_slots (vproto_step_state pr p sl) = vp_slots pr.
Proof.
  intro Hsl. unfold vp_slots, vproto_step_state. cbn [vp_pend vp_done vp_nc].
  apply map_eq. intro q. destruct (decide (q = p)) as [->|Hne].
  - rewrite lookup_union_r.
    2:{ apply lookup_delete_eq. }
    rewrite lookup_insert_eq. symmetry. apply lookup_union_Some_l. exact Hsl.
  - rewrite !lookup_union lookup_delete_ne; [| congruence ].
    rewrite lookup_insert_ne; [| congruence ]. reflexivity.
Qed.

Lemma vp_spins_step (pr : vproto) (p : nat) (sl : vslot) :
  vp_pend pr !! p = Some sl ->
  vp_spins (vproto_step_state pr p sl) = vp_spins pr.
Proof.
  intro H. unfold vp_spins. rewrite (vproto_step_slots pr p sl H). reflexivity.
Qed.

Lemma vproto_publish_slots (pr : vproto) (sl : vslot)
    (pin : gmap Arch.pa (bv 8)) :
  vp_slots (vproto_publish_state pr sl pin) = <[ vp_np pr := sl ]> (vp_slots pr).
Proof.
  unfold vp_slots, vproto_publish_state. cbn [vp_pend vp_done vp_np].
  symmetry. apply insert_union_l.
Qed.

(* the POP touches no slot and no pin, so the per-slot map is untouched *)
Lemma vp_spins_pop (pr : vproto) (sl : vslot) :
  vp_spins (vproto_pop_state pr sl) = vp_spins pr.
Proof. reflexivity. Qed.

(* ...and neither does the RING STORE *)
Lemma vp_spins_ring (pr : vproto) (h : bv 16) :
  vp_spins (vproto_ring_state pr h) = vp_spins pr.
Proof. reflexivity. Qed.

(* one cell of a left-biased union replaced under a common prefix *)
Lemma map_union_mono_r (m m1 m2 : gmap Arch.pa (bv 8)) :
  m1 ⊆ m2 -> m ∪ m1 ⊆ m ∪ m2.
Proof.
  intro Hsub. apply map_subseteq_spec. intros a b Ha.
  apply lookup_union_Some_raw in Ha as [Ha|[Hn Ha]].
  - by apply lookup_union_Some_l.
  - rewrite lookup_union_r; [| exact Hn ].
    exact (lookup_weaken _ _ _ _ Ha Hsub).
Qed.

(* ...nor does an ADVANCE (a fetch or a write transaction), nor the CAPTURE *)
Lemma vp_spins_advance (pr : vproto) (h : bv 16) (ph : vphase) :
  vp_spins (vproto_advance_state pr h ph) = vp_spins pr.
Proof. reflexivity. Qed.

Lemma vp_spins_capture (pr : vproto) (p : nat) (sl : vslot) :
  vp_spins (vproto_capture_state pr p sl) = vp_spins pr.
Proof. reflexivity. Qed.

(* a cell sits inside the region the eight of them cover *)
(* THE EIGHT CELLS OF A FRESHLY CLEARED PAGE.  [virtio_disk_init] zeroes the
   available page before the flip, so the lease's ring region starts life as
   sixteen zero bytes -- which is what lets the boot chain hand
   [virtio_proto_intro] the [phys_map] it wants. *)
Lemma ring_bytes_zero_range (c : virtio_cfg) :
  ring_bytes c (fun _ : nat => zero16)
  = range_map (ring_slot_pa c 0) 16 (fun _ : nat => byte_zero).
Proof.
  assert (Hbase : ring_slot_pa c 0 = pa_off (vc_avail c) vq_avail_ring_off).
  { unfold ring_slot_pa. f_equal; lia. }
  apply map_eq. intro a.
  destruct (decide (a ∈ pa_range (ring_slot_pa c 0) 16)) as [Hin|Hout].
  - apply pa_range_elim in Hin as (i & Hi & ->).
    change (N.to_nat 16) with 16%nat in Hi.
    rewrite (range_map_lookup (ring_slot_pa c 0) 16
               (fun _ : nat => byte_zero) i ltac:(lia) Hi).
    (* the address is byte [i mod 2] of cell [i / 2] *)
    assert (Hd8 : (i / 2 < 8)%nat) by (apply Nat.div_lt_upper_bound; lia).
    assert (Hm2 : (i `mod` 2 < 2)%nat) by (apply Nat.mod_upper_bound; lia).
    assert (Heq : pa_add (ring_slot_pa c 0) i
                  = pa_add (ring_slot_pa c (i / 2)%nat) (i `mod` 2)%nat).
    { unfold ring_slot_pa, pa_off. rewrite !pa_add_add. f_equal.
      (* [lia] cannot see through [Z.to_nat] of a symbolic sum; the same
         shape [ring_bytes_dom_eq] handles, handled the same way *)
      assert (Hz0 : Z.to_nat (vq_avail_ring_off + 2 * Z.of_nat 0)
                    = Z.to_nat vq_avail_ring_off)
        by (unfold vq_avail_ring_off; lia).
      assert (Hz : Z.to_nat (vq_avail_ring_off + 2 * Z.of_nat (i / 2)%nat)
                   = (Z.to_nat vq_avail_ring_off + 2 * (i / 2))%nat)
        by (unfold vq_avail_ring_off; lia).
      rewrite Hz0 Hz. pose proof (Nat.div_mod i 2 ltac:(lia)). lia. }
    rewrite Heq.
    rewrite (read_bytes_spec (ring_bytes c (fun _ : nat => zero16))
               (ring_slot_pa c (i / 2)%nat) 2 zero16
               (ring_bytes_read c (fun _ : nat => zero16) (i / 2)%nat Hd8)
               (i `mod` 2)%nat ltac:(lia)).
    rewrite zero16_wrap16_pure.
    by rewrite (nth_byte_wrap16_0 (i `mod` 2)%nat Hm2).
  - rewrite (range_map_lookup_out _ 16 (fun _ : nat => byte_zero) a Hout).
    apply not_elem_of_dom.
    rewrite (ring_bytes_dom_eq c (fun _ : nat => zero16)).
    unfold ring_cells_dom. rewrite <- Hbase. exact Hout.
Qed.

Lemma pa_range_ring_cells (c : virtio_cfg) (k : nat) :
  (k < 8)%nat -> pa_range (ring_slot_pa c k) 2 ⊆ ring_cells_dom c.
Proof.
  intro Hk.
  rewrite -(ring_bytes_dom_eq c (fun _ => zero16)).
  apply (read_bytes_dom_sub (ring_bytes c (fun _ => zero16))
           (ring_slot_pa c k) 2 zero16).
  exact (ring_bytes_read c (fun _ => zero16) k Hk).
Qed.

Lemma vp_spins_publish (pr : vproto) (sl : vslot) (pin : gmap Arch.pa (bv 8)) :
  vp_spins (vproto_publish_state pr sl pin)
  = <[ vp_np pr := (sl, pin) ]> (vp_spins pr).
Proof.
  unfold vp_spins. rewrite (vproto_publish_slots pr sl pin).
  assert (Hp : vp_pin (vproto_publish_state pr sl pin)
               = <[ vp_np pr := pin ]> (vp_pin pr)) by reflexivity.
  rewrite Hp. symmetry. apply (map_insert_zip_with pair).
Qed.

Lemma vproto_pend_none (c : virtio_cfg) (pr : vproto) (D : gset Arch.pa)
    (p : nat) (sl : vslot) :
  vproto_ok c pr D -> vp_done pr !! p = Some sl -> vp_pend pr !! p = None.
Proof.
  intros Hok Hdone.
  (* SERVED, hence not pending: the counters no longer decide this -- the
     served SET does ([vpo_done_lt] lands in it, and [vpo_pend_dom] is its
     complement). *)
  assert (Hsrv : p ∈ vp_srv pr)
    by (apply (vpo_done_lt _ _ _ Hok), elem_of_dom; exists sl; exact Hdone).
  apply not_elem_of_dom. intro Hc.
  destruct (proj1 (vpo_pend_dom _ _ _ Hok p) Hc) as [_ Hns]. exact (Hns Hsrv).
Qed.

Lemma vproto_done_slot (c : virtio_cfg) (pr : vproto) (D : gset Arch.pa)
    (p : nat) (sl : vslot) :
  vproto_ok c pr D -> vp_done pr !! p = Some sl -> vp_slots pr !! p = Some sl.
Proof.
  intros Hok Hdone. unfold vp_slots. rewrite lookup_union_r.
  - exact Hdone.
  - exact (vproto_pend_none c pr D p sl Hok Hdone).
Qed.

Lemma vproto_reclaim_slots (c : virtio_cfg) (pr : vproto) (D : gset Arch.pa)
    (p : nat) (sl : vslot) :
  vproto_ok c pr D -> vp_done pr !! p = Some sl ->
  vp_slots (vproto_reclaim_state pr p) = delete p (vp_slots pr).
Proof.
  intros Hok Hdone.
  assert (Hdn : delete p (vp_pend pr) = vp_pend pr)
    by (apply delete_id; exact (vproto_pend_none c pr D p sl Hok Hdone)).
  unfold vp_slots, vproto_reclaim_state. cbn [vp_pend vp_done].
  rewrite delete_union Hdn. reflexivity.
Qed.

Lemma vp_spins_reclaim (c : virtio_cfg) (pr : vproto) (D : gset Arch.pa)
    (p : nat) (sl : vslot) :
  vproto_ok c pr D -> vp_done pr !! p = Some sl ->
  vp_spins (vproto_reclaim_state pr p) = delete p (vp_spins pr).
Proof.
  intros Hok Hdone. unfold vp_spins.
  rewrite (vproto_reclaim_slots c pr D p sl Hok Hdone).
  assert (Hp : vp_pin (vproto_reclaim_state pr p) = delete p (vp_pin pr))
    by reflexivity.
  rewrite Hp. symmetry. apply (map_delete_zip_with pair).
Qed.

Lemma vp_slots_init : vp_slots vproto0 = (∅ : gmap nat vslot).
Proof.
  unfold vp_slots. cbn [vp_pend vp_done]. apply map_eq. intro q.
  rewrite lookup_union !lookup_empty. reflexivity.
Qed.

Lemma vp_spins_init : vp_spins vproto0 = ∅.
Proof.
  unfold vp_spins. rewrite vp_slots_init.
  assert (Hp : vp_pin vproto0 = (∅ : gmap nat (gmap Arch.pa (bv 8))))
    by reflexivity.
  rewrite Hp. apply (map_zip_with_empty pair).
Qed.


(* pure alignment/geometry facts about the live configuration's three pages,
   established once by [virtio_disk_init]'s caller and carried in the
   protocol so the word-level accessors can rebuild aligned points-tos *)
Definition virtio_pages_aligned (c : virtio_cfg) : Prop :=
  bv_unsigned (vc_desc c) `mod` 4096 = 0
  /\ bv_unsigned (vc_avail c) `mod` 4096 = 0
  /\ bv_unsigned (vc_used c) `mod` 4096 = 0.

(* ===================================================================== *)
(* A6.126 §6, PORTED ONTO THE POP-ERA PROTOCOL: the lease's holes and the  *)
(* done slots' footprints.  The T-leg keys a done record by its POSITION   *)
(* because its device completes in order; the pop-era device completes out *)
(* of order, so a done record's used-ring ELEMENT sits at the USED INDEX   *)
(* the completion was reported at ([vp_uix]).  Everything below that names *)
(* one record's footprint therefore takes the used index as its nat key,   *)
(* and [done_dom] folds over the ZIPPED map (position -> (used index,      *)
(* slot)), which is [map_zip (vp_uix pr) (vp_done pr)] at the invariant.   *)
(* ===================================================================== *)

Definition used_idx_dom (c : virtio_cfg) : gset Arch.pa :=
  pa_range (used_idx_pa c) 2.
Definition elem_dom (c : virtio_cfg) (p : nat) : gset Arch.pa :=
  pa_range (used_elem_pa c p) 8.
Definition slot_done_dom (c : virtio_cfg) (p : nat) (sl : vslot) : gset Arch.pa :=
  slot_wr sl ∪ elem_dom c p.

Definition done_dom (c : virtio_cfg) (dn : gmap nat (nat * vslot)) : gset Arch.pa :=
  map_fold (fun (_ : nat) (usl : nat * vslot) acc => slot_done_dom c usl.1 usl.2 ∪ acc) ∅ dn.

Lemma done_dom_empty (c : virtio_cfg) : done_dom c ∅ = ∅.
Proof. unfold done_dom. apply map_fold_empty. Qed.

(* the [map_fold] side condition, at VARIABLES: the instance below has [a]
   and [b] standing for [slot_done_dom]s, which [set_solver] would unfold
   into the slot's computed footprint before it ever reached the shuffle. *)
Lemma union_swap_head {A} `{EqDecision A, Countable A} (a b s : gset A) :
  a ∪ (b ∪ s) = b ∪ (a ∪ s).
Proof. set_solver. Qed.

Lemma done_dom_insert (c : virtio_cfg) (dn : gmap nat (nat * vslot)) (p : nat)
    (usl : nat * vslot) :
  dn !! p = None ->
  done_dom c (<[p := usl]> dn) = slot_done_dom c usl.1 usl.2 ∪ done_dom c dn.
Proof.
  intro H. unfold done_dom.
  apply (map_fold_insert_L
           (fun (_ : nat) (usl : nat * vslot) acc => slot_done_dom c usl.1 usl.2 ∪ acc)
           ∅ p usl dn);
    [| exact H].
  intros. apply union_swap_head.
Qed.

Lemma done_dom_delete (c : virtio_cfg) (dn : gmap nat (nat * vslot)) (p : nat)
    (usl : nat * vslot) :
  dn !! p = Some usl ->
  done_dom c dn = slot_done_dom c usl.1 usl.2 ∪ done_dom c (delete p dn).
Proof.
  intro H. rewrite -{1}(insert_delete_id dn p usl H). apply done_dom_insert.
  apply lookup_delete_eq.
Qed.

Lemma elem_of_done_dom (c : virtio_cfg) (dn : gmap nat (nat * vslot)) (a : Arch.pa) :
  a ∈ done_dom c dn
  <-> exists p usl, dn !! p = Some usl /\ a ∈ slot_done_dom c usl.1 usl.2.
Proof.
  induction dn as [|p usl dn Hp IH] using map_ind.
  - rewrite done_dom_empty. split.
    + intro H. exfalso. exact (proj1 (elem_of_empty a) H).
    + intros (q & uslq & Hq & _). rewrite lookup_empty in Hq. discriminate.
  - rewrite (done_dom_insert c dn p usl Hp) elem_of_union IH. split.
    + intros [H | (q & uslq & Hq & Ha)].
      * exists p, usl. rewrite lookup_insert_eq. by split.
      * exists q, uslq. rewrite lookup_insert_ne; [by split |].
        intro Heq. rewrite -Heq Hp in Hq. discriminate.
    + intros (q & uslq & Hq & Ha). destruct (decide (q = p)) as [-> | Hne].
      * rewrite lookup_insert_eq in Hq. injection Hq as ->. left. exact Ha.
      * rewrite lookup_insert_ne in Hq; [| intro Heq; exact (Hne (eq_sym Heq))].
        right. exists q, uslq. by split.
Qed.

Lemma write_byte_list_dom (mm : gmap Arch.pa (bv 8)) (pa : Arch.pa)
    (bs : list (bv 8)) :
  dom (write_byte_list mm pa bs) = pa_range pa (length bs) ∪ dom mm.
Proof.
  unfold write_byte_list.
  rewrite (foldr_ins_dom (fun jb => pa_add pa (fst jb)) snd).
  f_equal. unfold pa_range. apply set_eq. intro x.
  rewrite !elem_of_list_to_set !list_elem_of_fmap. split.
  - intros (jb & -> & Hjb). apply list_elem_of_lookup in Hjb as (i & Hi).
    rewrite list_lookup_imap in Hi.
    destruct (bs !! i) as [b|] eqn:Hb; [| discriminate ].
    cbn in Hi. injection Hi as <-. cbn [fst].
    exists i. split; [reflexivity|]. apply elem_of_seq.
    apply lookup_lt_Some in Hb. lia.
  - intros (j & -> & Hj). apply elem_of_seq in Hj.
    destruct (lookup_lt_is_Some_2 bs j ltac:(lia)) as [b Hb].
    exists (j, b). split; [reflexivity|]. apply list_elem_of_lookup.
    exists j. rewrite list_lookup_imap Hb. reflexivity.
Qed.

Lemma pa_range_split8 (a : Arch.pa) :
  pa_range a 8 = pa_range a 4 ∪ pa_range (pa_off a 4) 4.
Proof.
  apply set_eq. intro x. rewrite elem_of_union. split.
  - intro H. apply pa_range_elim in H as (j & Hj & ->).
    destruct (decide (j < 4)%nat) as [Hl | Hl].
    + left. apply pa_range_intro. exact Hl.
    + right.
      assert (Heq : pa_add a j = pa_add (pa_off a 4) (j - 4)).
      { rewrite pa_off_add. change (Z.to_nat 4) with 4%nat. f_equal. lia. }
      rewrite Heq. apply pa_range_intro. lia.
  - intros [H | H]; apply pa_range_elim in H as (j & Hj & ->).
    + apply pa_range_intro. lia.
    + rewrite pa_off_add. apply pa_range_intro. change (Z.to_nat 4) with 4%nat. lia.
Qed.

(* the EXACT domain of a completion's write set: the slot's writable
   bytes, its used element (8 bytes) and the index word *)
(* the index bump IS a snapshot of the index word: the message the era log
   records for the completion, and nothing else *)
Lemma used_idx_writes_snap (c : virtio_cfg) (ui : bv 16) :
  virtio_used_idx_writes c ui = snap_of (used_idx_pa c) 2 (bv_add ui (Z_to_bv 16 1)).
Proof. reflexivity. Qed.

(* the TIGHT domain of a transaction: the slot's writable bytes, or the
   element at the index it reports at -- never the rest of the used page *)
Lemma vslot_write_dom_elem (c : virtio_cfg) (dk : Z -> bv 8) (p : nat)
    (k : vwrite) (sl : vslot) :
  vc_qnum c = Z_to_bv 32 8 ->
  dom (vslot_write c dk (wrap16 p) k sl) ⊆ slot_done_dom c p sl.
Proof.
  intro Hq. intros a Ha. apply elem_of_dom in Ha as [b Hb].
  destruct (decide (a ∈ slot_wr sl)) as [Hw | Hw].
  { unfold slot_done_dom. apply elem_of_union_l. exact Hw. }
  destruct (decide (a ∈ pa_range (used_elem_at c (wrap16 p)) 8)) as [He | He].
  { unfold slot_done_dom, elem_dom. apply elem_of_union_r.
    rewrite used_elem_at_wrap in He. exact He. }
  exfalso. rewrite (vslot_write_none c dk (wrap16 p) k sl a Hq Hw He) in Hb.
  discriminate.
Qed.

(* the two per-byte floor stamps of the index word, as a function *)

Definition tf2 (t0 t1 : nat) : nat -> nat :=
  fun k => match k with O => t0 | _ => t1 end.
Lemma tf2_0 (t0 t1 : nat) : tf2 t0 t1 0 = t0. Proof. reflexivity. Qed.
Lemma tf2_1 (t0 t1 : nat) : tf2 t0 t1 1 = t1. Proof. reflexivity. Qed.

(* the history's shape: one entry per completion, in log order, entry [k]
   writing the index [S k] *)
Definition hist_ok (hist : list (nat * (nat -> bv 8))) (nc : nat) : Prop :=
  length hist = nc
  /\ (forall k q g, hist !! k = Some (q, g) -> g = nth_byte (wrap16 (S k)))
  /\ (forall k k' q q' g g', (k < k')%nat ->
        hist !! k = Some (q, g) -> hist !! k' = Some (q', g') -> (q < q')%nat).

Lemma hist_ok_nil : hist_ok [] 0.
Proof.
  split_and!; [reflexivity | |].
  - intros k q g H. rewrite lookup_nil in H. discriminate.
  - intros k k' q q' g g' _ H. rewrite lookup_nil in H. discriminate.
Qed.

Lemma hist_ok_app (hist : list (nat * (nat -> bv 8))) (nc q : nat) :
  hist_ok hist nc ->
  (forall k q' g, hist !! k = Some (q', g) -> (q' < q)%nat) ->
  hist_ok (hist ++ [(q, nth_byte (wrap16 (S nc)))]) (S nc).
Proof.
  intros (Hlen & Hval & Hsort) Hlt. split_and!.
  - rewrite length_app /=. lia.
  - intros k q0 g Hk. apply lookup_app_Some in Hk as [Hk | [Hge Hk]].
    + exact (Hval k q0 g Hk).
    + destruct (k - length hist)%nat as [|d] eqn:Hd; cbn in Hk; [| discriminate ].
      injection Hk as _ Hg. subst g.
      assert (Hk' : k = nc) by lia. subst k. reflexivity.
  - intros k k' q0 q0' g g' Hkk Hk Hk'.
    apply lookup_app_Some in Hk as [Hk | [Hge Hk]];
      apply lookup_app_Some in Hk' as [Hk' | [Hge' Hk']].
    + exact (Hsort k k' q0 q0' g g' Hkk Hk Hk').
    + destruct (k' - length hist)%nat as [|d] eqn:Hd; cbn in Hk'; [| discriminate ].
      injection Hk' as Hq _. subst q0'. exact (Hlt k q0 g Hk).
    + apply lookup_lt_Some in Hk'. lia.
    + destruct (k - length hist)%nat as [|d] eqn:Hd; cbn in Hk; [| discriminate ].
      destruct (k' - length hist)%nat as [|d'] eqn:Hd'; cbn in Hk'; [| discriminate ].
      lia.
Qed.

Lemma hist_ok_lookup_lt (hist : list (nat * (nat -> bv 8))) (nc k : nat) :
  hist_ok hist nc -> (k < nc)%nat -> exists q, hist !! k = Some (q, nth_byte (wrap16 (S k))).
Proof.
  intros (Hlen & Hval & _) Hk.
  destruct (hist !! k) as [[q g]|] eqn:Hx.
  - exists q. rewrite (Hval k q g Hx). reflexivity.
  - exfalso. apply lookup_ge_None_1 in Hx. lia.
Qed.

(* the used page with the index word carved out: what the lease holds
   sealed at init, beside the word's two stamped cells *)
Definition used_page_rest (c : virtio_cfg) : gmap Arch.pa (bv 8) :=
  filter (fun p : Arch.pa * bv 8 => p.1 ∉ used_idx_dom c)
    (range_map (vc_used c) 4096 (fun _ : nat => byte_zero)).

(* Membership in a [pa_range] is decidable -- stated with the LENGTH
   ABSTRACT so the instance search never meets [seq 0 4096].  Inline
   [decide (a in pa_range b 4096)] pays that search at every call site. *)
Lemma pa_range_decide (b : Arch.pa) (n : nat) (a : Arch.pa) :
  Decision (a ∈ pa_range b n).
Proof. unfold pa_range. apply _. Qed.

(* the used page minus the index word, as the two windows the boot's
   carve-out produces (DiskAvail.used_split_init) *)
Lemma used_page_rest_split (c : virtio_cfg) :
  used_page_rest c
  = range_map (vc_used c) 2 (fun _ : nat => byte_zero)
    ∪ range_map (pa_add (vc_used c) 4) 4092 (fun _ : nat => byte_zero).
Proof.
  assert (Hidx : forall k, pa_add (used_idx_pa c) k = pa_add (vc_used c) (2 + k)).
  { intro k. unfold used_idx_pa, vq_idx_off. rewrite pa_off_add. reflexivity. }
  assert (Hin_idx : forall a, a ∈ used_idx_dom c <->
            exists k, (k < 2)%nat /\ a = pa_add (vc_used c) (2 + k)).
  { intro a. unfold used_idx_dom. split.
    - intro H. apply pa_range_elim in H as (k & Hk & ->). exists k.
      split; [exact Hk | apply Hidx].
    - intros (k & Hk & ->). rewrite -Hidx. apply pa_range_intro. exact Hk. }
  assert (H4096 : Z.of_nat 4096 < 18446744073709551616) by lia.
  unfold used_page_rest. apply map_eq. intro a.
  destruct (pa_range_decide (vc_used c) 4096 a) as [Hin | Hnin].
  - apply pa_range_elim in Hin as (j & Hj & ->).
    assert (Hval : range_map (vc_used c) 4096 (fun _ : nat => byte_zero)
                     !! pa_add (vc_used c) j = Some byte_zero)
      by (apply range_map_lookup; lia).
    assert (Hnotidx : (j < 2)%nat \/ (4 <= j)%nat -> pa_add (vc_used c) j ∉ used_idx_dom c).
    { intros Hor Hc. apply Hin_idx in Hc as (k & Hk & Heq).
      assert (j = 2 + k)%nat by (apply (pa_add_inj (vc_used c)); [lia | lia | exact Heq]).
      lia. }
    assert (Hnot2 : (2 <= j)%nat -> range_map (vc_used c) 2 (fun _ : nat => byte_zero)
                                     !! pa_add (vc_used c) j = None).
    { intro Hge. apply range_map_lookup_out. intro Hc.
      apply pa_range_elim in Hc as (k & Hk & Heq).
      assert (j = k) by (apply (pa_add_inj (vc_used c)); [lia | lia | exact Heq]). lia. }
    destruct (decide (j < 2)%nat) as [Hj2 | Hj2].
    + rewrite (map_lookup_filter_Some_2 _ _ _ _ Hval (Hnotidx (or_introl Hj2))).
      symmetry. apply lookup_union_Some_l. apply range_map_lookup; lia.
    + destruct (decide (j < 4)%nat) as [Hj4 | Hj4].
      * assert (HL : filter (fun p : Arch.pa * bv 8 => p.1 ∉ used_idx_dom c)
                       (range_map (vc_used c) 4096 (fun _ : nat => byte_zero))
                       !! pa_add (vc_used c) j = None).
        { apply map_lookup_filter_None. right. intros x _. cbn. intro Hc. apply Hc.
          apply Hin_idx. exists (j - 2)%nat. split; [lia | f_equal; lia]. }
        assert (Hj2' : (2 <= j)%nat) by lia.
        rewrite HL. symmetry. apply lookup_union_None. split; [exact (Hnot2 Hj2')|].
        apply range_map_lookup_out. intro Hc. apply pa_range_elim in Hc as (k & Hk & Heq).
        rewrite pa_add_add in Heq.
        assert (j = 4 + k)%nat by (apply (pa_add_inj (vc_used c)); [lia | lia | exact Heq]).
        lia.
      * assert (Hj4' : (4 <= j)%nat) by lia. assert (Hj2' : (2 <= j)%nat) by lia.
        rewrite (map_lookup_filter_Some_2 _ _ _ _ Hval (Hnotidx (or_intror Hj4'))).
        symmetry. rewrite (lookup_union_r _ _ _ (Hnot2 Hj2')).
        replace (pa_add (vc_used c) j) with (pa_add (pa_add (vc_used c) 4) (j - 4)%nat)
          by (rewrite pa_add_add; f_equal; lia).
        apply range_map_lookup; lia.
  - assert (HL : filter (fun p : Arch.pa * bv 8 => p.1 ∉ used_idx_dom c)
                   (range_map (vc_used c) 4096 (fun _ : nat => byte_zero)) !! a = None).
    { apply map_lookup_filter_None. left. apply range_map_lookup_out. exact Hnin. }
    rewrite HL. symmetry. apply lookup_union_None. split.
    + apply range_map_lookup_out. intro Hc. apply Hnin.
      apply pa_range_elim in Hc as (k & Hk & ->). apply pa_range_intro. lia.
    + apply range_map_lookup_out. intro Hc. apply Hnin.
      apply pa_range_elim in Hc as (k & Hk & ->). rewrite pa_add_add.
      apply pa_range_intro. lia.
Qed.


(* the lease's HOLE while the lock is free: the control set, the index
   word's two cells, and every done record's footprint -- each keyed at the
   used index its completion was reported at *)
Definition lease_hole_pure (c : virtio_cfg) (pr : vproto) : gset Arch.pa :=
  dom (vproto_ctl c pr) ∪ used_idx_dom c
  ∪ done_dom c (map_zip (vp_uix pr) (vp_done pr)).

Lemma footprint_idx (c : virtio_cfg) : footprint (used_idx_pa c) 2 = used_idx_dom c.
Proof. reflexivity. Qed.

(* THE PUBLISH'S HOLE MOVE IS ONE UNION SHUFFLE, AND IT IS STATED AT
   VARIABLES ON PURPOSE.  The instance the publish arm needs has [a]/[r]/[u]
   standing for [avail_idx_dom], [ring_cells_dom] and [dom (pins_union ...)]
   -- all COMPUTED carriers -- so proving it in place by [apply set_eq; intro
   x; rewrite !elem_of_union; tauto] made every [elem_of] instance chain drag
   those carriers behind it, and the closer then reified the whole arm's
   context.  At variables there is nothing to unfold and nothing to reify
   (claude-notes/optimization.md, "never let a general-purpose closer meet a
   large context"). *)
Lemma union_shuffle_pub {A} `{EqDecision A, Countable A}
    (a r p u i d : gset A) :
  a ∪ r ∪ (p ∪ u) ∪ i ∪ d = (a ∪ r ∪ u ∪ i ∪ d) ∪ p.
Proof. set_solver. Qed.

(* the hole GROWS by the completing slot's done footprint, keyed at the used
   index the completion is reported at: the control set is untouched by a
   completion, and the zipped done map gains exactly [p ↦ (vp_nc pr, sl)] *)
Lemma lease_hole_step (c : virtio_cfg) (pr : vproto) (p : nat) (sl : vslot) :
  vp_done pr !! p = None ->
  lease_hole_pure c (vproto_step_state pr p sl)
  = lease_hole_pure c pr ∪ slot_done_dom c (vp_nc pr) sl.
Proof.
  intro Hdnone. unfold lease_hole_pure.
  rewrite (vproto_step_ctl c pr p sl) vps_uix vps_done.
  rewrite -(map_insert_zip_with pair (vp_uix pr) (vp_done pr) p (vp_nc pr) sl).
  assert (Hz : map_zip (vp_uix pr) (vp_done pr) !! p = None).
  { rewrite map_lookup_zip_with Hdnone.
    destruct (vp_uix pr !! p); reflexivity. }
  rewrite (done_dom_insert c _ p (vp_nc pr, sl) Hz). cbn [fst snd].
  rewrite (union_comm_L (slot_done_dom c (vp_nc pr) sl)
             (done_dom c (map_zip (vp_uix pr) (vp_done pr)))).
  rewrite union_assoc_L. reflexivity.
Qed.


(* an advance -- the fetch or a write transaction -- moves no slot, so the
   hole is what it was *)
Lemma lease_hole_advance (c : virtio_cfg) (pr : vproto) (h : bv 16) (ph : vphase) :
  lease_hole_pure c (vproto_advance_state pr h ph) = lease_hole_pure c pr.
Proof. reflexivity. Qed.

Lemma lease_hole_capture (c : virtio_cfg) (pr : vproto) (p : nat) (sl : vslot) :
  lease_hole_pure c (vproto_capture_state pr p sl) = lease_hole_pure c pr.
Proof. reflexivity. Qed.

Lemma lease_hole_pop (c : virtio_cfg) (pr : vproto) (sl : vslot) :
  lease_hole_pure c (vproto_pop_state pr sl) = lease_hole_pure c pr.
Proof. reflexivity. Qed.


Lemma elem_dom_in_page (c : virtio_cfg) (p : nat) :
  forall x, x ∈ elem_dom c p -> x ∈ used_page_pas c.
Proof.
  intros x Hx. apply pa_range_elim in Hx as (j & Hj & ->). unfold used_elem_pa.
  apply used_elem_in_page; [apply Z.mod_pos_bound; lia | exact Hj].
Qed.

(* the whole hole sits inside the lease's domain *)
Lemma lease_hole_sub (c : virtio_cfg) (pr : vproto) (D : gset Arch.pa) :
  vproto_ok c pr D -> lease_hole_pure c pr ⊆ D.
Proof.
  intro Hok. unfold lease_hole_pure. apply union_least; [apply union_least |].
  - unfold vproto_ctl. rewrite !dom_union_L avail_idx_bytes_dom
      (ring_bytes_dom_eq c).
    apply union_least; [apply union_least |].
    + exact (vpo_idx_D _ _ _ Hok).
    + exact (vpo_ring_D _ _ _ Hok).
    + intros a Ha. apply pins_union_dom_inv in Ha as (q & mq & Hq & Hmq).
      destruct (vproto_slot_of_pin c pr D q mq Hok Hq) as [slq Hsq].
      apply (vpo_fp_D _ _ _ Hok q slq mq Hsq Hq). apply slot_fp_pin. exact Hmq.
  - etransitivity; [| exact (vpo_used_D _ _ _ Hok)]. intros a Ha.
    apply pa_range_elim in Ha as (j & Hj & ->). apply used_idx_in_page. exact Hj.
  - intros a Ha. apply elem_of_done_dom in Ha as (q & usl & Hq & Ha).
    destruct usl as [u x]. apply map_lookup_zip_Some in Hq as [Hu Hx].
    cbn in Hu, Hx, Ha.
    pose proof (vproto_done_slot c pr D q x Hok Hx) as Hks.
    assert (Hkpin : exists pinq, vp_pin pr !! q = Some pinq).
    { apply elem_of_dom. rewrite (vproto_slot_dom c pr D Hok).
      apply elem_of_dom. by exists x. }
    destruct Hkpin as [pinq Hpinq].
    unfold slot_done_dom in Ha. apply elem_of_union in Ha as [Ha | Ha].
    + apply (vpo_fp_D _ _ _ Hok q x pinq Hks Hpinq). apply slot_fp_wr. exact Ha.
    + apply (vpo_used_D _ _ _ Hok). apply (elem_dom_in_page c u). exact Ha.
Qed.

(* the UNREAD RUN never exceeds the ring, pending or not: nine unread done
   records would be nine live requests with nine distinct heads, and there
   are eight ([vproto_unread_lt8]'s count, with a ninth DONE pigeon) *)
Lemma vproto_unread_le8 (c : virtio_cfg) (pr : vproto) (D : gset Arch.pa) :
  vproto_ok c pr D -> (vp_nc pr - vp_nr pr <= 8)%nat.
Proof.
  intros Hok.
  destruct (decide (vp_nc pr - vp_nr pr <= 8)%nat) as [Hle|Hgt]; [exact Hle|].
  exfalso.
  pose (g := fun j : nat => uix_inv (vp_uix pr) (vp_nr pr + j)%nat).
  assert (Hgdone : forall j, (j < 9)%nat -> g j ∈ dom (vp_done pr)
                             /\ vp_uix pr !! (g j) = Some (vp_nr pr + j)%nat).
  { intros j Hj. unfold g.
    destruct (vpo_uix_surj _ _ _ Hok (vp_nr pr + j)%nat ltac:(lia)) as [k Hk].
    rewrite (uix_inv_spec (vp_uix pr) k (vp_nr pr + j)%nat
               (fun q1 q2 H1 H2 => vpo_uix_inj _ _ _ Hok q1 q2 _ H1 H2) Hk).
    split; [| exact Hk ].
    apply (vpo_done_uix _ _ _ Hok). exists (vp_nr pr + j)%nat.
    split; [exact Hk | lia]. }
  assert (Hgne : forall j1 j2, (j1 < 9)%nat -> (j2 < 9)%nat -> j1 <> j2 ->
                   g j1 <> g j2).
  { intros j1 j2 H1 H2 Hne Heq.
    destruct (Hgdone j1 H1) as [_ Hu1].
    destruct (Hgdone j2 H2) as [_ Hu2].
    rewrite Heq in Hu1. rewrite Hu1 in Hu2. injection Hu2 as Hu2. lia. }
  assert (Hgpin : forall j, (j < 9)%nat -> exists sl pin,
            vp_slots pr !! (g j) = Some sl /\ vp_pin pr !! (g j) = Some pin).
  { intros j Hj.
    assert (Hdomj : g j ∈ dom (vp_pend pr) ∪ dom (vp_done pr))
      by (apply elem_of_union_r; exact (proj1 (Hgdone j Hj))).
    assert (Hpd : g j ∈ dom (vp_pin pr))
      by (rewrite (vpo_pin_dom _ _ _ Hok); exact Hdomj).
    assert (Hsd : g j ∈ dom (vp_slots pr))
      by (rewrite <- (vproto_slot_dom _ _ _ Hok); exact Hpd).
    apply elem_of_dom in Hpd as [pin Hpin].
    apply elem_of_dom in Hsd as [sl Hsl].
    by exists sl, pin. }
  pose (res := fun k : nat =>
                 match vp_slots pr !! k with
                 | Some sl => Z.to_nat (bv_unsigned (vs_hd sl))
                 | None => 0%nat
                 end).
  assert (Hresinj : forall j1 j2, (j1 < 9)%nat -> (j2 < 9)%nat ->
                      res (g j1) = res (g j2) -> j1 = j2).
  { intros j1 j2 H1 H2 Hr.
    destruct (decide (j1 = j2)) as [->|Hne]; [reflexivity|]. exfalso.
    destruct (Hgpin j1 H1) as (sl1 & pin1 & Hs1 & Hp1).
    destruct (Hgpin j2 H2) as (sl2 & pin2 & Hs2 & Hp2).
    apply (vpo_hd_inj _ _ _ Hok (g j1) (g j2) sl1 sl2
             (Hgne j1 j2 H1 H2 Hne) Hs1 Hs2).
    unfold res in Hr. rewrite Hs1 Hs2 in Hr.
    apply bv_eq.
    pose proof (vproto_hd_lt8 c pr D _ sl1 Hok Hs1).
    pose proof (vproto_hd_lt8 c pr D _ sl2 Hok Hs2).
    pose proof (bv_unsigned_in_range _ (vs_hd sl1)).
    pose proof (bv_unsigned_in_range _ (vs_hd sl2)). lia. }
  assert (Hnd : NoDup ((fun j => res (g j)) <$> seq 0 9)).
  { apply (NoDup_fmap_2_strong (fun j => res (g j))); [| apply NoDup_seq ].
    intros x y Hx Hy Hxy. apply elem_of_seq in Hx. apply elem_of_seq in Hy.
    exact (Hresinj x y ltac:(lia) ltac:(lia) Hxy). }
  assert (Hsub : forall x, x ∈ ((fun j => res (g j)) <$> seq 0 9) ->
                   x ∈ seq 0 8).
  { intros x Hx. apply list_elem_of_fmap in Hx as (j & -> & Hj).
    apply elem_of_seq. apply elem_of_seq in Hj.
    destruct (Hgpin j ltac:(lia)) as (slj & pinj & Hsj & _).
    unfold res. rewrite Hsj.
    pose proof (vproto_hd_lt8 c pr D _ slj Hok Hsj).
    pose proof (bv_unsigned_in_range _ (vs_hd slj)). lia. }
  pose proof (submseteq_length _ _ (NoDup_submseteq _ _ Hnd Hsub)) as Hlen.
  rewrite length_fmap !length_seq in Hlen. lia.
Qed.

Lemma elem_dom_disj (c : virtio_cfg) (p q : nat) :
  Z.of_nat p `mod` 8 ≠ Z.of_nat q `mod` 8 -> elem_dom c p ## elem_dom c q.
Proof.
  intro Hne. apply elem_of_disjoint. intros x Hp Hq.
  apply pa_range_elim in Hp as (i & Hi & ->).
  apply pa_range_elim in Hq as (j & Hj & Heq).
  unfold used_elem_pa, vq_used_ring_off, vq_used_elem_size in Heq.
  pose proof (Z.mod_pos_bound (Z.of_nat p) 8 ltac:(lia)).
  pose proof (Z.mod_pos_bound (Z.of_nat q) 8 ltac:(lia)).
  exact (used_off_ne c (4 + 8 * (Z.of_nat p `mod` 8)) (4 + 8 * (Z.of_nat q `mod` 8)) i j
           ltac:(lia) ltac:(lia) ltac:(lia) ltac:(lia) ltac:(lia) Heq).
Qed.

Lemma elem_idx_disj (c : virtio_cfg) (p : nat) : elem_dom c p ## used_idx_dom c.
Proof.
  apply elem_of_disjoint. intros x Hp Hq.
  apply pa_range_elim in Hp as (i & Hi & ->).
  apply pa_range_elim in Hq as (j & Hj & Heq).
  unfold used_elem_pa, used_idx_pa, vq_used_ring_off, vq_used_elem_size, vq_idx_off in Heq.
  pose proof (Z.mod_pos_bound (Z.of_nat p) 8 ltac:(lia)).
  exact (used_off_ne c (4 + 8 * (Z.of_nat p `mod` 8)) 2 i j
           ltac:(lia) ltac:(lia) ltac:(lia) ltac:(lia) ltac:(lia) Heq).
Qed.

Lemma slot_done_dom_disj (c : virtio_cfg) (p q : nat) (slp slq : vslot) :
  slot_wr slp ## slot_wr slq ->
  slot_wr slp ## used_page_pas c -> slot_wr slq ## used_page_pas c ->
  Z.of_nat p `mod` 8 ≠ Z.of_nat q `mod` 8 ->
  slot_done_dom c p slp ## slot_done_dom c q slq.
Proof.
  intros H1 H2 H3 H4. unfold slot_done_dom.
  pose proof (elem_dom_in_page c p) as Hp. pose proof (elem_dom_in_page c q) as Hq.
  pose proof (elem_dom_disj c p q H4) as He.
  apply elem_of_disjoint. intros x Hx Hy.
  apply elem_of_union in Hx as [Hx | Hx]; apply elem_of_union in Hy as [Hy | Hy].
  - exact (proj1 (elem_of_disjoint _ _) H1 x Hx Hy).
  - exact (proj1 (elem_of_disjoint _ _) H2 x Hx (Hq x Hy)).
  - exact (proj1 (elem_of_disjoint _ _) H3 x Hy (Hp x Hx)).
  - exact (proj1 (elem_of_disjoint _ _) He x Hx Hy).
Qed.

Lemma slot_done_dom_idx_disj (c : virtio_cfg) (p : nat) (sl : vslot) :
  slot_wr sl ## used_page_pas c -> slot_done_dom c p sl ## used_idx_dom c.
Proof.
  intro H. unfold slot_done_dom. apply elem_of_disjoint. intros x Hx Hy.
  apply elem_of_union in Hx as [Hx | Hx].
  - apply (proj1 (elem_of_disjoint _ _) H x Hx).
    apply pa_range_elim in Hy as (j & Hj & ->). apply used_idx_in_page. exact Hj.
  - exact (proj1 (elem_of_disjoint _ _) (elem_idx_disj c p) x Hx Hy).
Qed.

(* a completion writes nothing of another standing slot's done footprint *)
(* a transaction of a pending slot writes nothing of a standing DONE
   slot's footprint: its own bytes are another request's, and the element
   it may report into is at another used index mod eight *)
Lemma vslot_write_none_done (c : virtio_cfg) (dk : Z -> bv 8) (k : vwrite)
    (sl slk : vslot) (p kk : nat) (x : Arch.pa) :
  vc_qnum c = Z_to_bv 32 8 ->
  slot_wr sl ## used_page_pas c -> slot_wr sl ## slot_wr slk ->
  slot_wr slk ## used_page_pas c ->
  Z.of_nat p `mod` 8 ≠ Z.of_nat kk `mod` 8 ->
  x ∈ slot_done_dom c kk slk ->
  vslot_write c dk (wrap16 p) k sl !! x = None.
Proof.
  intros Hq Hwp Hww Hwk Hne Hx.
  pose proof (slot_done_dom_disj c p kk sl slk Hww Hwp Hwk Hne) as Hd.
  apply vslot_write_none; [exact Hq | |].
  - intro Hc. exact (proj1 (elem_of_disjoint _ _) Hd x (elem_of_union_l _ _ _ Hc) Hx).
  - rewrite used_elem_at_wrap. intro Hc.
    exact (proj1 (elem_of_disjoint _ _) Hd x (elem_of_union_r _ _ _ Hc) Hx).
Qed.


Lemma used_elem_writes_len (c : virtio_cfg) (ui : bv 16) (r : vio_req) (j : nat) :
  vc_qnum c = Z_to_bv 32 8 -> (j < 4)%nat ->
  virtio_used_elem_writes c ui r !! pa_add (pa_off (used_elem_at c ui) 4) j
  = Some (nth_byte (vreq_used_len r) j).
Proof.
  intros Hq Hj. rewrite (virtio_used_elem_writes_unfold c ui r Hq).
  apply write_bytes_lookup; lia.
Qed.

Lemma vslot_write_len (c : virtio_cfg) (dk : Z -> bv 8) (ui : bv 16)
    (sl : vslot) (j : nat) :
  vc_qnum c = Z_to_bv 32 8 -> (j < 4)%nat ->
  vslot_write c dk ui VwElem sl !! pa_add (pa_off (used_elem_at c ui) 4) j
  = Some (nth_byte (vreq_used_len (vs_req sl)) j).
Proof. intros Hq Hj. exact (used_elem_writes_len c ui (vs_req sl) j Hq Hj). Qed.

Lemma elem_head_sub (c : virtio_cfg) (p : nat) :
  forall x, x ∈ pa_range (used_elem_pa c p) 4 -> x ∈ elem_dom c p.
Proof. intros x Hx. unfold elem_dom. rewrite pa_range_split8. apply elem_of_union_l. exact Hx. Qed.
Lemma elem_len_sub (c : virtio_cfg) (p : nat) :
  forall x, x ∈ pa_range (pa_off (used_elem_pa c p) 4) 4 -> x ∈ elem_dom c p.
Proof. intros x Hx. unfold elem_dom. rewrite pa_range_split8. apply elem_of_union_r. exact Hx. Qed.
Lemma elem_len_off_head (c : virtio_cfg) (p : nat) (j : nat) :
  (j < 4)%nat -> pa_add (pa_off (used_elem_pa c p) 4) j ∉ pa_range (used_elem_pa c p) 4.
Proof.
  intros Hj Hc. apply pa_range_elim in Hc as (i & Hi & Heq).
  exact (pa_add_off4_ne (used_elem_pa c p) i j Hi Hj (eq_sym Heq)).
Qed.

(* A6.126 §6: the completion's write set MINUS the index word, as the four
   pieces the done record holds -- the element's head, its length, the
   status byte and (a read) the buffer *)
Definition slot_done_map (c : virtio_cfg) (p : nat) (sl : vslot) (bs : list (bv 8))
    : gmap Arch.pa (bv 8) :=
  range_map (used_elem_pa c p) 4 (nth_byte (Z_to_bv 32 (bv_unsigned (vr_head (vs_req sl)))))
  ∪ (range_map (pa_off (used_elem_pa c p) 4) 4 (nth_byte (vreq_used_len (vs_req sl)))
     ∪ ({[ vr_status (vs_req sl) := byte_zero ]}
        ∪ (if vs_is_out sl then ∅
           else range_map (vr_buf (vs_req sl)) (vs_len sl) (fun j => bs !!! j)))).

(* THE DONE RECORD'S MAP, off the STAGE FACTS.  The completion writes no
   byte of the record: the element, the status and (a read) the buffer were
   written by the earlier transactions, and the pending slot's stage facts
   ([VirtioQueue.slot_stage_ok] at the pushed phase) say what the lease
   holds there.  So the cells the completion takes out of the sealed lease
   over the record's footprint ARE [slot_done_map], pointwise. *)
Lemma slot_done_map_of_stage (c : virtio_cfg) (dma old : gmap Arch.pa (bv 8))
    (p : nat) (sl : vslot) (bs : list (bv 8)) :
  slot_wr sl ## used_page_pas c ->
  (vs_is_out sl = false ->
     vr_status (vs_req sl) ∉ pa_range (vr_buf (vs_req sl)) (vs_len sl)) ->
  old ⊆ dma -> dom old = slot_done_dom c p sl ->
  length bs = vs_len sl ->
  read_bytes dma (used_elem_pa c p) 4
    = Some (Z_to_bv 32 (bv_unsigned (vr_head (vs_req sl)))) ->
  read_bytes dma (pa_off (used_elem_pa c p) 4) 4 = Some (vreq_used_len (vs_req sl)) ->
  dma !! vr_status (vs_req sl) = Some byte_zero ->
  (vs_is_out sl = false ->
     read_byte_list dma (vr_buf (vs_req sl)) (vs_len sl) = Some bs) ->
  old = slot_done_map c p sl bs.
Proof.
  intros Hwp Hsb Hsub Hdom Hlen Hre Hrl Hst Hbl.
  assert (H4 : Z.of_nat 4 < 18446744073709551616) by lia.
  assert (Hlenb : Z.of_nat (vs_len sl) < 18446744073709551616) by apply vs_len_bound.
  assert (Hstw : vr_status (vs_req sl) ∈ slot_wr sl)
    by (unfold slot_wr; apply elem_of_union_l, elem_of_singleton; reflexivity).
  assert (Hstpg : vr_status (vs_req sl) ∉ used_page_pas c)
    by (intro Hc; exact (proj1 (elem_of_disjoint _ _) Hwp _ Hstw Hc)).
  assert (Hbufpg : vs_is_out sl = false -> forall j, (j < vs_len sl)%nat ->
            pa_add (vr_buf (vs_req sl)) j ∉ used_page_pas c).
  { intros Hout j Hj Hc. apply (proj1 (elem_of_disjoint _ _) Hwp (pa_add (vr_buf (vs_req sl)) j)); [| exact Hc].
    unfold slot_wr. rewrite Hout. apply elem_of_union_r, pa_range_intro. exact Hj. }
  assert (Hhpg : forall x, x ∈ pa_range (used_elem_pa c p) 4 -> x ∈ used_page_pas c)
    by (intros x Hx; apply (elem_dom_in_page c p); apply (elem_head_sub c p); exact Hx).
  assert (Hlpg : forall x, x ∈ pa_range (pa_off (used_elem_pa c p) 4) 4 -> x ∈ used_page_pas c)
    by (intros x Hx; apply (elem_dom_in_page c p); apply (elem_len_sub c p); exact Hx).
  set (R := slot_done_map c p sl bs).
  assert (HRnone : forall a, a ∉ pa_range (used_elem_pa c p) 4 ->
            a ∉ pa_range (pa_off (used_elem_pa c p) 4) 4 ->
            a ≠ vr_status (vs_req sl) ->
            (vs_is_out sl = false -> a ∉ pa_range (vr_buf (vs_req sl)) (vs_len sl)) ->
            R !! a = None).
  { intros a H1 H2 H3 H4'. unfold R, slot_done_map.
    rewrite lookup_union_None. split; [apply range_map_lookup_out; exact H1|].
    rewrite lookup_union_None. split; [apply range_map_lookup_out; exact H2|].
    rewrite lookup_union_None. split.
    { apply lookup_singleton_None. intro Heq. exact (H3 (eq_sym Heq)). }
    destruct (vs_is_out sl) eqn:Hout; [apply lookup_empty|].
    apply range_map_lookup_out. exact (H4' eq_refl). }
  (* on the footprint, [old] reads as the lease *)
  assert (Hoa : forall a, a ∈ slot_done_dom c p sl -> old !! a = dma !! a).
  { intros a Ha. rewrite <- Hdom in Ha. apply elem_of_dom in Ha as [b Hb].
    rewrite Hb. symmetry. exact (lookup_weaken _ _ _ _ Hb Hsub). }
  assert (Hono : forall a, a ∉ slot_done_dom c p sl -> old !! a = None)
    by (intros a Ha; apply not_elem_of_dom; rewrite Hdom; exact Ha).
  apply map_eq. intro a.
  destruct (decide (a ∈ pa_range (used_elem_pa c p) 4)) as [Hh | Hh].
  { apply pa_range_elim in Hh as (j & Hj & ->).
    rewrite Hoa; [| unfold slot_done_dom; apply elem_of_union_r, (elem_head_sub c p), pa_range_intro; exact Hj ].
    rewrite (read_bytes_spec dma _ 4 _ Hre j ltac:(lia)).
    unfold R, slot_done_map. symmetry. apply lookup_union_Some_l.
    apply range_map_lookup; [exact H4 | exact Hj]. }
  destruct (decide (a ∈ pa_range (pa_off (used_elem_pa c p) 4) 4)) as [Hl | Hl].
  { apply pa_range_elim in Hl as (j & Hj & ->).
    rewrite Hoa; [| unfold slot_done_dom; apply elem_of_union_r, (elem_len_sub c p), pa_range_intro; exact Hj ].
    rewrite (read_bytes_spec dma _ 4 _ Hrl j ltac:(lia)).
    unfold R, slot_done_map. symmetry.
    rewrite lookup_union_r; [| apply range_map_lookup_out; exact (elem_len_off_head c p j Hj)].
    apply lookup_union_Some_l. apply range_map_lookup; [exact H4 | exact Hj]. }
  destruct (decide (a = vr_status (vs_req sl))) as [-> | Hs].
  { rewrite Hoa; [| unfold slot_done_dom; apply elem_of_union_l; exact Hstw ].
    rewrite Hst.
    unfold R, slot_done_map. symmetry.
    rewrite lookup_union_r; [| apply range_map_lookup_out; exact Hh].
    rewrite lookup_union_r; [| apply range_map_lookup_out; exact Hl].
    apply lookup_union_Some_l. apply lookup_singleton_eq. }
  destruct (decide (vs_is_out sl = false /\ a ∈ pa_range (vr_buf (vs_req sl)) (vs_len sl)))
    as [[Hout Hb] | Hnb].
  { apply pa_range_elim in Hb as (j & Hj & ->).
    destruct (read_byte_list_spec dma (vr_buf (vs_req sl)) (vs_len sl) bs (Hbl Hout)) as [_ Hlk].
    destruct (lookup_lt_is_Some_2 bs j ltac:(lia)) as [b Hb].
    rewrite Hoa; [| unfold slot_done_dom, slot_wr; apply elem_of_union_l; rewrite Hout;
                    apply elem_of_union_r, pa_range_intro; exact Hj ].
    rewrite (Hlk j b Hb).
    unfold R, slot_done_map. symmetry.
    rewrite lookup_union_r; [| apply range_map_lookup_out; exact Hh].
    rewrite lookup_union_r; [| apply range_map_lookup_out; exact Hl].
    rewrite lookup_union_r.
    2:{ apply lookup_singleton_None. intro Heq. exact (Hs (eq_sym Heq)). }
    rewrite Hout. rewrite (range_map_lookup _ _ _ j Hlenb Hj).
    rewrite (list_lookup_total_correct _ j b Hb). reflexivity. }
  (* nowhere: nothing taken, nothing held *)
  rewrite Hono.
  - symmetry. apply HRnone; [exact Hh | exact Hl | exact Hs |].
    intros Hout Hc. apply Hnb. split; [exact Hout | exact Hc].
  - unfold slot_done_dom, elem_dom. rewrite pa_range_split8 not_elem_of_union.
    split.
    + unfold slot_wr. rewrite not_elem_of_union. split.
      * rewrite not_elem_of_singleton. exact Hs.
      * destruct (vs_is_out sl) eqn:Hout; [apply not_elem_of_empty |].
        intro Hc. apply Hnb. split; [reflexivity | exact Hc].
    + rewrite not_elem_of_union. split; [exact Hh | exact Hl].
Qed.

Section VirtioProto.
  Context `{!riscvGS Σ, !diskGhostG Σ}.

  (* -- byte-window sugar over the physical points-to -------------------- *)

  Definition phys_word2 (a : Arch.pa) (w : bv 16) : iProp Σ :=
    ([∗ list] j ∈ seq 0 2, phys_ledger (pa_add a j) (DfracOwn 1) (nth_byte w j))%I.
  Definition phys_word4 (a : Arch.pa) (w : bv 32) : iProp Σ :=
    ([∗ list] j ∈ seq 0 4, phys_ledger (pa_add a j) (DfracOwn 1) (nth_byte w j))%I.
  Definition phys_map (mm : gmap Arch.pa (bv 8)) : iProp Σ :=
    ([∗ map] a ↦ b ∈ mm, phys_ledger a (DfracOwn 1) b)%I.
  Definition phys_list (a : Arch.pa) (bs : list (bv 8)) : iProp Σ :=
    ([∗ list] j ↦ b ∈ bs, phys_ledger (pa_add a j) (DfracOwn 1) b)%I.

  (* -- byte windows <-> byte maps --------------------------------------- *)

  Lemma dma_own_phys_map (dma : gmap Arch.pa (bv 8)) :
    dma_own dma ⊣⊢ phys_map dma.
  Proof using . reflexivity. Qed.

  Lemma phys_map_idx_list (a : Arch.pa) (l : list nat) (f : nat -> bv 8) :
    NoDup l -> (forall j, j ∈ l -> Z.of_nat j < 18446744073709551616) ->
    phys_map (foldr (fun j acc => <[ pa_add a j := f j ]> acc) ∅ l)
    ⊣⊢ ([∗ list] j ∈ l, phys_ledger (pa_add a j) (DfracOwn 1) (f j)).
  Proof using .
    induction l as [|i l IH]; intros Hnd Hb.
    - rewrite /phys_map big_sepM_empty big_sepL_nil. reflexivity.
    - apply NoDup_cons in Hnd as [Hi Hnd].
      assert (Hnone : foldr (fun j acc => <[ pa_add a j := f j ]> acc)
                        (∅ : gmap Arch.pa (bv 8)) l !! pa_add a i = None).
      { rewrite (foldr_ins_lookup_ne (pa_add a) f l
                   (∅ : gmap Arch.pa (bv 8)) (pa_add a i)).
        - apply lookup_empty.
        - intros z Hz Heq. exfalso. apply Hi.
          assert (Hzi : z = i)
            by (apply (pa_add_inj a);
                [ apply Hb, list_elem_of_further, Hz
                | apply Hb, list_elem_of_here | exact Heq ]).
          rewrite Hzi in Hz. exact Hz. }
      cbn [foldr]. rewrite /phys_map big_sepM_insert; [| exact Hnone ].
      rewrite big_sepL_cons. cbv beta.
      apply bi.sep_proper; [reflexivity|].
      apply IH; [ exact Hnd | intros j Hj; apply Hb, list_elem_of_further, Hj ].
  Qed.

  Lemma phys_map_range (a : Arch.pa) (n : nat) (f : nat -> bv 8) :
    Z.of_nat n < 18446744073709551616 ->
    phys_map (range_map a n f)
    ⊣⊢ ([∗ list] j ∈ seq 0 n, phys_ledger (pa_add a j) (DfracOwn 1) (f j)).
  Proof using .
    intro Hn. apply phys_map_idx_list; [ apply NoDup_seq | ].
    intros j Hj. apply elem_of_seq in Hj. lia.
  Qed.

  Lemma phys_word2_map (a : Arch.pa) (w : bv 16) :
    phys_word2 a w ⊣⊢ phys_map (range_map a 2 (nth_byte w)).
  Proof using .
    rewrite /phys_word2. symmetry. apply (phys_map_range a 2 (nth_byte w)). lia.
  Qed.

  Lemma phys_word4_map (a : Arch.pa) (w : bv 32) :
    phys_word4 a w ⊣⊢ phys_map (range_map a 4 (nth_byte w)).
  Proof using .
    rewrite /phys_word4. symmetry. apply (phys_map_range a 4 (nth_byte w)). lia.
  Qed.

  Lemma phys_list_of_fun (a : Arch.pa) (n : nat) (g : nat -> bv 8)
      (bs : list (bv 8)) :
    bs = g <$> seq 0 n ->
    phys_list a bs
    ⊣⊢ ([∗ list] j ∈ seq 0 n, phys_ledger (pa_add a j) (DfracOwn 1) (g j)).
  Proof using .
    intros ->. rewrite /phys_list big_sepL_fmap.
    apply big_sepL_proper. intros k y Hk.
    apply lookup_seq in Hk as [Hy _].
    assert (Hyk : y = k) by lia. rewrite Hyk. reflexivity.
  Qed.

  Lemma phys_list_replicate (a : Arch.pa) (n : nat) (b : bv 8) :
    Z.of_nat n < 18446744073709551616 ->
    phys_list a (replicate n b) ⊣⊢ phys_map (range_map a n (fun _ => b)).
  Proof using .
    intro Hn.
    rewrite (phys_list_of_fun a n (fun _ : nat => b) (replicate n b)
               (replicate_fmap_seq n b)).
    symmetry. apply phys_map_range. exact Hn.
  Qed.

  Lemma phys_list_map (a : Arch.pa) (bs : list (bv 8)) :
    Z.of_nat (length bs) < 18446744073709551616 ->
    phys_list a bs ⊣⊢ phys_map (range_map a (length bs) (fun j => bs !!! j)).
  Proof using .
    intro Hn.
    rewrite (phys_list_of_fun a (length bs) (fun j : nat => bs !!! j) bs
               (list_eq_total bs)).
    symmetry. apply phys_map_range. exact Hn.
  Qed.

  (* -- ownership forces disjointness ------------------------------------ *)

  Lemma phys_map_disj (m1 m2 : gmap Arch.pa (bv 8)) :
    phys_map m1 -∗ phys_map m2 -∗ ⌜m1 ##ₘ m2⌝.
  Proof using .
    induction m1 as [|a b m1' Hnew IH] using map_ind; iIntros "H1 H2".
    { iPureIntro. apply map_disjoint_empty_l. }
    rewrite /phys_map big_sepM_insert; [| exact Hnew ].
    iDestruct "H1" as "[Ha H1]".
    iDestruct (IH with "H1 H2") as %Hdisj.
    destruct (m2 !! a) as [b2|] eqn:Hb2.
    - iDestruct (big_sepM_lookup _ _ a b2 Hb2 with "H2") as "Hb2".
      iDestruct (phys_ledger_ne with "Ha Hb2") as %Hne.
      iPureIntro. destruct (Hne eq_refl).
    - iPureIntro. apply map_disjoint_insert_l. split; [exact Hb2 | exact Hdisj].
  Qed.

  Lemma dma_own_disj (dma mm : gmap Arch.pa (bv 8)) :
    dma_own dma -∗ phys_map mm -∗ ⌜dom mm ## dom dma⌝.
  Proof using .
    iIntros "Hd Hm".
    iDestruct (phys_map_disj with "Hm Hd") as %Hdisj.
    iPureIntro. by apply map_disjoint_dom.
  Qed.

  (* -- opening and closing a window of the lease ------------------------ *)

  Lemma dma_own_split (mm dma : gmap Arch.pa (bv 8)) :
    mm ⊆ dma -> dma_own dma ⊣⊢ phys_map mm ∗ dma_own (dma ∖ mm).
  Proof using .
    intro Hsub.
    assert (Hd : mm ∪ (dma ∖ mm) = dma) by (apply map_difference_union; exact Hsub).
    assert (Hdj : mm ##ₘ dma ∖ mm)
      by (apply (map_disjoint_difference_r1 dma mm mm); reflexivity).
    assert (Heq : dma_own dma ⊣⊢ dma_own (mm ∪ (dma ∖ mm)))
      by (rewrite Hd; reflexivity).
    rewrite Heq /dma_own.
    rewrite (big_sepM_union (fun a b => phys_ledger a (DfracOwn 1) b)
               mm (dma ∖ mm) Hdj).
    reflexivity.
  Qed.

  Lemma dma_own_acc (mm mm' dma : gmap Arch.pa (bv 8)) :
    mm ⊆ dma -> dom mm' = dom mm ->
    dma_own dma -∗ phys_map mm ∗ (phys_map mm' -∗ dma_own (mm' ∪ dma)).
  Proof using .
    intros Hsub Hdom.
    assert (Hdj : mm ##ₘ dma ∖ mm)
      by (apply (map_disjoint_difference_r1 dma mm mm); reflexivity).
    rewrite (dma_own_split mm dma Hsub).
    iIntros "[$ Hrest]". iIntros "Hmm'".
    assert (Heq : mm' ∪ dma = mm' ∪ (dma ∖ mm)).
    { apply map_eq. intro x. destruct (mm' !! x) as [b|] eqn:Hx.
      - rewrite (lookup_union_Some_l mm' dma x b Hx)
                (lookup_union_Some_l mm' (dma ∖ mm) x b Hx). reflexivity.
      - rewrite (lookup_union_r mm' dma x Hx)
                (lookup_union_r mm' (dma ∖ mm) x Hx).
        symmetry. apply lookup_difference_out.
        assert (Hnd : x ∉ dom mm') by (by apply not_elem_of_dom).
        rewrite Hdom in Hnd. exact Hnd. }
    assert (Hdj' : mm' ##ₘ dma ∖ mm).
    { apply map_disjoint_dom. rewrite Hdom. by apply map_disjoint_dom. }
    rewrite Heq /dma_own.
    rewrite (big_sepM_union (fun a b => phys_ledger a (DfracOwn 1) b)
               mm' (dma ∖ mm) Hdj').
    iFrame "Hmm' Hrest".
  Qed.

  Lemma dma_own_acc_same (mm dma : gmap Arch.pa (bv 8)) :
    mm ⊆ dma ->
    dma_own dma -∗ phys_map mm ∗ (phys_map mm -∗ dma_own dma).
  Proof using .
    intro Hsub.
    assert (Hun : mm ∪ dma = dma) by (apply map_subseteq_union; exact Hsub).
    iIntros "Hd".
    iDestruct (dma_own_acc mm mm dma Hsub eq_refl with "Hd") as "[$ Hback]".
    iIntros "Hmm". iDestruct ("Hback" with "Hmm") as "Hd". rewrite Hun. iFrame "Hd".
  Qed.

  (* ==================================================================== *)
  (* A6.124: THE LEASE WITH A HOLE, and the ledger cell's halves.          *)
  (*                                                                      *)
  (* The avail-index word is written only by lock holders and read only   *)
  (* by lock holders, so its floor (§0.35′(iv) case 3) belongs in the     *)
  (* LOCK PAYLOAD, not in the device invariant: the payload holds HALF of *)
  (* each of its two ledger cells with the stamp exposed and the floor    *)
  (* beside it ([DiskInv]), and a holder reads with its own half -- no    *)
  (* invariant opened.  The lease keeps the other half, so the device's   *)
  (* view of the word ([dma_agree]) and the publisher's full cell (join   *)
  (* the halves inside the store) are both still there.                   *)
  (*                                                                      *)
  (* So the lease resource has a HOLE at the avail word: [dma_own_x dma D]*)
  (* is [dma_own] over [dma] minus the addresses in [D].  The PURE map    *)
  (* [dma] is unchanged -- every [vproto_ok]/[vproto_ctl] fact stands --  *)
  (* and each carve lemma keeps its shape, plus one premise: the carved   *)
  (* range avoids the hole (all of them do, by [vproto_ok]'s standing     *)
  (* facts).                                                              *)
  (* ==================================================================== *)
  Lemma phys_ledger_at_halves (a : Arch.pa) (v : bv 8) (t : nat) :
    phys_ledger_at a (DfracOwn 1) v t ⊣⊢
    phys_ledger_at a (DfracOwn (1/2)) v t ∗ phys_ledger_at a (DfracOwn (1/2)) v t.
  Proof using .
    rewrite /phys_ledger_at /phys_pointsto.
    rewrite (fractional_half (pointsto (L := Arch.pa) (V := bv 8) a (DfracOwn 1) v)).
    rewrite (fractional_half (a ↪[ts_name] (t, TsoMemPa.ts_pay_none))).
    iSplit.
    - iIntros "(([Hp1 Hp2] & %Hr) & [Ht1 Ht2])".
      iSplitL "Hp1 Ht1"; iFrame; by iPureIntro.
    - iIntros "[([Hp1 %Hr] & Ht1) ([Hp2 _] & Ht2)]". iFrame. by iPureIntro.
  Qed.

  Lemma phys_ledger_at_agree (a : Arch.pa) (dq1 dq2 : dfrac) (v1 v2 : bv 8)
      (t1 t2 : nat) :
    phys_ledger_at a dq1 v1 t1 -∗ phys_ledger_at a dq2 v2 t2 -∗
    ⌜v1 = v2 ∧ t1 = t2⌝.
  Proof using .
    rewrite /phys_ledger_at /phys_pointsto.
    iIntros "([Hp1 _] & Ht1) ([Hp2 _] & Ht2)".
    iDestruct (pointsto_agree with "Hp1 Hp2") as %Hv.
    iDestruct (ghost_map_elem_agree with "Ht1 Ht2") as %Ht.
    iPureIntro. split; [exact Hv | by injection Ht].
  Qed.

  (* an exposed half meets the lease's sealed half: the same cell *)
  Lemma phys_ledger_at_join_sealed (a : Arch.pa) (v v' : bv 8) (t : nat) :
    phys_ledger_at a (DfracOwn (1/2)) v t -∗ phys_ledger a (DfracOwn (1/2)) v' -∗
    ⌜v' = v⌝ ∗ phys_ledger_at a (DfracOwn 1) v t.
  Proof using .
    iIntros "H1 H2". rewrite phys_ledger_unseal /phys_ledger_def.
    iDestruct "H2" as (t') "H2".
    iAssert (phys_ledger_at a (DfracOwn (1/2)) v' t') with "[H2]" as "H2".
    { rewrite /phys_ledger_at. iExact "H2". }
    iDestruct (phys_ledger_at_agree a (DfracOwn (1/2)) (DfracOwn (1/2)) v v' t t'
                 with "H1 H2") as %[<- <-].
    iSplitR; [done|]. rewrite phys_ledger_at_halves. iFrame "H1 H2".
  Qed.

  (* ---- the pure filter algebra ---------------------------------------- *)
  Lemma map_filter_sub_of_disj (mm dma : gmap Arch.pa (bv 8)) (D : gset Arch.pa) :
    mm ⊆ dma -> dom mm ## D ->
    mm ⊆ filter (fun p : Arch.pa * bv 8 => p.1 ∉ D) dma.
  Proof using .
    intros Hsub Hd. rewrite elem_of_disjoint in Hd.
    rewrite map_subseteq_spec in Hsub. apply map_subseteq_spec.
    intros a b Hab.
    apply map_lookup_filter_Some_2; [by apply Hsub|].
    cbn. intro Hc. apply (Hd a); [|exact Hc]. apply elem_of_dom. by exists b.
  Qed.

  Lemma map_filter_union_notin (mm dma : gmap Arch.pa (bv 8)) (D : gset Arch.pa) :
    dom mm ## D ->
    filter (fun p : Arch.pa * bv 8 => p.1 ∉ D) (mm ∪ dma)
    = mm ∪ filter (fun p : Arch.pa * bv 8 => p.1 ∉ D) dma.
  Proof using .
    intro Hd. rewrite elem_of_disjoint in Hd. apply map_eq. intro a.
    destruct (mm !! a) as [b|] eqn:Hm.
    - assert (Ha : a ∉ D).
      { intro Hc. apply (Hd a); [|exact Hc]. apply elem_of_dom. by exists b. }
      rewrite (lookup_union_Some_l _ _ _ _ Hm).
      apply map_lookup_filter_Some_2; [|cbn; exact Ha].
      by rewrite (lookup_union_Some_l _ _ _ _ Hm).
    - rewrite (lookup_union_r _ _ _ Hm).
      destruct (filter (fun p : Arch.pa * bv 8 => p.1 ∉ D) dma !! a) as [b|] eqn:Hf.
      + apply map_lookup_filter_Some in Hf as [Hdm Ha].
        apply map_lookup_filter_Some_2; [|exact Ha].
        by rewrite (lookup_union_r _ _ _ Hm).
      + apply map_lookup_filter_None.
        apply map_lookup_filter_None in Hf as [Hn | Hp].
        * left. by rewrite (lookup_union_r _ _ _ Hm).
        * right. intros b Hb. rewrite (lookup_union_r _ _ _ Hm) in Hb.
          exact (Hp b Hb).
  Qed.

  Lemma map_filter_union_in (rm dma : gmap Arch.pa (bv 8)) (D : gset Arch.pa) :
    dom rm ⊆ D ->
    filter (fun p : Arch.pa * bv 8 => p.1 ∉ D) (rm ∪ dma)
    = filter (fun p : Arch.pa * bv 8 => p.1 ∉ D) dma.
  Proof using .
    intro Hsub. apply map_eq. intro a.
    destruct (rm !! a) as [b|] eqn:Hr.
    - assert (Ha : a ∈ D) by (apply Hsub, elem_of_dom; by exists b).
      assert (HL : filter (fun p : Arch.pa * bv 8 => p.1 ∉ D) (rm ∪ dma) !! a = None).
      { apply map_lookup_filter_None. right. intros x _. cbn. intro Hc. exact (Hc Ha). }
      assert (HR : filter (fun p : Arch.pa * bv 8 => p.1 ∉ D) dma !! a = None).
      { apply map_lookup_filter_None. right. intros x _. cbn. intro Hc. exact (Hc Ha). }
      by rewrite HL HR.
    - rewrite map_lookup_filter (lookup_union_r _ _ _ Hr). by rewrite map_lookup_filter.
  Qed.

  Lemma map_filter_difference_l (m n : gmap Arch.pa (bv 8)) (D : gset Arch.pa) :
    filter (fun p : Arch.pa * bv 8 => p.1 ∉ D) (m ∖ n)
    = filter (fun p : Arch.pa * bv 8 => p.1 ∉ D) m ∖ n.
  Proof using .
    apply map_eq. intro a.
    destruct (n !! a) as [c|] eqn:Hn.
    - assert (HL : filter (fun p : Arch.pa * bv 8 => p.1 ∉ D) (m ∖ n) !! a = None).
      { apply map_lookup_filter_None. left. apply lookup_difference_None. right. by exists c. }
      assert (HR : (filter (fun p : Arch.pa * bv 8 => p.1 ∉ D) m ∖ n) !! a = None).
      { apply lookup_difference_None. right. by exists c. }
      by rewrite HL HR.
    - destruct (m !! a) as [b|] eqn:Hm.
      + assert (Hd : (m ∖ n) !! a = Some b) by (apply lookup_difference_Some; by split).
        destruct (decide (a ∈ D)) as [HaD | HaD].
        * assert (HL : filter (fun p : Arch.pa * bv 8 => p.1 ∉ D) (m ∖ n) !! a = None).
          { apply map_lookup_filter_None. right. intros x _. cbn. intro Hc. exact (Hc HaD). }
          assert (HR : (filter (fun p : Arch.pa * bv 8 => p.1 ∉ D) m ∖ n) !! a = None).
          { apply lookup_difference_None. left. apply map_lookup_filter_None. right.
            intros x _. cbn. intro Hc. exact (Hc HaD). }
          by rewrite HL HR.
        * assert (HL : filter (fun p : Arch.pa * bv 8 => p.1 ∉ D) (m ∖ n) !! a = Some b)
            by (apply map_lookup_filter_Some_2; [exact Hd | cbn; exact HaD]).
          assert (HR : (filter (fun p : Arch.pa * bv 8 => p.1 ∉ D) m ∖ n) !! a = Some b).
          { apply lookup_difference_Some. split; [|exact Hn].
            apply map_lookup_filter_Some_2; [exact Hm | cbn; exact HaD]. }
          by rewrite HL HR.
      + assert (HL : filter (fun p : Arch.pa * bv 8 => p.1 ∉ D) (m ∖ n) !! a = None).
        { apply map_lookup_filter_None. left. apply lookup_difference_None. by left. }
        assert (HR : (filter (fun p : Arch.pa * bv 8 => p.1 ∉ D) m ∖ n) !! a = None).
        { apply lookup_difference_None. left. apply map_lookup_filter_None. by left. }
        by rewrite HL HR.
  Qed.

  Lemma dom_filter_notin (dma : gmap Arch.pa (bv 8)) (D : gset Arch.pa) :
    dom (filter (fun p : Arch.pa * bv 8 => p.1 ∉ D) dma) = dom dma ∖ D.
  Proof using .
    apply set_eq. intro a. rewrite elem_of_difference !elem_of_dom. split.
    - intros [b Hb]. apply map_lookup_filter_Some in Hb as [Hb Ha].
      split; [by exists b | exact Ha].
    - intros [[b Hb] Ha]. exists b. apply map_lookup_filter_Some_2; [exact Hb | cbn; exact Ha].
  Qed.

  Lemma map_filter_id_notin (dma : gmap Arch.pa (bv 8)) (D : gset Arch.pa) :
    dom dma ## D -> filter (fun p : Arch.pa * bv 8 => p.1 ∉ D) dma = dma.
  Proof using .
    intro Hd. rewrite elem_of_disjoint in Hd. apply map_filter_id.
    intros a b Hab. cbn. intro Hc. apply (Hd a); [|exact Hc]. apply elem_of_dom. by exists b.
  Qed.

  (* ---- the holed lease ------------------------------------------------- *)
  Definition dma_own_x (dma : gmap Arch.pa (bv 8)) (D : gset Arch.pa) : iProp Σ :=
    dma_own (filter (fun p : Arch.pa * bv 8 => p.1 ∉ D) dma).

  Lemma dma_own_x_of_own (dma : gmap Arch.pa (bv 8)) (D : gset Arch.pa) :
    dom dma ## D -> dma_own dma -∗ dma_own_x dma D.
  Proof using . intro Hd. rewrite /dma_own_x (map_filter_id_notin dma D Hd). iIntros "$". Qed.

  Lemma dma_own_x_extend (rm dma : gmap Arch.pa (bv 8)) (D : gset Arch.pa) :
    dom rm ⊆ D -> dma_own_x dma D -∗ dma_own_x (rm ∪ dma) D.
  Proof using . intro H. rewrite /dma_own_x (map_filter_union_in rm dma D H). iIntros "$". Qed.

  (* THE RECLAIM'S LEASE MOVE, in one lemma: the hole shrinks to [D'], the
     [old] cells (the payoff) leave the lease entirely, and the [elem] cells
     (the used element, till now behind the hole) are RESEALED into it. *)
  Lemma dma_own_x_reshuffle (dma old elem : gmap Arch.pa (bv 8))
      (D D' : gset Arch.pa) :
    (forall a, a ∈ D <-> a ∈ D' \/ a ∈ dom old \/ a ∈ dom elem) ->
    dom old ## D' -> dom elem ## D' -> dom old ## dom elem ->
    elem ⊆ dma ->
    dma_own_x dma D -∗ dma_own elem -∗ dma_own_x (dma ∖ old) D'.
  Proof using .
    intros Hiff Hod He'd Hoe Hsub. iIntros "Hd He".
    rewrite /dma_own_x.
    assert (Hfeq : filter (fun x : Arch.pa * bv 8 => x.1 ∉ D') (dma ∖ old)
                   = elem ∪ filter (fun x : Arch.pa * bv 8 => x.1 ∉ D) dma).
    { apply map_eq. intro a.
      destruct (decide (a ∈ dom elem)) as [Hel|Hnel].
      - pose proof Hel as Hel'. apply elem_of_dom in Hel' as [b Hb].
        rewrite (lookup_union_Some_l _ _ _ _ Hb).
        apply map_lookup_filter_Some_2; cbn.
        + apply lookup_difference_Some. split.
          * exact (lookup_weaken _ _ _ _ Hb Hsub).
          * apply not_elem_of_dom. intro Hc.
            exact (proj1 (elem_of_disjoint _ _) Hoe a Hc Hel).
        + intro Hc.
          exact (proj1 (elem_of_disjoint _ _) He'd a Hel Hc).
      - assert (Hnone : elem !! a = None) by (apply not_elem_of_dom; exact Hnel).
        rewrite (lookup_union_r _ _ _ Hnone).
        destruct (decide (a ∈ dom old)) as [Hold|Hnold].
        + assert (HL : (dma ∖ old) !! a = None).
          { apply lookup_difference_None. right.
            apply elem_of_dom in Hold. exact Hold. }
          transitivity (None : option (bv 8)).
          * apply (proj2 (map_lookup_filter_None _ _ _)). left. exact HL.
          * symmetry. apply (proj2 (map_lookup_filter_None _ _ _)). right.
            intros x _ HnD.
            exact (HnD (proj2 (Hiff a) (or_intror (or_introl Hold)))).
        + assert (HDD : a ∈ D <-> a ∈ D').
          { split.
            - intro HD. destruct (proj1 (Hiff a) HD) as [H|[H|H]];
                [exact H | exfalso; exact (Hnold H) | exfalso; exact (Hnel H)].
            - intro HD'. exact (proj2 (Hiff a) (or_introl HD')). }
          assert (Holdnone : old !! a = None)
            by (apply not_elem_of_dom; exact Hnold).
          destruct (decide (a ∈ D')) as [Hd'|Hnd'].
          * transitivity (None : option (bv 8)).
            -- apply (proj2 (map_lookup_filter_None _ _ _)). right.
               intros x _ HnD'. exact (HnD' Hd').
            -- symmetry. apply (proj2 (map_lookup_filter_None _ _ _)). right.
               intros x _ HnD. exact (HnD (proj2 HDD Hd')).
          * destruct (dma !! a) as [b|] eqn:Hda.
            -- transitivity (Some b).
               ++ apply map_lookup_filter_Some_2; cbn; [| exact Hnd'].
                  apply lookup_difference_Some. by split.
               ++ symmetry. apply map_lookup_filter_Some_2; cbn; [exact Hda|].
                  intro Hc. exact (Hnd' (proj1 HDD Hc)).
            -- transitivity (None : option (bv 8)).
               ++ apply (proj2 (map_lookup_filter_None _ _ _)). left.
                  apply lookup_difference_None. by left.
               ++ symmetry. apply (proj2 (map_lookup_filter_None _ _ _)).
                  left. exact Hda. }
    rewrite Hfeq /dma_own.
    rewrite big_sepM_union.
    2:{ apply map_disjoint_dom. apply elem_of_disjoint. intros a Ha Hb.
        apply elem_of_dom in Hb as [b Hb].
        apply map_lookup_filter_Some in Hb as [_ Hb]. cbn in Hb.
        exact (Hb (proj2 (Hiff a) (or_intror (or_intror Ha)))). }
    iFrame "He Hd".
  Qed.

  Lemma dma_own_x_acc_same (mm dma : gmap Arch.pa (bv 8)) (D : gset Arch.pa) :
    mm ⊆ dma -> dom mm ## D ->
    dma_own_x dma D -∗ phys_map mm ∗ (phys_map mm -∗ dma_own_x dma D).
  Proof using .
    intros Hsub Hd. rewrite /dma_own_x. apply dma_own_acc_same.
    exact (map_filter_sub_of_disj _ _ _ Hsub Hd).
  Qed.

  Lemma dma_own_x_acc (mm mm' dma : gmap Arch.pa (bv 8)) (D : gset Arch.pa) :
    mm ⊆ dma -> dom mm' = dom mm -> dom mm ## D ->
    dma_own_x dma D -∗ phys_map mm ∗ (phys_map mm' -∗ dma_own_x (mm' ∪ dma) D).
  Proof using .
    intros Hsub Hdom Hd. rewrite /dma_own_x. iIntros "Hd".
    iDestruct (dma_own_acc mm mm' _ (map_filter_sub_of_disj _ _ _ Hsub Hd) Hdom
                 with "Hd") as "[$ Hback]".
    iIntros "Hmm". iDestruct ("Hback" with "Hmm") as "Hd".
    rewrite (map_filter_union_notin mm' dma D); [iExact "Hd" | rewrite Hdom; exact Hd].
  Qed.

  Lemma dma_own_x_shrink (mm dma : gmap Arch.pa (bv 8)) (D : gset Arch.pa) :
    mm ⊆ dma -> dom mm ## D ->
    dma_own_x dma D -∗ phys_map mm ∗ dma_own_x (dma ∖ mm) D.
  Proof using .
    intros Hsub Hd. rewrite /dma_own_x.
    rewrite (dma_own_split mm _ (map_filter_sub_of_disj _ _ _ Hsub Hd)).
    rewrite (map_filter_difference_l dma mm D). iIntros "$".
  Qed.

  Lemma dma_own_x_disj (dma : gmap Arch.pa (bv 8)) (D : gset Arch.pa)
      (mm : gmap Arch.pa (bv 8)) :
    dma_own_x dma D -∗ phys_map mm -∗ ⌜dom mm ## dom dma ∖ D⌝.
  Proof using .
    rewrite /dma_own_x. iIntros "Hd Hm".
    iDestruct (dma_own_disj with "Hd Hm") as %H.
    rewrite dom_filter_notin in H. by iPureIntro.
  Qed.

  Lemma dma_acc_x (w dma : gmap Arch.pa (bv 8)) (D : gset Arch.pa) :
    dom w ⊆ dom dma -> dom w ## D ->
    dma_own_x dma D -∗
    ∃ old : gmap Arch.pa (bv 8), ⌜dom old = dom w⌝ ∗ ⌜old ⊆ dma⌝ ∗
      ([∗ map] a ↦ b ∈ old, phys_ledger a (DfracOwn 1) b) ∗
      (([∗ map] a ↦ b ∈ w, phys_ledger a (DfracOwn 1) b) -∗ dma_own_x (w ∪ dma) D).
  Proof using .
    intros Hdom Hd. rewrite /dma_own_x. iIntros "Hd".
    assert (Hdom' : dom w ⊆ dom (filter (fun p : Arch.pa * bv 8 => p.1 ∉ D) dma)).
    { rewrite dom_filter_notin. intros a Ha. apply elem_of_difference.
      split; [by apply Hdom|]. intro Hc. rewrite elem_of_disjoint in Hd.
      exact (Hd a Ha Hc). }
    iDestruct (dma_acc w _ Hdom' with "Hd") as (old) "(%Hdo & %Hos & Hold & Hback)".
    iExists old. iSplitR; [done|]. iSplitR.
    { iPureIntro. etransitivity; [exact Hos | apply map_filter_subseteq]. }
    iFrame "Hold". iIntros "Hnew". iDestruct ("Hback" with "Hnew") as "Hd".
    rewrite (map_filter_union_notin w dma D Hd). iExact "Hd".
  Qed.

  Lemma dma_agree_x (m dma : gmap Arch.pa (bv 8)) (D : gset Arch.pa) :
    gen_heap_interp m -∗ dma_own_x dma D -∗
    ⌜filter (fun p : Arch.pa * bv 8 => p.1 ∉ D) dma ⊆ m⌝.
  Proof using . rewrite /dma_own_x. apply dma_agree. Qed.

  (* ---- the avail word's lease half ------------------------------------ *)
  Definition avail_lease_half (c : virtio_cfg) (np : nat) : iProp Σ :=
    ([∗ list] j ∈ seq 0 2,
       phys_ledger (pa_add (avail_idx_pa c) j) (DfracOwn (1/2))
         (nth_byte (wrap16 np) j))%I.

  Lemma avail_half_agree (m : gmap Arch.pa (bv 8)) (c : virtio_cfg) (np : nat) :
    gen_heap_interp m -∗ avail_lease_half c np -∗ ⌜avail_idx_bytes c np ⊆ m⌝.
  Proof using .
    iIntros "Hm H". rewrite /avail_lease_half avail_idx_bytes_range.
    iAssert (⌜forall j, (j < 2)%nat ->
               m !! pa_add (avail_idx_pa c) j = Some (nth_byte (wrap16 np) j)⌝)%I
      with "[Hm H]" as %HH.
    { rewrite bi.pure_forall. iIntros (j). rewrite bi.pure_impl. iIntros (Hj).
      iDestruct (big_sepL_lookup _ _ j j with "H") as "Hj";
        [apply lookup_seq; split; lia|].
      iDestruct (phys_ledger_forget with "Hj") as "Hp". rewrite /phys_pointsto.
      iDestruct "Hp" as "[Hp _]". by iDestruct (gen_heap_valid with "Hm Hp") as %?. }
    iPureIntro. apply range_map_sub; [lia|]. exact HH.
  Qed.

  (* the whole pure lease sits in memory: the holed part by [dma_agree_x],
     the hole by its half cells *)
  Lemma lease_agree (m dma : gmap Arch.pa (bv 8)) (c : virtio_cfg) (np : nat) :
    avail_idx_bytes c np ⊆ dma ->
    gen_heap_interp m -∗ dma_own_x dma (avail_idx_dom c) -∗ avail_lease_half c np -∗
    ⌜dma ⊆ m⌝.
  Proof using .
    intro Hab. iIntros "Hm Hd Hh".
    iDestruct (dma_agree_x with "Hm Hd") as %Hx.
    iDestruct (avail_half_agree with "Hm Hh") as %Ha.
    iPureIntro. rewrite map_subseteq_spec. intros a b Hab'.
    destruct (decide (a ∈ avail_idx_dom c)) as [HaD | HaD].
    - rewrite -(avail_idx_bytes_dom c np) in HaD. apply elem_of_dom in HaD as [b' Hb'].
      rewrite map_subseteq_spec in Hab. pose proof (Hab a b' Hb') as Hab2.
      rewrite Hab' in Hab2. injection Hab2 as ->.
      rewrite map_subseteq_spec in Ha. by apply Ha.
    - rewrite map_subseteq_spec in Hx. apply Hx.
      apply map_lookup_filter_Some_2; [exact Hab' | cbn; exact HaD].
  Qed.

  (* a full window and the half cells do not overlap *)
  Lemma phys_map_half_disj (mm : gmap Arch.pa (bv 8)) (c : virtio_cfg) (np : nat) :
    phys_map mm -∗ avail_lease_half c np -∗ ⌜dom mm ## avail_idx_dom c⌝.
  Proof using .
    iIntros "Hm H". rewrite /phys_map /avail_lease_half.
    iAssert (⌜forall a, a ∈ dom mm -> a ∈ avail_idx_dom c -> False⌝)%I
      with "[Hm H]" as %HH.
    { rewrite bi.pure_forall. iIntros (a). rewrite !bi.pure_impl. iIntros (Ha Hb).
      apply elem_of_dom in Ha as [b Hb'].
      apply pa_range_elim in Hb as (j & Hj & ->).
      iDestruct (big_sepM_lookup _ _ _ _ Hb' with "Hm") as "Ha".
      iDestruct (big_sepL_lookup _ _ j j with "H") as "Hj";
        [apply lookup_seq; split; lia|].
      iDestruct (phys_ledger_forget with "Ha") as "Hp1".
      iDestruct (phys_ledger_forget with "Hj") as "Hp2".
      iEval (rewrite /phys_pointsto) in "Hp1". iEval (rewrite /phys_pointsto) in "Hp2".
      iDestruct "Hp1" as "[Hp1 _]". iDestruct "Hp2" as "[Hp2 _]".
      iDestruct (pointsto_valid_2 with "Hp1 Hp2") as %[Hv _].
      exfalso. rewrite dfrac_op_own dfrac_valid_own in Hv.
      exact (Qp.not_add_le_l 1 (1/2)%Qp Hv). }
    iPureIntro. rewrite elem_of_disjoint. exact HH.
  Qed.

  Lemma range_disj_avail (c : virtio_cfg) (a : Arch.pa) (n : nat) (f : nat -> bv 8) :
    (forall j, (j < n)%nat -> pa_add a j ∈ used_page_pas c) ->
    avail_idx_dom c ## used_page_pas c ->
    dom (range_map a n f) ## avail_idx_dom c.
  Proof using .
    intros Hin Hd. rewrite range_map_dom. apply gset_disj_sym.
    apply (gset_disj_sub_r _ _ (used_page_pas c)); [| exact Hd].
    intros x Hx. apply pa_range_elim in Hx as (j & Hj & ->). exact (Hin j Hj).
  Qed.

  Lemma ctl_avail_sub (c : virtio_cfg) (pr : vproto) (dma : gmap Arch.pa (bv 8)) :
    vproto_ctl c pr ⊆ dma -> avail_idx_bytes c (vp_np pr) ⊆ dma.
  Proof using .
    intro H. unfold vproto_ctl in H.
    (* pop-era [vproto_ctl] carries the RING bytes too: (avail ∪ ring) ∪ pins *)
    etransitivity; [| exact H ].
    etransitivity; apply map_union_subseteq_l.
  Qed.

  (* a full window is disjoint from the WHOLE pure lease: from the holed
     resource off the hole, and from the half cells on it *)
  Lemma lease_disj (dma mm : gmap Arch.pa (bv 8)) (c : virtio_cfg) (np : nat) :
    dma_own_x dma (avail_idx_dom c) -∗ avail_lease_half c np -∗ phys_map mm -∗
    ⌜dom mm ## dom dma⌝.
  Proof using .
    iIntros "Hd Hh Hm".
    iDestruct (dma_own_x_disj with "Hd Hm") as %H1.
    iDestruct (phys_map_half_disj with "Hm Hh") as %H2.
    iPureIntro. rewrite elem_of_disjoint. intros x Hx Hy.
    destruct (decide (x ∈ avail_idx_dom c)) as [HD|HD].
    - exact (proj1 (elem_of_disjoint _ _) H2 x Hx HD).
    - apply (proj1 (elem_of_disjoint _ _) H1 x Hx). apply elem_of_difference. by split.
  Qed.

  (* ================================================================= *)
  (* A6.125 step 2: THE HOLE IS THE WHOLE CONTROL SET.  [vproto_ctl c pr]  *)
  (* (the avail-index word plus every leased pin) is exactly the set of    *)
  (* hart-written, device-read cells; the lease keeps ALL of them at HALF  *)
  (* ([half_map]), sealed, and the holed resource covers the rest.  The    *)
  (* avail-specific kit above is the two-byte special case (A6.124).      *)
  (* ================================================================= *)
  Definition half_map (m : gmap Arch.pa (bv 8)) : iProp Σ :=
    ([∗ map] a ↦ b ∈ m, phys_ledger a (DfracOwn (1/2)) b)%I.

  Lemma half_map_union (m1 m2 : gmap Arch.pa (bv 8)) :
    m1 ##ₘ m2 -> half_map (m1 ∪ m2) ⊣⊢ half_map m1 ∗ half_map m2.
  Proof using . intro H. rewrite /half_map. by apply big_sepM_union. Qed.

  Lemma half_map_empty : half_map ∅ ⊣⊢ emp.
  Proof using . rewrite /half_map. apply big_sepM_empty. Qed.


  (* the dq-generic form of [phys_map_idx_list] *)
  Lemma ledger_map_idx_list (dq : dfrac) (a : Arch.pa) (l : list nat) (f : nat -> bv 8) :
    NoDup l -> (forall j, j ∈ l -> Z.of_nat j < 18446744073709551616) ->
    ([∗ map] x ↦ b ∈ (foldr (fun j acc => <[ pa_add a j := f j ]> acc) ∅ l),
       phys_ledger x dq b)
    ⊣⊢ ([∗ list] j ∈ l, phys_ledger (pa_add a j) dq (f j)).
  Proof using .
    induction l as [|i l IH]; intros Hnd Hb.
    - rewrite big_sepM_empty big_sepL_nil. reflexivity.
    - apply NoDup_cons in Hnd as [Hi Hnd].
      assert (Hnone : foldr (fun j acc => <[ pa_add a j := f j ]> acc)
                        (∅ : gmap Arch.pa (bv 8)) l !! pa_add a i = None).
      { rewrite (foldr_ins_lookup_ne (pa_add a) f l
                   (∅ : gmap Arch.pa (bv 8)) (pa_add a i)).
        - apply lookup_empty.
        - intros z Hz Heq. exfalso. apply Hi.
          assert (Hzi : z = i)
            by (apply (pa_add_inj a);
                [ apply Hb, list_elem_of_further, Hz
                | apply Hb, list_elem_of_here | exact Heq ]).
          rewrite Hzi in Hz. exact Hz. }
      cbn [foldr]. rewrite big_sepM_insert; [| exact Hnone ].
      rewrite big_sepL_cons. cbv beta.
      apply bi.sep_proper; [reflexivity|].
      apply IH; [ exact Hnd | intros j Hj; apply Hb, list_elem_of_further, Hj ].
  Qed.

  (* the predicate-generic form: any per-cell predicate over a range map *)
  Lemma range_map_big_sepM (Φ : Arch.pa -> bv 8 -> iProp Σ) (a : Arch.pa) (n : nat)
      (f : nat -> bv 8) :
    Z.of_nat n < 18446744073709551616 ->
    ([∗ map] x ↦ b ∈ range_map a n f, Φ x b)
    ⊣⊢ ([∗ list] j ∈ seq 0 n, Φ (pa_add a j) (f j)).
  Proof using .
    intro Hn. rewrite /range_map.
    assert (Hnd : NoDup (seq 0 n)) by apply NoDup_seq.
    assert (Hb : forall j, j ∈ seq 0 n -> Z.of_nat j < 18446744073709551616)
      by (intros j Hj; apply elem_of_seq in Hj; lia).
    revert Hnd Hb. generalize (seq 0 n) as l. clear n Hn.
    induction l as [|i l IH]; intros Hnd Hb.
    - rewrite big_sepM_empty big_sepL_nil. reflexivity.
    - apply NoDup_cons in Hnd as [Hi Hnd].
      assert (Hnone : foldr (fun j acc => <[ pa_add a j := f j ]> acc)
                        (∅ : gmap Arch.pa (bv 8)) l !! pa_add a i = None).
      { rewrite (foldr_ins_lookup_ne (pa_add a) f l
                   (∅ : gmap Arch.pa (bv 8)) (pa_add a i)).
        - apply lookup_empty.
        - intros z Hz Heq. exfalso. apply Hi.
          assert (Hzi : z = i)
            by (apply (pa_add_inj a);
                [ apply Hb, list_elem_of_further, Hz
                | apply Hb, list_elem_of_here | exact Heq ]).
          rewrite Hzi in Hz. exact Hz. }
      cbn [foldr]. rewrite big_sepM_insert; [| exact Hnone ].
      rewrite big_sepL_cons. cbv beta.
      apply bi.sep_proper; [reflexivity|].
      apply IH; [ exact Hnd | intros j Hj; apply Hb, list_elem_of_further, Hj ].
  Qed.

  Lemma half_map_range (a : Arch.pa) (n : nat) (f : nat -> bv 8) :
    Z.of_nat n < 18446744073709551616 ->
    half_map (range_map a n f)
    ⊣⊢ ([∗ list] j ∈ seq 0 n, phys_ledger (pa_add a j) (DfracOwn (1/2)) (f j)).
  Proof using .
    intro Hn. rewrite /half_map. apply ledger_map_idx_list; [ apply NoDup_seq | ].
    intros j Hj. apply elem_of_seq in Hj. lia.
  Qed.

  Lemma avail_lease_half_eq (c : virtio_cfg) (np : nat) :
    avail_lease_half c np ⊣⊢ half_map (avail_idx_bytes c np).
  Proof using .
    rewrite /avail_lease_half avail_idx_bytes_range. symmetry.
    apply half_map_range. lia.
  Qed.

  (* a full sealed cell is two sealed halves, and back *)
  Lemma phys_ledger_split_half (a : Arch.pa) (v : bv 8) :
    phys_ledger a (DfracOwn 1) v ⊢
    phys_ledger a (DfracOwn (1/2)) v ∗ phys_ledger a (DfracOwn (1/2)) v.
  Proof using .
    rewrite !phys_ledger_unseal /phys_ledger_def. iIntros "(%t & H)".
    iAssert (phys_ledger_at a (DfracOwn 1) v t) with "[H]" as "H"; [iExact "H"|].
    iEval (rewrite phys_ledger_at_halves) in "H".
    iDestruct "H" as "[H1 H2]". iSplitL "H1"; iExists t; [iExact "H1" | iExact "H2"].
  Qed.

  Lemma phys_ledger_join_half (a : Arch.pa) (v v' : bv 8) :
    phys_ledger a (DfracOwn (1/2)) v -∗ phys_ledger a (DfracOwn (1/2)) v' -∗
    ⌜v' = v⌝ ∗ phys_ledger a (DfracOwn 1) v.
  Proof using .
    iIntros "H1 H2". rewrite {1}phys_ledger_unseal /phys_ledger_def.
    iDestruct "H1" as "(%t & H1)".
    iDestruct (phys_ledger_at_join_sealed with "H1 H2") as "[$ H]".
    by iApply phys_ledger_at_ledger.
  Qed.

  Lemma phys_map_split_half (m : gmap Arch.pa (bv 8)) :
    phys_map m ⊢ half_map m ∗ half_map m.
  Proof using .
    rewrite /phys_map /half_map -big_sepM_sep.
    apply big_sepM_mono. intros a b _. apply phys_ledger_split_half.
  Qed.

  Lemma half_map_agree (m ctl : gmap Arch.pa (bv 8)) :
    gen_heap_interp m -∗ half_map ctl -∗ ⌜ctl ⊆ m⌝.
  Proof using .
    iIntros "Hm H". rewrite /half_map.
    iAssert (⌜forall a b, ctl !! a = Some b -> m !! a = Some b⌝)%I with "[Hm H]" as %HH.
    { rewrite bi.pure_forall. iIntros (a). rewrite bi.pure_forall. iIntros (b).
      rewrite bi.pure_impl. iIntros (Hab).
      iDestruct (big_sepM_lookup _ _ _ _ Hab with "H") as "Ha".
      iDestruct (phys_ledger_forget with "Ha") as "Hp". rewrite /phys_pointsto.
      iDestruct "Hp" as "[Hp _]". by iDestruct (gen_heap_valid with "Hm Hp") as %?. }
    iPureIntro. rewrite map_subseteq_spec. exact HH.
  Qed.

  Lemma lease_agree_ctl (m dma ctl : gmap Arch.pa (bv 8)) :
    ctl ⊆ dma ->
    gen_heap_interp m -∗ dma_own_x dma (dom ctl) -∗ half_map ctl -∗ ⌜dma ⊆ m⌝.
  Proof using .
    intro Hab. iIntros "Hm Hd Hh".
    iDestruct (dma_agree_x with "Hm Hd") as %Hx.
    iDestruct (half_map_agree with "Hm Hh") as %Ha.
    iPureIntro. rewrite map_subseteq_spec. intros a b Hab'.
    destruct (decide (a ∈ dom ctl)) as [HaD | HaD].
    - apply elem_of_dom in HaD as [b' Hb'].
      rewrite map_subseteq_spec in Hab. pose proof (Hab a b' Hb') as Hab2.
      rewrite Hab' in Hab2. injection Hab2 as ->.
      rewrite map_subseteq_spec in Ha. by apply Ha.
    - rewrite map_subseteq_spec in Hx. apply Hx.
      apply map_lookup_filter_Some_2; [exact Hab' | cbn; exact HaD].
  Qed.

  (* a full window and any half cells do not overlap *)
  Lemma phys_map_half_map_disj (mm ctl : gmap Arch.pa (bv 8)) :
    phys_map mm -∗ half_map ctl -∗ ⌜dom mm ## dom ctl⌝.
  Proof using .
    iIntros "Hm H". rewrite /phys_map /half_map.
    iAssert (⌜forall a, a ∈ dom mm -> a ∈ dom ctl -> False⌝)%I
      with "[Hm H]" as %HH.
    { rewrite bi.pure_forall. iIntros (a). rewrite !bi.pure_impl. iIntros (Ha Hb).
      apply elem_of_dom in Ha as [b Hb']. apply elem_of_dom in Hb as [b2 Hb2].
      iDestruct (big_sepM_lookup _ _ _ _ Hb' with "Hm") as "Ha".
      iDestruct (big_sepM_lookup _ _ _ _ Hb2 with "H") as "Hj".
      iDestruct (phys_ledger_forget with "Ha") as "Hp1".
      iDestruct (phys_ledger_forget with "Hj") as "Hp2".
      iEval (rewrite /phys_pointsto) in "Hp1". iEval (rewrite /phys_pointsto) in "Hp2".
      iDestruct "Hp1" as "[Hp1 _]". iDestruct "Hp2" as "[Hp2 _]".
      iDestruct (pointsto_valid_2 with "Hp1 Hp2") as %[Hv _].
      exfalso. rewrite dfrac_op_own dfrac_valid_own in Hv.
      exact (Qp.not_add_le_l 1 (1/2)%Qp Hv). }
    iPureIntro. rewrite elem_of_disjoint. exact HH.
  Qed.

  Lemma lease_disj_ctl (dma mm ctl : gmap Arch.pa (bv 8)) :
    dma_own_x dma (dom ctl) -∗ half_map ctl -∗ phys_map mm -∗
    ⌜dom mm ## dom dma⌝.
  Proof using .
    iIntros "Hd Hh Hm".
    iDestruct (dma_own_x_disj with "Hd Hm") as %H1.
    iDestruct (phys_map_half_map_disj with "Hm Hh") as %H2.
    iPureIntro. rewrite elem_of_disjoint. intros x Hx Hy.
    destruct (decide (x ∈ dom ctl)) as [HD|HD].
    - exact (proj1 (elem_of_disjoint _ _) H2 x Hx HD).
    - apply (proj1 (elem_of_disjoint _ _) H1 x Hx). apply elem_of_difference. by split.
  Qed.

  (* the hole only matters on the map's domain *)

  Lemma map_filter_hole_ext (m : gmap Arch.pa (bv 8)) (D D' : gset Arch.pa) :
    (forall a, a ∈ dom m -> (a ∈ D <-> a ∈ D')) ->
    filter (fun p : Arch.pa * bv 8 => p.1 ∉ D) m
    = filter (fun p : Arch.pa * bv 8 => p.1 ∉ D') m.
  Proof using .
    intro H. apply map_filter_ext. intros a b Hab. cbn.
    assert (Ha : a ∈ dom m) by (apply elem_of_dom; by exists b).
    rewrite (H a Ha). reflexivity.
  Qed.

  (* A6.126 §6: a set of the lease's plain bytes leaves it and the hole grows
     by exactly that set -- the completion taking the slot's done footprint *)
  Lemma dma_own_x_take (S : gset Arch.pa) (dma : gmap Arch.pa (bv 8)) (D : gset Arch.pa) :
    S ⊆ dom dma -> S ## D ->
    dma_own_x dma D -∗
    ∃ old : gmap Arch.pa (bv 8),
      ⌜dom old = S⌝ ∗ ⌜old ⊆ dma⌝ ∗ phys_map old ∗ dma_own_x dma (D ∪ S).
  Proof using .
    intros Hsub Hd. iIntros "Hd".
    set (old := filter (fun p : Arch.pa * bv 8 => p.1 ∈ S) dma).
    assert (Hos : old ⊆ dma) by apply map_filter_subseteq.
    assert (Hdom : dom old = S).
    { apply set_eq. intro a. rewrite elem_of_dom. split.
      - intros [b Hb]. apply map_lookup_filter_Some in Hb as [_ Ha]. exact Ha.
      - intro Ha. pose proof (Hsub a Ha) as Hin. apply elem_of_dom in Hin as [b Hb].
        exists b. apply map_lookup_filter_Some_2; [exact Hb | cbn; exact Ha]. }
    assert (HdD : dom old ## D) by (rewrite Hdom; exact Hd).
    iDestruct (dma_own_x_shrink old dma D Hos HdD with "Hd") as "[Hold Hd]".
    iExists old. iSplitR; [done|]. iSplitR; [done|]. iFrame "Hold".
    rewrite /dma_own_x.
    assert (Heq : filter (fun p : Arch.pa * bv 8 => p.1 ∉ D) (dma ∖ old)
                  = filter (fun p : Arch.pa * bv 8 => p.1 ∉ D ∪ S) dma).
    { apply map_eq. intro a. destruct (decide (a ∈ S)) as [HaS | HaS].
      - assert (HL : filter (fun p : Arch.pa * bv 8 => p.1 ∉ D) (dma ∖ old) !! a = None).
        { apply map_lookup_filter_None. left. apply lookup_difference_None.
          destruct (dma !! a) as [b|] eqn:Hb; [right | left; reflexivity].
          exists b. apply map_lookup_filter_Some_2; [exact Hb | cbn; exact HaS]. }
        assert (HR : filter (fun p : Arch.pa * bv 8 => p.1 ∉ D ∪ S) dma !! a = None).
        { apply map_lookup_filter_None. right. intros b _. cbn. intro Hc.
          apply Hc. apply elem_of_union_r. exact HaS. }
        by rewrite HL HR.
      - assert (Hnone : old !! a = None).
        { apply map_lookup_filter_None. right. intros b _. cbn. exact HaS. }
        destruct (dma !! a) as [b|] eqn:Hb.
        + assert (Hd' : (dma ∖ old) !! a = Some b)
            by (apply lookup_difference_Some; split; [exact Hb | exact Hnone]).
          destruct (decide (a ∈ D)) as [HaD | HaD].
          * assert (HL : filter (fun p : Arch.pa * bv 8 => p.1 ∉ D) (dma ∖ old) !! a = None)
              by (apply map_lookup_filter_None; right; intros x _; cbn; intro Hc; exact (Hc HaD)).
            assert (HR : filter (fun p : Arch.pa * bv 8 => p.1 ∉ D ∪ S) dma !! a = None)
              by (apply map_lookup_filter_None; right; intros x _; cbn; intro Hc;
                  apply Hc; apply elem_of_union_l; exact HaD).
            by rewrite HL HR.
          * assert (HL : filter (fun p : Arch.pa * bv 8 => p.1 ∉ D) (dma ∖ old) !! a = Some b)
              by (apply map_lookup_filter_Some_2; [exact Hd' | cbn; exact HaD]).
            assert (HR : filter (fun p : Arch.pa * bv 8 => p.1 ∉ D ∪ S) dma !! a = Some b).
            { apply map_lookup_filter_Some_2; [exact Hb | cbn]. intro Hc.
              apply elem_of_union in Hc as [Hc | Hc]; [exact (HaD Hc) | exact (HaS Hc)]. }
            by rewrite HL HR.
        + assert (HL : filter (fun p : Arch.pa * bv 8 => p.1 ∉ D) (dma ∖ old) !! a = None)
            by (apply map_lookup_filter_None; left; apply lookup_difference_None; left; exact Hb).
          assert (HR : filter (fun p : Arch.pa * bv 8 => p.1 ∉ D ∪ S) dma !! a = None)
            by (apply map_lookup_filter_None; left; exact Hb).
          by rewrite HL HR. }
    rewrite Heq. iExact "Hd".
  Qed.

  (* A6.126 §6: cells of the lease's map that were behind a hole come back
     sealed, and the hole shrinks by exactly their addresses -- the reclaimed
     slot's used element returning to the sealed lease *)
  Lemma dma_own_x_fill (em dma : gmap Arch.pa (bv 8)) (D : gset Arch.pa) :
    em ⊆ dma -> dom em ⊆ D ->
    dma_own_x dma D -∗ phys_map em -∗ dma_own_x dma (D ∖ dom em).
  Proof using .
    intros Hsub HD. rewrite /dma_own_x /dma_own /phys_map. iIntros "Hd Hem".
    assert (Heq : filter (fun p : Arch.pa * bv 8 => p.1 ∉ D ∖ dom em) dma
                  = em ∪ filter (fun p : Arch.pa * bv 8 => p.1 ∉ D) dma).
    { apply map_eq. intro a. destruct (em !! a) as [b|] eqn:He.
      - assert (Hda : dma !! a = Some b)
          by (rewrite map_subseteq_spec in Hsub; exact (Hsub a b He)).
        rewrite (lookup_union_Some_l _ _ _ _ He).
        apply map_lookup_filter_Some_2; [exact Hda | cbn].
        intro Hc. apply elem_of_difference in Hc as [_ Hc]. apply Hc.
        apply elem_of_dom. by exists b.
      - rewrite (lookup_union_r _ _ _ He).
        assert (Hnd : a ∉ dom em) by (apply not_elem_of_dom; exact He).
        destruct (dma !! a) as [b|] eqn:Hda.
        + destruct (decide (a ∈ D)) as [HaD | HaD].
          * assert (HL : filter (fun p : Arch.pa * bv 8 => p.1 ∉ D ∖ dom em) dma !! a = None).
            { apply map_lookup_filter_None. right. intros x _. cbn. intro Hc.
              apply Hc. apply elem_of_difference. by split. }
            assert (HR : filter (fun p : Arch.pa * bv 8 => p.1 ∉ D) dma !! a = None)
              by (apply map_lookup_filter_None; right; intros x _; cbn; intro Hc; exact (Hc HaD)).
            by rewrite HL HR.
          * assert (HL : filter (fun p : Arch.pa * bv 8 => p.1 ∉ D ∖ dom em) dma !! a = Some b).
            { apply map_lookup_filter_Some_2; [exact Hda | cbn]. intro Hc.
              apply elem_of_difference in Hc as [Hc _]. exact (HaD Hc). }
            assert (HR : filter (fun p : Arch.pa * bv 8 => p.1 ∉ D) dma !! a = Some b)
              by (apply map_lookup_filter_Some_2; [exact Hda | cbn; exact HaD]).
            by rewrite HL HR.
        + assert (HL : filter (fun p : Arch.pa * bv 8 => p.1 ∉ D ∖ dom em) dma !! a = None)
            by (apply map_lookup_filter_None; left; exact Hda).
          assert (HR : filter (fun p : Arch.pa * bv 8 => p.1 ∉ D) dma !! a = None)
            by (apply map_lookup_filter_None; left; exact Hda).
          by rewrite HL HR. }
    assert (Hdisj : em ##ₘ filter (fun p : Arch.pa * bv 8 => p.1 ∉ D) dma).
    { apply map_disjoint_dom. rewrite dom_filter_notin. apply elem_of_disjoint.
      intros a Ha Hb. apply elem_of_difference in Hb as [_ Hb]. exact (Hb (HD a Ha)). }
    rewrite Heq (big_sepM_union _ _ _ Hdisj). iFrame "Hem Hd".
  Qed.

  Lemma dma_own_x_hole_ext (m : gmap Arch.pa (bv 8)) (D D' : gset Arch.pa) :
    (forall a, a ∈ dom m -> (a ∈ D <-> a ∈ D')) ->
    dma_own_x m D ⊣⊢ dma_own_x m D'.
  Proof using . intro H. rewrite /dma_own_x (map_filter_hole_ext m D D' H). reflexivity. Qed.

  (* dropping a leased region out of the hole AND out of the map *)
  Lemma map_filter_drop_hole (m pin : gmap Arch.pa (bv 8)) (D : gset Arch.pa) :
    dom pin ⊆ D ->
    filter (fun p : Arch.pa * bv 8 => p.1 ∉ D ∖ dom pin) (m ∖ pin)
    = filter (fun p : Arch.pa * bv 8 => p.1 ∉ D) m.
  Proof using .
    intro HsubD. apply map_eq. intro a.
    destruct (filter (fun p : Arch.pa * bv 8 => p.1 ∉ D) m !! a) as [b|] eqn:HR.
    - apply map_lookup_filter_Some in HR as [Hm HnD]. cbn in HnD.
      apply map_lookup_filter_Some. split.
      + apply lookup_difference_Some. split; [exact Hm|].
        apply not_elem_of_dom. intro Hc. apply HnD. apply HsubD. exact Hc.
      + cbn. intro Hc. apply elem_of_difference in Hc as [Hc _]. exact (HnD Hc).
    - apply map_lookup_filter_None in HR as [Hm | HP].
      + apply map_lookup_filter_None. left. apply lookup_difference_None. left. exact Hm.
      + destruct (m !! a) as [b|] eqn:Hm.
        2:{ apply map_lookup_filter_None. left. apply lookup_difference_None. left. exact Hm. }
        specialize (HP b eq_refl). cbn in HP. apply dec_stable in HP.
        apply map_lookup_filter_None.
        destruct (pin !! a) as [b'|] eqn:Hp.
        * left. apply lookup_difference_None. right. by exists b'.
        * right. intros x Hx. apply lookup_difference_Some in Hx as [Hx _].
          cbn. intro Hc. apply Hc. apply elem_of_difference. split; [exact HP|].
          apply not_elem_of_dom. exact Hp.
  Qed.

  Lemma dma_own_x_drop_hole (m pin : gmap Arch.pa (bv 8)) (D : gset Arch.pa) :
    dom pin ⊆ D ->
    dma_own_x m D ⊣⊢ dma_own_x (m ∖ pin) (D ∖ dom pin).
  Proof using . intro H. rewrite /dma_own_x (map_filter_drop_hole m pin D H). reflexivity. Qed.

  (* the used page is off the whole control set *)
  Lemma range_disj_ctl (c : virtio_cfg) (pr : vproto) (D : gset Arch.pa)
      (a : Arch.pa) (n : nat) (f : nat -> bv 8) :
    (forall j, (j < n)%nat -> pa_add a j ∈ used_page_pas c) ->
    vproto_ok c pr D ->
    dom (range_map a n f) ## dom (vproto_ctl c pr).
  Proof using .
    intros Hin Hok. rewrite range_map_dom. apply elem_of_disjoint.
    intros x Hx Hc. apply pa_range_elim in Hx as (j & Hj & ->).
    (* pop-era [vproto_ctl] = (avail ∪ ring) ∪ pins *)
    unfold vproto_ctl in Hc. rewrite !dom_union_L avail_idx_bytes_dom in Hc.
    apply elem_of_union in Hc as [Hc|Hc];
      [ apply elem_of_union in Hc as [Hc|Hc] |].
    - exact (proj1 (elem_of_disjoint _ _) (vpo_idx_used _ _ _ Hok) _ Hc (Hin j Hj)).
    - apply (ring_bytes_dom _ _) in Hc.
      exact (proj1 (elem_of_disjoint _ _) (vpo_ring_used _ _ _ Hok) _ Hc (Hin j Hj)).
    - exact (proj1 (elem_of_disjoint _ _) (pins_union_off_standing _ _ _ Hok) _ Hc
               (elem_of_union_r _ _ _ (Hin j Hj))).
  Qed.

  (* the control set splits into the index word, the RING CELLS (pop-era:
     the whole avail ring rides the control set) and the pins *)
  Lemma ctl_split_disj (c : virtio_cfg) (pr : vproto) (D : gset Arch.pa) :
    vproto_ok c pr D ->
    avail_idx_bytes c (vp_np pr) ##ₘ pins_union (vp_pin pr).
  Proof using .
    intro Hok. apply map_disjoint_dom. rewrite avail_idx_bytes_dom. apply gset_disj_sym.
    apply (gset_disj_sub_r _ _ (avail_idx_dom c ∪ ring_cells_dom c ∪ used_page_pas c));
      [ etransitivity; apply union_subseteq_l
      | exact (pins_union_off_standing _ _ _ Hok) ].
  Qed.

  Lemma ctl_split_ring_pins (c : virtio_cfg) (pr : vproto) (D : gset Arch.pa) :
    vproto_ok c pr D ->
    ring_bytes c (vp_ring pr) ##ₘ pins_union (vp_pin pr).
  Proof using .
    intro Hok. apply map_disjoint_dom. apply gset_disj_sym.
    apply (gset_disj_sub_r _ _ (avail_idx_dom c ∪ ring_cells_dom c ∪ used_page_pas c));
      [| exact (pins_union_off_standing _ _ _ Hok) ].
    etransitivity; [ apply ring_bytes_dom |].
    etransitivity; [ apply union_subseteq_r | apply union_subseteq_l ].
  Qed.

  Lemma half_map_ctl_split (c : virtio_cfg) (pr : vproto) (D : gset Arch.pa) :
    vproto_ok c pr D ->
    half_map (vproto_ctl c pr)
    ⊣⊢ avail_lease_half c (vp_np pr) ∗ half_map (ring_bytes c (vp_ring pr))
       ∗ half_map (pins_union (vp_pin pr)).
  Proof using .
    intro Hok.
    assert (Hd1 : avail_idx_bytes c (vp_np pr) ##ₘ ring_bytes c (vp_ring pr))
      by exact (idx_ring_bytes_disj c (vp_np pr) (vp_ring pr)
                  (vpo_ring_idx _ _ _ Hok)).
    assert (Hd2 : avail_idx_bytes c (vp_np pr) ∪ ring_bytes c (vp_ring pr)
                    ##ₘ pins_union (vp_pin pr)).
    { apply map_disjoint_union_l. split;
        [ exact (ctl_split_disj _ _ _ Hok) | exact (ctl_split_ring_pins _ _ _ Hok) ]. }
    rewrite /vproto_ctl (half_map_union _ _ Hd2) (half_map_union _ _ Hd1)
      avail_lease_half_eq -bi.sep_assoc.
    reflexivity.
  Qed.

  (* THE PIN OFFER.  Exclusivity of a new pin against the lease is an
     OWNERSHIP fact (the pure protocol cannot see it), and against the
     lease's HALF cells only a more-than-half owner conflicts: so the
     publisher offers each pin cell's memory at 1 with its stamp at ½ --
     which is what a ctx cell minus its arm and half its stamp is (A6.125:
     the ctx side keeps ½ stamp + arm, the caller's half of memory comes
     back through [pin_back]).  The lease keeps the sealed half. *)
  Definition pin_offer (m : gmap Arch.pa (bv 8)) : iProp Σ :=
    ([∗ map] a ↦ b ∈ m,
       phys_pointsto a (DfracOwn (1/2)) b ∗ phys_ledger a (DfracOwn (1/2)) b)%I.
  Definition pin_back (m : gmap Arch.pa (bv 8)) : iProp Σ :=
    ([∗ map] a ↦ b ∈ m, phys_pointsto a (DfracOwn (1/2)) b)%I.

  Lemma pin_offer_split (m : gmap Arch.pa (bv 8)) :
    pin_offer m ⊢ half_map m ∗ pin_back m.
  Proof using .
    rewrite /pin_offer /half_map /pin_back -big_sepM_sep.
    apply big_sepM_mono. intros a b _. iIntros "[Hp Hl]". iFrame.
  Qed.

  (* the interim caller (sealed full cells) offers by dropping half a stamp *)
  Lemma phys_map_offer (m : gmap Arch.pa (bv 8)) : phys_map m ⊢ pin_offer m.
  Proof using .
    rewrite /phys_map /pin_offer. apply big_sepM_mono. intros a b _.
    iIntros "H". iDestruct (phys_ledger_split_half with "H") as "[H1 H2]".
    iDestruct (phys_ledger_forget with "H1") as "H1". iFrame.
  Qed.

  Lemma pin_offer_union (m1 m2 : gmap Arch.pa (bv 8)) :
    m1 ##ₘ m2 -> pin_offer (m1 ∪ m2) ⊣⊢ pin_offer m1 ∗ pin_offer m2.
  Proof using . intro H. rewrite /pin_offer. by apply big_sepM_union. Qed.

  Lemma pin_offer_empty : pin_offer ∅ ⊣⊢ emp.
  Proof using . rewrite /pin_offer. apply big_sepM_empty. Qed.

  (* an offered cell is a full memory owner: two offers never overlap *)
  Lemma pin_offer_full (a : Arch.pa) (b : bv 8) :
    phys_pointsto a (DfracOwn (1/2)) b ∗ phys_ledger a (DfracOwn (1/2)) b ⊢
    pointsto (L := Arch.pa) (V := bv 8) a (DfracOwn 1) b.
  Proof using .
    iIntros "[Hp Hl]". iDestruct (phys_ledger_forget with "Hl") as "Hp'".
    iEval (rewrite /phys_pointsto) in "Hp". iEval (rewrite /phys_pointsto) in "Hp'".
    iDestruct "Hp" as "[Hp _]". iDestruct "Hp'" as "[Hp' _]".
    rewrite (fractional_half (pointsto (L := Arch.pa) (V := bv 8) a (DfracOwn 1) b)).
    iFrame.
  Qed.

  Lemma pin_offer_disj (m1 m2 : gmap Arch.pa (bv 8)) :
    pin_offer m1 -∗ pin_offer m2 -∗ ⌜m1 ##ₘ m2⌝.
  Proof using .
    iIntros "H1 H2". rewrite /pin_offer.
    iAssert (⌜forall a, a ∈ dom m1 -> a ∈ dom m2 -> False⌝)%I with "[H1 H2]" as %HH.
    { rewrite bi.pure_forall. iIntros (a). rewrite !bi.pure_impl. iIntros (Ha Hb).
      apply elem_of_dom in Ha as [b Hb']. apply elem_of_dom in Hb as [b2 Hb2].
      iDestruct (big_sepM_lookup _ _ _ _ Hb' with "H1") as "Hc1".
      iDestruct (big_sepM_lookup _ _ _ _ Hb2 with "H2") as "Hc2".
      iDestruct (pin_offer_full with "Hc1") as "Hp1".
      iDestruct (pin_offer_full with "Hc2") as "Hp2".
      iDestruct (pointsto_valid_2 with "Hp1 Hp2") as %[Hv _].
      exfalso. rewrite dfrac_op_own dfrac_valid_own in Hv.
      exact (Qp.not_add_le_l 1 1 Hv). }
    iPureIntro. apply map_disjoint_dom. rewrite elem_of_disjoint. exact HH.
  Qed.

  Lemma pin_offer_full_disj (mm pin : gmap Arch.pa (bv 8)) :
    phys_map mm -∗ pin_offer pin -∗ ⌜dom pin ## dom mm⌝.
  Proof using .
    iIntros "Hm H". rewrite /phys_map /pin_offer.
    iAssert (⌜forall a, a ∈ dom pin -> a ∈ dom mm -> False⌝)%I with "[Hm H]" as %HH.
    { rewrite bi.pure_forall. iIntros (a). rewrite !bi.pure_impl. iIntros (Ha Hb).
      apply elem_of_dom in Ha as [b Hb']. apply elem_of_dom in Hb as [b2 Hb2].
      iDestruct (big_sepM_lookup _ _ _ _ Hb' with "H") as "[Hp1 _]".
      iDestruct (big_sepM_lookup _ _ _ _ Hb2 with "Hm") as "Hj".
      iDestruct (phys_ledger_forget with "Hj") as "Hp2".
      iEval (rewrite /phys_pointsto) in "Hp1". iEval (rewrite /phys_pointsto) in "Hp2".
      iDestruct "Hp1" as "[Hp1 _]". iDestruct "Hp2" as "[Hp2 _]".
      iDestruct (pointsto_valid_2 with "Hp1 Hp2") as %[Hv _].
      exfalso. rewrite dfrac_op_own dfrac_valid_own in Hv.
      exact (Qp.not_add_le_r _ _ Hv). }
    iPureIntro. rewrite elem_of_disjoint. exact HH.
  Qed.

  Lemma pin_offer_half_disj (ctl pin : gmap Arch.pa (bv 8)) :
    half_map ctl -∗ pin_offer pin -∗ ⌜dom pin ## dom ctl⌝.
  Proof using .
    iIntros "Hm H". rewrite /half_map /pin_offer.
    iAssert (⌜forall a, a ∈ dom pin -> a ∈ dom ctl -> False⌝)%I with "[Hm H]" as %HH.
    { rewrite bi.pure_forall. iIntros (a). rewrite !bi.pure_impl. iIntros (Ha Hb).
      apply elem_of_dom in Ha as [b Hb']. apply elem_of_dom in Hb as [b2 Hb2].
      iDestruct (big_sepM_lookup _ _ _ _ Hb' with "H") as "[Hp1 Hl1]".
      iDestruct (phys_ledger_forget with "Hl1") as "Hp1'".
      iDestruct (big_sepM_lookup _ _ _ _ Hb2 with "Hm") as "Hj".
      iDestruct (phys_ledger_forget with "Hj") as "Hp2".
      iEval (rewrite /phys_pointsto) in "Hp1". iEval (rewrite /phys_pointsto) in "Hp1'".
      iEval (rewrite /phys_pointsto) in "Hp2".
      iDestruct "Hp1" as "[Hp1 _]". iDestruct "Hp1'" as "[Hp1' _]".
      iDestruct "Hp2" as "[Hp2 _]".
      iAssert (pointsto (L := Arch.pa) (V := bv 8) a (DfracOwn 1) b)
        with "[Hp1 Hp1']" as "Hp".
      { rewrite (fractional_half (pointsto (L := Arch.pa) (V := bv 8) a (DfracOwn 1) b)).
        iFrame. }
      iDestruct (pointsto_valid_2 with "Hp Hp2") as %[Hv _].
      exfalso. rewrite dfrac_op_own dfrac_valid_own in Hv.
      exact (Qp.not_add_le_l 1 (1/2)%Qp Hv). }
    iPureIntro. rewrite elem_of_disjoint. exact HH.
  Qed.

  Lemma pin_offer_lease_disj (dma ctl pin : gmap Arch.pa (bv 8)) :
    dma_own_x dma (dom ctl) -∗ half_map ctl -∗ pin_offer pin -∗
    ⌜dom pin ## dom dma⌝.
  Proof using .
    iIntros "Hd Hh Hp".
    rewrite /dma_own_x dma_own_phys_map.
    iDestruct (pin_offer_full_disj with "Hd Hp") as %H1.
    iDestruct (pin_offer_half_disj with "Hh Hp") as %H2.
    rewrite dom_filter_notin in H1.
    iPureIntro. rewrite elem_of_disjoint. intros x Hx Hy.
    destruct (decide (x ∈ dom ctl)) as [HD|HD].
    - exact (proj1 (elem_of_disjoint _ _) H2 x Hx HD).
    - apply (proj1 (elem_of_disjoint _ _) H1 x Hx). apply elem_of_difference. by split.
  Qed.

  (* -- the driver-facing tokens ----------------------------------------- *)

  (* the publisher credential: half of the published count.  The other half
     is inside [virtio_proto]'s live branch, so holding this half (it lives
     in the vdisk_lock's resource) proves the queue is live and pins np. *)
  Definition disk_pub (γ : disk_names) (np : nat) : iProp Σ :=
    ghost_var_frac (dn_np γ) (1/2) np.

  (* the receipt for position [p]: the slot and the exact pin map that was
     handed over at publish -- reclaim returns exactly those bytes *)
  Definition disk_receipt (γ : disk_names) (p : nat) (sl : vslot)
      (pin : gmap Arch.pa (bv 8)) : iProp Σ :=
    p ↪[dn_slot γ] (sl, pin).

  (* THE COMPLETION RECORD (finding 5): position [p]'s completion was
     reported at used index [u].  Persistent -- it is identification, not
     ownership -- and the interrupt handler, which walks used indices, is
     what reads it.  Two records at one position agree, which is how the
     handler knows the position it just learned about is not one it has
     already processed. *)
  Definition disk_ord (γ : disk_names) (p u : nat) : iProp Σ :=
    p ↪[dn_ord γ]□ u.

  Global Instance disk_ord_persistent γ p u : Persistent (disk_ord γ p u).
  Proof using . rewrite /disk_ord. apply _. Qed.
  Global Instance disk_ord_timeless γ p u : Timeless (disk_ord γ p u).
  Proof using . rewrite /disk_ord. apply _. Qed.

  Lemma disk_ord_agree (γ : disk_names) (p u1 u2 : nat) :
    disk_ord γ p u1 -∗ disk_ord γ p u2 -∗ ⌜u1 = u2⌝.
  Proof using .
    iIntros "H1 H2". rewrite /disk_ord.
    by iDestruct (ghost_map_elem_agree with "H1 H2") as %->.
  Qed.

  (* THE READ WATERMARK ([disk.used_idx]): the other half of the invariant's
     cell, held by whoever is walking the used ring -- in xv6 the interrupt
     handler, under the vdisk_lock.  Presenting it at reclaim is what says
     "the record I am taking is the one at the watermark", and reclaim hands
     back the advanced half.  Reading the ring IN ORDER is therefore not an
     assumption about the driver but a condition the driver must meet to
     reclaim at all; xv6's handler meets it by construction. *)
  Definition disk_read_at (γ : disk_names) (n : nat) : iProp Σ :=
    ghost_var_frac (dn_nr γ) (1/2) n.

  Lemma disk_read_at_agree (γ : disk_names) (n1 n2 : nat) :
    disk_read_at γ n1 -∗ disk_read_at γ n2 -∗ ⌜n1 = n2⌝.
  Proof using .
    iIntros "H1 H2". rewrite /disk_read_at.
    by iDestruct (ghost_var_agree with "H1 H2") as %->.
  Qed.

  (* THE STAGED HEAD, between the two stores of a publish.  [None] at rest;
     the ring store sets it to the head it wrote, and the index bump consumes
     it -- which is exactly how the publisher tells the invariant that the
     cell position [np] is about to use already names its chain, across an
     invariant closure it cannot see through. *)
  Definition disk_stage (γ : disk_names) (s : option (bv 16)) : iProp Σ :=
    ghost_var_frac (dn_stage γ) (1/2) s.

  Lemma disk_stage_agree (γ : disk_names) (s1 s2 : option (bv 16)) :
    disk_stage γ s1 -∗ disk_stage γ s2 -∗ ⌜s1 = s2⌝.
  Proof using .
    iIntros "H1 H2". rewrite /disk_stage.
    by iDestruct (ghost_var_agree with "H1 H2") as %->.
  Qed.

  (* a lower bound on the completed count (persistent) *)
  Definition disk_done_lb (γ : disk_names) (n : nat) : iProp Σ :=
    mono_nat_lb_own (dn_nc γ) n.

  (* -- per-slot resources ----------------------------------------------- *)

  (* For an OUT request the block's CURRENT content is arbitrary (the device
     is about to overwrite it), so it stays existential; for an IN request it
     is [vs_data sl] -- the content the publisher asserted when it published,
     and the content the device will copy into the buffer.  Pinning it here is
     what lets the woken publisher identify the fragments it gets back with
     the [disk_block] it handed in.

     THE CRASH WRITE PERMIT ITSELF CANNOT LIVE HERE, AND ITS KEY MUST
     (claude-notes/design/crash.md, and the M5b entry in completed/crash.md).
     The natural home for the enqueuer's obligation is this record -- it is
     the [vs_data] precedent, an exclusive resource recorded where the
     invariant keys on the request -- but [disk_inv_body] MUST BE [Timeless]:
     every driver site that opens it (eight of them today) does so inside an
     MMIO atomic-update accessor, where there is no step left to absorb a
     [▷], so a non-timeless body cannot be used at all.  A permit is an iProp
     (a wand over an arbitrary [riscv_crash_pred]) and is therefore never
     timeless, and there is no way to smuggle an iProp through a timeless
     invariant -- saved propositions are not timeless either ([own γ (to_agree
     (Next P))] over a non-discrete OFE).  So the permit lives in its own
     non-timeless invariant ([PermInv.perm_inv (dn_perm γ)]) and what rides
     HERE is its TIMELESS SKELETON: the ghost-map element [perm_pend], keyed
     by the pure [vs_perm sl] the slot records. *)
  (* -- THE SLOT'S PERMIT TOKEN (sector-atomic-disk.md §6e) -------------- *)

  (* ONE KEY PER REQUEST, RE-INDEXED AS THE SECTORS LAND.  A 512-byte SECTOR
     lands atomically and a 1024-byte BLOCK does not, so an OUT request's
     data reaches the durable image one sector at a time -- through the
     device's volatile cache, at the DRAINS ([VirtioModel.virtio_drain_step],
     claude-notes/completed/async-disk.md) -- and each drain is its own
     linearization point.  The request's obligation is therefore a SINGLE
     SEQUENTIAL permit ([RiscvPtsto.disk_seq_permit]) that unfolds a branch
     at a time: the channel cell at [vs_perm sl] carries it, each drain
     spends one branch and re-deposits the residual at the SAME key, and the
     cell's index -- the sectors still to drain -- is [pend_todo] below, a
     pure function of the device's own cache.

     WHY ONE OBJECT AND NOT ONE PERMIT PER SECTOR.  A crash permit is a
     stateless view shift with no input slot and no invariant it may open at
     mask [∅], so an exclusive resource a LATER sector needs (the WAL's
     mirror half; what an earlier sector learned) could be curried into only
     one of several independent permits and would be unreachable from the
     others.  In the sequential form it travels inside the residual, and the
     device's free choice of landing order is the permit's own conjunction.



     THE COMPLETION IS THE LEAF.  It moves the used ring, the status byte and
     the interrupt -- and NO disk byte at all
     ([VirtioQueue.vslot_post_disk]) -- so the last thing the cell holds is
     the identity permit at [None], which is where the client's receipt is
     delivered in BOTH directions.  A READ has no sectors, so its cell is at
     the leaf from the start; that is what keeps [virtio_proto_step] and
     [WpUart.wp_disk_loop]'s completion arm DIRECTION-AGNOSTIC. *)
  Definition slot_perms_done (γ : disk_names) (sl : vslot) : iProp Σ :=
    perm_done (dn_perm γ) (vs_perm sl) (vs_wr sl).

  Global Instance slot_perms_done_timeless γ sl : Timeless (slot_perms_done γ sl).
  Proof using . rewrite /slot_perms_done. apply _. Qed.

  Definition used_rel_res (c : virtio_cfg) (nc lo : nat) (tf : nat -> nat)
      (hist : list (nat * (nat -> bv 8))) : iProp Σ :=
    (⌜hist_ok hist nc⌝ ∗
     ⌜forall k, (k < 2)%nat -> (tf k <= lo)%nat⌝ ∗
     ⌜exists k, (k < 2)%nat /\ lo = tf k⌝ ∗
     ((⌜hist = []⌝ ∗ TsoCtx.rel_pre_cells (used_idx_pa c) 2 tf (nth_byte (wrap16 0)))
      ∨ TsoCtx.rel_cells (used_idx_pa c) 2 (DfracOwn 1) disk_agent lo tf
          (nth_byte (wrap16 0)) (nth_byte (wrap16 nc)) hist))%I.
  Global Instance used_rel_res_timeless c nc lo tf hist :
    Timeless (used_rel_res c nc lo tf hist).
  Proof using . rewrite /used_rel_res. apply _. Qed.

  Definition disk_done_pos (γ : disk_names) (p q : nat) : iProp Σ :=
    (p ↪[dn_pos γ]□ q)%I.
  Global Instance disk_done_pos_persistent γ p q : Persistent (disk_done_pos γ p q).
  Proof using . rewrite /disk_done_pos. apply _. Qed.
  Global Instance disk_done_pos_timeless γ p q : Timeless (disk_done_pos γ p q).
  Proof using . rewrite /disk_done_pos. apply _. Qed.
  Lemma disk_done_pos_agree γ p q q' :
    disk_done_pos γ p q -∗ disk_done_pos γ p q' -∗ ⌜q = q'⌝.
  Proof using .
    rewrite /disk_done_pos. iIntros "H1 H2".
    by iDestruct (ghost_map_elem_agree with "H1 H2") as %->.
  Qed.
  Definition disk_nr (γ : disk_names) (nr : nat) : iProp Σ :=
    ghost_var_frac (dn_nr γ) (1/2) nr.
  Definition disk_flr (γ : disk_names) (F : nat) : iProp Σ :=
    ghost_var_frac (dn_flr γ) (1/2) F.
  Definition disk_fl (γ : disk_names) (t0 t1 : nat) : iProp Σ :=
    (ghost_var_frac (dn_fl0 γ) (1/2) t0 ∗ ghost_var_frac (dn_fl1 γ) (1/2) t1)%I.
  Definition lease_hole (c : virtio_cfg) (pr : vproto) : gset Arch.pa :=
    lease_hole_pure c pr.

  (* a DONE slot's cells, STAMPED at its completion's position [q]: the used
     element's head and length, the status byte and (a read) the buffer --
     what a reader with [q] in view reads exactly, and what the handler
     reclaims into the lock payload with the stamp *)
  (* A6.126 §6, STAGED: a done record's cell is stamped at SOME log position
     at or below the completion's [q] -- the transaction that wrote it
     appended before the index bump did (VirtioModel section 6).  A reader
     with [q] in view has every such stamp in view ([ledger_vis_below]),
     which is all the racy reads of the handler and the collector ever cash;
     and the sealed cell the lease held carries its stamp hidden, so the
     completion can bound it from the interpretation without a re-write. *)
  Definition ledger_le (a : Arch.pa) (b : bv 8) (q : nat) : iProp Σ :=
    (∃ t : nat, ⌜(t <= q)%nat⌝ ∗ phys_ledger_at a (DfracOwn 1) b t)%I.
  Global Instance ledger_le_timeless a b q : Timeless (ledger_le a b q).
  Proof using . rewrite /ledger_le. apply _. Qed.
  Lemma ledger_le_of_at (a : Arch.pa) (b : bv 8) (q : nat) :
    phys_ledger_at a (DfracOwn 1) b q ⊢ ledger_le a b q.
  Proof using . iIntros "H". iExists q. iFrame "H". iPureIntro. lia. Qed.
  Lemma ledger_le_mono (a : Arch.pa) (b : bv 8) (q q' : nat) :
    (q <= q')%nat -> ledger_le a b q ⊢ ledger_le a b q'.
  Proof using .
    intro H. iIntros "(%t & %Ht & H)". iExists t. iFrame "H". iPureIntro. lia.
  Qed.
  Lemma ledger_le_ledger (a : Arch.pa) (b : bv 8) (q : nat) :
    ledger_le a b q ⊢ phys_ledger a (DfracOwn 1) b.
  Proof using . iIntros "(%t & _ & H)". iApply phys_ledger_at_ledger. iExact "H". Qed.
  Lemma ledger_le_forget (a : Arch.pa) (b : bv 8) (q : nat) :
    ledger_le a b q ⊢ phys_pointsto a (DfracOwn 1) b.
  Proof using . iIntros "(%t & _ & H)". iApply TsoCtx.phys_ledger_at_forget. iExact "H". Qed.
  (* a sealed cell is a stamped cell with its stamp hidden; anything that
     bounds every stamp bounds it *)
  Lemma ledger_le_of_ledger (a : Arch.pa) (b : bv 8) (q : nat) :
    (∀ t : nat, phys_ledger_at a (DfracOwn 1) b t -∗ ⌜(t <= q)%nat⌝) -∗
    phys_ledger a (DfracOwn 1) b -∗ ledger_le a b q.
  Proof using .
    iIntros "Hb Hc". iDestruct (TsoCtx.phys_ledger_of_at with "Hc") as (t) "Hc".
    iDestruct ("Hb" with "Hc") as %Ht. iExists t. by iFrame "Hc".
  Qed.
  Definition slot_done_cells (c : virtio_cfg) (p : nat) (sl : vslot)
      (bs : list (bv 8)) (q : nat) : iProp Σ :=
    (([∗ list] j ∈ seq 0 4,
        ledger_le (pa_add (used_elem_pa c p) j)
          (nth_byte (Z_to_bv 32 (bv_unsigned (vr_head (vs_req sl)))) j) q) ∗
     ([∗ list] j ∈ seq 0 4,
        ledger_le (pa_add (pa_off (used_elem_pa c p) 4) j)
          (nth_byte (vreq_used_len (vs_req sl)) j) q) ∗
     ledger_le (vr_status (vs_req sl)) byte_zero q ∗
     (if vs_is_out sl then emp
      else [∗ list] j ∈ seq 0 (vs_len sl),
             ledger_le (pa_add (vr_buf (vs_req sl)) j) (bs !!! j) q))%I.
  Global Instance slot_done_cells_timeless c p sl bs q :
    Timeless (slot_done_cells c p sl bs q).
  Proof using . rewrite /slot_done_cells. destruct (vs_is_out sl); apply _. Qed.

  (* the cells are the write set's stamped map, in pieces *)
  Lemma slot_done_cells_of_map (c : virtio_cfg) (p : nat) (sl : vslot)
      (bs : list (bv 8)) (q : nat) :
    (vs_is_out sl = false ->
       vr_status (vs_req sl) ∉ pa_range (vr_buf (vs_req sl)) (vs_len sl)) ->
    slot_wr sl ## used_page_pas c ->
    ([∗ map] a ↦ b ∈ slot_done_map c p sl bs, ledger_le a b q)
    ⊣⊢ slot_done_cells c p sl bs q.
  Proof using .
    intros Hsb Hwp.
    assert (H4 : Z.of_nat 4 < 18446744073709551616) by lia.
    assert (Hlenb : Z.of_nat (vs_len sl) < 18446744073709551616) by apply vs_len_bound.
    assert (Hst : vr_status (vs_req sl) ∈ slot_wr sl)
      by (unfold slot_wr; apply elem_of_union_l, elem_of_singleton; reflexivity).
    assert (Hstpg : vr_status (vs_req sl) ∉ used_page_pas c)
      by (intro Hc; exact (proj1 (elem_of_disjoint _ _) Hwp _ Hst Hc)).
    assert (Hbufpg : vs_is_out sl = false -> forall j, (j < vs_len sl)%nat ->
              pa_add (vr_buf (vs_req sl)) j ∉ used_page_pas c).
    { intros Hout j Hj Hc. apply (proj1 (elem_of_disjoint _ _) Hwp (pa_add (vr_buf (vs_req sl)) j)); [| exact Hc].
      unfold slot_wr. rewrite Hout. apply elem_of_union_r, pa_range_intro. exact Hj. }
    assert (Hhpg : forall x, x ∈ pa_range (used_elem_pa c p) 4 -> x ∈ used_page_pas c)
      by (intros x Hx; apply (elem_dom_in_page c p); apply (elem_head_sub c p); exact Hx).
    assert (Hlpg : forall x, x ∈ pa_range (pa_off (used_elem_pa c p) 4) 4 -> x ∈ used_page_pas c)
      by (intros x Hx; apply (elem_dom_in_page c p); apply (elem_len_sub c p); exact Hx).
    assert (Hd3 : {[ vr_status (vs_req sl) := byte_zero ]}
                  ##ₘ (if vs_is_out sl then ∅
                       else range_map (vr_buf (vs_req sl)) (vs_len sl) (fun j => bs !!! j))).
    { apply map_disjoint_dom. rewrite dom_singleton_L. destruct (vs_is_out sl) eqn:Hout.
      - rewrite dom_empty_L. apply disjoint_empty_r.
      - rewrite range_map_dom. apply elem_of_disjoint. intros x Hx Hb.
        apply elem_of_singleton in Hx. rewrite Hx in Hb. exact (Hsb eq_refl Hb). }
    assert (Hd2 : range_map (pa_off (used_elem_pa c p) 4) 4 (nth_byte (vreq_used_len (vs_req sl)))
                  ##ₘ ({[ vr_status (vs_req sl) := byte_zero ]}
                       ∪ (if vs_is_out sl then ∅
                          else range_map (vr_buf (vs_req sl)) (vs_len sl) (fun j => bs !!! j)))).
    { apply map_disjoint_dom. rewrite range_map_dom dom_union_L dom_singleton_L.
      apply elem_of_disjoint. intros x Hx Hy. apply elem_of_union in Hy as [Hy | Hy].
      - apply elem_of_singleton in Hy. rewrite Hy in Hx. exact (Hstpg (Hlpg _ Hx)).
      - destruct (vs_is_out sl) eqn:Hout; [rewrite dom_empty_L in Hy; exact (proj1 (elem_of_empty x) Hy) |].
        rewrite range_map_dom in Hy. apply pa_range_elim in Hy as (j & Hj & ->).
        exact (Hbufpg eq_refl j Hj (Hlpg _ Hx)). }
    assert (Hd1 : range_map (used_elem_pa c p) 4 (nth_byte (Z_to_bv 32 (bv_unsigned (vr_head (vs_req sl)))))
                  ##ₘ (range_map (pa_off (used_elem_pa c p) 4) 4 (nth_byte (vreq_used_len (vs_req sl)))
                       ∪ ({[ vr_status (vs_req sl) := byte_zero ]}
                          ∪ (if vs_is_out sl then ∅
                             else range_map (vr_buf (vs_req sl)) (vs_len sl) (fun j => bs !!! j))))).
    { apply map_disjoint_dom. rewrite range_map_dom !dom_union_L range_map_dom dom_singleton_L.
      apply elem_of_disjoint. intros x Hx Hy.
      apply elem_of_union in Hy as [Hy | Hy].
      { apply pa_range_elim in Hy as (j & Hj & ->). exact (elem_len_off_head c p j Hj Hx). }
      apply elem_of_union in Hy as [Hy | Hy].
      - apply elem_of_singleton in Hy. rewrite Hy in Hx. exact (Hstpg (Hhpg _ Hx)).
      - destruct (vs_is_out sl) eqn:Hout; [rewrite dom_empty_L in Hy; exact (proj1 (elem_of_empty x) Hy) |].
        rewrite range_map_dom in Hy. apply pa_range_elim in Hy as (j & Hj & ->).
        exact (Hbufpg eq_refl j Hj (Hhpg _ Hx)). }
    unfold slot_done_map, slot_done_cells.
    rewrite (big_sepM_union _ _ _ Hd1) (big_sepM_union _ _ _ Hd2) (big_sepM_union _ _ _ Hd3).
    rewrite (range_map_big_sepM _ _ _ _ H4) (range_map_big_sepM _ _ _ _ H4) big_sepM_singleton.
    destruct (vs_is_out sl) eqn:Hout.
    - rewrite big_sepM_empty. reflexivity.
    - rewrite (range_map_big_sepM _ _ _ _ Hlenb). reflexivity.
  Qed.

  (* INDEXED BY WHAT IS STILL OWED (claude-notes/completed/async-disk.md).
     [td] is the set of sector indices whose bytes have NOT yet reached the
     durable image -- the sequential permit's own index, which is why the
     [perm_pend] row below takes it verbatim and the publish site needs no
     conversion ([PermInv.perm_deposit_kq] deposits at [vs_all sl]).  What
     [vs_torn] speaks about is the complement, [vs_kept sl td]: the sectors
     that HAVE drained and therefore hold the payload. *)
  Definition slot_pend_res (γ : disk_names) (td : gset nat) (sl : vslot)
      : iProp Σ :=
    (∃ bs : list (bv 8),
       ⌜length bs = vs_len sl⌝ ∗
       ⌜vs_is_out sl = false -> bs = vs_data sl⌝ ∗
       (* THE TORN CONTENT (sector-atomic-disk.md).  The block's durable
          bytes are the OLD ones in the sectors that have not landed and the
          PAYLOAD's in the ones that have -- which is what makes a crash
          between two landings leave a half-written block, and what the
          publisher's fragments have to say while the request is in flight. *)
       ⌜vs_torn sl (vs_kept sl td) bs⌝ ∗
       disk_bytes γ (vs_sector_off sl) bs ∗
       (* THE REQUEST'S ONE CHANNEL ENTRY, at the sectors STILL TO LAND. *)
       perm_pend (dn_perm γ) (vs_perm sl) (vs_wr sl) td)%I.

  Definition slot_done_res (γ : disk_names) (c : virtio_cfg)
      (dma : gmap Arch.pa (bv 8)) (hist : list (nat * (nat -> bv 8)))
      (p : nat) (sl : vslot) : iProp Σ :=
    (∃ (bs : list (bv 8)) (q : nat),
       ⌜length bs = vs_len sl⌝ ∗ disk_bytes γ (vs_sector_off sl) bs ∗
       ⌜bs = vs_data sl⌝ ∗
       ⌜read_bytes dma (used_elem_pa c p) 4
          = Some (Z_to_bv 32 (bv_unsigned (vr_head (vs_req sl))))⌝ ∗
       ⌜read_bytes dma (pa_off (used_elem_pa c p) 4) 4
          = Some (vreq_used_len (vs_req sl))⌝ ∗
       ⌜dma !! vr_status (vs_req sl) = Some byte_zero⌝ ∗
       ⌜vs_is_out sl = false ->
          read_byte_list dma (vr_buf (vs_req sl)) (vs_len sl) = Some bs⌝ ∗
       ⌜exists g, hist !! p = Some (q, g)⌝ ∗
       slot_done_cells c p sl bs q ∗
       slot_perms_done γ sl)%I.
  Global Instance slot_done_res_timeless γ c dma hist p sl :
    Timeless (slot_done_res γ c dma hist p sl).
  Proof using . rewrite /slot_done_res. apply _. Qed.

  Lemma slot_done_res_mono (γ : disk_names) (c : virtio_cfg)
      (dma dma' : gmap Arch.pa (bv 8)) (hist hist' : list (nat * (nat -> bv 8)))
      (p : nat) (sl : vslot) :
    (forall a, a ∈ slot_done_dom c p sl -> dma' !! a = dma !! a) ->
    hist' !! p = hist !! p ->
    slot_done_res γ c dma hist p sl -∗ slot_done_res γ c dma' hist' p sl.
  Proof using .
    intros Hsame Hh. iIntros "H".
    iDestruct "H" as (bs q)
      "(%Hlen & Hbs & %Hout & %Hre & %Hrl & %Hst & %Hbl & %Hq & Hcells & Hperm)".
    assert (Hhead : forall j, (j < 4)%nat ->
              dma' !! pa_add (used_elem_pa c p) j = dma !! pa_add (used_elem_pa c p) j).
    { intros j Hj. apply Hsame. unfold slot_done_dom. apply elem_of_union_r.
      apply (elem_head_sub c p). apply pa_range_intro. exact Hj. }
    assert (Hlen' : forall j, (j < 4)%nat ->
              dma' !! pa_add (pa_off (used_elem_pa c p) 4) j
              = dma !! pa_add (pa_off (used_elem_pa c p) 4) j).
    { intros j Hj. apply Hsame. unfold slot_done_dom. apply elem_of_union_r.
      apply (elem_len_sub c p). apply pa_range_intro. exact Hj. }
    assert (Hstat : dma' !! vr_status (vs_req sl) = dma !! vr_status (vs_req sl)).
    { apply Hsame. unfold slot_done_dom. apply elem_of_union_l. unfold slot_wr.
      apply elem_of_union_l, elem_of_singleton. reflexivity. }
    iExists bs, q. iFrame "Hbs Hcells Hperm". iPureIntro. split_and!.
    - exact Hlen.
    - exact Hout.
    - apply (read_bytes_transfer dma dma'); [| exact Hre ].
      intros j Hj. apply Hhead. lia.
    - apply (read_bytes_transfer dma dma'); [| exact Hrl ].
      intros j Hj. apply Hlen'. lia.
    - rewrite Hstat. exact Hst.
    - intros Hin. apply (read_byte_list_transfer dma dma'); [| exact (Hbl Hin) ].
      intros j Hj. apply Hsame. unfold slot_done_dom. apply elem_of_union_l.
      unfold slot_wr. rewrite Hin. apply elem_of_union_r, pa_range_intro. exact Hj.
    - rewrite Hh. exact Hq.
  Qed.

  (* one cell of a done slot, by address, with the byte the lease's map holds *)
  Lemma slot_done_cell_at (γ : disk_names) (c : virtio_cfg) (dma : gmap Arch.pa (bv 8))
      (hist : list (nat * (nat -> bv 8))) (p : nat) (sl : vslot) (a : Arch.pa) :
    a ∈ slot_done_dom c p sl ->
    slot_done_res γ c dma hist p sl -∗
    ∃ (b : bv 8) (q : nat), ⌜dma !! a = Some b⌝ ∗
      (ledger_le a b q ∗ (ledger_le a b q -∗ slot_done_res γ c dma hist p sl)).
  Proof using .
    intro Ha. iIntros "H".
    iDestruct "H" as (bs q)
      "(%Hlen & Hbs & %Hout & %Hre & %Hrl & %Hst & %Hbl & %Hq & Hcells & Hperm)".
    rewrite /slot_done_cells. iDestruct "Hcells" as "(Hh & Hl & Hs & Hb)".
    unfold slot_done_dom, elem_dom in Ha. rewrite pa_range_split8 in Ha.
    apply elem_of_union in Ha as [Ha | Ha].
    - unfold slot_wr in Ha. apply elem_of_union in Ha as [Ha | Ha].
      + apply elem_of_singleton in Ha. subst a.
        iExists byte_zero, q. iSplitR; [iPureIntro; exact Hst|]. iFrame "Hs".
        iIntros "Hs". iExists bs, q. iFrame "Hbs Hh Hl Hs Hb Hperm". iPureIntro. by split_and!.
      + destruct (vs_is_out sl) eqn:Ho; [exfalso; exact (proj1 (elem_of_empty a) Ha)|].
        apply pa_range_elim in Ha as (j & Hj & ->).
        destruct (read_byte_list_spec dma (vr_buf (vs_req sl)) (vs_len sl) bs (Hbl eq_refl)) as [_ Hlk].
        destruct (lookup_lt_is_Some_2 bs j ltac:(lia)) as [b Hb].
        iDestruct (big_sepL_lookup_acc _ (seq 0 (vs_len sl)) j j with "Hb") as "[Hc Hback]".
        { rewrite lookup_seq_lt; [reflexivity | lia]. }
        iExists b, q. iSplitR; [iPureIntro; exact (Hlk j b Hb)|].
        rewrite (list_lookup_total_correct bs j b Hb). iFrame "Hc".
        iIntros "Hc". iDestruct ("Hback" with "Hc") as "Hb".
        rewrite /slot_done_res /slot_done_cells Ho.
        iExists bs, q. iFrame "Hbs Hh Hl Hs Hb Hperm". iPureIntro. by split_and!.
    - apply elem_of_union in Ha as [Ha | Ha].
      + apply pa_range_elim in Ha as (j & Hj & ->).
        iDestruct (big_sepL_lookup_acc _ (seq 0 4) j j with "Hh") as "[Hc Hback]".
        { rewrite lookup_seq_lt; [reflexivity | lia]. }
        iExists _, q. iSplitR; [iPureIntro; exact (read_bytes_spec dma _ 4 _ Hre j ltac:(lia))|].
        iFrame "Hc". iIntros "Hc". iDestruct ("Hback" with "Hc") as "Hh".
        iExists bs, q. iFrame "Hbs Hh Hl Hs Hb Hperm". iPureIntro. by split_and!.
      + apply pa_range_elim in Ha as (j & Hj & ->).
        iDestruct (big_sepL_lookup_acc _ (seq 0 4) j j with "Hl") as "[Hc Hback]".
        { rewrite lookup_seq_lt; [reflexivity | lia]. }
        iExists _, q. iSplitR; [iPureIntro; exact (read_bytes_spec dma _ 4 _ Hrl j ltac:(lia))|].
        iFrame "Hc". iIntros "Hc". iDestruct ("Hback" with "Hc") as "Hl".
        iExists bs, q. iFrame "Hbs Hh Hl Hs Hb Hperm". iPureIntro. by split_and!.
  Qed.

  (* ---- A6.126 §6: THE WHOLE LEASE against memory and against a foreign
     map.  The three holes' cells -- the half cells (ctl), the index word
     (pre-mint or minted) and the done slots' stamped cells -- each carry a
     [pointsto] at the lease's own byte, so the lease's pure map is in
     memory and nothing else owns a byte of it. ---- *)
  Lemma lease_agree_full (m dma : gmap Arch.pa (bv 8)) (γ : disk_names)
      (c : virtio_cfg) (pr : vproto) (lo : nat) (tf : nat -> nat)
      (hist : list (nat * (nat -> bv 8))) :
    vproto_ctl c pr ⊆ dma ->
    read_bytes dma (used_idx_pa c) 2 = Some (wrap16 (vp_nc pr)) ->
    gen_heap_interp m -∗ dma_own_x dma (lease_hole c pr) -∗
    half_map (vproto_ctl c pr) -∗
    used_rel_res c (vp_nc pr) lo tf hist -∗
    ([∗ map] p ↦ sl ∈ vp_done pr,
       ∃ u : nat, ⌜vp_uix pr !! p = Some u⌝ ∗ slot_done_res γ c dma hist u sl) -∗
    ⌜dma ⊆ m⌝.
  Proof using .
    intros Hctl Hridx. iIntros "Hm Hd Hh Hrel Hdone".
    iDestruct (dma_agree_x with "Hm Hd") as %Hx.
    iDestruct (half_map_agree with "Hm Hh") as %Ha.
    iAssert (⌜forall j, (j < 2)%nat ->
               m !! pa_add (used_idx_pa c) j
               = Some (nth_byte (wrap16 (vp_nc pr)) j)⌝)%I
      as %Hidx.
    { rewrite bi.pure_forall. iIntros (j). rewrite bi.pure_impl. iIntros (Hj).
      iDestruct "Hrel" as "(%Hho & _ & _ & [[%Hnil Hpre] | Hcells])".
      - assert (Hnc0 : vp_nc pr = 0%nat)
          by (destruct Hho as [Hlen _]; rewrite Hnil in Hlen; cbn in Hlen; lia).
        rewrite /TsoCtx.rel_pre_cells.
        iDestruct (big_sepL_lookup _ (seq 0 2) j j with "Hpre") as "Hc".
        { rewrite lookup_seq_lt; [reflexivity | lia]. }
        iDestruct (TsoCtx.phys_ledger_at_forget with "Hc") as "Hc".
        rewrite /phys_pointsto. iDestruct "Hc" as "[Hc _]".
        iDestruct (gen_heap_valid with "Hm Hc") as %Hv. iPureIntro.
        rewrite Hnc0. exact Hv.
      - rewrite /TsoCtx.rel_cells.
        iDestruct (big_sepL_lookup _ (seq 0 2) j j with "Hcells") as (t) "Hc".
        { rewrite lookup_seq_lt; [reflexivity | lia]. }
        iDestruct (TsoCtx.phys_ledger_rpay_forget with "Hc") as "Hc".
        rewrite /phys_pointsto. iDestruct "Hc" as "[Hc _]".
        by iDestruct (gen_heap_valid with "Hm Hc") as %Hv. }
    iAssert (⌜forall a b, a ∈ done_dom c (map_zip (vp_uix pr) (vp_done pr)) ->
               dma !! a = Some b -> m !! a = Some b⌝)%I as %Hdn.
    { rewrite bi.pure_forall. iIntros (a). rewrite bi.pure_forall. iIntros (b).
      rewrite !bi.pure_impl. iIntros (Hin Hab).
      apply elem_of_done_dom in Hin as (p & usl & Hp & Hin).
      destruct usl as [u sl]. apply map_lookup_zip_Some in Hp as [Hu Hsl].
      cbn in Hu, Hsl.
      iDestruct (big_sepM_lookup _ _ _ _ Hsl with "Hdone") as (u') "(%Hu' & Hs)".
      assert (Hueq : u' = u) by congruence. subst u'. cbn in Hin.
      iDestruct (slot_done_cell_at _ _ _ _ _ _ a Hin with "Hs")
        as (b' q) "(%Hb' & Hc & _)".
      rewrite Hab in Hb'. injection Hb' as ->.
      iDestruct (ledger_le_forget with "Hc") as "Hc".
      rewrite /phys_pointsto. iDestruct "Hc" as "[Hc _]".
      by iDestruct (gen_heap_valid with "Hm Hc") as %?. }
    iPureIntro. rewrite map_subseteq_spec. intros a b Hab.
    destruct (decide (a ∈ lease_hole c pr)) as [Hin | Hnin].
    - unfold lease_hole, lease_hole_pure in Hin.
      apply elem_of_union in Hin as [Hin | Hin];
        [ apply elem_of_union in Hin as [Hin | Hin] | ].
      + apply elem_of_dom in Hin as [b' Hb'].
        rewrite map_subseteq_spec in Hctl. pose proof (Hctl a b' Hb') as H.
        rewrite Hab in H. injection H as ->.
        rewrite map_subseteq_spec in Ha. exact (Ha a b' Hb').
      + apply pa_range_elim in Hin as (j & Hj & ->).
        rewrite (read_bytes_spec dma (used_idx_pa c) 2 _ Hridx j ltac:(lia)) in Hab.
        injection Hab as <-. exact (Hidx j Hj).
      + exact (Hdn a b Hin Hab).
    - rewrite map_subseteq_spec in Hx. apply Hx.
      apply map_lookup_filter_Some_2; [exact Hab | cbn; exact Hnin].
  Qed.

  Lemma lease_disj_full (dma mm : gmap Arch.pa (bv 8)) (γ : disk_names)
      (c : virtio_cfg) (pr : vproto) (lo : nat) (tf : nat -> nat)
      (hist : list (nat * (nat -> bv 8))) :
    dma_own_x dma (lease_hole c pr) -∗
    half_map (vproto_ctl c pr) -∗
    used_rel_res c (vp_nc pr) lo tf hist -∗
    ([∗ map] p ↦ sl ∈ vp_done pr,
       ∃ u : nat, ⌜vp_uix pr !! p = Some u⌝ ∗ slot_done_res γ c dma hist u sl) -∗
    ([∗ map] a ↦ b ∈ mm, pointsto (L := Arch.pa) (V := bv 8) a (DfracOwn 1) b) -∗
    ⌜dom mm ## dom dma⌝.
  Proof using .
    iIntros "Hd Hh Hrel Hdone Hm".
    iAssert (⌜forall a, a ∈ dom mm -> a ∈ dom dma -> False⌝)%I as %HH;
      last (iPureIntro; rewrite elem_of_disjoint; exact HH).
    rewrite bi.pure_forall. iIntros (a). rewrite !bi.pure_impl. iIntros (Hmm Hdma).
    apply elem_of_dom in Hmm as [bm Hbm].
    iDestruct (big_sepM_lookup _ _ _ _ Hbm with "Hm") as "Hpm".
    (* every arm ends by clashing a full [pointsto] of the lease's with [Hpm] *)
    iAssert (∀ dq b, pointsto (L := Arch.pa) (V := bv 8) a (DfracOwn dq) b -∗ False)%I
      with "[Hpm]" as "Hclash".
    { iIntros (dq b) "Hp".
      iDestruct (pointsto_valid_2 with "Hpm Hp") as %[Hv _].
      exfalso. rewrite dfrac_op_own dfrac_valid_own in Hv.
      exact (Qp.not_add_le_l 1 dq Hv). }
    destruct (decide (a ∈ lease_hole c pr)) as [Hin | Hnin].
    - unfold lease_hole, lease_hole_pure in Hin.
      apply elem_of_union in Hin as [Hin | Hin];
        [ apply elem_of_union in Hin as [Hin | Hin] | ].
      + apply elem_of_dom in Hin as [b' Hb'].
        rewrite /half_map.
        iDestruct (big_sepM_lookup _ _ _ _ Hb' with "Hh") as "Hc".
        iDestruct (phys_ledger_forget with "Hc") as "Hc".
        rewrite /phys_pointsto. iDestruct "Hc" as "[Hc _]".
        iApply ("Hclash" with "Hc").
      + apply pa_range_elim in Hin as (j & Hj & ->).
        iDestruct "Hrel" as "(_ & _ & _ & [[%Hnil Hpre] | Hcells])".
        * rewrite /TsoCtx.rel_pre_cells.
          iDestruct (big_sepL_lookup _ (seq 0 2) j j with "Hpre") as "Hc".
          { rewrite lookup_seq_lt; [reflexivity | lia]. }
          iDestruct (TsoCtx.phys_ledger_at_forget with "Hc") as "Hc".
          rewrite /phys_pointsto. iDestruct "Hc" as "[Hc _]".
          iApply ("Hclash" with "Hc").
        * rewrite /TsoCtx.rel_cells.
          iDestruct (big_sepL_lookup _ (seq 0 2) j j with "Hcells") as (t) "Hc".
          { rewrite lookup_seq_lt; [reflexivity | lia]. }
          iDestruct (TsoCtx.phys_ledger_rpay_forget with "Hc") as "Hc".
          rewrite /phys_pointsto. iDestruct "Hc" as "[Hc _]".
          iApply ("Hclash" with "Hc").
      + apply elem_of_done_dom in Hin as (p & usl & Hp & Hin).
        destruct usl as [u sl]. apply map_lookup_zip_Some in Hp as [Hu Hsl].
        cbn in Hu, Hsl.
        iDestruct (big_sepM_lookup _ _ _ _ Hsl with "Hdone") as (u') "(%Hu' & Hs)".
        assert (Hueq : u' = u) by congruence. subst u'. cbn in Hin.
        iDestruct (slot_done_cell_at _ _ _ _ _ _ a Hin with "Hs")
          as (b' q) "(_ & Hc & _)".
        iDestruct (ledger_le_forget with "Hc") as "Hc".
        rewrite /phys_pointsto. iDestruct "Hc" as "[Hc _]".
        iApply ("Hclash" with "Hc").
    - apply elem_of_dom in Hdma as [b' Hb'].
      assert (Hf : filter (fun p : Arch.pa * bv 8 => p.1 ∉ lease_hole c pr) dma !! a
                   = Some b')
        by (apply map_lookup_filter_Some_2; [exact Hb' | cbn; exact Hnin]).
      rewrite /dma_own_x /dma_own.
      iDestruct (big_sepM_lookup _ _ _ _ Hf with "Hd") as "Hc".
      iDestruct (phys_ledger_forget with "Hc") as "Hc".
      rewrite /phys_pointsto. iDestruct "Hc" as "[Hc _]".
      iApply ("Hclash" with "Hc").
  Qed.

  (* THE IMAGE AUTH IS NOT HERE (claude-notes/design/crash.md).  The auth+tie
     (⌜disk_view dmap (v_disk v)⌝) lives in [state_interp]'s era conjunct
     [RiscvPtsto.disk_dur_interp] instead -- it must be in the hand of
     whoever is stepping the machine, since it is pinned to the state's own
     [v_disk] -- and the two lemmas that move it --
     the live flip's predecessor [virtio_proto_intro_gen] (which no longer
     needs it at all) and the DMA completion [virtio_proto_step] (which takes
     it as an explicit premise and returns it updated) -- speak about it
     explicitly.  What stays here is exactly the queue/slot/claim protocol,
     which SHOULD die with the era: in-flight requests vanish at the device
     reset. *)
  (* WHAT EACH PENDING SLOT STILL OWES (claude-notes/completed/async-disk.md).
     The device's volatile write CACHE ([VirtioModel.v_cache]) belongs to the
     HEAD request -- the one at [v_seen], i.e. protocol position [vp_nc] --
     and every other pending slot has drained nothing at all, so its whole
     write is still owed.  BEFORE the head's CAPTURE nothing is cached either
     and the head owes everything too, which is why [v_taken] appears: it is
     what tells "nothing cached because the bytes have not been read off the
     bus yet" (owes everything) from "nothing cached because every sector has
     drained" (owes nothing, the sequential permit's leaf).  This is the
     function that carries the device's cache into the per-slot resource
     without putting a mutable field into the (immutable, receipt-pinned)
     [vslot] record.  It takes the cache and the flag as ARGUMENTS rather
     than the state, so that a store which leaves both alone carries the
     invariant across by [rewrite] ([virtio_proto_stable]). *)
  (* WHAT COMES BACK FROM THE DEVICE (finding 5): the chain's pinned bytes,
     its status byte, the spent crash permits and the sector data.  Named
     here so the receipt's "it all came back" disjunct below and the payoff
     [virtio_proto_reclaim_acc] releases are literally the same
     proposition -- the handler moves one into the other. *)
  Definition chain_back_at (γ : disk_names) (sl : vslot)
      (pin : gmap Arch.pa (bv 8)) (q : nat) (bs : list (bv 8)) : iProp Σ :=
    ((* A6.126 §6: the pin comes back as the LEDGER halves the publish put
        into the control set; the publisher's own stamped halves
        ([pin_back]) rejoin them into the next request's [pin_offer].  The
        crash-permit token is the arm's EXCLUSIVITY witness: a still-live
        slot's resource holds the same key. *)
     half_map pin ∗
     slot_perms_done γ sl ∗
     ⌜length bs = vs_len sl⌝ ∗
     ⌜bs = vs_data sl⌝ ∗
     disk_bytes γ (vs_sector_off sl) bs ∗
     (* the status byte and (a read) the buffer, STAMPED at the
        completion's log position *)
     ledger_le (vr_status (vs_req sl)) byte_zero q ∗
     (if vs_is_out sl then emp
      else [∗ list] j ∈ seq 0 (vs_len sl),
             ledger_le (pa_add (vr_buf (vs_req sl)) j) (bs !!! j) q))%I.

  (* THE ROW DESIGN (virtio-tso-port.md): the chain comes back with the
     completion record's IDENTITY -- position [p] completed at used index
     [u], whose append sits at log position [q] -- so the collector, who
     holds the vdisk-lock payload's reader floor [F], can cash [q ≤ F]
     ([virtio_proto_collect_acc]) and re-enter the stamped bytes. *)
  Definition chain_back (γ : disk_names) (p : nat) (sl : vslot)
      (pin : gmap Arch.pa (bv 8)) : iProp Σ :=
    (∃ (q u : nat) (bs : list (bv 8)),
       disk_ord γ p u ∗ disk_done_pos γ u q ∗ chain_back_at γ sl pin q bs)%I.

  (* THE PER-DESCRIPTOR RECEIPT'S CONTENT.
     [HInactive] -- nobody has submitted descriptor [i]; the receipt holds
     NOTHING.  [disk.info[i].b] is driver-private (no descriptor names it),
     so while the slot is idle its cell sits in the lock resource alongside
     the rest of the free slot, and only the publish moves it in here.
     [HActive v] -- descriptor [i] heads a live chain, and the claim [v]
     records what was published.  The entry owns [disk.info[i].b] PINNED to
     that claim's buffer, which is what lets the interrupt handler learn
     which [struct buf] it is looking at by reading the cell rather than by
     looking anything up.  Then either [b->disk = 1] and the invariant does
     not own the chain (the device has it, or the handler is carrying it), or
     [b->disk = 0] and the whole chain is back inside. *)
  Definition head_res (γ : disk_names) (i : nat) (st : hstate) : iProp Σ :=
    match st with
    | HInactive => emp%I
    | HActive v =>
        (⌜Z.to_nat (bv_unsigned (vr_head (vs_req (dc_slot v)))) = i⌝ ∗
         (* THE CLAIM'S IDENTITY: the [dn_claim] fragment for this position.
            Its authority is the vdisk_lock's ([DiskInv.disk_res]), so the
            interrupt handler -- which holds that lock for its whole loop --
            reads the SAME claim off its own map at each of its openings and
            agrees it with this fragment; the woken publisher takes the
            fragment out with the chain and retires the row at free_chain. *)
         dc_pos v ↪[dn_claim γ] v ∗
         (* THE ROW DESIGN (virtio-tso-port.md): [disk.info[i].b] and
            [b->disk] are NOT here any more.  They are hart-written cells
            that only ever move under [vdisk_lock], so under TSO their home
            is the lock payload's claim row ([DiskInv.claim_cells]); a cell
            parked in an invariant is RAW and no hart could touch it again
            (A6.9/A6.18).  What the receipt keeps is the STATE: EITHER the
            chain is out -- at the device, or in the interrupt handler's
            hands on its way back -- and the invariant holds only the
            [dn_slot] receipt that names the published position... *)
         (disk_receipt γ (dc_pos v) (dc_slot v) (dc_pin v)
          (* ...OR it all came back; the row's [b->disk = 0] says so, and
             the row's completion record below the watermark is the
             collector's key ([virtio_proto_collect_acc]). *)
          ∨ chain_back γ (dc_pos v) (dc_slot v) (dc_pin v)))%I
    end.

  Global Instance chain_back_at_timeless γ sl pin q bs : Timeless (chain_back_at γ sl pin q bs).
  Proof using . rewrite /chain_back_at. destruct (vs_is_out sl); apply _. Qed.
  Global Instance chain_back_timeless γ p sl pin : Timeless (chain_back γ p sl pin).
  Proof using . rewrite /chain_back. apply _. Qed.

  (* [apply _] cannot see through the match on the receipt state *)
  Global Instance head_res_timeless γ i st : Timeless (head_res γ i st).
  Proof using . destruct st; rewrite /head_res; apply _. Qed.

  (* the receipts, as they ride in the invariant: total over the eight
     descriptors, exactly like [disk.info[NUM]] and [disk.free[NUM]] in the
     C, so reaching entry [i] needs only [i < 8] and never a domain fact *)
  Definition heads_res (γ : disk_names) : iProp Σ :=
    (∃ hs : gmap nat hstate,
       ⌜dom hs = set_seq 0 8⌝ ∗
       ghost_map_auth_frac (dn_head γ) 1 hs ∗
       ([∗ map] i ↦ st ∈ hs, head_res γ i st))%I.

  (* ...and the same, coupled to the protocol: every slot still live has an
     ACTIVE head whose claim names it.  THIS is what replaces the counting:
     the handler, holding a live slot, reads its receipt straight off. *)
  (* Indexed by the SLOTS MAP, not by the whole protocol state: the receipts
     depend on nothing else, so every transition that leaves [vp_slots] alone
     -- the pop, the capture, the drain, the device's own completion step --
     carries them across by a rewrite rather than by an argument. *)
  Definition heads_res_at (γ : disk_names)
      (spins : gmap nat (vslot * gmap Arch.pa (bv 8))) : iProp Σ :=
    (∃ hs : gmap nat hstate,
       ⌜dom hs = set_seq 0 8⌝ ∗
       (* EVERY LIVE REQUEST'S HEAD IS ACTIVE, and its receipt names the whole
          claim -- slot, pinned bytes and position.  Pinning the pin is what
          lets the interrupt handler rule out "the chain already came back":
          that branch would put [dc_pin] in the receipt while the lease still
          holds it, and a byte cannot be owned twice. *)
       ⌜forall q sl pin, spins !! q = Some (sl, pin) ->
          exists w, hs !! (Z.to_nat (bv_unsigned (vr_head (vs_req sl))))
                    = Some (HActive w)
                    /\ dc_slot w = sl /\ dc_pin w = pin /\ dc_pos w = q⌝ ∗
       ghost_map_auth_frac (dn_head γ) 1 hs ∗
       ([∗ map] i ↦ st ∈ hs, head_res γ i st))%I.

  Global Instance heads_res_timeless γ : Timeless (heads_res γ).
  Proof using . rewrite /heads_res. apply _. Qed.

  (* THE RECEIPTS AT THE LIVE FLIP.  The authority has been carried since
     power-on with every entry INACTIVE, and an INACTIVE entry owns nothing,
     so the flip needs no resources at all.  Nothing is published yet, so the
     coupling clause is vacuous. *)
  Lemma heads_res_at_init (γ : disk_names) (hs : gmap nat hstate) :
    dom hs = set_seq 0 8 ->
    (forall i st, hs !! i = Some st -> st = HInactive) ->
    ghost_map_auth_frac (dn_head γ) 1 hs -∗
    heads_res_at γ (vp_spins vproto0).
  Proof using .
    intros Hdom Hinact. iIntros "Hauth".
    rewrite /heads_res_at. iExists hs. iFrame "Hauth".
    iSplitR; [by iPureIntro|].
    iSplitR.
    { iPureIntro. intros q sl pin Hq.
      (* [vproto0] has no live requests at all *)
      assert (Hse : vp_spins vproto0 = (∅ : gmap nat (vslot * gmap Arch.pa (bv 8)))).
      { rewrite /vp_spins /vp_slots.
        apply map_eq. intro k. rewrite map_lookup_zip_with !lookup_empty.
        reflexivity. }
      rewrite Hse lookup_empty in Hq. discriminate. }
    (* every entry is INACTIVE, so the body ignores the value *)
    rewrite (big_sepM_proper _ (fun i _ => head_res γ i HInactive));
      [| intros i st Hst; by rewrite (Hinact i st Hst) ].
    rewrite /head_res. by iApply big_sepM_intro.
  Qed.
  (* the coupling only has to cover the slots that are live, so it survives
     any transition that removes some -- the reclaim, in particular *)
  Lemma heads_res_at_mono (γ : disk_names)
      (s1 s2 : gmap nat (vslot * gmap Arch.pa (bv 8))) :
    (forall q x, s2 !! q = Some x -> s1 !! q = Some x) ->
    heads_res_at γ s1 -∗ heads_res_at γ s2.
  Proof using .
    intro Hsub. rewrite /heads_res_at.
    iIntros "H". iDestruct "H" as (hs) "(%Hdom & %Hcoup & Hauth & Hbig)".
    iExists hs. iFrame "Hauth Hbig". iSplitR; [by iPureIntro|].
    iPureIntro. intros q sl pin Hq.
    exact (Hcoup q sl pin (Hsub q (sl, pin) Hq)).
  Qed.

  Global Instance heads_res_at_timeless γ slots : Timeless (heads_res_at γ slots).
  Proof using . rewrite /heads_res_at. apply _. Qed.

  (* THE RING WINDOW, OFF THE RECEIPTS (VirtioQueue.nat_inj_below8).  The
     unpopped positions [vp_lo, vp_np) are pending, their heads are pairwise
     distinct and each has an ACTIVE receipt -- so a head whose receipt is
     INACTIVE is a further descriptor, and nine descriptors do not fit in
     eight.  This is what a publisher presents in place of any counting of
     the driver's descriptor triples. *)
  Lemma heads_window_pure (c : virtio_cfg) (pr : vproto) (D : gset Arch.pa)
      (hs : gmap nat hstate) (i : nat) :
    vproto_ok c pr D ->
    dom hs = set_seq 0 8 ->
    (forall q sl pin, vp_spins pr !! q = Some (sl, pin) ->
       exists w, hs !! (Z.to_nat (bv_unsigned (vr_head (vs_req sl))))
                 = Some (HActive w)
                 /\ dc_slot w = sl /\ dc_pin w = pin /\ dc_pos w = q) ->
    hs !! i = Some HInactive ->
    (vp_np pr - vp_lo pr < 8)%nat.
  Proof using .
    intros Hok Hdom Hcoup Hi.
    set (f := fun q => match vp_pend pr !! q with
                       | Some sl => Z.to_nat (bv_unsigned (vr_head (vs_req sl)))
                       | None => 0%nat
                       end).
    assert (Hpend : forall q, (vp_lo pr <= q < vp_np pr)%nat ->
              exists sl pin, vp_pend pr !! q = Some sl
                             /\ vp_spins pr !! q = Some (sl, pin)).
    { intros q Hq.
      assert (Hin : q ∈ dom (vp_pend pr)).
      { apply (vpo_pend_dom _ _ _ Hok). split; [lia|].
        intro Hs. pose proof (vpo_srv_lo _ _ _ Hok q Hs). lia. }
      apply elem_of_dom in Hin as [sl Hsl].
      assert (Hs : vp_slots pr !! q = Some sl) by exact (vproto_pend_slot pr q sl Hsl).
      assert (Hpin : exists pin, vp_pin pr !! q = Some pin).
      { apply elem_of_dom. rewrite (vproto_slot_dom c pr D Hok).
        apply elem_of_dom. by exists sl. }
      destruct Hpin as [pin Hpin]. exists sl, pin. split; [exact Hsl|].
      unfold vp_spins. rewrite map_lookup_zip_with Hs Hpin. reflexivity. }
    assert (Hdom8 : forall k st, hs !! k = Some st -> (k < 8)%nat).
    { intros k st Hk.
      assert (Hk' : k ∈ dom hs) by (apply elem_of_dom; by exists st).
      rewrite Hdom in Hk'. apply elem_of_set_seq in Hk'. lia. }
    apply (nat_inj_below8 (vp_lo pr) (vp_np pr) i f).
    - intros q Hq. destruct (Hpend q Hq) as (sl & pin & Hsl & Hsp).
      destruct (Hcoup q sl pin Hsp) as (w & Hw & _).
      unfold f. rewrite Hsl. exact (Hdom8 _ _ Hw).
    - intros q1 q2 Hq1 Hq2 Heq.
      destruct (Hpend q1 Hq1) as (sl1 & pin1 & Hsl1 & _).
      destruct (Hpend q2 Hq2) as (sl2 & pin2 & Hsl2 & _).
      unfold f in Heq. rewrite Hsl1 Hsl2 in Heq.
      destruct (decide (q1 = q2)) as [|Hne]; [assumption|].
      exfalso.
      apply (vpo_hd_inj _ _ _ Hok q1 q2 sl1 sl2 Hne
               (vproto_pend_slot pr q1 sl1 Hsl1) (vproto_pend_slot pr q2 sl2 Hsl2)).
      unfold vs_hd. apply bv_eq.
      destruct (bv_unsigned_in_range _ (vr_head (vs_req sl1))) as [H1 _].
      destruct (bv_unsigned_in_range _ (vr_head (vs_req sl2))) as [H2 _].
      apply Z2Nat.inj; [exact H1 | exact H2 | exact Heq].
    - intros q Hq. destruct (Hpend q Hq) as (sl & pin & Hsl & Hsp).
      destruct (Hcoup q sl pin Hsp) as (w & Hw & _).
      unfold f. rewrite Hsl. intro Heq. rewrite Heq Hi in Hw. discriminate.
    - exact (Hdom8 _ _ Hi).
  Qed.

  Lemma heads_res_at_window (γ : disk_names) (c : virtio_cfg) (pr : vproto)
      (D : gset Arch.pa) (i : nat) :
    vproto_ok c pr D ->
    heads_res_at γ (vp_spins pr) -∗ i ↪[dn_head γ] HInactive -∗
    ⌜(vp_np pr - vp_lo pr < 8)%nat⌝.
  Proof using .
    intro Hok. iIntros "H Hfrag". rewrite /heads_res_at.
    iDestruct "H" as (hs) "(%Hdom & %Hcoup & Hauth & _)".
    iDestruct (ghost_map_lookup with "Hauth Hfrag") as %Hi.
    iPureIntro. exact (heads_window_pure c pr D hs i Hok Hdom Hcoup Hi).
  Qed.

  Definition pend_todo (pr : vproto) (ca : gmap Z (list (bv 8)))
      (p : nat) (sl : vslot) : gset nat :=
    if bool_decide (vp_tk pr = Some p)
    then vs_todo sl (dom ca)
    else vs_all sl.

  Lemma pend_todo_other (pr : vproto) (ca : gmap Z (list (bv 8)))
      (p : nat) (sl : vslot) :
    vp_tk pr <> Some p -> pend_todo pr ca p sl = vs_all sl.
  Proof using . intro H. rewrite /pend_todo bool_decide_eq_false_2 //. Qed.

  Lemma pend_todo_head (pr : vproto) (ca : gmap Z (list (bv 8)))
      (p : nat) (sl : vslot) :
    vp_tk pr = Some p -> pend_todo pr ca p sl = vs_todo sl (dom ca).
  Proof using . intro H. rewrite /pend_todo bool_decide_eq_true_2 //. Qed.

  (* nothing captured: EVERY pending slot owes its whole write *)
  Lemma pend_todo_untaken (pr : vproto) (ca : gmap Z (list (bv 8)))
      (p : nat) (sl : vslot) :
    vp_tk pr = None -> pend_todo pr ca p sl = vs_all sl.
  Proof using . intro H. rewrite /pend_todo H bool_decide_eq_false_2 //. Qed.

  (* THE WRITETHROUGH DISCIPLINE AT THE PROTOCOL
     ([VirtioModel.virtio_wt_inv] section 6c, in the queue's vocabulary).
     Everything the device is holding belongs to the HEAD request and is
     exactly what that request's capture deposited -- which is both what
     identifies a DRAIN with a sector of the head slot
     ([VirtioQueue.vproto_drain_det]) and what makes a completion find the
     cache empty ([VirtioModel.virtio_req_step_wt_cache]).  With NO head
     request the cache is empty and nothing has been captured, so the next
     publish hands its fresh slot in at the sequential permit's ROOT. *)
  Definition vp_wt (pr : vproto) (ca : gmap Z (list (bv 8))) : Prop :=
    match vp_tk pr with
    | Some p => exists sl, vp_pend pr !! p = Some sl /\ ca ⊆ vslot_cache sl
    | None => ca = ∅
    end.

  (* an idle device satisfies it whatever is queued *)
  Lemma vp_wt_idle (pr : vproto) (ca : gmap Z (list (bv 8))) :
    ca = ∅ -> vp_tk pr = None -> vp_wt pr ca.
  Proof using . intros -> Htk. by rewrite /vp_wt Htk. Qed.

  Lemma vp_wt_head (pr : vproto) (ca : gmap Z (list (bv 8))) (p : nat) :
    vp_tk pr = Some p -> vp_wt pr ca ->
    exists sl, vp_pend pr !! p = Some sl /\ ca ⊆ vslot_cache sl.
  Proof using . intros Htk H. rewrite /vp_wt Htk in H. exact H. Qed.

  Lemma vp_wt_none (pr : vproto) (ca : gmap Z (list (bv 8))) :
    vp_tk pr = None -> vp_wt pr ca -> ca = ∅.
  Proof using . intros Htk H. rewrite /vp_wt Htk in H. exact H. Qed.

  (* ...and it IS the model's state-only invariant, at the head request's
     sector set -- which is the form the completion's payoff needs. *)
  Lemma vp_wt_virtio_wt_inv (c : virtio_cfg) (p q : nat) (pr : vproto)
      (v : virtio_state) (sl : vslot) (pin : gmap Arch.pa (bv 8)) :
    slot_pin_ok c p sl pin ->
    vp_tk pr = Some q -> vp_pend pr !! q = Some sl ->
    v_taken v = wrap16 <$> vp_tk pr -> vp_wt pr (v_cache v) ->
    virtio_wt_inv v (vs_sectors sl).
  Proof using .
    intros Hslot Htk Hsl Hcoup Hwt.
    destruct (vp_wt_head pr (v_cache v) q Htk Hwt) as (sl' & Hsl' & Hsub).
    rewrite Hsl in Hsl'. injection Hsl' as <-.
    split.
    - rewrite <- (vslot_cache_dom_sectors c p sl pin Hslot).
      by apply subseteq_dom.
    - intro Hnone. rewrite Hcoup Htk in Hnone. discriminate.
  Qed.

  Definition virtio_proto (γ : disk_names) (v : virtio_state) : iProp Σ :=
    (if virtio_live (v_cfg v) then
        ∃ (pr : vproto) (dma : gmap Arch.pa (bv 8)) (t0 t1 lw F : nat)
          (hist : list (nat * (nat -> bv 8))) (pm : gmap nat nat),
          disk_cfg γ (v_cfg v) ∗
          (* A6.124/A6.125/A6.126 §6 (ported onto the pop protocol): the
             lease with a HOLE at the whole control set plus the index word
             plus the done records' footprints; the control set at HALF --
             the other halves live in the vdisk_lock's payload
             ([DiskInv.disk_res]). *)
          dma_own_x dma (lease_hole (v_cfg v) pr) ∗
          half_map (vproto_ctl (v_cfg v) pr) ∗
          ⌜vproto_ctl (v_cfg v) pr ⊆ dma⌝ ∗
          ⌜vproto_ok (v_cfg v) pr (dom dma)⌝ ∗
          ⌜virtio_pages_aligned (v_cfg v)⌝ ∗
          (* THE DEVICE'S WINDOW IS THE KEYED STATE'S (finding 5): the
             watermark, the positions served out of turn, and the request
             whose payload is latched, all read off [pr].  The used index is
             the COMPLETION COUNT and no longer the position of anything --
             that is exactly what the out-of-order fix separated. *)
          ⌜v_seen v = wrap16 (vp_lo pr)⌝ ∗
          ⌜v_inflight v = vp_fl pr⌝ ∗
          (* THE LATCH, ACROSS THE TWO KEYINGS: the device holds the captured
             request's HEAD, the protocol its POSITION.  [vpo_hd_inj] is what
             makes the two agree -- a head names one pending request. *)
          ⌜match vp_tk pr with
            | None => v_taken v = None
            | Some q => exists sl, vp_pend pr !! q = Some sl
                                   /\ v_taken v = Some (vs_hd sl)
            end⌝ ∗
          ⌜v_used_idx v = wrap16 (vp_nc pr)⌝ ∗
          ⌜read_bytes dma (used_idx_pa (v_cfg v)) 2 = Some (wrap16 (vp_nc pr))⌝ ∗
          (* A6.126 §6: the release window over the used-index word, the
             reader's floor ghosts and the completions' log positions.  The
             history is indexed by USED INDEX (completion order = append
             order); [pm] mirrors its stamps so a persistent fragment can be
             handed out per completion. *)
          used_rel_res (v_cfg v) (vp_nc pr) lw (tf2 t0 t1) hist ∗
          disk_fl γ t0 t1 ∗ disk_flr γ F ∗
          ghost_map_auth_frac (dn_pos γ) 1 pm ∗
          ⌜forall k q, pm !! k = Some q <-> exists g, hist !! k = Some (q, g)⌝ ∗
          ([∗ list] u ↦ qg ∈ hist, disk_done_pos γ u qg.1) ∗
          ⌜forall u q g, hist !! u = Some (q, g) -> (u < vp_nr pr)%nat -> (q <= F)%nat⌝ ∗
          (* XV6 DECLINED THE WRITE CACHE (claude-notes/completed/async-disk.md
             §2).  [virtio_disk_init] writes DRIVER_FEATURES with the word
             the C computes -- zero at this device's offer
             ([VirtioModel.virtio_xv6_features]) -- so bit 9 (FLUSH) is not
             negotiated and the device is in WRITETHROUGH mode.  This row is
             what [virtio_proto_writethrough] exports and what discharges the
             completion gate below; it is pinned by the persistent
             [disk_cfg], since the device never writes its own config. *)
          ⌜virtio_wce (v_cfg v) = false⌝ ∗
          (* ...and the discipline that follows: the cache holds nothing but
             the LATCHED request's captured sectors, and nothing at all when
             nothing is latched. *)
          ⌜vp_wt pr (v_cache v)⌝ ∗
          ghost_map_auth_frac (dn_slot γ) 1 (vp_spins pr) ∗
          (* the completion records, whose elements are handed out
             persistently as each request completes *)
          ghost_map_auth_frac (dn_ord γ) 1 (vp_uix pr) ∗
          (* ...and a PERSISTENT copy of every one of them, so the invariant
             can hand a completion record out on demand: the auth alone
             cannot produce an element, and the interrupt handler needs one
             to name the position behind the used index it is looking at. *)
          ([∗ map] q ↦ u ∈ vp_uix pr, disk_ord γ q u) ∗
          mono_nat_auth_own_frac (dn_nc γ) 1 (vp_nc pr) ∗
          ghost_var_frac (dn_np γ) (1/2) (vp_np pr) ∗
          (* THE HANDLER'S READ WATERMARK, half here and half in the disk
             lock's resource.  The reclaimer presents its half to say the
             record it is taking is the one at the watermark; that is what
             lets [vp_nr] advance by one and keeps the unread records a
             contiguous run ([vproto_unread_lt8]). *)
          ghost_var_frac (dn_nr γ) (1/2) (vp_nr pr) ∗
          (* THE STAGED HEAD.  A publisher that has done its ring store but
             not yet its index bump has left the cell position [vp_np pr] is
             about to use already naming its chain; this pair is how it says
             so across the invariant closure between the two instructions.
             [None] whenever no publish is half-done, which is every state the
             device can observe a difference in -- the device reads a cell
             only at the pop, and cannot pop an unannounced position. *)
          (∃ st : option (bv 16),
             ghost_var_frac (dn_stage γ) (1/2) st ∗
             ⌜match st with
               | None => True
               | Some h => vp_ring pr (vp_np pr `mod` 8)%nat = h
               end⌝) ∗
          (* THE PER-DESCRIPTOR RECEIPTS, coupled to the live slots *)
          heads_res_at γ (vp_spins pr) ∗
          (* ...and, per pending slot, WHAT THE DEVICE HAS ALREADY WRITTEN
             for it ([VirtioQueue.slot_stage_ok]): the request's
             transactions land one step at a time, and the record the
             completion publishes is assembled from what the earlier steps
             put in the lease.  Read off the device's own phase for the
             slot's head. *)
          ([∗ map] p ↦ sl ∈ vp_pend pr,
             ⌜slot_stage_ok (v_cfg v) dma (vp_nc pr) (vp_fl pr !! vs_hd sl) sl⌝ ∗
             slot_pend_res γ (pend_todo pr (v_cache v) p sl) sl) ∗
          (* A DONE SLOT'S RECORD SITS AT THE USED INDEX IT COMPLETED AT, not
             at its own position: with the served order free the two are
             different numbers, and [vp_uix] is what remembers which. *)
          ([∗ map] p ↦ sl ∈ vp_done pr,
             ∃ u : nat, ⌜vp_uix pr !! p = Some u⌝ ∗
                        slot_done_res γ (v_cfg v) dma hist u sl)
      else
        (* THE CONFIG TRACKER (2026-07-29).  While the queue is not live the
           invariant holds only HALF of the config cell, at the state's own
           [v_cfg v]; the boot chain holds the other half.  That is what lets
           [virtio_disk_init] run UNDER this invariant and still know
           deterministically which configuration it has programmed so far --
           the device never writes [v_cfg] ([virtio_req_step_cfg], and the
           whole not-live arm is unreachable from a device step anyway), so
           the pair is stable across device steps, and only a holder of BOTH
           halves can move it.  At the live flip the halves rejoin into the
           exclusive fraction [disk_cfg_set] consumes, which is where the
           persistent [disk_cfg] of the live arm is minted. *)
        disk_cfg_is γ (DfracOwn (1/2)) (v_cfg v) ∗
        (* THE RING COUNTERS ARE PINNED AT ZERO.  A device that is not live
           makes no step at all ([virtio_req_step_not_live]), and a device
           BECOMES not-live only through the reset command, which zeroes both
           counters ([virtio_reset]) -- so "not live" really does mean "has
           consumed nothing and produced nothing".  Recording it is what lets
           [virtio_disk_init] establish the live arm's [v_seen v = wrap16
           (vp_nc pr)] / [v_used_idx v = wrap16 (vp_nc pr)] at the flip: the
           driver zeroes the RINGS in memory, but only the invariant can tell
           it that the DEVICE's own counters agree with them. *)
        ⌜v_seen v = zero16⌝ ∗ ⌜v_used_idx v = zero16⌝ ∗
        (* ...and neither has anything been CAPTURED or CACHED: the reset
           that made the device not live dropped the whole volatile cache
           ([virtio_reset_cache]/[virtio_reset_taken]) and a not-live device
           takes no capture step ([virtio_capture_step_not_live]).  A DRAIN
           is a different matter -- it is enabled by the cache alone, even
           when the queue is dead -- which is exactly why the empty cache has
           to be RECORDED here: it is what refutes the drain arm of
           [WpUart.wp_disk_loop] on a dead queue.  Recording both is also
           what lets the LIVE FLIP establish the live arm's [vp_wt]. *)
        ⌜v_cache v = ∅⌝ ∗ ⌜v_taken v = None⌝ ∗ ⌜v_inflight v = ∅⌝ ∗
        (* ...and the cache MODE is already declined: the pre-flip
           DRIVER_FEATURES write is the one that decides it, and every write
           after it leaves [vc_dfeat] alone.  Carrying it on this arm too is
           what makes [virtio_proto_writethrough] unconditional. *)
        ⌜virtio_wce (v_cfg v) = false⌝ ∗
        ghost_map_auth_frac (dn_slot γ) 1 (∅ : gmap nat (vslot * gmap Arch.pa (bv 8))) ∗
        (* the completion records' auth rides here too, so the LIVE FLIP has
           one to hand the live arm ([virtio_proto_intro_gen]) *)
        ghost_map_auth_frac (dn_ord γ) 1 (∅ : gmap nat nat) ∗
        mono_nat_auth_own_frac (dn_nc γ) 1 0%nat ∗
        ghost_var_frac (dn_np γ) 1 0%nat ∗
        ghost_var_frac (dn_nr γ) 1 0%nat ∗
        (* A6.126 §6: the reader's ghosts, whole, at their init values *)
        ghost_var_frac (dn_fl0 γ) 1 0%nat ∗ ghost_var_frac (dn_fl1 γ) 1 0%nat ∗
        ghost_var_frac (dn_flr γ) 1 0%nat ∗
        ghost_map_auth_frac (dn_pos γ) 1 (∅ : gmap nat nat) ∗
        (* nothing is half-published on a dead queue *)
        ghost_var_frac (dn_stage γ) 1 (None : option (bv 16)) ∗
        (* THE RECEIPTS' AUTHORITY, and the fact that all eight are INACTIVE.
           Only the authority: the eight [disk.info[i].b] cells are .bss the
           boot chain still holds at this point, and they arrive with the
           live flip ([virtio_proto_intro_gen]). *)
        (∃ hs : gmap nat hstate,
           ⌜dom hs = set_seq 0 8⌝ ∗
           ⌜forall i st, hs !! i = Some st -> st = HInactive⌝ ∗
           ghost_map_auth_frac (dn_head γ) 1 hs))%I.

  (* THE LIVE BUNDLE HANDED BACK UNCHANGED, built row by row in the body's
     own conjunct order rather than framed.  A named [iFrame] over this body
     pays one [Frame] instance search PER NAME -- and the body is thirty rows
     -- while an [iSplit]/[iExact] chain pays none.  The names are the ones
     every opener's destructuring pattern binds, in that pattern's order. *)
  Local Ltac vp_give_back :=
    iSplitR; [iExact "Hcfg"|];
    iSplitL "Hdma"; [iExact "Hdma"|];
    iSplitL "Hhalf"; [iExact "Hhalf"|];
    iSplitR; [iPureIntro; assumption|];
    iSplitR; [iPureIntro; assumption|];
    iSplitR; [iPureIntro; assumption|];
    iSplitR; [iPureIntro; assumption|];
    iSplitR; [iPureIntro; assumption|];
    iSplitR; [iPureIntro; assumption|];
    iSplitR; [iPureIntro; assumption|];
    iSplitR; [iPureIntro; assumption|];
    iSplitL "Hrel"; [iExact "Hrel"|];
    iSplitL "Hfl"; [iExact "Hfl"|];
    iSplitL "Hflr"; [iExact "Hflr"|];
    iSplitL "Hpos"; [iExact "Hpos"|];
    iSplitR; [iPureIntro; assumption|];
    iSplitR; [iExact "Hposm"|];
    iSplitR; [iPureIntro; assumption|];
    iSplitR; [iPureIntro; assumption|];
    iSplitR; [iPureIntro; assumption|];
    iSplitL "Hslot"; [iExact "Hslot"|];
    iSplitL "Hord"; [iExact "Hord"|];
    iSplitR; [iExact "Hordm"|];
    iSplitL "Hnc"; [iExact "Hnc"|];
    iSplitL "Hnp"; [iExact "Hnp"|];
    iSplitL "Hnr"; [iExact "Hnr"|];
    iSplitL "Hstage"; [iExact "Hstage"|];
    iSplitL "Hheads"; [iExact "Hheads"|];
    iSplitL "Hpend"; [iExact "Hpend"|];
    iExact "Hdone".

  Global Instance virtio_proto_timeless γ v : Timeless (virtio_proto γ v).
  Proof using . rewrite /virtio_proto. destruct (virtio_live (v_cfg v)); apply _. Qed.

  (* ==================================================================== *)
  (* allocation and construction                                          *)
  (* ==================================================================== *)

  (* power-on: the queue is not live, nothing is owed (what adequacy runs).
     The caller keeps the config tracker's other half -- the boot chain needs
     it to program the queue from inside the invariant -- AND the two tokens
     the vdisk_lock's resource ([DiskInv.disk_res]) wants at birth but that
     [virtio_proto] itself never holds: the [dn_claim] ghost-map authority
     (empty: nothing is published at power-on) and the persistent lower bound
     [disk_done_lb _ 0] on the completed count.  Both are minted here because
     this is where the gnames are chosen; discarding them (as this lemma used
     to) left main() with no way to assemble [disk_res] for its [newlock].

     ERA-FRESH THROUGHOUT, AND THE IMAGE IS CONSTRUCTED, NOT ALLOCATED:
     [dn_img] is the AMBIENT ERA's image gname [disk_img_name], whose map the
     POWER THREAD minted at this boot, at the preserved disk content, handing
     the full fragments to the boot client ([RiscvAdequacy.power_boot_res];
     claude-notes/design/fs-log.md, stage 4).  Allocating a second map here
     would be unusable -- the auth [state_interp] holds, hence the one
     [virtio_proto_step] updates, is the era's. *)
  Lemma disk_ghosts_alloc (gd : nat) (v : virtio_state) :
    virtio_live (v_cfg v) = false ->
    v_seen v = zero16 -> v_used_idx v = zero16 ->
    (* the volatile write cache is empty and untaken, and the driver has
       negotiated nothing -- all four hold of ANY reset device
       ([VirtioModel.virtio_reset_cache]/[_taken]/[_wce]) *)
    v_cache v = ∅ -> v_taken v = None -> v_inflight v = ∅ ->
    virtio_wce (v_cfg v) = false ->
    ⊢ |==> ∃ γ : disk_names,
        (* the image name IS the era's: this is what lets the device thread
           identify the auth [state_interp] hands it with the fragments this
           invariant holds ([virtio_proto_step]). *)
        ⌜dn_img γ = disk_img_name⌝ ∗
        virtio_proto γ v ∗ disk_cfg_is γ (DfracOwn (1/2)) (v_cfg v) ∗
        ghost_map_auth_frac (dn_claim γ) 1 (∅ : gmap nat dclaim) ∗
        disk_done_lb γ 0%nat ∗
        (* the eight receipt fragments, INACTIVE: one rides each free
           descriptor, and the allocator hands it to [virtio_disk_rw] *)
        ([∗ map] i ↦ st ∈ gset_to_gmap HInactive (set_seq 0 8 : gset nat),
           i ↪[dn_head γ] st) ∗
        (* THE CRASH-PERMIT CHANNEL, empty: nothing is in flight at power-on,
           so no permit is owed.  Handed out as the BODY (not the invariant)
           because [WpUart.dev_inv_alloc] is what seals it, beside
           [disk_inv].  [gd] is the ERA's generation: the channel only ever
           holds permits its own era authored (PermInv.v). *)
        perm_inv_body gd (dn_perm γ).
  Proof using .
    intros Hlive Hsn Hui Hca Htk Hah Hwce.
    iMod (ghost_map_alloc_empty (K:=nat)
            (V:=(vslot * gmap Arch.pa (bv 8))%type)) as (gslot) "Hslot".
    iMod (mono_nat_own_alloc 0) as (gnc) "[Hnc Hlb]".
    iMod (ghost_var_alloc 0%nat) as (gnp) "Hnp".
    iMod (ghost_map_alloc_empty (K:=nat) (V:=dclaim)) as (gclaim) "Hclaim".
    iMod (ghost_map_alloc_empty (K:=nat) (V:=nat)) as (gord) "Hord".
    iMod (ghost_var_alloc 0%nat) as (gnr) "Hnr".
    iMod (ghost_var_alloc (None : option (bv 16))) as (gstage) "Hstage".
    (* A6.126 §6: the reader's ghosts, whole, at zero *)
    iMod (ghost_var_alloc 0%nat) as (gfl0) "Hfl0".
    iMod (ghost_var_alloc 0%nat) as (gfl1) "Hfl1".
    iMod (ghost_var_alloc 0%nat) as (gflr) "Hflr".
    iMod (ghost_map_alloc_empty (K:=nat) (V:=nat)) as (gpos) "Hpos".
    (* the per-descriptor receipts, all eight INACTIVE at power-on *)
    iMod (ghost_map_alloc (gset_to_gmap HInactive (set_seq 0 8 : gset nat)))
      as (ghead) "[Hhead Hhfrags]".
    iMod (disk_cfg_alloc (v_cfg v)) as (gcfg) "Hcfg".
    iMod (perm_ghost_alloc gd) as (gperm) "Hperm".
    iDestruct (disk_cfg_is_split
                 (DiskNames disk_img_name gslot gnc gnp gclaim gcfg gord gnr gstage ghead gperm gfl0 gfl1 gflr gpos)
                 (v_cfg v) with "[Hcfg]") as "[Hcfg1 Hcfg2]".
    { rewrite /disk_cfg_is. cbn [dn_cfg]. iExact "Hcfg". }
    iModIntro.
    iExists (DiskNames disk_img_name gslot gnc gnp gclaim gcfg gord gnr gstage ghead gperm gfl0 gfl1 gflr gpos).
    iSplitR; [iPureIntro; reflexivity|].
    iFrame "Hcfg2".
    rewrite /disk_done_lb. cbn [dn_nc dn_claim dn_head dn_perm].
    iFrame "Hclaim Hlb Hhfrags Hperm".
    rewrite /virtio_proto.
    cbn [dn_img dn_slot dn_nc dn_np dn_claim dn_cfg dn_ord dn_nr dn_stage
         dn_head dn_perm dn_fl0 dn_fl1 dn_flr dn_pos].
    rewrite Hlive.
    iSplitL "Hcfg1"; [iExact "Hcfg1"|].
    iSplitR; [iPureIntro; exact Hsn|].
    iSplitR; [iPureIntro; exact Hui|].
    iSplitR; [iPureIntro; exact Hca|].
    iSplitR; [iPureIntro; exact Htk|].
    iSplitR; [iPureIntro; exact Hah|].
    iSplitR; [iPureIntro; exact Hwce|].
    iFrame "Hslot Hord Hnc Hnp Hnr Hstage Hfl0 Hfl1 Hflr Hpos".
    (* the receipts: authority only, every entry INACTIVE *)
    iExists (gset_to_gmap HInactive (set_seq 0 8 : gset nat)).
    iSplitR; [iPureIntro; apply dom_gset_to_gmap|].
    iSplitR.
    { iPureIntro. intros i st Hst.
      apply lookup_gset_to_gmap_Some in Hst as [_ Heq]. exact (eq_sym Heq). }
    iExact "Hhead".
  Qed.

  (* A6.126 §6: at boot the holed lease over the fresh three pages IS the
     used page minus the index word -- the control set (index + ring) is the
     hole and the index word is the release window's *)
  Lemma vinit_lease (c : virtio_cfg) :
    avail_idx_dom c ## used_page_pas c ->
    ring_cells_dom c ## used_page_pas c ->
    dma_own_x (vinit_dma c) (lease_hole c vproto0) ⊣⊢ phys_map (used_page_rest c).
  Proof using .
    intros Hdisj Hdring.
    assert (Hz : map_zip (vp_uix vproto0) (vp_done vproto0)
                 = (∅ : gmap nat (nat * vslot))).
    { apply map_eq. intro k. rewrite map_lookup_zip_with.
      assert (Hu : vp_uix vproto0 = (∅ : gmap nat nat)) by reflexivity.
      rewrite Hu lookup_empty. reflexivity. }
    rewrite /dma_own_x /lease_hole /lease_hole_pure /vinit_dma (vproto0_ctl c)
      Hz done_dom_empty.
    assert (Hsub : dom (range_map (avail_idx_pa c) 2 (nth_byte (wrap16 0))
                        ∪ ring_bytes c (fun _ : nat => zero16))
                   ⊆ dom (avail_idx_bytes c 0 ∪ ring_bytes c (fun _ => zero16))
                     ∪ used_idx_dom c ∪ ∅).
    { rewrite (avail_idx_bytes_range c 0). intros x Hx.
      apply elem_of_union_l, elem_of_union_l. exact Hx. }
    rewrite (map_filter_union_in _ _ _ Hsub).
    rewrite (map_filter_hole_ext (range_map (vc_used c) 4096 (fun _ : nat => byte_zero))
               (dom (avail_idx_bytes c 0 ∪ ring_bytes c (fun _ => zero16))
                ∪ used_idx_dom c ∪ ∅) (used_idx_dom c)).
    2:{ intros a Ha. rewrite range_map_dom in Ha. split.
        - intro H. apply elem_of_union in H as [H | H];
            [| exfalso; exact (proj1 (elem_of_empty a) H)].
          apply elem_of_union in H as [H | H]; [| exact H].
          exfalso. rewrite dom_union_L (avail_idx_bytes_range c 0)
            range_map_dom ring_bytes_dom_eq in H.
          apply elem_of_union in H as [H | H].
          + exact (proj1 (elem_of_disjoint _ _) Hdisj a H Ha).
          + exact (proj1 (elem_of_disjoint _ _) Hdring a H Ha).
        - intro H. apply elem_of_union_l, elem_of_union_r. exact H. }
    rewrite /used_page_rest dma_own_phys_map. reflexivity.
  Qed.

  (* the live protocol, over an ABSTRACT configuration: the whole content of
     [virtio_proto_intro] with the [virtio_init_cfg] noise factored out *)
  Lemma virtio_proto_intro_gen (γ : disk_names) (v1 : virtio_state)
      (c : virtio_cfg) (t0 t1 : nat) :
    v_cfg v1 = c ->
    virtio_live c = true ->
    vc_qnum c = Z_to_bv 32 8 ->
    virtio_pages_aligned c ->
    avail_idx_dom c ## used_page_pas c ->
    (* the RING/USED disjointness IS a premise now: the ring cells arrive at
       HALF (A6.125's control split), so the full-ownership argument that
       used to derive it is gone.  Every caller has it from the same page
       geometry that gives the index one. *)
    ring_cells_dom c ## used_page_pas c ->
    v_seen v1 = wrap16 0 ->
    v_used_idx v1 = wrap16 0 ->
    (* the cache mode the pre-flip DRIVER_FEATURES write decided *)
    virtio_wce c = false ->
    (* the empty, untaken cache the not-live arm was recording all along *)
    v_cache v1 = ∅ -> v_taken v1 = None ->
    v_inflight v1 = ∅ ->
    disk_cfg γ c -∗
    ghost_map_auth_frac (dn_slot γ) 1 (∅ : gmap nat (vslot * gmap Arch.pa (bv 8))) -∗
    ghost_map_auth_frac (dn_ord γ) 1 (∅ : gmap nat nat) -∗
    mono_nat_auth_own_frac (dn_nc γ) 1 0%nat -∗
    ghost_var_frac (dn_np γ) (1/2) 0%nat -∗
    ghost_var_frac (dn_nr γ) (1/2) 0%nat -∗
    (* nothing half-published at the flip *)
    ghost_var_frac (dn_stage γ) (1/2) (None : option (bv 16)) -∗
    (* THE RECEIPTS' AUTHORITY, carried from power-on with every entry
       INACTIVE.  No cells come with it: [disk.info[i].b] is driver-private
       and stays in the lock resource until a publish hands it over. *)
    (∃ hs : gmap nat hstate,
       ⌜dom hs = set_seq 0 8⌝ ∗
       ⌜forall i st, hs !! i = Some st -> st = HInactive⌝ ∗
       ghost_map_auth_frac (dn_head γ) 1 hs) -∗
    (* A6.126 §6 (pop composition): the CONTROL SET arrives at HALF -- the
       index word as the lease half, the eight ring cells likewise; the
       other halves stay with the caller for the vdisk_lock's payload *)
    avail_lease_half c 0 -∗
    half_map (ring_bytes c (fun _ : nat => zero16)) -∗
    (* the used page MINUS the index word, sealed, and the word's two bytes
       STAMPED (their floor writes; DiskInv holds the floors) *)
    phys_map (used_page_rest c) -∗
    ([∗ list] j ∈ seq 0 2,
       phys_ledger_at (pa_add (used_idx_pa c) j) (DfracOwn 1) byte_zero (tf2 t0 t1 j)) -∗
    disk_fl γ t0 t1 -∗ disk_flr γ 0 -∗
    ghost_map_auth_frac (dn_pos γ) 1 (∅ : gmap nat nat) -∗
    virtio_proto γ v1.
  Proof using .
    intros Hcfg Hlive Hqnum Hal Hdisj Hdring Hseen Hui Hwce Hca Htk Hah.
    iIntros "#Hcfgp Hslot Hord Hnc Hnp Hnr Hstage Hheads Hidx Hring Hpage
             Hcells Hfl Hflr Hpos".
    iDestruct "Hheads" as (hs) "(%Hhdom & %Hhinact & Hhauth)".
    iAssert (dma_own_x (vinit_dma c) (lease_hole c vproto0)) with "[Hpage]" as "Hdma".
    { rewrite (vinit_lease c Hdisj Hdring). iExact "Hpage". }
    rewrite /virtio_proto.
    rewrite Hcfg Hlive.
    iExists vproto0, (vinit_dma c), t0, t1, (Nat.max t0 t1), 0%nat, [], ∅.
    rewrite vp_spins_init.
    iAssert (half_map (vproto_ctl c vproto0)) with "[Hidx Hring]" as "Hctl".
    { rewrite (vproto0_ctl c)
        (half_map_union _ _ (idx_ring_bytes_disj c 0 (fun _ => zero16)
                               (ring_cells_idx_disj c)))
        -avail_lease_half_eq.
      iFrame "Hidx Hring". }
    (* built row by row, in the body's conjunct order: see [vp_give_back] *)
    iSplitR; [iExact "Hcfgp"|].
    iSplitL "Hdma"; [iExact "Hdma"|].
    iSplitL "Hctl"; [iExact "Hctl"|].
    iSplitR; [iPureIntro; apply vinit_dma_ctl|].
    iSplitR.
    { iPureIntro. rewrite vinit_dma_dom.
      apply vproto_ok_init;
        [exact Hqnum | exact Hlive | exact Hdisj | exact Hdring]. }
    iSplitR; [iPureIntro; exact Hal|].
    iSplitR; [iPureIntro; exact Hseen|].
    iSplitR; [iPureIntro; by rewrite Hah|].
    iSplitR; [iPureIntro; by rewrite Htk|].
    iSplitR; [iPureIntro; exact Hui|].
    iSplitR; [iPureIntro; exact (vinit_dma_uidx c Hdisj Hdring)|].
    (* the release window, on its PRE-MINT arm *)
    iSplitL "Hcells".
    { rewrite /used_rel_res.
      iSplitR; [iPureIntro; exact hist_ok_nil|].
      iSplitR. { iPureIntro. intros k Hk. destruct k as [|k]; cbn [tf2]; lia. }
      iSplitR.
      { iPureIntro. destruct (Nat.max_spec t0 t1) as [[_ Hm] | [_ Hm]]; rewrite Hm.
        - exists 1%nat. split; [lia | reflexivity].
        - exists 0%nat. split; [lia | reflexivity]. }
      iLeft. iSplitR; [done|]. rewrite /TsoCtx.rel_pre_cells.
      iApply (big_sepL_impl with "Hcells"). iIntros "!>" (k j Hkj) "H".
      apply lookup_seq in Hkj as [-> Hj].
      rewrite (nth_byte_wrap16_0 (0 + k)%nat ltac:(lia)). iExact "H". }
    iSplitL "Hfl"; [iExact "Hfl"|].
    iSplitL "Hflr"; [iExact "Hflr"|].
    iSplitL "Hpos"; [iExact "Hpos"|].
    iSplitR.
    { iPureIntro. intros k q. rewrite lookup_empty lookup_nil.
      split; [discriminate | intros [g H]; discriminate]. }
    iSplitR; [by rewrite big_sepL_nil|].
    iSplitR.
    { iPureIntro. intros u q g H. rewrite lookup_nil in H. discriminate. }
    iSplitR; [iPureIntro; exact Hwce|].
    iSplitR;
      [iPureIntro; exact (vp_wt_idle vproto0 (v_cache v1) Hca eq_refl)|].
    iSplitL "Hslot"; [iExact "Hslot"|].
    iSplitL "Hord"; [iExact "Hord"|].
    assert (Hpe : vp_pend vproto0 = (∅ : gmap nat vslot)) by reflexivity.
    assert (Hde : vp_done vproto0 = (∅ : gmap nat vslot)) by reflexivity.
    assert (Hue : vp_uix vproto0 = (∅ : gmap nat nat)) by reflexivity.
    rewrite Hpe Hde Hue !big_sepM_empty.
    iSplitR; [done|].
    iSplitL "Hnc"; [iExact "Hnc"|].
    iSplitL "Hnp"; [iExact "Hnp"|].
    iSplitL "Hnr"; [iExact "Hnr"|].
    iSplitL "Hstage"; [by iExists None; iFrame "Hstage"|].
    (* THE RECEIPTS ARRIVE: authority as carried, every entry empty *)
    iSplitL "Hhauth".
    { iApply (heads_res_at_init γ hs Hhdom Hhinact with "Hhauth"). }
    iSplit; done.
  Qed.

  (* [zero16] and [wrap16 0] are the same halfword; the not-live arm speaks the
     model's vocabulary and the live arm the queue protocol's. *)
  Lemma zero16_wrap16 : zero16 = wrap16 0%nat.
  Proof using . reflexivity. Qed.

  (* THE LIVE FLIP.  This is the transition [virtio_disk_init] performs at its
     LAST MMIO write (STATUS |= DRIVER_OK -- the write that makes
     [virtio_live] true): the freshly-zeroed avail-index bytes and the zeroed
     used page are paid in as the DMA lease, nothing is pending, the publisher
     token comes out for the vdisk_lock's resource, and the configuration the
     driver programmed is FROZEN into the persistent [disk_cfg] that
     [DiskInv.disk_geom] is built on.

     [v1] is given by PROJECTIONS rather than as a literal [VirtioState]: at
     the flip the driver knows the write is config-only (so the counters ride
     through unchanged) but knows nothing about [v_isr], which the live arm
     does not mention.  The counters being ZERO is read off the not-live arm,
     which is exactly what that arm records it for.  NOTHING is said about
     [v_disk]: since the image auth left this invariant for the fixed layer
     (crash.md), the flip has nothing to re-tie. *)
  Lemma virtio_proto_intro (γ : disk_names) (v0 v1 : virtio_state)
      (pd pav pu : Arch.pa) (t0 t1 : nat) :
    virtio_live (v_cfg v0) = false ->
    v_cfg v1 = virtio_init_cfg pd pav pu ->
    v_seen v1 = v_seen v0 -> v_used_idx v1 = v_used_idx v0 ->
    v_cache v1 = v_cache v0 -> v_taken v1 = v_taken v0 ->
    v_inflight v1 = v_inflight v0 ->
    virtio_pages_aligned (virtio_init_cfg pd pav pu) ->
    avail_idx_dom (virtio_init_cfg pd pav pu)
      ## used_page_pas (virtio_init_cfg pd pav pu) ->
    ring_cells_dom (virtio_init_cfg pd pav pu)
      ## used_page_pas (virtio_init_cfg pd pav pu) ->
    virtio_proto γ v0 -∗
    (* the boot chain's half of the config tracker: it is what recombines
       with the invariant's half into the exclusive fraction the freeze needs,
       and holding it is what made the driver's knowledge of [v_cfg v0]
       deterministic all the way to this point. *)
    disk_cfg_is γ (DfracOwn (1/2)) (v_cfg v0) -∗
    (* A6.126 §6 (pop composition): the control set at HALF -- the index
       word and the eight ring cells; the caller keeps the other halves for
       the vdisk_lock's payload -- the used page minus its index word,
       sealed, and the index word's two bytes stamped *)
    avail_lease_half (virtio_init_cfg pd pav pu) 0 -∗
    half_map (ring_bytes (virtio_init_cfg pd pav pu) (fun _ : nat => zero16)) -∗
    phys_map (used_page_rest (virtio_init_cfg pd pav pu)) -∗
    ([∗ list] j ∈ seq 0 2,
       phys_ledger_at (pa_add (used_idx_pa (virtio_init_cfg pd pav pu)) j)
         (DfracOwn 1) byte_zero (tf2 t0 t1 j)) -∗
    |==> virtio_proto γ v1 ∗ disk_pub γ 0 ∗ disk_read_at γ 0 ∗
         disk_stage γ None ∗
         disk_cfg γ (virtio_init_cfg pd pav pu) ∗
         disk_fl γ t0 t1 ∗ disk_flr γ 0.
  Proof using .
    intros Hlive0 Hc1 Hsn Hui Hcae Htke Hahe Hal Hdisj Hdring.
    iIntros "Hp Hmine Hidx Hring Hpage Hcells".
    rewrite {1}/virtio_proto.
    rewrite Hlive0.
    iDestruct "Hp" as "(Hcfg & %Hsn0 & %Hui0 & %Hca0 & %Htk0 & %Hah0 & %Hwce0 &
                        Hslot & Hord & Hnc & Hnp & Hnr & Hfl0 & Hfl1 & Hflr &
                        Hpos & Hstage & Hheads)".
    (* the reader floors move to their boot stamps and split *)
    iMod (ghost_var_update t0 with "Hfl0") as "Hfl0".
    iMod (ghost_var_update t1 with "Hfl1") as "Hfl1".
    iEval (rewrite -Qp.half_half) in "Hfl0".
    iDestruct (ghost_var_split with "Hfl0") as "[Hfl0a Hfl0b]".
    iEval (rewrite -Qp.half_half) in "Hfl1".
    iDestruct (ghost_var_split with "Hfl1") as "[Hfl1a Hfl1b]".
    iEval (rewrite -Qp.half_half) in "Hflr".
    iDestruct (ghost_var_split with "Hflr") as "[Hflra Hflrb]".
    iDestruct (disk_cfg_is_join with "Hcfg Hmine") as "Hcfg".
    iMod (disk_cfg_set γ (v_cfg v0) (virtio_init_cfg pd pav pu) with "Hcfg")
      as "#Hcfg".
    iEval (rewrite -Qp.half_half) in "Hnp".
    iDestruct (ghost_var_split with "Hnp") as "[Hnp1 Hnp2]".
    (* the READ WATERMARK splits the same way: the driver's half is what its
       interrupt handler will present to reclaim in order *)
    iEval (rewrite -Qp.half_half) in "Hnr".
    iDestruct (ghost_var_split with "Hnr") as "[Hnr1 Hnr2]".
    (* ...and so does the STAGED HEAD: nothing is half-published at the flip,
       and the driver's half is what its next publish will set and spend *)
    iEval (rewrite -Qp.half_half) in "Hstage".
    iDestruct (ghost_var_split with "Hstage") as "[Hstage1 Hstage2]".
    iModIntro. rewrite /disk_pub /disk_read_at /disk_stage /disk_fl /disk_flr.
    iFrame "Hnp2 Hnr2 Hstage2 Hcfg Hfl0b Hfl1b Hflrb".
    assert (Hs1 : v_seen v1 = wrap16 0%nat)
      by (rewrite Hsn Hsn0; exact zero16_wrap16).
    assert (Hu1 : v_used_idx v1 = wrap16 0%nat)
      by (rewrite Hui Hui0; exact zero16_wrap16).
    assert (Hca1 : v_cache v1 = ∅) by (rewrite Hcae; exact Hca0).
    assert (Htk1 : v_taken v1 = None) by (rewrite Htke; exact Htk0).
    assert (Hah1 : v_inflight v1 = ∅) by (rewrite Hahe; exact Hah0).
    iApply (virtio_proto_intro_gen γ v1 (virtio_init_cfg pd pav pu) t0 t1
              Hc1 (virtio_init_cfg_live pd pav pu) eq_refl Hal Hdisj Hdring
              Hs1 Hu1 (virtio_init_cfg_wce pd pav pu) Hca1 Htk1 Hah1
              with "Hcfg Hslot Hord Hnc Hnp1 Hnr1 Hstage1 Hheads Hidx Hring
                    Hpage Hcells [Hfl0a Hfl1a] Hflra Hpos").
    rewrite /disk_fl. iFrame "Hfl0a Hfl1a".
  Qed.

  (* THE PRE-FLIP CONFIGURATION WRITE.  Each of the fourteen MMIO writes
     [virtio_disk_init] performs before the flip moves the invariant from [v]
     to [v'] while the queue stays not live -- and it can, because the
     not-live arm holds nothing but the config tracker's half, the counter
     facts and the three empty-protocol ghosts.  BOTH halves of the tracker
     move together, which is what keeps the driver's knowledge of what it has
     programmed so far deterministic. *)
  Lemma virtio_proto_cfg_write (γ : disk_names) (v v' : virtio_state)
      (c' : virtio_cfg) :
    virtio_live (v_cfg v) = false ->
    virtio_live c' = false ->
    v_cfg v' = c' ->
    v_seen v' = zero16 -> v_used_idx v' = zero16 ->
    v_cache v' = ∅ -> v_taken v' = None -> v_inflight v' = ∅ ->
    (* THE ONE NEW OBLIGATION ON A PRE-FLIP WRITE (async-disk.md §2): the
       configuration it programs must still decline the cache.  Thirteen of
       the fourteen writes do not touch [vc_dfeat] at all; the DRIVER_FEATURES
       write is the one that decides it, and xv6's negotiation computes to
       zero ([VirtioModel.virtio_xv6_features]). *)
    virtio_wce c' = false ->
    virtio_proto γ v -∗ disk_cfg_is γ (DfracOwn (1/2)) (v_cfg v) ==∗
    virtio_proto γ v' ∗ disk_cfg_is γ (DfracOwn (1/2)) c'.
  Proof using .
    intros Hlive0 Hlive1 Hc1 Hsn Hui Hca Htk Hah Hwce. iIntros "Hp Hmine".
    rewrite {1}/virtio_proto.
    rewrite Hlive0.
    iDestruct "Hp"
      as "(Hcfg & _ & _ & _ & _ & _ & _ & Hslot & Hord & Hnc & Hnp & Hnr &
           Hfl0 & Hfl1 & Hflr & Hpos & Hstage & Hheads)".
    iDestruct (disk_cfg_is_join with "Hcfg Hmine") as "Hcfg".
    iMod (disk_cfg_is_move γ (v_cfg v) c' with "Hcfg") as "Hcfg".
    iDestruct (disk_cfg_is_split with "Hcfg") as "[Hcfg1 Hcfg2]".
    iModIntro. iFrame "Hcfg2".
    rewrite /virtio_proto.
    rewrite Hc1 Hlive1.
    iFrame "Hcfg1".
    iSplitR; [iPureIntro; exact Hsn|].
    iSplitR; [iPureIntro; exact Hui|].
    iSplitR; [iPureIntro; exact Hca|].
    iSplitR; [iPureIntro; exact Htk|].
    iSplitR; [iPureIntro; exact Hah|].
    iSplitR; [iPureIntro; exact Hwce|].
    iFrame "Hslot Hord Hnc Hnp Hnr Hfl0 Hfl1 Hflr Hpos Hstage Hheads".
  Qed.

  (* ...and what the driver READS off the arm without consuming it: while the
     queue is not live, the configuration is the one the tracker's other half
     names.  This is the identification every MMIO access performs when it
     opens [disk_inv] -- and it is also how the LIVE arm is refuted, since
     that arm exports the persistent [disk_cfg γ (v_cfg v)] which agrees with
     the caller's half just as well. *)
  Lemma virtio_proto_cfg_agree (γ : disk_names) (v : virtio_state)
      (c : virtio_cfg) :
    virtio_proto γ v -∗ disk_cfg_is γ (DfracOwn (1/2)) c -∗ ⌜v_cfg v = c⌝.
  Proof using .
    iIntros "Hp Hmine". rewrite /virtio_proto.
    destruct (virtio_live (v_cfg v)).
    - iDestruct "Hp" as (pr dma t0 t1 lw F hist pm) "(#Hcfg & _)".
      iApply (disk_cfg_is_agree with "Hcfg Hmine").
    - iDestruct "Hp" as "(Hcfg & _)".
      iApply (disk_cfg_is_agree with "Hcfg Hmine").
  Qed.

  (* THE LIVE-ARM REFUTATION, and the not-live arm's whole pure content in one
     accessor.  A driver that knows its tracked configuration is not live --
     [virtio_disk_init] from its precondition, and thereafter from the
     configuration it has itself programmed -- learns, at every opening of
     [disk_inv], that the invariant is in the not-live arm and hence that the
     device's two ring counters are still zero.  The refutation costs nothing:
     the LIVE arm exports the persistent [disk_cfg γ (v_cfg v)], which
     dfrac-agrees with the caller's half just as the not-live arm's own half
     does, so [v_cfg v = c] either way -- and then [virtio_live c = false]
     contradicts the live arm's own guard. *)
  Lemma virtio_proto_not_live_cfg (γ : disk_names) (v : virtio_state)
      (c : virtio_cfg) :
    virtio_live c = false ->
    virtio_proto γ v -∗ disk_cfg_is γ (DfracOwn (1/2)) c -∗
    ⌜v_cfg v = c /\ v_seen v = zero16 /\ v_used_idx v = zero16
     /\ v_cache v = ∅ /\ v_taken v = None /\ v_inflight v = ∅⌝.
  Proof using .
    iIntros (Hlive) "Hp Hmine". rewrite /virtio_proto.
    destruct (virtio_live (v_cfg v)) eqn:Hl.
    - iDestruct "Hp" as (pr dma t0 t1 lw F hist pm) "(#Hcfg & _)".
      iDestruct (disk_cfg_is_agree with "Hcfg Hmine") as %Hc.
      rewrite Hc Hlive in Hl. discriminate.
    - iDestruct "Hp"
        as "(Hcfg & %Hsn & %Hui & %Hca & %Htk & %Hah & %Hwce & _)".
      iDestruct (disk_cfg_is_agree with "Hcfg Hmine") as %Hc.
      iPureIntro. split_and!;
        [exact Hc | exact Hsn | exact Hui | exact Hca | exact Htk | exact Hah].
  Qed.

  (* ==================================================================== *)
  (* stability: MMIO writes that keep cfg / seen / used_idx                *)
  (* ==================================================================== *)

  (* THE WRITE CACHE IS PART OF THE PROTOCOL NOW
     (claude-notes/completed/async-disk.md): what the device is still holding
     decides which branch of an in-flight write's sequential permit is
     outstanding, so a store that carried the protocol across on
     cfg/seen/used alone has to leave [v_cache] and [v_taken] alone too.
     Both stores the live driver makes do
     ([VirtioModel.virtio_write_cache]/[_taken] at [vio_cfg_stable]). *)
  Lemma virtio_proto_stable (γ : disk_names) (v v' : virtio_state) :
    v_cfg v' = v_cfg v -> v_seen v' = v_seen v -> v_inflight v' = v_inflight v ->
    v_used_idx v' = v_used_idx v ->
    v_cache v' = v_cache v -> v_taken v' = v_taken v ->
    virtio_proto γ v -∗ virtio_proto γ v'.
  Proof using .
    intros Hc Hs Hah Hu Hca Htk.
    rewrite /virtio_proto Hc Hs Hah Hu Hca Htk. iIntros "$".
  Qed.

  (* ==================================================================== *)
  (* THE THEOREM WORTH NAMING (claude-notes/completed/async-disk.md §2)     *)
  (* ==================================================================== *)

  (* XV6'S DISK IS WRITETHROUGH BECAUSE XV6 DECLINED FLUSH.  The device this
     model offers HAS a volatile write-back cache (VIRTIO_BLK_F_FLUSH and
     _CONFIG_WCE are in [VirtioModel.virtio_device_features]); what makes a
     completed write DURABLE is that [virtio_disk_init] clears bit 9 before
     it writes DRIVER_FEATURES, and this is that fact, held by the protocol
     invariant in BOTH arms and therefore true at every instant of the
     system's life.  It is a property PROVED of the driver's initialisation,
     not a modelling assumption: a driver that negotiated FLUSH would face a
     different permit discipline (async-disk.md §4). *)
  Lemma virtio_proto_writethrough (γ : disk_names) (v : virtio_state) :
    virtio_proto γ v -∗ ⌜virtio_wce (v_cfg v) = false⌝.
  Proof using .
    iIntros "Hp". rewrite /virtio_proto.
    destruct (virtio_live (v_cfg v)).
    - iDestruct "Hp" as (pr dma t0 t1 lw F hist pm)
        "(_ & _ & _ & _ & _ & _ & _ & _ & _ & _ & _ & _ & _ & _ & _ & _ & _ &
          _ & %Hwce & _)". done.
    - iDestruct "Hp" as "(_ & _ & _ & _ & _ & _ & %Hwce & _)". done.
  Qed.

  (* THE RECORD A PENDING SLOT WILL BECOME is off the hole: its writable bytes
     are its own (no other request's, not the control set, not the used
     page), and the element at the CURRENT completion count is nobody's --
     the unread done records sit at the indices below it, under eight of
     them ([vproto_unread_lt8]).  Both the write transactions and the
     completion take their cells out of the sealed lease through this. *)
  Lemma pend_done_hole (c : virtio_cfg) (pr : vproto) (D : gset Arch.pa)
      (p : nat) (sl : vslot) (pin : gmap Arch.pa (bv 8)) :
    vproto_ok c pr D -> vp_pend pr !! p = Some sl -> vp_pin pr !! p = Some pin ->
    slot_done_dom c (vp_nc pr) sl ## lease_hole c pr.
  Proof using .
    intros Hok Hsl Hpin.
    pose proof (vproto_pend_slot pr _ _ Hsl) as Hs.
    pose proof (vpo_standing _ _ _ Hok _ sl pin Hs Hpin) as Hstand.
    assert (Hwrpage : slot_wr sl ## used_page_pas c).
    { apply (gset_disj_mono (slot_wr sl) (slot_fp sl pin) (used_page_pas c)
               (avail_idx_dom c ∪ ring_cells_dom c ∪ used_page_pas c));
        [ apply slot_fp_wr | apply union_subseteq_r | exact Hstand ]. }
    assert (Hdne : forall k x, vp_done pr !! k = Some x -> k ≠ p).
    { intros k x Hk Hc. subst k.
      destruct (proj1 (vpo_pend_dom _ _ _ Hok p) (elem_of_dom_2 _ _ _ Hsl)) as [_ Hns].
      exact (Hns (vpo_done_lt _ _ _ Hok p (elem_of_dom_2 _ _ _ Hk))). }
    pose proof (vproto_unread_lt8 c pr D p Hok (elem_of_dom_2 _ _ _ Hsl)) as Hgap.
    unfold lease_hole, lease_hole_pure.
    apply gset_disj_union_r; [apply gset_disj_union_r |].
    - apply (gset_disj_sub_l _ (slot_wr sl ∪ used_page_pas c));
        [ | exact (vproto_wr_off_ctl c pr D p sl pin Hok Hs Hpin) ].
      unfold slot_done_dom. apply union_mono_l. intros x Hx.
      exact (elem_dom_in_page _ _ x Hx).
    - exact (slot_done_dom_idx_disj _ _ _ Hwrpage).
    - apply elem_of_disjoint. intros a HaS Had.
      apply elem_of_done_dom in Had as (k & usl & Hk & Hak).
      destruct usl as [u x]. apply map_lookup_zip_Some in Hk as [Hu Hk].
      cbn in Hu, Hk, Hak.
      pose proof (vproto_done_slot c pr D k x Hok Hk) as Hks.
      assert (Hkpin : exists pinq, vp_pin pr !! k = Some pinq).
      { apply elem_of_dom. rewrite (vproto_slot_dom c pr D Hok).
        apply elem_of_dom. exists x. exact Hks. }
      destruct Hkpin as [pinq Hpinq].
      pose proof (Hdne k x Hk) as Hkne.
      pose proof (vpo_fp_disj _ _ _ Hok k p x sl pinq pin Hkne Hks Hpinq Hs Hpin) as Hfpd.
      pose proof (vpo_standing _ _ _ Hok k x pinq Hks Hpinq) as Hstq.
      assert (Hunr : (vp_nr pr <= u)%nat).
      { destruct (proj1 (vpo_done_uix _ _ _ Hok k) (elem_of_dom_2 _ _ _ Hk))
          as (u' & Hu' & Hle').
        assert (Hue : u' = u) by congruence. subst u'. exact Hle'. }
      pose proof (vpo_uix_lt _ _ _ Hok k u Hu) as Hult.
      assert (Hmod : Z.of_nat (vp_nc pr) `mod` 8 ≠ Z.of_nat u `mod` 8).
      { intro Hc.
        assert (Hd : (Z.of_nat (vp_nc pr) - Z.of_nat u) `mod` 8 = 0).
        { rewrite Zminus_mod Hc Z.sub_diag. apply Zmod_0_l. }
        rewrite Z.mod_small in Hd; lia. }
      assert (Hww : slot_wr sl ## slot_wr x).
      { apply (gset_disj_mono (slot_wr sl) (slot_fp sl pin) (slot_wr x) (slot_fp x pinq));
          [ apply slot_fp_wr | apply slot_fp_wr | apply gset_disj_sym; exact Hfpd ]. }
      assert (Hwk : slot_wr x ## used_page_pas c).
      { apply (gset_disj_mono (slot_wr x) (slot_fp x pinq) (used_page_pas c)
                 (avail_idx_dom c ∪ ring_cells_dom c ∪ used_page_pas c));
          [ apply slot_fp_wr | apply union_subseteq_r | exact Hstq ]. }
      exact (proj1 (elem_of_disjoint _ _)
               (slot_done_dom_disj c (vp_nc pr) u sl x Hww Hwrpage Hwk Hmod) a HaS Hak).
  Qed.

  (* ...and the same facts about a done record, for framing: another
     pending slot's transaction misses it *)
  Lemma done_record_facts (c : virtio_cfg) (pr : vproto) (D : gset Arch.pa)
      (p k u : nat) (sl x : vslot) (pin : gmap Arch.pa (bv 8)) :
    vproto_ok c pr D -> vp_pend pr !! p = Some sl -> vp_pin pr !! p = Some pin ->
    vp_done pr !! k = Some x -> vp_uix pr !! k = Some u ->
    slot_wr sl ## slot_wr x /\ slot_wr x ## used_page_pas c
    /\ Z.of_nat (vp_nc pr) `mod` 8 ≠ Z.of_nat u `mod` 8.
  Proof using .
    intros Hok Hsl Hpin Hk Hu.
    pose proof (vproto_pend_slot pr _ _ Hsl) as Hs.
    pose proof (vproto_done_slot c pr D k x Hok Hk) as Hks.
    assert (Hkpin : exists pinq, vp_pin pr !! k = Some pinq).
    { apply elem_of_dom. rewrite (vproto_slot_dom c pr D Hok).
      apply elem_of_dom. exists x. exact Hks. }
    destruct Hkpin as [pinq Hpinq].
    assert (Hkne : k ≠ p).
    { intro Hc. subst k.
      destruct (proj1 (vpo_pend_dom _ _ _ Hok p) (elem_of_dom_2 _ _ _ Hsl)) as [_ Hns].
      exact (Hns (vpo_done_lt _ _ _ Hok p (elem_of_dom_2 _ _ _ Hk))). }
    pose proof (vpo_fp_disj _ _ _ Hok k p x sl pinq pin Hkne Hks Hpinq Hs Hpin) as Hfpd.
    pose proof (vpo_standing _ _ _ Hok k x pinq Hks Hpinq) as Hstq.
    pose proof (vproto_unread_lt8 c pr D p Hok (elem_of_dom_2 _ _ _ Hsl)) as Hgap.
    assert (Hunr : (vp_nr pr <= u)%nat).
    { destruct (proj1 (vpo_done_uix _ _ _ Hok k) (elem_of_dom_2 _ _ _ Hk))
        as (u' & Hu' & Hle').
      assert (Hue : u' = u) by congruence. subst u'. exact Hle'. }
    pose proof (vpo_uix_lt _ _ _ Hok k u Hu) as Hult.
    split_and!.
    - apply (gset_disj_mono (slot_wr sl) (slot_fp sl pin) (slot_wr x) (slot_fp x pinq));
        [ apply slot_fp_wr | apply slot_fp_wr | apply gset_disj_sym; exact Hfpd ].
    - apply (gset_disj_mono (slot_wr x) (slot_fp x pinq) (used_page_pas c)
               (avail_idx_dom c ∪ ring_cells_dom c ∪ used_page_pas c));
        [ apply slot_fp_wr | apply union_subseteq_r | exact Hstq ].
    - intro Hc.
      assert (Hd : (Z.of_nat (vp_nc pr) - Z.of_nat u) `mod` 8 = 0).
      { rewrite Zminus_mod Hc Z.sub_diag. apply Zmod_0_l. }
      rewrite Z.mod_small in Hd; lia.
  Qed.

  (* a pending slot's stage facts survive a write that misses its own bytes
     and, if it is pushed, its element *)
  Lemma slot_stage_ok_frame (c : virtio_cfg) (w dma : gmap Arch.pa (bv 8))
      (nc : nat) (ph : option vphase) (sl : vslot) :
    (forall a, a ∈ slot_wr sl -> w !! a = None) ->
    ((4 <= match ph with None => 0%nat | Some ph => vphase_rank ph end)%nat ->
       forall a, a ∈ elem_dom c nc -> w !! a = None) ->
    slot_stage_ok c dma nc ph sl -> slot_stage_ok c (w ∪ dma) nc ph sl.
  Proof using .
    intros Hown Helem (Hb & Hs & He & Hl). split_and!.
    - intros Hk Hin. apply (read_byte_list_transfer dma (w ∪ dma)); [| exact (Hb Hk Hin) ].
      intros j Hj. apply lookup_union_r. apply Hown.
      unfold slot_wr. rewrite Hin. apply elem_of_union_r, pa_range_intro. exact Hj.
    - intro Hk. rewrite lookup_union_r; [exact (Hs Hk)|]. apply Hown.
      unfold slot_wr. apply elem_of_union_l, elem_of_singleton. reflexivity.
    - intro Hk. apply (read_bytes_transfer dma (w ∪ dma)); [| exact (He Hk) ].
      intros j Hj. apply lookup_union_r. apply (Helem Hk).
      apply (elem_head_sub c nc). apply pa_range_intro. lia.
    - intro Hk. apply (read_bytes_transfer dma (w ∪ dma)); [| exact (Hl Hk) ].
      intros j Hj. apply lookup_union_r. apply (Helem Hk).
      apply (elem_len_sub c nc). apply pa_range_intro. lia.
  Qed.

  (* THE PENDING SLOTS' STAGE FACTS RIDE THROUGH A CHANGE TO THE LEASE that
     leaves the used page and every pending slot's own bytes alone -- which
     the driver's ring store, publish and reclaim all do. *)
  Lemma pend_stage_frame (γ : disk_names) (c : virtio_cfg) (pr : vproto)
      (D : gset Arch.pa) (dma dma' : gmap Arch.pa (bv 8))
      (ca : gmap Z (list (bv 8))) :
    vproto_ok c pr D ->
    (forall x, x ∈ used_page_pas c -> dma' !! x = dma !! x) ->
    (forall q sl pin, vp_pend pr !! q = Some sl -> vp_pin pr !! q = Some pin ->
       forall x, x ∈ slot_wr sl -> dma' !! x = dma !! x) ->
    ([∗ map] p ↦ sl ∈ vp_pend pr,
       ⌜slot_stage_ok c dma (vp_nc pr) (vp_fl pr !! vs_hd sl) sl⌝ ∗
       slot_pend_res γ (pend_todo pr ca p sl) sl)
    ⊢ ([∗ map] p ↦ sl ∈ vp_pend pr,
         ⌜slot_stage_ok c dma' (vp_nc pr) (vp_fl pr !! vs_hd sl) sl⌝ ∗
         slot_pend_res γ (pend_todo pr ca p sl) sl).
  Proof using .
    intros Hok Hpage Hown. apply big_sepM_mono. intros p sl Hsl.
    iIntros "[%Hst $]". iPureIntro.
    assert (Hpd : exists pin, vp_pin pr !! p = Some pin).
    { apply elem_of_dom. rewrite (vpo_pin_dom _ _ _ Hok).
      apply elem_of_union_l, elem_of_dom. by exists sl. }
    destruct Hpd as [pin Hpin].
    apply (slot_stage_ok_mono c dma); [| | | | exact Hst].
    - intros j Hj. apply Hpage. exact (used_elem_pa_in_page c _ j Hj).
    - intros j Hj. apply Hpage. apply (elem_dom_in_page c (vp_nc pr)).
      apply (elem_len_sub c (vp_nc pr)). apply pa_range_intro. exact Hj.
    - apply (Hown p sl pin Hsl Hpin). unfold slot_wr.
      apply elem_of_union_l, elem_of_singleton. reflexivity.
    - intros Hout j Hj. apply (Hown p sl pin Hsl Hpin). unfold slot_wr.
      rewrite Hout. apply elem_of_union_r, pa_range_intro. exact Hj.
  Qed.
  (* ==================================================================== *)
  (* the DEVICE-THREAD rules                                              *)
  (* ==================================================================== *)

  Lemma virtio_proto_not_stalled (m : gmap Arch.pa (bv 8)) (v : virtio_state)
      (mv : vmem) (γ : disk_names) :
    mem_view m mv ->
    gen_heap_interp m -∗ virtio_proto γ v -∗ ⌜virtio_stalled v mv = false⌝.
  Proof using .
    iIntros (Hview) "Hm Hp".
    rewrite /virtio_proto.
    destruct (virtio_live (v_cfg v)) eqn:Hlive.
    2:{ iPureIntro. exact (virtio_not_live_not_stalled v mv Hlive). }
    iDestruct "Hp" as (pr dma t0 t1 lw F hist pm)
      "(Hcfg & Hdma & Hhalf & %Hctl & %Hok & %Hal & %Hseen & %Hah & %Htkc & %Hui &
        %Hridx & Hrel & Hfl & Hflr & Hpos & %Hpmh & #Hposm & %HhF & %Hwce & %Hwt &
        Hslot & Hord & #Hordm & Hnc & Hnp & Hnr & Hstage & Hheads & Hpend & Hdone)".
    iDestruct (half_map_agree with "Hm Hhalf") as %Hctlm.
    iPureIntro.
    apply (virtio_queue_not_stalled v (vproto_ctl (v_cfg v) pr)
             (vp_heads pr) (wrap16 (vp_np pr)) mv).
    - rewrite Hseen Hah. exact (vproto_flat (v_cfg v) pr (dom dma) Hok).
    - exact (mem_view_subseteq _ m mv Hctlm Hview).
  Qed.

  (* THE COMPLETION -- the index bump.  The last of a request's transactions:
     two bytes, and the ghost moves that publish the request to the handler.
     The request's element, status byte and (for a read) buffer were written
     at earlier steps ([virtio_proto_write_step]) and are read off the
     slot's STAGE FACTS; the record the handler will read is assembled from
     them here, and its cells come out of the SEALED lease -- each stamped at
     the position of the transaction that wrote it, which the caller bounds
     from the log before the append and hands back as [ledger_le].

     IT IS AN ACCESSOR OVER THE CRASH-PERMIT CHANNEL.  The completing slot
     parked a [perm_pend] token ([slot_pend_res]); this lemma hands that
     token OUT and demands the SPENT one ([perm_done] at the same key) back,
     which is exactly the shape [WpUart.wp_disk_loop] needs: between the two
     it opens [crashN] and [PermInv.permN] and runs the client's view shift
     on the crash predicate.  The key [kq] is EXISTENTIAL here because the
     caller does not know, and does not want to know, which request
     completed or in which direction -- permits are uniform, so there is
     nothing to case-split on.  The completion moves NO disk byte
     ([VirtioModel.virtio_complete_disk]), so the index is [None] in BOTH
     directions and the cell is at the sequential permit's LEAF.

     A6.48 ruling 4, THE INSIDE-OUT, and A6.126 §6, THE RELEASE WINDOW.  The
     completion APPENDS its two bytes to the era log; the ledger gate that
     does it ([TsoCtxStore.ledger_store_rel_map_ok]) moves [gen_heap_interp] and
     [tso_interp_at] together, so the append belongs to the one caller that
     holds both -- [WpUart]'s disk loop.  The write set is exactly the index
     word's snapshot ([used_idx_writes_snap]), which the protocol keeps
     BEHIND its hole as the release window (pre-mint or minted, with its
     history); the window comes out here and goes back re-minted with the
     history extended by the append's position [q]. *)
  Lemma virtio_proto_step (γ : disk_names) (v : virtio_state)
      (i : bv 16) (v' : virtio_state) (w : gmap Arch.pa (bv 8)) :
    virtio_complete_step v i = Some (v', w) ->
    virtio_proto γ v ==∗
      ∃ (kq : nat * gname) (wr : disk_wr) (old : gmap Arch.pa (bv 8))
        (nc lo : nat) (tf : nat -> nat) (hist : list (nat * (nat -> bv 8))),
        ⌜v_disk v' = wr_apply None (v_disk v)⌝ ∗
        ⌜w = snap_of (used_idx_pa (v_cfg v)) 2 (wrap16 (S nc))⌝ ∗
        ⌜hist_ok hist nc⌝ ∗
        ⌜forall k, (k < 2)%nat -> (tf k <= lo)%nat⌝ ∗
        ⌜exists k, (k < 2)%nat /\ lo = tf k⌝ ∗
        phys_map old ∗
        ((⌜hist = []⌝ ∗ TsoCtx.rel_pre_cells (used_idx_pa (v_cfg v)) 2 tf
                          (nth_byte (wrap16 0)))
         ∨ TsoCtx.rel_cells (used_idx_pa (v_cfg v)) 2 (DfracOwn 1) disk_agent lo tf
             (nth_byte (wrap16 0)) (nth_byte (wrap16 nc)) hist) ∗
        perm_pend (dn_perm γ) kq wr ∅ ∗
        (∀ q : nat,
           ⌜forall k q' g, hist !! k = Some (q', g) -> (q' < q)%nat⌝ -∗
           perm_done (dn_perm γ) kq wr -∗
           ([∗ map] a ↦ b ∈ old, ledger_le a b q) -∗
           TsoCtx.rel_cells (used_idx_pa (v_cfg v)) 2 (DfracOwn 1) disk_agent lo tf
             (nth_byte (wrap16 0)) (nth_byte (wrap16 (S nc)))
             (hist ++ [(q, nth_byte (wrap16 (S nc)))]) ==∗
           virtio_proto γ v').
  Proof using .
    iIntros (Hstep) "Hp".
    rewrite {1}/virtio_proto.
    destruct (virtio_live (v_cfg v)) eqn:Hlive; last first.
    { exfalso. rewrite (virtio_complete_step_not_live v i Hlive) in Hstep.
      discriminate. }
    iDestruct "Hp" as (pr dma t0 t1 lw F hist pm)
      "(#Hcfg & Hdma & Hhalf & %Hctl & %Hok & %Hal & %Hseen & %Hah & %Htkc & %Hui & %Hridx &
        Hrel & Hfl & Hflr & Hpos & %Hpmh & #Hposm & %HhF &
        %Hwce & %Hwt & Hslot & Hord & #Hordm & Hnc & Hnp & Hnr & Hstage & Hheads & Hpend & Hdone)".
    destruct (vproto_step_det (v_cfg v) pr (dom dma) v i v' w Hok eq_refl Hah Hstep)
      as (p & sl & pin & Hwin & Hip & Hsl & Hpin & Hslotok & Hfl & Hgate & Hv1 & Hw1).
    subst i v' w. rewrite Hui.
    pose proof (vproto_pend_slot pr _ _ Hsl) as Hs.
    pose proof (vpo_standing _ _ _ Hok _ sl pin Hs Hpin) as Hstand.
    pose proof (vpo_qnum _ _ _ Hok) as Hqnum.
    assert (Hwrpage : slot_wr sl ## used_page_pas (v_cfg v)).
    { apply (gset_disj_mono (slot_wr sl) (slot_fp sl pin)
               (used_page_pas (v_cfg v))
               (avail_idx_dom (v_cfg v) ∪ ring_cells_dom (v_cfg v)
                ∪ used_page_pas (v_cfg v)));
        [ apply slot_fp_wr | apply union_subseteq_r | exact Hstand ]. }
    destruct (vslot_idx_dom (v_cfg v) pr (dom dma) p sl pin (wrap16 (vp_nc pr))
                Hok Hsl Hpin) as [HwD Hwctl].
    set (w := virtio_used_idx_writes (v_cfg v) (wrap16 (vp_nc pr))).
    assert (HwDdma : dom w ⊆ dom dma)
      by (etransitivity; [exact HwD | exact (vpo_used_D _ _ _ Hok)]).
    assert (Hwidx : dom w ⊆ used_idx_dom (v_cfg v))
      by (unfold w; rewrite used_idx_writes_snap dom_snap_of footprint_idx; reflexivity).
    (* THE FRAME: the bump touches nothing but the two index bytes *)
    assert (Hframe : forall x, x ∉ pa_range (used_idx_pa (v_cfg v)) 2 ->
              (w ∪ dma) !! x = dma !! x).
    { intros x Hx. apply lookup_union_r. exact (used_idx_writes_out _ _ x Hx). }
    (* THE COMPLETING SLOT: its stage facts hold the whole record *)
    iDestruct (big_sepM_delete _ (vp_pend pr) p sl Hsl with "Hpend")
      as "[[%Hstg Hslres] Hpend]".
    rewrite Hfl in Hstg.
    destruct Hstg as (Hstb & Hsts & Hste & Hstl). cbn in Hstb, Hsts, Hste, Hstl.
    specialize (Hsts ltac:(lia)). specialize (Hste ltac:(lia)).
    specialize (Hstl ltac:(lia)).
    (* THE OUT GATE, read back: the payload is latched and every sector of
       it has drained, so the request's channel entry has nothing left to
       land -- its cell is at the LEAF.  A READ owes nothing per-sector to
       begin with. *)
    assert (Hout_facts : vs_is_out sl = true ->
              vp_tk pr = Some p /\ vreq_touch (vs_req sl) ∩ dom (v_cache v) = ∅).
    { intro Hout.
      assert (Hout2 : bv_unsigned (vr_type (vs_req sl)) = virtio_blk_t_out)
        by (unfold vs_is_out in Hout; by apply Z.eqb_eq).
      pose proof (virtio_report_ok_out v (vs_req sl) (vs_hd sl) Hout2 Hgate) as Hsdone.
      destruct (virtio_complete_ok_out v (vs_req sl) (vs_hd sl) Hout2 Hsdone)
        as [Ht Hd].
      assert (Htouch : vreq_touch (vs_req sl) ∩ dom (v_cache v) = ∅)
        by (destruct Hd as [Hw|Hd]; [ by rewrite Hwce in Hw | exact Hd ]).
      split; [| exact Htouch ].
      (* THE DEVICE'S LATCH IS THE PROTOCOL'S: a head names one pending
         request ([vpo_hd_inj]), so the latched POSITION is [p]. *)
      destruct (vp_tk pr) as [q|] eqn:Htq; last first.
      { exfalso. rewrite Htkc in Ht. discriminate. }
      destruct Htkc as (slq & Hslq & Htv).
      rewrite Htv in Ht. injection Ht as Ht.
      f_equal. destruct (decide (q = p)) as [->|Hne]; [reflexivity|].
      exfalso.
      exact (vpo_hd_inj _ _ _ Hok q p slq sl Hne
               (vproto_pend_slot pr _ _ Hslq) Hs Ht). }
    assert (Htd : pend_todo pr (v_cache v) p sl = ∅).
    { destruct (vs_is_out sl) eqn:Hout; last first.
      { unfold pend_todo. destruct (bool_decide (vp_tk pr = Some p));
          [ apply vs_todo_read; exact Hout | apply vs_all_read; exact Hout ]. }
      destruct (Hout_facts eq_refl) as [Htkp Htouch].
      assert (Hout2 : bv_unsigned (vr_type (vs_req sl)) = virtio_blk_t_out)
        by (unfold vs_is_out in Hout; by apply Z.eqb_eq).
      rewrite (pend_todo_head _ _ p sl Htkp).
      apply vs_todo_done. intros k Hk Hin.
      assert (Hks : vs_key sl k ∈ vreq_touch (vs_req sl)).
      { rewrite (vreq_touch_out (vs_req sl) Hout2).
        apply (vs_sectors_spec (v_cfg v) p sl pin _ Hslotok).
        by exists k. }
      assert (Hboth : vs_key sl k ∈ vreq_touch (vs_req sl) ∩ dom (v_cache v))
        by (apply elem_of_intersection; split; [exact Hks | exact Hin]).
      rewrite Htouch in Hboth. by apply elem_of_empty in Hboth. }
    rewrite Htd.
    iDestruct "Hslres" as (bs)
      "(%Hbslen & %Hbspin & %Hbstorn & Hbs & Hpend0)".
    rewrite vs_kept_nil in Hbstorn.
    assert (Hout' : bs = vs_data sl).
    { destruct (vs_is_out sl) eqn:Hout; [| exact (Hbspin eq_refl) ].
      pose proof (vslot_data_len (v_cfg v) p sl pin Hslotok Hout) as Hdl.
      apply (vs_torn_full sl (vs_all sl) bs Hbslen Hdl); [| exact Hbstorn ].
      intros i Hi. apply vs_all_elem.
      rewrite <- (vslot_nsectors_pin (v_cfg v) p sl pin Hslotok).
      rewrite (vslot_nsectors_out sl Hout). exact Hi. }
    (* THE RECORD'S FOOTPRINT leaves the sealed lease: the hole grows by it,
       keyed at the used index the completion is reported at.  The index
       word is behind its own hole already, riding as the release window. *)
    set (Sw := slot_done_dom (v_cfg v) (vp_nc pr) sl).
    assert (HSidx : Sw ## used_idx_dom (v_cfg v))
      by exact (slot_done_dom_idx_disj _ _ _ Hwrpage).
    assert (HSdma : Sw ⊆ dom dma).
    { apply union_least.
      - etransitivity;
          [ apply slot_fp_wr | exact (vpo_fp_D _ _ _ Hok _ sl pin Hs Hpin) ].
      - intros x Hx. apply (vpo_used_D _ _ _ Hok).
        apply (elem_dom_in_page (v_cfg v) (vp_nc pr)). exact Hx. }
    assert (Hdne : forall k x, vp_done pr !! k = Some x -> k ≠ p).
    { intros k x Hk Hc. subst k.
      destruct (proj1 (vpo_pend_dom _ _ _ Hok p) (elem_of_dom_2 _ _ _ Hsl))
        as [_ Hns].
      exact (Hns (vpo_done_lt _ _ _ Hok p (elem_of_dom_2 _ _ _ Hk))). }
    assert (Hdnone : vp_done pr !! p = None).
    { apply not_elem_of_dom. intro Hc.
      apply elem_of_dom in Hc as [x Hx]. exact (Hdne p x Hx eq_refl). }
    pose proof (pend_done_hole (v_cfg v) pr (dom dma) p sl pin Hok Hsl Hpin) as HShole.
    iDestruct (dma_own_x_take Sw dma _ HSdma HShole with "Hdma")
      as (old) "(%Hdomold & %Holdsub & Hold & Hdma)".
    (* ...and those cells ARE the record: the stage facts pin them *)
    assert (Hold : old = slot_done_map (v_cfg v) (vp_nc pr) sl bs).
    { apply (slot_done_map_of_stage (v_cfg v) dma old (vp_nc pr) sl bs Hwrpage
               (spo_stat _ _ _ _ Hslotok) Holdsub Hdomold Hbslen Hste Hstl Hsts).
      intro Hin. rewrite Hout'. exact (Hstb ltac:(lia) Hin). }
    assert (Hle : (vp_nc pr <= S (vp_nc pr))%nat) by lia.
    iMod (mono_nat_own_update (S (vp_nc pr)) Hle with "Hnc") as "[Hnc _]".
    (* every OTHER done record's bytes survive the two index bytes *)
    assert (Hmono : forall k u x, vp_done pr !! k = Some x ->
              vp_uix pr !! k = Some u ->
              forall a, a ∈ slot_done_dom (v_cfg v) u x -> (w ∪ dma) !! a = dma !! a).
    { intros k u x Hk Hu a Ha. apply Hframe. intro Hc.
      pose proof (vproto_done_slot (v_cfg v) pr (dom dma) k x Hok Hk) as Hks.
      assert (Hkpin : exists pinq, vp_pin pr !! k = Some pinq).
      { apply elem_of_dom. rewrite (vproto_slot_dom (v_cfg v) pr (dom dma) Hok).
        apply elem_of_dom. exists x. exact Hks. }
      destruct Hkpin as [pinq Hpinq].
      pose proof (vpo_standing _ _ _ Hok k x pinq Hks Hpinq) as Hstq.
      assert (Hwk : slot_wr x ## used_page_pas (v_cfg v)).
      { apply (gset_disj_mono (slot_wr x) (slot_fp x pinq)
                 (used_page_pas (v_cfg v))
                 (avail_idx_dom (v_cfg v) ∪ ring_cells_dom (v_cfg v)
                  ∪ used_page_pas (v_cfg v)));
          [ apply slot_fp_wr | apply union_subseteq_r | exact Hstq ]. }
      apply (proj1 (elem_of_disjoint _ _) (slot_done_dom_idx_disj (v_cfg v) u x Hwk) a Ha).
      rewrite <- footprint_idx. exact Hc. }
    (* the pending map lost [p]; every slot still pending keeps its stage
       facts (the bump misses all its windows) and owes what it owed *)
    assert (Hpmono : forall k x, delete p (vp_pend pr) !! k = Some x ->
              (⌜slot_stage_ok (v_cfg v) dma (vp_nc pr) (vp_fl pr !! vs_hd x) x⌝ ∗
               slot_pend_res γ (pend_todo pr (v_cache v) k x) x)
              ⊢ (⌜slot_stage_ok (v_cfg v) (w ∪ dma) (S (vp_nc pr))
                    (delete (vs_hd sl) (vp_fl pr) !! vs_hd x) x⌝ ∗
                  slot_pend_res γ
                    (pend_todo (vproto_step_state pr p sl) (v_cache v) k x) x)).
    { intros k x Hk. apply bi.wand_entails.
      apply lookup_delete_Some in Hk as [Hne Hk].
      pose proof (vproto_pend_slot pr _ _ Hk) as Hxs.
      assert (Hxpin : exists pinq, vp_pin pr !! k = Some pinq).
      { apply elem_of_dom. rewrite (vpo_pin_dom _ _ _ Hok).
        apply elem_of_union_l, elem_of_dom. by exists x. }
      destruct Hxpin as [pinq Hpinq].
      pose proof (vpo_standing _ _ _ Hok k x pinq Hxs Hpinq) as Hstq.
      iIntros "[%Hst Hres]".
      iSplitR.
      { iPureIntro.
        rewrite lookup_delete_ne;
          [| intro Hc; exact (vpo_hd_inj _ _ _ Hok p k sl x Hne Hs Hxs Hc)].
        (* NO OTHER SLOT IS PUSHED: the completing one holds the push *)
        assert (Hrank : (match vp_fl pr !! vs_hd x with
                         | None => 0%nat | Some ph => vphase_rank ph end < 4)%nat).
        { destruct (vp_fl pr !! vs_hd x) as [ph|] eqn:Hphx; [|cbn; lia].
          destruct ph; cbn; try lia.
          exfalso. apply Hne.
          pose proof (vpo_pushed_uniq _ _ _ Hok _ _ _ _ Hphx Hfl) as Hhd.
          destruct (decide (k = p)) as [Heq|Hne']; [exact (eq_sym Heq)|].
          exfalso. exact (vpo_hd_inj _ _ _ Hok k p x sl Hne' Hxs Hs Hhd). }
        destruct Hst as (Hb & Hs' & He & Hl). split_and!.
        - intros Hk' Hin. apply (read_byte_list_transfer dma (w ∪ dma)); [| exact (Hb Hk' Hin)].
          intros j Hj. apply Hframe. intro Hc.
          apply pa_range_elim in Hc as (i & Hi & Heq).
          apply (proj1 (elem_of_disjoint _ _) Hstq (pa_add (vr_buf (vs_req x)) j)).
          + apply slot_fp_wr. unfold slot_wr. rewrite Hin.
            apply elem_of_union_r, pa_range_intro. exact Hj.
          + apply elem_of_union_r. rewrite Heq. exact (used_idx_in_page _ i Hi).
        - intro Hk'. rewrite Hframe; [exact (Hs' Hk')|]. intro Hc.
          apply pa_range_elim in Hc as (i & Hi & Heq).
          apply (proj1 (elem_of_disjoint _ _) Hstq (vr_status (vs_req x))).
          + apply slot_fp_wr. unfold slot_wr.
            apply elem_of_union_l, elem_of_singleton. reflexivity.
          + apply elem_of_union_r. rewrite Heq. exact (used_idx_in_page _ i Hi).
        - intro Hk'. exfalso. lia.
        - intro Hk'. exfalso. lia. }
      unfold pend_todo. rewrite vps_tk.
      destruct (bool_decide (vp_tk pr = Some p)) eqn:Hb.
      - assert (Hnk : @None nat <> Some k) by discriminate.
        rewrite (bool_decide_eq_false_2 (@None nat = Some k) Hnk).
        apply bool_decide_eq_true in Hb.
        rewrite (bool_decide_eq_false_2 (vp_tk pr = Some k));
          [ iExact "Hres" | rewrite Hb; intro Hc; injection Hc as <-;
                            exact (Hne eq_refl) ].
      - iExact "Hres". }
    (* the completion RECORD: position [p] answered at used index [nc], minted
       persistent so the interrupt handler can name the position it is
       looking at when it walks the used ring *)
    assert (Hunone : vp_uix pr !! p = None).
    { apply not_elem_of_dom. rewrite (vpo_uix_dom _ _ _ Hok).
      exact (proj2 (proj1 (vpo_pend_dom _ _ _ Hok p)
                     (elem_of_dom_2 _ _ _ Hsl))). }
    iMod (ghost_map_insert_persist p (vp_nc pr) Hunone with "Hord")
      as "[Hord #Hordp]".
    (* rebuild, AS THE ACCESSOR: the completing slot's pending token goes
       out, and the caller owes the spent one back at the same key. *)
    iDestruct "Hrel" as "(%Hho & %Htf & %Hlo & Hcells)".
    iModIntro.
    iExists (vs_perm sl), (vs_wr sl), old, (vp_nc pr), lw, (tf2 t0 t1), hist.
    iSplitR; [iPureIntro; apply virtio_complete_disk|].
    iSplitR.
    { iPureIntro. unfold w. rewrite used_idx_writes_snap. rewrite <- wrap16_S.
      reflexivity. }
    iSplitR; [iPureIntro; exact Hho|].
    iSplitR; [iPureIntro; exact Htf|].
    iSplitR; [iPureIntro; exact Hlo|].
    iFrame "Hold Hcells".
    iFrame "Hpend0". iIntros (q) "%Hqgt Hdone0 Hnew Hrel".
    (* the positions ghost: this completion's entry, persisted *)
    assert (Hpmnone : pm !! vp_nc pr = None).
    { destruct (pm !! vp_nc pr) as [q0|] eqn:Hq0; [| reflexivity]. exfalso.
      apply Hpmh in Hq0 as [g Hg]. apply lookup_lt_Some in Hg.
      destruct Hho as [Hlen _]. lia. }
    iMod (ghost_map_insert_persist (vp_nc pr) q Hpmnone with "Hpos")
      as "[Hpos #Hposnc]".
    iModIntro.
    iAssert (dma_own_x (w ∪ dma) (lease_hole (v_cfg v) (vproto_step_state pr p sl)))
      with "[Hdma]" as "Hdma".
    { rewrite /lease_hole (lease_hole_step (v_cfg v) pr p sl Hdnone).
      iApply (dma_own_x_extend with "Hdma").
      etransitivity; [exact Hwidx|]. unfold lease_hole_pure. intros x Hx.
      apply elem_of_union_l, elem_of_union_l, elem_of_union_r. exact Hx. }
    rewrite /virtio_proto virtio_complete_cfg virtio_complete_cache Hlive.
    iExists (vproto_step_state pr p sl), (w ∪ dma),
      t0, t1, lw, F, (hist ++ [(q, nth_byte (wrap16 (S (vp_nc pr))))])%list,
      (<[ vp_nc pr := q ]> pm).
    rewrite (vp_spins_step pr p sl Hsl) vps_nc vps_np vps_pend vps_done vps_uix.
    rewrite (big_sepM_insert _ (vp_uix pr) p (vp_nc pr) Hunone).
    iEval (rewrite -(vproto_step_ctl (v_cfg v) pr p sl)) in "Hhalf".
    (* THE REBUILD IS A CONSTRUCTION, so it is built row by row in the goal's
       own conjunct order rather than framed: a named [iFrame] pays one
       [Frame] instance search per name over the whole unfolded body, ~0.13 s
       each here, while an [iSplitL]/[iExact] chain uses no [Frame] instance
       at all (claude-notes/optimization.md, "Framing: name the context side,
       construct the goal side"). *)
    iSplitR; [iExact "Hcfg"|].
    iSplitL "Hdma"; [iExact "Hdma"|].
    iSplitL "Hhalf"; [iExact "Hhalf"|].
    iSplitR.
    { iPureIntro. rewrite (vproto_step_ctl (v_cfg v) pr p sl).
      exact (virtio_ctl_union _ _ _ Hwctl Hctl). }
    iSplitR.
    { iPureIntro. rewrite (dom_union_sub _ dma HwDdma).
      exact (vproto_ok_step (v_cfg v) pr (dom dma) p sl Hok Hwin Hsl). }
    iSplitR; [iPureIntro; exact Hal|].
    iSplitR.
    { iPureIntro. rewrite virtio_complete_seen. exact Hseen. }
    iSplitR.
    { iPureIntro. rewrite virtio_complete_inflight vproto_step_fl Hah. reflexivity. }
    (* THE LATCH: released exactly when the request that held it completed. *)
    iSplitR.
    { iPureIntro. rewrite virtio_complete_taken vps_tk.
      destruct (vp_tk pr) as [qk|] eqn:Htq.
      - destruct Htkc as (slq & Hslq & Htv).
        destruct (decide (qk = p)) as [->|Hne].
        + rewrite Hsl in Hslq. injection Hslq as <-.
          rewrite (bool_decide_eq_true_2 (Some p = Some p) eq_refl).
          rewrite Htv.
          by rewrite (bool_decide_eq_true_2
                        (Some (vs_hd sl) = Some (vs_hd sl)) eq_refl).
        + assert (Hqp : Some qk <> Some p)
            by (intro Hc; injection Hc as <-; exact (Hne eq_refl)).
          rewrite (bool_decide_eq_false_2 (Some qk = Some p) Hqp).
          rewrite Htv.
          rewrite (bool_decide_eq_false_2
                     (Some (vs_hd slq) = Some (vs_hd sl))).
          * exists slq. split; [| reflexivity ].
            rewrite (lookup_delete_ne (vp_pend pr) p qk
                       (fun e => Hne (eq_sym e))).
            exact Hslq.
          * intro Hc. injection Hc as Hc.
            exact (vpo_hd_inj _ _ _ Hok qk p slq sl Hne
                     (vproto_pend_slot pr _ _ Hslq) Hs Hc).
      - assert (Hnh : @None (bv 16) <> Some (vs_hd sl)) by discriminate.
        rewrite Htkc.
        by rewrite (bool_decide_eq_false_2 (@None (bv 16) = Some (vs_hd sl)) Hnh). }
    iSplitR.
    { iPureIntro. rewrite virtio_complete_uidx Hui. symmetry. apply wrap16_S. }
    iSplitR.
    { iPureIntro.
      apply read_bytes_of_list. intros j Hj.
      assert (Hj2 : (j < 2)%nat) by lia.
      apply lookup_union_Some_l.
      rewrite (used_idx_writes_idx (v_cfg v) (wrap16 (vp_nc pr)) j Hj2).
      rewrite <- wrap16_S. reflexivity. }
    (* the release window, with the history extended *)
    iSplitL "Hrel".
    { rewrite /used_rel_res.
      iSplitR; [iPureIntro; exact (hist_ok_app hist (vp_nc pr) q Hho Hqgt)|].
      iSplitR; [iPureIntro; exact Htf|].
      iSplitR; [iPureIntro; exact Hlo|].
      iRight. iExact "Hrel". }
    iSplitL "Hfl"; [iExact "Hfl"|].
    iSplitL "Hflr"; [iExact "Hflr"|].
    iSplitL "Hpos"; [iExact "Hpos"|].
    (* the positions map: one more entry *)
    iSplitR.
    { iPureIntro. intros k q0. destruct Hho as [Hlen _]. split.
      - intro Hk. destruct (decide (k = vp_nc pr)) as [-> | Hne].
        + rewrite lookup_insert_eq in Hk. injection Hk as <-.
          exists (nth_byte (wrap16 (S (vp_nc pr)))).
          rewrite lookup_app_r; [| lia]. rewrite Hlen Nat.sub_diag. reflexivity.
        + rewrite lookup_insert_ne in Hk;
            [| intro Heq; exact (Hne (eq_sym Heq))].
          apply Hpmh in Hk as [g Hg]. exists g.
          apply lookup_app_l_Some. exact Hg.
      - intros [g Hg]. apply lookup_app_Some in Hg as [Hg | [Hge Hg]].
        + assert (Hne : k ≠ vp_nc pr)
            by (intro Hc; subst k; apply lookup_lt_Some in Hg; lia).
          rewrite lookup_insert_ne;
            [| intro Heq; exact (Hne (eq_sym Heq))].
          apply Hpmh. by exists g.
        + destruct (k - length hist)%nat as [|d] eqn:Hd; cbn in Hg;
            [| discriminate].
          injection Hg as Hq _. subst q0.
          assert (Hk : k = vp_nc pr) by lia. subst k. apply lookup_insert_eq. }
    (* the fragments: one more, this completion's *)
    iSplitR.
    { rewrite big_sepL_app big_sepL_singleton. iFrame "Hposm".
      destruct Hho as [Hlen _]. rewrite Nat.add_0_r Hlen. cbn [fst].
      iExact "Hposnc". }
    (* the reader-floor bound: the append lands at or above the watermark *)
    iSplitR.
    { iPureIntro.
      assert (Hvnr : vp_nr (vproto_step_state pr p sl) = vp_nr pr)
        by reflexivity.
      rewrite Hvnr. intros u q0 g Hp0 Hplt.
      apply lookup_app_Some in Hp0 as [Hp0 | [Hge Hp0]];
        [ exact (HhF u q0 g Hp0 Hplt) |].
      destruct Hho as [Hlen _]. pose proof (vpo_nr_nc _ _ _ Hok). lia. }
    iSplitR; [iPureIntro; exact Hwce|].
    (* THE WRITETHROUGH ROW SURVIVES: if the completing request was the
       latched one, the gate left nothing of it in the cache and the latch is
       free; if some OTHER request holds the latch, it is still pending and
       still owns exactly what the cache holds. *)
    iSplitR.
    { iPureIntro. rewrite /vp_wt vps_tk.
      destruct (bool_decide (vp_tk pr = Some p)) eqn:Hb.
      - apply bool_decide_eq_true in Hb.
        destruct (vp_wt_head pr (v_cache v) p Hb Hwt) as (sl' & Hsl' & Hsubp).
        rewrite Hsl in Hsl'. injection Hsl' as <-.
        apply map_empty. intro s.
        destruct (v_cache v !! s) as [bs2|] eqn:Hcs; [| reflexivity ].
        exfalso.
        assert (Hin : s ∈ dom (vslot_cache sl))
          by (apply elem_of_dom; exists bs2;
              exact (lookup_weaken _ _ _ _ Hcs Hsubp)).
        rewrite (vslot_cache_dom_sectors (v_cfg v) p sl pin Hslotok) in Hin.
        unfold vs_sectors in Hin.
        destruct (decide (bv_unsigned (vr_type (vs_req sl)) = virtio_blk_t_out))
          as [Ho|Hno]; last first.
        { rewrite (vreq_sectors_in _ Hno) in Hin. by apply elem_of_empty in Hin. }
        assert (Hout : vs_is_out sl = true)
          by (unfold vs_is_out; rewrite Ho; unfold virtio_blk_t_out; reflexivity).
        destruct (Hout_facts Hout) as [_ Htouch].
        assert (Hboth : s ∈ vreq_touch (vs_req sl) ∩ dom (v_cache v)).
        { apply elem_of_intersection. split.
          - by rewrite (vreq_touch_out (vs_req sl) Ho).
          - apply elem_of_dom. by exists bs2. }
        rewrite Htouch in Hboth. by apply elem_of_empty in Hboth.
      - apply bool_decide_eq_false in Hb.
        destruct (vp_tk pr) as [qk|] eqn:Htq; [| exact (vp_wt_none pr _ Htq Hwt) ].
        destruct (vp_wt_head pr (v_cache v) qk Htq Hwt) as (slq & Hslq & Hsubq).
        exists slq. split; [| exact Hsubq ]. cbn [vp_pend].
        rewrite lookup_delete_ne; [exact Hslq|].
        intro Hc. apply Hb. by rewrite Hc. }
    iSplitL "Hslot"; [iExact "Hslot"|].
    iSplitL "Hord"; [iExact "Hord"|].
    (* the completion records: this one, just minted, then the rest *)
    (* [big_sepM_insert] left the record and the rest as ONE conjunct *)
    iSplitR; [iSplitR; [iExact "Hordp"|iExact "Hordm"]|].
    iSplitL "Hnc"; [iExact "Hnc"|].
    iSplitL "Hnp"; [iExact "Hnp"|].
    iSplitL "Hnr"; [iExact "Hnr"|].
    iSplitL "Hstage"; [iExact "Hstage"|].
    iSplitL "Hheads"; [iExact "Hheads"|].
    iSplitL "Hpend".
    { rewrite vproto_step_fl. iApply (big_sepM_mono _ _ _ Hpmono). iExact "Hpend". }
    rewrite (big_sepM_insert _ (vp_done pr) p sl Hdnone).
    iSplitL "Hbs Hdone0 Hnew".
    { iExists (vp_nc pr). iSplitR; [iPureIntro; apply lookup_insert_eq|].
      iExists bs, q. rewrite /slot_perms_done. iFrame "Hbs Hdone0".
      iSplitR; [iPureIntro; exact Hbslen|].
      iSplitR; [iPureIntro; exact Hout'|].
      iSplitR.
      { iPureIntro. apply (read_bytes_transfer dma (w ∪ dma)); [| exact Hste ].
        intros j Hj. apply Hframe.
        exact (used_elem_pa_ne_idx (v_cfg v) (vp_nc pr) j ltac:(lia)). }
      iSplitR.
      { iPureIntro. apply (read_bytes_transfer dma (w ∪ dma)); [| exact Hstl ].
        intros j Hj. apply Hframe. intro Hc.
        apply (proj1 (elem_of_disjoint _ _) HSidx (pa_add (pa_off (used_elem_pa (v_cfg v) (vp_nc pr)) 4) j)).
        - unfold Sw, slot_done_dom. apply elem_of_union_r.
          apply (elem_len_sub (v_cfg v) (vp_nc pr)). apply pa_range_intro. lia.
        - rewrite <- footprint_idx. exact Hc. }
      iSplitR.
      { iPureIntro. rewrite Hframe; [exact Hsts|]. intro Hc.
        apply pa_range_elim in Hc as (i & Hi & Heq).
        apply (proj1 (elem_of_disjoint _ _) Hwrpage (vr_status (vs_req sl))).
        - unfold slot_wr. apply elem_of_union_l, elem_of_singleton. reflexivity.
        - rewrite Heq. exact (used_idx_in_page _ i Hi). }
      iSplitR.
      { iPureIntro. intro Hin. rewrite Hout'.
        apply (read_byte_list_transfer dma (w ∪ dma)); [| exact (Hstb ltac:(lia) Hin) ].
        intros j Hj. apply Hframe. intro Hc.
        apply pa_range_elim in Hc as (i & Hi & Heq).
        apply (proj1 (elem_of_disjoint _ _) Hwrpage (pa_add (vr_buf (vs_req sl)) j)).
        - unfold slot_wr. rewrite Hin. apply elem_of_union_r, pa_range_intro. exact Hj.
        - rewrite Heq. exact (used_idx_in_page _ i Hi). }
      iSplitR.
      { iPureIntro. exists (nth_byte (wrap16 (S (vp_nc pr)))).
        destruct Hho as [Hlen _].
        rewrite lookup_app_r; [| lia]. rewrite Hlen Nat.sub_diag. reflexivity. }
      rewrite Hold.
      rewrite (slot_done_cells_of_map (v_cfg v) (vp_nc pr) sl _ q
                 (spo_stat _ _ _ _ Hslotok) Hwrpage).
      iExact "Hnew". }
    (* THE RETAINED RECORDS keep their own used index: the insert at [p] does
       not disturb a key the done map already had, its bytes are off the
       write set, and its history entry sits below the append. *)
    iApply (big_sepM_mono
              (fun k x => ∃ u : nat, ⌜vp_uix pr !! k = Some u⌝ ∗
                            slot_done_res γ (v_cfg v) dma hist u x)%I
              (fun k x => ∃ u : nat,
                            ⌜<[ p := vp_nc pr ]> (vp_uix pr) !! k = Some u⌝ ∗
                            slot_done_res γ (v_cfg v) (w ∪ dma)
                              (hist ++ [(q, nth_byte (wrap16 (S (vp_nc pr))))])
                              u x)%I).
    { intros k x Hk. iIntros "H". iDestruct "H" as (u) "[%Hu Hr]".
      iExists u. iSplitR.
      { iPureIntro. rewrite lookup_insert_ne; [exact Hu|].
        intro Hc. exact (Hdne k x Hk (eq_sym Hc)). }
      assert (Hhu : (hist ++ [(q, nth_byte (wrap16 (S (vp_nc pr))))]) !! u
                    = hist !! u).
      { apply lookup_app_l. destruct Hho as [Hlen _]. rewrite Hlen.
        exact (vpo_uix_lt _ _ _ Hok k u Hu). }
      iApply (slot_done_res_mono _ _ _ _ _ _ _ _ (Hmono k u x Hk Hu) Hhu).
      iExact "Hr". }
    iExact "Hdone".
  Qed.

  (* THE POP.  The device takes the next available-ring entry: it writes no
     memory, moves no disk byte and touches no per-slot resource, so the
     invariant travels by re-keying alone.  The entry it takes names the slot
     at the pop index, and [spo_ring] is what says the head it reads is that
     slot's own. *)
  Lemma virtio_proto_pop_step (γ : disk_names) (v : virtio_state)
      (m : gmap Arch.pa (bv 8)) (mv : vmem) (v' : virtio_state) :
    mem_view m mv ->
    virtio_pop_step v mv = Some v' ->
    gen_heap_interp m -∗ virtio_proto γ v -∗
      gen_heap_interp m ∗ virtio_proto γ v'.
  Proof using .
    iIntros (Hview Hstep) "Hm Hp".
    rewrite {1}/virtio_proto.
    destruct (virtio_live (v_cfg v)) eqn:Hlive; last first.
    { exfalso. rewrite (virtio_pop_step_not_live v mv Hlive) in Hstep.
      discriminate. }
    iDestruct "Hp" as (pr dma t0 t1 lw F hist pm)
      "(#Hcfg & Hdma & Hhalf & %Hctl & %Hok & %Hal & %Hseen & %Hah & %Htkc & %Hui & %Hridx &
        Hrel & Hfl & Hflr & Hpos & %Hpmh & #Hposm & %HhF &
        %Hwce & %Hwt & Hslot & Hord & #Hordm & Hnc & Hnp & Hnr & Hstage & Hheads & Hpend & Hdone)".
    iDestruct (half_map_agree with "Hm Hhalf") as %Hctlm.
    assert (Hvctl : mem_view (vproto_ctl (v_cfg v) pr) mv)
      by exact (mem_view_subseteq _ m mv Hctlm Hview).
    destruct (virtio_pop_step_shape _ _ _ Hstep) as [Hpok ->].
    destruct (virtio_pop_ok_spec _ _ Hpok) as (_ & Hne & _).
    rewrite (avail_idx_pinned (v_cfg v) (vproto_ctl (v_cfg v) pr) mv
               (wrap16 (vp_np pr)) Hvctl (vproto_ctl_idx _ _ _ Hok)) in Hne.
    (* the pop index is strictly below the published count *)
    assert (Hlt : (vp_lo pr < vp_np pr)%nat).
    { pose proof (vpo_lo_np _ _ _ Hok) as Hle.
      destruct (decide (vp_lo pr = vp_np pr)) as [Heq|Hnq]; [| lia].
      exfalso. apply Hne. by rewrite Hseen Heq. }
    (* ...so the entry it takes is a PENDING slot's *)
    assert (Hlopd : vp_lo pr ∈ dom (vp_pend pr)).
    { apply (vpo_pend_dom _ _ _ Hok). split; [exact Hlt|].
      intro Hc. exact (Nat.lt_irrefl _ (vpo_srv_lo _ _ _ Hok _ Hc)). }
    apply elem_of_dom in Hlopd as [sl Hsl].
    (* THE HEAD IT READS IS THIS SLOT'S -- and it reads it out of THE LEASE'S
       OWN CELL, not out of the request's pin.  This is the whole point of
       moving the eight ring cells into the invariant: the device touches a
       ring entry only here, at the pop, so no request need hold its cell
       from publish to reclaim, and the in-flight positions are free to be
       any set rather than an interval. *)
    assert (Hhd : avail_ring_at (v_cfg v) mv (v_seen v) = vs_hd sl).
    { rewrite Hseen.
      exact (vproto_ring_at_view (v_cfg v) pr (dom dma) mv (vp_lo pr) sl
               Hok Hvctl ltac:(lia) Hsl). }
    (* every pending slot's stage facts survive: the popped slot goes from
       unpopped to popped -- nothing written either way -- and no other
       slot's head is the one whose phase changed *)
    assert (Hpmono : forall k x, vp_pend pr !! k = Some x ->
              (⌜slot_stage_ok (v_cfg v) dma (vp_nc pr) (vp_fl pr !! vs_hd x) x⌝ ∗
               slot_pend_res γ (pend_todo pr (v_cache v) k x) x)
              ⊢ (⌜slot_stage_ok (v_cfg v) dma (vp_nc pr)
                    (<[ vs_hd sl := PhPopped ]> (vp_fl pr) !! vs_hd x) x⌝ ∗
                  slot_pend_res γ (pend_todo (vproto_pop_state pr sl) (v_cache v) k x) x)).
    { intros k x Hk. apply bi.wand_entails. iIntros "[%Hst $]". iPureIntro.
      destruct (decide (vs_hd x = vs_hd sl)) as [Heq|Hne'].
      - rewrite Heq lookup_insert_eq. apply slot_stage_ok_low. cbn. lia.
      - rewrite lookup_insert_ne; [exact Hst | exact (fun e => Hne' (eq_sym e))]. }
    iFrame "Hm".
    rewrite /virtio_proto virtio_pop_cfg Hlive.
    iExists (vproto_pop_state pr sl), dma, t0, t1, lw, F, hist, pm.
    rewrite (vp_spins_pop pr sl) vpop_nc vpop_np vpop_pend vpop_done vpop_uix vpop_fl.
    assert (Hpc : vproto_ctl (v_cfg v) (vproto_pop_state pr sl)
                  = vproto_ctl (v_cfg v) pr) by reflexivity.
    iEval (rewrite -Hpc) in "Hhalf".
    iEval (rewrite /lease_hole -(lease_hole_pop (v_cfg v) pr sl)) in "Hdma".
    iSplitR; [iExact "Hcfg"|].
    iSplitL "Hdma"; [iExact "Hdma"|].
    iSplitL "Hhalf"; [iExact "Hhalf"|].
    iSplitR; [iPureIntro; exact Hctl|].
    iSplitR; [iPureIntro; exact (vproto_ok_pop _ _ _ sl Hok Hlt Hsl)|].
    iSplitR; [iPureIntro; exact Hal|].
    iSplitR.
    { iPureIntro. rewrite virtio_pop_seen vpop_lo Hseen.
      symmetry. apply wrap16_S. }
    iSplitR.
    { iPureIntro. rewrite virtio_pop_inflight Hhd Hah. reflexivity. }
    iSplitR; [iPureIntro; rewrite virtio_pop_taken; exact Htkc|].
    iSplitR; [iPureIntro; rewrite virtio_pop_uidx; exact Hui|].
    iSplitR; [iPureIntro; exact Hridx|].
    iSplitL "Hrel"; [iExact "Hrel"|].
    iSplitL "Hfl"; [iExact "Hfl"|].
    iSplitL "Hflr"; [iExact "Hflr"|].
    iSplitL "Hpos"; [iExact "Hpos"|].
    iSplitR; [iPureIntro; exact Hpmh|].
    iSplitR; [iExact "Hposm"|].
    iSplitR; [iPureIntro; exact HhF|].
    iSplitR; [iPureIntro; exact Hwce|].
    iSplitR; [iPureIntro; rewrite /vp_wt virtio_pop_cache; exact Hwt|].
    iSplitL "Hslot"; [iExact "Hslot"|].
    iSplitL "Hord"; [iExact "Hord"|].
    iSplitR; [iExact "Hordm"|].
    iSplitL "Hnc"; [iExact "Hnc"|].
    iSplitL "Hnp"; [iExact "Hnp"|].
    iSplitL "Hnr"; [iExact "Hnr"|].
    iSplitL "Hstage"; [iExact "Hstage"|].
    iSplitL "Hheads"; [iExact "Hheads"|].
    iFrame "Hdone".
    rewrite virtio_pop_cache.
    iApply (big_sepM_mono _ _ _ Hpmono). iExact "Hpend".
  Qed.

  (* THE FETCH.  The device reads the popped head's chain and header -- the
     one step that parses the queue -- and keeps the request.  It writes no
     memory and moves nothing else; what the protocol learns is that the
     request it parsed is the slot's own ([spo_req]), which is what every
     later transaction's determinism rests on. *)
  Lemma virtio_proto_fetch_step (γ : disk_names) (v : virtio_state)
      (m : gmap Arch.pa (bv 8)) (mv : vmem) (h : bv 16) (v' : virtio_state) :
    mem_view m mv ->
    virtio_fetch_step v mv h = Some v' ->
    gen_heap_interp m -∗ virtio_proto γ v -∗
      gen_heap_interp m ∗ virtio_proto γ v'.
  Proof using .
    iIntros (Hview Hstep) "Hm Hp".
    rewrite {1}/virtio_proto.
    destruct (virtio_live (v_cfg v)) eqn:Hlive; last first.
    { exfalso. rewrite (virtio_fetch_step_not_live v mv h Hlive) in Hstep.
      discriminate. }
    iDestruct "Hp" as (pr dma t0 t1 lw F hist pm)
      "(#Hcfg & Hdma & Hhalf & %Hctl & %Hok & %Hal & %Hseen & %Hah & %Htkc & %Hui & %Hridx &
        Hrel & Hfl & Hflr & Hpos & %Hpmh & #Hposm & %HhF &
        %Hwce & %Hwt & Hslot & Hord & #Hordm & Hnc & Hnp & Hnr & Hstage & Hheads & Hpend & Hdone)".
    iDestruct (half_map_agree with "Hm Hhalf") as %Hctlm.
    assert (Hvctl : mem_view (vproto_ctl (v_cfg v) pr) mv)
      by exact (mem_view_subseteq _ m mv Hctlm Hview).
    destruct (vproto_fetch_det (v_cfg v) pr (dom dma) v mv h v'
                Hok eq_refl Hah Hvctl Hstep)
      as (p & sl & pin & Hwin & Hip & Hsl & Hpin & Hslotok & Hfl & Hv1).
    subst h v'.
    assert (Hpmono : forall k x, vp_pend pr !! k = Some x ->
              (⌜slot_stage_ok (v_cfg v) dma (vp_nc pr) (vp_fl pr !! vs_hd x) x⌝ ∗
               slot_pend_res γ (pend_todo pr (v_cache v) k x) x)
              ⊢ (⌜slot_stage_ok (v_cfg v) dma (vp_nc pr)
                    (<[ vs_hd sl := PhFetched (vs_req sl) ]> (vp_fl pr) !! vs_hd x) x⌝ ∗
                  slot_pend_res γ
                    (pend_todo (vproto_advance_state pr (vs_hd sl) (PhFetched (vs_req sl)))
                       (v_cache v) k x) x)).
    { intros k x Hk. apply bi.wand_entails. iIntros "[%Hst $]". iPureIntro.
      destruct (decide (vs_hd x = vs_hd sl)) as [Heq|Hne].
      - rewrite Heq lookup_insert_eq. apply slot_stage_ok_low. cbn. lia.
      - rewrite lookup_insert_ne; [exact Hst | exact (fun e => Hne (eq_sym e))]. }
    iFrame "Hm".
    rewrite /virtio_proto virtio_advance_cfg Hlive.
    iExists (vproto_advance_state pr (vs_hd sl) (PhFetched (vs_req sl))), dma,
      t0, t1, lw, F, hist, pm.
    rewrite (vp_spins_advance pr _ _) vpa_nc vpa_np vpa_pend vpa_done vpa_uix vpa_fl.
    rewrite virtio_advance_cache virtio_advance_taken virtio_advance_uidx
            virtio_advance_seen virtio_advance_inflight.
    iEval (rewrite -(vproto_advance_ctl (v_cfg v) pr (vs_hd sl) (PhFetched (vs_req sl))))
      in "Hhalf".
    iEval (rewrite /lease_hole -(lease_hole_advance (v_cfg v) pr (vs_hd sl)
                                   (PhFetched (vs_req sl)))) in "Hdma".
    iSplitR; [iExact "Hcfg"|].
    iSplitL "Hdma"; [iExact "Hdma"|].
    iSplitL "Hhalf"; [iExact "Hhalf"|].
    iSplitR.
    { iPureIntro. rewrite (vproto_advance_ctl (v_cfg v) pr _ _). exact Hctl. }
    iSplitR; [iPureIntro; exact (vproto_ok_fetch _ _ _ p sl Hok Hsl Hfl)|].
    iSplitR; [iPureIntro; exact Hal|].
    iSplitR; [iPureIntro; rewrite vpa_lo; exact Hseen|].
    iSplitR; [iPureIntro; rewrite Hah; reflexivity|].
    iSplitR; [iPureIntro; rewrite vpa_tk; exact Htkc|].
    iSplitR; [iPureIntro; exact Hui|].
    iSplitR; [iPureIntro; exact Hridx|].
    iSplitL "Hrel"; [iExact "Hrel"|].
    iSplitL "Hfl"; [iExact "Hfl"|].
    iSplitL "Hflr"; [iExact "Hflr"|].
    iSplitL "Hpos"; [iExact "Hpos"|].
    iSplitR; [iPureIntro; exact Hpmh|].
    iSplitR; [iExact "Hposm"|].
    iSplitR; [iPureIntro; rewrite vpa_nr; exact HhF|].
    iSplitR; [iPureIntro; exact Hwce|].
    iSplitR; [iPureIntro; exact Hwt|].
    iSplitL "Hslot"; [iExact "Hslot"|].
    iSplitL "Hord"; [iExact "Hord"|].
    iSplitR; [iExact "Hordm"|].
    iSplitL "Hnc"; [iExact "Hnc"|].
    iSplitL "Hnp"; [iExact "Hnp"|].
    iSplitL "Hnr"; [iExact "Hnr"|].
    iSplitL "Hstage"; [iExact "Hstage"|].
    iSplitL "Hheads"; [iExact "Hheads"|].
    iFrame "Hdone".
    iApply (big_sepM_mono _ _ _ Hpmono). iExact "Hpend".
  Qed.

  (* THE CAPTURE -- a write request's data enters the device's volatile cache
     (claude-notes/completed/async-disk.md §1).  It reads the driver's buffer
     through the DMA lease ONCE, and NOTHING ELSE MOVES: no memory write, no
     used-ring entry, no interrupt, and -- the point -- no DURABLE disk byte.
     So there is no permit to spend, no image to move, and no [crashN] to
     open: a crash here loses the whole request, which is what the client's
     still-unspent sequential permit already says.

     WHY THE OWED SET DOES NOT MOVE.  Before the capture the slot owes its
     whole write because nothing has been read off the bus yet; after it,
     because everything it read is still cached ([VirtioQueue.vs_todo_full]).
     Same set, so the per-slot resources ride through untouched -- which is
     why this accessor is a plain wand and not an update. *)
  Lemma virtio_proto_capture_step (γ : disk_names) (v : virtio_state)
      (m : gmap Arch.pa (bv 8)) (mv : vmem) (h : bv 16) (v' : virtio_state) :
    mem_view m mv ->
    virtio_capture_step v mv h = Some v' ->
    gen_heap_interp m -∗ virtio_proto γ v -∗
      gen_heap_interp m ∗ virtio_proto γ v'.
  Proof using .
    iIntros (Hview Hstep) "Hm Hp".
    rewrite {1}/virtio_proto.
    destruct (virtio_live (v_cfg v)) eqn:Hlive; last first.
    { exfalso. rewrite (virtio_capture_step_not_live v mv h Hlive) in Hstep.
      discriminate. }
    iDestruct "Hp" as (pr dma t0 t1 lw F hist pm)
      "(#Hcfg & Hdma & Hhalf & %Hctl & %Hok & %Hal & %Hseen & %Hah & %Htkc & %Hui & %Hridx &
        Hrel & Hfl & Hflr & Hpos & %Hpmh & #Hposm & %HhF &
        %Hwce & %Hwt & Hslot & Hord & #Hordm & Hnc & Hnp & Hnr & Hstage & Hheads & Hpend & Hdone)".
    iDestruct (half_map_agree with "Hm Hhalf") as %Hctlm.
    assert (Hvctl : mem_view (vproto_ctl (v_cfg v) pr) mv)
      by exact (mem_view_subseteq _ m mv Hctlm Hview).
    destruct (vproto_capture_det (v_cfg v) pr (dom dma) v mv h v'
                Hok eq_refl Hah Hvctl Hstep)
      as (p & sl & pin & Hwin & Hip & Hsl & Hpin & Hslotok & Hfl & Hout &
          Htk & Hv1).
    subst h.
    (* NOTHING WAS LATCHED, so the cache was empty: the protocol's latch is
       the device's, and [vp_wt] says an unlatched device holds nothing. *)
    assert (Htkp : vp_tk pr = None).
    { destruct (vp_tk pr) as [q|] eqn:Ht; [| reflexivity ].
      exfalso. destruct Htkc as (slq & _ & Htv).
      rewrite Htv in Htk. discriminate. }
    pose proof (vp_wt_none pr (v_cache v) Htkp Hwt) as Hcae.
    assert (Hce : vslot_cache sl ∪ v_cache v = vslot_cache sl)
      by (rewrite Hcae; apply map_union_empty).
    (* the owed sets are the same before and after: nothing was latched, so
       every pending slot owed its whole write, and the newly latched one
       owes exactly the write its capture just deposited.  The stage facts:
       the captured slot is an OUT at its data phase, which writes nothing
       they speak of; every other slot's phase is untouched. *)
    assert (Hpmono : forall k x, vp_pend pr !! k = Some x ->
              (⌜slot_stage_ok (v_cfg v) dma (vp_nc pr) (vp_fl pr !! vs_hd x) x⌝ ∗
               slot_pend_res γ (pend_todo pr (v_cache v) k x) x)
              ⊢ (⌜slot_stage_ok (v_cfg v) dma (vp_nc pr)
                    (vp_fl (vproto_capture_state pr p sl) !! vs_hd x) x⌝ ∗
                  slot_pend_res γ
                    (pend_todo (vproto_capture_state pr p sl) (vslot_cache sl) k x)
                    x)).
    { intros k x Hk. apply bi.wand_entails.
      assert (Hsrc : pend_todo pr (v_cache v) k x = vs_all x)
        by (apply pend_todo_untaken; exact Htkp).
      assert (Htgt : pend_todo (vproto_capture_state pr p sl) (vslot_cache sl) k x
                     = vs_all x).
      { destruct (decide (k = p)) as [->|Hne].
        - rewrite Hk in Hsl. injection Hsl as Hxs. rewrite <- Hxs.
          rewrite (pend_todo_head _ _ p x); [| reflexivity ].
          apply vs_todo_full.
        - apply (pend_todo_other (vproto_capture_state pr p sl) (vslot_cache sl)
                   k x). rewrite vpc_tk. intro Hc. injection Hc as <-.
          exact (Hne eq_refl). }
      rewrite Hsrc Htgt vpc_fl. iIntros "[%Hst $]". iPureIntro.
      destruct (decide (vs_hd x = vs_hd sl)) as [Heq|Hne].
      - rewrite Heq lookup_insert_eq. apply slot_stage_ok_served_out.
        rewrite (vproto_hd_slot (v_cfg v) pr (dom dma) p k sl x Hok Hsl Hk Heq).
        exact Hout.
      - rewrite lookup_insert_ne; [exact Hst | exact (fun e => Hne (eq_sym e))]. }
    iFrame "Hm".
    rewrite /virtio_proto Hv1.
    cbn [v_cfg v_isr v_seen v_inflight v_used_idx v_disk v_cache v_taken].
    rewrite Hlive Hce.
    iExists (vproto_capture_state pr p sl), dma, t0, t1, lw, F, hist, pm.
    rewrite (vp_spins_capture pr p sl) vpc_nc vpc_np vpc_pend vpc_done vpc_uix.
    assert (Hpc : vproto_ctl (v_cfg v) (vproto_capture_state pr p sl)
                  = vproto_ctl (v_cfg v) pr) by reflexivity.
    iEval (rewrite -Hpc) in "Hhalf".
    iEval (rewrite /lease_hole -(lease_hole_capture (v_cfg v) pr p sl)) in "Hdma".
    iSplitR; [iExact "Hcfg"|].
    iSplitL "Hdma"; [iExact "Hdma"|].
    iSplitL "Hhalf"; [iExact "Hhalf"|].
    iSplitR; [iPureIntro; exact Hctl|].
    iSplitR; [iPureIntro; exact (vproto_ok_capture _ _ _ p sl Hok Hsl Hfl)|].
    iSplitR; [iPureIntro; exact Hal|].
    iSplitR; [iPureIntro; rewrite vpc_lo; exact Hseen|].
    iSplitR; [iPureIntro; rewrite vpc_fl Hah; reflexivity|].
    (* THE CAPTURE LATCHES THIS REQUEST: the protocol names its position, the
       device the head its entry pointed at. *)
    iSplitR.
    { iPureIntro. rewrite vpc_tk. exists sl. split; [exact Hsl | reflexivity]. }
    iSplitR; [iPureIntro; exact Hui|].
    iSplitR; [iPureIntro; exact Hridx|].
    iSplitL "Hrel"; [iExact "Hrel"|].
    iSplitL "Hfl"; [iExact "Hfl"|].
    iSplitL "Hflr"; [iExact "Hflr"|].
    iSplitL "Hpos"; [iExact "Hpos"|].
    iSplitR; [iPureIntro; exact Hpmh|].
    iSplitR; [iExact "Hposm"|].
    iSplitR; [iPureIntro; rewrite vpc_nr; exact HhF|].
    iSplitR; [iPureIntro; exact Hwce|].
    iSplitR.
    { iPureIntro. rewrite /vp_wt vpc_tk. exists sl.
      split; [exact Hsl | reflexivity]. }
    iSplitL "Hslot"; [iExact "Hslot"|].
    iSplitL "Hord"; [iExact "Hord"|].
    iSplitR; [iExact "Hordm"|].
    iSplitL "Hnc"; [iExact "Hnc"|].
    iSplitL "Hnp"; [iExact "Hnp"|].
    iSplitL "Hnr"; [iExact "Hnr"|].
    iSplitL "Hstage"; [iExact "Hstage"|].
    iSplitL "Hheads"; [iExact "Hheads"|].
    iFrame "Hdone".
    iApply (big_sepM_mono _ _ _ Hpmono). iExact "Hpend".
  Qed.

  (* A WRITE TRANSACTION -- the fill, the status byte or the used element,
     ONE of the three per step ([VirtioModel.virtio_write_step]).  It writes
     the slot's own bytes or the element at the current used index, and the
     invariant records what it wrote in the slot's STAGE FACTS, to be read
     off at the completion.  No ghost moves: the request stays pending, its
     permit stays parked, and no disk byte moves.

     THE INSIDE-OUT AGAIN (A6.48 ruling 4): the transaction APPENDS to the
     era log, and the store belongs to the disk loop, which holds both
     authorities.  The protocol hands the write set's OLD cells out of the
     SEALED lease ([dma_acc_x]: the bytes are off the hole -- a pending
     slot's own bytes and the element at the current count are nobody's) and
     takes the NEW ones back sealed; what stamp they carry is nobody's
     business until the completion bounds it.  The image auth rides through
     untouched: the FILL reads the block's bytes off the slot's fragments
     against it, to know what it delivered. *)
  Lemma virtio_proto_write_step (γ : disk_names) (v : virtio_state)
      (h : bv 16) (v' : virtio_state) (w : gmap Arch.pa (bv 8)) :
    virtio_write_step v h = Some (v', w) ->
    disk_img_auth (dn_img γ) (v_disk v) -∗ virtio_proto γ v -∗
      ∃ old : gmap Arch.pa (bv 8),
        ⌜dom old = dom w⌝ ∗
        phys_map old ∗
        (phys_map w -∗ disk_img_auth (dn_img γ) (v_disk v) ∗ virtio_proto γ v').
  Proof using .
    iIntros (Hstep) "Hauth Hp".
    rewrite {1}/virtio_proto.
    destruct (virtio_live (v_cfg v)) eqn:Hlive; last first.
    { exfalso. rewrite (virtio_write_step_not_live v h Hlive) in Hstep.
      discriminate. }
    iDestruct "Hp" as (pr dma t0 t1 lw F hist pm)
      "(#Hcfg & Hdma & Hhalf & %Hctl & %Hok & %Hal & %Hseen & %Hah & %Htkc & %Hui & %Hridx &
        Hrel & Hfl & Hflr & Hpos & %Hpmh & #Hposm & %HhF &
        %Hwce & %Hwt & Hslot & Hord & #Hordm & Hnc & Hnp & Hnr & Hstage & Hheads & Hpend & Hdone)".
    destruct (vproto_write_det (v_cfg v) pr (dom dma) v h v' w
                Hok eq_refl Hah Hwce Hstep)
      as (p & sl & pin & k & Hwin & Hip & Hsl & Hpin & Hslotok & Hfl & Hpush & Hv1 & Hw1).
    subst h v' w. rewrite Hui.
    pose proof (vproto_pend_slot pr _ _ Hsl) as Hs.
    pose proof (vpo_standing _ _ _ Hok _ sl pin Hs Hpin) as Hstand.
    pose proof (vpo_qnum _ _ _ Hok) as Hqnum.
    assert (Hwrpage : slot_wr sl ## used_page_pas (v_cfg v)).
    { apply (gset_disj_mono (slot_wr sl) (slot_fp sl pin)
               (used_page_pas (v_cfg v))
               (avail_idx_dom (v_cfg v) ∪ ring_cells_dom (v_cfg v)
                ∪ used_page_pas (v_cfg v)));
        [ apply slot_fp_wr | apply union_subseteq_r | exact Hstand ]. }
    destruct (vslot_write_dom (v_cfg v) pr (dom dma) p sl pin (v_disk v)
                (wrap16 (vp_nc pr)) k Hok Hsl Hpin) as [HwD Hwctl].
    set (w := vslot_write (v_cfg v) (v_disk v) (wrap16 (vp_nc pr)) k sl).
    assert (HwDdma : dom w ⊆ dom dma).
    { etransitivity; [exact HwD|]. apply union_least.
      - etransitivity; [ apply slot_fp_wr
                       | exact (vpo_fp_D _ _ _ Hok _ sl pin Hs Hpin) ].
      - exact (vpo_used_D _ _ _ Hok). }
    (* the write set is inside the record this slot will become -- which is
       off the hole ([pend_done_hole]) *)
    assert (Hwhole : dom w ## lease_hole (v_cfg v) pr).
    { apply (gset_disj_sub_l _ (slot_done_dom (v_cfg v) (vp_nc pr) sl)).
      - unfold w. exact (vslot_write_dom_elem (v_cfg v) (v_disk v) (vp_nc pr) k sl Hqnum).
      - exact (pend_done_hole (v_cfg v) pr (dom dma) p sl pin Hok Hsl Hpin). }
    (* NO OTHER HEAD IS PUSHED when this is the push *)
    assert (Hnopush : k = VwElem ->
              forall h' r', vp_fl pr !! h' = Some (PhPushed r') -> False).
    { intros Hk h' r' Hh'. rewrite <- Hah in Hh'.
      exact (virtio_push_ok_spec v h' r' (Hpush Hk) Hh'). }
    (* THE SLOT'S OWN STAGE FACTS, and what this transaction adds *)
    iDestruct (big_sepM_delete _ (vp_pend pr) p sl Hsl with "Hpend")
      as "[[%Hstg Hslres] Hpend]".
    rewrite Hfl in Hstg.
    iDestruct "Hslres" as (bs) "(%Hbslen & %Hbspin & %Hbstorn & Hbs & Hpend0)".
    iDestruct "Hauth" as (dmap) "[Hauth %Hdv]".
    iDestruct (disk_bytes_read γ dmap (v_disk v) (vs_sector_off sl) bs Hdv
                 with "Hauth Hbs") as %Hrd.
    (* the element this slot may write is the one at the current count *)
    assert (Helemat : used_elem_at (v_cfg v) (wrap16 (vp_nc pr))
                      = used_elem_pa (v_cfg v) (vp_nc pr))
      by apply used_elem_at_wrap.
    assert (Hstg' : slot_stage_ok (v_cfg v) (w ∪ dma) (vp_nc pr)
                      (Some (vwrite_to k (vs_req sl))) sl).
    { destruct k; unfold w; unfold slot_stage_ok in Hstg |- *;
        cbn [vwrite_from vwrite_to vphase_rank] in Hstg |- *;
        cbv zeta in Hstg |- *;
        destruct Hstg as (Hstb & Hsts & Hste & Hstl); split_and!.
      - (* the FILL delivers the block: its bytes off the fragments *)
        intros _ Hin.
        assert (Hbs' : bs = vs_data sl) by exact (Hbspin Hin).
        rewrite <- Hbs'. apply read_byte_list_intro; [exact Hbslen|].
        intros j b Hj. apply lookup_union_Some_l.
        apply (vslot_write_buf (v_cfg v) (v_disk v) (wrap16 (vp_nc pr)) sl j b Hin).
        rewrite <- Hbslen. rewrite Hrd. exact Hj.
      - intro Hk. lia.
      - intro Hk. lia.
      - intro Hk. lia.
      - (* the STATUS write leaves the buffer alone *)
        intros _ Hin.
        apply (read_byte_list_transfer dma _); [| exact (Hstb ltac:(lia) Hin) ].
        intros j Hj. apply lookup_union_r. apply lookup_singleton_ne.
        intro Hc. apply (spo_stat _ _ _ _ Hslotok Hin).
        rewrite Hc. apply pa_range_intro. exact Hj.
      - intros _. apply lookup_union_Some_l. apply lookup_singleton_eq.
      - intro Hk. lia.
      - intro Hk. lia.
      - (* the ELEMENT write is on the used page, away from the slot *)
        intros _ Hin.
        apply (read_byte_list_transfer dma _); [| exact (Hstb ltac:(lia) Hin) ].
        intros j Hj. apply lookup_union_r. apply used_elem_writes_out; [exact Hqnum|].
        intro Hc. apply pa_range_elim in Hc as (i & Hi & Heq).
        apply (proj1 (elem_of_disjoint _ _) Hwrpage (pa_add (vr_buf (vs_req sl)) j)).
        + unfold slot_wr. rewrite Hin. apply elem_of_union_r, pa_range_intro. exact Hj.
        + rewrite Heq. exact (used_elem_at_in_page _ _ i Hi).
      - intros _. rewrite lookup_union_r; [exact (Hsts ltac:(lia))|].
        apply used_elem_writes_out; [exact Hqnum|].
        intro Hc. apply pa_range_elim in Hc as (i & Hi & Heq).
        apply (proj1 (elem_of_disjoint _ _) Hwrpage (vr_status (vs_req sl))).
        + unfold slot_wr. apply elem_of_union_l, elem_of_singleton. reflexivity.
        + rewrite Heq. exact (used_elem_at_in_page _ _ i Hi).
      - intros _. apply read_bytes_of_list. intros j Hj.
        assert (Hj4 : (j < 4)%nat) by lia.
        apply lookup_union_Some_l. rewrite <- Helemat.
        exact (used_elem_writes_elem (v_cfg v) (wrap16 (vp_nc pr)) (vs_req sl) j Hqnum Hj4).
      - intros _. apply read_bytes_of_list. intros j Hj.
        assert (Hj4 : (j < 4)%nat) by lia.
        apply lookup_union_Some_l. rewrite <- Helemat.
        exact (used_elem_writes_len (v_cfg v) (wrap16 (vp_nc pr)) (vs_req sl) j Hqnum Hj4). }
    (* the byte lease: the old cells out, sealed *)
    iDestruct (dma_acc_x w dma _ HwDdma Hwhole with "Hdma")
      as (old) "(%Hdomold & %Holdsub & Hold & Hdmaback)".
    (* THE FRAMES.  A done record: its element is another position's (a
       count this transaction cannot report at), its status and buffer are
       off the used page and disjoint from this slot's.  Another pending
       slot: its own bytes likewise, and its element -- only if it is
       pushed, in which case this transaction is not the push. *)
    assert (Hmono : forall q u x, vp_done pr !! q = Some x ->
              vp_uix pr !! q = Some u ->
              forall a, a ∈ slot_done_dom (v_cfg v) u x -> (w ∪ dma) !! a = dma !! a).
    { intros q u x Hq Hu a Ha. apply lookup_union_r.
      destruct (done_record_facts (v_cfg v) pr (dom dma) p q u sl x pin
                  Hok Hsl Hpin Hq Hu) as (Hww & Hwk & Hmod).
      exact (vslot_write_none_done (v_cfg v) (v_disk v) k sl x (vp_nc pr) u a
               Hqnum Hwrpage Hww Hwk Hmod Ha). }
    assert (Hpmono : forall q x, delete p (vp_pend pr) !! q = Some x ->
              (⌜slot_stage_ok (v_cfg v) dma (vp_nc pr) (vp_fl pr !! vs_hd x) x⌝ ∗
               slot_pend_res γ (pend_todo pr (v_cache v) q x) x)
              ⊢ (⌜slot_stage_ok (v_cfg v) (w ∪ dma) (vp_nc pr)
                    (<[ vs_hd sl := vwrite_to k (vs_req sl) ]> (vp_fl pr) !! vs_hd x) x⌝ ∗
                  slot_pend_res γ
                    (pend_todo (vproto_advance_state pr (vs_hd sl) (vwrite_to k (vs_req sl)))
                       (v_cache v) q x) x)).
    { intros q x Hq. apply lookup_delete_Some in Hq as [Hne Hq].
      apply bi.wand_entails. iIntros "[%Hst $]". iPureIntro.
      pose proof (vproto_pend_slot pr _ _ Hq) as Hxs.
      rewrite lookup_insert_ne;
        [| intro Hc; exact (vpo_hd_inj _ _ _ Hok p q sl x Hne Hs Hxs Hc)].
      assert (Hxpin : exists pinq, vp_pin pr !! q = Some pinq).
      { apply elem_of_dom. rewrite (vpo_pin_dom _ _ _ Hok).
        apply elem_of_union_l, elem_of_dom. by exists x. }
      destruct Hxpin as [pinq Hpinq].
      pose proof (vpo_fp_disj _ _ _ Hok q p x sl pinq pin (fun e => Hne (eq_sym e))
                    Hxs Hpinq Hs Hpin) as Hfpd.
      pose proof (vpo_standing _ _ _ Hok q x pinq Hxs Hpinq) as Hstq.
      apply (slot_stage_ok_frame (v_cfg v) w dma); [| | exact Hst].
      - intros a Ha. apply vslot_write_none_of_page; [exact Hqnum| |].
        + intro Hc. exact (proj1 (elem_of_disjoint _ _) Hfpd a
                             (slot_fp_wr x pinq a Ha) (slot_fp_wr sl pin a Hc)).
        + intro Hc. exact (proj1 (elem_of_disjoint _ _) Hstq a
                             (slot_fp_wr x pinq a Ha) (elem_of_union_r _ _ _ Hc)).
      - intros Hk4 a Ha.
        (* [x] is pushed, so this transaction is not the push *)
        assert (Hnotelem : k <> VwElem).
        { intro Hke.
          destruct (vp_fl pr !! vs_hd x) as [ph|] eqn:Hphx; [|cbn in Hk4; lia].
          destruct ph; cbn in Hk4; try lia.
          exact (Hnopush Hke (vs_hd x) r Hphx). }
        apply vslot_write_data_none; [exact Hnotelem|].
        intro Hc. exact (proj1 (elem_of_disjoint _ _) Hwrpage _ Hc
                           (elem_dom_in_page _ _ a Ha)). }
    (* rebuild *)
    iExists old. iSplitR; [by iPureIntro|]. iFrame "Hold".
    iIntros "Hnew".
    iDestruct ("Hdmaback" with "Hnew") as "Hdma".
    iSplitL "Hauth".
    { iExists dmap. iFrame "Hauth". iPureIntro. exact Hdv. }
    rewrite /virtio_proto virtio_advance_cfg Hlive.
    iExists (vproto_advance_state pr (vs_hd sl) (vwrite_to k (vs_req sl))), (w ∪ dma),
      t0, t1, lw, F, hist, pm.
    rewrite (vp_spins_advance pr _ _) vpa_nc vpa_np vpa_pend vpa_done vpa_uix vpa_fl.
    rewrite virtio_advance_cache virtio_advance_taken virtio_advance_uidx
            virtio_advance_seen virtio_advance_inflight.
    iEval (rewrite -(vproto_advance_ctl (v_cfg v) pr (vs_hd sl) (vwrite_to k (vs_req sl))))
      in "Hhalf".
    iEval (rewrite /lease_hole -(lease_hole_advance (v_cfg v) pr (vs_hd sl)
                                   (vwrite_to k (vs_req sl)))) in "Hdma".
    (* built row by row, in the body's conjunct order: see [vp_give_back] *)
    iSplitR; [iExact "Hcfg"|].
    iSplitL "Hdma"; [iExact "Hdma"|].
    iSplitL "Hhalf"; [iExact "Hhalf"|].
    iSplitR.
    { iPureIntro. rewrite (vproto_advance_ctl (v_cfg v) pr _ _).
      exact (virtio_ctl_union _ _ _ Hwctl Hctl). }
    iSplitR.
    { iPureIntro. rewrite (dom_union_sub _ dma HwDdma).
      exact (vproto_ok_write (v_cfg v) pr (dom dma) p sl k Hok Hsl Hfl Hnopush). }
    iSplitR; [iPureIntro; exact Hal|].
    iSplitR; [iPureIntro; rewrite vpa_lo; exact Hseen|].
    iSplitR; [iPureIntro; rewrite Hah; reflexivity|].
    iSplitR; [iPureIntro; rewrite vpa_tk; exact Htkc|].
    iSplitR; [iPureIntro; exact Hui|].
    (* the used index is not among the bytes any transaction writes *)
    iSplitR.
    { iPureIntro. apply (read_bytes_transfer dma (w ∪ dma)); [| exact Hridx].
      intros j Hj. assert (Hj2 : (j < 2)%nat) by lia.
      apply lookup_union_r. apply vslot_write_none; [exact Hqnum | |].
      - intro Hc. exact (proj1 (elem_of_disjoint _ _) Hwrpage _ Hc
                           (used_idx_in_page _ j Hj2)).
      - exact (used_idx_ne_elem_at (v_cfg v) (wrap16 (vp_nc pr)) j Hj2). }
    (* the release window rides through: the index word is not written *)
    iSplitL "Hrel"; [iExact "Hrel"|].
    iSplitL "Hfl"; [iExact "Hfl"|].
    iSplitL "Hflr"; [iExact "Hflr"|].
    iSplitL "Hpos"; [iExact "Hpos"|].
    iSplitR; [iPureIntro; exact Hpmh|].
    iSplitR; [iExact "Hposm"|].
    iSplitR; [iPureIntro; rewrite vpa_nr; exact HhF|].
    iSplitR; [iPureIntro; exact Hwce|].
    iSplitR; [iPureIntro; exact Hwt|].
    iSplitL "Hslot"; [iExact "Hslot"|].
    iSplitL "Hord"; [iExact "Hord"|].
    iSplitR; [iExact "Hordm"|].
    iSplitL "Hnc"; [iExact "Hnc"|].
    iSplitL "Hnp"; [iExact "Hnp"|].
    iSplitL "Hnr"; [iExact "Hnr"|].
    iSplitL "Hstage"; [iExact "Hstage"|].
    iSplitL "Hheads"; [iExact "Hheads"|].
    iSplitL "Hpend Hbs Hpend0".
    { iApply (big_sepM_delete _ (vp_pend pr) p sl Hsl).
      iSplitL "Hbs Hpend0".
      { iSplitR.
        { iPureIntro. rewrite lookup_insert_eq. exact Hstg'. }
        iExists bs. iFrame "Hbs Hpend0". iPureIntro. split_and!;
          [exact Hbslen | exact Hbspin | exact Hbstorn]. }
      iApply (big_sepM_mono _ _ _ Hpmono). iExact "Hpend". }
    iApply (big_sepM_mono
              (fun q x => ∃ u : nat, ⌜vp_uix pr !! q = Some u⌝ ∗
                            slot_done_res γ (v_cfg v) dma hist u x)%I
              (fun q x => ∃ u : nat, ⌜vp_uix pr !! q = Some u⌝ ∗
                            slot_done_res γ (v_cfg v) (w ∪ dma) hist u x)%I).
    { intros q x Hq. iIntros "H". iDestruct "H" as (u) "[%Hu Hr]".
      iExists u. iSplitR; [by iPureIntro|].
      iApply (slot_done_res_mono _ _ _ _ _ _ _ _ (Hmono q u x Hq Hu) eq_refl).
      iExact "Hr". }
    iExact "Hdone".
  Qed.
  (* THE DRAIN -- the step that actually moves the durable image
     (claude-notes/completed/sector-atomic-disk.md, restated for the write
     cache).  512 bytes of the head request's CACHED data reach the disk and
     NOTHING else moves: no memory write (the drain reads nothing off the bus
     at all), no used-ring entry, no interrupt, and the device does not
     advance to the next available-ring entry.  So this -- and no longer the
     completion -- is the linearization point of a disk write, which is why
     [WpUart.wp_disk_loop] opens [crashN] in THIS arm and no other.

     Same accessor shape as [virtio_proto_step]: the draining sector's
     PENDING token goes out, the RESIDUAL is owed back at the same key, and
     the write identity handed over is the sector's own slice
     [wr_sector (vs_wr sl) i] -- so the client's view shift is about exactly
     the 512 bytes that just became durable.  It takes NO memory interp and
     NO bus view: what identifies the drained key with a sector index of the
     head slot is the protocol's writethrough row alone
     ([vp_wt] + [VirtioQueue.vproto_drain_det]). *)
  Lemma virtio_proto_drain_step (γ : disk_names) (v : virtio_state)
      (s : Z) (v' : virtio_state) :
    virtio_drain_step v s = Some v' ->
    disk_img_auth (dn_img γ) (v_disk v) -∗ virtio_proto γ v ==∗
      ∃ (kq : nat * gname) (wr : disk_wr) (i : nat) (todo : gset nat),
        ⌜i ∈ todo⌝ ∗
        ⌜v_disk v' = wr_apply (wr_sector wr i) (v_disk v)⌝ ∗
        perm_pend (dn_perm γ) kq wr todo ∗
        (perm_pend (dn_perm γ) kq wr (todo ∖ {[ i ]}) -∗
           disk_img_auth (dn_img γ) (v_disk v') ∗ virtio_proto γ v').
  Proof using .
    iIntros (Hstep) "Hauth Hp".
    iDestruct "Hauth" as (dmap) "[Hauth %Hdv]".
    rewrite {1}/virtio_proto.
    destruct (virtio_live (v_cfg v)) eqn:Hlive; last first.
    { (* A DRAIN IS ENABLED BY THE CACHE ALONE -- even on a DEAD queue, since
         it consults no ring at all -- so this arm cannot be refuted from
         liveness the way the completion and the capture are.  What refutes
         it is the not-live arm's own cache row: a device that is not live
         was reset, and a reset drops the whole cache. *)
      iDestruct "Hp" as "(_ & _ & _ & %Hca & _)".
      exfalso. rewrite (virtio_drain_step_empty v s Hca) in Hstep.
      discriminate. }
    iDestruct "Hp" as (pr dma t0 t1 lw F hist pm)
      "(#Hcfg & Hdma & Hhalf & %Hctl & %Hok & %Hal & %Hseen & %Hah & %Htkc & %Hui & %Hridx &
        Hrel & Hfl & Hflr & Hpos & %Hpmh & #Hposm & %HhF &
        %Hwce & %Hwt & Hslot & Hord & #Hordm & Hnc & Hnp & Hnr & Hstage & Hheads & Hpend & Hdone)".
    (* SOMETHING IS CACHED, SO SOMETHING IS LATCHED, and the drained bytes
       are that request's: [vp_wt] is what says the cache holds nothing else.
       Which POSITION it is no longer follows from the counters -- the latch
       names it, which is the whole point of carrying it. *)
    pose proof (virtio_drain_step_enabled v s v' Hstep) as Hsin.
    assert (Hlatch : exists q, vp_tk pr = Some q).
    { destruct (vp_tk pr) as [q|] eqn:Ht; [by exists q|].
      exfalso. rewrite (vp_wt_none pr (v_cache v) Ht Hwt) dom_empty_L in Hsin.
      by apply elem_of_empty in Hsin. }
    destruct Hlatch as [q Htkq].
    destruct (vp_wt_head pr (v_cache v) q Htkq Hwt) as (sl & Hsl & Hcsub).
    assert (Hqd : q ∈ dom (vp_pend pr))
      by (apply elem_of_dom; by exists sl).
    assert (Hpd : q ∈ dom (vp_pin pr)).
    { rewrite (vpo_pin_dom _ _ _ Hok). by apply elem_of_union_l. }
    apply elem_of_dom in Hpd as [pin Hpin].
    pose proof (vpo_slot _ _ _ Hok q sl pin (vproto_pend_slot pr _ _ Hsl) Hpin)
      as Hslotok.
    assert (Hdom : dom (v_cache v) ⊆ vs_sectors sl).
    { rewrite <- (vslot_cache_dom_sectors (v_cfg v) q sl pin Hslotok).
      by apply subseteq_dom. }
    destruct (vproto_drain_det (v_cfg v) q sl pin v s v'
                Hslotok Hdom Hcsub Hstep)
      as (i & Hi & Hskey & Hlk & Hv1).
    (* the device holds the latched request's HEAD, and [Htkq] names the slot *)
    assert (Htk : v_taken v = Some (vs_hd sl)).
    { rewrite Htkq in Htkc. destruct Htkc as (slq & Hslq & Htv).
      rewrite Hsl in Hslq. by injection Hslq as <-. }
    iDestruct (big_sepM_delete _ (vp_pend pr) q sl Hsl with "Hpend")
      as "[[%Hstg Hslres] Hpend]".
    (* the LATCHED slot's owed set, spelled out -- LOCALLY, so that the other
       slots' resources ride through by frame *)
    assert (Hhtd0 : pend_todo pr (v_cache v) q sl
                    = vs_todo sl (dom (v_cache v)))
      by (rewrite (pend_todo_head _ _ q sl Htkq); reflexivity).
    rewrite Hhtd0.
    iDestruct "Hslres" as (bs)
      "(%Hbslen & %Hbspin & %Hbstorn & Hbs & Hpend0)".
    assert (Hitd : i ∈ vs_todo sl (dom (v_cache v))).
    { apply vs_todo_in; [exact Hi|]. rewrite <- Hskey.
      apply elem_of_dom. by exists (wr_sector_bytes (vs_wr sl) i). }
    assert (Hout : vs_is_out sl = true).
    { destruct (vs_is_out sl) eqn:Ho; [reflexivity|]. exfalso.
      rewrite (vs_todo_read sl (dom (v_cache v)) Ho) in Hitd.
      by apply elem_of_empty in Hitd. }
    pose proof (vslot_data_len (v_cfg v) q sl pin Hslotok Hout) as Hdl.
    iDestruct (disk_bytes_read γ dmap (v_disk v) (vs_sector_off sl) bs Hdv
                 with "Hauth Hbs") as %Hrd.
    rewrite Hbslen in Hrd.
    set (bs' := disk_read (wr_apply (wr_sector (vs_wr sl) i) (v_disk v))
                          (vs_sector_off sl) (vs_len sl)).
    assert (Hlen' : length bs' = length bs)
      by (unfold bs'; rewrite vq_disk_read_length Hbslen; reflexivity).
    iMod (disk_bytes_update γ dmap (vs_sector_off sl) bs bs' Hlen'
            with "Hauth Hbs") as (dmap') "(Hauth & Hbs & %Hupd)".
    assert (Hdisk' : disk_write (v_disk v) (vs_sector_off sl) bs'
                     = v_disk v').
    { unfold bs'. rewrite (vs_sector_image sl (v_disk v) i Hdl).
      rewrite Hv1. reflexivity. }
    assert (Hdv' : disk_view dmap' (v_disk v'))
      by (rewrite <- Hdisk'; exact (Hupd (v_disk v) Hdv)).
    assert (Htorn' : vs_torn sl ({[ i ]} ∪ vs_kept sl (vs_todo sl (dom (v_cache v))))
                       bs').
    { unfold bs'.
      apply (vs_torn_sector sl (v_disk v)
               (vs_kept sl (vs_todo sl (dom (v_cache v)))) i Hout Hdl).
      rewrite Hrd. exact Hbstorn. }
    (* the other pending slots owe their whole write either way *)
    assert (Hpmono : forall k x, delete q (vp_pend pr) !! k = Some x ->
              (⌜slot_stage_ok (v_cfg v) dma (vp_nc pr) (vp_fl pr !! vs_hd x) x⌝ ∗
               slot_pend_res γ (pend_todo pr (v_cache v) k x) x)
              ⊢ (⌜slot_stage_ok (v_cfg v) dma (vp_nc pr) (vp_fl pr !! vs_hd x) x⌝ ∗
                  slot_pend_res γ
                    (pend_todo pr (delete s (v_cache v)) k x) x)).
    { intros k x Hk. apply bi.wand_entails.
      apply lookup_delete_Some in Hk as [Hne _].
      assert (Hno : vp_tk pr <> Some k)
        by (rewrite Htkq; intro Hc; injection Hc as <-; exact (Hne eq_refl)).
      rewrite (pend_todo_other pr (v_cache v) k x Hno)
              (pend_todo_other pr (delete s (v_cache v)) k x Hno).
      iIntros "$". }
    iModIntro.
    iExists (vs_perm sl), (vs_wr sl), i, (vs_todo sl (dom (v_cache v))).
    iSplitR; [iPureIntro; exact Hitd|].
    iSplitR; [iPureIntro; rewrite Hv1; reflexivity|].
    iFrame "Hpend0". iIntros "Hpend0".
    iSplitL "Hauth".
    { iExists dmap'. iFrame "Hauth". iPureIntro. exact Hdv'. }
    rewrite /virtio_proto Hv1.
    cbn [v_cfg v_isr v_seen v_inflight v_used_idx v_disk v_cache v_taken].
    rewrite Hlive.
    iExists pr, dma, t0, t1, lw, F, hist, pm.
    iSplitR; [iExact "Hcfg"|].
    iSplitL "Hdma"; [iExact "Hdma"|].
    iSplitL "Hhalf"; [iExact "Hhalf"|].
    iSplitR; [iPureIntro; exact Hctl|].
    iSplitR; [iPureIntro; exact Hok|].
    iSplitR; [iPureIntro; exact Hal|].
    iSplitR; [iPureIntro; exact Hseen|].
    iSplitR; [iPureIntro; exact Hah|].
    iSplitR; [iPureIntro; exact Htkc|].
    iSplitR; [iPureIntro; exact Hui|].
    iSplitR; [iPureIntro; exact Hridx|].
    iSplitL "Hrel"; [iExact "Hrel"|].
    iSplitL "Hfl"; [iExact "Hfl"|].
    iSplitL "Hflr"; [iExact "Hflr"|].
    iSplitL "Hpos"; [iExact "Hpos"|].
    iSplitR; [iPureIntro; exact Hpmh|].
    iSplitR; [iExact "Hposm"|].
    iSplitR; [iPureIntro; exact HhF|].
    iSplitR; [iPureIntro; exact Hwce|].
    iSplitR.
    { iPureIntro. rewrite /vp_wt Htkq. exists sl. split; [exact Hsl|].
      exact (vslot_cache_sub_delete (v_cache v) sl s Hcsub). }
    iSplitL "Hslot"; [iExact "Hslot"|].
    iSplitL "Hord"; [iExact "Hord"|].
    iSplitR; [iExact "Hordm"|].
    iSplitL "Hnc"; [iExact "Hnc"|].
    iSplitL "Hnp"; [iExact "Hnp"|].
    iSplitL "Hnr"; [iExact "Hnr"|].
    iSplitL "Hstage"; [iExact "Hstage"|].
    iSplitL "Hheads"; [iExact "Hheads"|].
    iFrame "Hdone".
    iApply (big_sepM_delete _ (vp_pend pr) q sl Hsl).
    assert (Hhtd : pend_todo pr (delete s (v_cache v)) q sl
                   = vs_todo sl (dom (v_cache v)) ∖ {[ i ]}).
    { rewrite (pend_todo_head _ _ q sl Htkq) dom_delete_L Hskey.
      apply vs_todo_step. }
    rewrite Hhtd.
    iSplitR "Hpend".
    { iSplitR; [iPureIntro; exact Hstg|].
      iExists bs'. iFrame "Hbs Hpend0". iPureIntro. split_and!.
      - rewrite Hlen'. exact Hbslen.
      - intro Hc. rewrite Hout in Hc. discriminate.
      - rewrite (vs_kept_step sl (vs_todo sl (dom (v_cache v))) i Hi).
        exact Htorn'. }
    iApply (big_sepM_mono _ _ _ Hpmono). iExact "Hpend".
  Qed.


  (* ==================================================================== *)
  (* driver operation 1: OBSERVE the published index (rw's avail-idx lhu) *)
  (* ==================================================================== *)

  Lemma virtio_proto_avail_idx_acc (γ : disk_names) (v : virtio_state) (np : nat) :
    virtio_proto γ v -∗ disk_pub γ np -∗
    ⌜virtio_live (v_cfg v) = true⌝ ∗
    disk_cfg γ (v_cfg v) ∗
    ⌜virtio_pages_aligned (v_cfg v)⌝ ∗
    (* A6.124: the lease's HALF of the word; the holder's own half is in the
       payload, and that is the one a read uses *)
    avail_lease_half (v_cfg v) np ∗
    (avail_lease_half (v_cfg v) np -∗
       virtio_proto γ v ∗ disk_pub γ np).
  Proof using .
    iIntros "Hp Hpub". rewrite /virtio_proto /disk_pub.
    destruct (virtio_live (v_cfg v)) eqn:Hlive; last first.
    { iDestruct "Hp" as "(Hcfg & _ & _ & _ & _ & _ & _ & Hslot & Hord & Hnc & Hnp & Hnr & Hstage & Hheads)".
      iDestruct (ghost_var_valid_2 with "Hnp Hpub") as %[Hq _].
      exfalso. exact (Qp.not_add_le_l 1 (1/2)%Qp Hq). }
    iDestruct "Hp" as (pr dma t0 t1 lw F hist pm)
      "(#Hcfg & Hdma & Hhalf & %Hctl & %Hok & %Hal & %Hseen & %Hah & %Htkc & %Hui & %Hridx &
        Hrel & Hfl & Hflr & Hpos & %Hpmh & #Hposm & %HhF &
        %Hwce & %Hwt & Hslot & Hord & #Hordm & Hnc & Hnp & Hnr & Hstage & Hheads & Hpend & Hdone)".
    iDestruct (ghost_var_agree with "Hnp Hpub") as %Hnpeq.
    iEval (rewrite (half_map_ctl_split _ _ _ Hok)) in "Hhalf".
    iDestruct "Hhalf" as "[Hai [Hring Hpins]]".
    iEval (rewrite Hnpeq) in "Hai".
    iSplitR; [done|]. iSplitR; [iExact "Hcfg"|].
    iSplitR; [iPureIntro; exact Hal|].
    iFrame "Hai". iIntros "Hai". iEval (rewrite -Hnpeq) in "Hai".
    iAssert (half_map (vproto_ctl (v_cfg v) pr)) with "[Hai Hring Hpins]"
      as "Hhalf".
    { rewrite (half_map_ctl_split _ _ _ Hok). iFrame. }
    iFrame "Hpub". iExists pr, dma, t0, t1, lw, F, hist, pm.
    vp_give_back.
  Qed.

  (* A READ-ONLY LOOK AT A RING CELL.  The store below needs an address
     claim taken off the cell's own points-to before it can run, and taking
     it must not spend the staged head -- so this hands the cell out and
     takes it back exactly as it came, moving no part of the protocol.  The
     read-only sibling of [virtio_proto_ring_acc], as
     [virtio_proto_avail_idx_acc] is of the publish. *)
  Lemma virtio_proto_ring_peek (γ : disk_names) (v : virtio_state)
      (np j : nat) :
    (j < 8)%nat ->
    virtio_proto γ v -∗ disk_pub γ np -∗
    ⌜virtio_live (v_cfg v) = true⌝ ∗
    disk_cfg γ (v_cfg v) ∗
    ⌜virtio_pages_aligned (v_cfg v)⌝ ∗
    (* A6.126 §6 (pop composition): the lease's HALF of the cell -- the
       caller's own half is in the vdisk_lock payload, and an address claim
       needs no more than a half *)
    (∃ w : bv 16,
       half_map (range_map (ring_slot_pa (v_cfg v) j) 2 (nth_byte w)) ∗
       (half_map (range_map (ring_slot_pa (v_cfg v) j) 2 (nth_byte w)) -∗
          virtio_proto γ v ∗ disk_pub γ np)).
  Proof using .
    intro Hj.
    iIntros "Hp Hpub". rewrite /virtio_proto /disk_pub.
    destruct (virtio_live (v_cfg v)) eqn:Hlive; last first.
    { iDestruct "Hp" as "(Hcfg & _ & _ & _ & _ & _ & _ & Hslot & Hord & Hnc & Hnp & Hnr & Hstage & Hheads)".
      iDestruct (ghost_var_valid_2 with "Hnp Hpub") as %[Hq _].
      exfalso. exact (Qp.not_add_le_l 1 (1/2)%Qp Hq). }
    iDestruct "Hp" as (pr dma t0 t1 lw F hist pm)
      "(#Hcfg & Hdma & Hhalf & %Hctl & %Hok & %Hal & %Hseen & %Hah & %Htkc & %Hui & %Hridx &
        Hrel & Hfl & Hflr & Hpos & %Hpmh & #Hposm & %HhF &
        %Hwce & %Hwt & Hslot & Hord & #Hordm & Hnc & Hnp & Hnr & Hstage & Hheads & Hpend & Hdone)".
    iDestruct (ghost_var_agree with "Hnp Hpub") as %Hnpeq.
    assert (Hcellring : range_map (ring_slot_pa (v_cfg v) j) 2
                          (nth_byte (vp_ring pr j))
                        ⊆ ring_bytes (v_cfg v) (vp_ring pr)).
    { apply range_map_sub; [lia|]. intros k Hk.
      apply (read_bytes_spec _ _ 2 _
               (ring_bytes_read (v_cfg v) (vp_ring pr) j Hj)). lia. }
    assert (HcellR : range_map (ring_slot_pa (v_cfg v) j) 2
                       (nth_byte (vp_ring pr j))
                     ##ₘ ring_bytes (v_cfg v) (vp_ring pr)
                         ∖ range_map (ring_slot_pa (v_cfg v) j) 2
                             (nth_byte (vp_ring pr j))).
    { apply map_disjoint_dom. rewrite dom_difference_L !range_map_dom.
      (* X ## Y ∖ X, by hand: set_solver here costs 60-90 s (goal-side
         list_to_set unfolding, optimization.md) *)
      apply elem_of_disjoint. intros x Hx Hy.
      apply elem_of_difference in Hy as [_ Hy]. exact (Hy Hx). }
    iEval (rewrite (half_map_ctl_split _ _ _ Hok)) in "Hhalf".
    iDestruct "Hhalf" as "[Hai [Hring Hpins]]".
    iEval (rewrite -(map_difference_union _ _ Hcellring)
             (half_map_union _ _ HcellR)) in "Hring".
    iDestruct "Hring" as "[Hcellh HringR]".
    iSplitR; [done|]. iSplitR; [iExact "Hcfg"|].
    iSplitR; [iPureIntro; exact Hal|].
    iExists (vp_ring pr j). iFrame "Hcellh".
    iIntros "Hcellh".
    iAssert (half_map (vproto_ctl (v_cfg v) pr))
      with "[Hai Hcellh HringR Hpins]" as "Hhalf".
    { rewrite (half_map_ctl_split _ _ _ Hok). iFrame "Hai Hpins".
      iEval (rewrite -(map_difference_union _ _ Hcellring)
               (half_map_union _ _ HcellR)).
      iFrame "Hcellh HringR". }
    iFrame "Hpub". iExists pr, dma, t0, t1, lw, F, hist, pm.
    vp_give_back.
  Qed.

  (* ==================================================================== *)
  (* THE COLLECT (the row design): the woken publisher read [b->disk = 0]   *)
  (* off its CLAIM ROW in the vdisk-lock payload, and the row's Right arm   *)
  (* handed it the position's completion record BELOW the watermark.  That  *)
  (* record is the key here: the receipt's "chain out" arm still holds a   *)
  (* [dn_slot] receipt, i.e. the position is a live slot, and a live slot   *)
  (* that has completed is an UNRECLAIMED done record, which sits at or     *)
  (* above the watermark ([vpo_done_uix]) -- so the arm is refuted and the  *)
  (* chain is back.  The collector also gets [q ≤ F] for the chain's stamp  *)
  (* against the payload's reader floor [F] ([HhF]), which is what lets it  *)
  (* re-enter the stamped status byte and buffer ([DiskAvail.ctx_byte_of_at]). *)
  (* ==================================================================== *)
  Lemma virtio_proto_collect_acc (γ : disk_names) (v : virtio_state)
      (np p u nr Fl i : nat) (dc : dclaim) :
    Z.to_nat (bv_unsigned (vr_head (vs_req (dc_slot dc)))) = i ->
    dc_pos dc = p ->
    (u < nr)%nat ->
    virtio_proto γ v -∗ disk_pub γ np -∗ disk_read_at γ nr -∗ disk_flr γ Fl -∗
    disk_ord γ p u -∗
    i ↪[dn_head γ] HActive dc ==∗
    virtio_proto γ v ∗ disk_pub γ np ∗ disk_read_at γ nr ∗ disk_flr γ Fl ∗
    i ↪[dn_head γ] HInactive ∗
    (* the claim's row, to retire under the lock at free_chain *)
    p ↪[dn_claim γ] dc ∗
    (∃ (q : nat) (bs : list (bv 8)),
       ⌜(q <= Fl)%nat⌝ ∗ chain_back_at γ (dc_slot dc) (dc_pin dc) q bs).
  Proof using .
    intros Hhd Hdcp Hunr.
    iIntros "Hp Hpub Hrd Hflr0 #Hordp Hfrag". rewrite /virtio_proto /disk_pub.
    destruct (virtio_live (v_cfg v)) eqn:Hlive; last first.
    { iDestruct "Hp" as "(Hcfg & _ & _ & _ & _ & _ & _ & Hslot & Hord & Hnc & Hnp & Hnr & Hstage & Hheads)".
      iDestruct (ghost_var_valid_2 with "Hnp Hpub") as %[Hq _].
      exfalso. exact (Qp.not_add_le_l 1 (1/2)%Qp Hq). }
    iDestruct "Hp" as (pr dma t0 t1 lw F hist pm)
      "(#Hcfg & Hdma & Hhalf & %Hctl & %Hok & %Hal & %Hseen & %Hah & %Htkc & %Hui & %Hridx &
        Hrel & Hfl & Hflr & Hpos & %Hpmh & #Hposm & %HhF &
        %Hwce & %Hwt & Hslot & Hord & #Hordm & Hnc & Hnp & Hnr & Hstage & Hheads & Hpend & Hdone)".
    iDestruct "Hheads" as (hs) "(%Hhdom & %Hhcoup & Hhauth & Hhbig)".
    iDestruct (ghost_map_lookup with "Hhauth Hfrag") as %Hhlk.
    iDestruct (big_sepM_delete _ hs i (HActive dc) Hhlk with "Hhbig")
      as "[Hent Hrest]".
    rewrite {1}/head_res.
    iDestruct "Hent" as "(%Hdchd & Hclaim & Hdisj)".
    (* the completion record names the position's used index; the payload's
       watermark is the protocol's *)
    iDestruct (ghost_map_lookup with "Hord Hordp") as %Huix.
    iDestruct (ghost_var_agree with "Hnr Hrd") as %Hnreq.
    iDestruct (ghost_var_agree with "Hflr Hflr0") as %HFeq.
    iDestruct "Hdisj" as "[Hrecpt | Hback]".
    { (* THE CHAIN CANNOT STILL BE OUT: the receipt makes [p] a live slot; a
         live slot that has completed is an unreclaimed done record, at or
         above the watermark -- but the row said it is below. *)
      iExFalso. rewrite /disk_receipt.
      iDestruct (ghost_map_lookup with "Hslot Hrecpt") as %Hsp.
      iPureIntro.
      destruct (vp_spins_lookup pr _ _ _ Hsp) as [Hsq _].
      unfold vp_slots in Hsq. rewrite Hdcp in Hsq.
      apply lookup_union_Some_raw in Hsq as [Hqp | [_ Hqd]].
      - assert (Hin : p ∈ dom (vp_pend pr)) by (apply elem_of_dom; by eexists).
        apply (vpo_pend_dom _ _ _ Hok) in Hin as [_ Hnsrv].
        apply Hnsrv. rewrite -(vpo_uix_dom _ _ _ Hok). apply elem_of_dom. by eexists.
      - assert (Hin : p ∈ dom (vp_done pr)) by (apply elem_of_dom; by eexists).
        apply (vpo_done_uix _ _ _ Hok) in Hin as (u' & Hu' & Hle).
        rewrite Huix in Hu'. injection Hu' as <-. lia. }
    (* THE CHAIN IS BACK.  Take the disjointness the coupling obligation
       needs while the chain is still a hypothesis, then retire the receipt
       and hand the caller everything. *)
    rewrite {1}/chain_back.
    iDestruct "Hback" as (qc uq bs) "(#Hordq & #Hposq & Hcb)".
    rewrite {1}/chain_back_at.
    iDestruct "Hcb" as "(Hpinm & Hbpm & Hbq)".
      iAssert (⌜forall q' sl' pin', vp_spins pr !! q' = Some (sl', pin') ->
                 sl' ≠ dc_slot dc⌝)%I as %Hnotlive.
      { rewrite bi.pure_forall. iIntros (q'). rewrite bi.pure_forall.
        iIntros (sl'). rewrite bi.pure_forall. iIntros (pin').
        rewrite !bi.pure_impl. iIntros (Hq' Heqsl).
        destruct (vp_spins_lookup pr q' sl' pin' Hq') as [Hsq _].
        unfold vp_slots in Hsq.
        apply lookup_union_Some_raw in Hsq as [Hqp | [_ Hqd]].
        - iDestruct (big_sepM_lookup _ _ q' sl' Hqp with "Hpend") as "[_ Hp']".
          rewrite /slot_pend_res.
          iDestruct "Hp'" as (bs') "(_ & _ & _ & _ & Hperm')".
          rewrite Heqsl.
          iDestruct (perm_tok_excl with "Hperm' Hbpm") as %[].
        - iDestruct (big_sepM_lookup _ _ q' sl' Hqd with "Hdone") as "Hd'".
          iDestruct "Hd'" as (u') "[_ Hd']".
          iDestruct "Hd'" as (bs' q2)
            "(_ & _ & _ & _ & _ & _ & _ & _ & _ & Hperm')".
          rewrite Heqsl.
          iDestruct (perm_tok_excl with "Hperm' Hbpm") as %[]. }
    (* the record's used index is the row's, and its append position sits
       under the reader floor ([HhF]) *)
    iEval (rewrite Hdcp) in "Hordq".
    iDestruct (disk_ord_agree with "Hordq Hordp") as %->.
    iDestruct (ghost_map_lookup with "Hpos Hposq") as %Hpmq.
    assert (Hhq : exists g, hist !! u = Some (qc, g)) by (apply Hpmh; exact Hpmq).
    destruct Hhq as [g Hhq].
    assert (HqF : (qc <= Fl)%nat) by (rewrite -HFeq; exact (HhF u qc g Hhq ltac:(lia))).
    iMod (ghost_map_update HInactive with "Hhauth Hfrag") as "[Hhauth Hfrag]".
    iModIntro.
    iSplitR "Hfrag Hclaim Hpinm Hbpm Hbq Hpub Hrd Hflr0"; last first.
    { iFrame "Hpub Hrd Hflr0 Hfrag". rewrite -Hdcp. iFrame "Hclaim".
      iExists qc, bs. iSplitR; [iPureIntro; exact HqF|].
      rewrite /chain_back_at. iFrame "Hpinm Hbpm Hbq". }
      iExists pr, dma, t0, t1, lw, F, hist, pm.
      iSplitR; [iExact "Hcfg"|].
      iSplitL "Hdma"; [iExact "Hdma"|].
      iSplitL "Hhalf"; [iExact "Hhalf"|].
      iSplitR; [iPureIntro; exact Hctl|].
      iSplitR; [iPureIntro; exact Hok|].
      iSplitR; [iPureIntro; exact Hal|].
      iSplitR; [iPureIntro; exact Hseen|].
      iSplitR; [iPureIntro; exact Hah|].
      iSplitR; [iPureIntro; exact Htkc|].
      iSplitR; [iPureIntro; exact Hui|].
      iSplitR; [iPureIntro; exact Hridx|].
      iSplitL "Hrel"; [iExact "Hrel"|].
      iSplitL "Hfl"; [iExact "Hfl"|].
      iSplitL "Hflr"; [iExact "Hflr"|].
      iSplitL "Hpos"; [iExact "Hpos"|].
      iSplitR; [iPureIntro; exact Hpmh|].
      iSplitR; [iExact "Hposm"|].
      iSplitR; [iPureIntro; exact HhF|].
      iSplitR; [iPureIntro; exact Hwce|].
      iSplitR; [iPureIntro; exact Hwt|].
      iSplitL "Hslot"; [iExact "Hslot"|].
      iSplitL "Hord"; [iExact "Hord"|].
      iSplitR; [iExact "Hordm"|].
      iSplitL "Hnc"; [iExact "Hnc"|].
      iSplitL "Hnp"; [iExact "Hnp"|].
      iSplitL "Hnr"; [iExact "Hnr"|].
      iSplitL "Hstage"; [iExact "Hstage"|].
      iFrame "Hpend Hdone".
      iExists (<[ i := HInactive ]> hs). iFrame "Hhauth".
      iSplitR; [iPureIntro; rewrite dom_insert_L Hhdom;
                apply subseteq_union_1_L, singleton_subseteq_l;
                rewrite -Hhdom; apply elem_of_dom; by exists (HActive dc)|].
      iSplitR.
      { (* THIS REQUEST IS NO LONGER LIVE, so no live one has this head.
           The chain is in the caller's hands now, hence not in the lease --
           and a live request's pinned bytes are.  The head descriptor's own
           byte would have to be in both, which cannot be. *)
        iPureIntro. intros q sl' pin' Hq.
        destruct (Hhcoup q sl' pin' Hq) as (w & Hw & Hws).
        destruct (decide (Z.to_nat (bv_unsigned (vr_head (vs_req sl'))) = i))
          as [Heq|Hne].
        - exfalso. rewrite Heq Hhlk in Hw. injection Hw as <-.
          destruct Hws as (Hsl' & _ & _).
          exact (Hnotlive q sl' pin' Hq (eq_sym Hsl')).
        - exists w. rewrite lookup_insert_ne; [| exact (not_eq_sym Hne) ].
          by split. }
      rewrite (big_sepM_delete _ (<[ i := HInactive ]> hs) i HInactive);
        [| apply lookup_insert_eq ].
      rewrite delete_insert_eq. rewrite /head_res.
      iSplitR; [done|]. iExact "Hrest".
  Qed.

  (* THE SLEEPER'S ROW LOOKUP: the claim fragment is in the receipt and the
     claim map's authority is in the vdisk-lock payload the sleeper holds, so
     the row it must read [b->disk] off is the one its head token names. *)
  Lemma virtio_proto_head_claim (γ : disk_names) (v : virtio_state)
      (i : nat) (dc : dclaim) (cm : gmap nat dclaim) :
    virtio_proto γ v -∗ i ↪[dn_head γ] HActive dc -∗
    ghost_map_auth_frac (dn_claim γ) 1 cm -∗
    ⌜cm !! dc_pos dc = Some dc⌝.
  Proof using .
    iIntros "Hp Hfrag Hcm". rewrite /virtio_proto.
    destruct (virtio_live (v_cfg v)) eqn:Hlive.
    - iDestruct "Hp" as (pr dma t0 t1 lw F hist pm)
        "(#Hcfg & Hdma & Hhalf & %Hctl & %Hok & %Hal & %Hseen & %Hah & %Htkc & %Hui & %Hridx &
          Hrel & Hfl & Hflr & Hpos & %Hpmh & #Hposm & %HhF &
          %Hwce & %Hwt & Hslot & Hord & #Hordm & Hnc & Hnp & Hnr & Hstage & Hheads & Hpend & Hdone)".
      iDestruct "Hheads" as (hs) "(_ & _ & Hhauth & Hhbig)".
      iDestruct (ghost_map_lookup with "Hhauth Hfrag") as %Hhlk.
      iDestruct (big_sepM_lookup _ hs i (HActive dc) Hhlk with "Hhbig") as "Hent".
      rewrite /head_res. iDestruct "Hent" as "(_ & Hclaim & _)".
      iApply (ghost_map_lookup with "Hcm Hclaim").
    - iDestruct "Hp" as "(Hcfg & %Hsn0 & %Hui0 & %Hca0 & %Htk0 & %Hah0 & %Hwce0 &
                          Hslot & Hord & Hnc & Hnp & Hnr & Hfl0 & Hfl1 & Hflr &
                          Hpos & Hstage & Hheads)".
      (* not live: every head is INACTIVE, so there is no active token *)
      iDestruct "Hheads" as (hs) "(_ & %Hinact & Hhauth & _)".
      iDestruct (ghost_map_lookup with "Hhauth Hfrag") as %Hhlk.
      iExFalso. iPureIntro. specialize (Hinact _ _ Hhlk). discriminate.
  Qed.

  (* [b->disk] cannot be owned twice.  [BioInv]'s [word4_pointsto_excl] says
     the same thing but sits above this file, so the two-line proof is
     repeated here rather than inverting the layering. *)
  Lemma vp_word4_excl (a : Arch.pa) (w1 w2 : SailStdpp.Values.mword 32) :
    a ↦₄ w1 -∗ a ↦₄ w2 -∗ False.
  Proof using .
    iIntros "H1 H2".
    iDestruct (word4_pointsto_bytes with "H1") as "H1".
    iDestruct (word4_pointsto_bytes with "H2") as "H2".
    cbn [seq].
    iDestruct "H1" as "[Hb1 _]". iDestruct "H2" as "[Hb2 _]".
    iDestruct (mem_pointsto_ne with "Hb1 Hb2") as %Hne. done.
  Qed.


  (* ==================================================================== *)
  (* driver operation 1b: THE RING STORE                                  *)
  (*                                                                      *)
  (*     disk.avail->ring[disk.avail->idx % NUM] = idx[0];                *)
  (*                                                                      *)
  (* the instruction BEFORE the fence and the index bump.  The cell is the *)
  (* lease's, so the store goes through the invariant rather than through  *)
  (* a cell the request has been holding since its own publish -- which is *)
  (* the whole point of moving the cells: a request that owns no ring cell *)
  (* can stay in flight while the positions around it come and go, and     *)
  (* that is what the out-of-order completion fix needs (finding 5).       *)
  (*                                                                      *)
  (* The invariant is UNCHANGED as a device-visible object: [v] is the     *)
  (* same state, and the device cannot tell -- it reads a cell only when   *)
  (* it pops, and it cannot pop a position [avail->idx] has not announced. *)
  (* What moves is [vp_ring], and the staged-head token records it.        *)
  (* ==================================================================== *)

  Lemma virtio_proto_ring_acc (γ : disk_names) (v : virtio_state)
      (np : nat) (h : bv 16) :
    virtio_proto γ v -∗ disk_pub γ np -∗
    disk_stage γ None -∗
    (* THE HEAD IS FRESH: its receipt is still INACTIVE.  That is what says
       the cell being overwritten is nobody else's -- at most seven positions
       can be waiting to be popped, because their heads and this one would
       otherwise be nine distinct descriptors ([heads_res_at_window]). *)
    (Z.to_nat (bv_unsigned h)) ↪[dn_head γ] HInactive -∗
    ⌜virtio_live (v_cfg v) = true⌝ ∗
    disk_cfg γ (v_cfg v) ∗
    ⌜virtio_pages_aligned (v_cfg v)⌝ ∗
    (∃ w : bv 16,
       half_map (range_map (ring_slot_pa (v_cfg v) (np `mod` 8)%nat) 2
                   (nth_byte w))) ∗
    (half_map (range_map (ring_slot_pa (v_cfg v) (np `mod` 8)%nat) 2
                 (nth_byte h)) ==∗
       virtio_proto γ v ∗ disk_pub γ np ∗
       disk_stage γ (Some h) ∗
       (Z.to_nat (bv_unsigned h)) ↪[dn_head γ] HInactive).
  Proof using .
    iIntros "Hp Hpub Hstg Hfrag". rewrite /virtio_proto /disk_pub.
    destruct (virtio_live (v_cfg v)) eqn:Hlive; last first.
    { iDestruct "Hp" as "(Hcfg & _ & _ & _ & _ & _ & _ & Hslot & Hord & Hnc & Hnp & Hnr & Hstage & Hheads)".
      iDestruct (ghost_var_valid_2 with "Hnp Hpub") as %[Hq _].
      exfalso. exact (Qp.not_add_le_l 1 (1/2)%Qp Hq). }
    iDestruct "Hp" as (pr dma t0 t1 lw F hist pm)
      "(#Hcfg & Hdma & Hhalf & %Hctl & %Hok & %Hal & %Hseen & %Hah & %Htkc & %Hui & %Hridx &
        Hrel & Hfl & Hflr & Hpos & %Hpmh & #Hposm & %HhF &
        %Hwce & %Hwt & Hslot & Hord & #Hordm & Hnc & Hnp & Hnr & Hstage & Hheads & Hpend & Hdone)".
    iDestruct (ghost_var_agree with "Hnp Hpub") as %Hnpeq.
    iDestruct "Hstage" as (st) "[Hstage %Hstc]".
    iDestruct (ghost_var_agree with "Hstage Hstg") as %->.
    (* work in the invariant's own vocabulary from here: the publish count is
       the protocol's, so the cell index is too, and the projection lemmas
       below produce exactly that form. *)
    subst np.
    iDestruct (heads_res_at_window γ (v_cfg v) pr (dom dma) _ Hok
                 with "Hheads Hfrag") as %Hnotfull.
    assert (Hk8 : ((vp_np pr `mod` 8)%nat < 8)%nat)
      by (apply Nat.mod_upper_bound; lia).
    (* the cell's CURRENT bytes come out of the lease *)
    assert (Hringsub : ring_bytes (v_cfg v) (vp_ring pr) ⊆ dma).
    { etransitivity; [| exact Hctl ]. unfold vproto_ctl.
      etransitivity;
        [ apply (map_union_subseteq_r _ _
                   (idx_ring_bytes_disj (v_cfg v) (vp_np pr) (vp_ring pr)
                      (vpo_ring_idx _ _ _ Hok)))
        | apply map_union_subseteq_l ]. }
    pose proof (read_bytes_mono _ _ _ 2 _ Hringsub
                  (ring_bytes_read (v_cfg v) (vp_ring pr) (vp_np pr `mod` 8)%nat Hk8)) as Hcellread.
    assert (Hcellsub : range_map (ring_slot_pa (v_cfg v) (vp_np pr `mod` 8)%nat) 2
                         (nth_byte (vp_ring pr (vp_np pr `mod` 8)%nat)) ⊆ dma).
    { apply range_map_sub; [lia|]. intros j Hj.
      apply (read_bytes_spec dma (ring_slot_pa (v_cfg v) (vp_np pr `mod` 8)%nat) 2 _ Hcellread). lia. }
    assert (Hcelldom : dom (range_map (ring_slot_pa (v_cfg v) (vp_np pr `mod` 8)%nat) 2 (nth_byte h))
                       = dom (range_map (ring_slot_pa (v_cfg v) (vp_np pr `mod` 8)%nat) 2
                                (nth_byte (vp_ring pr (vp_np pr `mod` 8)%nat))))
      by (rewrite !range_map_dom; reflexivity).
    (* the invariant's HALF of the cell comes out of the control map *)
    assert (Hcellmap : range_map (ring_slot_pa (v_cfg v) (vp_np pr `mod` 8)%nat) 2
                         (nth_byte (vp_ring pr (vp_np pr `mod` 8)%nat))
                       ⊆ ring_bytes (v_cfg v) (vp_ring pr)).
    { apply range_map_sub; [lia|]. intros j Hj.
      apply (read_bytes_spec _ _ 2 _
               (ring_bytes_read (v_cfg v) (vp_ring pr) (vp_np pr `mod` 8)%nat
                  Hk8)).
      lia. }
    assert (HcellRd : range_map (ring_slot_pa (v_cfg v) (vp_np pr `mod` 8)%nat) 2
                        (nth_byte (vp_ring pr (vp_np pr `mod` 8)%nat))
                      ##ₘ ring_bytes (v_cfg v) (vp_ring pr)
                          ∖ range_map (ring_slot_pa (v_cfg v)
                                (vp_np pr `mod` 8)%nat) 2
                              (nth_byte (vp_ring pr (vp_np pr `mod` 8)%nat))).
    { apply map_disjoint_dom. rewrite dom_difference_L !range_map_dom.
      (* X ## Y ∖ X, by hand: set_solver here costs 60-90 s (goal-side
         list_to_set unfolding, optimization.md) *)
      apply elem_of_disjoint. intros x Hx Hy.
      apply elem_of_difference in Hy as [_ Hy]. exact (Hy Hx). }
    iEval (rewrite (half_map_ctl_split _ _ _ Hok)) in "Hhalf".
    iDestruct "Hhalf" as "[Hai [Hring Hpins]]".
    iEval (rewrite -(map_difference_union _ _ Hcellmap)
             (half_map_union _ _ HcellRd)) in "Hring".
    iDestruct "Hring" as "[Hcellh HringR]".
    iSplitR; [done|]. iSplitR; [iExact "Hcfg"|].
    iSplitR; [iPureIntro; exact Hal|].
    iSplitL "Hcellh";
      [ iExists (vp_ring pr (vp_np pr `mod` 8)%nat); iFrame "Hcellh" |].
    iIntros "Hcellh".
    (* the lease's pure map gains the stored bytes; ownership-wise nothing
       moves -- the cell sits inside the hole *)
    assert (Hcellhole : dom (range_map (ring_slot_pa (v_cfg v)
                               (vp_np pr `mod` 8)%nat) 2 (nth_byte h))
                        ⊆ lease_hole (v_cfg v) pr).
    { unfold lease_hole, lease_hole_pure. rewrite range_map_dom.
      intros x Hx. apply elem_of_union_l, elem_of_union_l.
      unfold vproto_ctl. rewrite !dom_union_L (ring_bytes_dom_eq (v_cfg v)).
      apply elem_of_union_l, elem_of_union_r.
      exact (pa_range_ring_cells (v_cfg v) (vp_np pr `mod` 8)%nat Hk8 x Hx). }
    iDestruct (dma_own_x_extend
                 (range_map (ring_slot_pa (v_cfg v) (vp_np pr `mod` 8)%nat) 2
                    (nth_byte h)) dma _ Hcellhole with "Hdma") as "Hdma".
    (* the protocol moves to the updated ring *)
    iMod (ghost_var_update_halves (Some h) with "Hstage Hstg") as "[Hstage Hstg]".
    iModIntro.
    (* split the DRIVER's tokens off first: both halves of the staged-head
       cell are in scope here, and framing before the split lets the
       invariant's own row swallow the one the caller is owed. *)
    iSplitR "Hpub Hstg Hfrag"; last first.
    { rewrite /disk_stage. iFrame "Hpub Hstg Hfrag". }
    iExists (vproto_ring_state pr h),
      (range_map (ring_slot_pa (v_cfg v) (vp_np pr `mod` 8)%nat) 2 (nth_byte h) ∪ dma),
      t0, t1, lw, F, hist, pm.
    rewrite (vp_spins_ring pr h) ?vprg_nc ?vprg_np ?vprg_pend ?vprg_done
            ?vprg_uix ?vprg_lo ?vprg_fl ?vprg_tk ?vprg_nr ?vprg_slots.
    assert (Hundom : dom (range_map (ring_slot_pa (v_cfg v) (vp_np pr `mod` 8)%nat) 2 (nth_byte h)
                            ∪ dma) = dom dma).
    { apply dom_union_sub. rewrite Hcelldom. apply subseteq_dom. exact Hcellsub. }
    (* THE NEW CONTROL MAP: index and pins as they were, ring cells with one
       byte pair replaced. *)
    assert (Hringnew : ring_bytes (v_cfg v) (vp_ring (vproto_ring_state pr h))
                       = range_map (ring_slot_pa (v_cfg v) (vp_np pr `mod` 8)%nat) 2 (nth_byte h)
                         ∪ ring_bytes (v_cfg v) (vp_ring pr)).
    { rewrite ?vprg_ring. apply map_eq. intro a.
      destruct (decide (a ∈ pa_range (ring_slot_pa (v_cfg v) (vp_np pr `mod` 8)%nat) 2))
        as [Hin|Hout].
      - apply pa_range_elim in Hin as (i & Hi & ->).
        change (N.to_nat 2) with 2%nat in Hi.
        rewrite (lookup_union_Some_l _ _ _ (nth_byte h i));
          [| apply range_map_lookup; lia ].
        assert (Hread : read_bytes (ring_bytes (v_cfg v)
                          (fun j => if bool_decide (j = (vp_np pr `mod` 8)%nat) then h
                                    else vp_ring pr j))
                          (ring_slot_pa (v_cfg v) (vp_np pr `mod` 8)%nat) 2 = Some h).
        { rewrite (ring_bytes_read (v_cfg v) _ (vp_np pr `mod` 8)%nat Hk8).
          by rewrite (bool_decide_eq_true_2 ((vp_np pr `mod` 8)%nat = (vp_np pr `mod` 8)%nat) eq_refl). }
        exact (read_bytes_spec _ _ _ _ Hread i ltac:(lia)).
      - rewrite (lookup_union_r _ _ _
                   (range_map_lookup_out _ 2 (nth_byte h) a Hout)).
        apply (ring_bytes_off (v_cfg v) _ _ (vp_np pr `mod` 8)%nat a Hk8); [| exact Hout ].
        intros j _ Hjk. by rewrite (bool_decide_eq_false_2 (j = (vp_np pr `mod` 8)%nat) Hjk). }
    (* the HOLE is unchanged: the ring cells' ADDRESSES are, and so are the
       done records *)
    assert (Hholeq : lease_hole (v_cfg v) (vproto_ring_state pr h)
                     = lease_hole (v_cfg v) pr).
    { unfold lease_hole, lease_hole_pure. rewrite ?vprg_uix ?vprg_done.
      f_equal. f_equal.
      rewrite (vproto_ring_ctl (v_cfg v) pr h) /vproto_ctl.
      rewrite !dom_union_L !(ring_bytes_dom_eq (v_cfg v)). reflexivity. }
    pose proof (vproto_ok_ring (v_cfg v) pr (dom dma) h Hok Hnotfull) as Hok2.
    assert (Hringnew' : ring_bytes (v_cfg v) (vp_ring (vproto_ring_state pr h))
                        = range_map (ring_slot_pa (v_cfg v)
                              (vp_np pr `mod` 8)%nat) 2 (nth_byte h)
                          ∪ ring_bytes (v_cfg v) (vp_ring pr)
                            ∖ range_map (ring_slot_pa (v_cfg v)
                                  (vp_np pr `mod` 8)%nat) 2
                                (nth_byte (vp_ring pr (vp_np pr `mod` 8)%nat))).
    { rewrite Hringnew -{1}(map_difference_union _ _ Hcellmap) map_union_assoc.
      f_equal. apply map_eq. intro a.
      destruct (range_map (ring_slot_pa (v_cfg v) (vp_np pr `mod` 8)%nat) 2
                  (nth_byte h) !! a) as [b|] eqn:Hh.
      - exact (lookup_union_Some_l _ _ _ _ Hh).
      - apply (proj2 (lookup_union_None _ _ _)). split; [exact Hh|].
        apply not_elem_of_dom. rewrite range_map_dom.
        apply not_elem_of_dom in Hh. rewrite range_map_dom in Hh. exact Hh. }
    assert (HcellRd' : range_map (ring_slot_pa (v_cfg v)
                           (vp_np pr `mod` 8)%nat) 2 (nth_byte h)
                       ##ₘ ring_bytes (v_cfg v) (vp_ring pr)
                           ∖ range_map (ring_slot_pa (v_cfg v)
                                 (vp_np pr `mod` 8)%nat) 2
                               (nth_byte (vp_ring pr (vp_np pr `mod` 8)%nat))).
    { apply map_disjoint_dom. rewrite dom_difference_L !range_map_dom.
      (* X ## Y ∖ X, by hand: set_solver here costs 60-90 s (goal-side
         list_to_set unfolding, optimization.md) *)
      apply elem_of_disjoint. intros x Hx Hy.
      apply elem_of_difference in Hy as [_ Hy]. exact (Hy Hx). }
    rewrite Hholeq.
    iAssert (half_map (vproto_ctl (v_cfg v) (vproto_ring_state pr h)))
      with "[Hai Hcellh HringR Hpins]" as "Hhalf".
    { rewrite (half_map_ctl_split _ _ _ Hok2) ?vprg_np ?vprg_pin.
      iFrame "Hpins". iSplitL "Hai"; [iExact "Hai"|].
      rewrite Hringnew' (half_map_union _ _ HcellRd').
      iFrame "Hcellh HringR". }
    (* the ring store changes only [vp_ring]; the slots -- hence the
       receipts -- are untouched *)
    (* built row by row, in the body's conjunct order: see [vp_give_back] *)
    iSplitR; [iExact "Hcfg"|].
    iSplitL "Hdma"; [iExact "Hdma"|].
    iSplitL "Hhalf"; [iExact "Hhalf"|].
    (* the cell's two bytes sit inside the ring region *)
    assert (Hcellring : pa_range (ring_slot_pa (v_cfg v) (vp_np pr `mod` 8)%nat) 2
                        ⊆ ring_cells_dom (v_cfg v))
      by (apply pa_range_ring_cells; exact Hk8).
    assert (Hidxsub : avail_idx_bytes (v_cfg v) (vp_np pr) ⊆ dma).
    { etransitivity; [| exact Hctl ]. unfold vproto_ctl.
      etransitivity; [ apply map_union_subseteq_l | apply map_union_subseteq_l ]. }
    assert (Hpinsub : pins_union (vp_pin pr) ⊆ dma)
      by (etransitivity;
          [ exact (pins_union_ctl (v_cfg v) pr (dom dma) Hok) | exact Hctl ]).
    iSplitR.
    { iPureIntro. rewrite (vproto_ring_ctl (v_cfg v) pr h) Hringnew.
      apply map_union_least.
      - apply map_union_least.
        + (* the index word is untouched and clear of the cell *)
          apply virtio_ctl_union; [| exact Hidxsub ].
          rewrite range_map_dom avail_idx_bytes_dom.
          apply (gset_disj_sub_l _ (ring_cells_dom (v_cfg v)));
            [ exact Hcellring | exact (vpo_ring_idx _ _ _ Hok) ].
        + (* the ring cells: the new pair in front of the lease's own *)
          apply map_union_mono_r. exact Hringsub.
      - (* the pins never overlap the ring region at all *)
        apply virtio_ctl_union; [| exact Hpinsub ].
        rewrite range_map_dom. apply gset_disj_sym.
        apply (gset_disj_sub_r _ _ (avail_idx_dom (v_cfg v)
                 ∪ ring_cells_dom (v_cfg v) ∪ used_page_pas (v_cfg v)));
          [ etransitivity;
              [ exact Hcellring
              | etransitivity;
                  [ apply (union_subseteq_r (avail_idx_dom (v_cfg v)))
                  | apply union_subseteq_l ] ]
          | exact (pins_union_off_standing (v_cfg v) pr (dom dma) Hok) ]. }
    iSplitR; [iPureIntro; rewrite Hundom; exact (vproto_ok_ring _ _ _ h Hok Hnotfull)|].
    iSplitR; [iPureIntro; exact Hal|].
    iSplitR; [iPureIntro; exact Hseen|].
    iSplitR; [iPureIntro; exact Hah|].
    iSplitR; [iPureIntro; exact Htkc|].
    iSplitR; [iPureIntro; exact Hui|].
    iSplitR.
    { iPureIntro. apply (read_bytes_transfer dma); [| exact Hridx].
      intros j Hj. assert (Hj2 : (j < 2)%nat) by lia.
      rewrite lookup_union_r; [reflexivity|].
      apply range_map_lookup_out. intro Hc.
      apply (pa_range_ring_cells (v_cfg v) (vp_np pr `mod` 8)%nat Hk8) in Hc.
      exact (proj1 (elem_of_disjoint _ _) (vpo_ring_used _ _ _ Hok)
               _ Hc (used_idx_in_page (v_cfg v) j Hj2)). }
    iSplitL "Hrel"; [iExact "Hrel"|].
    iSplitL "Hfl"; [iExact "Hfl"|].
    iSplitL "Hflr"; [iExact "Hflr"|].
    iSplitL "Hpos"; [iExact "Hpos"|].
    iSplitR; [iPureIntro; exact Hpmh|].
    iSplitR; [iExact "Hposm"|].
    iSplitR; [iPureIntro; exact HhF|].
    iSplitR; [iPureIntro; exact Hwce|].
    iSplitR; [iPureIntro; rewrite /vp_wt vprg_tk vprg_pend; exact Hwt|].
    iSplitL "Hslot"; [iExact "Hslot"|].
    iSplitL "Hord"; [iExact "Hord"|].
    iSplitR; [iExact "Hordm"|].
    iSplitL "Hnc"; [iExact "Hnc"|].
    iSplitL "Hnp"; [iExact "Hnp"|].
    iSplitL "Hnr"; [iExact "Hnr"|].
    (* ...the staged head now names the cell just written... *)
    iSplitL "Hstage".
    { iExists (Some h). iFrame "Hstage". iPureIntro.
      rewrite ?vprg_ring ?vprg_np.
      by rewrite (bool_decide_eq_true_2
                    ((vp_np pr `mod` 8)%nat = (vp_np pr `mod` 8)%nat) eq_refl). }
    iSplitL "Hheads"; [iExact "Hheads"|].
    (* ...and the completed records survive the two changed bytes, which lie
       in the ring region and so touch no used record and no slot. *)
    assert (Hframe : forall x : Arch.pa, x ∉ ring_cells_dom (v_cfg v) ->
              (range_map (ring_slot_pa (v_cfg v) (vp_np pr `mod` 8)%nat) 2 (nth_byte h) ∪ dma) !! x
              = dma !! x).
    { intros x Hx. rewrite lookup_union_r; [reflexivity|].
      apply range_map_lookup_out. intro Hc. exact (Hx (Hcellring _ Hc)). }
    (* ...and the pending slots' stage facts: the cell is neither on the
       used page nor any request's *)
    iPoseProof (pend_stage_frame γ (v_cfg v) pr (dom dma) dma
                  (range_map (ring_slot_pa (v_cfg v) (vp_np pr `mod` 8)%nat) 2 (nth_byte h) ∪ dma)
                  (v_cache v) Hok with "Hpend") as "Hpend".
    { intros x Hx. apply Hframe. intro Hc.
      exact (proj1 (elem_of_disjoint _ _) (vpo_ring_used _ _ _ Hok) _ Hc Hx). }
    { intros q slq pinq Hq Hpinq x Hx. apply Hframe. intro Hc.
      exact (proj1 (elem_of_disjoint _ _)
               (vpo_standing _ _ _ Hok q slq pinq (vproto_pend_slot pr _ _ Hq) Hpinq)
               x (slot_fp_wr slq pinq x Hx)
               (elem_of_union_l _ _ _ (elem_of_union_r _ _ _ Hc))). }
    iSplitL "Hpend"; [iExact "Hpend"|].
    assert (Hmono : forall q u x, vp_done pr !! q = Some x ->
              vp_uix pr !! q = Some u ->
              slot_done_res γ (v_cfg v) dma hist u x
              ⊢ slot_done_res γ (v_cfg v)
                  (range_map (ring_slot_pa (v_cfg v) (vp_np pr `mod` 8)%nat) 2 (nth_byte h) ∪ dma)
                  hist u x).
    { intros q u x Hq Hu. apply bi.wand_entails.
      pose proof (vproto_done_slot (v_cfg v) pr (dom dma) q x Hok Hq) as Hks.
      assert (Hkpin : exists pinq, vp_pin pr !! q = Some pinq).
      { apply elem_of_dom. rewrite (vproto_slot_dom (v_cfg v) pr (dom dma) Hok).
        apply elem_of_dom. exists x. exact Hks. }
      destruct Hkpin as [pinq Hpinq].
      pose proof (vpo_standing _ _ _ Hok q x pinq Hks Hpinq) as Hstq.
      apply slot_done_res_mono; [| reflexivity].
      intros a Ha. apply Hframe. intro Hc.
      unfold slot_done_dom in Ha. apply elem_of_union in Ha as [Ha | Ha].
      - exact (proj1 (elem_of_disjoint _ _) Hstq a
                 (slot_fp_wr x pinq a Ha)
                 (elem_of_union_l _ _ _ (elem_of_union_r _ _ _ Hc))).
      - exact (proj1 (elem_of_disjoint _ _) (vpo_ring_used _ _ _ Hok) _ Hc
                 (elem_dom_in_page (v_cfg v) u a Ha)). }
    iApply (big_sepM_mono
              (fun q x => ∃ u : nat, ⌜vp_uix pr !! q = Some u⌝ ∗
                            slot_done_res γ (v_cfg v) dma hist u x)%I
              (fun q x => ∃ u : nat, ⌜vp_uix pr !! q = Some u⌝ ∗
                            slot_done_res γ (v_cfg v)
                              (range_map (ring_slot_pa (v_cfg v) (vp_np pr `mod` 8)%nat) 2
                                 (nth_byte h) ∪ dma) hist u x)%I).
    { intros q x Hq. iIntros "H". iDestruct "H" as (u) "[%Hu Hr]".
      iExists u. iSplitR; [by iPureIntro|].
      iApply (Hmono q u x Hq Hu). iExact "Hr". }
    iExact "Hdone".
  Qed.

  (* ==================================================================== *)
  (* driver operation 2: PUBLISH (rw's avail-idx sh, np -> np+1)          *)
  (* ==================================================================== *)

  (* The publisher supplies: the new slot's pin (as owned bytes -- their
     disjointness from the lease is by ownership), the writable footprint
     (status byte + a read request's buffer, any contents), and the disk
     fragments for the sector range.  The accessor exposes the index bytes;
     the close-wand takes them back UPDATED (the sh wrote wrap16 (S np)) and
     performs the protocol transition, minting the receipt. *)
  Lemma virtio_proto_publish_acc (γ : disk_names) (v : virtio_state)
      (np : nat) (sl : vslot) (dc : dclaim) (pin wrb : gmap Arch.pa (bv 8)) :
    slot_pin_ok (v_cfg v) np sl pin ->
    (* the receipt below is THIS chain's, at THIS position *)
    dc_slot dc = sl -> dc_pos dc = np -> dc_pin dc = pin ->
    dom wrb = slot_wr sl ->
    slot_wr sl ## dom pin ->
    virtio_proto γ v -∗ disk_pub γ np -∗
    (* THE RING STORE ALREADY HAPPENED.  Spent here: after the bump the cell
       this names is an OLDER position's, so the invariant goes back to
       holding nothing staged. *)
    disk_stage γ (Some (vs_hd sl)) -∗
    (* THE RECEIPT for this chain's head, still INACTIVE -- the allocator
       handed it over with the slot and nothing has published it since. *)
    (Z.to_nat (bv_unsigned (vr_head (vs_req sl)))) ↪[dn_head γ] HInactive -∗
    (* THE CLAIM'S ROW in the vdisk_lock's map, inserted by the publisher
       under the lock ([DiskInv.disk_res]); it goes into the receipt with
       the cells, and comes back out with the chain. *)
    np ↪[dn_claim γ] dc -∗
    (* THE ROW DESIGN: the two driver-side cells ([disk.info[id].b] and
       [b->disk = 1]) stay in the vdisk-lock payload, as the claim row this
       position's [dn_claim] insertion seats ([DiskInv.claim_cells]). *)
    pin_offer pin -∗ phys_map wrb -∗
    (* NOTHING HAS DRAINED YET: a freshly published request owes its whole
       write, which is exactly the root of the sequential permit and exactly
       what [PermInv.perm_deposit_kq] hands the enqueuer back. *)
    slot_pend_res γ (vs_all sl) sl -∗
    ⌜virtio_live (v_cfg v) = true⌝ ∗
    disk_cfg γ (v_cfg v) ∗
    (* A6.124: the lease's half of the word goes out; the publisher joins it
       with its own half, stores through the full cell, and hands the
       lease's half back at the new count *)
    avail_lease_half (v_cfg v) np ∗
    (avail_lease_half (v_cfg v) (S np) ==∗
       virtio_proto γ v ∗ disk_pub γ (S np) ∗
       disk_stage γ None ∗
       (* the pin's stamped halves: the publisher's receipt-side share *)
       pin_back pin ∗
       (* THE RECEIPT GOES ACTIVE.  The [dn_slot] fragment the publish mints
          does NOT come back to the caller: it goes into the receipt, and the
          interrupt handler takes it from there to retire the slot.  What the
          caller keeps is this token, which it holds across [sleep()]. *)
       (Z.to_nat (bv_unsigned (vr_head (vs_req sl)))) ↪[dn_head γ] HActive dc).
  Proof using .
    intros Hslotok Hdcsl Hdcpos Hdcpin Hwrbdom Hwrpin.
    iIntros "Hp Hpub Hstg Hfrag Hclaim Hpin Hwrb Hpres".
    rewrite {1}/virtio_proto /disk_pub.
    destruct (virtio_live (v_cfg v)) eqn:Hlive; last first.
    { iDestruct "Hp" as "(Hcfg & _ & _ & _ & _ & _ & _ & Hslot & Hord & Hnc & Hnp & Hnr & Hstage & Hheads)".
      iDestruct (ghost_var_valid_2 with "Hnp Hpub") as %[Hq _].
      exfalso. exact (Qp.not_add_le_l 1 (1/2)%Qp Hq). }
    iDestruct "Hp" as (pr dma t0 t1 lw F hist pm)
      "(#Hcfg & Hdma & Hhalf & %Hctl & %Hok & %Hal & %Hseen & %Hah & %Htkc & %Hui & %Hridx &
        Hrel & Hfl & Hflr & Hpos & %Hpmh & #Hposm & %HhF &
        %Hwce & %Hwt & Hslot & Hord & #Hordm & Hnc & Hnp & Hnr & Hstage & Hheads & Hpend & Hdone)".
    iDestruct (ghost_var_agree with "Hnp Hpub") as %Hnpeq.
    (* the caller's own receipt, read against the invariant's authority
       while both are in hand -- the observation is pure, so the fragment
       survives to be handed back *)
    iDestruct "Hheads" as (hs) "(%Hhdom & %Hhcoup & Hhauth & Hhbig)".
    iDestruct (ghost_map_lookup with "Hhauth Hfrag") as %Hlk.
    (* THE STAGED HEAD, cashed in: the coupling row says the cell position
       [np] is about to use already names this chain. *)
    iDestruct "Hstage" as (st) "[Hstage %Hstc]".
    iDestruct (ghost_var_agree with "Hstage Hstg") as %->.
    (* ...and the window bound: this head is a ninth descriptor otherwise *)
    pose proof (heads_window_pure (v_cfg v) pr (dom dma) hs _ Hok Hhdom Hhcoup Hlk)
      as Hnotfull.
    iAssert (⌜dom pin ## dom dma⌝)%I as %Hpind.
    { iAssert ([∗ map] a ↦ b ∈ pin,
                 pointsto (L := Arch.pa) (V := bv 8) a (DfracOwn 1) b)%I
        with "[Hpin]" as "Hpp".
      { rewrite /pin_offer. iApply (big_sepM_impl with "Hpin").
        iIntros "!>" (a b _) "H". iApply pin_offer_full. iExact "H". }
      iApply (lease_disj_full with "Hdma Hhalf Hrel Hdone Hpp"). }
    iAssert (⌜dom wrb ## dom dma⌝)%I as %Hwrbd0.
    { iAssert ([∗ map] a ↦ b ∈ wrb,
                 pointsto (L := Arch.pa) (V := bv 8) a (DfracOwn 1) b)%I
        with "[Hwrb]" as "Hpp".
      { rewrite /phys_map. iApply (big_sepM_impl with "Hwrb").
        iIntros "!>" (a b _) "H".
        iDestruct (phys_ledger_forget with "H") as "H".
        rewrite /phys_pointsto. iDestruct "H" as "[$ _]". }
      iApply (lease_disj_full with "Hdma Hhalf Hrel Hdone Hpp"). }
    assert (Hwrbd : slot_wr sl ## dom dma) by (rewrite -Hwrbdom; exact Hwrbd0).
    iDestruct (pin_offer_full_disj with "Hwrb Hpin") as %Hpw.
    (* the window of the lease we hand out *)
    pose proof (vproto_ctl_idx (v_cfg v) pr (dom dma) Hok) as Hidx0.
    rewrite Hnpeq in Hidx0.
    pose proof (read_bytes_mono _ _ _ _ _ Hctl Hidx0) as Hread.
    assert (Hmmsub : range_map (avail_idx_pa (v_cfg v)) 2 (nth_byte (wrap16 np))
                       ⊆ dma).
    { apply range_map_sub; [lia|]. intros j Hj.
      apply (read_bytes_spec dma (avail_idx_pa (v_cfg v)) 2 (wrap16 np) Hread).
      lia. }
    assert (Hdomeq : dom (range_map (avail_idx_pa (v_cfg v)) 2
                            (nth_byte (wrap16 (S np))))
                     = dom (range_map (avail_idx_pa (v_cfg v)) 2
                              (nth_byte (wrap16 np))))
      by (rewrite !range_map_dom; reflexivity).
    assert (HdomMMS : dom (range_map (avail_idx_pa (v_cfg v)) 2
                             (nth_byte (wrap16 (S np)))) = avail_idx_dom (v_cfg v))
      by (rewrite range_map_dom; reflexivity).
    assert (HMMSdma : dom (range_map (avail_idx_pa (v_cfg v)) 2
                             (nth_byte (wrap16 (S np)))) ⊆ dom dma)
      by (rewrite Hdomeq; apply subseteq_dom; exact Hmmsub).
    (* A6.124: the lease's HALF of the index word goes out *)
    iEval (rewrite (half_map_ctl_split _ _ _ Hok)) in "Hhalf".
    iDestruct "Hhalf" as "[Hai [Hring Hpins]]".
    iEval (rewrite Hnpeq) in "Hai".
    iSplitR; [done|]. iSplitR; [iExact "Hcfg"|].
    iFrame "Hai". iIntros "Hai".
    (* the enlarged lease's domain *)
    assert (Hun_dom : dom (range_map (avail_idx_pa (v_cfg v)) 2
                             (nth_byte (wrap16 (S np))) ∪ dma) = dom dma)
      by (apply dom_union_sub; exact HMMSdma).
    (* the pure protocol surgery *)
    assert (Hslotok' : slot_pin_ok (v_cfg v) (vp_np pr) sl pin)
      by (rewrite Hnpeq; exact Hslotok).
    assert (Hfpd : slot_fp sl pin ## dom dma).
    { unfold slot_fp. apply gset_disj_union_l; [exact Hpind | exact Hwrbd]. }
    pose proof (vproto_ok_publish (v_cfg v) pr (dom dma) sl pin
                  Hok Hslotok' Hwrpin Hfpd Hstc Hnotfull) as Hok'.
    pose proof (vproto_publish_ctl (v_cfg v) pr (dom dma) sl pin Hok Hfpd) as Hctl'.
    rewrite Hnpeq in Hctl'.
    pose proof (pins_union_ctl (v_cfg v) pr (dom dma) Hok) as Hpuctl.
    assert (Hpudma : pins_union (vp_pin pr) ⊆ dma)
      by (etransitivity; [exact Hpuctl | exact Hctl]).
    assert (Hpudom : dom (pins_union (vp_pin pr)) ⊆ dom dma)
      by (apply subseteq_dom; exact Hpudma).
    (* A6.126 §6: the hole is the ctl set (grown by the pin), the index word
       and the done slots -- the last two untouched by a publish *)
    assert (HctlD : dom (vproto_ctl (v_cfg v) pr)
                    = avail_idx_dom (v_cfg v) ∪ ring_cells_dom (v_cfg v)
                      ∪ dom (pins_union (vp_pin pr))).
    { unfold vproto_ctl. rewrite !dom_union_L avail_idx_bytes_dom
        (ring_bytes_dom_eq (v_cfg v)). reflexivity. }
    assert (HctlD' : dom (vproto_ctl (v_cfg v) (vproto_publish_state pr sl pin))
                     = avail_idx_dom (v_cfg v) ∪ ring_cells_dom (v_cfg v)
                       ∪ (dom pin ∪ dom (pins_union (vp_pin pr)))).
    { rewrite Hctl' !dom_union_L avail_idx_bytes_dom
        (ring_bytes_dom_eq (v_cfg v)). reflexivity. }
    assert (Hhole' : lease_hole (v_cfg v) (vproto_publish_state pr sl pin)
                     = lease_hole (v_cfg v) pr ∪ dom pin).
    { unfold lease_hole, lease_hole_pure.
      assert (Hzz : map_zip (vp_uix (vproto_publish_state pr sl pin))
                            (vp_done (vproto_publish_state pr sl pin))
                    = map_zip (vp_uix pr) (vp_done pr)) by reflexivity.
      rewrite Hzz HctlD' HctlD. apply union_shuffle_pub. }
    assert (HholeSub : lease_hole (v_cfg v) pr ⊆ dom dma)
      by exact (lease_hole_sub (v_cfg v) pr (dom dma) Hok).
    assert (Hd2' : wrb ##ₘ filter (fun p : Arch.pa * bv 8 =>
                                    p.1 ∉ lease_hole (v_cfg v) pr) dma).
    { apply map_disjoint_dom. rewrite dom_filter_notin Hwrbdom.
      apply (gset_disj_sub_r _ _ (dom dma)); [| exact Hwrbd].
      intros x Hx. apply elem_of_difference in Hx as [Hx _]. exact Hx. }
    iAssert (dma_own_x (pin ∪ (wrb ∪ (range_map (avail_idx_pa (v_cfg v)) 2
                             (nth_byte (wrap16 (S np))) ∪ dma)))
               (lease_hole (v_cfg v) (vproto_publish_state pr sl pin)))
      with "[Hwrb Hdma]" as "Hdma".
    { rewrite /dma_own_x Hhole'.
      assert (Hs1 : dom pin ⊆ lease_hole (v_cfg v) pr ∪ dom pin)
        by apply union_subseteq_r.
      assert (Hs2 : dom wrb ## lease_hole (v_cfg v) pr ∪ dom pin).
      { rewrite Hwrbdom. apply gset_disj_union_r.
        - apply (gset_disj_sub_r _ _ (dom dma)); [exact HholeSub | exact Hwrbd].
        - apply gset_disj_sym; rewrite -Hwrbdom; exact Hpw. }
      assert (Hs3 : dom (range_map (avail_idx_pa (v_cfg v)) 2
                           (nth_byte (wrap16 (S np))))
                    ⊆ lease_hole (v_cfg v) pr ∪ dom pin).
      { etransitivity; [| apply union_subseteq_l].
        unfold lease_hole, lease_hole_pure. rewrite HctlD HdomMMS.
        intros x Hx.
        apply elem_of_union_l, elem_of_union_l, elem_of_union_l,
              elem_of_union_l. exact Hx. }
      rewrite (map_filter_union_in pin _ _ Hs1).
      rewrite (map_filter_union_notin wrb _ _ Hs2).
      rewrite (map_filter_union_in _ _ _ Hs3).
      rewrite (map_filter_hole_ext dma (lease_hole (v_cfg v) pr ∪ dom pin)
                 (lease_hole (v_cfg v) pr)).
      2:{ intros a Ha. split.
          - intro H. apply elem_of_union in H as [H|H]; [exact H|].
            exfalso. exact (proj1 (elem_of_disjoint _ _) Hpind a H Ha).
          - intro H. apply elem_of_union_l. exact H. }
      rewrite /dma_own.
      rewrite (big_sepM_union (fun a b => phys_ledger a (DfracOwn 1) b) _ _ Hd2').
      iFrame "Hwrb Hdma". }
    (* the pin splits: the ledger halves join the control set, the stamped
       halves go back to the publisher *)
    iDestruct (pin_offer_split with "Hpin") as "[Hpinh Hpinb]".
    assert (HdPP : pin ##ₘ pins_union (vp_pin pr)).
    { apply map_disjoint_dom.
      apply (gset_disj_sub_r _ _ (dom dma)); [exact Hpudom | exact Hpind]. }
    assert (HdAR : avail_idx_bytes (v_cfg v) (S np)
                   ##ₘ ring_bytes (v_cfg v) (vp_ring pr))
      by exact (idx_ring_bytes_disj (v_cfg v) (S np) (vp_ring pr)
                  (ring_cells_idx_disj (v_cfg v))).
    assert (HavD : avail_idx_dom (v_cfg v) ⊆ dom dma)
      by (rewrite -HdomMMS; exact HMMSdma).
    assert (HdOuter : avail_idx_bytes (v_cfg v) (S np)
                        ∪ ring_bytes (v_cfg v) (vp_ring pr)
                      ##ₘ (pin ∪ pins_union (vp_pin pr))).
    { apply map_disjoint_dom.
      rewrite !dom_union_L avail_idx_bytes_dom (ring_bytes_dom_eq (v_cfg v)).
      apply gset_disj_union_r.
      - apply gset_disj_sym.
        apply (gset_disj_sub_r _ _ (dom dma)); [| exact Hpind].
        apply union_least; [exact HavD |].
        rewrite -(ring_bytes_dom_eq (v_cfg v) (vp_ring pr)).
        apply subseteq_dom.
        etransitivity; [| exact Hctl ]. unfold vproto_ctl.
        etransitivity;
          [ apply (map_union_subseteq_r _ _
                     (idx_ring_bytes_disj (v_cfg v) (vp_np pr) (vp_ring pr)
                        (vpo_ring_idx _ _ _ Hok)))
          | apply map_union_subseteq_l ].
      - apply gset_disj_sym.
        apply (gset_disj_sub_r _ _ (avail_idx_dom (v_cfg v)
                 ∪ ring_cells_dom (v_cfg v) ∪ used_page_pas (v_cfg v)));
          [ apply union_subseteq_l
          | exact (pins_union_off_standing (v_cfg v) pr (dom dma) Hok) ]. }
    iAssert (half_map (vproto_ctl (v_cfg v) (vproto_publish_state pr sl pin)))
      with "[Hai Hring Hpins Hpinh]" as "Hhalf".
    { rewrite Hctl' (half_map_union _ _ HdOuter) (half_map_union _ _ HdAR)
              (half_map_union _ _ HdPP) -avail_lease_half_eq.
      iFrame "Hai Hring Hpinh Hpins". }
    (* the framing fact: everything old and outside the index field is intact *)
    assert (Hframe : forall x : Arch.pa, x ∈ dom dma ->
              x ∉ avail_idx_dom (v_cfg v) ->
              (pin ∪ (wrb ∪ (range_map (avail_idx_pa (v_cfg v)) 2
                 (nth_byte (wrap16 (S np))) ∪ dma))) !! x = dma !! x).
    { intros x Hx Hnx.
      rewrite lookup_union_r.
      2:{ apply not_elem_of_dom. intro Hc.
          exact (proj1 (elem_of_disjoint _ _) Hpind x Hc Hx). }
      rewrite lookup_union_r.
      2:{ apply not_elem_of_dom. intro Hc. rewrite Hwrbdom in Hc.
          exact (proj1 (elem_of_disjoint _ _) Hwrbd x Hc Hx). }
      rewrite lookup_union_r; [reflexivity|].
      apply not_elem_of_dom. rewrite HdomMMS. exact Hnx. }
    (* ghost moves *)
    assert (Hslnone : vp_slots pr !! vp_np pr = None).
    { apply not_elem_of_dom. unfold vp_slots. rewrite dom_union_L. intro Hc.
      apply elem_of_union in Hc as [Hc|Hc].
      - destruct (proj1 (vpo_pend_dom _ _ _ Hok (vp_np pr)) Hc) as [Hlt _]. lia.
      - pose proof (vpo_srv_np _ _ _ Hok _ (vpo_done_lt _ _ _ Hok _ Hc)). lia. }
    assert (Hpendnone : vp_pend pr !! vp_np pr = None).
    { destruct (vp_pend pr !! vp_np pr) as [x|] eqn:Hc; [| reflexivity ].
      rewrite (vproto_pend_slot pr _ _ Hc) in Hslnone. discriminate. }
    iMod (ghost_map_insert (vp_np pr) (sl, pin) with "Hslot") as "[Hslot Hrec]";
      [ exact (vp_spins_none pr (vp_np pr) Hslnone) |].
    iMod (ghost_var_update_halves (S np) with "Hnp Hpub") as "[Hnp Hpub]".
    (* THE STAGE GOES BACK TO EMPTY.  It has to: the coupling row speaks about
       the cell at [vp_np], and that is a different cell after the bump. *)
    iMod (ghost_var_update_halves (None : option (bv 16)) with "Hstage Hstg")
      as "[Hstage Hstg]".
    (* the caller's receipt goes ACTIVE *)
    iMod (ghost_map_update (HActive dc) with "Hhauth Hfrag") as "[Hhauth Hfrag]".
    (* rebuild *)
    iModIntro. rewrite /disk_stage.
    iFrame "Hpub Hstg Hpinb Hfrag".
    rewrite /virtio_proto Hlive.
    iExists (vproto_publish_state pr sl pin),
      (pin ∪ (wrb ∪ (range_map (avail_idx_pa (v_cfg v)) 2
         (nth_byte (wrap16 (S np))) ∪ dma))),
      t0, t1, lw, F, hist, pm.
    rewrite (vp_spins_publish pr sl pin) vpp_nc vpp_np vpp_pend vpp_done Hnpeq.
    (* built row by row, in the body's conjunct order: see [vp_give_back] *)
    iSplitR; [iExact "Hcfg"|].
    iSplitL "Hdma"; [iExact "Hdma"|].
    iSplitL "Hhalf"; [iExact "Hhalf"|].
    iSplitR.
    (* the ring cells are the lease's and this publish does not touch them *)
    assert (Hringsub : ring_bytes (v_cfg v) (vp_ring pr) ⊆ dma).
    { etransitivity; [| exact Hctl ]. unfold vproto_ctl.
      etransitivity;
        [ apply (map_union_subseteq_r _ _
                   (idx_ring_bytes_disj (v_cfg v) (vp_np pr) (vp_ring pr)
                      (vpo_ring_idx _ _ _ Hok)))
        | apply map_union_subseteq_l ]. }
    assert (Hringdom : dom (ring_bytes (v_cfg v) (vp_ring pr)) ⊆ dom dma)
      by (apply subseteq_dom; exact Hringsub).
    { iPureIntro. rewrite Hctl'. apply map_union_least.
      - apply map_union_least.
        + rewrite (avail_idx_bytes_range (v_cfg v) (S np)).
          apply virtio_ctl_union.
          { apply gset_disj_sym. rewrite HdomMMS. apply gset_disj_sym.
            apply (gset_disj_sub_r _ _ (dom dma)); [| exact Hpind ].
            rewrite HdomMMS in HMMSdma. exact HMMSdma. }
          apply virtio_ctl_union.
          { apply gset_disj_sym. rewrite HdomMMS. apply gset_disj_sym.
            rewrite Hwrbdom.
            apply (gset_disj_sub_r _ _ (dom dma)); [| exact Hwrbd ].
            rewrite HdomMMS in HMMSdma. exact HMMSdma. }
          apply map_union_subseteq_l.
        + (* ...and they were already in the lease, clear of the pin, of the
             writable footprint, and of the index word *)
          apply virtio_ctl_union.
          { apply gset_disj_sym.
            apply (gset_disj_sub_l _ (dom dma)); [ exact Hringdom |].
            apply gset_disj_sym. exact Hpind. }
          apply virtio_ctl_union.
          { apply gset_disj_sym. rewrite Hwrbdom.
            apply (gset_disj_sub_l _ (dom dma)); [ exact Hringdom |].
            apply gset_disj_sym. exact Hwrbd. }
          apply virtio_ctl_union.
          { rewrite HdomMMS (ring_bytes_dom_eq (v_cfg v) (vp_ring pr)).
            apply gset_disj_sym. exact (vpo_ring_idx _ _ _ Hok). }
          exact Hringsub.
      - apply map_union_least; [ apply map_union_subseteq_l |].
        apply virtio_ctl_union.
        { apply gset_disj_sym.
          apply (gset_disj_sub_l _ (dom dma)); [ exact Hpudom |].
          apply gset_disj_sym. exact Hpind. }
        apply virtio_ctl_union.
        { apply gset_disj_sym. rewrite Hwrbdom.
          apply (gset_disj_sub_l _ (dom dma)); [ exact Hpudom |].
          apply gset_disj_sym. exact Hwrbd. }
        apply virtio_ctl_union.
        { rewrite HdomMMS. apply gset_disj_sym.
          apply (gset_disj_sub_r _ _ (avail_idx_dom (v_cfg v)
                   ∪ ring_cells_dom (v_cfg v) ∪ used_page_pas (v_cfg v)));
            [ etransitivity;
                [ apply (union_subseteq_l (avail_idx_dom (v_cfg v))
                           (ring_cells_dom (v_cfg v)))
                | apply union_subseteq_l ]
            | exact (pins_union_off_standing (v_cfg v) pr (dom dma) Hok) ]. }
        exact Hpudma. }
    iSplitR.
    { iPureIntro.
      assert (Hdd : dom (pin ∪ (wrb ∪ (range_map (avail_idx_pa (v_cfg v)) 2
                      (nth_byte (wrap16 (S np))) ∪ dma)))
                    = dom dma ∪ slot_fp sl pin).
      { rewrite dom_union_L dom_union_L Hun_dom Hwrbdom. unfold slot_fp.
        apply gset_union_comm3. }
      rewrite Hdd. exact Hok'. }
    iSplitR; [iPureIntro; exact Hal|].
    iSplitR; [iPureIntro; exact Hseen|].
    iSplitR; [iPureIntro; exact Hah|].
    (* THE LATCH SURVIVES THE PUBLISH: a latched position is pending, hence
       below [np], so the fresh slot's insert does not disturb its slot. *)
    iSplitR.
    { iPureIntro. rewrite vpp_tk.
      destruct (vp_tk pr) as [q|] eqn:Htq; [| exact Htkc ].
      destruct Htkc as (slq & Hslq & Htv). exists slq. split; [| exact Htv ].
      rewrite lookup_insert_ne; [exact Hslq|].
      (* the latched position is PENDING, and [np] is not *)
      intro Hc. congruence. }
    iSplitR; [iPureIntro; exact Hui|].
    iSplitR.
    { iPureIntro. apply (read_bytes_transfer dma); [| exact Hridx].
      intros j Hj. assert (Hj2 : (j < 2)%nat) by lia.
      apply Hframe.
      - apply (vpo_used_D _ _ _ Hok). exact (used_idx_in_page (v_cfg v) j Hj2).
      - intro Hc. exact (proj1 (elem_of_disjoint _ _) (vpo_idx_used _ _ _ Hok)
                           _ Hc (used_idx_in_page (v_cfg v) j Hj2)). }
    iSplitL "Hrel"; [iExact "Hrel"|].
    iSplitL "Hfl"; [iExact "Hfl"|].
    iSplitL "Hflr"; [iExact "Hflr"|].
    iSplitL "Hpos"; [iExact "Hpos"|].
    iSplitR; [iPureIntro; exact Hpmh|].
    iSplitR; [iExact "Hposm"|].
    iSplitR; [iPureIntro; exact HhF|].
    iSplitR; [iPureIntro; exact Hwce|].
    (* THE WRITETHROUGH ROW, one publish later.  If the queue was IDLE the
       new slot becomes the head, and the row's "no head" branch already said
       the cache is empty and untaken -- so the fresh slot inherits an empty
       cache, which is what puts its permit at the ROOT.  If the queue was
       busy the head is unchanged and so is the row. *)
    assert (Hwt' : vp_wt (vproto_publish_state pr sl pin) (v_cache v)).
    { rewrite /vp_wt vpp_tk vpp_pend. rewrite /vp_wt in Hwt.
      destruct (vp_tk pr) as [q|] eqn:Htq; [| exact Hwt ].
      destruct Hwt as (slq & Hslq & Hsubq).
      exists slq. split; [| exact Hsubq ].
      rewrite lookup_insert_ne; [exact Hslq|].
      intro Hc. subst q. rewrite Hslq in Hpendnone. discriminate. }
    iSplitR; [iPureIntro; exact Hwt'|].
    iSplitL "Hslot"; [iExact "Hslot"|].
    iSplitL "Hord"; [iExact "Hord"|].
    iSplitR; [iExact "Hordm"|].
    iSplitL "Hnc"; [iExact "Hnc"|].
    iSplitL "Hnp"; [iExact "Hnp"|].
    iSplitL "Hnr"; [iExact "Hnr"|].
    (* nothing is staged once the bump has landed *)
    iSplitL "Hstage"; [by iExists None; iFrame "Hstage"|].
    (* THE RECEIPTS: this store is the handover, so the entry flips INACTIVE
       -> ACTIVE here.  The coupling also gains a slot to cover, and the
       caller's own receipt is what covers it. *)
    iSplitL "Hhauth Hhbig Hrec Hclaim".
    { rewrite /heads_res_at.
      set (i := Z.to_nat (bv_unsigned (vr_head (vs_req sl)))).
      iDestruct (big_sepM_delete _ hs i HInactive Hlk with "Hhbig")
        as "[_ Hrest]".
      iExists (<[ i := HActive dc ]> hs). iFrame "Hhauth".
      iSplitR; [iPureIntro; rewrite dom_insert_L Hhdom;
                apply subseteq_union_1_L, singleton_subseteq_l;
                rewrite -Hhdom; apply elem_of_dom; by exists HInactive|].
      iSplitR.
      { (* the rebuild's own rewrite already put [vp_spins] in insert form *)
        iPureIntro. intros q sl' pin' Hq.
        apply lookup_insert_Some in Hq as [[<- Heqx]|[_ Hq]].
        - injection Heqx as <- <-. exists dc.
          subst i. rewrite Hdcsl lookup_insert_eq.
          split_and!; [reflexivity | reflexivity | exact Hdcpin | exact Hdcpos].
        - (* an OLDER live request cannot have this head: the coupling would
             put its entry ACTIVE, and it was INACTIVE *)
          destruct (Hhcoup q sl' pin' Hq) as (w & Hw & Hws).
          destruct (decide (Z.to_nat (bv_unsigned (vr_head (vs_req sl'))) = i))
            as [Heq|Hne].
          + exfalso. subst i. rewrite Heq Hlk in Hw. discriminate.
          + exists w. rewrite lookup_insert_ne; [| exact (not_eq_sym Hne) ].
            by split. }
      rewrite (big_sepM_delete _ (<[ i := HActive dc ]> hs) i (HActive dc));
        [| apply lookup_insert_eq ].
      iSplitL "Hrec Hclaim".
      { rewrite /head_res.
        iSplitR; [iPureIntro; subst i; by rewrite Hdcsl|].
        iEval (rewrite -Hdcpos) in "Hclaim". iFrame "Hclaim".
        iLeft. rewrite /disk_receipt Hdcpos Hdcsl Hdcpin. iExact "Hrec". }
      rewrite delete_insert_eq. iExact "Hrest". }
    (* the pending map gains [np]; the done records survive *)
    rewrite Hnpeq in Hpendnone.
    rewrite (big_sepM_insert _ (vp_pend pr) np sl Hpendnone).
    assert (Hnptd :
      pend_todo (vproto_publish_state pr sl pin) (v_cache v) np sl
      = vs_all sl).
    { rewrite /pend_todo vpp_tk.
      destruct (bool_decide (vp_tk pr = Some np)) eqn:Hb; [|reflexivity].
      exfalso. apply bool_decide_eq_true in Hb.
      pose proof (vpo_tk _ _ _ Hok np Hb) as Hin.
      apply elem_of_dom in Hin as [x Hx].
      rewrite Hx in Hpendnone. discriminate. }
    (* THE FRESH SLOT HAS NO PHASE -- its head is fresh, so it is not in
       flight -- and hence no stage facts yet; every older slot's stage facts
       survive the lease growing around them *)
    assert (Hnewfl : vp_fl pr !! vs_hd sl = None).
    { apply not_elem_of_dom. intro Hin.
      destruct (proj1 (vpo_fl_slots _ _ _ Hok _) Hin) as (q & slq & _ & Hsq & Hhd).
      exact (vproto_hd_fresh (v_cfg v) pr (dom dma) sl pin Hok Hslotok' Hfpd q slq
               (vproto_pend_slot pr _ _ Hsq) Hhd). }
    iPoseProof (pend_stage_frame γ (v_cfg v) pr (dom dma) dma
                  (pin ∪ (wrb ∪ (range_map (avail_idx_pa (v_cfg v)) 2
                     (nth_byte (wrap16 (S np))) ∪ dma)))
                  (v_cache v) Hok with "Hpend") as "Hpend".
    { intros x Hx. apply Hframe.
      - apply (vpo_used_D _ _ _ Hok). exact Hx.
      - intro Hc. exact (proj1 (elem_of_disjoint _ _) (vpo_idx_used _ _ _ Hok) _ Hc Hx). }
    { intros q slq pinq Hq Hpinq x Hx.
      pose proof (vproto_pend_slot pr _ _ Hq) as Hqs.
      apply Hframe.
      - exact (vpo_fp_D _ _ _ Hok q slq pinq Hqs Hpinq x (slot_fp_wr slq pinq x Hx)).
      - intro Hc. exact (proj1 (elem_of_disjoint _ _)
                           (vpo_standing _ _ _ Hok q slq pinq Hqs Hpinq)
                           x (slot_fp_wr slq pinq x Hx)
                           (elem_of_union_l _ _ _ (elem_of_union_l _ _ _ Hc))). }
    assert (Hpmono : forall k x, vp_pend pr !! k = Some x ->
              (⌜slot_stage_ok (v_cfg v)
                  (pin ∪ (wrb ∪ (range_map (avail_idx_pa (v_cfg v)) 2
                     (nth_byte (wrap16 (S np))) ∪ dma)))
                  (vp_nc pr) (vp_fl pr !! vs_hd x) x⌝ ∗
               slot_pend_res γ (pend_todo pr (v_cache v) k x) x)
              ⊢ (⌜slot_stage_ok (v_cfg v)
                    (pin ∪ (wrb ∪ (range_map (avail_idx_pa (v_cfg v)) 2
                       (nth_byte (wrap16 (S np))) ∪ dma)))
                    (vp_nc pr) (vp_fl (vproto_publish_state pr sl pin) !! vs_hd x) x⌝ ∗
                  slot_pend_res γ
                    (pend_todo (vproto_publish_state pr sl pin) (v_cache v) k x) x)).
    { intros k x _. apply bi.wand_entails. rewrite /pend_todo vpp_tk vppq_fl.
      iIntros "$". }
    iSplitL "Hpres Hpend".
    { rewrite Hnptd. iSplitL "Hpres".
      { iSplitR; [iPureIntro; rewrite vppq_fl Hnewfl; apply slot_stage_ok_low; exact I|].
        iExact "Hpres". }
      iApply (big_sepM_mono _ _ _ Hpmono). iExact "Hpend". }
    assert (Hmono : forall k u x, vp_done pr !! k = Some x ->
              vp_uix pr !! k = Some u ->
              slot_done_res γ (v_cfg v) dma hist u x
              ⊢ slot_done_res γ (v_cfg v)
                  (pin ∪ (wrb ∪ (range_map (avail_idx_pa (v_cfg v)) 2
                     (nth_byte (wrap16 (S np))) ∪ dma))) hist u x).
    { intros k u x Hk Hu. apply bi.wand_entails.
      pose proof (vproto_done_slot (v_cfg v) pr (dom dma) k x Hok Hk) as Hks.
      assert (Hkpin : exists pinq, vp_pin pr !! k = Some pinq).
      { apply elem_of_dom. rewrite (vproto_slot_dom (v_cfg v) pr (dom dma) Hok).
        apply elem_of_dom. exists x. exact Hks. }
      destruct Hkpin as [pinq Hpinq].
      pose proof (vpo_standing _ _ _ Hok k x pinq Hks Hpinq) as Hstq.
      pose proof (vpo_fp_D _ _ _ Hok k x pinq Hks Hpinq) as HfpD.
      apply slot_done_res_mono; [| reflexivity].
      intros a Ha. unfold slot_done_dom in Ha.
      apply elem_of_union in Ha as [Ha | Ha].
      - assert (Hain : a ∈ slot_fp x pinq) by (apply slot_fp_wr; exact Ha).
        apply Hframe; [ exact (HfpD _ Hain) |].
        intro Hc. exact (proj1 (elem_of_disjoint _ _) Hstq _ Hain
                           (elem_of_union_l _ _ _ (elem_of_union_l _ _ _ Hc))).
      - apply Hframe.
        + apply (vpo_used_D _ _ _ Hok).
          exact (elem_dom_in_page (v_cfg v) u a Ha).
        + intro Hc. exact (proj1 (elem_of_disjoint _ _) (vpo_idx_used _ _ _ Hok)
                             _ Hc (elem_dom_in_page (v_cfg v) u a Ha)). }
    iApply (big_sepM_mono
              (fun k x => ∃ u : nat, ⌜vp_uix pr !! k = Some u⌝ ∗
                            slot_done_res γ (v_cfg v) dma hist u x)%I
              (fun k x => ∃ u : nat, ⌜vp_uix pr !! k = Some u⌝ ∗
                            slot_done_res γ (v_cfg v)
                              (pin ∪ (wrb ∪ (range_map (avail_idx_pa (v_cfg v)) 2
                                 (nth_byte (wrap16 (S np))) ∪ dma))) hist u x)%I).
    { intros k x Hk. iIntros "H". iDestruct "H" as (u) "[%Hu Hr]".
      iExists u. iSplitR; [by iPureIntro|].
      iApply (Hmono k u x Hk Hu). iExact "Hr". }
    iExact "Hdone".
  Qed.

  (* ==================================================================== *)
  (* driver operation 3: OBSERVE the used index (intr's used-idx lhu)     *)
  (* ==================================================================== *)

  (* The caller presents whatever completed-count lower bound it already has
     ([nr]); the accessor reports the current count [nc] ABOVE it, so two
     successive observations are comparable. *)
  Lemma virtio_proto_used_idx_acc (γ : disk_names) (v : virtio_state)
      (np nr : nat) :
    virtio_proto γ v -∗ disk_pub γ np -∗ disk_done_lb γ nr -∗
    ∃ nc : nat,
      ⌜(nr <= nc)%nat⌝ ∗
      ⌜(nc <= np)%nat⌝ ∗
      disk_cfg γ (v_cfg v) ∗
      ⌜virtio_pages_aligned (v_cfg v)⌝ ∗
      disk_done_lb γ nc ∗ (virtio_proto γ v ∗ disk_pub γ np).
  Proof using .
    iIntros "Hp Hpub Hlb0". rewrite /virtio_proto /disk_pub /disk_done_lb.
    destruct (virtio_live (v_cfg v)) eqn:Hlive; last first.
    { iDestruct "Hp" as "(Hcfg & _ & _ & _ & _ & _ & _ & Hslot & Hord & Hnc & Hnp & Hnr & Hstage & Hheads)".
      iDestruct (ghost_var_valid_2 with "Hnp Hpub") as %[Hq _].
      exfalso. exact (Qp.not_add_le_l 1 (1/2)%Qp Hq). }
    iDestruct "Hp" as (pr dma t0 t1 lw F hist pm)
      "(#Hcfg & Hdma & Hhalf & %Hctl & %Hok & %Hal & %Hseen & %Hah & %Htkc & %Hui & %Hridx &
        Hrel & Hfl & Hflr & Hpos & %Hpmh & #Hposm & %HhF &
        %Hwce & %Hwt & Hslot & Hord & #Hordm & Hnc & Hnp & Hnr & Hstage & Hheads & Hpend & Hdone)".
    iDestruct (ghost_var_agree with "Hnp Hpub") as %Hnpeq.
    iDestruct (mono_nat_auth_lb_own_valid with "Hnc Hlb0") as %[_ Hnr].
    iDestruct (mono_nat_lb_own_get with "Hnc") as "#Hlb".
    iExists (vp_nc pr).
    iSplitR; [iPureIntro; exact Hnr|].
    iSplitR.
    { iPureIntro. pose proof (vproto_ncnp _ _ _ Hok). lia. }
    iSplitR; [iExact "Hcfg"|]. iSplitR; [iPureIntro; exact Hal|].
    iFrame "Hlb Hpub". iExists pr, dma, t0, t1, lw, F, hist, pm.
    vp_give_back.
  Qed.

  (* THE WINDOW OPENER: the interrupt handler's atomic read of [used->idx].
     Hands out the release window (pre-mint or minted) with the history's
     shape, the reader-floor facts and the positions' fragments; the
     close-wand takes the window back unchanged. *)
  Lemma virtio_proto_used_idx_open (γ : disk_names) (v : virtio_state)
      (np nr F t0 t1 : nat) :
    virtio_proto γ v -∗ disk_pub γ np -∗ disk_nr γ nr -∗ disk_flr γ F -∗
    disk_fl γ t0 t1 -∗
    ∃ (nc lo : nat) (hist : list (nat * (nat -> bv 8))),
      ⌜(nr <= nc)%nat /\ (nc <= np)%nat⌝ ∗
      disk_cfg γ (v_cfg v) ∗ ⌜virtio_pages_aligned (v_cfg v)⌝ ∗
      disk_done_lb γ nc ∗
      ⌜hist_ok hist nc⌝ ∗
      ⌜forall k, (k < 2)%nat -> (tf2 t0 t1 k <= lo)%nat⌝ ∗
      ⌜exists k, (k < 2)%nat /\ lo = tf2 t0 t1 k⌝ ∗
      ⌜forall p q g, hist !! p = Some (q, g) -> (p < nr)%nat -> (q <= F)%nat⌝ ∗
      ([∗ list] p ↦ qg ∈ hist, disk_done_pos γ p qg.1) ∗
      ((⌜hist = []⌝ ∗ TsoCtx.rel_pre_cells (used_idx_pa (v_cfg v)) 2 (tf2 t0 t1)
                        (nth_byte (wrap16 0)))
       ∨ TsoCtx.rel_cells (used_idx_pa (v_cfg v)) 2 (DfracOwn 1) disk_agent lo
           (tf2 t0 t1) (nth_byte (wrap16 0)) (nth_byte (wrap16 nc)) hist) ∗
      (((⌜hist = []⌝ ∗ TsoCtx.rel_pre_cells (used_idx_pa (v_cfg v)) 2 (tf2 t0 t1)
                         (nth_byte (wrap16 0)))
        ∨ TsoCtx.rel_cells (used_idx_pa (v_cfg v)) 2 (DfracOwn 1) disk_agent lo
            (tf2 t0 t1) (nth_byte (wrap16 0)) (nth_byte (wrap16 nc)) hist) -∗
         virtio_proto γ v ∗ disk_pub γ np ∗ disk_nr γ nr ∗ disk_flr γ F ∗
         disk_fl γ t0 t1).
  Proof using .
    iIntros "Hp Hpub Hnr0 Hflr0 Hfl0". rewrite /virtio_proto /disk_pub.
    destruct (virtio_live (v_cfg v)) eqn:Hlive; last first.
    { iDestruct "Hp" as "(Hcfg & _ & _ & _ & _ & _ & _ & Hslot & Hord & Hnc & Hnp & Hnr & Hstage & Hheads)".
      iDestruct (ghost_var_valid_2 with "Hnp Hpub") as %[Hq _].
      exfalso. exact (Qp.not_add_le_l 1 (1/2)%Qp Hq). }
    iDestruct "Hp" as (pr dma t0' t1' lw F' hist pm)
      "(#Hcfg & Hdma & Hhalf & %Hctl & %Hok & %Hal & %Hseen & %Hah & %Htkc & %Hui & %Hridx &
        Hrel & Hfl & Hflr & Hpos & %Hpmh & #Hposm & %HhF &
        %Hwce & %Hwt & Hslot & Hord & #Hordm & Hnc & Hnp & Hnr & Hstage & Hheads & Hpend & Hdone)".
    iDestruct (ghost_var_agree with "Hnp Hpub") as %Hnpeq.
    rewrite /disk_nr /disk_flr /disk_fl.
    iDestruct (ghost_var_agree with "Hnr Hnr0") as %Hnreq.
    iDestruct (ghost_var_agree with "Hflr Hflr0") as %HFeq. subst F'.
    iDestruct "Hfl" as "[Hfl0a Hfl1a]". iDestruct "Hfl0" as "[Hfl0b Hfl1b]".
    iDestruct (ghost_var_agree with "Hfl0a Hfl0b") as %Ht0. subst t0'.
    iDestruct (ghost_var_agree with "Hfl1a Hfl1b") as %Ht1. subst t1'.
    iDestruct (mono_nat_lb_own_get with "Hnc") as "#Hlb".
    iDestruct "Hrel" as "(%Hho & %Htf & %Hlo & Hcells)".
    iExists (vp_nc pr), lw, hist.
    iSplitR.
    { iPureIntro. pose proof (vproto_ncnp _ _ _ Hok).
      pose proof (vpo_nr_nc _ _ _ Hok). lia. }
    iSplitR; [iExact "Hcfg"|]. iSplitR; [iPureIntro; exact Hal|].
    iFrame "Hlb". iSplitR; [iPureIntro; exact Hho|].
    iSplitR; [iPureIntro; exact Htf|]. iSplitR; [iPureIntro; exact Hlo|].
    iSplitR.
    { iPureIntro. intros p q g Hp Hplt. apply (HhF p q g Hp). lia. }
    iSplitR; [iExact "Hposm"|].
    iFrame "Hcells". iIntros "Hcells".
    iSplitR "Hpub Hnr0 Hflr0 Hfl0b Hfl1b"; last first.
    { iFrame "Hpub Hnr0 Hflr0 Hfl0b Hfl1b". }
    iExists pr, dma, t0, t1, lw, F, hist, pm.
    (* built row by row, in the body's conjunct order: see [vp_give_back] *)
    iSplitR; [iExact "Hcfg"|].
    iSplitL "Hdma"; [iExact "Hdma"|].
    iSplitL "Hhalf"; [iExact "Hhalf"|].
    iSplitR; [iPureIntro; exact Hctl|].
    iSplitR; [iPureIntro; exact Hok|].
    iSplitR; [iPureIntro; exact Hal|].
    iSplitR; [iPureIntro; exact Hseen|].
    iSplitR; [iPureIntro; exact Hah|].
    iSplitR; [iPureIntro; exact Htkc|].
    iSplitR; [iPureIntro; exact Hui|].
    iSplitR; [iPureIntro; exact Hridx|].
    iSplitL "Hcells".
    { rewrite /used_rel_res. iFrame "Hcells". iPureIntro.
      split_and!; assumption. }
    (* the reader's two halves are one row of the body *)
    iSplitL "Hfl0a Hfl1a";
      [rewrite /disk_fl; iSplitL "Hfl0a"; [iExact "Hfl0a"|iExact "Hfl1a"]|].
    iSplitL "Hflr"; [iExact "Hflr"|].
    iSplitL "Hpos"; [iExact "Hpos"|].
    iSplitR; [iPureIntro; exact Hpmh|].
    iSplitR; [iExact "Hposm"|].
    iSplitR; [iPureIntro; exact HhF|].
    iSplitR; [iPureIntro; exact Hwce|].
    iSplitR; [iPureIntro; exact Hwt|].
    iSplitL "Hslot"; [iExact "Hslot"|].
    iSplitL "Hord"; [iExact "Hord"|].
    iSplitR; [iExact "Hordm"|].
    iSplitL "Hnc"; [iExact "Hnc"|].
    iSplitL "Hnp"; [iExact "Hnp"|].
    iSplitL "Hnr"; [iExact "Hnr"|].
    iSplitL "Hstage"; [iExact "Hstage"|].
    iSplitL "Hheads"; [iExact "Hheads"|].
    iSplitL "Hpend"; [iExact "Hpend"|].
    iExact "Hdone".
  Qed.

  (* A6.126 §6, STAGED: the cells a done record is assembled from were
     written by EARLIER appends, so whatever stamp each sealed cell hides is
     at or below the log's length -- the interpretation's tie says so
     ([TsoCtx.ledger_latest_ok]).  The completion cashes this to hand the
     record back to the protocol as [ledger_le] at its own append position. *)
  Lemma phys_map_ledger_le (g : gstate) (old : gmap Arch.pa (bv 8)) :
    gen_heap_interp (hG := riscv_memGS) g.(gmem) -∗ tso_interp_at riscv_eraGS g -∗ phys_map old -∗
    gen_heap_interp (hG := riscv_memGS) g.(gmem) ∗ tso_interp_at riscv_eraGS g ∗
    ([∗ map] a ↦ b ∈ old, ledger_le a b (length g.(glog))).
  Proof using .
    iIntros "Hgh Hint Hold". rewrite /phys_map.
    iRevert "Hgh Hint Hold".
    iInduction old as [|a b old Hnone] "IH" using map_ind; iIntros "Hgh Hint Hold".
    - rewrite !big_sepM_empty. iFrame "Hgh Hint".
    - rewrite !(big_sepM_insert _ _ _ _ Hnone). iDestruct "Hold" as "[Hc Hold]".
      iDestruct ("IH" with "Hgh Hint Hold") as "(Hgh & Hint & Hold)".
      iDestruct (TsoCtx.phys_ledger_of_at with "Hc") as (t) "Hc".
      iAssert (⌜(t <= length g.(glog))%nat⌝)%I as %Ht.
      { iDestruct (TsoCtx.ledger_latest_ok with "Hgh Hint Hc") as %[Hb _].
        iPureIntro. exact (TsoMemPa.log_byte_some_le _ _ _ _ _ Hb). }
      iFrame "Hgh Hint Hold". iExists t. iFrame "Hc". by iPureIntro.
  Qed.

  (* THE READ THEOREM: what a hart with every floor write in view reads off
     the index word -- [wrap16 k] for some [k] between the reclaimed count
     and the completed count, with every completion below [k] in its view
     (TsoMemPa.rel_read through TsoCtx.ledger_read_rel_ok; the pre-mint
     window reads its floor bytes). *)
  Lemma used_rel_read_ok `{CID : CpuId} (g : gstate) (c : virtio_cfg)
      (nc lo nr F K : nat) (tf : nat -> nat) (hist : list (nat * (nat -> bv 8))) :
    hist_ok hist nc ->
    (forall p q g0, hist !! p = Some (q, g0) -> (p < nr)%nat -> (q <= F)%nat) ->
    (nr <= nc)%nat -> (F <= K)%nat ->
    gen_heap_interp (hG := riscv_memGS) g.(gmem) -∗
    tso_interp_at riscv_eraGS g -∗
    TsoGhost.view_lb view_name loglen_name (hart_agent cpu_id) K -∗
    TsoCtx.rel_floor_vis (hart_agent cpu_id) K 2 tf -∗
    ((⌜hist = []⌝ ∗ TsoCtx.rel_pre_cells (used_idx_pa c) 2 tf (nth_byte (wrap16 0)))
     ∨ TsoCtx.rel_cells (used_idx_pa c) 2 (DfracOwn 1) disk_agent lo tf
         (nth_byte (wrap16 0)) (nth_byte (wrap16 nc)) hist) -∗
    ⌜forall tv : nat, (g.(gtv) cpu_id <= tv)%nat ->
       exists k, (nr <= k)%nat /\ (k <= nc)%nat
         /\ (forall j, (j < 2)%nat ->
               TsoMemPa.tso_read g.(gimg) g.(glog) (hart_agent cpu_id) tv
                 (pa_add (used_idx_pa c) j)
               = Some (nth_byte (wrap16 k) j))
         /\ (forall p, (p < k)%nat ->
               exists q g0, hist !! p = Some (q, g0) /\ (q <= tv)%nat)⌝.
  Proof using .
    intros Hho HF Hnrnc HFK. iIntros "Hgh Hint #HK #Hfv Hcells".
    iDestruct (TsoCtx.view_lb_le_view with "Hint HK") as %HKtv.
    pose proof Hho as (Hlen & Hval & Hsort).
    iDestruct "Hcells" as "[[%Hnil Hpre] | Hrel]".
    - iDestruct (TsoCtx.ledger_read_relpre_ok g (used_idx_pa c) 2 tf
                   (nth_byte (wrap16 0)) K
                   with "Hgh Hint HK Hfv Hpre") as %Hrd.
      iPureIntro. intros tv Htv. exists 0%nat.
      assert (Hnc0 : nc = 0%nat) by (rewrite Hnil in Hlen; cbn in Hlen; lia).
      split_and!; [lia | lia | |].
      + intros j Hj. exact (Hrd tv Htv j Hj).
      + intros p Hp. lia.
    - iDestruct (TsoCtx.ledger_read_rel_ok g (used_idx_pa c) 2 (DfracOwn 1)
                   disk_agent lo tf
                   (nth_byte (wrap16 0)) (nth_byte (wrap16 nc)) hist K ltac:(lia)
                   with "Hint HK Hfv Hrel") as %Hrd.
      iPureIntro. intros tv Htv.
      assert (Hne : hart_agent cpu_id ≠ disk_agent).
      { unfold hart_agent, disk_agent. pose proof (fin_to_nat_lt cpu_id). lia. }
      destruct (Hrd tv Htv) as [[Hfloor Hinv] | (T & g0 & Hin & HvT & Hle & Hbytes & Hmax)].
      + (* the floor: no history entry visible, so nothing was reclaimed *)
        exists 0%nat. split_and!; [| lia | exact Hfloor | intros p Hp; lia].
        destruct nr as [|nr']; [lia |]. exfalso.
        destruct (hist_ok_lookup_lt hist nc 0 Hho ltac:(lia)) as [q0 Hq0].
        pose proof (HF 0%nat q0 _ Hq0 ltac:(lia)) as HqF.
        pose proof (Hinv q0 _ (list_elem_of_lookup_2 _ _ _ Hq0)) as Hvis.
        rewrite (TsoMemPa.visibleb_below (hart_agent cpu_id) tv g.(glog) q0
                   ltac:(lia)) in Hvis. discriminate Hvis.
      + (* the latest visible entry: completion [k'], index [S k'] *)
        apply list_elem_of_lookup in Hin as [k' Hk'].
        pose proof (Hval k' T g0 Hk') as Hg0. subst g0.
        pose proof (Hle Hne) as HTtv.
        pose proof (lookup_lt_Some _ _ _ Hk') as Hk'len.
        exists (S k'). split_and!.
        * destruct (decide (nr <= S k')%nat) as [Hok' | Hgt]; [exact Hok'|]. exfalso.
          destruct (hist_ok_lookup_lt hist nc (S k') Hho ltac:(lia)) as [q1 Hq1].
          pose proof (HF (S k') q1 _ Hq1 ltac:(lia)) as Hq1F.
          pose proof (Hmax q1 _ (list_elem_of_lookup_2 _ _ _ Hq1)
                        (TsoMemPa.visibleb_below (hart_agent cpu_id) tv g.(glog) q1
                           ltac:(lia))) as Hq1T.
          pose proof (Hsort k' (S k') T q1 _ _ ltac:(lia) Hk' Hq1). lia.
        * lia.
        * exact Hbytes.
        * intros p Hp.
          destruct (hist_ok_lookup_lt hist nc p Hho ltac:(lia)) as [qp Hqp].
          exists qp, (nth_byte (wrap16 (S p))). split; [exact Hqp|].
          destruct (decide (p = k')) as [-> | Hne'].
          -- rewrite Hk' in Hqp. injection Hqp as Hq. subst qp. exact HTtv.
          -- pose proof (Hsort p k' qp T _ _ ltac:(lia) Hqp Hk'). lia.
  Qed.

  (* ==================================================================== *)
  (* driver operation 4: RECLAIM a completed slot (intr's used-elem lw)   *)
  (* ==================================================================== *)

  (* The reclaimer presents the receipt plus evidence the device is past
     the slot ([disk_done_lb] from operation 3).  The accessor exposes the
     used-ring element for exactly one 4-byte load -- its value is the
     slot's head index -- and the close-wand withdraws the whole payoff:
     the pin bytes exactly as deposited, the status byte at 0, the buffer
     (for a read request) holding the block's bytes, and the disk
     fragments at the block's current contents. *)
  (* ------------------------------------------------------------------- *)
  (* THE USED-ELEMENT WORD, READ-ONLY.                                     *)
  (*                                                                      *)
  (* [virtio_proto_reclaim_acc]'s closing wand is a ONE-SHOT update: it     *)
  (* SPENDS the receipt, bumps [disk_done_lb] and hands out the payoff      *)
  (* map.  A caller that only needs the element's ADDRESS CLAIM cannot use  *)
  (* it -- and under per-node stepping every such caller needs exactly      *)
  (* that, because [MemClaim.wordw_claim] must arrive BESIDE the atomic   *)
  (* update rather than inside it (the access translates several nodes      *)
  (* before the memory node where the update is opened).  Deriving the      *)
  (* claim from the static map instead is forbidden (the standing ruling:   *)
  (* every address claim comes off the accessed bytes' own points-to), so   *)
  (* this is the same walk down to the word, stopping at the [dma_own]      *)
  (* borrow and handing everything straight back.                          *)
  (*                                                                      *)
  (* Invariant-internal by construction: no leaf and no spec statement      *)
  (* changes, which is the shape the ruling of 2026-08-18 asked for.        *)
  (* ------------------------------------------------------------------- *)
  (* ------------------------------------------------------------------- *)
  (* THE COMPLETION RECORD AT A USED INDEX (finding 5).                    *)
  (*                                                                      *)
  (*   [virtio_disk_intr] walks USED INDICES; the protocol is keyed by     *)
  (*   POSITION; and with the served order free the two are different      *)
  (*   numbers.  A handler that has observed the used index is entitled to *)
  (*   the record of WHICH request was reported there -- that is what      *)
  (*   [vpo_uix_surj] says exists, and what the invariant's persistent     *)
  (*   copies hand out.  [disk_ord_agree] then tells the handler that the  *)
  (*   position it just learned is not one it has already processed: a     *)
  (*   position completes at exactly one used index.                       *)
  (* ------------------------------------------------------------------- *)
  Lemma virtio_proto_record_at (γ : disk_names) (v : virtio_state)
      (np u : nat) (cm : gmap nat dclaim) :
    virtio_proto γ v -∗ disk_pub γ np -∗ disk_done_lb γ (S u) -∗
    (* the watermark at [u]: the record there is still owed a look, so its
       slot is still live and its receipt holds the claim's row *)
    disk_read_at γ u -∗
    (* THE LOCK'S CLAIM MAP: what the handler carries between its openings.
       The row the receipt holds agrees with it, so the position and the
       claim this returns are facts about the handler's OWN map. *)
    ghost_map_auth_frac (dn_claim γ) 1 cm -∗
    (∃ (p : nat) (dc : dclaim),
       ⌜cm !! p = Some dc⌝ ∗ ⌜dc_pos dc = p⌝ ∗ disk_ord γ p u) ∗
    virtio_proto γ v ∗ disk_pub γ np ∗ disk_done_lb γ (S u) ∗
    disk_read_at γ u ∗ ghost_map_auth_frac (dn_claim γ) 1 cm.
  Proof using .
    iIntros "Hp Hpub Hlb Hrd Hcm".
    rewrite /virtio_proto /disk_pub /disk_done_lb.
    destruct (virtio_live (v_cfg v)) eqn:Hlive; last first.
    { iDestruct "Hp" as "(Hcfg & _ & _ & _ & _ & _ & _ & Hslot & Hord & Hnc & Hnp & Hnr & Hstage & Hheads)".
      iDestruct (ghost_var_valid_2 with "Hnp Hpub") as %[Hq _].
      exfalso. exact (Qp.not_add_le_l 1 (1/2)%Qp Hq). }
    iDestruct "Hp" as (pr dma t0 t1 lw F hist pm)
      "(#Hcfg & Hdma & Hhalf & %Hctl & %Hok & %Hal & %Hseen & %Hah & %Htkc & %Hui & %Hridx &
        Hrel & Hfl & Hflr & Hpos & %Hpmh & #Hposm & %HhF &
        %Hwce & %Hwt & Hslot & Hord & #Hordm & Hnc & Hnp & Hnr & Hstage & Hheads & Hpend & Hdone)".
    iDestruct (mono_nat_auth_lb_own_valid with "Hnc Hlb") as %[_ Hcle].
    (* the used index is below the completion count, so SOME position was
       reported there *)
    destruct (vpo_uix_surj _ _ _ Hok u ltac:(lia)) as [q Hq].
    iDestruct (big_sepM_lookup _ (vp_uix pr) q u Hq with "Hordm") as "#Hqu".
    (* ...and that position is still in [done], so its head's receipt is
       ACTIVE and carries the claim's row -- which the caller's map agrees
       with *)
    assert (Hsrv : q ∈ vp_srv pr).
    { rewrite <- (vpo_uix_dom _ _ _ Hok). apply elem_of_dom. by exists u. }
    assert (Hpendnone : vp_pend pr !! q = None).
    { apply not_elem_of_dom. intro Hc'.
      destruct (proj1 (vpo_pend_dom _ _ _ Hok q) Hc') as [_ Hns].
      exact (Hns Hsrv). }
    rewrite /disk_read_at.
    iDestruct (ghost_var_agree with "Hnr Hrd") as %Hnreq.
    assert (Hdonein : q ∈ dom (vp_done pr)).
    { apply (vpo_done_uix _ _ _ Hok). exists u. split; [exact Hq | lia]. }
    apply elem_of_dom in Hdonein as [sl Hdone].
    assert (Hs : vp_slots pr !! q = Some sl).
    { unfold vp_slots.
      rewrite (lookup_union_r (vp_pend pr) (vp_done pr) q Hpendnone).
      exact Hdone. }
    assert (Hpinin : exists pin, vp_pin pr !! q = Some pin).
    { apply elem_of_dom. rewrite (vproto_slot_dom (v_cfg v) pr (dom dma) Hok).
      apply elem_of_dom. by exists sl. }
    destruct Hpinin as [pin Hpin].
    assert (Hspins : vp_spins pr !! q = Some (sl, pin))
      by (unfold vp_spins; rewrite map_lookup_zip_with Hs Hpin; reflexivity).
    iDestruct "Hheads" as (hs) "(%Hhdom & %Hhcoup & Hhauth & Hhbig)".
    destruct (Hhcoup q sl pin Hspins) as (w & Hhlk & Hdcsl & Hdcpin & Hdcpos).
    iDestruct (big_sepM_lookup_acc _ hs _ (HActive w) Hhlk with "Hhbig")
      as "[Hent Hhbig]".
    rewrite {1}/head_res.
    iDestruct "Hent" as "(%Hdchd & Hclaim & Hdisj)".
    iDestruct (ghost_map_lookup with "Hcm Hclaim") as %Hcmw.
    rewrite Hdcpos in Hcmw.
    iDestruct ("Hhbig" with "[Hclaim Hdisj]") as "Hhbig".
    { rewrite /head_res. iSplitR; [iPureIntro; exact Hdchd|].
      iFrame "Hclaim". iExact "Hdisj". }
    iSplitR; [ iExists q, w; by iFrame "Hqu" |].
    iFrame "Hpub Hlb Hrd Hcm".
    iExists pr, dma, t0, t1, lw, F, hist, pm.
    iSplitR; [iExact "Hcfg"|].
    iSplitL "Hdma"; [iExact "Hdma"|].
    iSplitL "Hhalf"; [iExact "Hhalf"|].
    iSplitR; [iPureIntro; exact Hctl|].
    iSplitR; [iPureIntro; exact Hok|].
    iSplitR; [iPureIntro; exact Hal|].
    iSplitR; [iPureIntro; exact Hseen|].
    iSplitR; [iPureIntro; exact Hah|].
    iSplitR; [iPureIntro; exact Htkc|].
    iSplitR; [iPureIntro; exact Hui|].
    iSplitR; [iPureIntro; exact Hridx|].
    iSplitL "Hrel"; [iExact "Hrel"|].
    iSplitL "Hfl"; [iExact "Hfl"|].
    iSplitL "Hflr"; [iExact "Hflr"|].
    iSplitL "Hpos"; [iExact "Hpos"|].
    iSplitR; [iPureIntro; exact Hpmh|].
    iSplitR; [iExact "Hposm"|].
    iSplitR; [iPureIntro; exact HhF|].
    iSplitR; [iPureIntro; exact Hwce|].
    iSplitR; [iPureIntro; exact Hwt|].
    iSplitL "Hslot"; [iExact "Hslot"|].
    iSplitL "Hord"; [iExact "Hord"|].
    iSplitR; [iExact "Hordm"|].
    iSplitL "Hnc"; [iExact "Hnc"|].
    iSplitL "Hnp"; [iExact "Hnp"|].
    iSplitL "Hnr"; [iExact "Hnr"|].
    iSplitL "Hstage"; [iExact "Hstage"|].
    iFrame "Hpend Hdone".
    rewrite /heads_res_at. iExists hs. iFrame "Hhauth".
    iSplitR; [by iPureIntro|]. iSplitR; [by iPureIntro|]. iExact "Hhbig".
  Qed.


  (* ==================================================================== *)
  (* THE HANDLER'S RECORD READ: [int id = disk.used->ring[...].id].       *)
  (*                                                                      *)
  (* Keyed by the completion record, the watermark and the lock's claim   *)
  (* map -- never by a receipt, which the handler does not hold.  Under    *)
  (* out-of-order completion the handler has NOTHING before this read --   *)
  (* the head it is about to learn is what names the chain -- so the       *)
  (* accessor has to find the entry itself, from [disk_ord] and the fact   *)
  (* that the watermark still owes this record a look.  What comes out is  *)
  (* the element's bytes and, with them, WHICH claim they are about.       *)
  (* ==================================================================== *)
  Lemma virtio_proto_used_peek_at (γ : disk_names) (v : virtio_state)
      (np p u : nat) (cm : gmap nat dclaim) (dc : dclaim) :
    (* the claim at [p] in the handler's OWN map ([virtio_proto_record_at]) *)
    cm !! p = Some dc ->
    virtio_proto γ v -∗ disk_pub γ np -∗
    disk_ord γ p u -∗
    disk_read_at γ u -∗
    ghost_map_auth_frac (dn_claim γ) 1 cm -∗
    ⌜virtio_live (v_cfg v) = true⌝ ∗
    disk_cfg γ (v_cfg v) ∗
    (⌜slot_pin_ok (v_cfg v) p (dc_slot dc) (dc_pin dc)⌝ ∗
     (* A6.126 §6: the element's bytes are STAMPED at the completion's log
        position; the fragment names it, and the read pays the stamp with
        the view the index read established *)
     ∃ q : nat,
       disk_done_pos γ u q ∗
       ([∗ list] j ∈ seq 0 4,
          ledger_le (pa_add (used_elem_pa (v_cfg v) u) j)
            (nth_byte (Z_to_bv 32 (bv_unsigned (vr_head (vs_req (dc_slot dc)))))
               j) q) ∗
       (([∗ list] j ∈ seq 0 4,
           ledger_le (pa_add (used_elem_pa (v_cfg v) u) j)
             (nth_byte (Z_to_bv 32 (bv_unsigned (vr_head (vs_req (dc_slot dc)))))
                j) q) -∗
          virtio_proto γ v ∗ disk_pub γ np ∗ disk_read_at γ u ∗
          ghost_map_auth_frac (dn_claim γ) 1 cm)).
  Proof using .
    intro Hcm.
    iIntros "Hp Hpub #Hordp Hrd Hcm".
    rewrite /virtio_proto /disk_pub.
    destruct (virtio_live (v_cfg v)) eqn:Hlive; last first.
    { iDestruct "Hp" as "(Hcfg & _ & _ & _ & _ & _ & _ & Hslot & Hord & Hnc & Hnp & Hnr & Hstage & Hheads)".
      iDestruct (ghost_var_valid_2 with "Hnp Hpub") as %[Hq _].
      exfalso. exact (Qp.not_add_le_l 1 (1/2)%Qp Hq). }
    iDestruct "Hp" as (pr dma t0 t1 lw F hist pm)
      "(#Hcfg & Hdma & Hhalf & %Hctl & %Hok & %Hal & %Hseen & %Hah & %Htkc & %Hui & %Hridx &
        Hrel & Hfl & Hflr & Hpos & %Hpmh & #Hposm & %HhF &
        %Hwce & %Hwt & Hslot & Hord & #Hordm & Hnc & Hnp & Hnr & Hstage & Hheads & Hpend & Hdone)".
    rewrite /disk_ord.
    iDestruct (ghost_map_lookup with "Hord Hordp") as %Huix.
    assert (Hsrv : p ∈ vp_srv pr).
    { rewrite <- (vpo_uix_dom _ _ _ Hok). apply elem_of_dom. by exists u. }
    assert (Hpendnone : vp_pend pr !! p = None).
    { apply not_elem_of_dom. intro Hc'.
      destruct (proj1 (vpo_pend_dom _ _ _ Hok p) Hc') as [_ Hns].
      exact (Hns Hsrv). }
    rewrite /disk_read_at.
    iDestruct (ghost_var_agree with "Hnr Hrd") as %Hnreq.
    assert (Hdonein : p ∈ dom (vp_done pr)).
    { apply (vpo_done_uix _ _ _ Hok). exists u. split; [exact Huix | lia]. }
    apply elem_of_dom in Hdonein as [sl Hdone].
    assert (Hs : vp_slots pr !! p = Some sl).
    { unfold vp_slots.
      rewrite (lookup_union_r (vp_pend pr) (vp_done pr) p Hpendnone).
      exact Hdone. }
    assert (Hpinin : exists pin, vp_pin pr !! p = Some pin).
    { apply elem_of_dom. rewrite (vproto_slot_dom (v_cfg v) pr (dom dma) Hok).
      apply elem_of_dom. by exists sl. }
    destruct Hpinin as [pin Hpin].
    assert (Hspins : vp_spins pr !! p = Some (sl, pin))
      by (unfold vp_spins; rewrite map_lookup_zip_with Hs Hpin; reflexivity).
    iDestruct "Hheads" as (hs) "(%Hhdom & %Hhcoup & Hhauth & Hhbig)".
    destruct (Hhcoup p sl pin Hspins) as (w & Hhlk & Hdcsl & Hdcpin & Hdcpos).
    (* the entry's row agrees with the handler's map: the claim is [dc] *)
    iDestruct (big_sepM_lookup_acc _ hs _ (HActive w) Hhlk with "Hhbig")
      as "[Hent Hhbig]".
    rewrite {1}/head_res.
    iDestruct "Hent" as "(%Hdchd & Hclaim & Hdisj)".
    iDestruct (ghost_map_lookup with "Hcm Hclaim") as %Hcmw.
    rewrite Hdcpos Hcm in Hcmw. injection Hcmw as Heqw. subst w.
    iDestruct ("Hhbig" with "[Hclaim Hdisj]") as "Hhbig".
    { rewrite /head_res. iSplitR; [iPureIntro; exact Hdchd|].
      iFrame "Hclaim". iExact "Hdisj". }
    iDestruct (big_sepM_delete _ (vp_done pr) p sl Hdone with "Hdone")
      as "[Hdres Hdone]".
    iDestruct "Hdres" as (u') "[%Hu' Hdres]".
    rewrite Huix in Hu'. injection Hu' as <-.
    iDestruct "Hdres" as (bs q)
      "(%Hbslen & Hbs & %Hout & %Hre & %Hrl & %Hst & %Hbl & %Hhq & Hcells &
        Hdone0)".
    rewrite /slot_done_cells. iDestruct "Hcells" as "(Hh & Hl & Hstm & Hbuf)".
    destruct Hhq as [g Hg].
    iDestruct (big_sepL_lookup _ hist u (q, g) Hg with "Hposm") as "#Hposq".
    iSplitR; [done|]. iSplitR; [iExact "Hcfg"|].
    iSplitR.
    { iPureIntro. rewrite Hdcsl Hdcpin.
      exact (vpo_slot _ _ _ Hok p sl pin Hs Hpin). }
    iExists q. iSplitR; [iExact "Hposq"|].
    rewrite Hdcsl.
    iFrame "Hh". iIntros "Hh".
    iSplitR "Hpub Hrd Hcm"; [| by iFrame "Hpub Hrd Hcm"].
    iExists pr, dma, t0, t1, lw, F, hist, pm.
    iSplitR; [iExact "Hcfg"|].
    iSplitL "Hdma"; [iExact "Hdma"|].
    iSplitL "Hhalf"; [iExact "Hhalf"|].
    iSplitR; [iPureIntro; exact Hctl|].
    iSplitR; [iPureIntro; exact Hok|].
    iSplitR; [iPureIntro; exact Hal|].
    iSplitR; [iPureIntro; exact Hseen|].
    iSplitR; [iPureIntro; exact Hah|].
    iSplitR; [iPureIntro; exact Htkc|].
    iSplitR; [iPureIntro; exact Hui|].
    iSplitR; [iPureIntro; exact Hridx|].
    iSplitL "Hrel"; [iExact "Hrel"|].
    iSplitL "Hfl"; [iExact "Hfl"|].
    iSplitL "Hflr"; [iExact "Hflr"|].
    iSplitL "Hpos"; [iExact "Hpos"|].
    iSplitR; [iPureIntro; exact Hpmh|].
    iSplitR; [iExact "Hposm"|].
    iSplitR; [iPureIntro; exact HhF|].
    iSplitR; [iPureIntro; exact Hwce|].
    iSplitR; [iPureIntro; exact Hwt|].
    iSplitL "Hslot"; [iExact "Hslot"|].
    iSplitL "Hord"; [iExact "Hord"|].
    iSplitR; [iExact "Hordm"|].
    iSplitL "Hnc"; [iExact "Hnc"|].
    iSplitL "Hnp"; [iExact "Hnp"|].
    iSplitL "Hnr"; [iExact "Hnr"|].
    iSplitL "Hstage"; [iExact "Hstage"|].
    iFrame "Hpend".
    iSplitL "Hhauth Hhbig".
    { rewrite /heads_res_at. iExists hs. iFrame "Hhauth".
      iSplitR; [by iPureIntro|]. iSplitR; [by iPureIntro|]. iExact "Hhbig". }
    iApply (big_sepM_delete _ (vp_done pr) p sl Hdone).
    iSplitR "Hdone"; [| iExact "Hdone"].
    iExists u. iSplitR; [done|].
    iExists bs, q. iFrame "Hbs Hdone0".
    rewrite /slot_done_cells. iFrame "Hh Hl Hstm Hbuf".
    iPureIntro. split_and!;
      [ assumption | assumption | assumption | assumption | assumption
      | assumption |].
    by exists g.
  Qed.

  (* ==================================================================== *)
  (* THE HANDLER'S STATUS CHECK: [if(disk.info[id].status != 0) panic].   *)
  (*                                                                      *)
  (* A PEEK out of the LEASE.  The status byte is one of the bytes the     *)
  (* device wrote, so it is not owned apart from [dma]; what says it reads *)
  (* zero is [slot_done_res]'s pure clause, and the completion record is   *)
  (* what puts the slot in [done].  Keyed like the buf read and the        *)
  (* deposit, so all three speak about the same claim, and it spends       *)
  (* nothing.                                                             *)
  (* ==================================================================== *)
  Lemma virtio_proto_status_peek (γ : disk_names) (v : virtio_state)
      (np p u : nat) (cm : gmap nat dclaim) (dc : dclaim) :
    cm !! p = Some dc ->
    virtio_proto γ v -∗ disk_pub γ np -∗
    disk_ord γ p u -∗
    disk_read_at γ u -∗
    ghost_map_auth_frac (dn_claim γ) 1 cm -∗
    ⌜virtio_live (v_cfg v) = true⌝ ∗
    disk_cfg γ (v_cfg v) ∗
    (⌜slot_pin_ok (v_cfg v) p (dc_slot dc) (dc_pin dc)⌝ ∗
     (* the status byte is STAMPED at the completion's log position *)
     ∃ q : nat,
       disk_done_pos γ u q ∗
       ledger_le (vr_status (vs_req (dc_slot dc))) byte_zero q ∗
       (ledger_le (vr_status (vs_req (dc_slot dc))) byte_zero q -∗
          virtio_proto γ v ∗ disk_pub γ np ∗ disk_read_at γ u ∗
          ghost_map_auth_frac (dn_claim γ) 1 cm)).
  Proof using .
    intro Hcm.
    iIntros "Hp Hpub #Hordp Hrd Hcm".
    rewrite /virtio_proto /disk_pub.
    destruct (virtio_live (v_cfg v)) eqn:Hlive; last first.
    { iDestruct "Hp" as "(Hcfg & _ & _ & _ & _ & _ & _ & Hslot & Hord & Hnc & Hnp & Hnr & Hstage & Hheads)".
      iDestruct (ghost_var_valid_2 with "Hnp Hpub") as %[Hq _].
      exfalso. exact (Qp.not_add_le_l 1 (1/2)%Qp Hq). }
    iDestruct "Hp" as (pr dma t0 t1 lw F hist pm)
      "(#Hcfg & Hdma & Hhalf & %Hctl & %Hok & %Hal & %Hseen & %Hah & %Htkc & %Hui & %Hridx &
        Hrel & Hfl & Hflr & Hpos & %Hpmh & #Hposm & %HhF &
        %Hwce & %Hwt & Hslot & Hord & #Hordm & Hnc & Hnp & Hnr & Hstage & Hheads & Hpend & Hdone)".
    rewrite /disk_ord.
    iDestruct (ghost_map_lookup with "Hord Hordp") as %Huix.
    assert (Hsrv : p ∈ vp_srv pr).
    { rewrite <- (vpo_uix_dom _ _ _ Hok). apply elem_of_dom. by exists u. }
    assert (Hpendnone : vp_pend pr !! p = None).
    { apply not_elem_of_dom. intro Hc'.
      destruct (proj1 (vpo_pend_dom _ _ _ Hok p) Hc') as [_ Hns].
      exact (Hns Hsrv). }
    rewrite /disk_read_at.
    iDestruct (ghost_var_agree with "Hnr Hrd") as %Hnreq.
    assert (Hdonein : p ∈ dom (vp_done pr)).
    { apply (vpo_done_uix _ _ _ Hok). exists u. split; [exact Huix | lia]. }
    apply elem_of_dom in Hdonein as [sl Hdone].
    assert (Hs : vp_slots pr !! p = Some sl).
    { unfold vp_slots.
      rewrite (lookup_union_r (vp_pend pr) (vp_done pr) p Hpendnone).
      exact Hdone. }
    assert (Hpinin : exists pin, vp_pin pr !! p = Some pin).
    { apply elem_of_dom. rewrite (vproto_slot_dom (v_cfg v) pr (dom dma) Hok).
      apply elem_of_dom. by exists sl. }
    destruct Hpinin as [pin Hpin].
    assert (Hspins : vp_spins pr !! p = Some (sl, pin))
      by (unfold vp_spins; rewrite map_lookup_zip_with Hs Hpin; reflexivity).
    iDestruct "Hheads" as (hs) "(%Hhdom & %Hhcoup & Hhauth & Hhbig)".
    destruct (Hhcoup p sl pin Hspins) as (w & Hhlk & Hdcsl & Hdcpin & Hdcpos).
    (* the entry's row agrees with the handler's map: the claim is [dc] *)
    iDestruct (big_sepM_lookup_acc _ hs _ (HActive w) Hhlk with "Hhbig")
      as "[Hent Hhbig]".
    rewrite {1}/head_res.
    iDestruct "Hent" as "(%Hdchd & Hclaim & Hdisj)".
    iDestruct (ghost_map_lookup with "Hcm Hclaim") as %Hcmw.
    rewrite Hdcpos Hcm in Hcmw. injection Hcmw as Heqw. subst w.
    iDestruct ("Hhbig" with "[Hclaim Hdisj]") as "Hhbig".
    { rewrite /head_res. iSplitR; [iPureIntro; exact Hdchd|].
      iFrame "Hclaim". iExact "Hdisj". }
    iDestruct (big_sepM_delete _ (vp_done pr) p sl Hdone with "Hdone")
      as "[Hdres Hdone]".
    iDestruct "Hdres" as (u') "[%Hu' Hdres]".
    rewrite Huix in Hu'. injection Hu' as <-.
    iDestruct "Hdres" as (bs q)
      "(%Hbslen & Hbs & %Hout & %Hre & %Hrl & %Hst & %Hbl & %Hhq & Hcells &
        Hdone0)".
    rewrite /slot_done_cells. iDestruct "Hcells" as "(Hh & Hl & Hstm & Hbuf)".
    destruct Hhq as [g Hg].
    iDestruct (big_sepL_lookup _ hist u (q, g) Hg with "Hposm") as "#Hposq".
    iSplitR; [done|]. iSplitR; [iExact "Hcfg"|].
    iSplitR.
    { iPureIntro. rewrite Hdcsl Hdcpin.
      exact (vpo_slot _ _ _ Hok p sl pin Hs Hpin). }
    iExists q. iSplitR; [iExact "Hposq"|].
    rewrite Hdcsl.
    iFrame "Hstm". iIntros "Hstm".
    iSplitR "Hpub Hrd Hcm"; [| by iFrame "Hpub Hrd Hcm"].
    iExists pr, dma, t0, t1, lw, F, hist, pm.
    iSplitR; [iExact "Hcfg"|].
    iSplitL "Hdma"; [iExact "Hdma"|].
    iSplitL "Hhalf"; [iExact "Hhalf"|].
    iSplitR; [iPureIntro; exact Hctl|].
    iSplitR; [iPureIntro; exact Hok|].
    iSplitR; [iPureIntro; exact Hal|].
    iSplitR; [iPureIntro; exact Hseen|].
    iSplitR; [iPureIntro; exact Hah|].
    iSplitR; [iPureIntro; exact Htkc|].
    iSplitR; [iPureIntro; exact Hui|].
    iSplitR; [iPureIntro; exact Hridx|].
    iSplitL "Hrel"; [iExact "Hrel"|].
    iSplitL "Hfl"; [iExact "Hfl"|].
    iSplitL "Hflr"; [iExact "Hflr"|].
    iSplitL "Hpos"; [iExact "Hpos"|].
    iSplitR; [iPureIntro; exact Hpmh|].
    iSplitR; [iExact "Hposm"|].
    iSplitR; [iPureIntro; exact HhF|].
    iSplitR; [iPureIntro; exact Hwce|].
    iSplitR; [iPureIntro; exact Hwt|].
    iSplitL "Hslot"; [iExact "Hslot"|].
    iSplitL "Hord"; [iExact "Hord"|].
    iSplitR; [iExact "Hordm"|].
    iSplitL "Hnc"; [iExact "Hnc"|].
    iSplitL "Hnp"; [iExact "Hnp"|].
    iSplitL "Hnr"; [iExact "Hnr"|].
    iSplitL "Hstage"; [iExact "Hstage"|].
    iFrame "Hpend".
    iSplitL "Hhauth Hhbig".
    { rewrite /heads_res_at. iExists hs. iFrame "Hhauth".
      iSplitR; [by iPureIntro|]. iSplitR; [by iPureIntro|]. iExact "Hhbig". }
    iApply (big_sepM_delete _ (vp_done pr) p sl Hdone).
    iSplitR "Hdone"; [| iExact "Hdone"].
    iExists u. iSplitR; [done|].
    iExists bs, q. iFrame "Hbs Hdone0".
    rewrite /slot_done_cells. iFrame "Hh Hl Hstm Hbuf".
    iPureIntro. split_and!;
      [ assumption | assumption | assumption | assumption | assumption
      | assumption |].
    by exists g.
  Qed.

  (* ==================================================================== *)
  (* THE HANDLER'S DEPOSIT: [b->disk = 0].                                *)
  (*                                                                      *)
  (* ONE atomic step does the whole handover.  It has to: a resource       *)
  (* cannot be borrowed out of an invariant across a close without leaving *)
  (* a token behind, so releasing the chain at the [lw] of the used        *)
  (* element and depositing it at this store would need a third receipt    *)
  (* state.  Instead the earlier reads are peeks that put everything back, *)
  (* and this store reclaims AND deposits at once.                        *)
  (*                                                                      *)
  (* NOTHING COMES BACK TO THE HANDLER.  The chain goes straight into the  *)
  (* receipt's "it all came back" disjunct, which is where the sleeping    *)
  (* [virtio_disk_rw] collects it -- and [b->disk = 0] is exactly the      *)
  (* signal that it is there.  The handler needs no claim, no position     *)
  (* lookup and no receipt of its own: the used ring named the record, and *)
  (* the coupling turns that into the entry.                              *)
  (* ==================================================================== *)
  Lemma virtio_proto_deposit_acc (γ : disk_names) (v : virtio_state)
      (np p u F0 qv V0 : nat) (cm : gmap nat dclaim) (dc : dclaim) :
    cm !! p = Some dc ->
    virtio_proto γ v -∗ disk_pub γ np -∗
    disk_ord γ p u -∗
    (* THE HANDLER IS AT THIS RECORD.  Reclaiming out of order is not merely
       unproved but unsound -- the ninth completion would overwrite the used
       element of a record still owed a look -- so the watermark is a
       PRECONDITION, and it comes back advanced by one. *)
    disk_read_at γ u -∗
    ghost_map_auth_frac (dn_claim γ) 1 cm -∗
    (* A6.126 §6, the reader side: the handler's index read established a
       view [V0] with completion [u]'s log position [qv] in it; the reader
       floor moves up to it at the reclaim *)
    disk_flr γ F0 -∗
    disk_done_pos γ u qv -∗
    ⌜(qv <= V0)%nat⌝ ==∗
    (* THE ROW DESIGN: no memory changes hands here.  The handler stores
       [b->disk = 0] afterwards through the claim ROW's own ctx cell and
       flips the row with the completion record [disk_ord γ p u] it already
       holds, below the advanced watermark [S u]. *)
    ⌜virtio_live (v_cfg v) = true⌝ ∗
    disk_cfg γ (v_cfg v) ∗
    ⌜virtio_pages_aligned (v_cfg v)⌝ ∗
    ⌜slot_pin_ok (v_cfg v) p (dc_slot dc) (dc_pin dc)⌝ ∗
    virtio_proto γ v ∗ disk_pub γ np ∗ disk_done_lb γ (S u) ∗
    disk_read_at γ (S u) ∗ disk_flr γ (Nat.max F0 V0) ∗
    ghost_map_auth_frac (dn_claim γ) 1 cm.
  Proof using .
    intro Hcm.
    iIntros "Hp Hpub #Hordp Hrd Hcm Hflr0 #Hqv %HqV".
    rewrite {1}/virtio_proto /disk_pub /disk_done_lb.
    destruct (virtio_live (v_cfg v)) eqn:Hlive; last first.
    { iDestruct "Hp" as "(Hcfg & _ & _ & _ & _ & _ & _ & Hslot & Hord & Hnc & Hnp & Hnr & Hstage & Hheads)".
      iDestruct (ghost_var_valid_2 with "Hnp Hpub") as %[Hq _].
      exfalso. exact (Qp.not_add_le_l 1 (1/2)%Qp Hq). }
    iDestruct "Hp" as (pr dma t0 t1 lw F hist pm)
      "(#Hcfg & Hdma & Hhalf & %Hctl & %Hok & %Hal & %Hseen & %Hah & %Htkc & %Hui & %Hridx &
        Hrel & Hfl & Hflr & Hpos & %Hpmh & #Hposm & %HhF &
        %Hwce & %Hwt & Hslot & Hord & #Hordm & Hnc & Hnp & Hnr & Hstage & Hheads & Hpend & Hdone)".
    (* THE COMPLETION RECORD is what says [p] is served, hence in [done] --
       the counters no longer say it, since the served order is free. *)
    rewrite /disk_ord.
    iDestruct (ghost_map_lookup with "Hord Hordp") as %Huix.
    assert (Hsrv : p ∈ vp_srv pr).
    { rewrite <- (vpo_uix_dom _ _ _ Hok). apply elem_of_dom. by exists u. }
    assert (Hpnc : (u < vp_nc pr)%nat) by exact (vpo_uix_lt _ _ _ Hok p u Huix).
    assert (Hpendnone : vp_pend pr !! p = None).
    { apply not_elem_of_dom. intro Hc'.
      destruct (proj1 (vpo_pend_dom _ _ _ Hok p) Hc') as [_ Hns].
      exact (Hns Hsrv). }
    (* THE WATERMARK SAYS THIS RECORD IS STILL OWED A LOOK, so its slot is
       still in [done] -- which is where the slot, the pin and hence the
       receipt come from.  The handler supplies none of them. *)
    rewrite /disk_read_at.
    iDestruct (ghost_var_agree with "Hnr Hrd") as %Hnreq.
    assert (Hdonein : p ∈ dom (vp_done pr)).
    { apply (vpo_done_uix _ _ _ Hok). exists u. split; [exact Huix | lia]. }
    apply elem_of_dom in Hdonein as [sl Hdone].
    assert (Hs : vp_slots pr !! p = Some sl).
    { unfold vp_slots.
      rewrite (lookup_union_r (vp_pend pr) (vp_done pr) p Hpendnone).
      exact Hdone. }
    assert (Hpinin : exists pin, vp_pin pr !! p = Some pin).
    { apply elem_of_dom. rewrite (vproto_slot_dom (v_cfg v) pr (dom dma) Hok).
      apply elem_of_dom. by exists sl. }
    destruct Hpinin as [pin Hpin].
    (* ...and the receipt for this chain's head is in the invariant's own
       entry for it, put there by the publish. *)
    assert (Hspins : vp_spins pr !! p = Some (sl, pin))
      by (unfold vp_spins; rewrite map_lookup_zip_with Hs Hpin; reflexivity).
    iDestruct "Hheads" as (hs) "(%Hhdom & %Hhcoup & Hhauth & Hhbig)".
    destruct (Hhcoup p sl pin Hspins) as (w & Hhlk & Hdcsl & Hdcpin & Hdcpos).
    iDestruct (big_sepM_delete _ hs _ (HActive w) Hhlk with "Hhbig")
      as "[Hent Hrest]".
    rewrite {1}/head_res.
    iDestruct "Hent" as "(%Hdchd & Hclaim & Hdisj)".
    (* the entry's row agrees with the handler's map: the claim is [dc] *)
    iDestruct (ghost_map_lookup with "Hcm Hclaim") as %Hcmw.
    rewrite Hdcpos Hcm in Hcmw. injection Hcmw as Heqw. subst w.
    (* THE CHAIN IS OUT.  If the entry held it back already it would own
       [dc_pin dc] -- which is [pin], which is in the lease -- and a byte
       cannot be owned twice.  The head descriptor's own bytes are the
       witness ([spo_desc]). *)
    iDestruct "Hdisj" as "[Hrecpt | Hback]"; last first.
    { (* the chain cannot already be back: the returned chain holds the
         crash-permit token, and so does the still-standing done record *)
      rewrite /chain_back. iDestruct "Hback" as (q0 u0 bs0) "(_ & _ & Hback)".
      rewrite /chain_back_at. iDestruct "Hback" as "(_ & Hbpm & _)".
      iEval (rewrite Hdcsl) in "Hbpm".
      iDestruct (big_sepM_lookup _ (vp_done pr) p sl Hdone with "Hdone")
        as "Hd'".
      iDestruct "Hd'" as (u') "[_ Hd']".
      iDestruct "Hd'" as (bs' q')
        "(_ & _ & _ & _ & _ & _ & _ & _ & _ & Hperm')".
      iDestruct (perm_tok_excl with "Hperm' Hbpm") as %[]. }
    (* the receipt the entry was holding, at this chain's own position *)
    iEval (rewrite /disk_receipt Hdcpos Hdcsl Hdcpin) in "Hrecpt".
    pose proof (vpo_slot _ _ _ Hok p sl pin Hs Hpin) as Hslotok.
    pose proof (vpo_wr_pin _ _ _ Hok p sl pin Hs Hpin) as Hwrpin.
    pose proof (vpo_standing _ _ _ Hok p sl pin Hs Hpin) as Hstand.
    iDestruct (big_sepM_delete _ (vp_done pr) p sl Hdone with "Hdone")
      as "[Hdres Hdone]".
    iDestruct "Hdres" as (u') "[%Hu' Hdres]".
    rewrite Huix in Hu'. injection Hu' as <-.
    iDestruct "Hdres" as (bs qs)
      "(%Hbslen & Hbs & %Hout & %Hre & %Hrl & %Hst & %Hbl & %Hhq & Hcells &
        Hdone0)".
    rewrite /slot_done_cells. iDestruct "Hcells" as "(Hh & Hl & Hstm & Hbuf)".
    (* the record's stamp is the caller's fragment's: both mirror [pm !! u] *)
    destruct Hhq as [gq Hgq].
    iDestruct (ghost_map_lookup with "Hpos Hqv") as %Hpmqv.
    assert (Hqs : qs = qv).
    { assert (Hpq : pm !! u = Some qs) by (apply Hpmh; by exists gq).
      congruence. }
    subst qs.
    (* the payoff map: the pin, the status byte, and (for a read) the buffer *)
    assert (HdomSB : dom ({[ vr_status (vs_req sl) := byte_zero ]}
                          ∪ (if vs_is_out sl then ∅
                             else range_map (vr_buf (vs_req sl)) (length bs)
                                    (fun j : nat => bs !!! j)))
                     = slot_wr sl).
    { rewrite dom_union_L dom_singleton_L. unfold slot_wr. f_equal.
      destruct (vs_is_out sl); [ apply dom_empty_L |].
      rewrite range_map_dom Hbslen. reflexivity. }
    assert (HdSB : {[ vr_status (vs_req sl) := byte_zero ]}
                   ##ₘ (if vs_is_out sl then ∅
                        else range_map (vr_buf (vs_req sl)) (length bs)
                               (fun j : nat => bs !!! j))).
    { apply map_disjoint_dom. rewrite dom_singleton_L.
      destruct (vs_is_out sl) eqn:Hoo.
      - rewrite dom_empty_L. apply elem_of_disjoint. intros a _ Hb.
        exact (proj1 (elem_of_empty a) Hb).
      - rewrite range_map_dom Hbslen. apply elem_of_disjoint. intros a Ha Hb.
        apply elem_of_singleton in Ha. rewrite Ha in Hb.
        exact (spo_stat _ _ _ _ Hslotok Hoo Hb). }
    assert (HdPIN : pin ##ₘ ({[ vr_status (vs_req sl) := byte_zero ]}
                             ∪ (if vs_is_out sl then ∅
                                else range_map (vr_buf (vs_req sl)) (length bs)
                                       (fun j : nat => bs !!! j)))).
    { apply map_disjoint_dom. rewrite HdomSB. apply gset_disj_sym. exact Hwrpin. }
    assert (HdomMM : dom (pin ∪ ({[ vr_status (vs_req sl) := byte_zero ]}
                          ∪ (if vs_is_out sl then ∅
                             else range_map (vr_buf (vs_req sl)) (length bs)
                                    (fun j : nat => bs !!! j))))
                     = slot_fp sl pin).
    { rewrite dom_union_L HdomSB. reflexivity. }
    assert (HPINsub : pin ⊆ dma)
      by (etransitivity;
          [ exact (vproto_pin_ctl (v_cfg v) pr (dom dma) p pin Hok Hpin)
          | exact Hctl ]).
    assert (HMMsub : pin ∪ ({[ vr_status (vs_req sl) := byte_zero ]}
                     ∪ (if vs_is_out sl then ∅
                        else range_map (vr_buf (vs_req sl)) (length bs)
                               (fun j : nat => bs !!! j))) ⊆ dma).
    { apply map_union_least; [exact HPINsub|]. apply map_union_least.
      - apply insert_subseteq_l; [ exact Hst | apply map_empty_subseteq ].
      - destruct (vs_is_out sl) eqn:Hoo; [ apply map_empty_subseteq |].
        apply range_map_sub; [ rewrite Hbslen; apply vs_len_bound |].
        intros j Hj.
        destruct (read_byte_list_spec dma (vr_buf (vs_req sl)) (vs_len sl) bs
                    (Hbl eq_refl)) as [Hl Hlk].
        destruct (lookup_lt_is_Some_2 bs j ltac:(lia)) as [b Hb].
        rewrite (list_lookup_total_correct bs j b Hb). exact (Hlk j b Hb). }
    (* the reclaim's control set and its split, hoisted *)
    destruct (vproto_reclaim_ctl (v_cfg v) pr (dom dma) p sl pin Hok Hdone Hpin)
      as (Hctlr & Hdisjr & Hctlsplit).
    (* the pin's LEDGER halves leave the control set *)
    assert (Hpindel : pin ##ₘ pins_union (delete p (vp_pin pr)))
      by exact (proj2 (proj1 (map_disjoint_union_r pin _ _) Hdisjr)).
    assert (Hpins_split : pins_union (vp_pin pr)
                          = pin ∪ pins_union (delete p (vp_pin pr))).
    { apply (pins_union_delete (vp_pin pr) p pin Hpin).
      intros q1 q2 m1 m2 Hne Hm1 Hm2.
      apply map_disjoint_dom.
      destruct (vproto_slot_of_pin (v_cfg v) pr (dom dma) q1 m1 Hok Hm1)
        as [s1 Hs1].
      destruct (vproto_slot_of_pin (v_cfg v) pr (dom dma) q2 m2 Hok Hm2)
        as [s2 Hs2].
      apply (gset_disj_mono (dom m1) (slot_fp s1 m1) (dom m2) (slot_fp s2 m2));
        [ apply slot_fp_pin | apply slot_fp_pin
        | exact (vpo_fp_disj _ _ _ Hok q1 q2 s1 s2 m1 m2 Hne Hs1 Hm1 Hs2 Hm2) ]. }
    iEval (rewrite (half_map_ctl_split _ _ _ Hok)) in "Hhalf".
    iDestruct "Hhalf" as "[Hai [Hring Hpins]]".
    iEval (rewrite Hpins_split (half_map_union _ _ Hpindel)) in "Hpins".
    iDestruct "Hpins" as "[Hpinh HpinsR]".
    (* the framing fact for the shrunk lease *)
    assert (Hframe : forall x : Arch.pa, x ∉ slot_fp sl pin ->
              (dma ∖ (pin ∪ ({[ vr_status (vs_req sl) := byte_zero ]}
                 ∪ (if vs_is_out sl then ∅
                    else range_map (vr_buf (vs_req sl)) (length bs)
                           (fun j : nat => bs !!! j))))) !! x = dma !! x).
    { intros x Hx. apply lookup_difference_out. rewrite HdomMM. exact Hx. }
    assert (Hdomdiff : dom (dma ∖ (pin ∪ ({[ vr_status (vs_req sl) := byte_zero ]}
                 ∪ (if vs_is_out sl then ∅
                    else range_map (vr_buf (vs_req sl)) (length bs)
                           (fun j : nat => bs !!! j)))))
                       = dom dma ∖ slot_fp sl pin)
      by (rewrite dom_difference_L HdomMM; reflexivity).
    (* the pure surgery *)
    assert (HAsub : (avail_idx_bytes (v_cfg v) (vp_np pr)
                     ∪ ring_bytes (v_cfg v) (vp_ring pr))
                    ∪ pins_union (delete p (vp_pin pr)) ⊆ dma).
    { etransitivity; [| exact Hctl ]. rewrite Hctlsplit.
      apply map_union_mono_r, (map_union_subseteq_r _ _ Hpindel). }
    assert (HAdisj : dom ((avail_idx_bytes (v_cfg v) (vp_np pr)
                           ∪ ring_bytes (v_cfg v) (vp_ring pr))
                          ∪ pins_union (delete p (vp_pin pr)))
                     ## slot_fp sl pin).
    { apply elem_of_disjoint. intros a Ha Hb.
      rewrite dom_union_L dom_union_L avail_idx_bytes_dom
              (ring_bytes_dom_eq (v_cfg v) (vp_ring pr)) in Ha.
      apply elem_of_union in Ha as [Ha|Ha].
      - (* the index word and the ring cells are both STANDING regions: no
           slot's footprint ever meets them *)
        apply elem_of_union in Ha as [Ha|Ha].
        + exact (proj1 (elem_of_disjoint _ _) Hstand a Hb
                   (elem_of_union_l _ _ _ (elem_of_union_l _ _ _ Ha))).
        + exact (proj1 (elem_of_disjoint _ _) Hstand a Hb
                   (elem_of_union_l _ _ _ (elem_of_union_r _ _ _ Ha))).
      - apply pins_union_dom_inv in Ha as (q & mq & Hq & Hmq).
        apply lookup_delete_Some in Hq as [Hne Hq].
        destruct (vproto_slot_of_pin (v_cfg v) pr (dom dma) q mq Hok Hq)
          as [slq Hsq].
        exact (proj1 (elem_of_disjoint _ _)
                 (vpo_fp_disj _ _ _ Hok p q sl slq pin mq
                    Hne Hs Hpin Hsq Hq) a Hb
                 (slot_fp_pin slq mq a Hmq)). }
    (* ghost moves *)
    iMod (ghost_map_delete with "Hslot Hrecpt") as "Hslot".
    iDestruct (mono_nat_lb_own_get with "Hnc") as "#Hlbnc".
    assert (Hsp : (S u <= vp_nc pr)%nat) by lia.
    iDestruct (mono_nat_lb_own_le (S u) Hsp with "Hlbnc") as "#Hlbp".
    (* THE WATERMARK: the caller's half says it is looking at record [u], so
       [u] IS [vp_nr pr] -- which is the in-order premise [vproto_ok_reclaim]
       wants -- and both halves step to [S u] together. *)
    rewrite /disk_read_at.
    (* the watermark agreement was taken up front, to find the slot *)
    iMod (ghost_var_update_2 (S u) with "Hnr Hrd") as "[Hnr Hrd]";
      [apply Qp.half_half|].
    assert (Huixnr : vp_uix pr !! p = Some (vp_nr pr))
      by (rewrite Hnreq; exact Huix).
    (* A6.126 §6: the hole loses the pin and this record's footprint; the
       used element's cells RETURN to the sealed lease.  Everything below is
       the pure geometry of that move. *)
    pose proof (vproto_ok_reclaim (v_cfg v) pr (dom dma) p sl pin Hok Huixnr
                  Hdone Hpin) as Hok2.
    assert (Hle8 : (vp_nc pr - vp_nr pr <= 8)%nat)
      by exact (vproto_unread_le8 (v_cfg v) pr (dom dma) Hok).
    assert (Hzipdel : map_zip (vp_uix pr) (delete p (vp_done pr))
                      = delete p (map_zip (vp_uix pr) (vp_done pr))).
    { apply map_eq. intro k.
      destruct (decide (k = p)) as [->|Hne].
      - rewrite map_lookup_zip_with lookup_delete_eq lookup_delete_eq.
        destruct (vp_uix pr !! p) as [x|]; reflexivity.
      - rewrite map_lookup_zip_with lookup_delete_ne; [| exact (not_eq_sym Hne)].
        rewrite lookup_delete_ne; [| exact (not_eq_sym Hne)].
        rewrite map_lookup_zip_with. reflexivity. }
    assert (Hzz : map_zip (vp_uix (vproto_reclaim_state pr p))
                          (vp_done (vproto_reclaim_state pr p))
                  = delete p (map_zip (vp_uix pr) (vp_done pr)))
      by (rewrite vpr_uix vpr_done; exact Hzipdel).
    assert (Hzlk : map_zip (vp_uix pr) (vp_done pr) !! p = Some (u, sl))
      by (rewrite map_lookup_zip_with Huix Hdone; reflexivity).
    pose proof (done_dom_delete (v_cfg v) _ p (u, sl) Hzlk) as Hdonesplit.
    cbn [fst snd] in Hdonesplit.
    assert (HdomC : dom (vproto_ctl (v_cfg v) pr)
                    = dom (avail_idx_bytes (v_cfg v) (vp_np pr))
                      ∪ dom (ring_bytes (v_cfg v) (vp_ring pr))
                      ∪ (dom pin ∪ dom (pins_union (delete p (vp_pin pr)))))
      by (rewrite Hctlsplit !dom_union_L; reflexivity).
    assert (HdomC' : dom (vproto_ctl (v_cfg v) (vproto_reclaim_state pr p))
                     = dom (avail_idx_bytes (v_cfg v) (vp_np pr))
                       ∪ dom (ring_bytes (v_cfg v) (vp_ring pr))
                       ∪ dom (pins_union (delete p (vp_pin pr))))
      by (rewrite Hctlr !dom_union_L; reflexivity).
    (* every remaining done cell is an OTHER record's *)
    assert (Hdr : forall a, a ∈ done_dom (v_cfg v)
                    (delete p (map_zip (vp_uix pr) (vp_done pr))) ->
              exists k uk xk pk, k ≠ p /\ vp_done pr !! k = Some xk
                /\ vp_uix pr !! k = Some uk /\ vp_pin pr !! k = Some pk
                /\ vp_slots pr !! k = Some xk
                /\ a ∈ slot_done_dom (v_cfg v) uk xk).
    { intros a Ha. apply elem_of_done_dom in Ha as (k & usl & Hk & Ha).
      apply lookup_delete_Some in Hk as [Hne Hk].
      destruct usl as [uk xk]. apply map_lookup_zip_Some in Hk as [Huk Hxk].
      cbn in Huk, Hxk, Ha.
      pose proof (vproto_done_slot (v_cfg v) pr (dom dma) k xk Hok Hxk) as Hks.
      assert (Hkpin : exists pk, vp_pin pr !! k = Some pk).
      { apply elem_of_dom. rewrite (vproto_slot_dom (v_cfg v) pr (dom dma) Hok).
        apply elem_of_dom. by exists xk. }
      destruct Hkpin as [pk Hpk].
      by exists k, uk, xk, pk. }
    (* the payoff sits outside the new hole *)
    assert (Hpayout : dom (pin ∪ ({[ vr_status (vs_req sl) := byte_zero ]}
                       ∪ (if vs_is_out sl then ∅
                          else range_map (vr_buf (vs_req sl)) (length bs)
                                 (fun j : nat => bs !!! j))))
                      ## lease_hole (v_cfg v) (vproto_reclaim_state pr p)).
    { rewrite HdomMM. unfold lease_hole, lease_hole_pure.
      rewrite Hzz HdomC'.
      apply elem_of_disjoint. intros a Ha Hb.
      apply elem_of_union in Hb as [Hb|Hb];
        [ apply elem_of_union in Hb as [Hb|Hb] |].
      - apply elem_of_union in Hb as [Hb|Hb];
          [ apply elem_of_union in Hb as [Hb|Hb] |].
        + rewrite avail_idx_bytes_dom in Hb.
          exact (proj1 (elem_of_disjoint _ _) Hstand a Ha
                   (elem_of_union_l _ _ _ (elem_of_union_l _ _ _ Hb))).
        + rewrite (ring_bytes_dom_eq (v_cfg v)) in Hb.
          exact (proj1 (elem_of_disjoint _ _) Hstand a Ha
                   (elem_of_union_l _ _ _ (elem_of_union_r _ _ _ Hb))).
        + apply pins_union_dom_inv in Hb as (k & mk & Hk & Hmk).
          apply lookup_delete_Some in Hk as [Hne Hk].
          destruct (vproto_slot_of_pin (v_cfg v) pr (dom dma) k mk Hok Hk)
            as [slk Hslk].
          exact (proj1 (elem_of_disjoint _ _)
                   (vpo_fp_disj _ _ _ Hok p k sl slk pin mk
                      Hne Hs Hpin Hslk Hk)
                   a Ha (slot_fp_pin slk mk a Hmk)).
      - apply pa_range_elim in Hb as (j & Hj & ->).
        exact (proj1 (elem_of_disjoint _ _) Hstand _ Ha
                 (elem_of_union_r _ _ _ (used_idx_in_page (v_cfg v) j Hj))).
      - destruct (Hdr a Hb)
          as (k & uk & xk & pk & Hne & Hxk & Huk & Hpk & Hks & Hain).
        unfold slot_done_dom in Hain.
        apply elem_of_union in Hain as [Hain|Hain].
        + exact (proj1 (elem_of_disjoint _ _)
                   (vpo_fp_disj _ _ _ Hok p k sl xk pin pk
                      (fun e => Hne (eq_sym e)) Hs Hpin Hks Hpk)
                   a Ha (slot_fp_wr xk pk a Hain)).
        + exact (proj1 (elem_of_disjoint _ _) Hstand a Ha
                   (elem_of_union_r _ _ _
                      (elem_dom_in_page (v_cfg v) uk a Hain))). }
    (* ...and so does the used element *)
    assert (Helout : elem_dom (v_cfg v) u
                     ## lease_hole (v_cfg v) (vproto_reclaim_state pr p)).
    { unfold lease_hole, lease_hole_pure. rewrite Hzz HdomC'.
      apply elem_of_disjoint. intros a Ha Hb.
      pose proof (elem_dom_in_page (v_cfg v) u a Ha) as Hup.
      apply elem_of_union in Hb as [Hb|Hb];
        [ apply elem_of_union in Hb as [Hb|Hb] |].
      - apply elem_of_union in Hb as [Hb|Hb];
          [ apply elem_of_union in Hb as [Hb|Hb] |].
        + rewrite avail_idx_bytes_dom in Hb.
          exact (proj1 (elem_of_disjoint _ _) (vpo_idx_used _ _ _ Hok) a Hb Hup).
        + rewrite (ring_bytes_dom_eq (v_cfg v)) in Hb.
          exact (proj1 (elem_of_disjoint _ _) (vpo_ring_used _ _ _ Hok) a Hb Hup).
        + apply pins_union_dom_inv in Hb as (k & mk & Hk & Hmk).
          apply lookup_delete_Some in Hk as [_ Hk].
          destruct (vproto_slot_of_pin (v_cfg v) pr (dom dma) k mk Hok Hk)
            as [slk Hslk].
          exact (proj1 (elem_of_disjoint _ _)
                   (vpo_standing _ _ _ Hok k slk mk Hslk Hk) a
                   (slot_fp_pin slk mk a Hmk)
                   (elem_of_union_r _ _ _ Hup)).
      - exact (proj1 (elem_of_disjoint _ _) (elem_idx_disj (v_cfg v) u) a Ha Hb).
      - destruct (Hdr a Hb)
          as (k & uk & xk & pk & Hne & Hxk & Huk & Hpk & Hks & Hain).
        unfold slot_done_dom in Hain.
        apply elem_of_union in Hain as [Hain|Hain].
        + exact (proj1 (elem_of_disjoint _ _)
                   (vpo_standing _ _ _ Hok k xk pk Hks Hpk) a
                   (slot_fp_wr xk pk a Hain)
                   (elem_of_union_r _ _ _ Hup)).
        + assert (Hukne : uk ≠ u).
          { intro He. subst uk.
            exact (Hne (vpo_uix_inj _ _ _ Hok k p u Huk Huix)). }
          assert (Huknr : (vp_nr pr <= uk)%nat).
          { destruct (proj1 (vpo_done_uix _ _ _ Hok k)
                        (elem_of_dom_2 _ _ _ Hxk)) as (u2 & Hu2 & Hle2).
            assert (u2 = uk) by congruence. subst u2. exact Hle2. }
          pose proof (vpo_uix_lt _ _ _ Hok k uk Huk) as Huklt.
          assert (Hmod : (Z.of_nat uk `mod` 8)%Z ≠ (Z.of_nat u `mod` 8)%Z).
          { intro Hc.
            assert (Hd : ((Z.of_nat uk - Z.of_nat u) `mod` 8)%Z = 0%Z)
              by (rewrite Zminus_mod Hc Z.sub_diag; apply Zmod_0_l).
            rewrite Z.mod_small in Hd; lia. }
          exact (proj1 (elem_of_disjoint _ _)
                   (elem_dom_disj (v_cfg v) uk u Hmod) a Hain Ha). }
    (* the hole shift, per address *)
    assert (Hhiff : forall a, a ∈ lease_hole (v_cfg v) pr
              <-> a ∈ lease_hole (v_cfg v) (vproto_reclaim_state pr p)
                  \/ a ∈ dom (pin ∪ ({[ vr_status (vs_req sl) := byte_zero ]}
                       ∪ (if vs_is_out sl then ∅
                          else range_map (vr_buf (vs_req sl)) (length bs)
                                 (fun j : nat => bs !!! j))))
                  \/ a ∈ elem_dom (v_cfg v) u).
    { intro a. unfold lease_hole, lease_hole_pure.
      rewrite Hzz Hdonesplit HdomC HdomC' HdomMM.
      unfold slot_done_dom, slot_fp.
      set (AV := dom (avail_idx_bytes (v_cfg v) (vp_np pr))).
      set (RG := dom (ring_bytes (v_cfg v) (vp_ring pr))).
      set (PU := dom (pins_union (delete p (vp_pin pr)))).
      set (PI := dom pin).
      set (WR := slot_wr sl).
      set (EL := elem_dom (v_cfg v) u).
      set (ID := used_idx_dom (v_cfg v)).
      set (DR := done_dom (v_cfg v)
                   (delete p (map_zip (vp_uix pr) (vp_done pr)))).
      clearbody AV RG PU PI WR EL ID DR.
      (* [set_solver] unfolds and case-splits EVERY hypothesis in scope, and
         this context carries [Hdr] (a ∀→∃ over five conjuncts), [Hframe],
         and a dozen [range_map]/[dom] facts -- it never returns.  The goal
         is over the eight abstracted sets only, so drop everything else. *)
      clear - a AV RG PU PI WR EL ID DR.
      set_solver. }
    (* the resealed element cells: the lease's own bytes, restamped plain *)
    assert (Helsub : range_map (used_elem_pa (v_cfg v) u) 4
                       (nth_byte (Z_to_bv 32 (bv_unsigned (vr_head (vs_req sl)))))
                     ∪ range_map (pa_off (used_elem_pa (v_cfg v) u) 4) 4
                         (nth_byte (vreq_used_len (vs_req sl)))
                     ⊆ dma).
    { apply map_union_least.
      - apply range_map_sub; [lia|]. intros j Hj.
        apply (read_bytes_spec dma (used_elem_pa (v_cfg v) u) 4 _ Hre). lia.
      - apply range_map_sub; [lia|]. intros j Hj.
        apply (read_bytes_spec dma (pa_off (used_elem_pa (v_cfg v) u) 4) 4 _
                 Hrl). lia. }
    assert (Heldom : dom (range_map (used_elem_pa (v_cfg v) u) 4
                            (nth_byte (Z_to_bv 32
                               (bv_unsigned (vr_head (vs_req sl)))))
                          ∪ range_map (pa_off (used_elem_pa (v_cfg v) u) 4) 4
                              (nth_byte (vreq_used_len (vs_req sl))))
                     = elem_dom (v_cfg v) u).
    { rewrite dom_union_L !range_map_dom. unfold elem_dom.
      rewrite pa_range_split8. reflexivity. }
    assert (Hd48 : range_map (used_elem_pa (v_cfg v) u) 4
                     (nth_byte (Z_to_bv 32 (bv_unsigned (vr_head (vs_req sl)))))
                   ##ₘ range_map (pa_off (used_elem_pa (v_cfg v) u) 4) 4
                         (nth_byte (vreq_used_len (vs_req sl)))).
    { apply map_disjoint_dom. rewrite !range_map_dom.
      apply elem_of_disjoint. intros a Ha Hb.
      apply pa_range_elim in Hb as (j & Hj & ->).
      exact (elem_len_off_head (v_cfg v) u j Hj Ha). }
    assert (Hiff2 : forall a, a ∈ lease_hole (v_cfg v) pr
              <-> a ∈ lease_hole (v_cfg v) (vproto_reclaim_state pr p)
                  \/ a ∈ dom (pin ∪ ({[ vr_status (vs_req sl) := byte_zero ]}
                       ∪ (if vs_is_out sl then ∅
                          else range_map (vr_buf (vs_req sl)) (length bs)
                                 (fun j : nat => bs !!! j))))
                  \/ a ∈ dom (range_map (used_elem_pa (v_cfg v) u) 4
                              (nth_byte (Z_to_bv 32
                                 (bv_unsigned (vr_head (vs_req sl)))))
                            ∪ range_map (pa_off (used_elem_pa (v_cfg v) u) 4) 4
                                (nth_byte (vreq_used_len (vs_req sl)))))
      by (intro a; rewrite Heldom; exact (Hhiff a)).
    assert (Helout2 : dom (range_map (used_elem_pa (v_cfg v) u) 4
                             (nth_byte (Z_to_bv 32
                                (bv_unsigned (vr_head (vs_req sl)))))
                           ∪ range_map (pa_off (used_elem_pa (v_cfg v) u) 4) 4
                               (nth_byte (vreq_used_len (vs_req sl))))
                      ## lease_hole (v_cfg v) (vproto_reclaim_state pr p))
      by (rewrite Heldom; exact Helout).
    assert (Hpe : dom (pin ∪ ({[ vr_status (vs_req sl) := byte_zero ]}
                    ∪ (if vs_is_out sl then ∅
                       else range_map (vr_buf (vs_req sl)) (length bs)
                              (fun j : nat => bs !!! j))))
                  ## dom (range_map (used_elem_pa (v_cfg v) u) 4
                            (nth_byte (Z_to_bv 32
                               (bv_unsigned (vr_head (vs_req sl)))))
                          ∪ range_map (pa_off (used_elem_pa (v_cfg v) u) 4) 4
                              (nth_byte (vreq_used_len (vs_req sl))))).
    { rewrite Heldom HdomMM. apply elem_of_disjoint. intros a Ha Hb.
      exact (proj1 (elem_of_disjoint _ _) Hstand a Ha
               (elem_of_union_r _ _ _ (elem_dom_in_page (v_cfg v) u a Hb))). }
    iAssert (dma_own (range_map (used_elem_pa (v_cfg v) u) 4
                        (nth_byte (Z_to_bv 32 (bv_unsigned (vr_head (vs_req sl)))))
                      ∪ range_map (pa_off (used_elem_pa (v_cfg v) u) 4) 4
                          (nth_byte (vreq_used_len (vs_req sl)))))
      with "[Hh Hl]" as "Helem".
    { rewrite /dma_own.
      rewrite (big_sepM_union _ _ _ Hd48).
      assert (H4 : Z.of_nat 4 < 18446744073709551616) by lia.
      rewrite (range_map_big_sepM _ _ _ _ H4) (range_map_big_sepM _ _ _ _ H4).
      iSplitL "Hh".
      - iApply (big_sepL_impl with "Hh"). iIntros "!>" (k j _) "H".
        iApply ledger_le_ledger. iExact "H".
      - iApply (big_sepL_impl with "Hl"). iIntros "!>" (k j _) "H".
        iApply ledger_le_ledger. iExact "H". }
    iDestruct (dma_own_x_reshuffle dma _ _ _ _ Hiff2 Hpayout Helout2 Hpe Helsub
                 with "Hdma Helem") as "Hdma".
    (* ...and the control set at the reclaimed state *)
    assert (Hvprpin : vp_pin (vproto_reclaim_state pr p)
                      = delete p (vp_pin pr)) by reflexivity.
    assert (Hvprring : vp_ring (vproto_reclaim_state pr p) = vp_ring pr)
      by reflexivity.
    iAssert (half_map (vproto_ctl (v_cfg v) (vproto_reclaim_state pr p)))
      with "[Hai Hring HpinsR]" as "Hhalf".
    { rewrite (half_map_ctl_split _ _ _ Hok2) vpr_np Hvprring Hvprpin.
      iFrame "Hai Hring HpinsR". }
    (* the reader floor moves up to the view the index read established *)
    rewrite /disk_flr.
    iDestruct (ghost_var_agree with "Hflr Hflr0") as %HFeq. subst F0.
    iMod (ghost_var_update_2 (Nat.max F V0) with "Hflr Hflr0")
      as "[Hflr Hflr0]"; [apply Qp.half_half|].
    (* THE DEPOSIT.  Everything the device gave back goes into the receipt's
       "it all came back" disjunct, beside [b->disk = 0] -- which is the
       signal the sleeping publisher is waiting on.  The [dn_slot] receipt
       that was in the other disjunct is spent retiring the slot. *)
    iAssert (head_res γ (Z.to_nat (bv_unsigned (vr_head (vs_req sl))))
                      (HActive dc))
      with "[Hclaim Hpinh Hstm Hdone0 Hbs Hbuf]" as "Hent".
    { rewrite /head_res. iSplitR; [iPureIntro; by rewrite Hdcsl|].
      iFrame "Hclaim". iRight.
      rewrite /chain_back /chain_back_at /disk_ord Hdcsl Hdcpin Hdcpos.
      iExists qv, u, bs. iFrame "Hordp Hqv Hpinh Hdone0 Hbs Hstm".
      iSplitR; [iPureIntro; exact Hbslen|].
      iSplitR; [iPureIntro; exact Hout|].
      destruct (vs_is_out sl) eqn:Hoo; [done|].
      iExact "Hbuf". }
    iAssert (heads_res_at γ (vp_spins pr)) with "[Hhauth Hrest Hent]" as "Hheadsnew".
    { rewrite /heads_res_at. iExists hs. iFrame "Hhauth".
      iSplitR; [by iPureIntro|]. iSplitR; [by iPureIntro|].
      rewrite (big_sepM_delete _ hs _ (HActive dc) Hhlk).
      iFrame "Hent Hrest". }
    (* rebuild *)
    iModIntro.
    iSplitR; [done|]. iSplitR; [iExact "Hcfg"|].
    iSplitR; [iPureIntro; exact Hal|].
    iSplitR; [iPureIntro; rewrite Hdcsl Hdcpin; exact Hslotok|].
    iFrame "Hpub Hlbp Hrd Hflr0 Hcm".
    rewrite /virtio_proto Hlive.
    iExists (vproto_reclaim_state pr p),
      (dma ∖ (pin ∪ ({[ vr_status (vs_req sl) := byte_zero ]}
         ∪ (if vs_is_out sl then ∅
            else range_map (vr_buf (vs_req sl)) (length bs)
                   (fun j : nat => bs !!! j))))),
      t0, t1, lw, (Nat.max F V0), hist, pm.
    rewrite (vp_spins_reclaim (v_cfg v) pr (dom dma) p sl Hok Hdone)
            vpr_nc vpr_np vpr_pend vpr_done vpr_uix.
    rewrite vpr_nr Hnreq.
    (* the retired request leaves [vp_spins]; the receipts' coupling only ever
       had to cover the live ones, so it survives the shrink.  Its entry stays
       in the map -- now holding the whole chain, for the publisher. *)
    iDestruct (heads_res_at_mono γ (vp_spins pr) (delete p (vp_spins pr))
                 with "Hheadsnew") as "Hheads".
    { intros q x Hq. apply lookup_delete_Some in Hq as [_ Hq]. exact Hq. }
    (* the pending slots' stage facts survive the shrink: the reclaimed
       slot's bytes are neither on the used page nor any pending slot's *)
    iPoseProof (pend_stage_frame γ (v_cfg v) pr (dom dma) dma
                  (dma ∖ (pin ∪ ({[ vr_status (vs_req sl) := byte_zero ]}
                     ∪ (if vs_is_out sl then ∅
                        else range_map (vr_buf (vs_req sl)) (length bs)
                               (fun j : nat => bs !!! j)))))
                  (v_cache v) Hok with "Hpend") as "Hpend".
    { intros x Hx. apply Hframe. intro Hc'.
      exact (proj1 (elem_of_disjoint _ _) Hstand _ Hc' (elem_of_union_r _ _ _ Hx)). }
    { intros q slq pinq Hq Hpinq x Hx. apply Hframe. intro Hc'.
      assert (Hqne : q <> p)
        by (intro Hc; subst q; rewrite Hq in Hpendnone; discriminate).
      exact (proj1 (elem_of_disjoint _ _)
               (vpo_fp_disj _ _ _ Hok q p slq sl pinq pin Hqne
                  (vproto_pend_slot pr _ _ Hq) Hpinq Hs Hpin)
               x (slot_fp_wr slq pinq x Hx) Hc'). }
    iSplitR; [iExact "Hcfg"|].
    iSplitL "Hdma"; [iExact "Hdma"|].
    iSplitL "Hhalf"; [iExact "Hhalf"|].
    iSplitR.
    { iPureIntro. rewrite Hctlr. apply map_sub_difference; [exact HAsub|].
      rewrite HdomMM. exact HAdisj. }
    iSplitR.
    { iPureIntro. rewrite Hdomdiff.
      exact (vproto_ok_reclaim (v_cfg v) pr (dom dma) p sl pin Hok Huixnr
               Hdone Hpin). }
    iSplitR; [iPureIntro; exact Hal|].
    iSplitR; [iPureIntro; exact Hseen|].
    iSplitR; [iPureIntro; exact Hah|].
    iSplitR; [iPureIntro; exact Htkc|].
    iSplitR; [iPureIntro; exact Hui|].
    iSplitR.
    { iPureIntro. apply (read_bytes_transfer dma); [| exact Hridx].
      intros j Hj. assert (Hj2 : (j < 2)%nat) by lia.
      apply Hframe. intro Hc'.
      exact (proj1 (elem_of_disjoint _ _) Hstand _ Hc'
               (elem_of_union_r _ _ _ (used_idx_in_page (v_cfg v) j Hj2))). }
    iSplitL "Hrel"; [iExact "Hrel"|].
    iSplitL "Hfl"; [iExact "Hfl"|].
    iSplitL "Hflr"; [iExact "Hflr"|].
    iSplitL "Hpos"; [iExact "Hpos"|].
    iSplitR; [iPureIntro; exact Hpmh|].
    iSplitR; [iExact "Hposm"|].
    (* the floor bound, one record higher: the new entry's stamp is [qv],
       which the caller's view [V0] has, and the floor moved up to it *)
    iSplitR.
    { iPureIntro. intros u2 q2 g2 Hu2 Hlt2.
      destruct (decide (u2 = u)) as [->|Hne2].
      - assert (Hq2 : q2 = qv) by congruence. subst q2. lia.
      - assert (Hlt3 : (u2 < vp_nr pr)%nat) by lia.
        pose proof (HhF u2 q2 g2 Hu2 Hlt3). lia. }
    iSplitR; [iPureIntro; exact Hwce|].
    iSplitR; [iPureIntro; exact Hwt|].
    iSplitL "Hslot"; [iExact "Hslot"|].
    iSplitL "Hord"; [iExact "Hord"|].
    iSplitR; [iExact "Hordm"|].
    iSplitL "Hnc"; [iExact "Hnc"|].
    iSplitL "Hnp"; [iExact "Hnp"|].
    iSplitL "Hnr"; [iExact "Hnr"|].
    iSplitL "Hstage"; [iExact "Hstage"|].
    iSplitL "Hheads"; [iExact "Hheads"|].
    iSplitL "Hpend"; [iExact "Hpend"|].
    (* the OTHER done records survive the shrink *)
    assert (Hmono : forall k u' x, delete p (vp_done pr) !! k = Some x ->
              vp_uix pr !! k = Some u' ->
              slot_done_res γ (v_cfg v) dma hist u' x
              ⊢ slot_done_res γ (v_cfg v)
                  (dma ∖ (pin ∪ ({[ vr_status (vs_req sl) := byte_zero ]}
                     ∪ (if vs_is_out sl then ∅
                        else range_map (vr_buf (vs_req sl)) (length bs)
                               (fun j : nat => bs !!! j))))) hist u' x).
    { intros k u' x Hk Hu'. apply bi.wand_entails.
      apply lookup_delete_Some in Hk as [Hkne Hk].
      pose proof (vproto_done_slot (v_cfg v) pr (dom dma) k x Hok Hk) as Hks.
      assert (Hkpin : exists pinq, vp_pin pr !! k = Some pinq).
      { apply elem_of_dom. rewrite (vproto_slot_dom (v_cfg v) pr (dom dma) Hok).
        apply elem_of_dom. exists x. exact Hks. }
      destruct Hkpin as [pinq Hpinq].
      pose proof (vpo_fp_disj _ _ _ Hok k p x sl pinq pin
                    (fun e => Hkne (eq_sym e)) Hks Hpinq Hs Hpin) as Hfpd.
      apply slot_done_res_mono; [| reflexivity].
      intros a Ha. unfold slot_done_dom in Ha.
      apply elem_of_union in Ha as [Ha|Ha].
      - apply Hframe. intro Hc'.
        exact (proj1 (elem_of_disjoint _ _) Hfpd a
                 (slot_fp_wr x pinq a Ha) Hc').
      - apply Hframe. intro Hc'.
        exact (proj1 (elem_of_disjoint _ _) Hstand a Hc'
                 (elem_of_union_r _ _ _
                    (elem_dom_in_page (v_cfg v) u' a Ha))). }
    (* the surviving records keep their own used index: reclaim moves the
       watermark, never [vp_uix] *)
    iApply (big_sepM_mono
              (fun k x => ∃ u' : nat, ⌜vp_uix pr !! k = Some u'⌝ ∗
                            slot_done_res γ (v_cfg v) dma hist u' x)%I
              (fun k x => ∃ u' : nat, ⌜vp_uix pr !! k = Some u'⌝ ∗
                            slot_done_res γ (v_cfg v)
                              (dma ∖ (pin ∪ ({[ vr_status (vs_req sl) := byte_zero ]}
                                 ∪ (if vs_is_out sl then ∅
                                    else range_map (vr_buf (vs_req sl)) (length bs)
                                           (fun j : nat => bs !!! j))))) hist u' x)%I).
    { intros k x Hk. iIntros "H". iDestruct "H" as (u') "[%Hu' Hr]".
      iExists u'. iSplitR; [by iPureIntro|].
      iApply (Hmono k u' x Hk Hu'). iExact "Hr". }
    iExact "Hdone".
  Qed.

End VirtioProto.
