#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Mar 10 09:42:07 2021
# Process ID: 8044
# Current directory: C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/Counter_x/Counter_x.runs/synth_1
# Command line: vivado.exe -log Counter_x.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Counter_x.tcl
# Log file: C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/Counter_x/Counter_x.runs/synth_1/Counter_x.vds
# Journal file: C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/Counter_x/Counter_x.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Counter_x.tcl -notrace
Command: synth_design -top Counter_x -part xc7k160tffg676-2L -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 940 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 389.691 ; gain = 97.641
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Counter_x' [C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/Counter_x/Counter_x.srcs/sources_1/new/Counter_x.v:23]
WARNING: [Synth 8-5788] Register M0_reg in module Counter_x is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/Counter_x/Counter_x.srcs/sources_1/new/Counter_x.v:51]
WARNING: [Synth 8-5788] Register M1_reg in module Counter_x is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/Counter_x/Counter_x.srcs/sources_1/new/Counter_x.v:52]
WARNING: [Synth 8-5788] Register M2_reg in module Counter_x is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/Counter_x/Counter_x.srcs/sources_1/new/Counter_x.v:53]
WARNING: [Synth 8-5788] Register clr0_reg in module Counter_x is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/Counter_x/Counter_x.srcs/sources_1/new/Counter_x.v:73]
WARNING: [Synth 8-5788] Register clr1_reg in module Counter_x is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/Counter_x/Counter_x.srcs/sources_1/new/Counter_x.v:89]
WARNING: [Synth 8-5788] Register clr2_reg in module Counter_x is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/Counter_x/Counter_x.srcs/sources_1/new/Counter_x.v:104]
INFO: [Synth 8-256] done synthesizing module 'Counter_x' (1#1) [C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/Counter_x/Counter_x.srcs/sources_1/new/Counter_x.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 441.434 ; gain = 149.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 441.434 ; gain = 149.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tffg676-2L
INFO: [Device 21-403] Loading part xc7k160tffg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 441.434 ; gain = 149.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 441.434 ; gain = 149.383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 3     
+---Registers : 
	               33 Bit    Registers := 3     
	               32 Bit    Registers := 3     
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   5 Input     33 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 9     
	   4 Input     33 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Counter_x 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 3     
+---Registers : 
	               33 Bit    Registers := 3     
	               32 Bit    Registers := 3     
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   5 Input     33 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 9     
	   4 Input     33 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (counter_Ctrl_reg[23]) is unused and will be removed from module Counter_x.
WARNING: [Synth 8-3332] Sequential element (counter_Ctrl_reg[22]) is unused and will be removed from module Counter_x.
WARNING: [Synth 8-3332] Sequential element (counter_Ctrl_reg[21]) is unused and will be removed from module Counter_x.
WARNING: [Synth 8-3332] Sequential element (counter_Ctrl_reg[20]) is unused and will be removed from module Counter_x.
WARNING: [Synth 8-3332] Sequential element (counter_Ctrl_reg[19]) is unused and will be removed from module Counter_x.
WARNING: [Synth 8-3332] Sequential element (counter_Ctrl_reg[16]) is unused and will be removed from module Counter_x.
WARNING: [Synth 8-3332] Sequential element (counter_Ctrl_reg[15]) is unused and will be removed from module Counter_x.
WARNING: [Synth 8-3332] Sequential element (counter_Ctrl_reg[14]) is unused and will be removed from module Counter_x.
WARNING: [Synth 8-3332] Sequential element (counter_Ctrl_reg[13]) is unused and will be removed from module Counter_x.
WARNING: [Synth 8-3332] Sequential element (counter_Ctrl_reg[12]) is unused and will be removed from module Counter_x.
WARNING: [Synth 8-3332] Sequential element (counter_Ctrl_reg[11]) is unused and will be removed from module Counter_x.
WARNING: [Synth 8-3332] Sequential element (counter_Ctrl_reg[8]) is unused and will be removed from module Counter_x.
WARNING: [Synth 8-3332] Sequential element (counter_Ctrl_reg[7]) is unused and will be removed from module Counter_x.
WARNING: [Synth 8-3332] Sequential element (counter_Ctrl_reg[6]) is unused and will be removed from module Counter_x.
WARNING: [Synth 8-3332] Sequential element (counter_Ctrl_reg[5]) is unused and will be removed from module Counter_x.
WARNING: [Synth 8-3332] Sequential element (counter_Ctrl_reg[4]) is unused and will be removed from module Counter_x.
WARNING: [Synth 8-3332] Sequential element (counter_Ctrl_reg[3]) is unused and will be removed from module Counter_x.
WARNING: [Synth 8-3332] Sequential element (counter_Ctrl_reg[0]) is unused and will be removed from module Counter_x.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 621.391 ; gain = 329.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 621.391 ; gain = 329.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 626.918 ; gain = 334.867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 626.918 ; gain = 334.867
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 626.918 ; gain = 334.867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 626.918 ; gain = 334.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 626.918 ; gain = 334.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 626.918 ; gain = 334.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 626.918 ; gain = 334.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    24|
|2     |LUT1   |    96|
|3     |LUT3   |     4|
|4     |LUT4   |    15|
|5     |LUT5   |     3|
|6     |LUT6   |   102|
|7     |FDCE   |   204|
|8     |FDRE   |     6|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   454|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 626.918 ; gain = 334.867
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 24 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 626.918 ; gain = 334.867
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 626.918 ; gain = 334.867
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 719.465 ; gain = 440.035
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ASUS/Desktop/OExp_RISCV/OExp02/IP/Supplementary/Counter_x/Counter_x.runs/synth_1/Counter_x.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1236.902 ; gain = 517.438
INFO: [runtcl-4] Executing : report_utilization -file Counter_x_utilization_synth.rpt -pb Counter_x_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.142 . Memory (MB): peak = 1236.902 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Mar 10 09:42:59 2021...
