{
  "design": {
    "design_info": {
      "boundary_crc": "0x2D6BE7E1A90FB458",
      "device": "xc7k325tffg900-2",
      "gen_directory": "../../../../ember-genesys2.gen/sources_1/bd/ember_fpga",
      "name": "ember_fpga",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.2",
      "validated": "true"
    },
    "design_tree": {
      "rram_top_wrapper_0": ""
    },
    "ports": {
      "rram_busy_fpga_led": {
        "direction": "O"
      },
      "miso": {
        "direction": "O"
      },
      "sc_in": {
        "direction": "I"
      },
      "mosi_in": {
        "direction": "I"
      },
      "cpu_resetn": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "sa_rdy": {
        "direction": "I"
      },
      "sclk_in": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "ember_fpga_sclk_in",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "50000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "cpu_resetn_led": {
        "direction": "O",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default_prop"
          }
        }
      },
      "mclk_pause_in": {
        "direction": "I"
      },
      "sclk_led": {
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "ember_fpga_sclk_in",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "50000000",
            "value_src": "user_prop"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default_prop"
          }
        }
      },
      "sc_led": {
        "direction": "O"
      },
      "mosi_led": {
        "direction": "O"
      },
      "miso_led": {
        "direction": "O"
      },
      "mclk_pause_led": {
        "direction": "O"
      },
      "sa_do": {
        "direction": "I",
        "left": "47",
        "right": "0"
      },
      "mosi_out": {
        "direction": "O"
      },
      "sc_out": {
        "direction": "O"
      },
      "sclk_out": {
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "ember_fpga_sclk_in",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "50000000",
            "value_src": "user_prop"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default_prop"
          }
        }
      },
      "mclk_pause_out": {
        "direction": "O"
      },
      "rst_n_out": {
        "type": "rst",
        "direction": "O",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "rram_busy_in": {
        "direction": "I"
      },
      "rram_busy_ember_led": {
        "direction": "O"
      },
      "rram_busy_out": {
        "direction": "O"
      }
    },
    "components": {
      "rram_top_wrapper_0": {
        "vlnv": "xilinx.com:module_ref:rram_top_wrapper:1.0",
        "xci_name": "ember_fpga_rram_top_wrapper_0_0",
        "xci_path": "ip/ember_fpga_rram_top_wrapper_0_0/ember_fpga_rram_top_wrapper_0_0.xci",
        "inst_hier_path": "rram_top_wrapper_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "rram_top_wrapper",
          "boundary_crc": "0x0"
        },
        "ports": {
          "mclk_pause": {
            "direction": "I"
          },
          "rst_n": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "constant"
              }
            }
          },
          "rram_busy": {
            "direction": "O"
          },
          "sclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "50000000",
                "value_src": "constant"
              },
              "FREQ_TOLERANCE_HZ": {
                "value": "0",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.000",
                "value_src": "constant"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "ember_fpga_sclk_in",
                "value_src": "default_prop"
              }
            }
          },
          "sc": {
            "direction": "I"
          },
          "mosi": {
            "direction": "I"
          },
          "miso": {
            "direction": "O"
          },
          "aclk": {
            "type": "clk",
            "direction": "O",
            "parameters": {
              "INSERT_VIP": {
                "value": "0",
                "value_src": "constant"
              }
            }
          },
          "bl_en": {
            "direction": "O"
          },
          "bleed_en": {
            "direction": "O"
          },
          "bsl_dac_config": {
            "direction": "O",
            "left": "4",
            "right": "0"
          },
          "bsl_dac_en": {
            "direction": "O"
          },
          "clamp_ref": {
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "di": {
            "direction": "O",
            "left": "47",
            "right": "0"
          },
          "read_dac_config": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "read_dac_en": {
            "direction": "O"
          },
          "read_ref": {
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "rram_addr": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "sa_clk": {
            "type": "clk",
            "direction": "O",
            "parameters": {
              "FREQ_HZ": {
                "value": "50000000",
                "value_src": "constant"
              },
              "FREQ_TOLERANCE_HZ": {
                "value": "0",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.000",
                "value_src": "constant"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "constant"
              }
            }
          },
          "sa_en": {
            "direction": "O"
          },
          "set_rst": {
            "type": "rst",
            "direction": "O",
            "parameters": {
              "INSERT_VIP": {
                "value": "0",
                "value_src": "constant"
              }
            }
          },
          "sl_en": {
            "direction": "O"
          },
          "we": {
            "direction": "O"
          },
          "wl_dac_config": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "wl_dac_en": {
            "direction": "O"
          },
          "wl_en": {
            "direction": "O"
          },
          "sa_do": {
            "direction": "I",
            "left": "47",
            "right": "0"
          },
          "sa_rdy": {
            "direction": "I"
          }
        }
      }
    },
    "nets": {
      "mosi_in": {
        "ports": [
          "mosi_in",
          "mosi_led",
          "mosi_out",
          "rram_top_wrapper_0/mosi"
        ]
      },
      "cpu_resetn": {
        "ports": [
          "cpu_resetn",
          "cpu_resetn_led",
          "rst_n_out",
          "rram_top_wrapper_0/rst_n"
        ]
      },
      "sc_in": {
        "ports": [
          "sc_in",
          "sc_led",
          "sc_out",
          "rram_top_wrapper_0/sc"
        ]
      },
      "sa_rdy": {
        "ports": [
          "sa_rdy",
          "rram_top_wrapper_0/sa_rdy"
        ]
      },
      "rram_top_0_miso": {
        "ports": [
          "rram_top_wrapper_0/miso",
          "miso",
          "miso_led"
        ]
      },
      "rram_top_0_rram_busy": {
        "ports": [
          "rram_top_wrapper_0/rram_busy",
          "rram_busy_fpga_led"
        ]
      },
      "mclk_pause_in": {
        "ports": [
          "mclk_pause_in",
          "mclk_pause_led",
          "mclk_pause_out",
          "rram_top_wrapper_0/mclk_pause"
        ]
      },
      "sclk_in_1": {
        "ports": [
          "sclk_in",
          "sclk_led",
          "sclk_out",
          "rram_top_wrapper_0/sclk"
        ]
      },
      "sa_do_1": {
        "ports": [
          "sa_do",
          "rram_top_wrapper_0/sa_do"
        ]
      },
      "rram_busy_in_1": {
        "ports": [
          "rram_busy_in",
          "rram_busy_ember_led",
          "rram_busy_out"
        ]
      }
    }
  }
}