{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1758992961036 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1758992961036 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 28 00:09:20 2025 " "Processing started: Sun Sep 28 00:09:20 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1758992961036 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1758992961036 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Top_gen_wave -c Top_gen_wave --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Top_gen_wave -c Top_gen_wave --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1758992961037 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1758992961202 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1758992961202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/DSP_Lab/LAB1/02_rtl/Top_module/Top_gen_wave.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/DSP_Lab/LAB1/02_rtl/Top_module/Top_gen_wave.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Top_gen_wave " "Found entity 1: Top_gen_wave" {  } { { "../../02_rtl/Top_module/Top_gen_wave.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_Lab/LAB1/02_rtl/Top_module/Top_gen_wave.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758992966246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1758992966246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/DSP_Lab/LAB1/02_rtl/Top_module/seven_seg_anode_common.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/DSP_Lab/LAB1/02_rtl/Top_module/seven_seg_anode_common.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_anode_common " "Found entity 1: seven_seg_anode_common" {  } { { "../../02_rtl/Top_module/seven_seg_anode_common.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_Lab/LAB1/02_rtl/Top_module/seven_seg_anode_common.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758992966246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1758992966246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/DSP_Lab/LAB1/02_rtl/Top_module/CTR_step_phase.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/DSP_Lab/LAB1/02_rtl/Top_module/CTR_step_phase.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CTR_step_phase " "Found entity 1: CTR_step_phase" {  } { { "../../02_rtl/Top_module/CTR_step_phase.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_Lab/LAB1/02_rtl/Top_module/CTR_step_phase.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758992966247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1758992966247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/DSP_Lab/LAB1/02_rtl/Top_module/CTR_step_amp.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/DSP_Lab/LAB1/02_rtl/Top_module/CTR_step_amp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CTR_step_amp " "Found entity 1: CTR_step_amp" {  } { { "../../02_rtl/Top_module/CTR_step_amp.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_Lab/LAB1/02_rtl/Top_module/CTR_step_amp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758992966247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1758992966247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/DSP_Lab/LAB1/02_rtl/Top_module/CTR_sevenseg.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/DSP_Lab/LAB1/02_rtl/Top_module/CTR_sevenseg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CTR_sevenseg " "Found entity 1: CTR_sevenseg" {  } { { "../../02_rtl/Top_module/CTR_sevenseg.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_Lab/LAB1/02_rtl/Top_module/CTR_sevenseg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758992966248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1758992966248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/DSP_Lab/LAB1/02_rtl/Top_module/CTR_adjust_phase_wave.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/DSP_Lab/LAB1/02_rtl/Top_module/CTR_adjust_phase_wave.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CTR_adjust_phase_wave " "Found entity 1: CTR_adjust_phase_wave" {  } { { "../../02_rtl/Top_module/CTR_adjust_phase_wave.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_Lab/LAB1/02_rtl/Top_module/CTR_adjust_phase_wave.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758992966248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1758992966248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/DSP_Lab/LAB1/02_rtl/Top_module/CTR_adjust_phase_noise.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/DSP_Lab/LAB1/02_rtl/Top_module/CTR_adjust_phase_noise.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CTR_adjust_phase_noise " "Found entity 1: CTR_adjust_phase_noise" {  } { { "../../02_rtl/Top_module/CTR_adjust_phase_noise.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_Lab/LAB1/02_rtl/Top_module/CTR_adjust_phase_noise.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758992966248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1758992966248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/DSP_Lab/LAB1/02_rtl/Top_module/CTR_adjust_amp_wave.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/DSP_Lab/LAB1/02_rtl/Top_module/CTR_adjust_amp_wave.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CTR_adjust_amp_wave " "Found entity 1: CTR_adjust_amp_wave" {  } { { "../../02_rtl/Top_module/CTR_adjust_amp_wave.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_Lab/LAB1/02_rtl/Top_module/CTR_adjust_amp_wave.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758992966249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1758992966249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/DSP_Lab/LAB1/02_rtl/Top_module/CTR_adjust_amp_noise.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/DSP_Lab/LAB1/02_rtl/Top_module/CTR_adjust_amp_noise.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CTR_adjust_amp_noise " "Found entity 1: CTR_adjust_amp_noise" {  } { { "../../02_rtl/Top_module/CTR_adjust_amp_noise.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_Lab/LAB1/02_rtl/Top_module/CTR_adjust_amp_noise.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758992966249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1758992966249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/DSP_Lab/LAB1/02_rtl/Top_module/BTN_detect_edge.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/DSP_Lab/LAB1/02_rtl/Top_module/BTN_detect_edge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BTN_detect_edge " "Found entity 1: BTN_detect_edge" {  } { { "../../02_rtl/Top_module/BTN_detect_edge.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_Lab/LAB1/02_rtl/Top_module/BTN_detect_edge.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758992966250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1758992966250 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top_gen_wave " "Elaborating entity \"Top_gen_wave\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1758992966277 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_ledr\[9\] Top_gen_wave.sv(28) " "Output port \"o_ledr\[9\]\" at Top_gen_wave.sv(28) has no driver" {  } { { "../../02_rtl/Top_module/Top_gen_wave.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_Lab/LAB1/02_rtl/Top_module/Top_gen_wave.sv" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1758992966280 "|Top_gen_wave"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_ledr\[0\] Top_gen_wave.sv(28) " "Output port \"o_ledr\[0\]\" at Top_gen_wave.sv(28) has no driver" {  } { { "../../02_rtl/Top_module/Top_gen_wave.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_Lab/LAB1/02_rtl/Top_module/Top_gen_wave.sv" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1758992966280 "|Top_gen_wave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BTN_detect_edge BTN_detect_edge:BTN_detect_edge_0_unit " "Elaborating entity \"BTN_detect_edge\" for hierarchy \"BTN_detect_edge:BTN_detect_edge_0_unit\"" {  } { { "../../02_rtl/Top_module/Top_gen_wave.sv" "BTN_detect_edge_0_unit" { Text "/home/noname/Documents/project_tiny/DSP_Lab/LAB1/02_rtl/Top_module/Top_gen_wave.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1758992966294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CTR_step_amp CTR_step_amp:CTR_step_amp_unit " "Elaborating entity \"CTR_step_amp\" for hierarchy \"CTR_step_amp:CTR_step_amp_unit\"" {  } { { "../../02_rtl/Top_module/Top_gen_wave.sv" "CTR_step_amp_unit" { Text "/home/noname/Documents/project_tiny/DSP_Lab/LAB1/02_rtl/Top_module/Top_gen_wave.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1758992966296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CTR_adjust_amp_wave CTR_adjust_amp_wave:CTR_adjust_amp_wave_unit " "Elaborating entity \"CTR_adjust_amp_wave\" for hierarchy \"CTR_adjust_amp_wave:CTR_adjust_amp_wave_unit\"" {  } { { "../../02_rtl/Top_module/Top_gen_wave.sv" "CTR_adjust_amp_wave_unit" { Text "/home/noname/Documents/project_tiny/DSP_Lab/LAB1/02_rtl/Top_module/Top_gen_wave.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1758992966299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_anode_common CTR_adjust_amp_wave:CTR_adjust_amp_wave_unit\|seven_seg_anode_common:SEVEN_SEG_Unit " "Elaborating entity \"seven_seg_anode_common\" for hierarchy \"CTR_adjust_amp_wave:CTR_adjust_amp_wave_unit\|seven_seg_anode_common:SEVEN_SEG_Unit\"" {  } { { "../../02_rtl/Top_module/CTR_adjust_amp_wave.sv" "SEVEN_SEG_Unit" { Text "/home/noname/Documents/project_tiny/DSP_Lab/LAB1/02_rtl/Top_module/CTR_adjust_amp_wave.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1758992966301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CTR_adjust_amp_noise CTR_adjust_amp_noise:CTR_adjust_amp_noise_unit " "Elaborating entity \"CTR_adjust_amp_noise\" for hierarchy \"CTR_adjust_amp_noise:CTR_adjust_amp_noise_unit\"" {  } { { "../../02_rtl/Top_module/Top_gen_wave.sv" "CTR_adjust_amp_noise_unit" { Text "/home/noname/Documents/project_tiny/DSP_Lab/LAB1/02_rtl/Top_module/Top_gen_wave.sv" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1758992966303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CTR_step_phase CTR_step_phase:CTR_step_phase_unit " "Elaborating entity \"CTR_step_phase\" for hierarchy \"CTR_step_phase:CTR_step_phase_unit\"" {  } { { "../../02_rtl/Top_module/Top_gen_wave.sv" "CTR_step_phase_unit" { Text "/home/noname/Documents/project_tiny/DSP_Lab/LAB1/02_rtl/Top_module/Top_gen_wave.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1758992966306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CTR_sevenseg CTR_step_phase:CTR_step_phase_unit\|CTR_sevenseg:SEG_UNIT " "Elaborating entity \"CTR_sevenseg\" for hierarchy \"CTR_step_phase:CTR_step_phase_unit\|CTR_sevenseg:SEG_UNIT\"" {  } { { "../../02_rtl/Top_module/CTR_step_phase.sv" "SEG_UNIT" { Text "/home/noname/Documents/project_tiny/DSP_Lab/LAB1/02_rtl/Top_module/CTR_step_phase.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1758992966309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CTR_adjust_phase_wave CTR_adjust_phase_wave:CTR_adjust_phase_wave_unit " "Elaborating entity \"CTR_adjust_phase_wave\" for hierarchy \"CTR_adjust_phase_wave:CTR_adjust_phase_wave_unit\"" {  } { { "../../02_rtl/Top_module/Top_gen_wave.sv" "CTR_adjust_phase_wave_unit" { Text "/home/noname/Documents/project_tiny/DSP_Lab/LAB1/02_rtl/Top_module/Top_gen_wave.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1758992966312 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 CTR_adjust_phase_wave.sv(43) " "Verilog HDL assignment warning at CTR_adjust_phase_wave.sv(43): truncated value with size 32 to match size of target (10)" {  } { { "../../02_rtl/Top_module/CTR_adjust_phase_wave.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_Lab/LAB1/02_rtl/Top_module/CTR_adjust_phase_wave.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1758992966313 "|Top_gen_wave|CTR_adjust_phase_wave:CTR_adjust_phase_wave_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CTR_adjust_phase_noise CTR_adjust_phase_noise:CTR_adjust_phase_noise_unit " "Elaborating entity \"CTR_adjust_phase_noise\" for hierarchy \"CTR_adjust_phase_noise:CTR_adjust_phase_noise_unit\"" {  } { { "../../02_rtl/Top_module/Top_gen_wave.sv" "CTR_adjust_phase_noise_unit" { Text "/home/noname/Documents/project_tiny/DSP_Lab/LAB1/02_rtl/Top_module/Top_gen_wave.sv" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1758992966315 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 CTR_adjust_phase_noise.sv(43) " "Verilog HDL assignment warning at CTR_adjust_phase_noise.sv(43): truncated value with size 32 to match size of target (10)" {  } { { "../../02_rtl/Top_module/CTR_adjust_phase_noise.sv" "" { Text "/home/noname/Documents/project_tiny/DSP_Lab/LAB1/02_rtl/Top_module/CTR_adjust_phase_noise.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1758992966316 "|Top_gen_wave|CTR_adjust_phase_noise:CTR_adjust_phase_noise_unit"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1758992966347 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "723 " "Peak virtual memory: 723 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1758992966357 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 28 00:09:26 2025 " "Processing ended: Sun Sep 28 00:09:26 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1758992966357 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1758992966357 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1758992966357 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1758992966357 ""}
