strict digraph "" {
	node [label="\N"];
	"1520:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f0a38da5850>",
		def_var="['dma_req_d']",
		fillcolor=deepskyblue,
		label="1520:AS
dma_req_d = dma_en & (dma_req_in_d | dma_req_out_d);",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['dma_en', 'dma_req_in_d', 'dma_req_out_d']"];
}
