[{"body":"本项目旨在通过开源众包的方式对香山处理器的昆明湖架构进行单元（Unit Test）验证。该项目选择Python作为主要的验证语言，目前验证进度如下：\n在上图中，\n","categories":"","description":"","excerpt":"本项目旨在通过开源众包的方式对香山处理器的昆明湖架构进行单元（Unit Test）验证。该项目选择Python作为主要的验证语言，目前验证进 …","ref":"/unitychipforxiangshan/docs/","tags":"","title":"香山UT验证"},{"body":" ","categories":"","description":"","excerpt":" ","ref":"/unitychipforxiangshan/docs/00_unitychip_for_xiangshan/","tags":"","title":"目标DUT"},{"body":" 什么是BPU\n","categories":"","description":"","excerpt":" 什么是BPU\n","ref":"/unitychipforxiangshan/en/docs/bpu/","tags":"","title":"分支预测器（Branch Prediction Unit, BPU）"},{"body":"TBD\n","categories":"","description":"","excerpt":"TBD\n","ref":"/unitychipforxiangshan/en/docs/bpu/00_ftb/","tags":"","title":"FTB"},{"body":"TBD\n","categories":"","description":"","excerpt":"TBD\n","ref":"/unitychipforxiangshan/docs/frontend/bpu/00_ftb/","tags":"","title":"FTB"},{"body":"TBD\n","categories":"","description":"","excerpt":"TBD\n","ref":"/unitychipforxiangshan/en/docs/bpu/02_ittage/","tags":"","title":"ITTAGE"},{"body":"TBD\n","categories":"","description":"","excerpt":"TBD\n","ref":"/unitychipforxiangshan/docs/frontend/bpu/02_ittage/","tags":"","title":"ITTAGE"},{"body":"TBD\n","categories":"","description":"","excerpt":"TBD\n","ref":"/unitychipforxiangshan/en/docs/bpu/01_tage/","tags":"","title":"TAGE"},{"body":"TBD\n","categories":"","description":"","excerpt":"TBD\n","ref":"/unitychipforxiangshan/docs/frontend/bpu/01_tage/","tags":"","title":"TAGE"},{"body":"TBD\n","categories":"","description":"","excerpt":"TBD\n","ref":"/unitychipforxiangshan/en/docs/","tags":"","title":"XiangShan UT"},{"body":" TBD\n","categories":"","description":"","excerpt":" TBD\n","ref":"/unitychipforxiangshan/docs/frontend/","tags":"","title":"处理器前端"},{"body":" TBD\n","categories":"","description":"","excerpt":" TBD\n","ref":"/unitychipforxiangshan/docs/frontend/bpu/","tags":"","title":"分支预测器（BPU）"},{"body":" TBD\n","categories":"","description":"","excerpt":" TBD\n","ref":"/unitychipforxiangshan/docs/frontend/itlb/","tags":"","title":"指令TLB"},{"body":" TBD\n","categories":"","description":"","excerpt":" TBD\n","ref":"/unitychipforxiangshan/docs/frontend/ftq/","tags":"","title":"FTQ"},{"body":" TBD\n","categories":"","description":"","excerpt":" TBD\n","ref":"/unitychipforxiangshan/docs/frontend/ifu/","tags":"","title":"IFU"},{"body":" TBD\n","categories":"","description":"","excerpt":" TBD\n","ref":"/unitychipforxiangshan/docs/frontend/icache/","tags":"","title":"指令缓存（ICache）"},{"body":" TBD\n","categories":"","description":"","excerpt":" TBD\n","ref":"/unitychipforxiangshan/docs/backend/ctrl_block/rename/float/","tags":"","title":"float"},{"body":" TBD\n","categories":"","description":"","excerpt":" TBD\n","ref":"/unitychipforxiangshan/docs/backend/ctrl_block/rename/int/","tags":"","title":"int"},{"body":" TBD\n","categories":"","description":"","excerpt":" TBD\n","ref":"/unitychipforxiangshan/docs/misc/l2cache/","tags":"","title":"L2 Cache"},{"body":" TBD\n","categories":"","description":"","excerpt":" TBD\n","ref":"/unitychipforxiangshan/docs/backend/ctrl_block/rename/","tags":"","title":"Rename"},{"body":" TBD\n","categories":"","description":"","excerpt":" TBD\n","ref":"/unitychipforxiangshan/docs/backend/ctrl_block/rob/","tags":"","title":"ROB"},{"body":" TBD\n","categories":"","description":"","excerpt":" TBD\n","ref":"/unitychipforxiangshan/docs/backend/ctrl_block/rename/vtype/","tags":"","title":"vtype"},{"body":" TBD\n","categories":"","description":"","excerpt":" TBD\n","ref":"/unitychipforxiangshan/docs/backend/","tags":"","title":"处理器后端"},{"body":" TBD\n","categories":"","description":"","excerpt":" TBD\n","ref":"/unitychipforxiangshan/docs/backend/ctrl_block/decode/","tags":"","title":"Decode"},{"body":" TBD\n","categories":"","description":"","excerpt":" TBD\n","ref":"/unitychipforxiangshan/docs/backend/ctrl_block/","tags":"","title":"控制块（Control Block）"},{"body":" TBD\n","categories":"","description":"","excerpt":" TBD\n","ref":"/unitychipforxiangshan/docs/mem_block/lsq/loadqueue/","tags":"","title":"Load Queue"},{"body":" TBD\n","categories":"","description":"","excerpt":" TBD\n","ref":"/unitychipforxiangshan/docs/mem_block/lsq/","tags":"","title":"LSQ"},{"body":" TBD\n","categories":"","description":"","excerpt":" TBD\n","ref":"/unitychipforxiangshan/docs/mem_block/lsq/loadqueue/uncachequeue/","tags":"","title":"Uncache Queue"},{"body":" TBD\n","categories":"","description":"","excerpt":" TBD\n","ref":"/unitychipforxiangshan/docs/mem_block/vmem/","tags":"","title":"VMM"},{"body":" TBD\n","categories":"","description":"","excerpt":" TBD\n","ref":"/unitychipforxiangshan/docs/mem_block/","tags":"","title":"访存控制"},{"body":" TBD\n","categories":"","description":"","excerpt":" TBD\n","ref":"/unitychipforxiangshan/docs/misc/","tags":"","title":"其他模块"},{"body":"","categories":"","description":"","excerpt":"","ref":"/unitychipforxiangshan/en/categories/","tags":"","title":"Categories"},{"body":"","categories":"","description":"","excerpt":"","ref":"/unitychipforxiangshan/categories/","tags":"","title":"Categories"},{"body":"","categories":"","description":"","excerpt":"","ref":"/unitychipforxiangshan/en/search/","tags":"","title":"Search Results"},{"body":"","categories":"","description":"","excerpt":"","ref":"/unitychipforxiangshan/en/tags/","tags":"","title":"Tags"},{"body":"","categories":"","description":"","excerpt":"","ref":"/unitychipforxiangshan/tags/","tags":"","title":"Tags"},{"body":" ","categories":"","description":"","excerpt":" ","ref":"/unitychipforxiangshan/en/","tags":"","title":"XiangShan UT Docs"},{"body":" ","categories":"","description":"","excerpt":" ","ref":"/unitychipforxiangshan/","tags":"","title":"XiangShan UT Docs"},{"body":"","categories":"","description":"","excerpt":"","ref":"/unitychipforxiangshan/search/","tags":"","title":"搜索结果"}]