0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/JohnPC/Documents/GitHub/CMPE_Capstone/CODE/hdl/pc/sim/sim.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,1714432175,verilog,,,,blk_mem_gen_0,,uvm,,,,,,
C:/Users/JohnPC/Documents/GitHub/CMPE_Capstone/CODE/hdl/pc/sim/sim.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,uvm,,,,,,
C:/Users/JohnPC/Documents/GitHub/CMPE_Capstone/CODE/hdl/pc/src/pc.sv,1713711072,systemVerilog,,,,pc,,uvm,,,,,,
C:/Users/JohnPC/Documents/GitHub/CMPE_Capstone/CODE/hdl/pc/test/pc_tb.sv,1713711072,systemVerilog,,,,pc_tb,,uvm,,,,,,
