 
****************************************
Report : area
Design : SQUID_DECODER
Version: Q-2019.12-SP5-5
Date   : Sun Sep 25 17:27:51 2022
****************************************

Library(s) Used:

    um28nchslogl35udl140f_ssgwc0p81v0c (File: /media/0/LogicLibraries/UMC/28nm/35uhd/udl/svt/latest/liberty/logic_synth/um28nchslogl35udl140f_ssgwc0p81v0c.db)

Number of ports:                          112
Number of nets:                          2707
Number of cells:                         2643
Number of combinational cells:           2643
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                        490
Number of references:                     154

Combinational area:               2093.966021
Buf/Inv area:                      152.683999
Noncombinational area:               0.000000
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                  2093.966021
Total area:                 undefined

The above information was reported from the logical library. The following are from the physical library:

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  ---------
SQUID_DECODER                     2093.9660    100.0  2093.9660     0.0000  0.0000  SQUID_DECODER
--------------------------------  ---------  -------  ---------  ---------  ------  ---------
Total                                                 2093.9660     0.0000  0.0000

1
