Time resolution is 1 ps
$finish called at time : 20 ns : File "D:/verilog/D_Flipflop/D_Flipflop.srcs/sim_1/new/dff_tb.v" Line 44
