# started on Wed Jan 15 08:00:15 2025

925.98	msec	task-clock:u	925979777	100.00	1.000	CPUs utilized
0		context-switches:u	925979777	100.00	0.000	/sec
0		cpu-migrations:u	925979777	100.00	0.000	/sec
33		page-faults:u	925979777	100.00	35.638	/sec
2167035823		cycles:u	451491928	48.00	2.340	GHz
6434636289		instructions:u	455478798	49.00	2.97	insn per cycle
2154998045		branches:u	459513036	49.00	2.327	G/sec
3639		branch-misses:u	463580439	50.00	0.00	of all branches
71367		L1-dcache-loads:u	467520940	50.00	77.072	K/sec
3340		L1-dcache-load-misses:u	471518459	50.00	4.68	of all L1-dcache accesses
5995		LLC-loads:u	475506537	51.00	6.474	K/sec
687		LLC-load-misses:u	406501127	43.00	11.46	of all LL-cache accesses
2152325953		L1-icache-loads:u	402499832	43.00	2.324	G/sec
1982		L1-icache-load-misses:u	398472984	43.00	0.00	of all L1-icache accesses
6786		dTLB-loads:u	394459726	42.00	7.328	K/sec
99		dTLB-load-misses:u	390459595	42.00	1.46	of all dTLB cache accesses
2145556645		iTLB-loads:u	386473615	41.00	2.317	G/sec
2		iTLB-load-misses:u	383893574	41.00	0.00	of all iTLB cache accesses
<not supported>		L1-dcache-prefetches:u	0	100.00		
<not supported>		L1-dcache-prefetch-misses:u	0	100.00		
