Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o E:/cad-ann/h/InputSelection_isim_beh.exe -prj E:/cad-ann/h/InputSelection_beh.prj work.InputSelection work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "E:/cad-ann/h/Input_Selection.v" into library work
WARNING:HDLCompiler:248 - "E:/cad-ann/h/Input_Selection.v" Line 20: Block identifier is required on this block
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module InputSelection
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 2 Verilog Units
Built simulation executable E:/cad-ann/h/InputSelection_isim_beh.exe
Fuse Memory Usage: 28068 KB
Fuse CPU Usage: 312 ms
