Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr 29 11:35:58 2025
| Host         : DESKTOP-IQB8PGC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file CPU_control_sets_placed.rpt
| Design       : CPU
| Device       : xc7a50t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             776 |          370 |
| Yes          | No                    | No                     |              64 |           20 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             293 |          107 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------+--------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |          Enable Signal          |           Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------------+--------------------------------------+------------------+----------------+--------------+
|  CLK_IBUF_BUFG |                                 |                                      |                4 |              5 |         1.25 |
|  CLK_IBUF_BUFG | ExecutionUnit/Div/Q[31]_i_1_n_0 |                                      |               15 |             32 |         2.13 |
|  CLK_IBUF_BUFG | InstructionDecodeUnit/p_0_in    | RST_IBUF                             |                9 |             32 |         3.56 |
|  CLK_IBUF_BUFG | InstructionDecodeUnit/SS[0]     |                                      |                5 |             32 |         6.40 |
|  CLK_IBUF_BUFG | ExecutionUnit/Div/E[0]          | InstructionDecodeUnit/SS[0]          |               10 |             37 |         3.70 |
|  CLK_IBUF_BUFG | InstructionDecodeUnit/p_0_in    | InstructionDecodeUnit/jalrE_reg_7[0] |               21 |             61 |         2.90 |
| ~CLK_IBUF_BUFG | MemoryAccessUnit/RegWriteW      |                                      |               11 |             88 |         8.00 |
|  CLK_IBUF_BUFG | ExecutionUnit/Div/busy_reg_0[0] | InstructionDecodeUnit/PCE0           |               67 |            163 |         2.43 |
|  CLK_IBUF_BUFG |                                 | RST_IBUF                             |              370 |            776 |         2.10 |
+----------------+---------------------------------+--------------------------------------+------------------+----------------+--------------+


