CAPI=2: 2

name: Yasin:RTL:Watchdog
description: Reset Verification IPCore

filesets:
  tb_files:
    logical_name: tb_lib
    files:
      - test/Watchdog.sv
      - test/Watchdog.svh: {is_include_file: true}

    file_type: systemVerilogSource
    depend:
      - Naad:TestInterfaces:ResetIf

targets:
  default: &default
    filesets:
      - tb_files
