<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html dir="ltr" lang="en-gb">
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta http-equiv="Content-Style-Type" content="text/css">
<meta http-equiv="Content-Language" content="en-gb">
<title>nesdev.com :: View topic - CPU interrupt quirks wiki page</title>

<style type="text/css">
<!--

body {
	font-family: Verdana,serif;
	font-size: 10pt;
}

img {
	border: 0;
}

td {
	font-family: Verdana,serif;
	font-size: 10pt;
	line-height: 150%;
}

.code, .codecontent, 
.quote, .quotecontent {
	margin: 0 5px 0 5px;
	padding: 5px;
	font-size: smaller;
	border: black solid 1px;
}

.quotetitle {
	color: black;
	display : block;
	font-weight: bold;
}

.forum {
	font-family: Arial,Helvetica,sans-serif;
	font-weight: bold;
	font-size: 18pt;
}

.topic {
	font-family: Arial,Helvetica,sans-serif;
	font-size: 14pt;
	font-weight: bold;
}

.gensmall {
	font-size: 8pt;
}

hr {
	color: #888;
	height: 3px;
	border-style: solid;
}

hr.sep {
	color: #aaa;
	height: 1px;
	border-style: dashed;
}
//-->
</style>

</head>
<body>

<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
<tr>
	<td colspan="2" align="center"><span class="Forum">nesdev.com</span><br /><span class="gensmall"><a href="http://forums.nesdev.com/">http://forums.nesdev.com/</a></span></td>
</tr>
<tr>
	<td colspan="2"><br /></td>
</tr>
<tr>
	<td><span class="topic">CPU interrupt quirks wiki page</span><br /><span class="gensmall"><a href="http://forums.nesdev.com/viewtopic.php?f=3&amp;t=10013">http://forums.nesdev.com/viewtopic.php?f=3&amp;t=10013</a></span></td>
	<td align="right" valign="bottom"><span class="gensmall">Page <strong>1</strong> of <strong>1</strong></span></td>
</tr>
</table>



	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>ulfalizer</b> [ Thu Apr 11, 2013 10:23 pm ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b>CPU interrupt quirks wiki page</b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" />Didn't want to hijack the other thread any more, so I'll start a new one.<br /><br />I've added information on branches and interrupts to the <!-- m --><a class="postlink" href="http://wiki.nesdev.com/w/index.php/CPU_interrupt_quirks">http://wiki.nesdev.com/w/index.php/CPU_interrupt_quirks</a><!-- m --> page now. Some proofreading would be nice. <img src="./images/smilies/icon_smile.gif" alt=":)" title="Smile" />

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>x0000</b> [ Fri Apr 12, 2013 4:26 am ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b>Re: CPU interrupt quirks wiki page</b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" />I thought that cpu decides what vector to use right before fetching (after 5th cycle). Thats how I implemented it in my emulator and passed all tests. Now that feels weird. Or there is a mistake in diagrams?

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>ulfalizer</b> [ Fri Apr 12, 2013 6:02 am ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b>Re: CPU interrupt quirks wiki page</b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" /><div class="quotetitle">x0000 wrote:</div><div class="quotecontent">I thought that cpu decides what vector to use right before fetching (after 5th cycle). Thats how I implemented it in my emulator and passed all tests. Now that feels weird. Or there is a mistake in diagrams?</div><br /><br />Unless there's something more subtle going on, it's after the 4th cycle. Try adjusting the nmi0= value in the following URL and pay attention to 'ab' (address bus) and 'nmi' in the trace. With nmi0=7 (assert NMI after 4'th cycle) you get FFFA/FFFB (NMI) fetches. With nmi=8 (one half-tick later), you get FFFE/FFFF (IRQ/BRK) fetches.<br /><br /><!-- m --><a class="postlink" href="http://visual6502.org/JSSim/expert.html?logmore=Execute,nmi&amp;a=0&amp;d=00&amp;nmi0=7&amp;steps=14">http://visual6502.org/JSSim/expert.html ... 7&amp;steps=14</a><!-- m --><br /><br />Thinking about it, it could still be after the 5th cycle though, only the NMI transition might need to happen one tick earlier to be registered at that point. If you want to experiment, there might be nodes in <!-- m --><a class="postlink" href="http://visual6502.org/JSSim/nodenames.js">http://visual6502.org/JSSim/nodenames.js</a><!-- m --> that could be revealing to trace (could be added to logmore=).

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>x0000</b> [ Fri Apr 12, 2013 7:06 am ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b>Re: CPU interrupt quirks wiki page</b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" />Thank you, <strong>ulfalizer</strong>, that helped a lot. It seems my program passed the test because of some interference of bugs. So I could fix some other issues related to interrupts. <img src="./images/smilies/icon_biggrin.gif" alt=":D" title="Very Happy" />

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>ulfalizer</b> [ Sat Aug 03, 2013 5:54 am ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b>Re: CPU interrupt quirks wiki page</b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" />Turns out Visual 6502 was a bit misleading here (<!-- m --><a class="postlink" href="http://forum.6502.org/viewtopic.php?f=1&amp;t=2532&amp;start=15#p26701">http://forum.6502.org/viewtopic.php?f=1 ... =15#p26701</a><!-- m -->), and it looks like interrupts are actually polled on the falling edge of <strong>Ï†2</strong>/<strong>M2</strong> (i.e., at the end of the cycle) during the <strong>second-to-</strong>last cycle of most instructions.<br /><br />See e.g. <!-- m --><a class="postlink" href="http://visual6502.org/JSSim/expert.html?logmore=Execute,irq,IRQP,State,nnT2BR,646&amp;a=0&amp;d=58A9FF1890FE&amp;irq0=5&amp;irq1=6&amp;steps=20">http://visual6502.org/JSSim/expert.html ... 6&amp;steps=20</a><!-- m --> for the shortest IRQ assertion interval that causes an interrupt after LDA #$FF. <strong>irq</strong> is the IRQ line, and <strong>IRQP</strong> is an internal signal that goes high on the cycle after IRQ is asserted - this is the signal that gets polled. The first cycle of LDA $#FF is when it appears in the Fetch column (CLI is still in Execute at that point, which is a bit confusing). The 646 signal seems to determine the sampling point for IRQP.<br /><br />Would be nice to have this confirmed on a scope before I correct the timings on the wiki. If it's correct, asserting IRQ during the last cycle of e.g. LDA #$FF should delay the IRQ until after the next instruction.

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>Mednafen</b> [ Sat Aug 03, 2013 11:15 am ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b>Re: CPU interrupt quirks wiki page</b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" />Out of tangential curiosity, has anyone written tests yet that do something like this in the interrupt handler?<br /><br />CLI<br />STA $xxxx ; Acknowledge IRQ<br /><br />and<br /><br />CLI<br />INC $xxxx ; Acknowledge IRQ

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>ulfalizer</b> [ Sat Aug 03, 2013 11:34 am ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b>Re: CPU interrupt quirks wiki page</b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" /><div class="quotetitle">Mednafen wrote:</div><div class="quotecontent">Out of tangential curiosity, has anyone written tests yet that do something like this in the interrupt handler?<br /><br />CLI<br />STA $xxxx ; Acknowledge IRQ<br /><br />and<br /><br />CLI<br />INC $xxxx ; Acknowledge IRQ</div><br /><br />I think the CLI+STA version should generate an interrupt but not the CLI+INC version.<br /><br />Basically, each instruction has a polling point for interrupts, which looks to be just before the last tick (again, would be nice to have confirmed). For CLI and SEI (and the other flag-manipulating instructions) the polling point comes before the value of the flag changes, which is why the interrupt isn't seen by those if the I flag was set. For RTI, the polling point is after the flags are restored, so there the flags on the stack matter.<br /><br />For STA, the polling point is before the value is written, and so it will see the IRQ before it is acknowledged. For INC, the dummy write comes before the polling point, so there the IRQ will probably get acknowledged before it has a chance to be seen.

		

		</td>
	</tr>
	</table>


<hr width="85%" />

<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
<tr>
	<td><span class="gensmall">Page <strong>1</strong> of <strong>1</strong></span></td>
	<td align="right"><span class="gensmall">All times are UTC - 7 hours </span></td>
</tr>
<tr>
	<td colspan="2" align="center"><span class="gensmall">Powered by phpBB&reg; Forum Software &copy; phpBB Group<br />http://www.phpbb.com/</span></td>
</tr>
</table>

</body>
</html>