#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001fe62289180 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001fe6229ed90 .scope module, "downtoptesttest" "downtoptesttest" 3 2;
 .timescale 0 0;
v000001fe622f5880_0 .var "ack", 0 0;
v000001fe622f6640_0 .var "amount", 31 0;
v000001fe622f5ce0_0 .net "cancelled_orders", 31 0, v000001fe6229abb0_0;  1 drivers
v000001fe622f66e0_0 .var "client_id", 4 0;
S_000001fe6229ef20 .scope module, "DOWNSTREAMTOP" "downstream_top" 3 10, 4 9 0, S_000001fe6229ed90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ack";
    .port_info 1 /INPUT 5 "client_id";
    .port_info 2 /INPUT 32 "amount";
    .port_info 3 /OUTPUT 32 "cancelled_orders";
v000001fe622f63c0_0 .net "ack", 0 0, v000001fe622f5880_0;  1 drivers
v000001fe622f6280_0 .net "amount", 31 0, v000001fe622f6640_0;  1 drivers
v000001fe622f65a0_0 .net "cancelled_orders", 31 0, v000001fe6229abb0_0;  alias, 1 drivers
v000001fe622f5920_0 .net "client_id", 4 0, v000001fe622f66e0_0;  1 drivers
v000001fe622f5f60_0 .var "clk", 0 0;
v000001fe622f6320_0 .net "memwr", 0 0, v000001fe622f6500_0;  1 drivers
v000001fe622f5e20_0 .var "total_cancel", 31 0;
v000001fe622f6460_0 .net "update_memory", 0 0, L_000001fe622f5ba0;  1 drivers
E_000001fe6224a1f0 .event anyedge, v000001fe6229a9d0_0;
S_000001fe6229f0b0 .scope module, "DOWNSTREAMPROCESSOR" "downstream_processor" 4 33, 5 6 0, S_000001fe6229ef20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ack";
    .port_info 2 /INPUT 1 "memwr";
    .port_info 3 /OUTPUT 1 "out";
P_000001fe62263010 .param/l "IDLE" 0 5 16, C4<01>;
P_000001fe62263048 .param/l "STATE_UPDATE_MEM" 0 5 17, C4<10>;
L_000001fe622f6848 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001fe62289310_0 .net/2u *"_ivl_0", 1 0, L_000001fe622f6848;  1 drivers
v000001fe6224bb40_0 .net "ack", 0 0, v000001fe622f5880_0;  alias, 1 drivers
v000001fe6224bbe0_0 .net "clk", 0 0, v000001fe622f5f60_0;  1 drivers
v000001fe6228eaf0_0 .net "memwr", 0 0, v000001fe622f6500_0;  alias, 1 drivers
v000001fe6228eb90_0 .net "out", 0 0, L_000001fe622f5ba0;  alias, 1 drivers
v000001fe6228b0b0_0 .var "state", 1 0;
E_000001fe6224a230 .event posedge, v000001fe6224bbe0_0;
L_000001fe622f5ba0 .cmp/eq 2, v000001fe6228b0b0_0, L_000001fe622f6848;
S_000001fe6229a840 .scope module, "RAMDOWNSTREAM" "ramdownstream" 4 22, 6 7 0, S_000001fe6229ef20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_write";
    .port_info 1 /INPUT 5 "downstream_address_write";
    .port_info 2 /INPUT 32 "data_write";
    .port_info 3 /INPUT 1 "downstream_write_enable";
    .port_info 4 /INPUT 1 "clk_read";
    .port_info 5 /INPUT 5 "address_read";
    .port_info 6 /OUTPUT 32 "data_read";
    .port_info 7 /OUTPUT 1 "memwr";
P_000001fe6228b150 .param/l "A_MAX" 0 6 13, +C4<00000000000000000000000000100000>;
P_000001fe6228b188 .param/l "A_WIDTH" 0 6 12, +C4<00000000000000000000000000000101>;
P_000001fe6228b1c0 .param/l "D_WIDTH" 0 6 11, +C4<00000000000000000000000000100000>;
v000001fe6229a9d0_0 .net "address_read", 4 0, v000001fe622f66e0_0;  alias, 1 drivers
v000001fe6229aa70_0 .net "clk_read", 0 0, v000001fe622f5f60_0;  alias, 1 drivers
v000001fe6229ab10_0 .net "clk_write", 0 0, v000001fe622f5f60_0;  alias, 1 drivers
v000001fe6229abb0_0 .var "data_read", 31 0;
v000001fe6229ac50_0 .net "data_write", 31 0, v000001fe622f5e20_0;  1 drivers
v000001fe622f61e0_0 .net "downstream_address_write", 4 0, v000001fe622f66e0_0;  alias, 1 drivers
v000001fe622f5d80_0 .net "downstream_write_enable", 0 0, L_000001fe622f5ba0;  alias, 1 drivers
v000001fe622f5c40 .array "memory", 0 31, 31 0;
v000001fe622f6500_0 .var "memwr", 0 0;
S_000001fe6224e160 .scope task, "toggle_clk" "toggle_clk" 4 44, 4 44 0, S_000001fe6229ef20;
 .timescale 0 0;
TD_downtoptesttest.DOWNSTREAMTOP.toggle_clk ;
    %delay 10, 0;
    %load/vec4 v000001fe622f5f60_0;
    %inv;
    %store/vec4 v000001fe622f5f60_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v000001fe622f5f60_0;
    %inv;
    %store/vec4 v000001fe622f5f60_0, 0, 1;
    %end;
    .scope S_000001fe6229a840;
T_1 ;
    %wait E_000001fe6224a230;
    %load/vec4 v000001fe622f5d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000001fe6229ac50_0;
    %load/vec4 v000001fe622f61e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fe622f5c40, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fe622f6500_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fe622f6500_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001fe6229a840;
T_2 ;
    %wait E_000001fe6224a230;
    %load/vec4 v000001fe6229a9d0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001fe622f5c40, 4;
    %assign/vec4 v000001fe6229abb0_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_000001fe6229f0b0;
T_3 ;
    %wait E_000001fe6224a230;
    %load/vec4 v000001fe6228b0b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001fe6228b0b0_0, 0;
    %jmp T_3.3;
T_3.0 ;
    %load/vec4 v000001fe6224bb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001fe6228b0b0_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001fe6228b0b0_0, 0;
T_3.5 ;
    %jmp T_3.3;
T_3.1 ;
    %load/vec4 v000001fe6228eaf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001fe6228b0b0_0, 0;
    %jmp T_3.7;
T_3.6 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001fe6228b0b0_0, 0;
T_3.7 ;
    %jmp T_3.3;
T_3.3 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3;
    .scope S_000001fe6229ef20;
T_4 ;
    %wait E_000001fe6224a1f0;
    %load/vec4 v000001fe622f6280_0;
    %load/vec4 v000001fe622f65a0_0;
    %add;
    %assign/vec4 v000001fe622f5e20_0, 0;
    %fork TD_downtoptesttest.DOWNSTREAMTOP.toggle_clk, S_000001fe6224e160;
    %join;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001fe6229ed90;
T_5 ;
    %vpi_call/w 3 19 "$dumpfile", "../testbench/outputs/Module/downstreamtop.vcd" {0 0 0};
    %vpi_call/w 3 20 "$dumpvars", 32'sb00000000000000000000000000000001, S_000001fe6229ed90 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fe622f5880_0, 0, 1;
    %pushi/vec4 27, 0, 5;
    %store/vec4 v000001fe622f66e0_0, 0, 5;
    %vpi_call/w 3 24 "$display", "Read initial data." {0 0 0};
    %vpi_call/w 3 25 "$display", "cancelled orders for client : [%0h]: %0h", v000001fe622f66e0_0, v000001fe622f5ce0_0 {0 0 0};
    %vpi_call/w 3 28 "$display", "Write new data." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fe622f5880_0, 0, 1;
    %pushi/vec4 197, 0, 32;
    %store/vec4 v000001fe622f6640_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fe622f5880_0, 0, 1;
    %vpi_call/w 3 33 "$display", "Read new data." {0 0 0};
    %vpi_call/w 3 34 "$display", "cancelled orders for client : [%0h]: %0h", v000001fe622f66e0_0, v000001fe622f5ce0_0 {0 0 0};
    %vpi_call/w 3 37 "$display", "Write new data." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fe622f5880_0, 0, 1;
    %pushi/vec4 197, 0, 32;
    %store/vec4 v000001fe622f6640_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fe622f5880_0, 0, 1;
    %vpi_call/w 3 42 "$display", "Read new data." {0 0 0};
    %vpi_call/w 3 43 "$display", "cancelled orders for client : [%0h]: %0h", v000001fe622f66e0_0, v000001fe622f5ce0_0 {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "downtoptestbench.sv";
    "downstream_top.sv";
    "./downstream.sv";
    "./../shared/ramdownstream.sv";
