<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -a -s 2
-n 3 -fastpaths -xml SingleCoreProcessor.twx SingleCoreProcessor.ncd -o
SingleCoreProcessor.twr SingleCoreProcessor.pcf

</twCmdLine><twDesign>SingleCoreProcessor.ncd</twDesign><twDesignPath>SingleCoreProcessor.ncd</twDesignPath><twPCF>SingleCoreProcessor.pcf</twPCF><twPcfPath>SingleCoreProcessor.pcf</twPcfPath><twDevInfo arch="kintex7" pkg="fbg676"><twDevName>xc7k70t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.10 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twAdvRpt="TRUE" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:2700 - Timing constraints ignored because advanced analysis with offsets was specified.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PATH2SETUP" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">Default period analysis for net &quot;clk_BUFGP&quot; </twConstName><twItemCnt>117247721</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5091</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.906</twMinPer></twConstHead><twPathRptBanner iPaths="3842827" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/MEM_ExResult[31]_dff_29_5 (SLICE_X21Y157.C6), 3842827 paths
</twPathRptBanner><twPathRpt anchorID="7"><twUnconstPath anchorID="8" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.906</twTotDel><twSrc BELType="FF">Core0/EX_OpA[32]_dff_19_12</twSrc><twDest BELType="FF">Core0/MEM_ExResult[31]_dff_29_5</twDest><twDel>7.820</twDel><twSUTime>0.009</twSUTime><twTotPathDel>7.829</twTotPathDel><twClkSkew dest = "0.556" src = "0.598">0.042</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/EX_OpA[32]_dff_19_12</twSrc><twDest BELType='FF'>Core0/MEM_ExResult[31]_dff_29_5</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X31Y151.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X31Y151.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>Core0/EX_OpA[32]_dff_19&lt;12&gt;</twComp><twBEL>Core0/EX_OpA[32]_dff_19_12</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y58.B12</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>Core0/EX_OpA[32]_dff_19&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y58.PCOUT0</twSite><twDelType>Tdspdo_B_PCOUT_MULT</twDelType><twDelInfo twEdge="twRising">2.749</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y59.PCIN0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_0</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y59.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes1</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y60.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y60.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes2</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y61.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y61.P3</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes3</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes3</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y157.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>Core0/uALU/uMultiplier.auxRes&lt;37&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y157.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_29&lt;5&gt;</twComp><twBEL>Core0/uALU/Res&lt;5&gt;</twBEL><twBEL>Core0/MEM_ExResult[31]_dff_29_5</twBEL></twPathDel><twLogDel>6.496</twLogDel><twRouteDel>1.333</twRouteDel><twTotDel>7.829</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>83.0</twPctLog><twPctRoute>17.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="9"><twUnconstPath anchorID="10" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.906</twTotDel><twSrc BELType="FF">Core0/EX_OpA[32]_dff_19_12</twSrc><twDest BELType="FF">Core0/MEM_ExResult[31]_dff_29_5</twDest><twDel>7.820</twDel><twSUTime>0.009</twSUTime><twTotPathDel>7.829</twTotPathDel><twClkSkew dest = "0.556" src = "0.598">0.042</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/EX_OpA[32]_dff_19_12</twSrc><twDest BELType='FF'>Core0/MEM_ExResult[31]_dff_29_5</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X31Y151.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X31Y151.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>Core0/EX_OpA[32]_dff_19&lt;12&gt;</twComp><twBEL>Core0/EX_OpA[32]_dff_19_12</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y58.B12</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>Core0/EX_OpA[32]_dff_19&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y58.PCOUT9</twSite><twDelType>Tdspdo_B_PCOUT_MULT</twDelType><twDelInfo twEdge="twRising">2.749</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y59.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y59.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes1</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y60.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y60.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes2</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y61.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y61.P3</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes3</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes3</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y157.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>Core0/uALU/uMultiplier.auxRes&lt;37&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y157.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_29&lt;5&gt;</twComp><twBEL>Core0/uALU/Res&lt;5&gt;</twBEL><twBEL>Core0/MEM_ExResult[31]_dff_29_5</twBEL></twPathDel><twLogDel>6.496</twLogDel><twRouteDel>1.333</twRouteDel><twTotDel>7.829</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>83.0</twPctLog><twPctRoute>17.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="11"><twUnconstPath anchorID="12" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.906</twTotDel><twSrc BELType="FF">Core0/EX_OpA[32]_dff_19_12</twSrc><twDest BELType="FF">Core0/MEM_ExResult[31]_dff_29_5</twDest><twDel>7.820</twDel><twSUTime>0.009</twSUTime><twTotPathDel>7.829</twTotPathDel><twClkSkew dest = "0.556" src = "0.598">0.042</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/EX_OpA[32]_dff_19_12</twSrc><twDest BELType='FF'>Core0/MEM_ExResult[31]_dff_29_5</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X31Y151.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X31Y151.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>Core0/EX_OpA[32]_dff_19&lt;12&gt;</twComp><twBEL>Core0/EX_OpA[32]_dff_19_12</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y58.B12</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>Core0/EX_OpA[32]_dff_19&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y58.PCOUT1</twSite><twDelType>Tdspdo_B_PCOUT_MULT</twDelType><twDelInfo twEdge="twRising">2.749</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y59.PCIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_1</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y59.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes1</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y60.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y60.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes2</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y61.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y61.P3</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes3</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes3</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y157.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>Core0/uALU/uMultiplier.auxRes&lt;37&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y157.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_29&lt;5&gt;</twComp><twBEL>Core0/uALU/Res&lt;5&gt;</twBEL><twBEL>Core0/MEM_ExResult[31]_dff_29_5</twBEL></twPathDel><twLogDel>6.496</twLogDel><twRouteDel>1.333</twRouteDel><twTotDel>7.829</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>83.0</twPctLog><twPctRoute>17.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="3842827" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/MEM_ExResult[31]_dff_29_27 (SLICE_X15Y152.C6), 3842827 paths
</twPathRptBanner><twPathRpt anchorID="13"><twUnconstPath anchorID="14" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.857</twTotDel><twSrc BELType="FF">Core0/EX_OpA[32]_dff_19_12</twSrc><twDest BELType="FF">Core0/MEM_ExResult[31]_dff_29_27</twDest><twDel>7.773</twDel><twSUTime>0.009</twSUTime><twTotPathDel>7.782</twTotPathDel><twClkSkew dest = "0.558" src = "0.598">0.040</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/EX_OpA[32]_dff_19_12</twSrc><twDest BELType='FF'>Core0/MEM_ExResult[31]_dff_29_27</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X31Y151.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X31Y151.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>Core0/EX_OpA[32]_dff_19&lt;12&gt;</twComp><twBEL>Core0/EX_OpA[32]_dff_19_12</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y58.B12</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>Core0/EX_OpA[32]_dff_19&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y58.PCOUT0</twSite><twDelType>Tdspdo_B_PCOUT_MULT</twDelType><twDelInfo twEdge="twRising">2.749</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y59.PCIN0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_0</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y59.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes1</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y60.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y60.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes2</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y61.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y61.P25</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes3</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes3</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y152.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.498</twDelInfo><twComp>Core0/uALU/uMultiplier.auxRes&lt;59&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y152.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_29&lt;27&gt;</twComp><twBEL>Core0/uALU/Res&lt;27&gt;</twBEL><twBEL>Core0/MEM_ExResult[31]_dff_29_27</twBEL></twPathDel><twLogDel>6.496</twLogDel><twRouteDel>1.286</twRouteDel><twTotDel>7.782</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>83.5</twPctLog><twPctRoute>16.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="15"><twUnconstPath anchorID="16" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.857</twTotDel><twSrc BELType="FF">Core0/EX_OpA[32]_dff_19_12</twSrc><twDest BELType="FF">Core0/MEM_ExResult[31]_dff_29_27</twDest><twDel>7.773</twDel><twSUTime>0.009</twSUTime><twTotPathDel>7.782</twTotPathDel><twClkSkew dest = "0.558" src = "0.598">0.040</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/EX_OpA[32]_dff_19_12</twSrc><twDest BELType='FF'>Core0/MEM_ExResult[31]_dff_29_27</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X31Y151.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X31Y151.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>Core0/EX_OpA[32]_dff_19&lt;12&gt;</twComp><twBEL>Core0/EX_OpA[32]_dff_19_12</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y58.B12</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>Core0/EX_OpA[32]_dff_19&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y58.PCOUT9</twSite><twDelType>Tdspdo_B_PCOUT_MULT</twDelType><twDelInfo twEdge="twRising">2.749</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y59.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y59.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes1</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y60.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y60.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes2</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y61.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y61.P25</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes3</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes3</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y152.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.498</twDelInfo><twComp>Core0/uALU/uMultiplier.auxRes&lt;59&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y152.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_29&lt;27&gt;</twComp><twBEL>Core0/uALU/Res&lt;27&gt;</twBEL><twBEL>Core0/MEM_ExResult[31]_dff_29_27</twBEL></twPathDel><twLogDel>6.496</twLogDel><twRouteDel>1.286</twRouteDel><twTotDel>7.782</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>83.5</twPctLog><twPctRoute>16.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="17"><twUnconstPath anchorID="18" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.857</twTotDel><twSrc BELType="FF">Core0/EX_OpA[32]_dff_19_12</twSrc><twDest BELType="FF">Core0/MEM_ExResult[31]_dff_29_27</twDest><twDel>7.773</twDel><twSUTime>0.009</twSUTime><twTotPathDel>7.782</twTotPathDel><twClkSkew dest = "0.558" src = "0.598">0.040</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/EX_OpA[32]_dff_19_12</twSrc><twDest BELType='FF'>Core0/MEM_ExResult[31]_dff_29_27</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X31Y151.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X31Y151.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>Core0/EX_OpA[32]_dff_19&lt;12&gt;</twComp><twBEL>Core0/EX_OpA[32]_dff_19_12</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y58.B12</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>Core0/EX_OpA[32]_dff_19&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y58.PCOUT1</twSite><twDelType>Tdspdo_B_PCOUT_MULT</twDelType><twDelInfo twEdge="twRising">2.749</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y59.PCIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_1</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y59.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes1</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y60.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y60.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes2</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y61.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y61.P25</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes3</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes3</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y152.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.498</twDelInfo><twComp>Core0/uALU/uMultiplier.auxRes&lt;59&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y152.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_29&lt;27&gt;</twComp><twBEL>Core0/uALU/Res&lt;27&gt;</twBEL><twBEL>Core0/MEM_ExResult[31]_dff_29_27</twBEL></twPathDel><twLogDel>6.496</twLogDel><twRouteDel>1.286</twRouteDel><twTotDel>7.782</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>83.5</twPctLog><twPctRoute>16.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="23172" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/REG_PC[15]_dff_2_11 (SLICE_X50Y153.C2), 23172 paths
</twPathRptBanner><twPathRpt anchorID="19"><twUnconstPath anchorID="20" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.816</twTotDel><twSrc BELType="FF">Core0/REG_I[31]_dff_10_20</twSrc><twDest BELType="FF">Core0/REG_PC[15]_dff_2_11</twDest><twDel>7.760</twDel><twSUTime>-0.023</twSUTime><twTotPathDel>7.737</twTotPathDel><twClkSkew dest = "0.543" src = "0.587">0.044</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/REG_I[31]_dff_10_20</twSrc><twDest BELType='FF'>Core0/REG_PC[15]_dff_2_11</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X39Y151.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X39Y151.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>Core0/REG_I[31]_dff_10&lt;5&gt;</twComp><twBEL>Core0/REG_I[31]_dff_10_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y131.CX</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">3.001</twDelInfo><twComp>Core0/REG_I[31]_dff_10&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y131.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_77</twComp><twBEL>Core0/uRF/Mmux_DoutA_2_f7_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y125.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.662</twDelInfo><twComp>Core0/ID_RegDA&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y125.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_848</twComp><twBEL>Core0/uBranchCTRL/FlagZ1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y144.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.018</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ1</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y144.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp><twBEL>Core0/uBranchCTRL/FlagZ7</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y144.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y144.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp><twBEL>Core0/uBranchCTRL/Mmux_PCIncrement1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y149.A2</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y149.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/PCIncrement&lt;1&gt;</twComp><twBEL>Core0/uBranchCTRL/Mmux_PCIncrement2</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y150.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>Core0/uBranchCTRL/PCIncrement&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y150.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>Core0/REG_PC[15]_dff_4&lt;3&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_NextPC_lut&lt;0&gt;</twBEL><twBEL>Core0/uBranchCTRL/Madd_NextPC_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y151.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uBranchCTRL/Madd_NextPC_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y151.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>Core0/REG_PC[15]_dff_4&lt;7&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_NextPC_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y152.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uBranchCTRL/Madd_NextPC_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y152.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>Core0/REG_PC[15]_dff_4&lt;11&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_NextPC_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y153.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>Core0/ID_NextPC&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y153.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.023</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;13&gt;</twComp><twBEL>Core0/Mmux_REG_PC[15]_ID_NextPC[15]_mux_1_OUT31</twBEL><twBEL>Core0/REG_PC[15]_dff_2_11</twBEL></twPathDel><twLogDel>1.252</twLogDel><twRouteDel>6.485</twRouteDel><twTotDel>7.737</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>16.2</twPctLog><twPctRoute>83.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="21"><twUnconstPath anchorID="22" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.743</twTotDel><twSrc BELType="FF">Core0/REG_I[31]_dff_10_20</twSrc><twDest BELType="FF">Core0/REG_PC[15]_dff_2_11</twDest><twDel>7.687</twDel><twSUTime>-0.023</twSUTime><twTotPathDel>7.664</twTotPathDel><twClkSkew dest = "0.543" src = "0.587">0.044</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/REG_I[31]_dff_10_20</twSrc><twDest BELType='FF'>Core0/REG_PC[15]_dff_2_11</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X39Y151.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X39Y151.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>Core0/REG_I[31]_dff_10&lt;5&gt;</twComp><twBEL>Core0/REG_I[31]_dff_10_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y125.CX</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">2.858</twDelInfo><twComp>Core0/REG_I[31]_dff_10&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y125.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_714</twComp><twBEL>Core0/uRF/Mmux_DoutA_2_f7_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y131.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.712</twDelInfo><twComp>Core0/ID_RegDA&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y131.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ2</twComp><twBEL>Core0/uBranchCTRL/FlagZ2</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y144.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.030</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ2</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y144.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp><twBEL>Core0/uBranchCTRL/FlagZ7</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y144.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y144.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp><twBEL>Core0/uBranchCTRL/Mmux_PCIncrement1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y149.A2</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y149.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/PCIncrement&lt;1&gt;</twComp><twBEL>Core0/uBranchCTRL/Mmux_PCIncrement2</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y150.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>Core0/uBranchCTRL/PCIncrement&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y150.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>Core0/REG_PC[15]_dff_4&lt;3&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_NextPC_lut&lt;0&gt;</twBEL><twBEL>Core0/uBranchCTRL/Madd_NextPC_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y151.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uBranchCTRL/Madd_NextPC_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y151.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>Core0/REG_PC[15]_dff_4&lt;7&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_NextPC_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y152.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uBranchCTRL/Madd_NextPC_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y152.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>Core0/REG_PC[15]_dff_4&lt;11&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_NextPC_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y153.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>Core0/ID_NextPC&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y153.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.023</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;13&gt;</twComp><twBEL>Core0/Mmux_REG_PC[15]_ID_NextPC[15]_mux_1_OUT31</twBEL><twBEL>Core0/REG_PC[15]_dff_2_11</twBEL></twPathDel><twLogDel>1.260</twLogDel><twRouteDel>6.404</twRouteDel><twTotDel>7.664</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>16.4</twPctLog><twPctRoute>83.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="23"><twUnconstPath anchorID="24" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.735</twTotDel><twSrc BELType="FF">Core0/REG_I[31]_dff_10_20</twSrc><twDest BELType="FF">Core0/REG_PC[15]_dff_2_11</twDest><twDel>7.679</twDel><twSUTime>-0.023</twSUTime><twTotPathDel>7.656</twTotPathDel><twClkSkew dest = "0.543" src = "0.587">0.044</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/REG_I[31]_dff_10_20</twSrc><twDest BELType='FF'>Core0/REG_PC[15]_dff_2_11</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X39Y151.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X39Y151.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>Core0/REG_I[31]_dff_10&lt;5&gt;</twComp><twBEL>Core0/REG_I[31]_dff_10_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y131.CX</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twRising">2.902</twDelInfo><twComp>Core0/REG_I[31]_dff_10&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y131.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_710</twComp><twBEL>Core0/uRF/Mmux_DoutA_2_f7_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y131.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.668</twDelInfo><twComp>Core0/ID_RegDA&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y131.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ2</twComp><twBEL>Core0/uBranchCTRL/FlagZ2</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y144.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.030</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ2</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y144.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp><twBEL>Core0/uBranchCTRL/FlagZ7</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y144.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y144.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp><twBEL>Core0/uBranchCTRL/Mmux_PCIncrement1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y149.A2</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y149.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/PCIncrement&lt;1&gt;</twComp><twBEL>Core0/uBranchCTRL/Mmux_PCIncrement2</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y150.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>Core0/uBranchCTRL/PCIncrement&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y150.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>Core0/REG_PC[15]_dff_4&lt;3&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_NextPC_lut&lt;0&gt;</twBEL><twBEL>Core0/uBranchCTRL/Madd_NextPC_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y151.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uBranchCTRL/Madd_NextPC_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y151.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>Core0/REG_PC[15]_dff_4&lt;7&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_NextPC_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y152.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uBranchCTRL/Madd_NextPC_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y152.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>Core0/REG_PC[15]_dff_4&lt;11&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_NextPC_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y153.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.523</twDelInfo><twComp>Core0/ID_NextPC&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y153.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.023</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;13&gt;</twComp><twBEL>Core0/Mmux_REG_PC[15]_ID_NextPC[15]_mux_1_OUT31</twBEL><twBEL>Core0/REG_PC[15]_dff_2_11</twBEL></twPathDel><twLogDel>1.252</twLogDel><twRouteDel>6.404</twRouteDel><twTotDel>7.656</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>16.4</twPctLog><twPctRoute>83.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: Default period analysis for net &quot;clk_BUFGP&quot;

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/uRF/exTable[31]_dff_33_23 (SLICE_X17Y97.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="25"><twUnconstPath anchorID="26" twDataPathType="twDataPathMinDelay" ><twTotDel>0.032</twTotDel><twSrc BELType="FF">Core0/uRF/idTable[31]_dff_32_23</twSrc><twDest BELType="FF">Core0/uRF/exTable[31]_dff_33_23</twDest><twDelConst>0.000</twDelConst><twDel>0.288</twDel><twSUTime>0.043</twSUTime><twTotPathDel>0.245</twTotPathDel><twClkSkew dest = "0.751" src = "0.538">-0.213</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/uRF/idTable[31]_dff_32_23</twSrc><twDest BELType='FF'>Core0/uRF/exTable[31]_dff_33_23</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X11Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X11Y101.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>Core0/uRF/idTable[31]_dff_32&lt;23&gt;</twComp><twBEL>Core0/uRF/idTable[31]_dff_32_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y97.DX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.188</twDelInfo><twComp>Core0/uRF/idTable[31]_dff_32&lt;23&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X17Y97.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.043</twDelInfo><twComp>Core0/uRF/exTable[31]_dff_33&lt;23&gt;</twComp><twBEL>Core0/uRF/exTable[31]_dff_33_23</twBEL></twPathDel><twLogDel>0.057</twLogDel><twRouteDel>0.188</twRouteDel><twTotDel>0.245</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>23.3</twPctLog><twPctRoute>76.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CoreMem0/Mram_RAM14 (RAMB36_X1Y30.ADDRARDADDRU8), 1 path
</twPathRptBanner><twPathRpt anchorID="27"><twUnconstPath anchorID="28" twDataPathType="twDataPathMinDelay" ><twTotDel>0.033</twTotDel><twSrc BELType="FF">Core0/MEM_ExResult[31]_dff_29_9</twSrc><twDest BELType="RAM">CoreMem0/Mram_RAM14</twDest><twDelConst>0.000</twDelConst><twDel>0.259</twDel><twSUTime>0.183</twSUTime><twTotPathDel>0.076</twTotPathDel><twClkSkew dest = "0.109" src = "0.066">-0.043</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/MEM_ExResult[31]_dff_29_9</twSrc><twDest BELType='RAM'>CoreMem0/Mram_RAM14</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X23Y152.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X23Y152.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_29&lt;9&gt;</twComp><twBEL>Core0/MEM_ExResult[31]_dff_29_9</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y30.ADDRARDADDRU8</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">0.159</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_29&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y30.CLKARDCLKU</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twRising">-0.183</twDelInfo><twComp>CoreMem0/Mram_RAM14</twComp><twBEL>CoreMem0/Mram_RAM14</twBEL></twPathDel><twLogDel>-0.083</twLogDel><twRouteDel>0.159</twRouteDel><twTotDel>0.076</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>-109.2</twPctLog><twPctRoute>209.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CoreMem0/Mram_RAM13 (RAMB36_X1Y29.ADDRARDADDRU8), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twUnconstPath anchorID="30" twDataPathType="twDataPathMinDelay" ><twTotDel>0.035</twTotDel><twSrc BELType="FF">Core0/MEM_ExResult[31]_dff_29_9</twSrc><twDest BELType="RAM">CoreMem0/Mram_RAM13</twDest><twDelConst>0.000</twDelConst><twDel>0.365</twDel><twSUTime>0.183</twSUTime><twTotPathDel>0.182</twTotPathDel><twClkSkew dest = "0.700" src = "0.553">-0.147</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/MEM_ExResult[31]_dff_29_9</twSrc><twDest BELType='RAM'>CoreMem0/Mram_RAM13</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X23Y152.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X23Y152.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_29&lt;9&gt;</twComp><twBEL>Core0/MEM_ExResult[31]_dff_29_9</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y29.ADDRARDADDRU8</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">0.265</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_29&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y29.CLKARDCLKU</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twRising">-0.183</twDelInfo><twComp>CoreMem0/Mram_RAM13</twComp><twBEL>CoreMem0/Mram_RAM13</twBEL></twPathDel><twLogDel>-0.083</twLogDel><twRouteDel>0.265</twRouteDel><twTotDel>0.182</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>-45.6</twPctLog><twPctRoute>145.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="31" twConstType="OFFSETINCLOCK" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">Default OFFSET IN BEFORE analysis for clock &quot;clk_BUFGP&quot; </twConstName><twItemCnt>1466</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1466</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>4.740</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/uRF/RegisterTable_7_4 (SLICE_X51Y98.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="32"><twUnconstOffIn anchorID="33" twDataPathType="twDataPathMaxDelay"><twOff>4.740</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/uRF/RegisterTable_7_4</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/uRF/RegisterTable_7_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>J8.PAD</twSrcSite><twPathDel><twSite>J8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.770</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y98.SR</twSite><twDelType>net</twDelType><twFanCnt>413</twFanCnt><twDelInfo twEdge="twFalling">7.379</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y98.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twFalling">0.212</twDelInfo><twComp>Core0/uRF/RegisterTable_7&lt;7&gt;</twComp><twBEL>Core0/uRF/RegisterTable_7_4</twBEL></twPathDel><twLogDel>0.982</twLogDel><twRouteDel>7.379</twRouteDel><twTotDel>8.361</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>11.7</twPctLog><twPctRoute>88.3</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/uRF/RegisterTable_7_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.787</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.083</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y98.CLK</twSite><twDelType>net</twDelType><twFanCnt>491</twFanCnt><twDelInfo twEdge="twRising">1.090</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.769</twLogDel><twRouteDel>2.877</twRouteDel><twTotDel>3.646</twTotDel><twPctLog>21.1</twPctLog><twPctRoute>78.9</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/uRF/RegisterTable_7_5 (SLICE_X51Y98.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="34"><twUnconstOffIn anchorID="35" twDataPathType="twDataPathMaxDelay"><twOff>4.740</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/uRF/RegisterTable_7_5</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/uRF/RegisterTable_7_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>J8.PAD</twSrcSite><twPathDel><twSite>J8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.770</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y98.SR</twSite><twDelType>net</twDelType><twFanCnt>413</twFanCnt><twDelInfo twEdge="twFalling">7.379</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y98.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twFalling">0.212</twDelInfo><twComp>Core0/uRF/RegisterTable_7&lt;7&gt;</twComp><twBEL>Core0/uRF/RegisterTable_7_5</twBEL></twPathDel><twLogDel>0.982</twLogDel><twRouteDel>7.379</twRouteDel><twTotDel>8.361</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>11.7</twPctLog><twPctRoute>88.3</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/uRF/RegisterTable_7_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.787</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.083</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y98.CLK</twSite><twDelType>net</twDelType><twFanCnt>491</twFanCnt><twDelInfo twEdge="twRising">1.090</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.769</twLogDel><twRouteDel>2.877</twRouteDel><twTotDel>3.646</twTotDel><twPctLog>21.1</twPctLog><twPctRoute>78.9</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/uRF/RegisterTable_7_6 (SLICE_X51Y98.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="36"><twUnconstOffIn anchorID="37" twDataPathType="twDataPathMaxDelay"><twOff>4.740</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/uRF/RegisterTable_7_6</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/uRF/RegisterTable_7_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>J8.PAD</twSrcSite><twPathDel><twSite>J8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.770</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y98.SR</twSite><twDelType>net</twDelType><twFanCnt>413</twFanCnt><twDelInfo twEdge="twFalling">7.379</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y98.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twFalling">0.212</twDelInfo><twComp>Core0/uRF/RegisterTable_7&lt;7&gt;</twComp><twBEL>Core0/uRF/RegisterTable_7_6</twBEL></twPathDel><twLogDel>0.982</twLogDel><twRouteDel>7.379</twRouteDel><twTotDel>8.361</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>11.7</twPctLog><twPctRoute>88.3</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/uRF/RegisterTable_7_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.787</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.083</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y98.CLK</twSite><twDelType>net</twDelType><twFanCnt>491</twFanCnt><twDelInfo twEdge="twRising">1.090</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.769</twLogDel><twRouteDel>2.877</twRouteDel><twTotDel>3.646</twTotDel><twPctLog>21.1</twPctLog><twPctRoute>78.9</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: Default OFFSET IN BEFORE analysis for clock &quot;clk_BUFGP&quot;

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/MEM_DataIn[31]_dff_31_16 (SLICE_X10Y161.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="38"><twUnconstOffIn anchorID="39" twDataPathType="twDataPathMinDelay"><twOff>-1.840</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/MEM_DataIn[31]_dff_31_16</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/MEM_DataIn[31]_dff_31_16</twDest><twLogLvls>1</twLogLvls><twSrcSite>J8.PAD</twSrcSite><twPathDel><twSite>J8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y161.SR</twSite><twDelType>net</twDelType><twFanCnt>413</twFanCnt><twDelInfo twEdge="twRising">1.520</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y161.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.106</twDelInfo><twComp>Core0/MEM_DataIn[31]_dff_31&lt;19&gt;</twComp><twBEL>Core0/MEM_DataIn[31]_dff_31_16</twBEL></twPathDel><twLogDel>0.801</twLogDel><twRouteDel>1.520</twRouteDel><twTotDel>2.321</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>34.5</twPctLog><twPctRoute>65.5</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/MEM_DataIn[31]_dff_31_16</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y161.CLK</twSite><twDelType>net</twDelType><twFanCnt>491</twFanCnt><twDelInfo twEdge="twRising">1.382</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.283</twRouteDel><twTotDel>4.137</twTotDel><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/MEM_DataIn[31]_dff_31_17 (SLICE_X10Y161.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="40"><twUnconstOffIn anchorID="41" twDataPathType="twDataPathMinDelay"><twOff>-1.840</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/MEM_DataIn[31]_dff_31_17</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/MEM_DataIn[31]_dff_31_17</twDest><twLogLvls>1</twLogLvls><twSrcSite>J8.PAD</twSrcSite><twPathDel><twSite>J8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y161.SR</twSite><twDelType>net</twDelType><twFanCnt>413</twFanCnt><twDelInfo twEdge="twRising">1.520</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y161.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.106</twDelInfo><twComp>Core0/MEM_DataIn[31]_dff_31&lt;19&gt;</twComp><twBEL>Core0/MEM_DataIn[31]_dff_31_17</twBEL></twPathDel><twLogDel>0.801</twLogDel><twRouteDel>1.520</twRouteDel><twTotDel>2.321</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>34.5</twPctLog><twPctRoute>65.5</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/MEM_DataIn[31]_dff_31_17</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y161.CLK</twSite><twDelType>net</twDelType><twFanCnt>491</twFanCnt><twDelInfo twEdge="twRising">1.382</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.283</twRouteDel><twTotDel>4.137</twTotDel><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/MEM_DataIn[31]_dff_31_18 (SLICE_X10Y161.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="42"><twUnconstOffIn anchorID="43" twDataPathType="twDataPathMinDelay"><twOff>-1.840</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/MEM_DataIn[31]_dff_31_18</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/MEM_DataIn[31]_dff_31_18</twDest><twLogLvls>1</twLogLvls><twSrcSite>J8.PAD</twSrcSite><twPathDel><twSite>J8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y161.SR</twSite><twDelType>net</twDelType><twFanCnt>413</twFanCnt><twDelInfo twEdge="twRising">1.520</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y161.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.106</twDelInfo><twComp>Core0/MEM_DataIn[31]_dff_31&lt;19&gt;</twComp><twBEL>Core0/MEM_DataIn[31]_dff_31_18</twBEL></twPathDel><twLogDel>0.801</twLogDel><twRouteDel>1.520</twRouteDel><twTotDel>2.321</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>34.5</twPctLog><twPctRoute>65.5</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/MEM_DataIn[31]_dff_31_18</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y161.CLK</twSite><twDelType>net</twDelType><twFanCnt>491</twFanCnt><twDelInfo twEdge="twRising">1.382</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.283</twRouteDel><twTotDel>4.137</twTotDel><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt></twConst><twConst anchorID="44" twConstType="OFFSETOUTCLOCK" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">Default OFFSET OUT AFTER analysis for clock &quot;clk_BUFGP&quot; </twConstName><twItemCnt>537</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>65</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxOff>12.652</twMaxOff></twConstHead><twPathRptBanner iPaths="23" iCriticalPaths="0" sType="EndPoint">Paths for end point MemWData&lt;25&gt; (A13.PAD), 23 paths
</twPathRptBanner><twPathRpt anchorID="45"><twUnconstOffOut anchorID="46" twDataPathType="twDataPathMaxDelay"><twOff>12.652</twOff><twSrc BELType="FF">Core0/MEM_ExResult[31]_dff_29_1</twSrc><twDest BELType="PAD">MemWData&lt;25&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/MEM_ExResult[31]_dff_29_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y158.CLK</twSite><twDelType>net</twDelType><twFanCnt>491</twFanCnt><twDelInfo twEdge="twRising">1.382</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.283</twRouteDel><twTotDel>4.137</twTotDel><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twClkPath><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/MEM_ExResult[31]_dff_29_1</twSrc><twDest BELType='PAD'>MemWData&lt;25&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X20Y158.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X20Y158.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_29&lt;1&gt;</twComp><twBEL>Core0/MEM_ExResult[31]_dff_29_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y132.C2</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">2.377</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_29&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y132.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>Core0/Mmux_MemWriteData342</twComp><twBEL>Core0/Mmux_MemWriteData3431</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y151.A2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.623</twDelInfo><twComp>Core0/Mmux_MemWriteData343</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y151.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MemWData_25_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData36</twBEL></twPathDel><twPathDel><twSite>A13.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.649</twDelInfo><twComp>MemWData_25_OBUF</twComp></twPathDel><twPathDel><twSite>A13.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.400</twDelInfo><twComp>MemWData&lt;25&gt;</twComp><twBEL>MemWData_25_OBUF</twBEL><twBEL>MemWData&lt;25&gt;</twBEL></twPathDel><twLogDel>2.841</twLogDel><twRouteDel>5.649</twRouteDel><twTotDel>8.490</twTotDel><twPctLog>33.5</twPctLog><twPctRoute>66.5</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="47"><twUnconstOffOut anchorID="48" twDataPathType="twDataPathMaxDelay"><twOff>12.398</twOff><twSrc BELType="FF">Core0/MEM_ExResult[31]_dff_29_1</twSrc><twDest BELType="PAD">MemWData&lt;25&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/MEM_ExResult[31]_dff_29_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y158.CLK</twSite><twDelType>net</twDelType><twFanCnt>491</twFanCnt><twDelInfo twEdge="twRising">1.382</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.283</twRouteDel><twTotDel>4.137</twTotDel><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twClkPath><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/MEM_ExResult[31]_dff_29_1</twSrc><twDest BELType='PAD'>MemWData&lt;25&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X20Y158.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X20Y158.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_29&lt;1&gt;</twComp><twBEL>Core0/MEM_ExResult[31]_dff_29_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y132.C2</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">2.377</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_29&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y132.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/Mmux_MemWriteData342</twComp><twBEL>Core0/Mmux_MemWriteData3421</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y151.A5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.465</twDelInfo><twComp>Core0/Mmux_MemWriteData342</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y151.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MemWData_25_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData36</twBEL></twPathDel><twPathDel><twSite>A13.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.649</twDelInfo><twComp>MemWData_25_OBUF</twComp></twPathDel><twPathDel><twSite>A13.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.400</twDelInfo><twComp>MemWData&lt;25&gt;</twComp><twBEL>MemWData_25_OBUF</twBEL><twBEL>MemWData&lt;25&gt;</twBEL></twPathDel><twLogDel>2.745</twLogDel><twRouteDel>5.491</twRouteDel><twTotDel>8.236</twTotDel><twPctLog>33.3</twPctLog><twPctRoute>66.7</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="49"><twUnconstOffOut anchorID="50" twDataPathType="twDataPathMaxDelay"><twOff>12.336</twOff><twSrc BELType="FF">Core0/WB_MemCTRL[2]_dff_54_2</twSrc><twDest BELType="PAD">MemWData&lt;25&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_MemCTRL[2]_dff_54_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y159.CLK</twSite><twDelType>net</twDelType><twFanCnt>491</twFanCnt><twDelInfo twEdge="twRising">1.369</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.270</twRouteDel><twTotDel>4.124</twTotDel><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twClkPath><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/WB_MemCTRL[2]_dff_54_2</twSrc><twDest BELType='PAD'>MemWData&lt;25&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X47Y159.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X47Y159.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_54&lt;2&gt;</twComp><twBEL>Core0/WB_MemCTRL[2]_dff_54_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y132.C1</twSite><twDelType>net</twDelType><twFanCnt>193</twFanCnt><twDelInfo twEdge="twRising">2.110</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_54&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y132.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>Core0/Mmux_MemWriteData342</twComp><twBEL>Core0/Mmux_MemWriteData3431</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y151.A2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.623</twDelInfo><twComp>Core0/Mmux_MemWriteData343</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y151.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MemWData_25_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData36</twBEL></twPathDel><twPathDel><twSite>A13.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.649</twDelInfo><twComp>MemWData_25_OBUF</twComp></twPathDel><twPathDel><twSite>A13.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.400</twDelInfo><twComp>MemWData&lt;25&gt;</twComp><twBEL>MemWData_25_OBUF</twBEL><twBEL>MemWData&lt;25&gt;</twBEL></twPathDel><twLogDel>2.805</twLogDel><twRouteDel>5.382</twRouteDel><twTotDel>8.187</twTotDel><twPctLog>34.3</twPctLog><twPctRoute>65.7</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner iPaths="23" iCriticalPaths="0" sType="EndPoint">Paths for end point MemWData&lt;24&gt; (A10.PAD), 23 paths
</twPathRptBanner><twPathRpt anchorID="51"><twUnconstOffOut anchorID="52" twDataPathType="twDataPathMaxDelay"><twOff>12.598</twOff><twSrc BELType="FF">Core0/MEM_ExResult[31]_dff_29_1</twSrc><twDest BELType="PAD">MemWData&lt;24&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/MEM_ExResult[31]_dff_29_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y158.CLK</twSite><twDelType>net</twDelType><twFanCnt>491</twFanCnt><twDelInfo twEdge="twRising">1.382</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.283</twRouteDel><twTotDel>4.137</twTotDel><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twClkPath><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/MEM_ExResult[31]_dff_29_1</twSrc><twDest BELType='PAD'>MemWData&lt;24&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X20Y158.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X20Y158.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_29&lt;1&gt;</twComp><twBEL>Core0/MEM_ExResult[31]_dff_29_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y132.C2</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">2.377</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_29&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y132.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>Core0/Mmux_MemWriteData342</twComp><twBEL>Core0/Mmux_MemWriteData3431</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y150.A2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.538</twDelInfo><twComp>Core0/Mmux_MemWriteData343</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y150.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MemWData_24_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData34</twBEL></twPathDel><twPathDel><twSite>A10.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.662</twDelInfo><twComp>MemWData_24_OBUF</twComp></twPathDel><twPathDel><twSite>A10.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.418</twDelInfo><twComp>MemWData&lt;24&gt;</twComp><twBEL>MemWData_24_OBUF</twBEL><twBEL>MemWData&lt;24&gt;</twBEL></twPathDel><twLogDel>2.859</twLogDel><twRouteDel>5.577</twRouteDel><twTotDel>8.436</twTotDel><twPctLog>33.9</twPctLog><twPctRoute>66.1</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="53"><twUnconstOffOut anchorID="54" twDataPathType="twDataPathMaxDelay"><twOff>12.282</twOff><twSrc BELType="FF">Core0/WB_MemCTRL[2]_dff_54_2</twSrc><twDest BELType="PAD">MemWData&lt;24&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_MemCTRL[2]_dff_54_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y159.CLK</twSite><twDelType>net</twDelType><twFanCnt>491</twFanCnt><twDelInfo twEdge="twRising">1.369</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.270</twRouteDel><twTotDel>4.124</twTotDel><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twClkPath><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/WB_MemCTRL[2]_dff_54_2</twSrc><twDest BELType='PAD'>MemWData&lt;24&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X47Y159.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X47Y159.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_54&lt;2&gt;</twComp><twBEL>Core0/WB_MemCTRL[2]_dff_54_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y132.C1</twSite><twDelType>net</twDelType><twFanCnt>193</twFanCnt><twDelInfo twEdge="twRising">2.110</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_54&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y132.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>Core0/Mmux_MemWriteData342</twComp><twBEL>Core0/Mmux_MemWriteData3431</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y150.A2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.538</twDelInfo><twComp>Core0/Mmux_MemWriteData343</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y150.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MemWData_24_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData34</twBEL></twPathDel><twPathDel><twSite>A10.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.662</twDelInfo><twComp>MemWData_24_OBUF</twComp></twPathDel><twPathDel><twSite>A10.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.418</twDelInfo><twComp>MemWData&lt;24&gt;</twComp><twBEL>MemWData_24_OBUF</twBEL><twBEL>MemWData&lt;24&gt;</twBEL></twPathDel><twLogDel>2.823</twLogDel><twRouteDel>5.310</twRouteDel><twTotDel>8.133</twTotDel><twPctLog>34.7</twPctLog><twPctRoute>65.3</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="55"><twUnconstOffOut anchorID="56" twDataPathType="twDataPathMaxDelay"><twOff>12.272</twOff><twSrc BELType="FF">Core0/MEM_ExResult[31]_dff_29_1</twSrc><twDest BELType="PAD">MemWData&lt;24&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/MEM_ExResult[31]_dff_29_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y158.CLK</twSite><twDelType>net</twDelType><twFanCnt>491</twFanCnt><twDelInfo twEdge="twRising">1.382</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.283</twRouteDel><twTotDel>4.137</twTotDel><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twClkPath><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/MEM_ExResult[31]_dff_29_1</twSrc><twDest BELType='PAD'>MemWData&lt;24&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X20Y158.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X20Y158.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_29&lt;1&gt;</twComp><twBEL>Core0/MEM_ExResult[31]_dff_29_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y132.C2</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">2.377</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_29&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y132.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/Mmux_MemWriteData342</twComp><twBEL>Core0/Mmux_MemWriteData3421</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y150.A6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.308</twDelInfo><twComp>Core0/Mmux_MemWriteData342</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y150.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MemWData_24_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData34</twBEL></twPathDel><twPathDel><twSite>A10.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.662</twDelInfo><twComp>MemWData_24_OBUF</twComp></twPathDel><twPathDel><twSite>A10.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.418</twDelInfo><twComp>MemWData&lt;24&gt;</twComp><twBEL>MemWData_24_OBUF</twBEL><twBEL>MemWData&lt;24&gt;</twBEL></twPathDel><twLogDel>2.763</twLogDel><twRouteDel>5.347</twRouteDel><twTotDel>8.110</twTotDel><twPctLog>34.1</twPctLog><twPctRoute>65.9</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner iPaths="17" iCriticalPaths="0" sType="EndPoint">Paths for end point MemWData&lt;12&gt; (E13.PAD), 17 paths
</twPathRptBanner><twPathRpt anchorID="57"><twUnconstOffOut anchorID="58" twDataPathType="twDataPathMaxDelay"><twOff>12.560</twOff><twSrc BELType="FF">Core0/WB_MemCTRL[2]_dff_54_0</twSrc><twDest BELType="PAD">MemWData&lt;12&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_MemCTRL[2]_dff_54_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y159.CLK</twSite><twDelType>net</twDelType><twFanCnt>491</twFanCnt><twDelInfo twEdge="twRising">1.369</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.270</twRouteDel><twTotDel>4.124</twTotDel><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twClkPath><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/WB_MemCTRL[2]_dff_54_0</twSrc><twDest BELType='PAD'>MemWData&lt;12&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X47Y159.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X47Y159.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_54&lt;2&gt;</twComp><twBEL>Core0/WB_MemCTRL[2]_dff_54_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y147.B4</twSite><twDelType>net</twDelType><twFanCnt>62</twFanCnt><twDelInfo twEdge="twRising">1.859</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_54&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y147.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/Mmux_MemWriteData321</twComp><twBEL>Core0/Mmux_MemWriteData1021</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y125.A6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.771</twDelInfo><twComp>Core0/Mmux_MemWriteData102</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y125.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/Mmux_WB_RegDin26</twComp><twBEL>Core0/Mmux_MemWriteData83</twBEL></twPathDel><twPathDel><twSite>E13.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.115</twDelInfo><twComp>MemWData_12_OBUF</twComp></twPathDel><twPathDel><twSite>E13.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.357</twDelInfo><twComp>MemWData&lt;12&gt;</twComp><twBEL>MemWData_12_OBUF</twBEL><twBEL>MemWData&lt;12&gt;</twBEL></twPathDel><twLogDel>2.666</twLogDel><twRouteDel>5.745</twRouteDel><twTotDel>8.411</twTotDel><twPctLog>31.7</twPctLog><twPctRoute>68.3</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="59"><twUnconstOffOut anchorID="60" twDataPathType="twDataPathMaxDelay"><twOff>12.403</twOff><twSrc BELType="FF">Core0/MEM_ExResult[31]_dff_29_1</twSrc><twDest BELType="PAD">MemWData&lt;12&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/MEM_ExResult[31]_dff_29_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y158.CLK</twSite><twDelType>net</twDelType><twFanCnt>491</twFanCnt><twDelInfo twEdge="twRising">1.382</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.283</twRouteDel><twTotDel>4.137</twTotDel><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twClkPath><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/MEM_ExResult[31]_dff_29_1</twSrc><twDest BELType='PAD'>MemWData&lt;12&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X20Y158.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X20Y158.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_29&lt;1&gt;</twComp><twBEL>Core0/MEM_ExResult[31]_dff_29_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y147.B5</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">1.653</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_29&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y147.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/Mmux_MemWriteData321</twComp><twBEL>Core0/Mmux_MemWriteData1021</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y125.A6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.771</twDelInfo><twComp>Core0/Mmux_MemWriteData102</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y125.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/Mmux_WB_RegDin26</twComp><twBEL>Core0/Mmux_MemWriteData83</twBEL></twPathDel><twPathDel><twSite>E13.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.115</twDelInfo><twComp>MemWData_12_OBUF</twComp></twPathDel><twPathDel><twSite>E13.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.357</twDelInfo><twComp>MemWData&lt;12&gt;</twComp><twBEL>MemWData_12_OBUF</twBEL><twBEL>MemWData&lt;12&gt;</twBEL></twPathDel><twLogDel>2.702</twLogDel><twRouteDel>5.539</twRouteDel><twTotDel>8.241</twTotDel><twPctLog>32.8</twPctLog><twPctRoute>67.2</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="61"><twUnconstOffOut anchorID="62" twDataPathType="twDataPathMaxDelay"><twOff>12.384</twOff><twSrc BELType="FF">Core0/MEM_ExResult[31]_dff_29_0</twSrc><twDest BELType="PAD">MemWData&lt;12&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/MEM_ExResult[31]_dff_29_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y158.CLK</twSite><twDelType>net</twDelType><twFanCnt>491</twFanCnt><twDelInfo twEdge="twRising">1.382</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.283</twRouteDel><twTotDel>4.137</twTotDel><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twClkPath><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/MEM_ExResult[31]_dff_29_0</twSrc><twDest BELType='PAD'>MemWData&lt;12&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X20Y158.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X20Y158.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_29&lt;1&gt;</twComp><twBEL>Core0/MEM_ExResult[31]_dff_29_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y147.B2</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.634</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_29&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y147.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/Mmux_MemWriteData321</twComp><twBEL>Core0/Mmux_MemWriteData1021</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y125.A6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.771</twDelInfo><twComp>Core0/Mmux_MemWriteData102</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y125.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/Mmux_WB_RegDin26</twComp><twBEL>Core0/Mmux_MemWriteData83</twBEL></twPathDel><twPathDel><twSite>E13.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.115</twDelInfo><twComp>MemWData_12_OBUF</twComp></twPathDel><twPathDel><twSite>E13.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.357</twDelInfo><twComp>MemWData&lt;12&gt;</twComp><twBEL>MemWData_12_OBUF</twBEL><twBEL>MemWData&lt;12&gt;</twBEL></twPathDel><twLogDel>2.702</twLogDel><twRouteDel>5.520</twRouteDel><twTotDel>8.222</twTotDel><twPctLog>32.9</twPctLog><twPctRoute>67.1</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: Default OFFSET OUT AFTER analysis for clock &quot;clk_BUFGP&quot;

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point MemAdd&lt;6&gt; (J14.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="63"><twUnconstOffOut anchorID="64" twDataPathType="twDataPathMinDelay"><twOff>3.674</twOff><twSrc BELType="FF">Core0/MEM_ExResult[31]_dff_29_6</twSrc><twDest BELType="PAD">MemAdd&lt;6&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/MEM_ExResult[31]_dff_29_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y154.CLK</twSite><twDelType>net</twDelType><twFanCnt>491</twFanCnt><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>1.479</twRouteDel><twTotDel>1.608</twTotDel><twPctLog>8.0</twPctLog><twPctRoute>92.0</twPctRoute></twClkPath><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/MEM_ExResult[31]_dff_29_6</twSrc><twDest BELType='PAD'>MemAdd&lt;6&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y154.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X19Y154.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_29&lt;7&gt;</twComp><twBEL>Core0/MEM_ExResult[31]_dff_29_6</twBEL></twPathDel><twPathDel><twSite>J14.O</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_29&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>J14.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.248</twDelInfo><twComp>MemAdd&lt;6&gt;</twComp><twBEL>MemAdd_6_OBUF</twBEL><twBEL>MemAdd&lt;6&gt;</twBEL></twPathDel><twLogDel>1.348</twLogDel><twRouteDel>0.743</twRouteDel><twTotDel>2.091</twTotDel><twPctLog>64.5</twPctLog><twPctRoute>35.5</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point MemAdd&lt;10&gt; (B16.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="65"><twUnconstOffOut anchorID="66" twDataPathType="twDataPathMinDelay"><twOff>3.709</twOff><twSrc BELType="FF">Core0/MEM_ExResult[31]_dff_29_10</twSrc><twDest BELType="PAD">MemAdd&lt;10&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/MEM_ExResult[31]_dff_29_10</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y157.CLK</twSite><twDelType>net</twDelType><twFanCnt>491</twFanCnt><twDelInfo twEdge="twRising">0.615</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>1.478</twRouteDel><twTotDel>1.607</twTotDel><twPctLog>8.0</twPctLog><twPctRoute>92.0</twPctRoute></twClkPath><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/MEM_ExResult[31]_dff_29_10</twSrc><twDest BELType='PAD'>MemAdd&lt;10&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X15Y157.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X15Y157.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_29&lt;11&gt;</twComp><twBEL>Core0/MEM_ExResult[31]_dff_29_10</twBEL></twPathDel><twPathDel><twSite>B16.O</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">0.713</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_29&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>B16.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.314</twDelInfo><twComp>MemAdd&lt;10&gt;</twComp><twBEL>MemAdd_10_OBUF</twBEL><twBEL>MemAdd&lt;10&gt;</twBEL></twPathDel><twLogDel>1.414</twLogDel><twRouteDel>0.713</twRouteDel><twTotDel>2.127</twTotDel><twPctLog>66.5</twPctLog><twPctRoute>33.5</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner iPaths="23" iCriticalPaths="0" sType="EndPoint">Paths for end point MemWData&lt;31&gt; (D16.PAD), 23 paths
</twPathRptBanner><twPathRpt anchorID="67"><twUnconstOffOut anchorID="68" twDataPathType="twDataPathMinDelay"><twOff>3.714</twOff><twSrc BELType="FF">Core0/WB_StoreData[31]_dff_52_7</twSrc><twDest BELType="PAD">MemWData&lt;31&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_StoreData[31]_dff_52_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y129.CLK</twSite><twDelType>net</twDelType><twFanCnt>491</twFanCnt><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>1.390</twRouteDel><twTotDel>1.519</twTotDel><twPctLog>8.5</twPctLog><twPctRoute>91.5</twPctRoute></twClkPath><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/WB_StoreData[31]_dff_52_7</twSrc><twDest BELType='PAD'>MemWData&lt;31&gt;</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X13Y129.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X13Y129.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_52&lt;7&gt;</twComp><twBEL>Core0/WB_StoreData[31]_dff_52_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y132.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.388</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_52&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y132.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>Core0/Mmux_MemWriteData342</twComp><twBEL>Core0/Mmux_MemWriteData50</twBEL></twPathDel><twPathDel><twSite>D16.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>MemWData_31_OBUF</twComp></twPathDel><twPathDel><twSite>D16.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.314</twDelInfo><twComp>MemWData&lt;31&gt;</twComp><twBEL>MemWData_31_OBUF</twBEL><twBEL>MemWData&lt;31&gt;</twBEL></twPathDel><twLogDel>1.442</twLogDel><twRouteDel>0.778</twRouteDel><twTotDel>2.220</twTotDel><twPctLog>65.0</twPctLog><twPctRoute>35.0</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="69"><twUnconstOffOut anchorID="70" twDataPathType="twDataPathMinDelay"><twOff>3.979</twOff><twSrc BELType="FF">Core0/WB_StoreData[31]_dff_52_31</twSrc><twDest BELType="PAD">MemWData&lt;31&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_StoreData[31]_dff_52_31</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y115.CLK</twSite><twDelType>net</twDelType><twFanCnt>491</twFanCnt><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>1.425</twRouteDel><twTotDel>1.554</twTotDel><twPctLog>8.3</twPctLog><twPctRoute>91.7</twPctRoute></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/WB_StoreData[31]_dff_52_31</twSrc><twDest BELType='PAD'>MemWData&lt;31&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X5Y115.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X5Y115.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_52&lt;31&gt;</twComp><twBEL>Core0/WB_StoreData[31]_dff_52_31</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y124.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_52&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y124.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>N4</twComp><twBEL>Core0/Mmux_MemWriteData50_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y132.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>N4</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y132.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>Core0/Mmux_MemWriteData342</twComp><twBEL>Core0/Mmux_MemWriteData50</twBEL></twPathDel><twPathDel><twSite>D16.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>MemWData_31_OBUF</twComp></twPathDel><twPathDel><twSite>D16.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.314</twDelInfo><twComp>MemWData&lt;31&gt;</twComp><twBEL>MemWData_31_OBUF</twBEL><twBEL>MemWData&lt;31&gt;</twBEL></twPathDel><twLogDel>1.470</twLogDel><twRouteDel>0.980</twRouteDel><twTotDel>2.450</twTotDel><twPctLog>60.0</twPctLog><twPctRoute>40.0</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="71"><twUnconstOffOut anchorID="72" twDataPathType="twDataPathMinDelay"><twOff>4.201</twOff><twSrc BELType="RAM">CoreMem0/Mram_RAM16</twSrc><twDest BELType="PAD">MemWData&lt;31&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='RAM'>CoreMem0/Mram_RAM16</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y26.CLKARDCLKL</twSite><twDelType>net</twDelType><twFanCnt>491</twFanCnt><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>1.425</twRouteDel><twTotDel>1.554</twTotDel><twPctLog>8.3</twPctLog><twPctRoute>91.7</twPctRoute></twClkPath><twDataPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>CoreMem0/Mram_RAM16</twSrc><twDest BELType='PAD'>MemWData&lt;31&gt;</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB36_X0Y26.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>RAMB36_X0Y26.DOADO1</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">0.585</twDelInfo><twComp>CoreMem0/Mram_RAM16</twComp><twBEL>CoreMem0/Mram_RAM16</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y132.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.355</twDelInfo><twComp>MemReadData&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y132.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>Core0/Mmux_MemWriteData342</twComp><twBEL>Core0/Mmux_MemWriteData50</twBEL></twPathDel><twPathDel><twSite>D16.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.390</twDelInfo><twComp>MemWData_31_OBUF</twComp></twPathDel><twPathDel><twSite>D16.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.314</twDelInfo><twComp>MemWData&lt;31&gt;</twComp><twBEL>MemWData_31_OBUF</twBEL><twBEL>MemWData&lt;31&gt;</twBEL></twPathDel><twLogDel>1.927</twLogDel><twRouteDel>0.745</twRouteDel><twTotDel>2.672</twTotDel><twPctLog>72.1</twPctLog><twPctRoute>27.9</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt></twConst><twUnmetConstCnt anchorID="73">0</twUnmetConstCnt><twDataSheet anchorID="74" twNameLen="15"><twSUH2ClkList anchorID="75" twDestWidth="5" twPhaseWidth="9"><twDest>clk</twDest><twSUH2Clk ><twSrc>reset</twSrc><twSUHTime twInternalClk ="clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.740</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.841</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2OutList anchorID="76" twDestWidth="12" twPhaseWidth="9"><twSrc>clk</twSrc><twClk2Out  twOutPad = "MemAdd&lt;0&gt;" twMinTime = "4.031" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.183" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;1&gt;" twMinTime = "4.236" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.584" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;2&gt;" twMinTime = "3.989" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.061" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;3&gt;" twMinTime = "3.738" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.637" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;4&gt;" twMinTime = "3.934" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.027" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;5&gt;" twMinTime = "3.766" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.676" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;6&gt;" twMinTime = "3.674" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.593" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;7&gt;" twMinTime = "3.747" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.701" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;8&gt;" twMinTime = "3.972" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.079" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;9&gt;" twMinTime = "3.831" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.781" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;10&gt;" twMinTime = "3.709" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.486" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;11&gt;" twMinTime = "3.820" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.778" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;12&gt;" twMinTime = "3.727" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.594" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;13&gt;" twMinTime = "3.977" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.999" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;14&gt;" twMinTime = "4.079" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.222" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;15&gt;" twMinTime = "3.901" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.947" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;0&gt;" twMinTime = "4.212" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.345" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;1&gt;" twMinTime = "4.205" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.660" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;2&gt;" twMinTime = "4.320" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.709" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;3&gt;" twMinTime = "4.557" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.033" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;4&gt;" twMinTime = "4.339" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.385" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;5&gt;" twMinTime = "4.185" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.202" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;6&gt;" twMinTime = "4.385" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.078" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;7&gt;" twMinTime = "4.575" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.110" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;8&gt;" twMinTime = "4.336" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.550" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;9&gt;" twMinTime = "4.141" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.824" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;10&gt;" twMinTime = "4.111" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.008" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;11&gt;" twMinTime = "4.267" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.928" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;12&gt;" twMinTime = "4.349" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.560" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;13&gt;" twMinTime = "4.052" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.428" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;14&gt;" twMinTime = "4.341" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.350" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;15&gt;" twMinTime = "4.227" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.937" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;16&gt;" twMinTime = "3.950" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.185" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;17&gt;" twMinTime = "4.098" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.308" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;18&gt;" twMinTime = "3.965" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.333" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;19&gt;" twMinTime = "3.818" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.767" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;20&gt;" twMinTime = "4.071" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.147" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;21&gt;" twMinTime = "4.193" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.913" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;22&gt;" twMinTime = "4.125" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.765" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;23&gt;" twMinTime = "4.052" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.569" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;24&gt;" twMinTime = "4.043" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.598" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;25&gt;" twMinTime = "4.011" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.652" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;26&gt;" twMinTime = "3.952" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.559" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;27&gt;" twMinTime = "3.919" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.400" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;28&gt;" twMinTime = "3.943" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.077" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;29&gt;" twMinTime = "3.792" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.870" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;30&gt;" twMinTime = "3.812" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.643" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;31&gt;" twMinTime = "3.714" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.439" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWE" twMinTime = "4.068" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.199" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;0&gt;" twMinTime = "3.967" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.096" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;1&gt;" twMinTime = "3.999" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.188" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;2&gt;" twMinTime = "4.372" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.785" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;3&gt;" twMinTime = "4.493" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.968" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;4&gt;" twMinTime = "4.427" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.922" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;5&gt;" twMinTime = "4.259" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.594" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;6&gt;" twMinTime = "4.416" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.877" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;7&gt;" twMinTime = "4.271" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.516" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;8&gt;" twMinTime = "4.435" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.931" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;9&gt;" twMinTime = "4.254" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.687" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;10&gt;" twMinTime = "4.332" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.710" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;11&gt;" twMinTime = "4.349" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.753" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;12&gt;" twMinTime = "4.366" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.790" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;13&gt;" twMinTime = "4.436" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.868" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;14&gt;" twMinTime = "4.161" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.466" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;15&gt;" twMinTime = "4.112" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.310" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2SUList anchorID="77" twDestWidth="3"><twDest>clk</twDest><twClk2SU><twSrc>clk</twSrc><twRiseRise>7.906</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="78"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>117249724</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>14570</twConnCnt></twConstCov><twStats anchorID="79"><twMinPer>7.906</twMinPer><twFootnote number="1" /><twMaxFreq>126.486</twMaxFreq><twMinInBeforeClk>4.740</twMinInBeforeClk><twMaxOutBeforeClk>12.652</twMaxOutBeforeClk></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Tue Mar 29 16:53:23 2016 </twTimestamp></twFoot><twClientInfo anchorID="80"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 779 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
