#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Mar 31 20:12:35 2022
# Process ID: 31387
# Current directory: /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold
# Command line: vivado
# Log file: /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/vivado.log
# Journal file: /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.xpr
INFO: [Project 1-313] Project file moved from 'C:/Xilinx_projects/Vivado/projects/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_txfifo_2.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/Handler_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/proj/xbuilds/2018.2_0614_1954/installs/lin64/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 6405.125 ; gain = 227.492 ; free physical = 20490 ; free virtual = 26218
update_compile_order -fileset sources_1
open_bd_design {/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:user:axis_stream_fifo:1.0 - RxFIFO
Adding cell -- user.org:user:axis_stream_txfifo:2.0 - axis_stream_txfifo_0
Adding cell -- xilinx.com:user:BiDirChannels:1.0 - BiDirChannels_0
Adding cell -- xilinx.com:user:axi4_pl_SPI_ip:1.0 - SPI_ip_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_2> from BD file </home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 6686.250 ; gain = 0.000 ; free physical = 20412 ; free virtual = 26139
ipx::edit_ip_in_project -upgrade true -name axis_stream_fifo_v1_0_project -directory /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.tmp/axis_stream_fifo_v1_0_project /home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_fifo_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/proj/xbuilds/2018.2_0614_1954/installs/lin64/Vivado/2018.2/data/ip'.
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 6686.250 ; gain = 0.000 ; free physical = 20266 ; free virtual = 25994
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_txfifo_2.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/Handler_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 6686.250 ; gain = 0.000 ; free physical = 20247 ; free virtual = 25975
update_compile_order -fileset sources_1
update_files -from_files /home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_fifo_1.0/hdl/axis_stream_fifo_v1_0.sv -to_files /home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_fifo_1.0/hdl/axis_stream_fifo_v1_0.v -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_fifo_1.0/hdl/axis_stream_fifo_v1_0.v' with file '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_fifo_1.0/hdl/axis_stream_fifo_v1_0.sv'.
set_property file_type SystemVerilog [get_files  /home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_fifo_1.0/hdl/axis_stream_fifo_v1_0.sv]
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-5226] Project source file '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_fifo_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_fifo_1.0/hdl/axis_stream_fifo_v1_0.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_fifo_1.0/hdl/axis_stream_fifo_v1_0.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-5226] Project source file '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_fifo_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5101] Packaging a component with a SystemVerilog top file is not fully supported. Please refer to UG1118 'Creating and Packaging Custom IP'.
CRITICAL WARNING: [IP_Flow 19-4834] IP port (s00_axi_aresetn) was removed from the interface 'S00_AXI_RST'. Please review the IP interface 'S00_AXI_RST'.
CRITICAL WARNING: [IP_Flow 19-4834] IP port (s00_axi_aclk) was removed from the interface 'S00_AXI_CLK'. Please review the IP interface 'S00_AXI_CLK'.
CRITICAL WARNING: [IP_Flow 19-4834] IP port (m00_axis_aresetn) was removed from the interface 'M00_AXIS_RST'. Please review the IP interface 'M00_AXIS_RST'.
CRITICAL WARNING: [IP_Flow 19-4834] IP port (m00_axis_aclk) was removed from the interface 'M00_AXIS_CLK'. Please review the IP interface 'M00_AXIS_CLK'.
CRITICAL WARNING: [IP_Flow 19-4834] IP port (s00_axis_aresetn) was removed from the interface 'S00_AXIS_RST'. Please review the IP interface 'S00_AXIS_RST'.
CRITICAL WARNING: [IP_Flow 19-4834] IP port (s00_axis_aclk) was removed from the interface 'S00_AXIS_CLK'. Please review the IP interface 'S00_AXIS_CLK'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
ERROR: [Common 17-39] 'ipx::merge_project_changes' failed due to earlier errors.
set_property name txclk [ipx::get_bus_interfaces S00_AXIS_CLK -of_objects [ipx::current_core]]
ipx::add_port_map CLK [ipx::get_bus_interfaces txclk -of_objects [ipx::current_core]]
set_property physical_name txclk [ipx::get_port_maps CLK -of_objects [ipx::get_bus_interfaces txclk -of_objects [ipx::current_core]]]
ipx::remove_bus_interface S00_AXI_RST [ipx::current_core]
ipx::remove_bus_interface S00_AXI_CLK [ipx::current_core]
ipx::remove_bus_interface M00_AXIS_RST [ipx::current_core]
ipx::remove_bus_interface M00_AXIS_CLK [ipx::current_core]
ipx::remove_bus_interface S00_AXIS_RST [ipx::current_core]
ipx::associate_bus_interfaces -busif S00_AXI -clock clk [ipx::current_core]
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'S00_AXI'.
ipx::associate_bus_interfaces -busif S00_AXIS -clock clk [ipx::current_core]
ipx::associate_bus_interfaces -busif S00_AXIS -clock txclk [ipx::current_core]
ipx::associate_bus_interfaces -busif M00_AXIS -clock clk [ipx::current_core]
set_property core_revision 38 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/cdickins/reuse/gyro_tester_gold-master/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:axis_stream_fifo:1.0 [get_ips  design_2_RxFIFO_0] -log ip_upgrade.log
Upgrading '/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd'
WARNING: [IP_Flow 19-4316] Parameter 'ADDR_WIDTH' is no longer present on the upgraded IP 'design_2_RxFIFO_0', and cannot be set to '12'
WARNING: [IP_Flow 19-4316] Parameter 'C_AXIS_TDATA_WIDTH' is no longer present on the upgraded IP 'design_2_RxFIFO_0', and cannot be set to '32'
INFO: [IP_Flow 19-3422] Upgraded design_2_RxFIFO_0 (axis_stream_fifo_v1.0 1.0) from revision 37 to revision 38
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'M00_AXIS_CLK'
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'M00_AXIS_RST'
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'S00_AXIS_CLK'
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'S00_AXIS_RST'
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'S00_AXI_CLK'
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'S00_AXI_RST'
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'clk' (xilinx.com:signal:clock:1.0)
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'rst_n' (xilinx.com:signal:reset:1.0)
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'txclk' (xilinx.com:signal:clock:1.0)
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'design_2_RxFIFO_0'.
WARNING: [IP_Flow 19-4706] Upgraded port 's00_axis_tdata' width 16 differs from original width 32
WARNING: [IP_Flow 19-4706] Upgraded port 's00_axis_tstrb' width 2 differs from original width 4
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm00_axis_aclk'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm00_axis_aresetn'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's00_axi_aclk'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's00_axi_aresetn'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's00_axis_aclk'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 's00_axis_aresetn'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'clk'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'rst_n'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'txclk'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_2_RxFIFO_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 's00_axi_aclk' is not found on the upgraded version of the cell '/RxFIFO'. Its connection to the net 'processing_system7_0_FCLK_CLK0' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 's00_axi_aresetn' is not found on the upgraded version of the cell '/RxFIFO'. Its connection to the net 'rst_ps7_0_100M_peripheral_aresetn' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'm00_axis_aclk' is not found on the upgraded version of the cell '/RxFIFO'. Its connection to the net 'processing_system7_0_FCLK_CLK0' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'm00_axis_aresetn' is not found on the upgraded version of the cell '/RxFIFO'. Its connection to the net 'rst_ps7_0_100M_peripheral_aresetn' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 's00_axis_aclk' is not found on the upgraded version of the cell '/RxFIFO'. Its connection to the net 'processing_system7_0_FCLK_CLK0' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 's00_axis_aresetn' is not found on the upgraded version of the cell '/RxFIFO'. Its connection to the net 'rst_ps7_0_100M_peripheral_aresetn' has been removed.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_2_RxFIFO_0' has identified issues that may require user intervention. Please review the upgrade log '/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : </home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd> 
Wrote  : </home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ui/bd_1fdbff51.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_2_RxFIFO_0] -no_script -sync -force -quiet
connect_bd_net [get_bd_pins RxFIFO/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins RxFIFO/txclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins RxFIFO/rst_n] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
report_ip_status -name ip_status 
save_bd_design
Wrote  : </home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd> 
Wrote  : </home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ui/bd_1fdbff51.ui> 
reset_run synth_2
launch_runs synth_2 -lsf {bsub -R select[type=X86_64] -N -q medium}
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 6839.125 ; gain = 0.000 ; free physical = 20287 ; free virtual = 25939
CRITICAL WARNING: [BD 41-1732] Bus interface '/RxFIFO/S00_AXIS' is found to be associated with multiple clock-pins. This may prevent design from functioning correctly. List of associated clock-pins:
/RxFIFO/clk
/RxFIFO/txclk

.
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /RxFIFO/S00_AXIS(2) and /BiDirChannels_0/M00_AXIS(4)
Wrote  : </home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/RxFIFO/s00_axis_tdata'(16) to net 'BiDirChannels_0_M00_AXIS_TDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/RxFIFO/s00_axis_tstrb'(2) to net 'BiDirChannels_0_M00_AXIS_TSTRB'(4) - Only lower order bits will be connected.
VHDL Output written to : /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/synth/design_2.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/RxFIFO/s00_axis_tdata'(16) to net 'BiDirChannels_0_M00_AXIS_TDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/RxFIFO/s00_axis_tstrb'(2) to net 'BiDirChannels_0_M00_AXIS_TSTRB'(4) - Only lower order bits will be connected.
VHDL Output written to : /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/sim/design_2.v
VHDL Output written to : /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SPI_ip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
Exporting to file /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/hw_handoff/design_2_axi_smc_0.hwh
Generated Block Design Tcl file /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/hw_handoff/design_2_axi_smc_0_bd.tcl
Generated Hardware Definition File /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/synth/design_2_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RxFIFO .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BiDirChannels_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Switch_Fabric/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_stream_txfifo_0 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLK)' for design_2_auto_pc_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Switch_Fabric/s00_couplers/auto_pc .
Exporting to file /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/hw_handoff/design_2.hwh
Generated Block Design Tcl file /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/hw_handoff/design_2_bd.tcl
Generated Hardware Definition File /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/synth/design_2.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_2_auto_pc_0, cache-ID = db48bca4f4860b2c; cache size = 55.385 MB.
[Thu Mar 31 20:24:51 2022] Launched design_2_RxFIFO_0_synth_1...
Run output will be captured here: /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.runs/design_2_RxFIFO_0_synth_1/runme.log
[Thu Mar 31 20:24:51 2022] Launched synth_2...
Run output will be captured here: /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.runs/synth_2/runme.log
launch_runs: Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 7009.836 ; gain = 170.711 ; free physical = 20081 ; free virtual = 25747
reset_run design_2_RxFIFO_0_synth_1
ipx::edit_ip_in_project -upgrade true -name axis_stream_fifo_v1_0_project -directory /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.tmp/axis_stream_fifo_v1_0_project /home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_fifo_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/proj/xbuilds/2018.2_0614_1954/installs/lin64/Vivado/2018.2/data/ip'.
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7025.844 ; gain = 0.000 ; free physical = 19985 ; free virtual = 25663
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_txfifo_2.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/Handler_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 7025.844 ; gain = 0.000 ; free physical = 20030 ; free virtual = 25708
update_compile_order -fileset sources_1
ipx::associate_bus_interfaces -busif S00_AXIS -clock clk -clear [ipx::current_core]
ipx::associate_bus_interfaces -busif S00_AXIS -clock txclk [ipx::current_core]
ipx::associate_bus_interfaces -busif M00_AXIS -clock clk [ipx::current_core]
ipx::associate_bus_interfaces -busif S00_AXI -clock clk [ipx::current_core]
set_property core_revision 39 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/cdickins/reuse/gyro_tester_gold-master/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:axis_stream_fifo:1.0 [get_ips  design_2_RxFIFO_0] -log ip_upgrade.log
Upgrading '/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd'
INFO: [IP_Flow 19-3422] Upgraded design_2_RxFIFO_0 (axis_stream_fifo_v1.0 1.0) from revision 38 to revision 39
Wrote  : </home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_2_RxFIFO_0] -no_script -sync -force -quiet
reset_run synth_2
launch_runs synth_2 -lsf {bsub -R select[type=X86_64] -N -q medium}
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 7137.453 ; gain = 0.000 ; free physical = 20103 ; free virtual = 25756
CRITICAL WARNING: [BD 41-1732] Bus interface '/RxFIFO/S00_AXIS' is found to be associated with multiple clock-pins. This may prevent design from functioning correctly. List of associated clock-pins:
/RxFIFO/clk
/RxFIFO/txclk

.
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /RxFIFO/S00_AXIS(2) and /BiDirChannels_0/M00_AXIS(4)
Wrote  : </home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/RxFIFO/s00_axis_tdata'(16) to net 'BiDirChannels_0_M00_AXIS_TDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/RxFIFO/s00_axis_tstrb'(2) to net 'BiDirChannels_0_M00_AXIS_TSTRB'(4) - Only lower order bits will be connected.
VHDL Output written to : /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/synth/design_2.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/RxFIFO/s00_axis_tdata'(16) to net 'BiDirChannels_0_M00_AXIS_TDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/RxFIFO/s00_axis_tstrb'(2) to net 'BiDirChannels_0_M00_AXIS_TSTRB'(4) - Only lower order bits will be connected.
VHDL Output written to : /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/sim/design_2.v
VHDL Output written to : /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SPI_ip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
Exporting to file /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/hw_handoff/design_2_axi_smc_0.hwh
Generated Block Design Tcl file /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/hw_handoff/design_2_axi_smc_0_bd.tcl
Generated Hardware Definition File /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/synth/design_2_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RxFIFO .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BiDirChannels_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Switch_Fabric/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_stream_txfifo_0 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLK)' for design_2_auto_pc_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Switch_Fabric/s00_couplers/auto_pc .
Exporting to file /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/hw_handoff/design_2.hwh
Generated Block Design Tcl file /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/hw_handoff/design_2_bd.tcl
Generated Hardware Definition File /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/synth/design_2.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_2_auto_pc_0, cache-ID = db48bca4f4860b2c; cache size = 55.385 MB.
[Thu Mar 31 20:28:00 2022] Launched design_2_RxFIFO_0_synth_1...
Run output will be captured here: /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.runs/design_2_RxFIFO_0_synth_1/runme.log
[Thu Mar 31 20:28:00 2022] Launched synth_2...
Run output will be captured here: /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.runs/synth_2/runme.log
launch_runs: Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 7172.773 ; gain = 35.320 ; free physical = 19962 ; free virtual = 25628
ipx::edit_ip_in_project -upgrade true -name axis_stream_fifo_v1_0_project -directory /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.tmp/axis_stream_fifo_v1_0_project /home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_fifo_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/proj/xbuilds/2018.2_0614_1954/installs/lin64/Vivado/2018.2/data/ip'.
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7180.777 ; gain = 0.000 ; free physical = 19850 ; free virtual = 25526
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_txfifo_2.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/Handler_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 7180.777 ; gain = 0.000 ; free physical = 19865 ; free virtual = 25540
update_compile_order -fileset sources_1
add_files -norecurse -copy_to /home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_fifo_1.0/src /home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_txfifo_2.0/hdl/axis_stream_txfifo_v2_0_S00_AXIS.v
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-5226] Project source file '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_fifo_1.0/component.xml' ignored by IP packager.
ipx::associate_bus_interfaces -busif S00_AXIS -clock clk -clear [ipx::current_core]
ipx::associate_bus_interfaces -busif S00_AXIS -clock txclk [ipx::current_core]
ipx::associate_bus_interfaces -busif M00_AXIS -clock clk [ipx::current_core]
ipx::associate_bus_interfaces -busif S00_AXI -clock clk [ipx::current_core]
set_property core_revision 40 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/cdickins/reuse/gyro_tester_gold-master/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo'
upgrade_ip -vlnv xilinx.com:user:axis_stream_fifo:1.0 [get_ips  design_2_RxFIFO_0] -log ip_upgrade.log
Upgrading '/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd'
INFO: [IP_Flow 19-3422] Upgraded design_2_RxFIFO_0 (axis_stream_fifo_v1.0 1.0) from revision 39 to revision 40
Wrote  : </home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_2_RxFIFO_0] -no_script -sync -force -quiet
reset_run synth_2
launch_runs synth_2 -lsf {bsub -R select[type=X86_64] -N -q medium}
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 7329.469 ; gain = 0.000 ; free physical = 19679 ; free virtual = 25341
CRITICAL WARNING: [BD 41-1732] Bus interface '/RxFIFO/S00_AXIS' is found to be associated with multiple clock-pins. This may prevent design from functioning correctly. List of associated clock-pins:
/RxFIFO/clk
/RxFIFO/txclk

.
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /RxFIFO/S00_AXIS(2) and /BiDirChannels_0/M00_AXIS(4)
Wrote  : </home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/RxFIFO/s00_axis_tdata'(16) to net 'BiDirChannels_0_M00_AXIS_TDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/RxFIFO/s00_axis_tstrb'(2) to net 'BiDirChannels_0_M00_AXIS_TSTRB'(4) - Only lower order bits will be connected.
VHDL Output written to : /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/synth/design_2.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/RxFIFO/s00_axis_tdata'(16) to net 'BiDirChannels_0_M00_AXIS_TDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/RxFIFO/s00_axis_tstrb'(2) to net 'BiDirChannels_0_M00_AXIS_TSTRB'(4) - Only lower order bits will be connected.
VHDL Output written to : /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/sim/design_2.v
VHDL Output written to : /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SPI_ip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
Exporting to file /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/hw_handoff/design_2_axi_smc_0.hwh
Generated Block Design Tcl file /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/hw_handoff/design_2_axi_smc_0_bd.tcl
Generated Hardware Definition File /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/synth/design_2_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RxFIFO .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BiDirChannels_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Switch_Fabric/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_stream_txfifo_0 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLK)' for design_2_auto_pc_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Switch_Fabric/s00_couplers/auto_pc .
Exporting to file /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/hw_handoff/design_2.hwh
Generated Block Design Tcl file /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/hw_handoff/design_2_bd.tcl
Generated Hardware Definition File /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/synth/design_2.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_2_auto_pc_0, cache-ID = db48bca4f4860b2c; cache size = 55.385 MB.
[Thu Mar 31 20:33:39 2022] Launched design_2_RxFIFO_0_synth_1...
Run output will be captured here: /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.runs/design_2_RxFIFO_0_synth_1/runme.log
[Thu Mar 31 20:33:39 2022] Launched synth_2...
Run output will be captured here: /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.runs/synth_2/runme.log
launch_runs: Time (s): cpu = 00:00:15 ; elapsed = 00:00:31 . Memory (MB): peak = 7336.531 ; gain = 7.062 ; free physical = 19539 ; free virtual = 25216
ipx::edit_ip_in_project -upgrade true -name axis_stream_fifo_v1_0_project -directory /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.tmp/axis_stream_fifo_v1_0_project /home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_fifo_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/proj/xbuilds/2018.2_0614_1954/installs/lin64/Vivado/2018.2/data/ip'.
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7352.539 ; gain = 0.000 ; free physical = 19525 ; free virtual = 25201
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_txfifo_2.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/Handler_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 7352.539 ; gain = 0.000 ; free physical = 19519 ; free virtual = 25195
update_compile_order -fileset sources_1
update_files -from_files /home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_fifo_1.0/hdl/axis_stream_txfifo_v2_0_S00_AXIS.v -to_files /home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_fifo_1.0/src/axis_stream_txfifo_v2_0_S00_AXIS.v -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_fifo_1.0/src/axis_stream_txfifo_v2_0_S00_AXIS.v' with file '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_fifo_1.0/hdl/axis_stream_txfifo_v2_0_S00_AXIS.v'.
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-5226] Project source file '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_fifo_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_fifo_1.0/src/axis_stream_txfifo_v2_0_S00_AXIS.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_fifo_1.0/src/axis_stream_txfifo_v2_0_S00_AXIS.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-5226] Project source file '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_fifo_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5101] Packaging a component with a SystemVerilog top file is not fully supported. Please refer to UG1118 'Creating and Packaging Custom IP'.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
set_property core_revision 41 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/cdickins/reuse/gyro_tester_gold-master/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo'
upgrade_ip -vlnv xilinx.com:user:axis_stream_fifo:1.0 [get_ips  design_2_RxFIFO_0] -log ip_upgrade.log
Upgrading '/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd'
INFO: [IP_Flow 19-3422] Upgraded design_2_RxFIFO_0 (axis_stream_fifo_v1.0 1.0) from revision 40 to revision 41
Wrote  : </home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_2_RxFIFO_0] -no_script -sync -force -quiet
reset_run synth_2
launch_runs synth_2 -lsf {bsub -R select[type=X86_64] -N -q medium}
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
CRITICAL WARNING: [BD 41-1732] Bus interface '/RxFIFO/S00_AXIS' is found to be associated with multiple clock-pins. This may prevent design from functioning correctly. List of associated clock-pins:
/RxFIFO/clk
/RxFIFO/txclk

.
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /RxFIFO/S00_AXIS(2) and /BiDirChannels_0/M00_AXIS(4)
Wrote  : </home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/RxFIFO/s00_axis_tdata'(16) to net 'BiDirChannels_0_M00_AXIS_TDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/RxFIFO/s00_axis_tstrb'(2) to net 'BiDirChannels_0_M00_AXIS_TSTRB'(4) - Only lower order bits will be connected.
VHDL Output written to : /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/synth/design_2.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/RxFIFO/s00_axis_tdata'(16) to net 'BiDirChannels_0_M00_AXIS_TDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/RxFIFO/s00_axis_tstrb'(2) to net 'BiDirChannels_0_M00_AXIS_TSTRB'(4) - Only lower order bits will be connected.
VHDL Output written to : /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/sim/design_2.v
VHDL Output written to : /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SPI_ip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
Exporting to file /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/hw_handoff/design_2_axi_smc_0.hwh
Generated Block Design Tcl file /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/hw_handoff/design_2_axi_smc_0_bd.tcl
Generated Hardware Definition File /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/synth/design_2_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RxFIFO .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BiDirChannels_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Switch_Fabric/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_stream_txfifo_0 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLK)' for design_2_auto_pc_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Switch_Fabric/s00_couplers/auto_pc .
Exporting to file /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/hw_handoff/design_2.hwh
Generated Block Design Tcl file /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/hw_handoff/design_2_bd.tcl
Generated Hardware Definition File /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/synth/design_2.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_2_auto_pc_0, cache-ID = db48bca4f4860b2c; cache size = 55.385 MB.
[Thu Mar 31 20:39:13 2022] Launched design_2_RxFIFO_0_synth_1...
Run output will be captured here: /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.runs/design_2_RxFIFO_0_synth_1/runme.log
[Thu Mar 31 20:39:13 2022] Launched synth_2...
Run output will be captured here: /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.runs/synth_2/runme.log
launch_runs: Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 7506.273 ; gain = 16.051 ; free physical = 19366 ; free virtual = 25043
report_ip_status -name ip_status 
ipx::edit_ip_in_project -upgrade true -name axis_stream_fifo_v1_0_project -directory /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.tmp/axis_stream_fifo_v1_0_project /home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_fifo_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/proj/xbuilds/2018.2_0614_1954/installs/lin64/Vivado/2018.2/data/ip'.
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 7514.277 ; gain = 0.000 ; free physical = 19357 ; free virtual = 25034
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_txfifo_2.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/Handler_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 7514.277 ; gain = 0.000 ; free physical = 19345 ; free virtual = 25023
update_compile_order -fileset sources_1
set_property file_type SystemVerilog [get_files  /home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_fifo_1.0/hdl/axis_stream_txfifo_v2_0_S00_AXIS.v]
set_property core_revision 42 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/cdickins/reuse/gyro_tester_gold-master/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:axis_stream_fifo:1.0 [get_ips  design_2_RxFIFO_0] -log ip_upgrade.log
Upgrading '/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd'
INFO: [IP_Flow 19-3422] Upgraded design_2_RxFIFO_0 (axis_stream_fifo_v1.0 1.0) from revision 41 to revision 42
Wrote  : </home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_2_RxFIFO_0] -no_script -sync -force -quiet
reset_run synth_2
launch_runs synth_2 -lsf {bsub -R select[type=X86_64] -N -q medium}
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
xit::source_ipfile: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 7657.965 ; gain = 0.000 ; free physical = 19340 ; free virtual = 24995
CRITICAL WARNING: [BD 41-1732] Bus interface '/RxFIFO/S00_AXIS' is found to be associated with multiple clock-pins. This may prevent design from functioning correctly. List of associated clock-pins:
/RxFIFO/clk
/RxFIFO/txclk

.
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /RxFIFO/S00_AXIS(2) and /BiDirChannels_0/M00_AXIS(4)
Wrote  : </home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/RxFIFO/s00_axis_tdata'(16) to net 'BiDirChannels_0_M00_AXIS_TDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/RxFIFO/s00_axis_tstrb'(2) to net 'BiDirChannels_0_M00_AXIS_TSTRB'(4) - Only lower order bits will be connected.
VHDL Output written to : /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/synth/design_2.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/RxFIFO/s00_axis_tdata'(16) to net 'BiDirChannels_0_M00_AXIS_TDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/RxFIFO/s00_axis_tstrb'(2) to net 'BiDirChannels_0_M00_AXIS_TSTRB'(4) - Only lower order bits will be connected.
VHDL Output written to : /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/sim/design_2.v
VHDL Output written to : /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SPI_ip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
Exporting to file /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/hw_handoff/design_2_axi_smc_0.hwh
Generated Block Design Tcl file /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/hw_handoff/design_2_axi_smc_0_bd.tcl
Generated Hardware Definition File /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/synth/design_2_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RxFIFO .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BiDirChannels_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Switch_Fabric/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_stream_txfifo_0 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLK)' for design_2_auto_pc_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Switch_Fabric/s00_couplers/auto_pc .
Exporting to file /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/hw_handoff/design_2.hwh
Generated Block Design Tcl file /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/hw_handoff/design_2_bd.tcl
Generated Hardware Definition File /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/synth/design_2.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_2_auto_pc_0, cache-ID = db48bca4f4860b2c; cache size = 55.385 MB.
[Thu Mar 31 20:47:45 2022] Launched design_2_RxFIFO_0_synth_1...
Run output will be captured here: /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.runs/design_2_RxFIFO_0_synth_1/runme.log
[Thu Mar 31 20:47:45 2022] Launched synth_2...
Run output will be captured here: /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.runs/synth_2/runme.log
launch_runs: Time (s): cpu = 00:00:17 ; elapsed = 00:00:31 . Memory (MB): peak = 7669.016 ; gain = 11.051 ; free physical = 19192 ; free virtual = 24861
ipx::edit_ip_in_project -upgrade true -name axis_stream_fifo_v1_0_project -directory /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.tmp/axis_stream_fifo_v1_0_project /home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_fifo_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/proj/xbuilds/2018.2_0614_1954/installs/lin64/Vivado/2018.2/data/ip'.
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7681.020 ; gain = 0.000 ; free physical = 19169 ; free virtual = 24847
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_txfifo_2.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/Handler_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 7681.020 ; gain = 0.000 ; free physical = 19167 ; free virtual = 24845
update_compile_order -fileset sources_1
set_property file_type SystemVerilog [get_files  /home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_fifo_1.0/hdl/axis_stream_txfifo_v2_0_S00_AXIS.v]
set_property file_type SystemVerilog [get_files  /home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_fifo_1.0/hdl/axis_stream_fifo_v1_0_S00_AXI.v]
update_files -from_files /home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_fifo_1.0/hdl/axis_stream_txfifo_v2_0_S00_AXIS.sv -to_files /home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_fifo_1.0/hdl/axis_stream_txfifo_v2_0_S00_AXIS.v -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_fifo_1.0/hdl/axis_stream_txfifo_v2_0_S00_AXIS.v' with file '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_fifo_1.0/hdl/axis_stream_txfifo_v2_0_S00_AXIS.sv'.
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-5226] Project source file '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_fifo_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_fifo_1.0/hdl/axis_stream_txfifo_v2_0_S00_AXIS.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_fifo_1.0/hdl/axis_stream_txfifo_v2_0_S00_AXIS.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 43 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/cdickins/reuse/gyro_tester_gold-master/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:axis_stream_fifo:1.0 [get_ips  design_2_RxFIFO_0] -log ip_upgrade.log
Upgrading '/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd'
INFO: [IP_Flow 19-3422] Upgraded design_2_RxFIFO_0 (axis_stream_fifo_v1.0 1.0) from revision 42 to revision 43
Wrote  : </home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_2_RxFIFO_0] -no_script -sync -force -quiet
reset_run synth_2
launch_runs synth_2 -lsf {bsub -R select[type=X86_64] -N -q medium}
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
CRITICAL WARNING: [BD 41-1732] Bus interface '/RxFIFO/S00_AXIS' is found to be associated with multiple clock-pins. This may prevent design from functioning correctly. List of associated clock-pins:
/RxFIFO/clk
/RxFIFO/txclk

.
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /RxFIFO/S00_AXIS(2) and /BiDirChannels_0/M00_AXIS(4)
Wrote  : </home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/RxFIFO/s00_axis_tdata'(16) to net 'BiDirChannels_0_M00_AXIS_TDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/RxFIFO/s00_axis_tstrb'(2) to net 'BiDirChannels_0_M00_AXIS_TSTRB'(4) - Only lower order bits will be connected.
VHDL Output written to : /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/synth/design_2.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/RxFIFO/s00_axis_tdata'(16) to net 'BiDirChannels_0_M00_AXIS_TDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/RxFIFO/s00_axis_tstrb'(2) to net 'BiDirChannels_0_M00_AXIS_TSTRB'(4) - Only lower order bits will be connected.
VHDL Output written to : /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/sim/design_2.v
VHDL Output written to : /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SPI_ip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
Exporting to file /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/hw_handoff/design_2_axi_smc_0.hwh
Generated Block Design Tcl file /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/hw_handoff/design_2_axi_smc_0_bd.tcl
Generated Hardware Definition File /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/synth/design_2_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RxFIFO .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BiDirChannels_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Switch_Fabric/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_stream_txfifo_0 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLK)' for design_2_auto_pc_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Switch_Fabric/s00_couplers/auto_pc .
Exporting to file /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/hw_handoff/design_2.hwh
Generated Block Design Tcl file /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/hw_handoff/design_2_bd.tcl
Generated Hardware Definition File /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/synth/design_2.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_2_auto_pc_0, cache-ID = db48bca4f4860b2c; cache size = 55.385 MB.
[Thu Mar 31 20:54:16 2022] Launched design_2_RxFIFO_0_synth_1...
Run output will be captured here: /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.runs/design_2_RxFIFO_0_synth_1/runme.log
[Thu Mar 31 20:54:16 2022] Launched synth_2...
Run output will be captured here: /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.runs/synth_2/runme.log
launch_runs: Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 7840.504 ; gain = 15.059 ; free physical = 18989 ; free virtual = 24667
ipx::edit_ip_in_project -upgrade true -name axis_stream_fifo_v1_0_project -directory /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.tmp/axis_stream_fifo_v1_0_project /home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_fifo_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/proj/xbuilds/2018.2_0614_1954/installs/lin64/Vivado/2018.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_txfifo_2.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/Handler_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 7840.504 ; gain = 0.000 ; free physical = 18960 ; free virtual = 24639
update_compile_order -fileset sources_1
add_files -norecurse -copy_to /home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_fifo_1.0/src /home/cdickins/reuse/gyro_tester_gold-master/ip_repo/common/syncr.sv
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-5226] Project source file '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_fifo_1.0/component.xml' ignored by IP packager.
set_property core_revision 44 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/cdickins/reuse/gyro_tester_gold-master/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:axis_stream_fifo:1.0 [get_ips  design_2_RxFIFO_0] -log ip_upgrade.log
Upgrading '/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd'
INFO: [IP_Flow 19-3422] Upgraded design_2_RxFIFO_0 (axis_stream_fifo_v1.0 1.0) from revision 43 to revision 44
Wrote  : </home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_2_RxFIFO_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_run synth_2
launch_runs synth_2 -lsf {bsub -R select[type=X86_64] -N -q medium}
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
CRITICAL WARNING: [BD 41-1732] Bus interface '/RxFIFO/S00_AXIS' is found to be associated with multiple clock-pins. This may prevent design from functioning correctly. List of associated clock-pins:
/RxFIFO/clk
/RxFIFO/txclk

.
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /RxFIFO/S00_AXIS(2) and /BiDirChannels_0/M00_AXIS(4)
Wrote  : </home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/RxFIFO/s00_axis_tdata'(16) to net 'BiDirChannels_0_M00_AXIS_TDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/RxFIFO/s00_axis_tstrb'(2) to net 'BiDirChannels_0_M00_AXIS_TSTRB'(4) - Only lower order bits will be connected.
VHDL Output written to : /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/synth/design_2.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/RxFIFO/s00_axis_tdata'(16) to net 'BiDirChannels_0_M00_AXIS_TDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/RxFIFO/s00_axis_tstrb'(2) to net 'BiDirChannels_0_M00_AXIS_TSTRB'(4) - Only lower order bits will be connected.
VHDL Output written to : /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/sim/design_2.v
VHDL Output written to : /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SPI_ip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
Exporting to file /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/hw_handoff/design_2_axi_smc_0.hwh
Generated Block Design Tcl file /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/hw_handoff/design_2_axi_smc_0_bd.tcl
Generated Hardware Definition File /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ip/design_2_axi_smc_0/bd_0/synth/design_2_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RxFIFO .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BiDirChannels_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Switch_Fabric/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_stream_txfifo_0 .
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(CLK)' for design_2_auto_pc_0.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Switch_Fabric/s00_couplers/auto_pc .
Exporting to file /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/hw_handoff/design_2.hwh
Generated Block Design Tcl file /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/hw_handoff/design_2_bd.tcl
Generated Hardware Definition File /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/synth/design_2.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_2_auto_pc_0, cache-ID = db48bca4f4860b2c; cache size = 55.385 MB.
[Thu Mar 31 20:59:50 2022] Launched design_2_RxFIFO_0_synth_1...
Run output will be captured here: /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.runs/design_2_RxFIFO_0_synth_1/runme.log
[Thu Mar 31 20:59:50 2022] Launched synth_2...
Run output will be captured here: /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.runs/synth_2/runme.log
launch_runs: Time (s): cpu = 00:00:14 ; elapsed = 00:00:27 . Memory (MB): peak = 7990.457 ; gain = 0.000 ; free physical = 18846 ; free virtual = 24525
ipx::edit_ip_in_project -upgrade true -name axis_stream_txfifo_v2_0_project -directory /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.tmp/axis_stream_txfifo_v2_0_project /home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_txfifo_2.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/proj/xbuilds/2018.2_0614_1954/installs/lin64/Vivado/2018.2/data/ip'.
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7990.457 ; gain = 0.000 ; free physical = 18825 ; free virtual = 24499
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_txfifo_2.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/Handler_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 7990.457 ; gain = 0.000 ; free physical = 18807 ; free virtual = 24481
update_compile_order -fileset sources_1
update_files -from_files /home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_txfifo_2.0/hdl/axis_stream_txfifo_v2_0.sv -to_files /home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_txfifo_2.0/hdl/axis_stream_txfifo_v2_0.v -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_txfifo_2.0/hdl/axis_stream_txfifo_v2_0.v' with file '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_txfifo_2.0/hdl/axis_stream_txfifo_v2_0.sv'.
set_property file_type SystemVerilog [get_files  /home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_txfifo_2.0/hdl/axis_stream_txfifo_v2_0_S00_AXI.v]
add_files -norecurse -copy_to /home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_txfifo_2.0/src {/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_txfifo_2.0/hdl/axis_stream_txfifo_v2_0_M00_AXIS.sv /home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_txfifo_2.0/hdl/axis_stream_txfifo_v2_0_S00_AXIS.sv}
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-5226] Project source file '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_txfifo_2.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_txfifo_2.0/hdl/axis_stream_txfifo_v2_0.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_txfifo_2.0/hdl/axis_stream_txfifo_v2_0.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-5226] Project source file '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_txfifo_2.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5101] Packaging a component with a SystemVerilog top file is not fully supported. Please refer to UG1118 'Creating and Packaging Custom IP'.
INFO: [IP_Flow 19-5169] Module 'axis_stream_txfifo_v2_0' uses SystemVerilog sources with a Verilog top file. These SystemVerilog files will not be analysed by the packager.
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'RD_ADDR_WIDTH' by 12 for port or parameter 'rd_ptr_reg'
WARNING: [IP_Flow 19-4300] HDL parameter 'C_M00_AXIS_TDATA_WIDTH' has its value changed from '32' to '16'.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_M01_AXIS_TDATA_WIDTH' has its value changed from '32' to '16'.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_M02_AXIS_TDATA_WIDTH' has its value changed from '32' to '16'.
CRITICAL WARNING: [IP_Flow 19-4834] IP port (m01_axis_aresetn) was removed from the interface 'M01_AXIS_RST'. Please review the IP interface 'M01_AXIS_RST'.
CRITICAL WARNING: [IP_Flow 19-4834] IP port (m01_axis_aclk) was removed from the interface 'M01_AXIS_CLK'. Please review the IP interface 'M01_AXIS_CLK'.
CRITICAL WARNING: [IP_Flow 19-4834] IP port (m00_axis_aresetn) was removed from the interface 'M00_AXIS_RST'. Please review the IP interface 'M00_AXIS_RST'.
CRITICAL WARNING: [IP_Flow 19-4834] IP port (m00_axis_aclk) was removed from the interface 'M00_AXIS_CLK'. Please review the IP interface 'M00_AXIS_CLK'.
CRITICAL WARNING: [IP_Flow 19-4834] IP port (s00_axi_aresetn) was removed from the interface 'S00_AXI_RST'. Please review the IP interface 'S00_AXI_RST'.
CRITICAL WARNING: [IP_Flow 19-4834] IP port (s00_axi_aclk) was removed from the interface 'S00_AXI_CLK'. Please review the IP interface 'S00_AXI_CLK'.
CRITICAL WARNING: [IP_Flow 19-4834] IP port (m02_axis_aresetn) was removed from the interface 'M02_AXIS_RST'. Please review the IP interface 'M02_AXIS_RST'.
CRITICAL WARNING: [IP_Flow 19-4834] IP port (m02_axis_aclk) was removed from the interface 'M02_AXIS_CLK'. Please review the IP interface 'M02_AXIS_CLK'.
CRITICAL WARNING: [IP_Flow 19-4834] IP port (s00_axis_aresetn) was removed from the interface 'S00_AXIS_RST'. Please review the IP interface 'S00_AXIS_RST'.
CRITICAL WARNING: [IP_Flow 19-4834] IP port (s00_axis_aclk) was removed from the interface 'S00_AXIS_CLK'. Please review the IP interface 'S00_AXIS_CLK'.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
ERROR: [Common 17-39] 'ipx::merge_project_changes' failed due to earlier errors.
set_property value 32 [ipx::get_user_parameters C_M01_AXIS_TDATA_WIDTH -of_objects [ipx::current_core]]
set_property value 32 [ipx::get_hdl_parameters C_M01_AXIS_TDATA_WIDTH -of_objects [ipx::current_core]]
set_property value_validation_list {32 16} [ipx::get_user_parameters C_M01_AXIS_TDATA_WIDTH -of_objects [ipx::current_core]]
set_property value 32 [ipx::get_user_parameters C_M00_AXIS_TDATA_WIDTH -of_objects [ipx::current_core]]
set_property value 32 [ipx::get_hdl_parameters C_M00_AXIS_TDATA_WIDTH -of_objects [ipx::current_core]]
set_property value_validation_list {32 16} [ipx::get_user_parameters C_M00_AXIS_TDATA_WIDTH -of_objects [ipx::current_core]]
set_property value 32 [ipx::get_user_parameters C_M02_AXIS_TDATA_WIDTH -of_objects [ipx::current_core]]
set_property value 32 [ipx::get_hdl_parameters C_M02_AXIS_TDATA_WIDTH -of_objects [ipx::current_core]]
set_property value_validation_list {32 16} [ipx::get_user_parameters C_M02_AXIS_TDATA_WIDTH -of_objects [ipx::current_core]]
set_property name txclk [ipx::get_bus_interfaces S00_AXIS_CLK -of_objects [ipx::current_core]]
ipx::add_port_map CLK [ipx::get_bus_interfaces txclk -of_objects [ipx::current_core]]
set_property physical_name txclk [ipx::get_port_maps CLK -of_objects [ipx::get_bus_interfaces txclk -of_objects [ipx::current_core]]]
ipx::remove_bus_interface M01_AXIS_RST [ipx::current_core]
ipx::remove_bus_interface M01_AXIS_CLK [ipx::current_core]
ipx::remove_bus_interface M00_AXIS_RST [ipx::current_core]
ipx::remove_bus_interface M00_AXIS_CLK [ipx::current_core]
ipx::remove_bus_interface S00_AXI_RST [ipx::current_core]
ipx::remove_bus_interface S00_AXI_CLK [ipx::current_core]
ipx::remove_bus_interface M02_AXIS_RST [ipx::current_core]
ipx::remove_bus_interface M02_AXIS_CLK [ipx::current_core]
ipx::remove_bus_interface S00_AXIS_RST [ipx::current_core]
ipx::associate_bus_interfaces -busif M02_AXIS -clock txclk [ipx::current_core]
ipx::associate_bus_interfaces -busif M01_AXIS -clock txclk [ipx::current_core]
ipx::associate_bus_interfaces -busif M00_AXIS -clock txclk [ipx::current_core]
ipx::associate_bus_interfaces -busif S00_AXIS -clock txclk -clear [ipx::current_core]
ipx::associate_bus_interfaces -busif S00_AXIS -clock clk [ipx::current_core]
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'S00_AXIS'.
ipx::associate_bus_interfaces -busif S00_AXI -clock clk [ipx::current_core]
ipx::associate_bus_interfaces -busif M00_AXIS -clock txclk [ipx::current_core]
ipx::associate_bus_interfaces -busif M01_AXIS -clock txclk [ipx::current_core]
ipx::associate_bus_interfaces -busif M02_AXIS -clock txclk [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_txfifo_2.0
CRITICAL WARNING: [IP_Flow 19-1681] Failed to reload user IP repository '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_txfifo_2.0'. ''/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_txfifo_2.0' is not valid: Path is contained within another repository.'
0
report_ip_status -name ip_status 
set_property LOCK_UPGRADE 1 [get_bd_cells /xlconcat_0]
set_property LOCK_UPGRADE 1 [get_bd_cells /axi_dma_0]
WARNING: [BD 41-2028] Locking axi_dma to version 7.1. If the latest driver for the IP is not backwards compatible, software flow will assign a generic driver or no driver for this IP
set_property LOCK_UPGRADE 1 [get_bd_cells /rst_ps7_0_100M]
upgrade_ip -vlnv user.org:user:axis_stream_txfifo:2.0 [get_ips  design_2_axis_stream_txfifo_0_2] -log ip_upgrade.log
Upgrading '/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd'
INFO: [IP_Flow 19-1972] Upgraded design_2_axis_stream_txfifo_0_2 from axis_stream_txfifo_v2.0 2.0 to axis_stream_txfifo_v2.0 2.0
Wrote  : </home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd> 
Wrote  : </home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ui/bd_1fdbff51.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_2_axis_stream_txfifo_0_2] -no_script -sync -force -quiet
report_ip_status -name ip_status 
report_ip_status -name ip_status 
ipx::edit_ip_in_project -upgrade true -name axis_stream_txfifo_v2_0_project -directory /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.tmp/axis_stream_txfifo_v2_0_project /home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_txfifo_2.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/proj/xbuilds/2018.2_0614_1954/installs/lin64/Vivado/2018.2/data/ip'.
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 8149.160 ; gain = 0.000 ; free physical = 18620 ; free virtual = 24295
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_txfifo_2.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/Handler_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 8149.160 ; gain = 0.000 ; free physical = 18621 ; free virtual = 24296
update_compile_order -fileset sources_1
launch_runs synth_1 -lsf {bsub -R select[type=X86_64] -N -q medium}
[Thu Mar 31 21:18:06 2022] Launched synth_1...
Run output will be captured here: /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.tmp/axis_stream_txfifo_v2_0_project/axis_stream_txfifo_v2_0_project.runs/synth_1/runme.log
set_property file_type SystemVerilog [get_files  /home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_txfifo_2.0/hdl/axis_stream_txfifo_v2_0.sv]
reset_run synth_1
launch_runs synth_1 -lsf {bsub -R select[type=X86_64] -N -q medium}
[Thu Mar 31 21:19:54 2022] Launched synth_1...
Run output will be captured here: /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.tmp/axis_stream_txfifo_v2_0_project/axis_stream_txfifo_v2_0_project.runs/synth_1/runme.log
update_files -from_files /home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_txfifo_2.0/hdl/axis_stream_txfifo_v2_0_S00_AXI.sv -to_files /home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_txfifo_2.0/hdl/axis_stream_txfifo_v2_0_S00_AXI.v -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_txfifo_2.0/hdl/axis_stream_txfifo_v2_0_S00_AXI.v' with file '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_txfifo_2.0/hdl/axis_stream_txfifo_v2_0_S00_AXI.sv'.
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-5226] Project source file '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_txfifo_2.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_txfifo_2.0/hdl/axis_stream_txfifo_v2_0_S00_AXI.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_txfifo_2.0/hdl/axis_stream_txfifo_v2_0_S00_AXI.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
reset_run synth_1
launch_runs synth_1 -lsf {bsub -R select[type=X86_64] -N -q medium}
[Thu Mar 31 21:22:28 2022] Launched synth_1...
Run output will be captured here: /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.tmp/axis_stream_txfifo_v2_0_project/axis_stream_txfifo_v2_0_project.runs/synth_1/runme.log
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_txfifo_2.0
CRITICAL WARNING: [IP_Flow 19-1681] Failed to reload user IP repository '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_txfifo_2.0'. ''/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_txfifo_2.0' is not valid: Path is contained within another repository.'
0
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:axis_stream_txfifo:2.0 [get_ips  design_2_axis_stream_txfifo_0_2] -log ip_upgrade.log
Upgrading '/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd'
INFO: [IP_Flow 19-1972] Upgraded design_2_axis_stream_txfifo_0_2 from axis_stream_txfifo_v2.0 2.0 to axis_stream_txfifo_v2.0 2.0
Wrote  : </home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_2_axis_stream_txfifo_0_2] -no_script -sync -force -quiet
reset_run synth_2
launch_runs synth_2 -lsf {bsub -R select[type=X86_64] -N -q medium}
WARNING: [Vivado 12-4802] The synthesis checkpoint for IP '/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/ip/design_2_axis_stream_txfifo_0_2/design_2_axis_stream_txfifo_0_2.xci' is not generated and IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd

WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Implementation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd

[Thu Mar 31 21:25:08 2022] Launched design_2_axis_stream_txfifo_0_2_synth_1...
Run output will be captured here: /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.runs/design_2_axis_stream_txfifo_0_2_synth_1/runme.log
[Thu Mar 31 21:25:08 2022] Launched synth_2...
Run output will be captured here: /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.runs/synth_2/runme.log
ipx::edit_ip_in_project -upgrade true -name axis_stream_txfifo_v2_0_project -directory /home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.tmp/axis_stream_txfifo_v2_0_project /home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_txfifo_2.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/proj/xbuilds/2018.2_0614_1954/installs/lin64/Vivado/2018.2/data/ip'.
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 8180.176 ; gain = 0.000 ; free physical = 18486 ; free virtual = 24171
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_txfifo_2.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/Handler_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 8180.176 ; gain = 0.000 ; free physical = 18472 ; free virtual = 24157
update_compile_order -fileset sources_1
set_property core_revision 4 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_txfifo_2.0
CRITICAL WARNING: [IP_Flow 19-1681] Failed to reload user IP repository '/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_txfifo_2.0'. ''/home/cdickins/reuse/gyro_tester_gold-master/ip_repo/axis_stream_txfifo_2.0' is not valid: Path is contained within another repository.'
0
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:axis_stream_txfifo:2.0 [get_ips  design_2_axis_stream_txfifo_0_2] -log ip_upgrade.log
Upgrading '/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd'
INFO: [IP_Flow 19-1972] Upgraded design_2_axis_stream_txfifo_0_2 from axis_stream_txfifo_v2.0 2.0 to axis_stream_txfifo_v2.0 2.0
Wrote  : </home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/gyro_tester_gold.srcs/sources_1/bd/design_2/design_2.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/cdickins/reuse/gyro_tester_gold-master/gyro_tester_gold/gyro_tester_gold/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_2_axis_stream_txfifo_0_2] -no_script -sync -force -quiet
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 31 21:31:39 2022...
